TimeQuest Timing Analyzer report for ov5640_hdmi_1280x720
Tue Dec 23 14:15:20 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'ov5640_pclk'
 15. Slow 1200mV 85C Model Setup: 'ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk'
 16. Slow 1200mV 85C Model Setup: 'clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]'
 18. Slow 1200mV 85C Model Hold: 'ov5640_pclk'
 19. Slow 1200mV 85C Model Hold: 'ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk'
 20. Slow 1200mV 85C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]'
 21. Slow 1200mV 85C Model Hold: 'clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Hold: 'clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'
 24. Slow 1200mV 85C Model Recovery: 'ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]'
 25. Slow 1200mV 85C Model Recovery: 'ov5640_pclk'
 26. Slow 1200mV 85C Model Recovery: 'clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 85C Model Removal: 'ov5640_pclk'
 28. Slow 1200mV 85C Model Removal: 'clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 85C Model Removal: 'ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'ov5640_pclk'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]'
 34. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'
 37. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Output Enable Times
 43. Minimum Output Enable Times
 44. Output Disable Times
 45. Minimum Output Disable Times
 46. Slow 1200mV 85C Model Metastability Report
 47. Slow 1200mV 0C Model Fmax Summary
 48. Slow 1200mV 0C Model Setup Summary
 49. Slow 1200mV 0C Model Hold Summary
 50. Slow 1200mV 0C Model Recovery Summary
 51. Slow 1200mV 0C Model Removal Summary
 52. Slow 1200mV 0C Model Minimum Pulse Width Summary
 53. Slow 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 54. Slow 1200mV 0C Model Setup: 'clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 55. Slow 1200mV 0C Model Setup: 'ov5640_pclk'
 56. Slow 1200mV 0C Model Setup: 'ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk'
 57. Slow 1200mV 0C Model Setup: 'clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'
 58. Slow 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]'
 59. Slow 1200mV 0C Model Hold: 'ov5640_pclk'
 60. Slow 1200mV 0C Model Hold: 'ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk'
 61. Slow 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]'
 62. Slow 1200mV 0C Model Hold: 'clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 63. Slow 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 64. Slow 1200mV 0C Model Hold: 'clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'
 65. Slow 1200mV 0C Model Recovery: 'ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]'
 66. Slow 1200mV 0C Model Recovery: 'ov5640_pclk'
 67. Slow 1200mV 0C Model Recovery: 'clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 68. Slow 1200mV 0C Model Removal: 'ov5640_pclk'
 69. Slow 1200mV 0C Model Removal: 'clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 70. Slow 1200mV 0C Model Removal: 'ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]'
 71. Slow 1200mV 0C Model Minimum Pulse Width: 'ov5640_pclk'
 72. Slow 1200mV 0C Model Minimum Pulse Width: 'ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk'
 73. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'
 74. Slow 1200mV 0C Model Minimum Pulse Width: 'ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]'
 75. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 76. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 77. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 78. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]'
 79. Setup Times
 80. Hold Times
 81. Clock to Output Times
 82. Minimum Clock to Output Times
 83. Output Enable Times
 84. Minimum Output Enable Times
 85. Output Disable Times
 86. Minimum Output Disable Times
 87. Slow 1200mV 0C Model Metastability Report
 88. Fast 1200mV 0C Model Setup Summary
 89. Fast 1200mV 0C Model Hold Summary
 90. Fast 1200mV 0C Model Recovery Summary
 91. Fast 1200mV 0C Model Removal Summary
 92. Fast 1200mV 0C Model Minimum Pulse Width Summary
 93. Fast 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 94. Fast 1200mV 0C Model Setup: 'clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 95. Fast 1200mV 0C Model Setup: 'ov5640_pclk'
 96. Fast 1200mV 0C Model Setup: 'ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk'
 97. Fast 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]'
 98. Fast 1200mV 0C Model Setup: 'clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'
 99. Fast 1200mV 0C Model Hold: 'ov5640_pclk'
100. Fast 1200mV 0C Model Hold: 'ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk'
101. Fast 1200mV 0C Model Hold: 'clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
102. Fast 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]'
103. Fast 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
104. Fast 1200mV 0C Model Hold: 'clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'
105. Fast 1200mV 0C Model Recovery: 'ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]'
106. Fast 1200mV 0C Model Recovery: 'ov5640_pclk'
107. Fast 1200mV 0C Model Recovery: 'clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
108. Fast 1200mV 0C Model Removal: 'ov5640_pclk'
109. Fast 1200mV 0C Model Removal: 'clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
110. Fast 1200mV 0C Model Removal: 'ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]'
111. Fast 1200mV 0C Model Minimum Pulse Width: 'ov5640_pclk'
112. Fast 1200mV 0C Model Minimum Pulse Width: 'ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk'
113. Fast 1200mV 0C Model Minimum Pulse Width: 'ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]'
114. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'
115. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
116. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
117. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
118. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]'
119. Setup Times
120. Hold Times
121. Clock to Output Times
122. Minimum Clock to Output Times
123. Output Enable Times
124. Minimum Output Enable Times
125. Output Disable Times
126. Minimum Output Disable Times
127. Fast 1200mV 0C Model Metastability Report
128. Multicorner Timing Analysis Summary
129. Setup Times
130. Hold Times
131. Clock to Output Times
132. Minimum Clock to Output Times
133. Board Trace Model Assignments
134. Input Transition Times
135. Signal Integrity Metrics (Slow 1200mv 0c Model)
136. Signal Integrity Metrics (Slow 1200mv 85c Model)
137. Signal Integrity Metrics (Fast 1200mv 0c Model)
138. Setup Transfers
139. Hold Transfers
140. Recovery Transfers
141. Removal Transfers
142. Report TCCS
143. Report RSKM
144. Unconstrained Paths
145. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; ov5640_hdmi_1280x720                                               ;
; Device Family      ; Cyclone IV E                                                       ;
; Device Name        ; EP4CE10F17C8                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Enabled                                                            ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 24          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ; < 0.1%      ;
;     Processors 17-24       ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------------------------+----------------------------------------------------------------------+
; Clock Name                                                       ; Type      ; Period ; Frequency  ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                      ; Targets                                                              ;
+------------------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------------------------+----------------------------------------------------------------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ; Generated ; 8.000  ; 125.0 MHz  ; 0.000  ; 4.000  ; 50.00      ; 2         ; 5           ;       ;        ;           ;            ; false    ; sys_clk ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]  ; { clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] }         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]         ; Generated ; 8.000  ; 125.0 MHz  ; -2.000 ; 2.000  ; 50.00      ; 2         ; 5           ; -90.0 ;        ;           ;            ; false    ; sys_clk ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]  ; { clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] }         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]         ; Generated ; 40.000 ; 25.0 MHz   ; 0.000  ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; sys_clk ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]  ; { clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] }         ;
; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]        ; Generated ; 13.461 ; 74.29 MHz  ; 0.000  ; 6.730  ; 50.00      ; 35        ; 52          ;       ;        ;           ;            ; false    ; sys_clk ; clk_hdmi_inst|altpll_component|auto_generated|pll1|inclk[0] ; { clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] }        ;
; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ; Generated ; 2.692  ; 371.47 MHz ; 0.000  ; 1.346  ; 50.00      ; 7         ; 52          ;       ;        ;           ;            ; false    ; sys_clk ; clk_hdmi_inst|altpll_component|auto_generated|pll1|inclk[0] ; { clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] }        ;
; ov5640_pclk                                                      ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                             ; { ov5640_pclk }                                                      ;
; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                             ; { ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] } ;
; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                             ; { ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk }        ;
; sys_clk                                                          ; Base      ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                             ; { sys_clk }                                                          ;
+------------------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------------------------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                        ;
+------------+-----------------+-----------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                ; Note                                           ;
+------------+-----------------+-----------------------------------------------------------+------------------------------------------------+
; 98.72 MHz  ; 98.72 MHz       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 160.0 MHz  ; 160.0 MHz       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;                                                ;
; 259.34 MHz ; 259.34 MHz      ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;                                                ;
; 297.89 MHz ; 238.04 MHz      ; ov5640_pclk                                               ; limit due to minimum period restriction (tmin) ;
; 328.19 MHz ; 328.19 MHz      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ;                                                ;
; 350.88 MHz ; 350.88 MHz      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ;                                                ;
+------------+-----------------+-----------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; -4.205 ; -16.022       ;
; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.887 ; -5.407        ;
; ov5640_pclk                                               ; -2.357 ; -89.149       ;
; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -1.850 ; -55.143       ;
; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.582 ; -6.193        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; -0.133 ; -0.133        ;
+-----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                 ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; ov5640_pclk                                               ; -1.136 ; -2.008        ;
; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.512 ; -4.738        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; -0.219 ; -0.219        ;
; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; 0.431  ; 0.000         ;
; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.453  ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                    ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; -3.689 ; -3.689        ;
; ov5640_pclk                                                      ; -2.498 ; -76.160       ;
; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]        ; 9.976  ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                     ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; ov5640_pclk                                                      ; -0.372 ; -10.045       ;
; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]        ; 2.137  ; 0.000         ;
; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 2.850  ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                         ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; ov5640_pclk                                                      ; -3.201 ; -127.783      ;
; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; -1.487 ; -56.506       ;
; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ; 0.205  ; 0.000         ;
; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.424  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ; 3.699  ; 0.000         ;
; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]        ; 6.448  ; 0.000         ;
; sys_clk                                                          ; 9.895  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]         ; 19.719 ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                 ; To Node                                                                                                                                                             ; Launch Clock                                              ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -4.205 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[4]            ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; ov5640_pclk                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.175     ; 2.971      ;
; -4.131 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[8]            ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_msb_aeb                   ; ov5640_pclk                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.146     ; 2.926      ;
; -4.013 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[3]            ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; ov5640_pclk                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.175     ; 2.779      ;
; -4.011 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[9]            ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_msb_aeb                   ; ov5640_pclk                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.146     ; 2.806      ;
; -3.915 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[0]            ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; ov5640_pclk                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.175     ; 2.681      ;
; -3.902 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[6]            ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_msb_aeb                   ; ov5640_pclk                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.146     ; 2.697      ;
; -3.862 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[2]                    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.099        ; -1.256     ; 2.566      ;
; -3.848 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[4]                    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.099        ; -1.256     ; 2.552      ;
; -3.835 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[10]           ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_msb_aeb                   ; ov5640_pclk                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.146     ; 2.630      ;
; -3.824 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[9]                    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.099        ; -1.260     ; 2.524      ;
; -3.802 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[7]            ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_msb_aeb                   ; ov5640_pclk                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.146     ; 2.597      ;
; -3.783 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[5]            ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; ov5640_pclk                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.175     ; 2.549      ;
; -3.711 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[3]                    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.099        ; -1.256     ; 2.415      ;
; -3.704 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[5]                    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.099        ; -1.256     ; 2.408      ;
; -3.696 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[1]            ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; ov5640_pclk                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.175     ; 2.462      ;
; -3.576 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[2]            ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; ov5640_pclk                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.175     ; 2.342      ;
; -3.541 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[1]                    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.099        ; -1.260     ; 2.241      ;
; -3.530 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[8]                    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.099        ; -1.260     ; 2.230      ;
; -3.522 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[7]                    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.099        ; -1.260     ; 2.222      ;
; -3.432 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[0]                    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.099        ; -1.260     ; 2.132      ;
; -3.393 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[10]                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.099        ; -1.260     ; 2.093      ;
; -3.357 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[6]                    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.099        ; -1.260     ; 2.057      ;
; 1.750  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3] ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_req                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 6.170      ;
; 1.800  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[6]                                                                 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.060     ; 6.141      ;
; 1.801  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[6]                                                                 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.060     ; 6.140      ;
; 1.824  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[8]                                                                 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.060     ; 6.117      ;
; 1.825  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[8]                                                                 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.060     ; 6.116      ;
; 1.829  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[3]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[0]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 6.090      ;
; 1.829  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[3]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[1]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 6.090      ;
; 1.829  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[3]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[2]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 6.090      ;
; 1.829  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[3]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[3]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 6.090      ;
; 1.829  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[3]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[4]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 6.090      ;
; 1.829  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[3]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[5]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 6.090      ;
; 1.829  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[3]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[6]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 6.090      ;
; 1.829  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[3]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[8]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 6.090      ;
; 1.829  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[3]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[9]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 6.090      ;
; 1.829  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[3]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[7]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 6.090      ;
; 1.924  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[0]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[0]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 5.995      ;
; 1.924  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[0]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[1]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 5.995      ;
; 1.924  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[0]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[2]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 5.995      ;
; 1.924  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[0]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[3]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 5.995      ;
; 1.924  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[0]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[4]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 5.995      ;
; 1.924  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[0]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[5]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 5.995      ;
; 1.924  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[0]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[6]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 5.995      ;
; 1.924  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[0]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[8]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 5.995      ;
; 1.924  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[0]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[9]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 5.995      ;
; 1.924  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[0]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[7]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 5.995      ;
; 1.940  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[1]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[0]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 5.979      ;
; 1.940  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[1]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[1]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 5.979      ;
; 1.940  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[1]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[2]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 5.979      ;
; 1.940  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[1]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[3]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 5.979      ;
; 1.940  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[1]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[4]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 5.979      ;
; 1.940  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[1]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[5]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 5.979      ;
; 1.940  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[1]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[6]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 5.979      ;
; 1.940  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[1]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[8]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 5.979      ;
; 1.940  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[1]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[9]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 5.979      ;
; 1.940  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[1]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[7]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 5.979      ;
; 1.946  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[3]                                                                 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.060     ; 5.995      ;
; 1.947  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[3]                                                                 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.060     ; 5.994      ;
; 1.948  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2] ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_req                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.096     ; 5.957      ;
; 1.954  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[4]                                                                 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.060     ; 5.987      ;
; 1.955  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[4]                                                                 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.060     ; 5.986      ;
; 1.994  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[5]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[0]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 5.925      ;
; 1.994  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[5]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[1]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 5.925      ;
; 1.994  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[5]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[2]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 5.925      ;
; 1.994  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[5]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[3]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 5.925      ;
; 1.994  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[5]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[4]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 5.925      ;
; 1.994  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[5]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[5]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 5.925      ;
; 1.994  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[5]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[6]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 5.925      ;
; 1.994  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[5]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[8]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 5.925      ;
; 1.994  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[5]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[9]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 5.925      ;
; 1.994  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[5]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[7]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 5.925      ;
; 2.022  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[7]                                                                 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.060     ; 5.919      ;
; 2.023  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[7]                                                                 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.060     ; 5.918      ;
; 2.043  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1] ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_req                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.096     ; 5.862      ;
; 2.104  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[6]                                                                 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[0]                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 5.817      ;
; 2.104  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[6]                                                                 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[2]                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 5.817      ;
; 2.104  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[6]                                                                 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[3]                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 5.817      ;
; 2.104  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[6]                                                                 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[4]                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 5.817      ;
; 2.104  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[6]                                                                 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[5]                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 5.817      ;
; 2.104  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[6]                                                                 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[6]                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 5.817      ;
; 2.104  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[6]                                                                 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[7]                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 5.817      ;
; 2.104  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[6]                                                                 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[8]                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 5.817      ;
; 2.104  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[6]                                                                 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[9]                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 5.817      ;
; 2.104  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[6]                                                                 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[1]                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 5.817      ;
; 2.128  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[8]                                                                 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[0]                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 5.793      ;
; 2.128  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[8]                                                                 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[2]                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 5.793      ;
; 2.128  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[8]                                                                 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[3]                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 5.793      ;
; 2.128  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[8]                                                                 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[4]                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 5.793      ;
; 2.128  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[8]                                                                 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[5]                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 5.793      ;
; 2.128  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[8]                                                                 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[6]                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 5.793      ;
; 2.128  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[8]                                                                 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[7]                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 5.793      ;
; 2.128  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[8]                                                                 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[8]                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 5.793      ;
; 2.128  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[8]                                                                 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[9]                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 5.793      ;
; 2.128  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[8]                                                                 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[1]                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 5.793      ;
; 2.153  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[5]                                                                 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.060     ; 5.788      ;
; 2.154  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[5]                                                                 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.060     ; 5.787      ;
; 2.154  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[2]                                                                 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.060     ; 5.787      ;
; 2.155  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[2]                                                                 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.060     ; 5.786      ;
; 2.191  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[2]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[0]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 5.728      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                    ; To Node                                                                                                                                                                                                                     ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -2.887 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[6]               ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.043        ; 0.497      ; 3.288      ;
; -2.520 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[2]               ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.043        ; 0.498      ; 2.922      ;
; -2.358 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[10]              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.043        ; 0.497      ; 2.759      ;
; -2.315 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[9]               ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.043        ; 0.497      ; 2.716      ;
; -2.148 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[0]               ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.043        ; 0.498      ; 2.550      ;
; -2.101 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[4]               ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.043        ; 0.498      ; 2.503      ;
; -2.084 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[5]               ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.043        ; 0.498      ; 2.486      ;
; -2.062 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[8]               ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.043        ; 0.497      ; 2.463      ;
; -2.061 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[1]               ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.043        ; 0.498      ; 2.463      ;
; -1.958 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[3]               ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.043        ; 0.498      ; 2.360      ;
; -1.577 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[7]               ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.043        ; 0.497      ; 1.978      ;
; 3.331  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.017      ; 10.195     ;
; 3.498  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.017      ; 10.028     ;
; 3.544  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.017      ; 9.982      ;
; 3.690  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.017      ; 9.836      ;
; 3.821  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a2~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.017      ; 9.705      ;
; 3.912  ; sobel_top:sobel_top_inst|sobel:sobel_inst|sum_data[2]                                                                                                        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.064     ; 9.486      ;
; 3.915  ; sobel_top:sobel_top_inst|sobel:sobel_inst|sum_data[3]                                                                                                        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.064     ; 9.483      ;
; 3.988  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a2~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.017      ; 9.538      ;
; 3.990  ; sobel_top:sobel_top_inst|sobel:sobel_inst|sum_data[2]                                                                                                        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.064     ; 9.408      ;
; 3.993  ; sobel_top:sobel_top_inst|sobel:sobel_inst|sum_data[3]                                                                                                        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.064     ; 9.405      ;
; 4.034  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a2~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.017      ; 9.492      ;
; 4.078  ; vga_ctrl:vga_ctrl_inst|output_state[1]                                                                                                                       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.077     ; 9.307      ;
; 4.087  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a4~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.015      ; 9.437      ;
; 4.099  ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.092     ; 9.271      ;
; 4.110  ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.092     ; 9.260      ;
; 4.114  ; sobel_top:sobel_top_inst|sobel:sobel_inst|sum_data[10]                                                                                                       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.064     ; 9.284      ;
; 4.129  ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.092     ; 9.241      ;
; 4.140  ; sobel_top:sobel_top_inst|sobel:sobel_inst|sum_data[1]                                                                                                        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.064     ; 9.258      ;
; 4.140  ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.092     ; 9.230      ;
; 4.156  ; vga_ctrl:vga_ctrl_inst|output_state[1]                                                                                                                       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.077     ; 9.229      ;
; 4.178  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a4~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.025      ; 9.356      ;
; 4.192  ; sobel_top:sobel_top_inst|sobel:sobel_inst|sum_data[10]                                                                                                       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.064     ; 9.206      ;
; 4.218  ; sobel_top:sobel_top_inst|sobel:sobel_inst|sum_data[1]                                                                                                        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.064     ; 9.180      ;
; 4.233  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.024      ; 9.300      ;
; 4.254  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a4~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.015      ; 9.270      ;
; 4.259  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a2~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.026      ; 9.276      ;
; 4.263  ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.092     ; 9.107      ;
; 4.266  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[10] ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.019      ; 9.262      ;
; 4.281  ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.092     ; 9.089      ;
; 4.293  ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.092     ; 9.077      ;
; 4.300  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a4~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.015      ; 9.224      ;
; 4.308  ; sobel_top:sobel_top_inst|sobel:sobel_inst|sum_data[9]                                                                                                        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.064     ; 9.090      ;
; 4.311  ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.092     ; 9.059      ;
; 4.312  ; vga_ctrl:vga_ctrl_inst|output_state[2]                                                                                                                       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.077     ; 9.073      ;
; 4.314  ; sobel_top:sobel_top_inst|sobel:sobel_inst|sum_data[0]                                                                                                        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.064     ; 9.084      ;
; 4.345  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a4~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.025      ; 9.189      ;
; 4.347  ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.092     ; 9.023      ;
; 4.358  ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.092     ; 9.012      ;
; 4.366  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a2~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.017      ; 9.160      ;
; 4.386  ; vga_ctrl:vga_ctrl_inst|cnt_h[11]                                                                                                                             ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.092     ; 8.984      ;
; 4.386  ; sobel_top:sobel_top_inst|sobel:sobel_inst|sum_data[9]                                                                                                        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.064     ; 9.012      ;
; 4.390  ; vga_ctrl:vga_ctrl_inst|output_state[2]                                                                                                                       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.077     ; 8.995      ;
; 4.391  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a4~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.025      ; 9.143      ;
; 4.392  ; sobel_top:sobel_top_inst|sobel:sobel_inst|sum_data[0]                                                                                                        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.064     ; 9.006      ;
; 4.397  ; vga_ctrl:vga_ctrl_inst|cnt_h[11]                                                                                                                             ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.092     ; 8.973      ;
; 4.398  ; vga_ctrl:vga_ctrl_inst|output_state[0]                                                                                                                       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.077     ; 8.987      ;
; 4.400  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.024      ; 9.133      ;
; 4.426  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a2~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.026      ; 9.109      ;
; 4.444  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.019      ; 9.084      ;
; 4.446  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.024      ; 9.087      ;
; 4.446  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a4~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.015      ; 9.078      ;
; 4.472  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a2~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.026      ; 9.063      ;
; 4.476  ; vga_ctrl:vga_ctrl_inst|output_state[0]                                                                                                                       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.077     ; 8.909      ;
; 4.485  ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.092     ; 8.885      ;
; 4.487  ; sobel_top:sobel_top_inst|sobel:sobel_inst|sum_data[8]                                                                                                        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.064     ; 8.911      ;
; 4.496  ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.092     ; 8.874      ;
; 4.501  ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 8.889      ;
; 4.503  ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 8.887      ;
; 4.511  ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.092     ; 8.859      ;
; 4.512  ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 8.878      ;
; 4.514  ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 8.876      ;
; 4.518  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[12] ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.019      ; 9.010      ;
; 4.519  ; vga_ctrl:vga_ctrl_inst|cnt_h[5]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.092     ; 8.851      ;
; 4.527  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.016      ; 8.998      ;
; 4.529  ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.092     ; 8.841      ;
; 4.530  ; vga_ctrl:vga_ctrl_inst|cnt_h[5]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.092     ; 8.840      ;
; 4.542  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a4~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.025      ; 8.992      ;
; 4.550  ; vga_ctrl:vga_ctrl_inst|cnt_h[11]                                                                                                                             ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.092     ; 8.820      ;
; 4.561  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|data_r3[7]                                                                                                                                                                        ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.378     ; 8.523      ;
; 4.565  ; sobel_top:sobel_top_inst|sobel:sobel_inst|sum_data[8]                                                                                                        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.064     ; 8.833      ;
; 4.568  ; vga_ctrl:vga_ctrl_inst|cnt_h[11]                                                                                                                             ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.092     ; 8.802      ;
; 4.582  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[13] ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.019      ; 8.946      ;
; 4.590  ; sobel_top:sobel_top_inst|sobel:sobel_inst|sum_data[2]                                                                                                        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[1]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.064     ; 8.808      ;
; 4.592  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.024      ; 8.941      ;
; 4.593  ; sobel_top:sobel_top_inst|sobel:sobel_inst|sum_data[3]                                                                                                        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[1]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.064     ; 8.805      ;
; 4.599  ; sobel_top:sobel_top_inst|sobel:sobel_inst|sum_data[4]                                                                                                        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.064     ; 8.799      ;
; 4.601  ; sobel_top:sobel_top_inst|sobel:sobel_inst|sum_data[7]                                                                                                        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.064     ; 8.797      ;
; 4.649  ; sobel_top:sobel_top_inst|sobel:sobel_inst|sum_data[5]                                                                                                        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.064     ; 8.749      ;
; 4.649  ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.092     ; 8.721      ;
; 4.652  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.017      ; 8.874      ;
; 4.656  ; vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 8.734      ;
; 4.665  ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 8.725      ;
; 4.667  ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.092     ; 8.703      ;
; 4.667  ; vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 8.723      ;
; 4.667  ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 8.723      ;
; 4.669  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|data_r3[6]                                                                                                                                                                        ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.378     ; 8.415      ;
; 4.677  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.017      ; 8.849      ;
; 4.677  ; sobel_top:sobel_top_inst|sobel:sobel_inst|sum_data[4]                                                                                                        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.064     ; 8.721      ;
; 4.679  ; sobel_top:sobel_top_inst|sobel:sobel_inst|sum_data[7]                                                                                                        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.064     ; 8.719      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ov5640_pclk'                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                           ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.357 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.083     ; 3.275      ;
; -2.140 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.084     ; 3.057      ;
; -2.078 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.082     ; 2.997      ;
; -2.058 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.080     ; 2.979      ;
; -2.055 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.080     ; 2.976      ;
; -2.041 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.084     ; 2.958      ;
; -2.033 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.084     ; 2.950      ;
; -2.019 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[1]                              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.085     ; 2.935      ;
; -1.978 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[3]                              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.083     ; 2.896      ;
; -1.944 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.084     ; 2.861      ;
; -1.914 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.082     ; 2.833      ;
; -1.911 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.082     ; 2.830      ;
; -1.907 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.080     ; 2.828      ;
; -1.906 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.080     ; 2.827      ;
; -1.906 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.080     ; 2.827      ;
; -1.905 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.080     ; 2.826      ;
; -1.904 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.080     ; 2.825      ;
; -1.903 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.080     ; 2.824      ;
; -1.903 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.080     ; 2.824      ;
; -1.903 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.080     ; 2.824      ;
; -1.902 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.080     ; 2.823      ;
; -1.900 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.080     ; 2.821      ;
; -1.896 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.084     ; 2.813      ;
; -1.869 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.079     ; 2.791      ;
; -1.869 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[5]                                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.079     ; 2.791      ;
; -1.869 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[1]                                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.079     ; 2.791      ;
; -1.866 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.079     ; 2.788      ;
; -1.866 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[5]                                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.079     ; 2.788      ;
; -1.866 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[1]                                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.079     ; 2.788      ;
; -1.849 ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[2]                                                                                                  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid                                                                                                                     ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.074     ; 2.776      ;
; -1.837 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[6]                              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.083     ; 2.755      ;
; -1.801 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.082     ; 2.720      ;
; -1.777 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; 0.303      ; 3.128      ;
; -1.777 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_we_reg       ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; 0.303      ; 3.128      ;
; -1.776 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; 0.310      ; 3.134      ;
; -1.774 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; 0.303      ; 3.125      ;
; -1.774 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_we_reg       ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; 0.303      ; 3.125      ;
; -1.773 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; 0.310      ; 3.131      ;
; -1.763 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.082     ; 2.682      ;
; -1.755 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.083     ; 2.673      ;
; -1.742 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[0]                              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.083     ; 2.660      ;
; -1.739 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[4]                              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.083     ; 2.657      ;
; -1.737 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.082     ; 2.656      ;
; -1.734 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.082     ; 2.653      ;
; -1.724 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[9]                              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.083     ; 2.642      ;
; -1.717 ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid                                                                                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.080     ; 2.638      ;
; -1.704 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9     ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.083     ; 2.622      ;
; -1.702 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[5]                              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.085     ; 2.618      ;
; -1.694 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[10]                             ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.083     ; 2.612      ;
; -1.679 ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag_dly1                                                                                              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.080     ; 2.600      ;
; -1.646 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.080     ; 2.567      ;
; -1.643 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.080     ; 2.564      ;
; -1.630 ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid                                                                                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.082     ; 2.549      ;
; -1.628 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.084     ; 2.545      ;
; -1.625 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.084     ; 2.542      ;
; -1.597 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[8]                              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.083     ; 2.515      ;
; -1.591 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.081     ; 2.511      ;
; -1.566 ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid                                                                                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.080     ; 2.487      ;
; -1.565 ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid                                                                                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.080     ; 2.486      ;
; -1.565 ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid                                                                                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.080     ; 2.486      ;
; -1.564 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9     ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.085     ; 2.480      ;
; -1.564 ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid                                                                                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.080     ; 2.485      ;
; -1.562 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.082     ; 2.481      ;
; -1.562 ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid                                                                                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.080     ; 2.483      ;
; -1.561 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.082     ; 2.480      ;
; -1.559 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.082     ; 2.478      ;
; -1.558 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.082     ; 2.477      ;
; -1.550 ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[0]                                                                                                  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid                                                                                                                     ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.073     ; 2.478      ;
; -1.540 ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag_dly1                                                                                              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.082     ; 2.459      ;
; -1.537 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.081     ; 2.457      ;
; -1.537 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.081     ; 2.457      ;
; -1.537 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]              ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.081     ; 2.457      ;
; -1.537 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]              ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.081     ; 2.457      ;
; -1.537 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[9]                                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.081     ; 2.457      ;
; -1.537 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[6]                                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.081     ; 2.457      ;
; -1.537 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[3]                                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.081     ; 2.457      ;
; -1.537 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[7]                                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.081     ; 2.457      ;
; -1.537 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[10]                                               ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.081     ; 2.457      ;
; -1.537 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[8]                                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.081     ; 2.457      ;
; -1.537 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[4]                                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.081     ; 2.457      ;
; -1.537 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[0]                                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.081     ; 2.457      ;
; -1.537 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[2]                                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.081     ; 2.457      ;
; -1.537 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[2]                              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.083     ; 2.455      ;
; -1.534 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.081     ; 2.454      ;
; -1.534 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.081     ; 2.454      ;
; -1.534 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]              ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.081     ; 2.454      ;
; -1.534 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]              ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.081     ; 2.454      ;
; -1.534 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[9]                                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.081     ; 2.454      ;
; -1.534 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[6]                                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.081     ; 2.454      ;
; -1.534 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[3]                                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.081     ; 2.454      ;
; -1.534 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[7]                                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.081     ; 2.454      ;
; -1.534 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[10]                                               ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.081     ; 2.454      ;
; -1.534 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[8]                                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.081     ; 2.454      ;
; -1.534 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[4]                                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.081     ; 2.454      ;
; -1.534 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[0]                                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.081     ; 2.454      ;
; -1.534 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[2]                                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.081     ; 2.454      ;
; -1.528 ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag_dly1                                                                                              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.080     ; 2.449      ;
; -1.528 ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid                                                                                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.079     ; 2.450      ;
; -1.528 ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid                                                                                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[5]                                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.079     ; 2.450      ;
; -1.528 ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid                                                                                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[1]                                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.079     ; 2.450      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk'                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                               ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -1.850 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.074     ; 2.777      ;
; -1.822 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.743      ;
; -1.822 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.743      ;
; -1.822 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.743      ;
; -1.822 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.743      ;
; -1.822 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.743      ;
; -1.822 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.743      ;
; -1.822 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[9]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.743      ;
; -1.822 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[1]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.743      ;
; -1.822 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[6]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.743      ;
; -1.817 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.074     ; 2.744      ;
; -1.815 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6]      ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.087     ; 2.729      ;
; -1.804 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.074     ; 2.731      ;
; -1.800 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.721      ;
; -1.800 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.721      ;
; -1.800 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.721      ;
; -1.800 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.721      ;
; -1.800 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.721      ;
; -1.800 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.721      ;
; -1.800 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[9]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.721      ;
; -1.800 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[1]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.721      ;
; -1.800 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[6]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.721      ;
; -1.787 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.708      ;
; -1.787 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.708      ;
; -1.787 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.708      ;
; -1.787 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.708      ;
; -1.787 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.708      ;
; -1.787 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.708      ;
; -1.787 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[9]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.708      ;
; -1.787 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[1]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.708      ;
; -1.787 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[6]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.708      ;
; -1.739 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7]      ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.087     ; 2.653      ;
; -1.714 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_3         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.078     ; 2.637      ;
; -1.712 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_2         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.078     ; 2.635      ;
; -1.710 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_3         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.078     ; 2.633      ;
; -1.708 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_2         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.078     ; 2.631      ;
; -1.708 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_H ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.082     ; 2.627      ;
; -1.707 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_H ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.082     ; 2.626      ;
; -1.698 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_H ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.078     ; 2.621      ;
; -1.691 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.074     ; 2.618      ;
; -1.690 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.IDLE          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.611      ;
; -1.689 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.IDLE          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.610      ;
; -1.682 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.IDLE          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.603      ;
; -1.674 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.595      ;
; -1.674 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.595      ;
; -1.674 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.595      ;
; -1.674 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.595      ;
; -1.674 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.595      ;
; -1.674 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.595      ;
; -1.674 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[9]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.595      ;
; -1.674 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[1]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.595      ;
; -1.674 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[6]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.595      ;
; -1.658 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_H ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.078     ; 2.581      ;
; -1.654 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4]      ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.087     ; 2.568      ;
; -1.638 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.559      ;
; -1.638 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.559      ;
; -1.638 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.559      ;
; -1.638 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.559      ;
; -1.638 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.559      ;
; -1.638 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.559      ;
; -1.638 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[9]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.559      ;
; -1.638 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[1]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.559      ;
; -1.638 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[6]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.559      ;
; -1.622 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2]      ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.087     ; 2.536      ;
; -1.621 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.074     ; 2.548      ;
; -1.602 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0]      ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.087     ; 2.516      ;
; -1.594 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_D_ADDR   ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.515      ;
; -1.593 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_D_ADDR   ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.514      ;
; -1.566 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_4         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.078     ; 2.489      ;
; -1.563 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.082     ; 2.482      ;
; -1.562 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.082     ; 2.481      ;
; -1.541 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.078     ; 2.464      ;
; -1.541 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.WR_DATA       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.078     ; 2.464      ;
; -1.532 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[1]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.074     ; 2.459      ;
; -1.527 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.448      ;
; -1.527 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.448      ;
; -1.527 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.448      ;
; -1.527 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.448      ;
; -1.527 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.448      ;
; -1.527 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.448      ;
; -1.527 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[9]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.448      ;
; -1.527 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[1]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.448      ;
; -1.527 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[6]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.448      ;
; -1.519 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0]      ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.087     ; 2.433      ;
; -1.516 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.074     ; 2.443      ;
; -1.513 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_1         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.078     ; 2.436      ;
; -1.512 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.078     ; 2.435      ;
; -1.512 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.WR_DATA       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.078     ; 2.435      ;
; -1.498 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.419      ;
; -1.497 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.418      ;
; -1.492 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.413      ;
; -1.491 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[1]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.412      ;
; -1.491 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[1]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.412      ;
; -1.491 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[1]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.412      ;
; -1.491 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[1]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.412      ;
; -1.491 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[1]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.412      ;
; -1.491 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[1]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.412      ;
; -1.491 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[1]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[9]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.412      ;
; -1.491 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[1]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[1]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.412      ;
; -1.491 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[1]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[6]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 2.412      ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                                                                                                                                       ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -0.582 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.346        ; -0.143     ; 1.200      ;
; -0.580 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.346        ; -0.142     ; 1.199      ;
; -0.579 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.346        ; -0.143     ; 1.197      ;
; -0.579 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.346        ; -0.143     ; 1.197      ;
; -0.578 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.346        ; -0.142     ; 1.197      ;
; -0.572 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.346        ; -0.143     ; 1.190      ;
; -0.572 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.346        ; -0.142     ; 1.191      ;
; -0.571 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.346        ; -0.142     ; 1.190      ;
; -0.217 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.346        ; -0.143     ; 1.291      ;
; -0.217 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.346        ; -0.143     ; 1.291      ;
; -0.216 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.346        ; -0.142     ; 1.291      ;
; -0.211 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.346        ; -0.142     ; 1.286      ;
; -0.181 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.346        ; -0.143     ; 1.255      ;
; -0.180 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.346        ; -0.143     ; 1.254      ;
; -0.179 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.346        ; -0.142     ; 1.254      ;
; -0.179 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.346        ; -0.142     ; 1.254      ;
; 0.407  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.080     ; 2.206      ;
; 0.408  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.080     ; 2.205      ;
; 0.490  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 2.121      ;
; 0.492  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 2.119      ;
; 0.503  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.080     ; 2.110      ;
; 0.504  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.080     ; 2.109      ;
; 0.504  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.080     ; 2.109      ;
; 0.504  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.080     ; 2.109      ;
; 0.505  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.080     ; 2.108      ;
; 0.506  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.080     ; 2.107      ;
; 0.506  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.080     ; 2.107      ;
; 0.507  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.080     ; 2.106      ;
; 0.524  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.085     ; 2.084      ;
; 0.574  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.078     ; 2.041      ;
; 0.580  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 2.031      ;
; 0.649  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.963      ;
; 0.650  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.962      ;
; 0.650  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.962      ;
; 0.652  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.960      ;
; 0.676  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.077     ; 1.940      ;
; 0.698  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.914      ;
; 0.706  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.906      ;
; 0.711  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.080     ; 1.902      ;
; 0.714  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.080     ; 1.899      ;
; 0.741  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.085     ; 1.867      ;
; 0.812  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.078     ; 1.803      ;
; 0.854  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.757      ;
; 0.876  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[1]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.193     ; 1.624      ;
; 0.909  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.703      ;
; 0.913  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.699      ;
; 0.915  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.697      ;
; 0.917  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.695      ;
; 0.957  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.080     ; 1.656      ;
; 0.957  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.080     ; 1.656      ;
; 1.063  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[1]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.193     ; 1.437      ;
; 1.070  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.194     ; 1.429      ;
; 1.158  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.454      ;
; 1.172  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]                                                                                                   ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.440      ;
; 1.172  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]                                                                                                   ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.440      ;
; 1.191  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.080     ; 1.422      ;
; 1.194  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]                                                                                                   ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.418      ;
; 1.273  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.194     ; 1.226      ;
; 1.275  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.194     ; 1.224      ;
; 1.275  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.194     ; 1.224      ;
; 1.279  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[1]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.194     ; 1.220      ;
; 1.304  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.194     ; 1.195      ;
; 1.306  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.194     ; 1.193      ;
; 1.306  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.194     ; 1.193      ;
; 1.311  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.194     ; 1.188      ;
; 1.311  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.194     ; 1.188      ;
; 1.313  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.194     ; 1.186      ;
; 1.314  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.194     ; 1.185      ;
; 1.322  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.290      ;
; 1.324  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]                                                                                                   ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.288      ;
; 1.325  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.287      ;
; 1.339  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.080     ; 1.274      ;
; 1.339  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.273      ;
; 1.339  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.080     ; 1.274      ;
; 1.340  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.080     ; 1.273      ;
; 1.341  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.080     ; 1.272      ;
; 1.343  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.080     ; 1.270      ;
; 1.343  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.080     ; 1.270      ;
; 1.347  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.265      ;
; 1.350  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.080     ; 1.263      ;
; 1.350  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.080     ; 1.263      ;
; 1.352  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.080     ; 1.261      ;
; 1.360  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.080     ; 1.253      ;
; 1.392  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]                                                                                                   ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.220      ;
; 1.396  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.080     ; 1.217      ;
; 1.398  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.214      ;
; 1.403  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.209      ;
; 1.405  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.207      ;
; 1.437  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.175      ;
; 1.438  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.174      ;
; 1.438  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.174      ;
; 1.441  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.171      ;
; 1.443  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.169      ;
; 1.449  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.194     ; 1.050      ;
; 1.449  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.194     ; 1.050      ;
; 1.450  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.194     ; 1.049      ;
; 1.450  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.194     ; 1.049      ;
; 1.450  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.194     ; 1.049      ;
; 1.450  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.194     ; 1.049      ;
; 1.453  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.194     ; 1.046      ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                      ; Launch Clock                                              ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -0.133 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.017     ; 0.818      ;
; 0.327  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.017     ; 0.858      ;
; 36.953 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 2.966      ;
; 37.175 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 2.744      ;
; 37.209 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 2.710      ;
; 37.253 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 2.666      ;
; 37.312 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 2.607      ;
; 37.397 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 2.522      ;
; 37.434 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 2.485      ;
; 37.498 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 2.421      ;
; 37.580 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 2.339      ;
; 37.601 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 2.318      ;
; 37.674 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 2.245      ;
; 37.704 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 2.215      ;
; 37.724 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 2.195      ;
; 37.793 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 2.126      ;
; 37.818 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 2.101      ;
; 37.823 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 2.096      ;
; 37.848 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 2.071      ;
; 37.850 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 2.069      ;
; 37.872 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 2.047      ;
; 37.875 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 2.044      ;
; 37.893 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 2.026      ;
; 37.900 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 2.019      ;
; 37.910 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 2.009      ;
; 37.919 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 2.000      ;
; 37.939 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 1.980      ;
; 37.939 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 1.980      ;
; 37.966 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 1.953      ;
; 37.969 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 1.950      ;
; 37.988 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 1.931      ;
; 37.992 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 1.927      ;
; 37.994 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 1.925      ;
; 37.999 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 1.920      ;
; 38.036 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 1.883      ;
; 38.042 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 1.877      ;
; 38.042 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 1.877      ;
; 38.051 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 1.868      ;
; 38.054 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 1.865      ;
; 38.085 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 1.834      ;
; 38.123 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 1.796      ;
; 38.127 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 1.792      ;
; 38.154 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 1.765      ;
; 38.207 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 1.712      ;
; 38.207 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 1.712      ;
; 38.257 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 1.662      ;
; 38.271 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 1.648      ;
; 38.293 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 1.626      ;
; 38.435 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 1.484      ;
; 38.441 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 1.478      ;
; 38.441 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 1.478      ;
; 38.444 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 1.475      ;
; 38.484 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 1.435      ;
; 38.569 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 1.350      ;
; 38.575 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 1.344      ;
; 38.575 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 1.344      ;
; 38.644 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 1.275      ;
; 38.650 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 1.269      ;
; 38.665 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 1.254      ;
; 38.667 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 1.252      ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ov5640_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                ; To Node                                                                                                                                                                               ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -1.136 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[0]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; ov5640_pclk ; 0.000        ; 2.670      ; 1.826      ;
; -1.026 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[3]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; ov5640_pclk ; 0.000        ; 2.670      ; 1.936      ;
; -0.925 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[1]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; ov5640_pclk ; 0.000        ; 2.670      ; 2.037      ;
; -0.924 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[5]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; ov5640_pclk ; 0.000        ; 2.670      ; 2.038      ;
; -0.872 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[10]                                  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; ov5640_pclk ; 0.000        ; 2.670      ; 2.090      ;
; -0.708 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[6]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; ov5640_pclk ; 0.000        ; 2.669      ; 2.253      ;
; -0.649 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[4]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; ov5640_pclk ; 0.000        ; 2.670      ; 2.313      ;
; -0.340 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[9]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; ov5640_pclk ; 0.000        ; 2.669      ; 2.621      ;
; -0.333 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[7]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; ov5640_pclk ; 0.000        ; 2.677      ; 2.636      ;
; -0.298 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[8]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; ov5640_pclk ; 0.000        ; 2.670      ; 2.664      ;
; -0.189 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[2]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; ov5640_pclk ; 0.000        ; 2.670      ; 2.773      ;
; 0.418  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[12]                                                                                                 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.481      ; 1.153      ;
; 0.452  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid                                                                                                        ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid                                                                                                                     ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[15]                                                                                                 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.481      ; 1.187      ;
; 0.453  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[1]                                                                                                       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[1]                                                                                                                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[2]                                                                                                       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[2]                                                                                                                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[0]                                                                                                       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[0]                                                                                                                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[3]                                                                                                       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[3]                                                                                                                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.081      ; 0.746      ;
; 0.459  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[0]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.473      ; 1.186      ;
; 0.464  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag                                                                                                        ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag                                                                                                                     ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.082      ; 0.758      ;
; 0.539  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.082      ; 0.833      ;
; 0.543  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[3]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.473      ; 1.270      ;
; 0.544  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[0]                                                ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.082      ; 0.838      ;
; 0.662  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[5]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.471      ; 1.387      ;
; 0.692  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[8]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.473      ; 1.419      ;
; 0.703  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[1]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.471      ; 1.428      ;
; 0.709  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[13]                                                                                                 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.481      ; 1.444      ;
; 0.725  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[1]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.462      ; 1.441      ;
; 0.733  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]              ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.083      ; 1.028      ;
; 0.739  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[10]                                                                                                 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.481      ; 1.474      ;
; 0.746  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[9]                                                ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.081      ; 1.039      ;
; 0.747  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]              ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.081      ; 1.040      ;
; 0.762  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag_dly1                                                                                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_we_reg       ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.474      ; 1.490      ;
; 0.768  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[2]                                                                                                  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.490      ; 1.512      ;
; 0.768  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[4]                                                                                                  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.490      ; 1.512      ;
; 0.768  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[6]                                                                                                  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.490      ; 1.512      ;
; 0.768  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[7]                                                                                                  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.490      ; 1.512      ;
; 0.770  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[3]                                                                                                  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.490      ; 1.514      ;
; 0.783  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[0]                                                                                                  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.490      ; 1.527      ;
; 0.785  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.082      ; 1.079      ;
; 0.787  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[0]                                                                                                       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[1]                                                                                                                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.081      ; 1.080      ;
; 0.788  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[1]                                                                                                       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[0]                                                                                                                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.081      ; 1.081      ;
; 0.789  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[10]                                  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.473      ; 1.516      ;
; 0.794  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.082      ; 1.088      ;
; 0.796  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.082      ; 1.090      ;
; 0.797  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[2]                                                                                                       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[3]                                                                                                                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.081      ; 1.090      ;
; 0.800  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[1]                                                                                                  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.490      ; 1.544      ;
; 0.801  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.082      ; 1.095      ;
; 0.802  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[9]                                                                                                  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.481      ; 1.537      ;
; 0.806  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.082      ; 1.100      ;
; 0.843  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[2]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.464      ; 1.561      ;
; 0.857  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[0]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.464      ; 1.575      ;
; 0.866  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]              ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.081      ; 1.159      ;
; 0.870  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid                                                                                                        ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_we_reg       ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.474      ; 1.598      ;
; 0.885  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[4]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.464      ; 1.603      ;
; 0.895  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[2]                                                                                                  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[10]                                                                                                              ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.081      ; 1.188      ;
; 0.914  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.083      ; 1.209      ;
; 0.915  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[3]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.464      ; 1.633      ;
; 0.927  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[0]                                                                                                  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[8]                                                                                                               ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.081      ; 1.220      ;
; 0.931  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0] ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.084      ; 1.227      ;
; 0.937  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[6]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[6]                                        ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.083      ; 1.232      ;
; 0.937  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[4]                                                                                                  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[12]                                                                                                              ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.081      ; 1.230      ;
; 0.938  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag_dly1                                                                                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.082      ; 1.232      ;
; 0.942  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[8]                                                ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.081      ; 1.235      ;
; 0.949  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[6]                                                                                                  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[14]                                                                                                              ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.082      ; 1.243      ;
; 0.953  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9          ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.080      ; 1.245      ;
; 0.973  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[7]                                                ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.081      ; 1.266      ;
; 0.986  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[0]                                                                                                       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[3]                                                                                                                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.082      ; 1.280      ;
; 0.987  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[2]                                                ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.083      ; 1.282      ;
; 0.987  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[0]                                                                                                       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[2]                                                                                                                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.082      ; 1.281      ;
; 0.989  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.081      ; 1.282      ;
; 0.994  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid                                                                                                        ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.082      ; 1.288      ;
; 0.996  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[3]                                                                                                       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[2]                                                                                                                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.081      ; 1.289      ;
; 1.000  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]              ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.083      ; 1.295      ;
; 1.011  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9          ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.081      ; 1.304      ;
; 1.012  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]              ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.081      ; 1.305      ;
; 1.020  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[7]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.464      ; 1.738      ;
; 1.027  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[3]                                                                                                       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[0]                                                                                                                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.080      ; 1.319      ;
; 1.029  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[3]                                                                                                       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[1]                                                                                                                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.080      ; 1.321      ;
; 1.035  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[5]                                                ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.085      ; 1.332      ;
; 1.038  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1] ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.084      ; 1.334      ;
; 1.086  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[7]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.473      ; 1.813      ;
; 1.093  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[5]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.462      ; 1.809      ;
; 1.093  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_we_reg       ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.474      ; 1.821      ;
; 1.096  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_we_reg       ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.474      ; 1.824      ;
; 1.104  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.083      ; 1.399      ;
; 1.107  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[8]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.464      ; 1.825      ;
; 1.110  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag_dly1                                                                                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_we_reg       ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.465      ; 1.829      ;
; 1.117  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[9]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.473      ; 1.844      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk'                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                               ; Launch Clock                                                     ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -0.512 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 2.912      ; 2.883      ;
; -0.465 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_4         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 2.914      ; 2.932      ;
; -0.399 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.START_1       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 2.912      ; 2.996      ;
; -0.397 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk_en      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 2.912      ; 2.998      ;
; -0.350 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.STOP          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 2.912      ; 3.045      ;
; -0.332 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_D_ADDR   ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 2.912      ; 3.063      ;
; -0.312 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_1         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 2.914      ; 3.085      ;
; -0.267 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_end             ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 2.912      ; 3.128      ;
; -0.260 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.WR_DATA       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 2.914      ; 3.137      ;
; -0.258 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 2.914      ; 3.139      ;
; -0.247 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_H ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 2.914      ; 3.150      ;
; -0.219 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_3         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 2.914      ; 3.178      ;
; -0.217 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_2         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 2.914      ; 3.180      ;
; -0.137 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.IDLE          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 2.912      ; 3.258      ;
; -0.095 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 2.912      ; 3.300      ;
; -0.093 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 2.912      ; 3.302      ;
; -0.093 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 2.912      ; 3.302      ;
; -0.085 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.828      ; 2.226      ;
; 0.012  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 2.912      ; 2.907      ;
; 0.107  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|ack                 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.STOP          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 1.416      ; 1.245      ;
; 0.118  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|ack                 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 1.418      ; 1.258      ;
; 0.119  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|ack                 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.WR_DATA       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 1.418      ; 1.259      ;
; 0.137  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|ack                 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_4         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 1.418      ; 1.277      ;
; 0.138  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|ack                 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_1         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 1.418      ; 1.278      ;
; 0.171  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_4         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 2.914      ; 3.068      ;
; 0.260  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.START_1       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 2.912      ; 3.155      ;
; 0.262  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk_en      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 2.912      ; 3.157      ;
; 0.271  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.STOP          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 2.912      ; 3.166      ;
; 0.274  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_D_ADDR   ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 2.912      ; 3.169      ;
; 0.365  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.WR_DATA       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 2.914      ; 3.262      ;
; 0.367  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 2.914      ; 3.264      ;
; 0.369  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_1         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 2.914      ; 3.266      ;
; 0.398  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_end             ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 2.912      ; 3.293      ;
; 0.418  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_3         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 2.914      ; 3.315      ;
; 0.420  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_2         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 2.914      ; 3.317      ;
; 0.431  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|ack                 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_3         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 1.418      ; 1.571      ;
; 0.433  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_H ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 2.914      ; 3.330      ;
; 0.433  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|ack                 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_2         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 1.418      ; 1.573      ;
; 0.440  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|ack                 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_H ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 1.418      ; 1.580      ;
; 0.454  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done        ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0]      ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk_en      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk_en      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.IDLE          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.IDLE          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_4         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_4         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.START_1       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.START_1       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_D_ADDR   ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_D_ADDR   ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_1         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_1         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_H ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_H ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_2         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_2         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_3         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_3         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.WR_DATA       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.WR_DATA       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.STOP          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.STOP          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.456  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_4         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.182      ; 1.850      ;
; 0.466  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[0]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[0]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.758      ;
; 0.481  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 1.828      ; 2.292      ;
; 0.485  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.049      ; 0.746      ;
; 0.521  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.START_1       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.180      ; 1.913      ;
; 0.521  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 2.912      ; 3.416      ;
; 0.523  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk_en      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.180      ; 1.915      ;
; 0.527  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.IDLE          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 2.912      ; 3.422      ;
; 0.528  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 2.912      ; 3.423      ;
; 0.529  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 2.912      ; 3.424      ;
; 0.562  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.STOP          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.180      ; 1.954      ;
; 0.570  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.182      ; 1.964      ;
; 0.571  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.WR_DATA       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.182      ; 1.965      ;
; 0.588  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_D_ADDR   ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.180      ; 1.980      ;
; 0.616  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_1         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.182      ; 2.010      ;
; 0.634  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_H ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.182      ; 2.028      ;
; 0.653  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_end             ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.180      ; 2.045      ;
; 0.662  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_3         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.182      ; 2.056      ;
; 0.664  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_2         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.182      ; 2.058      ;
; 0.744  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.STOP          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_end             ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 1.036      ;
; 0.746  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 1.038      ;
; 0.747  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 1.039      ;
; 0.747  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 1.039      ;
; 0.748  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[6]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[6]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 1.040      ;
; 0.748  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_end             ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.079      ; 1.039      ;
; 0.749  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 1.041      ;
; 0.750  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 1.042      ;
; 0.765  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 1.057      ;
; 0.765  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[9]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[9]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 1.057      ;
; 0.767  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[1]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[1]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 1.059      ;
; 0.769  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[9]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[0]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 1.061      ;
; 0.773  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7]      ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 1.065      ;
; 0.775  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[0]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[1]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 1.067      ;
; 0.783  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.IDLE          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.180      ; 2.175      ;
; 0.788  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_3         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 1.080      ;
; 0.796  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5]      ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 1.088      ;
; 0.796  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6]      ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 1.088      ;
; 0.801  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3]      ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 1.093      ;
; 0.812  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2]      ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 1.104      ;
; 0.817  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0]      ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 1.109      ;
; 0.820  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4]      ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 1.112      ;
; 0.825  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.180      ; 2.217      ;
; 0.827  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.180      ; 2.219      ;
; 0.827  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.180      ; 2.219      ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                      ; Launch Clock                                              ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -0.219 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.410      ; 0.764      ;
; 0.263  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.410      ; 0.746      ;
; 0.742  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.036      ;
; 0.744  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.038      ;
; 0.745  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.039      ;
; 0.748  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.042      ;
; 0.908  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.202      ;
; 0.933  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.227      ;
; 0.933  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.227      ;
; 0.947  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.241      ;
; 1.048  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.342      ;
; 1.053  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.347      ;
; 1.053  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.347      ;
; 1.073  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.367      ;
; 1.073  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.367      ;
; 1.096  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.390      ;
; 1.099  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.393      ;
; 1.108  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.402      ;
; 1.117  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.411      ;
; 1.164  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.458      ;
; 1.184  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.478      ;
; 1.189  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.483      ;
; 1.206  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.500      ;
; 1.206  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.500      ;
; 1.230  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.524      ;
; 1.232  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.526      ;
; 1.237  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.531      ;
; 1.237  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.531      ;
; 1.237  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.531      ;
; 1.241  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.535      ;
; 1.246  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.540      ;
; 1.248  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.542      ;
; 1.255  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.549      ;
; 1.288  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.582      ;
; 1.301  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.595      ;
; 1.321  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.615      ;
; 1.329  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.623      ;
; 1.329  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.623      ;
; 1.346  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.640      ;
; 1.348  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.642      ;
; 1.348  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.642      ;
; 1.350  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.644      ;
; 1.367  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.661      ;
; 1.372  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.666      ;
; 1.376  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.670      ;
; 1.386  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.680      ;
; 1.471  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.765      ;
; 1.473  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.767      ;
; 1.488  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.782      ;
; 1.490  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.784      ;
; 1.490  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.784      ;
; 1.507  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.801      ;
; 1.519  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.813      ;
; 1.538  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.832      ;
; 1.581  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.875      ;
; 1.601  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.895      ;
; 1.649  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.943      ;
; 1.669  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.963      ;
; 1.721  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.015      ;
; 1.754  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.048      ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                               ; To Node                                                                                                                                                                                                                      ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.001 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[7]                                          ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.056       ; 1.259      ; 1.576      ;
; 0.174 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[0]                                          ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.056       ; 1.260      ; 1.750      ;
; 0.234 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[2]                                          ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.056       ; 1.260      ; 1.810      ;
; 0.264 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[3]                                          ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.056       ; 1.260      ; 1.840      ;
; 0.275 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[6]                                          ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.056       ; 1.259      ; 1.850      ;
; 0.306 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[9]                                          ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.056       ; 1.259      ; 1.881      ;
; 0.309 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[5]                                          ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.056       ; 1.260      ; 1.885      ;
; 0.381 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[10]                                         ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.056       ; 1.259      ; 1.956      ;
; 0.435 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[1]                                          ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.056       ; 1.260      ; 2.011      ;
; 0.451 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[8]                                          ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.056       ; 1.259      ; 2.026      ;
; 0.453 ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg_cnt[0]                                                                                                                                    ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg_cnt[0]                                                                                                                                                                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                                                                         ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                                                                                                              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                                                                                         ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                                                                                                                              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                                                                                                                         ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                                                                                                                                                              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                                                                                                                         ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                                                                                                                                                              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                                                                                         ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                                                                                                                              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[10]                                                                                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_v[10]                                                                                                                                                                                             ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[11]                                                                                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_v[11]                                                                                                                                                                                             ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                                                                         ; vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                                                                                                              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                      ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                      ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                      ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                      ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                      ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                      ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                     ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                          ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                      ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|b_full            ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|b_full                                                 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|b_non_empty       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|b_non_empty                                            ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|b_full            ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|b_full                                                 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|b_non_empty       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|b_non_empty                                            ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|output_state[1]                                                                                                                                                  ; vga_ctrl:vga_ctrl_inst|output_state[1]                                                                                                                                                                                       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|output_state[2]                                                                                                                                                  ; vga_ctrl:vga_ctrl_inst|output_state[2]                                                                                                                                                                                       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|output_state[0]                                                                                                                                                  ; vga_ctrl:vga_ctrl_inst|output_state[0]                                                                                                                                                                                       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                                                                         ; vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                                                                                                              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                                                                         ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                                                                                                              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                                                                         ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                                                                                                              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                                                                         ; vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                                                                                                              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                      ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                      ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                      ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.185      ;
; 0.456 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.186      ;
; 0.461 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.194      ;
; 0.465 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.195      ;
; 0.469 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.202      ;
; 0.469 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[9]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.202      ;
; 0.473 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[8]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.203      ;
; 0.475 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.208      ;
; 0.478 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.211      ;
; 0.483 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.216      ;
; 0.483 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.213      ;
; 0.489 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.219      ;
; 0.493 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a2~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.226      ;
; 0.497 ; vga_ctrl:vga_ctrl_inst|output_state[0]                                                                                                                                                  ; vga_ctrl:vga_ctrl_inst|output_state[1]                                                                                                                                                                                       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.790      ;
; 0.498 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.231      ;
; 0.501 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|de_reg1                                                                                                                                    ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|de_reg2                                                                                                                                                                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.793      ;
; 0.502 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[9]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.232      ;
; 0.505 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.235      ;
; 0.506 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.236      ;
; 0.507 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.237      ;
; 0.509 ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg7[5]                                                                                                                                       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg4[5]                                                                                                                                                                            ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                         ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.801      ;
; 0.510 ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg7[1]                                                                                                                                       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg4[1]                                                                                                                                                                            ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg7[4]                                                                                                                                       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg4[4]                                                                                                                                                                            ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.802      ;
; 0.511 ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg7[0]                                                                                                                                       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg4[0]                                                                                                                                                                            ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.803      ;
; 0.514 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.247      ;
; 0.520 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                     ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                                                      ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.813      ;
; 0.521 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[8]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.176      ;
; 0.521 ; vga_ctrl:vga_ctrl_inst|output_state[1]                                                                                                                                                  ; vga_ctrl:vga_ctrl_inst|output_state[0]                                                                                                                                                                                       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.814      ;
; 0.525 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.256      ;
; 0.526 ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg8[5]                                                                                                                                       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg5[5]                                                                                                                                                                            ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.819      ;
; 0.528 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[1]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.183      ;
; 0.528 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[4]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.183      ;
; 0.531 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.262      ;
; 0.532 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[4]                                          ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.056       ; 1.260      ; 2.108      ;
; 0.532 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a2~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.265      ;
; 0.533 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a2~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.266      ;
; 0.534 ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg6[1]                                                                                                                                       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg3[1]                                                                                                                                                                            ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.827      ;
; 0.534 ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg6[5]                                                                                                                                       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg3[5]                                                                                                                                                                            ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.827      ;
; 0.534 ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg6[6]                                                                                                                                       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg3[6]                                                                                                                                                                            ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.827      ;
; 0.535 ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg6[2]                                                                                                                                       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg3[2]                                                                                                                                                                            ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.828      ;
; 0.535 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                      ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                                                      ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.828      ;
; 0.536 ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg8[6]                                                                                                                                       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg5[6]                                                                                                                                                                            ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.829      ;
; 0.537 ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg8[2]                                                                                                                                       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg5[2]                                                                                                                                                                            ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.830      ;
; 0.543 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[9]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 1.193      ;
; 0.544 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a4~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.276      ;
; 0.545 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[3]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.200      ;
; 0.547 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a2~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.280      ;
; 0.551 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[7]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.206      ;
; 0.552 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[10] ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.207      ;
; 0.552 ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg_cnt[1]                                                                                                                                    ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg3[4]                                                                                                                                                                            ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.845      ;
; 0.554 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[6]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 1.204      ;
; 0.555 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[11] ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.210      ;
; 0.556 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                      ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                                                      ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.848      ;
; 0.556 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                      ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.848      ;
; 0.557 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a4~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.288      ;
; 0.558 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[0]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 1.208      ;
; 0.558 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[4]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a4~portb_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.207      ;
; 0.563 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a4~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.294      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.431 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_DATA                                                                                     ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_DATA                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 0.746      ;
; 0.432 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.452 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[5]                                                                                             ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[5]                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[6]                                                                                             ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[6]                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[7]                                                                                             ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[7]                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[8]                                                                                             ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[8]                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[9]                                                                                             ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[9]                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_IDLE                                                                                    ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_IDLE                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.WRITE                                                                                             ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.WRITE                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.IDLE                                                                                              ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.IDLE                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|wr_en                                                                                                   ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|wr_en                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_IDLE                                                                                     ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_IDLE                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|bank_en                                                                                                                                ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|bank_en                                                                                                                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|bank_flag                                                                                                                              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|bank_flag                                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_IDLE                                                                                      ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_IDLE                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[2]                                                                                                ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[2]                                                                                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[1]                                                                                          ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[1]                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[2]                                                                                          ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[2]                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_TRP                                                                                       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_TRP                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_TRF                                                                                       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_TRF                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[1]                                                                                                ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[1]                                                                                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_TMRD                                                                                      ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_TMRD                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END                                                                                       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_TRP                                                                                         ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_TRP                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.READ                                                                                              ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.READ                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_TRP                                                                                      ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_TRP                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_req                                                                                                ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_req                                                                                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_TRCD                                                                                     ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_TRCD                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|rd_en                                                                                                   ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|rd_en                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_IDLE                                                                                        ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_IDLE                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_TRCD                                                                                        ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_TRCD                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_CL                                                                                          ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_CL                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_DATA                                                                                        ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_DATA                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[10]                                                                                          ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[10]                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                      ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_clk[1]                                                                                              ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_clk[1]                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_TRP                                                                                     ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_TRP                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_clk[2]                                                                                              ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_clk[2]                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref_aref[1]                                                                                        ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref_aref[1]                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[22]                                                                                                                      ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[22]                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.464 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[0]                                                                                                ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[0]                                                                                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[0]                                                                                          ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[0]                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.466 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_clk[0]                                                                                              ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_clk[0]                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref_aref[0]                                                                                        ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref_aref[0]                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.490 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[8]  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[8]                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.783      ;
; 0.491 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_IDLE                                                                                        ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_ACTIVE                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.784      ;
; 0.492 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.786      ;
; 0.501 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[10] ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[9]                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.507 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|wr_en                                                                                                   ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_IDLE                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.801      ;
; 0.507 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_TMRD                                                                                      ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.801      ;
; 0.509 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.510 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[8]                                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[8]                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.803      ;
; 0.511 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[1]                                                                                                ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[2]                                                                                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.805      ;
; 0.512 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[0]                                                                                          ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[2]                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.806      ;
; 0.515 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_TRF                                                                                       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_MRS                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.809      ;
; 0.516 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.810      ;
; 0.523 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.816      ;
; 0.523 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.817      ;
; 0.529 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.823      ;
; 0.531 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[7]                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.824      ;
; 0.533 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.826      ;
; 0.541 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_IDLE                                                                                      ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_PRE                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.835      ;
; 0.543 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.836      ;
; 0.551 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[8]                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.844      ;
; 0.557 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_IDLE                                                                                      ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[0]                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.851      ;
; 0.558 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[6]                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.851      ;
; 0.559 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_IDLE                                                                                      ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[1]                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.853      ;
; 0.561 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_IDLE                                                                                      ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[3]                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.855      ;
; 0.623 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|parity6          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.917      ;
; 0.625 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.918      ;
; 0.633 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_IDLE                                                                                     ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_ACTIVE                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.927      ;
; 0.639 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[9]                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.933      ;
; 0.641 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6]  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.935      ;
; 0.643 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6]  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6]                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.937      ;
; 0.643 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[6]  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[5]                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.936      ;
; 0.644 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref_aref[0]                                                                                        ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_END                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.936      ;
; 0.645 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[9]  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[9]                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.938      ;
; 0.647 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[6]  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[6]                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.940      ;
; 0.648 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_TRCD                                                                                     ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_WRITE                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.941      ;
; 0.648 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_TRP                                                                                      ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_END                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.941      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                             ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.453 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.465 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.758      ;
; 0.484 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.777      ;
; 0.501 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.795      ;
; 0.571 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.180      ; 0.982      ;
; 0.578 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[9]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.180      ; 0.989      ;
; 0.580 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.168      ; 0.979      ;
; 0.580 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.167      ; 0.978      ;
; 0.581 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.167      ; 0.979      ;
; 0.581 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[9]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.167      ; 0.979      ;
; 0.581 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.167      ; 0.979      ;
; 0.581 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.167      ; 0.979      ;
; 0.581 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.167      ; 0.979      ;
; 0.584 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[9]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.168      ; 0.983      ;
; 0.584 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.167      ; 0.982      ;
; 0.585 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.167      ; 0.983      ;
; 0.585 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.167      ; 0.983      ;
; 0.588 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.167      ; 0.986      ;
; 0.589 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.167      ; 0.987      ;
; 0.593 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.167      ; 0.991      ;
; 0.634 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.167      ; 1.032      ;
; 0.635 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.167      ; 1.033      ;
; 0.636 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.167      ; 1.034      ;
; 0.636 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.167      ; 1.034      ;
; 0.636 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.167      ; 1.034      ;
; 0.637 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.167      ; 1.035      ;
; 0.637 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.167      ; 1.035      ;
; 0.638 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.167      ; 1.036      ;
; 0.638 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.167      ; 1.036      ;
; 0.638 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.167      ; 1.036      ;
; 0.643 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.935      ;
; 0.643 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.935      ;
; 0.643 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.935      ;
; 0.644 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.936      ;
; 0.647 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.939      ;
; 0.649 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.941      ;
; 0.707 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.999      ;
; 0.717 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.010      ;
; 0.722 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.015      ;
; 0.725 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.018      ;
; 0.725 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.018      ;
; 0.726 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.019      ;
; 0.735 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.028      ;
; 0.737 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.030      ;
; 0.740 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.033      ;
; 0.740 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.032      ;
; 0.740 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.032      ;
; 0.741 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.033      ;
; 0.741 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.034      ;
; 0.742 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.034      ;
; 0.743 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[1]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.167      ; 1.141      ;
; 0.743 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.035      ;
; 0.743 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.035      ;
; 0.743 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.036      ;
; 0.748 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.041      ;
; 0.749 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.042      ;
; 0.749 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.042      ;
; 0.751 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.044      ;
; 0.763 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.055      ;
; 0.789 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.081      ;
; 0.792 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.084      ;
; 0.792 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.084      ;
; 0.845 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.137      ;
; 0.873 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.166      ;
; 0.929 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.168      ; 1.328      ;
; 0.935 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[1]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.169      ; 1.335      ;
; 0.939 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.232      ;
; 1.004 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.297      ;
; 1.063 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[1]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.168      ; 1.462      ;
; 1.072 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.364      ;
; 1.254 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.548      ;
; 1.255 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.549      ;
; 1.287 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.579      ;
; 1.290 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.582      ;
; 1.292 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.584      ;
; 1.305 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.597      ;
; 1.341 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.632      ;
; 1.376 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.670      ;
; 1.406 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.698      ;
; 1.413 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.705      ;
; 1.462 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.750      ;
; 1.462 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.756      ;
; 1.483 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.777      ;
; 1.500 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.795      ;
; 1.512 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.804      ;
; 1.513 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.808      ;
; 1.516 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.808      ;
; 1.517 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.809      ;
; 1.538 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.830      ;
; 1.561 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.849      ;
; 1.575 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.868      ;
; 1.609 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.900      ;
; 1.613 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.904      ;
; 1.616 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.907      ;
; 1.626 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.919      ;
; 1.627 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.920      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]'                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                               ; Launch Clock                                              ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -3.689 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_1 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|ack ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.500        ; -1.418     ; 1.618      ;
; -3.666 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_3 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|ack ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.500        ; -1.418     ; 1.595      ;
; -3.453 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_2 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|ack ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.500        ; -1.418     ; 1.382      ;
; -3.357 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_4 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|ack ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.500        ; -1.418     ; 1.286      ;
+--------+---------------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'ov5640_pclk'                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                                                  ; Launch Clock                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+
; -2.498 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.361     ; 2.628      ;
; -2.498 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag_dly1   ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.361     ; 2.628      ;
; -2.394 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.370     ; 2.515      ;
; -2.394 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[8]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.370     ; 2.515      ;
; -2.394 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[7]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.370     ; 2.515      ;
; -2.394 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[6]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.370     ; 2.515      ;
; -2.394 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[5]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.370     ; 2.515      ;
; -2.394 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[4]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.370     ; 2.515      ;
; -2.394 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[3]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.370     ; 2.515      ;
; -2.394 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[2]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.370     ; 2.515      ;
; -2.394 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[1]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.370     ; 2.515      ;
; -2.394 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[0]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.370     ; 2.515      ;
; -2.394 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[15] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.370     ; 2.515      ;
; -2.394 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[13] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.370     ; 2.515      ;
; -2.394 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[12] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.370     ; 2.515      ;
; -2.394 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[11] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.370     ; 2.515      ;
; -2.394 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[10] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.370     ; 2.515      ;
; -2.394 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[9]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.370     ; 2.515      ;
; -2.387 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[2]       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.368     ; 2.510      ;
; -2.387 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[3]       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.368     ; 2.510      ;
; -2.387 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_vsync_dly ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.368     ; 2.510      ;
; -2.339 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[14] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.369     ; 2.461      ;
; -2.336 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[1]       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.369     ; 2.458      ;
; -2.336 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[0]       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.369     ; 2.458      ;
; -2.336 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[0]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.369     ; 2.458      ;
; -2.336 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[7]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.369     ; 2.458      ;
; -2.336 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[6]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.369     ; 2.458      ;
; -2.336 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[5]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.369     ; 2.458      ;
; -2.336 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[4]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.369     ; 2.458      ;
; -2.336 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[3]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.369     ; 2.458      ;
; -2.336 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[2]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.369     ; 2.458      ;
; -2.336 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[1]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.369     ; 2.458      ;
; 0.113  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 2.133      ; 2.931      ;
; 0.113  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag_dly1   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 2.133      ; 2.931      ;
; 0.217  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 2.124      ; 2.818      ;
; 0.217  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 2.124      ; 2.818      ;
; 0.217  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 2.124      ; 2.818      ;
; 0.217  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 2.124      ; 2.818      ;
; 0.217  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 2.124      ; 2.818      ;
; 0.217  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 2.124      ; 2.818      ;
; 0.217  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 2.124      ; 2.818      ;
; 0.217  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 2.124      ; 2.818      ;
; 0.217  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 2.124      ; 2.818      ;
; 0.217  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 2.124      ; 2.818      ;
; 0.217  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 2.124      ; 2.818      ;
; 0.217  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 2.124      ; 2.818      ;
; 0.217  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[12] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 2.124      ; 2.818      ;
; 0.217  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[11] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 2.124      ; 2.818      ;
; 0.217  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 2.124      ; 2.818      ;
; 0.217  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 2.124      ; 2.818      ;
; 0.224  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[2]       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 2.126      ; 2.813      ;
; 0.224  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[3]       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 2.126      ; 2.813      ;
; 0.224  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_vsync_dly ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 2.126      ; 2.813      ;
; 0.272  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[14] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 2.125      ; 2.764      ;
; 0.275  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[1]       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 2.125      ; 2.761      ;
; 0.275  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[0]       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 2.125      ; 2.761      ;
; 0.275  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 2.125      ; 2.761      ;
; 0.275  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 2.125      ; 2.761      ;
; 0.275  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 2.125      ; 2.761      ;
; 0.275  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 2.125      ; 2.761      ;
; 0.275  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 2.125      ; 2.761      ;
; 0.275  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 2.125      ; 2.761      ;
; 0.275  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 2.125      ; 2.761      ;
; 0.275  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 2.125      ; 2.761      ;
+--------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                               ;
+--------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                                                                                                                                                                                        ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 9.976  ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.075     ; 3.411      ;
; 9.976  ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.075     ; 3.411      ;
; 9.976  ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.075     ; 3.411      ;
; 9.976  ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.075     ; 3.411      ;
; 9.976  ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.075     ; 3.411      ;
; 9.976  ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.075     ; 3.411      ;
; 9.976  ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.075     ; 3.411      ;
; 9.976  ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.075     ; 3.411      ;
; 9.976  ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[8]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.075     ; 3.411      ;
; 9.976  ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[9]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.075     ; 3.411      ;
; 9.976  ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[10]                              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.075     ; 3.411      ;
; 9.976  ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]                              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.075     ; 3.411      ;
; 9.978  ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[0]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.070     ; 3.414      ;
; 9.978  ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[1]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.070     ; 3.414      ;
; 9.978  ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[2]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.070     ; 3.414      ;
; 9.978  ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[3]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.070     ; 3.414      ;
; 9.978  ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[4]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.070     ; 3.414      ;
; 9.978  ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[5]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.070     ; 3.414      ;
; 9.978  ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[6]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.070     ; 3.414      ;
; 9.978  ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[7]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.070     ; 3.414      ;
; 9.978  ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[8]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.070     ; 3.414      ;
; 9.978  ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[9]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.070     ; 3.414      ;
; 9.978  ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[10]                        ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.070     ; 3.414      ;
; 9.978  ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[11]                        ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.070     ; 3.414      ;
; 9.985  ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 3.404      ;
; 9.985  ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 3.404      ;
; 9.985  ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 3.404      ;
; 9.985  ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 3.404      ;
; 9.985  ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 3.404      ;
; 9.985  ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 3.404      ;
; 9.985  ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 3.404      ;
; 9.985  ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 3.404      ;
; 9.985  ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[8]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 3.404      ;
; 9.985  ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[9]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 3.404      ;
; 9.985  ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[10]                              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 3.404      ;
; 9.985  ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]                              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 3.404      ;
; 10.014 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[0]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 3.375      ;
; 10.014 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[1]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 3.375      ;
; 10.014 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[2]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 3.375      ;
; 10.014 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[3]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 3.375      ;
; 10.014 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[4]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 3.375      ;
; 10.014 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[5]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 3.375      ;
; 10.014 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[6]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 3.375      ;
; 10.014 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[7]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 3.375      ;
; 10.014 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[8]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 3.375      ;
; 10.014 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[9]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 3.375      ;
; 10.014 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[10]                        ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 3.375      ;
; 10.014 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[11]                        ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 3.375      ;
; 10.084 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 3.299      ;
; 10.084 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[1]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 3.299      ;
; 10.084 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[2]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 3.299      ;
; 10.084 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[3]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 3.299      ;
; 10.084 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[4]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 3.299      ;
; 10.084 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[5]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 3.299      ;
; 10.084 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[6]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 3.299      ;
; 10.084 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[7]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 3.299      ;
; 10.084 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[8]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 3.299      ;
; 10.084 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[9]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 3.299      ;
; 10.084 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[10] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 3.299      ;
; 10.084 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[11] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 3.299      ;
; 10.330 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|b_full                                   ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.076     ; 3.056      ;
; 10.330 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|b_non_empty                              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.076     ; 3.056      ;
; 10.330 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|b_full                                   ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.076     ; 3.056      ;
; 10.330 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|b_non_empty                              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.076     ; 3.056      ;
; 10.773 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 2.616      ;
; 10.773 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[1]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 2.616      ;
; 10.773 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[2]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 2.616      ;
; 10.773 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[3]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 2.616      ;
; 10.773 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[4]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 2.616      ;
; 10.773 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[5]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 2.616      ;
; 10.773 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[6]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 2.616      ;
; 10.773 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[7]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 2.616      ;
; 10.773 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[8]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 2.616      ;
; 10.773 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[9]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 2.616      ;
; 10.773 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[10] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 2.616      ;
; 10.773 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[11] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 2.616      ;
+--------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'ov5640_pclk'                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                                                  ; Launch Clock                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+
; -0.372 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[1]       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 2.648      ; 2.568      ;
; -0.372 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[0]       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 2.648      ; 2.568      ;
; -0.372 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 2.648      ; 2.568      ;
; -0.372 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 2.648      ; 2.568      ;
; -0.372 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 2.648      ; 2.568      ;
; -0.372 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 2.648      ; 2.568      ;
; -0.372 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 2.648      ; 2.568      ;
; -0.372 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 2.648      ; 2.568      ;
; -0.372 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 2.648      ; 2.568      ;
; -0.372 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 2.648      ; 2.568      ;
; -0.368 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[14] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 2.649      ; 2.573      ;
; -0.305 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[2]       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 2.649      ; 2.636      ;
; -0.305 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[3]       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 2.649      ; 2.636      ;
; -0.305 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_vsync_dly ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 2.649      ; 2.636      ;
; -0.291 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 2.648      ; 2.649      ;
; -0.291 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 2.648      ; 2.649      ;
; -0.291 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 2.648      ; 2.649      ;
; -0.291 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 2.648      ; 2.649      ;
; -0.291 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 2.648      ; 2.649      ;
; -0.291 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 2.648      ; 2.649      ;
; -0.291 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 2.648      ; 2.649      ;
; -0.291 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 2.648      ; 2.649      ;
; -0.291 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 2.648      ; 2.649      ;
; -0.291 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 2.648      ; 2.649      ;
; -0.291 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 2.648      ; 2.649      ;
; -0.291 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 2.648      ; 2.649      ;
; -0.291 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[12] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 2.648      ; 2.649      ;
; -0.291 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[11] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 2.648      ; 2.649      ;
; -0.291 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 2.648      ; 2.649      ;
; -0.291 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 2.648      ; 2.649      ;
; -0.193 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 2.657      ; 2.756      ;
; -0.193 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag_dly1   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 2.657      ; 2.756      ;
; 2.605  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[1]       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.133     ; 2.214      ;
; 2.605  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[0]       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.133     ; 2.214      ;
; 2.605  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[0]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.133     ; 2.214      ;
; 2.605  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[7]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.133     ; 2.214      ;
; 2.605  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[6]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.133     ; 2.214      ;
; 2.605  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[5]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.133     ; 2.214      ;
; 2.605  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[4]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.133     ; 2.214      ;
; 2.605  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[3]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.133     ; 2.214      ;
; 2.605  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[2]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.133     ; 2.214      ;
; 2.605  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[1]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.133     ; 2.214      ;
; 2.609  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[14] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.132     ; 2.219      ;
; 2.672  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[2]       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.132     ; 2.282      ;
; 2.672  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[3]       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.132     ; 2.282      ;
; 2.672  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_vsync_dly ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.132     ; 2.282      ;
; 2.686  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.133     ; 2.295      ;
; 2.686  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[8]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.133     ; 2.295      ;
; 2.686  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[7]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.133     ; 2.295      ;
; 2.686  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[6]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.133     ; 2.295      ;
; 2.686  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[5]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.133     ; 2.295      ;
; 2.686  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[4]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.133     ; 2.295      ;
; 2.686  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[3]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.133     ; 2.295      ;
; 2.686  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[2]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.133     ; 2.295      ;
; 2.686  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[1]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.133     ; 2.295      ;
; 2.686  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[0]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.133     ; 2.295      ;
; 2.686  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[15] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.133     ; 2.295      ;
; 2.686  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[13] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.133     ; 2.295      ;
; 2.686  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[12] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.133     ; 2.295      ;
; 2.686  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[11] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.133     ; 2.295      ;
; 2.686  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[10] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.133     ; 2.295      ;
; 2.686  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[9]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.133     ; 2.295      ;
; 2.784  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.124     ; 2.402      ;
; 2.784  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag_dly1   ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.124     ; 2.402      ;
+--------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                                                                                                                                                                                        ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 2.137 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.438      ;
; 2.137 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[1]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.438      ;
; 2.137 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[2]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.438      ;
; 2.137 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[3]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.438      ;
; 2.137 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[4]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.438      ;
; 2.137 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[5]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.438      ;
; 2.137 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[6]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.438      ;
; 2.137 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[7]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.438      ;
; 2.137 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[8]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.438      ;
; 2.137 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[9]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.438      ;
; 2.137 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[10] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.438      ;
; 2.137 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[11] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.438      ;
; 2.515 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|b_full                                   ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.825      ;
; 2.515 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|b_non_empty                              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.825      ;
; 2.515 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|b_full                                   ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.825      ;
; 2.515 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|b_non_empty                              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.825      ;
; 2.726 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 3.033      ;
; 2.726 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[1]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 3.033      ;
; 2.726 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[2]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 3.033      ;
; 2.726 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[3]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 3.033      ;
; 2.726 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[4]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 3.033      ;
; 2.726 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[5]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 3.033      ;
; 2.726 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[6]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 3.033      ;
; 2.726 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[7]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 3.033      ;
; 2.726 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[8]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 3.033      ;
; 2.726 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[9]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 3.033      ;
; 2.726 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[10] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 3.033      ;
; 2.726 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[11] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 3.033      ;
; 2.792 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[0]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.092      ;
; 2.792 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[1]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.092      ;
; 2.792 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[2]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.092      ;
; 2.792 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[3]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.092      ;
; 2.792 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[4]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.092      ;
; 2.792 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[5]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.092      ;
; 2.792 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[6]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.092      ;
; 2.792 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[7]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.092      ;
; 2.792 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[8]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.092      ;
; 2.792 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[9]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.092      ;
; 2.792 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[10]                        ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.092      ;
; 2.792 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[11]                        ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.092      ;
; 2.801 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 3.112      ;
; 2.801 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 3.112      ;
; 2.801 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 3.112      ;
; 2.801 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 3.112      ;
; 2.801 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 3.112      ;
; 2.801 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 3.112      ;
; 2.801 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 3.112      ;
; 2.801 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 3.112      ;
; 2.801 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[8]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 3.112      ;
; 2.801 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[9]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 3.112      ;
; 2.801 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[10]                              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 3.112      ;
; 2.801 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]                              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 3.112      ;
; 2.814 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 3.115      ;
; 2.814 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 3.115      ;
; 2.814 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 3.115      ;
; 2.814 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 3.115      ;
; 2.814 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 3.115      ;
; 2.814 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 3.115      ;
; 2.814 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 3.115      ;
; 2.814 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 3.115      ;
; 2.814 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[8]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 3.115      ;
; 2.814 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[9]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 3.115      ;
; 2.814 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[10]                              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 3.115      ;
; 2.814 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]                              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 3.115      ;
; 2.824 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[0]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 3.140      ;
; 2.824 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[1]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 3.140      ;
; 2.824 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[2]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 3.140      ;
; 2.824 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[3]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 3.140      ;
; 2.824 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[4]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 3.140      ;
; 2.824 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[5]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 3.140      ;
; 2.824 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[6]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 3.140      ;
; 2.824 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[7]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 3.140      ;
; 2.824 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[8]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 3.140      ;
; 2.824 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[9]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 3.140      ;
; 2.824 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[10]                        ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 3.140      ;
; 2.824 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[11]                        ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 3.140      ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]'                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                               ; Launch Clock                                              ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 2.850 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_4 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|ack ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; -0.500       ; -1.215     ; 1.145      ;
; 2.950 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_2 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|ack ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; -0.500       ; -1.215     ; 1.245      ;
; 3.184 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_3 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|ack ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; -0.500       ; -1.215     ; 1.479      ;
; 3.191 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_1 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|ack ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; -0.500       ; -1.215     ; 1.486      ;
+-------+---------------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ov5640_pclk'                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_we_reg       ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; ov5640_pclk ; Rise       ; ov5640_pclk                                                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[0]                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[1]                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[2]                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[3]                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag_dly1                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[0]                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[10]                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[11]                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[12]                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[13]                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[14]                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[15]                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[1]                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[2]                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[3]                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[4]                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[5]                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[6]                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[7]                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[8]                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[9]                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_vsync_dly                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[0]                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[1]                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[2]                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[3]                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[4]                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[5]                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[6]                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[7]                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[0]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[10]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[1]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[2]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[3]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[4]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[5]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[6]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[7]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[8]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[9]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[0]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[10]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[1]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[2]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[3]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[4]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[5]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[6]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[7]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[8]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[9]                                                ;
; 0.160  ; 0.395        ; 0.235          ; Low Pulse Width  ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ;
; 0.160  ; 0.395        ; 0.235          ; Low Pulse Width  ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_we_reg       ;
; 0.162  ; 0.397        ; 0.235          ; Low Pulse Width  ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ;
; 0.170  ; 0.405        ; 0.235          ; Low Pulse Width  ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ;
; 0.170  ; 0.405        ; 0.235          ; Low Pulse Width  ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_we_reg       ;
; 0.172  ; 0.407        ; 0.235          ; Low Pulse Width  ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[0]                                                                                                                    ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[1]                                                                                                                    ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag                                                                                                                     ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[0]                                                                                                               ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[10]                                                                                                              ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[11]                                                                                                              ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[12]                                                                                                              ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[13]                                                                                                              ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[14]                                                                                                              ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[15]                                                                                                              ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[1]                                                                                                               ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[2]                                                                                                               ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[3]                                                                                                               ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[4]                                                                                                               ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[5]                                                                                                               ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[6]                                                                                                               ;
+--------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk'                                                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------+------------+-----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                     ; Clock Edge ; Target                                                                ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------+------------+-----------------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk_en      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_end             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_1         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_2         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_3         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_4         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.IDLE          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_H ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_D_ADDR   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.START_1       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.STOP          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.WR_DATA       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[0]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[1]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[6]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[9]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7]      ;
; 0.244  ; 0.432        ; 0.188          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done        ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start       ;
; 0.261  ; 0.449        ; 0.188          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[0]     ;
; 0.261  ; 0.449        ; 0.188          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[1]     ;
; 0.261  ; 0.449        ; 0.188          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]     ;
; 0.261  ; 0.449        ; 0.188          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]     ;
; 0.261  ; 0.449        ; 0.188          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]     ;
; 0.261  ; 0.449        ; 0.188          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]     ;
; 0.261  ; 0.449        ; 0.188          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[6]     ;
; 0.261  ; 0.449        ; 0.188          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]     ;
; 0.261  ; 0.449        ; 0.188          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]     ;
; 0.261  ; 0.449        ; 0.188          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[9]     ;
; 0.262  ; 0.450        ; 0.188          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]          ;
; 0.262  ; 0.450        ; 0.188          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ;
; 0.262  ; 0.450        ; 0.188          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]          ;
; 0.262  ; 0.450        ; 0.188          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.IDLE          ;
; 0.262  ; 0.450        ; 0.188          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_D_ADDR   ;
; 0.262  ; 0.450        ; 0.188          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.STOP          ;
; 0.263  ; 0.451        ; 0.188          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ;
; 0.263  ; 0.451        ; 0.188          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk_en      ;
; 0.263  ; 0.451        ; 0.188          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_end             ;
; 0.263  ; 0.451        ; 0.188          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.START_1       ;
; 0.263  ; 0.451        ; 0.188          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0]      ;
; 0.263  ; 0.451        ; 0.188          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1]      ;
; 0.263  ; 0.451        ; 0.188          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2]      ;
; 0.263  ; 0.451        ; 0.188          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3]      ;
; 0.263  ; 0.451        ; 0.188          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4]      ;
; 0.263  ; 0.451        ; 0.188          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5]      ;
; 0.263  ; 0.451        ; 0.188          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6]      ;
; 0.263  ; 0.451        ; 0.188          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7]      ;
; 0.264  ; 0.452        ; 0.188          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_1         ;
; 0.264  ; 0.452        ; 0.188          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_2         ;
; 0.264  ; 0.452        ; 0.188          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_3         ;
; 0.264  ; 0.452        ; 0.188          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_4         ;
; 0.264  ; 0.452        ; 0.188          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_H ;
; 0.264  ; 0.452        ; 0.188          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L ;
; 0.264  ; 0.452        ; 0.188          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.WR_DATA       ;
; 0.328  ; 0.548        ; 0.220          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_1         ;
; 0.328  ; 0.548        ; 0.220          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_2         ;
; 0.328  ; 0.548        ; 0.220          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_3         ;
; 0.328  ; 0.548        ; 0.220          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_4         ;
; 0.328  ; 0.548        ; 0.220          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_H ;
; 0.328  ; 0.548        ; 0.220          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L ;
; 0.328  ; 0.548        ; 0.220          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.WR_DATA       ;
; 0.329  ; 0.549        ; 0.220          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ;
; 0.329  ; 0.549        ; 0.220          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk_en      ;
; 0.329  ; 0.549        ; 0.220          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_end             ;
; 0.329  ; 0.549        ; 0.220          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.START_1       ;
; 0.329  ; 0.549        ; 0.220          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0]      ;
; 0.329  ; 0.549        ; 0.220          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1]      ;
; 0.329  ; 0.549        ; 0.220          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2]      ;
; 0.329  ; 0.549        ; 0.220          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3]      ;
; 0.329  ; 0.549        ; 0.220          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4]      ;
; 0.329  ; 0.549        ; 0.220          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5]      ;
; 0.329  ; 0.549        ; 0.220          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6]      ;
; 0.329  ; 0.549        ; 0.220          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7]      ;
; 0.330  ; 0.550        ; 0.220          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]          ;
; 0.330  ; 0.550        ; 0.220          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ;
; 0.330  ; 0.550        ; 0.220          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]          ;
; 0.330  ; 0.550        ; 0.220          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.IDLE          ;
; 0.330  ; 0.550        ; 0.220          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_D_ADDR   ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------+------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                     ; Clock Edge ; Target                                                                                                                                                        ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]                                                                                                   ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]                                                                                                   ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]                                                                                                   ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 1.067 ; 1.287        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]                                                                                                   ;
; 1.067 ; 1.287        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]                                                                                                   ;
; 1.067 ; 1.287        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]                                                                                                   ;
; 1.067 ; 1.287        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3]                                                                                           ;
; 1.067 ; 1.287        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4]                                                                                           ;
; 1.067 ; 1.287        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0]                                                                                           ;
; 1.067 ; 1.287        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3]                                                                                           ;
; 1.067 ; 1.287        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4]                                                                                           ;
; 1.067 ; 1.287        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0]                                                                                           ;
; 1.067 ; 1.287        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0]                                                                                           ;
; 1.067 ; 1.287        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1]                                                                                           ;
; 1.067 ; 1.287        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2]                                                                                           ;
; 1.067 ; 1.287        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3]                                                                                           ;
; 1.067 ; 1.287        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4]                                                                                           ;
; 1.067 ; 1.287        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0]                                                                                           ;
; 1.067 ; 1.287        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1]                                                                                           ;
; 1.067 ; 1.287        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2]                                                                                           ;
; 1.068 ; 1.288        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0]                                                                                           ;
; 1.068 ; 1.288        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1]                                                                                           ;
; 1.068 ; 1.288        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2]                                                                                           ;
; 1.068 ; 1.288        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3]                                                                                           ;
; 1.068 ; 1.288        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4]                                                                                           ;
; 1.068 ; 1.288        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0]                                                                                           ;
; 1.068 ; 1.288        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1]                                                                                           ;
; 1.068 ; 1.288        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2]                                                                                           ;
; 1.068 ; 1.288        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3]                                                                                           ;
; 1.068 ; 1.288        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4]                                                                                           ;
; 1.068 ; 1.288        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0]                                                                                           ;
; 1.068 ; 1.288        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1]                                                                                           ;
; 1.068 ; 1.288        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2]                                                                                           ;
; 1.068 ; 1.288        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0]                                                                                           ;
; 1.068 ; 1.288        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1]                                                                                           ;
; 1.068 ; 1.288        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2]                                                                                           ;
; 1.068 ; 1.288        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3]                                                                                           ;
; 1.068 ; 1.288        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4]                                                                                           ;
; 1.068 ; 1.288        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1]                                                                                           ;
; 1.068 ; 1.288        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2]                                                                                           ;
; 1.068 ; 1.288        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1]                                                                                           ;
; 1.068 ; 1.288        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2]                                                                                           ;
; 1.068 ; 1.288        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3]                                                                                           ;
; 1.068 ; 1.288        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4]                                                                                           ;
; 1.184 ; 1.337        ; 0.153          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 1.184 ; 1.337        ; 0.153          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]'                                                                                    ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------+------------+-------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                            ; Clock Edge ; Target                                                ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------+------------+-------------------------------------------------------+
; 0.424 ; 0.424        ; 0.000          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|Equal4~0|datad          ;
; 0.459 ; 0.459        ; 0.000          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|ack ;
; 0.462 ; 0.462        ; 0.000          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|Equal4~0|combout        ;
; 0.466 ; 0.466        ; 0.000          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|ack|datac               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|cnt_i2c_clk[0]|q        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|cnt_i2c_clk[0]|q        ;
; 0.531 ; 0.531        ; 0.000          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|ack|datac               ;
; 0.537 ; 0.537        ; 0.000          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|Equal4~0|combout        ;
; 0.538 ; 0.538        ; 0.000          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|ack ;
; 0.574 ; 0.574        ; 0.000          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|Equal4~0|datad          ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------+------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.699 ; 3.919        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_msb_aeb                                        ;
; 3.699 ; 3.919        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_DATA                                                                                     ;
; 3.702 ; 3.922        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ;
; 3.702 ; 3.922        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ;
; 3.702 ; 3.922        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ;
; 3.702 ; 3.922        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[2]  ;
; 3.702 ; 3.922        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[3]  ;
; 3.702 ; 3.922        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[5]  ;
; 3.704 ; 3.924        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ;
; 3.704 ; 3.924        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ;
; 3.704 ; 3.924        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ;
; 3.704 ; 3.924        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ;
; 3.704 ; 3.924        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1]  ;
; 3.704 ; 3.924        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[8]                                ;
; 3.704 ; 3.924        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_lsb_aeb                                        ;
; 3.707 ; 3.927        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[1]                                                   ;
; 3.707 ; 3.927        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[4]                                                   ;
; 3.715 ; 3.935        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10] ;
; 3.715 ; 3.935        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4]  ;
; 3.715 ; 3.935        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]  ;
; 3.715 ; 3.935        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6]  ;
; 3.715 ; 3.935        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]  ;
; 3.715 ; 3.935        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8]  ;
; 3.715 ; 3.935        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]  ;
; 3.715 ; 3.935        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5]                                ;
; 3.715 ; 3.935        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[6]                                ;
; 3.715 ; 3.935        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                ;
; 3.715 ; 3.935        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6]                                ;
; 3.715 ; 3.935        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[8]                                ;
; 3.715 ; 3.935        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[9]                                ;
; 3.715 ; 3.935        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[0]                                                   ;
; 3.715 ; 3.935        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[10]                                                  ;
; 3.715 ; 3.935        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[1]                                                   ;
; 3.715 ; 3.935        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[2]                                                   ;
; 3.715 ; 3.935        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[3]                                                   ;
; 3.715 ; 3.935        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[4]                                                   ;
; 3.715 ; 3.935        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[5]                                                   ;
; 3.715 ; 3.935        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[8]                                                   ;
; 3.716 ; 3.936        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0]  ;
; 3.716 ; 3.936        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3]                                ;
; 3.716 ; 3.936        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[9]                                ;
; 3.716 ; 3.936        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[6]                                                   ;
; 3.716 ; 3.936        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[7]                                                   ;
; 3.716 ; 3.936        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[9]                                                   ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[0]                                                                                              ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[0]                                                                                          ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[1]                                                                                          ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[2]                                                                                          ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[3]                                                                                          ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_IDLE                                                                                      ;
; 3.718 ; 3.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_PRE                                                                                       ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[10]                                                                                             ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[11]                                                                                             ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[12]                                                                                             ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[13]                                                                                             ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[14]                                                                                             ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[1]                                                                                              ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[2]                                                                                              ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[3]                                                                                              ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[4]                                                                                              ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[5]                                                                                              ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[6]                                                                                              ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[7]                                                                                              ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[8]                                                                                              ;
; 3.719 ; 3.939        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[9]                                                                                              ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[0]                                                                                                ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[1]                                                                                                ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[2]                                                                                                ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[3]                                                                                                ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[4]                                                                                                ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[5]                                                                                                ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[6]                                                                                                ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[7]                                                                                                ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[8]                                                                                                ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[9]                                                                                                ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[0]                                                                                            ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[10]                                                                                           ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[11]                                                                                           ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[12]                                                                                           ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[13]                                                                                           ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[14]                                                                                           ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[15]                                                                                           ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[1]                                                                                            ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[2]                                                                                            ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[3]                                                                                            ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[4]                                                                                            ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[5]                                                                                            ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[6]                                                                                            ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[7]                                                                                            ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[8]                                                                                            ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[9]                                                                                            ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[10]                                                                                             ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[11]                                                                                             ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[12]                                                                                             ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[9]                                                                                              ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_cmd[0]                                                                                               ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                     ; Clock Edge ; Target                                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 6.448 ; 6.668        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr                                                                                                                                                                 ;
; 6.448 ; 6.668        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|cacu_en                                                                                                                                                              ;
; 6.448 ; 6.668        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg0[0]                                                                                                                                                              ;
; 6.448 ; 6.668        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg0[1]                                                                                                                                                              ;
; 6.448 ; 6.668        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg0[2]                                                                                                                                                              ;
; 6.448 ; 6.668        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg0[3]                                                                                                                                                              ;
; 6.448 ; 6.668        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg0[4]                                                                                                                                                              ;
; 6.448 ; 6.668        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg0[5]                                                                                                                                                              ;
; 6.448 ; 6.668        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg0[6]                                                                                                                                                              ;
; 6.448 ; 6.668        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg0[7]                                                                                                                                                              ;
; 6.448 ; 6.668        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg2[0]                                                                                                                                                              ;
; 6.448 ; 6.668        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg2[1]                                                                                                                                                              ;
; 6.448 ; 6.668        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg2[2]                                                                                                                                                              ;
; 6.448 ; 6.668        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg2[5]                                                                                                                                                              ;
; 6.448 ; 6.668        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg2[6]                                                                                                                                                              ;
; 6.448 ; 6.668        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg2[7]                                                                                                                                                              ;
; 6.448 ; 6.668        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg3[0]                                                                                                                                                              ;
; 6.448 ; 6.668        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg3[1]                                                                                                                                                              ;
; 6.448 ; 6.668        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg3[2]                                                                                                                                                              ;
; 6.448 ; 6.668        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg3[3]                                                                                                                                                              ;
; 6.448 ; 6.668        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg3[4]                                                                                                                                                              ;
; 6.448 ; 6.668        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg3[5]                                                                                                                                                              ;
; 6.448 ; 6.668        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg3[6]                                                                                                                                                              ;
; 6.448 ; 6.668        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg3[7]                                                                                                                                                              ;
; 6.448 ; 6.668        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg5[0]                                                                                                                                                              ;
; 6.448 ; 6.668        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg5[1]                                                                                                                                                              ;
; 6.448 ; 6.668        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg5[2]                                                                                                                                                              ;
; 6.448 ; 6.668        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg5[5]                                                                                                                                                              ;
; 6.448 ; 6.668        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg5[6]                                                                                                                                                              ;
; 6.448 ; 6.668        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg5[7]                                                                                                                                                              ;
; 6.448 ; 6.668        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg6[0]                                                                                                                                                              ;
; 6.448 ; 6.668        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg6[1]                                                                                                                                                              ;
; 6.448 ; 6.668        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg6[2]                                                                                                                                                              ;
; 6.448 ; 6.668        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg6[3]                                                                                                                                                              ;
; 6.448 ; 6.668        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg6[4]                                                                                                                                                              ;
; 6.448 ; 6.668        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg6[5]                                                                                                                                                              ;
; 6.448 ; 6.668        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg6[6]                                                                                                                                                              ;
; 6.448 ; 6.668        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg6[7]                                                                                                                                                              ;
; 6.448 ; 6.668        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg8[0]                                                                                                                                                              ;
; 6.448 ; 6.668        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg8[1]                                                                                                                                                              ;
; 6.448 ; 6.668        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg8[2]                                                                                                                                                              ;
; 6.448 ; 6.668        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg8[3]                                                                                                                                                              ;
; 6.448 ; 6.668        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg8[5]                                                                                                                                                              ;
; 6.448 ; 6.668        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg8[6]                                                                                                                                                              ;
; 6.448 ; 6.668        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg8[7]                                                                                                                                                              ;
; 6.448 ; 6.668        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg_cnt[0]                                                                                                                                                           ;
; 6.448 ; 6.668        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg_cnt[1]                                                                                                                                                           ;
; 6.448 ; 6.668        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|res_x[0]                                                                                                                                                             ;
; 6.448 ; 6.668        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|res_x[10]                                                                                                                                                            ;
; 6.448 ; 6.668        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|res_x[11]                                                                                                                                                            ;
; 6.448 ; 6.668        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|res_x[1]                                                                                                                                                             ;
; 6.448 ; 6.668        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|res_x[2]                                                                                                                                                             ;
; 6.448 ; 6.668        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|res_x[3]                                                                                                                                                             ;
; 6.448 ; 6.668        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|res_x[4]                                                                                                                                                             ;
; 6.448 ; 6.668        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|res_x[5]                                                                                                                                                             ;
; 6.448 ; 6.668        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|res_x[6]                                                                                                                                                             ;
; 6.448 ; 6.668        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|res_x[7]                                                                                                                                                             ;
; 6.448 ; 6.668        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|res_x[8]                                                                                                                                                             ;
; 6.448 ; 6.668        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|res_x[9]                                                                                                                                                             ;
; 6.449 ; 6.669        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|op_cnt[0]                                                                                                                                                            ;
; 6.449 ; 6.669        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|op_cnt[10]                                                                                                                                                           ;
; 6.449 ; 6.669        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|op_cnt[11]                                                                                                                                                           ;
; 6.449 ; 6.669        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|op_cnt[1]                                                                                                                                                            ;
; 6.449 ; 6.669        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|op_cnt[2]                                                                                                                                                            ;
; 6.449 ; 6.669        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|op_cnt[3]                                                                                                                                                            ;
; 6.449 ; 6.669        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|op_cnt[4]                                                                                                                                                            ;
; 6.449 ; 6.669        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|op_cnt[5]                                                                                                                                                            ;
; 6.449 ; 6.669        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|op_cnt[6]                                                                                                                                                            ;
; 6.449 ; 6.669        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|op_cnt[7]                                                                                                                                                            ;
; 6.449 ; 6.669        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|op_cnt[8]                                                                                                                                                            ;
; 6.449 ; 6.669        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|op_cnt[9]                                                                                                                                                            ;
; 6.450 ; 6.670        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[0]                         ;
; 6.450 ; 6.670        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[10]                        ;
; 6.450 ; 6.670        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[11]                        ;
; 6.450 ; 6.670        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[1]                         ;
; 6.450 ; 6.670        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[2]                         ;
; 6.450 ; 6.670        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[3]                         ;
; 6.450 ; 6.670        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[4]                         ;
; 6.450 ; 6.670        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[5]                         ;
; 6.450 ; 6.670        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[6]                         ;
; 6.450 ; 6.670        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[7]                         ;
; 6.450 ; 6.670        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[8]                         ;
; 6.450 ; 6.670        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[9]                         ;
; 6.450 ; 6.670        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]                               ;
; 6.450 ; 6.670        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[10]                              ;
; 6.450 ; 6.670        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]                              ;
; 6.450 ; 6.670        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]                               ;
; 6.450 ; 6.670        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]                               ;
; 6.450 ; 6.670        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]                               ;
; 6.450 ; 6.670        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]                               ;
; 6.450 ; 6.670        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]                               ;
; 6.450 ; 6.670        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]                               ;
; 6.450 ; 6.670        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]                               ;
; 6.450 ; 6.670        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[8]                               ;
; 6.450 ; 6.670        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[9]                               ;
; 6.450 ; 6.670        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[0]  ;
; 6.450 ; 6.670        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[10] ;
; 6.450 ; 6.670        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[11] ;
; 6.450 ; 6.670        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[1]  ;
; 6.450 ; 6.670        ; 0.220          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[2]  ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'                                                                                                   ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                              ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------+
; 9.895  ; 9.895        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.895  ; 9.895        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.895  ; 9.895        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]            ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]            ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]            ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|observablevcoout  ;
; 9.937  ; 9.937        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.954  ; 9.954        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                     ;
; 9.967  ; 9.967        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~inputclkctrl|inclk[0]                                       ;
; 9.967  ; 9.967        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~inputclkctrl|outclk                                         ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                     ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.032 ; 10.032       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~inputclkctrl|inclk[0]                                       ;
; 10.032 ; 10.032       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~inputclkctrl|outclk                                         ;
; 10.046 ; 10.046       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                     ;
; 10.063 ; 10.063       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]            ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]            ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]            ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|observablevcoout  ;
; 10.104 ; 10.104       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.104 ; 10.104       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.104 ; 10.104       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                             ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                              ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0]                   ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1]                   ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2]                   ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3]                   ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4]                   ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5]                   ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6]                   ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7]                   ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk                      ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0]                   ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1]                   ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2]                   ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3]                   ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4]                   ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5]                   ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6]                   ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7]                   ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk                      ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 19.988 ; 19.988       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|cnt_clk[0]|clk                                   ;
; 19.988 ; 19.988       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|cnt_clk[1]|clk                                   ;
; 19.988 ; 19.988       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|cnt_clk[2]|clk                                   ;
; 19.988 ; 19.988       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|cnt_clk[3]|clk                                   ;
; 19.988 ; 19.988       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|cnt_clk[4]|clk                                   ;
; 19.988 ; 19.988       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|cnt_clk[5]|clk                                   ;
; 19.988 ; 19.988       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|cnt_clk[6]|clk                                   ;
; 19.988 ; 19.988       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|cnt_clk[7]|clk                                   ;
; 19.988 ; 19.988       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|i2c_clk|clk                                      ;
; 20.010 ; 20.010       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|cnt_clk[0]|clk                                   ;
; 20.010 ; 20.010       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|cnt_clk[1]|clk                                   ;
; 20.010 ; 20.010       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|cnt_clk[2]|clk                                   ;
; 20.010 ; 20.010       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|cnt_clk[3]|clk                                   ;
; 20.010 ; 20.010       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|cnt_clk[4]|clk                                   ;
; 20.010 ; 20.010       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|cnt_clk[5]|clk                                   ;
; 20.010 ; 20.010       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|cnt_clk[6]|clk                                   ;
; 20.010 ; 20.010       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|cnt_clk[7]|clk                                   ;
; 20.010 ; 20.010       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|i2c_clk|clk                                      ;
; 20.031 ; 20.031       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 20.031 ; 20.031       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0]                   ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1]                   ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2]                   ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3]                   ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4]                   ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5]                   ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6]                   ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7]                   ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk                      ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                        ;
+-----------------+------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------+
; Data Port       ; Clock Port                                                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                  ;
+-----------------+------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------+
; sdram_dq[*]     ; sys_clk                                                          ; 5.401 ; 5.692 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[0]    ; sys_clk                                                          ; 5.282 ; 5.530 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[1]    ; sys_clk                                                          ; 4.526 ; 4.791 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[2]    ; sys_clk                                                          ; 5.297 ; 5.551 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[3]    ; sys_clk                                                          ; 5.289 ; 5.468 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[4]    ; sys_clk                                                          ; 5.290 ; 5.479 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[5]    ; sys_clk                                                          ; 5.237 ; 5.442 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[6]    ; sys_clk                                                          ; 4.908 ; 5.138 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[7]    ; sys_clk                                                          ; 4.946 ; 5.166 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[8]    ; sys_clk                                                          ; 4.942 ; 5.165 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[9]    ; sys_clk                                                          ; 4.894 ; 5.124 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[10]   ; sys_clk                                                          ; 5.243 ; 5.432 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[11]   ; sys_clk                                                          ; 5.274 ; 5.469 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[12]   ; sys_clk                                                          ; 5.401 ; 5.692 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[13]   ; sys_clk                                                          ; 5.401 ; 5.684 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[14]   ; sys_clk                                                          ; 5.346 ; 5.612 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[15]   ; sys_clk                                                          ; 5.254 ; 5.524 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
; sys_rst_n       ; sys_clk                                                          ; 7.769 ; 8.320 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
; key_input       ; sys_clk                                                          ; 2.812 ; 2.914 ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; ov5640_data[*]  ; ov5640_pclk                                                      ; 4.239 ; 4.494 ; Rise       ; ov5640_pclk                                                      ;
;  ov5640_data[0] ; ov5640_pclk                                                      ; 3.237 ; 3.421 ; Rise       ; ov5640_pclk                                                      ;
;  ov5640_data[1] ; ov5640_pclk                                                      ; 4.239 ; 4.494 ; Rise       ; ov5640_pclk                                                      ;
;  ov5640_data[2] ; ov5640_pclk                                                      ; 3.036 ; 3.222 ; Rise       ; ov5640_pclk                                                      ;
;  ov5640_data[3] ; ov5640_pclk                                                      ; 3.375 ; 3.590 ; Rise       ; ov5640_pclk                                                      ;
;  ov5640_data[4] ; ov5640_pclk                                                      ; 4.090 ; 4.188 ; Rise       ; ov5640_pclk                                                      ;
;  ov5640_data[5] ; ov5640_pclk                                                      ; 3.060 ; 3.226 ; Rise       ; ov5640_pclk                                                      ;
;  ov5640_data[6] ; ov5640_pclk                                                      ; 3.321 ; 3.494 ; Rise       ; ov5640_pclk                                                      ;
;  ov5640_data[7] ; ov5640_pclk                                                      ; 2.866 ; 3.085 ; Rise       ; ov5640_pclk                                                      ;
; ov5640_href     ; ov5640_pclk                                                      ; 4.455 ; 4.561 ; Rise       ; ov5640_pclk                                                      ;
; ov5640_vsync    ; ov5640_pclk                                                      ; 4.529 ; 4.585 ; Rise       ; ov5640_pclk                                                      ;
; sccb_sda        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 5.150 ; 5.398 ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ;
+-----------------+------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                           ;
+-----------------+------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------+
; Data Port       ; Clock Port                                                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                  ;
+-----------------+------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------+
; sdram_dq[*]     ; sys_clk                                                          ; -3.751 ; -4.005 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[0]    ; sys_clk                                                          ; -4.477 ; -4.715 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[1]    ; sys_clk                                                          ; -3.751 ; -4.005 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[2]    ; sys_clk                                                          ; -4.491 ; -4.735 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[3]    ; sys_clk                                                          ; -4.483 ; -4.656 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[4]    ; sys_clk                                                          ; -4.484 ; -4.665 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[5]    ; sys_clk                                                          ; -4.433 ; -4.630 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[6]    ; sys_clk                                                          ; -4.118 ; -4.339 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[7]    ; sys_clk                                                          ; -4.154 ; -4.365 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[8]    ; sys_clk                                                          ; -4.149 ; -4.364 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[9]    ; sys_clk                                                          ; -4.104 ; -4.326 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[10]   ; sys_clk                                                          ; -4.439 ; -4.621 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[11]   ; sys_clk                                                          ; -4.469 ; -4.656 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[12]   ; sys_clk                                                          ; -4.591 ; -4.871 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[13]   ; sys_clk                                                          ; -4.591 ; -4.863 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[14]   ; sys_clk                                                          ; -4.538 ; -4.794 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[15]   ; sys_clk                                                          ; -4.451 ; -4.710 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
; sys_rst_n       ; sys_clk                                                          ; -3.072 ; -3.272 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
; key_input       ; sys_clk                                                          ; -0.880 ; -1.064 ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; ov5640_data[*]  ; ov5640_pclk                                                      ; -1.899 ; -2.121 ; Rise       ; ov5640_pclk                                                      ;
;  ov5640_data[0] ; ov5640_pclk                                                      ; -2.476 ; -2.671 ; Rise       ; ov5640_pclk                                                      ;
;  ov5640_data[1] ; ov5640_pclk                                                      ; -3.302 ; -3.569 ; Rise       ; ov5640_pclk                                                      ;
;  ov5640_data[2] ; ov5640_pclk                                                      ; -2.381 ; -2.589 ; Rise       ; ov5640_pclk                                                      ;
;  ov5640_data[3] ; ov5640_pclk                                                      ; -2.525 ; -2.705 ; Rise       ; ov5640_pclk                                                      ;
;  ov5640_data[4] ; ov5640_pclk                                                      ; -2.798 ; -3.107 ; Rise       ; ov5640_pclk                                                      ;
;  ov5640_data[5] ; ov5640_pclk                                                      ; -2.470 ; -2.700 ; Rise       ; ov5640_pclk                                                      ;
;  ov5640_data[6] ; ov5640_pclk                                                      ; -2.548 ; -2.736 ; Rise       ; ov5640_pclk                                                      ;
;  ov5640_data[7] ; ov5640_pclk                                                      ; -1.899 ; -2.121 ; Rise       ; ov5640_pclk                                                      ;
; ov5640_href     ; ov5640_pclk                                                      ; -2.022 ; -2.285 ; Rise       ; ov5640_pclk                                                      ;
; ov5640_vsync    ; ov5640_pclk                                                      ; -2.462 ; -2.708 ; Rise       ; ov5640_pclk                                                      ;
; sccb_sda        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; -3.731 ; -3.963 ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ;
+-----------------+------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                ;
+-----------------+------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------+
; Data Port       ; Clock Port                                                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                  ;
+-----------------+------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------+
; sdram_addr[*]   ; sys_clk                                                          ; 10.315 ; 9.923  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[0]  ; sys_clk                                                          ; 9.316  ; 9.151  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[1]  ; sys_clk                                                          ; 8.106  ; 7.976  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[2]  ; sys_clk                                                          ; 7.902  ; 7.714  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[3]  ; sys_clk                                                          ; 8.962  ; 8.657  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[4]  ; sys_clk                                                          ; 8.160  ; 7.841  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[5]  ; sys_clk                                                          ; 8.292  ; 8.107  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[6]  ; sys_clk                                                          ; 9.479  ; 9.129  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[7]  ; sys_clk                                                          ; 9.361  ; 9.024  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[8]  ; sys_clk                                                          ; 8.987  ; 8.706  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[9]  ; sys_clk                                                          ; 10.038 ; 9.681  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[10] ; sys_clk                                                          ; 8.799  ; 8.540  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[11] ; sys_clk                                                          ; 10.315 ; 9.883  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[12] ; sys_clk                                                          ; 10.309 ; 9.923  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
; sdram_ba[*]     ; sys_clk                                                          ; 9.965  ; 9.624  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_ba[0]    ; sys_clk                                                          ; 9.665  ; 9.360  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_ba[1]    ; sys_clk                                                          ; 9.965  ; 9.624  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
; sdram_cas_n     ; sys_clk                                                          ; 9.818  ; 9.525  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
; sdram_dq[*]     ; sys_clk                                                          ; 7.096  ; 6.788  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[0]    ; sys_clk                                                          ; 7.096  ; 6.788  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[1]    ; sys_clk                                                          ; 6.232  ; 6.106  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[2]    ; sys_clk                                                          ; 6.474  ; 6.243  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[3]    ; sys_clk                                                          ; 6.548  ; 6.326  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[4]    ; sys_clk                                                          ; 6.476  ; 6.230  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[5]    ; sys_clk                                                          ; 5.512  ; 5.408  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[6]    ; sys_clk                                                          ; 6.490  ; 6.242  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[7]    ; sys_clk                                                          ; 6.635  ; 6.389  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[8]    ; sys_clk                                                          ; 6.457  ; 6.216  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[9]    ; sys_clk                                                          ; 6.576  ; 6.309  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[10]   ; sys_clk                                                          ; 6.157  ; 5.969  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[11]   ; sys_clk                                                          ; 6.217  ; 6.011  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[12]   ; sys_clk                                                          ; 6.141  ; 5.922  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[13]   ; sys_clk                                                          ; 6.369  ; 6.166  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[14]   ; sys_clk                                                          ; 6.267  ; 6.057  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[15]   ; sys_clk                                                          ; 6.554  ; 6.339  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
; sdram_ras_n     ; sys_clk                                                          ; 8.203  ; 7.901  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
; sdram_we_n      ; sys_clk                                                          ; 8.107  ; 7.962  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
; sdram_clk       ; sys_clk                                                          ; -0.220 ;        ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]         ;
; sdram_clk       ; sys_clk                                                          ;        ; -0.239 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]         ;
; tmds_clk_n      ; sys_clk                                                          ; 4.475  ; 4.465  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; tmds_clk_p      ; sys_clk                                                          ; 4.475  ; 4.465  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; tmds_data_n[*]  ; sys_clk                                                          ; 4.474  ; 4.464  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_n[0] ; sys_clk                                                          ; 4.474  ; 4.464  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_n[1] ; sys_clk                                                          ; 4.456  ; 4.446  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_n[2] ; sys_clk                                                          ; 4.456  ; 4.446  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; tmds_data_p[*]  ; sys_clk                                                          ; 4.474  ; 4.464  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_p[0] ; sys_clk                                                          ; 4.474  ; 4.464  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_p[1] ; sys_clk                                                          ; 4.456  ; 4.446  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_p[2] ; sys_clk                                                          ; 4.446  ; 4.436  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; tmds_clk_n      ; sys_clk                                                          ; 4.446  ; 4.435  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; tmds_clk_p      ; sys_clk                                                          ; 4.446  ; 4.435  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; tmds_data_n[*]  ; sys_clk                                                          ; 4.445  ; 4.434  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_n[0] ; sys_clk                                                          ; 4.445  ; 4.434  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_n[1] ; sys_clk                                                          ; 4.426  ; 4.415  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_n[2] ; sys_clk                                                          ; 4.427  ; 4.416  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; tmds_data_p[*]  ; sys_clk                                                          ; 4.445  ; 4.434  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_p[0] ; sys_clk                                                          ; 4.445  ; 4.434  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_p[1] ; sys_clk                                                          ; 4.426  ; 4.415  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_p[2] ; sys_clk                                                          ; 4.417  ; 4.406  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; sccb_scl        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 6.980  ; 6.742  ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ;
; sccb_sda        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 9.798  ; 7.250  ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ;
; sccb_scl        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 6.973  ; 6.702  ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ;
; sccb_sda        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 7.774  ; 9.296  ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ;
; sccb_scl        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; 11.651 ; 11.582 ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ;
; sccb_sda        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; 20.411 ; 19.965 ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ;
+-----------------+------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                        ;
+-----------------+------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------+
; Data Port       ; Clock Port                                                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                  ;
+-----------------+------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------+
; sdram_addr[*]   ; sys_clk                                                          ; 5.216  ; 4.989  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[0]  ; sys_clk                                                          ; 7.965  ; 7.852  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[1]  ; sys_clk                                                          ; 6.546  ; 6.467  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[2]  ; sys_clk                                                          ; 6.149  ; 5.993  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[3]  ; sys_clk                                                          ; 5.216  ; 4.989  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[4]  ; sys_clk                                                          ; 6.763  ; 6.524  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[5]  ; sys_clk                                                          ; 6.906  ; 6.748  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[6]  ; sys_clk                                                          ; 5.457  ; 5.143  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[7]  ; sys_clk                                                          ; 5.358  ; 5.055  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[8]  ; sys_clk                                                          ; 5.730  ; 5.528  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[9]  ; sys_clk                                                          ; 5.286  ; 5.008  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[10] ; sys_clk                                                          ; 5.715  ; 5.446  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[11] ; sys_clk                                                          ; 6.031  ; 5.663  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[12] ; sys_clk                                                          ; 6.050  ; 5.698  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
; sdram_ba[*]     ; sys_clk                                                          ; 5.493  ; 5.209  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_ba[0]    ; sys_clk                                                          ; 5.493  ; 5.209  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_ba[1]    ; sys_clk                                                          ; 5.755  ; 5.444  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
; sdram_cas_n     ; sys_clk                                                          ; 6.410  ; 6.169  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
; sdram_dq[*]     ; sys_clk                                                          ; 4.932  ; 4.831  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[0]    ; sys_clk                                                          ; 6.453  ; 6.155  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[1]    ; sys_clk                                                          ; 5.623  ; 5.500  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[2]    ; sys_clk                                                          ; 5.855  ; 5.632  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[3]    ; sys_clk                                                          ; 5.926  ; 5.712  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[4]    ; sys_clk                                                          ; 5.857  ; 5.620  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[5]    ; sys_clk                                                          ; 4.932  ; 4.831  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[6]    ; sys_clk                                                          ; 5.871  ; 5.631  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[7]    ; sys_clk                                                          ; 6.010  ; 5.772  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[8]    ; sys_clk                                                          ; 5.838  ; 5.605  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[9]    ; sys_clk                                                          ; 5.954  ; 5.696  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[10]   ; sys_clk                                                          ; 5.552  ; 5.370  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[11]   ; sys_clk                                                          ; 5.610  ; 5.411  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[12]   ; sys_clk                                                          ; 5.537  ; 5.325  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[13]   ; sys_clk                                                          ; 5.755  ; 5.558  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[14]   ; sys_clk                                                          ; 5.658  ; 5.454  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[15]   ; sys_clk                                                          ; 5.934  ; 5.726  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
; sdram_ras_n     ; sys_clk                                                          ; 5.985  ; 5.784  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
; sdram_we_n      ; sys_clk                                                          ; 5.408  ; 5.313  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
; sdram_clk       ; sys_clk                                                          ; -0.657 ;        ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]         ;
; sdram_clk       ; sys_clk                                                          ;        ; -0.678 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]         ;
; tmds_clk_n      ; sys_clk                                                          ; 4.134  ; 4.125  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; tmds_clk_p      ; sys_clk                                                          ; 4.134  ; 4.125  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; tmds_data_n[*]  ; sys_clk                                                          ; 4.115  ; 4.106  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_n[0] ; sys_clk                                                          ; 4.134  ; 4.125  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_n[1] ; sys_clk                                                          ; 4.115  ; 4.106  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_n[2] ; sys_clk                                                          ; 4.115  ; 4.106  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; tmds_data_p[*]  ; sys_clk                                                          ; 4.105  ; 4.096  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_p[0] ; sys_clk                                                          ; 4.134  ; 4.125  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_p[1] ; sys_clk                                                          ; 4.115  ; 4.106  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_p[2] ; sys_clk                                                          ; 4.105  ; 4.096  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; tmds_clk_n      ; sys_clk                                                          ; 4.107  ; 4.095  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; tmds_clk_p      ; sys_clk                                                          ; 4.107  ; 4.095  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; tmds_data_n[*]  ; sys_clk                                                          ; 4.088  ; 4.076  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_n[0] ; sys_clk                                                          ; 4.107  ; 4.095  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_n[1] ; sys_clk                                                          ; 4.088  ; 4.076  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_n[2] ; sys_clk                                                          ; 4.088  ; 4.076  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; tmds_data_p[*]  ; sys_clk                                                          ; 4.078  ; 4.066  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_p[0] ; sys_clk                                                          ; 4.107  ; 4.095  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_p[1] ; sys_clk                                                          ; 4.088  ; 4.076  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_p[2] ; sys_clk                                                          ; 4.078  ; 4.066  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; sccb_scl        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 6.419  ; 5.153  ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ;
; sccb_sda        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 9.423  ; 6.972  ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ;
; sccb_scl        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 5.386  ; 6.341  ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ;
; sccb_sda        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 7.479  ; 8.939  ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ;
; sccb_scl        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; 7.701  ; 7.471  ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ;
; sccb_sda        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; 9.838  ; 9.345  ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ;
+-----------------+------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                                ;
+---------------+-----------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------+
; Data Port     ; Clock Port                                                ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                           ;
+---------------+-----------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------+
; sdram_dq[*]   ; sys_clk                                                   ; 5.397 ; 5.283 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[0]  ; sys_clk                                                   ; 6.037 ; 5.923 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[1]  ; sys_clk                                                   ; 6.494 ; 6.380 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[2]  ; sys_clk                                                   ; 6.487 ; 6.373 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[3]  ; sys_clk                                                   ; 6.145 ; 6.031 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[4]  ; sys_clk                                                   ; 6.145 ; 6.031 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[5]  ; sys_clk                                                   ; 6.202 ; 6.088 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[6]  ; sys_clk                                                   ; 6.187 ; 6.073 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[7]  ; sys_clk                                                   ; 6.187 ; 6.073 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[8]  ; sys_clk                                                   ; 6.187 ; 6.073 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[9]  ; sys_clk                                                   ; 6.187 ; 6.073 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[10] ; sys_clk                                                   ; 6.202 ; 6.088 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[11] ; sys_clk                                                   ; 6.145 ; 6.031 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[12] ; sys_clk                                                   ; 6.487 ; 6.373 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[13] ; sys_clk                                                   ; 5.397 ; 5.283 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[14] ; sys_clk                                                   ; 6.037 ; 5.923 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[15] ; sys_clk                                                   ; 6.528 ; 6.414 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sccb_sda      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 9.930 ; 9.832 ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ;
+---------------+-----------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                                        ;
+---------------+-----------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------+
; Data Port     ; Clock Port                                                ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                           ;
+---------------+-----------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------+
; sdram_dq[*]   ; sys_clk                                                   ; 4.777 ; 4.663 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[0]  ; sys_clk                                                   ; 5.391 ; 5.277 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[1]  ; sys_clk                                                   ; 5.830 ; 5.716 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[2]  ; sys_clk                                                   ; 5.823 ; 5.709 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[3]  ; sys_clk                                                   ; 5.495 ; 5.381 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[4]  ; sys_clk                                                   ; 5.495 ; 5.381 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[5]  ; sys_clk                                                   ; 5.549 ; 5.435 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[6]  ; sys_clk                                                   ; 5.535 ; 5.421 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[7]  ; sys_clk                                                   ; 5.535 ; 5.421 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[8]  ; sys_clk                                                   ; 5.535 ; 5.421 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[9]  ; sys_clk                                                   ; 5.535 ; 5.421 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[10] ; sys_clk                                                   ; 5.549 ; 5.435 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[11] ; sys_clk                                                   ; 5.495 ; 5.381 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[12] ; sys_clk                                                   ; 5.823 ; 5.709 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[13] ; sys_clk                                                   ; 4.777 ; 4.663 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[14] ; sys_clk                                                   ; 5.391 ; 5.277 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[15] ; sys_clk                                                   ; 5.863 ; 5.749 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sccb_sda      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 9.232 ; 9.134 ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ;
+---------------+-----------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                                       ;
+---------------+-----------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------+
; Data Port     ; Clock Port                                                ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                           ;
+---------------+-----------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------+
; sdram_dq[*]   ; sys_clk                                                   ; 5.227     ; 5.341     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[0]  ; sys_clk                                                   ; 5.745     ; 5.859     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[1]  ; sys_clk                                                   ; 6.331     ; 6.445     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[2]  ; sys_clk                                                   ; 6.266     ; 6.380     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[3]  ; sys_clk                                                   ; 5.971     ; 6.085     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[4]  ; sys_clk                                                   ; 5.971     ; 6.085     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[5]  ; sys_clk                                                   ; 6.022     ; 6.136     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[6]  ; sys_clk                                                   ; 6.012     ; 6.126     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[7]  ; sys_clk                                                   ; 6.012     ; 6.126     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[8]  ; sys_clk                                                   ; 6.012     ; 6.126     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[9]  ; sys_clk                                                   ; 6.012     ; 6.126     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[10] ; sys_clk                                                   ; 6.022     ; 6.136     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[11] ; sys_clk                                                   ; 5.971     ; 6.085     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[12] ; sys_clk                                                   ; 6.266     ; 6.380     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[13] ; sys_clk                                                   ; 5.227     ; 5.341     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[14] ; sys_clk                                                   ; 5.745     ; 5.859     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[15] ; sys_clk                                                   ; 6.140     ; 6.254     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sccb_sda      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 9.461     ; 9.559     ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ;
+---------------+-----------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                                               ;
+---------------+-----------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------+
; Data Port     ; Clock Port                                                ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                           ;
+---------------+-----------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------+
; sdram_dq[*]   ; sys_clk                                                   ; 4.608     ; 4.722     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[0]  ; sys_clk                                                   ; 5.106     ; 5.220     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[1]  ; sys_clk                                                   ; 5.668     ; 5.782     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[2]  ; sys_clk                                                   ; 5.606     ; 5.720     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[3]  ; sys_clk                                                   ; 5.323     ; 5.437     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[4]  ; sys_clk                                                   ; 5.323     ; 5.437     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[5]  ; sys_clk                                                   ; 5.372     ; 5.486     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[6]  ; sys_clk                                                   ; 5.362     ; 5.476     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[7]  ; sys_clk                                                   ; 5.362     ; 5.476     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[8]  ; sys_clk                                                   ; 5.362     ; 5.476     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[9]  ; sys_clk                                                   ; 5.362     ; 5.476     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[10] ; sys_clk                                                   ; 5.372     ; 5.486     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[11] ; sys_clk                                                   ; 5.323     ; 5.437     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[12] ; sys_clk                                                   ; 5.606     ; 5.720     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[13] ; sys_clk                                                   ; 4.608     ; 4.722     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[14] ; sys_clk                                                   ; 5.106     ; 5.220     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[15] ; sys_clk                                                   ; 5.486     ; 5.600     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sccb_sda      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 8.755     ; 8.853     ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ;
+---------------+-----------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                         ;
+------------+-----------------+-----------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                ; Note                                           ;
+------------+-----------------+-----------------------------------------------------------+------------------------------------------------+
; 106.16 MHz ; 106.16 MHz      ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 168.95 MHz ; 168.95 MHz      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;                                                ;
; 280.27 MHz ; 280.27 MHz      ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;                                                ;
; 323.94 MHz ; 238.04 MHz      ; ov5640_pclk                                               ; limit due to minimum period restriction (tmin) ;
; 357.4 MHz  ; 357.4 MHz       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ;                                                ;
; 368.73 MHz ; 368.73 MHz      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ;                                                ;
+------------+-----------------+-----------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                 ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; -3.652 ; -14.262       ;
; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.777 ; -5.233        ;
; ov5640_pclk                                               ; -2.087 ; -78.411       ;
; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -1.712 ; -47.706       ;
; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.438 ; -4.023        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; 0.060  ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                  ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; ov5640_pclk                                               ; -0.981 ; -1.705        ;
; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.469 ; -4.362        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; -0.331 ; -0.331        ;
; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.040  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; 0.381  ; 0.000         ;
; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.402  ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                     ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; -3.220 ; -3.220        ;
; ov5640_pclk                                                      ; -2.208 ; -67.109       ;
; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]        ; 10.182 ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                      ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; ov5640_pclk                                                      ; -0.229 ; -5.606        ;
; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]        ; 1.914  ; 0.000         ;
; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 2.542  ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                          ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; ov5640_pclk                                                      ; -3.201 ; -127.783      ;
; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; -1.487 ; -56.506       ;
; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ; 0.205  ; 0.000         ;
; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.376  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ; 3.665  ; 0.000         ;
; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]        ; 6.447  ; 0.000         ;
; sys_clk                                                          ; 9.906  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]         ; 19.716 ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                 ; To Node                                                                                                                                                             ; Launch Clock                                              ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -3.652 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[4]            ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; ov5640_pclk                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.857     ; 2.737      ;
; -3.622 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[8]            ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_msb_aeb                   ; ov5640_pclk                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.832     ; 2.732      ;
; -3.527 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[9]            ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_msb_aeb                   ; ov5640_pclk                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.833     ; 2.636      ;
; -3.524 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[2]                    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.099        ; -1.070     ; 2.415      ;
; -3.516 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[3]            ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; ov5640_pclk                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.857     ; 2.601      ;
; -3.476 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[4]                    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.099        ; -1.070     ; 2.367      ;
; -3.466 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[0]            ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; ov5640_pclk                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.857     ; 2.551      ;
; -3.464 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[9]                    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.099        ; -1.070     ; 2.355      ;
; -3.423 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[6]            ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_msb_aeb                   ; ov5640_pclk                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.833     ; 2.532      ;
; -3.397 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[3]                    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.099        ; -1.070     ; 2.288      ;
; -3.361 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[5]                    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.099        ; -1.070     ; 2.252      ;
; -3.361 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[10]           ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_msb_aeb                   ; ov5640_pclk                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.832     ; 2.471      ;
; -3.350 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[7]            ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_msb_aeb                   ; ov5640_pclk                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.832     ; 2.460      ;
; -3.268 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[5]            ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; ov5640_pclk                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.857     ; 2.353      ;
; -3.211 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[1]                    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.099        ; -1.072     ; 2.100      ;
; -3.206 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[7]                    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.099        ; -1.070     ; 2.097      ;
; -3.181 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[8]                    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.099        ; -1.070     ; 2.072      ;
; -3.176 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[1]            ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; ov5640_pclk                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.857     ; 2.261      ;
; -3.107 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[0]                    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.099        ; -1.072     ; 1.996      ;
; -3.033 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[6]                    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.099        ; -1.070     ; 1.924      ;
; -3.026 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[10]                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.099        ; -1.070     ; 1.917      ;
; -3.019 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[2]            ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; ov5640_pclk                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.857     ; 2.104      ;
; 2.081  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3] ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_req                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 5.848      ;
; 2.115  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[3]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[0]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 5.814      ;
; 2.115  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[3]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[1]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 5.814      ;
; 2.115  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[3]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[2]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 5.814      ;
; 2.115  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[3]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[3]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 5.814      ;
; 2.115  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[3]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[4]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 5.814      ;
; 2.115  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[3]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[5]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 5.814      ;
; 2.115  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[3]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[6]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 5.814      ;
; 2.115  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[3]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[8]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 5.814      ;
; 2.115  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[3]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[9]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 5.814      ;
; 2.115  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[3]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[7]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 5.814      ;
; 2.142  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[6]                                                                 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.054     ; 5.806      ;
; 2.143  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[6]                                                                 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.054     ; 5.805      ;
; 2.163  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[8]                                                                 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.054     ; 5.785      ;
; 2.164  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[8]                                                                 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.054     ; 5.784      ;
; 2.218  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[0]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[0]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 5.711      ;
; 2.218  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[0]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[1]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 5.711      ;
; 2.218  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[0]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[2]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 5.711      ;
; 2.218  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[0]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[3]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 5.711      ;
; 2.218  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[0]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[4]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 5.711      ;
; 2.218  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[0]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[5]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 5.711      ;
; 2.218  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[0]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[6]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 5.711      ;
; 2.218  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[0]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[8]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 5.711      ;
; 2.218  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[0]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[9]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 5.711      ;
; 2.218  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[0]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[7]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 5.711      ;
; 2.230  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[1]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[0]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 5.699      ;
; 2.230  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[1]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[1]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 5.699      ;
; 2.230  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[1]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[2]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 5.699      ;
; 2.230  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[1]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[3]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 5.699      ;
; 2.230  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[1]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[4]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 5.699      ;
; 2.230  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[1]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[5]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 5.699      ;
; 2.230  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[1]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[6]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 5.699      ;
; 2.230  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[1]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[8]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 5.699      ;
; 2.230  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[1]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[9]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 5.699      ;
; 2.230  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[1]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[7]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 5.699      ;
; 2.266  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[3]                                                                 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.054     ; 5.682      ;
; 2.267  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[3]                                                                 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.054     ; 5.681      ;
; 2.267  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[5]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[0]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 5.662      ;
; 2.267  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[5]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[1]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 5.662      ;
; 2.267  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[5]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[2]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 5.662      ;
; 2.267  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[5]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[3]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 5.662      ;
; 2.267  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[5]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[4]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 5.662      ;
; 2.267  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[5]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[5]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 5.662      ;
; 2.267  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[5]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[6]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 5.662      ;
; 2.267  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[5]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[8]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 5.662      ;
; 2.267  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[5]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[9]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 5.662      ;
; 2.267  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[5]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[7]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 5.662      ;
; 2.272  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[4]                                                                 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.054     ; 5.676      ;
; 2.273  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[4]                                                                 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.054     ; 5.675      ;
; 2.330  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[7]                                                                 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.054     ; 5.618      ;
; 2.331  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[7]                                                                 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.054     ; 5.617      ;
; 2.391  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1] ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_req                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.085     ; 5.526      ;
; 2.427  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2] ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_req                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.085     ; 5.490      ;
; 2.435  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[6]                                                                 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[0]                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 5.495      ;
; 2.435  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[6]                                                                 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[2]                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 5.495      ;
; 2.435  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[6]                                                                 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[3]                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 5.495      ;
; 2.435  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[6]                                                                 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[4]                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 5.495      ;
; 2.435  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[6]                                                                 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[5]                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 5.495      ;
; 2.435  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[6]                                                                 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[6]                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 5.495      ;
; 2.435  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[6]                                                                 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[7]                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 5.495      ;
; 2.435  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[6]                                                                 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[8]                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 5.495      ;
; 2.435  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[6]                                                                 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[9]                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 5.495      ;
; 2.435  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[6]                                                                 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[1]                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 5.495      ;
; 2.441  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[2]                                                                 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.054     ; 5.507      ;
; 2.442  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[2]                                                                 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.054     ; 5.506      ;
; 2.450  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[5]                                                                 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.054     ; 5.498      ;
; 2.451  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[5]                                                                 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.054     ; 5.497      ;
; 2.456  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[8]                                                                 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[0]                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 5.474      ;
; 2.456  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[8]                                                                 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[2]                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 5.474      ;
; 2.456  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[8]                                                                 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[3]                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 5.474      ;
; 2.456  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[8]                                                                 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[4]                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 5.474      ;
; 2.456  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[8]                                                                 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[5]                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 5.474      ;
; 2.456  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[8]                                                                 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[6]                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 5.474      ;
; 2.456  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[8]                                                                 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[7]                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 5.474      ;
; 2.456  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[8]                                                                 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[8]                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 5.474      ;
; 2.456  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[8]                                                                 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[9]                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 5.474      ;
; 2.456  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[8]                                                                 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[1]                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 5.474      ;
; 2.459  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[2]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[0]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 5.470      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                    ; To Node                                                                                                                                                                                                                     ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -2.777 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[6]               ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.043        ; 0.399      ; 3.081      ;
; -2.456 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[2]               ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.043        ; 0.400      ; 2.761      ;
; -2.284 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[10]              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.043        ; 0.399      ; 2.588      ;
; -2.249 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[9]               ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.043        ; 0.399      ; 2.553      ;
; -2.092 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[0]               ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.043        ; 0.400      ; 2.397      ;
; -2.090 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[4]               ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.043        ; 0.400      ; 2.395      ;
; -2.032 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[5]               ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.043        ; 0.400      ; 2.337      ;
; -2.016 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[8]               ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.043        ; 0.399      ; 2.320      ;
; -2.009 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[1]               ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.043        ; 0.400      ; 2.314      ;
; -1.920 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[3]               ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.043        ; 0.400      ; 2.225      ;
; -1.531 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[7]               ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.043        ; 0.399      ; 1.835      ;
; 4.041  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.020      ; 9.479      ;
; 4.233  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.020      ; 9.287      ;
; 4.235  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.020      ; 9.285      ;
; 4.376  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a2~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.020      ; 9.144      ;
; 4.416  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.020      ; 9.104      ;
; 4.568  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a2~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.020      ; 8.952      ;
; 4.569  ; sobel_top:sobel_top_inst|sobel:sobel_inst|sum_data[3]                                                                                                        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.057     ; 8.837      ;
; 4.570  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a2~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.020      ; 8.950      ;
; 4.573  ; sobel_top:sobel_top_inst|sobel:sobel_inst|sum_data[2]                                                                                                        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.057     ; 8.833      ;
; 4.642  ; sobel_top:sobel_top_inst|sobel:sobel_inst|sum_data[3]                                                                                                        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.057     ; 8.764      ;
; 4.646  ; sobel_top:sobel_top_inst|sobel:sobel_inst|sum_data[2]                                                                                                        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.057     ; 8.760      ;
; 4.653  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a4~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.017      ; 8.864      ;
; 4.732  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a4~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.027      ; 8.795      ;
; 4.747  ; vga_ctrl:vga_ctrl_inst|output_state[1]                                                                                                                       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.067     ; 8.649      ;
; 4.752  ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 8.629      ;
; 4.752  ; sobel_top:sobel_top_inst|sobel:sobel_inst|sum_data[10]                                                                                                       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.057     ; 8.654      ;
; 4.762  ; sobel_top:sobel_top_inst|sobel:sobel_inst|sum_data[1]                                                                                                        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.057     ; 8.644      ;
; 4.768  ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 8.613      ;
; 4.780  ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 8.601      ;
; 4.793  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a2~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.028      ; 8.735      ;
; 4.796  ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 8.585      ;
; 4.820  ; vga_ctrl:vga_ctrl_inst|output_state[1]                                                                                                                       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.067     ; 8.576      ;
; 4.825  ; sobel_top:sobel_top_inst|sobel:sobel_inst|sum_data[10]                                                                                                       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.057     ; 8.581      ;
; 4.835  ; sobel_top:sobel_top_inst|sobel:sobel_inst|sum_data[1]                                                                                                        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.057     ; 8.571      ;
; 4.845  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a4~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.017      ; 8.672      ;
; 4.847  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a4~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.017      ; 8.670      ;
; 4.864  ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 8.517      ;
; 4.876  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a2~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.020      ; 8.644      ;
; 4.879  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.026      ; 8.647      ;
; 4.892  ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 8.489      ;
; 4.920  ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 8.461      ;
; 4.923  ; sobel_top:sobel_top_inst|sobel:sobel_inst|sum_data[0]                                                                                                        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.057     ; 8.483      ;
; 4.924  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a4~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.027      ; 8.603      ;
; 4.925  ; sobel_top:sobel_top_inst|sobel:sobel_inst|sum_data[9]                                                                                                        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.057     ; 8.481      ;
; 4.926  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a4~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.027      ; 8.601      ;
; 4.931  ; vga_ctrl:vga_ctrl_inst|output_state[2]                                                                                                                       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.067     ; 8.465      ;
; 4.948  ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 8.433      ;
; 4.983  ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 8.398      ;
; 4.985  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a2~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.028      ; 8.543      ;
; 4.987  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a2~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.028      ; 8.541      ;
; 4.996  ; sobel_top:sobel_top_inst|sobel:sobel_inst|sum_data[0]                                                                                                        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.057     ; 8.410      ;
; 4.998  ; sobel_top:sobel_top_inst|sobel:sobel_inst|sum_data[9]                                                                                                        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.057     ; 8.408      ;
; 4.999  ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 8.382      ;
; 5.002  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.019      ; 8.517      ;
; 5.004  ; vga_ctrl:vga_ctrl_inst|output_state[2]                                                                                                                       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.067     ; 8.392      ;
; 5.016  ; vga_ctrl:vga_ctrl_inst|cnt_h[11]                                                                                                                             ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 8.365      ;
; 5.030  ; vga_ctrl:vga_ctrl_inst|output_state[0]                                                                                                                       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.067     ; 8.366      ;
; 5.031  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a4~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.017      ; 8.486      ;
; 5.032  ; vga_ctrl:vga_ctrl_inst|cnt_h[11]                                                                                                                             ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 8.349      ;
; 5.043  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[10] ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.021      ; 8.478      ;
; 5.064  ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.063     ; 8.336      ;
; 5.067  ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.063     ; 8.333      ;
; 5.071  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.026      ; 8.455      ;
; 5.073  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.026      ; 8.453      ;
; 5.080  ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.063     ; 8.320      ;
; 5.083  ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.063     ; 8.317      ;
; 5.089  ; sobel_top:sobel_top_inst|sobel:sobel_inst|sum_data[4]                                                                                                        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.057     ; 8.317      ;
; 5.091  ; sobel_top:sobel_top_inst|sobel:sobel_inst|sum_data[8]                                                                                                        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.057     ; 8.315      ;
; 5.095  ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 8.286      ;
; 5.103  ; vga_ctrl:vga_ctrl_inst|output_state[0]                                                                                                                       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.067     ; 8.293      ;
; 5.107  ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 8.274      ;
; 5.110  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a4~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.027      ; 8.417      ;
; 5.123  ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 8.258      ;
; 5.128  ; vga_ctrl:vga_ctrl_inst|cnt_h[11]                                                                                                                             ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 8.253      ;
; 5.130  ; vga_ctrl:vga_ctrl_inst|cnt_h[5]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 8.251      ;
; 5.139  ; sobel_top:sobel_top_inst|sobel:sobel_inst|sum_data[5]                                                                                                        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.057     ; 8.267      ;
; 5.146  ; vga_ctrl:vga_ctrl_inst|cnt_h[5]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 8.235      ;
; 5.151  ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 8.230      ;
; 5.158  ; sobel_top:sobel_top_inst|sobel:sobel_inst|sum_data[7]                                                                                                        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.057     ; 8.248      ;
; 5.162  ; sobel_top:sobel_top_inst|sobel:sobel_inst|sum_data[4]                                                                                                        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.057     ; 8.244      ;
; 5.164  ; sobel_top:sobel_top_inst|sobel:sobel_inst|sum_data[8]                                                                                                        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.057     ; 8.242      ;
; 5.176  ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.063     ; 8.224      ;
; 5.177  ; sobel_top:sobel_top_inst|sobel:sobel_inst|sum_data[3]                                                                                                        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[1]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.057     ; 8.229      ;
; 5.179  ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.063     ; 8.221      ;
; 5.181  ; sobel_top:sobel_top_inst|sobel:sobel_inst|sum_data[2]                                                                                                        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[1]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.057     ; 8.225      ;
; 5.184  ; vga_ctrl:vga_ctrl_inst|cnt_h[11]                                                                                                                             ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 8.197      ;
; 5.194  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.019      ; 8.325      ;
; 5.196  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.019      ; 8.323      ;
; 5.199  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[12] ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.021      ; 8.322      ;
; 5.212  ; sobel_top:sobel_top_inst|sobel:sobel_inst|sum_data[5]                                                                                                        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.057     ; 8.194      ;
; 5.213  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.021      ; 8.308      ;
; 5.219  ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 8.162      ;
; 5.225  ; vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.063     ; 8.175      ;
; 5.231  ; sobel_top:sobel_top_inst|sobel:sobel_inst|sum_data[7]                                                                                                        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.057     ; 8.175      ;
; 5.232  ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.063     ; 8.168      ;
; 5.235  ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.063     ; 8.165      ;
; 5.241  ; vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.063     ; 8.159      ;
; 5.242  ; vga_ctrl:vga_ctrl_inst|cnt_h[5]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 8.139      ;
; 5.254  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.026      ; 8.272      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ov5640_pclk'                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                           ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.087 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.076     ; 3.013      ;
; -1.921 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.077     ; 2.846      ;
; -1.868 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[1]                              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.078     ; 2.792      ;
; -1.862 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.070     ; 2.794      ;
; -1.859 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.070     ; 2.791      ;
; -1.839 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.077     ; 2.764      ;
; -1.836 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.073     ; 2.765      ;
; -1.798 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[3]                              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.076     ; 2.724      ;
; -1.798 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.077     ; 2.723      ;
; -1.736 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.077     ; 2.661      ;
; -1.717 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.070     ; 2.649      ;
; -1.717 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.070     ; 2.649      ;
; -1.716 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.070     ; 2.648      ;
; -1.716 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.070     ; 2.648      ;
; -1.714 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.070     ; 2.646      ;
; -1.714 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.070     ; 2.646      ;
; -1.713 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.070     ; 2.645      ;
; -1.713 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.070     ; 2.645      ;
; -1.713 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.070     ; 2.645      ;
; -1.710 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.070     ; 2.642      ;
; -1.696 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[6]                              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.076     ; 2.622      ;
; -1.690 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.077     ; 2.615      ;
; -1.681 ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[2]                                                                                                  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid                                                                                                                     ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.066     ; 2.617      ;
; -1.674 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.068     ; 2.608      ;
; -1.674 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[5]                                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.068     ; 2.608      ;
; -1.674 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[1]                                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.068     ; 2.608      ;
; -1.671 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.068     ; 2.605      ;
; -1.671 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[5]                                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.068     ; 2.605      ;
; -1.671 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[1]                                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.068     ; 2.605      ;
; -1.652 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.073     ; 2.581      ;
; -1.649 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.073     ; 2.578      ;
; -1.644 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.076     ; 2.570      ;
; -1.595 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[0]                              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.076     ; 2.521      ;
; -1.575 ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid                                                                                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.070     ; 2.507      ;
; -1.571 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[9]                              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.076     ; 2.497      ;
; -1.570 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[5]                              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.078     ; 2.494      ;
; -1.559 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.073     ; 2.488      ;
; -1.557 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.073     ; 2.486      ;
; -1.556 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; 0.270      ; 2.865      ;
; -1.555 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; 0.265      ; 2.859      ;
; -1.555 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_we_reg       ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; 0.265      ; 2.859      ;
; -1.554 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.073     ; 2.483      ;
; -1.553 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; 0.270      ; 2.862      ;
; -1.552 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; 0.265      ; 2.856      ;
; -1.552 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_we_reg       ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; 0.265      ; 2.856      ;
; -1.527 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[10]                             ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.076     ; 2.453      ;
; -1.523 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[4]                              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.076     ; 2.449      ;
; -1.522 ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag_dly1                                                                                              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.070     ; 2.454      ;
; -1.506 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9     ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.075     ; 2.433      ;
; -1.496 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.073     ; 2.425      ;
; -1.480 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.077     ; 2.405      ;
; -1.473 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.077     ; 2.398      ;
; -1.470 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.070     ; 2.402      ;
; -1.470 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.073     ; 2.399      ;
; -1.467 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.070     ; 2.399      ;
; -1.437 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[8]                              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.076     ; 2.363      ;
; -1.430 ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid                                                                                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.070     ; 2.362      ;
; -1.430 ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid                                                                                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.070     ; 2.362      ;
; -1.429 ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid                                                                                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.070     ; 2.361      ;
; -1.429 ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid                                                                                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.070     ; 2.361      ;
; -1.426 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9     ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.078     ; 2.350      ;
; -1.426 ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid                                                                                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.070     ; 2.358      ;
; -1.406 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[2]                              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.076     ; 2.332      ;
; -1.405 ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid                                                                                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.073     ; 2.334      ;
; -1.401 ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[0]                                                                                                  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid                                                                                                                     ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.065     ; 2.338      ;
; -1.387 ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid                                                                                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.068     ; 2.321      ;
; -1.387 ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid                                                                                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[5]                                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.068     ; 2.321      ;
; -1.387 ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid                                                                                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[1]                                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.068     ; 2.321      ;
; -1.377 ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag_dly1                                                                                              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.070     ; 2.309      ;
; -1.377 ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag_dly1                                                                                              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.070     ; 2.309      ;
; -1.376 ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag_dly1                                                                                              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.070     ; 2.308      ;
; -1.376 ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag_dly1                                                                                              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.070     ; 2.308      ;
; -1.373 ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag_dly1                                                                                              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.070     ; 2.305      ;
; -1.367 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[3]                              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[3]                                        ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.085     ; 2.284      ;
; -1.362 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.073     ; 2.291      ;
; -1.360 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.073     ; 2.289      ;
; -1.360 ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[3]                                                                                                  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid                                                                                                                     ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.066     ; 2.296      ;
; -1.359 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.073     ; 2.288      ;
; -1.357 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.073     ; 2.286      ;
; -1.356 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[4]                                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.070     ; 2.288      ;
; -1.344 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.070     ; 2.276      ;
; -1.344 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.070     ; 2.276      ;
; -1.344 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]              ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.070     ; 2.276      ;
; -1.344 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]              ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.070     ; 2.276      ;
; -1.344 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[9]                                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.070     ; 2.276      ;
; -1.344 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[6]                                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.070     ; 2.276      ;
; -1.344 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[3]                                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.070     ; 2.276      ;
; -1.344 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[7]                                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.070     ; 2.276      ;
; -1.344 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[10]                                               ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.070     ; 2.276      ;
; -1.344 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[8]                                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.070     ; 2.276      ;
; -1.344 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[4]                                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.070     ; 2.276      ;
; -1.344 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[0]                                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.070     ; 2.276      ;
; -1.344 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[2]                                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.070     ; 2.276      ;
; -1.341 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.070     ; 2.273      ;
; -1.341 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.070     ; 2.273      ;
; -1.341 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]              ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.070     ; 2.273      ;
; -1.341 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]              ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.070     ; 2.273      ;
; -1.341 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[9]                                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.070     ; 2.273      ;
; -1.341 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[6]                                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.070     ; 2.273      ;
; -1.341 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[3]                                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.070     ; 2.273      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk'                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                               ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -1.712 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.064     ; 2.650      ;
; -1.653 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6]      ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.075     ; 2.580      ;
; -1.634 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.064     ; 2.572      ;
; -1.630 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.064     ; 2.568      ;
; -1.572 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.503      ;
; -1.572 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.503      ;
; -1.572 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.503      ;
; -1.572 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.503      ;
; -1.572 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.503      ;
; -1.572 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.503      ;
; -1.572 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[9]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.503      ;
; -1.572 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[1]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.503      ;
; -1.572 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[6]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.503      ;
; -1.561 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.492      ;
; -1.561 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.492      ;
; -1.561 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.492      ;
; -1.561 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.492      ;
; -1.561 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.492      ;
; -1.561 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.492      ;
; -1.561 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[9]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.492      ;
; -1.561 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[1]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.492      ;
; -1.561 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[6]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.492      ;
; -1.551 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7]      ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.075     ; 2.478      ;
; -1.548 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.479      ;
; -1.548 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.479      ;
; -1.548 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.479      ;
; -1.548 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.479      ;
; -1.548 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.479      ;
; -1.548 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.479      ;
; -1.548 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[9]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.479      ;
; -1.548 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[1]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.479      ;
; -1.548 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[6]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.479      ;
; -1.534 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.064     ; 2.472      ;
; -1.530 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_3         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 2.462      ;
; -1.528 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_2         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 2.460      ;
; -1.516 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_H ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 2.448      ;
; -1.489 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_H ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.420      ;
; -1.488 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_H ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.419      ;
; -1.487 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.064     ; 2.425      ;
; -1.477 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4]      ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.075     ; 2.404      ;
; -1.474 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.IDLE          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.405      ;
; -1.473 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.IDLE          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.404      ;
; -1.467 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.IDLE          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.398      ;
; -1.464 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_3         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 2.396      ;
; -1.462 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_2         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 2.394      ;
; -1.454 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.385      ;
; -1.454 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.385      ;
; -1.454 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.385      ;
; -1.454 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.385      ;
; -1.454 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.385      ;
; -1.454 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.385      ;
; -1.454 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[9]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.385      ;
; -1.454 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[1]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.385      ;
; -1.454 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[6]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.385      ;
; -1.450 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0]      ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.075     ; 2.377      ;
; -1.442 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_H ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 2.374      ;
; -1.427 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2]      ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.075     ; 2.354      ;
; -1.427 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_4         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 2.359      ;
; -1.411 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.342      ;
; -1.411 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.342      ;
; -1.411 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.342      ;
; -1.411 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.342      ;
; -1.411 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.342      ;
; -1.411 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.342      ;
; -1.411 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[9]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.342      ;
; -1.411 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[1]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.342      ;
; -1.411 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[6]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.342      ;
; -1.402 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[1]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.064     ; 2.340      ;
; -1.389 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.064     ; 2.327      ;
; -1.386 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_1         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 2.318      ;
; -1.361 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.292      ;
; -1.359 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0]      ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.075     ; 2.286      ;
; -1.350 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_D_ADDR   ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_1         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 2.282      ;
; -1.343 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.274      ;
; -1.342 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.273      ;
; -1.336 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_D_ADDR   ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.267      ;
; -1.335 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_D_ADDR   ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.266      ;
; -1.327 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 2.259      ;
; -1.327 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.WR_DATA       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 2.259      ;
; -1.319 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.250      ;
; -1.319 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.250      ;
; -1.319 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.250      ;
; -1.319 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.250      ;
; -1.319 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.250      ;
; -1.319 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.250      ;
; -1.319 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[9]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.250      ;
; -1.319 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[1]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.250      ;
; -1.319 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[6]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.250      ;
; -1.315 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.WR_DATA       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 2.247      ;
; -1.314 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6]      ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.075     ; 2.241      ;
; -1.314 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 2.246      ;
; -1.303 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2]      ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.075     ; 2.230      ;
; -1.303 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_1         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 2.235      ;
; -1.294 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.225      ;
; -1.293 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.224      ;
; -1.290 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.221      ;
; -1.285 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[1]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.216      ;
; -1.285 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[1]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.216      ;
; -1.285 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[1]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.216      ;
; -1.285 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[1]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.071     ; 2.216      ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                                                                                                                                       ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -0.438 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.346        ; -0.129     ; 1.122      ;
; -0.433 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.346        ; -0.129     ; 1.117      ;
; -0.433 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.346        ; -0.128     ; 1.118      ;
; -0.433 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.346        ; -0.129     ; 1.117      ;
; -0.407 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.346        ; -0.129     ; 1.091      ;
; -0.405 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.346        ; -0.128     ; 1.090      ;
; -0.404 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.346        ; -0.129     ; 1.088      ;
; -0.404 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.346        ; -0.129     ; 1.088      ;
; -0.114 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.346        ; -0.129     ; 1.207      ;
; -0.114 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.346        ; -0.129     ; 1.207      ;
; -0.114 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.346        ; -0.129     ; 1.207      ;
; -0.109 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.346        ; -0.128     ; 1.203      ;
; -0.055 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.346        ; -0.129     ; 1.148      ;
; -0.054 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.346        ; -0.129     ; 1.147      ;
; -0.054 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.346        ; -0.129     ; 1.147      ;
; -0.052 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.346        ; -0.128     ; 1.146      ;
; 0.517  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 2.105      ;
; 0.517  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 2.105      ;
; 0.606  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 2.014      ;
; 0.607  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 2.015      ;
; 0.608  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 2.014      ;
; 0.608  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 2.014      ;
; 0.608  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 2.012      ;
; 0.610  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 2.012      ;
; 0.611  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 2.011      ;
; 0.611  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 2.011      ;
; 0.612  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 2.010      ;
; 0.620  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 2.002      ;
; 0.635  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.078     ; 1.981      ;
; 0.682  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.938      ;
; 0.683  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.070     ; 1.941      ;
; 0.751  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.870      ;
; 0.752  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.869      ;
; 0.753  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.868      ;
; 0.755  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.866      ;
; 0.787  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.068     ; 1.839      ;
; 0.812  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.071     ; 1.811      ;
; 0.815  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.071     ; 1.808      ;
; 0.823  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.798      ;
; 0.827  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.794      ;
; 0.833  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.078     ; 1.783      ;
; 0.910  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.071     ; 1.713      ;
; 0.939  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.681      ;
; 0.987  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[1]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.170     ; 1.537      ;
; 1.035  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.586      ;
; 1.040  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.581      ;
; 1.040  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.581      ;
; 1.043  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.578      ;
; 1.066  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.071     ; 1.557      ;
; 1.067  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.071     ; 1.556      ;
; 1.154  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[1]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.169     ; 1.371      ;
; 1.161  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.170     ; 1.363      ;
; 1.240  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.381      ;
; 1.298  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]                                                                                                   ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 1.324      ;
; 1.298  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]                                                                                                   ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 1.324      ;
; 1.323  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.071     ; 1.300      ;
; 1.351  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]                                                                                                   ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 1.271      ;
; 1.399  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[1]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.171     ; 1.124      ;
; 1.416  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.171     ; 1.107      ;
; 1.417  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.171     ; 1.106      ;
; 1.418  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.171     ; 1.105      ;
; 1.447  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.171     ; 1.076      ;
; 1.449  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.171     ; 1.074      ;
; 1.449  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.171     ; 1.074      ;
; 1.453  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.171     ; 1.070      ;
; 1.453  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.171     ; 1.070      ;
; 1.456  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.171     ; 1.067      ;
; 1.456  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.171     ; 1.067      ;
; 1.456  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 1.166      ;
; 1.458  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]                                                                                                   ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 1.164      ;
; 1.459  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 1.163      ;
; 1.471  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 1.151      ;
; 1.471  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 1.151      ;
; 1.471  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 1.151      ;
; 1.472  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 1.150      ;
; 1.473  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 1.149      ;
; 1.474  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 1.148      ;
; 1.475  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 1.147      ;
; 1.478  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 1.144      ;
; 1.480  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 1.142      ;
; 1.480  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 1.142      ;
; 1.482  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 1.140      ;
; 1.491  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 1.131      ;
; 1.500  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 1.122      ;
; 1.520  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]                                                                                                   ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 1.102      ;
; 1.528  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 1.094      ;
; 1.529  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.171     ; 0.994      ;
; 1.529  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.171     ; 0.994      ;
; 1.529  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.171     ; 0.994      ;
; 1.529  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.171     ; 0.994      ;
; 1.529  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.171     ; 0.994      ;
; 1.531  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.171     ; 0.992      ;
; 1.532  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 1.090      ;
; 1.534  ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 1.088      ;
; 1.536  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.171     ; 0.987      ;
; 1.537  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[9]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.171     ; 0.986      ;
; 1.537  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.171     ; 0.986      ;
; 1.537  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.171     ; 0.986      ;
; 1.538  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.171     ; 0.985      ;
; 1.538  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[9]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.171     ; 0.985      ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                      ; Launch Clock                                              ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.060  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.114      ; 0.736      ;
; 0.526  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.114      ; 0.770      ;
; 37.202 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 2.727      ;
; 37.421 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 2.508      ;
; 37.502 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 2.427      ;
; 37.515 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 2.414      ;
; 37.545 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 2.384      ;
; 37.638 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 2.291      ;
; 37.658 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 2.271      ;
; 37.731 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 2.198      ;
; 37.784 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 2.145      ;
; 37.823 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 2.106      ;
; 37.916 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 2.013      ;
; 37.921 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 2.008      ;
; 37.960 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.969      ;
; 37.986 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.943      ;
; 38.001 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.928      ;
; 38.036 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.893      ;
; 38.041 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.888      ;
; 38.044 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.885      ;
; 38.075 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.854      ;
; 38.083 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.846      ;
; 38.085 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.844      ;
; 38.086 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.843      ;
; 38.109 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.820      ;
; 38.127 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.802      ;
; 38.128 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.801      ;
; 38.130 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.799      ;
; 38.137 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.792      ;
; 38.163 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.766      ;
; 38.173 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.756      ;
; 38.175 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.754      ;
; 38.187 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.742      ;
; 38.187 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.742      ;
; 38.187 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.742      ;
; 38.209 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.720      ;
; 38.214 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.715      ;
; 38.241 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.688      ;
; 38.249 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.680      ;
; 38.254 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.675      ;
; 38.276 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.653      ;
; 38.279 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.650      ;
; 38.316 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.613      ;
; 38.380 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.549      ;
; 38.380 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.549      ;
; 38.400 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.529      ;
; 38.432 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.497      ;
; 38.446 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.483      ;
; 38.560 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.369      ;
; 38.572 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.357      ;
; 38.573 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.356      ;
; 38.590 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.339      ;
; 38.626 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.303      ;
; 38.684 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.245      ;
; 38.696 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.233      ;
; 38.697 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.232      ;
; 38.777 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.152      ;
; 38.783 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.146      ;
; 38.796 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.133      ;
; 38.796 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.133      ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ov5640_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                ; To Node                                                                                                                                                                               ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -0.981 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[0]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; ov5640_pclk ; 0.000        ; 2.326      ; 1.620      ;
; -0.849 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[3]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; ov5640_pclk ; 0.000        ; 2.326      ; 1.752      ;
; -0.758 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[5]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; ov5640_pclk ; 0.000        ; 2.326      ; 1.843      ;
; -0.746 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[1]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; ov5640_pclk ; 0.000        ; 2.326      ; 1.855      ;
; -0.724 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[10]                                  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; ov5640_pclk ; 0.000        ; 2.326      ; 1.877      ;
; -0.586 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[6]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; ov5640_pclk ; 0.000        ; 2.325      ; 2.014      ;
; -0.488 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[4]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; ov5640_pclk ; 0.000        ; 2.326      ; 2.113      ;
; -0.250 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[7]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; ov5640_pclk ; 0.000        ; 2.334      ; 2.359      ;
; -0.198 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[9]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; ov5640_pclk ; 0.000        ; 2.325      ; 2.402      ;
; -0.192 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[8]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; ov5640_pclk ; 0.000        ; 2.326      ; 2.409      ;
; -0.094 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[2]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; ov5640_pclk ; 0.000        ; 2.326      ; 2.507      ;
; 0.394  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[12]                                                                                                 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.422      ; 1.046      ;
; 0.400  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.074      ; 0.669      ;
; 0.401  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[1]                                                                                                       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[1]                                                                                                                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[2]                                                                                                       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[2]                                                                                                                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[0]                                                                                                       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[0]                                                                                                                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[3]                                                                                                       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[3]                                                                                                                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid                                                                                                        ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid                                                                                                                     ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.073      ; 0.669      ;
; 0.416  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag                                                                                                        ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag                                                                                                                     ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.073      ; 0.684      ;
; 0.424  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[15]                                                                                                 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.422      ; 1.076      ;
; 0.435  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[0]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.416      ; 1.081      ;
; 0.497  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.073      ; 0.765      ;
; 0.502  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[0]                                                ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.073      ; 0.770      ;
; 0.512  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[3]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.416      ; 1.158      ;
; 0.619  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[5]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.414      ; 1.263      ;
; 0.633  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[8]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.416      ; 1.279      ;
; 0.654  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[1]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.414      ; 1.298      ;
; 0.658  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[13]                                                                                                 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.422      ; 1.310      ;
; 0.659  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]              ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.076      ; 0.930      ;
; 0.659  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[9]                                                ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.073      ; 0.927      ;
; 0.661  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]              ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.073      ; 0.929      ;
; 0.673  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[1]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.402      ; 1.305      ;
; 0.699  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag_dly1                                                                                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_we_reg       ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.419      ; 1.348      ;
; 0.702  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[4]                                                                                                  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.434      ; 1.366      ;
; 0.704  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[3]                                                                                                  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.434      ; 1.368      ;
; 0.705  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[2]                                                                                                  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.434      ; 1.369      ;
; 0.705  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[6]                                                                                                  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.434      ; 1.369      ;
; 0.705  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[7]                                                                                                  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.434      ; 1.369      ;
; 0.712  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[10]                                                                                                 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.422      ; 1.364      ;
; 0.717  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[0]                                                                                                  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.434      ; 1.381      ;
; 0.726  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[10]                                  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.416      ; 1.372      ;
; 0.732  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.073      ; 1.000      ;
; 0.733  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[1]                                                                                                  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.434      ; 1.397      ;
; 0.734  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[0]                                                                                                       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[1]                                                                                                                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.073      ; 1.002      ;
; 0.737  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[1]                                                                                                       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[0]                                                                                                                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.073      ; 1.005      ;
; 0.740  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[2]                                                                                                       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[3]                                                                                                                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.073      ; 1.008      ;
; 0.742  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.074      ; 1.011      ;
; 0.743  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[9]                                                                                                  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.422      ; 1.395      ;
; 0.745  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.074      ; 1.014      ;
; 0.752  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.073      ; 1.020      ;
; 0.756  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.074      ; 1.025      ;
; 0.783  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[2]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.404      ; 1.417      ;
; 0.791  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[0]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.404      ; 1.425      ;
; 0.793  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]              ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.073      ; 1.061      ;
; 0.800  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid                                                                                                        ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_we_reg       ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.419      ; 1.449      ;
; 0.821  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[4]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.404      ; 1.455      ;
; 0.823  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0] ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.075      ; 1.093      ;
; 0.829  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[6]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[6]                                        ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.075      ; 1.099      ;
; 0.835  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.076      ; 1.106      ;
; 0.838  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[2]                                                                                                  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[10]                                                                                                              ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.072      ; 1.105      ;
; 0.840  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag_dly1                                                                                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.073      ; 1.108      ;
; 0.847  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[3]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.404      ; 1.481      ;
; 0.849  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[0]                                                                                                  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[8]                                                                                                               ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.072      ; 1.116      ;
; 0.851  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9          ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.071      ; 1.117      ;
; 0.857  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[4]                                                                                                  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[12]                                                                                                              ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.072      ; 1.124      ;
; 0.869  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[0]                                                                                                       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[3]                                                                                                                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.074      ; 1.138      ;
; 0.871  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[6]                                                                                                  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[14]                                                                                                              ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.074      ; 1.140      ;
; 0.871  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[0]                                                                                                       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[2]                                                                                                                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.074      ; 1.140      ;
; 0.872  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[8]                                                ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.073      ; 1.140      ;
; 0.889  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[7]                                                ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.073      ; 1.157      ;
; 0.896  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.073      ; 1.164      ;
; 0.896  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]              ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.073      ; 1.164      ;
; 0.899  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9          ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.072      ; 1.166      ;
; 0.911  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[2]                                                ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.076      ; 1.182      ;
; 0.912  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]              ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.076      ; 1.183      ;
; 0.913  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[5]                                                ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.078      ; 1.186      ;
; 0.915  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[3]                                                                                                       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[0]                                                                                                                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.072      ; 1.182      ;
; 0.917  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[3]                                                                                                       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[1]                                                                                                                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.072      ; 1.184      ;
; 0.922  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[3]                                                                                                       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[2]                                                                                                                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.073      ; 1.190      ;
; 0.929  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid                                                                                                        ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.073      ; 1.197      ;
; 0.931  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1] ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.075      ; 1.201      ;
; 0.938  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[7]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.404      ; 1.572      ;
; 0.995  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[7]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.416      ; 1.641      ;
; 0.997  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.074      ; 1.266      ;
; 1.002  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[1]                                                ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.075      ; 1.272      ;
; 1.009  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[5]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.402      ; 1.641      ;
; 1.013  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[8]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.404      ; 1.647      ;
; 1.015  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[7]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.070      ; 1.280      ;
; 1.016  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag_dly1                                                                                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_we_reg       ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.407      ; 1.653      ;
; 1.025  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_we_reg       ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.419      ; 1.674      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk'                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                               ; Launch Clock                                                     ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -0.469 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 2.608      ; 2.584      ;
; -0.430 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_4         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 2.609      ; 2.624      ;
; -0.370 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.START_1       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 2.608      ; 2.683      ;
; -0.368 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk_en      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 2.608      ; 2.685      ;
; -0.319 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.STOP          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 2.609      ; 2.735      ;
; -0.303 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_D_ADDR   ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 2.609      ; 2.751      ;
; -0.300 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_1         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 2.609      ; 2.754      ;
; -0.246 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.WR_DATA       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 2.609      ; 2.808      ;
; -0.245 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_end             ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 2.608      ; 2.808      ;
; -0.244 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 2.609      ; 2.810      ;
; -0.237 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_H ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 2.609      ; 2.817      ;
; -0.207 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_3         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 2.609      ; 2.847      ;
; -0.205 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_2         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 2.609      ; 2.849      ;
; -0.134 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.IDLE          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 2.609      ; 2.920      ;
; -0.087 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.637      ; 1.995      ;
; -0.067 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 2.609      ; 2.987      ;
; -0.066 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 2.609      ; 2.988      ;
; -0.065 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 2.609      ; 2.989      ;
; 0.132  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 2.608      ; 2.685      ;
; 0.219  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|ack                 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.STOP          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 1.183      ; 1.107      ;
; 0.225  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|ack                 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 1.183      ; 1.113      ;
; 0.226  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|ack                 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.WR_DATA       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 1.183      ; 1.114      ;
; 0.251  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|ack                 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_4         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 1.183      ; 1.139      ;
; 0.253  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|ack                 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_1         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 1.183      ; 1.141      ;
; 0.372  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_4         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 2.609      ; 2.926      ;
; 0.403  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done        ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0]      ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.IDLE          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.IDLE          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_D_ADDR   ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_D_ADDR   ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.STOP          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.STOP          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.669      ;
; 0.404  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk_en      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk_en      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.404  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_4         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_4         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.404  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.START_1       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.START_1       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.404  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_1         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_1         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.404  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_H ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_H ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.404  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_2         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_2         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.404  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.404  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_3         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_3         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.404  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.WR_DATA       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.WR_DATA       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.418  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[0]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[0]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.684      ;
; 0.418  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_4         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.056      ; 1.669      ;
; 0.432  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.042      ; 0.669      ;
; 0.448  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_D_ADDR   ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 2.609      ; 3.002      ;
; 0.450  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.STOP          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 2.609      ; 3.004      ;
; 0.455  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.START_1       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 2.608      ; 3.008      ;
; 0.457  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk_en      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 2.608      ; 3.010      ;
; 0.459  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.START_1       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.055      ; 1.709      ;
; 0.461  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk_en      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.055      ; 1.711      ;
; 0.497  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.STOP          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.056      ; 1.748      ;
; 0.505  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.056      ; 1.756      ;
; 0.507  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.WR_DATA       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.056      ; 1.758      ;
; 0.526  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_D_ADDR   ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.056      ; 1.777      ;
; 0.529  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 2.609      ; 3.083      ;
; 0.530  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.WR_DATA       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 2.609      ; 3.084      ;
; 0.549  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_1         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.056      ; 1.800      ;
; 0.554  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|ack                 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_3         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 1.183      ; 1.442      ;
; 0.556  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|ack                 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_2         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 1.183      ; 1.444      ;
; 0.564  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_H ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.056      ; 1.815      ;
; 0.571  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_1         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 2.609      ; 3.125      ;
; 0.573  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|ack                 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_H ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 1.183      ; 1.461      ;
; 0.584  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_end             ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.055      ; 1.834      ;
; 0.584  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 1.637      ; 2.166      ;
; 0.592  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_end             ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 2.608      ; 3.145      ;
; 0.594  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_3         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.056      ; 1.845      ;
; 0.596  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_2         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.056      ; 1.847      ;
; 0.607  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_3         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 2.609      ; 3.161      ;
; 0.609  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_2         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 2.609      ; 3.163      ;
; 0.626  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_H ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 2.609      ; 3.180      ;
; 0.660  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.STOP          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_end             ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.070      ; 0.925      ;
; 0.667  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_end             ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.070      ; 0.932      ;
; 0.670  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 2.609      ; 3.224      ;
; 0.675  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 2.609      ; 3.229      ;
; 0.676  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 2.609      ; 3.230      ;
; 0.695  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.961      ;
; 0.695  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.IDLE          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.056      ; 1.946      ;
; 0.696  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.962      ;
; 0.696  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[6]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[6]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.962      ;
; 0.698  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.964      ;
; 0.700  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.966      ;
; 0.700  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.966      ;
; 0.704  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.IDLE          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 2.609      ; 3.258      ;
; 0.711  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.977      ;
; 0.716  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[9]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[9]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.982      ;
; 0.717  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7]      ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.983      ;
; 0.718  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[1]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[1]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.984      ;
; 0.720  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[9]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[0]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.986      ;
; 0.727  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[0]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[1]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 0.993      ;
; 0.736  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_3         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.070      ; 1.001      ;
; 0.738  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6]      ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 1.004      ;
; 0.741  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5]      ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 1.007      ;
; 0.743  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3]      ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 1.009      ;
; 0.758  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2]      ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 1.024      ;
; 0.762  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.056      ; 2.013      ;
; 0.763  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.056      ; 2.014      ;
; 0.764  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.056      ; 2.015      ;
; 0.765  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4]      ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 1.031      ;
; 0.769  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0]      ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.071      ; 1.035      ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                      ; Launch Clock                                              ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -0.331 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.489      ; 0.693      ;
; 0.145  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.489      ; 0.669      ;
; 0.691  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.959      ;
; 0.692  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.960      ;
; 0.696  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.964      ;
; 0.698  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.966      ;
; 0.830  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.098      ;
; 0.857  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.125      ;
; 0.857  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.125      ;
; 0.857  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.125      ;
; 0.959  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.227      ;
; 0.986  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.254      ;
; 0.986  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.254      ;
; 0.990  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.258      ;
; 0.991  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.259      ;
; 1.013  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.281      ;
; 1.015  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.283      ;
; 1.016  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.284      ;
; 1.030  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.298      ;
; 1.086  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.354      ;
; 1.094  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.362      ;
; 1.109  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.377      ;
; 1.113  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.381      ;
; 1.113  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.381      ;
; 1.116  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.384      ;
; 1.118  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.386      ;
; 1.137  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.405      ;
; 1.137  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.405      ;
; 1.141  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.409      ;
; 1.152  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.420      ;
; 1.153  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.421      ;
; 1.156  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.424      ;
; 1.156  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.424      ;
; 1.157  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.425      ;
; 1.166  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.434      ;
; 1.210  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.478      ;
; 1.215  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.483      ;
; 1.229  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.497      ;
; 1.235  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.503      ;
; 1.238  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.506      ;
; 1.239  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.507      ;
; 1.249  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.517      ;
; 1.249  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.517      ;
; 1.252  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.520      ;
; 1.259  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.527      ;
; 1.260  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.528      ;
; 1.346  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.614      ;
; 1.346  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.614      ;
; 1.346  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.614      ;
; 1.347  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.615      ;
; 1.357  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.625      ;
; 1.365  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.633      ;
; 1.397  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.665      ;
; 1.410  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.678      ;
; 1.424  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.692      ;
; 1.483  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.751      ;
; 1.501  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.769      ;
; 1.525  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.793      ;
; 1.532  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.800      ;
; 1.614  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.882      ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                               ; To Node                                                                                                                                                                                                                      ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.040 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[7]                                          ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.056       ; 1.070      ; 1.409      ;
; 0.212 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[0]                                          ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.056       ; 1.072      ; 1.583      ;
; 0.256 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[2]                                          ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.056       ; 1.072      ; 1.627      ;
; 0.295 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[6]                                          ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.056       ; 1.070      ; 1.664      ;
; 0.302 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[3]                                          ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.056       ; 1.072      ; 1.673      ;
; 0.321 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[5]                                          ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.056       ; 1.072      ; 1.692      ;
; 0.342 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[9]                                          ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.056       ; 1.070      ; 1.711      ;
; 0.382 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[10]                                         ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.056       ; 1.070      ; 1.751      ;
; 0.401 ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg_cnt[0]                                                                                                                                    ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg_cnt[0]                                                                                                                                                                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                                                                         ; vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                                                                                                              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                                                                         ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                                                                                                              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                                                                         ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                                                                                                              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                                                                         ; vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                                                                                                              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                      ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                      ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                      ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                      ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                      ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                      ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                     ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                          ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                      ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_ctrl:vga_ctrl_inst|output_state[1]                                                                                                                                                  ; vga_ctrl:vga_ctrl_inst|output_state[1]                                                                                                                                                                                       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_ctrl:vga_ctrl_inst|output_state[2]                                                                                                                                                  ; vga_ctrl:vga_ctrl_inst|output_state[2]                                                                                                                                                                                       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_ctrl:vga_ctrl_inst|output_state[0]                                                                                                                                                  ; vga_ctrl:vga_ctrl_inst|output_state[0]                                                                                                                                                                                       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                                                                         ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                                                                                                              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                                                                                         ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                                                                                                                              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                                                                                                                         ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                                                                                                                                                              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                                                                                                                         ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                                                                                                                                                              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                                                                                         ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                                                                                                                              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_ctrl:vga_ctrl_inst|cnt_v[10]                                                                                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_v[10]                                                                                                                                                                                             ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_ctrl:vga_ctrl_inst|cnt_v[11]                                                                                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_v[11]                                                                                                                                                                                             ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                                                                         ; vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                                                                                                              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                      ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                      ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                      ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|b_full            ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|b_full                                                 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|b_non_empty       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|b_non_empty                                            ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|b_full            ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|b_full                                                 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|b_non_empty       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|b_non_empty                                            ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.427 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.080      ;
; 0.428 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.081      ;
; 0.435 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.087      ;
; 0.437 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.090      ;
; 0.442 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.094      ;
; 0.443 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[8]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.096      ;
; 0.444 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[9]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.096      ;
; 0.450 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.103      ;
; 0.451 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.103      ;
; 0.451 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.103      ;
; 0.454 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.106      ;
; 0.458 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.111      ;
; 0.458 ; vga_ctrl:vga_ctrl_inst|output_state[0]                                                                                                                                                  ; vga_ctrl:vga_ctrl_inst|output_state[1]                                                                                                                                                                                       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.726      ;
; 0.459 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[8]                                          ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.056       ; 1.070      ; 1.828      ;
; 0.463 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[1]                                          ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.056       ; 1.072      ; 1.834      ;
; 0.466 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a2~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.118      ;
; 0.469 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|de_reg1                                                                                                                                    ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|de_reg2                                                                                                                                                                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.122      ;
; 0.470 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.123      ;
; 0.471 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.124      ;
; 0.471 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[9]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.124      ;
; 0.474 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                         ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.741      ;
; 0.476 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.129      ;
; 0.478 ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg7[1]                                                                                                                                       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg4[1]                                                                                                                                                                            ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg7[5]                                                                                                                                       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg4[5]                                                                                                                                                                            ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.746      ;
; 0.479 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                     ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                                                      ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg7[4]                                                                                                                                       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg4[4]                                                                                                                                                                            ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.747      ;
; 0.480 ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg7[0]                                                                                                                                       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg4[0]                                                                                                                                                                            ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.748      ;
; 0.484 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.136      ;
; 0.490 ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg8[5]                                                                                                                                       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg5[5]                                                                                                                                                                            ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.758      ;
; 0.491 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[8]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.072      ;
; 0.491 ; vga_ctrl:vga_ctrl_inst|output_state[1]                                                                                                                                                  ; vga_ctrl:vga_ctrl_inst|output_state[0]                                                                                                                                                                                       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.759      ;
; 0.495 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[1]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.076      ;
; 0.496 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[4]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.077      ;
; 0.496 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                      ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                                                      ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.764      ;
; 0.497 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a2~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.149      ;
; 0.497 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.147      ;
; 0.499 ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg6[5]                                                                                                                                       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg3[5]                                                                                                                                                                            ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.767      ;
; 0.500 ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg6[1]                                                                                                                                       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg3[1]                                                                                                                                                                            ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.768      ;
; 0.500 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a2~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.152      ;
; 0.500 ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg6[2]                                                                                                                                       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg3[2]                                                                                                                                                                            ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.768      ;
; 0.500 ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg6[6]                                                                                                                                       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg3[6]                                                                                                                                                                            ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.768      ;
; 0.501 ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg8[6]                                                                                                                                       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg5[6]                                                                                                                                                                            ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.769      ;
; 0.501 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.151      ;
; 0.502 ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg8[2]                                                                                                                                       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg5[2]                                                                                                                                                                            ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.770      ;
; 0.509 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a4~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.161      ;
; 0.510 ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg_cnt[1]                                                                                                                                    ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg3[4]                                                                                                                                                                            ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.778      ;
; 0.511 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                      ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                                                      ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.778      ;
; 0.511 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                      ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.778      ;
; 0.512 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[3]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.093      ;
; 0.515 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a2~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.167      ;
; 0.515 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[9]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.092      ;
; 0.519 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[7]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.100      ;
; 0.519 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[10] ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.100      ;
; 0.521 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[11] ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.102      ;
; 0.522 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a4~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.171      ;
; 0.523 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[4]                                          ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.056       ; 1.072      ; 1.894      ;
; 0.524 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[4]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a4~portb_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.101      ;
; 0.526 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a2~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.178      ;
; 0.528 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[0]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.105      ;
; 0.528 ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[6]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.105      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.381 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_DATA                                                                                     ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_DATA                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.669      ;
; 0.382 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.400 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_TRP                                                                                      ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_TRP                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_TRCD                                                                                     ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_TRCD                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[10]                                                                                          ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[10]                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[5]                                                                                             ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[5]                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[6]                                                                                             ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[6]                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[7]                                                                                             ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[7]                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[8]                                                                                             ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[8]                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[9]                                                                                             ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[9]                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_IDLE                                                                                    ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_IDLE                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.WRITE                                                                                             ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.WRITE                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.IDLE                                                                                              ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.IDLE                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_req                                                                                                ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_req                                                                                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|wr_en                                                                                                   ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|wr_en                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_IDLE                                                                                     ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_IDLE                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|bank_en                                                                                                                                ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|bank_en                                                                                                                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|bank_flag                                                                                                                              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|bank_flag                                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_IDLE                                                                                      ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_IDLE                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[2]                                                                                                ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[2]                                                                                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[1]                                                                                          ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[1]                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[2]                                                                                          ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[2]                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_TRP                                                                                       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_TRP                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_TRF                                                                                       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_TRF                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[1]                                                                                                ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[1]                                                                                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_TMRD                                                                                      ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_TMRD                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END                                                                                       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                      ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_TRP                                                                                         ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_TRP                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_clk[1]                                                                                              ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_clk[1]                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_TRP                                                                                     ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_TRP                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_clk[2]                                                                                              ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_clk[2]                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref_aref[1]                                                                                        ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref_aref[1]                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.READ                                                                                              ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.READ                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|rd_en                                                                                                   ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|rd_en                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_IDLE                                                                                        ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_IDLE                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_TRCD                                                                                        ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_TRCD                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_CL                                                                                          ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_CL                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_DATA                                                                                        ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_DATA                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[22]                                                                                                                      ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[22]                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[0]                                                                                                ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[0]                                                                                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[0]                                                                                          ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[0]                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_clk[0]                                                                                              ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_clk[0]                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref_aref[0]                                                                                        ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref_aref[0]                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.453 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[8]  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[8]                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.721      ;
; 0.455 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.723      ;
; 0.456 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_IDLE                                                                                        ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_ACTIVE                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.723      ;
; 0.465 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[10] ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[9]                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.733      ;
; 0.470 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[8]                                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[8]                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[1]                                                                                                ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[2]                                                                                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.474 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.743      ;
; 0.474 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[0]                                                                                          ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[2]                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.742      ;
; 0.477 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|wr_en                                                                                                   ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_IDLE                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.745      ;
; 0.478 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_TMRD                                                                                      ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.746      ;
; 0.480 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.749      ;
; 0.484 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.752      ;
; 0.486 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_TRF                                                                                       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_MRS                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.754      ;
; 0.486 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.755      ;
; 0.492 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.760      ;
; 0.497 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[7]                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.765      ;
; 0.498 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_IDLE                                                                                      ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_PRE                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.766      ;
; 0.501 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.769      ;
; 0.515 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[8]                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.783      ;
; 0.519 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_IDLE                                                                                      ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[0]                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.787      ;
; 0.520 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[6]                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.788      ;
; 0.521 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_IDLE                                                                                      ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[1]                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.789      ;
; 0.523 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_IDLE                                                                                      ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[3]                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.791      ;
; 0.576 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|parity6          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.845      ;
; 0.579 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.847      ;
; 0.589 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_IDLE                                                                                     ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_ACTIVE                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.857      ;
; 0.595 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[9]                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.863      ;
; 0.597 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6]  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.865      ;
; 0.597 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[6]  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[5]                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.865      ;
; 0.598 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref_aref[0]                                                                                        ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_END                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.865      ;
; 0.598 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6]  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6]                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.866      ;
; 0.600 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[9]  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[9]                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.868      ;
; 0.601 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[6]  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[6]                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.869      ;
; 0.604 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_TRCD                                                                                     ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_WRITE                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.873      ;
; 0.604 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_TRP                                                                                      ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_END                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.873      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                             ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.402 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.417 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.448 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.715      ;
; 0.471 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.507 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.159      ; 0.880      ;
; 0.511 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[9]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.159      ; 0.884      ;
; 0.515 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[9]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.148      ; 0.877      ;
; 0.515 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.148      ; 0.877      ;
; 0.516 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.148      ; 0.878      ;
; 0.516 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.148      ; 0.878      ;
; 0.516 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.147      ; 0.877      ;
; 0.516 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.148      ; 0.878      ;
; 0.517 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.148      ; 0.879      ;
; 0.517 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.147      ; 0.878      ;
; 0.518 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.148      ; 0.880      ;
; 0.518 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[9]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.148      ; 0.880      ;
; 0.518 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.148      ; 0.880      ;
; 0.520 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.148      ; 0.882      ;
; 0.522 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.147      ; 0.883      ;
; 0.525 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.148      ; 0.887      ;
; 0.594 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.147      ; 0.955      ;
; 0.594 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.147      ; 0.955      ;
; 0.595 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.147      ; 0.956      ;
; 0.596 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.147      ; 0.957      ;
; 0.597 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.148      ; 0.959      ;
; 0.597 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.148      ; 0.959      ;
; 0.597 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.147      ; 0.958      ;
; 0.598 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.148      ; 0.960      ;
; 0.599 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.148      ; 0.961      ;
; 0.599 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.147      ; 0.960      ;
; 0.599 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.866      ;
; 0.599 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.866      ;
; 0.599 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.867      ;
; 0.600 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.868      ;
; 0.602 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.869      ;
; 0.604 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.871      ;
; 0.624 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.891      ;
; 0.668 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.935      ;
; 0.674 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.941      ;
; 0.676 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.943      ;
; 0.677 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.944      ;
; 0.678 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.945      ;
; 0.679 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[1]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.147      ; 1.040      ;
; 0.687 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.954      ;
; 0.689 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.956      ;
; 0.690 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.957      ;
; 0.690 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.957      ;
; 0.690 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.957      ;
; 0.690 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.957      ;
; 0.690 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.957      ;
; 0.691 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.958      ;
; 0.693 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.960      ;
; 0.695 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.962      ;
; 0.698 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.965      ;
; 0.698 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.965      ;
; 0.698 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.965      ;
; 0.700 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.967      ;
; 0.714 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.981      ;
; 0.732 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.999      ;
; 0.736 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.003      ;
; 0.736 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.003      ;
; 0.768 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.035      ;
; 0.817 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.084      ;
; 0.826 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.148      ; 1.188      ;
; 0.831 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[1]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.150      ; 1.195      ;
; 0.853 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.121      ;
; 0.947 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[1]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.148      ; 1.309      ;
; 0.947 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.214      ;
; 0.960 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.226      ;
; 1.130 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.398      ;
; 1.130 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.398      ;
; 1.165 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.431      ;
; 1.166 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.432      ;
; 1.172 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.438      ;
; 1.186 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.452      ;
; 1.195 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.461      ;
; 1.228 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.497      ;
; 1.255 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.521      ;
; 1.263 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.529      ;
; 1.311 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 1.572      ;
; 1.315 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.583      ;
; 1.328 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.596      ;
; 1.343 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.615      ;
; 1.347 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.617      ;
; 1.357 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.623      ;
; 1.361 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.627      ;
; 1.362 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.628      ;
; 1.376 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.642      ;
; 1.390 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 1.651      ;
; 1.403 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.670      ;
; 1.433 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.699      ;
; 1.436 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.702      ;
; 1.439 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.705      ;
; 1.448 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.715      ;
; 1.448 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.715      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]'                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                               ; Launch Clock                                              ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -3.220 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_1 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|ack ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.500        ; -1.183     ; 1.474      ;
; -3.202 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_3 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|ack ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.500        ; -1.183     ; 1.456      ;
; -3.022 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_2 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|ack ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.500        ; -1.183     ; 1.276      ;
; -2.930 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_4 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|ack ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.500        ; -1.183     ; 1.184      ;
+--------+---------------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'ov5640_pclk'                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                                                  ; Launch Clock                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+
; -2.208 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.262     ; 2.438      ;
; -2.208 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag_dly1   ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.262     ; 2.438      ;
; -2.113 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[2]       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.269     ; 2.336      ;
; -2.113 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[3]       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.269     ; 2.336      ;
; -2.113 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_vsync_dly ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.269     ; 2.336      ;
; -2.107 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.271     ; 2.328      ;
; -2.107 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[8]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.271     ; 2.328      ;
; -2.107 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[7]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.271     ; 2.328      ;
; -2.107 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[6]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.271     ; 2.328      ;
; -2.107 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[5]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.271     ; 2.328      ;
; -2.107 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[4]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.271     ; 2.328      ;
; -2.107 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[3]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.271     ; 2.328      ;
; -2.107 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[2]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.271     ; 2.328      ;
; -2.107 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[1]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.271     ; 2.328      ;
; -2.107 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[0]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.271     ; 2.328      ;
; -2.107 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[15] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.271     ; 2.328      ;
; -2.107 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[13] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.271     ; 2.328      ;
; -2.107 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[12] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.271     ; 2.328      ;
; -2.107 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[11] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.271     ; 2.328      ;
; -2.107 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[10] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.271     ; 2.328      ;
; -2.107 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[9]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.271     ; 2.328      ;
; -2.062 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[14] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.270     ; 2.284      ;
; -2.058 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[1]       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.270     ; 2.280      ;
; -2.058 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[0]       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.270     ; 2.280      ;
; -2.058 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[0]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.270     ; 2.280      ;
; -2.058 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[7]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.270     ; 2.280      ;
; -2.058 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[6]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.270     ; 2.280      ;
; -2.058 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[5]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.270     ; 2.280      ;
; -2.058 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[4]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.270     ; 2.280      ;
; -2.058 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[3]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.270     ; 2.280      ;
; -2.058 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[2]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.270     ; 2.280      ;
; -2.058 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[1]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.270     ; 2.280      ;
; 0.055  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 1.852      ; 2.709      ;
; 0.055  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag_dly1   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 1.852      ; 2.709      ;
; 0.150  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[2]       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 1.845      ; 2.607      ;
; 0.150  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[3]       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 1.845      ; 2.607      ;
; 0.150  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_vsync_dly ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 1.845      ; 2.607      ;
; 0.156  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 1.843      ; 2.599      ;
; 0.156  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 1.843      ; 2.599      ;
; 0.156  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 1.843      ; 2.599      ;
; 0.156  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 1.843      ; 2.599      ;
; 0.156  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 1.843      ; 2.599      ;
; 0.156  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 1.843      ; 2.599      ;
; 0.156  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 1.843      ; 2.599      ;
; 0.156  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 1.843      ; 2.599      ;
; 0.156  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 1.843      ; 2.599      ;
; 0.156  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 1.843      ; 2.599      ;
; 0.156  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 1.843      ; 2.599      ;
; 0.156  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 1.843      ; 2.599      ;
; 0.156  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[12] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 1.843      ; 2.599      ;
; 0.156  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[11] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 1.843      ; 2.599      ;
; 0.156  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 1.843      ; 2.599      ;
; 0.156  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 1.843      ; 2.599      ;
; 0.201  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[14] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 1.844      ; 2.555      ;
; 0.205  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[1]       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 1.844      ; 2.551      ;
; 0.205  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[0]       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 1.844      ; 2.551      ;
; 0.205  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 1.844      ; 2.551      ;
; 0.205  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 1.844      ; 2.551      ;
; 0.205  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 1.844      ; 2.551      ;
; 0.205  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 1.844      ; 2.551      ;
; 0.205  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 1.844      ; 2.551      ;
; 0.205  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 1.844      ; 2.551      ;
; 0.205  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 1.844      ; 2.551      ;
; 0.205  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 1.844      ; 2.551      ;
+--------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                ;
+--------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                                                                                                                                                                                        ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 10.182 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.064     ; 3.217      ;
; 10.182 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.064     ; 3.217      ;
; 10.182 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.064     ; 3.217      ;
; 10.182 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.064     ; 3.217      ;
; 10.182 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.064     ; 3.217      ;
; 10.182 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.064     ; 3.217      ;
; 10.182 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.064     ; 3.217      ;
; 10.182 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.064     ; 3.217      ;
; 10.182 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[8]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.064     ; 3.217      ;
; 10.182 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[9]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.064     ; 3.217      ;
; 10.182 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[10]                              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.064     ; 3.217      ;
; 10.182 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]                              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.064     ; 3.217      ;
; 10.188 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[0]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.060     ; 3.215      ;
; 10.188 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[1]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.060     ; 3.215      ;
; 10.188 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[2]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.060     ; 3.215      ;
; 10.188 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[3]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.060     ; 3.215      ;
; 10.188 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[4]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.060     ; 3.215      ;
; 10.188 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[5]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.060     ; 3.215      ;
; 10.188 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[6]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.060     ; 3.215      ;
; 10.188 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[7]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.060     ; 3.215      ;
; 10.188 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[8]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.060     ; 3.215      ;
; 10.188 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[9]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.060     ; 3.215      ;
; 10.188 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[10]                        ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.060     ; 3.215      ;
; 10.188 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[11]                        ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.060     ; 3.215      ;
; 10.195 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.062     ; 3.206      ;
; 10.195 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.062     ; 3.206      ;
; 10.195 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.062     ; 3.206      ;
; 10.195 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.062     ; 3.206      ;
; 10.195 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.062     ; 3.206      ;
; 10.195 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.062     ; 3.206      ;
; 10.195 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.062     ; 3.206      ;
; 10.195 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.062     ; 3.206      ;
; 10.195 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[8]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.062     ; 3.206      ;
; 10.195 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[9]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.062     ; 3.206      ;
; 10.195 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[10]                              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.062     ; 3.206      ;
; 10.195 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]                              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.062     ; 3.206      ;
; 10.228 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[0]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.062     ; 3.173      ;
; 10.228 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[1]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.062     ; 3.173      ;
; 10.228 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[2]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.062     ; 3.173      ;
; 10.228 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[3]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.062     ; 3.173      ;
; 10.228 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[4]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.062     ; 3.173      ;
; 10.228 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[5]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.062     ; 3.173      ;
; 10.228 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[6]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.062     ; 3.173      ;
; 10.228 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[7]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.062     ; 3.173      ;
; 10.228 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[8]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.062     ; 3.173      ;
; 10.228 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[9]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.062     ; 3.173      ;
; 10.228 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[10]                        ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.062     ; 3.173      ;
; 10.228 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[11]                        ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.062     ; 3.173      ;
; 10.272 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.067     ; 3.124      ;
; 10.272 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[1]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.067     ; 3.124      ;
; 10.272 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[2]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.067     ; 3.124      ;
; 10.272 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[3]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.067     ; 3.124      ;
; 10.272 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[4]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.067     ; 3.124      ;
; 10.272 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[5]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.067     ; 3.124      ;
; 10.272 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[6]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.067     ; 3.124      ;
; 10.272 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[7]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.067     ; 3.124      ;
; 10.272 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[8]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.067     ; 3.124      ;
; 10.272 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[9]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.067     ; 3.124      ;
; 10.272 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[10] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.067     ; 3.124      ;
; 10.272 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[11] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.067     ; 3.124      ;
; 10.514 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|b_full                                   ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.064     ; 2.885      ;
; 10.514 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|b_non_empty                              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.064     ; 2.885      ;
; 10.514 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|b_full                                   ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.064     ; 2.885      ;
; 10.514 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|b_non_empty                              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.064     ; 2.885      ;
; 10.942 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.062     ; 2.459      ;
; 10.942 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[1]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.062     ; 2.459      ;
; 10.942 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[2]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.062     ; 2.459      ;
; 10.942 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[3]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.062     ; 2.459      ;
; 10.942 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[4]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.062     ; 2.459      ;
; 10.942 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[5]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.062     ; 2.459      ;
; 10.942 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[6]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.062     ; 2.459      ;
; 10.942 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[7]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.062     ; 2.459      ;
; 10.942 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[8]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.062     ; 2.459      ;
; 10.942 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[9]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.062     ; 2.459      ;
; 10.942 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[10] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.062     ; 2.459      ;
; 10.942 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[11] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.062     ; 2.459      ;
+--------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'ov5640_pclk'                                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                                                  ; Launch Clock                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+
; -0.229 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[1]       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 2.305      ; 2.351      ;
; -0.229 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[0]       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 2.305      ; 2.351      ;
; -0.229 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 2.305      ; 2.351      ;
; -0.229 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 2.305      ; 2.351      ;
; -0.229 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 2.305      ; 2.351      ;
; -0.229 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 2.305      ; 2.351      ;
; -0.229 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 2.305      ; 2.351      ;
; -0.229 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 2.305      ; 2.351      ;
; -0.229 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 2.305      ; 2.351      ;
; -0.229 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 2.305      ; 2.351      ;
; -0.225 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[14] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 2.306      ; 2.356      ;
; -0.171 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[2]       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 2.306      ; 2.410      ;
; -0.171 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[3]       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 2.306      ; 2.410      ;
; -0.171 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_vsync_dly ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 2.306      ; 2.410      ;
; -0.153 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 2.304      ; 2.426      ;
; -0.153 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 2.304      ; 2.426      ;
; -0.153 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 2.304      ; 2.426      ;
; -0.153 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 2.304      ; 2.426      ;
; -0.153 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 2.304      ; 2.426      ;
; -0.153 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 2.304      ; 2.426      ;
; -0.153 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 2.304      ; 2.426      ;
; -0.153 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 2.304      ; 2.426      ;
; -0.153 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 2.304      ; 2.426      ;
; -0.153 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 2.304      ; 2.426      ;
; -0.153 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 2.304      ; 2.426      ;
; -0.153 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 2.304      ; 2.426      ;
; -0.153 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[12] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 2.304      ; 2.426      ;
; -0.153 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[11] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 2.304      ; 2.426      ;
; -0.153 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 2.304      ; 2.426      ;
; -0.153 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 2.304      ; 2.426      ;
; -0.065 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 2.313      ; 2.523      ;
; -0.065 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag_dly1   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 2.313      ; 2.523      ;
; 2.341  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[1]       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.061     ; 2.005      ;
; 2.341  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[0]       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.061     ; 2.005      ;
; 2.341  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[0]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.061     ; 2.005      ;
; 2.341  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[7]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.061     ; 2.005      ;
; 2.341  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[6]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.061     ; 2.005      ;
; 2.341  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[5]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.061     ; 2.005      ;
; 2.341  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[4]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.061     ; 2.005      ;
; 2.341  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[3]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.061     ; 2.005      ;
; 2.341  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[2]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.061     ; 2.005      ;
; 2.341  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[1]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.061     ; 2.005      ;
; 2.345  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[14] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.060     ; 2.010      ;
; 2.399  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[2]       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.060     ; 2.064      ;
; 2.399  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[3]       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.060     ; 2.064      ;
; 2.399  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_vsync_dly ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.060     ; 2.064      ;
; 2.417  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.062     ; 2.080      ;
; 2.417  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[8]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.062     ; 2.080      ;
; 2.417  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[7]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.062     ; 2.080      ;
; 2.417  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[6]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.062     ; 2.080      ;
; 2.417  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[5]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.062     ; 2.080      ;
; 2.417  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[4]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.062     ; 2.080      ;
; 2.417  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[3]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.062     ; 2.080      ;
; 2.417  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[2]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.062     ; 2.080      ;
; 2.417  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[1]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.062     ; 2.080      ;
; 2.417  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[0]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.062     ; 2.080      ;
; 2.417  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[15] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.062     ; 2.080      ;
; 2.417  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[13] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.062     ; 2.080      ;
; 2.417  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[12] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.062     ; 2.080      ;
; 2.417  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[11] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.062     ; 2.080      ;
; 2.417  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[10] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.062     ; 2.080      ;
; 2.417  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[9]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.062     ; 2.080      ;
; 2.505  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.053     ; 2.177      ;
; 2.505  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag_dly1   ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.053     ; 2.177      ;
+--------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                                                                                                                                                                                        ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 1.914 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.192      ;
; 1.914 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[1]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.192      ;
; 1.914 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[2]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.192      ;
; 1.914 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[3]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.192      ;
; 1.914 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[4]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.192      ;
; 1.914 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[5]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.192      ;
; 1.914 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[6]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.192      ;
; 1.914 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[7]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.192      ;
; 1.914 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[8]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.192      ;
; 1.914 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[9]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.192      ;
; 1.914 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[10] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.192      ;
; 1.914 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[11] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.192      ;
; 2.260 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|b_full                                   ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.545      ;
; 2.260 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|b_non_empty                              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.545      ;
; 2.260 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|b_full                                   ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.545      ;
; 2.260 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|b_non_empty                              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.545      ;
; 2.439 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.722      ;
; 2.439 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[1]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.722      ;
; 2.439 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[2]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.722      ;
; 2.439 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[3]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.722      ;
; 2.439 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[4]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.722      ;
; 2.439 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[5]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.722      ;
; 2.439 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[6]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.722      ;
; 2.439 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[7]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.722      ;
; 2.439 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[8]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.722      ;
; 2.439 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[9]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.722      ;
; 2.439 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[10] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.722      ;
; 2.439 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[11] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.722      ;
; 2.501 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[0]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.778      ;
; 2.501 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[1]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.778      ;
; 2.501 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[2]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.778      ;
; 2.501 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[3]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.778      ;
; 2.501 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[4]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.778      ;
; 2.501 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[5]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.778      ;
; 2.501 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[6]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.778      ;
; 2.501 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[7]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.778      ;
; 2.501 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[8]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.778      ;
; 2.501 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[9]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.778      ;
; 2.501 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[10]                        ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.778      ;
; 2.501 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[11]                        ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.778      ;
; 2.513 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.799      ;
; 2.513 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.799      ;
; 2.513 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.799      ;
; 2.513 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.799      ;
; 2.513 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.799      ;
; 2.513 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.799      ;
; 2.513 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.799      ;
; 2.513 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.799      ;
; 2.513 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[8]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.799      ;
; 2.513 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[9]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.799      ;
; 2.513 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[10]                              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.799      ;
; 2.513 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]                              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.799      ;
; 2.518 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.796      ;
; 2.518 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.796      ;
; 2.518 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.796      ;
; 2.518 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.796      ;
; 2.518 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.796      ;
; 2.518 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.796      ;
; 2.518 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.796      ;
; 2.518 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.796      ;
; 2.518 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[8]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.796      ;
; 2.518 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[9]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.796      ;
; 2.518 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[10]                              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.796      ;
; 2.518 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]                              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.796      ;
; 2.534 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[0]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.824      ;
; 2.534 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[1]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.824      ;
; 2.534 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[2]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.824      ;
; 2.534 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[3]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.824      ;
; 2.534 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[4]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.824      ;
; 2.534 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[5]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.824      ;
; 2.534 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[6]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.824      ;
; 2.534 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[7]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.824      ;
; 2.534 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[8]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.824      ;
; 2.534 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[9]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.824      ;
; 2.534 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[10]                        ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.824      ;
; 2.534 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[11]                        ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.824      ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]'                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                               ; Launch Clock                                              ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 2.542 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_4 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|ack ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; -0.500       ; -1.003     ; 1.049      ;
; 2.637 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_2 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|ack ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; -0.500       ; -1.003     ; 1.144      ;
; 2.857 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_3 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|ack ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; -0.500       ; -1.003     ; 1.364      ;
; 2.865 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_1 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|ack ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; -0.500       ; -1.003     ; 1.372      ;
+-------+---------------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ov5640_pclk'                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_we_reg       ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; ov5640_pclk ; Rise       ; ov5640_pclk                                                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[0]                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[1]                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[2]                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[3]                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag_dly1                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[0]                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[10]                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[11]                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[12]                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[13]                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[14]                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[15]                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[1]                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[2]                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[3]                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[4]                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[5]                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[6]                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[7]                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[8]                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[9]                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_vsync_dly                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[0]                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[1]                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[2]                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[3]                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[4]                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[5]                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[6]                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[7]                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[0]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[10]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[1]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[2]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[3]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[4]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[5]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[6]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[7]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[8]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[9]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[0]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[10]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[1]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[2]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[3]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[4]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[5]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[6]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[7]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[8]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[9]                                                ;
; 0.170  ; 0.400        ; 0.230          ; Low Pulse Width  ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ;
; 0.170  ; 0.400        ; 0.230          ; Low Pulse Width  ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_we_reg       ;
; 0.171  ; 0.401        ; 0.230          ; Low Pulse Width  ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ;
; 0.171  ; 0.401        ; 0.230          ; Low Pulse Width  ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_we_reg       ;
; 0.172  ; 0.402        ; 0.230          ; Low Pulse Width  ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ;
; 0.173  ; 0.403        ; 0.230          ; Low Pulse Width  ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[0]                                                                                                                    ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[1]                                                                                                                    ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[14]                                                                                                              ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[0]                                                                                                               ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[1]                                                                                                               ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[2]                                                                                                               ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[3]                                                                                                               ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[4]                                                                                                               ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[5]                                                                                                               ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[6]                                                                                                               ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[7]                                                                                                               ;
; 0.272  ; 0.488        ; 0.216          ; High Pulse Width ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[2]                                                                                                                    ;
; 0.272  ; 0.488        ; 0.216          ; High Pulse Width ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[3]                                                                                                                    ;
; 0.272  ; 0.488        ; 0.216          ; High Pulse Width ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag                                                                                                                     ;
; 0.272  ; 0.488        ; 0.216          ; High Pulse Width ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[0]                                                                                                               ;
; 0.272  ; 0.488        ; 0.216          ; High Pulse Width ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[10]                                                                                                              ;
+--------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk'                                                                                                      ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------+------------+-----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                     ; Clock Edge ; Target                                                                ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------+------------+-----------------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk_en      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_end             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_1         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_2         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_3         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_4         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.IDLE          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_H ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_D_ADDR   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.START_1       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.STOP          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.WR_DATA       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[0]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[1]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[6]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[9]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7]      ;
; 0.145  ; 0.329        ; 0.184          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]          ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]          ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_1         ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_2         ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_3         ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_4         ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.IDLE          ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_H ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_D_ADDR   ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.STOP          ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.WR_DATA       ;
; 0.176  ; 0.360        ; 0.184          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done        ;
; 0.176  ; 0.360        ; 0.184          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start       ;
; 0.177  ; 0.361        ; 0.184          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ;
; 0.177  ; 0.361        ; 0.184          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk_en      ;
; 0.177  ; 0.361        ; 0.184          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_end             ;
; 0.177  ; 0.361        ; 0.184          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.START_1       ;
; 0.177  ; 0.361        ; 0.184          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[0]     ;
; 0.177  ; 0.361        ; 0.184          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[1]     ;
; 0.177  ; 0.361        ; 0.184          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]     ;
; 0.177  ; 0.361        ; 0.184          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]     ;
; 0.177  ; 0.361        ; 0.184          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]     ;
; 0.177  ; 0.361        ; 0.184          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]     ;
; 0.177  ; 0.361        ; 0.184          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[6]     ;
; 0.177  ; 0.361        ; 0.184          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]     ;
; 0.177  ; 0.361        ; 0.184          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]     ;
; 0.177  ; 0.361        ; 0.184          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[9]     ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0]      ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1]      ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2]      ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3]      ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4]      ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5]      ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6]      ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7]      ;
; 0.369  ; 0.369        ; 0.000          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|cnt_i2c_clk[1]|clk                      ;
; 0.379  ; 0.379        ; 0.000          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|i2c_clk~clkctrl|inclk[0]                ;
; 0.379  ; 0.379        ; 0.000          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|i2c_clk~clkctrl|outclk                  ;
; 0.399  ; 0.399        ; 0.000          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|cnt_bit[0]|clk                          ;
; 0.399  ; 0.399        ; 0.000          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|cnt_bit[1]|clk                          ;
; 0.399  ; 0.399        ; 0.000          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|cnt_bit[2]|clk                          ;
; 0.399  ; 0.399        ; 0.000          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|state.ACK_1|clk                         ;
; 0.399  ; 0.399        ; 0.000          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|state.ACK_2|clk                         ;
; 0.399  ; 0.399        ; 0.000          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|state.ACK_3|clk                         ;
; 0.399  ; 0.399        ; 0.000          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|state.ACK_4|clk                         ;
; 0.399  ; 0.399        ; 0.000          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|state.IDLE|clk                          ;
; 0.399  ; 0.399        ; 0.000          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|state.SEND_B_ADDR_H|clk                 ;
; 0.399  ; 0.399        ; 0.000          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|state.SEND_B_ADDR_L|clk                 ;
; 0.399  ; 0.399        ; 0.000          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|state.SEND_D_ADDR|clk                   ;
; 0.399  ; 0.399        ; 0.000          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|state.STOP|clk                          ;
; 0.399  ; 0.399        ; 0.000          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|state.WR_DATA|clk                       ;
; 0.400  ; 0.400        ; 0.000          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Rise       ; ov5640_top_inst|ov5640_cfg_inst|cfg_done|clk                          ;
; 0.400  ; 0.400        ; 0.000          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Rise       ; ov5640_top_inst|ov5640_cfg_inst|cfg_start|clk                         ;
; 0.401  ; 0.401        ; 0.000          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|cnt_i2c_clk[0]|clk                      ;
; 0.401  ; 0.401        ; 0.000          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|cnt_i2c_clk_en|clk                      ;
; 0.401  ; 0.401        ; 0.000          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|i2c_end|clk                             ;
; 0.401  ; 0.401        ; 0.000          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|state.START_1|clk                       ;
; 0.401  ; 0.401        ; 0.000          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Rise       ; ov5640_top_inst|ov5640_cfg_inst|cnt_wait[0]|clk                       ;
; 0.401  ; 0.401        ; 0.000          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Rise       ; ov5640_top_inst|ov5640_cfg_inst|cnt_wait[1]|clk                       ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------+------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                     ; Clock Edge ; Target                                                                                                                                                        ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]                                                                                                   ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]                                                                                                   ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]                                                                                                   ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2]                                                                                           ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 0.205 ; 2.692        ; 2.487          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 1.066 ; 1.282        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]                                                                                                   ;
; 1.066 ; 1.282        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]                                                                                                   ;
; 1.066 ; 1.282        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]                                                                                                   ;
; 1.066 ; 1.282        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0]                                                                                           ;
; 1.066 ; 1.282        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1]                                                                                           ;
; 1.066 ; 1.282        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2]                                                                                           ;
; 1.066 ; 1.282        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3]                                                                                           ;
; 1.066 ; 1.282        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4]                                                                                           ;
; 1.066 ; 1.282        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0]                                                                                           ;
; 1.066 ; 1.282        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1]                                                                                           ;
; 1.066 ; 1.282        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2]                                                                                           ;
; 1.066 ; 1.282        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3]                                                                                           ;
; 1.066 ; 1.282        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4]                                                                                           ;
; 1.066 ; 1.282        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0]                                                                                           ;
; 1.066 ; 1.282        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1]                                                                                           ;
; 1.066 ; 1.282        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2]                                                                                           ;
; 1.066 ; 1.282        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0]                                                                                           ;
; 1.066 ; 1.282        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1]                                                                                           ;
; 1.066 ; 1.282        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2]                                                                                           ;
; 1.066 ; 1.282        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3]                                                                                           ;
; 1.066 ; 1.282        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4]                                                                                           ;
; 1.066 ; 1.282        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0]                                                                                           ;
; 1.066 ; 1.282        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1]                                                                                           ;
; 1.066 ; 1.282        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2]                                                                                           ;
; 1.066 ; 1.282        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3]                                                                                           ;
; 1.066 ; 1.282        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4]                                                                                           ;
; 1.066 ; 1.282        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0]                                                                                           ;
; 1.066 ; 1.282        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1]                                                                                           ;
; 1.066 ; 1.282        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2]                                                                                           ;
; 1.067 ; 1.283        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0]                                                                                           ;
; 1.067 ; 1.283        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1]                                                                                           ;
; 1.067 ; 1.283        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2]                                                                                           ;
; 1.067 ; 1.283        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3]                                                                                           ;
; 1.067 ; 1.283        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4]                                                                                           ;
; 1.067 ; 1.283        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0]                                                                                           ;
; 1.067 ; 1.283        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1]                                                                                           ;
; 1.067 ; 1.283        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2]                                                                                           ;
; 1.067 ; 1.283        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3]                                                                                           ;
; 1.067 ; 1.283        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4]                                                                                           ;
; 1.068 ; 1.284        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3]                                                                                           ;
; 1.068 ; 1.284        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4]                                                                                           ;
; 1.176 ; 1.326        ; 0.150          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 1.176 ; 1.326        ; 0.150          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]'                                                                                     ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------+------------+-------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                            ; Clock Edge ; Target                                                ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------+------------+-------------------------------------------------------+
; 0.376 ; 0.376        ; 0.000          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|ack ;
; 0.385 ; 0.385        ; 0.000          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|ack|datac               ;
; 0.438 ; 0.438        ; 0.000          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|Equal4~0|datad          ;
; 0.484 ; 0.484        ; 0.000          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|Equal4~0|combout        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|cnt_i2c_clk[0]|q        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|cnt_i2c_clk[0]|q        ;
; 0.514 ; 0.514        ; 0.000          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|Equal4~0|combout        ;
; 0.559 ; 0.559        ; 0.000          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|Equal4~0|datad          ;
; 0.612 ; 0.612        ; 0.000          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|ack|datac               ;
; 0.621 ; 0.621        ; 0.000          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|ack ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------+------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.665 ; 3.881        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_msb_aeb                                        ;
; 3.665 ; 3.881        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_DATA                                                                                     ;
; 3.668 ; 3.884        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ;
; 3.668 ; 3.884        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ;
; 3.668 ; 3.884        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ;
; 3.668 ; 3.884        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ;
; 3.668 ; 3.884        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1]  ;
; 3.668 ; 3.884        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[8]                                ;
; 3.668 ; 3.884        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_lsb_aeb                                        ;
; 3.669 ; 3.885        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[1]                                                   ;
; 3.669 ; 3.885        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[4]                                                   ;
; 3.670 ; 3.886        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ;
; 3.670 ; 3.886        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ;
; 3.670 ; 3.886        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ;
; 3.670 ; 3.886        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[2]  ;
; 3.670 ; 3.886        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[3]  ;
; 3.670 ; 3.886        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[5]  ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10] ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4]  ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]  ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6]  ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]  ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8]  ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]  ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5]                                ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[6]                                ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6]                                ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[8]                                ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[9]                                ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[0]                                                   ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[1]                                                   ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[2]                                                   ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[3]                                                   ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[5]                                                   ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[0]                                                                                              ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[10]                                                                                             ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[11]                                                                                             ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[12]                                                                                             ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[13]                                                                                             ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[14]                                                                                             ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[1]                                                                                              ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[2]                                                                                              ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[3]                                                                                              ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[4]                                                                                              ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[5]                                                                                              ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[6]                                                                                              ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[7]                                                                                              ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[8]                                                                                              ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[9]                                                                                              ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[0]                                                                                          ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[1]                                                                                          ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[2]                                                                                          ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[3]                                                                                          ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_IDLE                                                                                      ;
; 3.715 ; 3.931        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_PRE                                                                                       ;
; 3.716 ; 3.932        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[10]                                                  ;
; 3.716 ; 3.932        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[4]                                                   ;
; 3.716 ; 3.932        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[6]                                                   ;
; 3.716 ; 3.932        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[8]                                                   ;
; 3.716 ; 3.932        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[9]                                                   ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0]  ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3]                                ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[9]                                ;
; 3.717 ; 3.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[7]                                                   ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|bank_en                                                                                                                                ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|bank_flag                                                                                                                              ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]  ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3]  ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1]                                ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2]                                ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[4]                                ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[7]                                ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[7]                                ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[22]                                                                                                                      ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_req                                                                                                                           ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_req                                                                                                ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_IDLE                                                                                    ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_PCHA                                                                                    ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[0]                                                                                             ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[1]                                                                                             ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[2]                                                                                             ;
; 3.718 ; 3.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[3]                                                                                             ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                     ; Clock Edge ; Target                                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 6.447 ; 6.663        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|op_cnt[0]                                                                                                                                                            ;
; 6.447 ; 6.663        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|op_cnt[10]                                                                                                                                                           ;
; 6.447 ; 6.663        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|op_cnt[11]                                                                                                                                                           ;
; 6.447 ; 6.663        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|op_cnt[1]                                                                                                                                                            ;
; 6.447 ; 6.663        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|op_cnt[2]                                                                                                                                                            ;
; 6.447 ; 6.663        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|op_cnt[3]                                                                                                                                                            ;
; 6.447 ; 6.663        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|op_cnt[4]                                                                                                                                                            ;
; 6.447 ; 6.663        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|op_cnt[5]                                                                                                                                                            ;
; 6.447 ; 6.663        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|op_cnt[6]                                                                                                                                                            ;
; 6.447 ; 6.663        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|op_cnt[7]                                                                                                                                                            ;
; 6.447 ; 6.663        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|op_cnt[8]                                                                                                                                                            ;
; 6.447 ; 6.663        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|op_cnt[9]                                                                                                                                                            ;
; 6.448 ; 6.664        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|cacu_en                                                                                                                                                              ;
; 6.448 ; 6.664        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]                               ;
; 6.448 ; 6.664        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[10]                              ;
; 6.448 ; 6.664        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]                              ;
; 6.448 ; 6.664        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]                               ;
; 6.448 ; 6.664        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]                               ;
; 6.448 ; 6.664        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]                               ;
; 6.448 ; 6.664        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]                               ;
; 6.448 ; 6.664        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]                               ;
; 6.448 ; 6.664        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]                               ;
; 6.448 ; 6.664        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]                               ;
; 6.448 ; 6.664        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[8]                               ;
; 6.448 ; 6.664        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[9]                               ;
; 6.448 ; 6.664        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[0]  ;
; 6.448 ; 6.664        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[10] ;
; 6.448 ; 6.664        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[11] ;
; 6.448 ; 6.664        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[1]  ;
; 6.448 ; 6.664        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[2]  ;
; 6.448 ; 6.664        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[3]  ;
; 6.448 ; 6.664        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[4]  ;
; 6.448 ; 6.664        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[5]  ;
; 6.448 ; 6.664        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[6]  ;
; 6.448 ; 6.664        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[7]  ;
; 6.448 ; 6.664        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[8]  ;
; 6.448 ; 6.664        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[9]  ;
; 6.448 ; 6.664        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg3[0]                                                                                                                                                              ;
; 6.448 ; 6.664        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg3[1]                                                                                                                                                              ;
; 6.448 ; 6.664        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg3[2]                                                                                                                                                              ;
; 6.448 ; 6.664        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg3[3]                                                                                                                                                              ;
; 6.448 ; 6.664        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg3[5]                                                                                                                                                              ;
; 6.448 ; 6.664        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg3[6]                                                                                                                                                              ;
; 6.448 ; 6.664        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg3[7]                                                                                                                                                              ;
; 6.448 ; 6.664        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg6[0]                                                                                                                                                              ;
; 6.448 ; 6.664        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg6[1]                                                                                                                                                              ;
; 6.448 ; 6.664        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg6[2]                                                                                                                                                              ;
; 6.448 ; 6.664        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg6[3]                                                                                                                                                              ;
; 6.448 ; 6.664        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg6[5]                                                                                                                                                              ;
; 6.448 ; 6.664        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg6[6]                                                                                                                                                              ;
; 6.448 ; 6.664        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg6[7]                                                                                                                                                              ;
; 6.448 ; 6.664        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg_cnt[0]                                                                                                                                                           ;
; 6.448 ; 6.664        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|res_x[0]                                                                                                                                                             ;
; 6.448 ; 6.664        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|res_x[10]                                                                                                                                                            ;
; 6.448 ; 6.664        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|res_x[11]                                                                                                                                                            ;
; 6.448 ; 6.664        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|res_x[1]                                                                                                                                                             ;
; 6.448 ; 6.664        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|res_x[2]                                                                                                                                                             ;
; 6.448 ; 6.664        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|res_x[3]                                                                                                                                                             ;
; 6.448 ; 6.664        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|res_x[4]                                                                                                                                                             ;
; 6.448 ; 6.664        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|res_x[5]                                                                                                                                                             ;
; 6.448 ; 6.664        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|res_x[6]                                                                                                                                                             ;
; 6.448 ; 6.664        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|res_x[7]                                                                                                                                                             ;
; 6.448 ; 6.664        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|res_x[8]                                                                                                                                                             ;
; 6.448 ; 6.664        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|res_x[9]                                                                                                                                                             ;
; 6.449 ; 6.665        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_inst|key_flag                                                                                                                                                                            ;
; 6.449 ; 6.665        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_inst|ms_cnt[16]                                                                                                                                                                          ;
; 6.449 ; 6.665        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_inst|ms_cnt[17]                                                                                                                                                                          ;
; 6.449 ; 6.665        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_inst|ms_cnt[18]                                                                                                                                                                          ;
; 6.449 ; 6.665        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_inst|ms_cnt[19]                                                                                                                                                                          ;
; 6.449 ; 6.665        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_inst|ms_cnt[20]                                                                                                                                                                          ;
; 6.449 ; 6.665        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_inst|ms_cnt[21]                                                                                                                                                                          ;
; 6.449 ; 6.665        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_inst|ms_cnt[22]                                                                                                                                                                          ;
; 6.449 ; 6.665        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_inst|ms_cnt[23]                                                                                                                                                                          ;
; 6.449 ; 6.665        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_inst|ms_cnt[24]                                                                                                                                                                          ;
; 6.449 ; 6.665        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_inst|ms_cnt[25]                                                                                                                                                                          ;
; 6.449 ; 6.665        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_inst|ms_cnt[26]                                                                                                                                                                          ;
; 6.449 ; 6.665        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_inst|ms_cnt[27]                                                                                                                                                                          ;
; 6.449 ; 6.665        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_inst|ms_cnt[28]                                                                                                                                                                          ;
; 6.449 ; 6.665        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_inst|ms_cnt[29]                                                                                                                                                                          ;
; 6.449 ; 6.665        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_inst|ms_cnt[30]                                                                                                                                                                          ;
; 6.449 ; 6.665        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; key_filter:key_filter_inst|ms_cnt[31]                                                                                                                                                                          ;
; 6.449 ; 6.665        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr                                                                                                                                                                 ;
; 6.449 ; 6.665        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[0]                         ;
; 6.449 ; 6.665        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[10]                        ;
; 6.449 ; 6.665        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[11]                        ;
; 6.449 ; 6.665        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[1]                         ;
; 6.449 ; 6.665        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[2]                         ;
; 6.449 ; 6.665        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[3]                         ;
; 6.449 ; 6.665        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[4]                         ;
; 6.449 ; 6.665        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[5]                         ;
; 6.449 ; 6.665        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[6]                         ;
; 6.449 ; 6.665        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[7]                         ;
; 6.449 ; 6.665        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[8]                         ;
; 6.449 ; 6.665        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[9]                         ;
; 6.449 ; 6.665        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg0[0]                                                                                                                                                              ;
; 6.449 ; 6.665        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg0[1]                                                                                                                                                              ;
; 6.449 ; 6.665        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg0[2]                                                                                                                                                              ;
; 6.449 ; 6.665        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg0[3]                                                                                                                                                              ;
; 6.449 ; 6.665        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg0[4]                                                                                                                                                              ;
; 6.449 ; 6.665        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg0[5]                                                                                                                                                              ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                    ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                              ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------+
; 9.906  ; 9.906        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.906  ; 9.906        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.906  ; 9.906        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]            ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]            ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]            ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|observablevcoout  ;
; 9.946  ; 9.946        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.975  ; 9.975        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                     ;
; 9.979  ; 9.979        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~inputclkctrl|inclk[0]                                       ;
; 9.979  ; 9.979        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~inputclkctrl|outclk                                         ;
; 9.992  ; 9.992        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                     ;
; 10.008 ; 10.008       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.021 ; 10.021       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~inputclkctrl|inclk[0]                                       ;
; 10.021 ; 10.021       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~inputclkctrl|outclk                                         ;
; 10.025 ; 10.025       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                     ;
; 10.053 ; 10.053       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]            ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]            ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]            ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|observablevcoout  ;
; 10.092 ; 10.092       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.092 ; 10.092       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.092 ; 10.092       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                             ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                               ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0]                   ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1]                   ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2]                   ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3]                   ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4]                   ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5]                   ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6]                   ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7]                   ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk                      ;
; 19.880 ; 20.064       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0]                   ;
; 19.880 ; 20.064       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1]                   ;
; 19.880 ; 20.064       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2]                   ;
; 19.880 ; 20.064       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3]                   ;
; 19.880 ; 20.064       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4]                   ;
; 19.880 ; 20.064       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5]                   ;
; 19.880 ; 20.064       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6]                   ;
; 19.880 ; 20.064       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7]                   ;
; 19.880 ; 20.064       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk                      ;
; 19.965 ; 19.965       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 19.965 ; 19.965       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 19.986 ; 19.986       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|cnt_clk[0]|clk                                   ;
; 19.986 ; 19.986       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|cnt_clk[1]|clk                                   ;
; 19.986 ; 19.986       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|cnt_clk[2]|clk                                   ;
; 19.986 ; 19.986       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|cnt_clk[3]|clk                                   ;
; 19.986 ; 19.986       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|cnt_clk[4]|clk                                   ;
; 19.986 ; 19.986       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|cnt_clk[5]|clk                                   ;
; 19.986 ; 19.986       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|cnt_clk[6]|clk                                   ;
; 19.986 ; 19.986       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|cnt_clk[7]|clk                                   ;
; 19.986 ; 19.986       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|i2c_clk|clk                                      ;
; 20.013 ; 20.013       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|cnt_clk[0]|clk                                   ;
; 20.013 ; 20.013       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|cnt_clk[1]|clk                                   ;
; 20.013 ; 20.013       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|cnt_clk[2]|clk                                   ;
; 20.013 ; 20.013       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|cnt_clk[3]|clk                                   ;
; 20.013 ; 20.013       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|cnt_clk[4]|clk                                   ;
; 20.013 ; 20.013       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|cnt_clk[5]|clk                                   ;
; 20.013 ; 20.013       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|cnt_clk[6]|clk                                   ;
; 20.013 ; 20.013       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|cnt_clk[7]|clk                                   ;
; 20.013 ; 20.013       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|i2c_clk|clk                                      ;
; 20.033 ; 20.033       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 20.033 ; 20.033       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0]                   ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1]                   ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2]                   ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3]                   ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4]                   ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5]                   ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6]                   ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7]                   ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk                      ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                        ;
+-----------------+------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------+
; Data Port       ; Clock Port                                                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                  ;
+-----------------+------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------+
; sdram_dq[*]     ; sys_clk                                                          ; 4.777 ; 4.898 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[0]    ; sys_clk                                                          ; 4.669 ; 4.750 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[1]    ; sys_clk                                                          ; 3.927 ; 4.087 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[2]    ; sys_clk                                                          ; 4.683 ; 4.769 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[3]    ; sys_clk                                                          ; 4.662 ; 4.695 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[4]    ; sys_clk                                                          ; 4.660 ; 4.704 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[5]    ; sys_clk                                                          ; 4.599 ; 4.676 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[6]    ; sys_clk                                                          ; 4.291 ; 4.399 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[7]    ; sys_clk                                                          ; 4.328 ; 4.421 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[8]    ; sys_clk                                                          ; 4.328 ; 4.417 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[9]    ; sys_clk                                                          ; 4.280 ; 4.387 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[10]   ; sys_clk                                                          ; 4.613 ; 4.662 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[11]   ; sys_clk                                                          ; 4.642 ; 4.694 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[12]   ; sys_clk                                                          ; 4.765 ; 4.898 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[13]   ; sys_clk                                                          ; 4.777 ; 4.884 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[14]   ; sys_clk                                                          ; 4.732 ; 4.815 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[15]   ; sys_clk                                                          ; 4.642 ; 4.740 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
; sys_rst_n       ; sys_clk                                                          ; 6.898 ; 7.856 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
; key_input       ; sys_clk                                                          ; 2.606 ; 2.684 ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; ov5640_data[*]  ; ov5640_pclk                                                      ; 3.877 ; 3.898 ; Rise       ; ov5640_pclk                                                      ;
;  ov5640_data[0] ; ov5640_pclk                                                      ; 2.920 ; 2.931 ; Rise       ; ov5640_pclk                                                      ;
;  ov5640_data[1] ; ov5640_pclk                                                      ; 3.877 ; 3.898 ; Rise       ; ov5640_pclk                                                      ;
;  ov5640_data[2] ; ov5640_pclk                                                      ; 2.744 ; 2.732 ; Rise       ; ov5640_pclk                                                      ;
;  ov5640_data[3] ; ov5640_pclk                                                      ; 3.042 ; 3.092 ; Rise       ; ov5640_pclk                                                      ;
;  ov5640_data[4] ; ov5640_pclk                                                      ; 3.775 ; 3.581 ; Rise       ; ov5640_pclk                                                      ;
;  ov5640_data[5] ; ov5640_pclk                                                      ; 2.771 ; 2.739 ; Rise       ; ov5640_pclk                                                      ;
;  ov5640_data[6] ; ov5640_pclk                                                      ; 3.002 ; 2.992 ; Rise       ; ov5640_pclk                                                      ;
;  ov5640_data[7] ; ov5640_pclk                                                      ; 2.558 ; 2.629 ; Rise       ; ov5640_pclk                                                      ;
; ov5640_href     ; ov5640_pclk                                                      ; 4.091 ; 3.941 ; Rise       ; ov5640_pclk                                                      ;
; ov5640_vsync    ; ov5640_pclk                                                      ; 4.213 ; 3.940 ; Rise       ; ov5640_pclk                                                      ;
; sccb_sda        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 4.644 ; 4.687 ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ;
+-----------------+------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                           ;
+-----------------+------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------+
; Data Port       ; Clock Port                                                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                  ;
+-----------------+------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------+
; sdram_dq[*]     ; sys_clk                                                          ; -3.240 ; -3.395 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[0]    ; sys_clk                                                          ; -3.953 ; -4.032 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[1]    ; sys_clk                                                          ; -3.240 ; -3.395 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[2]    ; sys_clk                                                          ; -3.967 ; -4.050 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[3]    ; sys_clk                                                          ; -3.946 ; -3.979 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[4]    ; sys_clk                                                          ; -3.944 ; -3.987 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[5]    ; sys_clk                                                          ; -3.887 ; -3.961 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[6]    ; sys_clk                                                          ; -3.590 ; -3.695 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[7]    ; sys_clk                                                          ; -3.625 ; -3.716 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[8]    ; sys_clk                                                          ; -3.625 ; -3.711 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[9]    ; sys_clk                                                          ; -3.580 ; -3.684 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[10]   ; sys_clk                                                          ; -3.899 ; -3.948 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[11]   ; sys_clk                                                          ; -3.927 ; -3.979 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[12]   ; sys_clk                                                          ; -4.045 ; -4.174 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[13]   ; sys_clk                                                          ; -4.057 ; -4.161 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[14]   ; sys_clk                                                          ; -4.014 ; -4.095 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[15]   ; sys_clk                                                          ; -3.928 ; -4.023 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
; sys_rst_n       ; sys_clk                                                          ; -2.672 ; -3.082 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
; key_input       ; sys_clk                                                          ; -0.796 ; -1.019 ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; ov5640_data[*]  ; ov5640_pclk                                                      ; -1.679 ; -1.751 ; Rise       ; ov5640_pclk                                                      ;
;  ov5640_data[0] ; ov5640_pclk                                                      ; -2.223 ; -2.249 ; Rise       ; ov5640_pclk                                                      ;
;  ov5640_data[1] ; ov5640_pclk                                                      ; -2.990 ; -3.090 ; Rise       ; ov5640_pclk                                                      ;
;  ov5640_data[2] ; ov5640_pclk                                                      ; -2.133 ; -2.194 ; Rise       ; ov5640_pclk                                                      ;
;  ov5640_data[3] ; ov5640_pclk                                                      ; -2.271 ; -2.277 ; Rise       ; ov5640_pclk                                                      ;
;  ov5640_data[4] ; ov5640_pclk                                                      ; -2.524 ; -2.659 ; Rise       ; ov5640_pclk                                                      ;
;  ov5640_data[5] ; ov5640_pclk                                                      ; -2.209 ; -2.273 ; Rise       ; ov5640_pclk                                                      ;
;  ov5640_data[6] ; ov5640_pclk                                                      ; -2.289 ; -2.301 ; Rise       ; ov5640_pclk                                                      ;
;  ov5640_data[7] ; ov5640_pclk                                                      ; -1.679 ; -1.751 ; Rise       ; ov5640_pclk                                                      ;
; ov5640_href     ; ov5640_pclk                                                      ; -1.785 ; -1.902 ; Rise       ; ov5640_pclk                                                      ;
; ov5640_vsync    ; ov5640_pclk                                                      ; -2.222 ; -2.294 ; Rise       ; ov5640_pclk                                                      ;
; sccb_sda        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; -3.335 ; -3.377 ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ;
+-----------------+------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                ;
+-----------------+------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------+
; Data Port       ; Clock Port                                                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                  ;
+-----------------+------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------+
; sdram_addr[*]   ; sys_clk                                                          ; 9.740  ; 9.076  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[0]  ; sys_clk                                                          ; 8.591  ; 8.317  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[1]  ; sys_clk                                                          ; 7.538  ; 7.361  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[2]  ; sys_clk                                                          ; 7.322  ; 7.119  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[3]  ; sys_clk                                                          ; 8.439  ; 7.927  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[4]  ; sys_clk                                                          ; 7.603  ; 7.215  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[5]  ; sys_clk                                                          ; 7.793  ; 7.489  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[6]  ; sys_clk                                                          ; 8.922  ; 8.366  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[7]  ; sys_clk                                                          ; 8.798  ; 8.276  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[8]  ; sys_clk                                                          ; 8.451  ; 7.985  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[9]  ; sys_clk                                                          ; 9.470  ; 8.856  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[10] ; sys_clk                                                          ; 8.320  ; 7.754  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[11] ; sys_clk                                                          ; 9.740  ; 9.031  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[12] ; sys_clk                                                          ; 9.717  ; 9.076  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
; sdram_ba[*]     ; sys_clk                                                          ; 9.399  ; 8.816  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_ba[0]    ; sys_clk                                                          ; 9.104  ; 8.587  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_ba[1]    ; sys_clk                                                          ; 9.399  ; 8.816  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
; sdram_cas_n     ; sys_clk                                                          ; 9.130  ; 8.702  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
; sdram_dq[*]     ; sys_clk                                                          ; 6.660  ; 6.176  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[0]    ; sys_clk                                                          ; 6.660  ; 6.176  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[1]    ; sys_clk                                                          ; 5.768  ; 5.573  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[2]    ; sys_clk                                                          ; 6.050  ; 5.678  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[3]    ; sys_clk                                                          ; 6.099  ; 5.764  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[4]    ; sys_clk                                                          ; 6.036  ; 5.676  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[5]    ; sys_clk                                                          ; 5.112  ; 4.937  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[6]    ; sys_clk                                                          ; 6.049  ; 5.677  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[7]    ; sys_clk                                                          ; 6.185  ; 5.817  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[8]    ; sys_clk                                                          ; 6.014  ; 5.660  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[9]    ; sys_clk                                                          ; 6.132  ; 5.739  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[10]   ; sys_clk                                                          ; 5.724  ; 5.446  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[11]   ; sys_clk                                                          ; 5.787  ; 5.481  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[12]   ; sys_clk                                                          ; 5.736  ; 5.393  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[13]   ; sys_clk                                                          ; 5.961  ; 5.598  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[14]   ; sys_clk                                                          ; 5.876  ; 5.493  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[15]   ; sys_clk                                                          ; 6.111  ; 5.774  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
; sdram_ras_n     ; sys_clk                                                          ; 7.666  ; 7.231  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
; sdram_we_n      ; sys_clk                                                          ; 7.543  ; 7.305  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
; sdram_clk       ; sys_clk                                                          ; -0.313 ;        ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]         ;
; sdram_clk       ; sys_clk                                                          ;        ; -0.323 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]         ;
; tmds_clk_n      ; sys_clk                                                          ; 4.050  ; 4.018  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; tmds_clk_p      ; sys_clk                                                          ; 4.050  ; 4.018  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; tmds_data_n[*]  ; sys_clk                                                          ; 4.050  ; 4.018  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_n[0] ; sys_clk                                                          ; 4.050  ; 4.018  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_n[1] ; sys_clk                                                          ; 4.031  ; 3.999  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_n[2] ; sys_clk                                                          ; 4.032  ; 4.000  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; tmds_data_p[*]  ; sys_clk                                                          ; 4.050  ; 4.018  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_p[0] ; sys_clk                                                          ; 4.050  ; 4.018  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_p[1] ; sys_clk                                                          ; 4.031  ; 3.999  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_p[2] ; sys_clk                                                          ; 4.022  ; 3.990  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; tmds_clk_n      ; sys_clk                                                          ; 4.022  ; 3.993  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; tmds_clk_p      ; sys_clk                                                          ; 4.022  ; 3.993  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; tmds_data_n[*]  ; sys_clk                                                          ; 4.022  ; 3.993  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_n[0] ; sys_clk                                                          ; 4.022  ; 3.993  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_n[1] ; sys_clk                                                          ; 4.003  ; 3.974  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_n[2] ; sys_clk                                                          ; 4.003  ; 3.974  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; tmds_data_p[*]  ; sys_clk                                                          ; 4.022  ; 3.993  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_p[0] ; sys_clk                                                          ; 4.022  ; 3.993  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_p[1] ; sys_clk                                                          ; 4.003  ; 3.974  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_p[2] ; sys_clk                                                          ; 3.993  ; 3.964  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; sccb_scl        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 6.455  ; 6.016  ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ;
; sccb_sda        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 9.193  ; 6.455  ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ;
; sccb_scl        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 6.446  ; 5.978  ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ;
; sccb_sda        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 7.253  ; 8.284  ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ;
; sccb_scl        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; 10.645 ; 10.446 ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ;
; sccb_sda        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; 19.224 ; 18.345 ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ;
+-----------------+------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                        ;
+-----------------+------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------+
; Data Port       ; Clock Port                                                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                  ;
+-----------------+------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------+
; sdram_addr[*]   ; sys_clk                                                          ; 4.878  ; 4.574  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[0]  ; sys_clk                                                          ; 7.416  ; 7.058  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[1]  ; sys_clk                                                          ; 6.168  ; 5.908  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[2]  ; sys_clk                                                          ; 5.789  ; 5.467  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[3]  ; sys_clk                                                          ; 4.878  ; 4.574  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[4]  ; sys_clk                                                          ; 6.398  ; 5.945  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[5]  ; sys_clk                                                          ; 6.504  ; 6.157  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[6]  ; sys_clk                                                          ; 5.106  ; 4.714  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[7]  ; sys_clk                                                          ; 5.002  ; 4.641  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[8]  ; sys_clk                                                          ; 5.327  ; 5.120  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[9]  ; sys_clk                                                          ; 4.952  ; 4.583  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[10] ; sys_clk                                                          ; 5.339  ; 5.000  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[11] ; sys_clk                                                          ; 5.670  ; 5.173  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[12] ; sys_clk                                                          ; 5.683  ; 5.210  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
; sdram_ba[*]     ; sys_clk                                                          ; 5.138  ; 4.779  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_ba[0]    ; sys_clk                                                          ; 5.138  ; 4.779  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_ba[1]    ; sys_clk                                                          ; 5.398  ; 4.986  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
; sdram_cas_n     ; sys_clk                                                          ; 6.045  ; 5.626  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
; sdram_dq[*]     ; sys_clk                                                          ; 4.581  ; 4.412  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[0]    ; sys_clk                                                          ; 6.066  ; 5.601  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[1]    ; sys_clk                                                          ; 5.210  ; 5.022  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[2]    ; sys_clk                                                          ; 5.481  ; 5.122  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[3]    ; sys_clk                                                          ; 5.529  ; 5.205  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[4]    ; sys_clk                                                          ; 5.468  ; 5.121  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[5]    ; sys_clk                                                          ; 4.581  ; 4.412  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[6]    ; sys_clk                                                          ; 5.480  ; 5.122  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[7]    ; sys_clk                                                          ; 5.611  ; 5.257  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[8]    ; sys_clk                                                          ; 5.446  ; 5.105  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[9]    ; sys_clk                                                          ; 5.561  ; 5.182  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[10]   ; sys_clk                                                          ; 5.169  ; 4.901  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[11]   ; sys_clk                                                          ; 5.229  ; 4.934  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[12]   ; sys_clk                                                          ; 5.181  ; 4.850  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[13]   ; sys_clk                                                          ; 5.397  ; 5.047  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[14]   ; sys_clk                                                          ; 5.315  ; 4.946  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[15]   ; sys_clk                                                          ; 5.542  ; 5.216  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
; sdram_ras_n     ; sys_clk                                                          ; 5.625  ; 5.272  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
; sdram_we_n      ; sys_clk                                                          ; 5.062  ; 4.854  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
; sdram_clk       ; sys_clk                                                          ; -0.719 ;        ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]         ;
; sdram_clk       ; sys_clk                                                          ;        ; -0.730 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]         ;
; tmds_clk_n      ; sys_clk                                                          ; 3.750  ; 3.717  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; tmds_clk_p      ; sys_clk                                                          ; 3.750  ; 3.717  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; tmds_data_n[*]  ; sys_clk                                                          ; 3.730  ; 3.697  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_n[0] ; sys_clk                                                          ; 3.749  ; 3.716  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_n[1] ; sys_clk                                                          ; 3.730  ; 3.697  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_n[2] ; sys_clk                                                          ; 3.731  ; 3.698  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; tmds_data_p[*]  ; sys_clk                                                          ; 3.721  ; 3.688  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_p[0] ; sys_clk                                                          ; 3.749  ; 3.716  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_p[1] ; sys_clk                                                          ; 3.730  ; 3.697  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_p[2] ; sys_clk                                                          ; 3.721  ; 3.688  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; tmds_clk_n      ; sys_clk                                                          ; 3.724  ; 3.694  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; tmds_clk_p      ; sys_clk                                                          ; 3.724  ; 3.694  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; tmds_data_n[*]  ; sys_clk                                                          ; 3.704  ; 3.674  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_n[0] ; sys_clk                                                          ; 3.724  ; 3.694  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_n[1] ; sys_clk                                                          ; 3.704  ; 3.674  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_n[2] ; sys_clk                                                          ; 3.705  ; 3.675  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; tmds_data_p[*]  ; sys_clk                                                          ; 3.695  ; 3.665  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_p[0] ; sys_clk                                                          ; 3.724  ; 3.694  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_p[1] ; sys_clk                                                          ; 3.704  ; 3.674  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_p[2] ; sys_clk                                                          ; 3.695  ; 3.665  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; sccb_scl        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 5.887  ; 4.598  ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ;
; sccb_sda        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 8.820  ; 6.190  ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ;
; sccb_scl        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 4.897  ; 5.662  ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ;
; sccb_sda        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 6.958  ; 7.946  ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ;
; sccb_scl        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; 6.974  ; 6.698  ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ;
; sccb_sda        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; 8.970  ; 8.344  ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ;
+-----------------+------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                                ;
+---------------+-----------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------+
; Data Port     ; Clock Port                                                ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                           ;
+---------------+-----------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------+
; sdram_dq[*]   ; sys_clk                                                   ; 5.029 ; 4.936 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[0]  ; sys_clk                                                   ; 5.676 ; 5.583 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[1]  ; sys_clk                                                   ; 6.066 ; 5.973 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[2]  ; sys_clk                                                   ; 6.079 ; 5.986 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[3]  ; sys_clk                                                   ; 5.744 ; 5.651 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[4]  ; sys_clk                                                   ; 5.744 ; 5.651 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[5]  ; sys_clk                                                   ; 5.805 ; 5.712 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[6]  ; sys_clk                                                   ; 5.788 ; 5.695 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[7]  ; sys_clk                                                   ; 5.788 ; 5.695 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[8]  ; sys_clk                                                   ; 5.788 ; 5.695 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[9]  ; sys_clk                                                   ; 5.788 ; 5.695 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[10] ; sys_clk                                                   ; 5.805 ; 5.712 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[11] ; sys_clk                                                   ; 5.744 ; 5.651 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[12] ; sys_clk                                                   ; 6.079 ; 5.986 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[13] ; sys_clk                                                   ; 5.029 ; 4.936 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[14] ; sys_clk                                                   ; 5.676 ; 5.583 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[15] ; sys_clk                                                   ; 6.166 ; 6.073 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sccb_sda      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 9.028 ; 8.953 ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ;
+---------------+-----------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                                        ;
+---------------+-----------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------+
; Data Port     ; Clock Port                                                ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                           ;
+---------------+-----------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------+
; sdram_dq[*]   ; sys_clk                                                   ; 4.465 ; 4.372 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[0]  ; sys_clk                                                   ; 5.085 ; 4.992 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[1]  ; sys_clk                                                   ; 5.460 ; 5.367 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[2]  ; sys_clk                                                   ; 5.472 ; 5.379 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[3]  ; sys_clk                                                   ; 5.151 ; 5.058 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[4]  ; sys_clk                                                   ; 5.151 ; 5.058 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[5]  ; sys_clk                                                   ; 5.209 ; 5.116 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[6]  ; sys_clk                                                   ; 5.193 ; 5.100 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[7]  ; sys_clk                                                   ; 5.193 ; 5.100 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[8]  ; sys_clk                                                   ; 5.193 ; 5.100 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[9]  ; sys_clk                                                   ; 5.193 ; 5.100 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[10] ; sys_clk                                                   ; 5.209 ; 5.116 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[11] ; sys_clk                                                   ; 5.151 ; 5.058 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[12] ; sys_clk                                                   ; 5.472 ; 5.379 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[13] ; sys_clk                                                   ; 4.465 ; 4.372 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[14] ; sys_clk                                                   ; 5.085 ; 4.992 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[15] ; sys_clk                                                   ; 5.556 ; 5.463 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sccb_sda      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 8.405 ; 8.330 ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ;
+---------------+-----------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                                       ;
+---------------+-----------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------+
; Data Port     ; Clock Port                                                ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                           ;
+---------------+-----------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------+
; sdram_dq[*]   ; sys_clk                                                   ; 4.765     ; 4.858     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[0]  ; sys_clk                                                   ; 5.233     ; 5.326     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[1]  ; sys_clk                                                   ; 5.769     ; 5.862     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[2]  ; sys_clk                                                   ; 5.694     ; 5.787     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[3]  ; sys_clk                                                   ; 5.431     ; 5.524     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[4]  ; sys_clk                                                   ; 5.431     ; 5.524     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[5]  ; sys_clk                                                   ; 5.475     ; 5.568     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[6]  ; sys_clk                                                   ; 5.471     ; 5.564     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[7]  ; sys_clk                                                   ; 5.471     ; 5.564     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[8]  ; sys_clk                                                   ; 5.471     ; 5.564     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[9]  ; sys_clk                                                   ; 5.471     ; 5.564     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[10] ; sys_clk                                                   ; 5.475     ; 5.568     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[11] ; sys_clk                                                   ; 5.431     ; 5.524     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[12] ; sys_clk                                                   ; 5.694     ; 5.787     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[13] ; sys_clk                                                   ; 4.765     ; 4.858     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[14] ; sys_clk                                                   ; 5.233     ; 5.326     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[15] ; sys_clk                                                   ; 5.580     ; 5.673     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sccb_sda      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 8.475     ; 8.550     ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ;
+---------------+-----------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                                               ;
+---------------+-----------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------+
; Data Port     ; Clock Port                                                ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                           ;
+---------------+-----------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------+
; sdram_dq[*]   ; sys_clk                                                   ; 4.208     ; 4.301     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[0]  ; sys_clk                                                   ; 4.657     ; 4.750     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[1]  ; sys_clk                                                   ; 5.171     ; 5.264     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[2]  ; sys_clk                                                   ; 5.099     ; 5.192     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[3]  ; sys_clk                                                   ; 4.847     ; 4.940     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[4]  ; sys_clk                                                   ; 4.847     ; 4.940     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[5]  ; sys_clk                                                   ; 4.888     ; 4.981     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[6]  ; sys_clk                                                   ; 4.885     ; 4.978     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[7]  ; sys_clk                                                   ; 4.885     ; 4.978     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[8]  ; sys_clk                                                   ; 4.885     ; 4.978     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[9]  ; sys_clk                                                   ; 4.885     ; 4.978     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[10] ; sys_clk                                                   ; 4.888     ; 4.981     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[11] ; sys_clk                                                   ; 4.847     ; 4.940     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[12] ; sys_clk                                                   ; 5.099     ; 5.192     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[13] ; sys_clk                                                   ; 4.208     ; 4.301     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[14] ; sys_clk                                                   ; 4.657     ; 4.750     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[15] ; sys_clk                                                   ; 4.990     ; 5.083     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sccb_sda      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 7.827     ; 7.902     ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ;
+---------------+-----------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                 ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; -1.817 ; -6.583        ;
; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.236 ; -2.316        ;
; ov5640_pclk                                               ; -0.460 ; -5.328        ;
; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.271 ; -3.948        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; 0.053  ; 0.000         ;
; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.554  ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                  ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; ov5640_pclk                                               ; -0.754 ; -1.426        ;
; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.370 ; -2.651        ;
; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.211 ; -0.356        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; -0.059 ; -0.059        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; 0.178  ; 0.000         ;
; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.186  ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                     ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; -1.473 ; -1.473        ;
; ov5640_pclk                                                      ; -0.861 ; -25.345       ;
; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]        ; 11.886 ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                      ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; ov5640_pclk                                                      ; -0.394 ; -11.885       ;
; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]        ; 0.897  ; 0.000         ;
; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 1.685  ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                          ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; ov5640_pclk                                                      ; -3.000 ; -85.355       ;
; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; -1.000 ; -38.000       ;
; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.427  ; 0.000         ;
; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ; 0.692  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ; 3.734  ; 0.000         ;
; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]        ; 6.465  ; 0.000         ;
; sys_clk                                                          ; 9.594  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]         ; 19.797 ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                 ; To Node                                                                                                                                                             ; Launch Clock                                              ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -1.817 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[2]                    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.099        ; -0.660     ; 1.103      ;
; -1.814 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[9]                    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.099        ; -0.662     ; 1.098      ;
; -1.814 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[4]                    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.099        ; -0.660     ; 1.100      ;
; -1.752 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[3]                    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.099        ; -0.660     ; 1.038      ;
; -1.745 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[5]                    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.099        ; -0.660     ; 1.031      ;
; -1.681 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[8]                    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.099        ; -0.662     ; 0.965      ;
; -1.673 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[1]                    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.099        ; -0.663     ; 0.956      ;
; -1.671 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[7]                    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.099        ; -0.662     ; 0.955      ;
; -1.610 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[0]                    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.099        ; -0.663     ; 0.893      ;
; -1.606 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[10]                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.099        ; -0.662     ; 0.890      ;
; -1.596 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[6]                    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.099        ; -0.662     ; 0.880      ;
; -1.510 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[4]            ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; ov5640_pclk                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.143     ; 1.294      ;
; -1.442 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[8]            ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_msb_aeb                   ; ov5640_pclk                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.137     ; 1.232      ;
; -1.428 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[9]            ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_msb_aeb                   ; ov5640_pclk                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.138     ; 1.217      ;
; -1.423 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[3]            ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; ov5640_pclk                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.143     ; 1.207      ;
; -1.370 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[0]            ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; ov5640_pclk                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.143     ; 1.154      ;
; -1.365 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[6]            ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_msb_aeb                   ; ov5640_pclk                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.138     ; 1.154      ;
; -1.356 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[10]           ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_msb_aeb                   ; ov5640_pclk                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.137     ; 1.146      ;
; -1.348 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[7]            ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_msb_aeb                   ; ov5640_pclk                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.137     ; 1.138      ;
; -1.296 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[5]            ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; ov5640_pclk                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.143     ; 1.080      ;
; -1.281 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[1]            ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; ov5640_pclk                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.143     ; 1.065      ;
; -1.222 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[2]            ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; ov5640_pclk                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.143     ; 1.006      ;
; 5.262  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3] ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_req                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 2.689      ;
; 5.285  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[3]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[0]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 2.665      ;
; 5.285  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[3]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[1]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 2.665      ;
; 5.285  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[3]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[2]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 2.665      ;
; 5.285  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[3]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[3]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 2.665      ;
; 5.285  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[3]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[4]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 2.665      ;
; 5.285  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[3]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[5]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 2.665      ;
; 5.285  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[3]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[6]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 2.665      ;
; 5.285  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[3]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[8]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 2.665      ;
; 5.285  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[3]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[9]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 2.665      ;
; 5.285  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[3]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[7]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 2.665      ;
; 5.291  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[0]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[0]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 2.659      ;
; 5.291  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[0]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[1]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 2.659      ;
; 5.291  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[0]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[2]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 2.659      ;
; 5.291  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[0]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[3]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 2.659      ;
; 5.291  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[0]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[4]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 2.659      ;
; 5.291  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[0]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[5]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 2.659      ;
; 5.291  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[0]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[6]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 2.659      ;
; 5.291  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[0]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[8]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 2.659      ;
; 5.291  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[0]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[9]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 2.659      ;
; 5.291  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[0]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[7]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 2.659      ;
; 5.300  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[1]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[0]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 2.650      ;
; 5.300  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[1]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[1]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 2.650      ;
; 5.300  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[1]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[2]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 2.650      ;
; 5.300  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[1]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[3]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 2.650      ;
; 5.300  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[1]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[4]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 2.650      ;
; 5.300  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[1]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[5]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 2.650      ;
; 5.300  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[1]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[6]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 2.650      ;
; 5.300  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[1]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[8]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 2.650      ;
; 5.300  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[1]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[9]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 2.650      ;
; 5.300  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[1]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[7]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 2.650      ;
; 5.324  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[6]                                                                 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.025     ; 2.638      ;
; 5.325  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[6]                                                                 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.025     ; 2.637      ;
; 5.333  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[8]                                                                 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.025     ; 2.629      ;
; 5.333  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2] ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_req                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.043     ; 2.611      ;
; 5.334  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[8]                                                                 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.025     ; 2.628      ;
; 5.359  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[5]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[0]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 2.591      ;
; 5.359  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[5]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[1]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 2.591      ;
; 5.359  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[5]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[2]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 2.591      ;
; 5.359  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[5]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[3]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 2.591      ;
; 5.359  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[5]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[4]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 2.591      ;
; 5.359  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[5]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[5]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 2.591      ;
; 5.359  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[5]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[6]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 2.591      ;
; 5.359  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[5]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[8]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 2.591      ;
; 5.359  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[5]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[9]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 2.591      ;
; 5.359  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[5]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[7]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 2.591      ;
; 5.388  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1] ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_req                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.043     ; 2.556      ;
; 5.408  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[3]                                                                 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.025     ; 2.554      ;
; 5.408  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[4]                                                                 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.025     ; 2.554      ;
; 5.409  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[3]                                                                 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.025     ; 2.553      ;
; 5.409  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[4]                                                                 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.025     ; 2.553      ;
; 5.419  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[7]                                                                 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.025     ; 2.543      ;
; 5.420  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[7]                                                                 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.025     ; 2.542      ;
; 5.433  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[6]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[0]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 2.517      ;
; 5.433  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[6]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[1]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 2.517      ;
; 5.433  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[6]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[2]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 2.517      ;
; 5.433  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[6]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[3]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 2.517      ;
; 5.433  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[6]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[4]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 2.517      ;
; 5.433  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[6]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[5]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 2.517      ;
; 5.433  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[6]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[6]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 2.517      ;
; 5.433  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[6]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[8]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 2.517      ;
; 5.433  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[6]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[9]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 2.517      ;
; 5.433  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[6]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[7]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 2.517      ;
; 5.434  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[2]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[0]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 2.516      ;
; 5.434  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[2]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[1]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 2.516      ;
; 5.434  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[2]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[2]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 2.516      ;
; 5.434  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[2]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[3]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 2.516      ;
; 5.434  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[2]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[4]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 2.516      ;
; 5.434  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[2]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[5]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 2.516      ;
; 5.434  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[2]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[6]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 2.516      ;
; 5.434  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[2]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[8]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 2.516      ;
; 5.434  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[2]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[9]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 2.516      ;
; 5.434  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[2]                                                               ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[7]                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 2.516      ;
; 5.475  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[5]                                                                 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.025     ; 2.487      ;
; 5.475  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[6] ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_req                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 2.468      ;
; 5.476  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[5]                                                                 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.025     ; 2.486      ;
; 5.481  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5] ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_req                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 2.462      ;
; 5.481  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3] ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_req                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.035     ; 2.471      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                    ; To Node                                                                                                                                                                                                                     ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -1.236 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[6]               ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.043        ; 0.297      ; 1.423      ;
; -1.080 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[2]               ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.043        ; 0.298      ; 1.268      ;
; -0.992 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[10]              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.043        ; 0.297      ; 1.179      ;
; -0.976 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[9]               ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.043        ; 0.297      ; 1.163      ;
; -0.881 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[0]               ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.043        ; 0.298      ; 1.069      ;
; -0.876 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[4]               ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.043        ; 0.298      ; 1.064      ;
; -0.870 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[5]               ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.043        ; 0.298      ; 1.058      ;
; -0.857 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[1]               ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.043        ; 0.298      ; 1.045      ;
; -0.856 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[8]               ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.043        ; 0.297      ; 1.043      ;
; -0.821 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[3]               ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.043        ; 0.298      ; 1.009      ;
; -0.637 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[7]               ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.043        ; 0.297      ; 0.824      ;
; 8.879  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.001      ; 4.592      ;
; 8.971  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.001      ; 4.500      ;
; 8.975  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.001      ; 4.496      ;
; 8.997  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.001      ; 4.474      ;
; 9.181  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a2~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.001      ; 4.290      ;
; 9.255  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a4~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.002      ; 4.217      ;
; 9.272  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a2~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.001      ; 4.199      ;
; 9.280  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[10] ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.003      ; 4.193      ;
; 9.288  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a2~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.001      ; 4.183      ;
; 9.308  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a4~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.007      ; 4.169      ;
; 9.320  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.006      ; 4.156      ;
; 9.347  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a4~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.002      ; 4.125      ;
; 9.351  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a4~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.002      ; 4.121      ;
; 9.355  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.003      ; 4.118      ;
; 9.369  ; sobel_top:sobel_top_inst|sobel:sobel_inst|sum_data[2]                                                                                                        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.027     ; 4.052      ;
; 9.370  ; sobel_top:sobel_top_inst|sobel:sobel_inst|sum_data[3]                                                                                                        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.027     ; 4.051      ;
; 9.373  ; sobel_top:sobel_top_inst|sobel:sobel_inst|sum_data[2]                                                                                                        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.027     ; 4.048      ;
; 9.373  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a4~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.002      ; 4.099      ;
; 9.374  ; sobel_top:sobel_top_inst|sobel:sobel_inst|sum_data[3]                                                                                                        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.027     ; 4.047      ;
; 9.391  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a2~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.001      ; 4.080      ;
; 9.395  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a2~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.008      ; 4.083      ;
; 9.400  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a4~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.007      ; 4.077      ;
; 9.402  ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 4.009      ;
; 9.404  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a4~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.007      ; 4.073      ;
; 9.405  ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 4.006      ;
; 9.407  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.001      ; 4.064      ;
; 9.409  ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 4.002      ;
; 9.412  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.006      ; 4.064      ;
; 9.412  ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 3.999      ;
; 9.416  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.006      ; 4.060      ;
; 9.417  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.001      ; 4.054      ;
; 9.426  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a4~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.007      ; 4.051      ;
; 9.438  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.006      ; 4.038      ;
; 9.440  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[12] ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.003      ; 4.033      ;
; 9.448  ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 3.963      ;
; 9.452  ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 3.959      ;
; 9.455  ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 3.956      ;
; 9.459  ; sobel_top:sobel_top_inst|sobel:sobel_inst|sum_data[1]                                                                                                        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.027     ; 3.962      ;
; 9.459  ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 3.952      ;
; 9.463  ; sobel_top:sobel_top_inst|sobel:sobel_inst|sum_data[1]                                                                                                        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.027     ; 3.958      ;
; 9.466  ; vga_ctrl:vga_ctrl_inst|output_state[1]                                                                                                                       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.031     ; 3.951      ;
; 9.470  ; vga_ctrl:vga_ctrl_inst|output_state[1]                                                                                                                       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.031     ; 3.947      ;
; 9.471  ; sobel_top:sobel_top_inst|sobel:sobel_inst|sum_data[10]                                                                                                       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.027     ; 3.950      ;
; 9.475  ; sobel_top:sobel_top_inst|sobel:sobel_inst|sum_data[10]                                                                                                       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.027     ; 3.946      ;
; 9.476  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|data_r3[7]                                                                                                                                                                        ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.171     ; 3.801      ;
; 9.483  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[13] ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.003      ; 3.990      ;
; 9.485  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.001      ; 3.986      ;
; 9.486  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a2~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.008      ; 3.992      ;
; 9.488  ; vga_ctrl:vga_ctrl_inst|output_state[2]                                                                                                                       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.031     ; 3.929      ;
; 9.492  ; vga_ctrl:vga_ctrl_inst|output_state[2]                                                                                                                       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.031     ; 3.925      ;
; 9.502  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a2~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.008      ; 3.976      ;
; 9.505  ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 3.906      ;
; 9.508  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.001      ; 3.963      ;
; 9.508  ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 3.903      ;
; 9.524  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.001      ; 3.947      ;
; 9.534  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.001      ; 3.937      ;
; 9.540  ; vga_ctrl:vga_ctrl_inst|cnt_h[11]                                                                                                                             ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 3.871      ;
; 9.543  ; sobel_top:sobel_top_inst|sobel:sobel_inst|sum_data[0]                                                                                                        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.027     ; 3.878      ;
; 9.543  ; vga_ctrl:vga_ctrl_inst|cnt_h[11]                                                                                                                             ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 3.868      ;
; 9.547  ; sobel_top:sobel_top_inst|sobel:sobel_inst|sum_data[0]                                                                                                        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.027     ; 3.874      ;
; 9.549  ; vga_ctrl:vga_ctrl_inst|cnt_h[5]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 3.862      ;
; 9.550  ; sobel_top:sobel_top_inst|sobel:sobel_inst|sum_data[9]                                                                                                        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.027     ; 3.871      ;
; 9.551  ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 3.860      ;
; 9.551  ; sobel_top:sobel_top_inst|sobel:sobel_inst|sum_data[4]                                                                                                        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.027     ; 3.870      ;
; 9.552  ; vga_ctrl:vga_ctrl_inst|cnt_h[5]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 3.859      ;
; 9.554  ; sobel_top:sobel_top_inst|sobel:sobel_inst|sum_data[9]                                                                                                        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.027     ; 3.867      ;
; 9.555  ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 3.856      ;
; 9.555  ; sobel_top:sobel_top_inst|sobel:sobel_inst|sum_data[4]                                                                                                        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.027     ; 3.866      ;
; 9.558  ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 3.853      ;
; 9.561  ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 3.850      ;
; 9.564  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[14] ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.003      ; 3.909      ;
; 9.567  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.001      ; 3.904      ;
; 9.568  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|data_r3[7]                                                                                                                                                                        ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.171     ; 3.709      ;
; 9.572  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|data_r3[7]                                                                                                                                                                        ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.171     ; 3.705      ;
; 9.574  ; sobel_top:sobel_top_inst|sobel:sobel_inst|sum_data[5]                                                                                                        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.027     ; 3.847      ;
; 9.577  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[10] ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a2~porta_datain_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.003      ; 3.896      ;
; 9.578  ; sobel_top:sobel_top_inst|sobel:sobel_inst|sum_data[5]                                                                                                        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.027     ; 3.843      ;
; 9.583  ; vga_ctrl:vga_ctrl_inst|output_state[0]                                                                                                                       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.031     ; 3.834      ;
; 9.586  ; vga_ctrl:vga_ctrl_inst|cnt_h[11]                                                                                                                             ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 3.825      ;
; 9.587  ; vga_ctrl:vga_ctrl_inst|output_state[0]                                                                                                                       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.031     ; 3.830      ;
; 9.587  ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.027     ; 3.834      ;
; 9.590  ; vga_ctrl:vga_ctrl_inst|cnt_h[11]                                                                                                                             ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 3.821      ;
; 9.590  ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.027     ; 3.831      ;
; 9.594  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|data_r3[7]                                                                                                                                                                        ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.171     ; 3.683      ;
; 9.595  ; vga_ctrl:vga_ctrl_inst|cnt_h[5]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 3.816      ;
; 9.596  ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.027     ; 3.825      ;
; 9.599  ; vga_ctrl:vga_ctrl_inst|cnt_h[5]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[3]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 3.812      ;
; 9.599  ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.027     ; 3.822      ;
; 9.604  ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                                                              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[2]                                                                                                                                                                  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 3.807      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ov5640_pclk'                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                           ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.460 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.037     ; 1.410      ;
; -0.347 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.038     ; 1.296      ;
; -0.332 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.036     ; 1.283      ;
; -0.327 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.038     ; 1.276      ;
; -0.313 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.038     ; 1.262      ;
; -0.312 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.038     ; 1.261      ;
; -0.288 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[1]                              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.039     ; 1.236      ;
; -0.277 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.035     ; 1.229      ;
; -0.276 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.035     ; 1.228      ;
; -0.273 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.038     ; 1.222      ;
; -0.268 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[3]                              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.037     ; 1.218      ;
; -0.255 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.036     ; 1.206      ;
; -0.253 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.036     ; 1.204      ;
; -0.233 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.036     ; 1.184      ;
; -0.226 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[6]                              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.037     ; 1.176      ;
; -0.216 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.035     ; 1.168      ;
; -0.215 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.035     ; 1.167      ;
; -0.215 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.035     ; 1.167      ;
; -0.215 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.035     ; 1.167      ;
; -0.214 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.035     ; 1.166      ;
; -0.214 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.035     ; 1.166      ;
; -0.214 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.035     ; 1.166      ;
; -0.213 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.035     ; 1.165      ;
; -0.211 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.035     ; 1.163      ;
; -0.210 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.035     ; 1.162      ;
; -0.208 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.036     ; 1.159      ;
; -0.198 ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid                                                                                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.035     ; 1.150      ;
; -0.194 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.034     ; 1.147      ;
; -0.194 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[5]                                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.034     ; 1.147      ;
; -0.194 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[1]                                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.034     ; 1.147      ;
; -0.192 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.034     ; 1.145      ;
; -0.192 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[5]                                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.034     ; 1.145      ;
; -0.192 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[1]                                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.034     ; 1.145      ;
; -0.187 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; 0.131      ; 1.327      ;
; -0.187 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; 0.134      ; 1.330      ;
; -0.187 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_we_reg       ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; 0.131      ; 1.327      ;
; -0.185 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; 0.131      ; 1.325      ;
; -0.185 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; 0.134      ; 1.328      ;
; -0.185 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_we_reg       ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; 0.131      ; 1.325      ;
; -0.182 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[5]                              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.039     ; 1.130      ;
; -0.180 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.037     ; 1.130      ;
; -0.172 ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[2]                                                                                                  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid                                                                                                                     ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.032     ; 1.127      ;
; -0.166 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[9]                              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.037     ; 1.116      ;
; -0.162 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.038     ; 1.111      ;
; -0.161 ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag_dly1                                                                                              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.035     ; 1.113      ;
; -0.161 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9     ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.038     ; 1.110      ;
; -0.156 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.036     ; 1.107      ;
; -0.156 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[0]                              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.037     ; 1.106      ;
; -0.154 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.036     ; 1.105      ;
; -0.147 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.038     ; 1.096      ;
; -0.147 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[4]                              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.037     ; 1.097      ;
; -0.140 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[10]                             ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.037     ; 1.090      ;
; -0.137 ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid                                                                                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.035     ; 1.089      ;
; -0.136 ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid                                                                                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.035     ; 1.088      ;
; -0.136 ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid                                                                                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.035     ; 1.088      ;
; -0.135 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[3]                              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[3]                                        ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.044     ; 1.078      ;
; -0.135 ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid                                                                                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.035     ; 1.087      ;
; -0.132 ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid                                                                                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.035     ; 1.084      ;
; -0.127 ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[0]                                                                                                  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid                                                                                                                     ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.030     ; 1.084      ;
; -0.117 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9     ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.039     ; 1.065      ;
; -0.115 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[8]                              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.037     ; 1.065      ;
; -0.114 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.036     ; 1.065      ;
; -0.112 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[6]                              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; 0.137      ; 1.258      ;
; -0.105 ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid                                                                                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.034     ; 1.058      ;
; -0.105 ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid                                                                                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[5]                                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.034     ; 1.058      ;
; -0.105 ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid                                                                                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[1]                                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.034     ; 1.058      ;
; -0.104 ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid                                                                                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.036     ; 1.055      ;
; -0.103 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.035     ; 1.055      ;
; -0.102 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.035     ; 1.054      ;
; -0.100 ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag_dly1                                                                                              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.035     ; 1.052      ;
; -0.099 ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag_dly1                                                                                              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.035     ; 1.051      ;
; -0.099 ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag_dly1                                                                                              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.035     ; 1.051      ;
; -0.098 ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag_dly1                                                                                              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.035     ; 1.050      ;
; -0.096 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[4]                                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.036     ; 1.047      ;
; -0.095 ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag_dly1                                                                                              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.035     ; 1.047      ;
; -0.092 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.037     ; 1.042      ;
; -0.091 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.036     ; 1.042      ;
; -0.090 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.036     ; 1.041      ;
; -0.090 ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid                                                                                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; 0.131      ; 1.230      ;
; -0.090 ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid                                                                                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_we_reg       ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; 0.131      ; 1.230      ;
; -0.089 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.036     ; 1.040      ;
; -0.088 ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid                                                                                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; 0.134      ; 1.231      ;
; -0.088 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.036     ; 1.039      ;
; -0.081 ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[3]                                                                                                  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid                                                                                                                     ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.032     ; 1.036      ;
; -0.076 ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag_dly1                                                                                              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.036     ; 1.027      ;
; -0.075 ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag                                                                                                   ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag_dly1                                                                                                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.030     ; 1.032      ;
; -0.075 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.037     ; 1.025      ;
; -0.072 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[2]                              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.037     ; 1.022      ;
; -0.068 ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag_dly1                                                                                              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.034     ; 1.021      ;
; -0.068 ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag_dly1                                                                                              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[5]                                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.034     ; 1.021      ;
; -0.068 ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag_dly1                                                                                              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[1]                                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.034     ; 1.021      ;
; -0.067 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                    ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.036     ; 1.018      ;
; -0.067 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.036     ; 1.018      ;
; -0.067 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]              ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.036     ; 1.018      ;
; -0.067 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]              ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.036     ; 1.018      ;
; -0.067 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[9]                                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.036     ; 1.018      ;
; -0.067 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[6]                                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.036     ; 1.018      ;
; -0.067 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[3]                                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.036     ; 1.018      ;
; -0.067 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[7]                                                ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.036     ; 1.018      ;
; -0.067 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[10]                                               ; ov5640_pclk  ; ov5640_pclk ; 1.000        ; -0.036     ; 1.018      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk'                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                               ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -0.271 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.031     ; 1.227      ;
; -0.268 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.031     ; 1.224      ;
; -0.266 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.031     ; 1.222      ;
; -0.258 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7]      ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.042     ; 1.203      ;
; -0.253 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6]      ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.042     ; 1.198      ;
; -0.219 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.168      ;
; -0.219 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.168      ;
; -0.219 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.168      ;
; -0.219 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.168      ;
; -0.219 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.168      ;
; -0.219 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.168      ;
; -0.219 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[9]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.168      ;
; -0.219 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[1]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.168      ;
; -0.219 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[6]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.168      ;
; -0.217 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4]      ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.042     ; 1.162      ;
; -0.203 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.031     ; 1.159      ;
; -0.198 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0]      ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.042     ; 1.143      ;
; -0.198 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_H ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.040     ; 1.145      ;
; -0.197 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_H ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.040     ; 1.144      ;
; -0.194 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.143      ;
; -0.194 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.143      ;
; -0.194 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.143      ;
; -0.194 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.143      ;
; -0.194 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.143      ;
; -0.194 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.143      ;
; -0.194 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[9]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.143      ;
; -0.194 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[1]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.143      ;
; -0.194 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[6]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.143      ;
; -0.192 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.141      ;
; -0.192 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.141      ;
; -0.192 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.141      ;
; -0.192 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.141      ;
; -0.192 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.141      ;
; -0.192 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.141      ;
; -0.192 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[9]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.141      ;
; -0.192 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[1]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.141      ;
; -0.192 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[6]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.141      ;
; -0.187 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.031     ; 1.143      ;
; -0.175 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_3         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.124      ;
; -0.174 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_2         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.123      ;
; -0.171 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_3         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.120      ;
; -0.170 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_2         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.119      ;
; -0.156 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2]      ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.042     ; 1.101      ;
; -0.146 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.IDLE          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.039     ; 1.094      ;
; -0.146 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_H ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.095      ;
; -0.145 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.IDLE          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.039     ; 1.093      ;
; -0.145 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.IDLE          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.039     ; 1.093      ;
; -0.143 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_4         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.092      ;
; -0.142 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_H ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.091      ;
; -0.140 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_D_ADDR   ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.039     ; 1.088      ;
; -0.139 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_D_ADDR   ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.039     ; 1.087      ;
; -0.135 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.084      ;
; -0.135 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.084      ;
; -0.135 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.084      ;
; -0.135 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.084      ;
; -0.135 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.084      ;
; -0.135 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.084      ;
; -0.135 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[9]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.084      ;
; -0.135 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[1]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.084      ;
; -0.135 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[6]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.084      ;
; -0.134 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1]      ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.042     ; 1.079      ;
; -0.132 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.040     ; 1.079      ;
; -0.131 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[1]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.031     ; 1.087      ;
; -0.131 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.040     ; 1.078      ;
; -0.129 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.078      ;
; -0.129 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.078      ;
; -0.129 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.078      ;
; -0.129 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.078      ;
; -0.129 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.078      ;
; -0.129 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.078      ;
; -0.129 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[9]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.078      ;
; -0.129 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[1]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.078      ;
; -0.129 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[6]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.078      ;
; -0.126 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.031     ; 1.082      ;
; -0.121 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_1         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.070      ;
; -0.113 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2]      ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.042     ; 1.058      ;
; -0.111 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0]      ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.042     ; 1.056      ;
; -0.104 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_D_ADDR   ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_1         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.053      ;
; -0.095 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5]      ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.042     ; 1.040      ;
; -0.094 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.039     ; 1.042      ;
; -0.091 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3]      ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.042     ; 1.036      ;
; -0.091 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7]      ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.042     ; 1.036      ;
; -0.090 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.039     ; 1.038      ;
; -0.086 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6]      ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.042     ; 1.031      ;
; -0.074 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.023      ;
; -0.074 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.023      ;
; -0.074 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.023      ;
; -0.074 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.023      ;
; -0.074 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.023      ;
; -0.074 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.023      ;
; -0.074 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[9]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.023      ;
; -0.074 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[1]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.023      ;
; -0.074 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[6]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.023      ;
; -0.074 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.WR_DATA       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.023      ;
; -0.073 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.022      ;
; -0.072 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_1         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.021      ;
; -0.070 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.WR_DATA       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.019      ;
; -0.069 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.018      ;
; -0.061 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.039     ; 1.009      ;
; -0.060 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.WR_DATA       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.040     ; 1.007      ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                      ; Launch Clock                                              ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.053  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.129     ; 0.350      ;
; 0.544  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.129     ; 0.359      ;
; 38.714 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 1.236      ;
; 38.772 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 1.178      ;
; 38.774 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 1.176      ;
; 38.807 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 1.143      ;
; 38.857 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 1.093      ;
; 38.871 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 1.079      ;
; 38.921 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 1.029      ;
; 38.922 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 1.028      ;
; 38.950 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 1.000      ;
; 38.981 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.969      ;
; 38.985 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.965      ;
; 38.989 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.961      ;
; 39.010 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.940      ;
; 39.045 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.905      ;
; 39.049 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.901      ;
; 39.049 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.901      ;
; 39.059 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.891      ;
; 39.064 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.886      ;
; 39.086 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.864      ;
; 39.086 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.864      ;
; 39.089 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.861      ;
; 39.100 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.850      ;
; 39.113 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.837      ;
; 39.120 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.830      ;
; 39.121 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.829      ;
; 39.124 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.826      ;
; 39.125 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.825      ;
; 39.128 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.822      ;
; 39.129 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.821      ;
; 39.129 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.821      ;
; 39.132 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.818      ;
; 39.138 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.812      ;
; 39.139 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.811      ;
; 39.139 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.811      ;
; 39.139 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.811      ;
; 39.153 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.797      ;
; 39.164 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.786      ;
; 39.197 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.753      ;
; 39.208 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.742      ;
; 39.209 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.741      ;
; 39.211 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.739      ;
; 39.224 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.726      ;
; 39.228 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.722      ;
; 39.242 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.708      ;
; 39.261 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.689      ;
; 39.279 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.671      ;
; 39.322 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.628      ;
; 39.333 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.617      ;
; 39.340 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.610      ;
; 39.340 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.610      ;
; 39.340 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.610      ;
; 39.390 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.560      ;
; 39.390 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.560      ;
; 39.390 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.560      ;
; 39.402 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.548      ;
; 39.404 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.546      ;
; 39.414 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.536      ;
; 39.416 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.534      ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                                                                                                                       ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.554 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.346        ; -0.041     ; 0.500      ;
; 0.554 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.346        ; -0.040     ; 0.501      ;
; 0.555 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.346        ; -0.041     ; 0.499      ;
; 0.555 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.346        ; -0.041     ; 0.499      ;
; 0.559 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.346        ; -0.041     ; 0.495      ;
; 0.559 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.346        ; -0.040     ; 0.496      ;
; 0.560 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.346        ; -0.041     ; 0.494      ;
; 0.560 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.346        ; -0.041     ; 0.494      ;
; 0.717 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.346        ; -0.041     ; 0.528      ;
; 0.717 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.346        ; -0.041     ; 0.528      ;
; 0.718 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.346        ; -0.041     ; 0.527      ;
; 0.718 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.346        ; -0.040     ; 0.528      ;
; 0.728 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.346        ; -0.041     ; 0.517      ;
; 0.728 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.346        ; -0.041     ; 0.517      ;
; 0.729 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.346        ; -0.041     ; 0.516      ;
; 0.729 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.346        ; -0.040     ; 0.517      ;
; 1.652 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.990      ;
; 1.653 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.989      ;
; 1.684 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 0.957      ;
; 1.686 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 0.955      ;
; 1.689 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.954      ;
; 1.690 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.953      ;
; 1.690 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.953      ;
; 1.691 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.952      ;
; 1.692 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.951      ;
; 1.692 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.951      ;
; 1.693 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.950      ;
; 1.701 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 0.940      ;
; 1.711 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.932      ;
; 1.711 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.041     ; 0.927      ;
; 1.725 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.034     ; 0.920      ;
; 1.756 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 0.885      ;
; 1.757 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 0.884      ;
; 1.760 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 0.881      ;
; 1.760 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 0.881      ;
; 1.770 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.033     ; 0.876      ;
; 1.771 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.871      ;
; 1.778 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.864      ;
; 1.778 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.864      ;
; 1.781 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.861      ;
; 1.795 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.041     ; 0.843      ;
; 1.845 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 0.796      ;
; 1.854 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.034     ; 0.791      ;
; 1.862 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.780      ;
; 1.867 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.775      ;
; 1.868 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.774      ;
; 1.869 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.773      ;
; 1.870 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[1]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.090     ; 0.719      ;
; 1.891 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.752      ;
; 1.891 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.752      ;
; 1.947 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[1]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.091     ; 0.641      ;
; 1.954 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.092     ; 0.633      ;
; 2.012 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.631      ;
; 2.023 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]                                                                                                   ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.619      ;
; 2.023 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.620      ;
; 2.056 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]                                                                                                   ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.586      ;
; 2.056 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]                                                                                                   ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.586      ;
; 2.060 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.092     ; 0.527      ;
; 2.061 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.092     ; 0.526      ;
; 2.061 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.092     ; 0.526      ;
; 2.066 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[1]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.091     ; 0.522      ;
; 2.074 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.092     ; 0.513      ;
; 2.074 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.092     ; 0.513      ;
; 2.075 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.092     ; 0.512      ;
; 2.075 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.091     ; 0.513      ;
; 2.077 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.092     ; 0.510      ;
; 2.077 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.092     ; 0.510      ;
; 2.078 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.092     ; 0.509      ;
; 2.088 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.554      ;
; 2.090 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]                                                                                                   ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.552      ;
; 2.090 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.552      ;
; 2.097 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.546      ;
; 2.098 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.544      ;
; 2.098 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.544      ;
; 2.098 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.544      ;
; 2.098 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.544      ;
; 2.100 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.543      ;
; 2.101 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.541      ;
; 2.101 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.542      ;
; 2.101 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.541      ;
; 2.102 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.541      ;
; 2.102 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.541      ;
; 2.112 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.531      ;
; 2.119 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.523      ;
; 2.121 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]                                                                                                   ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.521      ;
; 2.123 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.520      ;
; 2.125 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.517      ;
; 2.126 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.516      ;
; 2.130 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.092     ; 0.457      ;
; 2.133 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.092     ; 0.454      ;
; 2.134 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.092     ; 0.453      ;
; 2.134 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[9]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.093     ; 0.452      ;
; 2.135 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.092     ; 0.452      ;
; 2.136 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.093     ; 0.450      ;
; 2.136 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.091     ; 0.452      ;
; 2.137 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.092     ; 0.450      ;
; 2.137 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[9]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.092     ; 0.450      ;
; 2.137 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.092     ; 0.450      ;
; 2.137 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.092     ; 0.450      ;
; 2.137 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4]                                                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.091     ; 0.451      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ov5640_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                ; To Node                                                                                                                                                                               ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -0.754 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[0]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; ov5640_pclk ; 0.000        ; 1.348      ; 0.758      ;
; -0.738 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[3]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; ov5640_pclk ; 0.000        ; 1.348      ; 0.774      ;
; -0.694 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[1]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; ov5640_pclk ; 0.000        ; 1.348      ; 0.818      ;
; -0.693 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[5]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; ov5640_pclk ; 0.000        ; 1.348      ; 0.819      ;
; -0.672 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[10]                                  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; ov5640_pclk ; 0.000        ; 1.348      ; 0.840      ;
; -0.606 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[6]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; ov5640_pclk ; 0.000        ; 1.347      ; 0.905      ;
; -0.558 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[4]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; ov5640_pclk ; 0.000        ; 1.348      ; 0.954      ;
; -0.468 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[8]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; ov5640_pclk ; 0.000        ; 1.348      ; 1.044      ;
; -0.449 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[9]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; ov5640_pclk ; 0.000        ; 1.347      ; 1.062      ;
; -0.420 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[2]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; ov5640_pclk ; 0.000        ; 1.348      ; 1.092      ;
; -0.404 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[7]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; ov5640_pclk ; 0.000        ; 1.354      ; 1.114      ;
; 0.148  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[12]                                                                                                 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.221      ; 0.473      ;
; 0.160  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[15]                                                                                                 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.221      ; 0.485      ;
; 0.171  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[0]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.218      ; 0.493      ;
; 0.186  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[2]                                                                                                       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[2]                                                                                                                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[3]                                                                                                       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[3]                                                                                                                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.037      ; 0.307      ;
; 0.187  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[1]                                                                                                       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[1]                                                                                                                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[0]                                                                                                       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[0]                                                                                                                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid                                                                                                        ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid                                                                                                                     ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.036      ; 0.307      ;
; 0.193  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag                                                                                                        ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag                                                                                                                     ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.037      ; 0.314      ;
; 0.195  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[3]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.218      ; 0.517      ;
; 0.219  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.037      ; 0.340      ;
; 0.227  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[0]                                                ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.037      ; 0.348      ;
; 0.259  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[5]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.216      ; 0.579      ;
; 0.260  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[10]                                                                                                 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.221      ; 0.585      ;
; 0.270  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[8]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.218      ; 0.592      ;
; 0.282  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[1]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.210      ; 0.596      ;
; 0.283  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]              ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.037      ; 0.404      ;
; 0.283  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[1]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.216      ; 0.603      ;
; 0.284  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[9]                                                ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.036      ; 0.404      ;
; 0.286  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]              ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.036      ; 0.406      ;
; 0.287  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[13]                                                                                                 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.221      ; 0.612      ;
; 0.301  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[4]                                                                                                  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.227      ; 0.632      ;
; 0.302  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[3]                                                                                                  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.227      ; 0.633      ;
; 0.306  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[2]                                                                                                  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.227      ; 0.637      ;
; 0.306  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[7]                                                                                                  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.227      ; 0.637      ;
; 0.310  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[0]                                                                                                  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.227      ; 0.641      ;
; 0.310  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[6]                                                                                                  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.227      ; 0.641      ;
; 0.314  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[0]                                                                                                       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[1]                                                                                                                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.036      ; 0.434      ;
; 0.315  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[1]                                                                                                       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[0]                                                                                                                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.036      ; 0.435      ;
; 0.317  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[1]                                                                                                  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.227      ; 0.648      ;
; 0.319  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.037      ; 0.440      ;
; 0.320  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.037      ; 0.441      ;
; 0.321  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[10]                                  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.218      ; 0.643      ;
; 0.321  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.036      ; 0.441      ;
; 0.323  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[2]                                                                                                       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[3]                                                                                                                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.037      ; 0.444      ;
; 0.325  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.036      ; 0.445      ;
; 0.327  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[9]                                                                                                  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.221      ; 0.652      ;
; 0.327  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.037      ; 0.448      ;
; 0.330  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[0]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.212      ; 0.646      ;
; 0.332  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag_dly1                                                                                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_we_reg       ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.218      ; 0.654      ;
; 0.336  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[2]                                                                                                  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[10]                                                                                                              ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.036      ; 0.456      ;
; 0.338  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]              ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.036      ; 0.458      ;
; 0.340  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[2]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.212      ; 0.656      ;
; 0.341  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[0]                                                                                                  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[8]                                                                                                               ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.036      ; 0.461      ;
; 0.345  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[4]                                                                                                  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[12]                                                                                                              ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.036      ; 0.465      ;
; 0.348  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[6]                                                                                                  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[14]                                                                                                              ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.037      ; 0.469      ;
; 0.355  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[8]                                                ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.036      ; 0.475      ;
; 0.356  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[4]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.212      ; 0.672      ;
; 0.356  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.037      ; 0.477      ;
; 0.363  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[7]                                                ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.036      ; 0.483      ;
; 0.365  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[3]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.212      ; 0.681      ;
; 0.367  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0] ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.039      ; 0.490      ;
; 0.368  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[6]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[6]                                        ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.039      ; 0.491      ;
; 0.368  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid                                                                                                        ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_we_reg       ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.218      ; 0.690      ;
; 0.370  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[2]                                                ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.037      ; 0.491      ;
; 0.382  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag_dly1                                                                                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.036      ; 0.502      ;
; 0.386  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[3]                                                                                                       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[2]                                                                                                                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.037      ; 0.507      ;
; 0.387  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9          ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.035      ; 0.506      ;
; 0.388  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.036      ; 0.508      ;
; 0.390  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[0]                                                                                                       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[3]                                                                                                                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.038      ; 0.512      ;
; 0.390  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]              ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.037      ; 0.511      ;
; 0.391  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[0]                                                                                                       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[2]                                                                                                                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.038      ; 0.513      ;
; 0.394  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]              ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.036      ; 0.514      ;
; 0.402  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid                                                                                                        ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.036      ; 0.522      ;
; 0.406  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9          ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.036      ; 0.526      ;
; 0.410  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[5]                                                ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.039      ; 0.533      ;
; 0.410  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1] ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.039      ; 0.533      ;
; 0.411  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[3]                                                                                                       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[0]                                                                                                                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.035      ; 0.530      ;
; 0.413  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[3]                                                                                                       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[1]                                                                                                                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.035      ; 0.532      ;
; 0.420  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[8]                                                                                                  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.227      ; 0.751      ;
; 0.420  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[7]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.212      ; 0.736      ;
; 0.426  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.038      ; 0.548      ;
; 0.434  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[7]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[7]                                        ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.038      ; 0.556      ;
; 0.439  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[9]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.218      ; 0.761      ;
; 0.441  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[1]                                                ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.038      ; 0.563      ;
; 0.442  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[7]                                                                                                  ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[15]                                                                                                              ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.036      ; 0.562      ;
; 0.446  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[7]                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.218      ; 0.768      ;
; 0.449  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[10]                                  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[10]                                       ; ov5640_pclk                                              ; ov5640_pclk ; 0.000        ; 0.038      ; 0.571      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk'                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                               ; Launch Clock                                                     ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -0.370 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.381      ; 1.210      ;
; -0.213 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_4         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.383      ; 1.369      ;
; -0.205 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.START_1       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.381      ; 1.375      ;
; -0.204 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk_en      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.381      ; 1.376      ;
; -0.176 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.STOP          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.382      ; 1.405      ;
; -0.170 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_D_ADDR   ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.382      ; 1.411      ;
; -0.153 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.383      ; 1.429      ;
; -0.152 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.WR_DATA       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.383      ; 1.430      ;
; -0.147 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_end             ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.381      ; 1.433      ;
; -0.139 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_1         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.383      ; 1.443      ;
; -0.109 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_H ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.383      ; 1.473      ;
; -0.103 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_3         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.383      ; 1.479      ;
; -0.101 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_2         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.383      ; 1.481      ;
; -0.098 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.382      ; 1.483      ;
; -0.097 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.382      ; 1.484      ;
; -0.095 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.382      ; 1.486      ;
; -0.083 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.IDLE          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.382      ; 1.498      ;
; -0.036 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.872      ; 1.035      ;
; 0.080  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 1.381      ; 1.160      ;
; 0.097  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_4         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.557      ; 0.738      ;
; 0.116  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|ack                 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 0.804      ; 0.514      ;
; 0.117  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|ack                 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.WR_DATA       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 0.804      ; 0.515      ;
; 0.119  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|ack                 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.STOP          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 0.803      ; 0.516      ;
; 0.123  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|ack                 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_4         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 0.804      ; 0.521      ;
; 0.124  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|ack                 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_1         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 0.804      ; 0.522      ;
; 0.125  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.START_1       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.555      ; 0.764      ;
; 0.127  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk_en      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.555      ; 0.766      ;
; 0.141  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_4         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 1.383      ; 1.223      ;
; 0.142  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_D_ADDR   ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.556      ; 0.782      ;
; 0.145  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.STOP          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.556      ; 0.785      ;
; 0.148  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.557      ; 0.789      ;
; 0.149  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.WR_DATA       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.557      ; 0.790      ;
; 0.153  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.START_1       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 1.381      ; 1.233      ;
; 0.155  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk_en      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 1.381      ; 1.235      ;
; 0.163  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_1         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.557      ; 0.804      ;
; 0.170  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_H ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.557      ; 0.811      ;
; 0.170  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_D_ADDR   ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 1.382      ; 1.251      ;
; 0.177  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_3         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.557      ; 0.818      ;
; 0.178  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_2         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.557      ; 0.819      ;
; 0.178  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_end             ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.555      ; 0.817      ;
; 0.183  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.STOP          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 1.382      ; 1.264      ;
; 0.184  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done        ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.IDLE          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.IDLE          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_4         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_4         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_D_ADDR   ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_D_ADDR   ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_1         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_1         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_H ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_H ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_2         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_2         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_3         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_3         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.WR_DATA       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.WR_DATA       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.STOP          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.STOP          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.039      ; 0.307      ;
; 0.185  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0]      ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk_en      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk_en      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.START_1       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.START_1       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.192  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[0]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[0]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.038      ; 0.314      ;
; 0.199  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.024      ; 0.307      ;
; 0.206  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_end             ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 1.381      ; 1.286      ;
; 0.207  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_1         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 1.383      ; 1.289      ;
; 0.219  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.WR_DATA       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 1.383      ; 1.301      ;
; 0.221  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 1.383      ; 1.303      ;
; 0.233  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_H ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 1.383      ; 1.315      ;
; 0.236  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.IDLE          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.556      ; 0.876      ;
; 0.240  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_3         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 1.383      ; 1.322      ;
; 0.241  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_2         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 1.383      ; 1.323      ;
; 0.253  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|ack                 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_H ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 0.804      ; 0.651      ;
; 0.259  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.556      ; 0.899      ;
; 0.259  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.556      ; 0.899      ;
; 0.259  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|ack                 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_3         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 0.804      ; 0.657      ;
; 0.260  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.556      ; 0.900      ;
; 0.261  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|ack                 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_2         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 0.804      ; 0.659      ;
; 0.264  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.IDLE          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 1.382      ; 1.345      ;
; 0.284  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.STOP          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_end             ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.038      ; 0.406      ;
; 0.285  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_end             ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.037      ; 0.406      ;
; 0.287  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 1.382      ; 1.368      ;
; 0.287  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 1.382      ; 1.368      ;
; 0.288  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]          ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 1.382      ; 1.369      ;
; 0.297  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.038      ; 0.419      ;
; 0.297  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.038      ; 0.419      ;
; 0.297  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.038      ; 0.419      ;
; 0.297  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[6]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[6]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.038      ; 0.419      ;
; 0.298  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.038      ; 0.420      ;
; 0.299  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.038      ; 0.421      ;
; 0.303  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[1]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[1]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.038      ; 0.425      ;
; 0.305  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.038      ; 0.427      ;
; 0.307  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[9]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[9]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.038      ; 0.429      ;
; 0.308  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7]      ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.038      ; 0.430      ;
; 0.309  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[0]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[1]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.038      ; 0.431      ;
; 0.310  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_3         ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.039      ; 0.433      ;
; 0.312  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[9]     ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[0]     ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.038      ; 0.434      ;
; 0.320  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6]      ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.038      ; 0.442      ;
; 0.322  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3]      ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.038      ; 0.444      ;
; 0.323  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5]      ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.038      ; 0.445      ;
; 0.329  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2]      ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.038      ; 0.451      ;
; 0.330  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0]      ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.038      ; 0.452      ;
; 0.335  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4]      ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.038      ; 0.457      ;
; 0.341  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1]      ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1]      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.038      ; 0.463      ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                               ; To Node                                                                                                                                                                                                                      ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -0.211 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[7]                                          ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.056       ; 0.662      ; 0.639      ;
; -0.145 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[0]                                          ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.056       ; 0.663      ; 0.706      ;
; -0.114 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[2]                                          ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.056       ; 0.663      ; 0.737      ;
; -0.107 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[3]                                          ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.056       ; 0.663      ; 0.744      ;
; -0.099 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[5]                                          ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.056       ; 0.663      ; 0.752      ;
; -0.098 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[6]                                          ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.056       ; 0.662      ; 0.752      ;
; -0.090 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[9]                                          ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.056       ; 0.662      ; 0.760      ;
; -0.057 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[10]                                         ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.056       ; 0.662      ; 0.793      ;
; -0.050 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[1]                                          ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.056       ; 0.663      ; 0.801      ;
; -0.039 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[8]                                          ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.056       ; 0.662      ; 0.811      ;
; -0.013 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[4]                                          ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.056       ; 0.663      ; 0.838      ;
; 0.159  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.485      ;
; 0.161  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.487      ;
; 0.162  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.488      ;
; 0.162  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.488      ;
; 0.164  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.490      ;
; 0.166  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[8]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.492      ;
; 0.167  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.493      ;
; 0.168  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.494      ;
; 0.168  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[9]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.494      ;
; 0.168  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.494      ;
; 0.173  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.499      ;
; 0.174  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.500      ;
; 0.176  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.502      ;
; 0.176  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.502      ;
; 0.178  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a2~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.504      ;
; 0.179  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[9]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.505      ;
; 0.181  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.507      ;
; 0.181  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.507      ;
; 0.182  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a2~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.508      ;
; 0.183  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a2~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.509      ;
; 0.185  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.511      ;
; 0.187  ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg_cnt[0]                                                                                                                                    ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg_cnt[0]                                                                                                                                                                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                                                                         ; vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                                                                                                              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                                                                         ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                                                                                                              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                                                                         ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                                                                                                              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                                                                         ; vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                                                                                                              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                                                                         ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                                                                                                              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                                                                                         ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                                                                                                                              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                                                                                                                         ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                                                                                                                                                              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                                                                                                                         ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                                                                                                                                                              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                                                                                         ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                                                                                                                              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; vga_ctrl:vga_ctrl_inst|cnt_v[10]                                                                                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_v[10]                                                                                                                                                                                             ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; vga_ctrl:vga_ctrl_inst|cnt_v[11]                                                                                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_v[11]                                                                                                                                                                                             ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                                                                         ; vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                                                                                                              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                      ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                      ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                      ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                      ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                      ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                      ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                      ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                      ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                     ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                          ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                      ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                      ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|b_full            ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|b_full                                                 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|b_non_empty       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|b_non_empty                                            ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|b_full            ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|b_full                                                 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|b_non_empty       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|b_non_empty                                            ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; vga_ctrl:vga_ctrl_inst|output_state[1]                                                                                                                                                  ; vga_ctrl:vga_ctrl_inst|output_state[1]                                                                                                                                                                                       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; vga_ctrl:vga_ctrl_inst|output_state[2]                                                                                                                                                  ; vga_ctrl:vga_ctrl_inst|output_state[2]                                                                                                                                                                                       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; vga_ctrl:vga_ctrl_inst|output_state[0]                                                                                                                                                  ; vga_ctrl:vga_ctrl_inst|output_state[0]                                                                                                                                                                                       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.189  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a2~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.515      ;
; 0.191  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.515      ;
; 0.193  ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|de_reg1                                                                                                                                    ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|de_reg2                                                                                                                                                                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.517      ;
; 0.194  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a2~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.520      ;
; 0.194  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a4~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.519      ;
; 0.197  ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg7[5]                                                                                                                                       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg4[5]                                                                                                                                                                            ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.198  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[8]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.483      ;
; 0.198  ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg7[1]                                                                                                                                       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg4[1]                                                                                                                                                                            ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.319      ;
; 0.198  ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg7[4]                                                                                                                                       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg4[4]                                                                                                                                                                            ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.319      ;
; 0.199  ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg7[0]                                                                                                                                       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg4[0]                                                                                                                                                                            ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.320      ;
; 0.200  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[4]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.485      ;
; 0.203  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a4~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.530      ;
; 0.203  ; vga_ctrl:vga_ctrl_inst|output_state[0]                                                                                                                                                  ; vga_ctrl:vga_ctrl_inst|output_state[1]                                                                                                                                                                                       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.323      ;
; 0.204  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a4~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.531      ;
; 0.204  ; vga_ctrl:vga_ctrl_inst|output_state[1]                                                                                                                                                  ; vga_ctrl:vga_ctrl_inst|output_state[0]                                                                                                                                                                                       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.324      ;
; 0.205  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[1]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.490      ;
; 0.205  ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg8[5]                                                                                                                                       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg5[5]                                                                                                                                                                            ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[9]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.487      ;
; 0.206  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[4]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a4~portb_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.487      ;
; 0.207  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a4~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.532      ;
; 0.208  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                         ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                           ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.328      ;
; 0.210  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[10] ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.495      ;
; 0.210  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[11] ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.495      ;
; 0.210  ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg6[1]                                                                                                                                       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg3[1]                                                                                                                                                                            ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.330      ;
; 0.210  ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg6[5]                                                                                                                                       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg3[5]                                                                                                                                                                            ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.330      ;
; 0.211  ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg6[2]                                                                                                                                       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg3[2]                                                                                                                                                                            ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.331      ;
; 0.211  ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg6[6]                                                                                                                                       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg3[6]                                                                                                                                                                            ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.331      ;
; 0.211  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[6]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.493      ;
; 0.212  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[7]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.497      ;
; 0.212  ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg8[6]                                                                                                                                       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg5[6]                                                                                                                                                                            ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.332      ;
; 0.212  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                     ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                                                      ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.332      ;
; 0.213  ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg8[2]                                                                                                                                       ; sobel_top:sobel_top_inst|sobel:sobel_inst|reg5[2]                                                                                                                                                                            ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.333      ;
; 0.213  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[4]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.495      ;
; 0.214  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[0]  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.496      ;
; 0.214  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[10] ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.496      ;
; 0.215  ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]        ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a4~porta_address_reg0 ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.542      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                      ; Launch Clock                                              ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -0.059 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.307      ;
; 0.297  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.418      ;
; 0.299  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.420      ;
; 0.367  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.488      ;
; 0.385  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.506      ;
; 0.387  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.508      ;
; 0.388  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.509      ;
; 0.420  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.541      ;
; 0.421  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.542      ;
; 0.439  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.560      ;
; 0.441  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.562      ;
; 0.442  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.563      ;
; 0.446  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.567      ;
; 0.446  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.567      ;
; 0.448  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.077      ; 0.314      ;
; 0.458  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.579      ;
; 0.461  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.582      ;
; 0.462  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.583      ;
; 0.473  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.594      ;
; 0.495  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.616      ;
; 0.495  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.616      ;
; 0.499  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.620      ;
; 0.503  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.624      ;
; 0.503  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.624      ;
; 0.503  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.624      ;
; 0.509  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.630      ;
; 0.512  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.633      ;
; 0.515  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.636      ;
; 0.523  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.644      ;
; 0.524  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.645      ;
; 0.525  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.646      ;
; 0.526  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.647      ;
; 0.528  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.649      ;
; 0.531  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.652      ;
; 0.546  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.667      ;
; 0.551  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.672      ;
; 0.551  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.672      ;
; 0.556  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.677      ;
; 0.557  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.678      ;
; 0.567  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.688      ;
; 0.575  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.696      ;
; 0.578  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.699      ;
; 0.578  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.699      ;
; 0.589  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.710      ;
; 0.601  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.722      ;
; 0.603  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.724      ;
; 0.604  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.725      ;
; 0.613  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.734      ;
; 0.614  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.735      ;
; 0.618  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.739      ;
; 0.626  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.747      ;
; 0.641  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.762      ;
; 0.660  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.781      ;
; 0.663  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.784      ;
; 0.681  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.802      ;
; 0.689  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.810      ;
; 0.719  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.840      ;
; 0.726  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.847      ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.178 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_DATA                                                                                     ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_DATA                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.186 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_TRP                                                                                      ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_TRP                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_TRCD                                                                                     ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_TRCD                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|bank_en                                                                                                                                ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|bank_en                                                                                                                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|bank_flag                                                                                                                              ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|bank_flag                                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[10]                                                                                          ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[10]                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[2]                                                                                                ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[2]                                                                                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_TRP                                                                                       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_TRP                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_TRF                                                                                       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_TRF                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[1]                                                                                                ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[1]                                                                                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_TMRD                                                                                      ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_TMRD                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END                                                                                       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                      ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_TRP                                                                                         ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_TRP                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[5]                                                                                             ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[5]                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[6]                                                                                             ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[6]                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[7]                                                                                             ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[7]                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[8]                                                                                             ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[8]                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[9]                                                                                             ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[9]                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_clk[1]                                                                                              ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_clk[1]                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_TRP                                                                                     ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_TRP                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_IDLE                                                                                    ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_IDLE                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_clk[2]                                                                                              ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_clk[2]                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref_aref[1]                                                                                        ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref_aref[1]                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.READ                                                                                              ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.READ                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.WRITE                                                                                             ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.WRITE                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.IDLE                                                                                              ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.IDLE                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_req                                                                                                ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_req                                                                                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|wr_en                                                                                                   ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|wr_en                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_IDLE                                                                                     ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_IDLE                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|rd_en                                                                                                   ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|rd_en                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_IDLE                                                                                        ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_IDLE                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_TRCD                                                                                        ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_TRCD                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_CL                                                                                          ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_CL                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_DATA                                                                                        ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_DATA                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[22]                                                                                                                      ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[22]                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_IDLE                                                                                      ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_IDLE                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[1]                                                                                          ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[1]                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[2]                                                                                          ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[2]                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[0]                                                                                                ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[0]                                                                                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_clk[0]                                                                                              ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_clk[0]                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref_aref[0]                                                                                        ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref_aref[0]                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[0]                                                                                          ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[0]                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.196 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[8]  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[8]                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|wr_en                                                                                                   ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_IDLE                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_TMRD                                                                                      ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.319      ;
; 0.202 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_IDLE                                                                                        ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_ACTIVE                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.322      ;
; 0.202 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_TRF                                                                                       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_MRS                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.323      ;
; 0.204 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[8]                                                   ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[8]                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[10] ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[9]                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.324      ;
; 0.206 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[7]                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.328      ;
; 0.208 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.329      ;
; 0.208 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[1]                                                                                                ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[2]                                                                                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.329      ;
; 0.210 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[0]                                                                                          ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[2]                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.330      ;
; 0.211 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.332      ;
; 0.213 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.333      ;
; 0.216 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.337      ;
; 0.217 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.338      ;
; 0.218 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[8]                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.339      ;
; 0.220 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[6]                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.341      ;
; 0.220 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_IDLE                                                                                      ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[0]                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.340      ;
; 0.222 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_IDLE                                                                                      ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[1]                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.342      ;
; 0.223 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.344      ;
; 0.224 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_IDLE                                                                                      ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[3]                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.344      ;
; 0.225 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_IDLE                                                                                      ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_PRE                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.345      ;
; 0.250 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|parity6          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.371      ;
; 0.253 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.256 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_TRCD                                                                                     ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_WRITE                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.377      ;
; 0.256 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_TRP                                                                                      ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_END                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.377      ;
; 0.257 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|rd_en                                                                                                   ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_ACTIVE                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.377      ;
; 0.258 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_TRP                                                                                         ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_END                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.378      ;
; 0.258 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_IDLE                                                                                     ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_ACTIVE                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.378      ;
; 0.259 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_TRP                                                                                     ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AUTO_REF                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.379      ;
; 0.261 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_TRCD                                                                                        ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_READ                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.381      ;
; 0.262 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[9]                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.382      ;
; 0.263 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref_aref[0]                                                                                        ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_END                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.383      ;
; 0.263 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6]  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6]                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.383      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                             ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.186 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.195 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[9]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.085      ; 0.383      ;
; 0.195 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.085      ; 0.383      ;
; 0.195 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.316      ;
; 0.198 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[9]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.079      ; 0.380      ;
; 0.198 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.079      ; 0.380      ;
; 0.199 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.079      ; 0.381      ;
; 0.200 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.079      ; 0.382      ;
; 0.200 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.079      ; 0.382      ;
; 0.200 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.079      ; 0.382      ;
; 0.200 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.079      ; 0.382      ;
; 0.200 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[9]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.079      ; 0.382      ;
; 0.200 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.079      ; 0.382      ;
; 0.200 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.079      ; 0.382      ;
; 0.200 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.079      ; 0.382      ;
; 0.201 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.079      ; 0.383      ;
; 0.201 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.079      ; 0.383      ;
; 0.203 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.079      ; 0.385      ;
; 0.232 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.079      ; 0.414      ;
; 0.233 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.079      ; 0.415      ;
; 0.233 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.079      ; 0.415      ;
; 0.233 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[3]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.079      ; 0.415      ;
; 0.233 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.079      ; 0.415      ;
; 0.234 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.079      ; 0.416      ;
; 0.234 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.079      ; 0.416      ;
; 0.235 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[2]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.079      ; 0.417      ;
; 0.236 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[4]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.079      ; 0.418      ;
; 0.236 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[5]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.079      ; 0.418      ;
; 0.253 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.374      ;
; 0.255 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.375      ;
; 0.256 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.376      ;
; 0.259 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[1]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.079      ; 0.441      ;
; 0.264 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.385      ;
; 0.293 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.416      ;
; 0.297 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.417      ;
; 0.299 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.421      ;
; 0.300 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.421      ;
; 0.300 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.421      ;
; 0.301 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.422      ;
; 0.302 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.423      ;
; 0.302 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.422      ;
; 0.302 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.424      ;
; 0.305 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.428      ;
; 0.317 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.437      ;
; 0.318 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.439      ;
; 0.348 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.079      ; 0.530      ;
; 0.354 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[1]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.080      ; 0.537      ;
; 0.364 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.484      ;
; 0.364 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.485      ;
; 0.396 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[1]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.080      ; 0.579      ;
; 0.406 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.527      ;
; 0.417 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.538      ;
; 0.507 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.628      ;
; 0.507 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.628      ;
; 0.521 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.641      ;
; 0.522 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.642      ;
; 0.524 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.644      ;
; 0.526 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.646      ;
; 0.553 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.675      ;
; 0.553 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.672      ;
; 0.574 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.694      ;
; 0.579 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.699      ;
; 0.601 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 0.717      ;
; 0.608 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.729      ;
; 0.610 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.731      ;
; 0.616 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.736      ;
; 0.618 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.738      ;
; 0.618 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.740      ;
; 0.619 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.739      ;
; 0.620 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.740      ;
; 0.621 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.744      ;
; 0.636 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.757      ;
; 0.642 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 0.758      ;
; 0.654 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.773      ;
; 0.656 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.775      ;
; 0.657 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.776      ;
; 0.680 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.801      ;
; 0.680 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.801      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]'                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                               ; Launch Clock                                              ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -1.473 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_1 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|ack ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.500        ; -0.804     ; 0.674      ;
; -1.462 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_3 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|ack ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.500        ; -0.804     ; 0.663      ;
; -1.363 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_2 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|ack ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.500        ; -0.804     ; 0.564      ;
; -1.327 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_4 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|ack ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.500        ; -0.804     ; 0.528      ;
+--------+---------------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'ov5640_pclk'                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                                                  ; Launch Clock                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+
; -0.861 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.213     ; 1.125      ;
; -0.861 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag_dly1   ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.213     ; 1.125      ;
; -0.801 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.220     ; 1.058      ;
; -0.801 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[8]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.220     ; 1.058      ;
; -0.801 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[7]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.220     ; 1.058      ;
; -0.801 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[6]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.220     ; 1.058      ;
; -0.801 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[5]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.220     ; 1.058      ;
; -0.801 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[4]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.220     ; 1.058      ;
; -0.801 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[3]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.220     ; 1.058      ;
; -0.801 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[2]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.220     ; 1.058      ;
; -0.801 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[1]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.220     ; 1.058      ;
; -0.801 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[0]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.220     ; 1.058      ;
; -0.801 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[15] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.220     ; 1.058      ;
; -0.801 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[13] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.220     ; 1.058      ;
; -0.801 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[12] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.220     ; 1.058      ;
; -0.801 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[11] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.220     ; 1.058      ;
; -0.801 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[10] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.220     ; 1.058      ;
; -0.801 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[9]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.220     ; 1.058      ;
; -0.800 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[2]       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.218     ; 1.059      ;
; -0.800 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[3]       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.218     ; 1.059      ;
; -0.800 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_vsync_dly ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.218     ; 1.059      ;
; -0.767 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[14] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.218     ; 1.026      ;
; -0.764 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[1]       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.219     ; 1.022      ;
; -0.764 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[0]       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.219     ; 1.022      ;
; -0.764 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[0]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.219     ; 1.022      ;
; -0.764 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[7]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.219     ; 1.022      ;
; -0.764 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[6]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.219     ; 1.022      ;
; -0.764 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[5]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.219     ; 1.022      ;
; -0.764 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[4]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.219     ; 1.022      ;
; -0.764 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[3]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.219     ; 1.022      ;
; -0.764 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[2]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.219     ; 1.022      ;
; -0.764 ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[1]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; 0.500        ; -0.219     ; 1.022      ;
; 0.726  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 1.090      ; 1.261      ;
; 0.726  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag_dly1   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 1.090      ; 1.261      ;
; 0.786  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 1.083      ; 1.194      ;
; 0.786  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 1.083      ; 1.194      ;
; 0.786  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 1.083      ; 1.194      ;
; 0.786  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 1.083      ; 1.194      ;
; 0.786  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 1.083      ; 1.194      ;
; 0.786  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 1.083      ; 1.194      ;
; 0.786  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 1.083      ; 1.194      ;
; 0.786  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 1.083      ; 1.194      ;
; 0.786  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 1.083      ; 1.194      ;
; 0.786  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 1.083      ; 1.194      ;
; 0.786  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 1.083      ; 1.194      ;
; 0.786  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 1.083      ; 1.194      ;
; 0.786  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[12] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 1.083      ; 1.194      ;
; 0.786  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[11] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 1.083      ; 1.194      ;
; 0.786  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 1.083      ; 1.194      ;
; 0.786  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 1.083      ; 1.194      ;
; 0.787  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[2]       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 1.085      ; 1.195      ;
; 0.787  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[3]       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 1.085      ; 1.195      ;
; 0.787  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_vsync_dly ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 1.085      ; 1.195      ;
; 0.822  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[14] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 1.085      ; 1.160      ;
; 0.825  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[1]       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 1.084      ; 1.156      ;
; 0.825  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[0]       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 1.084      ; 1.156      ;
; 0.825  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 1.084      ; 1.156      ;
; 0.825  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 1.084      ; 1.156      ;
; 0.825  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 1.084      ; 1.156      ;
; 0.825  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 1.084      ; 1.156      ;
; 0.825  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 1.084      ; 1.156      ;
; 0.825  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 1.084      ; 1.156      ;
; 0.825  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 1.084      ; 1.156      ;
; 0.825  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 1.000        ; 1.084      ; 1.156      ;
+--------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                ;
+--------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                                                                                                                                                                                        ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 11.886 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[0]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.024     ; 1.538      ;
; 11.886 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[1]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.024     ; 1.538      ;
; 11.886 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[2]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.024     ; 1.538      ;
; 11.886 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[3]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.024     ; 1.538      ;
; 11.886 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[4]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.024     ; 1.538      ;
; 11.886 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[5]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.024     ; 1.538      ;
; 11.886 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[6]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.024     ; 1.538      ;
; 11.886 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[7]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.024     ; 1.538      ;
; 11.886 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[8]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.024     ; 1.538      ;
; 11.886 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[9]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.024     ; 1.538      ;
; 11.886 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[10]                        ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.024     ; 1.538      ;
; 11.886 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[11]                        ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.024     ; 1.538      ;
; 11.928 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.027     ; 1.493      ;
; 11.928 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.027     ; 1.493      ;
; 11.928 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.027     ; 1.493      ;
; 11.928 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.027     ; 1.493      ;
; 11.928 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.027     ; 1.493      ;
; 11.928 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.027     ; 1.493      ;
; 11.928 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.027     ; 1.493      ;
; 11.928 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.027     ; 1.493      ;
; 11.928 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[8]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.027     ; 1.493      ;
; 11.928 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[9]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.027     ; 1.493      ;
; 11.928 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[10]                              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.027     ; 1.493      ;
; 11.928 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]                              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.027     ; 1.493      ;
; 11.929 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.027     ; 1.492      ;
; 11.929 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.027     ; 1.492      ;
; 11.929 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.027     ; 1.492      ;
; 11.929 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.027     ; 1.492      ;
; 11.929 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.027     ; 1.492      ;
; 11.929 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.027     ; 1.492      ;
; 11.929 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.027     ; 1.492      ;
; 11.929 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.027     ; 1.492      ;
; 11.929 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[8]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.027     ; 1.492      ;
; 11.929 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[9]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.027     ; 1.492      ;
; 11.929 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[10]                              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.027     ; 1.492      ;
; 11.929 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]                              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.027     ; 1.492      ;
; 11.934 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[0]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.027     ; 1.487      ;
; 11.934 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[1]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.027     ; 1.487      ;
; 11.934 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[2]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.027     ; 1.487      ;
; 11.934 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[3]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.027     ; 1.487      ;
; 11.934 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[4]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.027     ; 1.487      ;
; 11.934 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[5]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.027     ; 1.487      ;
; 11.934 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[6]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.027     ; 1.487      ;
; 11.934 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[7]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.027     ; 1.487      ;
; 11.934 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[8]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.027     ; 1.487      ;
; 11.934 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[9]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.027     ; 1.487      ;
; 11.934 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[10]                        ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.027     ; 1.487      ;
; 11.934 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[11]                        ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.027     ; 1.487      ;
; 11.948 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.031     ; 1.469      ;
; 11.948 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[1]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.031     ; 1.469      ;
; 11.948 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[2]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.031     ; 1.469      ;
; 11.948 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[3]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.031     ; 1.469      ;
; 11.948 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[4]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.031     ; 1.469      ;
; 11.948 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[5]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.031     ; 1.469      ;
; 11.948 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[6]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.031     ; 1.469      ;
; 11.948 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[7]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.031     ; 1.469      ;
; 11.948 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[8]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.031     ; 1.469      ;
; 11.948 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[9]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.031     ; 1.469      ;
; 11.948 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[10] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.031     ; 1.469      ;
; 11.948 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[11] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.031     ; 1.469      ;
; 12.061 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|b_full                                   ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.028     ; 1.359      ;
; 12.061 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|b_non_empty                              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.028     ; 1.359      ;
; 12.061 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|b_full                                   ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.028     ; 1.359      ;
; 12.061 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|b_non_empty                              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.028     ; 1.359      ;
; 12.269 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.027     ; 1.152      ;
; 12.269 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[1]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.027     ; 1.152      ;
; 12.269 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[2]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.027     ; 1.152      ;
; 12.269 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[3]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.027     ; 1.152      ;
; 12.269 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[4]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.027     ; 1.152      ;
; 12.269 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[5]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.027     ; 1.152      ;
; 12.269 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[6]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.027     ; 1.152      ;
; 12.269 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[7]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.027     ; 1.152      ;
; 12.269 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[8]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.027     ; 1.152      ;
; 12.269 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[9]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.027     ; 1.152      ;
; 12.269 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[10] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.027     ; 1.152      ;
; 12.269 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[11] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.027     ; 1.152      ;
+--------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'ov5640_pclk'                                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                                                  ; Launch Clock                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+
; -0.394 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[1]       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 1.334      ; 1.104      ;
; -0.394 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[0]       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 1.334      ; 1.104      ;
; -0.394 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 1.334      ; 1.104      ;
; -0.394 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 1.334      ; 1.104      ;
; -0.394 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 1.334      ; 1.104      ;
; -0.394 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 1.334      ; 1.104      ;
; -0.394 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 1.334      ; 1.104      ;
; -0.394 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 1.334      ; 1.104      ;
; -0.394 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 1.334      ; 1.104      ;
; -0.394 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 1.334      ; 1.104      ;
; -0.391 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[14] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 1.335      ; 1.108      ;
; -0.370 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[2]       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 1.336      ; 1.130      ;
; -0.370 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[3]       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 1.336      ; 1.130      ;
; -0.370 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_vsync_dly ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 1.336      ; 1.130      ;
; -0.363 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 1.334      ; 1.135      ;
; -0.363 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 1.334      ; 1.135      ;
; -0.363 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 1.334      ; 1.135      ;
; -0.363 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 1.334      ; 1.135      ;
; -0.363 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 1.334      ; 1.135      ;
; -0.363 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 1.334      ; 1.135      ;
; -0.363 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 1.334      ; 1.135      ;
; -0.363 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 1.334      ; 1.135      ;
; -0.363 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 1.334      ; 1.135      ;
; -0.363 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 1.334      ; 1.135      ;
; -0.363 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 1.334      ; 1.135      ;
; -0.363 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 1.334      ; 1.135      ;
; -0.363 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[12] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 1.334      ; 1.135      ;
; -0.363 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[11] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 1.334      ; 1.135      ;
; -0.363 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 1.334      ; 1.135      ;
; -0.363 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 1.334      ; 1.135      ;
; -0.318 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 1.340      ; 1.186      ;
; -0.318 ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag_dly1   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk ; 0.000        ; 1.340      ; 1.186      ;
; 1.469  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[1]       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.108     ; 0.975      ;
; 1.469  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[0]       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.108     ; 0.975      ;
; 1.469  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[0]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.108     ; 0.975      ;
; 1.469  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[7]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.108     ; 0.975      ;
; 1.469  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[6]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.108     ; 0.975      ;
; 1.469  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[5]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.108     ; 0.975      ;
; 1.469  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[4]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.108     ; 0.975      ;
; 1.469  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[3]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.108     ; 0.975      ;
; 1.469  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[2]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.108     ; 0.975      ;
; 1.469  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[1]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.108     ; 0.975      ;
; 1.472  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[14] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.107     ; 0.979      ;
; 1.495  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[2]       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.106     ; 1.003      ;
; 1.495  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[3]       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.106     ; 1.003      ;
; 1.495  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_vsync_dly ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.106     ; 1.003      ;
; 1.502  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.108     ; 1.008      ;
; 1.502  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[8]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.108     ; 1.008      ;
; 1.502  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[7]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.108     ; 1.008      ;
; 1.502  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[6]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.108     ; 1.008      ;
; 1.502  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[5]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.108     ; 1.008      ;
; 1.502  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[4]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.108     ; 1.008      ;
; 1.502  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[3]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.108     ; 1.008      ;
; 1.502  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[2]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.108     ; 1.008      ;
; 1.502  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[1]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.108     ; 1.008      ;
; 1.502  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[0]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.108     ; 1.008      ;
; 1.502  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[15] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.108     ; 1.008      ;
; 1.502  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[13] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.108     ; 1.008      ;
; 1.502  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[12] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.108     ; 1.008      ;
; 1.502  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[11] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.108     ; 1.008      ;
; 1.502  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[10] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.108     ; 1.008      ;
; 1.502  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[9]  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.108     ; 1.008      ;
; 1.547  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.102     ; 1.059      ;
; 1.547  ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done                                     ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag_dly1   ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk ; -0.500       ; -0.102     ; 1.059      ;
+--------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                                                                                                                                                                                        ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.897 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.026      ;
; 0.897 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[1]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.026      ;
; 0.897 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[2]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.026      ;
; 0.897 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[3]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.026      ;
; 0.897 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[4]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.026      ;
; 0.897 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[5]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.026      ;
; 0.897 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[6]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.026      ;
; 0.897 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[7]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.026      ;
; 0.897 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[8]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.026      ;
; 0.897 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[9]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.026      ;
; 0.897 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[10] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.026      ;
; 0.897 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[11] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.026      ;
; 1.067 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|b_full                                   ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.203      ;
; 1.067 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|b_non_empty                              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.203      ;
; 1.067 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|b_full                                   ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.203      ;
; 1.067 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|b_non_empty                              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.203      ;
; 1.167 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[0]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.300      ;
; 1.167 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[1]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.300      ;
; 1.167 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[2]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.300      ;
; 1.167 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[3]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.300      ;
; 1.167 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[4]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.300      ;
; 1.167 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[5]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.300      ;
; 1.167 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[6]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.300      ;
; 1.167 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[7]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.300      ;
; 1.167 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[8]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.300      ;
; 1.167 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[9]  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.300      ;
; 1.167 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[10] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.300      ;
; 1.167 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw|counter_reg_bit[11] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.300      ;
; 1.185 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[0]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.314      ;
; 1.185 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[1]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.314      ;
; 1.185 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[2]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.314      ;
; 1.185 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[3]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.314      ;
; 1.185 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[4]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.314      ;
; 1.185 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[5]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.314      ;
; 1.185 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[6]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.314      ;
; 1.185 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[7]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.314      ;
; 1.185 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[8]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.314      ;
; 1.185 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[9]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.314      ;
; 1.185 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[10]                        ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.314      ;
; 1.185 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[11]                        ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.314      ;
; 1.185 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.322      ;
; 1.185 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.322      ;
; 1.185 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.322      ;
; 1.185 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.322      ;
; 1.185 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.322      ;
; 1.185 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.322      ;
; 1.185 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.322      ;
; 1.185 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.322      ;
; 1.185 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[8]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.322      ;
; 1.185 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[9]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.322      ;
; 1.185 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[10]                              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.322      ;
; 1.185 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]                              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.322      ;
; 1.186 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.315      ;
; 1.186 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.315      ;
; 1.186 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.315      ;
; 1.186 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.315      ;
; 1.186 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.315      ;
; 1.186 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.315      ;
; 1.186 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.315      ;
; 1.186 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.315      ;
; 1.186 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[8]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.315      ;
; 1.186 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[9]                               ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.315      ;
; 1.186 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[10]                              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.315      ;
; 1.186 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]                              ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.315      ;
; 1.216 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[0]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.356      ;
; 1.216 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[1]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.356      ;
; 1.216 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[2]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.356      ;
; 1.216 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[3]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.356      ;
; 1.216 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[4]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.356      ;
; 1.216 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[5]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.356      ;
; 1.216 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[6]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.356      ;
; 1.216 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[7]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.356      ;
; 1.216 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[8]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.356      ;
; 1.216 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[9]                         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.356      ;
; 1.216 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[10]                        ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.356      ;
; 1.216 ; sobel_top:sobel_top_inst|sobel:sobel_inst|aclr ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count|counter_reg_bit[11]                        ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.356      ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]'                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                               ; Launch Clock                                              ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 1.685 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_4 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|ack ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; -0.500       ; -0.713     ; 0.482      ;
; 1.722 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_2 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|ack ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; -0.500       ; -0.713     ; 0.519      ;
; 1.811 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_3 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|ack ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; -0.500       ; -0.713     ; 0.608      ;
; 1.815 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_1 ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|ack ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; -0.500       ; -0.713     ; 0.612      ;
+-------+---------------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ov5640_pclk'                                                                                                                                                                                                                     ;
+--------+--------------+----------------+-----------------+-------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock       ; Clock Edge ; Target                                                                                                                                                                                ;
+--------+--------------+----------------+-----------------+-------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; ov5640_pclk ; Rise       ; ov5640_pclk                                                                                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[0]                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[1]                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[2]                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[3]                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag_dly1                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[0]                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[10]                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[11]                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[12]                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[13]                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[14]                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[15]                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[1]                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[2]                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[3]                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[4]                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[5]                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[6]                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[7]                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[8]                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[9]                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_vsync_dly                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[0]                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[1]                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[2]                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[3]                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[4]                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[5]                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[6]                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[7]                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[0]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[10]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[1]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[2]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[3]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[4]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[5]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[6]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[7]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[8]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[9]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[0]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[10]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[1]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[2]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[3]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[4]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[5]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[6]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[7]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[8]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[9]                                                ;
; -0.128 ; 0.102        ; 0.230          ; Low Pulse Width ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ;
; -0.128 ; 0.102        ; 0.230          ; Low Pulse Width ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_we_reg       ;
; -0.128 ; 0.102        ; 0.230          ; Low Pulse Width ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ;
; -0.128 ; 0.102        ; 0.230          ; Low Pulse Width ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_we_reg       ;
; -0.126 ; 0.104        ; 0.230          ; Low Pulse Width ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ;
; -0.126 ; 0.104        ; 0.230          ; Low Pulse Width ; ov5640_pclk ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[0]                                                                                                                    ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[1]                                                                                                                    ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[2]                                                                                                                    ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[3]                                                                                                                    ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag_dly1                                                                                                                ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[14]                                                                                                              ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_vsync_dly                                                                                                              ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[0]                                                                                                               ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[1]                                                                                                               ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[2]                                                                                                               ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[3]                                                                                                               ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[4]                                                                                                               ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[5]                                                                                                               ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[6]                                                                                                               ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[7]                                                                                                               ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width ; ov5640_pclk ; Rise       ; ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid                                                                                                                     ;
+--------+--------------+----------------+-----------------+-------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk'                                                                                                      ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------+------------+-----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                     ; Clock Edge ; Target                                                                ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------+------------+-----------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk_en      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_end             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_1         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_2         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_3         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_4         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.IDLE          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_H ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_D_ADDR   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.START_1       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.STOP          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.WR_DATA       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[6]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[9]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7]      ;
; 0.196  ; 0.412        ; 0.216          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ;
; 0.204  ; 0.420        ; 0.216          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_1         ;
; 0.204  ; 0.420        ; 0.216          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_2         ;
; 0.204  ; 0.420        ; 0.216          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_3         ;
; 0.204  ; 0.420        ; 0.216          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_4         ;
; 0.204  ; 0.420        ; 0.216          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_H ;
; 0.204  ; 0.420        ; 0.216          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L ;
; 0.204  ; 0.420        ; 0.216          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.WR_DATA       ;
; 0.204  ; 0.420        ; 0.216          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done        ;
; 0.204  ; 0.420        ; 0.216          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start       ;
; 0.205  ; 0.421        ; 0.216          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]          ;
; 0.205  ; 0.421        ; 0.216          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ;
; 0.205  ; 0.421        ; 0.216          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]          ;
; 0.205  ; 0.421        ; 0.216          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ;
; 0.205  ; 0.421        ; 0.216          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk_en      ;
; 0.205  ; 0.421        ; 0.216          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_end             ;
; 0.205  ; 0.421        ; 0.216          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.IDLE          ;
; 0.205  ; 0.421        ; 0.216          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_D_ADDR   ;
; 0.205  ; 0.421        ; 0.216          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.START_1       ;
; 0.205  ; 0.421        ; 0.216          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.STOP          ;
; 0.205  ; 0.421        ; 0.216          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[0]     ;
; 0.205  ; 0.421        ; 0.216          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[1]     ;
; 0.205  ; 0.421        ; 0.216          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]     ;
; 0.205  ; 0.421        ; 0.216          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]     ;
; 0.205  ; 0.421        ; 0.216          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]     ;
; 0.205  ; 0.421        ; 0.216          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]     ;
; 0.205  ; 0.421        ; 0.216          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[6]     ;
; 0.205  ; 0.421        ; 0.216          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]     ;
; 0.205  ; 0.421        ; 0.216          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]     ;
; 0.205  ; 0.421        ; 0.216          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[9]     ;
; 0.205  ; 0.421        ; 0.216          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0]      ;
; 0.205  ; 0.421        ; 0.216          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1]      ;
; 0.205  ; 0.421        ; 0.216          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2]      ;
; 0.205  ; 0.421        ; 0.216          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3]      ;
; 0.205  ; 0.421        ; 0.216          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4]      ;
; 0.205  ; 0.421        ; 0.216          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5]      ;
; 0.205  ; 0.421        ; 0.216          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6]      ;
; 0.205  ; 0.421        ; 0.216          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7]      ;
; 0.394  ; 0.578        ; 0.184          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]          ;
; 0.394  ; 0.578        ; 0.184          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ;
; 0.394  ; 0.578        ; 0.184          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]          ;
; 0.394  ; 0.578        ; 0.184          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_1         ;
; 0.394  ; 0.578        ; 0.184          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_2         ;
; 0.394  ; 0.578        ; 0.184          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_3         ;
; 0.394  ; 0.578        ; 0.184          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_4         ;
; 0.394  ; 0.578        ; 0.184          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.IDLE          ;
; 0.394  ; 0.578        ; 0.184          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_H ;
; 0.394  ; 0.578        ; 0.184          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L ;
; 0.394  ; 0.578        ; 0.184          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_D_ADDR   ;
; 0.394  ; 0.578        ; 0.184          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.STOP          ;
; 0.394  ; 0.578        ; 0.184          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.WR_DATA       ;
; 0.395  ; 0.579        ; 0.184          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ;
; 0.395  ; 0.579        ; 0.184          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk_en      ;
; 0.395  ; 0.579        ; 0.184          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_end             ;
; 0.395  ; 0.579        ; 0.184          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.START_1       ;
; 0.395  ; 0.579        ; 0.184          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done        ;
; 0.395  ; 0.579        ; 0.184          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start       ;
; 0.395  ; 0.579        ; 0.184          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[0]     ;
; 0.395  ; 0.579        ; 0.184          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[1]     ;
; 0.395  ; 0.579        ; 0.184          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]     ;
; 0.395  ; 0.579        ; 0.184          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]     ;
; 0.395  ; 0.579        ; 0.184          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]     ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]'                                                                                     ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------+------------+-------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                            ; Clock Edge ; Target                                                ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------+------------+-------------------------------------------------------+
; 0.427 ; 0.427        ; 0.000          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|ack|datac               ;
; 0.431 ; 0.431        ; 0.000          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|ack ;
; 0.460 ; 0.460        ; 0.000          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|Equal4~0|datad          ;
; 0.465 ; 0.465        ; 0.000          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|Equal4~0|combout        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|cnt_i2c_clk[0]|q        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|cnt_i2c_clk[0]|q        ;
; 0.534 ; 0.534        ; 0.000          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|Equal4~0|combout        ;
; 0.538 ; 0.538        ; 0.000          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|Equal4~0|datad          ;
; 0.566 ; 0.566        ; 0.000          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|ack ;
; 0.570 ; 0.570        ; 0.000          ; High Pulse Width ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|ack|datac               ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                     ; Clock Edge ; Target                                                                                                                                                        ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.692 ; 2.692        ; 2.000          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]                                                                                                   ;
; 0.692 ; 2.692        ; 2.000          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]                                                                                                   ;
; 0.692 ; 2.692        ; 2.000          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]                                                                                                   ;
; 0.692 ; 2.692        ; 2.000          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0]                                                                                           ;
; 0.692 ; 2.692        ; 2.000          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1]                                                                                           ;
; 0.692 ; 2.692        ; 2.000          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2]                                                                                           ;
; 0.692 ; 2.692        ; 2.000          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3]                                                                                           ;
; 0.692 ; 2.692        ; 2.000          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4]                                                                                           ;
; 0.692 ; 2.692        ; 2.000          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0]                                                                                           ;
; 0.692 ; 2.692        ; 2.000          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1]                                                                                           ;
; 0.692 ; 2.692        ; 2.000          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2]                                                                                           ;
; 0.692 ; 2.692        ; 2.000          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3]                                                                                           ;
; 0.692 ; 2.692        ; 2.000          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4]                                                                                           ;
; 0.692 ; 2.692        ; 2.000          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 0.692 ; 2.692        ; 2.000          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 0.692 ; 2.692        ; 2.000          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 0.692 ; 2.692        ; 2.000          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 0.692 ; 2.692        ; 2.000          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0]                                                                                           ;
; 0.692 ; 2.692        ; 2.000          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1]                                                                                           ;
; 0.692 ; 2.692        ; 2.000          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2]                                                                                           ;
; 0.692 ; 2.692        ; 2.000          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3]                                                                                           ;
; 0.692 ; 2.692        ; 2.000          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4]                                                                                           ;
; 0.692 ; 2.692        ; 2.000          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0]                                                                                           ;
; 0.692 ; 2.692        ; 2.000          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1]                                                                                           ;
; 0.692 ; 2.692        ; 2.000          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2]                                                                                           ;
; 0.692 ; 2.692        ; 2.000          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3]                                                                                           ;
; 0.692 ; 2.692        ; 2.000          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4]                                                                                           ;
; 0.692 ; 2.692        ; 2.000          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 0.692 ; 2.692        ; 2.000          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 0.692 ; 2.692        ; 2.000          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 0.692 ; 2.692        ; 2.000          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 0.692 ; 2.692        ; 2.000          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0]                                                                                           ;
; 0.692 ; 2.692        ; 2.000          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1]                                                                                           ;
; 0.692 ; 2.692        ; 2.000          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2]                                                                                           ;
; 0.692 ; 2.692        ; 2.000          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3]                                                                                           ;
; 0.692 ; 2.692        ; 2.000          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4]                                                                                           ;
; 0.692 ; 2.692        ; 2.000          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0]                                                                                           ;
; 0.692 ; 2.692        ; 2.000          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1]                                                                                           ;
; 0.692 ; 2.692        ; 2.000          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2]                                                                                           ;
; 0.692 ; 2.692        ; 2.000          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3]                                                                                           ;
; 0.692 ; 2.692        ; 2.000          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4]                                                                                           ;
; 0.692 ; 2.692        ; 2.000          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 0.692 ; 2.692        ; 2.000          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 0.692 ; 2.692        ; 2.000          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 0.692 ; 2.692        ; 2.000          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 0.692 ; 2.692        ; 2.000          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0]                                                                                           ;
; 0.692 ; 2.692        ; 2.000          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1]                                                                                           ;
; 0.692 ; 2.692        ; 2.000          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2]                                                                                           ;
; 0.692 ; 2.692        ; 2.000          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3]                                                                                           ;
; 0.692 ; 2.692        ; 2.000          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4]                                                                                           ;
; 0.692 ; 2.692        ; 2.000          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0]                                                                                           ;
; 0.692 ; 2.692        ; 2.000          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1]                                                                                           ;
; 0.692 ; 2.692        ; 2.000          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2]                                                                                           ;
; 0.692 ; 2.692        ; 2.000          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 0.692 ; 2.692        ; 2.000          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 0.692 ; 2.692        ; 2.000          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 0.692 ; 2.692        ; 2.000          ; Min Period       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 1.143 ; 1.327        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0]                                                                                           ;
; 1.143 ; 1.327        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0]                                                                                           ;
; 1.144 ; 1.328        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]                                                                                                   ;
; 1.144 ; 1.328        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]                                                                                                   ;
; 1.144 ; 1.328        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]                                                                                                   ;
; 1.144 ; 1.328        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0]                                                                                           ;
; 1.144 ; 1.328        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1]                                                                                           ;
; 1.144 ; 1.328        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2]                                                                                           ;
; 1.144 ; 1.328        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3]                                                                                           ;
; 1.144 ; 1.328        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4]                                                                                           ;
; 1.144 ; 1.328        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0]                                                                                           ;
; 1.144 ; 1.328        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1]                                                                                           ;
; 1.144 ; 1.328        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2]                                                                                           ;
; 1.144 ; 1.328        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3]                                                                                           ;
; 1.144 ; 1.328        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4]                                                                                           ;
; 1.144 ; 1.328        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0]                                                                                           ;
; 1.144 ; 1.328        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1]                                                                                           ;
; 1.144 ; 1.328        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2]                                                                                           ;
; 1.144 ; 1.328        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3]                                                                                           ;
; 1.144 ; 1.328        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4]                                                                                           ;
; 1.144 ; 1.328        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0]                                                                                           ;
; 1.144 ; 1.328        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1]                                                                                           ;
; 1.144 ; 1.328        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2]                                                                                           ;
; 1.144 ; 1.328        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3]                                                                                           ;
; 1.144 ; 1.328        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4]                                                                                           ;
; 1.144 ; 1.328        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1]                                                                                           ;
; 1.144 ; 1.328        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2]                                                                                           ;
; 1.144 ; 1.360        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3]                                                                                           ;
; 1.144 ; 1.360        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4]                                                                                           ;
; 1.144 ; 1.328        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1]                                                                                           ;
; 1.144 ; 1.328        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2]                                                                                           ;
; 1.144 ; 1.328        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3]                                                                                           ;
; 1.144 ; 1.328        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4]                                                                                           ;
; 1.144 ; 1.328        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0]                                                                                           ;
; 1.144 ; 1.328        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1]                                                                                           ;
; 1.144 ; 1.328        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2]                                                                                           ;
; 1.144 ; 1.328        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3]                                                                                           ;
; 1.144 ; 1.328        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4]                                                                                           ;
; 1.144 ; 1.328        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0]                                                                                           ;
; 1.144 ; 1.328        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1]                                                                                           ;
; 1.144 ; 1.328        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2]                                                                                           ;
; 1.145 ; 1.361        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]                                                                                                   ;
; 1.145 ; 1.361        ; 0.216          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]                                                                                                   ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                       ;
+-------+--------------+----------------+-----------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                   ;
+-------+--------------+----------------+-----------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.734 ; 3.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0    ;
; 3.734 ; 3.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_we_reg          ;
; 3.734 ; 3.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0    ;
; 3.734 ; 3.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_we_reg          ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0     ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0     ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                              ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                             ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                             ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                             ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                             ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                             ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                             ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                              ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                              ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                              ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                              ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                              ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                              ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                              ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                              ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                              ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0    ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0    ;
; 3.769 ; 3.953        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ;
; 3.769 ; 3.953        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ;
; 3.769 ; 3.953        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ;
; 3.769 ; 3.953        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[2]  ;
; 3.769 ; 3.953        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[3]  ;
; 3.769 ; 3.953        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[5]  ;
; 3.769 ; 3.953        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[1]                                                   ;
; 3.769 ; 3.953        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[4]                                                   ;
; 3.770 ; 3.954        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_msb_aeb                                        ;
; 3.770 ; 3.954        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_DATA                                                                                     ;
; 3.774 ; 3.958        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ;
; 3.774 ; 3.958        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ;
; 3.774 ; 3.958        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ;
; 3.774 ; 3.958        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ;
; 3.774 ; 3.958        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1]  ;
; 3.774 ; 3.958        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[8]                                ;
; 3.774 ; 3.958        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_lsb_aeb                                        ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                       ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[10] ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[4]  ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[6]  ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[7]  ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[8]  ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe15|dffe16a[9]  ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0]                                ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1]                                ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2]                                ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[3]                                ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[4]                                ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[5]                                ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[6]                                ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[7]                                ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[8]                                ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[9]                                ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|rd_ack_dly                                                                                                                             ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[11]                                                                                                                      ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[12]                                                                                                                      ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[13]                                                                                                                      ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[14]                                                                                                                      ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[15]                                                                                                                      ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[17]                                                                                                                      ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[18]                                                                                                                      ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[19]                                                                                                                      ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[20]                                                                                                                      ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[21]                                                                                                                      ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[22]                                                                                                                      ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[23]                                                                                                                      ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[9]                                                                                                                       ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_req                                                                                                                           ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[10]                                                                                                                      ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[11]                                                                                                                      ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[12]                                                                                                                      ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[13]                                                                                                                      ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[14]                                                                                                                      ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[15]                                                                                                                      ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[16]                                                                                                                      ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[17]                                                                                                                      ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[18]                                                                                                                      ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[9]                                                                                                                       ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_cmd[0]                                                                                             ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_cmd[1]                                                                                             ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_cmd[2]                                                                                             ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_req                                                                                                ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_END                                                                                     ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_TRF                                                                                     ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_TRP                                                                                     ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AUTO_REF                                                                                     ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[0]                                                                                             ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[1]                                                                                             ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[2]                                                                                             ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[3]                                                                                             ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[4]                                                                                             ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[5]                                                                                             ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[6]                                                                                             ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[7]                                                                                             ;
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[8]                                                                                             ;
+-------+--------------+----------------+-----------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                     ; Clock Edge ; Target                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 6.465 ; 6.695        ; 0.230          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a2~porta_address_reg0 ;
; 6.465 ; 6.695        ; 0.230          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a2~porta_we_reg       ;
; 6.465 ; 6.695        ; 0.230          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a4~porta_address_reg0 ;
; 6.465 ; 6.695        ; 0.230          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a4~porta_we_reg       ;
; 6.465 ; 6.695        ; 0.230          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_address_reg0 ;
; 6.465 ; 6.695        ; 0.230          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_we_reg       ;
; 6.466 ; 6.696        ; 0.230          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 6.466 ; 6.696        ; 0.230          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 6.466 ; 6.696        ; 0.230          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a2~porta_address_reg0 ;
; 6.466 ; 6.696        ; 0.230          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a2~porta_we_reg       ;
; 6.466 ; 6.696        ; 0.230          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a4~porta_address_reg0 ;
; 6.466 ; 6.696        ; 0.230          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a4~porta_we_reg       ;
; 6.466 ; 6.696        ; 0.230          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_address_reg0 ;
; 6.466 ; 6.696        ; 0.230          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_we_reg       ;
; 6.466 ; 6.696        ; 0.230          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 6.466 ; 6.696        ; 0.230          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 6.467 ; 6.697        ; 0.230          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a4~portb_address_reg0 ;
; 6.467 ; 6.697        ; 0.230          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 6.467 ; 6.697        ; 0.230          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a2~porta_datain_reg0  ;
; 6.467 ; 6.697        ; 0.230          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a4~porta_datain_reg0  ;
; 6.467 ; 6.697        ; 0.230          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_datain_reg0  ;
; 6.468 ; 6.698        ; 0.230          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                                                                  ;
; 6.468 ; 6.698        ; 0.230          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                                                                 ;
; 6.468 ; 6.698        ; 0.230          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                                                                 ;
; 6.468 ; 6.698        ; 0.230          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                                                                 ;
; 6.468 ; 6.698        ; 0.230          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                                                                 ;
; 6.468 ; 6.698        ; 0.230          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                                                                 ;
; 6.468 ; 6.698        ; 0.230          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                                                                 ;
; 6.468 ; 6.698        ; 0.230          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                                                                  ;
; 6.468 ; 6.698        ; 0.230          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                                                                  ;
; 6.468 ; 6.698        ; 0.230          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                                                                  ;
; 6.468 ; 6.698        ; 0.230          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                                                                  ;
; 6.468 ; 6.698        ; 0.230          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                                                                  ;
; 6.468 ; 6.698        ; 0.230          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                                                                  ;
; 6.468 ; 6.698        ; 0.230          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                                                                  ;
; 6.468 ; 6.698        ; 0.230          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                                                                  ;
; 6.468 ; 6.698        ; 0.230          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                                                                  ;
; 6.468 ; 6.698        ; 0.230          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0                                        ;
; 6.468 ; 6.698        ; 0.230          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0                                        ;
; 6.468 ; 6.698        ; 0.230          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 6.468 ; 6.698        ; 0.230          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 6.468 ; 6.698        ; 0.230          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a2~porta_datain_reg0  ;
; 6.468 ; 6.698        ; 0.230          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a2~portb_address_reg0 ;
; 6.468 ; 6.698        ; 0.230          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a4~porta_datain_reg0  ;
; 6.468 ; 6.698        ; 0.230          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~porta_datain_reg0  ;
; 6.468 ; 6.698        ; 0.230          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~portb_address_reg0 ;
; 6.468 ; 6.698        ; 0.230          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 6.468 ; 6.698        ; 0.230          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a2~portb_address_reg0 ;
; 6.468 ; 6.698        ; 0.230          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a4~portb_address_reg0 ;
; 6.468 ; 6.698        ; 0.230          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1|ram_block2a6~portb_address_reg0 ;
; 6.527 ; 6.757        ; 0.230          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                                                                  ;
; 6.527 ; 6.757        ; 0.230          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                                                                 ;
; 6.527 ; 6.757        ; 0.230          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                                                                 ;
; 6.527 ; 6.757        ; 0.230          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                                                                 ;
; 6.527 ; 6.757        ; 0.230          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                                                                 ;
; 6.527 ; 6.757        ; 0.230          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                                                                 ;
; 6.527 ; 6.757        ; 0.230          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                                                                 ;
; 6.527 ; 6.757        ; 0.230          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                                                                  ;
; 6.527 ; 6.757        ; 0.230          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                                                                  ;
; 6.527 ; 6.757        ; 0.230          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                                                                  ;
; 6.527 ; 6.757        ; 0.230          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                                                                  ;
; 6.527 ; 6.757        ; 0.230          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                                                                  ;
; 6.527 ; 6.757        ; 0.230          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                                                                  ;
; 6.527 ; 6.757        ; 0.230          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                                                                  ;
; 6.527 ; 6.757        ; 0.230          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                                                                  ;
; 6.527 ; 6.757        ; 0.230          ; High Pulse Width ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                                                                  ;
; 6.528 ; 6.712        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[0]                                                                                                                                                                   ;
; 6.528 ; 6.712        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[1]                                                                                                                                                                   ;
; 6.528 ; 6.712        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[2]                                                                                                                                                                   ;
; 6.528 ; 6.712        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[3]                                                                                                                                                                   ;
; 6.528 ; 6.712        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_reg[0]                                                                                                                                                                  ;
; 6.528 ; 6.712        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_reg[1]                                                                                                                                                                  ;
; 6.528 ; 6.712        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_reg[2]                                                                                                                                                                  ;
; 6.528 ; 6.712        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_reg[3]                                                                                                                                                                  ;
; 6.528 ; 6.712        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_reg[4]                                                                                                                                                                  ;
; 6.528 ; 6.712        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_reg[5]                                                                                                                                                                  ;
; 6.528 ; 6.712        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_reg[6]                                                                                                                                                                  ;
; 6.528 ; 6.712        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_reg[7]                                                                                                                                                                  ;
; 6.528 ; 6.712        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[1]                                                                                                                                                                     ;
; 6.528 ; 6.712        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[3]                                                                                                                                                                     ;
; 6.528 ; 6.712        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[5]                                                                                                                                                                     ;
; 6.528 ; 6.712        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[7]                                                                                                                                                                     ;
; 6.528 ; 6.712        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[9]                                                                                                                                                                     ;
; 6.528 ; 6.712        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|q_m_n0[1]                                                                                                                                                                       ;
; 6.528 ; 6.712        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|q_m_n0[2]                                                                                                                                                                       ;
; 6.528 ; 6.712        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|q_m_n0[3]                                                                                                                                                                       ;
; 6.528 ; 6.712        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|q_m_n1[2]                                                                                                                                                                       ;
; 6.528 ; 6.712        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|q_m_n1[3]                                                                                                                                                                       ;
; 6.528 ; 6.712        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|q_m_reg[0]                                                                                                                                                                      ;
; 6.528 ; 6.712        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|q_m_reg[1]                                                                                                                                                                      ;
; 6.528 ; 6.712        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|q_m_reg[2]                                                                                                                                                                      ;
; 6.528 ; 6.712        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|q_m_reg[3]                                                                                                                                                                      ;
; 6.528 ; 6.712        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|q_m_reg[4]                                                                                                                                                                      ;
; 6.528 ; 6.712        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|q_m_reg[5]                                                                                                                                                                      ;
; 6.528 ; 6.712        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|q_m_reg[6]                                                                                                                                                                      ;
; 6.528 ; 6.712        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|q_m_reg[7]                                                                                                                                                                      ;
; 6.528 ; 6.712        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|q_m_reg[8]                                                                                                                                                                      ;
; 6.528 ; 6.712        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[0]                                                                                                                                                                          ;
; 6.528 ; 6.712        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[1]                                                                                                                                                                          ;
; 6.528 ; 6.712        ; 0.184          ; Low Pulse Width  ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[2]                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                    ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                              ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------+
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]            ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]            ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]            ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|observablevcoout  ;
; 9.611  ; 9.611        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.611  ; 9.611        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.611  ; 9.611        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.611  ; 9.611        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                     ;
; 9.622  ; 9.622        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]          ;
; 9.639  ; 9.639        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~inputclkctrl|inclk[0]                                       ;
; 9.639  ; 9.639        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~inputclkctrl|outclk                                         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                     ;
; 10.361 ; 10.361       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~inputclkctrl|inclk[0]                                       ;
; 10.361 ; 10.361       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~inputclkctrl|outclk                                         ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                     ;
; 10.388 ; 10.388       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.388 ; 10.388       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.388 ; 10.388       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.388 ; 10.388       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]            ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]            ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]            ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|observablevcoout  ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                             ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                               ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0]                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1]                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2]                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3]                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4]                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5]                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6]                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7]                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk                      ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0]                   ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1]                   ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2]                   ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3]                   ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4]                   ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5]                   ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6]                   ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7]                   ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk                      ;
; 19.977 ; 19.977       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|cnt_clk[0]|clk                                   ;
; 19.977 ; 19.977       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|cnt_clk[1]|clk                                   ;
; 19.977 ; 19.977       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|cnt_clk[2]|clk                                   ;
; 19.977 ; 19.977       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|cnt_clk[3]|clk                                   ;
; 19.977 ; 19.977       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|cnt_clk[4]|clk                                   ;
; 19.977 ; 19.977       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|cnt_clk[5]|clk                                   ;
; 19.977 ; 19.977       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|cnt_clk[6]|clk                                   ;
; 19.977 ; 19.977       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|cnt_clk[7]|clk                                   ;
; 19.977 ; 19.977       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|i2c_clk|clk                                      ;
; 19.999 ; 19.999       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 19.999 ; 19.999       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 20.001 ; 20.001       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 20.001 ; 20.001       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 20.022 ; 20.022       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|cnt_clk[0]|clk                                   ;
; 20.022 ; 20.022       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|cnt_clk[1]|clk                                   ;
; 20.022 ; 20.022       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|cnt_clk[2]|clk                                   ;
; 20.022 ; 20.022       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|cnt_clk[3]|clk                                   ;
; 20.022 ; 20.022       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|cnt_clk[4]|clk                                   ;
; 20.022 ; 20.022       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|cnt_clk[5]|clk                                   ;
; 20.022 ; 20.022       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|cnt_clk[6]|clk                                   ;
; 20.022 ; 20.022       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|cnt_clk[7]|clk                                   ;
; 20.022 ; 20.022       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top_inst|i2c_ctrl_inst|i2c_clk|clk                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0]                   ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1]                   ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2]                   ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3]                   ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4]                   ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5]                   ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6]                   ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7]                   ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk                      ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                        ;
+-----------------+------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------+
; Data Port       ; Clock Port                                                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                  ;
+-----------------+------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------+
; sdram_dq[*]     ; sys_clk                                                          ; 2.616 ; 3.247 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[0]    ; sys_clk                                                          ; 2.530 ; 3.147 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[1]    ; sys_clk                                                          ; 2.220 ; 2.775 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[2]    ; sys_clk                                                          ; 2.536 ; 3.157 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[3]    ; sys_clk                                                          ; 2.538 ; 3.128 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[4]    ; sys_clk                                                          ; 2.541 ; 3.138 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[5]    ; sys_clk                                                          ; 2.534 ; 3.124 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[6]    ; sys_clk                                                          ; 2.387 ; 2.959 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[7]    ; sys_clk                                                          ; 2.390 ; 2.971 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[8]    ; sys_clk                                                          ; 2.374 ; 2.957 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[9]    ; sys_clk                                                          ; 2.386 ; 2.956 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[10]   ; sys_clk                                                          ; 2.523 ; 3.111 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[11]   ; sys_clk                                                          ; 2.543 ; 3.133 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[12]   ; sys_clk                                                          ; 2.616 ; 3.247 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[13]   ; sys_clk                                                          ; 2.588 ; 3.236 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[14]   ; sys_clk                                                          ; 2.554 ; 3.192 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[15]   ; sys_clk                                                          ; 2.520 ; 3.147 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
; sys_rst_n       ; sys_clk                                                          ; 3.785 ; 3.873 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
; key_input       ; sys_clk                                                          ; 1.221 ; 1.605 ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; ov5640_data[*]  ; ov5640_pclk                                                      ; 1.961 ; 2.726 ; Rise       ; ov5640_pclk                                                      ;
;  ov5640_data[0] ; ov5640_pclk                                                      ; 1.446 ; 2.084 ; Rise       ; ov5640_pclk                                                      ;
;  ov5640_data[1] ; ov5640_pclk                                                      ; 1.961 ; 2.726 ; Rise       ; ov5640_pclk                                                      ;
;  ov5640_data[2] ; ov5640_pclk                                                      ; 1.366 ; 2.021 ; Rise       ; ov5640_pclk                                                      ;
;  ov5640_data[3] ; ov5640_pclk                                                      ; 1.536 ; 2.204 ; Rise       ; ov5640_pclk                                                      ;
;  ov5640_data[4] ; ov5640_pclk                                                      ; 1.767 ; 2.470 ; Rise       ; ov5640_pclk                                                      ;
;  ov5640_data[5] ; ov5640_pclk                                                      ; 1.406 ; 2.053 ; Rise       ; ov5640_pclk                                                      ;
;  ov5640_data[6] ; ov5640_pclk                                                      ; 1.470 ; 2.123 ; Rise       ; ov5640_pclk                                                      ;
;  ov5640_data[7] ; ov5640_pclk                                                      ; 1.294 ; 1.917 ; Rise       ; ov5640_pclk                                                      ;
; ov5640_href     ; ov5640_pclk                                                      ; 1.892 ; 2.571 ; Rise       ; ov5640_pclk                                                      ;
; ov5640_vsync    ; ov5640_pclk                                                      ; 1.948 ; 2.659 ; Rise       ; ov5640_pclk                                                      ;
; sccb_sda        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 2.401 ; 3.054 ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ;
+-----------------+------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                           ;
+-----------------+------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------+
; Data Port       ; Clock Port                                                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                  ;
+-----------------+------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------+
; sdram_dq[*]     ; sys_clk                                                          ; -1.864 ; -2.411 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[0]    ; sys_clk                                                          ; -2.161 ; -2.768 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[1]    ; sys_clk                                                          ; -1.864 ; -2.411 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[2]    ; sys_clk                                                          ; -2.167 ; -2.778 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[3]    ; sys_clk                                                          ; -2.169 ; -2.750 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[4]    ; sys_clk                                                          ; -2.172 ; -2.760 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[5]    ; sys_clk                                                          ; -2.166 ; -2.746 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[6]    ; sys_clk                                                          ; -2.025 ; -2.588 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[7]    ; sys_clk                                                          ; -2.027 ; -2.600 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[8]    ; sys_clk                                                          ; -2.011 ; -2.586 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[9]    ; sys_clk                                                          ; -2.023 ; -2.586 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[10]   ; sys_clk                                                          ; -2.154 ; -2.734 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[11]   ; sys_clk                                                          ; -2.175 ; -2.756 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[12]   ; sys_clk                                                          ; -2.244 ; -2.865 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[13]   ; sys_clk                                                          ; -2.217 ; -2.854 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[14]   ; sys_clk                                                          ; -2.185 ; -2.812 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[15]   ; sys_clk                                                          ; -2.152 ; -2.770 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
; sys_rst_n       ; sys_clk                                                          ; -1.542 ; -1.801 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
; key_input       ; sys_clk                                                          ; -0.406 ; -0.743 ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; ov5640_data[*]  ; ov5640_pclk                                                      ; -0.896 ; -1.507 ; Rise       ; ov5640_pclk                                                      ;
;  ov5640_data[0] ; ov5640_pclk                                                      ; -1.131 ; -1.756 ; Rise       ; ov5640_pclk                                                      ;
;  ov5640_data[1] ; ov5640_pclk                                                      ; -1.561 ; -2.265 ; Rise       ; ov5640_pclk                                                      ;
;  ov5640_data[2] ; ov5640_pclk                                                      ; -1.076 ; -1.690 ; Rise       ; ov5640_pclk                                                      ;
;  ov5640_data[3] ; ov5640_pclk                                                      ; -1.160 ; -1.794 ; Rise       ; ov5640_pclk                                                      ;
;  ov5640_data[4] ; ov5640_pclk                                                      ; -1.292 ; -1.983 ; Rise       ; ov5640_pclk                                                      ;
;  ov5640_data[5] ; ov5640_pclk                                                      ; -1.155 ; -1.778 ; Rise       ; ov5640_pclk                                                      ;
;  ov5640_data[6] ; ov5640_pclk                                                      ; -1.160 ; -1.798 ; Rise       ; ov5640_pclk                                                      ;
;  ov5640_data[7] ; ov5640_pclk                                                      ; -0.896 ; -1.507 ; Rise       ; ov5640_pclk                                                      ;
; ov5640_href     ; ov5640_pclk                                                      ; -0.934 ; -1.557 ; Rise       ; ov5640_pclk                                                      ;
; ov5640_vsync    ; ov5640_pclk                                                      ; -1.120 ; -1.749 ; Rise       ; ov5640_pclk                                                      ;
; sccb_sda        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; -1.793 ; -2.429 ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ;
+-----------------+------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                ;
+-----------------+------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------+
; Data Port       ; Clock Port                                                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                  ;
+-----------------+------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------+
; sdram_addr[*]   ; sys_clk                                                          ; 4.644  ; 4.830  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[0]  ; sys_clk                                                          ; 4.528  ; 4.547  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[1]  ; sys_clk                                                          ; 3.796  ; 3.816  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[2]  ; sys_clk                                                          ; 3.660  ; 3.609  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[3]  ; sys_clk                                                          ; 4.076  ; 4.203  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[4]  ; sys_clk                                                          ; 3.723  ; 3.696  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[5]  ; sys_clk                                                          ; 3.850  ; 3.944  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[6]  ; sys_clk                                                          ; 4.304  ; 4.448  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[7]  ; sys_clk                                                          ; 4.256  ; 4.386  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[8]  ; sys_clk                                                          ; 4.095  ; 4.204  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[9]  ; sys_clk                                                          ; 4.538  ; 4.712  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[10] ; sys_clk                                                          ; 3.846  ; 4.110  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[11] ; sys_clk                                                          ; 4.637  ; 4.816  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[12] ; sys_clk                                                          ; 4.644  ; 4.830  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
; sdram_ba[*]     ; sys_clk                                                          ; 4.545  ; 4.725  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_ba[0]    ; sys_clk                                                          ; 4.419  ; 4.593  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_ba[1]    ; sys_clk                                                          ; 4.545  ; 4.725  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
; sdram_cas_n     ; sys_clk                                                          ; 4.339  ; 4.508  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
; sdram_dq[*]     ; sys_clk                                                          ; 3.153  ; 3.303  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[0]    ; sys_clk                                                          ; 3.153  ; 3.303  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[1]    ; sys_clk                                                          ; 2.844  ; 2.979  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[2]    ; sys_clk                                                          ; 2.898  ; 3.021  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[3]    ; sys_clk                                                          ; 2.951  ; 3.080  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[4]    ; sys_clk                                                          ; 2.908  ; 3.021  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[5]    ; sys_clk                                                          ; 2.511  ; 2.592  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[6]    ; sys_clk                                                          ; 2.899  ; 3.012  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[7]    ; sys_clk                                                          ; 2.976  ; 3.107  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[8]    ; sys_clk                                                          ; 2.892  ; 3.004  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[9]    ; sys_clk                                                          ; 2.934  ; 3.051  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[10]   ; sys_clk                                                          ; 2.789  ; 2.889  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[11]   ; sys_clk                                                          ; 2.811  ; 2.923  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[12]   ; sys_clk                                                          ; 2.749  ; 2.856  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[13]   ; sys_clk                                                          ; 2.844  ; 2.962  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[14]   ; sys_clk                                                          ; 2.798  ; 2.901  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[15]   ; sys_clk                                                          ; 2.954  ; 3.078  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
; sdram_ras_n     ; sys_clk                                                          ; 3.574  ; 3.654  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
; sdram_we_n      ; sys_clk                                                          ; 3.581  ; 3.657  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
; sdram_clk       ; sys_clk                                                          ; -1.155 ;        ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]         ;
; sdram_clk       ; sys_clk                                                          ;        ; -1.150 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]         ;
; tmds_clk_n      ; sys_clk                                                          ; 2.197  ; 2.242  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; tmds_clk_p      ; sys_clk                                                          ; 2.197  ; 2.242  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; tmds_data_n[*]  ; sys_clk                                                          ; 2.196  ; 2.241  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_n[0] ; sys_clk                                                          ; 2.196  ; 2.241  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_n[1] ; sys_clk                                                          ; 2.177  ; 2.222  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_n[2] ; sys_clk                                                          ; 2.177  ; 2.222  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; tmds_data_p[*]  ; sys_clk                                                          ; 2.196  ; 2.241  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_p[0] ; sys_clk                                                          ; 2.196  ; 2.241  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_p[1] ; sys_clk                                                          ; 2.177  ; 2.222  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_p[2] ; sys_clk                                                          ; 2.167  ; 2.212  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; tmds_clk_n      ; sys_clk                                                          ; 2.215  ; 2.263  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; tmds_clk_p      ; sys_clk                                                          ; 2.215  ; 2.263  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; tmds_data_n[*]  ; sys_clk                                                          ; 2.214  ; 2.262  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_n[0] ; sys_clk                                                          ; 2.214  ; 2.262  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_n[1] ; sys_clk                                                          ; 2.195  ; 2.243  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_n[2] ; sys_clk                                                          ; 2.196  ; 2.244  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; tmds_data_p[*]  ; sys_clk                                                          ; 2.214  ; 2.262  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_p[0] ; sys_clk                                                          ; 2.214  ; 2.262  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_p[1] ; sys_clk                                                          ; 2.195  ; 2.243  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_p[2] ; sys_clk                                                          ; 2.186  ; 2.234  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; sccb_scl        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 3.135  ; 3.330  ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ;
; sccb_sda        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 4.200  ; 3.554  ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ;
; sccb_scl        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 3.141  ; 3.321  ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ;
; sccb_sda        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 3.404  ; 4.519  ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ;
; sccb_scl        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; 5.345  ; 5.536  ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ;
; sccb_sda        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; 9.054  ; 9.291  ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ;
+-----------------+------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                        ;
+-----------------+------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------+
; Data Port       ; Clock Port                                                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                  ;
+-----------------+------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------+
; sdram_addr[*]   ; sys_clk                                                          ; 2.286  ; 2.320  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[0]  ; sys_clk                                                          ; 3.761  ; 3.997  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[1]  ; sys_clk                                                          ; 2.931  ; 3.156  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[2]  ; sys_clk                                                          ; 2.699  ; 2.869  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[3]  ; sys_clk                                                          ; 2.286  ; 2.320  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[4]  ; sys_clk                                                          ; 2.950  ; 3.140  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[5]  ; sys_clk                                                          ; 3.068  ; 3.300  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[6]  ; sys_clk                                                          ; 2.397  ; 2.438  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[7]  ; sys_clk                                                          ; 2.360  ; 2.386  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[8]  ; sys_clk                                                          ; 2.543  ; 2.548  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[9]  ; sys_clk                                                          ; 2.311  ; 2.337  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[10] ; sys_clk                                                          ; 2.530  ; 2.548  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[11] ; sys_clk                                                          ; 2.597  ; 2.655  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[12] ; sys_clk                                                          ; 2.640  ; 2.709  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
; sdram_ba[*]     ; sys_clk                                                          ; 2.419  ; 2.466  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_ba[0]    ; sys_clk                                                          ; 2.419  ; 2.466  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_ba[1]    ; sys_clk                                                          ; 2.533  ; 2.583  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
; sdram_cas_n     ; sys_clk                                                          ; 2.781  ; 2.945  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
; sdram_dq[*]     ; sys_clk                                                          ; 2.241  ; 2.319  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[0]    ; sys_clk                                                          ; 2.856  ; 3.001  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[1]    ; sys_clk                                                          ; 2.559  ; 2.689  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[2]    ; sys_clk                                                          ; 2.612  ; 2.730  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[3]    ; sys_clk                                                          ; 2.662  ; 2.787  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[4]    ; sys_clk                                                          ; 2.621  ; 2.730  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[5]    ; sys_clk                                                          ; 2.241  ; 2.319  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[6]    ; sys_clk                                                          ; 2.613  ; 2.721  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[7]    ; sys_clk                                                          ; 2.686  ; 2.813  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[8]    ; sys_clk                                                          ; 2.605  ; 2.712  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[9]    ; sys_clk                                                          ; 2.646  ; 2.758  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[10]   ; sys_clk                                                          ; 2.507  ; 2.603  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[11]   ; sys_clk                                                          ; 2.528  ; 2.635  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[12]   ; sys_clk                                                          ; 2.468  ; 2.571  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[13]   ; sys_clk                                                          ; 2.560  ; 2.673  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[14]   ; sys_clk                                                          ; 2.516  ; 2.615  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[15]   ; sys_clk                                                          ; 2.666  ; 2.784  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
; sdram_ras_n     ; sys_clk                                                          ; 2.587  ; 2.729  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
; sdram_we_n      ; sys_clk                                                          ; 2.381  ; 2.507  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
; sdram_clk       ; sys_clk                                                          ; -1.362 ;        ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]         ;
; sdram_clk       ; sys_clk                                                          ;        ; -1.358 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]         ;
; tmds_clk_n      ; sys_clk                                                          ; 2.036  ; 2.080  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; tmds_clk_p      ; sys_clk                                                          ; 2.036  ; 2.080  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; tmds_data_n[*]  ; sys_clk                                                          ; 2.016  ; 2.060  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_n[0] ; sys_clk                                                          ; 2.035  ; 2.079  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_n[1] ; sys_clk                                                          ; 2.016  ; 2.060  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_n[2] ; sys_clk                                                          ; 2.016  ; 2.060  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; tmds_data_p[*]  ; sys_clk                                                          ; 2.006  ; 2.050  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_p[0] ; sys_clk                                                          ; 2.035  ; 2.079  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_p[1] ; sys_clk                                                          ; 2.016  ; 2.060  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_p[2] ; sys_clk                                                          ; 2.006  ; 2.050  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; tmds_clk_n      ; sys_clk                                                          ; 2.053  ; 2.100  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; tmds_clk_p      ; sys_clk                                                          ; 2.053  ; 2.100  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; tmds_data_n[*]  ; sys_clk                                                          ; 2.033  ; 2.080  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_n[0] ; sys_clk                                                          ; 2.052  ; 2.099  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_n[1] ; sys_clk                                                          ; 2.033  ; 2.080  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_n[2] ; sys_clk                                                          ; 2.034  ; 2.081  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; tmds_data_p[*]  ; sys_clk                                                          ; 2.024  ; 2.071  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_p[0] ; sys_clk                                                          ; 2.052  ; 2.099  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_p[1] ; sys_clk                                                          ; 2.033  ; 2.080  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_p[2] ; sys_clk                                                          ; 2.024  ; 2.071  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; sccb_scl        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 2.941  ; 2.622  ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ;
; sccb_sda        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 4.054  ; 3.434  ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ;
; sccb_scl        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 2.551  ; 3.137  ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ;
; sccb_sda        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 3.287  ; 4.359  ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ;
; sccb_scl        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; 3.631  ; 3.687  ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ;
; sccb_sda        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; 4.390  ; 4.524  ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ;
+-----------------+------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                                ;
+---------------+-----------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------+
; Data Port     ; Clock Port                                                ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                           ;
+---------------+-----------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------+
; sdram_dq[*]   ; sys_clk                                                   ; 2.422 ; 2.408 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[0]  ; sys_clk                                                   ; 2.667 ; 2.653 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[1]  ; sys_clk                                                   ; 2.932 ; 2.918 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[2]  ; sys_clk                                                   ; 2.858 ; 2.844 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[3]  ; sys_clk                                                   ; 2.737 ; 2.723 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[4]  ; sys_clk                                                   ; 2.737 ; 2.723 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[5]  ; sys_clk                                                   ; 2.760 ; 2.746 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[6]  ; sys_clk                                                   ; 2.767 ; 2.753 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[7]  ; sys_clk                                                   ; 2.767 ; 2.753 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[8]  ; sys_clk                                                   ; 2.767 ; 2.753 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[9]  ; sys_clk                                                   ; 2.767 ; 2.753 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[10] ; sys_clk                                                   ; 2.760 ; 2.746 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[11] ; sys_clk                                                   ; 2.737 ; 2.723 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[12] ; sys_clk                                                   ; 2.858 ; 2.844 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[13] ; sys_clk                                                   ; 2.422 ; 2.408 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[14] ; sys_clk                                                   ; 2.667 ; 2.653 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[15] ; sys_clk                                                   ; 2.847 ; 2.833 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sccb_sda      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 4.593 ; 4.580 ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ;
+---------------+-----------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                                        ;
+---------------+-----------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------+
; Data Port     ; Clock Port                                                ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                           ;
+---------------+-----------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------+
; sdram_dq[*]   ; sys_clk                                                   ; 2.146 ; 2.132 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[0]  ; sys_clk                                                   ; 2.380 ; 2.366 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[1]  ; sys_clk                                                   ; 2.635 ; 2.621 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[2]  ; sys_clk                                                   ; 2.564 ; 2.550 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[3]  ; sys_clk                                                   ; 2.447 ; 2.433 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[4]  ; sys_clk                                                   ; 2.447 ; 2.433 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[5]  ; sys_clk                                                   ; 2.470 ; 2.456 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[6]  ; sys_clk                                                   ; 2.477 ; 2.463 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[7]  ; sys_clk                                                   ; 2.477 ; 2.463 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[8]  ; sys_clk                                                   ; 2.477 ; 2.463 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[9]  ; sys_clk                                                   ; 2.477 ; 2.463 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[10] ; sys_clk                                                   ; 2.470 ; 2.456 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[11] ; sys_clk                                                   ; 2.447 ; 2.433 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[12] ; sys_clk                                                   ; 2.564 ; 2.550 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[13] ; sys_clk                                                   ; 2.146 ; 2.132 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[14] ; sys_clk                                                   ; 2.380 ; 2.366 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[15] ; sys_clk                                                   ; 2.553 ; 2.539 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sccb_sda      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 4.287 ; 4.274 ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ;
+---------------+-----------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                                       ;
+---------------+-----------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------+
; Data Port     ; Clock Port                                                ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                           ;
+---------------+-----------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------+
; sdram_dq[*]   ; sys_clk                                                   ; 2.494     ; 2.508     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[0]  ; sys_clk                                                   ; 2.764     ; 2.778     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[1]  ; sys_clk                                                   ; 3.091     ; 3.105     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[2]  ; sys_clk                                                   ; 3.008     ; 3.022     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[3]  ; sys_clk                                                   ; 2.862     ; 2.876     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[4]  ; sys_clk                                                   ; 2.862     ; 2.876     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[5]  ; sys_clk                                                   ; 2.890     ; 2.904     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[6]  ; sys_clk                                                   ; 2.894     ; 2.908     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[7]  ; sys_clk                                                   ; 2.894     ; 2.908     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[8]  ; sys_clk                                                   ; 2.894     ; 2.908     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[9]  ; sys_clk                                                   ; 2.894     ; 2.908     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[10] ; sys_clk                                                   ; 2.890     ; 2.904     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[11] ; sys_clk                                                   ; 2.862     ; 2.876     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[12] ; sys_clk                                                   ; 3.008     ; 3.022     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[13] ; sys_clk                                                   ; 2.494     ; 2.508     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[14] ; sys_clk                                                   ; 2.764     ; 2.778     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[15] ; sys_clk                                                   ; 2.956     ; 2.970     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sccb_sda      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 4.634     ; 4.647     ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ;
+---------------+-----------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                                               ;
+---------------+-----------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------+
; Data Port     ; Clock Port                                                ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                           ;
+---------------+-----------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------+
; sdram_dq[*]   ; sys_clk                                                   ; 2.214     ; 2.228     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[0]  ; sys_clk                                                   ; 2.473     ; 2.487     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[1]  ; sys_clk                                                   ; 2.787     ; 2.801     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[2]  ; sys_clk                                                   ; 2.708     ; 2.722     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[3]  ; sys_clk                                                   ; 2.568     ; 2.582     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[4]  ; sys_clk                                                   ; 2.568     ; 2.582     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[5]  ; sys_clk                                                   ; 2.594     ; 2.608     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[6]  ; sys_clk                                                   ; 2.598     ; 2.612     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[7]  ; sys_clk                                                   ; 2.598     ; 2.612     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[8]  ; sys_clk                                                   ; 2.598     ; 2.612     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[9]  ; sys_clk                                                   ; 2.598     ; 2.612     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[10] ; sys_clk                                                   ; 2.594     ; 2.608     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[11] ; sys_clk                                                   ; 2.568     ; 2.582     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[12] ; sys_clk                                                   ; 2.708     ; 2.722     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[13] ; sys_clk                                                   ; 2.214     ; 2.228     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[14] ; sys_clk                                                   ; 2.473     ; 2.487     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_dq[15] ; sys_clk                                                   ; 2.657     ; 2.671     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sccb_sda      ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 4.337     ; 4.350     ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ;
+---------------+-----------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                              ;
+-------------------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                                             ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                                                  ; -4.205   ; -1.136 ; -3.689   ; -0.394  ; -3.201              ;
;  clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ; -4.205   ; 0.178  ; N/A      ; N/A     ; 3.665               ;
;  clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]         ; -0.133   ; -0.331 ; N/A      ; N/A     ; 19.716              ;
;  clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]        ; -2.887   ; -0.211 ; 9.976    ; 0.897   ; 6.447               ;
;  clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ; -0.582   ; 0.186  ; N/A      ; N/A     ; 0.205               ;
;  ov5640_pclk                                                      ; -2.357   ; -1.136 ; -2.498   ; -0.394  ; -3.201              ;
;  ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; N/A      ; N/A    ; -3.689   ; 1.685   ; 0.376               ;
;  ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; -1.850   ; -0.512 ; N/A      ; N/A     ; -1.487              ;
;  sys_clk                                                          ; N/A      ; N/A    ; N/A      ; N/A     ; 9.594               ;
; Design-wide TNS                                                   ; -172.047 ; -6.965 ; -79.849  ; -11.885 ; -184.289            ;
;  clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ; -16.022  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]         ; -0.133   ; -0.331 ; N/A      ; N/A     ; 0.000               ;
;  clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]        ; -5.407   ; -0.356 ; 0.000    ; 0.000   ; 0.000               ;
;  clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ; -6.193   ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  ov5640_pclk                                                      ; -89.149  ; -2.008 ; -76.160  ; -11.885 ; -127.783            ;
;  ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; N/A      ; N/A    ; -3.689   ; 0.000   ; 0.000               ;
;  ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; -55.143  ; -4.738 ; N/A      ; N/A     ; -56.506             ;
;  sys_clk                                                          ; N/A      ; N/A    ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------------------+----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                        ;
+-----------------+------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------+
; Data Port       ; Clock Port                                                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                  ;
+-----------------+------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------+
; sdram_dq[*]     ; sys_clk                                                          ; 5.401 ; 5.692 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[0]    ; sys_clk                                                          ; 5.282 ; 5.530 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[1]    ; sys_clk                                                          ; 4.526 ; 4.791 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[2]    ; sys_clk                                                          ; 5.297 ; 5.551 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[3]    ; sys_clk                                                          ; 5.289 ; 5.468 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[4]    ; sys_clk                                                          ; 5.290 ; 5.479 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[5]    ; sys_clk                                                          ; 5.237 ; 5.442 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[6]    ; sys_clk                                                          ; 4.908 ; 5.138 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[7]    ; sys_clk                                                          ; 4.946 ; 5.166 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[8]    ; sys_clk                                                          ; 4.942 ; 5.165 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[9]    ; sys_clk                                                          ; 4.894 ; 5.124 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[10]   ; sys_clk                                                          ; 5.243 ; 5.432 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[11]   ; sys_clk                                                          ; 5.274 ; 5.469 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[12]   ; sys_clk                                                          ; 5.401 ; 5.692 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[13]   ; sys_clk                                                          ; 5.401 ; 5.684 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[14]   ; sys_clk                                                          ; 5.346 ; 5.612 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[15]   ; sys_clk                                                          ; 5.254 ; 5.524 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
; sys_rst_n       ; sys_clk                                                          ; 7.769 ; 8.320 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
; key_input       ; sys_clk                                                          ; 2.812 ; 2.914 ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; ov5640_data[*]  ; ov5640_pclk                                                      ; 4.239 ; 4.494 ; Rise       ; ov5640_pclk                                                      ;
;  ov5640_data[0] ; ov5640_pclk                                                      ; 3.237 ; 3.421 ; Rise       ; ov5640_pclk                                                      ;
;  ov5640_data[1] ; ov5640_pclk                                                      ; 4.239 ; 4.494 ; Rise       ; ov5640_pclk                                                      ;
;  ov5640_data[2] ; ov5640_pclk                                                      ; 3.036 ; 3.222 ; Rise       ; ov5640_pclk                                                      ;
;  ov5640_data[3] ; ov5640_pclk                                                      ; 3.375 ; 3.590 ; Rise       ; ov5640_pclk                                                      ;
;  ov5640_data[4] ; ov5640_pclk                                                      ; 4.090 ; 4.188 ; Rise       ; ov5640_pclk                                                      ;
;  ov5640_data[5] ; ov5640_pclk                                                      ; 3.060 ; 3.226 ; Rise       ; ov5640_pclk                                                      ;
;  ov5640_data[6] ; ov5640_pclk                                                      ; 3.321 ; 3.494 ; Rise       ; ov5640_pclk                                                      ;
;  ov5640_data[7] ; ov5640_pclk                                                      ; 2.866 ; 3.085 ; Rise       ; ov5640_pclk                                                      ;
; ov5640_href     ; ov5640_pclk                                                      ; 4.455 ; 4.561 ; Rise       ; ov5640_pclk                                                      ;
; ov5640_vsync    ; ov5640_pclk                                                      ; 4.529 ; 4.585 ; Rise       ; ov5640_pclk                                                      ;
; sccb_sda        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 5.150 ; 5.398 ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ;
+-----------------+------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                           ;
+-----------------+------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------+
; Data Port       ; Clock Port                                                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                  ;
+-----------------+------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------+
; sdram_dq[*]     ; sys_clk                                                          ; -1.864 ; -2.411 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[0]    ; sys_clk                                                          ; -2.161 ; -2.768 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[1]    ; sys_clk                                                          ; -1.864 ; -2.411 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[2]    ; sys_clk                                                          ; -2.167 ; -2.778 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[3]    ; sys_clk                                                          ; -2.169 ; -2.750 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[4]    ; sys_clk                                                          ; -2.172 ; -2.760 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[5]    ; sys_clk                                                          ; -2.166 ; -2.746 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[6]    ; sys_clk                                                          ; -2.025 ; -2.588 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[7]    ; sys_clk                                                          ; -2.027 ; -2.600 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[8]    ; sys_clk                                                          ; -2.011 ; -2.586 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[9]    ; sys_clk                                                          ; -2.023 ; -2.586 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[10]   ; sys_clk                                                          ; -2.154 ; -2.734 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[11]   ; sys_clk                                                          ; -2.175 ; -2.756 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[12]   ; sys_clk                                                          ; -2.244 ; -2.865 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[13]   ; sys_clk                                                          ; -2.217 ; -2.854 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[14]   ; sys_clk                                                          ; -2.185 ; -2.812 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[15]   ; sys_clk                                                          ; -2.152 ; -2.770 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
; sys_rst_n       ; sys_clk                                                          ; -1.542 ; -1.801 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
; key_input       ; sys_clk                                                          ; -0.406 ; -0.743 ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; ov5640_data[*]  ; ov5640_pclk                                                      ; -0.896 ; -1.507 ; Rise       ; ov5640_pclk                                                      ;
;  ov5640_data[0] ; ov5640_pclk                                                      ; -1.131 ; -1.756 ; Rise       ; ov5640_pclk                                                      ;
;  ov5640_data[1] ; ov5640_pclk                                                      ; -1.561 ; -2.265 ; Rise       ; ov5640_pclk                                                      ;
;  ov5640_data[2] ; ov5640_pclk                                                      ; -1.076 ; -1.690 ; Rise       ; ov5640_pclk                                                      ;
;  ov5640_data[3] ; ov5640_pclk                                                      ; -1.160 ; -1.794 ; Rise       ; ov5640_pclk                                                      ;
;  ov5640_data[4] ; ov5640_pclk                                                      ; -1.292 ; -1.983 ; Rise       ; ov5640_pclk                                                      ;
;  ov5640_data[5] ; ov5640_pclk                                                      ; -1.155 ; -1.778 ; Rise       ; ov5640_pclk                                                      ;
;  ov5640_data[6] ; ov5640_pclk                                                      ; -1.160 ; -1.798 ; Rise       ; ov5640_pclk                                                      ;
;  ov5640_data[7] ; ov5640_pclk                                                      ; -0.896 ; -1.507 ; Rise       ; ov5640_pclk                                                      ;
; ov5640_href     ; ov5640_pclk                                                      ; -0.934 ; -1.557 ; Rise       ; ov5640_pclk                                                      ;
; ov5640_vsync    ; ov5640_pclk                                                      ; -1.120 ; -1.749 ; Rise       ; ov5640_pclk                                                      ;
; sccb_sda        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; -1.793 ; -2.429 ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ;
+-----------------+------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                ;
+-----------------+------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------+
; Data Port       ; Clock Port                                                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                  ;
+-----------------+------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------+
; sdram_addr[*]   ; sys_clk                                                          ; 10.315 ; 9.923  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[0]  ; sys_clk                                                          ; 9.316  ; 9.151  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[1]  ; sys_clk                                                          ; 8.106  ; 7.976  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[2]  ; sys_clk                                                          ; 7.902  ; 7.714  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[3]  ; sys_clk                                                          ; 8.962  ; 8.657  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[4]  ; sys_clk                                                          ; 8.160  ; 7.841  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[5]  ; sys_clk                                                          ; 8.292  ; 8.107  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[6]  ; sys_clk                                                          ; 9.479  ; 9.129  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[7]  ; sys_clk                                                          ; 9.361  ; 9.024  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[8]  ; sys_clk                                                          ; 8.987  ; 8.706  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[9]  ; sys_clk                                                          ; 10.038 ; 9.681  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[10] ; sys_clk                                                          ; 8.799  ; 8.540  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[11] ; sys_clk                                                          ; 10.315 ; 9.883  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[12] ; sys_clk                                                          ; 10.309 ; 9.923  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
; sdram_ba[*]     ; sys_clk                                                          ; 9.965  ; 9.624  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_ba[0]    ; sys_clk                                                          ; 9.665  ; 9.360  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_ba[1]    ; sys_clk                                                          ; 9.965  ; 9.624  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
; sdram_cas_n     ; sys_clk                                                          ; 9.818  ; 9.525  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
; sdram_dq[*]     ; sys_clk                                                          ; 7.096  ; 6.788  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[0]    ; sys_clk                                                          ; 7.096  ; 6.788  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[1]    ; sys_clk                                                          ; 6.232  ; 6.106  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[2]    ; sys_clk                                                          ; 6.474  ; 6.243  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[3]    ; sys_clk                                                          ; 6.548  ; 6.326  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[4]    ; sys_clk                                                          ; 6.476  ; 6.230  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[5]    ; sys_clk                                                          ; 5.512  ; 5.408  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[6]    ; sys_clk                                                          ; 6.490  ; 6.242  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[7]    ; sys_clk                                                          ; 6.635  ; 6.389  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[8]    ; sys_clk                                                          ; 6.457  ; 6.216  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[9]    ; sys_clk                                                          ; 6.576  ; 6.309  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[10]   ; sys_clk                                                          ; 6.157  ; 5.969  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[11]   ; sys_clk                                                          ; 6.217  ; 6.011  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[12]   ; sys_clk                                                          ; 6.141  ; 5.922  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[13]   ; sys_clk                                                          ; 6.369  ; 6.166  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[14]   ; sys_clk                                                          ; 6.267  ; 6.057  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[15]   ; sys_clk                                                          ; 6.554  ; 6.339  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
; sdram_ras_n     ; sys_clk                                                          ; 8.203  ; 7.901  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
; sdram_we_n      ; sys_clk                                                          ; 8.107  ; 7.962  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
; sdram_clk       ; sys_clk                                                          ; -0.220 ;        ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]         ;
; sdram_clk       ; sys_clk                                                          ;        ; -0.239 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]         ;
; tmds_clk_n      ; sys_clk                                                          ; 4.475  ; 4.465  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; tmds_clk_p      ; sys_clk                                                          ; 4.475  ; 4.465  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; tmds_data_n[*]  ; sys_clk                                                          ; 4.474  ; 4.464  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_n[0] ; sys_clk                                                          ; 4.474  ; 4.464  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_n[1] ; sys_clk                                                          ; 4.456  ; 4.446  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_n[2] ; sys_clk                                                          ; 4.456  ; 4.446  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; tmds_data_p[*]  ; sys_clk                                                          ; 4.474  ; 4.464  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_p[0] ; sys_clk                                                          ; 4.474  ; 4.464  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_p[1] ; sys_clk                                                          ; 4.456  ; 4.446  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_p[2] ; sys_clk                                                          ; 4.446  ; 4.436  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; tmds_clk_n      ; sys_clk                                                          ; 4.446  ; 4.435  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; tmds_clk_p      ; sys_clk                                                          ; 4.446  ; 4.435  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; tmds_data_n[*]  ; sys_clk                                                          ; 4.445  ; 4.434  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_n[0] ; sys_clk                                                          ; 4.445  ; 4.434  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_n[1] ; sys_clk                                                          ; 4.426  ; 4.415  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_n[2] ; sys_clk                                                          ; 4.427  ; 4.416  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; tmds_data_p[*]  ; sys_clk                                                          ; 4.445  ; 4.434  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_p[0] ; sys_clk                                                          ; 4.445  ; 4.434  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_p[1] ; sys_clk                                                          ; 4.426  ; 4.415  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_p[2] ; sys_clk                                                          ; 4.417  ; 4.406  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; sccb_scl        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 6.980  ; 6.742  ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ;
; sccb_sda        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 9.798  ; 7.250  ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ;
; sccb_scl        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 6.973  ; 6.702  ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ;
; sccb_sda        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 7.774  ; 9.296  ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ;
; sccb_scl        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; 11.651 ; 11.582 ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ;
; sccb_sda        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; 20.411 ; 19.965 ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ;
+-----------------+------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                        ;
+-----------------+------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------+
; Data Port       ; Clock Port                                                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                  ;
+-----------------+------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------+
; sdram_addr[*]   ; sys_clk                                                          ; 2.286  ; 2.320  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[0]  ; sys_clk                                                          ; 3.761  ; 3.997  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[1]  ; sys_clk                                                          ; 2.931  ; 3.156  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[2]  ; sys_clk                                                          ; 2.699  ; 2.869  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[3]  ; sys_clk                                                          ; 2.286  ; 2.320  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[4]  ; sys_clk                                                          ; 2.950  ; 3.140  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[5]  ; sys_clk                                                          ; 3.068  ; 3.300  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[6]  ; sys_clk                                                          ; 2.397  ; 2.438  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[7]  ; sys_clk                                                          ; 2.360  ; 2.386  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[8]  ; sys_clk                                                          ; 2.543  ; 2.548  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[9]  ; sys_clk                                                          ; 2.311  ; 2.337  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[10] ; sys_clk                                                          ; 2.530  ; 2.548  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[11] ; sys_clk                                                          ; 2.597  ; 2.655  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_addr[12] ; sys_clk                                                          ; 2.640  ; 2.709  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
; sdram_ba[*]     ; sys_clk                                                          ; 2.419  ; 2.466  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_ba[0]    ; sys_clk                                                          ; 2.419  ; 2.466  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_ba[1]    ; sys_clk                                                          ; 2.533  ; 2.583  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
; sdram_cas_n     ; sys_clk                                                          ; 2.781  ; 2.945  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
; sdram_dq[*]     ; sys_clk                                                          ; 2.241  ; 2.319  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[0]    ; sys_clk                                                          ; 2.856  ; 3.001  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[1]    ; sys_clk                                                          ; 2.559  ; 2.689  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[2]    ; sys_clk                                                          ; 2.612  ; 2.730  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[3]    ; sys_clk                                                          ; 2.662  ; 2.787  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[4]    ; sys_clk                                                          ; 2.621  ; 2.730  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[5]    ; sys_clk                                                          ; 2.241  ; 2.319  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[6]    ; sys_clk                                                          ; 2.613  ; 2.721  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[7]    ; sys_clk                                                          ; 2.686  ; 2.813  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[8]    ; sys_clk                                                          ; 2.605  ; 2.712  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[9]    ; sys_clk                                                          ; 2.646  ; 2.758  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[10]   ; sys_clk                                                          ; 2.507  ; 2.603  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[11]   ; sys_clk                                                          ; 2.528  ; 2.635  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[12]   ; sys_clk                                                          ; 2.468  ; 2.571  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[13]   ; sys_clk                                                          ; 2.560  ; 2.673  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[14]   ; sys_clk                                                          ; 2.516  ; 2.615  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
;  sdram_dq[15]   ; sys_clk                                                          ; 2.666  ; 2.784  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
; sdram_ras_n     ; sys_clk                                                          ; 2.587  ; 2.729  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
; sdram_we_n      ; sys_clk                                                          ; 2.381  ; 2.507  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ;
; sdram_clk       ; sys_clk                                                          ; -1.362 ;        ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]         ;
; sdram_clk       ; sys_clk                                                          ;        ; -1.358 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]         ;
; tmds_clk_n      ; sys_clk                                                          ; 2.036  ; 2.080  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; tmds_clk_p      ; sys_clk                                                          ; 2.036  ; 2.080  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; tmds_data_n[*]  ; sys_clk                                                          ; 2.016  ; 2.060  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_n[0] ; sys_clk                                                          ; 2.035  ; 2.079  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_n[1] ; sys_clk                                                          ; 2.016  ; 2.060  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_n[2] ; sys_clk                                                          ; 2.016  ; 2.060  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; tmds_data_p[*]  ; sys_clk                                                          ; 2.006  ; 2.050  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_p[0] ; sys_clk                                                          ; 2.035  ; 2.079  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_p[1] ; sys_clk                                                          ; 2.016  ; 2.060  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_p[2] ; sys_clk                                                          ; 2.006  ; 2.050  ; Rise       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; tmds_clk_n      ; sys_clk                                                          ; 2.053  ; 2.100  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; tmds_clk_p      ; sys_clk                                                          ; 2.053  ; 2.100  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; tmds_data_n[*]  ; sys_clk                                                          ; 2.033  ; 2.080  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_n[0] ; sys_clk                                                          ; 2.052  ; 2.099  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_n[1] ; sys_clk                                                          ; 2.033  ; 2.080  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_n[2] ; sys_clk                                                          ; 2.034  ; 2.081  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; tmds_data_p[*]  ; sys_clk                                                          ; 2.024  ; 2.071  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_p[0] ; sys_clk                                                          ; 2.052  ; 2.099  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_p[1] ; sys_clk                                                          ; 2.033  ; 2.080  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
;  tmds_data_p[2] ; sys_clk                                                          ; 2.024  ; 2.071  ; Fall       ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; sccb_scl        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 2.941  ; 2.622  ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ;
; sccb_sda        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 4.054  ; 3.434  ; Rise       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ;
; sccb_scl        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 2.551  ; 3.137  ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ;
; sccb_sda        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 3.287  ; 4.359  ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ;
; sccb_scl        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; 3.631  ; 3.687  ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ;
; sccb_sda        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; 4.390  ; 4.524  ; Fall       ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ;
+-----------------+------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ov5640_rst_n   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ov5640_pwdn    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sccb_scl       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_n    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_n    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_we_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_clk_p     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_clk_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_p[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_p[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_p[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_n[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_n[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_n[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sccb_sda       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------+
; Input Transition Times                                            ;
+----------------+--------------+-----------------+-----------------+
; Pin            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------+--------------+-----------------+-----------------+
; sccb_sda       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[0]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[1]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[2]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[3]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[4]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[5]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[6]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[7]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[8]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[9]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[10]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[11]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[12]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[13]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[14]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[15]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_rst_n      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_clk        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ov5640_pclk    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ov5640_vsync   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ov5640_data[0] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ov5640_href    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ov5640_data[1] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ov5640_data[2] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ov5640_data[3] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ov5640_data[4] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ov5640_data[5] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ov5640_data[6] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ov5640_data[7] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key_input      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+----------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ov5640_rst_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ov5640_pwdn    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sccb_scl       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; tmds_clk_p     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; tmds_clk_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sccb_sda       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ov5640_rst_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ov5640_pwdn    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sccb_scl       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; tmds_clk_p     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; tmds_clk_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sccb_sda       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ov5640_rst_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ov5640_pwdn    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sccb_scl       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tmds_clk_p     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tmds_clk_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tmds_data_p[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tmds_data_p[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tmds_data_p[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tmds_data_n[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tmds_data_n[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tmds_data_n[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sccb_sda       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                          ;
+------------------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                       ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; 5247     ; 0        ; 0        ; 0        ;
; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; 33       ; 0        ; 0        ; 0        ;
; ov5640_pclk                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; 33       ; 0        ; 0        ; 0        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; 68       ; 0        ; 0        ; 0        ;
; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; 1        ; 1        ; 0        ; 0        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 22       ; 0        ; 0        ; 0        ;
; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]        ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 66540    ; 0        ; 0        ; 0        ;
; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]        ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 30       ; 0        ; 0        ; 0        ;
; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 78       ; 0        ; 16       ; 0        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ; ov5640_pclk                                               ; 21       ; 0        ; 0        ; 0        ;
; ov5640_pclk                                                      ; ov5640_pclk                                               ; 392      ; 0        ; 0        ; 0        ;
; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0        ; 0        ; 34       ; 26       ;
; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0        ; 0        ; 0        ; 366      ;
+------------------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                           ;
+------------------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                       ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; 5247     ; 0        ; 0        ; 0        ;
; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; 33       ; 0        ; 0        ; 0        ;
; ov5640_pclk                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; 33       ; 0        ; 0        ; 0        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; 68       ; 0        ; 0        ; 0        ;
; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]  ; 1        ; 1        ; 0        ; 0        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 22       ; 0        ; 0        ; 0        ;
; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]        ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 66540    ; 0        ; 0        ; 0        ;
; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]        ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 30       ; 0        ; 0        ; 0        ;
; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]        ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 78       ; 0        ; 16       ; 0        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]         ; ov5640_pclk                                               ; 21       ; 0        ; 0        ; 0        ;
; ov5640_pclk                                                      ; ov5640_pclk                                               ; 392      ; 0        ; 0        ; 0        ;
; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0        ; 0        ; 34       ; 26       ;
; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0        ; 0        ; 0        ; 366      ;
+------------------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                       ;
+-----------------------------------------------------------+------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+------------------------------------------------------------------+----------+----------+----------+----------+
; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]        ; 76       ; 0        ; 0        ; 0        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk                                                      ; 32       ; 0        ; 0        ; 0        ;
; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk                                                      ; 0        ; 32       ; 0        ; 0        ;
; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0        ; 4        ; 0        ; 0        ;
+-----------------------------------------------------------+------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                        ;
+-----------------------------------------------------------+------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+------------------------------------------------------------------+----------+----------+----------+----------+
; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]        ; 76       ; 0        ; 0        ; 0        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]  ; ov5640_pclk                                                      ; 32       ; 0        ; 0        ; 0        ;
; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_pclk                                                      ; 0        ; 32       ; 0        ; 0        ;
; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0        ; 4        ; 0        ; 0        ;
+-----------------------------------------------------------+------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 29    ; 29   ;
; Unconstrained Input Port Paths  ; 1102  ; 1102 ;
; Unconstrained Output Ports      ; 45    ; 45   ;
; Unconstrained Output Port Paths ; 193   ; 193  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Tue Dec 23 14:15:17 2025
Info: Command: quartus_sta ov5640_hdmi_1280x720 -c ov5640_hdmi_1280x720
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 16 of the 24 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_3fk1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_re9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ov5640_hdmi_1280x720.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name sys_clk sys_clk
    Info (332110): create_generated_clock -source {clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name {clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]} {clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -phase -90.00 -duty_cycle 50.00 -name {clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]} {clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]} {clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {clk_hdmi_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 35 -multiply_by 52 -duty_cycle 50.00 -name {clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]} {clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {clk_hdmi_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 7 -multiply_by 52 -duty_cycle 50.00 -name {clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]} {clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name ov5640_pclk ov5640_pclk
    Info (332105): create_clock -period 1.000 -name ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk
    Info (332105): create_clock -period 1.000 -name ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.205
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.205       -16.022 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.887        -5.407 clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.357       -89.149 ov5640_pclk 
    Info (332119):    -1.850       -55.143 ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk 
    Info (332119):    -0.582        -6.193 clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -0.133        -0.133 clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is -1.136
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.136        -2.008 ov5640_pclk 
    Info (332119):    -0.512        -4.738 ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk 
    Info (332119):    -0.219        -0.219 clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.001         0.000 clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.431         0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.453         0.000 clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is -3.689
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.689        -3.689 ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] 
    Info (332119):    -2.498       -76.160 ov5640_pclk 
    Info (332119):     9.976         0.000 clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is -0.372
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.372       -10.045 ov5640_pclk 
    Info (332119):     2.137         0.000 clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.850         0.000 ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.201      -127.783 ov5640_pclk 
    Info (332119):    -1.487       -56.506 ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk 
    Info (332119):     0.205         0.000 clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.424         0.000 ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] 
    Info (332119):     3.699         0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     6.448         0.000 clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.895         0.000 sys_clk 
    Info (332119):    19.719         0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.652
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.652       -14.262 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.777        -5.233 clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.087       -78.411 ov5640_pclk 
    Info (332119):    -1.712       -47.706 ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk 
    Info (332119):    -0.438        -4.023 clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.060         0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is -0.981
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.981        -1.705 ov5640_pclk 
    Info (332119):    -0.469        -4.362 ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk 
    Info (332119):    -0.331        -0.331 clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.040         0.000 clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.381         0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.402         0.000 clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is -3.220
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.220        -3.220 ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] 
    Info (332119):    -2.208       -67.109 ov5640_pclk 
    Info (332119):    10.182         0.000 clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is -0.229
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.229        -5.606 ov5640_pclk 
    Info (332119):     1.914         0.000 clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.542         0.000 ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.201      -127.783 ov5640_pclk 
    Info (332119):    -1.487       -56.506 ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk 
    Info (332119):     0.205         0.000 clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.376         0.000 ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] 
    Info (332119):     3.665         0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     6.447         0.000 clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.906         0.000 sys_clk 
    Info (332119):    19.716         0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.817
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.817        -6.583 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.236        -2.316 clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.460        -5.328 ov5640_pclk 
    Info (332119):    -0.271        -3.948 ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk 
    Info (332119):     0.053         0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.554         0.000 clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is -0.754
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.754        -1.426 ov5640_pclk 
    Info (332119):    -0.370        -2.651 ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk 
    Info (332119):    -0.211        -0.356 clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.059        -0.059 clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.178         0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186         0.000 clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is -1.473
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.473        -1.473 ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] 
    Info (332119):    -0.861       -25.345 ov5640_pclk 
    Info (332119):    11.886         0.000 clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is -0.394
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.394       -11.885 ov5640_pclk 
    Info (332119):     0.897         0.000 clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.685         0.000 ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -85.355 ov5640_pclk 
    Info (332119):    -1.000       -38.000 ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk 
    Info (332119):     0.427         0.000 ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] 
    Info (332119):     0.692         0.000 clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     3.734         0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     6.465         0.000 clk_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.594         0.000 sys_clk 
    Info (332119):    19.797         0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4772 megabytes
    Info: Processing ended: Tue Dec 23 14:15:20 2025
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


