{
  "module_name": "memory.json",
  "hash_id": "0120c14090b910327af6874c2d0f32b876319c59509441bc44f370dfaad74c0f",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/x86/meteorlake/memory.json",
  "human_readable_source": "[\n    {\n        \"BriefDescription\": \"Cycles while L3 cache miss demand load is outstanding.\",\n        \"CounterMask\": \"2\",\n        \"EventCode\": \"0xa3\",\n        \"EventName\": \"CYCLE_ACTIVITY.CYCLES_L3_MISS\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Execution stalls while L3 cache miss demand load is outstanding.\",\n        \"CounterMask\": \"6\",\n        \"EventCode\": \"0xa3\",\n        \"EventName\": \"CYCLE_ACTIVITY.STALLS_L3_MISS\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x6\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of cycles that the head (oldest load) of the load buffer is stalled due to any number of reasons, including an L1 miss, WCB full, pagewalk, store address block or store data block, on a load that retires.\",\n        \"EventCode\": \"0x05\",\n        \"EventName\": \"LD_HEAD.ANY_AT_RET\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0xff\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of cycles that the head (oldest load) of the load buffer is stalled due to a core bound stall including a store address match, a DTLB miss or a page walk that detains the load from retiring.\",\n        \"EventCode\": \"0x05\",\n        \"EventName\": \"LD_HEAD.L1_BOUND_AT_RET\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0xf4\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of cycles that the head (oldest load) of the load buffer and retirement are both stalled due to a DL1 miss.\",\n        \"EventCode\": \"0x05\",\n        \"EventName\": \"LD_HEAD.L1_MISS_AT_RET\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x81\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of cycles that the head (oldest load) of the load buffer and retirement are both stalled due to other block cases.\",\n        \"EventCode\": \"0x05\",\n        \"EventName\": \"LD_HEAD.OTHER_AT_RET\",\n        \"PublicDescription\": \"Counts the number of cycles that the head (oldest load) of the load buffer and retirement are both stalled due to other block cases such as pipeline conflicts, fences, etc.\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0xc0\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of cycles that the head (oldest load) of the load buffer and retirement are both stalled due to a pagewalk.\",\n        \"EventCode\": \"0x05\",\n        \"EventName\": \"LD_HEAD.PGWALK_AT_RET\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0xa0\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of cycles that the head (oldest load) of the load buffer and retirement are both stalled due to a store address match.\",\n        \"EventCode\": \"0x05\",\n        \"EventName\": \"LD_HEAD.ST_ADDR_AT_RET\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x84\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Number of machine clears due to memory ordering conflicts.\",\n        \"EventCode\": \"0xc3\",\n        \"EventName\": \"MACHINE_CLEARS.MEMORY_ORDERING\",\n        \"PublicDescription\": \"Counts the number of Machine Clears detected dye to memory ordering. Memory Ordering Machine Clears may apply when a memory read may not conform to the memory ordering rules of the x86 architecture\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Execution stalls while L1 cache miss demand load is outstanding.\",\n        \"CounterMask\": \"3\",\n        \"EventCode\": \"0x47\",\n        \"EventName\": \"MEMORY_ACTIVITY.STALLS_L1D_MISS\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x3\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Execution stalls while L2 cache miss demand cacheable load request is outstanding.\",\n        \"CounterMask\": \"5\",\n        \"EventCode\": \"0x47\",\n        \"EventName\": \"MEMORY_ACTIVITY.STALLS_L2_MISS\",\n        \"PublicDescription\": \"Execution stalls while L2 cache miss demand cacheable load request is outstanding (will not count for uncacheable demand requests e.g. bus lock).\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x5\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Execution stalls while L3 cache miss demand cacheable load request is outstanding.\",\n        \"CounterMask\": \"9\",\n        \"EventCode\": \"0x47\",\n        \"EventName\": \"MEMORY_ACTIVITY.STALLS_L3_MISS\",\n        \"PublicDescription\": \"Execution stalls while L3 cache miss demand cacheable load request is outstanding (will not count for uncacheable demand requests e.g. bus lock).\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x9\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"MEMORY_ORDERING.MD_NUKE\",\n        \"EventCode\": \"0x09\",\n        \"EventName\": \"MEMORY_ORDERING.MD_NUKE\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of memory ordering machine clears due to memory renaming.\",\n        \"EventCode\": \"0x09\",\n        \"EventName\": \"MEMORY_ORDERING.MRN_NUKE\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Counts randomly selected loads when the latency from first dispatch to completion is greater than 1024 cycles.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xcd\",\n        \"EventName\": \"MEM_TRANS_RETIRED.LOAD_LATENCY_GT_1024\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x400\",\n        \"PEBS\": \"2\",\n        \"PublicDescription\": \"Counts randomly selected loads when the latency from first dispatch to completion is greater than 1024 cycles.  Reported latency may be longer than just the memory latency.\",\n        \"SampleAfterValue\": \"53\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Counts randomly selected loads when the latency from first dispatch to completion is greater than 128 cycles.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xcd\",\n        \"EventName\": \"MEM_TRANS_RETIRED.LOAD_LATENCY_GT_128\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x80\",\n        \"PEBS\": \"2\",\n        \"PublicDescription\": \"Counts randomly selected loads when the latency from first dispatch to completion is greater than 128 cycles.  Reported latency may be longer than just the memory latency.\",\n        \"SampleAfterValue\": \"1009\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Counts randomly selected loads when the latency from first dispatch to completion is greater than 16 cycles.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xcd\",\n        \"EventName\": \"MEM_TRANS_RETIRED.LOAD_LATENCY_GT_16\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x10\",\n        \"PEBS\": \"2\",\n        \"PublicDescription\": \"Counts randomly selected loads when the latency from first dispatch to completion is greater than 16 cycles.  Reported latency may be longer than just the memory latency.\",\n        \"SampleAfterValue\": \"20011\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Counts randomly selected loads when the latency from first dispatch to completion is greater than 2048 cycles.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xcd\",\n        \"EventName\": \"MEM_TRANS_RETIRED.LOAD_LATENCY_GT_2048\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x800\",\n        \"PEBS\": \"2\",\n        \"PublicDescription\": \"Counts randomly selected loads when the latency from first dispatch to completion is greater than 2048 cycles.  Reported latency may be longer than just the memory latency.\",\n        \"SampleAfterValue\": \"23\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Counts randomly selected loads when the latency from first dispatch to completion is greater than 256 cycles.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xcd\",\n        \"EventName\": \"MEM_TRANS_RETIRED.LOAD_LATENCY_GT_256\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x100\",\n        \"PEBS\": \"2\",\n        \"PublicDescription\": \"Counts randomly selected loads when the latency from first dispatch to completion is greater than 256 cycles.  Reported latency may be longer than just the memory latency.\",\n        \"SampleAfterValue\": \"503\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Counts randomly selected loads when the latency from first dispatch to completion is greater than 32 cycles.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xcd\",\n        \"EventName\": \"MEM_TRANS_RETIRED.LOAD_LATENCY_GT_32\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x20\",\n        \"PEBS\": \"2\",\n        \"PublicDescription\": \"Counts randomly selected loads when the latency from first dispatch to completion is greater than 32 cycles.  Reported latency may be longer than just the memory latency.\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Counts randomly selected loads when the latency from first dispatch to completion is greater than 4 cycles.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xcd\",\n        \"EventName\": \"MEM_TRANS_RETIRED.LOAD_LATENCY_GT_4\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x4\",\n        \"PEBS\": \"2\",\n        \"PublicDescription\": \"Counts randomly selected loads when the latency from first dispatch to completion is greater than 4 cycles.  Reported latency may be longer than just the memory latency.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Counts randomly selected loads when the latency from first dispatch to completion is greater than 512 cycles.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xcd\",\n        \"EventName\": \"MEM_TRANS_RETIRED.LOAD_LATENCY_GT_512\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x200\",\n        \"PEBS\": \"2\",\n        \"PublicDescription\": \"Counts randomly selected loads when the latency from first dispatch to completion is greater than 512 cycles.  Reported latency may be longer than just the memory latency.\",\n        \"SampleAfterValue\": \"101\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Counts randomly selected loads when the latency from first dispatch to completion is greater than 64 cycles.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xcd\",\n        \"EventName\": \"MEM_TRANS_RETIRED.LOAD_LATENCY_GT_64\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x40\",\n        \"PEBS\": \"2\",\n        \"PublicDescription\": \"Counts randomly selected loads when the latency from first dispatch to completion is greater than 64 cycles.  Reported latency may be longer than just the memory latency.\",\n        \"SampleAfterValue\": \"2003\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Counts randomly selected loads when the latency from first dispatch to completion is greater than 8 cycles.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xcd\",\n        \"EventName\": \"MEM_TRANS_RETIRED.LOAD_LATENCY_GT_8\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x8\",\n        \"PEBS\": \"2\",\n        \"PublicDescription\": \"Counts randomly selected loads when the latency from first dispatch to completion is greater than 8 cycles.  Reported latency may be longer than just the memory latency.\",\n        \"SampleAfterValue\": \"50021\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Retired memory store access operations. A PDist event for PEBS Store Latency Facility.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xcd\",\n        \"EventName\": \"MEM_TRANS_RETIRED.STORE_SAMPLE\",\n        \"PEBS\": \"2\",\n        \"PublicDescription\": \"Counts Retired memory accesses with at least 1 store operation. This PEBS event is the precisely-distributed (PDist) trigger covering all stores uops for sampling by the PEBS Store Latency Facility. The facility is described in Intel SDM Volume 3 section 19.9.8\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Counts misaligned loads that are 4K page splits.\",\n        \"EventCode\": \"0x13\",\n        \"EventName\": \"MISALIGN_MEM_REF.LOAD_PAGE_SPLIT\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts misaligned stores that are 4K page splits.\",\n        \"EventCode\": \"0x13\",\n        \"EventName\": \"MISALIGN_MEM_REF.STORE_PAGE_SPLIT\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"cpu_atom\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand data read requests that miss the L3 cache.\",\n        \"EventCode\": \"0x21\",\n        \"EventName\": \"OFFCORE_REQUESTS.L3_MISS_DEMAND_DATA_RD\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Cycles where data return is pending for a Demand Data Read request who miss L3 cache.\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0x20\",\n        \"EventName\": \"OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_L3_MISS_DEMAND_DATA_RD\",\n        \"PublicDescription\": \"Cycles with at least 1 Demand Data Read requests who miss L3 cache in the superQ.\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"For every cycle, increments by the number of demand data read requests pending that are known to have missed the L3 cache.\",\n        \"EventCode\": \"0x20\",\n        \"EventName\": \"OFFCORE_REQUESTS_OUTSTANDING.L3_MISS_DEMAND_DATA_RD\",\n        \"PublicDescription\": \"For every cycle, increments by the number of demand data read requests pending that are known to have missed the L3 cache.  Note that this does not capture all elapsed cycles while requests are outstanding - only cycles from when the requests were known by the requesting core to have missed the L3 cache.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"cpu_core\"\n    },\n    {\n        \"BriefDescription\": \"Cycles where the core is waiting on at least 6 outstanding demand data read requests known to have missed the L3 cache.\",\n        \"CounterMask\": \"6\",\n        \"EventCode\": \"0x20\",\n        \"EventName\": \"OFFCORE_REQUESTS_OUTSTANDING.L3_MISS_DEMAND_DATA_RD_GE_6\",\n        \"PublicDescription\": \"Cycles where the core is waiting on at least 6 outstanding demand data read requests known to have missed the L3 cache.  Note that this event does not capture all elapsed cycles while the requests are outstanding - only cycles from when the requests were known to have missed the L3 cache.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"cpu_core\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}