<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<!DOCTYPE register-details-file>
<register-details-file xmlns="http://www.freescale.com/schema/ddd/1.0/detail" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.freescale.com/schema/ddd/1.0/detail RegisterDetails.xsd">

<register-details>
  <name>SMC_PMSTAT</name>
  <bitrange>7:0</bitrange>
  <reset-value>0x1</reset-value>
  <description>Power Mode Status register</description>
  <bitfields>
    <bitfield>
      <name>PMSTAT</name>
      <bitrange>6:0</bitrange>
      <format>binary</format>
      <access>read</access>
      <description>When debug is enabled, the PMSTAT will not update to STOP or VLPS When a PSTOP mode is enabled, the PMSTAT will not update to STOP or VLPS Since the RUNM bits in the PMCTRL register are reset to VLPR on any Chip Reset not VLLS, the PMSTAT will update to VLPR shortly after the reset sequence is complete.</description>
    </bitfield>
    <bitfield>
      <name/>
      <bitrange>7</bitrange>
      <format>binary</format>
      <access>read</access>
    </bitfield>
  </bitfields>
</register-details>

</register-details-file>
