$date
	Sat Sep 05 23:46:08 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 4 # d [0:3] $end
$var reg 1 $ reset $end
$var reg 1 % set $end
$scope module fp $end
$var wire 1 " clk $end
$var wire 4 & d [3:0] $end
$var wire 1 $ reset $end
$var wire 1 % set $end
$var reg 4 ' q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
b0 &
0%
0$
b0 #
0"
x!
$end
#1
b1 #
b1 &
#2
1!
b1 '
1"
#3
b10 #
b10 &
#4
0"
#6
0!
b10 '
1"
#7
b100 #
b100 &
#8
0"
#10
b100 '
1"
#11
b1000 #
b1000 &
#12
b0 '
1$
0"
#13
b1 #
b1 &
#14
1"
#15
b10 #
b10 &
#16
0"
#18
1"
#19
b100 #
b100 &
#20
0"
#22
1"
#23
b1000 #
b1000 &
#24
0$
b0 #
b0 &
0"
#25
b1 #
b1 &
#26
1!
b1 '
1"
#27
b10 #
b10 &
#28
0"
#30
0!
b10 '
1"
#31
b100 #
b100 &
#32
0"
#34
b100 '
1"
#35
1%
b0 #
b0 &
#36
0"
#38
1!
b1111 '
1"
b10 #
b10 &
#40
0"
#42
1"
b100 #
b100 &
#43
0!
b0 '
1$
#44
b1 #
b1 &
0"
#46
1!
b1111 '
b10 #
b10 &
1"
#48
0"
#50
1"
#52
0"
#53
