ARM GAS  C:\Users\HP\AppData\Local\Temp\ccX3e0Ib.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"ux_hcd_stm32_port_reset.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text._ux_hcd_stm32_port_reset,"ax",%progbits
  20              		.align	1
  21              		.global	_ux_hcd_stm32_port_reset
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	_ux_hcd_stm32_port_reset:
  27              	.LVL0:
  28              	.LFB143:
  29              		.file 1 "Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c"
   1:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** /**************************************************************************/
   2:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** /*                                                                        */
   3:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** /*       Copyright (c) Microsoft Corporation. All rights reserved.        */
   4:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** /*                                                                        */
   5:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** /*       This software is licensed under the Microsoft Software License   */
   6:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** /*       Terms for Microsoft Azure RTOS. Full text of the license can be  */
   7:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** /*       found in the LICENSE file at https://aka.ms/AzureRTOS_EULA       */
   8:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** /*       and in the root directory of this software.                      */
   9:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** /*                                                                        */
  10:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** /**************************************************************************/
  11:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** 
  12:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** 
  13:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** /**************************************************************************/
  14:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** /**************************************************************************/
  15:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** /**                                                                       */
  16:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** /** USBX Component                                                        */
  17:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** /**                                                                       */
  18:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** /**   STM32 Controller Driver                                             */
  19:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** /**                                                                       */
  20:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** /**************************************************************************/
  21:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** /**************************************************************************/
  22:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** 
  23:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** 
  24:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** /* Include necessary system files.  */
  25:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** 
  26:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** #define UX_SOURCE_CODE
  27:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** #define UX_HCD_STM32_SOURCE_CODE
  28:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** 
  29:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** #include "ux_api.h"
ARM GAS  C:\Users\HP\AppData\Local\Temp\ccX3e0Ib.s 			page 2


  30:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** #include "ux_hcd_stm32.h"
  31:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** #include "ux_host_stack.h"
  32:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** 
  33:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** 
  34:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** /**************************************************************************/
  35:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** /*                                                                        */
  36:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** /*  FUNCTION                                               RELEASE        */
  37:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** /*                                                                        */
  38:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** /*    _ux_hcd_stm32_port_reset                            PORTABLE C      */
  39:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** /*                                                           6.1.10       */
  40:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** /*  AUTHOR                                                                */
  41:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** /*                                                                        */
  42:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** /*    Chaoqiong Xiao, Microsoft Corporation                               */
  43:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** /*                                                                        */
  44:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** /*  DESCRIPTION                                                           */
  45:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** /*                                                                        */
  46:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** /*    This function will reset a specific port attached to the root       */
  47:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** /*    HUB.                                                                */
  48:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** /*                                                                        */
  49:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** /*    Note since ThreadX delay is used, the function must not be used in  */
  50:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** /*    interrupts.                                                         */
  51:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** /*                                                                        */
  52:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** /*  INPUT                                                                 */
  53:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** /*                                                                        */
  54:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** /*    hcd_stm32                             Pointer to STM32 controller   */
  55:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** /*    port_index                            Port index                    */
  56:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** /*                                                                        */
  57:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** /*  OUTPUT                                                                */
  58:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** /*                                                                        */
  59:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** /*    Completion Status                                                   */
  60:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** /*                                                                        */
  61:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** /*  CALLS                                                                 */
  62:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** /*                                                                        */
  63:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** /*    _ux_hcd_stm32_hcor_register_read      Read STM32 register           */
  64:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** /*    _ux_hcd_stm32_hcor_register_write     Write STM32 register          */
  65:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** /*    _ux_utility_delay_ms                  Delay                         */
  66:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** /*                                                                        */
  67:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** /*  CALLED BY                                                             */
  68:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** /*                                                                        */
  69:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** /*    STM32 Controller Driver                                             */
  70:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** /*                                                                        */
  71:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** /*  RELEASE HISTORY                                                       */
  72:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** /*                                                                        */
  73:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** /*    DATE              NAME                      DESCRIPTION             */
  74:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** /*                                                                        */
  75:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** /*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
  76:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** /*  01-31-2022     Chaoqiong Xiao           Modified comment(s),          */
  77:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** /*                                            added standalone support,   */
  78:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** /*                                            resulting in version 6.1.10 */
  79:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** /*                                                                        */
  80:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** /**************************************************************************/
  81:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** UINT  _ux_hcd_stm32_port_reset(UX_HCD_STM32 *hcd_stm32, ULONG port_index)
  82:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** {
  30              		.loc 1 82 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\HP\AppData\Local\Temp\ccX3e0Ib.s 			page 3


  34              		.loc 1 82 1 is_stmt 0 view .LVU1
  35 0000 10B5     		push	{r4, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 8
  38              		.cfi_offset 4, -8
  39              		.cfi_offset 14, -4
  83:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** 
  84:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c ****     /* Check to see if this port is valid on this controller.  On STM32, there is only one. */
  85:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c ****     if (port_index != 0)
  40              		.loc 1 85 5 is_stmt 1 view .LVU2
  41              		.loc 1 85 8 is_stmt 0 view .LVU3
  42 0002 49B9     		cbnz	r1, .L6
  43 0004 0C46     		mov	r4, r1
  86:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c ****     {
  87:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** 
  88:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c ****         /* Error trap. */
  89:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c ****         _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_HCD, UX_PORT_INDEX_UNKNO
  90:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** 
  91:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c ****         /* If trace is enabled, insert this event into the trace buffer.  */
  92:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c ****         UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_PORT_INDEX_UNKNOWN, port_index, 0, 0, UX_TRACE_E
  93:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** 
  94:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** #if defined(UX_HOST_STANDALONE)
  95:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c ****         return(UX_STATE_ERROR);
  96:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** #else
  97:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c ****         return(UX_PORT_INDEX_UNKNOWN);
  98:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** #endif /* defined(UX_HOST_STANDALONE) */
  99:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c ****     }
 100:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** 
 101:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c ****     /* Ensure that the downstream port has a device attached. It is unnatural
 102:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c ****        to perform a port reset if there is no device.  */
 103:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c ****     if ((hcd_stm32 -> ux_hcd_stm32_controller_flag & UX_HCD_STM32_CONTROLLER_FLAG_DEVICE_ATTACHED) 
  44              		.loc 1 103 5 is_stmt 1 view .LVU4
  45              		.loc 1 103 20 is_stmt 0 view .LVU5
  46 0006 436C     		ldr	r3, [r0, #68]
  47              		.loc 1 103 8 view .LVU6
  48 0008 13F0010F 		tst	r3, #1
  49 000c 0BD0     		beq	.L7
 104:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c ****     {
 105:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** 
 106:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c ****         /* Error trap. */
 107:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c ****         _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_HCD, UX_NO_DEVICE_CONNEC
 108:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** 
 109:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c ****         /* If trace is enabled, insert this event into the trace buffer.  */
 110:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c ****         UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_NO_DEVICE_CONNECTED, port_index, 0, 0, UX_TRACE_
 111:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** 
 112:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** #if defined(UX_HOST_STANDALONE)
 113:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c ****         return(UX_STATE_ERROR);
 114:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** #else
 115:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c ****         return(UX_NO_DEVICE_CONNECTED);
 116:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** #endif /* defined(UX_HOST_STANDALONE) */
 117:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c ****     }
 118:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** 
 119:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** #if defined(UX_HOST_STANDALONE)
 120:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c ****     /* There is no way for non-blocking reset in HCD, just do blocking operation here.  */
 121:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c ****     HAL_HCD_ResetPort(hcd_stm32 -> hcd_handle);
 122:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c ****     return(UX_STATE_NEXT);
 123:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** #else
ARM GAS  C:\Users\HP\AppData\Local\Temp\ccX3e0Ib.s 			page 4


 124:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c ****     HAL_HCD_ResetPort(hcd_stm32 -> hcd_handle);
  50              		.loc 1 124 5 is_stmt 1 view .LVU7
  51 000e 806C     		ldr	r0, [r0, #72]
  52              	.LVL1:
  53              		.loc 1 124 5 is_stmt 0 view .LVU8
  54 0010 FFF7FEFF 		bl	HAL_HCD_ResetPort
  55              	.LVL2:
 125:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** 
 126:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c ****     /* This function should never fail.  */
 127:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c ****     return(UX_SUCCESS);
  56              		.loc 1 127 5 is_stmt 1 view .LVU9
  57              		.loc 1 127 11 is_stmt 0 view .LVU10
  58 0014 2046     		mov	r0, r4
  59              	.LVL3:
  60              	.L1:
 128:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** #endif /* defined(UX_HOST_STANDALONE) */
 129:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** 
 130:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** }
  61              		.loc 1 130 1 view .LVU11
  62 0016 10BD     		pop	{r4, pc}
  63              	.LVL4:
  64              	.L6:
  89:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** 
  65              		.loc 1 89 9 is_stmt 1 view .LVU12
  66 0018 5622     		movs	r2, #86
  67 001a 0121     		movs	r1, #1
  68              	.LVL5:
  89:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** 
  69              		.loc 1 89 9 is_stmt 0 view .LVU13
  70 001c 0220     		movs	r0, #2
  71              	.LVL6:
  89:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** 
  72              		.loc 1 89 9 view .LVU14
  73 001e FFF7FEFF 		bl	_ux_system_error_handler
  74              	.LVL7:
  97:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** #endif /* defined(UX_HOST_STANDALONE) */
  75              		.loc 1 97 9 is_stmt 1 view .LVU15
  97:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** #endif /* defined(UX_HOST_STANDALONE) */
  76              		.loc 1 97 15 is_stmt 0 view .LVU16
  77 0022 5620     		movs	r0, #86
  78 0024 F7E7     		b	.L1
  79              	.LVL8:
  80              	.L7:
 107:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** 
  81              		.loc 1 107 9 is_stmt 1 view .LVU17
  82 0026 5F22     		movs	r2, #95
  83 0028 0121     		movs	r1, #1
  84              	.LVL9:
 107:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** 
  85              		.loc 1 107 9 is_stmt 0 view .LVU18
  86 002a 0220     		movs	r0, #2
  87              	.LVL10:
 107:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** 
  88              		.loc 1 107 9 view .LVU19
  89 002c FFF7FEFF 		bl	_ux_system_error_handler
  90              	.LVL11:
 115:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** #endif /* defined(UX_HOST_STANDALONE) */
ARM GAS  C:\Users\HP\AppData\Local\Temp\ccX3e0Ib.s 			page 5


  91              		.loc 1 115 9 is_stmt 1 view .LVU20
 115:Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32_port_reset.c **** #endif /* defined(UX_HOST_STANDALONE) */
  92              		.loc 1 115 15 is_stmt 0 view .LVU21
  93 0030 5F20     		movs	r0, #95
  94 0032 F0E7     		b	.L1
  95              		.cfi_endproc
  96              	.LFE143:
  98              		.text
  99              	.Letext0:
 100              		.file 2 "c:\\gcc-arm-none-eabi\\arm-none-eabi\\include\\machine\\_default_types.h"
 101              		.file 3 "c:\\gcc-arm-none-eabi\\arm-none-eabi\\include\\sys\\_stdint.h"
 102              		.file 4 "Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h"
 103              		.file 5 "Middlewares/ST/threadx/common/inc/tx_api.h"
 104              		.file 6 "Middlewares/ST/usbx/common/core/inc/ux_api.h"
 105              		.file 7 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4r5xx.h"
 106              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 107              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_usb.h"
 108              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_hcd.h"
 109              		.file 11 "Middlewares/ST/usbx/common/usbx_stm32_host_controllers/ux_hcd_stm32.h"
 110              		.file 12 "Middlewares/ST/usbx/common/core/inc/ux_utility.h"
ARM GAS  C:\Users\HP\AppData\Local\Temp\ccX3e0Ib.s 			page 6


DEFINED SYMBOLS
                            *ABS*:00000000 ux_hcd_stm32_port_reset.c
C:\Users\HP\AppData\Local\Temp\ccX3e0Ib.s:20     .text._ux_hcd_stm32_port_reset:00000000 $t
C:\Users\HP\AppData\Local\Temp\ccX3e0Ib.s:26     .text._ux_hcd_stm32_port_reset:00000000 _ux_hcd_stm32_port_reset

UNDEFINED SYMBOLS
HAL_HCD_ResetPort
_ux_system_error_handler
