vlib work

vlog ctrlpath_generate.v

vsim ctrlpath_generate

log {/*}

add wave {/*}


force {clk} 0 
run 5 ns

force {clk} 1
run 5ns

force {clk} 0 
run 5 ns

force {clk} 1
run 5ns

force {clk} 0 
run 5 ns

force {clk} 1
run 5ns

force {clk} 0 
run 5 ns

force {clk} 1
run 5ns

force {clk} 0 
run 5 ns

force {clk} 1
run 5ns

force {clk} 0 
run 5 ns

force {clk} 1
run 5ns

force {clk} 0 
run 5 ns

force {clk} 1
run 5ns

force {clk} 0 
run 5 ns

force {clk} 1
run 5ns

force {clk} 0 
run 5 ns

force {clk} 1
run 5ns

force {clk} 0 
run 5 ns

force {clk} 1
run 5ns

force {clk} 0 
run 5 ns

force {clk} 1
run 5ns

force {clk} 0 
run 5 ns

force {clk} 1
run 5ns

force {clk} 0 
run 5 ns

force {clk} 1
run 5ns

force {clk} 0 
run 5 ns

force {clk} 1
run 5ns

force {clk} 0 
run 5 ns

force {clk} 1
run 5ns

force {clk} 0 
run 5 ns

force {clk} 1
run 5ns

force {clk} 0 
run 5 ns

force {clk} 1
run 5ns

force {clk} 0 
run 5 ns

force {clk} 1
run 5ns

force {clk} 0 
run 5 ns

force {clk} 1
run 5ns

force {clk} 0 
run 5 ns

force {clk} 1
run 5ns

force {clk} 0 
run 5 ns

force {clk} 1
run 5ns

force {clk} 0 
run 5 ns

force {clk} 1
run 5ns

force {clk} 0 
run 5 ns

force {clk} 1
run 5ns

force {clk} 0 
run 5 ns

force {clk} 1
run 5ns

force {clk} 0 
run 5 ns

force {clk} 1
run 5ns

force {clk} 0 
run 5 ns

force {clk} 1
run 5ns

force {clk} 0 
run 5 ns

force {clk} 1
run 5ns

force {clk} 0 
run 5 ns

force {clk} 1
run 5ns

force {clk} 0 
run 5 ns

force {clk} 1
run 5ns

force {clk} 0 
run 5 ns

force {clk} 1
run 5ns

force {clk} 0 
run 5 ns

force {clk} 1
run 5ns

force {clk} 0 
run 5 ns

force {clk} 1
run 5ns

