&&&& RUNNING TensorRT.trtexec [TensorRT v8001] # ./bin/trtexec --loadEngine=./engines/resnet_50_dynamic.trt --iterations=500 --shapes=input:64x3x224x224
[07/12/2021-11:56:01] [I] === Model Options ===
[07/12/2021-11:56:01] [I] Format: *
[07/12/2021-11:56:01] [I] Model: 
[07/12/2021-11:56:01] [I] Output:
[07/12/2021-11:56:01] [I] === Build Options ===
[07/12/2021-11:56:01] [I] Max batch: explicit
[07/12/2021-11:56:01] [I] Workspace: 16 MiB
[07/12/2021-11:56:01] [I] minTiming: 1
[07/12/2021-11:56:01] [I] avgTiming: 8
[07/12/2021-11:56:01] [I] Precision: FP32
[07/12/2021-11:56:01] [I] Calibration: 
[07/12/2021-11:56:01] [I] Refit: Disabled
[07/12/2021-11:56:01] [I] Sparsity: Disabled
[07/12/2021-11:56:01] [I] Safe mode: Disabled
[07/12/2021-11:56:01] [I] Restricted mode: Disabled
[07/12/2021-11:56:01] [I] Save engine: 
[07/12/2021-11:56:01] [I] Load engine: ./engines/resnet_50_dynamic.trt
[07/12/2021-11:56:01] [I] NVTX verbosity: 0
[07/12/2021-11:56:01] [I] Tactic sources: Using default tactic sources
[07/12/2021-11:56:01] [I] timingCacheMode: local
[07/12/2021-11:56:01] [I] timingCacheFile: 
[07/12/2021-11:56:01] [I] Input(s)s format: fp32:CHW
[07/12/2021-11:56:01] [I] Output(s)s format: fp32:CHW
[07/12/2021-11:56:01] [I] Input build shape: input=64x3x224x224+64x3x224x224+64x3x224x224
[07/12/2021-11:56:01] [I] Input calibration shapes: model
[07/12/2021-11:56:01] [I] === System Options ===
[07/12/2021-11:56:01] [I] Device: 0
[07/12/2021-11:56:01] [I] DLACore: 
[07/12/2021-11:56:01] [I] Plugins:
[07/12/2021-11:56:01] [I] === Inference Options ===
[07/12/2021-11:56:01] [I] Batch: Explicit
[07/12/2021-11:56:01] [I] Input inference shape: input=64x3x224x224
[07/12/2021-11:56:01] [I] Iterations: 500
[07/12/2021-11:56:01] [I] Duration: 3s (+ 200ms warm up)
[07/12/2021-11:56:01] [I] Sleep time: 0ms
[07/12/2021-11:56:01] [I] Streams: 1
[07/12/2021-11:56:01] [I] ExposeDMA: Disabled
[07/12/2021-11:56:01] [I] Data transfers: Enabled
[07/12/2021-11:56:01] [I] Spin-wait: Disabled
[07/12/2021-11:56:01] [I] Multithreading: Disabled
[07/12/2021-11:56:01] [I] CUDA Graph: Disabled
[07/12/2021-11:56:01] [I] Separate profiling: Disabled
[07/12/2021-11:56:01] [I] Time Deserialize: Disabled
[07/12/2021-11:56:01] [I] Time Refit: Disabled
[07/12/2021-11:56:01] [I] Skip inference: Disabled
[07/12/2021-11:56:01] [I] Inputs:
[07/12/2021-11:56:01] [I] === Reporting Options ===
[07/12/2021-11:56:01] [I] Verbose: Disabled
[07/12/2021-11:56:01] [I] Averages: 10 inferences
[07/12/2021-11:56:01] [I] Percentile: 99
[07/12/2021-11:56:01] [I] Dump refittable layers:Disabled
[07/12/2021-11:56:01] [I] Dump output: Disabled
[07/12/2021-11:56:01] [I] Profile: Disabled
[07/12/2021-11:56:01] [I] Export timing to JSON file: 
[07/12/2021-11:56:01] [I] Export output to JSON file: 
[07/12/2021-11:56:01] [I] Export profile to JSON file: 
[07/12/2021-11:56:01] [I] 
[07/12/2021-11:56:01] [I] === Device Information ===
[07/12/2021-11:56:01] [I] Selected Device: A100-PCIE-40GB MIG 1g.5gb
[07/12/2021-11:56:01] [I] Compute Capability: 8.0
[07/12/2021-11:56:01] [I] SMs: 14
[07/12/2021-11:56:01] [I] Compute Clock Rate: 1.41 GHz
[07/12/2021-11:56:01] [I] Device Global Memory: 4864 MiB
[07/12/2021-11:56:01] [I] Shared Memory per SM: 164 KiB
[07/12/2021-11:56:01] [I] Memory Bus Width: 640 bits (ECC enabled)
[07/12/2021-11:56:01] [I] Memory Clock Rate: 1.215 GHz
[07/12/2021-11:56:01] [I] 
[07/12/2021-11:56:01] [I] TensorRT version: 8001
[07/12/2021-11:56:02] [07/12/2021-11:56:02] [I] [TRT] [MemUsageChange] Init CUDA: CPU +160, GPU +4289, now: CPU 265, GPU 4289 (MiB)
[07/12/2021-11:56:02] 