Built netlist in 0.085s
Rewrote dffs and logic gates in 0.004s
Rewrote 2112 muxes to qmuxes in 0.012s
Rewrote 0 inverted muxes to qmuxes in 0.004s
Reduced all qmuxes in 0.072s
Found 2 read port(s) in 0.003s
Found 1 memory(ies) in 0.000s
Created 1 write port(s) in 0.002s
Found 1 memory(ies):
	Memory 0: width = 66, height = 32
		Read port 0:
			Read address: (7237, 7239, 7241, 7243, 7245)...
			Read data: (221, 223, 225, 227, 229)
			Registers: [(231, 4333, 4201, 4069, 3937), (233, 4335, 4203, 4071, 3939), (235, 4337, 4205, 4073, 3941), (237, 4339, 4207, 4075, 3943), (239, 4341, 4209, 4077, 3945)]...
		Read port 1:
			Read address: (9019, 9020, 9021, 9022, 9023)...
			Read data: (363, 365, 367, 369, 371)
			Registers: [(231, 4333, 4201, 4069, 3937), (233, 4335, 4203, 4071, 3939), (235, 4337, 4205, 4073, 3941), (237, 4339, 4207, 4075, 3943), (239, 4341, 4209, 4077, 3945)]...
		Write port:
			Write enable: 100000000
			Write address: (100000011, 100000011, 100000011, 100000011, 100000011)
			Write data: (230, 232, 234, 236, 238)...
Total muxes replaced by read ports: 4092
Total estimated demuxes replaced by write ports: 2046
Time elapsed: 0.096s
