# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Test23.srcs/sources_1/imports/VHDL_FUNCTIONAL_ENTITIES/pulse_train_gen.vhd" \

# Do not sort compile order
nosort
