// Seed: 4171712741
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_9, id_10;
  assign id_4 = -1;
  logic [7:0][-1 'h0] id_11;
endmodule
module module_1 (
    output tri0  id_0,
    input  wand  id_1,
    output uwire id_2
);
  wire id_4, id_5, id_6;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_4,
      id_4,
      id_6,
      id_4,
      id_5,
      id_5
  );
endmodule
