// Seed: 1289013141
module module_0 #(
    parameter id_2 = 32'd1,
    parameter id_3 = 32'd38
) (
    output logic id_0
    , _id_2
);
  wire _id_3;
  integer id_4;
  wire [id_2 : id_3] id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15;
  assign module_1.id_2 = 0;
  wire id_16;
  ;
  assign id_2 = id_7;
  always @(*) begin : LABEL_0
    wait (1);
    id_0 <= !id_5;
  end
  wire id_17;
  assign id_4 = id_12;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    input tri1 id_2,
    output logic id_3,
    input tri id_4
);
  assign id_3 = 1;
  always
    if (1) begin : LABEL_0
      id_3 <= -1;
    end
  logic [-1 : 1] id_6;
  ;
  module_0 modCall_1 (id_3);
  wire id_7;
endmodule
