# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../registerFileNew.srcs/sources_1/new/logicCircuit.vhd" \
"../../../../registerFileNew.srcs/sources_1/new/mux4_16bit.vhd" \
"../../../../registerFileNew.srcs/sim_1/new/test_LC.vhd" \

# Do not sort compile order
nosort
