// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_115 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_306_p2;
reg   [0:0] icmp_ln86_reg_1288;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1288_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1288_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1288_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1723_fu_312_p2;
reg   [0:0] icmp_ln86_1723_reg_1299;
wire   [0:0] icmp_ln86_1724_fu_318_p2;
reg   [0:0] icmp_ln86_1724_reg_1304;
reg   [0:0] icmp_ln86_1724_reg_1304_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1724_reg_1304_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1725_fu_324_p2;
reg   [0:0] icmp_ln86_1725_reg_1310;
wire   [0:0] icmp_ln86_1726_fu_330_p2;
reg   [0:0] icmp_ln86_1726_reg_1316;
reg   [0:0] icmp_ln86_1726_reg_1316_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1727_fu_336_p2;
reg   [0:0] icmp_ln86_1727_reg_1322;
reg   [0:0] icmp_ln86_1727_reg_1322_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1727_reg_1322_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1727_reg_1322_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1728_fu_342_p2;
reg   [0:0] icmp_ln86_1728_reg_1328;
reg   [0:0] icmp_ln86_1728_reg_1328_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1728_reg_1328_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1728_reg_1328_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1729_fu_348_p2;
reg   [0:0] icmp_ln86_1729_reg_1334;
wire   [0:0] icmp_ln86_1730_fu_354_p2;
reg   [0:0] icmp_ln86_1730_reg_1340;
reg   [0:0] icmp_ln86_1730_reg_1340_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1731_fu_360_p2;
reg   [0:0] icmp_ln86_1731_reg_1346;
reg   [0:0] icmp_ln86_1731_reg_1346_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1731_reg_1346_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1732_fu_366_p2;
reg   [0:0] icmp_ln86_1732_reg_1352;
reg   [0:0] icmp_ln86_1732_reg_1352_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1732_reg_1352_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1732_reg_1352_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1733_fu_372_p2;
reg   [0:0] icmp_ln86_1733_reg_1359;
reg   [0:0] icmp_ln86_1733_reg_1359_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1733_reg_1359_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1733_reg_1359_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1734_fu_378_p2;
reg   [0:0] icmp_ln86_1734_reg_1365;
reg   [0:0] icmp_ln86_1734_reg_1365_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1734_reg_1365_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1734_reg_1365_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1734_reg_1365_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1735_fu_384_p2;
reg   [0:0] icmp_ln86_1735_reg_1371;
reg   [0:0] icmp_ln86_1735_reg_1371_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1735_reg_1371_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1735_reg_1371_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1735_reg_1371_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1735_reg_1371_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1736_fu_390_p2;
reg   [0:0] icmp_ln86_1736_reg_1377;
reg   [0:0] icmp_ln86_1736_reg_1377_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1736_reg_1377_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1736_reg_1377_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1736_reg_1377_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1736_reg_1377_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1736_reg_1377_pp0_iter6_reg;
wire   [0:0] icmp_ln86_1737_fu_396_p2;
reg   [0:0] icmp_ln86_1737_reg_1383;
reg   [0:0] icmp_ln86_1737_reg_1383_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1738_fu_402_p2;
reg   [0:0] icmp_ln86_1738_reg_1388;
reg   [0:0] icmp_ln86_1738_reg_1388_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1739_fu_408_p2;
reg   [0:0] icmp_ln86_1739_reg_1393;
reg   [0:0] icmp_ln86_1739_reg_1393_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1740_fu_414_p2;
reg   [0:0] icmp_ln86_1740_reg_1398;
reg   [0:0] icmp_ln86_1740_reg_1398_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1740_reg_1398_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1741_fu_420_p2;
reg   [0:0] icmp_ln86_1741_reg_1403;
reg   [0:0] icmp_ln86_1741_reg_1403_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1741_reg_1403_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1742_fu_426_p2;
reg   [0:0] icmp_ln86_1742_reg_1408;
reg   [0:0] icmp_ln86_1742_reg_1408_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1742_reg_1408_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1743_fu_432_p2;
reg   [0:0] icmp_ln86_1743_reg_1413;
reg   [0:0] icmp_ln86_1743_reg_1413_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1743_reg_1413_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1743_reg_1413_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1744_fu_438_p2;
reg   [0:0] icmp_ln86_1744_reg_1418;
reg   [0:0] icmp_ln86_1744_reg_1418_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1744_reg_1418_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1744_reg_1418_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1745_fu_444_p2;
reg   [0:0] icmp_ln86_1745_reg_1423;
reg   [0:0] icmp_ln86_1745_reg_1423_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1745_reg_1423_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1745_reg_1423_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1746_fu_450_p2;
reg   [0:0] icmp_ln86_1746_reg_1428;
reg   [0:0] icmp_ln86_1746_reg_1428_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1746_reg_1428_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1746_reg_1428_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1746_reg_1428_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1747_fu_456_p2;
reg   [0:0] icmp_ln86_1747_reg_1433;
reg   [0:0] icmp_ln86_1747_reg_1433_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1747_reg_1433_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1747_reg_1433_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1747_reg_1433_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1748_fu_462_p2;
reg   [0:0] icmp_ln86_1748_reg_1438;
reg   [0:0] icmp_ln86_1748_reg_1438_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1748_reg_1438_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1748_reg_1438_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1748_reg_1438_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1749_fu_468_p2;
reg   [0:0] icmp_ln86_1749_reg_1443;
reg   [0:0] icmp_ln86_1749_reg_1443_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1749_reg_1443_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1749_reg_1443_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1749_reg_1443_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1749_reg_1443_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1750_fu_474_p2;
reg   [0:0] icmp_ln86_1750_reg_1448;
reg   [0:0] icmp_ln86_1750_reg_1448_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1750_reg_1448_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1750_reg_1448_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1750_reg_1448_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1750_reg_1448_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1751_fu_480_p2;
reg   [0:0] icmp_ln86_1751_reg_1453;
reg   [0:0] icmp_ln86_1751_reg_1453_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1751_reg_1453_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1751_reg_1453_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1751_reg_1453_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1751_reg_1453_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1751_reg_1453_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_486_p2;
reg   [0:0] and_ln102_reg_1458;
reg   [0:0] and_ln102_reg_1458_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1458_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_497_p2;
reg   [0:0] and_ln104_reg_1468;
wire   [0:0] and_ln102_1914_fu_502_p2;
reg   [0:0] and_ln102_1914_reg_1474;
wire   [0:0] and_ln104_315_fu_511_p2;
reg   [0:0] and_ln104_315_reg_1481;
wire   [0:0] and_ln102_1918_fu_516_p2;
reg   [0:0] and_ln102_1918_reg_1486;
wire   [0:0] and_ln102_1919_fu_526_p2;
reg   [0:0] and_ln102_1919_reg_1492;
wire   [0:0] or_ln117_fu_542_p2;
reg   [0:0] or_ln117_reg_1498;
wire   [0:0] xor_ln104_fu_548_p2;
reg   [0:0] xor_ln104_reg_1503;
wire   [0:0] and_ln102_1915_fu_553_p2;
reg   [0:0] and_ln102_1915_reg_1509;
wire   [0:0] and_ln104_316_fu_562_p2;
reg   [0:0] and_ln104_316_reg_1515;
reg   [0:0] and_ln104_316_reg_1515_pp0_iter3_reg;
wire   [0:0] and_ln102_1920_fu_572_p2;
reg   [0:0] and_ln102_1920_reg_1521;
wire   [3:0] select_ln117_1679_fu_673_p3;
reg   [3:0] select_ln117_1679_reg_1526;
wire   [0:0] or_ln117_1520_fu_680_p2;
reg   [0:0] or_ln117_1520_reg_1531;
wire   [0:0] and_ln102_1913_fu_685_p2;
reg   [0:0] and_ln102_1913_reg_1537;
wire   [0:0] and_ln104_314_fu_694_p2;
reg   [0:0] and_ln104_314_reg_1543;
wire   [0:0] and_ln102_1916_fu_699_p2;
reg   [0:0] and_ln102_1916_reg_1549;
wire   [0:0] and_ln102_1922_fu_713_p2;
reg   [0:0] and_ln102_1922_reg_1555;
wire   [0:0] or_ln117_1524_fu_787_p2;
reg   [0:0] or_ln117_1524_reg_1561;
wire   [3:0] select_ln117_1685_fu_801_p3;
reg   [3:0] select_ln117_1685_reg_1566;
wire   [0:0] and_ln104_317_fu_814_p2;
reg   [0:0] and_ln104_317_reg_1571;
wire   [0:0] and_ln102_1917_fu_819_p2;
reg   [0:0] and_ln102_1917_reg_1576;
reg   [0:0] and_ln102_1917_reg_1576_pp0_iter5_reg;
wire   [0:0] and_ln104_318_fu_828_p2;
reg   [0:0] and_ln104_318_reg_1583;
reg   [0:0] and_ln104_318_reg_1583_pp0_iter5_reg;
reg   [0:0] and_ln104_318_reg_1583_pp0_iter6_reg;
wire   [0:0] and_ln102_1923_fu_843_p2;
reg   [0:0] and_ln102_1923_reg_1589;
wire   [0:0] or_ln117_1529_fu_926_p2;
reg   [0:0] or_ln117_1529_reg_1594;
wire   [4:0] select_ln117_1691_fu_938_p3;
reg   [4:0] select_ln117_1691_reg_1599;
wire   [0:0] or_ln117_1531_fu_946_p2;
reg   [0:0] or_ln117_1531_reg_1604;
wire   [0:0] or_ln117_1533_fu_952_p2;
reg   [0:0] or_ln117_1533_reg_1610;
reg   [0:0] or_ln117_1533_reg_1610_pp0_iter5_reg;
wire   [0:0] or_ln117_1535_fu_1028_p2;
reg   [0:0] or_ln117_1535_reg_1618;
wire   [4:0] select_ln117_1697_fu_1041_p3;
reg   [4:0] select_ln117_1697_reg_1623;
wire   [0:0] or_ln117_1539_fu_1103_p2;
reg   [0:0] or_ln117_1539_reg_1628;
wire   [4:0] select_ln117_1701_fu_1117_p3;
reg   [4:0] select_ln117_1701_reg_1633;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_817_fu_492_p2;
wire   [0:0] xor_ln104_819_fu_506_p2;
wire   [0:0] xor_ln104_823_fu_521_p2;
wire   [0:0] and_ln102_1927_fu_531_p2;
wire   [0:0] and_ln102_1928_fu_536_p2;
wire   [0:0] xor_ln104_820_fu_557_p2;
wire   [0:0] xor_ln104_824_fu_567_p2;
wire   [0:0] and_ln102_1930_fu_585_p2;
wire   [0:0] and_ln102_1926_fu_577_p2;
wire   [0:0] xor_ln117_fu_595_p2;
wire   [1:0] zext_ln117_fu_601_p1;
wire   [1:0] select_ln117_fu_605_p3;
wire   [1:0] select_ln117_1674_fu_612_p3;
wire   [0:0] and_ln102_1929_fu_581_p2;
wire   [2:0] zext_ln117_178_fu_619_p1;
wire   [0:0] or_ln117_1516_fu_623_p2;
wire   [2:0] select_ln117_1675_fu_628_p3;
wire   [0:0] or_ln117_1517_fu_635_p2;
wire   [0:0] and_ln102_1931_fu_590_p2;
wire   [2:0] select_ln117_1676_fu_639_p3;
wire   [0:0] or_ln117_1518_fu_647_p2;
wire   [2:0] select_ln117_1677_fu_653_p3;
wire   [2:0] select_ln117_1678_fu_661_p3;
wire   [3:0] zext_ln117_179_fu_669_p1;
wire   [0:0] xor_ln104_818_fu_689_p2;
wire   [0:0] xor_ln104_825_fu_704_p2;
wire   [0:0] and_ln102_1933_fu_722_p2;
wire   [0:0] and_ln102_1921_fu_709_p2;
wire   [0:0] and_ln102_1932_fu_718_p2;
wire   [0:0] or_ln117_1519_fu_737_p2;
wire   [0:0] and_ln102_1934_fu_727_p2;
wire   [3:0] select_ln117_1680_fu_742_p3;
wire   [0:0] or_ln117_1521_fu_749_p2;
wire   [3:0] select_ln117_1681_fu_754_p3;
wire   [0:0] or_ln117_1522_fu_761_p2;
wire   [0:0] and_ln102_1935_fu_732_p2;
wire   [3:0] select_ln117_1682_fu_765_p3;
wire   [0:0] or_ln117_1523_fu_773_p2;
wire   [3:0] select_ln117_1683_fu_779_p3;
wire   [3:0] select_ln117_1684_fu_793_p3;
wire   [0:0] xor_ln104_821_fu_809_p2;
wire   [0:0] xor_ln104_822_fu_823_p2;
wire   [0:0] xor_ln104_826_fu_833_p2;
wire   [0:0] and_ln102_1936_fu_848_p2;
wire   [0:0] xor_ln104_827_fu_838_p2;
wire   [0:0] and_ln102_1939_fu_862_p2;
wire   [0:0] and_ln102_1937_fu_853_p2;
wire   [0:0] or_ln117_1525_fu_872_p2;
wire   [3:0] select_ln117_1686_fu_877_p3;
wire   [0:0] and_ln102_1938_fu_858_p2;
wire   [4:0] zext_ln117_180_fu_884_p1;
wire   [0:0] or_ln117_1526_fu_888_p2;
wire   [4:0] select_ln117_1687_fu_893_p3;
wire   [0:0] or_ln117_1527_fu_900_p2;
wire   [0:0] and_ln102_1940_fu_867_p2;
wire   [4:0] select_ln117_1688_fu_904_p3;
wire   [0:0] or_ln117_1528_fu_912_p2;
wire   [4:0] select_ln117_1689_fu_918_p3;
wire   [4:0] select_ln117_1690_fu_930_p3;
wire   [0:0] xor_ln104_828_fu_956_p2;
wire   [0:0] and_ln102_1942_fu_969_p2;
wire   [0:0] and_ln102_1924_fu_961_p2;
wire   [0:0] and_ln102_1941_fu_965_p2;
wire   [0:0] or_ln117_1530_fu_984_p2;
wire   [0:0] and_ln102_1943_fu_974_p2;
wire   [4:0] select_ln117_1692_fu_989_p3;
wire   [0:0] or_ln117_1532_fu_996_p2;
wire   [4:0] select_ln117_1693_fu_1001_p3;
wire   [0:0] and_ln102_1944_fu_979_p2;
wire   [4:0] select_ln117_1694_fu_1008_p3;
wire   [0:0] or_ln117_1534_fu_1016_p2;
wire   [4:0] select_ln117_1695_fu_1021_p3;
wire   [4:0] select_ln117_1696_fu_1033_p3;
wire   [0:0] xor_ln104_829_fu_1049_p2;
wire   [0:0] and_ln102_1945_fu_1058_p2;
wire   [0:0] and_ln102_1925_fu_1054_p2;
wire   [0:0] and_ln102_1946_fu_1063_p2;
wire   [0:0] or_ln117_1536_fu_1073_p2;
wire   [0:0] or_ln117_1537_fu_1078_p2;
wire   [0:0] and_ln102_1947_fu_1068_p2;
wire   [4:0] select_ln117_1698_fu_1082_p3;
wire   [0:0] or_ln117_1538_fu_1089_p2;
wire   [4:0] select_ln117_1699_fu_1095_p3;
wire   [4:0] select_ln117_1700_fu_1109_p3;
wire   [0:0] xor_ln104_830_fu_1125_p2;
wire   [0:0] and_ln102_1948_fu_1130_p2;
wire   [0:0] and_ln102_1949_fu_1135_p2;
wire   [0:0] or_ln117_1540_fu_1140_p2;
wire   [11:0] agg_result_fu_1152_p65;
wire   [4:0] agg_result_fu_1152_p66;
wire   [11:0] agg_result_fu_1152_p67;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
wire   [4:0] agg_result_fu_1152_p1;
wire   [4:0] agg_result_fu_1152_p3;
wire   [4:0] agg_result_fu_1152_p5;
wire   [4:0] agg_result_fu_1152_p7;
wire   [4:0] agg_result_fu_1152_p9;
wire   [4:0] agg_result_fu_1152_p11;
wire   [4:0] agg_result_fu_1152_p13;
wire   [4:0] agg_result_fu_1152_p15;
wire   [4:0] agg_result_fu_1152_p17;
wire   [4:0] agg_result_fu_1152_p19;
wire   [4:0] agg_result_fu_1152_p21;
wire   [4:0] agg_result_fu_1152_p23;
wire   [4:0] agg_result_fu_1152_p25;
wire   [4:0] agg_result_fu_1152_p27;
wire   [4:0] agg_result_fu_1152_p29;
wire   [4:0] agg_result_fu_1152_p31;
wire  signed [4:0] agg_result_fu_1152_p33;
wire  signed [4:0] agg_result_fu_1152_p35;
wire  signed [4:0] agg_result_fu_1152_p37;
wire  signed [4:0] agg_result_fu_1152_p39;
wire  signed [4:0] agg_result_fu_1152_p41;
wire  signed [4:0] agg_result_fu_1152_p43;
wire  signed [4:0] agg_result_fu_1152_p45;
wire  signed [4:0] agg_result_fu_1152_p47;
wire  signed [4:0] agg_result_fu_1152_p49;
wire  signed [4:0] agg_result_fu_1152_p51;
wire  signed [4:0] agg_result_fu_1152_p53;
wire  signed [4:0] agg_result_fu_1152_p55;
wire  signed [4:0] agg_result_fu_1152_p57;
wire  signed [4:0] agg_result_fu_1152_p59;
wire  signed [4:0] agg_result_fu_1152_p61;
wire  signed [4:0] agg_result_fu_1152_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_12_1_1_x26 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 12 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_65_5_12_1_1_x26_U1415(
    .din0(12'd3998),
    .din1(12'd39),
    .din2(12'd3740),
    .din3(12'd3967),
    .din4(12'd3843),
    .din5(12'd4039),
    .din6(12'd4072),
    .din7(12'd135),
    .din8(12'd305),
    .din9(12'd3228),
    .din10(12'd4004),
    .din11(12'd186),
    .din12(12'd4043),
    .din13(12'd28),
    .din14(12'd1),
    .din15(12'd58),
    .din16(12'd1),
    .din17(12'd4038),
    .din18(12'd84),
    .din19(12'd3985),
    .din20(12'd4070),
    .din21(12'd22),
    .din22(12'd256),
    .din23(12'd47),
    .din24(12'd257),
    .din25(12'd39),
    .din26(12'd1203),
    .din27(12'd257),
    .din28(12'd3374),
    .din29(12'd76),
    .din30(12'd116),
    .din31(12'd2807),
    .def(agg_result_fu_1152_p65),
    .sel(agg_result_fu_1152_p66),
    .dout(agg_result_fu_1152_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1913_reg_1537 <= and_ln102_1913_fu_685_p2;
        and_ln102_1914_reg_1474 <= and_ln102_1914_fu_502_p2;
        and_ln102_1915_reg_1509 <= and_ln102_1915_fu_553_p2;
        and_ln102_1916_reg_1549 <= and_ln102_1916_fu_699_p2;
        and_ln102_1917_reg_1576 <= and_ln102_1917_fu_819_p2;
        and_ln102_1917_reg_1576_pp0_iter5_reg <= and_ln102_1917_reg_1576;
        and_ln102_1918_reg_1486 <= and_ln102_1918_fu_516_p2;
        and_ln102_1919_reg_1492 <= and_ln102_1919_fu_526_p2;
        and_ln102_1920_reg_1521 <= and_ln102_1920_fu_572_p2;
        and_ln102_1922_reg_1555 <= and_ln102_1922_fu_713_p2;
        and_ln102_1923_reg_1589 <= and_ln102_1923_fu_843_p2;
        and_ln102_reg_1458 <= and_ln102_fu_486_p2;
        and_ln102_reg_1458_pp0_iter1_reg <= and_ln102_reg_1458;
        and_ln102_reg_1458_pp0_iter2_reg <= and_ln102_reg_1458_pp0_iter1_reg;
        and_ln104_314_reg_1543 <= and_ln104_314_fu_694_p2;
        and_ln104_315_reg_1481 <= and_ln104_315_fu_511_p2;
        and_ln104_316_reg_1515 <= and_ln104_316_fu_562_p2;
        and_ln104_316_reg_1515_pp0_iter3_reg <= and_ln104_316_reg_1515;
        and_ln104_317_reg_1571 <= and_ln104_317_fu_814_p2;
        and_ln104_318_reg_1583 <= and_ln104_318_fu_828_p2;
        and_ln104_318_reg_1583_pp0_iter5_reg <= and_ln104_318_reg_1583;
        and_ln104_318_reg_1583_pp0_iter6_reg <= and_ln104_318_reg_1583_pp0_iter5_reg;
        and_ln104_reg_1468 <= and_ln104_fu_497_p2;
        icmp_ln86_1723_reg_1299 <= icmp_ln86_1723_fu_312_p2;
        icmp_ln86_1724_reg_1304 <= icmp_ln86_1724_fu_318_p2;
        icmp_ln86_1724_reg_1304_pp0_iter1_reg <= icmp_ln86_1724_reg_1304;
        icmp_ln86_1724_reg_1304_pp0_iter2_reg <= icmp_ln86_1724_reg_1304_pp0_iter1_reg;
        icmp_ln86_1725_reg_1310 <= icmp_ln86_1725_fu_324_p2;
        icmp_ln86_1726_reg_1316 <= icmp_ln86_1726_fu_330_p2;
        icmp_ln86_1726_reg_1316_pp0_iter1_reg <= icmp_ln86_1726_reg_1316;
        icmp_ln86_1727_reg_1322 <= icmp_ln86_1727_fu_336_p2;
        icmp_ln86_1727_reg_1322_pp0_iter1_reg <= icmp_ln86_1727_reg_1322;
        icmp_ln86_1727_reg_1322_pp0_iter2_reg <= icmp_ln86_1727_reg_1322_pp0_iter1_reg;
        icmp_ln86_1727_reg_1322_pp0_iter3_reg <= icmp_ln86_1727_reg_1322_pp0_iter2_reg;
        icmp_ln86_1728_reg_1328 <= icmp_ln86_1728_fu_342_p2;
        icmp_ln86_1728_reg_1328_pp0_iter1_reg <= icmp_ln86_1728_reg_1328;
        icmp_ln86_1728_reg_1328_pp0_iter2_reg <= icmp_ln86_1728_reg_1328_pp0_iter1_reg;
        icmp_ln86_1728_reg_1328_pp0_iter3_reg <= icmp_ln86_1728_reg_1328_pp0_iter2_reg;
        icmp_ln86_1729_reg_1334 <= icmp_ln86_1729_fu_348_p2;
        icmp_ln86_1730_reg_1340 <= icmp_ln86_1730_fu_354_p2;
        icmp_ln86_1730_reg_1340_pp0_iter1_reg <= icmp_ln86_1730_reg_1340;
        icmp_ln86_1731_reg_1346 <= icmp_ln86_1731_fu_360_p2;
        icmp_ln86_1731_reg_1346_pp0_iter1_reg <= icmp_ln86_1731_reg_1346;
        icmp_ln86_1731_reg_1346_pp0_iter2_reg <= icmp_ln86_1731_reg_1346_pp0_iter1_reg;
        icmp_ln86_1732_reg_1352 <= icmp_ln86_1732_fu_366_p2;
        icmp_ln86_1732_reg_1352_pp0_iter1_reg <= icmp_ln86_1732_reg_1352;
        icmp_ln86_1732_reg_1352_pp0_iter2_reg <= icmp_ln86_1732_reg_1352_pp0_iter1_reg;
        icmp_ln86_1732_reg_1352_pp0_iter3_reg <= icmp_ln86_1732_reg_1352_pp0_iter2_reg;
        icmp_ln86_1733_reg_1359 <= icmp_ln86_1733_fu_372_p2;
        icmp_ln86_1733_reg_1359_pp0_iter1_reg <= icmp_ln86_1733_reg_1359;
        icmp_ln86_1733_reg_1359_pp0_iter2_reg <= icmp_ln86_1733_reg_1359_pp0_iter1_reg;
        icmp_ln86_1733_reg_1359_pp0_iter3_reg <= icmp_ln86_1733_reg_1359_pp0_iter2_reg;
        icmp_ln86_1734_reg_1365 <= icmp_ln86_1734_fu_378_p2;
        icmp_ln86_1734_reg_1365_pp0_iter1_reg <= icmp_ln86_1734_reg_1365;
        icmp_ln86_1734_reg_1365_pp0_iter2_reg <= icmp_ln86_1734_reg_1365_pp0_iter1_reg;
        icmp_ln86_1734_reg_1365_pp0_iter3_reg <= icmp_ln86_1734_reg_1365_pp0_iter2_reg;
        icmp_ln86_1734_reg_1365_pp0_iter4_reg <= icmp_ln86_1734_reg_1365_pp0_iter3_reg;
        icmp_ln86_1735_reg_1371 <= icmp_ln86_1735_fu_384_p2;
        icmp_ln86_1735_reg_1371_pp0_iter1_reg <= icmp_ln86_1735_reg_1371;
        icmp_ln86_1735_reg_1371_pp0_iter2_reg <= icmp_ln86_1735_reg_1371_pp0_iter1_reg;
        icmp_ln86_1735_reg_1371_pp0_iter3_reg <= icmp_ln86_1735_reg_1371_pp0_iter2_reg;
        icmp_ln86_1735_reg_1371_pp0_iter4_reg <= icmp_ln86_1735_reg_1371_pp0_iter3_reg;
        icmp_ln86_1735_reg_1371_pp0_iter5_reg <= icmp_ln86_1735_reg_1371_pp0_iter4_reg;
        icmp_ln86_1736_reg_1377 <= icmp_ln86_1736_fu_390_p2;
        icmp_ln86_1736_reg_1377_pp0_iter1_reg <= icmp_ln86_1736_reg_1377;
        icmp_ln86_1736_reg_1377_pp0_iter2_reg <= icmp_ln86_1736_reg_1377_pp0_iter1_reg;
        icmp_ln86_1736_reg_1377_pp0_iter3_reg <= icmp_ln86_1736_reg_1377_pp0_iter2_reg;
        icmp_ln86_1736_reg_1377_pp0_iter4_reg <= icmp_ln86_1736_reg_1377_pp0_iter3_reg;
        icmp_ln86_1736_reg_1377_pp0_iter5_reg <= icmp_ln86_1736_reg_1377_pp0_iter4_reg;
        icmp_ln86_1736_reg_1377_pp0_iter6_reg <= icmp_ln86_1736_reg_1377_pp0_iter5_reg;
        icmp_ln86_1737_reg_1383 <= icmp_ln86_1737_fu_396_p2;
        icmp_ln86_1737_reg_1383_pp0_iter1_reg <= icmp_ln86_1737_reg_1383;
        icmp_ln86_1738_reg_1388 <= icmp_ln86_1738_fu_402_p2;
        icmp_ln86_1738_reg_1388_pp0_iter1_reg <= icmp_ln86_1738_reg_1388;
        icmp_ln86_1739_reg_1393 <= icmp_ln86_1739_fu_408_p2;
        icmp_ln86_1739_reg_1393_pp0_iter1_reg <= icmp_ln86_1739_reg_1393;
        icmp_ln86_1740_reg_1398 <= icmp_ln86_1740_fu_414_p2;
        icmp_ln86_1740_reg_1398_pp0_iter1_reg <= icmp_ln86_1740_reg_1398;
        icmp_ln86_1740_reg_1398_pp0_iter2_reg <= icmp_ln86_1740_reg_1398_pp0_iter1_reg;
        icmp_ln86_1741_reg_1403 <= icmp_ln86_1741_fu_420_p2;
        icmp_ln86_1741_reg_1403_pp0_iter1_reg <= icmp_ln86_1741_reg_1403;
        icmp_ln86_1741_reg_1403_pp0_iter2_reg <= icmp_ln86_1741_reg_1403_pp0_iter1_reg;
        icmp_ln86_1742_reg_1408 <= icmp_ln86_1742_fu_426_p2;
        icmp_ln86_1742_reg_1408_pp0_iter1_reg <= icmp_ln86_1742_reg_1408;
        icmp_ln86_1742_reg_1408_pp0_iter2_reg <= icmp_ln86_1742_reg_1408_pp0_iter1_reg;
        icmp_ln86_1743_reg_1413 <= icmp_ln86_1743_fu_432_p2;
        icmp_ln86_1743_reg_1413_pp0_iter1_reg <= icmp_ln86_1743_reg_1413;
        icmp_ln86_1743_reg_1413_pp0_iter2_reg <= icmp_ln86_1743_reg_1413_pp0_iter1_reg;
        icmp_ln86_1743_reg_1413_pp0_iter3_reg <= icmp_ln86_1743_reg_1413_pp0_iter2_reg;
        icmp_ln86_1744_reg_1418 <= icmp_ln86_1744_fu_438_p2;
        icmp_ln86_1744_reg_1418_pp0_iter1_reg <= icmp_ln86_1744_reg_1418;
        icmp_ln86_1744_reg_1418_pp0_iter2_reg <= icmp_ln86_1744_reg_1418_pp0_iter1_reg;
        icmp_ln86_1744_reg_1418_pp0_iter3_reg <= icmp_ln86_1744_reg_1418_pp0_iter2_reg;
        icmp_ln86_1745_reg_1423 <= icmp_ln86_1745_fu_444_p2;
        icmp_ln86_1745_reg_1423_pp0_iter1_reg <= icmp_ln86_1745_reg_1423;
        icmp_ln86_1745_reg_1423_pp0_iter2_reg <= icmp_ln86_1745_reg_1423_pp0_iter1_reg;
        icmp_ln86_1745_reg_1423_pp0_iter3_reg <= icmp_ln86_1745_reg_1423_pp0_iter2_reg;
        icmp_ln86_1746_reg_1428 <= icmp_ln86_1746_fu_450_p2;
        icmp_ln86_1746_reg_1428_pp0_iter1_reg <= icmp_ln86_1746_reg_1428;
        icmp_ln86_1746_reg_1428_pp0_iter2_reg <= icmp_ln86_1746_reg_1428_pp0_iter1_reg;
        icmp_ln86_1746_reg_1428_pp0_iter3_reg <= icmp_ln86_1746_reg_1428_pp0_iter2_reg;
        icmp_ln86_1746_reg_1428_pp0_iter4_reg <= icmp_ln86_1746_reg_1428_pp0_iter3_reg;
        icmp_ln86_1747_reg_1433 <= icmp_ln86_1747_fu_456_p2;
        icmp_ln86_1747_reg_1433_pp0_iter1_reg <= icmp_ln86_1747_reg_1433;
        icmp_ln86_1747_reg_1433_pp0_iter2_reg <= icmp_ln86_1747_reg_1433_pp0_iter1_reg;
        icmp_ln86_1747_reg_1433_pp0_iter3_reg <= icmp_ln86_1747_reg_1433_pp0_iter2_reg;
        icmp_ln86_1747_reg_1433_pp0_iter4_reg <= icmp_ln86_1747_reg_1433_pp0_iter3_reg;
        icmp_ln86_1748_reg_1438 <= icmp_ln86_1748_fu_462_p2;
        icmp_ln86_1748_reg_1438_pp0_iter1_reg <= icmp_ln86_1748_reg_1438;
        icmp_ln86_1748_reg_1438_pp0_iter2_reg <= icmp_ln86_1748_reg_1438_pp0_iter1_reg;
        icmp_ln86_1748_reg_1438_pp0_iter3_reg <= icmp_ln86_1748_reg_1438_pp0_iter2_reg;
        icmp_ln86_1748_reg_1438_pp0_iter4_reg <= icmp_ln86_1748_reg_1438_pp0_iter3_reg;
        icmp_ln86_1749_reg_1443 <= icmp_ln86_1749_fu_468_p2;
        icmp_ln86_1749_reg_1443_pp0_iter1_reg <= icmp_ln86_1749_reg_1443;
        icmp_ln86_1749_reg_1443_pp0_iter2_reg <= icmp_ln86_1749_reg_1443_pp0_iter1_reg;
        icmp_ln86_1749_reg_1443_pp0_iter3_reg <= icmp_ln86_1749_reg_1443_pp0_iter2_reg;
        icmp_ln86_1749_reg_1443_pp0_iter4_reg <= icmp_ln86_1749_reg_1443_pp0_iter3_reg;
        icmp_ln86_1749_reg_1443_pp0_iter5_reg <= icmp_ln86_1749_reg_1443_pp0_iter4_reg;
        icmp_ln86_1750_reg_1448 <= icmp_ln86_1750_fu_474_p2;
        icmp_ln86_1750_reg_1448_pp0_iter1_reg <= icmp_ln86_1750_reg_1448;
        icmp_ln86_1750_reg_1448_pp0_iter2_reg <= icmp_ln86_1750_reg_1448_pp0_iter1_reg;
        icmp_ln86_1750_reg_1448_pp0_iter3_reg <= icmp_ln86_1750_reg_1448_pp0_iter2_reg;
        icmp_ln86_1750_reg_1448_pp0_iter4_reg <= icmp_ln86_1750_reg_1448_pp0_iter3_reg;
        icmp_ln86_1750_reg_1448_pp0_iter5_reg <= icmp_ln86_1750_reg_1448_pp0_iter4_reg;
        icmp_ln86_1751_reg_1453 <= icmp_ln86_1751_fu_480_p2;
        icmp_ln86_1751_reg_1453_pp0_iter1_reg <= icmp_ln86_1751_reg_1453;
        icmp_ln86_1751_reg_1453_pp0_iter2_reg <= icmp_ln86_1751_reg_1453_pp0_iter1_reg;
        icmp_ln86_1751_reg_1453_pp0_iter3_reg <= icmp_ln86_1751_reg_1453_pp0_iter2_reg;
        icmp_ln86_1751_reg_1453_pp0_iter4_reg <= icmp_ln86_1751_reg_1453_pp0_iter3_reg;
        icmp_ln86_1751_reg_1453_pp0_iter5_reg <= icmp_ln86_1751_reg_1453_pp0_iter4_reg;
        icmp_ln86_1751_reg_1453_pp0_iter6_reg <= icmp_ln86_1751_reg_1453_pp0_iter5_reg;
        icmp_ln86_reg_1288 <= icmp_ln86_fu_306_p2;
        icmp_ln86_reg_1288_pp0_iter1_reg <= icmp_ln86_reg_1288;
        icmp_ln86_reg_1288_pp0_iter2_reg <= icmp_ln86_reg_1288_pp0_iter1_reg;
        icmp_ln86_reg_1288_pp0_iter3_reg <= icmp_ln86_reg_1288_pp0_iter2_reg;
        or_ln117_1520_reg_1531 <= or_ln117_1520_fu_680_p2;
        or_ln117_1524_reg_1561 <= or_ln117_1524_fu_787_p2;
        or_ln117_1529_reg_1594 <= or_ln117_1529_fu_926_p2;
        or_ln117_1531_reg_1604 <= or_ln117_1531_fu_946_p2;
        or_ln117_1533_reg_1610 <= or_ln117_1533_fu_952_p2;
        or_ln117_1533_reg_1610_pp0_iter5_reg <= or_ln117_1533_reg_1610;
        or_ln117_1535_reg_1618 <= or_ln117_1535_fu_1028_p2;
        or_ln117_1539_reg_1628 <= or_ln117_1539_fu_1103_p2;
        or_ln117_reg_1498 <= or_ln117_fu_542_p2;
        select_ln117_1679_reg_1526 <= select_ln117_1679_fu_673_p3;
        select_ln117_1685_reg_1566 <= select_ln117_1685_fu_801_p3;
        select_ln117_1691_reg_1599 <= select_ln117_1691_fu_938_p3;
        select_ln117_1697_reg_1623 <= select_ln117_1697_fu_1041_p3;
        select_ln117_1701_reg_1633 <= select_ln117_1701_fu_1117_p3;
        xor_ln104_reg_1503 <= xor_ln104_fu_548_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1152_p65 = 'bx;

assign agg_result_fu_1152_p66 = ((or_ln117_1540_fu_1140_p2[0:0] == 1'b1) ? select_ln117_1701_reg_1633 : 5'd31);

assign and_ln102_1913_fu_685_p2 = (xor_ln104_reg_1503 & icmp_ln86_1724_reg_1304_pp0_iter2_reg);

assign and_ln102_1914_fu_502_p2 = (icmp_ln86_1725_reg_1310 & and_ln102_reg_1458);

assign and_ln102_1915_fu_553_p2 = (icmp_ln86_1726_reg_1316_pp0_iter1_reg & and_ln104_reg_1468);

assign and_ln102_1916_fu_699_p2 = (icmp_ln86_1727_reg_1322_pp0_iter2_reg & and_ln102_1913_fu_685_p2);

assign and_ln102_1917_fu_819_p2 = (icmp_ln86_1728_reg_1328_pp0_iter3_reg & and_ln104_314_reg_1543);

assign and_ln102_1918_fu_516_p2 = (icmp_ln86_1729_reg_1334 & and_ln102_1914_fu_502_p2);

assign and_ln102_1919_fu_526_p2 = (icmp_ln86_1730_reg_1340 & and_ln104_315_fu_511_p2);

assign and_ln102_1920_fu_572_p2 = (icmp_ln86_1731_reg_1346_pp0_iter1_reg & and_ln102_1915_fu_553_p2);

assign and_ln102_1921_fu_709_p2 = (icmp_ln86_1732_reg_1352_pp0_iter2_reg & and_ln104_316_reg_1515);

assign and_ln102_1922_fu_713_p2 = (icmp_ln86_1733_reg_1359_pp0_iter2_reg & and_ln102_1916_fu_699_p2);

assign and_ln102_1923_fu_843_p2 = (icmp_ln86_1734_reg_1365_pp0_iter3_reg & and_ln104_317_fu_814_p2);

assign and_ln102_1924_fu_961_p2 = (icmp_ln86_1735_reg_1371_pp0_iter4_reg & and_ln102_1917_reg_1576);

assign and_ln102_1925_fu_1054_p2 = (icmp_ln86_1736_reg_1377_pp0_iter5_reg & and_ln104_318_reg_1583_pp0_iter5_reg);

assign and_ln102_1926_fu_577_p2 = (icmp_ln86_1737_reg_1383_pp0_iter1_reg & and_ln102_1918_reg_1486);

assign and_ln102_1927_fu_531_p2 = (xor_ln104_823_fu_521_p2 & icmp_ln86_1732_reg_1352);

assign and_ln102_1928_fu_536_p2 = (and_ln102_1927_fu_531_p2 & and_ln102_1914_fu_502_p2);

assign and_ln102_1929_fu_581_p2 = (icmp_ln86_1738_reg_1388_pp0_iter1_reg & and_ln102_1919_reg_1492);

assign and_ln102_1930_fu_585_p2 = (xor_ln104_824_fu_567_p2 & icmp_ln86_1739_reg_1393_pp0_iter1_reg);

assign and_ln102_1931_fu_590_p2 = (and_ln104_315_reg_1481 & and_ln102_1930_fu_585_p2);

assign and_ln102_1932_fu_718_p2 = (icmp_ln86_1740_reg_1398_pp0_iter2_reg & and_ln102_1920_reg_1521);

assign and_ln102_1933_fu_722_p2 = (xor_ln104_825_fu_704_p2 & icmp_ln86_1741_reg_1403_pp0_iter2_reg);

assign and_ln102_1934_fu_727_p2 = (and_ln102_1933_fu_722_p2 & and_ln102_1915_reg_1509);

assign and_ln102_1935_fu_732_p2 = (icmp_ln86_1742_reg_1408_pp0_iter2_reg & and_ln102_1921_fu_709_p2);

assign and_ln102_1936_fu_848_p2 = (xor_ln104_826_fu_833_p2 & icmp_ln86_1743_reg_1413_pp0_iter3_reg);

assign and_ln102_1937_fu_853_p2 = (and_ln104_316_reg_1515_pp0_iter3_reg & and_ln102_1936_fu_848_p2);

assign and_ln102_1938_fu_858_p2 = (icmp_ln86_1744_reg_1418_pp0_iter3_reg & and_ln102_1922_reg_1555);

assign and_ln102_1939_fu_862_p2 = (xor_ln104_827_fu_838_p2 & icmp_ln86_1745_reg_1423_pp0_iter3_reg);

assign and_ln102_1940_fu_867_p2 = (and_ln102_1939_fu_862_p2 & and_ln102_1916_reg_1549);

assign and_ln102_1941_fu_965_p2 = (icmp_ln86_1746_reg_1428_pp0_iter4_reg & and_ln102_1923_reg_1589);

assign and_ln102_1942_fu_969_p2 = (xor_ln104_828_fu_956_p2 & icmp_ln86_1747_reg_1433_pp0_iter4_reg);

assign and_ln102_1943_fu_974_p2 = (and_ln104_317_reg_1571 & and_ln102_1942_fu_969_p2);

assign and_ln102_1944_fu_979_p2 = (icmp_ln86_1748_reg_1438_pp0_iter4_reg & and_ln102_1924_fu_961_p2);

assign and_ln102_1945_fu_1058_p2 = (xor_ln104_829_fu_1049_p2 & icmp_ln86_1749_reg_1443_pp0_iter5_reg);

assign and_ln102_1946_fu_1063_p2 = (and_ln102_1945_fu_1058_p2 & and_ln102_1917_reg_1576_pp0_iter5_reg);

assign and_ln102_1947_fu_1068_p2 = (icmp_ln86_1750_reg_1448_pp0_iter5_reg & and_ln102_1925_fu_1054_p2);

assign and_ln102_1948_fu_1130_p2 = (xor_ln104_830_fu_1125_p2 & icmp_ln86_1751_reg_1453_pp0_iter6_reg);

assign and_ln102_1949_fu_1135_p2 = (and_ln104_318_reg_1583_pp0_iter6_reg & and_ln102_1948_fu_1130_p2);

assign and_ln102_fu_486_p2 = (icmp_ln86_fu_306_p2 & icmp_ln86_1723_fu_312_p2);

assign and_ln104_314_fu_694_p2 = (xor_ln104_reg_1503 & xor_ln104_818_fu_689_p2);

assign and_ln104_315_fu_511_p2 = (xor_ln104_819_fu_506_p2 & and_ln102_reg_1458);

assign and_ln104_316_fu_562_p2 = (xor_ln104_820_fu_557_p2 & and_ln104_reg_1468);

assign and_ln104_317_fu_814_p2 = (xor_ln104_821_fu_809_p2 & and_ln102_1913_reg_1537);

assign and_ln104_318_fu_828_p2 = (xor_ln104_822_fu_823_p2 & and_ln104_314_reg_1543);

assign and_ln104_fu_497_p2 = (xor_ln104_817_fu_492_p2 & icmp_ln86_reg_1288);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1152_p67;

assign icmp_ln86_1723_fu_312_p2 = (($signed(p_read2_int_reg) < $signed(18'd261788)) ? 1'b1 : 1'b0);

assign icmp_ln86_1724_fu_318_p2 = (($signed(p_read5_int_reg) < $signed(18'd1449)) ? 1'b1 : 1'b0);

assign icmp_ln86_1725_fu_324_p2 = (($signed(p_read6_int_reg) < $signed(18'd261952)) ? 1'b1 : 1'b0);

assign icmp_ln86_1726_fu_330_p2 = (($signed(p_read9_int_reg) < $signed(18'd260817)) ? 1'b1 : 1'b0);

assign icmp_ln86_1727_fu_336_p2 = (($signed(p_read10_int_reg) < $signed(18'd261133)) ? 1'b1 : 1'b0);

assign icmp_ln86_1728_fu_342_p2 = (($signed(p_read2_int_reg) < $signed(18'd261494)) ? 1'b1 : 1'b0);

assign icmp_ln86_1729_fu_348_p2 = (($signed(p_read7_int_reg) < $signed(18'd261902)) ? 1'b1 : 1'b0);

assign icmp_ln86_1730_fu_354_p2 = (($signed(p_read1_int_reg) < $signed(18'd467)) ? 1'b1 : 1'b0);

assign icmp_ln86_1731_fu_360_p2 = (($signed(p_read8_int_reg) < $signed(18'd1296)) ? 1'b1 : 1'b0);

assign icmp_ln86_1732_fu_366_p2 = (($signed(p_read10_int_reg) < $signed(18'd261464)) ? 1'b1 : 1'b0);

assign icmp_ln86_1733_fu_372_p2 = (($signed(p_read3_int_reg) < $signed(18'd260984)) ? 1'b1 : 1'b0);

assign icmp_ln86_1734_fu_378_p2 = (($signed(p_read2_int_reg) < $signed(18'd261065)) ? 1'b1 : 1'b0);

assign icmp_ln86_1735_fu_384_p2 = (($signed(p_read10_int_reg) < $signed(18'd261984)) ? 1'b1 : 1'b0);

assign icmp_ln86_1736_fu_390_p2 = (($signed(p_read4_int_reg) < $signed(18'd261288)) ? 1'b1 : 1'b0);

assign icmp_ln86_1737_fu_396_p2 = (($signed(p_read6_int_reg) < $signed(18'd261285)) ? 1'b1 : 1'b0);

assign icmp_ln86_1738_fu_402_p2 = (($signed(p_read5_int_reg) < $signed(18'd122)) ? 1'b1 : 1'b0);

assign icmp_ln86_1739_fu_408_p2 = (($signed(p_read10_int_reg) < $signed(18'd76)) ? 1'b1 : 1'b0);

assign icmp_ln86_1740_fu_414_p2 = (($signed(p_read1_int_reg) < $signed(18'd907)) ? 1'b1 : 1'b0);

assign icmp_ln86_1741_fu_420_p2 = (($signed(p_read4_int_reg) < $signed(18'd261274)) ? 1'b1 : 1'b0);

assign icmp_ln86_1742_fu_426_p2 = (($signed(p_read1_int_reg) < $signed(18'd615)) ? 1'b1 : 1'b0);

assign icmp_ln86_1743_fu_432_p2 = (($signed(p_read1_int_reg) < $signed(18'd364)) ? 1'b1 : 1'b0);

assign icmp_ln86_1744_fu_438_p2 = (($signed(p_read9_int_reg) < $signed(18'd260853)) ? 1'b1 : 1'b0);

assign icmp_ln86_1745_fu_444_p2 = (($signed(p_read9_int_reg) < $signed(18'd262064)) ? 1'b1 : 1'b0);

assign icmp_ln86_1746_fu_450_p2 = (($signed(p_read1_int_reg) < $signed(18'd1251)) ? 1'b1 : 1'b0);

assign icmp_ln86_1747_fu_456_p2 = (($signed(p_read2_int_reg) < $signed(18'd261089)) ? 1'b1 : 1'b0);

assign icmp_ln86_1748_fu_462_p2 = (($signed(p_read8_int_reg) < $signed(18'd2020)) ? 1'b1 : 1'b0);

assign icmp_ln86_1749_fu_468_p2 = (($signed(p_read2_int_reg) < $signed(18'd261083)) ? 1'b1 : 1'b0);

assign icmp_ln86_1750_fu_474_p2 = (($signed(p_read2_int_reg) < $signed(18'd261501)) ? 1'b1 : 1'b0);

assign icmp_ln86_1751_fu_480_p2 = (($signed(p_read2_int_reg) < $signed(18'd261717)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_306_p2 = (($signed(p_read1_int_reg) < $signed(18'd911)) ? 1'b1 : 1'b0);

assign or_ln117_1516_fu_623_p2 = (and_ln102_1929_fu_581_p2 | and_ln102_1914_reg_1474);

assign or_ln117_1517_fu_635_p2 = (and_ln102_1919_reg_1492 | and_ln102_1914_reg_1474);

assign or_ln117_1518_fu_647_p2 = (or_ln117_1517_fu_635_p2 | and_ln102_1931_fu_590_p2);

assign or_ln117_1519_fu_737_p2 = (and_ln102_reg_1458_pp0_iter2_reg | and_ln102_1932_fu_718_p2);

assign or_ln117_1520_fu_680_p2 = (and_ln102_reg_1458_pp0_iter1_reg | and_ln102_1920_fu_572_p2);

assign or_ln117_1521_fu_749_p2 = (or_ln117_1520_reg_1531 | and_ln102_1934_fu_727_p2);

assign or_ln117_1522_fu_761_p2 = (and_ln102_reg_1458_pp0_iter2_reg | and_ln102_1915_reg_1509);

assign or_ln117_1523_fu_773_p2 = (or_ln117_1522_fu_761_p2 | and_ln102_1935_fu_732_p2);

assign or_ln117_1524_fu_787_p2 = (or_ln117_1522_fu_761_p2 | and_ln102_1921_fu_709_p2);

assign or_ln117_1525_fu_872_p2 = (or_ln117_1524_reg_1561 | and_ln102_1937_fu_853_p2);

assign or_ln117_1526_fu_888_p2 = (icmp_ln86_reg_1288_pp0_iter3_reg | and_ln102_1938_fu_858_p2);

assign or_ln117_1527_fu_900_p2 = (icmp_ln86_reg_1288_pp0_iter3_reg | and_ln102_1922_reg_1555);

assign or_ln117_1528_fu_912_p2 = (or_ln117_1527_fu_900_p2 | and_ln102_1940_fu_867_p2);

assign or_ln117_1529_fu_926_p2 = (icmp_ln86_reg_1288_pp0_iter3_reg | and_ln102_1916_reg_1549);

assign or_ln117_1530_fu_984_p2 = (or_ln117_1529_reg_1594 | and_ln102_1941_fu_965_p2);

assign or_ln117_1531_fu_946_p2 = (or_ln117_1529_fu_926_p2 | and_ln102_1923_fu_843_p2);

assign or_ln117_1532_fu_996_p2 = (or_ln117_1531_reg_1604 | and_ln102_1943_fu_974_p2);

assign or_ln117_1533_fu_952_p2 = (icmp_ln86_reg_1288_pp0_iter3_reg | and_ln102_1913_reg_1537);

assign or_ln117_1534_fu_1016_p2 = (or_ln117_1533_reg_1610 | and_ln102_1944_fu_979_p2);

assign or_ln117_1535_fu_1028_p2 = (or_ln117_1533_reg_1610 | and_ln102_1924_fu_961_p2);

assign or_ln117_1536_fu_1073_p2 = (or_ln117_1535_reg_1618 | and_ln102_1946_fu_1063_p2);

assign or_ln117_1537_fu_1078_p2 = (or_ln117_1533_reg_1610_pp0_iter5_reg | and_ln102_1917_reg_1576_pp0_iter5_reg);

assign or_ln117_1538_fu_1089_p2 = (or_ln117_1537_fu_1078_p2 | and_ln102_1947_fu_1068_p2);

assign or_ln117_1539_fu_1103_p2 = (or_ln117_1537_fu_1078_p2 | and_ln102_1925_fu_1054_p2);

assign or_ln117_1540_fu_1140_p2 = (or_ln117_1539_reg_1628 | and_ln102_1949_fu_1135_p2);

assign or_ln117_fu_542_p2 = (and_ln102_1928_fu_536_p2 | and_ln102_1918_fu_516_p2);

assign select_ln117_1674_fu_612_p3 = ((or_ln117_reg_1498[0:0] == 1'b1) ? select_ln117_fu_605_p3 : 2'd3);

assign select_ln117_1675_fu_628_p3 = ((and_ln102_1914_reg_1474[0:0] == 1'b1) ? zext_ln117_178_fu_619_p1 : 3'd4);

assign select_ln117_1676_fu_639_p3 = ((or_ln117_1516_fu_623_p2[0:0] == 1'b1) ? select_ln117_1675_fu_628_p3 : 3'd5);

assign select_ln117_1677_fu_653_p3 = ((or_ln117_1517_fu_635_p2[0:0] == 1'b1) ? select_ln117_1676_fu_639_p3 : 3'd6);

assign select_ln117_1678_fu_661_p3 = ((or_ln117_1518_fu_647_p2[0:0] == 1'b1) ? select_ln117_1677_fu_653_p3 : 3'd7);

assign select_ln117_1679_fu_673_p3 = ((and_ln102_reg_1458_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_179_fu_669_p1 : 4'd8);

assign select_ln117_1680_fu_742_p3 = ((or_ln117_1519_fu_737_p2[0:0] == 1'b1) ? select_ln117_1679_reg_1526 : 4'd9);

assign select_ln117_1681_fu_754_p3 = ((or_ln117_1520_reg_1531[0:0] == 1'b1) ? select_ln117_1680_fu_742_p3 : 4'd10);

assign select_ln117_1682_fu_765_p3 = ((or_ln117_1521_fu_749_p2[0:0] == 1'b1) ? select_ln117_1681_fu_754_p3 : 4'd11);

assign select_ln117_1683_fu_779_p3 = ((or_ln117_1522_fu_761_p2[0:0] == 1'b1) ? select_ln117_1682_fu_765_p3 : 4'd12);

assign select_ln117_1684_fu_793_p3 = ((or_ln117_1523_fu_773_p2[0:0] == 1'b1) ? select_ln117_1683_fu_779_p3 : 4'd13);

assign select_ln117_1685_fu_801_p3 = ((or_ln117_1524_fu_787_p2[0:0] == 1'b1) ? select_ln117_1684_fu_793_p3 : 4'd14);

assign select_ln117_1686_fu_877_p3 = ((or_ln117_1525_fu_872_p2[0:0] == 1'b1) ? select_ln117_1685_reg_1566 : 4'd15);

assign select_ln117_1687_fu_893_p3 = ((icmp_ln86_reg_1288_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_180_fu_884_p1 : 5'd16);

assign select_ln117_1688_fu_904_p3 = ((or_ln117_1526_fu_888_p2[0:0] == 1'b1) ? select_ln117_1687_fu_893_p3 : 5'd17);

assign select_ln117_1689_fu_918_p3 = ((or_ln117_1527_fu_900_p2[0:0] == 1'b1) ? select_ln117_1688_fu_904_p3 : 5'd18);

assign select_ln117_1690_fu_930_p3 = ((or_ln117_1528_fu_912_p2[0:0] == 1'b1) ? select_ln117_1689_fu_918_p3 : 5'd19);

assign select_ln117_1691_fu_938_p3 = ((or_ln117_1529_fu_926_p2[0:0] == 1'b1) ? select_ln117_1690_fu_930_p3 : 5'd20);

assign select_ln117_1692_fu_989_p3 = ((or_ln117_1530_fu_984_p2[0:0] == 1'b1) ? select_ln117_1691_reg_1599 : 5'd21);

assign select_ln117_1693_fu_1001_p3 = ((or_ln117_1531_reg_1604[0:0] == 1'b1) ? select_ln117_1692_fu_989_p3 : 5'd22);

assign select_ln117_1694_fu_1008_p3 = ((or_ln117_1532_fu_996_p2[0:0] == 1'b1) ? select_ln117_1693_fu_1001_p3 : 5'd23);

assign select_ln117_1695_fu_1021_p3 = ((or_ln117_1533_reg_1610[0:0] == 1'b1) ? select_ln117_1694_fu_1008_p3 : 5'd24);

assign select_ln117_1696_fu_1033_p3 = ((or_ln117_1534_fu_1016_p2[0:0] == 1'b1) ? select_ln117_1695_fu_1021_p3 : 5'd25);

assign select_ln117_1697_fu_1041_p3 = ((or_ln117_1535_fu_1028_p2[0:0] == 1'b1) ? select_ln117_1696_fu_1033_p3 : 5'd26);

assign select_ln117_1698_fu_1082_p3 = ((or_ln117_1536_fu_1073_p2[0:0] == 1'b1) ? select_ln117_1697_reg_1623 : 5'd27);

assign select_ln117_1699_fu_1095_p3 = ((or_ln117_1537_fu_1078_p2[0:0] == 1'b1) ? select_ln117_1698_fu_1082_p3 : 5'd28);

assign select_ln117_1700_fu_1109_p3 = ((or_ln117_1538_fu_1089_p2[0:0] == 1'b1) ? select_ln117_1699_fu_1095_p3 : 5'd29);

assign select_ln117_1701_fu_1117_p3 = ((or_ln117_1539_fu_1103_p2[0:0] == 1'b1) ? select_ln117_1700_fu_1109_p3 : 5'd30);

assign select_ln117_fu_605_p3 = ((and_ln102_1918_reg_1486[0:0] == 1'b1) ? zext_ln117_fu_601_p1 : 2'd2);

assign xor_ln104_817_fu_492_p2 = (icmp_ln86_1723_reg_1299 ^ 1'd1);

assign xor_ln104_818_fu_689_p2 = (icmp_ln86_1724_reg_1304_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_819_fu_506_p2 = (icmp_ln86_1725_reg_1310 ^ 1'd1);

assign xor_ln104_820_fu_557_p2 = (icmp_ln86_1726_reg_1316_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_821_fu_809_p2 = (icmp_ln86_1727_reg_1322_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_822_fu_823_p2 = (icmp_ln86_1728_reg_1328_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_823_fu_521_p2 = (icmp_ln86_1729_reg_1334 ^ 1'd1);

assign xor_ln104_824_fu_567_p2 = (icmp_ln86_1730_reg_1340_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_825_fu_704_p2 = (icmp_ln86_1731_reg_1346_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_826_fu_833_p2 = (icmp_ln86_1732_reg_1352_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_827_fu_838_p2 = (icmp_ln86_1733_reg_1359_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_828_fu_956_p2 = (icmp_ln86_1734_reg_1365_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_829_fu_1049_p2 = (icmp_ln86_1735_reg_1371_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_830_fu_1125_p2 = (icmp_ln86_1736_reg_1377_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_548_p2 = (icmp_ln86_reg_1288_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_595_p2 = (1'd1 ^ and_ln102_1926_fu_577_p2);

assign zext_ln117_178_fu_619_p1 = select_ln117_1674_fu_612_p3;

assign zext_ln117_179_fu_669_p1 = select_ln117_1678_fu_661_p3;

assign zext_ln117_180_fu_884_p1 = select_ln117_1686_fu_877_p3;

assign zext_ln117_fu_601_p1 = xor_ln117_fu_595_p2;

endmodule //conifer_jettag_accelerator_decision_function_115
