// Seed: 1291061596
module module_0 ();
  generate
    wire id_3;
  endgenerate
  assign module_2.id_1 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_3[1'b0^1];
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wand id_0,
    input wire id_1,
    input wor id_2,
    input tri id_3,
    input uwire id_4,
    output uwire id_5,
    input wor id_6,
    input wor id_7,
    output supply0 id_8,
    input supply1 id_9,
    input wand id_10
    , id_13,
    input supply1 id_11
);
  integer id_14;
  module_0 modCall_1 ();
  wire id_15;
endmodule
