
AVRASM ver. 2.2.6  C:\Users\James Lin\Documents\Atmel Studio\7.0\VendingMachineSimulator\VendingMachineSimulator\main.asm Sat May 27 09:54:21 2017

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.2.132\avrasm\inc\m2560def.inc'
C:\Users\James Lin\Documents\Atmel Studio\7.0\VendingMachineSimulator\VendingMachineSimulator\main.asm(12): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.2.132\avrasm\inc\m2560def.inc'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.2.132\avrasm\inc\m2560def.inc'
C:\Users\James Lin\Documents\Atmel Studio\7.0\VendingMachineSimulator\VendingMachineSimulator\main.asm(12): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.2.132\avrasm\inc\m2560def.inc'
                                 
                                 ; COMP2121 17S1 PROJECT
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega2560.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m2560def.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega2560
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega2560
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M2560DEF_INC_
                                 #define _M2560DEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega2560
                                 #pragma AVRPART ADMIN PART_NAME ATmega2560
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x98
                                 .equ	SIGNATURE_002	= 0x01
                                 
                                 #pragma AVRPART CORE CORE_VERSION V3
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR3	= 0x136	; MEMORY MAPPED
                                 .equ	UBRR3L	= 0x134	; MEMORY MAPPED
                                 .equ	UBRR3H	= 0x135	; MEMORY MAPPED
                                 .equ	UCSR3C	= 0x132	; MEMORY MAPPED
                                 .equ	UCSR3B	= 0x131	; MEMORY MAPPED
                                 .equ	UCSR3A	= 0x130	; MEMORY MAPPED
                                 .equ	OCR5CL	= 0x12c	; MEMORY MAPPED
                                 .equ	OCR5CH	= 0x12d	; MEMORY MAPPED
                                 .equ	OCR5BL	= 0x12a	; MEMORY MAPPED
                                 .equ	OCR5BH	= 0x12b	; MEMORY MAPPED
                                 .equ	OCR5AL	= 0x128	; MEMORY MAPPED
                                 .equ	OCR5AH	= 0x129	; MEMORY MAPPED
                                 .equ	ICR5H	= 0x127	; MEMORY MAPPED
                                 .equ	ICR5L	= 0x126	; MEMORY MAPPED
                                 .equ	TCNT5L	= 0x124	; MEMORY MAPPED
                                 .equ	TCNT5H	= 0x125	; MEMORY MAPPED
                                 .equ	TCCR5C	= 0x122	; MEMORY MAPPED
                                 .equ	TCCR5B	= 0x121	; MEMORY MAPPED
                                 .equ	TCCR5A	= 0x120	; MEMORY MAPPED
                                 .equ	PORTL	= 0x10b	; MEMORY MAPPED
                                 .equ	DDRL	= 0x10a	; MEMORY MAPPED
                                 .equ	PINL	= 0x109	; MEMORY MAPPED
                                 .equ	PORTK	= 0x108	; MEMORY MAPPED
                                 .equ	DDRK	= 0x107	; MEMORY MAPPED
                                 .equ	PINK	= 0x106	; MEMORY MAPPED
                                 .equ	PORTJ	= 0x105	; MEMORY MAPPED
                                 .equ	DDRJ	= 0x104	; MEMORY MAPPED
                                 .equ	PINJ	= 0x103	; MEMORY MAPPED
                                 .equ	PORTH	= 0x102	; MEMORY MAPPED
                                 .equ	DDRH	= 0x101	; MEMORY MAPPED
                                 .equ	PINH	= 0x100	; MEMORY MAPPED
                                 .equ	UDR2	= 0xd6	; MEMORY MAPPED
                                 .equ	UBRR2L	= 0xd4	; MEMORY MAPPED
                                 .equ	UBRR2H	= 0xd5	; MEMORY MAPPED
                                 .equ	UCSR2C	= 0xd2	; MEMORY MAPPED
                                 .equ	UCSR2B	= 0xd1	; MEMORY MAPPED
                                 .equ	UCSR2A	= 0xd0	; MEMORY MAPPED
                                 .equ	UDR1	= 0xce	; MEMORY MAPPED
                                 .equ	UBRR1L	= 0xcc	; MEMORY MAPPED
                                 .equ	UBRR1H	= 0xcd	; MEMORY MAPPED
                                 .equ	UCSR1C	= 0xca	; MEMORY MAPPED
                                 .equ	UCSR1B	= 0xc9	; MEMORY MAPPED
                                 .equ	UCSR1A	= 0xc8	; MEMORY MAPPED
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR4CL	= 0xac	; MEMORY MAPPED
                                 .equ	OCR4CH	= 0xad	; MEMORY MAPPED
                                 .equ	OCR4BL	= 0xaa	; MEMORY MAPPED
                                 .equ	OCR4BH	= 0xab	; MEMORY MAPPED
                                 .equ	OCR4AL	= 0xa8	; MEMORY MAPPED
                                 .equ	OCR4AH	= 0xa9	; MEMORY MAPPED
                                 .equ	ICR4L	= 0xa6	; MEMORY MAPPED
                                 .equ	ICR4H	= 0xa7	; MEMORY MAPPED
                                 .equ	TCNT4L	= 0xa4	; MEMORY MAPPED
                                 .equ	TCNT4H	= 0xa5	; MEMORY MAPPED
                                 .equ	TCCR4C	= 0xa2	; MEMORY MAPPED
                                 .equ	TCCR4B	= 0xa1	; MEMORY MAPPED
                                 .equ	TCCR4A	= 0xa0	; MEMORY MAPPED
                                 .equ	OCR3CL	= 0x9c	; MEMORY MAPPED
                                 .equ	OCR3CH	= 0x9d	; MEMORY MAPPED
                                 .equ	OCR3BL	= 0x9a	; MEMORY MAPPED
                                 .equ	OCR3BH	= 0x9b	; MEMORY MAPPED
                                 .equ	OCR3AL	= 0x98	; MEMORY MAPPED
                                 .equ	OCR3AH	= 0x99	; MEMORY MAPPED
                                 .equ	ICR3L	= 0x96	; MEMORY MAPPED
                                 .equ	ICR3H	= 0x97	; MEMORY MAPPED
                                 .equ	TCNT3L	= 0x94	; MEMORY MAPPED
                                 .equ	TCNT3H	= 0x95	; MEMORY MAPPED
                                 .equ	TCCR3C	= 0x92	; MEMORY MAPPED
                                 .equ	TCCR3B	= 0x91	; MEMORY MAPPED
                                 .equ	TCCR3A	= 0x90	; MEMORY MAPPED
                                 .equ	OCR1CL	= 0x8c	; MEMORY MAPPED
                                 .equ	OCR1CH	= 0x8d	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	DIDR2	= 0x7d	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	XMCRB	= 0x75	; MEMORY MAPPED
                                 .equ	XMCRA	= 0x74	; MEMORY MAPPED
                                 .equ	TIMSK5	= 0x73	; MEMORY MAPPED
                                 .equ	TIMSK4	= 0x72	; MEMORY MAPPED
                                 .equ	TIMSK3	= 0x71	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRB	= 0x6a	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR1	= 0x65	; MEMORY MAPPED
                                 .equ	PRR0	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	EIND	= 0x3c
                                 .equ	RAMPZ	= 0x3b
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	OCDR	= 0x31
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR5	= 0x1a
                                 .equ	TIFR4	= 0x19
                                 .equ	TIFR3	= 0x18
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTG	= 0x14
                                 .equ	DDRG	= 0x13
                                 .equ	PING	= 0x12
                                 .equ	PORTF	= 0x11
                                 .equ	DDRF	= 0x10
                                 .equ	PINF	= 0x0f
                                 .equ	PORTE	= 0x0e
                                 .equ	DDRE	= 0x0d
                                 .equ	PINE	= 0x0c
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 .equ	PORTA	= 0x02
                                 .equ	DDRA	= 0x01
                                 .equ	PINA	= 0x00
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ADCSRB - ADC Control and Status Register B
                                 .equ	ACME	= 6	; Analog Comparator Multiplexer Enable
                                 
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** PORTA ************************
                                 ; PORTA - Port A Data Register
                                 .equ	PORTA0	= 0	; Port A Data Register bit 0
                                 .equ	PA0	= 0	; For compatibility
                                 .equ	PORTA1	= 1	; Port A Data Register bit 1
                                 .equ	PA1	= 1	; For compatibility
                                 .equ	PORTA2	= 2	; Port A Data Register bit 2
                                 .equ	PA2	= 2	; For compatibility
                                 .equ	PORTA3	= 3	; Port A Data Register bit 3
                                 .equ	PA3	= 3	; For compatibility
                                 .equ	PORTA4	= 4	; Port A Data Register bit 4
                                 .equ	PA4	= 4	; For compatibility
                                 .equ	PORTA5	= 5	; Port A Data Register bit 5
                                 .equ	PA5	= 5	; For compatibility
                                 .equ	PORTA6	= 6	; Port A Data Register bit 6
                                 .equ	PA6	= 6	; For compatibility
                                 .equ	PORTA7	= 7	; Port A Data Register bit 7
                                 .equ	PA7	= 7	; For compatibility
                                 
                                 ; DDRA - Port A Data Direction Register
                                 .equ	DDA0	= 0	; Data Direction Register, Port A, bit 0
                                 .equ	DDA1	= 1	; Data Direction Register, Port A, bit 1
                                 .equ	DDA2	= 2	; Data Direction Register, Port A, bit 2
                                 .equ	DDA3	= 3	; Data Direction Register, Port A, bit 3
                                 .equ	DDA4	= 4	; Data Direction Register, Port A, bit 4
                                 .equ	DDA5	= 5	; Data Direction Register, Port A, bit 5
                                 .equ	DDA6	= 6	; Data Direction Register, Port A, bit 6
                                 .equ	DDA7	= 7	; Data Direction Register, Port A, bit 7
                                 
                                 ; PINA - Port A Input Pins
                                 .equ	PINA0	= 0	; Input Pins, Port A bit 0
                                 .equ	PINA1	= 1	; Input Pins, Port A bit 1
                                 .equ	PINA2	= 2	; Input Pins, Port A bit 2
                                 .equ	PINA3	= 3	; Input Pins, Port A bit 3
                                 .equ	PINA4	= 4	; Input Pins, Port A bit 4
                                 .equ	PINA5	= 5	; Input Pins, Port A bit 5
                                 .equ	PINA6	= 6	; Input Pins, Port A bit 6
                                 .equ	PINA7	= 7	; Input Pins, Port A bit 7
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 .equ	PORTC7	= 7	; Port C Data Register bit 7
                                 .equ	PC7	= 7	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 .equ	DDC7	= 7	; Port C Data Direction Register bit 7
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 .equ	PINC7	= 7	; Port C Input Pins bit 7
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** PORTE ************************
                                 ; PORTE - Data Register, Port E
                                 .equ	PORTE0	= 0	; 
                                 .equ	PE0	= 0	; For compatibility
                                 .equ	PORTE1	= 1	; 
                                 .equ	PE1	= 1	; For compatibility
                                 .equ	PORTE2	= 2	; 
                                 .equ	PE2	= 2	; For compatibility
                                 .equ	PORTE3	= 3	; 
                                 .equ	PE3	= 3	; For compatibility
                                 .equ	PORTE4	= 4	; 
                                 .equ	PE4	= 4	; For compatibility
                                 .equ	PORTE5	= 5	; 
                                 .equ	PE5	= 5	; For compatibility
                                 .equ	PORTE6	= 6	; 
                                 .equ	PE6	= 6	; For compatibility
                                 .equ	PORTE7	= 7	; 
                                 .equ	PE7	= 7	; For compatibility
                                 
                                 ; DDRE - Data Direction Register, Port E
                                 .equ	DDE0	= 0	; 
                                 .equ	DDE1	= 1	; 
                                 .equ	DDE2	= 2	; 
                                 .equ	DDE3	= 3	; 
                                 .equ	DDE4	= 4	; 
                                 .equ	DDE5	= 5	; 
                                 .equ	DDE6	= 6	; 
                                 .equ	DDE7	= 7	; 
                                 
                                 ; PINE - Input Pins, Port E
                                 .equ	PINE0	= 0	; 
                                 .equ	PINE1	= 1	; 
                                 .equ	PINE2	= 2	; 
                                 .equ	PINE3	= 3	; 
                                 .equ	PINE4	= 4	; 
                                 .equ	PINE5	= 5	; 
                                 .equ	PINE6	= 6	; 
                                 .equ	PINE7	= 7	; 
                                 
                                 
                                 ; ***** PORTF ************************
                                 ; PORTF - Data Register, Port F
                                 .equ	PORTF0	= 0	; 
                                 .equ	PF0	= 0	; For compatibility
                                 .equ	PORTF1	= 1	; 
                                 .equ	PF1	= 1	; For compatibility
                                 .equ	PORTF2	= 2	; 
                                 .equ	PF2	= 2	; For compatibility
                                 .equ	PORTF3	= 3	; 
                                 .equ	PF3	= 3	; For compatibility
                                 .equ	PORTF4	= 4	; 
                                 .equ	PF4	= 4	; For compatibility
                                 .equ	PORTF5	= 5	; 
                                 .equ	PF5	= 5	; For compatibility
                                 .equ	PORTF6	= 6	; 
                                 .equ	PF6	= 6	; For compatibility
                                 .equ	PORTF7	= 7	; 
                                 .equ	PF7	= 7	; For compatibility
                                 
                                 ; DDRF - Data Direction Register, Port F
                                 .equ	DDF0	= 0	; 
                                 .equ	DDF1	= 1	; 
                                 .equ	DDF2	= 2	; 
                                 .equ	DDF3	= 3	; 
                                 .equ	DDF4	= 4	; 
                                 .equ	DDF5	= 5	; 
                                 .equ	DDF6	= 6	; 
                                 .equ	DDF7	= 7	; 
                                 
                                 ; PINF - Input Pins, Port F
                                 .equ	PINF0	= 0	; 
                                 .equ	PINF1	= 1	; 
                                 .equ	PINF2	= 2	; 
                                 .equ	PINF3	= 3	; 
                                 .equ	PINF4	= 4	; 
                                 .equ	PINF5	= 5	; 
                                 .equ	PINF6	= 6	; 
                                 .equ	PINF7	= 7	; 
                                 
                                 
                                 ; ***** PORTG ************************
                                 ; PORTG - Data Register, Port G
                                 .equ	PORTG0	= 0	; 
                                 .equ	PG0	= 0	; For compatibility
                                 .equ	PORTG1	= 1	; 
                                 .equ	PG1	= 1	; For compatibility
                                 .equ	PORTG2	= 2	; 
                                 .equ	PG2	= 2	; For compatibility
                                 .equ	PORTG3	= 3	; 
                                 .equ	PG3	= 3	; For compatibility
                                 .equ	PORTG4	= 4	; 
                                 .equ	PG4	= 4	; For compatibility
                                 .equ	PORTG5	= 5	; 
                                 .equ	PG5	= 5	; For compatibility
                                 
                                 ; DDRG - Data Direction Register, Port G
                                 .equ	DDG0	= 0	; 
                                 .equ	DDG1	= 1	; 
                                 .equ	DDG2	= 2	; 
                                 .equ	DDG3	= 3	; 
                                 .equ	DDG4	= 4	; 
                                 .equ	DDG5	= 5	; 
                                 
                                 ; PING - Input Pins, Port G
                                 .equ	PING0	= 0	; 
                                 .equ	PING1	= 1	; 
                                 .equ	PING2	= 2	; 
                                 .equ	PING3	= 3	; 
                                 .equ	PING4	= 4	; 
                                 .equ	PING5	= 5	; 
                                 
                                 
                                 ; ***** PORTH ************************
                                 ; PORTH - PORT H Data Register
                                 .equ	PORTH0	= 0	; PORT H Data Register bit 0
                                 .equ	PH0	= 0	; For compatibility
                                 .equ	PORTH1	= 1	; PORT H Data Register bit 1
                                 .equ	PH1	= 1	; For compatibility
                                 .equ	PORTH2	= 2	; PORT H Data Register bit 2
                                 .equ	PH2	= 2	; For compatibility
                                 .equ	PORTH3	= 3	; PORT H Data Register bit 3
                                 .equ	PH3	= 3	; For compatibility
                                 .equ	PORTH4	= 4	; PORT H Data Register bit 4
                                 .equ	PH4	= 4	; For compatibility
                                 .equ	PORTH5	= 5	; PORT H Data Register bit 5
                                 .equ	PH5	= 5	; For compatibility
                                 .equ	PORTH6	= 6	; PORT H Data Register bit 6
                                 .equ	PH6	= 6	; For compatibility
                                 .equ	PORTH7	= 7	; PORT H Data Register bit 7
                                 .equ	PH7	= 7	; For compatibility
                                 
                                 ; DDRH - PORT H Data Direction Register
                                 .equ	DDH0	= 0	; PORT H Data Direction Register bit 0
                                 .equ	DDH1	= 1	; PORT H Data Direction Register bit 1
                                 .equ	DDH2	= 2	; PORT H Data Direction Register bit 2
                                 .equ	DDH3	= 3	; PORT H Data Direction Register bit 3
                                 .equ	DDH4	= 4	; PORT H Data Direction Register bit 4
                                 .equ	DDH5	= 5	; PORT H Data Direction Register bit 5
                                 .equ	DDH6	= 6	; PORT H Data Direction Register bit 6
                                 .equ	DDH7	= 7	; PORT H Data Direction Register bit 7
                                 
                                 ; PINH - PORT H Input Pins
                                 .equ	PINH0	= 0	; PORT H Input Pins bit 0
                                 .equ	PINH1	= 1	; PORT H Input Pins bit 1
                                 .equ	PINH2	= 2	; PORT H Input Pins bit 2
                                 .equ	PINH3	= 3	; PORT H Input Pins bit 3
                                 .equ	PINH4	= 4	; PORT H Input Pins bit 4
                                 .equ	PINH5	= 5	; PORT H Input Pins bit 5
                                 .equ	PINH6	= 6	; PORT H Input Pins bit 6
                                 .equ	PINH7	= 7	; PORT H Input Pins bit 7
                                 
                                 
                                 ; ***** PORTJ ************************
                                 ; PORTJ - PORT J Data Register
                                 .equ	PORTJ0	= 0	; PORT J Data Register bit 0
                                 .equ	PJ0	= 0	; For compatibility
                                 .equ	PORTJ1	= 1	; PORT J Data Register bit 1
                                 .equ	PJ1	= 1	; For compatibility
                                 .equ	PORTJ2	= 2	; PORT J Data Register bit 2
                                 .equ	PJ2	= 2	; For compatibility
                                 .equ	PORTJ3	= 3	; PORT J Data Register bit 3
                                 .equ	PJ3	= 3	; For compatibility
                                 .equ	PORTJ4	= 4	; PORT J Data Register bit 4
                                 .equ	PJ4	= 4	; For compatibility
                                 .equ	PORTJ5	= 5	; PORT J Data Register bit 5
                                 .equ	PJ5	= 5	; For compatibility
                                 .equ	PORTJ6	= 6	; PORT J Data Register bit 6
                                 .equ	PJ6	= 6	; For compatibility
                                 .equ	PORTJ7	= 7	; PORT J Data Register bit 7
                                 .equ	PJ7	= 7	; For compatibility
                                 
                                 ; DDRJ - PORT J Data Direction Register
                                 .equ	DDJ0	= 0	; PORT J Data Direction Register bit 0
                                 .equ	DDJ1	= 1	; PORT J Data Direction Register bit 1
                                 .equ	DDJ2	= 2	; PORT J Data Direction Register bit 2
                                 .equ	DDJ3	= 3	; PORT J Data Direction Register bit 3
                                 .equ	DDJ4	= 4	; PORT J Data Direction Register bit 4
                                 .equ	DDJ5	= 5	; PORT J Data Direction Register bit 5
                                 .equ	DDJ6	= 6	; PORT J Data Direction Register bit 6
                                 .equ	DDJ7	= 7	; PORT J Data Direction Register bit 7
                                 
                                 ; PINJ - PORT J Input Pins
                                 .equ	PINJ0	= 0	; PORT J Input Pins bit 0
                                 .equ	PINJ1	= 1	; PORT J Input Pins bit 1
                                 .equ	PINJ2	= 2	; PORT J Input Pins bit 2
                                 .equ	PINJ3	= 3	; PORT J Input Pins bit 3
                                 .equ	PINJ4	= 4	; PORT J Input Pins bit 4
                                 .equ	PINJ5	= 5	; PORT J Input Pins bit 5
                                 .equ	PINJ6	= 6	; PORT J Input Pins bit 6
                                 .equ	PINJ7	= 7	; PORT J Input Pins bit 7
                                 
                                 
                                 ; ***** PORTK ************************
                                 ; PORTK - PORT K Data Register
                                 .equ	PORTK0	= 0	; PORT K Data Register bit 0
                                 .equ	PK0	= 0	; For compatibility
                                 .equ	PORTK1	= 1	; PORT K Data Register bit 1
                                 .equ	PK1	= 1	; For compatibility
                                 .equ	PORTK2	= 2	; PORT K Data Register bit 2
                                 .equ	PK2	= 2	; For compatibility
                                 .equ	PORTK3	= 3	; PORT K Data Register bit 3
                                 .equ	PK3	= 3	; For compatibility
                                 .equ	PORTK4	= 4	; PORT K Data Register bit 4
                                 .equ	PK4	= 4	; For compatibility
                                 .equ	PORTK5	= 5	; PORT K Data Register bit 5
                                 .equ	PK5	= 5	; For compatibility
                                 .equ	PORTK6	= 6	; PORT K Data Register bit 6
                                 .equ	PK6	= 6	; For compatibility
                                 .equ	PORTK7	= 7	; PORT K Data Register bit 7
                                 .equ	PK7	= 7	; For compatibility
                                 
                                 ; DDRK - PORT K Data Direction Register
                                 .equ	DDK0	= 0	; PORT K Data Direction Register bit 0
                                 .equ	DDK1	= 1	; PORT K Data Direction Register bit 1
                                 .equ	DDK2	= 2	; PORT K Data Direction Register bit 2
                                 .equ	DDK3	= 3	; PORT K Data Direction Register bit 3
                                 .equ	DDK4	= 4	; PORT K Data Direction Register bit 4
                                 .equ	DDK5	= 5	; PORT K Data Direction Register bit 5
                                 .equ	DDK6	= 6	; PORT K Data Direction Register bit 6
                                 .equ	DDK7	= 7	; PORT K Data Direction Register bit 7
                                 
                                 ; PINK - PORT K Input Pins
                                 .equ	PINK0	= 0	; PORT K Input Pins bit 0
                                 .equ	PINK1	= 1	; PORT K Input Pins bit 1
                                 .equ	PINK2	= 2	; PORT K Input Pins bit 2
                                 .equ	PINK3	= 3	; PORT K Input Pins bit 3
                                 .equ	PINK4	= 4	; PORT K Input Pins bit 4
                                 .equ	PINK5	= 5	; PORT K Input Pins bit 5
                                 .equ	PINK6	= 6	; PORT K Input Pins bit 6
                                 .equ	PINK7	= 7	; PORT K Input Pins bit 7
                                 
                                 
                                 ; ***** PORTL ************************
                                 ; PORTL - PORT L Data Register
                                 .equ	PORTL0	= 0	; PORT L Data Register bit 0
                                 .equ	PL0	= 0	; For compatibility
                                 .equ	PORTL1	= 1	; PORT L Data Register bit 1
                                 .equ	PL1	= 1	; For compatibility
                                 .equ	PORTL2	= 2	; PORT L Data Register bit 2
                                 .equ	PL2	= 2	; For compatibility
                                 .equ	PORTL3	= 3	; PORT L Data Register bit 3
                                 .equ	PL3	= 3	; For compatibility
                                 .equ	PORTL4	= 4	; PORT L Data Register bit 4
                                 .equ	PL4	= 4	; For compatibility
                                 .equ	PORTL5	= 5	; PORT L Data Register bit 5
                                 .equ	PL5	= 5	; For compatibility
                                 .equ	PORTL6	= 6	; PORT L Data Register bit 6
                                 .equ	PL6	= 6	; For compatibility
                                 .equ	PORTL7	= 7	; PORT L Data Register bit 7
                                 .equ	PL7	= 7	; For compatibility
                                 
                                 ; DDRL - PORT L Data Direction Register
                                 .equ	DDL0	= 0	; PORT L Data Direction Register bit 0
                                 .equ	DDL1	= 1	; PORT L Data Direction Register bit 1
                                 .equ	DDL2	= 2	; PORT L Data Direction Register bit 2
                                 .equ	DDL3	= 3	; PORT L Data Direction Register bit 3
                                 .equ	DDL4	= 4	; PORT L Data Direction Register bit 4
                                 .equ	DDL5	= 5	; PORT L Data Direction Register bit 5
                                 .equ	DDL6	= 6	; PORT L Data Direction Register bit 6
                                 .equ	DDL7	= 7	; PORT L Data Direction Register bit 7
                                 
                                 ; PINL - PORT L Input Pins
                                 .equ	PINL0	= 0	; PORT L Input Pins bit 0
                                 .equ	PINL1	= 1	; PORT L Input Pins bit 1
                                 .equ	PINL2	= 2	; PORT L Input Pins bit 2
                                 .equ	PINL3	= 3	; PORT L Input Pins bit 3
                                 .equ	PINL4	= 4	; PORT L Input Pins bit 4
                                 .equ	PINL5	= 5	; PORT L Input Pins bit 5
                                 .equ	PINL6	= 6	; PORT L Input Pins bit 6
                                 .equ	PINL7	= 7	; PORT L Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** USART1 ***********************
                                 ; UDR1 - USART I/O Data Register
                                 .equ	UDR1_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR1_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR1_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR1_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR1_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR1_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR1_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR1_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR1A - USART Control and Status Register A
                                 .equ	MPCM1	= 0	; Multi-processor Communication Mode
                                 .equ	U2X1	= 1	; Double the USART transmission speed
                                 .equ	UPE1	= 2	; Parity Error
                                 .equ	DOR1	= 3	; Data overRun
                                 .equ	FE1	= 4	; Framing Error
                                 .equ	UDRE1	= 5	; USART Data Register Empty
                                 .equ	TXC1	= 6	; USART Transmitt Complete
                                 .equ	RXC1	= 7	; USART Receive Complete
                                 
                                 ; UCSR1B - USART Control and Status Register B
                                 .equ	TXB81	= 0	; Transmit Data Bit 8
                                 .equ	RXB81	= 1	; Receive Data Bit 8
                                 .equ	UCSZ12	= 2	; Character Size
                                 .equ	TXEN1	= 3	; Transmitter Enable
                                 .equ	RXEN1	= 4	; Receiver Enable
                                 .equ	UDRIE1	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE1	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE1	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR1C - USART Control and Status Register C
                                 .equ	UCPOL1	= 0	; Clock Polarity
                                 .equ	UCSZ10	= 1	; Character Size
                                 .equ	UCPHA1	= UCSZ10	; For compatibility
                                 .equ	UCSZ11	= 2	; Character Size
                                 .equ	UDORD1	= UCSZ11	; For compatibility
                                 .equ	USBS1	= 3	; Stop Bit Select
                                 .equ	UPM10	= 4	; Parity Mode Bit 0
                                 .equ	UPM11	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL10	= 6	; USART Mode Select
                                 .equ	UMSEL11	= 7	; USART Mode Select
                                 
                                 ; UBRR1H - USART Baud Rate Register High Byte
                                 .equ	UBRR_8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR_9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR_10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR_11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR1L - USART Baud Rate Register Low Byte
                                 .equ	UBRR_0	= 0	; USART Baud Rate Register bit 0
                                 .equ	UBRR_1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR_2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR_3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR_4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR_5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR_6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR_7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARH - EEPROM Address Register Low Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 .equ	EEAR10	= 2	; EEPROM Read/Write Access Bit 10
                                 .equ	EEAR11	= 3	; EEPROM Read/Write Access Bit 11
                                 
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 ; ***** TIMER_COUNTER_5 **************
                                 ; TIMSK5 - Timer/Counter5 Interrupt Mask Register
                                 .equ	TOIE5	= 0	; Timer/Counter5 Overflow Interrupt Enable
                                 .equ	OCIE5A	= 1	; Timer/Counter5 Output Compare A Match Interrupt Enable
                                 .equ	OCIE5B	= 2	; Timer/Counter5 Output Compare B Match Interrupt Enable
                                 .equ	OCIE5C	= 3	; Timer/Counter5 Output Compare C Match Interrupt Enable
                                 .equ	ICIE5	= 5	; Timer/Counter5 Input Capture Interrupt Enable
                                 
                                 ; TIFR5 - Timer/Counter5 Interrupt Flag register
                                 .equ	TOV5	= 0	; Timer/Counter5 Overflow Flag
                                 .equ	OCF5A	= 1	; Output Compare Flag 5A
                                 .equ	OCF5B	= 2	; Output Compare Flag 5B
                                 .equ	OCF5C	= 3	; Output Compare Flag 5C
                                 .equ	ICF5	= 5	; Input Capture Flag 5
                                 
                                 ; TCCR5A - Timer/Counter5 Control Register A
                                 .equ	WGM50	= 0	; Waveform Generation Mode
                                 .equ	WGM51	= 1	; Waveform Generation Mode
                                 .equ	COM5C0	= 2	; Compare Output Mode 5C, bit 0
                                 .equ	COM5C1	= 3	; Compare Output Mode 5C, bit 1
                                 .equ	COM5B0	= 4	; Compare Output Mode 5B, bit 0
                                 .equ	COM5B1	= 5	; Compare Output Mode 5B, bit 1
                                 .equ	COM5A0	= 6	; Compare Output Mode 5A, bit 0
                                 .equ	COM5A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR5B - Timer/Counter5 Control Register B
                                 .equ	CS50	= 0	; Prescaler source of Timer/Counter 5
                                 .equ	CS51	= 1	; Prescaler source of Timer/Counter 5
                                 .equ	CS52	= 2	; Prescaler source of Timer/Counter 5
                                 .equ	WGM52	= 3	; Waveform Generation Mode
                                 .equ	WGM53	= 4	; Waveform Generation Mode
                                 .equ	ICES5	= 6	; Input Capture 5 Edge Select
                                 .equ	ICNC5	= 7	; Input Capture 5 Noise Canceler
                                 
                                 ; TCCR5C - Timer/Counter 5 Control Register C
                                 .equ	FOC5C	= 5	; Force Output Compare 5C
                                 .equ	FOC5B	= 6	; Force Output Compare 5B
                                 .equ	FOC5A	= 7	; Force Output Compare 5A
                                 
                                 ; ICR5H - Timer/Counter5 Input Capture Register High Byte
                                 .equ	ICR5H0	= 0	; Timer/Counter5 Input Capture Register High Byte bit 0
                                 .equ	ICR5H1	= 1	; Timer/Counter5 Input Capture Register High Byte bit 1
                                 .equ	ICR5H2	= 2	; Timer/Counter5 Input Capture Register High Byte bit 2
                                 .equ	ICR5H3	= 3	; Timer/Counter5 Input Capture Register High Byte bit 3
                                 .equ	ICR5H4	= 4	; Timer/Counter5 Input Capture Register High Byte bit 4
                                 .equ	ICR5H5	= 5	; Timer/Counter5 Input Capture Register High Byte bit 5
                                 .equ	ICR5H6	= 6	; Timer/Counter5 Input Capture Register High Byte bit 6
                                 .equ	ICR5H7	= 7	; Timer/Counter5 Input Capture Register High Byte bit 7
                                 
                                 ; ICR5L - Timer/Counter5 Input Capture Register Low Byte
                                 .equ	ICR5L0	= 0	; Timer/Counter5 Input Capture Register Low Byte bit 0
                                 .equ	ICR5L1	= 1	; Timer/Counter5 Input Capture Register Low Byte bit 1
                                 .equ	ICR5L2	= 2	; Timer/Counter5 Input Capture Register Low Byte bit 2
                                 .equ	ICR5L3	= 3	; Timer/Counter5 Input Capture Register Low Byte bit 3
                                 .equ	ICR5L4	= 4	; Timer/Counter5 Input Capture Register Low Byte bit 4
                                 .equ	ICR5L5	= 5	; Timer/Counter5 Input Capture Register Low Byte bit 5
                                 .equ	ICR5L6	= 6	; Timer/Counter5 Input Capture Register Low Byte bit 6
                                 .equ	ICR5L7	= 7	; Timer/Counter5 Input Capture Register Low Byte bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_4 **************
                                 ; TIMSK4 - Timer/Counter4 Interrupt Mask Register
                                 .equ	TOIE4	= 0	; Timer/Counter4 Overflow Interrupt Enable
                                 .equ	OCIE4A	= 1	; Timer/Counter4 Output Compare A Match Interrupt Enable
                                 .equ	OCIE4B	= 2	; Timer/Counter4 Output Compare B Match Interrupt Enable
                                 .equ	OCIE4C	= 3	; Timer/Counter4 Output Compare C Match Interrupt Enable
                                 .equ	ICIE4	= 5	; Timer/Counter4 Input Capture Interrupt Enable
                                 
                                 ; TIFR4 - Timer/Counter4 Interrupt Flag register
                                 .equ	TOV4	= 0	; Timer/Counter4 Overflow Flag
                                 .equ	OCF4A	= 1	; Output Compare Flag 4A
                                 .equ	OCF4B	= 2	; Output Compare Flag 4B
                                 .equ	OCF4C	= 3	; Output Compare Flag 4C
                                 .equ	ICF4	= 5	; Input Capture Flag 4
                                 
                                 ; TCCR4A - Timer/Counter4 Control Register A
                                 .equ	WGM40	= 0	; Waveform Generation Mode
                                 .equ	WGM41	= 1	; Waveform Generation Mode
                                 .equ	COM4C0	= 2	; Compare Output Mode 4C, bit 0
                                 .equ	COM4C1	= 3	; Compare Output Mode 4C, bit 1
                                 .equ	COM4B0	= 4	; Compare Output Mode 4B, bit 0
                                 .equ	COM4B1	= 5	; Compare Output Mode 4B, bit 1
                                 .equ	COM4A0	= 6	; Compare Output Mode 4A, bit 0
                                 .equ	COM4A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR4B - Timer/Counter4 Control Register B
                                 .equ	CS40	= 0	; Prescaler source of Timer/Counter 4
                                 .equ	CS41	= 1	; Prescaler source of Timer/Counter 4
                                 .equ	CS42	= 2	; Prescaler source of Timer/Counter 4
                                 .equ	WGM42	= 3	; Waveform Generation Mode
                                 .equ	WGM43	= 4	; Waveform Generation Mode
                                 .equ	ICES4	= 6	; Input Capture 4 Edge Select
                                 .equ	ICNC4	= 7	; Input Capture 4 Noise Canceler
                                 
                                 ; TCCR4C - Timer/Counter 4 Control Register C
                                 .equ	FOC4C	= 5	; Force Output Compare 4C
                                 .equ	FOC4B	= 6	; Force Output Compare 4B
                                 .equ	FOC4A	= 7	; Force Output Compare 4A
                                 
                                 
                                 ; ***** TIMER_COUNTER_3 **************
                                 ; TIMSK3 - Timer/Counter3 Interrupt Mask Register
                                 .equ	TOIE3	= 0	; Timer/Counter3 Overflow Interrupt Enable
                                 .equ	OCIE3A	= 1	; Timer/Counter3 Output Compare A Match Interrupt Enable
                                 .equ	OCIE3B	= 2	; Timer/Counter3 Output Compare B Match Interrupt Enable
                                 .equ	OCIE3C	= 3	; Timer/Counter3 Output Compare C Match Interrupt Enable
                                 .equ	ICIE3	= 5	; Timer/Counter3 Input Capture Interrupt Enable
                                 
                                 ; TIFR3 - Timer/Counter3 Interrupt Flag register
                                 .equ	TOV3	= 0	; Timer/Counter3 Overflow Flag
                                 .equ	OCF3A	= 1	; Output Compare Flag 3A
                                 .equ	OCF3B	= 2	; Output Compare Flag 3B
                                 .equ	OCF3C	= 3	; Output Compare Flag 3C
                                 .equ	ICF3	= 5	; Input Capture Flag 3
                                 
                                 ; TCCR3A - Timer/Counter3 Control Register A
                                 .equ	WGM30	= 0	; Waveform Generation Mode
                                 .equ	WGM31	= 1	; Waveform Generation Mode
                                 .equ	COM3C0	= 2	; Compare Output Mode 3C, bit 0
                                 .equ	COM3C1	= 3	; Compare Output Mode 3C, bit 1
                                 .equ	COM3B0	= 4	; Compare Output Mode 3B, bit 0
                                 .equ	COM3B1	= 5	; Compare Output Mode 3B, bit 1
                                 .equ	COM3A0	= 6	; Compare Output Mode 3A, bit 0
                                 .equ	COM3A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR3B - Timer/Counter3 Control Register B
                                 .equ	CS30	= 0	; Prescaler source of Timer/Counter 3
                                 .equ	CS31	= 1	; Prescaler source of Timer/Counter 3
                                 .equ	CS32	= 2	; Prescaler source of Timer/Counter 3
                                 .equ	WGM32	= 3	; Waveform Generation Mode
                                 .equ	WGM33	= 4	; Waveform Generation Mode
                                 .equ	ICES3	= 6	; Input Capture 3 Edge Select
                                 .equ	ICNC3	= 7	; Input Capture 3 Noise Canceler
                                 
                                 ; TCCR3C - Timer/Counter 3 Control Register C
                                 .equ	FOC3C	= 5	; Force Output Compare 3C
                                 .equ	FOC3B	= 6	; Force Output Compare 3B
                                 .equ	FOC3A	= 7	; Force Output Compare 3A
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter1 Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output Compare A Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output Compare B Match Interrupt Enable
                                 .equ	OCIE1C	= 3	; Timer/Counter1 Output Compare C Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter1 Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	OCF1C	= 3	; Output Compare Flag 1C
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1C0	= 2	; Compare Output Mode 1C, bit 0
                                 .equ	COM1C1	= 3	; Compare Output Mode 1C, bit 1
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Compare Output Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter 1 Control Register C
                                 .equ	FOC1C	= 5	; Force Output Compare 1C
                                 .equ	FOC1B	= 6	; Force Output Compare 1B
                                 .equ	FOC1A	= 7	; Force Output Compare 1A
                                 
                                 
                                 ; ***** JTAG *************************
                                 ; OCDR - On-Chip Debug Related Register in I/O Memory
                                 .equ	OCDR0	= 0	; On-Chip Debug Register Bit 0
                                 .equ	OCDR1	= 1	; On-Chip Debug Register Bit 1
                                 .equ	OCDR2	= 2	; On-Chip Debug Register Bit 2
                                 .equ	OCDR3	= 3	; On-Chip Debug Register Bit 3
                                 .equ	OCDR4	= 4	; On-Chip Debug Register Bit 4
                                 .equ	OCDR5	= 5	; On-Chip Debug Register Bit 5
                                 .equ	OCDR6	= 6	; On-Chip Debug Register Bit 6
                                 .equ	OCDR7	= 7	; On-Chip Debug Register Bit 7
                                 .equ	IDRD	= OCDR7	; For compatibility
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	JTRF	= 4	; JTAG Reset Flag
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register A
                                 .equ	ISC00	= 0	; External Interrupt Sense Control Bit
                                 .equ	ISC01	= 1	; External Interrupt Sense Control Bit
                                 .equ	ISC10	= 2	; External Interrupt Sense Control Bit
                                 .equ	ISC11	= 3	; External Interrupt Sense Control Bit
                                 .equ	ISC20	= 4	; External Interrupt Sense Control Bit
                                 .equ	ISC21	= 5	; External Interrupt Sense Control Bit
                                 .equ	ISC30	= 6	; External Interrupt Sense Control Bit
                                 .equ	ISC31	= 7	; External Interrupt Sense Control Bit
                                 
                                 ; EICRB - External Interrupt Control Register B
                                 .equ	ISC40	= 0	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC41	= 1	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC50	= 2	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC51	= 3	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC60	= 4	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC61	= 5	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC70	= 6	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC71	= 7	; External Interrupt 7-4 Sense Control Bit
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 .equ	INT2	= 2	; External Interrupt Request 2 Enable
                                 .equ	INT3	= 3	; External Interrupt Request 3 Enable
                                 .equ	INT4	= 4	; External Interrupt Request 4 Enable
                                 .equ	INT5	= 5	; External Interrupt Request 5 Enable
                                 .equ	INT6	= 6	; External Interrupt Request 6 Enable
                                 .equ	INT7	= 7	; External Interrupt Request 7 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 .equ	INTF2	= 2	; External Interrupt Flag 2
                                 .equ	INTF3	= 3	; External Interrupt Flag 3
                                 .equ	INTF4	= 4	; External Interrupt Flag 4
                                 .equ	INTF5	= 5	; External Interrupt Flag 5
                                 .equ	INTF6	= 6	; External Interrupt Flag 6
                                 .equ	INTF7	= 7	; External Interrupt Flag 7
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 .equ	PCINT15	= 7	; Pin Change Enable Mask 15
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; Interrupt Vector Change Enable
                                 .equ	IVSEL	= 1	; Interrupt Vector Select
                                 .equ	PUD	= 4	; Pull-up disable
                                 ;.equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 ;.equ	JTRF	= 4	; JTAG Reset Flag
                                 
                                 ; XMCRA - External Memory Control Register A
                                 .equ	SRW00	= 0	; Wait state select bit lower page
                                 .equ	SRW01	= 1	; Wait state select bit lower page
                                 .equ	SRW10	= 2	; Wait state select bit upper page
                                 .equ	SRW11	= 3	; Wait state select bit upper page
                                 .equ	SRL0	= 4	; Wait state page limit
                                 .equ	SRL1	= 5	; Wait state page limit
                                 .equ	SRL2	= 6	; Wait state page limit
                                 .equ	SRE	= 7	; External SRAM Enable
                                 
                                 ; XMCRB - External Memory Control Register B
                                 .equ	XMM0	= 0	; External Memory High Mask
                                 .equ	XMM1	= 1	; External Memory High Mask
                                 .equ	XMM2	= 2	; External Memory High Mask
                                 .equ	XMBK	= 7	; External Memory Bus Keeper Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - 
                                 .equ	CLKPS0	= 0	; 
                                 .equ	CLKPS1	= 1	; 
                                 .equ	CLKPS2	= 2	; 
                                 .equ	CLKPS3	= 3	; 
                                 .equ	CLKPCE	= 7	; 
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select bit 2
                                 
                                 ; RAMPZ - RAM Page Z Select Register
                                 .equ	RAMPZ0	= 0	; RAM Page Z Select Register Bit 0
                                 .equ	RAMPZ1	= 1	; RAM Page Z Select Register Bit 1
                                 
                                 ; EIND - Extended Indirect Register
                                 .equ	EIND0	= 0	; Bit 0
                                 
                                 ; GPIOR2 - General Purpose IO Register 2
                                 .equ	GPIOR20	= 0	; General Purpose IO Register 2 bit 0
                                 .equ	GPIOR21	= 1	; General Purpose IO Register 2 bit 1
                                 .equ	GPIOR22	= 2	; General Purpose IO Register 2 bit 2
                                 .equ	GPIOR23	= 3	; General Purpose IO Register 2 bit 3
                                 .equ	GPIOR24	= 4	; General Purpose IO Register 2 bit 4
                                 .equ	GPIOR25	= 5	; General Purpose IO Register 2 bit 5
                                 .equ	GPIOR26	= 6	; General Purpose IO Register 2 bit 6
                                 .equ	GPIOR27	= 7	; General Purpose IO Register 2 bit 7
                                 
                                 ; GPIOR1 - General Purpose IO Register 1
                                 .equ	GPIOR10	= 0	; General Purpose IO Register 1 bit 0
                                 .equ	GPIOR11	= 1	; General Purpose IO Register 1 bit 1
                                 .equ	GPIOR12	= 2	; General Purpose IO Register 1 bit 2
                                 .equ	GPIOR13	= 3	; General Purpose IO Register 1 bit 3
                                 .equ	GPIOR14	= 4	; General Purpose IO Register 1 bit 4
                                 .equ	GPIOR15	= 5	; General Purpose IO Register 1 bit 5
                                 .equ	GPIOR16	= 6	; General Purpose IO Register 1 bit 6
                                 .equ	GPIOR17	= 7	; General Purpose IO Register 1 bit 7
                                 
                                 ; GPIOR0 - General Purpose IO Register 0
                                 .equ	GPIOR00	= 0	; General Purpose IO Register 0 bit 0
                                 .equ	GPIOR01	= 1	; General Purpose IO Register 0 bit 1
                                 .equ	GPIOR02	= 2	; General Purpose IO Register 0 bit 2
                                 .equ	GPIOR03	= 3	; General Purpose IO Register 0 bit 3
                                 .equ	GPIOR04	= 4	; General Purpose IO Register 0 bit 4
                                 .equ	GPIOR05	= 5	; General Purpose IO Register 0 bit 5
                                 .equ	GPIOR06	= 6	; General Purpose IO Register 0 bit 6
                                 .equ	GPIOR07	= 7	; General Purpose IO Register 0 bit 7
                                 
                                 ; PRR1 - Power Reduction Register1
                                 .equ	PRUSART1	= 0	; Power Reduction USART1
                                 .equ	PRUSART2	= 1	; Power Reduction USART2
                                 .equ	PRUSART3	= 2	; Power Reduction USART3
                                 .equ	PRTIM3	= 3	; Power Reduction Timer/Counter3
                                 .equ	PRTIM4	= 4	; Power Reduction Timer/Counter4
                                 .equ	PRTIM5	= 5	; Power Reduction Timer/Counter5
                                 
                                 ; PRR0 - Power Reduction Register0
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	MUX4	= 4	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	MUX5	= 3	; Analog Channel and Gain Selection Bits
                                 ;.equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 .equ	ADC6D	= 6	; 
                                 .equ	ADC7D	= 7	; 
                                 
                                 ; DIDR2 - Digital Input Disable Register
                                 .equ	ADC8D	= 0	; 
                                 .equ	ADC9D	= 1	; 
                                 .equ	ADC10D	= 2	; 
                                 .equ	ADC11D	= 3	; 
                                 .equ	ADC12D	= 4	; 
                                 .equ	ADC13D	= 5	; 
                                 .equ	ADC14D	= 6	; 
                                 .equ	ADC15D	= 7	; 
                                 
                                 
                                 ; ***** BOOT_LOAD ********************
                                 ; SPMCSR - Store Program Memory Control Register
                                 .equ	SPMEN	= 0	; Store Program Memory Enable
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read While Write section read enable
                                 .equ	SIGRD	= 5	; Signature Row Read
                                 .equ	RWWSB	= 6	; Read While Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 
                                 ; ***** USART2 ***********************
                                 ; UDR2 - USART I/O Data Register
                                 .equ	UDR2_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR2_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR2_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR2_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR2_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR2_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR2_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR2_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR2A - USART Control and Status Register A
                                 .equ	MPCM2	= 0	; Multi-processor Communication Mode
                                 .equ	U2X2	= 1	; Double the USART transmission speed
                                 .equ	UPE2	= 2	; Parity Error
                                 .equ	DOR2	= 3	; Data overRun
                                 .equ	FE2	= 4	; Framing Error
                                 .equ	UDRE2	= 5	; USART Data Register Empty
                                 .equ	TXC2	= 6	; USART Transmitt Complete
                                 .equ	RXC2	= 7	; USART Receive Complete
                                 
                                 ; UCSR2B - USART Control and Status Register B
                                 .equ	TXB82	= 0	; Transmit Data Bit 8
                                 .equ	RXB82	= 1	; Receive Data Bit 8
                                 .equ	UCSZ22	= 2	; Character Size
                                 .equ	TXEN2	= 3	; Transmitter Enable
                                 .equ	RXEN2	= 4	; Receiver Enable
                                 .equ	UDRIE2	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE2	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE2	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR2C - USART Control and Status Register C
                                 .equ	UCPOL2	= 0	; Clock Polarity
                                 .equ	UCSZ20	= 1	; Character Size
                                 .equ	UCSZ21	= 2	; Character Size
                                 .equ	USBS2	= 3	; Stop Bit Select
                                 .equ	UPM20	= 4	; Parity Mode Bit 0
                                 .equ	UPM21	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL20	= 6	; USART Mode Select
                                 .equ	UMSEL21	= 7	; USART Mode Select
                                 
                                 ; UBRR2H - USART Baud Rate Register High Byte
                                 ;.equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 ;.equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 ;.equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 ;.equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR2L - USART Baud Rate Register Low Byte
                                 .equ	UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	UBRR1	= 1	; USART Baud Rate Register bit 1
                                 ;.equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 ;.equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 ;.equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 ;.equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 ;.equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 ;.equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** USART3 ***********************
                                 ; UDR3 - USART I/O Data Register
                                 .equ	UDR3_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR3_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR3_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR3_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR3_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR3_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR3_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR3_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR3A - USART Control and Status Register A
                                 .equ	MPCM3	= 0	; Multi-processor Communication Mode
                                 .equ	U2X3	= 1	; Double the USART transmission speed
                                 .equ	UPE3	= 2	; Parity Error
                                 .equ	DOR3	= 3	; Data overRun
                                 .equ	FE3	= 4	; Framing Error
                                 .equ	UDRE3	= 5	; USART Data Register Empty
                                 .equ	TXC3	= 6	; USART Transmitt Complete
                                 .equ	RXC3	= 7	; USART Receive Complete
                                 
                                 ; UCSR3B - USART Control and Status Register B
                                 .equ	TXB83	= 0	; Transmit Data Bit 8
                                 .equ	RXB83	= 1	; Receive Data Bit 8
                                 .equ	UCSZ32	= 2	; Character Size
                                 .equ	TXEN3	= 3	; Transmitter Enable
                                 .equ	RXEN3	= 4	; Receiver Enable
                                 .equ	UDRIE3	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE3	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE3	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR3C - USART Control and Status Register C
                                 .equ	UCPOL3	= 0	; Clock Polarity
                                 .equ	UCSZ30	= 1	; Character Size
                                 .equ	UCSZ31	= 2	; Character Size
                                 .equ	USBS3	= 3	; Stop Bit Select
                                 .equ	UPM30	= 4	; Parity Mode Bit 0
                                 .equ	UPM31	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL30	= 6	; USART Mode Select
                                 .equ	UMSEL31	= 7	; USART Mode Select
                                 
                                 ; UBRR3H - USART Baud Rate Register High Byte
                                 ;.equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 ;.equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 ;.equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 ;.equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR3L - USART Baud Rate Register Low Byte
                                 ;.equ	UBRR0	= 0	; USART Baud Rate Register bit 0
                                 ;.equ	UBRR1	= 1	; USART Baud Rate Register bit 1
                                 ;.equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 ;.equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 ;.equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 ;.equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 ;.equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 ;.equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select Reset Vector
                                 .equ	BOOTSZ0	= 1	; Select Boot Size
                                 .equ	BOOTSZ1	= 2	; Select Boot Size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog timer always on
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	JTAGEN	= 6	; Enable JTAG
                                 .equ	OCDEN	= 7	; Enable OCD
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x1ffff	; Note: Word address
                                 .equ	IOEND	= 0x01ff
                                 .equ	SRAM_START	= 0x0200
                                 .equ	SRAM_SIZE	= 8192
                                 .equ	RAMEND	= 0x21ff
                                 .equ	XRAMEND	= 0xffff
                                 .equ	E2END	= 0x0fff
                                 .equ	EEPROMEND	= 0x0fff
                                 .equ	EEADRBITS	= 12
                                 #pragma AVRPART MEMORY PROG_FLASH 262144
                                 #pragma AVRPART MEMORY EEPROM 4096
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 8192
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x200
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x1f000
                                 .equ	NRWW_STOP_ADDR	= 0x1ffff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x1efff
                                 .equ	PAGESIZE	= 128
                                 .equ	FIRSTBOOTSTART	= 0x1fe00
                                 .equ	SECONDBOOTSTART	= 0x1fc00
                                 .equ	THIRDBOOTSTART	= 0x1f800
                                 .equ	FOURTHBOOTSTART	= 0x1f000
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	INT2addr	= 0x0006	; External Interrupt Request 2
                                 .equ	INT3addr	= 0x0008	; External Interrupt Request 3
                                 .equ	INT4addr	= 0x000a	; External Interrupt Request 4
                                 .equ	INT5addr	= 0x000c	; External Interrupt Request 5
                                 .equ	INT6addr	= 0x000e	; External Interrupt Request 6
                                 .equ	INT7addr	= 0x0010	; External Interrupt Request 7
                                 .equ	PCI0addr	= 0x0012	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0014	; Pin Change Interrupt Request 1
                                 .equ	PCI2addr	= 0x0016	; Pin Change Interrupt Request 2
                                 .equ	WDTaddr	= 0x0018	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x001a	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x001c	; Timer/Counter2 Compare Match B
                                 .equ	OVF2addr	= 0x001e	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0020	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0022	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0024	; Timer/Counter1 Compare Match B
                                 .equ	OC1Caddr	= 0x0026	; Timer/Counter1 Compare Match C
                                 .equ	OVF1addr	= 0x0028	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x002a	; Timer/Counter0 Compare Match A
                                 .equ	OC0Baddr	= 0x002c	; Timer/Counter0 Compare Match B
                                 .equ	OVF0addr	= 0x002e	; Timer/Counter0 Overflow
                                 .equ	SPIaddr	= 0x0030	; SPI Serial Transfer Complete
                                 .equ	URXC0addr	= 0x0032	; USART0, Rx Complete
                                 .equ	UDRE0addr	= 0x0034	; USART0 Data register Empty
                                 .equ	UTXC0addr	= 0x0036	; USART0, Tx Complete
                                 .equ	ACIaddr	= 0x0038	; Analog Comparator
                                 .equ	ADCCaddr	= 0x003a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x003c	; EEPROM Ready
                                 .equ	ICP3addr	= 0x003e	; Timer/Counter3 Capture Event
                                 .equ	OC3Aaddr	= 0x0040	; Timer/Counter3 Compare Match A
                                 .equ	OC3Baddr	= 0x0042	; Timer/Counter3 Compare Match B
                                 .equ	OC3Caddr	= 0x0044	; Timer/Counter3 Compare Match C
                                 .equ	OVF3addr	= 0x0046	; Timer/Counter3 Overflow
                                 .equ	URXC1addr	= 0x0048	; USART1, Rx Complete
                                 .equ	UDRE1addr	= 0x004a	; USART1 Data register Empty
                                 .equ	UTXC1addr	= 0x004c	; USART1, Tx Complete
                                 .equ	TWIaddr	= 0x004e	; 2-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0050	; Store Program Memory Read
                                 .equ	ICP4addr	= 0x0052	; Timer/Counter4 Capture Event
                                 .equ	OC4Aaddr	= 0x0054	; Timer/Counter4 Compare Match A
                                 .equ	OC4Baddr	= 0x0056	; Timer/Counter4 Compare Match B
                                 .equ	OC4Caddr	= 0x0058	; Timer/Counter4 Compare Match C
                                 .equ	OVF4addr	= 0x005a	; Timer/Counter4 Overflow
                                 .equ	ICP5addr	= 0x005c	; Timer/Counter5 Capture Event
                                 .equ	OC5Aaddr	= 0x005e	; Timer/Counter5 Compare Match A
                                 .equ	OC5Baddr	= 0x0060	; Timer/Counter5 Compare Match B
                                 .equ	OC5Caddr	= 0x0062	; Timer/Counter5 Compare Match C
                                 .equ	OVF5addr	= 0x0064	; Timer/Counter5 Overflow
                                 .equ	URXC2addr	= 0x0066	; USART2, Rx Complete
                                 .equ	UDRE2addr	= 0x0068	; USART2 Data register Empty
                                 .equ	UTXC2addr	= 0x006a	; USART2, Tx Complete
                                 .equ	URXC3addr	= 0x006c	; USART3, Rx Complete
                                 .equ	UDRE3addr	= 0x006e	; USART3 Data register Empty
                                 .equ	UTXC3addr	= 0x0070	; USART3, Tx Complete
                                 
                                 .equ	INT_VECTORS_SIZE	= 114	; size in words
                                 
                                 #endif  /* _M2560DEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ; AUTHOR: JAMES LIN & ANDRE RONG
                                 ; GROUP: J11
                                 ; LAB: THURSDAY 9-11AM
                                 ; ELECTRICAL ENGINEERING BUILDING 233
                                 
                                 ;---------------------------------------------------------------------------------------------------
                                 ; BOARD SET-UP
                                 ;---------------------------------------------------------------------------------------------------
                                 
                                 ;SEE USER MANUAL
                                 .include "m2560def.inc"
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega2560.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m2560def.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega2560
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega2560
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M2560DEF_INC_
                                 #endif  /* _M2560DEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ;---------------------------------------------------------------------------------------------------
                                 ; REGISTERS
                                 ;---------------------------------------------------------------------------------------------------
                                 .def coinCount = r2
                                 .def enableMotor = r3
                                 .def potValueL = r4
                                 .def potValueH = r5
                                 .def isPressed0 = r6
                                 .def isPressed1 = r7
                                 .def inventoryCount = r8
                                 .def inventoryCost = r9
                                 .def enableTimer1 = r10
                                 .def enableTimer2 = r11
                                 .def enableButtons = r12
                                 .def enablePot = r13
                                 .def keypadInput = r14
                                 .def enableKeypad = r15
                                 .def temp1 = r16
                                 .def temp2 = r17
                                 .def debounce = r18
                                 .def row = r19
                                 .def col = r20
                                 .def rmask = r21
                                 .def cmask = r22
                                 .def moduleSelector = r23
                                 .def currentModule = r24
                                 
                                 ;---------------------------------------------------------------------------------------------------
                                 ; CONSTANTS
                                 ;---------------------------------------------------------------------------------------------------
                                 ;LCD
                                 .equ LCD_RS = 7			;Register Select
                                 .equ LCD_E = 6			;Enable
                                 .equ LCD_RW = 5			;Read/Write
                                 .equ F_CPU = 16000000	;16MHz
                                 .equ DELAY_1MS = F_CPU / 4 / 1000 - 4
                                 
                                 ;TIMER (Prescale 8)
                                 .equ tenthSecond = 3		;16-bit
                                 .equ quarterSecond = 1953	;8-bit
                                 .equ oneSecond = 7812		;8-bit
                                 .equ oneHalfSecond = 46		;16-bit
                                 .equ twoSeconds = 15624		;8-bit
                                 .equ threeSeconds = 23436	;8-bit
                                 
                                 ;KEYPAD
                                 .equ PORTLDIR = 0xF0
                                 .equ INITCOLMASK = 0xEF
                                 .equ INITROWMASK = 0x01
                                 .equ ROWMASK = 0x0F
                                 
                                 ;MODULES
                                 .equ startScreenM = 1
                                 .equ selectScreenM = 2
                                 .equ emptyScreenM = 3
                                 .equ adminModeM = 4
                                 .equ coinScreenM = 5
                                 .equ deliveryScreenM = 6
                                 
                                 ;ITEMS - STARTING INVENTORY
                                 .equ costOdd = 1
                                 .equ costEven = 2
                                 .equ inventory1 = 1
                                 .equ inventory2 = 2
                                 .equ inventory3 = 3
                                 .equ inventory4 = 4
                                 .equ inventory5 = 5
                                 .equ inventory6 = 6
                                 .equ inventory7 = 7
                                 .equ inventory8 = 8
                                 .equ inventory9 = 9
                                 ;---------------------------------------------------------------------------------------------------
                                 ; MACROS
                                 ;---------------------------------------------------------------------------------------------------
                                 ; Clear Data Memory
                                 .macro clear
                                 	ldi YL, low(@0)
                                 	ldi YH, high(@0)
                                 	clr temp1
                                 	st Y+, temp1
                                 	st Y, temp1
                                 .endmacro
                                 
                                 ;Perform LCD COMMAND
                                 .macro do_lcd_command
                                 	ldi temp1, @0
                                 	rcall lcd_command
                                 	rcall lcd_wait
                                 .endmacro
                                 
                                 ;WRITE TO LCD
                                 .macro do_lcd_data
                                 	ldi temp1, @0
                                 	rcall lcd_data
                                 	rcall lcd_wait
                                 .endmacro
                                 
                                 ;SET BIT
                                 .macro lcd_set
                                 	sbi PORTA, @0
                                 .endmacro
                                 
                                 ;CLEAR BIT
                                 .macro lcd_clr
                                 	cbi PORTA, @0
                                 .endmacro
                                 
                                 ;PRINT ASCII VALUE TO LCD
                                 .macro print_digit
                                 	mov temp2, @0
                                 	ldi temp1, 48		;ASCII conversion
                                 	add temp1, temp2
                                 	rcall lcd_data		;Print, increment
                                 	rcall lcd_wait	
                                 .endmacro
                                 
                                 ;---------------------------------------------------------------------------------------------------
                                 ; PROGRAM ADDRESSES
                                 ;---------------------------------------------------------------------------------------------------
                                 .org 0x0000
000000 940c 005c                 	jmp RESET
                                 .org INT0addr
000002 940c 0129                 	jmp EXT_INT0
                                 .org INT1addr
000004 940c 0138                 	jmp EXT_INT1
                                 .org OVF2addr
00001e 940c 0199                 	jmp TIMER2OVF
                                 .org OVF1addr
000028 940c 0170                 	jmp TIMER1OVF
                                 .org OVF0addr
00002e 940c 014c                 	jmp TIMER0OVF
                                 .org 0x003A			;ADC ADDR
00003a 940c 0224                 	jmp EXT_POT
                                 .org OVF3addr
000046 940c 01c2                 	jmp TIMER3OVF
                                 .org OVF4addr
00005a 940c 01d6                 	jmp TIMER4OVF
                                 ;---------------------------------------------------------------------------------------------------
                                 ; DATA MEMORY ALLOCATIONS
                                 ;---------------------------------------------------------------------------------------------------
                                 .dseg
                                 DebounceCounter:		;250ms
000200                           	.byte 2
                                 OneHalfSecondCounter:	;1.5s
000202                           	.byte 2
                                 ThreeSecondCounter:		;3s
000204                           	.byte 2
                                 PotCounter:				;100ms
000206                           	.byte 2
                                 
                                 ; ITEMS: 1 byte for CAPACITY, 1 byte for PRICE
                                 Item1:
000208                           	.byte 2
                                 Item2:
00020a                           	.byte 2
                                 Item3:
00020c                           	.byte 2
                                 Item4:
00020e                           	.byte 2
                                 Item5:
000210                           	.byte 2
                                 Item6:
000212                           	.byte 2
                                 Item7:
000214                           	.byte 2
                                 Item8:
000216                           	.byte 2
                                 Item9:
000218                           	.byte 2
                                 .cseg
                                 ;---------------------------------------------------------------------------------------------------
                                 ; RESET//SET-UP
                                 ;---------------------------------------------------------------------------------------------------
                                 ; 1. CLEAR VARIABLES
                                 ; 2. INITIALISE STACK POINTER
                                 ; 3. SET-UP TIMERS
                                 ; 4. SET-UP LCD
                                 ; 5. SET-UP LED
                                 ; 6. SET-UP KEYPAD
                                 ; 7. SET_UP EXTERNAL INTERRUPTS
                                 ; 8. SET_UP POTENTIOMETER
                                 ; 9. SET-UP STARTING INVENTORY
                                 RESET:
                                 	; 1 - CLEAR REGISTERS
00005c 2422                      	clr coinCount
00005d 2433                      	clr enableMotor
00005e 2444                      	clr potValueL
00005f 2455                      	clr potValueH
000060 2466                      	clr isPressed0
000061 2477                      	clr isPressed1
000062 2488                      	clr inventoryCount
000063 2499                      	clr inventoryCost
000064 24aa                      	clr enableTimer1
000065 24bb                      	clr enableTimer2
000066 24cc                      	clr enableButtons
000067 24dd                      	clr enablePot
000068 24ee                      	clr keypadInput
000069 24ff                      	clr enableKeypad
00006a 2700                      	clr temp1
00006b 2711                      	clr temp2
00006c 2722                      	clr debounce
00006d 2733                      	clr row
00006e 2744                      	clr col
00006f 2755                      	clr rmask
000070 2766                      	clr cmask
000071 2777                      	clr moduleSelector
000072 2788                      	clr currentModule
                                 
                                 	; 2 - STACK POINTER
000073 ef0f                      	ldi temp1, low(RAMEND)
000074 bf0d                      	out SPL, temp1
000075 e201                      	ldi temp1, high(RAMEND)
000076 bf0e                      	out SPH, temp1
                                 
                                 	; 3 - TIMERS
                                 	; TIMER 0,1,2,4 - OVERFLOW TIMER - PRESCALE 8 (128MS)
000077 e000                      	ldi temp1, 0x00
000078 bd04                      	out TCCR0A, temp1
000079 9300 0080                 	sts TCCR1A, temp1
00007b 9300 00b0                 	sts TCCR2A, temp1
00007d 9300 00a0                 	sts TCCR4A, temp1
00007f e002                      	ldi temp1, 0x02
000080 bd05                      	out TCCR0B, temp1
000081 9300 0081                 	sts TCCR1B, temp1
000083 9300 00b1                 	sts TCCR2B, temp1
000085 9300 00a1                 	sts TCCR4B, temp1
000087 e001                      	ldi temp1, (1<<TOIE0)
000088 9300 006e                 	sts TIMSK0, temp1
00008a e001                      	ldi temp1, (1<<TOIE1)
00008b 9300 006f                 	sts TIMSK1, temp1
00008d e001                      	ldi temp1, (1<<TOIE2)
00008e 9300 0070                 	sts TIMSK2, temp1
000090 e001                      	ldi temp1, (1<<TOIE4)
000091 9300 0072                 	sts TIMSK4, temp1
                                 
                                 	; TIMER 3 - PWM TIMER: PHASE CORRECT, PRESCALE 256
000093 ef0f                      	ser temp1				
000094 b90d                      	out DDRE, temp1
                                 
000095 e201                      	ldi temp1, (1<<WGM30) | (1<<COM3B1)
000096 9300 0090                 	sts TCCR3A, temp1
000098 e004                      	ldi temp1, 0b00000100
000099 9300 0091                 	sts TCCR3B, temp1
00009b e004                      	ldi temp1, 1<<OCIE3B
00009c 9300 0071                 	sts TIMSK3, temp1
                                 
                                 	; 4 - LCD
00009e ef0f                      	ser temp1
00009f bb00                      	out DDRF, temp1
0000a0 b901                      	out DDRA, temp1
0000a1 2700                      	clr temp1
0000a2 bb01                      	out PORTF, temp1
0000a3 b902                      	out PORTA, temp1
                                 
                                 	;2X5X7, INCREMENT, CURSOR OFF, BAR OFF, NO BLINK
0000a4 e308
0000a5 d462
0000a6 d471                      	do_lcd_command 0b00111000
0000a7 d48a                      	rcall sleep_5ms
0000a8 e308
0000a9 d45e
0000aa d46d                      	do_lcd_command 0b00111000
0000ab d47d                      	rcall sleep_1ms
0000ac e308
0000ad d45a
0000ae d469                      	do_lcd_command 0b00111000
0000af e308
0000b0 d457
0000b1 d466                      	do_lcd_command 0b00111000
0000b2 e008
0000b3 d454
0000b4 d463                      	do_lcd_command 0b00001000 ; Display off
0000b5 e001
0000b6 d451
0000b7 d460                      	do_lcd_command 0b00000001 ; Clear display
0000b8 e006
0000b9 d44e
0000ba d45d                      	do_lcd_command 0b00000110 ; Entry Mode set: increment, no display shift
0000bb e00c
0000bc d44b
0000bd d45a                      	do_lcd_command 0b00001100 ; Display on: Cursor on, bar, no blink
                                 	
                                 	; 5 - LED
0000be ef0f                      	ser temp1
0000bf b907                      	out DDRC, temp1
0000c0 bb03                      	out DDRG, temp1
0000c1 b908                      	out PORTC, temp1
0000c2 bb04                      	out PORTG, temp1
                                 
                                 	; 6 - KEYPAD
0000c3 ef00                      	ldi temp1, PORTLDIR
0000c4 9300 010a                 	sts DDRL, temp1
0000c6 ef0f                      	ser temp1
                                 
                                 	; 7 - PUSH BUTTONS
                                 	; PB0 - EXT_INT0; PB1 - EXT_INT1
0000c7 e00a                      	ldi temp1, (1<<ISC11) | (1<<ISC01) ;Set Falling Edge
0000c8 9300 0069                 	sts EICRA, temp1
0000ca b30d                      	in temp1, EIMSK
0000cb 6003                      	ori temp1, (1<<INT1) | (1<<INT0)
0000cc bb0d                      	out EIMSK, temp1
                                 
                                 	; 8 - POTENTIOMETER | ADC
                                 	; ADEN -> Enable Bit
                                 	; ADPS = 6 -> ADC Prescaler 128 (Ideally between 80-320 for max resolution)
                                 	; ADLAR -> 0 means ADCH has 2 bits; ADCL has 8 bits
                                 	; ADIE -> Interrupt Enable
                                 	; REFS0 = 3 -> 2.56V with capacitor
                                 	; MUX -> Single ended input ADC8
                                 	; ADSC -> ADC Start Conversion
                                 
                                 	; To repeat the routine, set 1<<ADSC
0000cd ec00                      	ldi temp1, (3<<REFS0) | (0<<ADLAR) | (0<<MUX0)
0000ce 9300 007c                 	sts ADMUX, temp1
0000d0 e008                      	ldi temp1, (1<<MUX5)
0000d1 9300 007b                 	sts ADCSRB, temp1
0000d3 ec0f                      	ldi temp1, (1<<ADEN) | (1<<ADSC) | (1<<ADIE) | (1<<ADPS2) | (1<<ADPS1) | (1<<ADPS0)
0000d4 9300 007a                 	sts ADCSRA, temp1
                                 
                                 	; 9 - CREATE STARTING INVENTORY
0000d6 e001                      	ldi temp1, inventory1
0000d7 e011                      	ldi temp2, costOdd
0000d8 9300 0208                 	sts Item1, temp1
0000da 9310 0209                 	sts Item1+1, temp2
                                 
0000dc e002                      	ldi temp1, inventory2
0000dd e012                      	ldi temp2, costEven
0000de 9300 020a                 	sts Item2, temp1
0000e0 9310 020b                 	sts Item2+1, temp2
                                 
0000e2 e003                      	ldi temp1, inventory3
0000e3 e011                      	ldi temp2, costOdd
0000e4 9300 020c                 	sts Item3, temp1
0000e6 9310 020d                 	sts Item3+1, temp2
                                 
0000e8 e004                      	ldi temp1, inventory4
0000e9 e012                      	ldi temp2, costEven
0000ea 9300 020e                 	sts Item4, temp1
0000ec 9310 020f                 	sts Item4+1, temp2
                                 
0000ee e005                      	ldi temp1, inventory5
0000ef e011                      	ldi temp2, costOdd
0000f0 9300 0210                 	sts Item5, temp1
0000f2 9310 0211                 	sts Item5+1, temp2
                                 
0000f4 e006                      	ldi temp1, inventory6
0000f5 e012                      	ldi temp2, costEven
0000f6 9300 0212                 	sts Item6, temp1
0000f8 9310 0213                 	sts Item6+1, temp2
                                 
0000fa e007                      	ldi temp1, inventory7
0000fb e011                      	ldi temp2, costOdd
0000fc 9300 0214                 	sts Item7, temp1
0000fe 9310 0215                 	sts Item7+1, temp2
                                 
000100 e008                      	ldi temp1, inventory8
000101 e012                      	ldi temp2, costEven
000102 9300 0216                 	sts Item8, temp1
000104 9310 0217                 	sts Item8+1, temp2
                                 
000106 e009                      	ldi temp1, inventory9
000107 e011                      	ldi temp2, costOdd
000108 9300 0218                 	sts Item9, temp1
00010a 9310 0219                 	sts Item9+1, temp2
                                 
                                 ;---------------------------------------------------------------------------------------------------
                                 ; MAIN//BODY
                                 ;---------------------------------------------------------------------------------------------------
                                 ; SIMPLY LOAD UP START SCREEN
                                 start:
00010c d125                      	rcall startScreen
                                 ; TRANSITION FROM START SCREEN TO SELECT SCREEN
                                 startToSelect:
                                 	; "Enable bits" for the checkKeypad Function
00010d 94f3                      	inc enableKeypad
00010e 94b3                      	inc enableTimer2
00010f e072                      	ldi moduleSelector, selectScreenM
                                 
000110 d2a6                      	rcall checkKeypad
000111 d3ec                      	rcall ledOff
                                 ; 1. LOAD UP SELECT SCREEN
                                 ; 2. SCAN FOR KEYPAD INPUT [1-9 INCLUSIVE]
                                 ; 3. CHECK IF INVENTORY IS EMPTY OR NOT EMPTY
                                 select:
                                 	; 1
000112 d184                      	rcall selectScreen
                                 	; 2
000113 94f3                      	inc enableKeypad
000114 e070                      	ldi moduleSelector, 0
000115 d2a1                      	rcall checkKeypad
000116 e00a                      	ldi temp1, 10
000117 16e0                      	cp keypadInput, temp1
000118 f7c8                      	brsh select
000119 e001                      	ldi temp1, 1
00011a 16e0                      	cp keypadInput, temp1
00011b f3b0                      	brlo select
                                 	; 3
00011c d31a                      	rcall getInventoryInfo
00011d 2700                      	clr temp1
00011e 1680                      	cp inventoryCount, temp1
00011f f011                      	breq empty
000120 940c 0125                 	jmp coin
                                 ; EMPTY INVENTORY
                                 empty:
000122 d19a                      	rcall emptyScreen
000123 940c 0112                 	jmp select
                                 ; NON-EMPTY INVENTORY
                                 coin:
000125 d1ef                      	rcall coinScreen
000126 940c 0112                 	jmp select
                                 ; TECHNICALLY, THE CODE SHOULD NEVER REACH THIS POINT
                                 end:
000128 cfff                      	rjmp end
                                 ;---------------------------------------------------------------------------------------------------
                                 ; INTERRUPTS
                                 ;---------------------------------------------------------------------------------------------------
                                 ; PUSH BUTTON PB0
                                 ; 1. PUSH
                                 ; 2. CHECK ENABLE BUTTON REGISTER
                                 ; 3. CHECK DEBOUNCING
                                 ; 4. CHANGE STATE TO "PRESSED"
                                 ; 5. POP
                                 EXT_INT0:
                                 	; 1
000129 930f                      	push temp1
00012a 931f                      	push temp2
00012b b70f                      	in temp1, SREG
00012c 930f                      	push temp1
                                 	 ; 2
                                 	 ; IF(ENABLEBUTTONS == 0), JUMP TO END
                                 	 ; IF(ENABLEBUTTONS != 0), CONTINUE ON
                                 checkEnableButton0:
00012d 2400                      	clr r0
00012e 14c0                      	cp enableButtons, r0
00012f f409                      	brne checkButton0Debounce
000130 c016                      	rjmp returnI
                                 	; 3
                                 	; IF(DEBOUNCE == 0), JUMP TO END
                                 	; IF(DEBOUNCE != 0), CONTINUE ON
                                 checkButton0Debounce:
000131 3020                      	cpi debounce, 0
000132 f011                      	breq startButtonPress0
000133 c013                      	rjmp returnI
000134 e021                      	ldi debounce, 1
                                 	; 4
                                 	; SIMPLY STATE THAT BUTTON IS PRESSED
                                 startButtonPress0:
000135 9463                      	inc isPressed0
000136 24cc                      	clr enableButtons
000137 c00f                      	rjmp returnI
                                 
                                 ; PUSH BUTTON PB1
                                 ; SAME PROCEDURE AS EXT_INT0
                                 EXT_INT1:
000138 930f                      	push temp1
000139 931f                      	push temp2
00013a b70f                      	in temp1, SREG
00013b 930f                      	push temp1
                                 checkEnableButton1:
00013c 2400                      	clr r0
00013d 14c0                      	cp enableButtons, r0
00013e f409                      	brne checkButton1Debounce
00013f c007                      	rjmp returnI
                                 checkButton1Debounce:
000140 3020                      	cpi debounce, 0
000141 f011                      	breq startButtonPress1
000142 c004                      	rjmp returnI
000143 e021                      	ldi debounce, 1
                                 startButtonPress1:
000144 9473                      	inc isPressed1
000145 24cc                      	clr enableButtons
000146 c000                      	rjmp returnI
                                 ; 5
                                 returnI:
000147 910f                      	pop temp1
000148 bf0f                      	out SREG, temp1
000149 911f                      	pop temp2
00014a 910f                      	pop temp1
00014b 9518                      	reti
                                 
                                 ; TIMER0 - USED FOR DEBOUNCING AT 250MS
                                 ; 1. PUSH
                                 ; 2. LOAD DATA INTO REGISTER
                                 ; 3. CHECK IF 250MS HAS PASSED
                                 ; 4. POP
                                 TIMER0OVF:
                                 	; 1
00014c 930f                      	push temp1
00014d b70f                      	in temp1, SREG
00014e 930f                      	push temp1
00014f 93df                      	push YH
000150 93cf                      	push YL
000151 939f                      	push r25
000152 938f                      	push r24
                                 	; 2
000153 9180 0200                 	lds r24, DebounceCounter
000155 9190 0201                 	lds r25, DebounceCounter+1
000157 9601                      	adiw r25:r24, 1
                                 	; 3
000158 3a81                      	cpi r24, low(quarterSecond)
000159 e007                      	ldi temp1, high(quarterSecond)
00015a 0790                      	cpc r25, temp1
00015b f439                      	brne notDebounce
                                 ; 250MS PASSED
                                 ; CLEAR COUNTER
                                 ; CLEAR DEBOUNCE REGISTER
                                 debounced:
00015c e0c0
00015d e0d2
00015e 2700
00015f 9309
000160 8308                      	clear DebounceCounter
000161 2722                      	clr debounce
000162 c005                      	rjmp timer0Epilogue
                                 ; 250MS NOT PASSED
                                 ; INCREMENT COUNTER
                                 notDebounce:
000163 9380 0200                 	sts DebounceCounter, r24
000165 9390 0201                 	sts DebounceCounter+1, r25
000167 c000                      	rjmp timer0Epilogue
                                 ; 4
                                 timer0Epilogue:
000168 918f                      	pop r24
000169 919f                      	pop r25
00016a 91cf                      	pop YL
00016b 91df                      	pop YH
00016c 910f                      	pop temp1
00016d bf0f                      	out SREG, temp1
00016e 910f                      	pop temp1
00016f 9518                      	reti
                                 
                                 ; TIMER 1 - USED FOR TIMING 1.5s
                                 ; MOSTLY THE SAME PROCEDURE AS TIMER0OVF
                                 ; ENABLETIMER1 BIT DETERMINES WHETHER TIMER WILL OPERATE
                                 ; ENABLETIMER1 == 0, DISABLE TIMER1
                                 ; ENABLETIMER1 == 1, START TIMER1
                                 ; ENABLETIMER1 == 2, 1.5s HAS BEEN COUNTED
                                 TIMER1OVF:
                                 	; 1
000170 930f                      	push temp1
000171 b70f                      	in temp1, SREG
000172 930f                      	push temp1
000173 93df                      	push YH
000174 93cf                      	push YL
000175 939f                      	push r25
000176 938f                      	push r24
                                 	; IF ENABLETIMER1 = 1, START THE TIMER
000177 e001                      	ldi temp1, 1
000178 16a0                      	cp enableTimer1, temp1
000179 f009                      	breq startTimer1
00017a c016                      	rjmp timer1Epilogue
                                 
                                 startTimer1:
                                 	; 2
00017b 9180 0202                 	lds r24, OneHalfSecondCounter
00017d 9190 0203                 	lds r25, OneHalfSecondCounter+1
00017f 9601                      	adiw r25:r24, 1
                                 	; 3
000180 328e                      	cpi r24, low(oneHalfSecond)			;65536*8/16000000 = 32.768ms (per interrupt)
000181 e000                      	ldi temp1, high(oneHalfSecond)		;1.5s
000182 0790                      	cpc r25, temp1
000183 f441                      	brne notOneHalfSecond
                                 ;WHEN 3 SECONDS PASS, THEN WE SET ENABLETIMER1 = 2
                                 oneHalfSeconds:
000184 e0c2
000185 e0d2
000186 2700
000187 9309
000188 8308                      	clear OneHalfSecondCounter
000189 e002                      	ldi temp1, 2
00018a 2ea0                      	mov enableTimer1, temp1	
00018b c005                      	rjmp timer1Epilogue
                                 notOneHalfSecond:
00018c 9380 0202                 	sts OneHalfSecondCounter, r24
00018e 9390 0203                 	sts OneHalfSecondCounter+1, r25
000190 c000                      	rjmp timer1Epilogue
                                 ; 4
                                 timer1Epilogue:
000191 918f                      	pop r24
000192 919f                      	pop r25
000193 91cf                      	pop YL
000194 91df                      	pop YH
000195 910f                      	pop temp1
000196 bf0f                      	out SREG, temp1
000197 910f                      	pop temp1
000198 9518                      	reti
                                 
                                 ; TIMER 2 - USED FOR TIMING 3s
                                 ; OPERATES EXACTLY THE SAME AS TIMER1OVF
                                 TIMER2OVF:
                                 	; 1
000199 930f                      	push temp1
00019a b70f                      	in temp1, SREG
00019b 930f                      	push temp1
00019c 93df                      	push YH
00019d 93cf                      	push YL
00019e 939f                      	push r25
00019f 938f                      	push r24
                                 	; IF ENABLETIMER2 = 1, START THE TIMER
0001a0 e001                      	ldi temp1, 1
0001a1 16b0                      	cp enableTimer2, temp1
0001a2 f009                      	breq startTimer2
0001a3 c016                      	rjmp timer2Epilogue
                                 
                                 startTimer2:
                                 	; 2
0001a4 9180 0204                 	lds r24, ThreeSecondCounter
0001a6 9190 0205                 	lds r25, ThreeSecondCounter+1
0001a8 9601                      	adiw r25:r24, 1
                                 	; 3
0001a9 388c                      	cpi r24, low(threeSeconds)
0001aa e50b                      	ldi temp1, high(threeSeconds)
0001ab 0790                      	cpc r25, temp1
0001ac f441                      	brne notThreeSecond
                                 ;WHEN 3 SECONDS PASS, THEN WE SET ENABLETIMER2 = 2
                                 threeSecond:
0001ad e0c4
0001ae e0d2
0001af 2700
0001b0 9309
0001b1 8308                      	clear ThreeSecondCounter
0001b2 e002                      	ldi temp1, 2
0001b3 2eb0                      	mov enableTimer2, temp1	
0001b4 c005                      	rjmp timer2Epilogue
                                 notThreeSecond:
0001b5 9380 0204                 	sts ThreeSecondCounter, r24
0001b7 9390 0205                 	sts ThreeSecondCounter+1, r25
0001b9 c000                      	rjmp timer2Epilogue
                                 ; 4
                                 timer2Epilogue:
0001ba 918f                      	pop r24
0001bb 919f                      	pop r25
0001bc 91cf                      	pop YL
0001bd 91df                      	pop YH
0001be 910f                      	pop temp1
0001bf bf0f                      	out SREG, temp1
0001c0 910f                      	pop temp1
0001c1 9518                      	reti
                                 
                                 ; TIMER 3 - PWM TIMER FOR MOTOR
                                 ; 1. PUSH
                                 ; 2. CHECK STATE OF ENABLEMOTOR
                                 ; 3. POP
                                 TIMER3OVF:
                                 	; 1
0001c2 930f                      	push temp1
0001c3 b70f                      	in temp1, SREG
0001c4 930f                      	push temp1
                                 ; 2
                                 ; IF(ENABLEMOTOR == 1), RUN MOTOR AT FULL SPEED
                                 ; IF(ENABLEMOTOR == 0), STOP MOTOR
                                 checkEnableMotor:
0001c5 2400                      	clr r0
0001c6 1430                      	cp enableMotor, r0
0001c7 f411                      	brne motorGo
0001c8 940c 01cd                 	jmp motorStop
                                 motorGo:
0001ca ef0f                      	ser temp1
0001cb 940c 01d0                 	jmp timer3Epilogue
                                 motorStop:
0001cd 2700                      	clr temp1
0001ce 940c 01d0                 	jmp timer3Epilogue
                                 ; 3
                                 timer3Epilogue:
0001d0 9300 009a                 	sts OCR3BL, temp1
0001d2 910f                      	pop temp1
0001d3 bf0f                      	out SREG, temp1
0001d4 910f                      	pop temp1
0001d5 9518                      	reti
                                 
                                 ; TIMER 4 - POTENTIOMETER UPDATE EVERY 100MS
                                 ; SIMILAR TO TIMER1/2
                                 ; ENABLEPOT = 0 -> DISABLE TIMER4
                                 ; ENABLEPOT = 1 -> STAGE 1: GO TO 0x0000 (POTSTAGEMIN)
                                 ; ENABLEPOT = 2 -> STAGE 2: GO TO 0x03FF (POTSTAGEMAX)
                                 ; ENABLEPOT = 3 -> STAGE 3: GO TO 0x0000 (POTSTAGEMIN)
                                 ; ENABLEPOT = 4 -> STAGE 4: COIN INSERTION COMPLETE, GO BACK TO STAGE 1 (POTSTAGEFINAL)
                                 TIMER4OVF:
                                 	; 1
0001d6 930f                      	push temp1
0001d7 931f                      	push temp2
0001d8 b70f                      	in temp1, SREG
0001d9 930f                      	push temp1
0001da 93df                      	push YH
0001db 93cf                      	push YL
0001dc 939f                      	push r25
0001dd 938f                      	push r24
                                 checkPot:
0001de 2400                      	clr r0
0001df 14d0                      	cp enablePot, r0
0001e0 f1d1                      	breq timer4Epilogue
                                 startTimer4:
                                 	; 2
0001e1 9180 0206                 	lds r24, PotCounter
0001e3 9190 0207                 	lds r25, PotCounter+1
0001e5 9601                      	adiw r25:r24, 1
                                 	; 3
0001e6 3083                      	cpi r24, low(tenthSecond)
0001e7 e000                      	ldi temp1, high(tenthSecond)
0001e8 0790                      	cpc r25, temp1
0001e9 f561                      	brne notTenthSecond
                                 ; WHEN 100MS PASS
                                 ; 1. RETRIVE POTENTIOMETER VALUE
                                 ; 2. CHECK STAGE, AND BRANCH ACCORDINGLY
                                 tenthSeconds:
0001ea e0c6
0001eb e0d2
0001ec 2700
0001ed 9309
0001ee 8308                      	clear PotCounter
0001ef 9040 0078                 	lds potValueL, ADCL
0001f1 9050 0079                 	lds potValueH, ADCH	
0001f3 9403                      	inc r0
0001f4 14d0                      	cp enablePot, r0
0001f5 f049                      	breq potStageMin
0001f6 9403                      	inc r0
0001f7 14d0                      	cp enablePot, r0
0001f8 f069                      	breq potStageMax
0001f9 9403                      	inc r0
0001fa 14d0                      	cp enablePot, r0
0001fb f019                      	breq potStageMin
0001fc 9403                      	inc r0
0001fd 14d0                      	cp enablePot, r0
0001fe f071                      	breq potStageFinal
                                 ; WHEN POTENTIOMETER = 0X0000 (FULLY ANTICLOCKWISE), INCREMENT
                                 potStageMin:
0001ff e000                      	ldi temp1, low(0x0000)
000200 e010                      	ldi temp2, high(0x0000)
000201 1640                      	cp potValueL, temp1
000202 0651                      	cpc potValueH, temp2
000203 f079                      	breq incPot
000204 940c 021b                 	jmp timer4Epilogue
                                 ; WHEN POTENTIOMETER = 0X03FF (FULLY CLOCKWISE), INCREMENT
                                 potStageMax:
000206 ef0f                      	ldi temp1, low(0x03FF)
000207 e013                      	ldi temp2, high(0x03FF)
000208 1640                      	cp potValueL, temp1
000209 0651                      	cpc potValueH, temp2
00020a f041                      	breq incPot
00020b 940c 021b                 	jmp timer4Epilogue
                                 ; WHEN PROCESS COMPLETE, INCREMENT COIN COUNT, DECREASE INVENTORY COST
                                 potStageFinal:
00020d 9423                      	inc coinCount
00020e 949a                      	dec inventoryCost
00020f e001                      	ldi temp1, 1
000210 2ed0                      	mov enablePot, temp1
000211 940c 021b                 	jmp timer4Epilogue
                                 ; NEXT STAGE
                                 incPot:
000213 94d3                      	inc enablePot
000214 940c 021b                 	jmp timer4Epilogue
                                 notTenthSecond:
000216 9380 0206                 	sts PotCounter, r24
000218 9390 0207                 	sts PotCounter+1, r25
00021a c000                      	rjmp timer4Epilogue
                                 ; 4
                                 timer4Epilogue:
00021b 918f                      	pop r24
00021c 919f                      	pop r25
00021d 91cf                      	pop YL
00021e 91df                      	pop YH
00021f 910f                      	pop temp1
000220 bf0f                      	out SREG, temp1
000221 911f                      	pop temp2
000222 910f                      	pop temp1
000223 9518                      	reti
                                 
                                 ; POTENTIOMETER INTERRUPT ADC
                                 ; USED IN CONJUNCTION WITH TIMER4
                                 ; 1. PUSH
                                 ; 2. STORE (1<<ADSC) INTO ADCSRA
                                 ; 3. POP
                                 EXT_POT:
                                 	; 1
000224 930f                      	push temp1
000225 931f                      	push temp2
000226 b70f                      	in temp1, SREG
000227 930f                      	push temp1
                                 	; 2
000228 9100 007a                 	lds temp1, ADCSRA
00022a 6400                      	ori temp1, (1<<ADSC)
00022b 9300 007a                 	sts ADCSRA, temp1
                                 	; 3
00022d 910f                      	pop temp1
00022e bf0f                      	out SREG, temp1
00022f 911f                      	pop temp2
000230 910f                      	pop temp1
000231 9518                      	reti
                                 ;---------------------------------------------------------------------------------------------------
                                 ; FUNCTIONS
                                 ;---------------------------------------------------------------------------------------------------
                                 
                                 ; DISPLAY START SCREEN MESSAGE ON LCD
                                 startScreen:
000232 e081                      	ldi currentModule, startScreenM
                                 
000233 e001
000234 d2d3
000235 d2e2                      	do_lcd_command 0b00000001 ; Clear display
000236 e302
000237 d2d7
000238 d2df                      	do_lcd_data '2'
000239 e301
00023a d2d4
00023b d2dc                      	do_lcd_data '1'
00023c e302
00023d d2d1
00023e d2d9                      	do_lcd_data '2'
00023f e301
000240 d2ce
000241 d2d6                      	do_lcd_data '1'
000242 e200
000243 d2cb
000244 d2d3                      	do_lcd_data ' '
000245 e301
000246 d2c8
000247 d2d0                      	do_lcd_data '1'
000248 e307
000249 d2c5
00024a d2cd                      	do_lcd_data '7'
00024b e703
00024c d2c2
00024d d2ca                      	do_lcd_data 's'
00024e e301
00024f d2bf
000250 d2c7                      	do_lcd_data '1'
000251 e200
000252 d2bc
000253 d2c4                      	do_lcd_data ' '
000254 e200
000255 d2b9
000256 d2c1                      	do_lcd_data ' '
000257 e200
000258 d2b6
000259 d2be                      	do_lcd_data ' '
00025a e200
00025b d2b3
00025c d2bb                      	do_lcd_data ' '
00025d e40a
00025e d2b0
00025f d2b8                      	do_lcd_data 'J'
000260 e301
000261 d2ad
000262 d2b5                      	do_lcd_data '1'
000263 e301
000264 d2aa
000265 d2b2                      	do_lcd_data '1'
000266 ec00
000267 d2a0
000268 d2af                      	do_lcd_command 0b11000000		;Next Line
000269 e506
00026a d2a4
00026b d2ac                      	do_lcd_data 'V'
00026c e605
00026d d2a1
00026e d2a9                      	do_lcd_data 'e'
00026f e60e
000270 d29e
000271 d2a6                      	do_lcd_data 'n'
000272 e604
000273 d29b
000274 d2a3                      	do_lcd_data 'd'
000275 e609
000276 d298
000277 d2a0                      	do_lcd_data 'i'
000278 e60e
000279 d295
00027a d29d                      	do_lcd_data 'n'
00027b e607
00027c d292
00027d d29a                      	do_lcd_data 'g'
00027e e200
00027f d28f
000280 d297                      	do_lcd_data ' '
000281 e40d
000282 d28c
000283 d294                      	do_lcd_data 'M'
000284 e601
000285 d289
000286 d291                      	do_lcd_data 'a'
000287 e603
000288 d286
000289 d28e                      	do_lcd_data 'c'
00028a e608
00028b d283
00028c d28b                      	do_lcd_data 'h'
00028d e609
00028e d280
00028f d288                      	do_lcd_data 'i'
000290 e60e
000291 d27d
000292 d285                      	do_lcd_data 'n'
000293 e605
000294 d27a
000295 d282                      	do_lcd_data 'e'
000296 9508                      	ret
                                 
                                 ; DISPLAY SELECT SCREEN MESSAGE ON LCD
                                 selectScreen:
000297 e082                      	ldi currentModule, selectScreenM
                                 
000298 e001
000299 d26e
00029a d27d                      	do_lcd_command 0b00000001 ; Clear display
00029b e503
00029c d272
00029d d27a                      	do_lcd_data 'S'
00029e e605
00029f d26f
0002a0 d277                      	do_lcd_data 'e'
0002a1 e60c
0002a2 d26c
0002a3 d274                      	do_lcd_data 'l'
0002a4 e605
0002a5 d269
0002a6 d271                      	do_lcd_data 'e'
0002a7 e603
0002a8 d266
0002a9 d26e                      	do_lcd_data 'c'
0002aa e704
0002ab d263
0002ac d26b                      	do_lcd_data 't'
0002ad e200
0002ae d260
0002af d268                      	do_lcd_data ' '
0002b0 e409
0002b1 d25d
0002b2 d265                      	do_lcd_data 'I'
0002b3 e704
0002b4 d25a
0002b5 d262                      	do_lcd_data 't'
0002b6 e605
0002b7 d257
0002b8 d25f                      	do_lcd_data 'e'
0002b9 e60d
0002ba d254
0002bb d25c                      	do_lcd_data 'm'
0002bc 9508                      	ret
                                 
                                 ; EMPTY SCREEN PROCEDURE
                                 ; 1. PUSH
                                 ; 2. UPDATE MODULE
                                 ; 3. EMPTY SCREEN MSG ON LCD
                                 ; 4. LOOP
                                 ; 5. DISABLE/RESET VARIABLES
                                 ; 6. POP
                                 emptyScreen:
                                 	; 1
0002bd 930f                      	push temp1
0002be 931f                      	push temp2
0002bf b70f                      	in temp1, SREG
0002c0 930f                      	push temp1
                                 	; 2
0002c1 e083                      	ldi currentModule, emptyScreenM
                                 	; 3
0002c2 e001
0002c3 d244
0002c4 d253                      	do_lcd_command 0b00000001 ; Clear display
0002c5 e40f
0002c6 d248
0002c7 d250                      	do_lcd_data 'O'
0002c8 e705
0002c9 d245
0002ca d24d                      	do_lcd_data 'u'
0002cb e704
0002cc d242
0002cd d24a                      	do_lcd_data 't'
0002ce e200
0002cf d23f
0002d0 d247                      	do_lcd_data ' '
0002d1 e60f
0002d2 d23c
0002d3 d244                      	do_lcd_data 'o'
0002d4 e606
0002d5 d239
0002d6 d241                      	do_lcd_data 'f'
0002d7 e200
0002d8 d236
0002d9 d23e                      	do_lcd_data ' '
0002da e503
0002db d233
0002dc d23b                      	do_lcd_data 'S'
0002dd e704
0002de d230
0002df d238                      	do_lcd_data 't'
0002e0 e60f
0002e1 d22d
0002e2 d235                      	do_lcd_data 'o'
0002e3 e603
0002e4 d22a
0002e5 d232                      	do_lcd_data 'c'
0002e6 e60b
0002e7 d227
0002e8 d22f                      	do_lcd_data 'k'
0002e9 ec00
0002ea d21d
0002eb d22c                      	do_lcd_command 0b11000000		;Next Line
0002ec 2d1e
0002ed e300
0002ee 0f01
0002ef d21f
0002f0 d227                      	print_digit keypadInput
                                 	; 4
0002f1 94c3                      	inc enableButtons
0002f2 94a3                      	inc enableTimer1
                                 	;LOOP UNTIL 1.5 SECONDS PASSED (LED ON), OR EITHER BUTTON PRESSED
                                 	emptyScreenLoop1:
0002f3 d200                      		rcall ledOn
0002f4 e002                      		ldi temp1, 2
0002f5 16a0                      		cp enableTimer1, temp1
0002f6 f039                      		breq emptyScreenLoop2Preq
0002f7 e001                      		ldi temp1, 1
0002f8 1660                      		cp isPressed0, temp1
0002f9 f089                      		breq emptyScreenEnd
0002fa 1670                      		cp isPressed1, temp1
0002fb f079                      		breq emptyScreenEnd
0002fc 940c 02f3                 		jmp emptyScreenLoop1
                                 	;LOOP UNTIL 1.5 SECONDS PASSED (LED OFF), OR EITHER BUTTON PRESSED
                                 	emptyScreenLoop2Preq:
0002fe e001                      		ldi temp1, 1
0002ff 2ea0                      		mov enableTimer1, temp1
                                 		emptyScreenLoop2:
000300 d1fd                      			rcall ledOff
000301 e002                      			ldi temp1, 2
000302 16a0                      			cp enableTimer1, temp1
000303 f039                      			breq emptyScreenEnd
000304 e001                      			ldi temp1, 1
000305 1660                      			cp isPressed0, temp1
000306 f021                      			breq emptyScreenEnd
000307 1670                      			cp isPressed1, temp1
000308 f011                      			breq emptyScreenEnd
000309 940c 0300                 			jmp emptyScreenLoop2
                                 	emptyScreenEnd:
                                 		; 5
00030b d1f2                      		rcall ledOff
00030c 24aa                      		clr enableTimer1
00030d 24cc                      		clr enableButtons
00030e 2466                      		clr isPressed0
00030f 2477                      		clr isPressed1
                                 		; 6
000310 910f                      		pop temp1
000311 bf0f                      		out SREG, temp1
000312 911f                      		pop temp2
000313 910f                      		pop temp1
000314 9508                      		ret
                                 ; COIN SCREEN PROCEDURE
                                 ; 1. PUSH
                                 ; 2. UPDATE MODULE
                                 ; 3. INITIAL COIN SCREEN MSG ON LCD (UPDATED IN CHECKKEYPAD)
                                 ; 4. CHECK FOR KEYPAD OR POTENTIOMETER INPUT
                                 ; 5. RESET VARIABLES AND POP
                                 coinScreen:
                                 	; 1
000315 930f                      	push temp1
000316 931f                      	push temp2
000317 b70f                      	in temp1, SREG
000318 930f                      	push temp1
                                 	; 2
000319 e085                      	ldi currentModule, coinScreenM
                                 	; 3
00031a e001
00031b d1ec
00031c d1fb                      	do_lcd_command 0b00000001 ; Clear display
00031d e409
00031e d1f0
00031f d1f8                      	do_lcd_data 'I'
000320 e60e
000321 d1ed
000322 d1f5                      	do_lcd_data 'n'
000323 e703
000324 d1ea
000325 d1f2                      	do_lcd_data 's'
000326 e605
000327 d1e7
000328 d1ef                      	do_lcd_data 'e'
000329 e702
00032a d1e4
00032b d1ec                      	do_lcd_data 'r'
00032c e704
00032d d1e1
00032e d1e9                      	do_lcd_data 't'
00032f e200
000330 d1de
000331 d1e6                      	do_lcd_data ' '
000332 e603
000333 d1db
000334 d1e3                      	do_lcd_data 'c'
000335 e60f
000336 d1d8
000337 d1e0                      	do_lcd_data 'o'
000338 e609
000339 d1d5
00033a d1dd                      	do_lcd_data 'i'
00033b e60e
00033c d1d2
00033d d1da                      	do_lcd_data 'n'
00033e e703
00033f d1cf
000340 d1d7                      	do_lcd_data 's'
000341 ec00
000342 d1c5
000343 d1d4                      	do_lcd_command 0b11000000		;Next Line
000344 2d19
000345 e300
000346 0f01
000347 d1c7
000348 d1cf                      	print_digit inventoryCost
                                 
                                 	; 4
                                 
                                 	; 4.1 SCAN KEYPAD INPUT
                                 	; 4.2 SCAN POTENTIOMETER INPUT (DONE IN TIMER4)
                                 	; 4.3 CHECK IF ITEM IS PURCHASED (DONE IN CHECKKEYPAD)
                                 	; 4.4 UPDATE INVENTORY IF ITEM IS PURCHASED
                                 	; 4.5 FINISH LOOP IF "#" IS PRESSED
000349 2d1e                      	mov temp2, keypadInput
                                 	; 4.2
00034a 94d3                      	inc enablePot
                                 	coinScreenLoop:
                                 		; 4.1 & 4.3
00034b 94f3                      		inc enableKeypad
00034c e070                      		ldi moduleSelector, 0
00034d d069                      		rcall checkKeypad
                                 		; 4.4
00034e 2400                      		clr r0
00034f 1490                      		cp inventoryCost, r0
000350 f029                      		breq updateInventory
                                 		; 4.5
000351 e00f                      		ldi temp1, 0x0F
000352 16e0                      		cp keypadInput, temp1
000353 f031                      		breq coinScreenLoopEnd
000354 940c 034b                 		jmp coinScreenLoop
                                 	; REMOVE 1 ITEM FROM THE INVENTORY
                                 	updateInventory:
000356 2ee1                      		mov keypadInput, temp2
000357 d139                      		rcall removeItem
000358 940c 0367                 		jmp coinScreenEpilogue
                                 	; IF(COINCOUNT != 0), SPIN MOTOR
                                 	; IF NOT, DO NOTHING
                                 	coinScreenLoopEnd:
00035a 2400                      		clr r0
00035b 1420                      		cp coinCount, r0
00035c f051                      		breq coinScreenEpilogue
00035d 9433                      		inc enableMotor
00035e d1df                      		rcall sleep_100ms
00035f d1de                      		rcall sleep_100ms
000360 d1d7                      		rcall sleep_25ms
000361 d1d6                      		rcall sleep_25ms
000362 2433                      		clr enableMotor
000363 d1da                      		rcall sleep_100ms
000364 d1d9                      		rcall sleep_100ms
000365 d1d2                      		rcall sleep_25ms
000366 d1d1                      		rcall sleep_25ms
                                 	; 5
                                 	coinScreenEpilogue:
000367 d196                      		rcall ledOff
000368 2422                      		clr coinCount
000369 24dd                      		clr enablePot
00036a 910f                      		pop temp1
00036b bf0f                      		out SREG, temp1
00036c 911f                      		pop temp2
00036d 910f                      		pop temp1
00036e 9508                      		ret
                                 
                                 ; DELIVERY SCREEN PROCEDURE
                                 ; 1. PUSH
                                 ; 2. UPDATE MODULE
                                 ; 3. DELIVERY SCREEN MSG ON LCD
                                 ; 4. SPIN MOTOR/FLASH LED
                                 ; 5. POP
                                 deliveryScreen:
                                 	; 1
00036f 930f                      	push temp1
000370 931f                      	push temp2
000371 b70f                      	in temp1, SREG
000372 930f                      	push temp1
                                 	; 2
000373 e086                      	ldi currentModule, deliveryScreenM
                                 	; 3
000374 e001
000375 d192
000376 d1a1                      	do_lcd_command 0b00000001 ; Clear display
000377 e404
000378 d196
000379 d19e                      	do_lcd_data 'D'
00037a e605
00037b d193
00037c d19b                      	do_lcd_data 'e'
00037d e60c
00037e d190
00037f d198                      	do_lcd_data 'l'
000380 e609
000381 d18d
000382 d195                      	do_lcd_data 'i'
000383 e706
000384 d18a
000385 d192                      	do_lcd_data 'v'
000386 e605
000387 d187
000388 d18f                      	do_lcd_data 'e'
000389 e702
00038a d184
00038b d18c                      	do_lcd_data 'r'
00038c e609
00038d d181
00038e d189                      	do_lcd_data 'i'
00038f e60e
000390 d17e
000391 d186                      	do_lcd_data 'n'
000392 e607
000393 d17b
000394 d183                      	do_lcd_data 'g'
000395 e200
000396 d178
000397 d180                      	do_lcd_data ' '
000398 e609
000399 d175
00039a d17d                      	do_lcd_data 'i'
00039b e704
00039c d172
00039d d17a                      	do_lcd_data 't'
00039e e605
00039f d16f
0003a0 d177                      	do_lcd_data 'e'
0003a1 e60d
0003a2 d16c
0003a3 d174                      	do_lcd_data 'm'
                                 	; 4
0003a4 9433                      	inc enableMotor
0003a5 ef0f                      	ser temp1
0003a6 b908                      	out PORTC, temp1
0003a7 bb04                      	out PORTG, temp1
0003a8 d19a                      	rcall sleep_500ms
0003a9 d199                      	rcall sleep_500ms
0003aa d198                      	rcall sleep_500ms
0003ab 2700                      	clr temp1
0003ac b908                      	out PORTC, temp1
0003ad bb04                      	out PORTG, temp1
0003ae d194                      	rcall sleep_500ms
0003af d193                      	rcall sleep_500ms
0003b0 d192                      	rcall sleep_500ms
0003b1 2433                      	clr enableMotor
                                 	; 5
0003b2 910f                      	pop temp1
0003b3 bf0f                      	out SREG, temp1
0003b4 911f                      	pop temp2
0003b5 910f                      	pop temp1
0003b6 9508                      	ret
                                 ; SCAN KEYPAD AND RETURN INPUT TO KEYPADINPUT
                                 ; LOTS OF PROCESSES INSIDE THIS FUNCTION, SO LETS TAKE THINGS SLOW
                                 checkKeypad:
                                 	; PUSH
0003b7 930f                      	push temp1
0003b8 931f                      	push temp2
0003b9 b70f                      	in temp1, SREG
0003ba 930f                      	push temp1
                                 ; IF(ENABLEKEYPAD == 0), RETURN
                                 ; IF(ENABLEKEYPAD == 1), CONTINUE
                                 checkEnableKeypad:
0003bb 2400                      	clr r0
0003bc 14f0                      	cp enableKeypad, r0
0003bd f409                      	brne checkKeypadDebounce
0003be c06b                      	rjmp return
                                 ; IF(DEBOUNCE == 0), CONTINUE
                                 ; OTHERWISE, RETURN
                                 checkKeypadDebounce:
0003bf 3020                      	cpi debounce, 0
0003c0 f011                      	breq startCheckKeypad
0003c1 c068                      	rjmp return
0003c2 e021                      	ldi debounce, 1
                                 ; BEGIN ACTUAL FUNCTION
                                 startCheckKeyPad:
0003c3 ee6f                      	ldi cmask, INITCOLMASK
0003c4 2744                      	clr col
                                 	colloop:
                                 		; IF ENABLETIMER2 = 2, THEN 3 SECONDS HAVE PASSED, JUMP TO END (FOR STARTSCREEN -> SELECTSCREEN)
                                 		; OTHERWISE, CONTINUE
0003c5 e002                      		ldi temp1, 2
0003c6 16b0                      		cp enableTimer2, temp1
0003c7 f411                      		brne colloopContinue1
0003c8 940c 041b                 		jmp checkKeypadEpilogue
                                 	colloopContinue1:
                                 		; IF CURRENT MODULE IS COIN SCREEN MODULE, JUMP TO COINSCREENUPDATE
0003ca e005                      		ldi temp1, coinScreenM
0003cb 1780                      		cp currentModule, temp1
0003cc f011                      		breq coinScreenUpdate
0003cd 940c 03e3                 		jmp colloopContinue2
                                 
                                 	; 1. UPDATE LCD TO INVENTORYCOST
                                 	; 2. UPDATE LED TO COINCOUNT
                                 	; 3. CHECK IF PURCHASED
                                 	coinScreenUpdate:
                                 		; 1
0003cf ec00
0003d0 d137
0003d1 d146                      		do_lcd_command 0b11000000		; forces cursor to the next line
0003d2 2d19
0003d3 e300
0003d4 0f01
0003d5 d139
0003d6 d141                      		print_digit inventoryCost
                                 		; 2
0003d7 2d02                      		mov temp1, coinCount
0003d8 b908                      		out PORTC, temp1
                                 		; 3
0003d9 2400                      		clr r0
0003da 1490                      		cp inventoryCost, r0
0003db f011                      		breq toDelivery
0003dc 940c 03e3                 		jmp colloopContinue2
                                 	; DISABLE DEVICES, RESET COIN COUNTER
                                 	; JUMP TO END (TO DELIVERY SCREEN)
                                 	toDelivery:
0003de e076                      		ldi moduleSelector, deliveryScreenM
0003df 24dd                      		clr enablePot
0003e0 2422                      		clr coinCount
0003e1 940c 041b                 		jmp checkKeypadEpilogue
                                 	; CHECK KEYPAD INPUT
                                 	colloopContinue2:
0003e3 3044                      		cpi col, 4				;USUAL COL/ROW LOOPING
0003e4 f2f1                      		breq startCheckKeypad
0003e5 9360 010b                 		sts PORTL, cmask
0003e7 ef0f                      		ldi temp1, 0xFF
                                 	delayCheck:
0003e8 950a                      		dec temp1
0003e9 f7f1                      		brne delayCheck
0003ea 9100 0109                 		lds temp1, PINL
                                 	handleKey:
0003ec 700f                      		andi temp1, ROWMASK
0003ed 300f                      		cpi temp1, 0xF
0003ee f059                      		breq nextcol
0003ef e051                      		ldi rmask, INITROWMASK
0003f0 2733                      		clr row
                                 	rowloop:
0003f1 3034                      		cpi row, 4
0003f2 f039                      		breq nextcol
0003f3 2f10                      		mov temp2, temp1
0003f4 2315                      		and temp2, rmask
0003f5 f041                      		breq convert
0003f6 9533                      		inc row
0003f7 0f55                      		lsl rmask
0003f8 940c 03f1                 		jmp rowloop
                                 	nextcol:
0003fa 0f66                      		lsl cmask
0003fb 9543                      		inc col
0003fc 940c 03c5                 		jmp colloop
                                 	; CONVERT KEYPAD INPUT
                                 	; 0-9 -> 0-9
                                 	; A-D -> 0X0A-0X0D
                                 	; * -> 0X0E
                                 	; # -> 0X0F
                                 	convert:
0003fe 3043                      		cpi col, 3
0003ff f049                      		breq letters
000400 3033                      		cpi row, 3
000401 f059                      		breq symbols
000402 2f03                      		mov temp1, row
000403 0f00                      		lsl temp1
000404 0f03                      		add temp1, row
000405 0f04                      		add temp1, col
000406 5f0f                      		subi temp1, -1
000407 940c 041a                 		jmp finishCheckKeypad
                                 	letters:
000409 e00a                      		ldi temp1, 0x0A
00040a 0f03                      		add temp1, row
00040b 940c 041a                 		jmp finishCheckKeypad
                                 	symbols:
00040d 3040                      		cpi col, 0
00040e f029                      		breq star
00040f 3041                      		cpi col, 1
000410 f031                      		breq zero
000411 e00f                      		ldi temp1, 0x0F
000412 940c 041a                 		jmp finishCheckKeypad
                                 	star:
000414 e00e                      		ldi temp1, 0x0E
000415 940c 041a                 		jmp finishCheckKeypad
                                 	zero:
000417 2700                      		clr temp1
000418 940c 041a                 		jmp finishCheckKeypad
                                 	finishCheckKeypad:
00041a 2ee0                      		mov keypadInput, temp1
                                 	checkKeypadEpilogue:
00041b 24bb                      		clr enableTimer2		;RESET/DISABLE TIMER2
00041c e0c4
00041d e0d2
00041e 2700
00041f 9309
000420 8308                      		clear ThreeSecondCounter
000421 24ff                      		clr enableKeypad		;DISABLE KEYPAD
000422 940c 0424                 		jmp checkModule
                                 	; CHECK IF ANY JUMPS NEED TO BE MADE TO ANOTHER MODULE
                                 	checkModule:
000424 3070                      		cpi moduleSelector, 0	
000425 f021                      		breq return	
000426 3072                      		cpi moduleSelector, selectScreenM
000427 f039                      		breq jumpSelectScreen
000428 3076                      		cpi moduleSelector, deliveryScreenM
000429 f049                      		breq jumpDeliveryScreen
                                 	return:
                                 		; POP
00042a 910f                      		pop temp1
00042b bf0f                      		out SREG, temp1
00042c 911f                      		pop temp2
00042d 910f                      		pop temp1
00042e 9508                      		ret
                                 	; JUMP TO SELECT SCREEN
                                 	jumpSelectScreen:
00042f 2777                      		clr moduleSelector
000430 de66                      		rcall selectScreen
000431 940c 042a                 		jmp return
                                 	; JUMP TO DELIVERY SCREEN
                                 	jumpDeliveryScreen:
000433 2777                      		clr moduleSelector
000434 df3a                      		rcall deliveryScreen
000435 940c 042a                 		jmp return
                                 		
                                 ; INPUT: KEYPADINPUT (1-9) FOR ITEM
                                 ; OUTPUT: ITEM INVENTORY COUNT -> INVENTORYCOUNT
                                 ;         ITEM INVENTORY COST  -> INVENTORYCOST
                                 getInventoryInfo:
000437 930f                      	push temp1
000438 931f                      	push temp2
000439 b70f                      	in temp1, SREG
00043a 930f                      	push temp1
                                 
00043b e011                      	ldi temp2, 1
                                 	; CHECK ITEM DEPENDING ON KEYPADINPUT
00043c 16e1                      	cp keypadInput, temp2
00043d f0c1                      	breq inventoryCountItem1
00043e 9513                      	inc temp2
00043f 16e1                      	cp keypadInput, temp2
000440 f0d9                      	breq inventoryCountItem2
000441 9513                      	inc temp2
000442 16e1                      	cp keypadInput, temp2
000443 f0f1                      	breq inventoryCountItem3
000444 9513                      	inc temp2
000445 16e1                      	cp keypadInput, temp2
000446 f109                      	breq inventoryCountItem4
000447 9513                      	inc temp2
000448 16e1                      	cp keypadInput, temp2
000449 f121                      	breq inventoryCountItem5
00044a 9513                      	inc temp2
00044b 16e1                      	cp keypadInput, temp2
00044c f139                      	breq inventoryCountItem6
00044d 9513                      	inc temp2
00044e 16e1                      	cp keypadInput, temp2
00044f f151                      	breq inventoryCountItem7
000450 9513                      	inc temp2
000451 16e1                      	cp keypadInput, temp2
000452 f169                      	breq inventoryCountItem8
000453 9513                      	inc temp2
000454 16e1                      	cp keypadInput, temp2
000455 f181                      	breq inventoryCountItem9
                                 ; UPDATE INFO
                                 inventoryCountItem1:
000456 9080 0208                 	lds inventoryCount, Item1
000458 9090 0209                 	lds inventoryCost, Item1+1
00045a 940c 048c                 	jmp inventoryCountEnd
                                 inventoryCountItem2:
00045c 9080 020a                 	lds inventoryCount, Item2
00045e 9090 020b                 	lds inventoryCost, Item2+1
000460 940c 048c                 	jmp inventoryCountEnd
                                 inventoryCountItem3:
000462 9080 020c                 	lds inventoryCount, Item3
000464 9090 020d                 	lds inventoryCost, Item3+1
000466 940c 048c                 	jmp inventoryCountEnd
                                 inventoryCountItem4:
000468 9080 020e                 	lds inventoryCount, Item4
00046a 9090 020f                 	lds inventoryCost, Item4+1
00046c 940c 048c                 	jmp inventoryCountEnd
                                 inventoryCountItem5:
00046e 9080 0210                 	lds inventoryCount, Item5
000470 9090 0211                 	lds inventoryCost, Item5+1
000472 940c 048c                 	jmp inventoryCountEnd
                                 inventoryCountItem6:
000474 9080 0212                 	lds inventoryCount, Item6
000476 9090 0213                 	lds inventoryCost, Item6+1
000478 940c 048c                 	jmp inventoryCountEnd
                                 inventoryCountItem7:
00047a 9080 0214                 	lds inventoryCount, Item7
00047c 9090 0215                 	lds inventoryCost, Item7+1
00047e 940c 048c                 	jmp inventoryCountEnd
                                 inventoryCountItem8:
000480 9080 0216                 	lds inventoryCount, Item8
000482 9090 0217                 	lds inventoryCost, Item8+1
000484 940c 048c                 	jmp inventoryCountEnd
                                 inventoryCountItem9:
000486 9080 0218                 	lds inventoryCount, Item9
000488 9090 0219                 	lds inventoryCost, Item9+1
00048a 940c 048c                 	jmp inventoryCountEnd
                                 inventoryCountEnd:
00048c 910f                      	pop temp1
00048d bf0f                      	out SREG, temp1
00048e 911f                      	pop temp2
00048f 910f                      	pop temp1
000490 9508                      	ret
                                 
                                 ; TAKE 1 AWAY FROM INVENTORYCOUNT
                                 removeItem:
000491 930f                      	push temp1
000492 931f                      	push temp2
000493 b70f                      	in temp1, SREG
000494 930f                      	push temp1
                                 
000495 e011                      	ldi temp2, 1
                                 	; CHECK ITEM DEPENDING ON KEYPADINPUT
000496 16e1                      	cp keypadInput, temp2
000497 f0c1                      	breq removeItem1
000498 9513                      	inc temp2
000499 16e1                      	cp keypadInput, temp2
00049a f0e1                      	breq removeItem2
00049b 9513                      	inc temp2
00049c 16e1                      	cp keypadInput, temp2
00049d f101                      	breq removeItem3
00049e 9513                      	inc temp2
00049f 16e1                      	cp keypadInput, temp2
0004a0 f121                      	breq removeItem4
0004a1 9513                      	inc temp2
0004a2 16e1                      	cp keypadInput, temp2
0004a3 f141                      	breq removeItem5
0004a4 9513                      	inc temp2
0004a5 16e1                      	cp keypadInput, temp2
0004a6 f161                      	breq removeItem6
0004a7 9513                      	inc temp2
0004a8 16e1                      	cp keypadInput, temp2
0004a9 f181                      	breq removeItem7
0004aa 9513                      	inc temp2
0004ab 16e1                      	cp keypadInput, temp2
0004ac f1a1                      	breq removeItem8
0004ad 9513                      	inc temp2
0004ae 16e1                      	cp keypadInput, temp2
0004af f1c1                      	breq removeItem9
                                 ; REMOVE 1 ITEM
                                 removeItem1:
0004b0 9080 0208                 	lds inventoryCount, Item1
0004b2 948a                      	dec inventoryCount
0004b3 9280 0208                 	sts Item1, inventoryCount
0004b5 940c 04ef                 	jmp removeItemEnd
                                 removeItem2:
0004b7 9080 020a                 	lds inventoryCount, Item2
0004b9 948a                      	dec inventoryCount
0004ba 9280 020a                 	sts Item2, inventoryCount
0004bc 940c 04ef                 	jmp removeItemEnd
                                 removeItem3:
0004be 9080 020c                 	lds inventoryCount, Item3
0004c0 948a                      	dec inventoryCount
0004c1 9280 020c                 	sts Item3, inventoryCount
0004c3 940c 04ef                 	jmp removeItemEnd
                                 removeItem4:
0004c5 9080 020e                 	lds inventoryCount, Item4
0004c7 948a                      	dec inventoryCount
0004c8 9280 020e                 	sts Item4, inventoryCount
0004ca 940c 04ef                 	jmp removeItemEnd
                                 removeItem5:
0004cc 9080 0210                 	lds inventoryCount, Item5
0004ce 948a                      	dec inventoryCount
0004cf 9280 0210                 	sts Item5, inventoryCount
0004d1 940c 04ef                 	jmp removeItemEnd
                                 removeItem6:
0004d3 9080 0212                 	lds inventoryCount, Item6
0004d5 948a                      	dec inventoryCount
0004d6 9280 0212                 	sts Item6, inventoryCount
0004d8 940c 04ef                 	jmp removeItemEnd
                                 removeItem7:
0004da 9080 0214                 	lds inventoryCount, Item7
0004dc 948a                      	dec inventoryCount
0004dd 9280 0214                 	sts Item7, inventoryCount
0004df 940c 04ef                 	jmp removeItemEnd
                                 removeItem8:
0004e1 9080 0216                 	lds inventoryCount, Item8
0004e3 948a                      	dec inventoryCount
0004e4 9280 0216                 	sts Item8, inventoryCount
0004e6 940c 04ef                 	jmp removeItemEnd
                                 removeItem9:
0004e8 9080 0218                 	lds inventoryCount, Item9
0004ea 948a                      	dec inventoryCount
0004eb 9280 0218                 	sts Item9, inventoryCount
0004ed 940c 04ef                 	jmp removeItemEnd
                                 removeItemEnd:
0004ef 910f                      	pop temp1
0004f0 bf0f                      	out SREG, temp1
0004f1 911f                      	pop temp2
0004f2 910f                      	pop temp1
0004f3 9508                      	ret
                                 ; TURNS ALL LED ON
                                 ledOn:
0004f4 930f                      	push temp1
0004f5 b70f                      	in temp1, SREG
0004f6 930f                      	push temp1
                                 
0004f7 ef0f                      	ser temp1
0004f8 b908                      	out PORTC, temp1
0004f9 bb04                      	out PORTG, temp1
                                 
0004fa 910f                      	pop temp1
0004fb bf0f                      	out SREG, temp1
0004fc 910f                      	pop temp1
0004fd 9508                      	ret
                                 ; TURNS ALL LED OFF
                                 ledOff:
0004fe 930f                      	push temp1
0004ff b70f                      	in temp1, SREG
000500 930f                      	push temp1
                                 
000501 2700                      	clr temp1
000502 b908                      	out PORTC, temp1
000503 bb04                      	out PORTG, temp1
                                 
000504 910f                      	pop temp1
000505 bf0f                      	out SREG, temp1
000506 910f                      	pop temp1
000507 9508                      	ret
                                 ; WRITE LCD COMMANDS
                                 lcd_command:
000508 bb01                      	out PORTF, temp1	;Output PORTF with data
000509 d01f                      	rcall sleep_1ms
00050a 9a16                      	lcd_set LCD_E		;Set Enable bit
00050b d01d                      	rcall sleep_1ms
00050c 9816                      	lcd_clr LCD_E		;Clear Enable bit
00050d d01b                      	rcall sleep_1ms
00050e 9508                      	ret
                                 ; WRITE CHARACTERS TO LCD
                                 lcd_data:
00050f bb01                      	out PORTF, temp1	;Output PORTF with data
000510 9a17                      	lcd_set LCD_RS		;RS = 1; RW = 0 to write data
000511 d017                      	rcall sleep_1ms		
000512 9a16                      	lcd_set LCD_E		;Set Enable bit
000513 d015                      	rcall sleep_1ms
000514 9816                      	lcd_clr LCD_E		;Clear Enable bit
000515 d013                      	rcall sleep_1ms
000516 9817                      	lcd_clr LCD_RS		;RS = 0; RW = 0
000517 9508                      	ret
                                 ; BUSY FLAG
                                 lcd_wait:
000518 930f                      	push temp1
000519 2700                      	clr temp1
00051a bb00                      	out DDRF, temp1
00051b bb01                      	out PORTF, temp1
00051c 9a15                      	lcd_set LCD_RW		;RS = 0; RW = 1 (needed for busy mode)
                                 lcd_wait_loop:
00051d d00b                      	rcall sleep_1ms
00051e 9a16                      	lcd_set LCD_E
00051f d009                      	rcall sleep_1ms
000520 b10f                      	in temp1, PINF	
000521 9816                      	lcd_clr LCD_E
000522 fd07                      	sbrc temp1, 7
000523 cff9                      	rjmp lcd_wait_loop
000524 9815                      	lcd_clr LCD_RW
000525 ef0f                      	ser temp1
000526 bb00                      	out DDRF, temp1
000527 910f                      	pop temp1
000528 9508                      	ret
                                 
                                 ; DELAY 1MS
                                 sleep_1ms:
000529 938f                      	push r24
00052a 939f                      	push r25
00052b e09f                      	ldi r25, high(DELAY_1MS)
00052c e98c                      	ldi r24, low(DELAY_1MS)
                                 delayloop_1ms:
00052d 9701                      	sbiw r25:r24, 1	
00052e f7f1                      	brne delayloop_1ms
00052f 919f                      	pop r25
000530 918f                      	pop r24
000531 9508                      	ret
                                 ; DELAY 5MS
                                 sleep_5ms:
000532 dff6                      	rcall sleep_1ms
000533 dff5                      	rcall sleep_1ms
000534 dff4                      	rcall sleep_1ms
000535 dff3                      	rcall sleep_1ms
000536 dff2                      	rcall sleep_1ms
000537 9508                      	ret
                                 ; DELAY 25MS
                                 sleep_25ms:
000538 dff9                      	rcall sleep_5ms
000539 dff8                      	rcall sleep_5ms
00053a dff7                      	rcall sleep_5ms
00053b dff6                      	rcall sleep_5ms
00053c dff5                      	rcall sleep_5ms
00053d 9508                      	ret
                                 ; DELAY 100MS
                                 sleep_100ms:
00053e dff9                      	rcall sleep_25ms
00053f dff8                      	rcall sleep_25ms
000540 dff7                      	rcall sleep_25ms
000541 dff6                      	rcall sleep_25ms
000542 9508                      	ret
                                 ; DELAY 500MS
                                 sleep_500ms:
000543 dffa                      	rcall sleep_100ms
000544 dff9                      	rcall sleep_100ms
000545 dff8                      	rcall sleep_100ms
000546 dff7                      	rcall sleep_100ms
000547 dff6                      	rcall sleep_100ms


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega2560" register use summary:
x  :   0 y  :  10 z  :   0 r0 :  24 r1 :   0 r2 :   6 r3 :   6 r4 :   4 
r5 :   4 r6 :   5 r7 :   5 r8 :  38 r9 :  15 r10:   8 r11:   6 r12:   7 
r13:  11 r14:  26 r15:   6 r16: 380 r17:  88 r18:   8 r19:   8 r20:   8 
r21:   4 r22:   4 r23:  10 r24:  35 r25:  28 r26:   0 r27:   0 r28:  13 
r29:  13 r30:   0 r31:   0 
Registers used: 28 out of 35 (80.0%)

"ATmega2560" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   6 adiw  :   4 and   :   1 
andi  :   1 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :  53 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   1 brlt  :   0 brmi  :   0 
brne  :  11 brpl  :   0 brsh  :   1 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :   0 cbi   :   5 cbr   :   0 
clc   :   0 clh   :   0 cli   :   0 cln   :   0 clr   :  62 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :  46 cpc   :   6 
cpi   :  17 cpse  :   0 dec   :  11 eicall:   0 eijmp :   0 elpm  :   0 
eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 
in    :  18 inc   :  35 jmp   :  55 ld    :   0 ldd   :   0 ldi   : 190 
lds   :  39 lpm   :   0 lsl   :   3 lsr   :   0 mov   :  13 movw  :   0 
mul   :   0 muls  :   0 mulsu :   0 neg   :   0 nop   :   0 or    :   0 
ori   :   2 out   :  43 pop   :  58 push  :  61 rcall : 261 ret   :  18 
reti  :   7 rjmp  :  19 rol   :   0 ror   :   0 sbc   :   0 sbci  :   0 
sbi   :   5 sbic  :   0 sbis  :   0 sbiw  :   1 sbr   :   0 sbrc  :   1 
sbrs  :   0 sec   :   0 seh   :   0 sei   :   0 sen   :   0 ser   :   8 
ses   :   0 set   :   0 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :  10 std   :   0 sts   :  56 sub   :   0 subi  :   1 swap  :   0 
tst   :   0 wdr   :   0 
Instructions used: 36 out of 116 (31.0%)

"ATmega2560" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000a92   2558      0   2558  262144   1.0%
[.dseg] 0x000200 0x00021a      0     26     26    8192   0.3%
[.eseg] 0x000000 0x000000      0      0      0    4096   0.0%

Assembly complete, 0 errors, 0 warnings
