Issues:
 Address tables:
  □ Ported RAM address node:
   □ for ported ram: address requires also physical space, I guess?
   □ In any case: the address of the data is 0x101 (if lut address = 0x100 and addr = 0x0)
   □ Need to address this with Alessandro?

Notes: