\hypertarget{struct_a_d_c___type}{}\doxysection{ADC\+\_\+\+Type Struct Reference}
\label{struct_a_d_c___type}\index{ADC\_Type@{ADC\_Type}}


ADC -\/ Register Layout Typedef.  




{\ttfamily \#include $<$S32\+K148.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_a1d6368ee89d9a8c206c04e9f232832f9}{SC1}} \mbox{[}\mbox{\hyperlink{group___a_d_c___peripheral___access___layer_gad1b5275cc9fbdba08614fca93c5e30ef}{ADC\+\_\+\+SC1\+\_\+\+COUNT}}\mbox{]}
\begin{DoxyCompactList}\small\item\em ADC Status and Control Register 1, array offset\+: 0x0, array step\+: 0x4. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_abecccecd01b0d465123a2dc166db4141}{CFG1}}
\begin{DoxyCompactList}\small\item\em ADC Configuration Register 1, offset\+: 0x40. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_a722c7bd03a5d7b185bf43bdb5f846d43}{CFG2}}
\begin{DoxyCompactList}\small\item\em ADC Configuration Register 2, offset\+: 0x44. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_afaf6701c855d98130292ee26d5738446}{R}} \mbox{[}\mbox{\hyperlink{group___a_d_c___peripheral___access___layer_ga2017fd646769acfc9ad3fab489690612}{ADC\+\_\+\+R\+\_\+\+COUNT}}\mbox{]}
\begin{DoxyCompactList}\small\item\em ADC Data Result Registers, array offset\+: 0x48, array step\+: 0x4. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_aa05eda2e0e19c5d8a87bd87bd1d4848c}{CV}} \mbox{[}\mbox{\hyperlink{group___a_d_c___peripheral___access___layer_ga2ef8fd71cc55a49d26442b33afccd6d4}{ADC\+\_\+\+CV\+\_\+\+COUNT}}\mbox{]}
\begin{DoxyCompactList}\small\item\em Compare Value Registers, array offset\+: 0x88, array step\+: 0x4. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_ab3540714d43d0b62818c72e8dc20d90a}{SC2}}
\begin{DoxyCompactList}\small\item\em Status and Control Register 2, offset\+: 0x90. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_ac9553a6641fb9da34cb7a0b63c7b2d4e}{SC3}}
\begin{DoxyCompactList}\small\item\em Status and Control Register 3, offset\+: 0x94. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_a41685226eb072151f6bfcbedaaa378da}{BASE\+\_\+\+OFS}}
\begin{DoxyCompactList}\small\item\em BASE Offset Register, offset\+: 0x98. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_a9c229965c5de3a76f0f694f7f008bd27}{OFS}}
\begin{DoxyCompactList}\small\item\em ADC Offset Correction Register, offset\+: 0x9C. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_aab93507c41fe66c77f56c0668a3e89a5}{USR\+\_\+\+OFS}}
\begin{DoxyCompactList}\small\item\em USER Offset Correction Register, offset\+: 0x\+A0. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_a64b099d30a5f2caccaaa9d6dc7cd7f79}{XOFS}}
\begin{DoxyCompactList}\small\item\em ADC X Offset Correction Register, offset\+: 0x\+A4. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_a909abf44af7556d037012591921f7aca}{YOFS}}
\begin{DoxyCompactList}\small\item\em ADC Y Offset Correction Register, offset\+: 0x\+A8. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_a15f874ab0973cd3405834e3dffc172dd}{G}}
\begin{DoxyCompactList}\small\item\em ADC Gain Register, offset\+: 0x\+AC. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_a9831667aad2400968861c2e5fa26423c}{UG}}
\begin{DoxyCompactList}\small\item\em ADC User Gain Register, offset\+: 0x\+B0. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_ae959a34b13cf9ea0076fda72fcf4cf70}{CLPS}}
\begin{DoxyCompactList}\small\item\em ADC General Calibration Value Register S, offset\+: 0x\+B4. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_acc34fda0519e96304c90539eaa110979}{CLP3}}
\begin{DoxyCompactList}\small\item\em ADC Plus-\/\+Side General Calibration Value Register 3, offset\+: 0x\+B8. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_a07deba1a9895548e459d751b6d4a9a9b}{CLP2}}
\begin{DoxyCompactList}\small\item\em ADC Plus-\/\+Side General Calibration Value Register 2, offset\+: 0x\+BC. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_aa7869ef75cfd5cd705846e5ab901e275}{CLP1}}
\begin{DoxyCompactList}\small\item\em ADC Plus-\/\+Side General Calibration Value Register 1, offset\+: 0x\+C0. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_a01995af9e111222e08476c9aee76677c}{CLP0}}
\begin{DoxyCompactList}\small\item\em ADC Plus-\/\+Side General Calibration Value Register 0, offset\+: 0x\+C4. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_ab13ee71bf26f9ca755a1d89bb0849dd4}{CLPX}}
\begin{DoxyCompactList}\small\item\em ADC Plus-\/\+Side General Calibration Value Register X, offset\+: 0x\+C8. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_a12a348b4e6f4287a0230b005953f861a}{CLP9}}
\begin{DoxyCompactList}\small\item\em ADC Plus-\/\+Side General Calibration Value Register 9, offset\+: 0x\+CC. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_a5c0dc152bdb1c4da81ec36d437d1e149}{CLPS\+\_\+\+OFS}}
\begin{DoxyCompactList}\small\item\em ADC General Calibration Offset Value Register S, offset\+: 0x\+D0. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_a55da0a5df9196abf2c9839458601637a}{CLP3\+\_\+\+OFS}}
\begin{DoxyCompactList}\small\item\em ADC Plus-\/\+Side General Calibration Offset Value Register 3, offset\+: 0x\+D4. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_aa2ca59cdf3349e9935a9cca2cd57cd1f}{CLP2\+\_\+\+OFS}}
\begin{DoxyCompactList}\small\item\em ADC Plus-\/\+Side General Calibration Offset Value Register 2, offset\+: 0x\+D8. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_a6f1db243b2da0d84410ae6e6c0e63f50}{CLP1\+\_\+\+OFS}}
\begin{DoxyCompactList}\small\item\em ADC Plus-\/\+Side General Calibration Offset Value Register 1, offset\+: 0x\+DC. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_a76599aad4a390d6c50d633921a9594eb}{CLP0\+\_\+\+OFS}}
\begin{DoxyCompactList}\small\item\em ADC Plus-\/\+Side General Calibration Offset Value Register 0, offset\+: 0x\+E0. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_af4b6e1f32c98c9cae8cffe26b93a31ed}{CLPX\+\_\+\+OFS}}
\begin{DoxyCompactList}\small\item\em ADC Plus-\/\+Side General Calibration Offset Value Register X, offset\+: 0x\+E4. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_a3d0f7ffea46bc91fef7c94b00c1fa811}{CLP9\+\_\+\+OFS}}
\begin{DoxyCompactList}\small\item\em ADC Plus-\/\+Side General Calibration Offset Value Register 9, offset\+: 0x\+E8. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_abc36545658b11a98b00c51de3a3c5d42}{RESERVED\+\_\+0}} \mbox{[}28\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_a435c7793b3fea755d48dd570d5e50ca4}{a\+SC1}} \mbox{[}\mbox{\hyperlink{group___a_d_c___peripheral___access___layer_ga4461adf358d1eb810b6ae170c5052823}{ADC\+\_\+a\+SC1\+\_\+\+COUNT}}\mbox{]}
\begin{DoxyCompactList}\small\item\em ADC Status and Control Register 1 (alias)..ADC Status and Control Register 1, array offset\+: 0x108, array step\+: 0x4. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_a7cfe22443df58f76a56f15d7a648b77e}{aR}} \mbox{[}\mbox{\hyperlink{group___a_d_c___peripheral___access___layer_ga27079677cc830a2a398830bbdd2383a8}{ADC\+\_\+a\+R\+\_\+\+COUNT}}\mbox{]}
\begin{DoxyCompactList}\small\item\em ADC Data Result Registers (alias)..ADC Data Result Registers, array offset\+: 0x188, array step\+: 0x4. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
ADC -\/ Register Layout Typedef. 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_a_d_c___type_a7cfe22443df58f76a56f15d7a648b77e}\label{struct_a_d_c___type_a7cfe22443df58f76a56f15d7a648b77e}} 
\index{ADC\_Type@{ADC\_Type}!aR@{aR}}
\index{aR@{aR}!ADC\_Type@{ADC\_Type}}
\doxysubsubsection{\texorpdfstring{aR}{aR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t aR\mbox{[}\mbox{\hyperlink{group___a_d_c___peripheral___access___layer_ga27079677cc830a2a398830bbdd2383a8}{ADC\+\_\+a\+R\+\_\+\+COUNT}}\mbox{]}}



ADC Data Result Registers (alias)..ADC Data Result Registers, array offset\+: 0x188, array step\+: 0x4. 

\mbox{\Hypertarget{struct_a_d_c___type_a435c7793b3fea755d48dd570d5e50ca4}\label{struct_a_d_c___type_a435c7793b3fea755d48dd570d5e50ca4}} 
\index{ADC\_Type@{ADC\_Type}!aSC1@{aSC1}}
\index{aSC1@{aSC1}!ADC\_Type@{ADC\_Type}}
\doxysubsubsection{\texorpdfstring{aSC1}{aSC1}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t a\+SC1\mbox{[}\mbox{\hyperlink{group___a_d_c___peripheral___access___layer_ga4461adf358d1eb810b6ae170c5052823}{ADC\+\_\+a\+SC1\+\_\+\+COUNT}}\mbox{]}}



ADC Status and Control Register 1 (alias)..ADC Status and Control Register 1, array offset\+: 0x108, array step\+: 0x4. 

\mbox{\Hypertarget{struct_a_d_c___type_a41685226eb072151f6bfcbedaaa378da}\label{struct_a_d_c___type_a41685226eb072151f6bfcbedaaa378da}} 
\index{ADC\_Type@{ADC\_Type}!BASE\_OFS@{BASE\_OFS}}
\index{BASE\_OFS@{BASE\_OFS}!ADC\_Type@{ADC\_Type}}
\doxysubsubsection{\texorpdfstring{BASE\_OFS}{BASE\_OFS}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BASE\+\_\+\+OFS}



BASE Offset Register, offset\+: 0x98. 

\mbox{\Hypertarget{struct_a_d_c___type_abecccecd01b0d465123a2dc166db4141}\label{struct_a_d_c___type_abecccecd01b0d465123a2dc166db4141}} 
\index{ADC\_Type@{ADC\_Type}!CFG1@{CFG1}}
\index{CFG1@{CFG1}!ADC\_Type@{ADC\_Type}}
\doxysubsubsection{\texorpdfstring{CFG1}{CFG1}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CFG1}



ADC Configuration Register 1, offset\+: 0x40. 

\mbox{\Hypertarget{struct_a_d_c___type_a722c7bd03a5d7b185bf43bdb5f846d43}\label{struct_a_d_c___type_a722c7bd03a5d7b185bf43bdb5f846d43}} 
\index{ADC\_Type@{ADC\_Type}!CFG2@{CFG2}}
\index{CFG2@{CFG2}!ADC\_Type@{ADC\_Type}}
\doxysubsubsection{\texorpdfstring{CFG2}{CFG2}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CFG2}



ADC Configuration Register 2, offset\+: 0x44. 

\mbox{\Hypertarget{struct_a_d_c___type_a01995af9e111222e08476c9aee76677c}\label{struct_a_d_c___type_a01995af9e111222e08476c9aee76677c}} 
\index{ADC\_Type@{ADC\_Type}!CLP0@{CLP0}}
\index{CLP0@{CLP0}!ADC\_Type@{ADC\_Type}}
\doxysubsubsection{\texorpdfstring{CLP0}{CLP0}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CLP0}



ADC Plus-\/\+Side General Calibration Value Register 0, offset\+: 0x\+C4. 

\mbox{\Hypertarget{struct_a_d_c___type_a76599aad4a390d6c50d633921a9594eb}\label{struct_a_d_c___type_a76599aad4a390d6c50d633921a9594eb}} 
\index{ADC\_Type@{ADC\_Type}!CLP0\_OFS@{CLP0\_OFS}}
\index{CLP0\_OFS@{CLP0\_OFS}!ADC\_Type@{ADC\_Type}}
\doxysubsubsection{\texorpdfstring{CLP0\_OFS}{CLP0\_OFS}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CLP0\+\_\+\+OFS}



ADC Plus-\/\+Side General Calibration Offset Value Register 0, offset\+: 0x\+E0. 

\mbox{\Hypertarget{struct_a_d_c___type_aa7869ef75cfd5cd705846e5ab901e275}\label{struct_a_d_c___type_aa7869ef75cfd5cd705846e5ab901e275}} 
\index{ADC\_Type@{ADC\_Type}!CLP1@{CLP1}}
\index{CLP1@{CLP1}!ADC\_Type@{ADC\_Type}}
\doxysubsubsection{\texorpdfstring{CLP1}{CLP1}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CLP1}



ADC Plus-\/\+Side General Calibration Value Register 1, offset\+: 0x\+C0. 

\mbox{\Hypertarget{struct_a_d_c___type_a6f1db243b2da0d84410ae6e6c0e63f50}\label{struct_a_d_c___type_a6f1db243b2da0d84410ae6e6c0e63f50}} 
\index{ADC\_Type@{ADC\_Type}!CLP1\_OFS@{CLP1\_OFS}}
\index{CLP1\_OFS@{CLP1\_OFS}!ADC\_Type@{ADC\_Type}}
\doxysubsubsection{\texorpdfstring{CLP1\_OFS}{CLP1\_OFS}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CLP1\+\_\+\+OFS}



ADC Plus-\/\+Side General Calibration Offset Value Register 1, offset\+: 0x\+DC. 

\mbox{\Hypertarget{struct_a_d_c___type_a07deba1a9895548e459d751b6d4a9a9b}\label{struct_a_d_c___type_a07deba1a9895548e459d751b6d4a9a9b}} 
\index{ADC\_Type@{ADC\_Type}!CLP2@{CLP2}}
\index{CLP2@{CLP2}!ADC\_Type@{ADC\_Type}}
\doxysubsubsection{\texorpdfstring{CLP2}{CLP2}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CLP2}



ADC Plus-\/\+Side General Calibration Value Register 2, offset\+: 0x\+BC. 

\mbox{\Hypertarget{struct_a_d_c___type_aa2ca59cdf3349e9935a9cca2cd57cd1f}\label{struct_a_d_c___type_aa2ca59cdf3349e9935a9cca2cd57cd1f}} 
\index{ADC\_Type@{ADC\_Type}!CLP2\_OFS@{CLP2\_OFS}}
\index{CLP2\_OFS@{CLP2\_OFS}!ADC\_Type@{ADC\_Type}}
\doxysubsubsection{\texorpdfstring{CLP2\_OFS}{CLP2\_OFS}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CLP2\+\_\+\+OFS}



ADC Plus-\/\+Side General Calibration Offset Value Register 2, offset\+: 0x\+D8. 

\mbox{\Hypertarget{struct_a_d_c___type_acc34fda0519e96304c90539eaa110979}\label{struct_a_d_c___type_acc34fda0519e96304c90539eaa110979}} 
\index{ADC\_Type@{ADC\_Type}!CLP3@{CLP3}}
\index{CLP3@{CLP3}!ADC\_Type@{ADC\_Type}}
\doxysubsubsection{\texorpdfstring{CLP3}{CLP3}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CLP3}



ADC Plus-\/\+Side General Calibration Value Register 3, offset\+: 0x\+B8. 

\mbox{\Hypertarget{struct_a_d_c___type_a55da0a5df9196abf2c9839458601637a}\label{struct_a_d_c___type_a55da0a5df9196abf2c9839458601637a}} 
\index{ADC\_Type@{ADC\_Type}!CLP3\_OFS@{CLP3\_OFS}}
\index{CLP3\_OFS@{CLP3\_OFS}!ADC\_Type@{ADC\_Type}}
\doxysubsubsection{\texorpdfstring{CLP3\_OFS}{CLP3\_OFS}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CLP3\+\_\+\+OFS}



ADC Plus-\/\+Side General Calibration Offset Value Register 3, offset\+: 0x\+D4. 

\mbox{\Hypertarget{struct_a_d_c___type_a12a348b4e6f4287a0230b005953f861a}\label{struct_a_d_c___type_a12a348b4e6f4287a0230b005953f861a}} 
\index{ADC\_Type@{ADC\_Type}!CLP9@{CLP9}}
\index{CLP9@{CLP9}!ADC\_Type@{ADC\_Type}}
\doxysubsubsection{\texorpdfstring{CLP9}{CLP9}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CLP9}



ADC Plus-\/\+Side General Calibration Value Register 9, offset\+: 0x\+CC. 

\mbox{\Hypertarget{struct_a_d_c___type_a3d0f7ffea46bc91fef7c94b00c1fa811}\label{struct_a_d_c___type_a3d0f7ffea46bc91fef7c94b00c1fa811}} 
\index{ADC\_Type@{ADC\_Type}!CLP9\_OFS@{CLP9\_OFS}}
\index{CLP9\_OFS@{CLP9\_OFS}!ADC\_Type@{ADC\_Type}}
\doxysubsubsection{\texorpdfstring{CLP9\_OFS}{CLP9\_OFS}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CLP9\+\_\+\+OFS}



ADC Plus-\/\+Side General Calibration Offset Value Register 9, offset\+: 0x\+E8. 

\mbox{\Hypertarget{struct_a_d_c___type_ae959a34b13cf9ea0076fda72fcf4cf70}\label{struct_a_d_c___type_ae959a34b13cf9ea0076fda72fcf4cf70}} 
\index{ADC\_Type@{ADC\_Type}!CLPS@{CLPS}}
\index{CLPS@{CLPS}!ADC\_Type@{ADC\_Type}}
\doxysubsubsection{\texorpdfstring{CLPS}{CLPS}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CLPS}



ADC General Calibration Value Register S, offset\+: 0x\+B4. 

\mbox{\Hypertarget{struct_a_d_c___type_a5c0dc152bdb1c4da81ec36d437d1e149}\label{struct_a_d_c___type_a5c0dc152bdb1c4da81ec36d437d1e149}} 
\index{ADC\_Type@{ADC\_Type}!CLPS\_OFS@{CLPS\_OFS}}
\index{CLPS\_OFS@{CLPS\_OFS}!ADC\_Type@{ADC\_Type}}
\doxysubsubsection{\texorpdfstring{CLPS\_OFS}{CLPS\_OFS}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CLPS\+\_\+\+OFS}



ADC General Calibration Offset Value Register S, offset\+: 0x\+D0. 

\mbox{\Hypertarget{struct_a_d_c___type_ab13ee71bf26f9ca755a1d89bb0849dd4}\label{struct_a_d_c___type_ab13ee71bf26f9ca755a1d89bb0849dd4}} 
\index{ADC\_Type@{ADC\_Type}!CLPX@{CLPX}}
\index{CLPX@{CLPX}!ADC\_Type@{ADC\_Type}}
\doxysubsubsection{\texorpdfstring{CLPX}{CLPX}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CLPX}



ADC Plus-\/\+Side General Calibration Value Register X, offset\+: 0x\+C8. 

\mbox{\Hypertarget{struct_a_d_c___type_af4b6e1f32c98c9cae8cffe26b93a31ed}\label{struct_a_d_c___type_af4b6e1f32c98c9cae8cffe26b93a31ed}} 
\index{ADC\_Type@{ADC\_Type}!CLPX\_OFS@{CLPX\_OFS}}
\index{CLPX\_OFS@{CLPX\_OFS}!ADC\_Type@{ADC\_Type}}
\doxysubsubsection{\texorpdfstring{CLPX\_OFS}{CLPX\_OFS}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CLPX\+\_\+\+OFS}



ADC Plus-\/\+Side General Calibration Offset Value Register X, offset\+: 0x\+E4. 

\mbox{\Hypertarget{struct_a_d_c___type_aa05eda2e0e19c5d8a87bd87bd1d4848c}\label{struct_a_d_c___type_aa05eda2e0e19c5d8a87bd87bd1d4848c}} 
\index{ADC\_Type@{ADC\_Type}!CV@{CV}}
\index{CV@{CV}!ADC\_Type@{ADC\_Type}}
\doxysubsubsection{\texorpdfstring{CV}{CV}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CV\mbox{[}\mbox{\hyperlink{group___a_d_c___peripheral___access___layer_ga2ef8fd71cc55a49d26442b33afccd6d4}{ADC\+\_\+\+CV\+\_\+\+COUNT}}\mbox{]}}



Compare Value Registers, array offset\+: 0x88, array step\+: 0x4. 

\mbox{\Hypertarget{struct_a_d_c___type_a15f874ab0973cd3405834e3dffc172dd}\label{struct_a_d_c___type_a15f874ab0973cd3405834e3dffc172dd}} 
\index{ADC\_Type@{ADC\_Type}!G@{G}}
\index{G@{G}!ADC\_Type@{ADC\_Type}}
\doxysubsubsection{\texorpdfstring{G}{G}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t G}



ADC Gain Register, offset\+: 0x\+AC. 

\mbox{\Hypertarget{struct_a_d_c___type_a9c229965c5de3a76f0f694f7f008bd27}\label{struct_a_d_c___type_a9c229965c5de3a76f0f694f7f008bd27}} 
\index{ADC\_Type@{ADC\_Type}!OFS@{OFS}}
\index{OFS@{OFS}!ADC\_Type@{ADC\_Type}}
\doxysubsubsection{\texorpdfstring{OFS}{OFS}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t OFS}



ADC Offset Correction Register, offset\+: 0x9C. 

\mbox{\Hypertarget{struct_a_d_c___type_afaf6701c855d98130292ee26d5738446}\label{struct_a_d_c___type_afaf6701c855d98130292ee26d5738446}} 
\index{ADC\_Type@{ADC\_Type}!R@{R}}
\index{R@{R}!ADC\_Type@{ADC\_Type}}
\doxysubsubsection{\texorpdfstring{R}{R}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t R\mbox{[}\mbox{\hyperlink{group___a_d_c___peripheral___access___layer_ga2017fd646769acfc9ad3fab489690612}{ADC\+\_\+\+R\+\_\+\+COUNT}}\mbox{]}}



ADC Data Result Registers, array offset\+: 0x48, array step\+: 0x4. 

\mbox{\Hypertarget{struct_a_d_c___type_abc36545658b11a98b00c51de3a3c5d42}\label{struct_a_d_c___type_abc36545658b11a98b00c51de3a3c5d42}} 
\index{ADC\_Type@{ADC\_Type}!RESERVED\_0@{RESERVED\_0}}
\index{RESERVED\_0@{RESERVED\_0}!ADC\_Type@{ADC\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_0}{RESERVED\_0}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+0\mbox{[}28\mbox{]}}

\mbox{\Hypertarget{struct_a_d_c___type_a1d6368ee89d9a8c206c04e9f232832f9}\label{struct_a_d_c___type_a1d6368ee89d9a8c206c04e9f232832f9}} 
\index{ADC\_Type@{ADC\_Type}!SC1@{SC1}}
\index{SC1@{SC1}!ADC\_Type@{ADC\_Type}}
\doxysubsubsection{\texorpdfstring{SC1}{SC1}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SC1\mbox{[}\mbox{\hyperlink{group___a_d_c___peripheral___access___layer_gad1b5275cc9fbdba08614fca93c5e30ef}{ADC\+\_\+\+SC1\+\_\+\+COUNT}}\mbox{]}}



ADC Status and Control Register 1, array offset\+: 0x0, array step\+: 0x4. 

\mbox{\Hypertarget{struct_a_d_c___type_ab3540714d43d0b62818c72e8dc20d90a}\label{struct_a_d_c___type_ab3540714d43d0b62818c72e8dc20d90a}} 
\index{ADC\_Type@{ADC\_Type}!SC2@{SC2}}
\index{SC2@{SC2}!ADC\_Type@{ADC\_Type}}
\doxysubsubsection{\texorpdfstring{SC2}{SC2}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SC2}



Status and Control Register 2, offset\+: 0x90. 

\mbox{\Hypertarget{struct_a_d_c___type_ac9553a6641fb9da34cb7a0b63c7b2d4e}\label{struct_a_d_c___type_ac9553a6641fb9da34cb7a0b63c7b2d4e}} 
\index{ADC\_Type@{ADC\_Type}!SC3@{SC3}}
\index{SC3@{SC3}!ADC\_Type@{ADC\_Type}}
\doxysubsubsection{\texorpdfstring{SC3}{SC3}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SC3}



Status and Control Register 3, offset\+: 0x94. 

\mbox{\Hypertarget{struct_a_d_c___type_a9831667aad2400968861c2e5fa26423c}\label{struct_a_d_c___type_a9831667aad2400968861c2e5fa26423c}} 
\index{ADC\_Type@{ADC\_Type}!UG@{UG}}
\index{UG@{UG}!ADC\_Type@{ADC\_Type}}
\doxysubsubsection{\texorpdfstring{UG}{UG}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t UG}



ADC User Gain Register, offset\+: 0x\+B0. 

\mbox{\Hypertarget{struct_a_d_c___type_aab93507c41fe66c77f56c0668a3e89a5}\label{struct_a_d_c___type_aab93507c41fe66c77f56c0668a3e89a5}} 
\index{ADC\_Type@{ADC\_Type}!USR\_OFS@{USR\_OFS}}
\index{USR\_OFS@{USR\_OFS}!ADC\_Type@{ADC\_Type}}
\doxysubsubsection{\texorpdfstring{USR\_OFS}{USR\_OFS}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t USR\+\_\+\+OFS}



USER Offset Correction Register, offset\+: 0x\+A0. 

\mbox{\Hypertarget{struct_a_d_c___type_a64b099d30a5f2caccaaa9d6dc7cd7f79}\label{struct_a_d_c___type_a64b099d30a5f2caccaaa9d6dc7cd7f79}} 
\index{ADC\_Type@{ADC\_Type}!XOFS@{XOFS}}
\index{XOFS@{XOFS}!ADC\_Type@{ADC\_Type}}
\doxysubsubsection{\texorpdfstring{XOFS}{XOFS}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t XOFS}



ADC X Offset Correction Register, offset\+: 0x\+A4. 

\mbox{\Hypertarget{struct_a_d_c___type_a909abf44af7556d037012591921f7aca}\label{struct_a_d_c___type_a909abf44af7556d037012591921f7aca}} 
\index{ADC\_Type@{ADC\_Type}!YOFS@{YOFS}}
\index{YOFS@{YOFS}!ADC\_Type@{ADC\_Type}}
\doxysubsubsection{\texorpdfstring{YOFS}{YOFS}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t YOFS}



ADC Y Offset Correction Register, offset\+: 0x\+A8. 



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
include/\mbox{\hyperlink{_s32_k148_8h}{S32\+K148.\+h}}\end{DoxyCompactItemize}
