-----------	
Prerequisite
-----------
•	This IP is designed in Cadence IC6.1.6.
•	User needs the standard libraries that are distributed by Cadence to read the schematics. 
•	This IP is designed under 65nm technology. This requires an NDA between the user and the foundry to access the design and the PDK.
•	The top-level cell is TX_8l12b. 
•	Simulation testbench is provided for top-level cell. 
•	Simulation is using ADE and Spectre. ADE views and Spectre states are provided.
•	Layout cells will be provided to the user under NDA for these cells. 


