$comment
	File created using the following command:
		vcd file trabalhofinalcd.msim.vcd -direction
$end
$date
	Tue Apr 04 16:53:16 2023
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module controlevisor_vlg_vec_tst $end
$var reg 8 ! ADRESS_REG [7:0] $end
$var reg 8 " DATA_REG [7:0] $end
$var reg 1 # sw8 $end
$var reg 1 $ sw9 $end
$var wire 1 % VISOR_REG [7] $end
$var wire 1 & VISOR_REG [6] $end
$var wire 1 ' VISOR_REG [5] $end
$var wire 1 ( VISOR_REG [4] $end
$var wire 1 ) VISOR_REG [3] $end
$var wire 1 * VISOR_REG [2] $end
$var wire 1 + VISOR_REG [1] $end
$var wire 1 , VISOR_REG [0] $end
$var wire 1 - sampler $end
$scope module i1 $end
$var wire 1 . gnd $end
$var wire 1 / vcc $end
$var wire 1 0 unknown $end
$var tri1 1 1 devclrn $end
$var tri1 1 2 devpor $end
$var tri1 1 3 devoe $end
$var wire 1 4 VISOR_REG[7]~output_o $end
$var wire 1 5 VISOR_REG[6]~output_o $end
$var wire 1 6 VISOR_REG[5]~output_o $end
$var wire 1 7 VISOR_REG[4]~output_o $end
$var wire 1 8 VISOR_REG[3]~output_o $end
$var wire 1 9 VISOR_REG[2]~output_o $end
$var wire 1 : VISOR_REG[1]~output_o $end
$var wire 1 ; VISOR_REG[0]~output_o $end
$var wire 1 < DATA_REG[7]~input_o $end
$var wire 1 = sw9~input_o $end
$var wire 1 > sw8~input_o $end
$var wire 1 ? ADRESS_REG[7]~input_o $end
$var wire 1 @ inst14~combout $end
$var wire 1 A DATA_REG[6]~input_o $end
$var wire 1 B ADRESS_REG[6]~input_o $end
$var wire 1 C inst13~combout $end
$var wire 1 D ADRESS_REG[5]~input_o $end
$var wire 1 E DATA_REG[5]~input_o $end
$var wire 1 F inst12~combout $end
$var wire 1 G ADRESS_REG[4]~input_o $end
$var wire 1 H DATA_REG[4]~input_o $end
$var wire 1 I inst11~combout $end
$var wire 1 J ADRESS_REG[3]~input_o $end
$var wire 1 K DATA_REG[3]~input_o $end
$var wire 1 L inst10~combout $end
$var wire 1 M ADRESS_REG[2]~input_o $end
$var wire 1 N DATA_REG[2]~input_o $end
$var wire 1 O inst9~combout $end
$var wire 1 P ADRESS_REG[1]~input_o $end
$var wire 1 Q DATA_REG[1]~input_o $end
$var wire 1 R inst8~combout $end
$var wire 1 S DATA_REG[0]~input_o $end
$var wire 1 T ADRESS_REG[0]~input_o $end
$var wire 1 U inst7~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b101011 !
b11001100 "
0#
0$
1,
1+
0*
1)
0(
1'
0&
0%
x-
0.
1/
x0
11
12
13
04
05
16
07
18
09
1:
1;
1<
0=
0>
0?
0@
1A
0B
0C
1D
0E
1F
0G
0H
0I
1J
1K
1L
0M
1N
0O
1P
0Q
1R
0S
1T
1U
$end
#100000
1$
1=
0-
0U
0R
0L
0F
0;
0:
08
06
0,
0+
0)
0'
#200000
1#
0$
1>
0=
1-
#300000
1$
1=
0-
1O
1L
1C
1@
19
18
15
14
1*
1)
1&
1%
#400000
0#
0$
0>
0=
1-
1U
1R
0O
1F
0C
0@
1;
1:
09
16
05
04
1,
1+
0*
1'
0&
0%
#500000
1$
1=
0-
0U
0R
0L
0F
0;
0:
08
06
0,
0+
0)
0'
#600000
1#
0$
1>
0=
1-
#700000
1$
1=
0-
1O
1L
1C
1@
19
18
15
14
1*
1)
1&
1%
#800000
0#
0$
0>
0=
1-
1U
1R
0O
1F
0C
0@
1;
1:
09
16
05
04
1,
1+
0*
1'
0&
0%
#900000
1$
1=
0-
0U
0R
0L
0F
0;
0:
08
06
0,
0+
0)
0'
#1000000
