// Seed: 530656726
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout tri0 id_2;
  input wire id_1;
  wire id_5;
  wire id_6;
  wire id_7;
  assign id_2 = 1'b0;
endmodule
module module_1 #(
    parameter id_4 = 32'd28
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  inout logic [7:0] id_5;
  input wire _id_4;
  output wire id_3;
  input wire id_2;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_7
  );
  inout wire id_1;
  assign id_5[(1==id_4)] = -1;
endmodule
