// Seed: 2516230929
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  inout id_2;
  input id_1;
  type_7(
      id_3, 1
  );
  logic id_3 = 1;
  logic id_4;
  logic id_5;
  logic id_6;
  initial id_6 = 1 == id_4;
endmodule
