<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\HP\Desktop\CPE222 Final\CPE222-Final-Project\impl\gwsynthesis\Prototype1.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\HP\Desktop\CPE222 Final\CPE222-Final-Project\src\Prototype1.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NSR-LV4CQN48PC7/I6</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NSR-4C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Nov 24 22:01:24 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C7/I6</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C7/I6</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>147</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>113</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>frame_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>frame_clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>master_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>master_clk_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>frame_clk</td>
<td>50.000(MHz)</td>
<td>603.801(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>master_clk</td>
<td>50.000(MHz)</td>
<td>179.363(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>frame_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>frame_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>master_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>master_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>14.425</td>
<td>SL1/count_0_s1/Q</td>
<td>SL1/finish_s0/CE</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.543</td>
</tr>
<tr>
<td>2</td>
<td>15.040</td>
<td>SL1/count_0_s1/Q</td>
<td>SL1/count_31_s0/CE</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.927</td>
</tr>
<tr>
<td>3</td>
<td>15.040</td>
<td>SL1/count_0_s1/Q</td>
<td>SL1/count_30_s0/CE</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.927</td>
</tr>
<tr>
<td>4</td>
<td>15.296</td>
<td>SL1/count_0_s1/Q</td>
<td>SL1/count_1_s0/CE</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.672</td>
</tr>
<tr>
<td>5</td>
<td>15.296</td>
<td>SL1/count_0_s1/Q</td>
<td>SL1/count_2_s0/CE</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.672</td>
</tr>
<tr>
<td>6</td>
<td>15.296</td>
<td>SL1/count_0_s1/Q</td>
<td>SL1/count_3_s0/CE</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.672</td>
</tr>
<tr>
<td>7</td>
<td>15.296</td>
<td>SL1/count_0_s1/Q</td>
<td>SL1/count_4_s0/CE</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.672</td>
</tr>
<tr>
<td>8</td>
<td>15.296</td>
<td>SL1/count_0_s1/Q</td>
<td>SL1/count_5_s0/CE</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.672</td>
</tr>
<tr>
<td>9</td>
<td>15.296</td>
<td>SL1/count_0_s1/Q</td>
<td>SL1/count_6_s0/CE</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.672</td>
</tr>
<tr>
<td>10</td>
<td>15.296</td>
<td>SL1/count_0_s1/Q</td>
<td>SL1/count_7_s0/CE</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.672</td>
</tr>
<tr>
<td>11</td>
<td>15.296</td>
<td>SL1/count_0_s1/Q</td>
<td>SL1/count_8_s0/CE</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.672</td>
</tr>
<tr>
<td>12</td>
<td>15.296</td>
<td>SL1/count_0_s1/Q</td>
<td>SL1/count_9_s0/CE</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.672</td>
</tr>
<tr>
<td>13</td>
<td>15.296</td>
<td>SL1/count_0_s1/Q</td>
<td>SL1/count_10_s0/CE</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.672</td>
</tr>
<tr>
<td>14</td>
<td>15.296</td>
<td>SL1/count_0_s1/Q</td>
<td>SL1/count_11_s0/CE</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.672</td>
</tr>
<tr>
<td>15</td>
<td>15.303</td>
<td>SL1/count_0_s1/Q</td>
<td>SL1/loaded_s0/CE</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.665</td>
</tr>
<tr>
<td>16</td>
<td>15.575</td>
<td>SL1/count_0_s1/Q</td>
<td>SL1/count_12_s0/CE</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.393</td>
</tr>
<tr>
<td>17</td>
<td>15.575</td>
<td>SL1/count_0_s1/Q</td>
<td>SL1/count_13_s0/CE</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.393</td>
</tr>
<tr>
<td>18</td>
<td>15.575</td>
<td>SL1/count_0_s1/Q</td>
<td>SL1/count_14_s0/CE</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.393</td>
</tr>
<tr>
<td>19</td>
<td>15.575</td>
<td>SL1/count_0_s1/Q</td>
<td>SL1/count_15_s0/CE</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.393</td>
</tr>
<tr>
<td>20</td>
<td>15.575</td>
<td>SL1/count_0_s1/Q</td>
<td>SL1/count_16_s0/CE</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.393</td>
</tr>
<tr>
<td>21</td>
<td>15.575</td>
<td>SL1/count_0_s1/Q</td>
<td>SL1/count_17_s0/CE</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.393</td>
</tr>
<tr>
<td>22</td>
<td>15.581</td>
<td>SL1/count_0_s1/Q</td>
<td>SL1/count_18_s0/CE</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.387</td>
</tr>
<tr>
<td>23</td>
<td>15.581</td>
<td>SL1/count_0_s1/Q</td>
<td>SL1/count_19_s0/CE</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.387</td>
</tr>
<tr>
<td>24</td>
<td>15.581</td>
<td>SL1/count_0_s1/Q</td>
<td>SL1/count_20_s0/CE</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.387</td>
</tr>
<tr>
<td>25</td>
<td>15.581</td>
<td>SL1/count_0_s1/Q</td>
<td>SL1/count_21_s0/CE</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.387</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.524</td>
<td>SL1/count_0_s1/Q</td>
<td>SL1/count_0_s1/D</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>2</td>
<td>0.541</td>
<td>SL1/count_2_s0/Q</td>
<td>SL1/count_2_s0/D</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>3</td>
<td>0.541</td>
<td>SL1/count_6_s0/Q</td>
<td>SL1/count_6_s0/D</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>4</td>
<td>0.541</td>
<td>SL1/count_8_s0/Q</td>
<td>SL1/count_8_s0/D</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>5</td>
<td>0.541</td>
<td>SL1/count_12_s0/Q</td>
<td>SL1/count_12_s0/D</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>6</td>
<td>0.541</td>
<td>SL1/count_14_s0/Q</td>
<td>SL1/count_14_s0/D</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>7</td>
<td>0.541</td>
<td>SL1/count_18_s0/Q</td>
<td>SL1/count_18_s0/D</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>8</td>
<td>0.541</td>
<td>SL1/count_20_s0/Q</td>
<td>SL1/count_20_s0/D</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>9</td>
<td>0.541</td>
<td>SL1/count_24_s0/Q</td>
<td>SL1/count_24_s0/D</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>10</td>
<td>0.541</td>
<td>SL1/count_26_s0/Q</td>
<td>SL1/count_26_s0/D</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>11</td>
<td>0.541</td>
<td>SL1/count_30_s0/Q</td>
<td>SL1/count_30_s0/D</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>12</td>
<td>0.632</td>
<td>SL1/count_1_s0/Q</td>
<td>SL1/count_1_s0/D</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.632</td>
</tr>
<tr>
<td>13</td>
<td>0.713</td>
<td>SL1/count_5_s0/Q</td>
<td>SL1/count_5_s0/D</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.713</td>
</tr>
<tr>
<td>14</td>
<td>0.713</td>
<td>SL1/count_10_s0/Q</td>
<td>SL1/count_10_s0/D</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.713</td>
</tr>
<tr>
<td>15</td>
<td>0.713</td>
<td>SL1/count_13_s0/Q</td>
<td>SL1/count_13_s0/D</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.713</td>
</tr>
<tr>
<td>16</td>
<td>0.713</td>
<td>SL1/count_19_s0/Q</td>
<td>SL1/count_19_s0/D</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.713</td>
</tr>
<tr>
<td>17</td>
<td>0.713</td>
<td>SL1/count_25_s0/Q</td>
<td>SL1/count_25_s0/D</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.713</td>
</tr>
<tr>
<td>18</td>
<td>0.715</td>
<td>SL1/count_31_s0/Q</td>
<td>SL1/count_31_s0/D</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.715</td>
</tr>
<tr>
<td>19</td>
<td>0.715</td>
<td>SL1/count_11_s0/Q</td>
<td>SL1/count_11_s0/D</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.715</td>
</tr>
<tr>
<td>20</td>
<td>0.715</td>
<td>SL1/count_16_s0/Q</td>
<td>SL1/count_16_s0/D</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.715</td>
</tr>
<tr>
<td>21</td>
<td>0.715</td>
<td>SL1/count_17_s0/Q</td>
<td>SL1/count_17_s0/D</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.715</td>
</tr>
<tr>
<td>22</td>
<td>0.715</td>
<td>SL1/count_28_s0/Q</td>
<td>SL1/count_28_s0/D</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.715</td>
</tr>
<tr>
<td>23</td>
<td>0.715</td>
<td>SL1/count_29_s0/Q</td>
<td>SL1/count_29_s0/D</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.715</td>
</tr>
<tr>
<td>24</td>
<td>0.716</td>
<td>SL1/count_3_s0/Q</td>
<td>SL1/count_3_s0/D</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.716</td>
</tr>
<tr>
<td>25</td>
<td>0.716</td>
<td>SL1/count_15_s0/Q</td>
<td>SL1/count_15_s0/D</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.716</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.425</td>
<td>8.351</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>frame_clk</td>
<td>reset_s0</td>
</tr>
<tr>
<td>2</td>
<td>7.425</td>
<td>8.351</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>frame_clk</td>
<td>ready_s1</td>
</tr>
<tr>
<td>3</td>
<td>7.588</td>
<td>8.514</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>master_clk</td>
<td>SL1/count_28_s0</td>
</tr>
<tr>
<td>4</td>
<td>7.588</td>
<td>8.514</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>master_clk</td>
<td>SL1/count_24_s0</td>
</tr>
<tr>
<td>5</td>
<td>7.588</td>
<td>8.514</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>master_clk</td>
<td>SL1/count_16_s0</td>
</tr>
<tr>
<td>6</td>
<td>7.588</td>
<td>8.514</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>master_clk</td>
<td>SL1/loaded_s0</td>
</tr>
<tr>
<td>7</td>
<td>7.588</td>
<td>8.514</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>master_clk</td>
<td>SL1/count_1_s0</td>
</tr>
<tr>
<td>8</td>
<td>7.588</td>
<td>8.514</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>master_clk</td>
<td>SL1/count_17_s0</td>
</tr>
<tr>
<td>9</td>
<td>7.588</td>
<td>8.514</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>master_clk</td>
<td>SL1/count_2_s0</td>
</tr>
<tr>
<td>10</td>
<td>7.588</td>
<td>8.514</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>master_clk</td>
<td>SL1/count_3_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>SL1/count_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SL1/finish_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>SL1/count_0_s1/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">SL1/count_0_s1/Q</td>
</tr>
<tr>
<td>4.165</td>
<td>0.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td>SL1/n9_s8/I3</td>
</tr>
<tr>
<td>4.628</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td style=" background: #97FFFF;">SL1/n9_s8/F</td>
</tr>
<tr>
<td>4.938</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td>SL1/n9_s2/I1</td>
</tr>
<tr>
<td>5.703</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C14[3][B]</td>
<td style=" background: #97FFFF;">SL1/n9_s2/F</td>
</tr>
<tr>
<td>6.918</td>
<td>1.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[1][B]</td>
<td>SL1/finish_s2/I1</td>
</tr>
<tr>
<td>7.512</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C26[1][B]</td>
<td style=" background: #97FFFF;">SL1/finish_s2/F</td>
</tr>
<tr>
<td>8.640</td>
<td>1.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[1][A]</td>
<td style=" font-weight:bold;">SL1/finish_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[1][A]</td>
<td>SL1/finish_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C26[1][A]</td>
<td>SL1/finish_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.822, 32.871%; route: 3.381, 61.002%; tC2Q: 0.340, 6.127%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.040</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.024</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>SL1/count_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SL1/count_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>SL1/count_0_s1/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">SL1/count_0_s1/Q</td>
</tr>
<tr>
<td>4.165</td>
<td>0.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td>SL1/n9_s8/I3</td>
</tr>
<tr>
<td>4.628</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td style=" background: #97FFFF;">SL1/n9_s8/F</td>
</tr>
<tr>
<td>4.938</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td>SL1/n9_s2/I1</td>
</tr>
<tr>
<td>5.703</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C14[3][B]</td>
<td style=" background: #97FFFF;">SL1/n9_s2/F</td>
</tr>
<tr>
<td>6.429</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>SL1/n231_s2/I0</td>
</tr>
<tr>
<td>6.892</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>R9C18[1][A]</td>
<td style=" background: #97FFFF;">SL1/n231_s2/F</td>
</tr>
<tr>
<td>8.024</td>
<td>1.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td style=" font-weight:bold;">SL1/count_31_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td>SL1/count_31_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C18[0][B]</td>
<td>SL1/count_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.691, 34.317%; route: 2.897, 58.791%; tC2Q: 0.340, 6.892%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.040</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.024</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>SL1/count_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SL1/count_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>SL1/count_0_s1/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">SL1/count_0_s1/Q</td>
</tr>
<tr>
<td>4.165</td>
<td>0.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td>SL1/n9_s8/I3</td>
</tr>
<tr>
<td>4.628</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td style=" background: #97FFFF;">SL1/n9_s8/F</td>
</tr>
<tr>
<td>4.938</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td>SL1/n9_s2/I1</td>
</tr>
<tr>
<td>5.703</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C14[3][B]</td>
<td style=" background: #97FFFF;">SL1/n9_s2/F</td>
</tr>
<tr>
<td>6.429</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>SL1/n231_s2/I0</td>
</tr>
<tr>
<td>6.892</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>R9C18[1][A]</td>
<td style=" background: #97FFFF;">SL1/n231_s2/F</td>
</tr>
<tr>
<td>8.024</td>
<td>1.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td style=" font-weight:bold;">SL1/count_30_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>SL1/count_30_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>SL1/count_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.691, 34.317%; route: 2.897, 58.791%; tC2Q: 0.340, 6.892%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>SL1/count_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SL1/count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>SL1/count_0_s1/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">SL1/count_0_s1/Q</td>
</tr>
<tr>
<td>4.165</td>
<td>0.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td>SL1/n9_s8/I3</td>
</tr>
<tr>
<td>4.628</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td style=" background: #97FFFF;">SL1/n9_s8/F</td>
</tr>
<tr>
<td>4.938</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td>SL1/n9_s2/I1</td>
</tr>
<tr>
<td>5.703</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C14[3][B]</td>
<td style=" background: #97FFFF;">SL1/n9_s2/F</td>
</tr>
<tr>
<td>6.429</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>SL1/n231_s2/I0</td>
</tr>
<tr>
<td>6.892</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>R9C18[1][A]</td>
<td style=" background: #97FFFF;">SL1/n231_s2/F</td>
</tr>
<tr>
<td>7.769</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td style=" font-weight:bold;">SL1/count_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td>SL1/count_1_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C13[0][B]</td>
<td>SL1/count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.691, 36.193%; route: 2.641, 56.538%; tC2Q: 0.340, 7.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>SL1/count_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SL1/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>SL1/count_0_s1/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">SL1/count_0_s1/Q</td>
</tr>
<tr>
<td>4.165</td>
<td>0.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td>SL1/n9_s8/I3</td>
</tr>
<tr>
<td>4.628</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td style=" background: #97FFFF;">SL1/n9_s8/F</td>
</tr>
<tr>
<td>4.938</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td>SL1/n9_s2/I1</td>
</tr>
<tr>
<td>5.703</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C14[3][B]</td>
<td style=" background: #97FFFF;">SL1/n9_s2/F</td>
</tr>
<tr>
<td>6.429</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>SL1/n231_s2/I0</td>
</tr>
<tr>
<td>6.892</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>R9C18[1][A]</td>
<td style=" background: #97FFFF;">SL1/n231_s2/F</td>
</tr>
<tr>
<td>7.769</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" font-weight:bold;">SL1/count_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>SL1/count_2_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>SL1/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.691, 36.193%; route: 2.641, 56.538%; tC2Q: 0.340, 7.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>SL1/count_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SL1/count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>SL1/count_0_s1/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">SL1/count_0_s1/Q</td>
</tr>
<tr>
<td>4.165</td>
<td>0.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td>SL1/n9_s8/I3</td>
</tr>
<tr>
<td>4.628</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td style=" background: #97FFFF;">SL1/n9_s8/F</td>
</tr>
<tr>
<td>4.938</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td>SL1/n9_s2/I1</td>
</tr>
<tr>
<td>5.703</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C14[3][B]</td>
<td style=" background: #97FFFF;">SL1/n9_s2/F</td>
</tr>
<tr>
<td>6.429</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>SL1/n231_s2/I0</td>
</tr>
<tr>
<td>6.892</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>R9C18[1][A]</td>
<td style=" background: #97FFFF;">SL1/n231_s2/F</td>
</tr>
<tr>
<td>7.769</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td style=" font-weight:bold;">SL1/count_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td>SL1/count_3_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C13[1][B]</td>
<td>SL1/count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.691, 36.193%; route: 2.641, 56.538%; tC2Q: 0.340, 7.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>SL1/count_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SL1/count_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>SL1/count_0_s1/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">SL1/count_0_s1/Q</td>
</tr>
<tr>
<td>4.165</td>
<td>0.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td>SL1/n9_s8/I3</td>
</tr>
<tr>
<td>4.628</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td style=" background: #97FFFF;">SL1/n9_s8/F</td>
</tr>
<tr>
<td>4.938</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td>SL1/n9_s2/I1</td>
</tr>
<tr>
<td>5.703</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C14[3][B]</td>
<td style=" background: #97FFFF;">SL1/n9_s2/F</td>
</tr>
<tr>
<td>6.429</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>SL1/n231_s2/I0</td>
</tr>
<tr>
<td>6.892</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>R9C18[1][A]</td>
<td style=" background: #97FFFF;">SL1/n231_s2/F</td>
</tr>
<tr>
<td>7.769</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td style=" font-weight:bold;">SL1/count_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>SL1/count_4_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>SL1/count_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.691, 36.193%; route: 2.641, 56.538%; tC2Q: 0.340, 7.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>SL1/count_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SL1/count_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>SL1/count_0_s1/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">SL1/count_0_s1/Q</td>
</tr>
<tr>
<td>4.165</td>
<td>0.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td>SL1/n9_s8/I3</td>
</tr>
<tr>
<td>4.628</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td style=" background: #97FFFF;">SL1/n9_s8/F</td>
</tr>
<tr>
<td>4.938</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td>SL1/n9_s2/I1</td>
</tr>
<tr>
<td>5.703</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C14[3][B]</td>
<td style=" background: #97FFFF;">SL1/n9_s2/F</td>
</tr>
<tr>
<td>6.429</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>SL1/n231_s2/I0</td>
</tr>
<tr>
<td>6.892</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>R9C18[1][A]</td>
<td style=" background: #97FFFF;">SL1/n231_s2/F</td>
</tr>
<tr>
<td>7.769</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][B]</td>
<td style=" font-weight:bold;">SL1/count_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][B]</td>
<td>SL1/count_5_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C13[2][B]</td>
<td>SL1/count_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.691, 36.193%; route: 2.641, 56.538%; tC2Q: 0.340, 7.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>SL1/count_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SL1/count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>SL1/count_0_s1/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">SL1/count_0_s1/Q</td>
</tr>
<tr>
<td>4.165</td>
<td>0.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td>SL1/n9_s8/I3</td>
</tr>
<tr>
<td>4.628</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td style=" background: #97FFFF;">SL1/n9_s8/F</td>
</tr>
<tr>
<td>4.938</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td>SL1/n9_s2/I1</td>
</tr>
<tr>
<td>5.703</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C14[3][B]</td>
<td style=" background: #97FFFF;">SL1/n9_s2/F</td>
</tr>
<tr>
<td>6.429</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>SL1/n231_s2/I0</td>
</tr>
<tr>
<td>6.892</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>R9C18[1][A]</td>
<td style=" background: #97FFFF;">SL1/n231_s2/F</td>
</tr>
<tr>
<td>7.769</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td style=" font-weight:bold;">SL1/count_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>SL1/count_6_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>SL1/count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.691, 36.193%; route: 2.641, 56.538%; tC2Q: 0.340, 7.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>SL1/count_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SL1/count_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>SL1/count_0_s1/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">SL1/count_0_s1/Q</td>
</tr>
<tr>
<td>4.165</td>
<td>0.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td>SL1/n9_s8/I3</td>
</tr>
<tr>
<td>4.628</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td style=" background: #97FFFF;">SL1/n9_s8/F</td>
</tr>
<tr>
<td>4.938</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td>SL1/n9_s2/I1</td>
</tr>
<tr>
<td>5.703</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C14[3][B]</td>
<td style=" background: #97FFFF;">SL1/n9_s2/F</td>
</tr>
<tr>
<td>6.429</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>SL1/n231_s2/I0</td>
</tr>
<tr>
<td>6.892</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>R9C18[1][A]</td>
<td style=" background: #97FFFF;">SL1/n231_s2/F</td>
</tr>
<tr>
<td>7.769</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td style=" font-weight:bold;">SL1/count_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td>SL1/count_7_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C14[0][B]</td>
<td>SL1/count_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.691, 36.193%; route: 2.641, 56.538%; tC2Q: 0.340, 7.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>SL1/count_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SL1/count_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>SL1/count_0_s1/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">SL1/count_0_s1/Q</td>
</tr>
<tr>
<td>4.165</td>
<td>0.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td>SL1/n9_s8/I3</td>
</tr>
<tr>
<td>4.628</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td style=" background: #97FFFF;">SL1/n9_s8/F</td>
</tr>
<tr>
<td>4.938</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td>SL1/n9_s2/I1</td>
</tr>
<tr>
<td>5.703</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C14[3][B]</td>
<td style=" background: #97FFFF;">SL1/n9_s2/F</td>
</tr>
<tr>
<td>6.429</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>SL1/n231_s2/I0</td>
</tr>
<tr>
<td>6.892</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>R9C18[1][A]</td>
<td style=" background: #97FFFF;">SL1/n231_s2/F</td>
</tr>
<tr>
<td>7.769</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td style=" font-weight:bold;">SL1/count_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>SL1/count_8_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>SL1/count_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.691, 36.193%; route: 2.641, 56.538%; tC2Q: 0.340, 7.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>SL1/count_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SL1/count_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>SL1/count_0_s1/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">SL1/count_0_s1/Q</td>
</tr>
<tr>
<td>4.165</td>
<td>0.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td>SL1/n9_s8/I3</td>
</tr>
<tr>
<td>4.628</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td style=" background: #97FFFF;">SL1/n9_s8/F</td>
</tr>
<tr>
<td>4.938</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td>SL1/n9_s2/I1</td>
</tr>
<tr>
<td>5.703</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C14[3][B]</td>
<td style=" background: #97FFFF;">SL1/n9_s2/F</td>
</tr>
<tr>
<td>6.429</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>SL1/n231_s2/I0</td>
</tr>
<tr>
<td>6.892</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>R9C18[1][A]</td>
<td style=" background: #97FFFF;">SL1/n231_s2/F</td>
</tr>
<tr>
<td>7.769</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td style=" font-weight:bold;">SL1/count_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>SL1/count_9_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>SL1/count_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.691, 36.193%; route: 2.641, 56.538%; tC2Q: 0.340, 7.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>SL1/count_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SL1/count_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>SL1/count_0_s1/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">SL1/count_0_s1/Q</td>
</tr>
<tr>
<td>4.165</td>
<td>0.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td>SL1/n9_s8/I3</td>
</tr>
<tr>
<td>4.628</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td style=" background: #97FFFF;">SL1/n9_s8/F</td>
</tr>
<tr>
<td>4.938</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td>SL1/n9_s2/I1</td>
</tr>
<tr>
<td>5.703</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C14[3][B]</td>
<td style=" background: #97FFFF;">SL1/n9_s2/F</td>
</tr>
<tr>
<td>6.429</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>SL1/n231_s2/I0</td>
</tr>
<tr>
<td>6.892</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>R9C18[1][A]</td>
<td style=" background: #97FFFF;">SL1/n231_s2/F</td>
</tr>
<tr>
<td>7.769</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[2][A]</td>
<td style=" font-weight:bold;">SL1/count_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[2][A]</td>
<td>SL1/count_10_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C14[2][A]</td>
<td>SL1/count_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.691, 36.193%; route: 2.641, 56.538%; tC2Q: 0.340, 7.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>SL1/count_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SL1/count_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>SL1/count_0_s1/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">SL1/count_0_s1/Q</td>
</tr>
<tr>
<td>4.165</td>
<td>0.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td>SL1/n9_s8/I3</td>
</tr>
<tr>
<td>4.628</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td style=" background: #97FFFF;">SL1/n9_s8/F</td>
</tr>
<tr>
<td>4.938</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td>SL1/n9_s2/I1</td>
</tr>
<tr>
<td>5.703</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C14[3][B]</td>
<td style=" background: #97FFFF;">SL1/n9_s2/F</td>
</tr>
<tr>
<td>6.429</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>SL1/n231_s2/I0</td>
</tr>
<tr>
<td>6.892</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>R9C18[1][A]</td>
<td style=" background: #97FFFF;">SL1/n231_s2/F</td>
</tr>
<tr>
<td>7.769</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[2][B]</td>
<td style=" font-weight:bold;">SL1/count_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[2][B]</td>
<td>SL1/count_11_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C14[2][B]</td>
<td>SL1/count_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.691, 36.193%; route: 2.641, 56.538%; tC2Q: 0.340, 7.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.303</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.762</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>SL1/count_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SL1/loaded_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>SL1/count_0_s1/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">SL1/count_0_s1/Q</td>
</tr>
<tr>
<td>4.165</td>
<td>0.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td>SL1/n9_s8/I3</td>
</tr>
<tr>
<td>4.628</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td style=" background: #97FFFF;">SL1/n9_s8/F</td>
</tr>
<tr>
<td>4.938</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td>SL1/n9_s2/I1</td>
</tr>
<tr>
<td>5.703</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C14[3][B]</td>
<td style=" background: #97FFFF;">SL1/n9_s2/F</td>
</tr>
<tr>
<td>6.918</td>
<td>1.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[2][B]</td>
<td>SL1/n9_s0/I1</td>
</tr>
<tr>
<td>7.512</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C26[2][B]</td>
<td style=" background: #97FFFF;">SL1/n9_s0/F</td>
</tr>
<tr>
<td>7.762</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td style=" font-weight:bold;">SL1/loaded_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td>SL1/loaded_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C26[2][A]</td>
<td>SL1/loaded_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.822, 39.061%; route: 2.503, 53.659%; tC2Q: 0.340, 7.281%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.575</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>SL1/count_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SL1/count_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>SL1/count_0_s1/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">SL1/count_0_s1/Q</td>
</tr>
<tr>
<td>4.165</td>
<td>0.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td>SL1/n9_s8/I3</td>
</tr>
<tr>
<td>4.628</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td style=" background: #97FFFF;">SL1/n9_s8/F</td>
</tr>
<tr>
<td>4.938</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td>SL1/n9_s2/I1</td>
</tr>
<tr>
<td>5.703</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C14[3][B]</td>
<td style=" background: #97FFFF;">SL1/n9_s2/F</td>
</tr>
<tr>
<td>6.429</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>SL1/n231_s2/I0</td>
</tr>
<tr>
<td>6.892</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>R9C18[1][A]</td>
<td style=" background: #97FFFF;">SL1/n231_s2/F</td>
</tr>
<tr>
<td>7.490</td>
<td>0.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td style=" font-weight:bold;">SL1/count_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>SL1/count_12_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>SL1/count_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.691, 38.493%; route: 2.362, 53.776%; tC2Q: 0.340, 7.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.575</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>SL1/count_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SL1/count_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>SL1/count_0_s1/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">SL1/count_0_s1/Q</td>
</tr>
<tr>
<td>4.165</td>
<td>0.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td>SL1/n9_s8/I3</td>
</tr>
<tr>
<td>4.628</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td style=" background: #97FFFF;">SL1/n9_s8/F</td>
</tr>
<tr>
<td>4.938</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td>SL1/n9_s2/I1</td>
</tr>
<tr>
<td>5.703</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C14[3][B]</td>
<td style=" background: #97FFFF;">SL1/n9_s2/F</td>
</tr>
<tr>
<td>6.429</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>SL1/n231_s2/I0</td>
</tr>
<tr>
<td>6.892</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>R9C18[1][A]</td>
<td style=" background: #97FFFF;">SL1/n231_s2/F</td>
</tr>
<tr>
<td>7.490</td>
<td>0.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" font-weight:bold;">SL1/count_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td>SL1/count_13_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C15[0][B]</td>
<td>SL1/count_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.691, 38.493%; route: 2.362, 53.776%; tC2Q: 0.340, 7.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.575</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>SL1/count_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SL1/count_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>SL1/count_0_s1/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">SL1/count_0_s1/Q</td>
</tr>
<tr>
<td>4.165</td>
<td>0.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td>SL1/n9_s8/I3</td>
</tr>
<tr>
<td>4.628</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td style=" background: #97FFFF;">SL1/n9_s8/F</td>
</tr>
<tr>
<td>4.938</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td>SL1/n9_s2/I1</td>
</tr>
<tr>
<td>5.703</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C14[3][B]</td>
<td style=" background: #97FFFF;">SL1/n9_s2/F</td>
</tr>
<tr>
<td>6.429</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>SL1/n231_s2/I0</td>
</tr>
<tr>
<td>6.892</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>R9C18[1][A]</td>
<td style=" background: #97FFFF;">SL1/n231_s2/F</td>
</tr>
<tr>
<td>7.490</td>
<td>0.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" font-weight:bold;">SL1/count_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>SL1/count_14_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>SL1/count_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.691, 38.493%; route: 2.362, 53.776%; tC2Q: 0.340, 7.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.575</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>SL1/count_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SL1/count_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>SL1/count_0_s1/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">SL1/count_0_s1/Q</td>
</tr>
<tr>
<td>4.165</td>
<td>0.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td>SL1/n9_s8/I3</td>
</tr>
<tr>
<td>4.628</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td style=" background: #97FFFF;">SL1/n9_s8/F</td>
</tr>
<tr>
<td>4.938</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td>SL1/n9_s2/I1</td>
</tr>
<tr>
<td>5.703</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C14[3][B]</td>
<td style=" background: #97FFFF;">SL1/n9_s2/F</td>
</tr>
<tr>
<td>6.429</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>SL1/n231_s2/I0</td>
</tr>
<tr>
<td>6.892</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>R9C18[1][A]</td>
<td style=" background: #97FFFF;">SL1/n231_s2/F</td>
</tr>
<tr>
<td>7.490</td>
<td>0.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td style=" font-weight:bold;">SL1/count_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>SL1/count_15_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>SL1/count_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.691, 38.493%; route: 2.362, 53.776%; tC2Q: 0.340, 7.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.575</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>SL1/count_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SL1/count_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>SL1/count_0_s1/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">SL1/count_0_s1/Q</td>
</tr>
<tr>
<td>4.165</td>
<td>0.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td>SL1/n9_s8/I3</td>
</tr>
<tr>
<td>4.628</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td style=" background: #97FFFF;">SL1/n9_s8/F</td>
</tr>
<tr>
<td>4.938</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td>SL1/n9_s2/I1</td>
</tr>
<tr>
<td>5.703</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C14[3][B]</td>
<td style=" background: #97FFFF;">SL1/n9_s2/F</td>
</tr>
<tr>
<td>6.429</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>SL1/n231_s2/I0</td>
</tr>
<tr>
<td>6.892</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>R9C18[1][A]</td>
<td style=" background: #97FFFF;">SL1/n231_s2/F</td>
</tr>
<tr>
<td>7.490</td>
<td>0.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[2][A]</td>
<td style=" font-weight:bold;">SL1/count_16_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[2][A]</td>
<td>SL1/count_16_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C15[2][A]</td>
<td>SL1/count_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.691, 38.493%; route: 2.362, 53.776%; tC2Q: 0.340, 7.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.575</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>SL1/count_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SL1/count_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>SL1/count_0_s1/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">SL1/count_0_s1/Q</td>
</tr>
<tr>
<td>4.165</td>
<td>0.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td>SL1/n9_s8/I3</td>
</tr>
<tr>
<td>4.628</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td style=" background: #97FFFF;">SL1/n9_s8/F</td>
</tr>
<tr>
<td>4.938</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td>SL1/n9_s2/I1</td>
</tr>
<tr>
<td>5.703</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C14[3][B]</td>
<td style=" background: #97FFFF;">SL1/n9_s2/F</td>
</tr>
<tr>
<td>6.429</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>SL1/n231_s2/I0</td>
</tr>
<tr>
<td>6.892</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>R9C18[1][A]</td>
<td style=" background: #97FFFF;">SL1/n231_s2/F</td>
</tr>
<tr>
<td>7.490</td>
<td>0.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[2][B]</td>
<td style=" font-weight:bold;">SL1/count_17_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[2][B]</td>
<td>SL1/count_17_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C15[2][B]</td>
<td>SL1/count_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.691, 38.493%; route: 2.362, 53.776%; tC2Q: 0.340, 7.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.581</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.483</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>SL1/count_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SL1/count_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>SL1/count_0_s1/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">SL1/count_0_s1/Q</td>
</tr>
<tr>
<td>4.165</td>
<td>0.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td>SL1/n9_s8/I3</td>
</tr>
<tr>
<td>4.628</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td style=" background: #97FFFF;">SL1/n9_s8/F</td>
</tr>
<tr>
<td>4.938</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td>SL1/n9_s2/I1</td>
</tr>
<tr>
<td>5.703</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C14[3][B]</td>
<td style=" background: #97FFFF;">SL1/n9_s2/F</td>
</tr>
<tr>
<td>6.429</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>SL1/n231_s2/I0</td>
</tr>
<tr>
<td>6.892</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>R9C18[1][A]</td>
<td style=" background: #97FFFF;">SL1/n231_s2/F</td>
</tr>
<tr>
<td>7.483</td>
<td>0.591</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">SL1/count_18_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>SL1/count_18_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>SL1/count_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.691, 38.549%; route: 2.356, 53.709%; tC2Q: 0.340, 7.742%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.581</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.483</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>SL1/count_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SL1/count_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>SL1/count_0_s1/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">SL1/count_0_s1/Q</td>
</tr>
<tr>
<td>4.165</td>
<td>0.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td>SL1/n9_s8/I3</td>
</tr>
<tr>
<td>4.628</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td style=" background: #97FFFF;">SL1/n9_s8/F</td>
</tr>
<tr>
<td>4.938</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td>SL1/n9_s2/I1</td>
</tr>
<tr>
<td>5.703</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C14[3][B]</td>
<td style=" background: #97FFFF;">SL1/n9_s2/F</td>
</tr>
<tr>
<td>6.429</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>SL1/n231_s2/I0</td>
</tr>
<tr>
<td>6.892</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>R9C18[1][A]</td>
<td style=" background: #97FFFF;">SL1/n231_s2/F</td>
</tr>
<tr>
<td>7.483</td>
<td>0.591</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][B]</td>
<td style=" font-weight:bold;">SL1/count_19_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][B]</td>
<td>SL1/count_19_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C16[0][B]</td>
<td>SL1/count_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.691, 38.549%; route: 2.356, 53.709%; tC2Q: 0.340, 7.742%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.581</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.483</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>SL1/count_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SL1/count_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>SL1/count_0_s1/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">SL1/count_0_s1/Q</td>
</tr>
<tr>
<td>4.165</td>
<td>0.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td>SL1/n9_s8/I3</td>
</tr>
<tr>
<td>4.628</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td style=" background: #97FFFF;">SL1/n9_s8/F</td>
</tr>
<tr>
<td>4.938</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td>SL1/n9_s2/I1</td>
</tr>
<tr>
<td>5.703</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C14[3][B]</td>
<td style=" background: #97FFFF;">SL1/n9_s2/F</td>
</tr>
<tr>
<td>6.429</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>SL1/n231_s2/I0</td>
</tr>
<tr>
<td>6.892</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>R9C18[1][A]</td>
<td style=" background: #97FFFF;">SL1/n231_s2/F</td>
</tr>
<tr>
<td>7.483</td>
<td>0.591</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">SL1/count_20_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>SL1/count_20_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>SL1/count_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.691, 38.549%; route: 2.356, 53.709%; tC2Q: 0.340, 7.742%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.581</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.483</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>SL1/count_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SL1/count_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>SL1/count_0_s1/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">SL1/count_0_s1/Q</td>
</tr>
<tr>
<td>4.165</td>
<td>0.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td>SL1/n9_s8/I3</td>
</tr>
<tr>
<td>4.628</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td style=" background: #97FFFF;">SL1/n9_s8/F</td>
</tr>
<tr>
<td>4.938</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td>SL1/n9_s2/I1</td>
</tr>
<tr>
<td>5.703</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C14[3][B]</td>
<td style=" background: #97FFFF;">SL1/n9_s2/F</td>
</tr>
<tr>
<td>6.429</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>SL1/n231_s2/I0</td>
</tr>
<tr>
<td>6.892</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>31</td>
<td>R9C18[1][A]</td>
<td style=" background: #97FFFF;">SL1/n231_s2/F</td>
</tr>
<tr>
<td>7.483</td>
<td>0.591</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][B]</td>
<td style=" font-weight:bold;">SL1/count_21_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][B]</td>
<td>SL1/count_21_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C16[1][B]</td>
<td>SL1/count_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.691, 38.549%; route: 2.356, 53.709%; tC2Q: 0.340, 7.742%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.632</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>SL1/count_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SL1/count_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>SL1/count_0_s1/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">SL1/count_0_s1/Q</td>
</tr>
<tr>
<td>2.357</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>SL1/n43_s3/I0</td>
</tr>
<tr>
<td>2.632</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td style=" background: #97FFFF;">SL1/n43_s3/F</td>
</tr>
<tr>
<td>2.632</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">SL1/count_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>SL1/count_0_s1/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>SL1/count_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>SL1/count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SL1/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>SL1/count_2_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C13[1][A]</td>
<td style=" font-weight:bold;">SL1/count_2_s0/Q</td>
</tr>
<tr>
<td>2.357</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C13[1][A]</td>
<td>SL1/n41_s/I1</td>
</tr>
<tr>
<td>2.649</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" background: #97FFFF;">SL1/n41_s/SUM</td>
</tr>
<tr>
<td>2.649</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" font-weight:bold;">SL1/count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>SL1/count_2_s0/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>SL1/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>SL1/count_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SL1/count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>SL1/count_6_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C14[0][A]</td>
<td style=" font-weight:bold;">SL1/count_6_s0/Q</td>
</tr>
<tr>
<td>2.357</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C14[0][A]</td>
<td>SL1/n37_s/I1</td>
</tr>
<tr>
<td>2.649</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td style=" background: #97FFFF;">SL1/n37_s/SUM</td>
</tr>
<tr>
<td>2.649</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td style=" font-weight:bold;">SL1/count_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>SL1/count_6_s0/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>SL1/count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>SL1/count_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SL1/count_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>SL1/count_8_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C14[1][A]</td>
<td style=" font-weight:bold;">SL1/count_8_s0/Q</td>
</tr>
<tr>
<td>2.357</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C14[1][A]</td>
<td>SL1/n35_s/I1</td>
</tr>
<tr>
<td>2.649</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td style=" background: #97FFFF;">SL1/n35_s/SUM</td>
</tr>
<tr>
<td>2.649</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td style=" font-weight:bold;">SL1/count_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>SL1/count_8_s0/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>SL1/count_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>SL1/count_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SL1/count_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>SL1/count_12_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C15[0][A]</td>
<td style=" font-weight:bold;">SL1/count_12_s0/Q</td>
</tr>
<tr>
<td>2.357</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C15[0][A]</td>
<td>SL1/n31_s/I1</td>
</tr>
<tr>
<td>2.649</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td style=" background: #97FFFF;">SL1/n31_s/SUM</td>
</tr>
<tr>
<td>2.649</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td style=" font-weight:bold;">SL1/count_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>SL1/count_12_s0/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>SL1/count_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>SL1/count_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SL1/count_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>SL1/count_14_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C15[1][A]</td>
<td style=" font-weight:bold;">SL1/count_14_s0/Q</td>
</tr>
<tr>
<td>2.357</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C15[1][A]</td>
<td>SL1/n29_s/I1</td>
</tr>
<tr>
<td>2.649</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">SL1/n29_s/SUM</td>
</tr>
<tr>
<td>2.649</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" font-weight:bold;">SL1/count_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>SL1/count_14_s0/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>SL1/count_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>SL1/count_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SL1/count_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>SL1/count_18_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">SL1/count_18_s0/Q</td>
</tr>
<tr>
<td>2.357</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C16[0][A]</td>
<td>SL1/n25_s/I1</td>
</tr>
<tr>
<td>2.649</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td style=" background: #97FFFF;">SL1/n25_s/SUM</td>
</tr>
<tr>
<td>2.649</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">SL1/count_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>SL1/count_18_s0/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>SL1/count_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>SL1/count_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SL1/count_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>SL1/count_20_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">SL1/count_20_s0/Q</td>
</tr>
<tr>
<td>2.357</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C16[1][A]</td>
<td>SL1/n23_s/I1</td>
</tr>
<tr>
<td>2.649</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td style=" background: #97FFFF;">SL1/n23_s/SUM</td>
</tr>
<tr>
<td>2.649</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">SL1/count_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>SL1/count_20_s0/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>SL1/count_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>SL1/count_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SL1/count_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>SL1/count_24_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C17[0][A]</td>
<td style=" font-weight:bold;">SL1/count_24_s0/Q</td>
</tr>
<tr>
<td>2.357</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C17[0][A]</td>
<td>SL1/n19_s/I1</td>
</tr>
<tr>
<td>2.649</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" background: #97FFFF;">SL1/n19_s/SUM</td>
</tr>
<tr>
<td>2.649</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" font-weight:bold;">SL1/count_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>SL1/count_24_s0/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>SL1/count_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>SL1/count_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SL1/count_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td>SL1/count_26_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C17[1][A]</td>
<td style=" font-weight:bold;">SL1/count_26_s0/Q</td>
</tr>
<tr>
<td>2.357</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C17[1][A]</td>
<td>SL1/n17_s/I1</td>
</tr>
<tr>
<td>2.649</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td style=" background: #97FFFF;">SL1/n17_s/SUM</td>
</tr>
<tr>
<td>2.649</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td style=" font-weight:bold;">SL1/count_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td>SL1/count_26_s0/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C17[1][A]</td>
<td>SL1/count_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>SL1/count_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SL1/count_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>SL1/count_30_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C18[0][A]</td>
<td style=" font-weight:bold;">SL1/count_30_s0/Q</td>
</tr>
<tr>
<td>2.357</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C18[0][A]</td>
<td>SL1/n13_s/I1</td>
</tr>
<tr>
<td>2.649</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td style=" background: #97FFFF;">SL1/n13_s/SUM</td>
</tr>
<tr>
<td>2.649</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td style=" font-weight:bold;">SL1/count_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>SL1/count_30_s0/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>SL1/count_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.632</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.740</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>SL1/count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SL1/count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td>SL1/count_1_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C13[0][B]</td>
<td style=" font-weight:bold;">SL1/count_1_s0/Q</td>
</tr>
<tr>
<td>2.357</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C13[0][B]</td>
<td>SL1/n42_s/I0</td>
</tr>
<tr>
<td>2.740</td>
<td>0.383</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td style=" background: #97FFFF;">SL1/n42_s/SUM</td>
</tr>
<tr>
<td>2.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td style=" font-weight:bold;">SL1/count_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td>SL1/count_1_s0/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[0][B]</td>
<td>SL1/count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.383, 60.631%; route: 0.002, 0.277%; tC2Q: 0.247, 39.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.821</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>SL1/count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SL1/count_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][B]</td>
<td>SL1/count_5_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C13[2][B]</td>
<td style=" font-weight:bold;">SL1/count_5_s0/Q</td>
</tr>
<tr>
<td>2.529</td>
<td>0.174</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[2][B]</td>
<td>SL1/n38_s/I1</td>
</tr>
<tr>
<td>2.821</td>
<td>0.292</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[2][B]</td>
<td style=" background: #97FFFF;">SL1/n38_s/SUM</td>
</tr>
<tr>
<td>2.821</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[2][B]</td>
<td style=" font-weight:bold;">SL1/count_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][B]</td>
<td>SL1/count_5_s0/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[2][B]</td>
<td>SL1/count_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 40.964%; route: 0.174, 24.379%; tC2Q: 0.247, 34.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.821</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>SL1/count_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SL1/count_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[2][A]</td>
<td>SL1/count_10_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C14[2][A]</td>
<td style=" font-weight:bold;">SL1/count_10_s0/Q</td>
</tr>
<tr>
<td>2.529</td>
<td>0.174</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C14[2][A]</td>
<td>SL1/n33_s/I1</td>
</tr>
<tr>
<td>2.821</td>
<td>0.292</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C14[2][A]</td>
<td style=" background: #97FFFF;">SL1/n33_s/SUM</td>
</tr>
<tr>
<td>2.821</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[2][A]</td>
<td style=" font-weight:bold;">SL1/count_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[2][A]</td>
<td>SL1/count_10_s0/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C14[2][A]</td>
<td>SL1/count_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 40.964%; route: 0.174, 24.379%; tC2Q: 0.247, 34.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.821</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>SL1/count_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SL1/count_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td>SL1/count_13_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C15[0][B]</td>
<td style=" font-weight:bold;">SL1/count_13_s0/Q</td>
</tr>
<tr>
<td>2.529</td>
<td>0.174</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[0][B]</td>
<td>SL1/n30_s/I1</td>
</tr>
<tr>
<td>2.821</td>
<td>0.292</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" background: #97FFFF;">SL1/n30_s/SUM</td>
</tr>
<tr>
<td>2.821</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" font-weight:bold;">SL1/count_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td>SL1/count_13_s0/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C15[0][B]</td>
<td>SL1/count_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 40.964%; route: 0.174, 24.379%; tC2Q: 0.247, 34.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.821</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>SL1/count_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SL1/count_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][B]</td>
<td>SL1/count_19_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C16[0][B]</td>
<td style=" font-weight:bold;">SL1/count_19_s0/Q</td>
</tr>
<tr>
<td>2.529</td>
<td>0.174</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C16[0][B]</td>
<td>SL1/n24_s/I1</td>
</tr>
<tr>
<td>2.821</td>
<td>0.292</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][B]</td>
<td style=" background: #97FFFF;">SL1/n24_s/SUM</td>
</tr>
<tr>
<td>2.821</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][B]</td>
<td style=" font-weight:bold;">SL1/count_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][B]</td>
<td>SL1/count_19_s0/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C16[0][B]</td>
<td>SL1/count_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 40.964%; route: 0.174, 24.379%; tC2Q: 0.247, 34.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.821</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>SL1/count_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SL1/count_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>SL1/count_25_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C17[0][B]</td>
<td style=" font-weight:bold;">SL1/count_25_s0/Q</td>
</tr>
<tr>
<td>2.529</td>
<td>0.174</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C17[0][B]</td>
<td>SL1/n18_s/I1</td>
</tr>
<tr>
<td>2.821</td>
<td>0.292</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td style=" background: #97FFFF;">SL1/n18_s/SUM</td>
</tr>
<tr>
<td>2.821</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td style=" font-weight:bold;">SL1/count_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>SL1/count_25_s0/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>SL1/count_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 40.964%; route: 0.174, 24.379%; tC2Q: 0.247, 34.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.823</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>SL1/count_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SL1/count_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td>SL1/count_31_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C18[0][B]</td>
<td style=" font-weight:bold;">SL1/count_31_s0/Q</td>
</tr>
<tr>
<td>2.531</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C18[0][B]</td>
<td>SL1/n12_s/I1</td>
</tr>
<tr>
<td>2.823</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td style=" background: #97FFFF;">SL1/n12_s/SUM</td>
</tr>
<tr>
<td>2.823</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td style=" font-weight:bold;">SL1/count_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td>SL1/count_31_s0/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C18[0][B]</td>
<td>SL1/count_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 40.833%; route: 0.176, 24.621%; tC2Q: 0.247, 34.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.823</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>SL1/count_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SL1/count_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[2][B]</td>
<td>SL1/count_11_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C14[2][B]</td>
<td style=" font-weight:bold;">SL1/count_11_s0/Q</td>
</tr>
<tr>
<td>2.531</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C14[2][B]</td>
<td>SL1/n32_s/I1</td>
</tr>
<tr>
<td>2.823</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C14[2][B]</td>
<td style=" background: #97FFFF;">SL1/n32_s/SUM</td>
</tr>
<tr>
<td>2.823</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[2][B]</td>
<td style=" font-weight:bold;">SL1/count_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[2][B]</td>
<td>SL1/count_11_s0/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C14[2][B]</td>
<td>SL1/count_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 40.833%; route: 0.176, 24.621%; tC2Q: 0.247, 34.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.823</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>SL1/count_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SL1/count_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[2][A]</td>
<td>SL1/count_16_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C15[2][A]</td>
<td style=" font-weight:bold;">SL1/count_16_s0/Q</td>
</tr>
<tr>
<td>2.531</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C15[2][A]</td>
<td>SL1/n27_s/I1</td>
</tr>
<tr>
<td>2.823</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C15[2][A]</td>
<td style=" background: #97FFFF;">SL1/n27_s/SUM</td>
</tr>
<tr>
<td>2.823</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][A]</td>
<td style=" font-weight:bold;">SL1/count_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[2][A]</td>
<td>SL1/count_16_s0/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C15[2][A]</td>
<td>SL1/count_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 40.833%; route: 0.176, 24.621%; tC2Q: 0.247, 34.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.823</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>SL1/count_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SL1/count_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[2][B]</td>
<td>SL1/count_17_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C15[2][B]</td>
<td style=" font-weight:bold;">SL1/count_17_s0/Q</td>
</tr>
<tr>
<td>2.531</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C15[2][B]</td>
<td>SL1/n26_s/I1</td>
</tr>
<tr>
<td>2.823</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C15[2][B]</td>
<td style=" background: #97FFFF;">SL1/n26_s/SUM</td>
</tr>
<tr>
<td>2.823</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][B]</td>
<td style=" font-weight:bold;">SL1/count_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[2][B]</td>
<td>SL1/count_17_s0/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C15[2][B]</td>
<td>SL1/count_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 40.833%; route: 0.176, 24.621%; tC2Q: 0.247, 34.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.823</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>SL1/count_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SL1/count_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][A]</td>
<td>SL1/count_28_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C17[2][A]</td>
<td style=" font-weight:bold;">SL1/count_28_s0/Q</td>
</tr>
<tr>
<td>2.531</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C17[2][A]</td>
<td>SL1/n15_s/I1</td>
</tr>
<tr>
<td>2.823</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C17[2][A]</td>
<td style=" background: #97FFFF;">SL1/n15_s/SUM</td>
</tr>
<tr>
<td>2.823</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][A]</td>
<td style=" font-weight:bold;">SL1/count_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][A]</td>
<td>SL1/count_28_s0/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C17[2][A]</td>
<td>SL1/count_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 40.833%; route: 0.176, 24.621%; tC2Q: 0.247, 34.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.823</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>SL1/count_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SL1/count_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>SL1/count_29_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C17[2][B]</td>
<td style=" font-weight:bold;">SL1/count_29_s0/Q</td>
</tr>
<tr>
<td>2.531</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C17[2][B]</td>
<td>SL1/n14_s/I1</td>
</tr>
<tr>
<td>2.823</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">SL1/n14_s/SUM</td>
</tr>
<tr>
<td>2.823</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td style=" font-weight:bold;">SL1/count_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>SL1/count_29_s0/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>SL1/count_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 40.833%; route: 0.176, 24.621%; tC2Q: 0.247, 34.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.716</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.824</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>SL1/count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SL1/count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td>SL1/count_3_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C13[1][B]</td>
<td style=" font-weight:bold;">SL1/count_3_s0/Q</td>
</tr>
<tr>
<td>2.532</td>
<td>0.177</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[1][B]</td>
<td>SL1/n40_s/I1</td>
</tr>
<tr>
<td>2.824</td>
<td>0.292</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td style=" background: #97FFFF;">SL1/n40_s/SUM</td>
</tr>
<tr>
<td>2.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td style=" font-weight:bold;">SL1/count_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td>SL1/count_3_s0/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[1][B]</td>
<td>SL1/count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 40.803%; route: 0.177, 24.676%; tC2Q: 0.247, 34.520%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.716</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.824</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>SL1/count_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SL1/count_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>SL1/count_15_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C15[1][B]</td>
<td style=" font-weight:bold;">SL1/count_15_s0/Q</td>
</tr>
<tr>
<td>2.532</td>
<td>0.177</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C15[1][B]</td>
<td>SL1/n28_s/I1</td>
</tr>
<tr>
<td>2.824</td>
<td>0.292</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td style=" background: #97FFFF;">SL1/n28_s/SUM</td>
</tr>
<tr>
<td>2.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td style=" font-weight:bold;">SL1/count_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>SL1/count_15_s0/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>SL1/count_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 40.803%; route: 0.177, 24.676%; tC2Q: 0.247, 34.520%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.425</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.351</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>frame_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>reset_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>13.953</td>
<td>1.639</td>
<td>tNET</td>
<td>FF</td>
<td>reset_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>22.304</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>reset_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.425</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.351</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>frame_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ready_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>13.953</td>
<td>1.639</td>
<td>tNET</td>
<td>FF</td>
<td>ready_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>22.304</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>ready_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.514</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>master_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SL1/count_28_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>SL1/count_28_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>SL1/count_28_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.514</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>master_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SL1/count_24_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>SL1/count_24_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>SL1/count_24_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.514</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>master_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SL1/count_16_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>SL1/count_16_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>SL1/count_16_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.514</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>master_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SL1/loaded_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>SL1/loaded_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>SL1/loaded_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.514</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>master_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SL1/count_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>SL1/count_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>SL1/count_1_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.514</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>master_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SL1/count_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>SL1/count_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>SL1/count_17_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.514</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>master_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SL1/count_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>SL1/count_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>SL1/count_2_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.514</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>master_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SL1/count_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>SL1/count_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>SL1/count_3_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>36</td>
<td>master_clk_d</td>
<td>14.425</td>
<td>1.280</td>
</tr>
<tr>
<td>33</td>
<td>n53_6</td>
<td>15.784</td>
<td>2.796</td>
</tr>
<tr>
<td>31</td>
<td>n231_6</td>
<td>15.040</td>
<td>1.327</td>
</tr>
<tr>
<td>5</td>
<td>loaded</td>
<td>17.170</td>
<td>1.339</td>
</tr>
<tr>
<td>4</td>
<td>n9_4</td>
<td>14.784</td>
<td>0.730</td>
</tr>
<tr>
<td>4</td>
<td>n9_5</td>
<td>14.425</td>
<td>1.215</td>
</tr>
<tr>
<td>3</td>
<td>reset</td>
<td>15.784</td>
<td>0.720</td>
</tr>
<tr>
<td>3</td>
<td>count[0]</td>
<td>14.425</td>
<td>0.728</td>
</tr>
<tr>
<td>2</td>
<td>count[11]</td>
<td>15.013</td>
<td>0.251</td>
</tr>
<tr>
<td>2</td>
<td>count[19]</td>
<td>15.003</td>
<td>0.311</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R9C14</td>
<td>79.17%</td>
</tr>
<tr>
<td>R9C15</td>
<td>76.39%</td>
</tr>
<tr>
<td>R9C16</td>
<td>76.39%</td>
</tr>
<tr>
<td>R9C17</td>
<td>76.39%</td>
</tr>
<tr>
<td>R9C13</td>
<td>62.50%</td>
</tr>
<tr>
<td>R9C18</td>
<td>47.22%</td>
</tr>
<tr>
<td>R9C26</td>
<td>36.11%</td>
</tr>
<tr>
<td>R11C26</td>
<td>33.33%</td>
</tr>
<tr>
<td>R9C20</td>
<td>25.00%</td>
</tr>
<tr>
<td>R1C26</td>
<td>5.56%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
