# Lab 10_ Finite State Machine

## 10-1-1 mealy_sequence_detector_3processes

#### Verilog Code

![](c1.png)

#### RTL

![](r1.png)

#### Simulation

![](t1.png)

#### Implementation

![](i1.png)

#### Prompt

Each clock tick add one to the output count. Output is 1 when total 1s that sent to the circuit are divisible by 3.

## 10-1-2 moore_sequence_detector_3processes

#### Verilog Code

![](c2.png)

#### RTL

![](r2.png)

#### Simulation

![](t2.png)

#### Implementation

![](i2.png)

#### Prompt

 output depends only on the present state and not dependent on the input

## 10-3-1 mealy_ROM

#### Verilog Code



![](c3.png)

![](c4.png)

#### RTL

![](r3.png)

#### Simulation

![](t3.png)

#### Implementation

![](i3.PNG)

#### Prompt

behavioral modelling used. counting sequence is 

000, 

001, 

011, 

101, 

111, 

010 then start over.