Analysis & Synthesis report for SIMPLE
Wed Jul 20 18:28:46 2016
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Source assignments for ram1:inst|altsyncram:altsyncram_component|altsyncram_s2b1:auto_generated
 13. Parameter Settings for User Entity Instance: ram1:inst|altsyncram:altsyncram_component
 14. altsyncram Parameter Settings by Entity Instance
 15. Elapsed Time Per Partition
 16. Analysis & Synthesis Messages
 17. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+-----------------------------+--------------------------------------------------+
; Analysis & Synthesis Status ; Successful - Wed Jul 20 18:28:46 2016            ;
; Quartus II 32-bit Version   ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name               ; SIMPLE                                           ;
; Top-level Entity Name       ; SIMPLE                                           ;
; Family                      ; Cyclone                                          ;
; Total logic elements        ; 0                                                ;
; Total pins                  ; 2                                                ;
; Total virtual pins          ; 0                                                ;
; Total memory bits           ; 0                                                ;
; Total PLLs                  ; 0                                                ;
+-----------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP1C6Q240C8        ;                    ;
; Top-level entity name                                                      ; SIMPLE             ; SIMPLE             ;
; Family name                                                                ; Cyclone            ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                        ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                              ; Library ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------+---------+
; szcv.v                           ; yes             ; User Verilog HDL File              ; /home/014/a0147801/hard3/PROJECT/szcv.v                                   ;         ;
; rf.v                             ; yes             ; User Verilog HDL File              ; /home/014/a0147801/hard3/PROJECT/rf.v                                     ;         ;
; rab.v                            ; yes             ; User Verilog HDL File              ; /home/014/a0147801/hard3/PROJECT/rab.v                                    ;         ;
; phase_counter.v                  ; yes             ; User Verilog HDL File              ; /home/014/a0147801/hard3/PROJECT/phase_counter.v                          ;         ;
; pc.v                             ; yes             ; User Verilog HDL File              ; /home/014/a0147801/hard3/PROJECT/pc.v                                     ;         ;
; out_reg.v                        ; yes             ; User Verilog HDL File              ; /home/014/a0147801/hard3/PROJECT/out_reg.v                                ;         ;
; mul7.v                           ; yes             ; User Verilog HDL File              ; /home/014/a0147801/hard3/PROJECT/mul7.v                                   ;         ;
; mul6.v                           ; yes             ; User Verilog HDL File              ; /home/014/a0147801/hard3/PROJECT/mul6.v                                   ;         ;
; mul5.v                           ; yes             ; User Verilog HDL File              ; /home/014/a0147801/hard3/PROJECT/mul5.v                                   ;         ;
; mul4.v                           ; yes             ; User Verilog HDL File              ; /home/014/a0147801/hard3/PROJECT/mul4.v                                   ;         ;
; mul3.v                           ; yes             ; User Verilog HDL File              ; /home/014/a0147801/hard3/PROJECT/mul3.v                                   ;         ;
; mul2.v                           ; yes             ; User Verilog HDL File              ; /home/014/a0147801/hard3/PROJECT/mul2.v                                   ;         ;
; mul1.v                           ; yes             ; User Verilog HDL File              ; /home/014/a0147801/hard3/PROJECT/mul1.v                                   ;         ;
; jcalc.v                          ; yes             ; User Verilog HDL File              ; /home/014/a0147801/hard3/PROJECT/jcalc.v                                  ;         ;
; ir.v                             ; yes             ; User Verilog HDL File              ; /home/014/a0147801/hard3/PROJECT/ir.v                                     ;         ;
; hlt_dff.v                        ; yes             ; User Verilog HDL File              ; /home/014/a0147801/hard3/PROJECT/hlt_dff.v                                ;         ;
; calc.v                           ; yes             ; User Verilog HDL File              ; /home/014/a0147801/hard3/PROJECT/calc.v                                   ;         ;
; adder.v                          ; yes             ; User Verilog HDL File              ; /home/014/a0147801/hard3/PROJECT/adder.v                                  ;         ;
; SIMPLE.bdf                       ; yes             ; User Block Diagram/Schematic File  ; /home/014/a0147801/hard3/PROJECT/SIMPLE.bdf                               ;         ;
; ram1.v                           ; yes             ; User Wizard-Generated File         ; /home/014/a0147801/hard3/PROJECT/ram1.v                                   ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                       ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                       ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                       ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                       ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_s2b1.tdf           ; yes             ; Auto-Generated Megafunction        ; /home/014/a0147801/hard3/PROJECT/db/altsyncram_s2b1.tdf                   ;         ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Total logic elements                        ; 0     ;
;     -- Combinational with no register       ; 0     ;
;     -- Register only                        ; 0     ;
;     -- Combinational with a register        ; 0     ;
;                                             ;       ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- 2 input functions                    ; 0     ;
;     -- 1 input functions                    ; 0     ;
;     -- 0 input functions                    ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;     -- qfbk mode                            ; 0     ;
;     -- register cascade mode                ; 0     ;
;     -- synchronous clear/load mode          ; 0     ;
;     -- asynchronous clear/load mode         ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
; I/O pins                                    ; 2     ;
+---------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                   ;
+----------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+--------------+
; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+--------------+
; |SIMPLE                    ; 0 (0)       ; 0            ; 0           ; 2    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |SIMPLE             ; work         ;
+----------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                       ;
+--------+--------------+---------+--------------+--------------+-------------------+-----------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance   ; IP Include File                         ;
+--------+--------------+---------+--------------+--------------+-------------------+-----------------------------------------+
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |SIMPLE|ram1:inst ; /home/014/a0147801/hard3/PROJECT/ram1.v ;
+--------+--------------+---------+--------------+--------------+-------------------+-----------------------------------------+


+---------------------------------------------------------------+
; Registers Removed During Synthesis                            ;
+------------------------------------------+--------------------+
; Register name                            ; Reason for Removal ;
+------------------------------------------+--------------------+
; rf:inst7|out_rf[0..127]                  ; Lost fanout        ;
; rab:inst20|b_out[0]                      ; Lost fanout        ;
; rab:inst20|a_out[0..15]                  ; Lost fanout        ;
; rab:inst20|b_out[1..15]                  ; Lost fanout        ;
; szcv:inst8|szcv_out[0,2,3]               ; Lost fanout        ;
; pc:pc1|pc_out[0..11]                     ; Lost fanout        ;
; phase_counter:inst11|tmp_out_phase[0..2] ; Lost fanout        ;
; ir:inst4|ir_out[0..15]                   ; Lost fanout        ;
; hlt_dff:hlt_dff|enable                   ; Lost fanout        ;
; Total Number of Removed Registers = 195  ;                    ;
+------------------------------------------+--------------------+


+-----------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                       ;
+---------------------+--------------------+----------------------------------------+
; Register name       ; Reason for Removal ; Registers Removed due to This Register ;
+---------------------+--------------------+----------------------------------------+
; rab:inst20|b_out[0] ; Lost Fanouts       ; phase_counter:inst11|tmp_out_phase[2]  ;
+---------------------+--------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for ram1:inst|altsyncram:altsyncram_component|altsyncram_s2b1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram1:inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                    ;
; WIDTH_A                            ; 16                   ; Signed Integer             ;
; WIDTHAD_A                          ; 12                   ; Signed Integer             ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 1                    ; Untyped                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone              ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_s2b1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                      ;
+-------------------------------------------+-------------------------------------------+
; Name                                      ; Value                                     ;
+-------------------------------------------+-------------------------------------------+
; Number of entity instances                ; 1                                         ;
; Entity Instance                           ; ram1:inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                               ;
;     -- WIDTH_A                            ; 16                                        ;
;     -- NUMWORDS_A                         ; 4096                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                              ;
;     -- WIDTH_B                            ; 1                                         ;
;     -- NUMWORDS_B                         ; 1                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ;
+-------------------------------------------+-------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Jul 20 18:28:44 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SIMPLE -c SIMPLE
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file szcv.v
    Info (12023): Found entity 1: szcv
Info (12021): Found 1 design units, including 1 entities, in source file rf.v
    Info (12023): Found entity 1: rf
Info (12021): Found 1 design units, including 1 entities, in source file rab.v
    Info (12023): Found entity 1: rab
Info (12021): Found 1 design units, including 1 entities, in source file phase_counter.v
    Info (12023): Found entity 1: phase_counter
Info (12021): Found 1 design units, including 1 entities, in source file pc.v
    Info (12023): Found entity 1: pc
Info (12021): Found 1 design units, including 1 entities, in source file out_reg.v
    Info (12023): Found entity 1: out_reg
Info (12021): Found 1 design units, including 1 entities, in source file mul7.v
    Info (12023): Found entity 1: mul7
Info (12021): Found 1 design units, including 1 entities, in source file mul6.v
    Info (12023): Found entity 1: mul6
Info (12021): Found 1 design units, including 1 entities, in source file mul5.v
    Info (12023): Found entity 1: mul5
Info (12021): Found 1 design units, including 1 entities, in source file mul4.v
    Info (12023): Found entity 1: mul4
Info (12021): Found 1 design units, including 1 entities, in source file mul3.v
    Info (12023): Found entity 1: mul3
Info (12021): Found 1 design units, including 1 entities, in source file mul2.v
    Info (12023): Found entity 1: mul2
Info (12021): Found 1 design units, including 1 entities, in source file mul1.v
    Info (12023): Found entity 1: mul1
Info (12021): Found 1 design units, including 1 entities, in source file jcalc.v
    Info (12023): Found entity 1: jcalc
Info (12021): Found 1 design units, including 1 entities, in source file ir.v
    Info (12023): Found entity 1: ir
Info (12021): Found 1 design units, including 1 entities, in source file hlt_dff.v
    Info (12023): Found entity 1: hlt_dff
Info (12021): Found 1 design units, including 1 entities, in source file calc.v
    Info (12023): Found entity 1: calc
Info (12021): Found 1 design units, including 1 entities, in source file adder.v
    Info (12023): Found entity 1: adder
Info (12021): Found 1 design units, including 1 entities, in source file SIMPLE.bdf
    Info (12023): Found entity 1: SIMPLE
Info (12021): Found 1 design units, including 1 entities, in source file ram1.v
    Info (12023): Found entity 1: ram1
Info (12127): Elaborating entity "SIMPLE" for the top level hierarchy
Info (12128): Elaborating entity "hlt_dff" for hierarchy "hlt_dff:hlt_dff"
Info (12128): Elaborating entity "ir" for hierarchy "ir:inst4"
Info (12128): Elaborating entity "phase_counter" for hierarchy "phase_counter:inst11"
Info (10264): Verilog HDL Case Statement information at phase_counter.v(16): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "mul7" for hierarchy "mul7:inst12"
Info (12128): Elaborating entity "ram1" for hierarchy "ram1:inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram1:inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ram1:inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ram1:inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "intended_device_family" = "Cyclone"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s2b1.tdf
    Info (12023): Found entity 1: altsyncram_s2b1
Info (12128): Elaborating entity "altsyncram_s2b1" for hierarchy "ram1:inst|altsyncram:altsyncram_component|altsyncram_s2b1:auto_generated"
Info (12128): Elaborating entity "mul3" for hierarchy "mul3:inst14"
Info (12128): Elaborating entity "pc" for hierarchy "pc:pc1"
Info (12128): Elaborating entity "mul5" for hierarchy "mul5:inst9"
Info (12128): Elaborating entity "jcalc" for hierarchy "jcalc:jcalc"
Warning (10036): Verilog HDL or VHDL warning at jcalc.v(10): object "c" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at jcalc.v(14): truncated value with size 32 to match size of target (12)
Warning (10240): Verilog HDL Always Construct warning at jcalc.v(18): inferring latch(es) for variable "jflag", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "jflag" at jcalc.v(25)
Info (12128): Elaborating entity "szcv" for hierarchy "szcv:inst8"
Info (12128): Elaborating entity "calc" for hierarchy "calc:inst1"
Warning (10858): Verilog HDL warning at calc.v(250): object shift used but never assigned
Warning (10270): Verilog HDL Case Statement warning at calc.v(358): incomplete case statement has no default case item
Info (10264): Verilog HDL Case Statement information at calc.v(358): all case item expressions in this case statement are onehot
Warning (10240): Verilog HDL Always Construct warning at calc.v(256): inferring latch(es) for variable "result1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at calc.v(256): inferring latch(es) for variable "c1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at calc.v(256): inferring latch(es) for variable "v1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at calc.v(256): inferring latch(es) for variable "s1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at calc.v(256): inferring latch(es) for variable "z1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at calc.v(256): inferring latch(es) for variable "x", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at calc.v(441): truncated value with size 17 to match size of target (16)
Warning (10240): Verilog HDL Always Construct warning at calc.v(422): inferring latch(es) for variable "s2", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at calc.v(422): inferring latch(es) for variable "z2", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at calc.v(422): inferring latch(es) for variable "work0", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at calc.v(422): inferring latch(es) for variable "work1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at calc.v(422): inferring latch(es) for variable "work2", which holds its previous value in one or more paths through the always construct
Warning (10030): Net "shift" at calc.v(250) has no driver or initial value, using a default initial value '0'
Info (10041): Inferred latch for "z1" at calc.v(345)
Info (10041): Inferred latch for "s1" at calc.v(345)
Info (10041): Inferred latch for "v1" at calc.v(345)
Info (10041): Inferred latch for "c1" at calc.v(345)
Info (10041): Inferred latch for "result1[0]" at calc.v(345)
Info (10041): Inferred latch for "result1[1]" at calc.v(345)
Info (10041): Inferred latch for "result1[2]" at calc.v(345)
Info (10041): Inferred latch for "result1[3]" at calc.v(345)
Info (10041): Inferred latch for "result1[4]" at calc.v(345)
Info (10041): Inferred latch for "result1[5]" at calc.v(345)
Info (10041): Inferred latch for "result1[6]" at calc.v(345)
Info (10041): Inferred latch for "result1[7]" at calc.v(345)
Info (10041): Inferred latch for "result1[8]" at calc.v(345)
Info (10041): Inferred latch for "result1[9]" at calc.v(345)
Info (10041): Inferred latch for "result1[10]" at calc.v(345)
Info (10041): Inferred latch for "result1[11]" at calc.v(345)
Info (10041): Inferred latch for "result1[12]" at calc.v(345)
Info (10041): Inferred latch for "result1[13]" at calc.v(345)
Info (10041): Inferred latch for "result1[14]" at calc.v(345)
Info (10041): Inferred latch for "result1[15]" at calc.v(345)
Info (12128): Elaborating entity "rab" for hierarchy "rab:inst20"
Info (12128): Elaborating entity "mul1" for hierarchy "mul1:inst6"
Info (12128): Elaborating entity "rf" for hierarchy "rf:inst7"
Info (12128): Elaborating entity "mul4" for hierarchy "mul4:inst10"
Info (12128): Elaborating entity "mul2" for hierarchy "mul2:inst19"
Info (12128): Elaborating entity "adder" for hierarchy "adder:inst5"
Info (12128): Elaborating entity "out_reg" for hierarchy "out_reg:inst22"
Info (12128): Elaborating entity "mul6" for hierarchy "mul6:inst23"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "ram1:inst|altsyncram:altsyncram_component|altsyncram_s2b1:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "ram1:inst|altsyncram:altsyncram_component|altsyncram_s2b1:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "ram1:inst|altsyncram:altsyncram_component|altsyncram_s2b1:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "ram1:inst|altsyncram:altsyncram_component|altsyncram_s2b1:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "ram1:inst|altsyncram:altsyncram_component|altsyncram_s2b1:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "ram1:inst|altsyncram:altsyncram_component|altsyncram_s2b1:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "ram1:inst|altsyncram:altsyncram_component|altsyncram_s2b1:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "ram1:inst|altsyncram:altsyncram_component|altsyncram_s2b1:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "ram1:inst|altsyncram:altsyncram_component|altsyncram_s2b1:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "ram1:inst|altsyncram:altsyncram_component|altsyncram_s2b1:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "ram1:inst|altsyncram:altsyncram_component|altsyncram_s2b1:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "ram1:inst|altsyncram:altsyncram_component|altsyncram_s2b1:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "ram1:inst|altsyncram:altsyncram_component|altsyncram_s2b1:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "ram1:inst|altsyncram:altsyncram_component|altsyncram_s2b1:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "ram1:inst|altsyncram:altsyncram_component|altsyncram_s2b1:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "ram1:inst|altsyncram:altsyncram_component|altsyncram_s2b1:auto_generated|q_a[15]"
Info (17049): 195 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/014/a0147801/hard3/PROJECT/output_files/SIMPLE.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk"
    Warning (15610): No output dependent on input pin "rst"
Info (21057): Implemented 2 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 39 warnings
    Info: Peak virtual memory: 349 megabytes
    Info: Processing ended: Wed Jul 20 18:28:46 2016
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/014/a0147801/hard3/PROJECT/output_files/SIMPLE.map.smsg.


