{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1628639636980 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1628639636981 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 10 20:53:56 2021 " "Processing started: Tue Aug 10 20:53:56 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1628639636981 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628639636981 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off shift_register_for_loop -c shift_register_for_loop " "Command: quartus_map --read_settings_files=on --write_settings_files=off shift_register_for_loop -c shift_register_for_loop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628639636982 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1628639637814 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1628639637814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register_for_loop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_register_for_loop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_register_for_loop-behavioral " "Found design unit 1: shift_register_for_loop-behavioral" {  } { { "shift_register_for_loop.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_1_A/shift_register_for_loop.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628639658426 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_register_for_loop " "Found entity 1: shift_register_for_loop" {  } { { "shift_register_for_loop.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_1_A/shift_register_for_loop.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628639658426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628639658426 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "shift_register_for_loop " "Elaborating entity \"shift_register_for_loop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1628639658523 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "shift_register_for_loop.vhd(28) " "VHDL Subtype or Type Declaration warning at shift_register_for_loop.vhd(28): subtype or type has null range" {  } { { "shift_register_for_loop.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_1_A/shift_register_for_loop.vhd" 28 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1628639658567 "|shift_register_for_loop"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "output_port shift_register_for_loop.vhd(12) " "Using initial value X (don't care) for net \"output_port\" at shift_register_for_loop.vhd(12)" {  } { { "shift_register_for_loop.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_1_A/shift_register_for_loop.vhd" 12 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628639658567 "|shift_register_for_loop"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output_port\[0\] GND " "Pin \"output_port\[0\]\" is stuck at GND" {  } { { "shift_register_for_loop.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_1_A/shift_register_for_loop.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628639659195 "|shift_register_for_loop|output_port[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_port\[1\] GND " "Pin \"output_port\[1\]\" is stuck at GND" {  } { { "shift_register_for_loop.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_1_A/shift_register_for_loop.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628639659195 "|shift_register_for_loop|output_port[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_port\[2\] GND " "Pin \"output_port\[2\]\" is stuck at GND" {  } { { "shift_register_for_loop.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_1_A/shift_register_for_loop.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628639659195 "|shift_register_for_loop|output_port[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_port\[3\] GND " "Pin \"output_port\[3\]\" is stuck at GND" {  } { { "shift_register_for_loop.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_1_A/shift_register_for_loop.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628639659195 "|shift_register_for_loop|output_port[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_port\[4\] GND " "Pin \"output_port\[4\]\" is stuck at GND" {  } { { "shift_register_for_loop.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_1_A/shift_register_for_loop.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628639659195 "|shift_register_for_loop|output_port[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_port\[5\] GND " "Pin \"output_port\[5\]\" is stuck at GND" {  } { { "shift_register_for_loop.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_1_A/shift_register_for_loop.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628639659195 "|shift_register_for_loop|output_port[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_port\[6\] GND " "Pin \"output_port\[6\]\" is stuck at GND" {  } { { "shift_register_for_loop.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_1_A/shift_register_for_loop.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628639659195 "|shift_register_for_loop|output_port[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_port\[7\] GND " "Pin \"output_port\[7\]\" is stuck at GND" {  } { { "shift_register_for_loop.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_1_A/shift_register_for_loop.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628639659195 "|shift_register_for_loop|output_port[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1628639659195 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1628639659642 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628639659642 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_port " "No output dependent on input pin \"input_port\"" {  } { { "shift_register_for_loop.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_1_A/shift_register_for_loop.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628639659847 "|shift_register_for_loop|input_port"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_in " "No output dependent on input pin \"clk_in\"" {  } { { "shift_register_for_loop.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_1_A/shift_register_for_loop.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628639659847 "|shift_register_for_loop|clk_in"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1628639659847 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10 " "Implemented 10 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1628639659848 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1628639659848 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1628639659848 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1628639659868 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 10 20:54:19 2021 " "Processing ended: Tue Aug 10 20:54:19 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1628639659868 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1628639659868 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1628639659868 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1628639659868 ""}
