<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="1">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/dma_converter_0/OutCnt[31]"/>
        <net name="design_1_i/dma_converter_0/OutCnt[30]"/>
        <net name="design_1_i/dma_converter_0/OutCnt[29]"/>
        <net name="design_1_i/dma_converter_0/OutCnt[28]"/>
        <net name="design_1_i/dma_converter_0/OutCnt[27]"/>
        <net name="design_1_i/dma_converter_0/OutCnt[26]"/>
        <net name="design_1_i/dma_converter_0/OutCnt[25]"/>
        <net name="design_1_i/dma_converter_0/OutCnt[24]"/>
        <net name="design_1_i/dma_converter_0/OutCnt[23]"/>
        <net name="design_1_i/dma_converter_0/OutCnt[22]"/>
        <net name="design_1_i/dma_converter_0/OutCnt[21]"/>
        <net name="design_1_i/dma_converter_0/OutCnt[20]"/>
        <net name="design_1_i/dma_converter_0/OutCnt[19]"/>
        <net name="design_1_i/dma_converter_0/OutCnt[18]"/>
        <net name="design_1_i/dma_converter_0/OutCnt[17]"/>
        <net name="design_1_i/dma_converter_0/OutCnt[16]"/>
        <net name="design_1_i/dma_converter_0/OutCnt[15]"/>
        <net name="design_1_i/dma_converter_0/OutCnt[14]"/>
        <net name="design_1_i/dma_converter_0/OutCnt[13]"/>
        <net name="design_1_i/dma_converter_0/OutCnt[12]"/>
        <net name="design_1_i/dma_converter_0/OutCnt[11]"/>
        <net name="design_1_i/dma_converter_0/OutCnt[10]"/>
        <net name="design_1_i/dma_converter_0/OutCnt[9]"/>
        <net name="design_1_i/dma_converter_0/OutCnt[8]"/>
        <net name="design_1_i/dma_converter_0/OutCnt[7]"/>
        <net name="design_1_i/dma_converter_0/OutCnt[6]"/>
        <net name="design_1_i/dma_converter_0/OutCnt[5]"/>
        <net name="design_1_i/dma_converter_0/OutCnt[4]"/>
        <net name="design_1_i/dma_converter_0/OutCnt[3]"/>
        <net name="design_1_i/dma_converter_0/OutCnt[2]"/>
        <net name="design_1_i/dma_converter_0/OutCnt[1]"/>
        <net name="design_1_i/dma_converter_0/OutCnt[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/axis_data_fifo_0_m_axis_tdata[31]"/>
        <net name="design_1_i/axis_data_fifo_0_m_axis_tdata[30]"/>
        <net name="design_1_i/axis_data_fifo_0_m_axis_tdata[29]"/>
        <net name="design_1_i/axis_data_fifo_0_m_axis_tdata[28]"/>
        <net name="design_1_i/axis_data_fifo_0_m_axis_tdata[27]"/>
        <net name="design_1_i/axis_data_fifo_0_m_axis_tdata[26]"/>
        <net name="design_1_i/axis_data_fifo_0_m_axis_tdata[25]"/>
        <net name="design_1_i/axis_data_fifo_0_m_axis_tdata[24]"/>
        <net name="design_1_i/axis_data_fifo_0_m_axis_tdata[23]"/>
        <net name="design_1_i/axis_data_fifo_0_m_axis_tdata[22]"/>
        <net name="design_1_i/axis_data_fifo_0_m_axis_tdata[21]"/>
        <net name="design_1_i/axis_data_fifo_0_m_axis_tdata[20]"/>
        <net name="design_1_i/axis_data_fifo_0_m_axis_tdata[19]"/>
        <net name="design_1_i/axis_data_fifo_0_m_axis_tdata[18]"/>
        <net name="design_1_i/axis_data_fifo_0_m_axis_tdata[17]"/>
        <net name="design_1_i/axis_data_fifo_0_m_axis_tdata[16]"/>
        <net name="design_1_i/axis_data_fifo_0_m_axis_tdata[15]"/>
        <net name="design_1_i/axis_data_fifo_0_m_axis_tdata[14]"/>
        <net name="design_1_i/axis_data_fifo_0_m_axis_tdata[13]"/>
        <net name="design_1_i/axis_data_fifo_0_m_axis_tdata[12]"/>
        <net name="design_1_i/axis_data_fifo_0_m_axis_tdata[11]"/>
        <net name="design_1_i/axis_data_fifo_0_m_axis_tdata[10]"/>
        <net name="design_1_i/axis_data_fifo_0_m_axis_tdata[9]"/>
        <net name="design_1_i/axis_data_fifo_0_m_axis_tdata[8]"/>
        <net name="design_1_i/axis_data_fifo_0_m_axis_tdata[7]"/>
        <net name="design_1_i/axis_data_fifo_0_m_axis_tdata[6]"/>
        <net name="design_1_i/axis_data_fifo_0_m_axis_tdata[5]"/>
        <net name="design_1_i/axis_data_fifo_0_m_axis_tdata[4]"/>
        <net name="design_1_i/axis_data_fifo_0_m_axis_tdata[3]"/>
        <net name="design_1_i/axis_data_fifo_0_m_axis_tdata[2]"/>
        <net name="design_1_i/axis_data_fifo_0_m_axis_tdata[1]"/>
        <net name="design_1_i/axis_data_fifo_0_m_axis_tdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/dma_converter_0_keep[3]"/>
        <net name="design_1_i/dma_converter_0_keep[2]"/>
        <net name="design_1_i/dma_converter_0_keep[1]"/>
        <net name="design_1_i/dma_converter_0_keep[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/axis_data_fifo_0_m_axis_tvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/dma_converter_0/last"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/Net"/>
      </nets>
    </probe>
  </probeset>
</probeData>
