#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7fb78ce047b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fb78ce04920 .scope module, "addu_tb" "addu_tb" 3 1;
 .timescale 0 0;
v0x7fb78ce1cb80_0 .net "active", 0 0, v0x7fb78ce1b0e0_0;  1 drivers
v0x7fb78ce1cc10_0 .var "clk", 0 0;
v0x7fb78ce1cca0_0 .var "clk_enable", 0 0;
v0x7fb78ce1cd30_0 .net "data_address", 31 0, L_0x7fb78ce224a0;  1 drivers
v0x7fb78ce1cdc0_0 .net "data_read", 0 0, v0x7fb78ce1bba0_0;  1 drivers
v0x7fb78ce1ce90_0 .var "data_readdata", 31 0;
v0x7fb78ce1cf20_0 .net "data_write", 0 0, v0x7fb78ce1bcd0_0;  1 drivers
v0x7fb78ce1cfd0_0 .net "data_writedata", 31 0, v0x7fb78ce1bd70_0;  1 drivers
v0x7fb78ce1d080_0 .net "instr_address", 31 0, L_0x7fb78ce236f0;  1 drivers
v0x7fb78ce1d1b0_0 .var "instr_readdata", 31 0;
v0x7fb78ce1d240_0 .net "register_v0", 31 0, v0x7fb78ce1caf0_0;  1 drivers
v0x7fb78ce1d2d0_0 .var "reset", 0 0;
S_0x7fb78ce04eb0 .scope module, "dut" "mips_cpu_harvard" 3 57, 4 1 0, S_0x7fb78ce04920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x7fb78ce21970 .functor BUFZ 1, L_0x7fb78ce1f580, C4<0>, C4<0>, C4<0>;
L_0x7fb78ce22060 .functor BUFZ 32, L_0x7fb78ce21be0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fb78ce224a0 .functor BUFZ 32, v0x7fb78ce157c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fb78ce22d20 .functor OR 1, L_0x7fb78ce22980, L_0x7fb78ce22c40, C4<0>, C4<0>;
L_0x7fb78ce23510 .functor OR 1, L_0x7fb78ce232a0, L_0x7fb78ce230c0, C4<0>, C4<0>;
L_0x7fb78ce23600 .functor AND 1, L_0x7fb78ce22f80, L_0x7fb78ce23510, C4<1>, C4<1>;
L_0x7fb78ce236f0 .functor BUFZ 32, v0x7fb78ce18b70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fb78cf63200 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb78ce19eb0_0 .net/2u *"_ivl_20", 15 0, L_0x7fb78cf63200;  1 drivers
v0x7fb78ce19f40_0 .net *"_ivl_23", 15 0, L_0x7fb78ce22110;  1 drivers
L_0x7fb78cf63290 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fb78ce19fd0_0 .net/2u *"_ivl_30", 31 0, L_0x7fb78cf63290;  1 drivers
v0x7fb78ce1a060_0 .net *"_ivl_34", 31 0, L_0x7fb78ce22830;  1 drivers
L_0x7fb78cf632d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb78ce1a0f0_0 .net *"_ivl_37", 25 0, L_0x7fb78cf632d8;  1 drivers
L_0x7fb78cf63320 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7fb78ce1a1c0_0 .net/2u *"_ivl_38", 31 0, L_0x7fb78cf63320;  1 drivers
v0x7fb78ce1a260_0 .net *"_ivl_40", 0 0, L_0x7fb78ce22980;  1 drivers
v0x7fb78ce1a300_0 .net *"_ivl_42", 31 0, L_0x7fb78ce22a60;  1 drivers
L_0x7fb78cf63368 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb78ce1a3b0_0 .net *"_ivl_45", 25 0, L_0x7fb78cf63368;  1 drivers
L_0x7fb78cf633b0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7fb78ce1a4c0_0 .net/2u *"_ivl_46", 31 0, L_0x7fb78cf633b0;  1 drivers
v0x7fb78ce1a570_0 .net *"_ivl_48", 0 0, L_0x7fb78ce22c40;  1 drivers
v0x7fb78ce1a610_0 .net *"_ivl_52", 31 0, L_0x7fb78ce22e10;  1 drivers
L_0x7fb78cf633f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb78ce1a6c0_0 .net *"_ivl_55", 25 0, L_0x7fb78cf633f8;  1 drivers
L_0x7fb78cf63440 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb78ce1a770_0 .net/2u *"_ivl_56", 31 0, L_0x7fb78cf63440;  1 drivers
v0x7fb78ce1a820_0 .net *"_ivl_58", 0 0, L_0x7fb78ce22f80;  1 drivers
v0x7fb78ce1a8c0_0 .net *"_ivl_60", 31 0, L_0x7fb78ce23020;  1 drivers
L_0x7fb78cf63488 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb78ce1a970_0 .net *"_ivl_63", 25 0, L_0x7fb78cf63488;  1 drivers
L_0x7fb78cf634d0 .functor BUFT 1, C4<00000000000000000000001111101001>, C4<0>, C4<0>, C4<0>;
v0x7fb78ce1ab00_0 .net/2u *"_ivl_64", 31 0, L_0x7fb78cf634d0;  1 drivers
v0x7fb78ce1ab90_0 .net *"_ivl_66", 0 0, L_0x7fb78ce232a0;  1 drivers
v0x7fb78ce1ac30_0 .net *"_ivl_68", 31 0, L_0x7fb78ce23340;  1 drivers
v0x7fb78ce1ace0_0 .net *"_ivl_7", 4 0, L_0x7fb78ce215b0;  1 drivers
L_0x7fb78cf63518 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb78ce1ad90_0 .net *"_ivl_71", 25 0, L_0x7fb78cf63518;  1 drivers
L_0x7fb78cf63560 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0x7fb78ce1ae40_0 .net/2u *"_ivl_72", 31 0, L_0x7fb78cf63560;  1 drivers
v0x7fb78ce1aef0_0 .net *"_ivl_74", 0 0, L_0x7fb78ce230c0;  1 drivers
v0x7fb78ce1af90_0 .net *"_ivl_77", 0 0, L_0x7fb78ce23510;  1 drivers
v0x7fb78ce1b030_0 .net *"_ivl_9", 4 0, L_0x7fb78ce21650;  1 drivers
v0x7fb78ce1b0e0_0 .var "active", 0 0;
v0x7fb78ce1b180_0 .net "alu_control_out", 3 0, v0x7fb78ce15c10_0;  1 drivers
v0x7fb78ce1b260_0 .net "alu_fcode", 5 0, L_0x7fb78ce21f80;  1 drivers
v0x7fb78ce1b2f0_0 .net "alu_op", 1 0, L_0x7fb78ce20c20;  1 drivers
v0x7fb78ce1b380_0 .net "alu_op1", 31 0, L_0x7fb78ce22060;  1 drivers
v0x7fb78ce1b410_0 .net "alu_op2", 31 0, L_0x7fb78ce223a0;  1 drivers
v0x7fb78ce1b4a0_0 .net "alu_out", 31 0, v0x7fb78ce157c0_0;  1 drivers
v0x7fb78ce1aa20_0 .net "alu_src", 0 0, L_0x7fb78ce1eeb0;  1 drivers
v0x7fb78ce1b730_0 .net "alu_z_flag", 0 0, L_0x7fb78ce225d0;  1 drivers
v0x7fb78ce1b7c0_0 .net "branch", 0 0, L_0x7fb78ce20620;  1 drivers
v0x7fb78ce1b870_0 .net "clk", 0 0, v0x7fb78ce1cc10_0;  1 drivers
v0x7fb78ce1b940_0 .net "clk_enable", 0 0, v0x7fb78ce1cca0_0;  1 drivers
v0x7fb78ce1b9d0_0 .net "curr_addr", 31 0, v0x7fb78ce18b70_0;  1 drivers
v0x7fb78ce1ba80_0 .net "curr_addr_p4", 31 0, L_0x7fb78ce226f0;  1 drivers
v0x7fb78ce1bb10_0 .net "data_address", 31 0, L_0x7fb78ce224a0;  alias, 1 drivers
v0x7fb78ce1bba0_0 .var "data_read", 0 0;
v0x7fb78ce1bc30_0 .net "data_readdata", 31 0, v0x7fb78ce1ce90_0;  1 drivers
v0x7fb78ce1bcd0_0 .var "data_write", 0 0;
v0x7fb78ce1bd70_0 .var "data_writedata", 31 0;
v0x7fb78ce1be20_0 .net "instr_address", 31 0, L_0x7fb78ce236f0;  alias, 1 drivers
v0x7fb78ce1bed0_0 .net "instr_opcode", 5 0, L_0x7fb78ce1e220;  1 drivers
v0x7fb78ce1bf90_0 .net "instr_readdata", 31 0, v0x7fb78ce1d1b0_0;  1 drivers
v0x7fb78ce1c030_0 .net "j_type", 0 0, L_0x7fb78ce22d20;  1 drivers
v0x7fb78ce1c0d0_0 .net "jr_type", 0 0, L_0x7fb78ce23600;  1 drivers
v0x7fb78ce1c170_0 .net "mem_read", 0 0, L_0x7fb78ce1faf0;  1 drivers
v0x7fb78ce1c220_0 .net "mem_to_reg", 0 0, L_0x7fb78ce1f150;  1 drivers
v0x7fb78ce1c2d0_0 .net "mem_write", 0 0, L_0x7fb78ce20090;  1 drivers
v0x7fb78ce1c380_0 .var "next_instr_addr", 31 0;
v0x7fb78ce1c410_0 .net "offset", 31 0, L_0x7fb78ce22300;  1 drivers
v0x7fb78ce1c4b0_0 .net "reg_a_read_data", 31 0, L_0x7fb78ce21be0;  1 drivers
v0x7fb78ce1c570_0 .net "reg_a_read_index", 4 0, L_0x7fb78ce21490;  1 drivers
v0x7fb78ce1c620_0 .net "reg_b_read_data", 31 0, L_0x7fb78ce21e90;  1 drivers
v0x7fb78ce1c6d0_0 .net "reg_b_read_index", 4 0, L_0x7fb78ce20f90;  1 drivers
v0x7fb78ce1c780_0 .net "reg_dst", 0 0, L_0x7fb78ce1ea20;  1 drivers
v0x7fb78ce1c830_0 .net "reg_write", 0 0, L_0x7fb78ce1f580;  1 drivers
v0x7fb78ce1c8e0_0 .net "reg_write_data", 31 0, L_0x7fb78ce21810;  1 drivers
v0x7fb78ce1c990_0 .net "reg_write_enable", 0 0, L_0x7fb78ce21970;  1 drivers
v0x7fb78ce1ca40_0 .net "reg_write_index", 4 0, L_0x7fb78ce216f0;  1 drivers
v0x7fb78ce1caf0_0 .var "register_v0", 31 0;
v0x7fb78ce1b530_0 .net "reset", 0 0, v0x7fb78ce1d2d0_0;  1 drivers
E_0x7fb78ce04600/0 .event edge, v0x7fb78ce18110_0, v0x7fb78ce158b0_0, v0x7fb78ce1ba80_0, v0x7fb78ce1c410_0;
E_0x7fb78ce04600/1 .event edge, v0x7fb78ce1c030_0, v0x7fb78ce1bf90_0, v0x7fb78ce1c0d0_0, v0x7fb78ce19680_0;
E_0x7fb78ce04600 .event/or E_0x7fb78ce04600/0, E_0x7fb78ce04600/1;
L_0x7fb78ce1e220 .part v0x7fb78ce1d1b0_0, 26, 6;
L_0x7fb78ce21490 .part v0x7fb78ce1d1b0_0, 21, 5;
L_0x7fb78ce20f90 .part v0x7fb78ce1d1b0_0, 16, 5;
L_0x7fb78ce215b0 .part v0x7fb78ce1d1b0_0, 11, 5;
L_0x7fb78ce21650 .part v0x7fb78ce1d1b0_0, 16, 5;
L_0x7fb78ce216f0 .functor MUXZ 5, L_0x7fb78ce21650, L_0x7fb78ce215b0, L_0x7fb78ce1ea20, C4<>;
L_0x7fb78ce21810 .functor MUXZ 32, v0x7fb78ce157c0_0, v0x7fb78ce1ce90_0, L_0x7fb78ce1f150, C4<>;
L_0x7fb78ce21f80 .part v0x7fb78ce1d1b0_0, 0, 6;
L_0x7fb78ce22110 .part v0x7fb78ce1d1b0_0, 0, 16;
L_0x7fb78ce22300 .concat [ 16 16 0 0], L_0x7fb78ce22110, L_0x7fb78cf63200;
L_0x7fb78ce223a0 .functor MUXZ 32, L_0x7fb78ce21e90, L_0x7fb78ce22300, L_0x7fb78ce1eeb0, C4<>;
L_0x7fb78ce226f0 .arith/sum 32, v0x7fb78ce18b70_0, L_0x7fb78cf63290;
L_0x7fb78ce22830 .concat [ 6 26 0 0], L_0x7fb78ce1e220, L_0x7fb78cf632d8;
L_0x7fb78ce22980 .cmp/eq 32, L_0x7fb78ce22830, L_0x7fb78cf63320;
L_0x7fb78ce22a60 .concat [ 6 26 0 0], L_0x7fb78ce1e220, L_0x7fb78cf63368;
L_0x7fb78ce22c40 .cmp/eq 32, L_0x7fb78ce22a60, L_0x7fb78cf633b0;
L_0x7fb78ce22e10 .concat [ 6 26 0 0], L_0x7fb78ce1e220, L_0x7fb78cf633f8;
L_0x7fb78ce22f80 .cmp/eq 32, L_0x7fb78ce22e10, L_0x7fb78cf63440;
L_0x7fb78ce23020 .concat [ 6 26 0 0], L_0x7fb78ce21f80, L_0x7fb78cf63488;
L_0x7fb78ce232a0 .cmp/eq 32, L_0x7fb78ce23020, L_0x7fb78cf634d0;
L_0x7fb78ce23340 .concat [ 6 26 0 0], L_0x7fb78ce21f80, L_0x7fb78cf63518;
L_0x7fb78ce230c0 .cmp/eq 32, L_0x7fb78ce23340, L_0x7fb78cf63560;
S_0x7fb78ce05230 .scope module, "cpu_alu" "alu" 4 106, 5 1 0, S_0x7fb78ce04eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x7fb78cf63248 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb78ce054e0_0 .net/2u *"_ivl_0", 31 0, L_0x7fb78cf63248;  1 drivers
v0x7fb78ce155a0_0 .net "control", 3 0, v0x7fb78ce15c10_0;  alias, 1 drivers
v0x7fb78ce15650_0 .net "op1", 31 0, L_0x7fb78ce22060;  alias, 1 drivers
v0x7fb78ce15710_0 .net "op2", 31 0, L_0x7fb78ce223a0;  alias, 1 drivers
v0x7fb78ce157c0_0 .var "result", 31 0;
v0x7fb78ce158b0_0 .net "z_flag", 0 0, L_0x7fb78ce225d0;  alias, 1 drivers
E_0x7fb78ce054a0 .event edge, v0x7fb78ce15710_0, v0x7fb78ce15650_0, v0x7fb78ce155a0_0;
L_0x7fb78ce225d0 .cmp/eq 32, v0x7fb78ce157c0_0, L_0x7fb78cf63248;
S_0x7fb78ce159d0 .scope module, "cpu_alu_control" "alu_control" 4 91, 6 1 0, S_0x7fb78ce04eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x7fb78ce15c10_0 .var "alu_control_out", 3 0;
v0x7fb78ce15cd0_0 .net "alu_fcode", 5 0, L_0x7fb78ce21f80;  alias, 1 drivers
v0x7fb78ce15d70_0 .net "alu_opcode", 1 0, L_0x7fb78ce20c20;  alias, 1 drivers
E_0x7fb78ce15be0 .event edge, v0x7fb78ce15d70_0, v0x7fb78ce15cd0_0;
S_0x7fb78ce15e80 .scope module, "cpu_control" "control" 4 35, 7 1 0, S_0x7fb78ce04eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "jump";
L_0x7fb78ce1ea20 .functor AND 1, L_0x7fb78ce1e470, L_0x7fb78ce1e940, C4<1>, C4<1>;
L_0x7fb78ce1ec30 .functor AND 1, L_0x7fb78ce1eb50, L_0x7fb78ce1e590, C4<1>, C4<1>;
L_0x7fb78ce1ece0 .functor AND 1, L_0x7fb78ce1ec30, L_0x7fb78ce1e6f0, C4<1>, C4<1>;
L_0x7fb78ce1eeb0 .functor AND 1, L_0x7fb78ce1ece0, L_0x7fb78ce1edd0, C4<1>, C4<1>;
L_0x7fb78ce1f150 .functor AND 1, L_0x7fb78ce1efe0, L_0x7fb78ce1e590, C4<1>, C4<1>;
L_0x7fb78ce1f240 .functor AND 1, L_0x7fb78ce1e470, L_0x7fb78ce1e590, C4<1>, C4<1>;
L_0x7fb78ce1f350 .functor AND 1, L_0x7fb78ce1f240, L_0x7fb78ce1f2b0, C4<1>, C4<1>;
L_0x7fb78ce1f580 .functor AND 1, L_0x7fb78ce1f350, L_0x7fb78ce1f480, C4<1>, C4<1>;
L_0x7fb78ce1f710 .functor AND 1, L_0x7fb78ce1f670, L_0x7fb78ce1e590, C4<1>, C4<1>;
L_0x7fb78ce1f960 .functor AND 1, L_0x7fb78ce1f710, L_0x7fb78ce1f7d0, C4<1>, C4<1>;
L_0x7fb78ce1faf0 .functor AND 1, L_0x7fb78ce1f960, L_0x7fb78ce1f9d0, C4<1>, C4<1>;
L_0x7fb78ce1f8f0 .functor AND 1, L_0x7fb78ce1fc40, L_0x7fb78ce1fd60, C4<1>, C4<1>;
L_0x7fb78ce1fe40 .functor AND 1, L_0x7fb78ce1f8f0, L_0x7fb78ce1e6f0, C4<1>, C4<1>;
L_0x7fb78ce20090 .functor AND 1, L_0x7fb78ce1fe40, L_0x7fb78ce1ff60, C4<1>, C4<1>;
L_0x7fb78ce1f1c0 .functor AND 1, L_0x7fb78ce20100, L_0x7fb78ce202a0, C4<1>, C4<1>;
L_0x7fb78ce1fef0 .functor AND 1, L_0x7fb78ce1f1c0, L_0x7fb78ce204e0, C4<1>, C4<1>;
L_0x7fb78ce20620 .functor AND 1, L_0x7fb78ce1fef0, L_0x7fb78ce1e830, C4<1>, C4<1>;
L_0x7fb78ce20860 .functor AND 1, L_0x7fb78ce1e470, L_0x7fb78ce20710, C4<1>, C4<1>;
L_0x7fb78ce20970 .functor AND 1, L_0x7fb78ce20860, L_0x7fb78ce208d0, C4<1>, C4<1>;
L_0x7fb78ce20000 .functor AND 1, L_0x7fb78ce20970, L_0x7fb78ce20ac0, C4<1>, C4<1>;
L_0x7fb78ce20b60 .functor AND 1, L_0x7fb78ce20d00, L_0x7fb78ce20e70, C4<1>, C4<1>;
L_0x7fb78ce1f870 .functor AND 1, L_0x7fb78ce20b60, L_0x7fb78ce20a20, C4<1>, C4<1>;
L_0x7fb78ce21220 .functor AND 1, L_0x7fb78ce1f870, L_0x7fb78ce1e830, C4<1>, C4<1>;
v0x7fb78ce16180_0 .net *"_ivl_0", 31 0, L_0x7fb78ce1e340;  1 drivers
v0x7fb78ce16230_0 .net *"_ivl_102", 0 0, L_0x7fb78ce20d00;  1 drivers
v0x7fb78ce162d0_0 .net *"_ivl_104", 0 0, L_0x7fb78ce20e70;  1 drivers
v0x7fb78ce16380_0 .net *"_ivl_106", 0 0, L_0x7fb78ce20b60;  1 drivers
v0x7fb78ce16420_0 .net *"_ivl_108", 0 0, L_0x7fb78ce20a20;  1 drivers
v0x7fb78ce16500_0 .net *"_ivl_110", 0 0, L_0x7fb78ce1f870;  1 drivers
v0x7fb78ce165a0_0 .net *"_ivl_112", 0 0, L_0x7fb78ce21220;  1 drivers
L_0x7fb78cf630e0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x7fb78ce16640_0 .net/2u *"_ivl_12", 5 0, L_0x7fb78cf630e0;  1 drivers
L_0x7fb78cf63128 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x7fb78ce166f0_0 .net/2u *"_ivl_16", 5 0, L_0x7fb78cf63128;  1 drivers
v0x7fb78ce16800_0 .net *"_ivl_21", 0 0, L_0x7fb78ce1e940;  1 drivers
v0x7fb78ce168a0_0 .net *"_ivl_25", 0 0, L_0x7fb78ce1eb50;  1 drivers
v0x7fb78ce16940_0 .net *"_ivl_27", 0 0, L_0x7fb78ce1ec30;  1 drivers
v0x7fb78ce169e0_0 .net *"_ivl_29", 0 0, L_0x7fb78ce1ece0;  1 drivers
L_0x7fb78cf63008 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb78ce16a80_0 .net *"_ivl_3", 25 0, L_0x7fb78cf63008;  1 drivers
v0x7fb78ce16b30_0 .net *"_ivl_31", 0 0, L_0x7fb78ce1edd0;  1 drivers
v0x7fb78ce16bd0_0 .net *"_ivl_35", 0 0, L_0x7fb78ce1efe0;  1 drivers
v0x7fb78ce16c70_0 .net *"_ivl_39", 0 0, L_0x7fb78ce1f240;  1 drivers
L_0x7fb78cf63050 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb78ce16e00_0 .net/2u *"_ivl_4", 31 0, L_0x7fb78cf63050;  1 drivers
v0x7fb78ce16e90_0 .net *"_ivl_41", 0 0, L_0x7fb78ce1f2b0;  1 drivers
v0x7fb78ce16f20_0 .net *"_ivl_43", 0 0, L_0x7fb78ce1f350;  1 drivers
v0x7fb78ce16fc0_0 .net *"_ivl_45", 0 0, L_0x7fb78ce1f480;  1 drivers
v0x7fb78ce17060_0 .net *"_ivl_49", 0 0, L_0x7fb78ce1f670;  1 drivers
v0x7fb78ce17100_0 .net *"_ivl_51", 0 0, L_0x7fb78ce1f710;  1 drivers
v0x7fb78ce171a0_0 .net *"_ivl_53", 0 0, L_0x7fb78ce1f7d0;  1 drivers
v0x7fb78ce17240_0 .net *"_ivl_55", 0 0, L_0x7fb78ce1f960;  1 drivers
v0x7fb78ce172e0_0 .net *"_ivl_57", 0 0, L_0x7fb78ce1f9d0;  1 drivers
v0x7fb78ce17380_0 .net *"_ivl_61", 0 0, L_0x7fb78ce1fc40;  1 drivers
v0x7fb78ce17420_0 .net *"_ivl_63", 0 0, L_0x7fb78ce1fd60;  1 drivers
v0x7fb78ce174c0_0 .net *"_ivl_65", 0 0, L_0x7fb78ce1f8f0;  1 drivers
v0x7fb78ce17560_0 .net *"_ivl_67", 0 0, L_0x7fb78ce1fe40;  1 drivers
v0x7fb78ce17600_0 .net *"_ivl_69", 0 0, L_0x7fb78ce1ff60;  1 drivers
v0x7fb78ce176a0_0 .net *"_ivl_73", 0 0, L_0x7fb78ce20100;  1 drivers
v0x7fb78ce17740_0 .net *"_ivl_75", 0 0, L_0x7fb78ce202a0;  1 drivers
v0x7fb78ce16d10_0 .net *"_ivl_77", 0 0, L_0x7fb78ce1f1c0;  1 drivers
v0x7fb78ce179d0_0 .net *"_ivl_79", 0 0, L_0x7fb78ce204e0;  1 drivers
L_0x7fb78cf63098 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x7fb78ce17a60_0 .net/2u *"_ivl_8", 5 0, L_0x7fb78cf63098;  1 drivers
v0x7fb78ce17af0_0 .net *"_ivl_81", 0 0, L_0x7fb78ce1fef0;  1 drivers
v0x7fb78ce17b80_0 .net *"_ivl_87", 0 0, L_0x7fb78ce20710;  1 drivers
v0x7fb78ce17c10_0 .net *"_ivl_89", 0 0, L_0x7fb78ce20860;  1 drivers
v0x7fb78ce17cb0_0 .net *"_ivl_91", 0 0, L_0x7fb78ce208d0;  1 drivers
v0x7fb78ce17d50_0 .net *"_ivl_93", 0 0, L_0x7fb78ce20970;  1 drivers
v0x7fb78ce17df0_0 .net *"_ivl_95", 0 0, L_0x7fb78ce20ac0;  1 drivers
v0x7fb78ce17e90_0 .net *"_ivl_97", 0 0, L_0x7fb78ce20000;  1 drivers
v0x7fb78ce17f30_0 .net "alu_op", 1 0, L_0x7fb78ce20c20;  alias, 1 drivers
v0x7fb78ce17ff0_0 .net "alu_src", 0 0, L_0x7fb78ce1eeb0;  alias, 1 drivers
v0x7fb78ce18080_0 .net "beq", 0 0, L_0x7fb78ce1e830;  1 drivers
v0x7fb78ce18110_0 .net "branch", 0 0, L_0x7fb78ce20620;  alias, 1 drivers
v0x7fb78ce181a0_0 .net "instr_opcode", 5 0, L_0x7fb78ce1e220;  alias, 1 drivers
v0x7fb78ce18230_0 .var "jump", 0 0;
v0x7fb78ce182c0_0 .net "lw", 0 0, L_0x7fb78ce1e590;  1 drivers
v0x7fb78ce18350_0 .net "mem_read", 0 0, L_0x7fb78ce1faf0;  alias, 1 drivers
v0x7fb78ce183e0_0 .net "mem_to_reg", 0 0, L_0x7fb78ce1f150;  alias, 1 drivers
v0x7fb78ce18470_0 .net "mem_write", 0 0, L_0x7fb78ce20090;  alias, 1 drivers
v0x7fb78ce18510_0 .net "r_format", 0 0, L_0x7fb78ce1e470;  1 drivers
v0x7fb78ce185b0_0 .net "reg_dst", 0 0, L_0x7fb78ce1ea20;  alias, 1 drivers
v0x7fb78ce18650_0 .net "reg_write", 0 0, L_0x7fb78ce1f580;  alias, 1 drivers
v0x7fb78ce186f0_0 .net "sw", 0 0, L_0x7fb78ce1e6f0;  1 drivers
L_0x7fb78ce1e340 .concat [ 6 26 0 0], L_0x7fb78ce1e220, L_0x7fb78cf63008;
L_0x7fb78ce1e470 .cmp/eq 32, L_0x7fb78ce1e340, L_0x7fb78cf63050;
L_0x7fb78ce1e590 .cmp/eq 6, L_0x7fb78ce1e220, L_0x7fb78cf63098;
L_0x7fb78ce1e6f0 .cmp/eq 6, L_0x7fb78ce1e220, L_0x7fb78cf630e0;
L_0x7fb78ce1e830 .cmp/eq 6, L_0x7fb78ce1e220, L_0x7fb78cf63128;
L_0x7fb78ce1e940 .reduce/nor L_0x7fb78ce1e590;
L_0x7fb78ce1eb50 .reduce/nor L_0x7fb78ce1e470;
L_0x7fb78ce1edd0 .reduce/nor L_0x7fb78ce1e830;
L_0x7fb78ce1efe0 .reduce/nor L_0x7fb78ce1e470;
L_0x7fb78ce1f2b0 .reduce/nor L_0x7fb78ce1e6f0;
L_0x7fb78ce1f480 .reduce/nor L_0x7fb78ce1e830;
L_0x7fb78ce1f670 .reduce/nor L_0x7fb78ce1e470;
L_0x7fb78ce1f7d0 .reduce/nor L_0x7fb78ce1e6f0;
L_0x7fb78ce1f9d0 .reduce/nor L_0x7fb78ce1e830;
L_0x7fb78ce1fc40 .reduce/nor L_0x7fb78ce1e470;
L_0x7fb78ce1fd60 .reduce/nor L_0x7fb78ce1e590;
L_0x7fb78ce1ff60 .reduce/nor L_0x7fb78ce1e830;
L_0x7fb78ce20100 .reduce/nor L_0x7fb78ce1e470;
L_0x7fb78ce202a0 .reduce/nor L_0x7fb78ce1e590;
L_0x7fb78ce204e0 .reduce/nor L_0x7fb78ce1e6f0;
L_0x7fb78ce20710 .reduce/nor L_0x7fb78ce1e590;
L_0x7fb78ce208d0 .reduce/nor L_0x7fb78ce1e6f0;
L_0x7fb78ce20ac0 .reduce/nor L_0x7fb78ce1e830;
L_0x7fb78ce20c20 .concat8 [ 1 1 0 0], L_0x7fb78ce21220, L_0x7fb78ce20000;
L_0x7fb78ce20d00 .reduce/nor L_0x7fb78ce1e470;
L_0x7fb78ce20e70 .reduce/nor L_0x7fb78ce1e590;
L_0x7fb78ce20a20 .reduce/nor L_0x7fb78ce1e6f0;
S_0x7fb78ce18880 .scope module, "cpu_pc" "pc" 4 140, 8 1 0, S_0x7fb78ce04eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x7fb78ce18ac0_0 .net "clk", 0 0, v0x7fb78ce1cc10_0;  alias, 1 drivers
v0x7fb78ce18b70_0 .var "curr_addr", 31 0;
v0x7fb78ce18c20_0 .net "next_addr", 31 0, v0x7fb78ce1c380_0;  1 drivers
v0x7fb78ce18ce0_0 .net "reset", 0 0, v0x7fb78ce1d2d0_0;  alias, 1 drivers
E_0x7fb78ce18a70 .event posedge, v0x7fb78ce18ac0_0;
S_0x7fb78ce18de0 .scope module, "register" "regfile" 4 66, 9 1 0, S_0x7fb78ce04eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
L_0x7fb78ce21be0 .functor BUFZ 32, L_0x7fb78ce21a20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fb78ce21e90 .functor BUFZ 32, L_0x7fb78ce21cd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fb78ce19120_0 .net *"_ivl_0", 31 0, L_0x7fb78ce21a20;  1 drivers
v0x7fb78ce191c0_0 .net *"_ivl_10", 6 0, L_0x7fb78ce21d70;  1 drivers
L_0x7fb78cf631b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb78ce19260_0 .net *"_ivl_13", 1 0, L_0x7fb78cf631b8;  1 drivers
v0x7fb78ce19310_0 .net *"_ivl_2", 6 0, L_0x7fb78ce21ac0;  1 drivers
L_0x7fb78cf63170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb78ce193c0_0 .net *"_ivl_5", 1 0, L_0x7fb78cf63170;  1 drivers
v0x7fb78ce194b0_0 .net *"_ivl_8", 31 0, L_0x7fb78ce21cd0;  1 drivers
v0x7fb78ce19560_0 .net "r_clk", 0 0, v0x7fb78ce1cc10_0;  alias, 1 drivers
v0x7fb78ce195f0_0 .net "r_clk_enable", 0 0, v0x7fb78ce1cca0_0;  alias, 1 drivers
v0x7fb78ce19680_0 .net "read_data1", 31 0, L_0x7fb78ce21be0;  alias, 1 drivers
v0x7fb78ce197b0_0 .net "read_data2", 31 0, L_0x7fb78ce21e90;  alias, 1 drivers
v0x7fb78ce19860_0 .net "read_reg1", 4 0, L_0x7fb78ce21490;  alias, 1 drivers
v0x7fb78ce19910_0 .net "read_reg2", 4 0, L_0x7fb78ce20f90;  alias, 1 drivers
v0x7fb78ce199c0 .array "registers", 31 0, 31 0;
v0x7fb78ce19a60_0 .net "reset", 0 0, v0x7fb78ce1d2d0_0;  alias, 1 drivers
v0x7fb78ce19b10_0 .net "write_control", 0 0, L_0x7fb78ce21970;  alias, 1 drivers
v0x7fb78ce19ba0_0 .net "write_data", 31 0, L_0x7fb78ce21810;  alias, 1 drivers
v0x7fb78ce19c30_0 .net "write_reg", 4 0, L_0x7fb78ce216f0;  alias, 1 drivers
L_0x7fb78ce21a20 .array/port v0x7fb78ce199c0, L_0x7fb78ce21ac0;
L_0x7fb78ce21ac0 .concat [ 5 2 0 0], L_0x7fb78ce21490, L_0x7fb78cf63170;
L_0x7fb78ce21cd0 .array/port v0x7fb78ce199c0, L_0x7fb78ce21d70;
L_0x7fb78ce21d70 .concat [ 5 2 0 0], L_0x7fb78ce20f90, L_0x7fb78cf631b8;
S_0x7fb78ce04a90 .scope module, "data_ram" "data_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x7fb78ce23880 .functor BUFZ 32, L_0x7fb78ce237e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fb78ce1d390_0 .net *"_ivl_0", 31 0, L_0x7fb78ce237e0;  1 drivers
o0x7fb78cf33f28 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb78ce1d430_0 .net "clk", 0 0, o0x7fb78cf33f28;  0 drivers
o0x7fb78cf33f58 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fb78ce1d4d0_0 .net "data_address", 31 0, o0x7fb78cf33f58;  0 drivers
o0x7fb78cf33f88 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb78ce1d590_0 .net "data_read", 0 0, o0x7fb78cf33f88;  0 drivers
v0x7fb78ce1d630_0 .net "data_readdata", 31 0, L_0x7fb78ce23880;  1 drivers
o0x7fb78cf33fe8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb78ce1d720_0 .net "data_write", 0 0, o0x7fb78cf33fe8;  0 drivers
o0x7fb78cf34018 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fb78ce1d7c0_0 .net "data_writedata", 31 0, o0x7fb78cf34018;  0 drivers
v0x7fb78ce1d870_0 .var/i "i", 31 0;
v0x7fb78ce1d920 .array "ram", 0 65535, 31 0;
E_0x7fb78ce1d360 .event posedge, v0x7fb78ce1d430_0;
L_0x7fb78ce237e0 .array/port v0x7fb78ce1d920, o0x7fb78cf33f58;
S_0x7fb78ce04c90 .scope module, "instruction_ram" "instruction_ram" 11 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
P_0x7fb78ce04e00 .param/str "RAM_INIT_FILE" 0 11 7, "\000";
L_0x7fb78ce23bd0 .functor BUFZ 32, L_0x7fb78ce23930, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fb78ce1dd00_0 .net *"_ivl_0", 31 0, L_0x7fb78ce23930;  1 drivers
v0x7fb78ce1ddc0_0 .net *"_ivl_3", 29 0, L_0x7fb78ce239d0;  1 drivers
v0x7fb78ce1de60_0 .net *"_ivl_4", 31 0, L_0x7fb78ce23a70;  1 drivers
L_0x7fb78cf635a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb78ce1df00_0 .net *"_ivl_7", 1 0, L_0x7fb78cf635a8;  1 drivers
o0x7fb78cf34288 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fb78ce1dfb0_0 .net "instr_address", 31 0, o0x7fb78cf34288;  0 drivers
v0x7fb78ce1e0a0_0 .net "instr_readdata", 31 0, L_0x7fb78ce23bd0;  1 drivers
v0x7fb78ce1e150 .array "memory1", 0 1073741823, 31 0;
L_0x7fb78ce23930 .array/port v0x7fb78ce1e150, L_0x7fb78ce23a70;
L_0x7fb78ce239d0 .part o0x7fb78cf34288, 0, 30;
L_0x7fb78ce23a70 .concat [ 30 2 0 0], L_0x7fb78ce239d0, L_0x7fb78cf635a8;
S_0x7fb78ce1dab0 .scope begin, "$unm_blk_11" "$unm_blk_11" 11 9, 11 9 0, S_0x7fb78ce04c90;
 .timescale 0 0;
v0x7fb78ce1dc70_0 .var/i "i", 31 0;
    .scope S_0x7fb78ce18de0;
T_0 ;
    %wait E_0x7fb78ce18a70;
    %load/vec4 v0x7fb78ce19a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb78ce199c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb78ce199c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb78ce199c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb78ce199c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb78ce199c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb78ce199c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb78ce199c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb78ce199c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb78ce199c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb78ce199c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb78ce199c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb78ce199c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb78ce199c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb78ce199c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb78ce199c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb78ce199c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb78ce199c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb78ce199c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb78ce199c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb78ce199c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb78ce199c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb78ce199c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb78ce199c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb78ce199c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb78ce199c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb78ce199c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb78ce199c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb78ce199c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb78ce199c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb78ce199c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb78ce199c0, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fb78ce195f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7fb78ce19b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x7fb78ce19ba0_0;
    %load/vec4 v0x7fb78ce19c30_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb78ce199c0, 0, 4;
T_0.4 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fb78ce159d0;
T_1 ;
    %wait E_0x7fb78ce15be0;
    %load/vec4 v0x7fb78ce15d70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fb78ce15c10_0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fb78ce15d70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fb78ce15c10_0, 0, 4;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7fb78ce15d70_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v0x7fb78ce15cd0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %jmp T_1.11;
T_1.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fb78ce15c10_0, 0, 4;
    %jmp T_1.11;
T_1.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fb78ce15c10_0, 0, 4;
    %jmp T_1.11;
T_1.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fb78ce15c10_0, 0, 4;
    %jmp T_1.11;
T_1.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fb78ce15c10_0, 0, 4;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fb78ce15c10_0, 0, 4;
    %jmp T_1.11;
T_1.11 ;
    %pop/vec4 1;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fb78ce05230;
T_2 ;
    %wait E_0x7fb78ce054a0;
    %load/vec4 v0x7fb78ce155a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb78ce157c0_0, 0;
    %jmp T_2.7;
T_2.0 ;
    %load/vec4 v0x7fb78ce15650_0;
    %load/vec4 v0x7fb78ce15710_0;
    %and;
    %assign/vec4 v0x7fb78ce157c0_0, 0;
    %jmp T_2.7;
T_2.1 ;
    %load/vec4 v0x7fb78ce15650_0;
    %load/vec4 v0x7fb78ce15710_0;
    %or;
    %assign/vec4 v0x7fb78ce157c0_0, 0;
    %jmp T_2.7;
T_2.2 ;
    %load/vec4 v0x7fb78ce15650_0;
    %load/vec4 v0x7fb78ce15710_0;
    %add;
    %assign/vec4 v0x7fb78ce157c0_0, 0;
    %jmp T_2.7;
T_2.3 ;
    %load/vec4 v0x7fb78ce15650_0;
    %load/vec4 v0x7fb78ce15710_0;
    %sub;
    %assign/vec4 v0x7fb78ce157c0_0, 0;
    %jmp T_2.7;
T_2.4 ;
    %load/vec4 v0x7fb78ce15650_0;
    %load/vec4 v0x7fb78ce15710_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.9, 8;
T_2.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.9, 8;
 ; End of false expr.
    %blend;
T_2.9;
    %assign/vec4 v0x7fb78ce157c0_0, 0;
    %jmp T_2.7;
T_2.5 ;
    %load/vec4 v0x7fb78ce15650_0;
    %load/vec4 v0x7fb78ce15710_0;
    %or;
    %inv;
    %assign/vec4 v0x7fb78ce157c0_0, 0;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fb78ce18880;
T_3 ;
    %wait E_0x7fb78ce18a70;
    %load/vec4 v0x7fb78ce18ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x7fb78ce18b70_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fb78ce18c20_0;
    %assign/vec4 v0x7fb78ce18b70_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fb78ce04eb0;
T_4 ;
    %wait E_0x7fb78ce04600;
    %load/vec4 v0x7fb78ce1b7c0_0;
    %load/vec4 v0x7fb78ce1b730_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x7fb78ce1ba80_0;
    %load/vec4 v0x7fb78ce1c410_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7fb78ce1c380_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fb78ce1c030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x7fb78ce1ba80_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x7fb78ce1bf90_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x7fb78ce1c380_0, 0, 32;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x7fb78ce1c0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x7fb78ce1c4b0_0;
    %store/vec4 v0x7fb78ce1c380_0, 0, 32;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fb78ce04920;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb78ce1cc10_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1000, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x7fb78ce1cc10_0;
    %inv;
    %store/vec4 v0x7fb78ce1cc10_0, 0, 1;
    %delay 1, 0;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %end;
    .thread T_5;
    .scope S_0x7fb78ce04920;
T_6 ;
    %delay 1, 0;
    %pushi/vec4 2349596672, 0, 32;
    %store/vec4 v0x7fb78ce1d1b0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x7fb78ce1ce90_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 2349400064, 0, 32;
    %store/vec4 v0x7fb78ce1d1b0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x7fb78ce1ce90_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 25761825, 0, 32;
    %store/vec4 v0x7fb78ce1d1b0_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 2885877760, 0, 32;
    %store/vec4 v0x7fb78ce1d1b0_0, 0, 32;
    %load/vec4 v0x7fb78ce1cfd0_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 52 "$fatal", 32'sb00000000000000000000000000000001, "expected output=7, got output=%d", v0x7fb78ce1cfd0_0 {0 0 0};
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x7fb78ce04a90;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb78ce1d870_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x7fb78ce1d870_0;
    %cmpi/s 65535, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fb78ce1d870_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb78ce1d920, 0, 4;
    %load/vec4 v0x7fb78ce1d870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb78ce1d870_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x7fb78ce04a90;
T_8 ;
    %wait E_0x7fb78ce1d360;
    %load/vec4 v0x7fb78ce1d720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x7fb78ce1d7c0_0;
    %ix/getv 3, v0x7fb78ce1d4d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb78ce1d920, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fb78ce04c90;
T_9 ;
    %fork t_1, S_0x7fb78ce1dab0;
    %jmp t_0;
    .scope S_0x7fb78ce1dab0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb78ce1dc70_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x7fb78ce1dc70_0;
    %cmpi/s 1073741823, 0, 32;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fb78ce1dc70_0;
    %store/vec4a v0x7fb78ce1e150, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x7fb78ce1dc70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fb78ce1dc70_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb78ce1e150, 4, 0;
    %pushi/vec4 4294967280, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb78ce1e150, 4, 0;
    %pushi/vec4 4294967040, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb78ce1e150, 4, 0;
    %end;
    .scope S_0x7fb78ce04c90;
t_0 %join;
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "test/addu_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
