###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        19835   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        14166   # Number of read row buffer hits
num_read_cmds                  =        19835   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         5673   # Number of ACT commands
num_pre_cmds                   =         5659   # Number of PRE commands
num_ondemand_pres              =         1580   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2911931   # Cyles of rank active rank.0
rank_active_cycles.1           =      2191102   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7088069   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7808898   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        17960   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          330   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           68   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           29   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           14   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           11   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            6   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            2   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           11   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            9   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1395   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         6856   # Read request latency (cycles)
read_latency[40-59]            =         4523   # Read request latency (cycles)
read_latency[60-79]            =         2230   # Read request latency (cycles)
read_latency[80-99]            =          751   # Read request latency (cycles)
read_latency[100-119]          =          758   # Read request latency (cycles)
read_latency[120-139]          =          526   # Read request latency (cycles)
read_latency[140-159]          =          293   # Read request latency (cycles)
read_latency[160-179]          =          271   # Read request latency (cycles)
read_latency[180-199]          =          237   # Read request latency (cycles)
read_latency[200-]             =         3390   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  7.99747e+07   # Read energy
act_energy                     =  1.55213e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.40227e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.74827e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.81704e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.36725e+09   # Active standby energy rank.1
average_read_latency           =      130.453   # Average read request latency (cycles)
average_interarrival           =       504.06   # Average request interarrival latency (cycles)
total_energy                   =   1.1135e+10   # Total energy (pJ)
average_power                  =       1113.5   # Average power (mW)
average_bandwidth              =     0.169259   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        20523   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        15652   # Number of read row buffer hits
num_read_cmds                  =        20523   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         4874   # Number of ACT commands
num_pre_cmds                   =         4858   # Number of PRE commands
num_ondemand_pres              =          123   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2478064   # Cyles of rank active rank.0
rank_active_cycles.1           =      2400556   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7521936   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7599444   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        18689   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          336   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           61   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           27   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            9   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           12   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            8   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            6   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            5   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            9   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1361   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         7604   # Read request latency (cycles)
read_latency[40-59]            =         4861   # Read request latency (cycles)
read_latency[60-79]            =         1855   # Read request latency (cycles)
read_latency[80-99]            =          733   # Read request latency (cycles)
read_latency[100-119]          =          485   # Read request latency (cycles)
read_latency[120-139]          =          305   # Read request latency (cycles)
read_latency[140-159]          =          267   # Read request latency (cycles)
read_latency[160-179]          =          240   # Read request latency (cycles)
read_latency[180-199]          =          216   # Read request latency (cycles)
read_latency[200-]             =         3957   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  8.27487e+07   # Read energy
act_energy                     =  1.33353e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.61053e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.64773e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.54631e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.49795e+09   # Active standby energy rank.1
average_read_latency           =      149.914   # Average read request latency (cycles)
average_interarrival           =      487.162   # Average request interarrival latency (cycles)
total_energy                   =  1.11033e+10   # Total energy (pJ)
average_power                  =      1110.33   # Average power (mW)
average_bandwidth              =      0.17513   # Average bandwidth
