# Reading D:/intelFPGA/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do fsm2_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/VHDL/fsm2/fsm2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:30 on Nov 05,2019
# vcom -reportprogress 300 -93 -work work D:/VHDL/fsm2/fsm2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fsm2
# -- Compiling architecture bhv of fsm2
# End time: 20:24:30 on Nov 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/VHDL/fsm2/simulation/modelsim/fsm2.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:30 on Nov 05,2019
# vcom -reportprogress 300 -93 -work work D:/VHDL/fsm2/simulation/modelsim/fsm2.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fsm2_vhd_tst
# -- Compiling architecture fsm2_arch of fsm2_vhd_tst
# ** Warning: D:/VHDL/fsm2/simulation/modelsim/fsm2.vht(60): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: D:/VHDL/fsm2/simulation/modelsim/fsm2.vht(61): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: D:/VHDL/fsm2/simulation/modelsim/fsm2.vht(70): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: D:/VHDL/fsm2/simulation/modelsim/fsm2.vht(72): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: D:/VHDL/fsm2/simulation/modelsim/fsm2.vht(73): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: D:/VHDL/fsm2/simulation/modelsim/fsm2.vht(74): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: D:/VHDL/fsm2/simulation/modelsim/fsm2.vht(75): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: D:/VHDL/fsm2/simulation/modelsim/fsm2.vht(76): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: D:/VHDL/fsm2/simulation/modelsim/fsm2.vht(77): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: D:/VHDL/fsm2/simulation/modelsim/fsm2.vht(78): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: D:/VHDL/fsm2/simulation/modelsim/fsm2.vht(79): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: D:/VHDL/fsm2/simulation/modelsim/fsm2.vht(80): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: D:/VHDL/fsm2/simulation/modelsim/fsm2.vht(81): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 20:24:30 on Nov 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 13
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  fsm2_vhd_tst
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" fsm2_vhd_tst 
# Start time: 20:24:30 on Nov 05,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.fsm2_vhd_tst(fsm2_arch)
# Loading work.fsm2(bhv)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit
# Simulation stop requested.
# End time: 20:28:26 on Nov 05,2019, Elapsed time: 0:03:56
# Errors: 0, Warnings: 0
