
PongGameProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005d60  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ec  08005ef0  08005ef0  00015ef0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005fdc  08005fdc  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08005fdc  08005fdc  00015fdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005fe4  08005fe4  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005fe4  08005fe4  00015fe4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005fe8  08005fe8  00015fe8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08005fec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000038c  20000070  0800605c  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003fc  0800605c  000203fc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010c59  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000251b  00000000  00000000  00030cf9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000eb0  00000000  00000000  00033218  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000de0  00000000  00000000  000340c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028c8e  00000000  00000000  00034ea8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001071c  00000000  00000000  0005db36  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fe5ed  00000000  00000000  0006e252  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0016c83f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004518  00000000  00000000  0016c890  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005ed8 	.word	0x08005ed8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08005ed8 	.word	0x08005ed8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b974 	b.w	8000570 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468e      	mov	lr, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14d      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4694      	mov	ip, r2
 80002b2:	d969      	bls.n	8000388 <__udivmoddi4+0xe8>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b152      	cbz	r2, 80002d0 <__udivmoddi4+0x30>
 80002ba:	fa01 f302 	lsl.w	r3, r1, r2
 80002be:	f1c2 0120 	rsb	r1, r2, #32
 80002c2:	fa20 f101 	lsr.w	r1, r0, r1
 80002c6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ca:	ea41 0e03 	orr.w	lr, r1, r3
 80002ce:	4094      	lsls	r4, r2
 80002d0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002d4:	0c21      	lsrs	r1, r4, #16
 80002d6:	fbbe f6f8 	udiv	r6, lr, r8
 80002da:	fa1f f78c 	uxth.w	r7, ip
 80002de:	fb08 e316 	mls	r3, r8, r6, lr
 80002e2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002e6:	fb06 f107 	mul.w	r1, r6, r7
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f6:	f080 811f 	bcs.w	8000538 <__udivmoddi4+0x298>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 811c 	bls.w	8000538 <__udivmoddi4+0x298>
 8000300:	3e02      	subs	r6, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a5b      	subs	r3, r3, r1
 8000306:	b2a4      	uxth	r4, r4
 8000308:	fbb3 f0f8 	udiv	r0, r3, r8
 800030c:	fb08 3310 	mls	r3, r8, r0, r3
 8000310:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000314:	fb00 f707 	mul.w	r7, r0, r7
 8000318:	42a7      	cmp	r7, r4
 800031a:	d90a      	bls.n	8000332 <__udivmoddi4+0x92>
 800031c:	eb1c 0404 	adds.w	r4, ip, r4
 8000320:	f100 33ff 	add.w	r3, r0, #4294967295
 8000324:	f080 810a 	bcs.w	800053c <__udivmoddi4+0x29c>
 8000328:	42a7      	cmp	r7, r4
 800032a:	f240 8107 	bls.w	800053c <__udivmoddi4+0x29c>
 800032e:	4464      	add	r4, ip
 8000330:	3802      	subs	r0, #2
 8000332:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000336:	1be4      	subs	r4, r4, r7
 8000338:	2600      	movs	r6, #0
 800033a:	b11d      	cbz	r5, 8000344 <__udivmoddi4+0xa4>
 800033c:	40d4      	lsrs	r4, r2
 800033e:	2300      	movs	r3, #0
 8000340:	e9c5 4300 	strd	r4, r3, [r5]
 8000344:	4631      	mov	r1, r6
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0xc2>
 800034e:	2d00      	cmp	r5, #0
 8000350:	f000 80ef 	beq.w	8000532 <__udivmoddi4+0x292>
 8000354:	2600      	movs	r6, #0
 8000356:	e9c5 0100 	strd	r0, r1, [r5]
 800035a:	4630      	mov	r0, r6
 800035c:	4631      	mov	r1, r6
 800035e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000362:	fab3 f683 	clz	r6, r3
 8000366:	2e00      	cmp	r6, #0
 8000368:	d14a      	bne.n	8000400 <__udivmoddi4+0x160>
 800036a:	428b      	cmp	r3, r1
 800036c:	d302      	bcc.n	8000374 <__udivmoddi4+0xd4>
 800036e:	4282      	cmp	r2, r0
 8000370:	f200 80f9 	bhi.w	8000566 <__udivmoddi4+0x2c6>
 8000374:	1a84      	subs	r4, r0, r2
 8000376:	eb61 0303 	sbc.w	r3, r1, r3
 800037a:	2001      	movs	r0, #1
 800037c:	469e      	mov	lr, r3
 800037e:	2d00      	cmp	r5, #0
 8000380:	d0e0      	beq.n	8000344 <__udivmoddi4+0xa4>
 8000382:	e9c5 4e00 	strd	r4, lr, [r5]
 8000386:	e7dd      	b.n	8000344 <__udivmoddi4+0xa4>
 8000388:	b902      	cbnz	r2, 800038c <__udivmoddi4+0xec>
 800038a:	deff      	udf	#255	; 0xff
 800038c:	fab2 f282 	clz	r2, r2
 8000390:	2a00      	cmp	r2, #0
 8000392:	f040 8092 	bne.w	80004ba <__udivmoddi4+0x21a>
 8000396:	eba1 010c 	sub.w	r1, r1, ip
 800039a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800039e:	fa1f fe8c 	uxth.w	lr, ip
 80003a2:	2601      	movs	r6, #1
 80003a4:	0c20      	lsrs	r0, r4, #16
 80003a6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003aa:	fb07 1113 	mls	r1, r7, r3, r1
 80003ae:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003b2:	fb0e f003 	mul.w	r0, lr, r3
 80003b6:	4288      	cmp	r0, r1
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x12c>
 80003ba:	eb1c 0101 	adds.w	r1, ip, r1
 80003be:	f103 38ff 	add.w	r8, r3, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x12a>
 80003c4:	4288      	cmp	r0, r1
 80003c6:	f200 80cb 	bhi.w	8000560 <__udivmoddi4+0x2c0>
 80003ca:	4643      	mov	r3, r8
 80003cc:	1a09      	subs	r1, r1, r0
 80003ce:	b2a4      	uxth	r4, r4
 80003d0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003d4:	fb07 1110 	mls	r1, r7, r0, r1
 80003d8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003dc:	fb0e fe00 	mul.w	lr, lr, r0
 80003e0:	45a6      	cmp	lr, r4
 80003e2:	d908      	bls.n	80003f6 <__udivmoddi4+0x156>
 80003e4:	eb1c 0404 	adds.w	r4, ip, r4
 80003e8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003ec:	d202      	bcs.n	80003f4 <__udivmoddi4+0x154>
 80003ee:	45a6      	cmp	lr, r4
 80003f0:	f200 80bb 	bhi.w	800056a <__udivmoddi4+0x2ca>
 80003f4:	4608      	mov	r0, r1
 80003f6:	eba4 040e 	sub.w	r4, r4, lr
 80003fa:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003fe:	e79c      	b.n	800033a <__udivmoddi4+0x9a>
 8000400:	f1c6 0720 	rsb	r7, r6, #32
 8000404:	40b3      	lsls	r3, r6
 8000406:	fa22 fc07 	lsr.w	ip, r2, r7
 800040a:	ea4c 0c03 	orr.w	ip, ip, r3
 800040e:	fa20 f407 	lsr.w	r4, r0, r7
 8000412:	fa01 f306 	lsl.w	r3, r1, r6
 8000416:	431c      	orrs	r4, r3
 8000418:	40f9      	lsrs	r1, r7
 800041a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800041e:	fa00 f306 	lsl.w	r3, r0, r6
 8000422:	fbb1 f8f9 	udiv	r8, r1, r9
 8000426:	0c20      	lsrs	r0, r4, #16
 8000428:	fa1f fe8c 	uxth.w	lr, ip
 800042c:	fb09 1118 	mls	r1, r9, r8, r1
 8000430:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000434:	fb08 f00e 	mul.w	r0, r8, lr
 8000438:	4288      	cmp	r0, r1
 800043a:	fa02 f206 	lsl.w	r2, r2, r6
 800043e:	d90b      	bls.n	8000458 <__udivmoddi4+0x1b8>
 8000440:	eb1c 0101 	adds.w	r1, ip, r1
 8000444:	f108 3aff 	add.w	sl, r8, #4294967295
 8000448:	f080 8088 	bcs.w	800055c <__udivmoddi4+0x2bc>
 800044c:	4288      	cmp	r0, r1
 800044e:	f240 8085 	bls.w	800055c <__udivmoddi4+0x2bc>
 8000452:	f1a8 0802 	sub.w	r8, r8, #2
 8000456:	4461      	add	r1, ip
 8000458:	1a09      	subs	r1, r1, r0
 800045a:	b2a4      	uxth	r4, r4
 800045c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000460:	fb09 1110 	mls	r1, r9, r0, r1
 8000464:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000468:	fb00 fe0e 	mul.w	lr, r0, lr
 800046c:	458e      	cmp	lr, r1
 800046e:	d908      	bls.n	8000482 <__udivmoddi4+0x1e2>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f100 34ff 	add.w	r4, r0, #4294967295
 8000478:	d26c      	bcs.n	8000554 <__udivmoddi4+0x2b4>
 800047a:	458e      	cmp	lr, r1
 800047c:	d96a      	bls.n	8000554 <__udivmoddi4+0x2b4>
 800047e:	3802      	subs	r0, #2
 8000480:	4461      	add	r1, ip
 8000482:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000486:	fba0 9402 	umull	r9, r4, r0, r2
 800048a:	eba1 010e 	sub.w	r1, r1, lr
 800048e:	42a1      	cmp	r1, r4
 8000490:	46c8      	mov	r8, r9
 8000492:	46a6      	mov	lr, r4
 8000494:	d356      	bcc.n	8000544 <__udivmoddi4+0x2a4>
 8000496:	d053      	beq.n	8000540 <__udivmoddi4+0x2a0>
 8000498:	b15d      	cbz	r5, 80004b2 <__udivmoddi4+0x212>
 800049a:	ebb3 0208 	subs.w	r2, r3, r8
 800049e:	eb61 010e 	sbc.w	r1, r1, lr
 80004a2:	fa01 f707 	lsl.w	r7, r1, r7
 80004a6:	fa22 f306 	lsr.w	r3, r2, r6
 80004aa:	40f1      	lsrs	r1, r6
 80004ac:	431f      	orrs	r7, r3
 80004ae:	e9c5 7100 	strd	r7, r1, [r5]
 80004b2:	2600      	movs	r6, #0
 80004b4:	4631      	mov	r1, r6
 80004b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	40d8      	lsrs	r0, r3
 80004c0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c4:	fa21 f303 	lsr.w	r3, r1, r3
 80004c8:	4091      	lsls	r1, r2
 80004ca:	4301      	orrs	r1, r0
 80004cc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d0:	fa1f fe8c 	uxth.w	lr, ip
 80004d4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004d8:	fb07 3610 	mls	r6, r7, r0, r3
 80004dc:	0c0b      	lsrs	r3, r1, #16
 80004de:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004e2:	fb00 f60e 	mul.w	r6, r0, lr
 80004e6:	429e      	cmp	r6, r3
 80004e8:	fa04 f402 	lsl.w	r4, r4, r2
 80004ec:	d908      	bls.n	8000500 <__udivmoddi4+0x260>
 80004ee:	eb1c 0303 	adds.w	r3, ip, r3
 80004f2:	f100 38ff 	add.w	r8, r0, #4294967295
 80004f6:	d22f      	bcs.n	8000558 <__udivmoddi4+0x2b8>
 80004f8:	429e      	cmp	r6, r3
 80004fa:	d92d      	bls.n	8000558 <__udivmoddi4+0x2b8>
 80004fc:	3802      	subs	r0, #2
 80004fe:	4463      	add	r3, ip
 8000500:	1b9b      	subs	r3, r3, r6
 8000502:	b289      	uxth	r1, r1
 8000504:	fbb3 f6f7 	udiv	r6, r3, r7
 8000508:	fb07 3316 	mls	r3, r7, r6, r3
 800050c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000510:	fb06 f30e 	mul.w	r3, r6, lr
 8000514:	428b      	cmp	r3, r1
 8000516:	d908      	bls.n	800052a <__udivmoddi4+0x28a>
 8000518:	eb1c 0101 	adds.w	r1, ip, r1
 800051c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000520:	d216      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 8000522:	428b      	cmp	r3, r1
 8000524:	d914      	bls.n	8000550 <__udivmoddi4+0x2b0>
 8000526:	3e02      	subs	r6, #2
 8000528:	4461      	add	r1, ip
 800052a:	1ac9      	subs	r1, r1, r3
 800052c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000530:	e738      	b.n	80003a4 <__udivmoddi4+0x104>
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e705      	b.n	8000344 <__udivmoddi4+0xa4>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e3      	b.n	8000304 <__udivmoddi4+0x64>
 800053c:	4618      	mov	r0, r3
 800053e:	e6f8      	b.n	8000332 <__udivmoddi4+0x92>
 8000540:	454b      	cmp	r3, r9
 8000542:	d2a9      	bcs.n	8000498 <__udivmoddi4+0x1f8>
 8000544:	ebb9 0802 	subs.w	r8, r9, r2
 8000548:	eb64 0e0c 	sbc.w	lr, r4, ip
 800054c:	3801      	subs	r0, #1
 800054e:	e7a3      	b.n	8000498 <__udivmoddi4+0x1f8>
 8000550:	4646      	mov	r6, r8
 8000552:	e7ea      	b.n	800052a <__udivmoddi4+0x28a>
 8000554:	4620      	mov	r0, r4
 8000556:	e794      	b.n	8000482 <__udivmoddi4+0x1e2>
 8000558:	4640      	mov	r0, r8
 800055a:	e7d1      	b.n	8000500 <__udivmoddi4+0x260>
 800055c:	46d0      	mov	r8, sl
 800055e:	e77b      	b.n	8000458 <__udivmoddi4+0x1b8>
 8000560:	3b02      	subs	r3, #2
 8000562:	4461      	add	r1, ip
 8000564:	e732      	b.n	80003cc <__udivmoddi4+0x12c>
 8000566:	4630      	mov	r0, r6
 8000568:	e709      	b.n	800037e <__udivmoddi4+0xde>
 800056a:	4464      	add	r4, ip
 800056c:	3802      	subs	r0, #2
 800056e:	e742      	b.n	80003f6 <__udivmoddi4+0x156>

08000570 <__aeabi_idiv0>:
 8000570:	4770      	bx	lr
 8000572:	bf00      	nop

08000574 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000574:	b580      	push	{r7, lr}
 8000576:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000578:	f000 fd56 	bl	8001028 <HAL_Init>

  /* USER CODE BEGIN Init */
  LCD_setRST(LCD_RST_GPIO_Port, LCD_RST_Pin);
 800057c:	2108      	movs	r1, #8
 800057e:	4818      	ldr	r0, [pc, #96]	; (80005e0 <main+0x6c>)
 8000580:	f000 f9ea 	bl	8000958 <LCD_setRST>
  LCD_setCE(LCD_CE_GPIO_Port, LCD_CE_Pin);
 8000584:	2104      	movs	r1, #4
 8000586:	4816      	ldr	r0, [pc, #88]	; (80005e0 <main+0x6c>)
 8000588:	f000 f9fa 	bl	8000980 <LCD_setCE>
  LCD_setDC(LCD_DC_GPIO_Port, LCD_DC_Pin);
 800058c:	2102      	movs	r1, #2
 800058e:	4814      	ldr	r0, [pc, #80]	; (80005e0 <main+0x6c>)
 8000590:	f000 fa0a 	bl	80009a8 <LCD_setDC>
  LCD_setDIN(LCD_DIN_GPIO_Port, LCD_DIN_Pin);
 8000594:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000598:	4811      	ldr	r0, [pc, #68]	; (80005e0 <main+0x6c>)
 800059a:	f000 fa19 	bl	80009d0 <LCD_setDIN>
  LCD_setCLK(LCD_CLK_GPIO_Port, LCD_CLK_Pin);
 800059e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80005a2:	480f      	ldr	r0, [pc, #60]	; (80005e0 <main+0x6c>)
 80005a4:	f000 fa28 	bl	80009f8 <LCD_setCLK>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005a8:	f000 f822 	bl	80005f0 <SystemClock_Config>


  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005ac:	f000 f948 	bl	8000840 <MX_GPIO_Init>
  MX_DMA_Init();
 80005b0:	f000 f928 	bl	8000804 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80005b4:	f000 f8f6 	bl	80007a4 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 80005b8:	f000 f86c 	bl	8000694 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start_DMA(&hadc1, joystick, 2);
 80005bc:	2202      	movs	r2, #2
 80005be:	4909      	ldr	r1, [pc, #36]	; (80005e4 <main+0x70>)
 80005c0:	4809      	ldr	r0, [pc, #36]	; (80005e8 <main+0x74>)
 80005c2:	f001 f8d9 	bl	8001778 <HAL_ADC_Start_DMA>
  LCD_init();
 80005c6:	f000 faaf 	bl	8000b28 <LCD_init>
		  }
		  for (int i = 64; i > 0; i--){
			  PlatformMoveLeft(i, 20);
			  HAL_Delay(50);
		  }*/
		  printf("x:%d\t y:%d\n",joystick[0],joystick[1]);
 80005ca:	4b06      	ldr	r3, [pc, #24]	; (80005e4 <main+0x70>)
 80005cc:	881b      	ldrh	r3, [r3, #0]
 80005ce:	4619      	mov	r1, r3
 80005d0:	4b04      	ldr	r3, [pc, #16]	; (80005e4 <main+0x70>)
 80005d2:	885b      	ldrh	r3, [r3, #2]
 80005d4:	461a      	mov	r2, r3
 80005d6:	4805      	ldr	r0, [pc, #20]	; (80005ec <main+0x78>)
 80005d8:	f004 fcf0 	bl	8004fbc <iprintf>
 80005dc:	e7f5      	b.n	80005ca <main+0x56>
 80005de:	bf00      	nop
 80005e0:	48000800 	.word	0x48000800
 80005e4:	200001bc 	.word	0x200001bc
 80005e8:	2000008c 	.word	0x2000008c
 80005ec:	08005ef0 	.word	0x08005ef0

080005f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	b096      	sub	sp, #88	; 0x58
 80005f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005f6:	f107 0314 	add.w	r3, r7, #20
 80005fa:	2244      	movs	r2, #68	; 0x44
 80005fc:	2100      	movs	r1, #0
 80005fe:	4618      	mov	r0, r3
 8000600:	f004 fcd4 	bl	8004fac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000604:	463b      	mov	r3, r7
 8000606:	2200      	movs	r2, #0
 8000608:	601a      	str	r2, [r3, #0]
 800060a:	605a      	str	r2, [r3, #4]
 800060c:	609a      	str	r2, [r3, #8]
 800060e:	60da      	str	r2, [r3, #12]
 8000610:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000612:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000616:	f002 fc43 	bl	8002ea0 <HAL_PWREx_ControlVoltageScaling>
 800061a:	4603      	mov	r3, r0
 800061c:	2b00      	cmp	r3, #0
 800061e:	d001      	beq.n	8000624 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000620:	f000 f994 	bl	800094c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000624:	2302      	movs	r3, #2
 8000626:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000628:	f44f 7380 	mov.w	r3, #256	; 0x100
 800062c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800062e:	2310      	movs	r3, #16
 8000630:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000632:	2302      	movs	r3, #2
 8000634:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000636:	2302      	movs	r3, #2
 8000638:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800063a:	2301      	movs	r3, #1
 800063c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800063e:	230a      	movs	r3, #10
 8000640:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000642:	2307      	movs	r3, #7
 8000644:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000646:	2302      	movs	r3, #2
 8000648:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800064a:	2302      	movs	r3, #2
 800064c:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800064e:	f107 0314 	add.w	r3, r7, #20
 8000652:	4618      	mov	r0, r3
 8000654:	f002 fc7a 	bl	8002f4c <HAL_RCC_OscConfig>
 8000658:	4603      	mov	r3, r0
 800065a:	2b00      	cmp	r3, #0
 800065c:	d001      	beq.n	8000662 <SystemClock_Config+0x72>
  {
    Error_Handler();
 800065e:	f000 f975 	bl	800094c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000662:	230f      	movs	r3, #15
 8000664:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000666:	2303      	movs	r3, #3
 8000668:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800066a:	2300      	movs	r3, #0
 800066c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800066e:	2300      	movs	r3, #0
 8000670:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000672:	2300      	movs	r3, #0
 8000674:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000676:	463b      	mov	r3, r7
 8000678:	2104      	movs	r1, #4
 800067a:	4618      	mov	r0, r3
 800067c:	f003 f842 	bl	8003704 <HAL_RCC_ClockConfig>
 8000680:	4603      	mov	r3, r0
 8000682:	2b00      	cmp	r3, #0
 8000684:	d001      	beq.n	800068a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000686:	f000 f961 	bl	800094c <Error_Handler>
  }
}
 800068a:	bf00      	nop
 800068c:	3758      	adds	r7, #88	; 0x58
 800068e:	46bd      	mov	sp, r7
 8000690:	bd80      	pop	{r7, pc}
	...

08000694 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	b08a      	sub	sp, #40	; 0x28
 8000698:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800069a:	f107 031c 	add.w	r3, r7, #28
 800069e:	2200      	movs	r2, #0
 80006a0:	601a      	str	r2, [r3, #0]
 80006a2:	605a      	str	r2, [r3, #4]
 80006a4:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80006a6:	1d3b      	adds	r3, r7, #4
 80006a8:	2200      	movs	r2, #0
 80006aa:	601a      	str	r2, [r3, #0]
 80006ac:	605a      	str	r2, [r3, #4]
 80006ae:	609a      	str	r2, [r3, #8]
 80006b0:	60da      	str	r2, [r3, #12]
 80006b2:	611a      	str	r2, [r3, #16]
 80006b4:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80006b6:	4b37      	ldr	r3, [pc, #220]	; (8000794 <MX_ADC1_Init+0x100>)
 80006b8:	4a37      	ldr	r2, [pc, #220]	; (8000798 <MX_ADC1_Init+0x104>)
 80006ba:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV8;
 80006bc:	4b35      	ldr	r3, [pc, #212]	; (8000794 <MX_ADC1_Init+0x100>)
 80006be:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80006c2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80006c4:	4b33      	ldr	r3, [pc, #204]	; (8000794 <MX_ADC1_Init+0x100>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80006ca:	4b32      	ldr	r3, [pc, #200]	; (8000794 <MX_ADC1_Init+0x100>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80006d0:	4b30      	ldr	r3, [pc, #192]	; (8000794 <MX_ADC1_Init+0x100>)
 80006d2:	2201      	movs	r2, #1
 80006d4:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80006d6:	4b2f      	ldr	r3, [pc, #188]	; (8000794 <MX_ADC1_Init+0x100>)
 80006d8:	2204      	movs	r2, #4
 80006da:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80006dc:	4b2d      	ldr	r3, [pc, #180]	; (8000794 <MX_ADC1_Init+0x100>)
 80006de:	2200      	movs	r2, #0
 80006e0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80006e2:	4b2c      	ldr	r3, [pc, #176]	; (8000794 <MX_ADC1_Init+0x100>)
 80006e4:	2201      	movs	r2, #1
 80006e6:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 2;
 80006e8:	4b2a      	ldr	r3, [pc, #168]	; (8000794 <MX_ADC1_Init+0x100>)
 80006ea:	2202      	movs	r2, #2
 80006ec:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80006ee:	4b29      	ldr	r3, [pc, #164]	; (8000794 <MX_ADC1_Init+0x100>)
 80006f0:	2200      	movs	r2, #0
 80006f2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80006f6:	4b27      	ldr	r3, [pc, #156]	; (8000794 <MX_ADC1_Init+0x100>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80006fc:	4b25      	ldr	r3, [pc, #148]	; (8000794 <MX_ADC1_Init+0x100>)
 80006fe:	2200      	movs	r2, #0
 8000700:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000702:	4b24      	ldr	r3, [pc, #144]	; (8000794 <MX_ADC1_Init+0x100>)
 8000704:	2201      	movs	r2, #1
 8000706:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800070a:	4b22      	ldr	r3, [pc, #136]	; (8000794 <MX_ADC1_Init+0x100>)
 800070c:	2200      	movs	r2, #0
 800070e:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000710:	4b20      	ldr	r3, [pc, #128]	; (8000794 <MX_ADC1_Init+0x100>)
 8000712:	2200      	movs	r2, #0
 8000714:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000718:	481e      	ldr	r0, [pc, #120]	; (8000794 <MX_ADC1_Init+0x100>)
 800071a:	f000 fed7 	bl	80014cc <HAL_ADC_Init>
 800071e:	4603      	mov	r3, r0
 8000720:	2b00      	cmp	r3, #0
 8000722:	d001      	beq.n	8000728 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8000724:	f000 f912 	bl	800094c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000728:	2300      	movs	r3, #0
 800072a:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800072c:	f107 031c 	add.w	r3, r7, #28
 8000730:	4619      	mov	r1, r3
 8000732:	4818      	ldr	r0, [pc, #96]	; (8000794 <MX_ADC1_Init+0x100>)
 8000734:	f001 fe2a 	bl	800238c <HAL_ADCEx_MultiModeConfigChannel>
 8000738:	4603      	mov	r3, r0
 800073a:	2b00      	cmp	r3, #0
 800073c:	d001      	beq.n	8000742 <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 800073e:	f000 f905 	bl	800094c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000742:	4b16      	ldr	r3, [pc, #88]	; (800079c <MX_ADC1_Init+0x108>)
 8000744:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000746:	2306      	movs	r3, #6
 8000748:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 800074a:	2307      	movs	r3, #7
 800074c:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800074e:	237f      	movs	r3, #127	; 0x7f
 8000750:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000752:	2304      	movs	r3, #4
 8000754:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000756:	2300      	movs	r3, #0
 8000758:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800075a:	1d3b      	adds	r3, r7, #4
 800075c:	4619      	mov	r1, r3
 800075e:	480d      	ldr	r0, [pc, #52]	; (8000794 <MX_ADC1_Init+0x100>)
 8000760:	f001 f8e4 	bl	800192c <HAL_ADC_ConfigChannel>
 8000764:	4603      	mov	r3, r0
 8000766:	2b00      	cmp	r3, #0
 8000768:	d001      	beq.n	800076e <MX_ADC1_Init+0xda>
  {
    Error_Handler();
 800076a:	f000 f8ef 	bl	800094c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 800076e:	4b0c      	ldr	r3, [pc, #48]	; (80007a0 <MX_ADC1_Init+0x10c>)
 8000770:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000772:	230c      	movs	r3, #12
 8000774:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000776:	1d3b      	adds	r3, r7, #4
 8000778:	4619      	mov	r1, r3
 800077a:	4806      	ldr	r0, [pc, #24]	; (8000794 <MX_ADC1_Init+0x100>)
 800077c:	f001 f8d6 	bl	800192c <HAL_ADC_ConfigChannel>
 8000780:	4603      	mov	r3, r0
 8000782:	2b00      	cmp	r3, #0
 8000784:	d001      	beq.n	800078a <MX_ADC1_Init+0xf6>
  {
    Error_Handler();
 8000786:	f000 f8e1 	bl	800094c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800078a:	bf00      	nop
 800078c:	3728      	adds	r7, #40	; 0x28
 800078e:	46bd      	mov	sp, r7
 8000790:	bd80      	pop	{r7, pc}
 8000792:	bf00      	nop
 8000794:	2000008c 	.word	0x2000008c
 8000798:	50040000 	.word	0x50040000
 800079c:	25b00200 	.word	0x25b00200
 80007a0:	2e300800 	.word	0x2e300800

080007a4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80007a8:	4b14      	ldr	r3, [pc, #80]	; (80007fc <MX_USART2_UART_Init+0x58>)
 80007aa:	4a15      	ldr	r2, [pc, #84]	; (8000800 <MX_USART2_UART_Init+0x5c>)
 80007ac:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80007ae:	4b13      	ldr	r3, [pc, #76]	; (80007fc <MX_USART2_UART_Init+0x58>)
 80007b0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80007b4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007b6:	4b11      	ldr	r3, [pc, #68]	; (80007fc <MX_USART2_UART_Init+0x58>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007bc:	4b0f      	ldr	r3, [pc, #60]	; (80007fc <MX_USART2_UART_Init+0x58>)
 80007be:	2200      	movs	r2, #0
 80007c0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007c2:	4b0e      	ldr	r3, [pc, #56]	; (80007fc <MX_USART2_UART_Init+0x58>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007c8:	4b0c      	ldr	r3, [pc, #48]	; (80007fc <MX_USART2_UART_Init+0x58>)
 80007ca:	220c      	movs	r2, #12
 80007cc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007ce:	4b0b      	ldr	r3, [pc, #44]	; (80007fc <MX_USART2_UART_Init+0x58>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007d4:	4b09      	ldr	r3, [pc, #36]	; (80007fc <MX_USART2_UART_Init+0x58>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007da:	4b08      	ldr	r3, [pc, #32]	; (80007fc <MX_USART2_UART_Init+0x58>)
 80007dc:	2200      	movs	r2, #0
 80007de:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007e0:	4b06      	ldr	r3, [pc, #24]	; (80007fc <MX_USART2_UART_Init+0x58>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80007e6:	4805      	ldr	r0, [pc, #20]	; (80007fc <MX_USART2_UART_Init+0x58>)
 80007e8:	f003 fe6c 	bl	80044c4 <HAL_UART_Init>
 80007ec:	4603      	mov	r3, r0
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d001      	beq.n	80007f6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80007f2:	f000 f8ab 	bl	800094c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80007f6:	bf00      	nop
 80007f8:	bd80      	pop	{r7, pc}
 80007fa:	bf00      	nop
 80007fc:	20000138 	.word	0x20000138
 8000800:	40004400 	.word	0x40004400

08000804 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b082      	sub	sp, #8
 8000808:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800080a:	4b0c      	ldr	r3, [pc, #48]	; (800083c <MX_DMA_Init+0x38>)
 800080c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800080e:	4a0b      	ldr	r2, [pc, #44]	; (800083c <MX_DMA_Init+0x38>)
 8000810:	f043 0301 	orr.w	r3, r3, #1
 8000814:	6493      	str	r3, [r2, #72]	; 0x48
 8000816:	4b09      	ldr	r3, [pc, #36]	; (800083c <MX_DMA_Init+0x38>)
 8000818:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800081a:	f003 0301 	and.w	r3, r3, #1
 800081e:	607b      	str	r3, [r7, #4]
 8000820:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000822:	2200      	movs	r2, #0
 8000824:	2100      	movs	r1, #0
 8000826:	200b      	movs	r0, #11
 8000828:	f001 ff3b 	bl	80026a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800082c:	200b      	movs	r0, #11
 800082e:	f001 ff54 	bl	80026da <HAL_NVIC_EnableIRQ>

}
 8000832:	bf00      	nop
 8000834:	3708      	adds	r7, #8
 8000836:	46bd      	mov	sp, r7
 8000838:	bd80      	pop	{r7, pc}
 800083a:	bf00      	nop
 800083c:	40021000 	.word	0x40021000

08000840 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b08a      	sub	sp, #40	; 0x28
 8000844:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000846:	f107 0314 	add.w	r3, r7, #20
 800084a:	2200      	movs	r2, #0
 800084c:	601a      	str	r2, [r3, #0]
 800084e:	605a      	str	r2, [r3, #4]
 8000850:	609a      	str	r2, [r3, #8]
 8000852:	60da      	str	r2, [r3, #12]
 8000854:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000856:	4b2b      	ldr	r3, [pc, #172]	; (8000904 <MX_GPIO_Init+0xc4>)
 8000858:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800085a:	4a2a      	ldr	r2, [pc, #168]	; (8000904 <MX_GPIO_Init+0xc4>)
 800085c:	f043 0304 	orr.w	r3, r3, #4
 8000860:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000862:	4b28      	ldr	r3, [pc, #160]	; (8000904 <MX_GPIO_Init+0xc4>)
 8000864:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000866:	f003 0304 	and.w	r3, r3, #4
 800086a:	613b      	str	r3, [r7, #16]
 800086c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800086e:	4b25      	ldr	r3, [pc, #148]	; (8000904 <MX_GPIO_Init+0xc4>)
 8000870:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000872:	4a24      	ldr	r2, [pc, #144]	; (8000904 <MX_GPIO_Init+0xc4>)
 8000874:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000878:	64d3      	str	r3, [r2, #76]	; 0x4c
 800087a:	4b22      	ldr	r3, [pc, #136]	; (8000904 <MX_GPIO_Init+0xc4>)
 800087c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800087e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000882:	60fb      	str	r3, [r7, #12]
 8000884:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000886:	4b1f      	ldr	r3, [pc, #124]	; (8000904 <MX_GPIO_Init+0xc4>)
 8000888:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800088a:	4a1e      	ldr	r2, [pc, #120]	; (8000904 <MX_GPIO_Init+0xc4>)
 800088c:	f043 0301 	orr.w	r3, r3, #1
 8000890:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000892:	4b1c      	ldr	r3, [pc, #112]	; (8000904 <MX_GPIO_Init+0xc4>)
 8000894:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000896:	f003 0301 	and.w	r3, r3, #1
 800089a:	60bb      	str	r3, [r7, #8]
 800089c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800089e:	4b19      	ldr	r3, [pc, #100]	; (8000904 <MX_GPIO_Init+0xc4>)
 80008a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008a2:	4a18      	ldr	r2, [pc, #96]	; (8000904 <MX_GPIO_Init+0xc4>)
 80008a4:	f043 0302 	orr.w	r3, r3, #2
 80008a8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008aa:	4b16      	ldr	r3, [pc, #88]	; (8000904 <MX_GPIO_Init+0xc4>)
 80008ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008ae:	f003 0302 	and.w	r3, r3, #2
 80008b2:	607b      	str	r3, [r7, #4]
 80008b4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LCD_DC_Pin|LCD_CE_Pin|LCD_RST_Pin|LCD_DIN_Pin
 80008b6:	2200      	movs	r2, #0
 80008b8:	f640 410e 	movw	r1, #3086	; 0xc0e
 80008bc:	4812      	ldr	r0, [pc, #72]	; (8000908 <MX_GPIO_Init+0xc8>)
 80008be:	f002 fac9 	bl	8002e54 <HAL_GPIO_WritePin>
                          |LCD_CLK_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80008c2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80008c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80008c8:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80008cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ce:	2300      	movs	r3, #0
 80008d0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80008d2:	f107 0314 	add.w	r3, r7, #20
 80008d6:	4619      	mov	r1, r3
 80008d8:	480b      	ldr	r0, [pc, #44]	; (8000908 <MX_GPIO_Init+0xc8>)
 80008da:	f002 f911 	bl	8002b00 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_DC_Pin LCD_CE_Pin LCD_RST_Pin LCD_DIN_Pin
                           LCD_CLK_Pin */
  GPIO_InitStruct.Pin = LCD_DC_Pin|LCD_CE_Pin|LCD_RST_Pin|LCD_DIN_Pin
 80008de:	f640 430e 	movw	r3, #3086	; 0xc0e
 80008e2:	617b      	str	r3, [r7, #20]
                          |LCD_CLK_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008e4:	2301      	movs	r3, #1
 80008e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e8:	2300      	movs	r3, #0
 80008ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ec:	2300      	movs	r3, #0
 80008ee:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80008f0:	f107 0314 	add.w	r3, r7, #20
 80008f4:	4619      	mov	r1, r3
 80008f6:	4804      	ldr	r0, [pc, #16]	; (8000908 <MX_GPIO_Init+0xc8>)
 80008f8:	f002 f902 	bl	8002b00 <HAL_GPIO_Init>

}
 80008fc:	bf00      	nop
 80008fe:	3728      	adds	r7, #40	; 0x28
 8000900:	46bd      	mov	sp, r7
 8000902:	bd80      	pop	{r7, pc}
 8000904:	40021000 	.word	0x40021000
 8000908:	48000800 	.word	0x48000800

0800090c <__io_putchar>:
	LCD_refreshArea(startPoint+length, PLATFORM_LVL, startPoint+length+1, PLATFORM_LVL);
	LCD_setPixel(startPoint-1, PLATFORM_LVL, 1); // zapal lewy skrajny pxl
	LCD_refreshArea(startPoint-1, PLATFORM_LVL, startPoint+length+1, PLATFORM_LVL);
}
int __io_putchar(int ch)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	b084      	sub	sp, #16
 8000910:	af00      	add	r7, sp, #0
 8000912:	6078      	str	r0, [r7, #4]
	if (ch == '\n') {
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	2b0a      	cmp	r3, #10
 8000918:	d109      	bne.n	800092e <__io_putchar+0x22>
		uint8_t ch2 = '\r';
 800091a:	230d      	movs	r3, #13
 800091c:	73fb      	strb	r3, [r7, #15]
		HAL_UART_Transmit(&huart2, &ch2, 1, HAL_MAX_DELAY);
 800091e:	f107 010f 	add.w	r1, r7, #15
 8000922:	f04f 33ff 	mov.w	r3, #4294967295
 8000926:	2201      	movs	r2, #1
 8000928:	4807      	ldr	r0, [pc, #28]	; (8000948 <__io_putchar+0x3c>)
 800092a:	f003 fe19 	bl	8004560 <HAL_UART_Transmit>
	}
	HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 800092e:	1d39      	adds	r1, r7, #4
 8000930:	f04f 33ff 	mov.w	r3, #4294967295
 8000934:	2201      	movs	r2, #1
 8000936:	4804      	ldr	r0, [pc, #16]	; (8000948 <__io_putchar+0x3c>)
 8000938:	f003 fe12 	bl	8004560 <HAL_UART_Transmit>
	return 1;
 800093c:	2301      	movs	r3, #1
}
 800093e:	4618      	mov	r0, r3
 8000940:	3710      	adds	r7, #16
 8000942:	46bd      	mov	sp, r7
 8000944:	bd80      	pop	{r7, pc}
 8000946:	bf00      	nop
 8000948:	20000138 	.word	0x20000138

0800094c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800094c:	b480      	push	{r7}
 800094e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000950:	b672      	cpsid	i
}
 8000952:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000954:	e7fe      	b.n	8000954 <Error_Handler+0x8>
	...

08000958 <LCD_setRST>:
/*
 * @brief Set functions for GPIO pins used
 * @param PORT: port of the pin used
 * @param PIN: pin of the pin used
 */
void LCD_setRST(GPIO_TypeDef* PORT, uint16_t PIN){
 8000958:	b480      	push	{r7}
 800095a:	b083      	sub	sp, #12
 800095c:	af00      	add	r7, sp, #0
 800095e:	6078      	str	r0, [r7, #4]
 8000960:	460b      	mov	r3, r1
 8000962:	807b      	strh	r3, [r7, #2]
	lcd_gpio.RSTPORT = PORT;
 8000964:	4a05      	ldr	r2, [pc, #20]	; (800097c <LCD_setRST+0x24>)
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	6013      	str	r3, [r2, #0]
	lcd_gpio.RSTPIN = PIN;
 800096a:	4a04      	ldr	r2, [pc, #16]	; (800097c <LCD_setRST+0x24>)
 800096c:	887b      	ldrh	r3, [r7, #2]
 800096e:	8093      	strh	r3, [r2, #4]
}
 8000970:	bf00      	nop
 8000972:	370c      	adds	r7, #12
 8000974:	46bd      	mov	sp, r7
 8000976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800097a:	4770      	bx	lr
 800097c:	200003bc 	.word	0x200003bc

08000980 <LCD_setCE>:

void LCD_setCE(GPIO_TypeDef* PORT, uint16_t PIN){
 8000980:	b480      	push	{r7}
 8000982:	b083      	sub	sp, #12
 8000984:	af00      	add	r7, sp, #0
 8000986:	6078      	str	r0, [r7, #4]
 8000988:	460b      	mov	r3, r1
 800098a:	807b      	strh	r3, [r7, #2]
	lcd_gpio.CEPORT = PORT;
 800098c:	4a05      	ldr	r2, [pc, #20]	; (80009a4 <LCD_setCE+0x24>)
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	6093      	str	r3, [r2, #8]
	lcd_gpio.CEPIN = PIN;
 8000992:	4a04      	ldr	r2, [pc, #16]	; (80009a4 <LCD_setCE+0x24>)
 8000994:	887b      	ldrh	r3, [r7, #2]
 8000996:	8193      	strh	r3, [r2, #12]
}
 8000998:	bf00      	nop
 800099a:	370c      	adds	r7, #12
 800099c:	46bd      	mov	sp, r7
 800099e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a2:	4770      	bx	lr
 80009a4:	200003bc 	.word	0x200003bc

080009a8 <LCD_setDC>:

void LCD_setDC(GPIO_TypeDef* PORT, uint16_t PIN){
 80009a8:	b480      	push	{r7}
 80009aa:	b083      	sub	sp, #12
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	6078      	str	r0, [r7, #4]
 80009b0:	460b      	mov	r3, r1
 80009b2:	807b      	strh	r3, [r7, #2]
	lcd_gpio.DCPORT = PORT;
 80009b4:	4a05      	ldr	r2, [pc, #20]	; (80009cc <LCD_setDC+0x24>)
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	6113      	str	r3, [r2, #16]
	lcd_gpio.DCPIN = PIN;
 80009ba:	4a04      	ldr	r2, [pc, #16]	; (80009cc <LCD_setDC+0x24>)
 80009bc:	887b      	ldrh	r3, [r7, #2]
 80009be:	8293      	strh	r3, [r2, #20]
}
 80009c0:	bf00      	nop
 80009c2:	370c      	adds	r7, #12
 80009c4:	46bd      	mov	sp, r7
 80009c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ca:	4770      	bx	lr
 80009cc:	200003bc 	.word	0x200003bc

080009d0 <LCD_setDIN>:
void LCD_setDIN(GPIO_TypeDef* PORT, uint16_t PIN){
 80009d0:	b480      	push	{r7}
 80009d2:	b083      	sub	sp, #12
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	6078      	str	r0, [r7, #4]
 80009d8:	460b      	mov	r3, r1
 80009da:	807b      	strh	r3, [r7, #2]
	lcd_gpio.DINPORT = PORT;
 80009dc:	4a05      	ldr	r2, [pc, #20]	; (80009f4 <LCD_setDIN+0x24>)
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	6193      	str	r3, [r2, #24]
	lcd_gpio.DINPIN = PIN;
 80009e2:	4a04      	ldr	r2, [pc, #16]	; (80009f4 <LCD_setDIN+0x24>)
 80009e4:	887b      	ldrh	r3, [r7, #2]
 80009e6:	8393      	strh	r3, [r2, #28]
}
 80009e8:	bf00      	nop
 80009ea:	370c      	adds	r7, #12
 80009ec:	46bd      	mov	sp, r7
 80009ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f2:	4770      	bx	lr
 80009f4:	200003bc 	.word	0x200003bc

080009f8 <LCD_setCLK>:

void LCD_setCLK(GPIO_TypeDef* PORT, uint16_t PIN){
 80009f8:	b480      	push	{r7}
 80009fa:	b083      	sub	sp, #12
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	6078      	str	r0, [r7, #4]
 8000a00:	460b      	mov	r3, r1
 8000a02:	807b      	strh	r3, [r7, #2]
	lcd_gpio.CLKPORT = PORT;
 8000a04:	4a05      	ldr	r2, [pc, #20]	; (8000a1c <LCD_setCLK+0x24>)
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	6213      	str	r3, [r2, #32]
	lcd_gpio.CLKPIN = PIN;
 8000a0a:	4a04      	ldr	r2, [pc, #16]	; (8000a1c <LCD_setCLK+0x24>)
 8000a0c:	887b      	ldrh	r3, [r7, #2]
 8000a0e:	8493      	strh	r3, [r2, #36]	; 0x24
}
 8000a10:	bf00      	nop
 8000a12:	370c      	adds	r7, #12
 8000a14:	46bd      	mov	sp, r7
 8000a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a1a:	4770      	bx	lr
 8000a1c:	200003bc 	.word	0x200003bc

08000a20 <LCD_send>:

/*
 * @brief Send information to the LCD using configured GPIOs
 * @param val: value to be sent
 */
void LCD_send(uint8_t val){
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b084      	sub	sp, #16
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	4603      	mov	r3, r0
 8000a28:	71fb      	strb	r3, [r7, #7]
  uint8_t i;

  for(i = 0; i < 8; i++){
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	73fb      	strb	r3, [r7, #15]
 8000a2e:	e026      	b.n	8000a7e <LCD_send+0x5e>
    HAL_GPIO_WritePin(lcd_gpio.DINPORT, lcd_gpio.DINPIN, !!(val & (1 << (7 - i))));
 8000a30:	4b17      	ldr	r3, [pc, #92]	; (8000a90 <LCD_send+0x70>)
 8000a32:	6998      	ldr	r0, [r3, #24]
 8000a34:	4b16      	ldr	r3, [pc, #88]	; (8000a90 <LCD_send+0x70>)
 8000a36:	8b99      	ldrh	r1, [r3, #28]
 8000a38:	79fa      	ldrb	r2, [r7, #7]
 8000a3a:	7bfb      	ldrb	r3, [r7, #15]
 8000a3c:	f1c3 0307 	rsb	r3, r3, #7
 8000a40:	fa42 f303 	asr.w	r3, r2, r3
 8000a44:	f003 0301 	and.w	r3, r3, #1
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	bf14      	ite	ne
 8000a4c:	2301      	movne	r3, #1
 8000a4e:	2300      	moveq	r3, #0
 8000a50:	b2db      	uxtb	r3, r3
 8000a52:	461a      	mov	r2, r3
 8000a54:	f002 f9fe 	bl	8002e54 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(lcd_gpio.CLKPORT, lcd_gpio.CLKPIN, GPIO_PIN_SET);
 8000a58:	4b0d      	ldr	r3, [pc, #52]	; (8000a90 <LCD_send+0x70>)
 8000a5a:	6a1b      	ldr	r3, [r3, #32]
 8000a5c:	4a0c      	ldr	r2, [pc, #48]	; (8000a90 <LCD_send+0x70>)
 8000a5e:	8c91      	ldrh	r1, [r2, #36]	; 0x24
 8000a60:	2201      	movs	r2, #1
 8000a62:	4618      	mov	r0, r3
 8000a64:	f002 f9f6 	bl	8002e54 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(lcd_gpio.CLKPORT, lcd_gpio.CLKPIN, GPIO_PIN_RESET);
 8000a68:	4b09      	ldr	r3, [pc, #36]	; (8000a90 <LCD_send+0x70>)
 8000a6a:	6a1b      	ldr	r3, [r3, #32]
 8000a6c:	4a08      	ldr	r2, [pc, #32]	; (8000a90 <LCD_send+0x70>)
 8000a6e:	8c91      	ldrh	r1, [r2, #36]	; 0x24
 8000a70:	2200      	movs	r2, #0
 8000a72:	4618      	mov	r0, r3
 8000a74:	f002 f9ee 	bl	8002e54 <HAL_GPIO_WritePin>
  for(i = 0; i < 8; i++){
 8000a78:	7bfb      	ldrb	r3, [r7, #15]
 8000a7a:	3301      	adds	r3, #1
 8000a7c:	73fb      	strb	r3, [r7, #15]
 8000a7e:	7bfb      	ldrb	r3, [r7, #15]
 8000a80:	2b07      	cmp	r3, #7
 8000a82:	d9d5      	bls.n	8000a30 <LCD_send+0x10>
  }
}
 8000a84:	bf00      	nop
 8000a86:	bf00      	nop
 8000a88:	3710      	adds	r7, #16
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	bd80      	pop	{r7, pc}
 8000a8e:	bf00      	nop
 8000a90:	200003bc 	.word	0x200003bc

08000a94 <LCD_write>:
/*
 * @brief Writes some data into the LCD
 * @param data: data to be written
 * @param mode: command or data
 */
void LCD_write(uint8_t data, uint8_t mode){
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b082      	sub	sp, #8
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	460a      	mov	r2, r1
 8000a9e:	71fb      	strb	r3, [r7, #7]
 8000aa0:	4613      	mov	r3, r2
 8000aa2:	71bb      	strb	r3, [r7, #6]
  if(mode == LCD_COMMAND){
 8000aa4:	79bb      	ldrb	r3, [r7, #6]
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d11c      	bne.n	8000ae4 <LCD_write+0x50>
    HAL_GPIO_WritePin(lcd_gpio.DCPORT, lcd_gpio.DCPIN, GPIO_PIN_RESET);
 8000aaa:	4b1e      	ldr	r3, [pc, #120]	; (8000b24 <LCD_write+0x90>)
 8000aac:	691b      	ldr	r3, [r3, #16]
 8000aae:	4a1d      	ldr	r2, [pc, #116]	; (8000b24 <LCD_write+0x90>)
 8000ab0:	8a91      	ldrh	r1, [r2, #20]
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	4618      	mov	r0, r3
 8000ab6:	f002 f9cd 	bl	8002e54 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(lcd_gpio.CEPORT, lcd_gpio.CEPIN, GPIO_PIN_RESET);
 8000aba:	4b1a      	ldr	r3, [pc, #104]	; (8000b24 <LCD_write+0x90>)
 8000abc:	689b      	ldr	r3, [r3, #8]
 8000abe:	4a19      	ldr	r2, [pc, #100]	; (8000b24 <LCD_write+0x90>)
 8000ac0:	8991      	ldrh	r1, [r2, #12]
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	4618      	mov	r0, r3
 8000ac6:	f002 f9c5 	bl	8002e54 <HAL_GPIO_WritePin>
    LCD_send(data);
 8000aca:	79fb      	ldrb	r3, [r7, #7]
 8000acc:	4618      	mov	r0, r3
 8000ace:	f7ff ffa7 	bl	8000a20 <LCD_send>
    HAL_GPIO_WritePin(lcd_gpio.CEPORT, lcd_gpio.CEPIN, GPIO_PIN_SET);
 8000ad2:	4b14      	ldr	r3, [pc, #80]	; (8000b24 <LCD_write+0x90>)
 8000ad4:	689b      	ldr	r3, [r3, #8]
 8000ad6:	4a13      	ldr	r2, [pc, #76]	; (8000b24 <LCD_write+0x90>)
 8000ad8:	8991      	ldrh	r1, [r2, #12]
 8000ada:	2201      	movs	r2, #1
 8000adc:	4618      	mov	r0, r3
 8000ade:	f002 f9b9 	bl	8002e54 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(lcd_gpio.DCPORT, lcd_gpio.DCPIN, GPIO_PIN_SET);
    HAL_GPIO_WritePin(lcd_gpio.CEPORT, lcd_gpio.CEPIN, GPIO_PIN_RESET);
    LCD_send(data);
    HAL_GPIO_WritePin(lcd_gpio.CEPORT, lcd_gpio.CEPIN, GPIO_PIN_SET);
  }
}
 8000ae2:	e01b      	b.n	8000b1c <LCD_write+0x88>
    HAL_GPIO_WritePin(lcd_gpio.DCPORT, lcd_gpio.DCPIN, GPIO_PIN_SET);
 8000ae4:	4b0f      	ldr	r3, [pc, #60]	; (8000b24 <LCD_write+0x90>)
 8000ae6:	691b      	ldr	r3, [r3, #16]
 8000ae8:	4a0e      	ldr	r2, [pc, #56]	; (8000b24 <LCD_write+0x90>)
 8000aea:	8a91      	ldrh	r1, [r2, #20]
 8000aec:	2201      	movs	r2, #1
 8000aee:	4618      	mov	r0, r3
 8000af0:	f002 f9b0 	bl	8002e54 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(lcd_gpio.CEPORT, lcd_gpio.CEPIN, GPIO_PIN_RESET);
 8000af4:	4b0b      	ldr	r3, [pc, #44]	; (8000b24 <LCD_write+0x90>)
 8000af6:	689b      	ldr	r3, [r3, #8]
 8000af8:	4a0a      	ldr	r2, [pc, #40]	; (8000b24 <LCD_write+0x90>)
 8000afa:	8991      	ldrh	r1, [r2, #12]
 8000afc:	2200      	movs	r2, #0
 8000afe:	4618      	mov	r0, r3
 8000b00:	f002 f9a8 	bl	8002e54 <HAL_GPIO_WritePin>
    LCD_send(data);
 8000b04:	79fb      	ldrb	r3, [r7, #7]
 8000b06:	4618      	mov	r0, r3
 8000b08:	f7ff ff8a 	bl	8000a20 <LCD_send>
    HAL_GPIO_WritePin(lcd_gpio.CEPORT, lcd_gpio.CEPIN, GPIO_PIN_SET);
 8000b0c:	4b05      	ldr	r3, [pc, #20]	; (8000b24 <LCD_write+0x90>)
 8000b0e:	689b      	ldr	r3, [r3, #8]
 8000b10:	4a04      	ldr	r2, [pc, #16]	; (8000b24 <LCD_write+0x90>)
 8000b12:	8991      	ldrh	r1, [r2, #12]
 8000b14:	2201      	movs	r2, #1
 8000b16:	4618      	mov	r0, r3
 8000b18:	f002 f99c 	bl	8002e54 <HAL_GPIO_WritePin>
}
 8000b1c:	bf00      	nop
 8000b1e:	3708      	adds	r7, #8
 8000b20:	46bd      	mov	sp, r7
 8000b22:	bd80      	pop	{r7, pc}
 8000b24:	200003bc 	.word	0x200003bc

08000b28 <LCD_init>:

/*
 * @brief Initialize the LCD using predetermined values
 */
void LCD_init(){
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(lcd_gpio.RSTPORT, lcd_gpio.RSTPIN, GPIO_PIN_RESET);
 8000b2c:	4b17      	ldr	r3, [pc, #92]	; (8000b8c <LCD_init+0x64>)
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	4a16      	ldr	r2, [pc, #88]	; (8000b8c <LCD_init+0x64>)
 8000b32:	8891      	ldrh	r1, [r2, #4]
 8000b34:	2200      	movs	r2, #0
 8000b36:	4618      	mov	r0, r3
 8000b38:	f002 f98c 	bl	8002e54 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(lcd_gpio.RSTPORT, lcd_gpio.RSTPIN, GPIO_PIN_SET);
 8000b3c:	4b13      	ldr	r3, [pc, #76]	; (8000b8c <LCD_init+0x64>)
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	4a12      	ldr	r2, [pc, #72]	; (8000b8c <LCD_init+0x64>)
 8000b42:	8891      	ldrh	r1, [r2, #4]
 8000b44:	2201      	movs	r2, #1
 8000b46:	4618      	mov	r0, r3
 8000b48:	f002 f984 	bl	8002e54 <HAL_GPIO_WritePin>
  LCD_write(0x21, LCD_COMMAND); //LCD extended commands.
 8000b4c:	2100      	movs	r1, #0
 8000b4e:	2021      	movs	r0, #33	; 0x21
 8000b50:	f7ff ffa0 	bl	8000a94 <LCD_write>
  LCD_write(0xB8, LCD_COMMAND); //set LCD Vop(Contrast).
 8000b54:	2100      	movs	r1, #0
 8000b56:	20b8      	movs	r0, #184	; 0xb8
 8000b58:	f7ff ff9c 	bl	8000a94 <LCD_write>
  LCD_write(0x04, LCD_COMMAND); //set temp coefficent.
 8000b5c:	2100      	movs	r1, #0
 8000b5e:	2004      	movs	r0, #4
 8000b60:	f7ff ff98 	bl	8000a94 <LCD_write>
  LCD_write(0x14, LCD_COMMAND); //LCD bias mode 1:40.
 8000b64:	2100      	movs	r1, #0
 8000b66:	2014      	movs	r0, #20
 8000b68:	f7ff ff94 	bl	8000a94 <LCD_write>
  LCD_write(0x20, LCD_COMMAND); //LCD basic commands.
 8000b6c:	2100      	movs	r1, #0
 8000b6e:	2020      	movs	r0, #32
 8000b70:	f7ff ff90 	bl	8000a94 <LCD_write>
  LCD_write(LCD_DISPLAY_NORMAL, LCD_COMMAND); //LCD normal.
 8000b74:	2100      	movs	r1, #0
 8000b76:	200c      	movs	r0, #12
 8000b78:	f7ff ff8c 	bl	8000a94 <LCD_write>
  LCD_clrScr();
 8000b7c:	f000 f80a 	bl	8000b94 <LCD_clrScr>
  lcd.inverttext = false;
 8000b80:	4b03      	ldr	r3, [pc, #12]	; (8000b90 <LCD_init+0x68>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	f883 21f8 	strb.w	r2, [r3, #504]	; 0x1f8
}
 8000b88:	bf00      	nop
 8000b8a:	bd80      	pop	{r7, pc}
 8000b8c:	200003bc 	.word	0x200003bc
 8000b90:	200001c0 	.word	0x200001c0

08000b94 <LCD_clrScr>:
}

/*
 * @brief Clear the screen
 */
void LCD_clrScr(){
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b082      	sub	sp, #8
 8000b98:	af00      	add	r7, sp, #0
  for(int i = 0; i < 504; i++){
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	607b      	str	r3, [r7, #4]
 8000b9e:	e00b      	b.n	8000bb8 <LCD_clrScr+0x24>
    LCD_write(0x00, LCD_DATA);
 8000ba0:	2101      	movs	r1, #1
 8000ba2:	2000      	movs	r0, #0
 8000ba4:	f7ff ff76 	bl	8000a94 <LCD_write>
    lcd.buffer[i] = 0;
 8000ba8:	4a08      	ldr	r2, [pc, #32]	; (8000bcc <LCD_clrScr+0x38>)
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	4413      	add	r3, r2
 8000bae:	2200      	movs	r2, #0
 8000bb0:	701a      	strb	r2, [r3, #0]
  for(int i = 0; i < 504; i++){
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	3301      	adds	r3, #1
 8000bb6:	607b      	str	r3, [r7, #4]
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	f5b3 7ffc 	cmp.w	r3, #504	; 0x1f8
 8000bbe:	dbef      	blt.n	8000ba0 <LCD_clrScr+0xc>
  }
}
 8000bc0:	bf00      	nop
 8000bc2:	bf00      	nop
 8000bc4:	3708      	adds	r7, #8
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bd80      	pop	{r7, pc}
 8000bca:	bf00      	nop
 8000bcc:	200001c0 	.word	0x200001c0

08000bd0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	b083      	sub	sp, #12
 8000bd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bd6:	4b0f      	ldr	r3, [pc, #60]	; (8000c14 <HAL_MspInit+0x44>)
 8000bd8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000bda:	4a0e      	ldr	r2, [pc, #56]	; (8000c14 <HAL_MspInit+0x44>)
 8000bdc:	f043 0301 	orr.w	r3, r3, #1
 8000be0:	6613      	str	r3, [r2, #96]	; 0x60
 8000be2:	4b0c      	ldr	r3, [pc, #48]	; (8000c14 <HAL_MspInit+0x44>)
 8000be4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000be6:	f003 0301 	and.w	r3, r3, #1
 8000bea:	607b      	str	r3, [r7, #4]
 8000bec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bee:	4b09      	ldr	r3, [pc, #36]	; (8000c14 <HAL_MspInit+0x44>)
 8000bf0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000bf2:	4a08      	ldr	r2, [pc, #32]	; (8000c14 <HAL_MspInit+0x44>)
 8000bf4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000bf8:	6593      	str	r3, [r2, #88]	; 0x58
 8000bfa:	4b06      	ldr	r3, [pc, #24]	; (8000c14 <HAL_MspInit+0x44>)
 8000bfc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000bfe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c02:	603b      	str	r3, [r7, #0]
 8000c04:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c06:	bf00      	nop
 8000c08:	370c      	adds	r7, #12
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c10:	4770      	bx	lr
 8000c12:	bf00      	nop
 8000c14:	40021000 	.word	0x40021000

08000c18 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b0ac      	sub	sp, #176	; 0xb0
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c20:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000c24:	2200      	movs	r2, #0
 8000c26:	601a      	str	r2, [r3, #0]
 8000c28:	605a      	str	r2, [r3, #4]
 8000c2a:	609a      	str	r2, [r3, #8]
 8000c2c:	60da      	str	r2, [r3, #12]
 8000c2e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c30:	f107 0314 	add.w	r3, r7, #20
 8000c34:	2288      	movs	r2, #136	; 0x88
 8000c36:	2100      	movs	r1, #0
 8000c38:	4618      	mov	r0, r3
 8000c3a:	f004 f9b7 	bl	8004fac <memset>
  if(hadc->Instance==ADC1)
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	4a3d      	ldr	r2, [pc, #244]	; (8000d38 <HAL_ADC_MspInit+0x120>)
 8000c44:	4293      	cmp	r3, r2
 8000c46:	d172      	bne.n	8000d2e <HAL_ADC_MspInit+0x116>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000c48:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000c4c:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8000c4e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000c52:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8000c56:	2302      	movs	r3, #2
 8000c58:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000c5a:	2301      	movs	r3, #1
 8000c5c:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8000c5e:	2308      	movs	r3, #8
 8000c60:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8000c62:	2307      	movs	r3, #7
 8000c64:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000c66:	2302      	movs	r3, #2
 8000c68:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000c6a:	2302      	movs	r3, #2
 8000c6c:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8000c6e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000c72:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c74:	f107 0314 	add.w	r3, r7, #20
 8000c78:	4618      	mov	r0, r3
 8000c7a:	f002 ff67 	bl	8003b4c <HAL_RCCEx_PeriphCLKConfig>
 8000c7e:	4603      	mov	r3, r0
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d001      	beq.n	8000c88 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 8000c84:	f7ff fe62 	bl	800094c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000c88:	4b2c      	ldr	r3, [pc, #176]	; (8000d3c <HAL_ADC_MspInit+0x124>)
 8000c8a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c8c:	4a2b      	ldr	r2, [pc, #172]	; (8000d3c <HAL_ADC_MspInit+0x124>)
 8000c8e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000c92:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000c94:	4b29      	ldr	r3, [pc, #164]	; (8000d3c <HAL_ADC_MspInit+0x124>)
 8000c96:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c98:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000c9c:	613b      	str	r3, [r7, #16]
 8000c9e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ca0:	4b26      	ldr	r3, [pc, #152]	; (8000d3c <HAL_ADC_MspInit+0x124>)
 8000ca2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ca4:	4a25      	ldr	r2, [pc, #148]	; (8000d3c <HAL_ADC_MspInit+0x124>)
 8000ca6:	f043 0301 	orr.w	r3, r3, #1
 8000caa:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000cac:	4b23      	ldr	r3, [pc, #140]	; (8000d3c <HAL_ADC_MspInit+0x124>)
 8000cae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000cb0:	f003 0301 	and.w	r3, r3, #1
 8000cb4:	60fb      	str	r3, [r7, #12]
 8000cb6:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN9
    PA6     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 8000cb8:	2350      	movs	r3, #80	; 0x50
 8000cba:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000cbe:	230b      	movs	r3, #11
 8000cc0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cca:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000cce:	4619      	mov	r1, r3
 8000cd0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000cd4:	f001 ff14 	bl	8002b00 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000cd8:	4b19      	ldr	r3, [pc, #100]	; (8000d40 <HAL_ADC_MspInit+0x128>)
 8000cda:	4a1a      	ldr	r2, [pc, #104]	; (8000d44 <HAL_ADC_MspInit+0x12c>)
 8000cdc:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8000cde:	4b18      	ldr	r3, [pc, #96]	; (8000d40 <HAL_ADC_MspInit+0x128>)
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000ce4:	4b16      	ldr	r3, [pc, #88]	; (8000d40 <HAL_ADC_MspInit+0x128>)
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000cea:	4b15      	ldr	r3, [pc, #84]	; (8000d40 <HAL_ADC_MspInit+0x128>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000cf0:	4b13      	ldr	r3, [pc, #76]	; (8000d40 <HAL_ADC_MspInit+0x128>)
 8000cf2:	2280      	movs	r2, #128	; 0x80
 8000cf4:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000cf6:	4b12      	ldr	r3, [pc, #72]	; (8000d40 <HAL_ADC_MspInit+0x128>)
 8000cf8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000cfc:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000cfe:	4b10      	ldr	r3, [pc, #64]	; (8000d40 <HAL_ADC_MspInit+0x128>)
 8000d00:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000d04:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000d06:	4b0e      	ldr	r3, [pc, #56]	; (8000d40 <HAL_ADC_MspInit+0x128>)
 8000d08:	2220      	movs	r2, #32
 8000d0a:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000d0c:	4b0c      	ldr	r3, [pc, #48]	; (8000d40 <HAL_ADC_MspInit+0x128>)
 8000d0e:	2200      	movs	r2, #0
 8000d10:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000d12:	480b      	ldr	r0, [pc, #44]	; (8000d40 <HAL_ADC_MspInit+0x128>)
 8000d14:	f001 fcfc 	bl	8002710 <HAL_DMA_Init>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d001      	beq.n	8000d22 <HAL_ADC_MspInit+0x10a>
    {
      Error_Handler();
 8000d1e:	f7ff fe15 	bl	800094c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	4a06      	ldr	r2, [pc, #24]	; (8000d40 <HAL_ADC_MspInit+0x128>)
 8000d26:	64da      	str	r2, [r3, #76]	; 0x4c
 8000d28:	4a05      	ldr	r2, [pc, #20]	; (8000d40 <HAL_ADC_MspInit+0x128>)
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000d2e:	bf00      	nop
 8000d30:	37b0      	adds	r7, #176	; 0xb0
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bd80      	pop	{r7, pc}
 8000d36:	bf00      	nop
 8000d38:	50040000 	.word	0x50040000
 8000d3c:	40021000 	.word	0x40021000
 8000d40:	200000f0 	.word	0x200000f0
 8000d44:	40020008 	.word	0x40020008

08000d48 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b0ac      	sub	sp, #176	; 0xb0
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d50:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000d54:	2200      	movs	r2, #0
 8000d56:	601a      	str	r2, [r3, #0]
 8000d58:	605a      	str	r2, [r3, #4]
 8000d5a:	609a      	str	r2, [r3, #8]
 8000d5c:	60da      	str	r2, [r3, #12]
 8000d5e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000d60:	f107 0314 	add.w	r3, r7, #20
 8000d64:	2288      	movs	r2, #136	; 0x88
 8000d66:	2100      	movs	r1, #0
 8000d68:	4618      	mov	r0, r3
 8000d6a:	f004 f91f 	bl	8004fac <memset>
  if(huart->Instance==USART2)
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	4a21      	ldr	r2, [pc, #132]	; (8000df8 <HAL_UART_MspInit+0xb0>)
 8000d74:	4293      	cmp	r3, r2
 8000d76:	d13b      	bne.n	8000df0 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000d78:	2302      	movs	r3, #2
 8000d7a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000d80:	f107 0314 	add.w	r3, r7, #20
 8000d84:	4618      	mov	r0, r3
 8000d86:	f002 fee1 	bl	8003b4c <HAL_RCCEx_PeriphCLKConfig>
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d001      	beq.n	8000d94 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000d90:	f7ff fddc 	bl	800094c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000d94:	4b19      	ldr	r3, [pc, #100]	; (8000dfc <HAL_UART_MspInit+0xb4>)
 8000d96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d98:	4a18      	ldr	r2, [pc, #96]	; (8000dfc <HAL_UART_MspInit+0xb4>)
 8000d9a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d9e:	6593      	str	r3, [r2, #88]	; 0x58
 8000da0:	4b16      	ldr	r3, [pc, #88]	; (8000dfc <HAL_UART_MspInit+0xb4>)
 8000da2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000da4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000da8:	613b      	str	r3, [r7, #16]
 8000daa:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dac:	4b13      	ldr	r3, [pc, #76]	; (8000dfc <HAL_UART_MspInit+0xb4>)
 8000dae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000db0:	4a12      	ldr	r2, [pc, #72]	; (8000dfc <HAL_UART_MspInit+0xb4>)
 8000db2:	f043 0301 	orr.w	r3, r3, #1
 8000db6:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000db8:	4b10      	ldr	r3, [pc, #64]	; (8000dfc <HAL_UART_MspInit+0xb4>)
 8000dba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dbc:	f003 0301 	and.w	r3, r3, #1
 8000dc0:	60fb      	str	r3, [r7, #12]
 8000dc2:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000dc4:	230c      	movs	r3, #12
 8000dc6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dca:	2302      	movs	r3, #2
 8000dcc:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dd6:	2303      	movs	r3, #3
 8000dd8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000ddc:	2307      	movs	r3, #7
 8000dde:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000de2:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000de6:	4619      	mov	r1, r3
 8000de8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000dec:	f001 fe88 	bl	8002b00 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000df0:	bf00      	nop
 8000df2:	37b0      	adds	r7, #176	; 0xb0
 8000df4:	46bd      	mov	sp, r7
 8000df6:	bd80      	pop	{r7, pc}
 8000df8:	40004400 	.word	0x40004400
 8000dfc:	40021000 	.word	0x40021000

08000e00 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e00:	b480      	push	{r7}
 8000e02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000e04:	e7fe      	b.n	8000e04 <NMI_Handler+0x4>

08000e06 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e06:	b480      	push	{r7}
 8000e08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e0a:	e7fe      	b.n	8000e0a <HardFault_Handler+0x4>

08000e0c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e10:	e7fe      	b.n	8000e10 <MemManage_Handler+0x4>

08000e12 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e12:	b480      	push	{r7}
 8000e14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e16:	e7fe      	b.n	8000e16 <BusFault_Handler+0x4>

08000e18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e1c:	e7fe      	b.n	8000e1c <UsageFault_Handler+0x4>

08000e1e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e1e:	b480      	push	{r7}
 8000e20:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e22:	bf00      	nop
 8000e24:	46bd      	mov	sp, r7
 8000e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2a:	4770      	bx	lr

08000e2c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e30:	bf00      	nop
 8000e32:	46bd      	mov	sp, r7
 8000e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e38:	4770      	bx	lr

08000e3a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e3a:	b480      	push	{r7}
 8000e3c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e3e:	bf00      	nop
 8000e40:	46bd      	mov	sp, r7
 8000e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e46:	4770      	bx	lr

08000e48 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e4c:	f000 f948 	bl	80010e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e50:	bf00      	nop
 8000e52:	bd80      	pop	{r7, pc}

08000e54 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000e58:	4802      	ldr	r0, [pc, #8]	; (8000e64 <DMA1_Channel1_IRQHandler+0x10>)
 8000e5a:	f001 fd71 	bl	8002940 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000e5e:	bf00      	nop
 8000e60:	bd80      	pop	{r7, pc}
 8000e62:	bf00      	nop
 8000e64:	200000f0 	.word	0x200000f0

08000e68 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b086      	sub	sp, #24
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	60f8      	str	r0, [r7, #12]
 8000e70:	60b9      	str	r1, [r7, #8]
 8000e72:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e74:	2300      	movs	r3, #0
 8000e76:	617b      	str	r3, [r7, #20]
 8000e78:	e00a      	b.n	8000e90 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000e7a:	f3af 8000 	nop.w
 8000e7e:	4601      	mov	r1, r0
 8000e80:	68bb      	ldr	r3, [r7, #8]
 8000e82:	1c5a      	adds	r2, r3, #1
 8000e84:	60ba      	str	r2, [r7, #8]
 8000e86:	b2ca      	uxtb	r2, r1
 8000e88:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e8a:	697b      	ldr	r3, [r7, #20]
 8000e8c:	3301      	adds	r3, #1
 8000e8e:	617b      	str	r3, [r7, #20]
 8000e90:	697a      	ldr	r2, [r7, #20]
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	429a      	cmp	r2, r3
 8000e96:	dbf0      	blt.n	8000e7a <_read+0x12>
  }

  return len;
 8000e98:	687b      	ldr	r3, [r7, #4]
}
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	3718      	adds	r7, #24
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bd80      	pop	{r7, pc}

08000ea2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000ea2:	b580      	push	{r7, lr}
 8000ea4:	b086      	sub	sp, #24
 8000ea6:	af00      	add	r7, sp, #0
 8000ea8:	60f8      	str	r0, [r7, #12]
 8000eaa:	60b9      	str	r1, [r7, #8]
 8000eac:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000eae:	2300      	movs	r3, #0
 8000eb0:	617b      	str	r3, [r7, #20]
 8000eb2:	e009      	b.n	8000ec8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000eb4:	68bb      	ldr	r3, [r7, #8]
 8000eb6:	1c5a      	adds	r2, r3, #1
 8000eb8:	60ba      	str	r2, [r7, #8]
 8000eba:	781b      	ldrb	r3, [r3, #0]
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	f7ff fd25 	bl	800090c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ec2:	697b      	ldr	r3, [r7, #20]
 8000ec4:	3301      	adds	r3, #1
 8000ec6:	617b      	str	r3, [r7, #20]
 8000ec8:	697a      	ldr	r2, [r7, #20]
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	429a      	cmp	r2, r3
 8000ece:	dbf1      	blt.n	8000eb4 <_write+0x12>
  }
  return len;
 8000ed0:	687b      	ldr	r3, [r7, #4]
}
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	3718      	adds	r7, #24
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd80      	pop	{r7, pc}

08000eda <_close>:

int _close(int file)
{
 8000eda:	b480      	push	{r7}
 8000edc:	b083      	sub	sp, #12
 8000ede:	af00      	add	r7, sp, #0
 8000ee0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000ee2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	370c      	adds	r7, #12
 8000eea:	46bd      	mov	sp, r7
 8000eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef0:	4770      	bx	lr

08000ef2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000ef2:	b480      	push	{r7}
 8000ef4:	b083      	sub	sp, #12
 8000ef6:	af00      	add	r7, sp, #0
 8000ef8:	6078      	str	r0, [r7, #4]
 8000efa:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000efc:	683b      	ldr	r3, [r7, #0]
 8000efe:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000f02:	605a      	str	r2, [r3, #4]
  return 0;
 8000f04:	2300      	movs	r3, #0
}
 8000f06:	4618      	mov	r0, r3
 8000f08:	370c      	adds	r7, #12
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f10:	4770      	bx	lr

08000f12 <_isatty>:

int _isatty(int file)
{
 8000f12:	b480      	push	{r7}
 8000f14:	b083      	sub	sp, #12
 8000f16:	af00      	add	r7, sp, #0
 8000f18:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000f1a:	2301      	movs	r3, #1
}
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	370c      	adds	r7, #12
 8000f20:	46bd      	mov	sp, r7
 8000f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f26:	4770      	bx	lr

08000f28 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	b085      	sub	sp, #20
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	60f8      	str	r0, [r7, #12]
 8000f30:	60b9      	str	r1, [r7, #8]
 8000f32:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000f34:	2300      	movs	r3, #0
}
 8000f36:	4618      	mov	r0, r3
 8000f38:	3714      	adds	r7, #20
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f40:	4770      	bx	lr
	...

08000f44 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b086      	sub	sp, #24
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f4c:	4a14      	ldr	r2, [pc, #80]	; (8000fa0 <_sbrk+0x5c>)
 8000f4e:	4b15      	ldr	r3, [pc, #84]	; (8000fa4 <_sbrk+0x60>)
 8000f50:	1ad3      	subs	r3, r2, r3
 8000f52:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f54:	697b      	ldr	r3, [r7, #20]
 8000f56:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f58:	4b13      	ldr	r3, [pc, #76]	; (8000fa8 <_sbrk+0x64>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d102      	bne.n	8000f66 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f60:	4b11      	ldr	r3, [pc, #68]	; (8000fa8 <_sbrk+0x64>)
 8000f62:	4a12      	ldr	r2, [pc, #72]	; (8000fac <_sbrk+0x68>)
 8000f64:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f66:	4b10      	ldr	r3, [pc, #64]	; (8000fa8 <_sbrk+0x64>)
 8000f68:	681a      	ldr	r2, [r3, #0]
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	4413      	add	r3, r2
 8000f6e:	693a      	ldr	r2, [r7, #16]
 8000f70:	429a      	cmp	r2, r3
 8000f72:	d207      	bcs.n	8000f84 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f74:	f003 fff0 	bl	8004f58 <__errno>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	220c      	movs	r2, #12
 8000f7c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f7e:	f04f 33ff 	mov.w	r3, #4294967295
 8000f82:	e009      	b.n	8000f98 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f84:	4b08      	ldr	r3, [pc, #32]	; (8000fa8 <_sbrk+0x64>)
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f8a:	4b07      	ldr	r3, [pc, #28]	; (8000fa8 <_sbrk+0x64>)
 8000f8c:	681a      	ldr	r2, [r3, #0]
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	4413      	add	r3, r2
 8000f92:	4a05      	ldr	r2, [pc, #20]	; (8000fa8 <_sbrk+0x64>)
 8000f94:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f96:	68fb      	ldr	r3, [r7, #12]
}
 8000f98:	4618      	mov	r0, r3
 8000f9a:	3718      	adds	r7, #24
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	bd80      	pop	{r7, pc}
 8000fa0:	20018000 	.word	0x20018000
 8000fa4:	00000400 	.word	0x00000400
 8000fa8:	200003e4 	.word	0x200003e4
 8000fac:	20000400 	.word	0x20000400

08000fb0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000fb4:	4b06      	ldr	r3, [pc, #24]	; (8000fd0 <SystemInit+0x20>)
 8000fb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000fba:	4a05      	ldr	r2, [pc, #20]	; (8000fd0 <SystemInit+0x20>)
 8000fbc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000fc0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8000fc4:	bf00      	nop
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fcc:	4770      	bx	lr
 8000fce:	bf00      	nop
 8000fd0:	e000ed00 	.word	0xe000ed00

08000fd4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000fd4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800100c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000fd8:	f7ff ffea 	bl	8000fb0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000fdc:	480c      	ldr	r0, [pc, #48]	; (8001010 <LoopForever+0x6>)
  ldr r1, =_edata
 8000fde:	490d      	ldr	r1, [pc, #52]	; (8001014 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000fe0:	4a0d      	ldr	r2, [pc, #52]	; (8001018 <LoopForever+0xe>)
  movs r3, #0
 8000fe2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000fe4:	e002      	b.n	8000fec <LoopCopyDataInit>

08000fe6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000fe6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000fe8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000fea:	3304      	adds	r3, #4

08000fec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000fec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000fee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ff0:	d3f9      	bcc.n	8000fe6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ff2:	4a0a      	ldr	r2, [pc, #40]	; (800101c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000ff4:	4c0a      	ldr	r4, [pc, #40]	; (8001020 <LoopForever+0x16>)
  movs r3, #0
 8000ff6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ff8:	e001      	b.n	8000ffe <LoopFillZerobss>

08000ffa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ffa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ffc:	3204      	adds	r2, #4

08000ffe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ffe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001000:	d3fb      	bcc.n	8000ffa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001002:	f003 ffaf 	bl	8004f64 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001006:	f7ff fab5 	bl	8000574 <main>

0800100a <LoopForever>:

LoopForever:
    b LoopForever
 800100a:	e7fe      	b.n	800100a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800100c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001010:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001014:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001018:	08005fec 	.word	0x08005fec
  ldr r2, =_sbss
 800101c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001020:	200003fc 	.word	0x200003fc

08001024 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001024:	e7fe      	b.n	8001024 <ADC1_2_IRQHandler>
	...

08001028 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b082      	sub	sp, #8
 800102c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800102e:	2300      	movs	r3, #0
 8001030:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001032:	4b0c      	ldr	r3, [pc, #48]	; (8001064 <HAL_Init+0x3c>)
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	4a0b      	ldr	r2, [pc, #44]	; (8001064 <HAL_Init+0x3c>)
 8001038:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800103c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800103e:	2003      	movs	r0, #3
 8001040:	f001 fb24 	bl	800268c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001044:	2000      	movs	r0, #0
 8001046:	f000 f80f 	bl	8001068 <HAL_InitTick>
 800104a:	4603      	mov	r3, r0
 800104c:	2b00      	cmp	r3, #0
 800104e:	d002      	beq.n	8001056 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001050:	2301      	movs	r3, #1
 8001052:	71fb      	strb	r3, [r7, #7]
 8001054:	e001      	b.n	800105a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001056:	f7ff fdbb 	bl	8000bd0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800105a:	79fb      	ldrb	r3, [r7, #7]
}
 800105c:	4618      	mov	r0, r3
 800105e:	3708      	adds	r7, #8
 8001060:	46bd      	mov	sp, r7
 8001062:	bd80      	pop	{r7, pc}
 8001064:	40022000 	.word	0x40022000

08001068 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b084      	sub	sp, #16
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001070:	2300      	movs	r3, #0
 8001072:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001074:	4b17      	ldr	r3, [pc, #92]	; (80010d4 <HAL_InitTick+0x6c>)
 8001076:	781b      	ldrb	r3, [r3, #0]
 8001078:	2b00      	cmp	r3, #0
 800107a:	d023      	beq.n	80010c4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800107c:	4b16      	ldr	r3, [pc, #88]	; (80010d8 <HAL_InitTick+0x70>)
 800107e:	681a      	ldr	r2, [r3, #0]
 8001080:	4b14      	ldr	r3, [pc, #80]	; (80010d4 <HAL_InitTick+0x6c>)
 8001082:	781b      	ldrb	r3, [r3, #0]
 8001084:	4619      	mov	r1, r3
 8001086:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800108a:	fbb3 f3f1 	udiv	r3, r3, r1
 800108e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001092:	4618      	mov	r0, r3
 8001094:	f001 fb2f 	bl	80026f6 <HAL_SYSTICK_Config>
 8001098:	4603      	mov	r3, r0
 800109a:	2b00      	cmp	r3, #0
 800109c:	d10f      	bne.n	80010be <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	2b0f      	cmp	r3, #15
 80010a2:	d809      	bhi.n	80010b8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010a4:	2200      	movs	r2, #0
 80010a6:	6879      	ldr	r1, [r7, #4]
 80010a8:	f04f 30ff 	mov.w	r0, #4294967295
 80010ac:	f001 faf9 	bl	80026a2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80010b0:	4a0a      	ldr	r2, [pc, #40]	; (80010dc <HAL_InitTick+0x74>)
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	6013      	str	r3, [r2, #0]
 80010b6:	e007      	b.n	80010c8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80010b8:	2301      	movs	r3, #1
 80010ba:	73fb      	strb	r3, [r7, #15]
 80010bc:	e004      	b.n	80010c8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80010be:	2301      	movs	r3, #1
 80010c0:	73fb      	strb	r3, [r7, #15]
 80010c2:	e001      	b.n	80010c8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80010c4:	2301      	movs	r3, #1
 80010c6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80010c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80010ca:	4618      	mov	r0, r3
 80010cc:	3710      	adds	r7, #16
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}
 80010d2:	bf00      	nop
 80010d4:	20000008 	.word	0x20000008
 80010d8:	20000000 	.word	0x20000000
 80010dc:	20000004 	.word	0x20000004

080010e0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010e0:	b480      	push	{r7}
 80010e2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80010e4:	4b06      	ldr	r3, [pc, #24]	; (8001100 <HAL_IncTick+0x20>)
 80010e6:	781b      	ldrb	r3, [r3, #0]
 80010e8:	461a      	mov	r2, r3
 80010ea:	4b06      	ldr	r3, [pc, #24]	; (8001104 <HAL_IncTick+0x24>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	4413      	add	r3, r2
 80010f0:	4a04      	ldr	r2, [pc, #16]	; (8001104 <HAL_IncTick+0x24>)
 80010f2:	6013      	str	r3, [r2, #0]
}
 80010f4:	bf00      	nop
 80010f6:	46bd      	mov	sp, r7
 80010f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fc:	4770      	bx	lr
 80010fe:	bf00      	nop
 8001100:	20000008 	.word	0x20000008
 8001104:	200003e8 	.word	0x200003e8

08001108 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001108:	b480      	push	{r7}
 800110a:	af00      	add	r7, sp, #0
  return uwTick;
 800110c:	4b03      	ldr	r3, [pc, #12]	; (800111c <HAL_GetTick+0x14>)
 800110e:	681b      	ldr	r3, [r3, #0]
}
 8001110:	4618      	mov	r0, r3
 8001112:	46bd      	mov	sp, r7
 8001114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001118:	4770      	bx	lr
 800111a:	bf00      	nop
 800111c:	200003e8 	.word	0x200003e8

08001120 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001120:	b480      	push	{r7}
 8001122:	b083      	sub	sp, #12
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
 8001128:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	689b      	ldr	r3, [r3, #8]
 800112e:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8001132:	683b      	ldr	r3, [r7, #0]
 8001134:	431a      	orrs	r2, r3
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	609a      	str	r2, [r3, #8]
}
 800113a:	bf00      	nop
 800113c:	370c      	adds	r7, #12
 800113e:	46bd      	mov	sp, r7
 8001140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001144:	4770      	bx	lr

08001146 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001146:	b480      	push	{r7}
 8001148:	b083      	sub	sp, #12
 800114a:	af00      	add	r7, sp, #0
 800114c:	6078      	str	r0, [r7, #4]
 800114e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	689b      	ldr	r3, [r3, #8]
 8001154:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001158:	683b      	ldr	r3, [r7, #0]
 800115a:	431a      	orrs	r2, r3
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	609a      	str	r2, [r3, #8]
}
 8001160:	bf00      	nop
 8001162:	370c      	adds	r7, #12
 8001164:	46bd      	mov	sp, r7
 8001166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116a:	4770      	bx	lr

0800116c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800116c:	b480      	push	{r7}
 800116e:	b083      	sub	sp, #12
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	689b      	ldr	r3, [r3, #8]
 8001178:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 800117c:	4618      	mov	r0, r3
 800117e:	370c      	adds	r7, #12
 8001180:	46bd      	mov	sp, r7
 8001182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001186:	4770      	bx	lr

08001188 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001188:	b480      	push	{r7}
 800118a:	b087      	sub	sp, #28
 800118c:	af00      	add	r7, sp, #0
 800118e:	60f8      	str	r0, [r7, #12]
 8001190:	60b9      	str	r1, [r7, #8]
 8001192:	607a      	str	r2, [r7, #4]
 8001194:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001196:	68fb      	ldr	r3, [r7, #12]
 8001198:	3360      	adds	r3, #96	; 0x60
 800119a:	461a      	mov	r2, r3
 800119c:	68bb      	ldr	r3, [r7, #8]
 800119e:	009b      	lsls	r3, r3, #2
 80011a0:	4413      	add	r3, r2
 80011a2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80011a4:	697b      	ldr	r3, [r7, #20]
 80011a6:	681a      	ldr	r2, [r3, #0]
 80011a8:	4b08      	ldr	r3, [pc, #32]	; (80011cc <LL_ADC_SetOffset+0x44>)
 80011aa:	4013      	ands	r3, r2
 80011ac:	687a      	ldr	r2, [r7, #4]
 80011ae:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80011b2:	683a      	ldr	r2, [r7, #0]
 80011b4:	430a      	orrs	r2, r1
 80011b6:	4313      	orrs	r3, r2
 80011b8:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80011bc:	697b      	ldr	r3, [r7, #20]
 80011be:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80011c0:	bf00      	nop
 80011c2:	371c      	adds	r7, #28
 80011c4:	46bd      	mov	sp, r7
 80011c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ca:	4770      	bx	lr
 80011cc:	03fff000 	.word	0x03fff000

080011d0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80011d0:	b480      	push	{r7}
 80011d2:	b085      	sub	sp, #20
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
 80011d8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	3360      	adds	r3, #96	; 0x60
 80011de:	461a      	mov	r2, r3
 80011e0:	683b      	ldr	r3, [r7, #0]
 80011e2:	009b      	lsls	r3, r3, #2
 80011e4:	4413      	add	r3, r2
 80011e6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80011f0:	4618      	mov	r0, r3
 80011f2:	3714      	adds	r7, #20
 80011f4:	46bd      	mov	sp, r7
 80011f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fa:	4770      	bx	lr

080011fc <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80011fc:	b480      	push	{r7}
 80011fe:	b087      	sub	sp, #28
 8001200:	af00      	add	r7, sp, #0
 8001202:	60f8      	str	r0, [r7, #12]
 8001204:	60b9      	str	r1, [r7, #8]
 8001206:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	3360      	adds	r3, #96	; 0x60
 800120c:	461a      	mov	r2, r3
 800120e:	68bb      	ldr	r3, [r7, #8]
 8001210:	009b      	lsls	r3, r3, #2
 8001212:	4413      	add	r3, r2
 8001214:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001216:	697b      	ldr	r3, [r7, #20]
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	431a      	orrs	r2, r3
 8001222:	697b      	ldr	r3, [r7, #20]
 8001224:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001226:	bf00      	nop
 8001228:	371c      	adds	r7, #28
 800122a:	46bd      	mov	sp, r7
 800122c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001230:	4770      	bx	lr

08001232 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8001232:	b480      	push	{r7}
 8001234:	b083      	sub	sp, #12
 8001236:	af00      	add	r7, sp, #0
 8001238:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	68db      	ldr	r3, [r3, #12]
 800123e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001242:	2b00      	cmp	r3, #0
 8001244:	d101      	bne.n	800124a <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001246:	2301      	movs	r3, #1
 8001248:	e000      	b.n	800124c <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800124a:	2300      	movs	r3, #0
}
 800124c:	4618      	mov	r0, r3
 800124e:	370c      	adds	r7, #12
 8001250:	46bd      	mov	sp, r7
 8001252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001256:	4770      	bx	lr

08001258 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001258:	b480      	push	{r7}
 800125a:	b087      	sub	sp, #28
 800125c:	af00      	add	r7, sp, #0
 800125e:	60f8      	str	r0, [r7, #12]
 8001260:	60b9      	str	r1, [r7, #8]
 8001262:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	3330      	adds	r3, #48	; 0x30
 8001268:	461a      	mov	r2, r3
 800126a:	68bb      	ldr	r3, [r7, #8]
 800126c:	0a1b      	lsrs	r3, r3, #8
 800126e:	009b      	lsls	r3, r3, #2
 8001270:	f003 030c 	and.w	r3, r3, #12
 8001274:	4413      	add	r3, r2
 8001276:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001278:	697b      	ldr	r3, [r7, #20]
 800127a:	681a      	ldr	r2, [r3, #0]
 800127c:	68bb      	ldr	r3, [r7, #8]
 800127e:	f003 031f 	and.w	r3, r3, #31
 8001282:	211f      	movs	r1, #31
 8001284:	fa01 f303 	lsl.w	r3, r1, r3
 8001288:	43db      	mvns	r3, r3
 800128a:	401a      	ands	r2, r3
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	0e9b      	lsrs	r3, r3, #26
 8001290:	f003 011f 	and.w	r1, r3, #31
 8001294:	68bb      	ldr	r3, [r7, #8]
 8001296:	f003 031f 	and.w	r3, r3, #31
 800129a:	fa01 f303 	lsl.w	r3, r1, r3
 800129e:	431a      	orrs	r2, r3
 80012a0:	697b      	ldr	r3, [r7, #20]
 80012a2:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80012a4:	bf00      	nop
 80012a6:	371c      	adds	r7, #28
 80012a8:	46bd      	mov	sp, r7
 80012aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ae:	4770      	bx	lr

080012b0 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80012b0:	b480      	push	{r7}
 80012b2:	b087      	sub	sp, #28
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	60f8      	str	r0, [r7, #12]
 80012b8:	60b9      	str	r1, [r7, #8]
 80012ba:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	3314      	adds	r3, #20
 80012c0:	461a      	mov	r2, r3
 80012c2:	68bb      	ldr	r3, [r7, #8]
 80012c4:	0e5b      	lsrs	r3, r3, #25
 80012c6:	009b      	lsls	r3, r3, #2
 80012c8:	f003 0304 	and.w	r3, r3, #4
 80012cc:	4413      	add	r3, r2
 80012ce:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80012d0:	697b      	ldr	r3, [r7, #20]
 80012d2:	681a      	ldr	r2, [r3, #0]
 80012d4:	68bb      	ldr	r3, [r7, #8]
 80012d6:	0d1b      	lsrs	r3, r3, #20
 80012d8:	f003 031f 	and.w	r3, r3, #31
 80012dc:	2107      	movs	r1, #7
 80012de:	fa01 f303 	lsl.w	r3, r1, r3
 80012e2:	43db      	mvns	r3, r3
 80012e4:	401a      	ands	r2, r3
 80012e6:	68bb      	ldr	r3, [r7, #8]
 80012e8:	0d1b      	lsrs	r3, r3, #20
 80012ea:	f003 031f 	and.w	r3, r3, #31
 80012ee:	6879      	ldr	r1, [r7, #4]
 80012f0:	fa01 f303 	lsl.w	r3, r1, r3
 80012f4:	431a      	orrs	r2, r3
 80012f6:	697b      	ldr	r3, [r7, #20]
 80012f8:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80012fa:	bf00      	nop
 80012fc:	371c      	adds	r7, #28
 80012fe:	46bd      	mov	sp, r7
 8001300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001304:	4770      	bx	lr
	...

08001308 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001308:	b480      	push	{r7}
 800130a:	b085      	sub	sp, #20
 800130c:	af00      	add	r7, sp, #0
 800130e:	60f8      	str	r0, [r7, #12]
 8001310:	60b9      	str	r1, [r7, #8]
 8001312:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800131a:	68bb      	ldr	r3, [r7, #8]
 800131c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001320:	43db      	mvns	r3, r3
 8001322:	401a      	ands	r2, r3
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	f003 0318 	and.w	r3, r3, #24
 800132a:	4908      	ldr	r1, [pc, #32]	; (800134c <LL_ADC_SetChannelSingleDiff+0x44>)
 800132c:	40d9      	lsrs	r1, r3
 800132e:	68bb      	ldr	r3, [r7, #8]
 8001330:	400b      	ands	r3, r1
 8001332:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001336:	431a      	orrs	r2, r3
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800133e:	bf00      	nop
 8001340:	3714      	adds	r7, #20
 8001342:	46bd      	mov	sp, r7
 8001344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001348:	4770      	bx	lr
 800134a:	bf00      	nop
 800134c:	0007ffff 	.word	0x0007ffff

08001350 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001350:	b480      	push	{r7}
 8001352:	b083      	sub	sp, #12
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	689b      	ldr	r3, [r3, #8]
 800135c:	f003 031f 	and.w	r3, r3, #31
}
 8001360:	4618      	mov	r0, r3
 8001362:	370c      	adds	r7, #12
 8001364:	46bd      	mov	sp, r7
 8001366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136a:	4770      	bx	lr

0800136c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800136c:	b480      	push	{r7}
 800136e:	b083      	sub	sp, #12
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	689b      	ldr	r3, [r3, #8]
 8001378:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 800137c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001380:	687a      	ldr	r2, [r7, #4]
 8001382:	6093      	str	r3, [r2, #8]
}
 8001384:	bf00      	nop
 8001386:	370c      	adds	r7, #12
 8001388:	46bd      	mov	sp, r7
 800138a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138e:	4770      	bx	lr

08001390 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8001390:	b480      	push	{r7}
 8001392:	b083      	sub	sp, #12
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	689b      	ldr	r3, [r3, #8]
 800139c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80013a0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80013a4:	d101      	bne.n	80013aa <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80013a6:	2301      	movs	r3, #1
 80013a8:	e000      	b.n	80013ac <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80013aa:	2300      	movs	r3, #0
}
 80013ac:	4618      	mov	r0, r3
 80013ae:	370c      	adds	r7, #12
 80013b0:	46bd      	mov	sp, r7
 80013b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b6:	4770      	bx	lr

080013b8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80013b8:	b480      	push	{r7}
 80013ba:	b083      	sub	sp, #12
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	689b      	ldr	r3, [r3, #8]
 80013c4:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80013c8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80013cc:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80013d4:	bf00      	nop
 80013d6:	370c      	adds	r7, #12
 80013d8:	46bd      	mov	sp, r7
 80013da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013de:	4770      	bx	lr

080013e0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80013e0:	b480      	push	{r7}
 80013e2:	b083      	sub	sp, #12
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	689b      	ldr	r3, [r3, #8]
 80013ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013f0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80013f4:	d101      	bne.n	80013fa <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80013f6:	2301      	movs	r3, #1
 80013f8:	e000      	b.n	80013fc <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80013fa:	2300      	movs	r3, #0
}
 80013fc:	4618      	mov	r0, r3
 80013fe:	370c      	adds	r7, #12
 8001400:	46bd      	mov	sp, r7
 8001402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001406:	4770      	bx	lr

08001408 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001408:	b480      	push	{r7}
 800140a:	b083      	sub	sp, #12
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	689b      	ldr	r3, [r3, #8]
 8001414:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001418:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800141c:	f043 0201 	orr.w	r2, r3, #1
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001424:	bf00      	nop
 8001426:	370c      	adds	r7, #12
 8001428:	46bd      	mov	sp, r7
 800142a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142e:	4770      	bx	lr

08001430 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8001430:	b480      	push	{r7}
 8001432:	b083      	sub	sp, #12
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	689b      	ldr	r3, [r3, #8]
 800143c:	f003 0301 	and.w	r3, r3, #1
 8001440:	2b01      	cmp	r3, #1
 8001442:	d101      	bne.n	8001448 <LL_ADC_IsEnabled+0x18>
 8001444:	2301      	movs	r3, #1
 8001446:	e000      	b.n	800144a <LL_ADC_IsEnabled+0x1a>
 8001448:	2300      	movs	r3, #0
}
 800144a:	4618      	mov	r0, r3
 800144c:	370c      	adds	r7, #12
 800144e:	46bd      	mov	sp, r7
 8001450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001454:	4770      	bx	lr

08001456 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001456:	b480      	push	{r7}
 8001458:	b083      	sub	sp, #12
 800145a:	af00      	add	r7, sp, #0
 800145c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	689b      	ldr	r3, [r3, #8]
 8001462:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001466:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800146a:	f043 0204 	orr.w	r2, r3, #4
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001472:	bf00      	nop
 8001474:	370c      	adds	r7, #12
 8001476:	46bd      	mov	sp, r7
 8001478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147c:	4770      	bx	lr

0800147e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800147e:	b480      	push	{r7}
 8001480:	b083      	sub	sp, #12
 8001482:	af00      	add	r7, sp, #0
 8001484:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	689b      	ldr	r3, [r3, #8]
 800148a:	f003 0304 	and.w	r3, r3, #4
 800148e:	2b04      	cmp	r3, #4
 8001490:	d101      	bne.n	8001496 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001492:	2301      	movs	r3, #1
 8001494:	e000      	b.n	8001498 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001496:	2300      	movs	r3, #0
}
 8001498:	4618      	mov	r0, r3
 800149a:	370c      	adds	r7, #12
 800149c:	46bd      	mov	sp, r7
 800149e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a2:	4770      	bx	lr

080014a4 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80014a4:	b480      	push	{r7}
 80014a6:	b083      	sub	sp, #12
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	689b      	ldr	r3, [r3, #8]
 80014b0:	f003 0308 	and.w	r3, r3, #8
 80014b4:	2b08      	cmp	r3, #8
 80014b6:	d101      	bne.n	80014bc <LL_ADC_INJ_IsConversionOngoing+0x18>
 80014b8:	2301      	movs	r3, #1
 80014ba:	e000      	b.n	80014be <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80014bc:	2300      	movs	r3, #0
}
 80014be:	4618      	mov	r0, r3
 80014c0:	370c      	adds	r7, #12
 80014c2:	46bd      	mov	sp, r7
 80014c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c8:	4770      	bx	lr
	...

080014cc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80014cc:	b590      	push	{r4, r7, lr}
 80014ce:	b089      	sub	sp, #36	; 0x24
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80014d4:	2300      	movs	r3, #0
 80014d6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80014d8:	2300      	movs	r3, #0
 80014da:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d101      	bne.n	80014e6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80014e2:	2301      	movs	r3, #1
 80014e4:	e136      	b.n	8001754 <HAL_ADC_Init+0x288>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	691b      	ldr	r3, [r3, #16]
 80014ea:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d109      	bne.n	8001508 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80014f4:	6878      	ldr	r0, [r7, #4]
 80014f6:	f7ff fb8f 	bl	8000c18 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	2200      	movs	r2, #0
 80014fe:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	2200      	movs	r2, #0
 8001504:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	4618      	mov	r0, r3
 800150e:	f7ff ff3f 	bl	8001390 <LL_ADC_IsDeepPowerDownEnabled>
 8001512:	4603      	mov	r3, r0
 8001514:	2b00      	cmp	r3, #0
 8001516:	d004      	beq.n	8001522 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	4618      	mov	r0, r3
 800151e:	f7ff ff25 	bl	800136c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	4618      	mov	r0, r3
 8001528:	f7ff ff5a 	bl	80013e0 <LL_ADC_IsInternalRegulatorEnabled>
 800152c:	4603      	mov	r3, r0
 800152e:	2b00      	cmp	r3, #0
 8001530:	d115      	bne.n	800155e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	4618      	mov	r0, r3
 8001538:	f7ff ff3e 	bl	80013b8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800153c:	4b87      	ldr	r3, [pc, #540]	; (800175c <HAL_ADC_Init+0x290>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	099b      	lsrs	r3, r3, #6
 8001542:	4a87      	ldr	r2, [pc, #540]	; (8001760 <HAL_ADC_Init+0x294>)
 8001544:	fba2 2303 	umull	r2, r3, r2, r3
 8001548:	099b      	lsrs	r3, r3, #6
 800154a:	3301      	adds	r3, #1
 800154c:	005b      	lsls	r3, r3, #1
 800154e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001550:	e002      	b.n	8001558 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001552:	68bb      	ldr	r3, [r7, #8]
 8001554:	3b01      	subs	r3, #1
 8001556:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001558:	68bb      	ldr	r3, [r7, #8]
 800155a:	2b00      	cmp	r3, #0
 800155c:	d1f9      	bne.n	8001552 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	4618      	mov	r0, r3
 8001564:	f7ff ff3c 	bl	80013e0 <LL_ADC_IsInternalRegulatorEnabled>
 8001568:	4603      	mov	r3, r0
 800156a:	2b00      	cmp	r3, #0
 800156c:	d10d      	bne.n	800158a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001572:	f043 0210 	orr.w	r2, r3, #16
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800157e:	f043 0201 	orr.w	r2, r3, #1
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8001586:	2301      	movs	r3, #1
 8001588:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	4618      	mov	r0, r3
 8001590:	f7ff ff75 	bl	800147e <LL_ADC_REG_IsConversionOngoing>
 8001594:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800159a:	f003 0310 	and.w	r3, r3, #16
 800159e:	2b00      	cmp	r3, #0
 80015a0:	f040 80cf 	bne.w	8001742 <HAL_ADC_Init+0x276>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80015a4:	697b      	ldr	r3, [r7, #20]
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	f040 80cb 	bne.w	8001742 <HAL_ADC_Init+0x276>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80015b0:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80015b4:	f043 0202 	orr.w	r2, r3, #2
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	4618      	mov	r0, r3
 80015c2:	f7ff ff35 	bl	8001430 <LL_ADC_IsEnabled>
 80015c6:	4603      	mov	r3, r0
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d115      	bne.n	80015f8 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80015cc:	4865      	ldr	r0, [pc, #404]	; (8001764 <HAL_ADC_Init+0x298>)
 80015ce:	f7ff ff2f 	bl	8001430 <LL_ADC_IsEnabled>
 80015d2:	4604      	mov	r4, r0
 80015d4:	4864      	ldr	r0, [pc, #400]	; (8001768 <HAL_ADC_Init+0x29c>)
 80015d6:	f7ff ff2b 	bl	8001430 <LL_ADC_IsEnabled>
 80015da:	4603      	mov	r3, r0
 80015dc:	431c      	orrs	r4, r3
 80015de:	4863      	ldr	r0, [pc, #396]	; (800176c <HAL_ADC_Init+0x2a0>)
 80015e0:	f7ff ff26 	bl	8001430 <LL_ADC_IsEnabled>
 80015e4:	4603      	mov	r3, r0
 80015e6:	4323      	orrs	r3, r4
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d105      	bne.n	80015f8 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	685b      	ldr	r3, [r3, #4]
 80015f0:	4619      	mov	r1, r3
 80015f2:	485f      	ldr	r0, [pc, #380]	; (8001770 <HAL_ADC_Init+0x2a4>)
 80015f4:	f7ff fd94 	bl	8001120 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	7e5b      	ldrb	r3, [r3, #25]
 80015fc:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001602:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8001608:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 800160e:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001616:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001618:	4313      	orrs	r3, r2
 800161a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001622:	2b01      	cmp	r3, #1
 8001624:	d106      	bne.n	8001634 <HAL_ADC_Init+0x168>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800162a:	3b01      	subs	r3, #1
 800162c:	045b      	lsls	r3, r3, #17
 800162e:	69ba      	ldr	r2, [r7, #24]
 8001630:	4313      	orrs	r3, r2
 8001632:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001638:	2b00      	cmp	r3, #0
 800163a:	d009      	beq.n	8001650 <HAL_ADC_Init+0x184>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001640:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001648:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800164a:	69ba      	ldr	r2, [r7, #24]
 800164c:	4313      	orrs	r3, r2
 800164e:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	68da      	ldr	r2, [r3, #12]
 8001656:	4b47      	ldr	r3, [pc, #284]	; (8001774 <HAL_ADC_Init+0x2a8>)
 8001658:	4013      	ands	r3, r2
 800165a:	687a      	ldr	r2, [r7, #4]
 800165c:	6812      	ldr	r2, [r2, #0]
 800165e:	69b9      	ldr	r1, [r7, #24]
 8001660:	430b      	orrs	r3, r1
 8001662:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	4618      	mov	r0, r3
 800166a:	f7ff ff08 	bl	800147e <LL_ADC_REG_IsConversionOngoing>
 800166e:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	4618      	mov	r0, r3
 8001676:	f7ff ff15 	bl	80014a4 <LL_ADC_INJ_IsConversionOngoing>
 800167a:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800167c:	693b      	ldr	r3, [r7, #16]
 800167e:	2b00      	cmp	r3, #0
 8001680:	d13d      	bne.n	80016fe <HAL_ADC_Init+0x232>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	2b00      	cmp	r3, #0
 8001686:	d13a      	bne.n	80016fe <HAL_ADC_Init+0x232>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800168c:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001694:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8001696:	4313      	orrs	r3, r2
 8001698:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	68db      	ldr	r3, [r3, #12]
 80016a0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80016a4:	f023 0302 	bic.w	r3, r3, #2
 80016a8:	687a      	ldr	r2, [r7, #4]
 80016aa:	6812      	ldr	r2, [r2, #0]
 80016ac:	69b9      	ldr	r1, [r7, #24]
 80016ae:	430b      	orrs	r3, r1
 80016b0:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80016b8:	2b01      	cmp	r3, #1
 80016ba:	d118      	bne.n	80016ee <HAL_ADC_Init+0x222>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	691b      	ldr	r3, [r3, #16]
 80016c2:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80016c6:	f023 0304 	bic.w	r3, r3, #4
 80016ca:	687a      	ldr	r2, [r7, #4]
 80016cc:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 80016ce:	687a      	ldr	r2, [r7, #4]
 80016d0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80016d2:	4311      	orrs	r1, r2
 80016d4:	687a      	ldr	r2, [r7, #4]
 80016d6:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80016d8:	4311      	orrs	r1, r2
 80016da:	687a      	ldr	r2, [r7, #4]
 80016dc:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80016de:	430a      	orrs	r2, r1
 80016e0:	431a      	orrs	r2, r3
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	f042 0201 	orr.w	r2, r2, #1
 80016ea:	611a      	str	r2, [r3, #16]
 80016ec:	e007      	b.n	80016fe <HAL_ADC_Init+0x232>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	691a      	ldr	r2, [r3, #16]
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	f022 0201 	bic.w	r2, r2, #1
 80016fc:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	691b      	ldr	r3, [r3, #16]
 8001702:	2b01      	cmp	r3, #1
 8001704:	d10c      	bne.n	8001720 <HAL_ADC_Init+0x254>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800170c:	f023 010f 	bic.w	r1, r3, #15
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	69db      	ldr	r3, [r3, #28]
 8001714:	1e5a      	subs	r2, r3, #1
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	430a      	orrs	r2, r1
 800171c:	631a      	str	r2, [r3, #48]	; 0x30
 800171e:	e007      	b.n	8001730 <HAL_ADC_Init+0x264>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	f022 020f 	bic.w	r2, r2, #15
 800172e:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001734:	f023 0303 	bic.w	r3, r3, #3
 8001738:	f043 0201 	orr.w	r2, r3, #1
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	655a      	str	r2, [r3, #84]	; 0x54
 8001740:	e007      	b.n	8001752 <HAL_ADC_Init+0x286>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001746:	f043 0210 	orr.w	r2, r3, #16
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800174e:	2301      	movs	r3, #1
 8001750:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001752:	7ffb      	ldrb	r3, [r7, #31]
}
 8001754:	4618      	mov	r0, r3
 8001756:	3724      	adds	r7, #36	; 0x24
 8001758:	46bd      	mov	sp, r7
 800175a:	bd90      	pop	{r4, r7, pc}
 800175c:	20000000 	.word	0x20000000
 8001760:	053e2d63 	.word	0x053e2d63
 8001764:	50040000 	.word	0x50040000
 8001768:	50040100 	.word	0x50040100
 800176c:	50040200 	.word	0x50040200
 8001770:	50040300 	.word	0x50040300
 8001774:	fff0c007 	.word	0xfff0c007

08001778 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b086      	sub	sp, #24
 800177c:	af00      	add	r7, sp, #0
 800177e:	60f8      	str	r0, [r7, #12]
 8001780:	60b9      	str	r1, [r7, #8]
 8001782:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001784:	4853      	ldr	r0, [pc, #332]	; (80018d4 <HAL_ADC_Start_DMA+0x15c>)
 8001786:	f7ff fde3 	bl	8001350 <LL_ADC_GetMultimode>
 800178a:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	4618      	mov	r0, r3
 8001792:	f7ff fe74 	bl	800147e <LL_ADC_REG_IsConversionOngoing>
 8001796:	4603      	mov	r3, r0
 8001798:	2b00      	cmp	r3, #0
 800179a:	f040 8093 	bne.w	80018c4 <HAL_ADC_Start_DMA+0x14c>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80017a4:	2b01      	cmp	r3, #1
 80017a6:	d101      	bne.n	80017ac <HAL_ADC_Start_DMA+0x34>
 80017a8:	2302      	movs	r3, #2
 80017aa:	e08e      	b.n	80018ca <HAL_ADC_Start_DMA+0x152>
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	2201      	movs	r2, #1
 80017b0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	4a47      	ldr	r2, [pc, #284]	; (80018d8 <HAL_ADC_Start_DMA+0x160>)
 80017ba:	4293      	cmp	r3, r2
 80017bc:	d008      	beq.n	80017d0 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80017be:	693b      	ldr	r3, [r7, #16]
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d005      	beq.n	80017d0 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80017c4:	693b      	ldr	r3, [r7, #16]
 80017c6:	2b05      	cmp	r3, #5
 80017c8:	d002      	beq.n	80017d0 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80017ca:	693b      	ldr	r3, [r7, #16]
 80017cc:	2b09      	cmp	r3, #9
 80017ce:	d172      	bne.n	80018b6 <HAL_ADC_Start_DMA+0x13e>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80017d0:	68f8      	ldr	r0, [r7, #12]
 80017d2:	f000 fc9b 	bl	800210c <ADC_Enable>
 80017d6:	4603      	mov	r3, r0
 80017d8:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80017da:	7dfb      	ldrb	r3, [r7, #23]
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d165      	bne.n	80018ac <HAL_ADC_Start_DMA+0x134>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80017e4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80017e8:	f023 0301 	bic.w	r3, r3, #1
 80017ec:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	4a38      	ldr	r2, [pc, #224]	; (80018dc <HAL_ADC_Start_DMA+0x164>)
 80017fa:	4293      	cmp	r3, r2
 80017fc:	d002      	beq.n	8001804 <HAL_ADC_Start_DMA+0x8c>
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	e000      	b.n	8001806 <HAL_ADC_Start_DMA+0x8e>
 8001804:	4b36      	ldr	r3, [pc, #216]	; (80018e0 <HAL_ADC_Start_DMA+0x168>)
 8001806:	68fa      	ldr	r2, [r7, #12]
 8001808:	6812      	ldr	r2, [r2, #0]
 800180a:	4293      	cmp	r3, r2
 800180c:	d002      	beq.n	8001814 <HAL_ADC_Start_DMA+0x9c>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800180e:	693b      	ldr	r3, [r7, #16]
 8001810:	2b00      	cmp	r3, #0
 8001812:	d105      	bne.n	8001820 <HAL_ADC_Start_DMA+0xa8>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001818:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	655a      	str	r2, [r3, #84]	; 0x54
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001824:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001828:	2b00      	cmp	r3, #0
 800182a:	d006      	beq.n	800183a <HAL_ADC_Start_DMA+0xc2>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001830:	f023 0206 	bic.w	r2, r3, #6
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	659a      	str	r2, [r3, #88]	; 0x58
 8001838:	e002      	b.n	8001840 <HAL_ADC_Start_DMA+0xc8>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	2200      	movs	r2, #0
 800183e:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001844:	4a27      	ldr	r2, [pc, #156]	; (80018e4 <HAL_ADC_Start_DMA+0x16c>)
 8001846:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800184c:	4a26      	ldr	r2, [pc, #152]	; (80018e8 <HAL_ADC_Start_DMA+0x170>)
 800184e:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001854:	4a25      	ldr	r2, [pc, #148]	; (80018ec <HAL_ADC_Start_DMA+0x174>)
 8001856:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	221c      	movs	r2, #28
 800185e:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	2200      	movs	r2, #0
 8001864:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	685a      	ldr	r2, [r3, #4]
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	f042 0210 	orr.w	r2, r2, #16
 8001876:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	68da      	ldr	r2, [r3, #12]
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	f042 0201 	orr.w	r2, r2, #1
 8001886:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	3340      	adds	r3, #64	; 0x40
 8001892:	4619      	mov	r1, r3
 8001894:	68ba      	ldr	r2, [r7, #8]
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	f000 fff2 	bl	8002880 <HAL_DMA_Start_IT>
 800189c:	4603      	mov	r3, r0
 800189e:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	4618      	mov	r0, r3
 80018a6:	f7ff fdd6 	bl	8001456 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 80018aa:	e00d      	b.n	80018c8 <HAL_ADC_Start_DMA+0x150>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	2200      	movs	r2, #0
 80018b0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      if (tmp_hal_status == HAL_OK)
 80018b4:	e008      	b.n	80018c8 <HAL_ADC_Start_DMA+0x150>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 80018b6:	2301      	movs	r3, #1
 80018b8:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	2200      	movs	r2, #0
 80018be:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 80018c2:	e001      	b.n	80018c8 <HAL_ADC_Start_DMA+0x150>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80018c4:	2302      	movs	r3, #2
 80018c6:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80018c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80018ca:	4618      	mov	r0, r3
 80018cc:	3718      	adds	r7, #24
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bd80      	pop	{r7, pc}
 80018d2:	bf00      	nop
 80018d4:	50040300 	.word	0x50040300
 80018d8:	50040200 	.word	0x50040200
 80018dc:	50040100 	.word	0x50040100
 80018e0:	50040000 	.word	0x50040000
 80018e4:	08002219 	.word	0x08002219
 80018e8:	080022f1 	.word	0x080022f1
 80018ec:	0800230d 	.word	0x0800230d

080018f0 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80018f0:	b480      	push	{r7}
 80018f2:	b083      	sub	sp, #12
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80018f8:	bf00      	nop
 80018fa:	370c      	adds	r7, #12
 80018fc:	46bd      	mov	sp, r7
 80018fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001902:	4770      	bx	lr

08001904 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001904:	b480      	push	{r7}
 8001906:	b083      	sub	sp, #12
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800190c:	bf00      	nop
 800190e:	370c      	adds	r7, #12
 8001910:	46bd      	mov	sp, r7
 8001912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001916:	4770      	bx	lr

08001918 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001918:	b480      	push	{r7}
 800191a:	b083      	sub	sp, #12
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001920:	bf00      	nop
 8001922:	370c      	adds	r7, #12
 8001924:	46bd      	mov	sp, r7
 8001926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192a:	4770      	bx	lr

0800192c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b0b6      	sub	sp, #216	; 0xd8
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
 8001934:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001936:	2300      	movs	r3, #0
 8001938:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800193c:	2300      	movs	r3, #0
 800193e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001946:	2b01      	cmp	r3, #1
 8001948:	d101      	bne.n	800194e <HAL_ADC_ConfigChannel+0x22>
 800194a:	2302      	movs	r3, #2
 800194c:	e3c7      	b.n	80020de <HAL_ADC_ConfigChannel+0x7b2>
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	2201      	movs	r2, #1
 8001952:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	4618      	mov	r0, r3
 800195c:	f7ff fd8f 	bl	800147e <LL_ADC_REG_IsConversionOngoing>
 8001960:	4603      	mov	r3, r0
 8001962:	2b00      	cmp	r3, #0
 8001964:	f040 83a8 	bne.w	80020b8 <HAL_ADC_ConfigChannel+0x78c>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8001968:	683b      	ldr	r3, [r7, #0]
 800196a:	685b      	ldr	r3, [r3, #4]
 800196c:	2b05      	cmp	r3, #5
 800196e:	d824      	bhi.n	80019ba <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	685b      	ldr	r3, [r3, #4]
 8001974:	3b02      	subs	r3, #2
 8001976:	2b03      	cmp	r3, #3
 8001978:	d81b      	bhi.n	80019b2 <HAL_ADC_ConfigChannel+0x86>
 800197a:	a201      	add	r2, pc, #4	; (adr r2, 8001980 <HAL_ADC_ConfigChannel+0x54>)
 800197c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001980:	08001991 	.word	0x08001991
 8001984:	08001999 	.word	0x08001999
 8001988:	080019a1 	.word	0x080019a1
 800198c:	080019a9 	.word	0x080019a9
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	220c      	movs	r2, #12
 8001994:	605a      	str	r2, [r3, #4]
          break;
 8001996:	e011      	b.n	80019bc <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	2212      	movs	r2, #18
 800199c:	605a      	str	r2, [r3, #4]
          break;
 800199e:	e00d      	b.n	80019bc <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 80019a0:	683b      	ldr	r3, [r7, #0]
 80019a2:	2218      	movs	r2, #24
 80019a4:	605a      	str	r2, [r3, #4]
          break;
 80019a6:	e009      	b.n	80019bc <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 80019a8:	683b      	ldr	r3, [r7, #0]
 80019aa:	f44f 7280 	mov.w	r2, #256	; 0x100
 80019ae:	605a      	str	r2, [r3, #4]
          break;
 80019b0:	e004      	b.n	80019bc <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 80019b2:	683b      	ldr	r3, [r7, #0]
 80019b4:	2206      	movs	r2, #6
 80019b6:	605a      	str	r2, [r3, #4]
          break;
 80019b8:	e000      	b.n	80019bc <HAL_ADC_ConfigChannel+0x90>
      }
    }
 80019ba:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	6818      	ldr	r0, [r3, #0]
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	6859      	ldr	r1, [r3, #4]
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	461a      	mov	r2, r3
 80019ca:	f7ff fc45 	bl	8001258 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	4618      	mov	r0, r3
 80019d4:	f7ff fd53 	bl	800147e <LL_ADC_REG_IsConversionOngoing>
 80019d8:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	4618      	mov	r0, r3
 80019e2:	f7ff fd5f 	bl	80014a4 <LL_ADC_INJ_IsConversionOngoing>
 80019e6:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80019ea:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	f040 81a6 	bne.w	8001d40 <HAL_ADC_ConfigChannel+0x414>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80019f4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	f040 81a1 	bne.w	8001d40 <HAL_ADC_ConfigChannel+0x414>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	6818      	ldr	r0, [r3, #0]
 8001a02:	683b      	ldr	r3, [r7, #0]
 8001a04:	6819      	ldr	r1, [r3, #0]
 8001a06:	683b      	ldr	r3, [r7, #0]
 8001a08:	689b      	ldr	r3, [r3, #8]
 8001a0a:	461a      	mov	r2, r3
 8001a0c:	f7ff fc50 	bl	80012b0 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8001a10:	683b      	ldr	r3, [r7, #0]
 8001a12:	695a      	ldr	r2, [r3, #20]
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	68db      	ldr	r3, [r3, #12]
 8001a1a:	08db      	lsrs	r3, r3, #3
 8001a1c:	f003 0303 	and.w	r3, r3, #3
 8001a20:	005b      	lsls	r3, r3, #1
 8001a22:	fa02 f303 	lsl.w	r3, r2, r3
 8001a26:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001a2a:	683b      	ldr	r3, [r7, #0]
 8001a2c:	691b      	ldr	r3, [r3, #16]
 8001a2e:	2b04      	cmp	r3, #4
 8001a30:	d00a      	beq.n	8001a48 <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	6818      	ldr	r0, [r3, #0]
 8001a36:	683b      	ldr	r3, [r7, #0]
 8001a38:	6919      	ldr	r1, [r3, #16]
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	681a      	ldr	r2, [r3, #0]
 8001a3e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001a42:	f7ff fba1 	bl	8001188 <LL_ADC_SetOffset>
 8001a46:	e17b      	b.n	8001d40 <HAL_ADC_ConfigChannel+0x414>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	2100      	movs	r1, #0
 8001a4e:	4618      	mov	r0, r3
 8001a50:	f7ff fbbe 	bl	80011d0 <LL_ADC_GetOffsetChannel>
 8001a54:	4603      	mov	r3, r0
 8001a56:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d10a      	bne.n	8001a74 <HAL_ADC_ConfigChannel+0x148>
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	2100      	movs	r1, #0
 8001a64:	4618      	mov	r0, r3
 8001a66:	f7ff fbb3 	bl	80011d0 <LL_ADC_GetOffsetChannel>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	0e9b      	lsrs	r3, r3, #26
 8001a6e:	f003 021f 	and.w	r2, r3, #31
 8001a72:	e01e      	b.n	8001ab2 <HAL_ADC_ConfigChannel+0x186>
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	2100      	movs	r1, #0
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	f7ff fba8 	bl	80011d0 <LL_ADC_GetOffsetChannel>
 8001a80:	4603      	mov	r3, r0
 8001a82:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a86:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001a8a:	fa93 f3a3 	rbit	r3, r3
 8001a8e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001a92:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8001a96:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001a9a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d101      	bne.n	8001aa6 <HAL_ADC_ConfigChannel+0x17a>
  {
    return 32U;
 8001aa2:	2320      	movs	r3, #32
 8001aa4:	e004      	b.n	8001ab0 <HAL_ADC_ConfigChannel+0x184>
  }
  return __builtin_clz(value);
 8001aa6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001aaa:	fab3 f383 	clz	r3, r3
 8001aae:	b2db      	uxtb	r3, r3
 8001ab0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001ab2:	683b      	ldr	r3, [r7, #0]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d105      	bne.n	8001aca <HAL_ADC_ConfigChannel+0x19e>
 8001abe:	683b      	ldr	r3, [r7, #0]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	0e9b      	lsrs	r3, r3, #26
 8001ac4:	f003 031f 	and.w	r3, r3, #31
 8001ac8:	e018      	b.n	8001afc <HAL_ADC_ConfigChannel+0x1d0>
 8001aca:	683b      	ldr	r3, [r7, #0]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ad2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8001ad6:	fa93 f3a3 	rbit	r3, r3
 8001ada:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8001ade:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001ae2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8001ae6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d101      	bne.n	8001af2 <HAL_ADC_ConfigChannel+0x1c6>
    return 32U;
 8001aee:	2320      	movs	r3, #32
 8001af0:	e004      	b.n	8001afc <HAL_ADC_ConfigChannel+0x1d0>
  return __builtin_clz(value);
 8001af2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8001af6:	fab3 f383 	clz	r3, r3
 8001afa:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001afc:	429a      	cmp	r2, r3
 8001afe:	d106      	bne.n	8001b0e <HAL_ADC_ConfigChannel+0x1e2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	2200      	movs	r2, #0
 8001b06:	2100      	movs	r1, #0
 8001b08:	4618      	mov	r0, r3
 8001b0a:	f7ff fb77 	bl	80011fc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	2101      	movs	r1, #1
 8001b14:	4618      	mov	r0, r3
 8001b16:	f7ff fb5b 	bl	80011d0 <LL_ADC_GetOffsetChannel>
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d10a      	bne.n	8001b3a <HAL_ADC_ConfigChannel+0x20e>
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	2101      	movs	r1, #1
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	f7ff fb50 	bl	80011d0 <LL_ADC_GetOffsetChannel>
 8001b30:	4603      	mov	r3, r0
 8001b32:	0e9b      	lsrs	r3, r3, #26
 8001b34:	f003 021f 	and.w	r2, r3, #31
 8001b38:	e01e      	b.n	8001b78 <HAL_ADC_ConfigChannel+0x24c>
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	2101      	movs	r1, #1
 8001b40:	4618      	mov	r0, r3
 8001b42:	f7ff fb45 	bl	80011d0 <LL_ADC_GetOffsetChannel>
 8001b46:	4603      	mov	r3, r0
 8001b48:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b4c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001b50:	fa93 f3a3 	rbit	r3, r3
 8001b54:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8001b58:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001b5c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8001b60:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d101      	bne.n	8001b6c <HAL_ADC_ConfigChannel+0x240>
    return 32U;
 8001b68:	2320      	movs	r3, #32
 8001b6a:	e004      	b.n	8001b76 <HAL_ADC_ConfigChannel+0x24a>
  return __builtin_clz(value);
 8001b6c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001b70:	fab3 f383 	clz	r3, r3
 8001b74:	b2db      	uxtb	r3, r3
 8001b76:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d105      	bne.n	8001b90 <HAL_ADC_ConfigChannel+0x264>
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	0e9b      	lsrs	r3, r3, #26
 8001b8a:	f003 031f 	and.w	r3, r3, #31
 8001b8e:	e018      	b.n	8001bc2 <HAL_ADC_ConfigChannel+0x296>
 8001b90:	683b      	ldr	r3, [r7, #0]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b98:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001b9c:	fa93 f3a3 	rbit	r3, r3
 8001ba0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8001ba4:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001ba8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8001bac:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d101      	bne.n	8001bb8 <HAL_ADC_ConfigChannel+0x28c>
    return 32U;
 8001bb4:	2320      	movs	r3, #32
 8001bb6:	e004      	b.n	8001bc2 <HAL_ADC_ConfigChannel+0x296>
  return __builtin_clz(value);
 8001bb8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001bbc:	fab3 f383 	clz	r3, r3
 8001bc0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001bc2:	429a      	cmp	r2, r3
 8001bc4:	d106      	bne.n	8001bd4 <HAL_ADC_ConfigChannel+0x2a8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	2200      	movs	r2, #0
 8001bcc:	2101      	movs	r1, #1
 8001bce:	4618      	mov	r0, r3
 8001bd0:	f7ff fb14 	bl	80011fc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	2102      	movs	r1, #2
 8001bda:	4618      	mov	r0, r3
 8001bdc:	f7ff faf8 	bl	80011d0 <LL_ADC_GetOffsetChannel>
 8001be0:	4603      	mov	r3, r0
 8001be2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d10a      	bne.n	8001c00 <HAL_ADC_ConfigChannel+0x2d4>
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	2102      	movs	r1, #2
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	f7ff faed 	bl	80011d0 <LL_ADC_GetOffsetChannel>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	0e9b      	lsrs	r3, r3, #26
 8001bfa:	f003 021f 	and.w	r2, r3, #31
 8001bfe:	e01e      	b.n	8001c3e <HAL_ADC_ConfigChannel+0x312>
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	2102      	movs	r1, #2
 8001c06:	4618      	mov	r0, r3
 8001c08:	f7ff fae2 	bl	80011d0 <LL_ADC_GetOffsetChannel>
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c12:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001c16:	fa93 f3a3 	rbit	r3, r3
 8001c1a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8001c1e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001c22:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8001c26:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d101      	bne.n	8001c32 <HAL_ADC_ConfigChannel+0x306>
    return 32U;
 8001c2e:	2320      	movs	r3, #32
 8001c30:	e004      	b.n	8001c3c <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8001c32:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001c36:	fab3 f383 	clz	r3, r3
 8001c3a:	b2db      	uxtb	r3, r3
 8001c3c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001c3e:	683b      	ldr	r3, [r7, #0]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d105      	bne.n	8001c56 <HAL_ADC_ConfigChannel+0x32a>
 8001c4a:	683b      	ldr	r3, [r7, #0]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	0e9b      	lsrs	r3, r3, #26
 8001c50:	f003 031f 	and.w	r3, r3, #31
 8001c54:	e016      	b.n	8001c84 <HAL_ADC_ConfigChannel+0x358>
 8001c56:	683b      	ldr	r3, [r7, #0]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c5e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001c62:	fa93 f3a3 	rbit	r3, r3
 8001c66:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8001c68:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001c6a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8001c6e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d101      	bne.n	8001c7a <HAL_ADC_ConfigChannel+0x34e>
    return 32U;
 8001c76:	2320      	movs	r3, #32
 8001c78:	e004      	b.n	8001c84 <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 8001c7a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001c7e:	fab3 f383 	clz	r3, r3
 8001c82:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001c84:	429a      	cmp	r2, r3
 8001c86:	d106      	bne.n	8001c96 <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	2102      	movs	r1, #2
 8001c90:	4618      	mov	r0, r3
 8001c92:	f7ff fab3 	bl	80011fc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	2103      	movs	r1, #3
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	f7ff fa97 	bl	80011d0 <LL_ADC_GetOffsetChannel>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d10a      	bne.n	8001cc2 <HAL_ADC_ConfigChannel+0x396>
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	2103      	movs	r1, #3
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	f7ff fa8c 	bl	80011d0 <LL_ADC_GetOffsetChannel>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	0e9b      	lsrs	r3, r3, #26
 8001cbc:	f003 021f 	and.w	r2, r3, #31
 8001cc0:	e017      	b.n	8001cf2 <HAL_ADC_ConfigChannel+0x3c6>
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	2103      	movs	r1, #3
 8001cc8:	4618      	mov	r0, r3
 8001cca:	f7ff fa81 	bl	80011d0 <LL_ADC_GetOffsetChannel>
 8001cce:	4603      	mov	r3, r0
 8001cd0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cd2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001cd4:	fa93 f3a3 	rbit	r3, r3
 8001cd8:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8001cda:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001cdc:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8001cde:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d101      	bne.n	8001ce8 <HAL_ADC_ConfigChannel+0x3bc>
    return 32U;
 8001ce4:	2320      	movs	r3, #32
 8001ce6:	e003      	b.n	8001cf0 <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 8001ce8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001cea:	fab3 f383 	clz	r3, r3
 8001cee:	b2db      	uxtb	r3, r3
 8001cf0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d105      	bne.n	8001d0a <HAL_ADC_ConfigChannel+0x3de>
 8001cfe:	683b      	ldr	r3, [r7, #0]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	0e9b      	lsrs	r3, r3, #26
 8001d04:	f003 031f 	and.w	r3, r3, #31
 8001d08:	e011      	b.n	8001d2e <HAL_ADC_ConfigChannel+0x402>
 8001d0a:	683b      	ldr	r3, [r7, #0]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d10:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001d12:	fa93 f3a3 	rbit	r3, r3
 8001d16:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8001d18:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001d1a:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8001d1c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d101      	bne.n	8001d26 <HAL_ADC_ConfigChannel+0x3fa>
    return 32U;
 8001d22:	2320      	movs	r3, #32
 8001d24:	e003      	b.n	8001d2e <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 8001d26:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001d28:	fab3 f383 	clz	r3, r3
 8001d2c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001d2e:	429a      	cmp	r2, r3
 8001d30:	d106      	bne.n	8001d40 <HAL_ADC_ConfigChannel+0x414>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	2200      	movs	r2, #0
 8001d38:	2103      	movs	r1, #3
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	f7ff fa5e 	bl	80011fc <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	4618      	mov	r0, r3
 8001d46:	f7ff fb73 	bl	8001430 <LL_ADC_IsEnabled>
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	f040 813f 	bne.w	8001fd0 <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	6818      	ldr	r0, [r3, #0]
 8001d56:	683b      	ldr	r3, [r7, #0]
 8001d58:	6819      	ldr	r1, [r3, #0]
 8001d5a:	683b      	ldr	r3, [r7, #0]
 8001d5c:	68db      	ldr	r3, [r3, #12]
 8001d5e:	461a      	mov	r2, r3
 8001d60:	f7ff fad2 	bl	8001308 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001d64:	683b      	ldr	r3, [r7, #0]
 8001d66:	68db      	ldr	r3, [r3, #12]
 8001d68:	4a8e      	ldr	r2, [pc, #568]	; (8001fa4 <HAL_ADC_ConfigChannel+0x678>)
 8001d6a:	4293      	cmp	r3, r2
 8001d6c:	f040 8130 	bne.w	8001fd0 <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d10b      	bne.n	8001d98 <HAL_ADC_ConfigChannel+0x46c>
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	0e9b      	lsrs	r3, r3, #26
 8001d86:	3301      	adds	r3, #1
 8001d88:	f003 031f 	and.w	r3, r3, #31
 8001d8c:	2b09      	cmp	r3, #9
 8001d8e:	bf94      	ite	ls
 8001d90:	2301      	movls	r3, #1
 8001d92:	2300      	movhi	r3, #0
 8001d94:	b2db      	uxtb	r3, r3
 8001d96:	e019      	b.n	8001dcc <HAL_ADC_ConfigChannel+0x4a0>
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d9e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001da0:	fa93 f3a3 	rbit	r3, r3
 8001da4:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8001da6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001da8:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8001daa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d101      	bne.n	8001db4 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8001db0:	2320      	movs	r3, #32
 8001db2:	e003      	b.n	8001dbc <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 8001db4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001db6:	fab3 f383 	clz	r3, r3
 8001dba:	b2db      	uxtb	r3, r3
 8001dbc:	3301      	adds	r3, #1
 8001dbe:	f003 031f 	and.w	r3, r3, #31
 8001dc2:	2b09      	cmp	r3, #9
 8001dc4:	bf94      	ite	ls
 8001dc6:	2301      	movls	r3, #1
 8001dc8:	2300      	movhi	r3, #0
 8001dca:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d079      	beq.n	8001ec4 <HAL_ADC_ConfigChannel+0x598>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001dd0:	683b      	ldr	r3, [r7, #0]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d107      	bne.n	8001dec <HAL_ADC_ConfigChannel+0x4c0>
 8001ddc:	683b      	ldr	r3, [r7, #0]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	0e9b      	lsrs	r3, r3, #26
 8001de2:	3301      	adds	r3, #1
 8001de4:	069b      	lsls	r3, r3, #26
 8001de6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001dea:	e015      	b.n	8001e18 <HAL_ADC_ConfigChannel+0x4ec>
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001df2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001df4:	fa93 f3a3 	rbit	r3, r3
 8001df8:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8001dfa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001dfc:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8001dfe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d101      	bne.n	8001e08 <HAL_ADC_ConfigChannel+0x4dc>
    return 32U;
 8001e04:	2320      	movs	r3, #32
 8001e06:	e003      	b.n	8001e10 <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 8001e08:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001e0a:	fab3 f383 	clz	r3, r3
 8001e0e:	b2db      	uxtb	r3, r3
 8001e10:	3301      	adds	r3, #1
 8001e12:	069b      	lsls	r3, r3, #26
 8001e14:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d109      	bne.n	8001e38 <HAL_ADC_ConfigChannel+0x50c>
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	0e9b      	lsrs	r3, r3, #26
 8001e2a:	3301      	adds	r3, #1
 8001e2c:	f003 031f 	and.w	r3, r3, #31
 8001e30:	2101      	movs	r1, #1
 8001e32:	fa01 f303 	lsl.w	r3, r1, r3
 8001e36:	e017      	b.n	8001e68 <HAL_ADC_ConfigChannel+0x53c>
 8001e38:	683b      	ldr	r3, [r7, #0]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e3e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001e40:	fa93 f3a3 	rbit	r3, r3
 8001e44:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8001e46:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001e48:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8001e4a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d101      	bne.n	8001e54 <HAL_ADC_ConfigChannel+0x528>
    return 32U;
 8001e50:	2320      	movs	r3, #32
 8001e52:	e003      	b.n	8001e5c <HAL_ADC_ConfigChannel+0x530>
  return __builtin_clz(value);
 8001e54:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001e56:	fab3 f383 	clz	r3, r3
 8001e5a:	b2db      	uxtb	r3, r3
 8001e5c:	3301      	adds	r3, #1
 8001e5e:	f003 031f 	and.w	r3, r3, #31
 8001e62:	2101      	movs	r1, #1
 8001e64:	fa01 f303 	lsl.w	r3, r1, r3
 8001e68:	ea42 0103 	orr.w	r1, r2, r3
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d10a      	bne.n	8001e8e <HAL_ADC_ConfigChannel+0x562>
 8001e78:	683b      	ldr	r3, [r7, #0]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	0e9b      	lsrs	r3, r3, #26
 8001e7e:	3301      	adds	r3, #1
 8001e80:	f003 021f 	and.w	r2, r3, #31
 8001e84:	4613      	mov	r3, r2
 8001e86:	005b      	lsls	r3, r3, #1
 8001e88:	4413      	add	r3, r2
 8001e8a:	051b      	lsls	r3, r3, #20
 8001e8c:	e018      	b.n	8001ec0 <HAL_ADC_ConfigChannel+0x594>
 8001e8e:	683b      	ldr	r3, [r7, #0]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001e96:	fa93 f3a3 	rbit	r3, r3
 8001e9a:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8001e9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e9e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8001ea0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d101      	bne.n	8001eaa <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 8001ea6:	2320      	movs	r3, #32
 8001ea8:	e003      	b.n	8001eb2 <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 8001eaa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001eac:	fab3 f383 	clz	r3, r3
 8001eb0:	b2db      	uxtb	r3, r3
 8001eb2:	3301      	adds	r3, #1
 8001eb4:	f003 021f 	and.w	r2, r3, #31
 8001eb8:	4613      	mov	r3, r2
 8001eba:	005b      	lsls	r3, r3, #1
 8001ebc:	4413      	add	r3, r2
 8001ebe:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001ec0:	430b      	orrs	r3, r1
 8001ec2:	e080      	b.n	8001fc6 <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001ec4:	683b      	ldr	r3, [r7, #0]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d107      	bne.n	8001ee0 <HAL_ADC_ConfigChannel+0x5b4>
 8001ed0:	683b      	ldr	r3, [r7, #0]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	0e9b      	lsrs	r3, r3, #26
 8001ed6:	3301      	adds	r3, #1
 8001ed8:	069b      	lsls	r3, r3, #26
 8001eda:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001ede:	e015      	b.n	8001f0c <HAL_ADC_ConfigChannel+0x5e0>
 8001ee0:	683b      	ldr	r3, [r7, #0]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ee6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ee8:	fa93 f3a3 	rbit	r3, r3
 8001eec:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8001eee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ef0:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8001ef2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d101      	bne.n	8001efc <HAL_ADC_ConfigChannel+0x5d0>
    return 32U;
 8001ef8:	2320      	movs	r3, #32
 8001efa:	e003      	b.n	8001f04 <HAL_ADC_ConfigChannel+0x5d8>
  return __builtin_clz(value);
 8001efc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001efe:	fab3 f383 	clz	r3, r3
 8001f02:	b2db      	uxtb	r3, r3
 8001f04:	3301      	adds	r3, #1
 8001f06:	069b      	lsls	r3, r3, #26
 8001f08:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d109      	bne.n	8001f2c <HAL_ADC_ConfigChannel+0x600>
 8001f18:	683b      	ldr	r3, [r7, #0]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	0e9b      	lsrs	r3, r3, #26
 8001f1e:	3301      	adds	r3, #1
 8001f20:	f003 031f 	and.w	r3, r3, #31
 8001f24:	2101      	movs	r1, #1
 8001f26:	fa01 f303 	lsl.w	r3, r1, r3
 8001f2a:	e017      	b.n	8001f5c <HAL_ADC_ConfigChannel+0x630>
 8001f2c:	683b      	ldr	r3, [r7, #0]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f32:	6a3b      	ldr	r3, [r7, #32]
 8001f34:	fa93 f3a3 	rbit	r3, r3
 8001f38:	61fb      	str	r3, [r7, #28]
  return result;
 8001f3a:	69fb      	ldr	r3, [r7, #28]
 8001f3c:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8001f3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d101      	bne.n	8001f48 <HAL_ADC_ConfigChannel+0x61c>
    return 32U;
 8001f44:	2320      	movs	r3, #32
 8001f46:	e003      	b.n	8001f50 <HAL_ADC_ConfigChannel+0x624>
  return __builtin_clz(value);
 8001f48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f4a:	fab3 f383 	clz	r3, r3
 8001f4e:	b2db      	uxtb	r3, r3
 8001f50:	3301      	adds	r3, #1
 8001f52:	f003 031f 	and.w	r3, r3, #31
 8001f56:	2101      	movs	r1, #1
 8001f58:	fa01 f303 	lsl.w	r3, r1, r3
 8001f5c:	ea42 0103 	orr.w	r1, r2, r3
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d10d      	bne.n	8001f88 <HAL_ADC_ConfigChannel+0x65c>
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	0e9b      	lsrs	r3, r3, #26
 8001f72:	3301      	adds	r3, #1
 8001f74:	f003 021f 	and.w	r2, r3, #31
 8001f78:	4613      	mov	r3, r2
 8001f7a:	005b      	lsls	r3, r3, #1
 8001f7c:	4413      	add	r3, r2
 8001f7e:	3b1e      	subs	r3, #30
 8001f80:	051b      	lsls	r3, r3, #20
 8001f82:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001f86:	e01d      	b.n	8001fc4 <HAL_ADC_ConfigChannel+0x698>
 8001f88:	683b      	ldr	r3, [r7, #0]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f8e:	697b      	ldr	r3, [r7, #20]
 8001f90:	fa93 f3a3 	rbit	r3, r3
 8001f94:	613b      	str	r3, [r7, #16]
  return result;
 8001f96:	693b      	ldr	r3, [r7, #16]
 8001f98:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001f9a:	69bb      	ldr	r3, [r7, #24]
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d103      	bne.n	8001fa8 <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 8001fa0:	2320      	movs	r3, #32
 8001fa2:	e005      	b.n	8001fb0 <HAL_ADC_ConfigChannel+0x684>
 8001fa4:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8001fa8:	69bb      	ldr	r3, [r7, #24]
 8001faa:	fab3 f383 	clz	r3, r3
 8001fae:	b2db      	uxtb	r3, r3
 8001fb0:	3301      	adds	r3, #1
 8001fb2:	f003 021f 	and.w	r2, r3, #31
 8001fb6:	4613      	mov	r3, r2
 8001fb8:	005b      	lsls	r3, r3, #1
 8001fba:	4413      	add	r3, r2
 8001fbc:	3b1e      	subs	r3, #30
 8001fbe:	051b      	lsls	r3, r3, #20
 8001fc0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001fc4:	430b      	orrs	r3, r1
 8001fc6:	683a      	ldr	r2, [r7, #0]
 8001fc8:	6892      	ldr	r2, [r2, #8]
 8001fca:	4619      	mov	r1, r3
 8001fcc:	f7ff f970 	bl	80012b0 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001fd0:	683b      	ldr	r3, [r7, #0]
 8001fd2:	681a      	ldr	r2, [r3, #0]
 8001fd4:	4b44      	ldr	r3, [pc, #272]	; (80020e8 <HAL_ADC_ConfigChannel+0x7bc>)
 8001fd6:	4013      	ands	r3, r2
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d07a      	beq.n	80020d2 <HAL_ADC_ConfigChannel+0x7a6>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001fdc:	4843      	ldr	r0, [pc, #268]	; (80020ec <HAL_ADC_ConfigChannel+0x7c0>)
 8001fde:	f7ff f8c5 	bl	800116c <LL_ADC_GetCommonPathInternalCh>
 8001fe2:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	4a41      	ldr	r2, [pc, #260]	; (80020f0 <HAL_ADC_ConfigChannel+0x7c4>)
 8001fec:	4293      	cmp	r3, r2
 8001fee:	d12c      	bne.n	800204a <HAL_ADC_ConfigChannel+0x71e>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001ff0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001ff4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d126      	bne.n	800204a <HAL_ADC_ConfigChannel+0x71e>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	4a3c      	ldr	r2, [pc, #240]	; (80020f4 <HAL_ADC_ConfigChannel+0x7c8>)
 8002002:	4293      	cmp	r3, r2
 8002004:	d004      	beq.n	8002010 <HAL_ADC_ConfigChannel+0x6e4>
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	4a3b      	ldr	r2, [pc, #236]	; (80020f8 <HAL_ADC_ConfigChannel+0x7cc>)
 800200c:	4293      	cmp	r3, r2
 800200e:	d15d      	bne.n	80020cc <HAL_ADC_ConfigChannel+0x7a0>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002010:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002014:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002018:	4619      	mov	r1, r3
 800201a:	4834      	ldr	r0, [pc, #208]	; (80020ec <HAL_ADC_ConfigChannel+0x7c0>)
 800201c:	f7ff f893 	bl	8001146 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002020:	4b36      	ldr	r3, [pc, #216]	; (80020fc <HAL_ADC_ConfigChannel+0x7d0>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	099b      	lsrs	r3, r3, #6
 8002026:	4a36      	ldr	r2, [pc, #216]	; (8002100 <HAL_ADC_ConfigChannel+0x7d4>)
 8002028:	fba2 2303 	umull	r2, r3, r2, r3
 800202c:	099b      	lsrs	r3, r3, #6
 800202e:	1c5a      	adds	r2, r3, #1
 8002030:	4613      	mov	r3, r2
 8002032:	005b      	lsls	r3, r3, #1
 8002034:	4413      	add	r3, r2
 8002036:	009b      	lsls	r3, r3, #2
 8002038:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800203a:	e002      	b.n	8002042 <HAL_ADC_ConfigChannel+0x716>
          {
            wait_loop_index--;
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	3b01      	subs	r3, #1
 8002040:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	2b00      	cmp	r3, #0
 8002046:	d1f9      	bne.n	800203c <HAL_ADC_ConfigChannel+0x710>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002048:	e040      	b.n	80020cc <HAL_ADC_ConfigChannel+0x7a0>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	4a2d      	ldr	r2, [pc, #180]	; (8002104 <HAL_ADC_ConfigChannel+0x7d8>)
 8002050:	4293      	cmp	r3, r2
 8002052:	d118      	bne.n	8002086 <HAL_ADC_ConfigChannel+0x75a>
 8002054:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002058:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800205c:	2b00      	cmp	r3, #0
 800205e:	d112      	bne.n	8002086 <HAL_ADC_ConfigChannel+0x75a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4a23      	ldr	r2, [pc, #140]	; (80020f4 <HAL_ADC_ConfigChannel+0x7c8>)
 8002066:	4293      	cmp	r3, r2
 8002068:	d004      	beq.n	8002074 <HAL_ADC_ConfigChannel+0x748>
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	4a22      	ldr	r2, [pc, #136]	; (80020f8 <HAL_ADC_ConfigChannel+0x7cc>)
 8002070:	4293      	cmp	r3, r2
 8002072:	d12d      	bne.n	80020d0 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002074:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002078:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800207c:	4619      	mov	r1, r3
 800207e:	481b      	ldr	r0, [pc, #108]	; (80020ec <HAL_ADC_ConfigChannel+0x7c0>)
 8002080:	f7ff f861 	bl	8001146 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002084:	e024      	b.n	80020d0 <HAL_ADC_ConfigChannel+0x7a4>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002086:	683b      	ldr	r3, [r7, #0]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	4a1f      	ldr	r2, [pc, #124]	; (8002108 <HAL_ADC_ConfigChannel+0x7dc>)
 800208c:	4293      	cmp	r3, r2
 800208e:	d120      	bne.n	80020d2 <HAL_ADC_ConfigChannel+0x7a6>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002090:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002094:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002098:	2b00      	cmp	r3, #0
 800209a:	d11a      	bne.n	80020d2 <HAL_ADC_ConfigChannel+0x7a6>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	4a14      	ldr	r2, [pc, #80]	; (80020f4 <HAL_ADC_ConfigChannel+0x7c8>)
 80020a2:	4293      	cmp	r3, r2
 80020a4:	d115      	bne.n	80020d2 <HAL_ADC_ConfigChannel+0x7a6>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80020a6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80020aa:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80020ae:	4619      	mov	r1, r3
 80020b0:	480e      	ldr	r0, [pc, #56]	; (80020ec <HAL_ADC_ConfigChannel+0x7c0>)
 80020b2:	f7ff f848 	bl	8001146 <LL_ADC_SetCommonPathInternalCh>
 80020b6:	e00c      	b.n	80020d2 <HAL_ADC_ConfigChannel+0x7a6>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020bc:	f043 0220 	orr.w	r2, r3, #32
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80020c4:	2301      	movs	r3, #1
 80020c6:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 80020ca:	e002      	b.n	80020d2 <HAL_ADC_ConfigChannel+0x7a6>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80020cc:	bf00      	nop
 80020ce:	e000      	b.n	80020d2 <HAL_ADC_ConfigChannel+0x7a6>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80020d0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	2200      	movs	r2, #0
 80020d6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80020da:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 80020de:	4618      	mov	r0, r3
 80020e0:	37d8      	adds	r7, #216	; 0xd8
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bd80      	pop	{r7, pc}
 80020e6:	bf00      	nop
 80020e8:	80080000 	.word	0x80080000
 80020ec:	50040300 	.word	0x50040300
 80020f0:	c7520000 	.word	0xc7520000
 80020f4:	50040000 	.word	0x50040000
 80020f8:	50040200 	.word	0x50040200
 80020fc:	20000000 	.word	0x20000000
 8002100:	053e2d63 	.word	0x053e2d63
 8002104:	cb840000 	.word	0xcb840000
 8002108:	80000001 	.word	0x80000001

0800210c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b084      	sub	sp, #16
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002114:	2300      	movs	r3, #0
 8002116:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	4618      	mov	r0, r3
 800211e:	f7ff f987 	bl	8001430 <LL_ADC_IsEnabled>
 8002122:	4603      	mov	r3, r0
 8002124:	2b00      	cmp	r3, #0
 8002126:	d169      	bne.n	80021fc <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	689a      	ldr	r2, [r3, #8]
 800212e:	4b36      	ldr	r3, [pc, #216]	; (8002208 <ADC_Enable+0xfc>)
 8002130:	4013      	ands	r3, r2
 8002132:	2b00      	cmp	r3, #0
 8002134:	d00d      	beq.n	8002152 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800213a:	f043 0210 	orr.w	r2, r3, #16
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002146:	f043 0201 	orr.w	r2, r3, #1
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 800214e:	2301      	movs	r3, #1
 8002150:	e055      	b.n	80021fe <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	4618      	mov	r0, r3
 8002158:	f7ff f956 	bl	8001408 <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800215c:	482b      	ldr	r0, [pc, #172]	; (800220c <ADC_Enable+0x100>)
 800215e:	f7ff f805 	bl	800116c <LL_ADC_GetCommonPathInternalCh>
 8002162:	4603      	mov	r3, r0
 8002164:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002168:	2b00      	cmp	r3, #0
 800216a:	d013      	beq.n	8002194 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800216c:	4b28      	ldr	r3, [pc, #160]	; (8002210 <ADC_Enable+0x104>)
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	099b      	lsrs	r3, r3, #6
 8002172:	4a28      	ldr	r2, [pc, #160]	; (8002214 <ADC_Enable+0x108>)
 8002174:	fba2 2303 	umull	r2, r3, r2, r3
 8002178:	099b      	lsrs	r3, r3, #6
 800217a:	1c5a      	adds	r2, r3, #1
 800217c:	4613      	mov	r3, r2
 800217e:	005b      	lsls	r3, r3, #1
 8002180:	4413      	add	r3, r2
 8002182:	009b      	lsls	r3, r3, #2
 8002184:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8002186:	e002      	b.n	800218e <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8002188:	68bb      	ldr	r3, [r7, #8]
 800218a:	3b01      	subs	r3, #1
 800218c:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 800218e:	68bb      	ldr	r3, [r7, #8]
 8002190:	2b00      	cmp	r3, #0
 8002192:	d1f9      	bne.n	8002188 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002194:	f7fe ffb8 	bl	8001108 <HAL_GetTick>
 8002198:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800219a:	e028      	b.n	80021ee <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	4618      	mov	r0, r3
 80021a2:	f7ff f945 	bl	8001430 <LL_ADC_IsEnabled>
 80021a6:	4603      	mov	r3, r0
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d104      	bne.n	80021b6 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	4618      	mov	r0, r3
 80021b2:	f7ff f929 	bl	8001408 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80021b6:	f7fe ffa7 	bl	8001108 <HAL_GetTick>
 80021ba:	4602      	mov	r2, r0
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	1ad3      	subs	r3, r2, r3
 80021c0:	2b02      	cmp	r3, #2
 80021c2:	d914      	bls.n	80021ee <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f003 0301 	and.w	r3, r3, #1
 80021ce:	2b01      	cmp	r3, #1
 80021d0:	d00d      	beq.n	80021ee <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021d6:	f043 0210 	orr.w	r2, r3, #16
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021e2:	f043 0201 	orr.w	r2, r3, #1
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 80021ea:	2301      	movs	r3, #1
 80021ec:	e007      	b.n	80021fe <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f003 0301 	and.w	r3, r3, #1
 80021f8:	2b01      	cmp	r3, #1
 80021fa:	d1cf      	bne.n	800219c <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80021fc:	2300      	movs	r3, #0
}
 80021fe:	4618      	mov	r0, r3
 8002200:	3710      	adds	r7, #16
 8002202:	46bd      	mov	sp, r7
 8002204:	bd80      	pop	{r7, pc}
 8002206:	bf00      	nop
 8002208:	8000003f 	.word	0x8000003f
 800220c:	50040300 	.word	0x50040300
 8002210:	20000000 	.word	0x20000000
 8002214:	053e2d63 	.word	0x053e2d63

08002218 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b084      	sub	sp, #16
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002224:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800222a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800222e:	2b00      	cmp	r3, #0
 8002230:	d14b      	bne.n	80022ca <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002236:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f003 0308 	and.w	r3, r3, #8
 8002248:	2b00      	cmp	r3, #0
 800224a:	d021      	beq.n	8002290 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	4618      	mov	r0, r3
 8002252:	f7fe ffee 	bl	8001232 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002256:	4603      	mov	r3, r0
 8002258:	2b00      	cmp	r3, #0
 800225a:	d032      	beq.n	80022c2 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	68db      	ldr	r3, [r3, #12]
 8002262:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002266:	2b00      	cmp	r3, #0
 8002268:	d12b      	bne.n	80022c2 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800226e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800227a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800227e:	2b00      	cmp	r3, #0
 8002280:	d11f      	bne.n	80022c2 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002286:	f043 0201 	orr.w	r2, r3, #1
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	655a      	str	r2, [r3, #84]	; 0x54
 800228e:	e018      	b.n	80022c2 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	68db      	ldr	r3, [r3, #12]
 8002296:	f003 0302 	and.w	r3, r3, #2
 800229a:	2b00      	cmp	r3, #0
 800229c:	d111      	bne.n	80022c2 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022a2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022ae:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d105      	bne.n	80022c2 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022ba:	f043 0201 	orr.w	r2, r3, #1
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80022c2:	68f8      	ldr	r0, [r7, #12]
 80022c4:	f7ff fb14 	bl	80018f0 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80022c8:	e00e      	b.n	80022e8 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022ce:	f003 0310 	and.w	r3, r3, #16
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d003      	beq.n	80022de <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80022d6:	68f8      	ldr	r0, [r7, #12]
 80022d8:	f7ff fb1e 	bl	8001918 <HAL_ADC_ErrorCallback>
}
 80022dc:	e004      	b.n	80022e8 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80022e4:	6878      	ldr	r0, [r7, #4]
 80022e6:	4798      	blx	r3
}
 80022e8:	bf00      	nop
 80022ea:	3710      	adds	r7, #16
 80022ec:	46bd      	mov	sp, r7
 80022ee:	bd80      	pop	{r7, pc}

080022f0 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b084      	sub	sp, #16
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022fc:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80022fe:	68f8      	ldr	r0, [r7, #12]
 8002300:	f7ff fb00 	bl	8001904 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002304:	bf00      	nop
 8002306:	3710      	adds	r7, #16
 8002308:	46bd      	mov	sp, r7
 800230a:	bd80      	pop	{r7, pc}

0800230c <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b084      	sub	sp, #16
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002318:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800231e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800232a:	f043 0204 	orr.w	r2, r3, #4
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002332:	68f8      	ldr	r0, [r7, #12]
 8002334:	f7ff faf0 	bl	8001918 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002338:	bf00      	nop
 800233a:	3710      	adds	r7, #16
 800233c:	46bd      	mov	sp, r7
 800233e:	bd80      	pop	{r7, pc}

08002340 <LL_ADC_IsEnabled>:
{
 8002340:	b480      	push	{r7}
 8002342:	b083      	sub	sp, #12
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	689b      	ldr	r3, [r3, #8]
 800234c:	f003 0301 	and.w	r3, r3, #1
 8002350:	2b01      	cmp	r3, #1
 8002352:	d101      	bne.n	8002358 <LL_ADC_IsEnabled+0x18>
 8002354:	2301      	movs	r3, #1
 8002356:	e000      	b.n	800235a <LL_ADC_IsEnabled+0x1a>
 8002358:	2300      	movs	r3, #0
}
 800235a:	4618      	mov	r0, r3
 800235c:	370c      	adds	r7, #12
 800235e:	46bd      	mov	sp, r7
 8002360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002364:	4770      	bx	lr

08002366 <LL_ADC_REG_IsConversionOngoing>:
{
 8002366:	b480      	push	{r7}
 8002368:	b083      	sub	sp, #12
 800236a:	af00      	add	r7, sp, #0
 800236c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	689b      	ldr	r3, [r3, #8]
 8002372:	f003 0304 	and.w	r3, r3, #4
 8002376:	2b04      	cmp	r3, #4
 8002378:	d101      	bne.n	800237e <LL_ADC_REG_IsConversionOngoing+0x18>
 800237a:	2301      	movs	r3, #1
 800237c:	e000      	b.n	8002380 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800237e:	2300      	movs	r3, #0
}
 8002380:	4618      	mov	r0, r3
 8002382:	370c      	adds	r7, #12
 8002384:	46bd      	mov	sp, r7
 8002386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238a:	4770      	bx	lr

0800238c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 800238c:	b590      	push	{r4, r7, lr}
 800238e:	b09f      	sub	sp, #124	; 0x7c
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
 8002394:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002396:	2300      	movs	r3, #0
 8002398:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80023a2:	2b01      	cmp	r3, #1
 80023a4:	d101      	bne.n	80023aa <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80023a6:	2302      	movs	r3, #2
 80023a8:	e093      	b.n	80024d2 <HAL_ADCEx_MultiModeConfigChannel+0x146>
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	2201      	movs	r2, #1
 80023ae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 80023b2:	2300      	movs	r3, #0
 80023b4:	65fb      	str	r3, [r7, #92]	; 0x5c
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 80023b6:	2300      	movs	r3, #0
 80023b8:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	4a47      	ldr	r2, [pc, #284]	; (80024dc <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80023c0:	4293      	cmp	r3, r2
 80023c2:	d102      	bne.n	80023ca <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80023c4:	4b46      	ldr	r3, [pc, #280]	; (80024e0 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80023c6:	60bb      	str	r3, [r7, #8]
 80023c8:	e001      	b.n	80023ce <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80023ca:	2300      	movs	r3, #0
 80023cc:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 80023ce:	68bb      	ldr	r3, [r7, #8]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d10b      	bne.n	80023ec <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023d8:	f043 0220 	orr.w	r2, r3, #32
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	2200      	movs	r2, #0
 80023e4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 80023e8:	2301      	movs	r3, #1
 80023ea:	e072      	b.n	80024d2 <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 80023ec:	68bb      	ldr	r3, [r7, #8]
 80023ee:	4618      	mov	r0, r3
 80023f0:	f7ff ffb9 	bl	8002366 <LL_ADC_REG_IsConversionOngoing>
 80023f4:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	4618      	mov	r0, r3
 80023fc:	f7ff ffb3 	bl	8002366 <LL_ADC_REG_IsConversionOngoing>
 8002400:	4603      	mov	r3, r0
 8002402:	2b00      	cmp	r3, #0
 8002404:	d154      	bne.n	80024b0 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8002406:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002408:	2b00      	cmp	r3, #0
 800240a:	d151      	bne.n	80024b0 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800240c:	4b35      	ldr	r3, [pc, #212]	; (80024e4 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 800240e:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002410:	683b      	ldr	r3, [r7, #0]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	2b00      	cmp	r3, #0
 8002416:	d02c      	beq.n	8002472 <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002418:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800241a:	689b      	ldr	r3, [r3, #8]
 800241c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	6859      	ldr	r1, [r3, #4]
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800242a:	035b      	lsls	r3, r3, #13
 800242c:	430b      	orrs	r3, r1
 800242e:	431a      	orrs	r2, r3
 8002430:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002432:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002434:	4829      	ldr	r0, [pc, #164]	; (80024dc <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002436:	f7ff ff83 	bl	8002340 <LL_ADC_IsEnabled>
 800243a:	4604      	mov	r4, r0
 800243c:	4828      	ldr	r0, [pc, #160]	; (80024e0 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800243e:	f7ff ff7f 	bl	8002340 <LL_ADC_IsEnabled>
 8002442:	4603      	mov	r3, r0
 8002444:	431c      	orrs	r4, r3
 8002446:	4828      	ldr	r0, [pc, #160]	; (80024e8 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8002448:	f7ff ff7a 	bl	8002340 <LL_ADC_IsEnabled>
 800244c:	4603      	mov	r3, r0
 800244e:	4323      	orrs	r3, r4
 8002450:	2b00      	cmp	r3, #0
 8002452:	d137      	bne.n	80024c4 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002454:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002456:	689b      	ldr	r3, [r3, #8]
 8002458:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800245c:	f023 030f 	bic.w	r3, r3, #15
 8002460:	683a      	ldr	r2, [r7, #0]
 8002462:	6811      	ldr	r1, [r2, #0]
 8002464:	683a      	ldr	r2, [r7, #0]
 8002466:	6892      	ldr	r2, [r2, #8]
 8002468:	430a      	orrs	r2, r1
 800246a:	431a      	orrs	r2, r3
 800246c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800246e:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002470:	e028      	b.n	80024c4 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002472:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002474:	689b      	ldr	r3, [r3, #8]
 8002476:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800247a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800247c:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800247e:	4817      	ldr	r0, [pc, #92]	; (80024dc <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002480:	f7ff ff5e 	bl	8002340 <LL_ADC_IsEnabled>
 8002484:	4604      	mov	r4, r0
 8002486:	4816      	ldr	r0, [pc, #88]	; (80024e0 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002488:	f7ff ff5a 	bl	8002340 <LL_ADC_IsEnabled>
 800248c:	4603      	mov	r3, r0
 800248e:	431c      	orrs	r4, r3
 8002490:	4815      	ldr	r0, [pc, #84]	; (80024e8 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8002492:	f7ff ff55 	bl	8002340 <LL_ADC_IsEnabled>
 8002496:	4603      	mov	r3, r0
 8002498:	4323      	orrs	r3, r4
 800249a:	2b00      	cmp	r3, #0
 800249c:	d112      	bne.n	80024c4 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800249e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80024a0:	689b      	ldr	r3, [r3, #8]
 80024a2:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80024a6:	f023 030f 	bic.w	r3, r3, #15
 80024aa:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80024ac:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80024ae:	e009      	b.n	80024c4 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024b4:	f043 0220 	orr.w	r2, r3, #32
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80024bc:	2301      	movs	r3, #1
 80024be:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 80024c2:	e000      	b.n	80024c6 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80024c4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	2200      	movs	r2, #0
 80024ca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80024ce:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 80024d2:	4618      	mov	r0, r3
 80024d4:	377c      	adds	r7, #124	; 0x7c
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bd90      	pop	{r4, r7, pc}
 80024da:	bf00      	nop
 80024dc:	50040000 	.word	0x50040000
 80024e0:	50040100 	.word	0x50040100
 80024e4:	50040300 	.word	0x50040300
 80024e8:	50040200 	.word	0x50040200

080024ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024ec:	b480      	push	{r7}
 80024ee:	b085      	sub	sp, #20
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	f003 0307 	and.w	r3, r3, #7
 80024fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024fc:	4b0c      	ldr	r3, [pc, #48]	; (8002530 <__NVIC_SetPriorityGrouping+0x44>)
 80024fe:	68db      	ldr	r3, [r3, #12]
 8002500:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002502:	68ba      	ldr	r2, [r7, #8]
 8002504:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002508:	4013      	ands	r3, r2
 800250a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002510:	68bb      	ldr	r3, [r7, #8]
 8002512:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002514:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002518:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800251c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800251e:	4a04      	ldr	r2, [pc, #16]	; (8002530 <__NVIC_SetPriorityGrouping+0x44>)
 8002520:	68bb      	ldr	r3, [r7, #8]
 8002522:	60d3      	str	r3, [r2, #12]
}
 8002524:	bf00      	nop
 8002526:	3714      	adds	r7, #20
 8002528:	46bd      	mov	sp, r7
 800252a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252e:	4770      	bx	lr
 8002530:	e000ed00 	.word	0xe000ed00

08002534 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002534:	b480      	push	{r7}
 8002536:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002538:	4b04      	ldr	r3, [pc, #16]	; (800254c <__NVIC_GetPriorityGrouping+0x18>)
 800253a:	68db      	ldr	r3, [r3, #12]
 800253c:	0a1b      	lsrs	r3, r3, #8
 800253e:	f003 0307 	and.w	r3, r3, #7
}
 8002542:	4618      	mov	r0, r3
 8002544:	46bd      	mov	sp, r7
 8002546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254a:	4770      	bx	lr
 800254c:	e000ed00 	.word	0xe000ed00

08002550 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002550:	b480      	push	{r7}
 8002552:	b083      	sub	sp, #12
 8002554:	af00      	add	r7, sp, #0
 8002556:	4603      	mov	r3, r0
 8002558:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800255a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800255e:	2b00      	cmp	r3, #0
 8002560:	db0b      	blt.n	800257a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002562:	79fb      	ldrb	r3, [r7, #7]
 8002564:	f003 021f 	and.w	r2, r3, #31
 8002568:	4907      	ldr	r1, [pc, #28]	; (8002588 <__NVIC_EnableIRQ+0x38>)
 800256a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800256e:	095b      	lsrs	r3, r3, #5
 8002570:	2001      	movs	r0, #1
 8002572:	fa00 f202 	lsl.w	r2, r0, r2
 8002576:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800257a:	bf00      	nop
 800257c:	370c      	adds	r7, #12
 800257e:	46bd      	mov	sp, r7
 8002580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002584:	4770      	bx	lr
 8002586:	bf00      	nop
 8002588:	e000e100 	.word	0xe000e100

0800258c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800258c:	b480      	push	{r7}
 800258e:	b083      	sub	sp, #12
 8002590:	af00      	add	r7, sp, #0
 8002592:	4603      	mov	r3, r0
 8002594:	6039      	str	r1, [r7, #0]
 8002596:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002598:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800259c:	2b00      	cmp	r3, #0
 800259e:	db0a      	blt.n	80025b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025a0:	683b      	ldr	r3, [r7, #0]
 80025a2:	b2da      	uxtb	r2, r3
 80025a4:	490c      	ldr	r1, [pc, #48]	; (80025d8 <__NVIC_SetPriority+0x4c>)
 80025a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025aa:	0112      	lsls	r2, r2, #4
 80025ac:	b2d2      	uxtb	r2, r2
 80025ae:	440b      	add	r3, r1
 80025b0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80025b4:	e00a      	b.n	80025cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	b2da      	uxtb	r2, r3
 80025ba:	4908      	ldr	r1, [pc, #32]	; (80025dc <__NVIC_SetPriority+0x50>)
 80025bc:	79fb      	ldrb	r3, [r7, #7]
 80025be:	f003 030f 	and.w	r3, r3, #15
 80025c2:	3b04      	subs	r3, #4
 80025c4:	0112      	lsls	r2, r2, #4
 80025c6:	b2d2      	uxtb	r2, r2
 80025c8:	440b      	add	r3, r1
 80025ca:	761a      	strb	r2, [r3, #24]
}
 80025cc:	bf00      	nop
 80025ce:	370c      	adds	r7, #12
 80025d0:	46bd      	mov	sp, r7
 80025d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d6:	4770      	bx	lr
 80025d8:	e000e100 	.word	0xe000e100
 80025dc:	e000ed00 	.word	0xe000ed00

080025e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025e0:	b480      	push	{r7}
 80025e2:	b089      	sub	sp, #36	; 0x24
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	60f8      	str	r0, [r7, #12]
 80025e8:	60b9      	str	r1, [r7, #8]
 80025ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	f003 0307 	and.w	r3, r3, #7
 80025f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025f4:	69fb      	ldr	r3, [r7, #28]
 80025f6:	f1c3 0307 	rsb	r3, r3, #7
 80025fa:	2b04      	cmp	r3, #4
 80025fc:	bf28      	it	cs
 80025fe:	2304      	movcs	r3, #4
 8002600:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002602:	69fb      	ldr	r3, [r7, #28]
 8002604:	3304      	adds	r3, #4
 8002606:	2b06      	cmp	r3, #6
 8002608:	d902      	bls.n	8002610 <NVIC_EncodePriority+0x30>
 800260a:	69fb      	ldr	r3, [r7, #28]
 800260c:	3b03      	subs	r3, #3
 800260e:	e000      	b.n	8002612 <NVIC_EncodePriority+0x32>
 8002610:	2300      	movs	r3, #0
 8002612:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002614:	f04f 32ff 	mov.w	r2, #4294967295
 8002618:	69bb      	ldr	r3, [r7, #24]
 800261a:	fa02 f303 	lsl.w	r3, r2, r3
 800261e:	43da      	mvns	r2, r3
 8002620:	68bb      	ldr	r3, [r7, #8]
 8002622:	401a      	ands	r2, r3
 8002624:	697b      	ldr	r3, [r7, #20]
 8002626:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002628:	f04f 31ff 	mov.w	r1, #4294967295
 800262c:	697b      	ldr	r3, [r7, #20]
 800262e:	fa01 f303 	lsl.w	r3, r1, r3
 8002632:	43d9      	mvns	r1, r3
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002638:	4313      	orrs	r3, r2
         );
}
 800263a:	4618      	mov	r0, r3
 800263c:	3724      	adds	r7, #36	; 0x24
 800263e:	46bd      	mov	sp, r7
 8002640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002644:	4770      	bx	lr
	...

08002648 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b082      	sub	sp, #8
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	3b01      	subs	r3, #1
 8002654:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002658:	d301      	bcc.n	800265e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800265a:	2301      	movs	r3, #1
 800265c:	e00f      	b.n	800267e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800265e:	4a0a      	ldr	r2, [pc, #40]	; (8002688 <SysTick_Config+0x40>)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	3b01      	subs	r3, #1
 8002664:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002666:	210f      	movs	r1, #15
 8002668:	f04f 30ff 	mov.w	r0, #4294967295
 800266c:	f7ff ff8e 	bl	800258c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002670:	4b05      	ldr	r3, [pc, #20]	; (8002688 <SysTick_Config+0x40>)
 8002672:	2200      	movs	r2, #0
 8002674:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002676:	4b04      	ldr	r3, [pc, #16]	; (8002688 <SysTick_Config+0x40>)
 8002678:	2207      	movs	r2, #7
 800267a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800267c:	2300      	movs	r3, #0
}
 800267e:	4618      	mov	r0, r3
 8002680:	3708      	adds	r7, #8
 8002682:	46bd      	mov	sp, r7
 8002684:	bd80      	pop	{r7, pc}
 8002686:	bf00      	nop
 8002688:	e000e010 	.word	0xe000e010

0800268c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	b082      	sub	sp, #8
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002694:	6878      	ldr	r0, [r7, #4]
 8002696:	f7ff ff29 	bl	80024ec <__NVIC_SetPriorityGrouping>
}
 800269a:	bf00      	nop
 800269c:	3708      	adds	r7, #8
 800269e:	46bd      	mov	sp, r7
 80026a0:	bd80      	pop	{r7, pc}

080026a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026a2:	b580      	push	{r7, lr}
 80026a4:	b086      	sub	sp, #24
 80026a6:	af00      	add	r7, sp, #0
 80026a8:	4603      	mov	r3, r0
 80026aa:	60b9      	str	r1, [r7, #8]
 80026ac:	607a      	str	r2, [r7, #4]
 80026ae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80026b0:	2300      	movs	r3, #0
 80026b2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80026b4:	f7ff ff3e 	bl	8002534 <__NVIC_GetPriorityGrouping>
 80026b8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80026ba:	687a      	ldr	r2, [r7, #4]
 80026bc:	68b9      	ldr	r1, [r7, #8]
 80026be:	6978      	ldr	r0, [r7, #20]
 80026c0:	f7ff ff8e 	bl	80025e0 <NVIC_EncodePriority>
 80026c4:	4602      	mov	r2, r0
 80026c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026ca:	4611      	mov	r1, r2
 80026cc:	4618      	mov	r0, r3
 80026ce:	f7ff ff5d 	bl	800258c <__NVIC_SetPriority>
}
 80026d2:	bf00      	nop
 80026d4:	3718      	adds	r7, #24
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bd80      	pop	{r7, pc}

080026da <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026da:	b580      	push	{r7, lr}
 80026dc:	b082      	sub	sp, #8
 80026de:	af00      	add	r7, sp, #0
 80026e0:	4603      	mov	r3, r0
 80026e2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80026e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026e8:	4618      	mov	r0, r3
 80026ea:	f7ff ff31 	bl	8002550 <__NVIC_EnableIRQ>
}
 80026ee:	bf00      	nop
 80026f0:	3708      	adds	r7, #8
 80026f2:	46bd      	mov	sp, r7
 80026f4:	bd80      	pop	{r7, pc}

080026f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80026f6:	b580      	push	{r7, lr}
 80026f8:	b082      	sub	sp, #8
 80026fa:	af00      	add	r7, sp, #0
 80026fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80026fe:	6878      	ldr	r0, [r7, #4]
 8002700:	f7ff ffa2 	bl	8002648 <SysTick_Config>
 8002704:	4603      	mov	r3, r0
}
 8002706:	4618      	mov	r0, r3
 8002708:	3708      	adds	r7, #8
 800270a:	46bd      	mov	sp, r7
 800270c:	bd80      	pop	{r7, pc}
	...

08002710 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002710:	b480      	push	{r7}
 8002712:	b085      	sub	sp, #20
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	2b00      	cmp	r3, #0
 800271c:	d101      	bne.n	8002722 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800271e:	2301      	movs	r3, #1
 8002720:	e098      	b.n	8002854 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	461a      	mov	r2, r3
 8002728:	4b4d      	ldr	r3, [pc, #308]	; (8002860 <HAL_DMA_Init+0x150>)
 800272a:	429a      	cmp	r2, r3
 800272c:	d80f      	bhi.n	800274e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	461a      	mov	r2, r3
 8002734:	4b4b      	ldr	r3, [pc, #300]	; (8002864 <HAL_DMA_Init+0x154>)
 8002736:	4413      	add	r3, r2
 8002738:	4a4b      	ldr	r2, [pc, #300]	; (8002868 <HAL_DMA_Init+0x158>)
 800273a:	fba2 2303 	umull	r2, r3, r2, r3
 800273e:	091b      	lsrs	r3, r3, #4
 8002740:	009a      	lsls	r2, r3, #2
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	4a48      	ldr	r2, [pc, #288]	; (800286c <HAL_DMA_Init+0x15c>)
 800274a:	641a      	str	r2, [r3, #64]	; 0x40
 800274c:	e00e      	b.n	800276c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	461a      	mov	r2, r3
 8002754:	4b46      	ldr	r3, [pc, #280]	; (8002870 <HAL_DMA_Init+0x160>)
 8002756:	4413      	add	r3, r2
 8002758:	4a43      	ldr	r2, [pc, #268]	; (8002868 <HAL_DMA_Init+0x158>)
 800275a:	fba2 2303 	umull	r2, r3, r2, r3
 800275e:	091b      	lsrs	r3, r3, #4
 8002760:	009a      	lsls	r2, r3, #2
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	4a42      	ldr	r2, [pc, #264]	; (8002874 <HAL_DMA_Init+0x164>)
 800276a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2202      	movs	r2, #2
 8002770:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8002782:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002786:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002790:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	691b      	ldr	r3, [r3, #16]
 8002796:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800279c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	699b      	ldr	r3, [r3, #24]
 80027a2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027a8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6a1b      	ldr	r3, [r3, #32]
 80027ae:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80027b0:	68fa      	ldr	r2, [r7, #12]
 80027b2:	4313      	orrs	r3, r2
 80027b4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	68fa      	ldr	r2, [r7, #12]
 80027bc:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	689b      	ldr	r3, [r3, #8]
 80027c2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80027c6:	d039      	beq.n	800283c <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027cc:	4a27      	ldr	r2, [pc, #156]	; (800286c <HAL_DMA_Init+0x15c>)
 80027ce:	4293      	cmp	r3, r2
 80027d0:	d11a      	bne.n	8002808 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80027d2:	4b29      	ldr	r3, [pc, #164]	; (8002878 <HAL_DMA_Init+0x168>)
 80027d4:	681a      	ldr	r2, [r3, #0]
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027da:	f003 031c 	and.w	r3, r3, #28
 80027de:	210f      	movs	r1, #15
 80027e0:	fa01 f303 	lsl.w	r3, r1, r3
 80027e4:	43db      	mvns	r3, r3
 80027e6:	4924      	ldr	r1, [pc, #144]	; (8002878 <HAL_DMA_Init+0x168>)
 80027e8:	4013      	ands	r3, r2
 80027ea:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80027ec:	4b22      	ldr	r3, [pc, #136]	; (8002878 <HAL_DMA_Init+0x168>)
 80027ee:	681a      	ldr	r2, [r3, #0]
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	6859      	ldr	r1, [r3, #4]
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027f8:	f003 031c 	and.w	r3, r3, #28
 80027fc:	fa01 f303 	lsl.w	r3, r1, r3
 8002800:	491d      	ldr	r1, [pc, #116]	; (8002878 <HAL_DMA_Init+0x168>)
 8002802:	4313      	orrs	r3, r2
 8002804:	600b      	str	r3, [r1, #0]
 8002806:	e019      	b.n	800283c <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002808:	4b1c      	ldr	r3, [pc, #112]	; (800287c <HAL_DMA_Init+0x16c>)
 800280a:	681a      	ldr	r2, [r3, #0]
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002810:	f003 031c 	and.w	r3, r3, #28
 8002814:	210f      	movs	r1, #15
 8002816:	fa01 f303 	lsl.w	r3, r1, r3
 800281a:	43db      	mvns	r3, r3
 800281c:	4917      	ldr	r1, [pc, #92]	; (800287c <HAL_DMA_Init+0x16c>)
 800281e:	4013      	ands	r3, r2
 8002820:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002822:	4b16      	ldr	r3, [pc, #88]	; (800287c <HAL_DMA_Init+0x16c>)
 8002824:	681a      	ldr	r2, [r3, #0]
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6859      	ldr	r1, [r3, #4]
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800282e:	f003 031c 	and.w	r3, r3, #28
 8002832:	fa01 f303 	lsl.w	r3, r1, r3
 8002836:	4911      	ldr	r1, [pc, #68]	; (800287c <HAL_DMA_Init+0x16c>)
 8002838:	4313      	orrs	r3, r2
 800283a:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	2200      	movs	r2, #0
 8002840:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	2201      	movs	r2, #1
 8002846:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	2200      	movs	r2, #0
 800284e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8002852:	2300      	movs	r3, #0
}
 8002854:	4618      	mov	r0, r3
 8002856:	3714      	adds	r7, #20
 8002858:	46bd      	mov	sp, r7
 800285a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285e:	4770      	bx	lr
 8002860:	40020407 	.word	0x40020407
 8002864:	bffdfff8 	.word	0xbffdfff8
 8002868:	cccccccd 	.word	0xcccccccd
 800286c:	40020000 	.word	0x40020000
 8002870:	bffdfbf8 	.word	0xbffdfbf8
 8002874:	40020400 	.word	0x40020400
 8002878:	400200a8 	.word	0x400200a8
 800287c:	400204a8 	.word	0x400204a8

08002880 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b086      	sub	sp, #24
 8002884:	af00      	add	r7, sp, #0
 8002886:	60f8      	str	r0, [r7, #12]
 8002888:	60b9      	str	r1, [r7, #8]
 800288a:	607a      	str	r2, [r7, #4]
 800288c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800288e:	2300      	movs	r3, #0
 8002890:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002898:	2b01      	cmp	r3, #1
 800289a:	d101      	bne.n	80028a0 <HAL_DMA_Start_IT+0x20>
 800289c:	2302      	movs	r3, #2
 800289e:	e04b      	b.n	8002938 <HAL_DMA_Start_IT+0xb8>
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	2201      	movs	r2, #1
 80028a4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80028ae:	b2db      	uxtb	r3, r3
 80028b0:	2b01      	cmp	r3, #1
 80028b2:	d13a      	bne.n	800292a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	2202      	movs	r2, #2
 80028b8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	2200      	movs	r2, #0
 80028c0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	681a      	ldr	r2, [r3, #0]
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f022 0201 	bic.w	r2, r2, #1
 80028d0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80028d2:	683b      	ldr	r3, [r7, #0]
 80028d4:	687a      	ldr	r2, [r7, #4]
 80028d6:	68b9      	ldr	r1, [r7, #8]
 80028d8:	68f8      	ldr	r0, [r7, #12]
 80028da:	f000 f8e0 	bl	8002a9e <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d008      	beq.n	80028f8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	681a      	ldr	r2, [r3, #0]
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f042 020e 	orr.w	r2, r2, #14
 80028f4:	601a      	str	r2, [r3, #0]
 80028f6:	e00f      	b.n	8002918 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	681a      	ldr	r2, [r3, #0]
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f022 0204 	bic.w	r2, r2, #4
 8002906:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	681a      	ldr	r2, [r3, #0]
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f042 020a 	orr.w	r2, r2, #10
 8002916:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	681a      	ldr	r2, [r3, #0]
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f042 0201 	orr.w	r2, r2, #1
 8002926:	601a      	str	r2, [r3, #0]
 8002928:	e005      	b.n	8002936 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	2200      	movs	r2, #0
 800292e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8002932:	2302      	movs	r3, #2
 8002934:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8002936:	7dfb      	ldrb	r3, [r7, #23]
}
 8002938:	4618      	mov	r0, r3
 800293a:	3718      	adds	r7, #24
 800293c:	46bd      	mov	sp, r7
 800293e:	bd80      	pop	{r7, pc}

08002940 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b084      	sub	sp, #16
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800295c:	f003 031c 	and.w	r3, r3, #28
 8002960:	2204      	movs	r2, #4
 8002962:	409a      	lsls	r2, r3
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	4013      	ands	r3, r2
 8002968:	2b00      	cmp	r3, #0
 800296a:	d026      	beq.n	80029ba <HAL_DMA_IRQHandler+0x7a>
 800296c:	68bb      	ldr	r3, [r7, #8]
 800296e:	f003 0304 	and.w	r3, r3, #4
 8002972:	2b00      	cmp	r3, #0
 8002974:	d021      	beq.n	80029ba <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f003 0320 	and.w	r3, r3, #32
 8002980:	2b00      	cmp	r3, #0
 8002982:	d107      	bne.n	8002994 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	681a      	ldr	r2, [r3, #0]
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f022 0204 	bic.w	r2, r2, #4
 8002992:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002998:	f003 021c 	and.w	r2, r3, #28
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029a0:	2104      	movs	r1, #4
 80029a2:	fa01 f202 	lsl.w	r2, r1, r2
 80029a6:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d071      	beq.n	8002a94 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029b4:	6878      	ldr	r0, [r7, #4]
 80029b6:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 80029b8:	e06c      	b.n	8002a94 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029be:	f003 031c 	and.w	r3, r3, #28
 80029c2:	2202      	movs	r2, #2
 80029c4:	409a      	lsls	r2, r3
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	4013      	ands	r3, r2
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d02e      	beq.n	8002a2c <HAL_DMA_IRQHandler+0xec>
 80029ce:	68bb      	ldr	r3, [r7, #8]
 80029d0:	f003 0302 	and.w	r3, r3, #2
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d029      	beq.n	8002a2c <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f003 0320 	and.w	r3, r3, #32
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d10b      	bne.n	80029fe <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	681a      	ldr	r2, [r3, #0]
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f022 020a 	bic.w	r2, r2, #10
 80029f4:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	2201      	movs	r2, #1
 80029fa:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a02:	f003 021c 	and.w	r2, r3, #28
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a0a:	2102      	movs	r1, #2
 8002a0c:	fa01 f202 	lsl.w	r2, r1, r2
 8002a10:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	2200      	movs	r2, #0
 8002a16:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d038      	beq.n	8002a94 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a26:	6878      	ldr	r0, [r7, #4]
 8002a28:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002a2a:	e033      	b.n	8002a94 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a30:	f003 031c 	and.w	r3, r3, #28
 8002a34:	2208      	movs	r2, #8
 8002a36:	409a      	lsls	r2, r3
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	4013      	ands	r3, r2
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d02a      	beq.n	8002a96 <HAL_DMA_IRQHandler+0x156>
 8002a40:	68bb      	ldr	r3, [r7, #8]
 8002a42:	f003 0308 	and.w	r3, r3, #8
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d025      	beq.n	8002a96 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	681a      	ldr	r2, [r3, #0]
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f022 020e 	bic.w	r2, r2, #14
 8002a58:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a5e:	f003 021c 	and.w	r2, r3, #28
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a66:	2101      	movs	r1, #1
 8002a68:	fa01 f202 	lsl.w	r2, r1, r2
 8002a6c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	2201      	movs	r2, #1
 8002a72:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2201      	movs	r2, #1
 8002a78:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	2200      	movs	r2, #0
 8002a80:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d004      	beq.n	8002a96 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a90:	6878      	ldr	r0, [r7, #4]
 8002a92:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002a94:	bf00      	nop
 8002a96:	bf00      	nop
}
 8002a98:	3710      	adds	r7, #16
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bd80      	pop	{r7, pc}

08002a9e <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002a9e:	b480      	push	{r7}
 8002aa0:	b085      	sub	sp, #20
 8002aa2:	af00      	add	r7, sp, #0
 8002aa4:	60f8      	str	r0, [r7, #12]
 8002aa6:	60b9      	str	r1, [r7, #8]
 8002aa8:	607a      	str	r2, [r7, #4]
 8002aaa:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ab0:	f003 021c 	and.w	r2, r3, #28
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ab8:	2101      	movs	r1, #1
 8002aba:	fa01 f202 	lsl.w	r2, r1, r2
 8002abe:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	683a      	ldr	r2, [r7, #0]
 8002ac6:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	689b      	ldr	r3, [r3, #8]
 8002acc:	2b10      	cmp	r3, #16
 8002ace:	d108      	bne.n	8002ae2 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	687a      	ldr	r2, [r7, #4]
 8002ad6:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	68ba      	ldr	r2, [r7, #8]
 8002ade:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002ae0:	e007      	b.n	8002af2 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	68ba      	ldr	r2, [r7, #8]
 8002ae8:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	687a      	ldr	r2, [r7, #4]
 8002af0:	60da      	str	r2, [r3, #12]
}
 8002af2:	bf00      	nop
 8002af4:	3714      	adds	r7, #20
 8002af6:	46bd      	mov	sp, r7
 8002af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afc:	4770      	bx	lr
	...

08002b00 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b00:	b480      	push	{r7}
 8002b02:	b087      	sub	sp, #28
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
 8002b08:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b0e:	e17f      	b.n	8002e10 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002b10:	683b      	ldr	r3, [r7, #0]
 8002b12:	681a      	ldr	r2, [r3, #0]
 8002b14:	2101      	movs	r1, #1
 8002b16:	697b      	ldr	r3, [r7, #20]
 8002b18:	fa01 f303 	lsl.w	r3, r1, r3
 8002b1c:	4013      	ands	r3, r2
 8002b1e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	f000 8171 	beq.w	8002e0a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002b28:	683b      	ldr	r3, [r7, #0]
 8002b2a:	685b      	ldr	r3, [r3, #4]
 8002b2c:	f003 0303 	and.w	r3, r3, #3
 8002b30:	2b01      	cmp	r3, #1
 8002b32:	d005      	beq.n	8002b40 <HAL_GPIO_Init+0x40>
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	f003 0303 	and.w	r3, r3, #3
 8002b3c:	2b02      	cmp	r3, #2
 8002b3e:	d130      	bne.n	8002ba2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	689b      	ldr	r3, [r3, #8]
 8002b44:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002b46:	697b      	ldr	r3, [r7, #20]
 8002b48:	005b      	lsls	r3, r3, #1
 8002b4a:	2203      	movs	r2, #3
 8002b4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b50:	43db      	mvns	r3, r3
 8002b52:	693a      	ldr	r2, [r7, #16]
 8002b54:	4013      	ands	r3, r2
 8002b56:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	68da      	ldr	r2, [r3, #12]
 8002b5c:	697b      	ldr	r3, [r7, #20]
 8002b5e:	005b      	lsls	r3, r3, #1
 8002b60:	fa02 f303 	lsl.w	r3, r2, r3
 8002b64:	693a      	ldr	r2, [r7, #16]
 8002b66:	4313      	orrs	r3, r2
 8002b68:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	693a      	ldr	r2, [r7, #16]
 8002b6e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	685b      	ldr	r3, [r3, #4]
 8002b74:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002b76:	2201      	movs	r2, #1
 8002b78:	697b      	ldr	r3, [r7, #20]
 8002b7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b7e:	43db      	mvns	r3, r3
 8002b80:	693a      	ldr	r2, [r7, #16]
 8002b82:	4013      	ands	r3, r2
 8002b84:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	685b      	ldr	r3, [r3, #4]
 8002b8a:	091b      	lsrs	r3, r3, #4
 8002b8c:	f003 0201 	and.w	r2, r3, #1
 8002b90:	697b      	ldr	r3, [r7, #20]
 8002b92:	fa02 f303 	lsl.w	r3, r2, r3
 8002b96:	693a      	ldr	r2, [r7, #16]
 8002b98:	4313      	orrs	r3, r2
 8002b9a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	693a      	ldr	r2, [r7, #16]
 8002ba0:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	685b      	ldr	r3, [r3, #4]
 8002ba6:	f003 0303 	and.w	r3, r3, #3
 8002baa:	2b03      	cmp	r3, #3
 8002bac:	d118      	bne.n	8002be0 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bb2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002bb4:	2201      	movs	r2, #1
 8002bb6:	697b      	ldr	r3, [r7, #20]
 8002bb8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bbc:	43db      	mvns	r3, r3
 8002bbe:	693a      	ldr	r2, [r7, #16]
 8002bc0:	4013      	ands	r3, r2
 8002bc2:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	685b      	ldr	r3, [r3, #4]
 8002bc8:	08db      	lsrs	r3, r3, #3
 8002bca:	f003 0201 	and.w	r2, r3, #1
 8002bce:	697b      	ldr	r3, [r7, #20]
 8002bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd4:	693a      	ldr	r2, [r7, #16]
 8002bd6:	4313      	orrs	r3, r2
 8002bd8:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	693a      	ldr	r2, [r7, #16]
 8002bde:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	685b      	ldr	r3, [r3, #4]
 8002be4:	f003 0303 	and.w	r3, r3, #3
 8002be8:	2b03      	cmp	r3, #3
 8002bea:	d017      	beq.n	8002c1c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	68db      	ldr	r3, [r3, #12]
 8002bf0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002bf2:	697b      	ldr	r3, [r7, #20]
 8002bf4:	005b      	lsls	r3, r3, #1
 8002bf6:	2203      	movs	r2, #3
 8002bf8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bfc:	43db      	mvns	r3, r3
 8002bfe:	693a      	ldr	r2, [r7, #16]
 8002c00:	4013      	ands	r3, r2
 8002c02:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	689a      	ldr	r2, [r3, #8]
 8002c08:	697b      	ldr	r3, [r7, #20]
 8002c0a:	005b      	lsls	r3, r3, #1
 8002c0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c10:	693a      	ldr	r2, [r7, #16]
 8002c12:	4313      	orrs	r3, r2
 8002c14:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	693a      	ldr	r2, [r7, #16]
 8002c1a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	685b      	ldr	r3, [r3, #4]
 8002c20:	f003 0303 	and.w	r3, r3, #3
 8002c24:	2b02      	cmp	r3, #2
 8002c26:	d123      	bne.n	8002c70 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002c28:	697b      	ldr	r3, [r7, #20]
 8002c2a:	08da      	lsrs	r2, r3, #3
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	3208      	adds	r2, #8
 8002c30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c34:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002c36:	697b      	ldr	r3, [r7, #20]
 8002c38:	f003 0307 	and.w	r3, r3, #7
 8002c3c:	009b      	lsls	r3, r3, #2
 8002c3e:	220f      	movs	r2, #15
 8002c40:	fa02 f303 	lsl.w	r3, r2, r3
 8002c44:	43db      	mvns	r3, r3
 8002c46:	693a      	ldr	r2, [r7, #16]
 8002c48:	4013      	ands	r3, r2
 8002c4a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002c4c:	683b      	ldr	r3, [r7, #0]
 8002c4e:	691a      	ldr	r2, [r3, #16]
 8002c50:	697b      	ldr	r3, [r7, #20]
 8002c52:	f003 0307 	and.w	r3, r3, #7
 8002c56:	009b      	lsls	r3, r3, #2
 8002c58:	fa02 f303 	lsl.w	r3, r2, r3
 8002c5c:	693a      	ldr	r2, [r7, #16]
 8002c5e:	4313      	orrs	r3, r2
 8002c60:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002c62:	697b      	ldr	r3, [r7, #20]
 8002c64:	08da      	lsrs	r2, r3, #3
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	3208      	adds	r2, #8
 8002c6a:	6939      	ldr	r1, [r7, #16]
 8002c6c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002c76:	697b      	ldr	r3, [r7, #20]
 8002c78:	005b      	lsls	r3, r3, #1
 8002c7a:	2203      	movs	r2, #3
 8002c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c80:	43db      	mvns	r3, r3
 8002c82:	693a      	ldr	r2, [r7, #16]
 8002c84:	4013      	ands	r3, r2
 8002c86:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002c88:	683b      	ldr	r3, [r7, #0]
 8002c8a:	685b      	ldr	r3, [r3, #4]
 8002c8c:	f003 0203 	and.w	r2, r3, #3
 8002c90:	697b      	ldr	r3, [r7, #20]
 8002c92:	005b      	lsls	r3, r3, #1
 8002c94:	fa02 f303 	lsl.w	r3, r2, r3
 8002c98:	693a      	ldr	r2, [r7, #16]
 8002c9a:	4313      	orrs	r3, r2
 8002c9c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	693a      	ldr	r2, [r7, #16]
 8002ca2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	685b      	ldr	r3, [r3, #4]
 8002ca8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	f000 80ac 	beq.w	8002e0a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002cb2:	4b5f      	ldr	r3, [pc, #380]	; (8002e30 <HAL_GPIO_Init+0x330>)
 8002cb4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002cb6:	4a5e      	ldr	r2, [pc, #376]	; (8002e30 <HAL_GPIO_Init+0x330>)
 8002cb8:	f043 0301 	orr.w	r3, r3, #1
 8002cbc:	6613      	str	r3, [r2, #96]	; 0x60
 8002cbe:	4b5c      	ldr	r3, [pc, #368]	; (8002e30 <HAL_GPIO_Init+0x330>)
 8002cc0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002cc2:	f003 0301 	and.w	r3, r3, #1
 8002cc6:	60bb      	str	r3, [r7, #8]
 8002cc8:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002cca:	4a5a      	ldr	r2, [pc, #360]	; (8002e34 <HAL_GPIO_Init+0x334>)
 8002ccc:	697b      	ldr	r3, [r7, #20]
 8002cce:	089b      	lsrs	r3, r3, #2
 8002cd0:	3302      	adds	r3, #2
 8002cd2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cd6:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002cd8:	697b      	ldr	r3, [r7, #20]
 8002cda:	f003 0303 	and.w	r3, r3, #3
 8002cde:	009b      	lsls	r3, r3, #2
 8002ce0:	220f      	movs	r2, #15
 8002ce2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ce6:	43db      	mvns	r3, r3
 8002ce8:	693a      	ldr	r2, [r7, #16]
 8002cea:	4013      	ands	r3, r2
 8002cec:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002cf4:	d025      	beq.n	8002d42 <HAL_GPIO_Init+0x242>
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	4a4f      	ldr	r2, [pc, #316]	; (8002e38 <HAL_GPIO_Init+0x338>)
 8002cfa:	4293      	cmp	r3, r2
 8002cfc:	d01f      	beq.n	8002d3e <HAL_GPIO_Init+0x23e>
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	4a4e      	ldr	r2, [pc, #312]	; (8002e3c <HAL_GPIO_Init+0x33c>)
 8002d02:	4293      	cmp	r3, r2
 8002d04:	d019      	beq.n	8002d3a <HAL_GPIO_Init+0x23a>
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	4a4d      	ldr	r2, [pc, #308]	; (8002e40 <HAL_GPIO_Init+0x340>)
 8002d0a:	4293      	cmp	r3, r2
 8002d0c:	d013      	beq.n	8002d36 <HAL_GPIO_Init+0x236>
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	4a4c      	ldr	r2, [pc, #304]	; (8002e44 <HAL_GPIO_Init+0x344>)
 8002d12:	4293      	cmp	r3, r2
 8002d14:	d00d      	beq.n	8002d32 <HAL_GPIO_Init+0x232>
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	4a4b      	ldr	r2, [pc, #300]	; (8002e48 <HAL_GPIO_Init+0x348>)
 8002d1a:	4293      	cmp	r3, r2
 8002d1c:	d007      	beq.n	8002d2e <HAL_GPIO_Init+0x22e>
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	4a4a      	ldr	r2, [pc, #296]	; (8002e4c <HAL_GPIO_Init+0x34c>)
 8002d22:	4293      	cmp	r3, r2
 8002d24:	d101      	bne.n	8002d2a <HAL_GPIO_Init+0x22a>
 8002d26:	2306      	movs	r3, #6
 8002d28:	e00c      	b.n	8002d44 <HAL_GPIO_Init+0x244>
 8002d2a:	2307      	movs	r3, #7
 8002d2c:	e00a      	b.n	8002d44 <HAL_GPIO_Init+0x244>
 8002d2e:	2305      	movs	r3, #5
 8002d30:	e008      	b.n	8002d44 <HAL_GPIO_Init+0x244>
 8002d32:	2304      	movs	r3, #4
 8002d34:	e006      	b.n	8002d44 <HAL_GPIO_Init+0x244>
 8002d36:	2303      	movs	r3, #3
 8002d38:	e004      	b.n	8002d44 <HAL_GPIO_Init+0x244>
 8002d3a:	2302      	movs	r3, #2
 8002d3c:	e002      	b.n	8002d44 <HAL_GPIO_Init+0x244>
 8002d3e:	2301      	movs	r3, #1
 8002d40:	e000      	b.n	8002d44 <HAL_GPIO_Init+0x244>
 8002d42:	2300      	movs	r3, #0
 8002d44:	697a      	ldr	r2, [r7, #20]
 8002d46:	f002 0203 	and.w	r2, r2, #3
 8002d4a:	0092      	lsls	r2, r2, #2
 8002d4c:	4093      	lsls	r3, r2
 8002d4e:	693a      	ldr	r2, [r7, #16]
 8002d50:	4313      	orrs	r3, r2
 8002d52:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002d54:	4937      	ldr	r1, [pc, #220]	; (8002e34 <HAL_GPIO_Init+0x334>)
 8002d56:	697b      	ldr	r3, [r7, #20]
 8002d58:	089b      	lsrs	r3, r3, #2
 8002d5a:	3302      	adds	r3, #2
 8002d5c:	693a      	ldr	r2, [r7, #16]
 8002d5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002d62:	4b3b      	ldr	r3, [pc, #236]	; (8002e50 <HAL_GPIO_Init+0x350>)
 8002d64:	689b      	ldr	r3, [r3, #8]
 8002d66:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	43db      	mvns	r3, r3
 8002d6c:	693a      	ldr	r2, [r7, #16]
 8002d6e:	4013      	ands	r3, r2
 8002d70:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002d72:	683b      	ldr	r3, [r7, #0]
 8002d74:	685b      	ldr	r3, [r3, #4]
 8002d76:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d003      	beq.n	8002d86 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002d7e:	693a      	ldr	r2, [r7, #16]
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	4313      	orrs	r3, r2
 8002d84:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002d86:	4a32      	ldr	r2, [pc, #200]	; (8002e50 <HAL_GPIO_Init+0x350>)
 8002d88:	693b      	ldr	r3, [r7, #16]
 8002d8a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002d8c:	4b30      	ldr	r3, [pc, #192]	; (8002e50 <HAL_GPIO_Init+0x350>)
 8002d8e:	68db      	ldr	r3, [r3, #12]
 8002d90:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	43db      	mvns	r3, r3
 8002d96:	693a      	ldr	r2, [r7, #16]
 8002d98:	4013      	ands	r3, r2
 8002d9a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	685b      	ldr	r3, [r3, #4]
 8002da0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d003      	beq.n	8002db0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002da8:	693a      	ldr	r2, [r7, #16]
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	4313      	orrs	r3, r2
 8002dae:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002db0:	4a27      	ldr	r2, [pc, #156]	; (8002e50 <HAL_GPIO_Init+0x350>)
 8002db2:	693b      	ldr	r3, [r7, #16]
 8002db4:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002db6:	4b26      	ldr	r3, [pc, #152]	; (8002e50 <HAL_GPIO_Init+0x350>)
 8002db8:	685b      	ldr	r3, [r3, #4]
 8002dba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	43db      	mvns	r3, r3
 8002dc0:	693a      	ldr	r2, [r7, #16]
 8002dc2:	4013      	ands	r3, r2
 8002dc4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002dc6:	683b      	ldr	r3, [r7, #0]
 8002dc8:	685b      	ldr	r3, [r3, #4]
 8002dca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d003      	beq.n	8002dda <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002dd2:	693a      	ldr	r2, [r7, #16]
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	4313      	orrs	r3, r2
 8002dd8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002dda:	4a1d      	ldr	r2, [pc, #116]	; (8002e50 <HAL_GPIO_Init+0x350>)
 8002ddc:	693b      	ldr	r3, [r7, #16]
 8002dde:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002de0:	4b1b      	ldr	r3, [pc, #108]	; (8002e50 <HAL_GPIO_Init+0x350>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	43db      	mvns	r3, r3
 8002dea:	693a      	ldr	r2, [r7, #16]
 8002dec:	4013      	ands	r3, r2
 8002dee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	685b      	ldr	r3, [r3, #4]
 8002df4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d003      	beq.n	8002e04 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002dfc:	693a      	ldr	r2, [r7, #16]
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	4313      	orrs	r3, r2
 8002e02:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002e04:	4a12      	ldr	r2, [pc, #72]	; (8002e50 <HAL_GPIO_Init+0x350>)
 8002e06:	693b      	ldr	r3, [r7, #16]
 8002e08:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002e0a:	697b      	ldr	r3, [r7, #20]
 8002e0c:	3301      	adds	r3, #1
 8002e0e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	681a      	ldr	r2, [r3, #0]
 8002e14:	697b      	ldr	r3, [r7, #20]
 8002e16:	fa22 f303 	lsr.w	r3, r2, r3
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	f47f ae78 	bne.w	8002b10 <HAL_GPIO_Init+0x10>
  }
}
 8002e20:	bf00      	nop
 8002e22:	bf00      	nop
 8002e24:	371c      	adds	r7, #28
 8002e26:	46bd      	mov	sp, r7
 8002e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2c:	4770      	bx	lr
 8002e2e:	bf00      	nop
 8002e30:	40021000 	.word	0x40021000
 8002e34:	40010000 	.word	0x40010000
 8002e38:	48000400 	.word	0x48000400
 8002e3c:	48000800 	.word	0x48000800
 8002e40:	48000c00 	.word	0x48000c00
 8002e44:	48001000 	.word	0x48001000
 8002e48:	48001400 	.word	0x48001400
 8002e4c:	48001800 	.word	0x48001800
 8002e50:	40010400 	.word	0x40010400

08002e54 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e54:	b480      	push	{r7}
 8002e56:	b083      	sub	sp, #12
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
 8002e5c:	460b      	mov	r3, r1
 8002e5e:	807b      	strh	r3, [r7, #2]
 8002e60:	4613      	mov	r3, r2
 8002e62:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002e64:	787b      	ldrb	r3, [r7, #1]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d003      	beq.n	8002e72 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002e6a:	887a      	ldrh	r2, [r7, #2]
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002e70:	e002      	b.n	8002e78 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002e72:	887a      	ldrh	r2, [r7, #2]
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002e78:	bf00      	nop
 8002e7a:	370c      	adds	r7, #12
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e82:	4770      	bx	lr

08002e84 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002e84:	b480      	push	{r7}
 8002e86:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002e88:	4b04      	ldr	r3, [pc, #16]	; (8002e9c <HAL_PWREx_GetVoltageRange+0x18>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002e90:	4618      	mov	r0, r3
 8002e92:	46bd      	mov	sp, r7
 8002e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e98:	4770      	bx	lr
 8002e9a:	bf00      	nop
 8002e9c:	40007000 	.word	0x40007000

08002ea0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002ea0:	b480      	push	{r7}
 8002ea2:	b085      	sub	sp, #20
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002eae:	d130      	bne.n	8002f12 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002eb0:	4b23      	ldr	r3, [pc, #140]	; (8002f40 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002eb8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002ebc:	d038      	beq.n	8002f30 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002ebe:	4b20      	ldr	r3, [pc, #128]	; (8002f40 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002ec6:	4a1e      	ldr	r2, [pc, #120]	; (8002f40 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002ec8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002ecc:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002ece:	4b1d      	ldr	r3, [pc, #116]	; (8002f44 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	2232      	movs	r2, #50	; 0x32
 8002ed4:	fb02 f303 	mul.w	r3, r2, r3
 8002ed8:	4a1b      	ldr	r2, [pc, #108]	; (8002f48 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002eda:	fba2 2303 	umull	r2, r3, r2, r3
 8002ede:	0c9b      	lsrs	r3, r3, #18
 8002ee0:	3301      	adds	r3, #1
 8002ee2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002ee4:	e002      	b.n	8002eec <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	3b01      	subs	r3, #1
 8002eea:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002eec:	4b14      	ldr	r3, [pc, #80]	; (8002f40 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002eee:	695b      	ldr	r3, [r3, #20]
 8002ef0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ef4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ef8:	d102      	bne.n	8002f00 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d1f2      	bne.n	8002ee6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002f00:	4b0f      	ldr	r3, [pc, #60]	; (8002f40 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002f02:	695b      	ldr	r3, [r3, #20]
 8002f04:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f08:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f0c:	d110      	bne.n	8002f30 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002f0e:	2303      	movs	r3, #3
 8002f10:	e00f      	b.n	8002f32 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002f12:	4b0b      	ldr	r3, [pc, #44]	; (8002f40 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002f1a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f1e:	d007      	beq.n	8002f30 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002f20:	4b07      	ldr	r3, [pc, #28]	; (8002f40 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002f28:	4a05      	ldr	r2, [pc, #20]	; (8002f40 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002f2a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002f2e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002f30:	2300      	movs	r3, #0
}
 8002f32:	4618      	mov	r0, r3
 8002f34:	3714      	adds	r7, #20
 8002f36:	46bd      	mov	sp, r7
 8002f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3c:	4770      	bx	lr
 8002f3e:	bf00      	nop
 8002f40:	40007000 	.word	0x40007000
 8002f44:	20000000 	.word	0x20000000
 8002f48:	431bde83 	.word	0x431bde83

08002f4c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b088      	sub	sp, #32
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d101      	bne.n	8002f5e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002f5a:	2301      	movs	r3, #1
 8002f5c:	e3ca      	b.n	80036f4 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002f5e:	4b97      	ldr	r3, [pc, #604]	; (80031bc <HAL_RCC_OscConfig+0x270>)
 8002f60:	689b      	ldr	r3, [r3, #8]
 8002f62:	f003 030c 	and.w	r3, r3, #12
 8002f66:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002f68:	4b94      	ldr	r3, [pc, #592]	; (80031bc <HAL_RCC_OscConfig+0x270>)
 8002f6a:	68db      	ldr	r3, [r3, #12]
 8002f6c:	f003 0303 	and.w	r3, r3, #3
 8002f70:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f003 0310 	and.w	r3, r3, #16
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	f000 80e4 	beq.w	8003148 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002f80:	69bb      	ldr	r3, [r7, #24]
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d007      	beq.n	8002f96 <HAL_RCC_OscConfig+0x4a>
 8002f86:	69bb      	ldr	r3, [r7, #24]
 8002f88:	2b0c      	cmp	r3, #12
 8002f8a:	f040 808b 	bne.w	80030a4 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002f8e:	697b      	ldr	r3, [r7, #20]
 8002f90:	2b01      	cmp	r3, #1
 8002f92:	f040 8087 	bne.w	80030a4 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002f96:	4b89      	ldr	r3, [pc, #548]	; (80031bc <HAL_RCC_OscConfig+0x270>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f003 0302 	and.w	r3, r3, #2
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d005      	beq.n	8002fae <HAL_RCC_OscConfig+0x62>
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	699b      	ldr	r3, [r3, #24]
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d101      	bne.n	8002fae <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002faa:	2301      	movs	r3, #1
 8002fac:	e3a2      	b.n	80036f4 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6a1a      	ldr	r2, [r3, #32]
 8002fb2:	4b82      	ldr	r3, [pc, #520]	; (80031bc <HAL_RCC_OscConfig+0x270>)
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f003 0308 	and.w	r3, r3, #8
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d004      	beq.n	8002fc8 <HAL_RCC_OscConfig+0x7c>
 8002fbe:	4b7f      	ldr	r3, [pc, #508]	; (80031bc <HAL_RCC_OscConfig+0x270>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002fc6:	e005      	b.n	8002fd4 <HAL_RCC_OscConfig+0x88>
 8002fc8:	4b7c      	ldr	r3, [pc, #496]	; (80031bc <HAL_RCC_OscConfig+0x270>)
 8002fca:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002fce:	091b      	lsrs	r3, r3, #4
 8002fd0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002fd4:	4293      	cmp	r3, r2
 8002fd6:	d223      	bcs.n	8003020 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	6a1b      	ldr	r3, [r3, #32]
 8002fdc:	4618      	mov	r0, r3
 8002fde:	f000 fd55 	bl	8003a8c <RCC_SetFlashLatencyFromMSIRange>
 8002fe2:	4603      	mov	r3, r0
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d001      	beq.n	8002fec <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002fe8:	2301      	movs	r3, #1
 8002fea:	e383      	b.n	80036f4 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002fec:	4b73      	ldr	r3, [pc, #460]	; (80031bc <HAL_RCC_OscConfig+0x270>)
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4a72      	ldr	r2, [pc, #456]	; (80031bc <HAL_RCC_OscConfig+0x270>)
 8002ff2:	f043 0308 	orr.w	r3, r3, #8
 8002ff6:	6013      	str	r3, [r2, #0]
 8002ff8:	4b70      	ldr	r3, [pc, #448]	; (80031bc <HAL_RCC_OscConfig+0x270>)
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	6a1b      	ldr	r3, [r3, #32]
 8003004:	496d      	ldr	r1, [pc, #436]	; (80031bc <HAL_RCC_OscConfig+0x270>)
 8003006:	4313      	orrs	r3, r2
 8003008:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800300a:	4b6c      	ldr	r3, [pc, #432]	; (80031bc <HAL_RCC_OscConfig+0x270>)
 800300c:	685b      	ldr	r3, [r3, #4]
 800300e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	69db      	ldr	r3, [r3, #28]
 8003016:	021b      	lsls	r3, r3, #8
 8003018:	4968      	ldr	r1, [pc, #416]	; (80031bc <HAL_RCC_OscConfig+0x270>)
 800301a:	4313      	orrs	r3, r2
 800301c:	604b      	str	r3, [r1, #4]
 800301e:	e025      	b.n	800306c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003020:	4b66      	ldr	r3, [pc, #408]	; (80031bc <HAL_RCC_OscConfig+0x270>)
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	4a65      	ldr	r2, [pc, #404]	; (80031bc <HAL_RCC_OscConfig+0x270>)
 8003026:	f043 0308 	orr.w	r3, r3, #8
 800302a:	6013      	str	r3, [r2, #0]
 800302c:	4b63      	ldr	r3, [pc, #396]	; (80031bc <HAL_RCC_OscConfig+0x270>)
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6a1b      	ldr	r3, [r3, #32]
 8003038:	4960      	ldr	r1, [pc, #384]	; (80031bc <HAL_RCC_OscConfig+0x270>)
 800303a:	4313      	orrs	r3, r2
 800303c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800303e:	4b5f      	ldr	r3, [pc, #380]	; (80031bc <HAL_RCC_OscConfig+0x270>)
 8003040:	685b      	ldr	r3, [r3, #4]
 8003042:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	69db      	ldr	r3, [r3, #28]
 800304a:	021b      	lsls	r3, r3, #8
 800304c:	495b      	ldr	r1, [pc, #364]	; (80031bc <HAL_RCC_OscConfig+0x270>)
 800304e:	4313      	orrs	r3, r2
 8003050:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003052:	69bb      	ldr	r3, [r7, #24]
 8003054:	2b00      	cmp	r3, #0
 8003056:	d109      	bne.n	800306c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6a1b      	ldr	r3, [r3, #32]
 800305c:	4618      	mov	r0, r3
 800305e:	f000 fd15 	bl	8003a8c <RCC_SetFlashLatencyFromMSIRange>
 8003062:	4603      	mov	r3, r0
 8003064:	2b00      	cmp	r3, #0
 8003066:	d001      	beq.n	800306c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003068:	2301      	movs	r3, #1
 800306a:	e343      	b.n	80036f4 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800306c:	f000 fc4a 	bl	8003904 <HAL_RCC_GetSysClockFreq>
 8003070:	4602      	mov	r2, r0
 8003072:	4b52      	ldr	r3, [pc, #328]	; (80031bc <HAL_RCC_OscConfig+0x270>)
 8003074:	689b      	ldr	r3, [r3, #8]
 8003076:	091b      	lsrs	r3, r3, #4
 8003078:	f003 030f 	and.w	r3, r3, #15
 800307c:	4950      	ldr	r1, [pc, #320]	; (80031c0 <HAL_RCC_OscConfig+0x274>)
 800307e:	5ccb      	ldrb	r3, [r1, r3]
 8003080:	f003 031f 	and.w	r3, r3, #31
 8003084:	fa22 f303 	lsr.w	r3, r2, r3
 8003088:	4a4e      	ldr	r2, [pc, #312]	; (80031c4 <HAL_RCC_OscConfig+0x278>)
 800308a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800308c:	4b4e      	ldr	r3, [pc, #312]	; (80031c8 <HAL_RCC_OscConfig+0x27c>)
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	4618      	mov	r0, r3
 8003092:	f7fd ffe9 	bl	8001068 <HAL_InitTick>
 8003096:	4603      	mov	r3, r0
 8003098:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800309a:	7bfb      	ldrb	r3, [r7, #15]
 800309c:	2b00      	cmp	r3, #0
 800309e:	d052      	beq.n	8003146 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80030a0:	7bfb      	ldrb	r3, [r7, #15]
 80030a2:	e327      	b.n	80036f4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	699b      	ldr	r3, [r3, #24]
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d032      	beq.n	8003112 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80030ac:	4b43      	ldr	r3, [pc, #268]	; (80031bc <HAL_RCC_OscConfig+0x270>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	4a42      	ldr	r2, [pc, #264]	; (80031bc <HAL_RCC_OscConfig+0x270>)
 80030b2:	f043 0301 	orr.w	r3, r3, #1
 80030b6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80030b8:	f7fe f826 	bl	8001108 <HAL_GetTick>
 80030bc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80030be:	e008      	b.n	80030d2 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80030c0:	f7fe f822 	bl	8001108 <HAL_GetTick>
 80030c4:	4602      	mov	r2, r0
 80030c6:	693b      	ldr	r3, [r7, #16]
 80030c8:	1ad3      	subs	r3, r2, r3
 80030ca:	2b02      	cmp	r3, #2
 80030cc:	d901      	bls.n	80030d2 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80030ce:	2303      	movs	r3, #3
 80030d0:	e310      	b.n	80036f4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80030d2:	4b3a      	ldr	r3, [pc, #232]	; (80031bc <HAL_RCC_OscConfig+0x270>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f003 0302 	and.w	r3, r3, #2
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d0f0      	beq.n	80030c0 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80030de:	4b37      	ldr	r3, [pc, #220]	; (80031bc <HAL_RCC_OscConfig+0x270>)
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	4a36      	ldr	r2, [pc, #216]	; (80031bc <HAL_RCC_OscConfig+0x270>)
 80030e4:	f043 0308 	orr.w	r3, r3, #8
 80030e8:	6013      	str	r3, [r2, #0]
 80030ea:	4b34      	ldr	r3, [pc, #208]	; (80031bc <HAL_RCC_OscConfig+0x270>)
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6a1b      	ldr	r3, [r3, #32]
 80030f6:	4931      	ldr	r1, [pc, #196]	; (80031bc <HAL_RCC_OscConfig+0x270>)
 80030f8:	4313      	orrs	r3, r2
 80030fa:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80030fc:	4b2f      	ldr	r3, [pc, #188]	; (80031bc <HAL_RCC_OscConfig+0x270>)
 80030fe:	685b      	ldr	r3, [r3, #4]
 8003100:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	69db      	ldr	r3, [r3, #28]
 8003108:	021b      	lsls	r3, r3, #8
 800310a:	492c      	ldr	r1, [pc, #176]	; (80031bc <HAL_RCC_OscConfig+0x270>)
 800310c:	4313      	orrs	r3, r2
 800310e:	604b      	str	r3, [r1, #4]
 8003110:	e01a      	b.n	8003148 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003112:	4b2a      	ldr	r3, [pc, #168]	; (80031bc <HAL_RCC_OscConfig+0x270>)
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	4a29      	ldr	r2, [pc, #164]	; (80031bc <HAL_RCC_OscConfig+0x270>)
 8003118:	f023 0301 	bic.w	r3, r3, #1
 800311c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800311e:	f7fd fff3 	bl	8001108 <HAL_GetTick>
 8003122:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003124:	e008      	b.n	8003138 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003126:	f7fd ffef 	bl	8001108 <HAL_GetTick>
 800312a:	4602      	mov	r2, r0
 800312c:	693b      	ldr	r3, [r7, #16]
 800312e:	1ad3      	subs	r3, r2, r3
 8003130:	2b02      	cmp	r3, #2
 8003132:	d901      	bls.n	8003138 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003134:	2303      	movs	r3, #3
 8003136:	e2dd      	b.n	80036f4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003138:	4b20      	ldr	r3, [pc, #128]	; (80031bc <HAL_RCC_OscConfig+0x270>)
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f003 0302 	and.w	r3, r3, #2
 8003140:	2b00      	cmp	r3, #0
 8003142:	d1f0      	bne.n	8003126 <HAL_RCC_OscConfig+0x1da>
 8003144:	e000      	b.n	8003148 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003146:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f003 0301 	and.w	r3, r3, #1
 8003150:	2b00      	cmp	r3, #0
 8003152:	d074      	beq.n	800323e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003154:	69bb      	ldr	r3, [r7, #24]
 8003156:	2b08      	cmp	r3, #8
 8003158:	d005      	beq.n	8003166 <HAL_RCC_OscConfig+0x21a>
 800315a:	69bb      	ldr	r3, [r7, #24]
 800315c:	2b0c      	cmp	r3, #12
 800315e:	d10e      	bne.n	800317e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003160:	697b      	ldr	r3, [r7, #20]
 8003162:	2b03      	cmp	r3, #3
 8003164:	d10b      	bne.n	800317e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003166:	4b15      	ldr	r3, [pc, #84]	; (80031bc <HAL_RCC_OscConfig+0x270>)
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800316e:	2b00      	cmp	r3, #0
 8003170:	d064      	beq.n	800323c <HAL_RCC_OscConfig+0x2f0>
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	685b      	ldr	r3, [r3, #4]
 8003176:	2b00      	cmp	r3, #0
 8003178:	d160      	bne.n	800323c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800317a:	2301      	movs	r3, #1
 800317c:	e2ba      	b.n	80036f4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	685b      	ldr	r3, [r3, #4]
 8003182:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003186:	d106      	bne.n	8003196 <HAL_RCC_OscConfig+0x24a>
 8003188:	4b0c      	ldr	r3, [pc, #48]	; (80031bc <HAL_RCC_OscConfig+0x270>)
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	4a0b      	ldr	r2, [pc, #44]	; (80031bc <HAL_RCC_OscConfig+0x270>)
 800318e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003192:	6013      	str	r3, [r2, #0]
 8003194:	e026      	b.n	80031e4 <HAL_RCC_OscConfig+0x298>
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	685b      	ldr	r3, [r3, #4]
 800319a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800319e:	d115      	bne.n	80031cc <HAL_RCC_OscConfig+0x280>
 80031a0:	4b06      	ldr	r3, [pc, #24]	; (80031bc <HAL_RCC_OscConfig+0x270>)
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	4a05      	ldr	r2, [pc, #20]	; (80031bc <HAL_RCC_OscConfig+0x270>)
 80031a6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80031aa:	6013      	str	r3, [r2, #0]
 80031ac:	4b03      	ldr	r3, [pc, #12]	; (80031bc <HAL_RCC_OscConfig+0x270>)
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	4a02      	ldr	r2, [pc, #8]	; (80031bc <HAL_RCC_OscConfig+0x270>)
 80031b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031b6:	6013      	str	r3, [r2, #0]
 80031b8:	e014      	b.n	80031e4 <HAL_RCC_OscConfig+0x298>
 80031ba:	bf00      	nop
 80031bc:	40021000 	.word	0x40021000
 80031c0:	08005efc 	.word	0x08005efc
 80031c4:	20000000 	.word	0x20000000
 80031c8:	20000004 	.word	0x20000004
 80031cc:	4ba0      	ldr	r3, [pc, #640]	; (8003450 <HAL_RCC_OscConfig+0x504>)
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	4a9f      	ldr	r2, [pc, #636]	; (8003450 <HAL_RCC_OscConfig+0x504>)
 80031d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80031d6:	6013      	str	r3, [r2, #0]
 80031d8:	4b9d      	ldr	r3, [pc, #628]	; (8003450 <HAL_RCC_OscConfig+0x504>)
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	4a9c      	ldr	r2, [pc, #624]	; (8003450 <HAL_RCC_OscConfig+0x504>)
 80031de:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80031e2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	685b      	ldr	r3, [r3, #4]
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d013      	beq.n	8003214 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031ec:	f7fd ff8c 	bl	8001108 <HAL_GetTick>
 80031f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80031f2:	e008      	b.n	8003206 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031f4:	f7fd ff88 	bl	8001108 <HAL_GetTick>
 80031f8:	4602      	mov	r2, r0
 80031fa:	693b      	ldr	r3, [r7, #16]
 80031fc:	1ad3      	subs	r3, r2, r3
 80031fe:	2b64      	cmp	r3, #100	; 0x64
 8003200:	d901      	bls.n	8003206 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003202:	2303      	movs	r3, #3
 8003204:	e276      	b.n	80036f4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003206:	4b92      	ldr	r3, [pc, #584]	; (8003450 <HAL_RCC_OscConfig+0x504>)
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800320e:	2b00      	cmp	r3, #0
 8003210:	d0f0      	beq.n	80031f4 <HAL_RCC_OscConfig+0x2a8>
 8003212:	e014      	b.n	800323e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003214:	f7fd ff78 	bl	8001108 <HAL_GetTick>
 8003218:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800321a:	e008      	b.n	800322e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800321c:	f7fd ff74 	bl	8001108 <HAL_GetTick>
 8003220:	4602      	mov	r2, r0
 8003222:	693b      	ldr	r3, [r7, #16]
 8003224:	1ad3      	subs	r3, r2, r3
 8003226:	2b64      	cmp	r3, #100	; 0x64
 8003228:	d901      	bls.n	800322e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800322a:	2303      	movs	r3, #3
 800322c:	e262      	b.n	80036f4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800322e:	4b88      	ldr	r3, [pc, #544]	; (8003450 <HAL_RCC_OscConfig+0x504>)
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003236:	2b00      	cmp	r3, #0
 8003238:	d1f0      	bne.n	800321c <HAL_RCC_OscConfig+0x2d0>
 800323a:	e000      	b.n	800323e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800323c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f003 0302 	and.w	r3, r3, #2
 8003246:	2b00      	cmp	r3, #0
 8003248:	d060      	beq.n	800330c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800324a:	69bb      	ldr	r3, [r7, #24]
 800324c:	2b04      	cmp	r3, #4
 800324e:	d005      	beq.n	800325c <HAL_RCC_OscConfig+0x310>
 8003250:	69bb      	ldr	r3, [r7, #24]
 8003252:	2b0c      	cmp	r3, #12
 8003254:	d119      	bne.n	800328a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003256:	697b      	ldr	r3, [r7, #20]
 8003258:	2b02      	cmp	r3, #2
 800325a:	d116      	bne.n	800328a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800325c:	4b7c      	ldr	r3, [pc, #496]	; (8003450 <HAL_RCC_OscConfig+0x504>)
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003264:	2b00      	cmp	r3, #0
 8003266:	d005      	beq.n	8003274 <HAL_RCC_OscConfig+0x328>
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	68db      	ldr	r3, [r3, #12]
 800326c:	2b00      	cmp	r3, #0
 800326e:	d101      	bne.n	8003274 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003270:	2301      	movs	r3, #1
 8003272:	e23f      	b.n	80036f4 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003274:	4b76      	ldr	r3, [pc, #472]	; (8003450 <HAL_RCC_OscConfig+0x504>)
 8003276:	685b      	ldr	r3, [r3, #4]
 8003278:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	691b      	ldr	r3, [r3, #16]
 8003280:	061b      	lsls	r3, r3, #24
 8003282:	4973      	ldr	r1, [pc, #460]	; (8003450 <HAL_RCC_OscConfig+0x504>)
 8003284:	4313      	orrs	r3, r2
 8003286:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003288:	e040      	b.n	800330c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	68db      	ldr	r3, [r3, #12]
 800328e:	2b00      	cmp	r3, #0
 8003290:	d023      	beq.n	80032da <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003292:	4b6f      	ldr	r3, [pc, #444]	; (8003450 <HAL_RCC_OscConfig+0x504>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	4a6e      	ldr	r2, [pc, #440]	; (8003450 <HAL_RCC_OscConfig+0x504>)
 8003298:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800329c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800329e:	f7fd ff33 	bl	8001108 <HAL_GetTick>
 80032a2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80032a4:	e008      	b.n	80032b8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032a6:	f7fd ff2f 	bl	8001108 <HAL_GetTick>
 80032aa:	4602      	mov	r2, r0
 80032ac:	693b      	ldr	r3, [r7, #16]
 80032ae:	1ad3      	subs	r3, r2, r3
 80032b0:	2b02      	cmp	r3, #2
 80032b2:	d901      	bls.n	80032b8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80032b4:	2303      	movs	r3, #3
 80032b6:	e21d      	b.n	80036f4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80032b8:	4b65      	ldr	r3, [pc, #404]	; (8003450 <HAL_RCC_OscConfig+0x504>)
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d0f0      	beq.n	80032a6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032c4:	4b62      	ldr	r3, [pc, #392]	; (8003450 <HAL_RCC_OscConfig+0x504>)
 80032c6:	685b      	ldr	r3, [r3, #4]
 80032c8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	691b      	ldr	r3, [r3, #16]
 80032d0:	061b      	lsls	r3, r3, #24
 80032d2:	495f      	ldr	r1, [pc, #380]	; (8003450 <HAL_RCC_OscConfig+0x504>)
 80032d4:	4313      	orrs	r3, r2
 80032d6:	604b      	str	r3, [r1, #4]
 80032d8:	e018      	b.n	800330c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80032da:	4b5d      	ldr	r3, [pc, #372]	; (8003450 <HAL_RCC_OscConfig+0x504>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	4a5c      	ldr	r2, [pc, #368]	; (8003450 <HAL_RCC_OscConfig+0x504>)
 80032e0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80032e4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032e6:	f7fd ff0f 	bl	8001108 <HAL_GetTick>
 80032ea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80032ec:	e008      	b.n	8003300 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032ee:	f7fd ff0b 	bl	8001108 <HAL_GetTick>
 80032f2:	4602      	mov	r2, r0
 80032f4:	693b      	ldr	r3, [r7, #16]
 80032f6:	1ad3      	subs	r3, r2, r3
 80032f8:	2b02      	cmp	r3, #2
 80032fa:	d901      	bls.n	8003300 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80032fc:	2303      	movs	r3, #3
 80032fe:	e1f9      	b.n	80036f4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003300:	4b53      	ldr	r3, [pc, #332]	; (8003450 <HAL_RCC_OscConfig+0x504>)
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003308:	2b00      	cmp	r3, #0
 800330a:	d1f0      	bne.n	80032ee <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f003 0308 	and.w	r3, r3, #8
 8003314:	2b00      	cmp	r3, #0
 8003316:	d03c      	beq.n	8003392 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	695b      	ldr	r3, [r3, #20]
 800331c:	2b00      	cmp	r3, #0
 800331e:	d01c      	beq.n	800335a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003320:	4b4b      	ldr	r3, [pc, #300]	; (8003450 <HAL_RCC_OscConfig+0x504>)
 8003322:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003326:	4a4a      	ldr	r2, [pc, #296]	; (8003450 <HAL_RCC_OscConfig+0x504>)
 8003328:	f043 0301 	orr.w	r3, r3, #1
 800332c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003330:	f7fd feea 	bl	8001108 <HAL_GetTick>
 8003334:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003336:	e008      	b.n	800334a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003338:	f7fd fee6 	bl	8001108 <HAL_GetTick>
 800333c:	4602      	mov	r2, r0
 800333e:	693b      	ldr	r3, [r7, #16]
 8003340:	1ad3      	subs	r3, r2, r3
 8003342:	2b02      	cmp	r3, #2
 8003344:	d901      	bls.n	800334a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003346:	2303      	movs	r3, #3
 8003348:	e1d4      	b.n	80036f4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800334a:	4b41      	ldr	r3, [pc, #260]	; (8003450 <HAL_RCC_OscConfig+0x504>)
 800334c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003350:	f003 0302 	and.w	r3, r3, #2
 8003354:	2b00      	cmp	r3, #0
 8003356:	d0ef      	beq.n	8003338 <HAL_RCC_OscConfig+0x3ec>
 8003358:	e01b      	b.n	8003392 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800335a:	4b3d      	ldr	r3, [pc, #244]	; (8003450 <HAL_RCC_OscConfig+0x504>)
 800335c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003360:	4a3b      	ldr	r2, [pc, #236]	; (8003450 <HAL_RCC_OscConfig+0x504>)
 8003362:	f023 0301 	bic.w	r3, r3, #1
 8003366:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800336a:	f7fd fecd 	bl	8001108 <HAL_GetTick>
 800336e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003370:	e008      	b.n	8003384 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003372:	f7fd fec9 	bl	8001108 <HAL_GetTick>
 8003376:	4602      	mov	r2, r0
 8003378:	693b      	ldr	r3, [r7, #16]
 800337a:	1ad3      	subs	r3, r2, r3
 800337c:	2b02      	cmp	r3, #2
 800337e:	d901      	bls.n	8003384 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003380:	2303      	movs	r3, #3
 8003382:	e1b7      	b.n	80036f4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003384:	4b32      	ldr	r3, [pc, #200]	; (8003450 <HAL_RCC_OscConfig+0x504>)
 8003386:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800338a:	f003 0302 	and.w	r3, r3, #2
 800338e:	2b00      	cmp	r3, #0
 8003390:	d1ef      	bne.n	8003372 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f003 0304 	and.w	r3, r3, #4
 800339a:	2b00      	cmp	r3, #0
 800339c:	f000 80a6 	beq.w	80034ec <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80033a0:	2300      	movs	r3, #0
 80033a2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80033a4:	4b2a      	ldr	r3, [pc, #168]	; (8003450 <HAL_RCC_OscConfig+0x504>)
 80033a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d10d      	bne.n	80033cc <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80033b0:	4b27      	ldr	r3, [pc, #156]	; (8003450 <HAL_RCC_OscConfig+0x504>)
 80033b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033b4:	4a26      	ldr	r2, [pc, #152]	; (8003450 <HAL_RCC_OscConfig+0x504>)
 80033b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80033ba:	6593      	str	r3, [r2, #88]	; 0x58
 80033bc:	4b24      	ldr	r3, [pc, #144]	; (8003450 <HAL_RCC_OscConfig+0x504>)
 80033be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033c4:	60bb      	str	r3, [r7, #8]
 80033c6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80033c8:	2301      	movs	r3, #1
 80033ca:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80033cc:	4b21      	ldr	r3, [pc, #132]	; (8003454 <HAL_RCC_OscConfig+0x508>)
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d118      	bne.n	800340a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80033d8:	4b1e      	ldr	r3, [pc, #120]	; (8003454 <HAL_RCC_OscConfig+0x508>)
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	4a1d      	ldr	r2, [pc, #116]	; (8003454 <HAL_RCC_OscConfig+0x508>)
 80033de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80033e2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80033e4:	f7fd fe90 	bl	8001108 <HAL_GetTick>
 80033e8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80033ea:	e008      	b.n	80033fe <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033ec:	f7fd fe8c 	bl	8001108 <HAL_GetTick>
 80033f0:	4602      	mov	r2, r0
 80033f2:	693b      	ldr	r3, [r7, #16]
 80033f4:	1ad3      	subs	r3, r2, r3
 80033f6:	2b02      	cmp	r3, #2
 80033f8:	d901      	bls.n	80033fe <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80033fa:	2303      	movs	r3, #3
 80033fc:	e17a      	b.n	80036f4 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80033fe:	4b15      	ldr	r3, [pc, #84]	; (8003454 <HAL_RCC_OscConfig+0x508>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003406:	2b00      	cmp	r3, #0
 8003408:	d0f0      	beq.n	80033ec <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	689b      	ldr	r3, [r3, #8]
 800340e:	2b01      	cmp	r3, #1
 8003410:	d108      	bne.n	8003424 <HAL_RCC_OscConfig+0x4d8>
 8003412:	4b0f      	ldr	r3, [pc, #60]	; (8003450 <HAL_RCC_OscConfig+0x504>)
 8003414:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003418:	4a0d      	ldr	r2, [pc, #52]	; (8003450 <HAL_RCC_OscConfig+0x504>)
 800341a:	f043 0301 	orr.w	r3, r3, #1
 800341e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003422:	e029      	b.n	8003478 <HAL_RCC_OscConfig+0x52c>
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	689b      	ldr	r3, [r3, #8]
 8003428:	2b05      	cmp	r3, #5
 800342a:	d115      	bne.n	8003458 <HAL_RCC_OscConfig+0x50c>
 800342c:	4b08      	ldr	r3, [pc, #32]	; (8003450 <HAL_RCC_OscConfig+0x504>)
 800342e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003432:	4a07      	ldr	r2, [pc, #28]	; (8003450 <HAL_RCC_OscConfig+0x504>)
 8003434:	f043 0304 	orr.w	r3, r3, #4
 8003438:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800343c:	4b04      	ldr	r3, [pc, #16]	; (8003450 <HAL_RCC_OscConfig+0x504>)
 800343e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003442:	4a03      	ldr	r2, [pc, #12]	; (8003450 <HAL_RCC_OscConfig+0x504>)
 8003444:	f043 0301 	orr.w	r3, r3, #1
 8003448:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800344c:	e014      	b.n	8003478 <HAL_RCC_OscConfig+0x52c>
 800344e:	bf00      	nop
 8003450:	40021000 	.word	0x40021000
 8003454:	40007000 	.word	0x40007000
 8003458:	4b9c      	ldr	r3, [pc, #624]	; (80036cc <HAL_RCC_OscConfig+0x780>)
 800345a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800345e:	4a9b      	ldr	r2, [pc, #620]	; (80036cc <HAL_RCC_OscConfig+0x780>)
 8003460:	f023 0301 	bic.w	r3, r3, #1
 8003464:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003468:	4b98      	ldr	r3, [pc, #608]	; (80036cc <HAL_RCC_OscConfig+0x780>)
 800346a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800346e:	4a97      	ldr	r2, [pc, #604]	; (80036cc <HAL_RCC_OscConfig+0x780>)
 8003470:	f023 0304 	bic.w	r3, r3, #4
 8003474:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	689b      	ldr	r3, [r3, #8]
 800347c:	2b00      	cmp	r3, #0
 800347e:	d016      	beq.n	80034ae <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003480:	f7fd fe42 	bl	8001108 <HAL_GetTick>
 8003484:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003486:	e00a      	b.n	800349e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003488:	f7fd fe3e 	bl	8001108 <HAL_GetTick>
 800348c:	4602      	mov	r2, r0
 800348e:	693b      	ldr	r3, [r7, #16]
 8003490:	1ad3      	subs	r3, r2, r3
 8003492:	f241 3288 	movw	r2, #5000	; 0x1388
 8003496:	4293      	cmp	r3, r2
 8003498:	d901      	bls.n	800349e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800349a:	2303      	movs	r3, #3
 800349c:	e12a      	b.n	80036f4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800349e:	4b8b      	ldr	r3, [pc, #556]	; (80036cc <HAL_RCC_OscConfig+0x780>)
 80034a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034a4:	f003 0302 	and.w	r3, r3, #2
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d0ed      	beq.n	8003488 <HAL_RCC_OscConfig+0x53c>
 80034ac:	e015      	b.n	80034da <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034ae:	f7fd fe2b 	bl	8001108 <HAL_GetTick>
 80034b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80034b4:	e00a      	b.n	80034cc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034b6:	f7fd fe27 	bl	8001108 <HAL_GetTick>
 80034ba:	4602      	mov	r2, r0
 80034bc:	693b      	ldr	r3, [r7, #16]
 80034be:	1ad3      	subs	r3, r2, r3
 80034c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80034c4:	4293      	cmp	r3, r2
 80034c6:	d901      	bls.n	80034cc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80034c8:	2303      	movs	r3, #3
 80034ca:	e113      	b.n	80036f4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80034cc:	4b7f      	ldr	r3, [pc, #508]	; (80036cc <HAL_RCC_OscConfig+0x780>)
 80034ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034d2:	f003 0302 	and.w	r3, r3, #2
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d1ed      	bne.n	80034b6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80034da:	7ffb      	ldrb	r3, [r7, #31]
 80034dc:	2b01      	cmp	r3, #1
 80034de:	d105      	bne.n	80034ec <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034e0:	4b7a      	ldr	r3, [pc, #488]	; (80036cc <HAL_RCC_OscConfig+0x780>)
 80034e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034e4:	4a79      	ldr	r2, [pc, #484]	; (80036cc <HAL_RCC_OscConfig+0x780>)
 80034e6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80034ea:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	f000 80fe 	beq.w	80036f2 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034fa:	2b02      	cmp	r3, #2
 80034fc:	f040 80d0 	bne.w	80036a0 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003500:	4b72      	ldr	r3, [pc, #456]	; (80036cc <HAL_RCC_OscConfig+0x780>)
 8003502:	68db      	ldr	r3, [r3, #12]
 8003504:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003506:	697b      	ldr	r3, [r7, #20]
 8003508:	f003 0203 	and.w	r2, r3, #3
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003510:	429a      	cmp	r2, r3
 8003512:	d130      	bne.n	8003576 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003514:	697b      	ldr	r3, [r7, #20]
 8003516:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800351e:	3b01      	subs	r3, #1
 8003520:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003522:	429a      	cmp	r2, r3
 8003524:	d127      	bne.n	8003576 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003526:	697b      	ldr	r3, [r7, #20]
 8003528:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003530:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003532:	429a      	cmp	r2, r3
 8003534:	d11f      	bne.n	8003576 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003536:	697b      	ldr	r3, [r7, #20]
 8003538:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800353c:	687a      	ldr	r2, [r7, #4]
 800353e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003540:	2a07      	cmp	r2, #7
 8003542:	bf14      	ite	ne
 8003544:	2201      	movne	r2, #1
 8003546:	2200      	moveq	r2, #0
 8003548:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800354a:	4293      	cmp	r3, r2
 800354c:	d113      	bne.n	8003576 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800354e:	697b      	ldr	r3, [r7, #20]
 8003550:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003558:	085b      	lsrs	r3, r3, #1
 800355a:	3b01      	subs	r3, #1
 800355c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800355e:	429a      	cmp	r2, r3
 8003560:	d109      	bne.n	8003576 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003562:	697b      	ldr	r3, [r7, #20]
 8003564:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800356c:	085b      	lsrs	r3, r3, #1
 800356e:	3b01      	subs	r3, #1
 8003570:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003572:	429a      	cmp	r2, r3
 8003574:	d06e      	beq.n	8003654 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003576:	69bb      	ldr	r3, [r7, #24]
 8003578:	2b0c      	cmp	r3, #12
 800357a:	d069      	beq.n	8003650 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800357c:	4b53      	ldr	r3, [pc, #332]	; (80036cc <HAL_RCC_OscConfig+0x780>)
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003584:	2b00      	cmp	r3, #0
 8003586:	d105      	bne.n	8003594 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003588:	4b50      	ldr	r3, [pc, #320]	; (80036cc <HAL_RCC_OscConfig+0x780>)
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003590:	2b00      	cmp	r3, #0
 8003592:	d001      	beq.n	8003598 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003594:	2301      	movs	r3, #1
 8003596:	e0ad      	b.n	80036f4 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003598:	4b4c      	ldr	r3, [pc, #304]	; (80036cc <HAL_RCC_OscConfig+0x780>)
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	4a4b      	ldr	r2, [pc, #300]	; (80036cc <HAL_RCC_OscConfig+0x780>)
 800359e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80035a2:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80035a4:	f7fd fdb0 	bl	8001108 <HAL_GetTick>
 80035a8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80035aa:	e008      	b.n	80035be <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035ac:	f7fd fdac 	bl	8001108 <HAL_GetTick>
 80035b0:	4602      	mov	r2, r0
 80035b2:	693b      	ldr	r3, [r7, #16]
 80035b4:	1ad3      	subs	r3, r2, r3
 80035b6:	2b02      	cmp	r3, #2
 80035b8:	d901      	bls.n	80035be <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80035ba:	2303      	movs	r3, #3
 80035bc:	e09a      	b.n	80036f4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80035be:	4b43      	ldr	r3, [pc, #268]	; (80036cc <HAL_RCC_OscConfig+0x780>)
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d1f0      	bne.n	80035ac <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80035ca:	4b40      	ldr	r3, [pc, #256]	; (80036cc <HAL_RCC_OscConfig+0x780>)
 80035cc:	68da      	ldr	r2, [r3, #12]
 80035ce:	4b40      	ldr	r3, [pc, #256]	; (80036d0 <HAL_RCC_OscConfig+0x784>)
 80035d0:	4013      	ands	r3, r2
 80035d2:	687a      	ldr	r2, [r7, #4]
 80035d4:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80035d6:	687a      	ldr	r2, [r7, #4]
 80035d8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80035da:	3a01      	subs	r2, #1
 80035dc:	0112      	lsls	r2, r2, #4
 80035de:	4311      	orrs	r1, r2
 80035e0:	687a      	ldr	r2, [r7, #4]
 80035e2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80035e4:	0212      	lsls	r2, r2, #8
 80035e6:	4311      	orrs	r1, r2
 80035e8:	687a      	ldr	r2, [r7, #4]
 80035ea:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80035ec:	0852      	lsrs	r2, r2, #1
 80035ee:	3a01      	subs	r2, #1
 80035f0:	0552      	lsls	r2, r2, #21
 80035f2:	4311      	orrs	r1, r2
 80035f4:	687a      	ldr	r2, [r7, #4]
 80035f6:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80035f8:	0852      	lsrs	r2, r2, #1
 80035fa:	3a01      	subs	r2, #1
 80035fc:	0652      	lsls	r2, r2, #25
 80035fe:	4311      	orrs	r1, r2
 8003600:	687a      	ldr	r2, [r7, #4]
 8003602:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003604:	0912      	lsrs	r2, r2, #4
 8003606:	0452      	lsls	r2, r2, #17
 8003608:	430a      	orrs	r2, r1
 800360a:	4930      	ldr	r1, [pc, #192]	; (80036cc <HAL_RCC_OscConfig+0x780>)
 800360c:	4313      	orrs	r3, r2
 800360e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003610:	4b2e      	ldr	r3, [pc, #184]	; (80036cc <HAL_RCC_OscConfig+0x780>)
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	4a2d      	ldr	r2, [pc, #180]	; (80036cc <HAL_RCC_OscConfig+0x780>)
 8003616:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800361a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800361c:	4b2b      	ldr	r3, [pc, #172]	; (80036cc <HAL_RCC_OscConfig+0x780>)
 800361e:	68db      	ldr	r3, [r3, #12]
 8003620:	4a2a      	ldr	r2, [pc, #168]	; (80036cc <HAL_RCC_OscConfig+0x780>)
 8003622:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003626:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003628:	f7fd fd6e 	bl	8001108 <HAL_GetTick>
 800362c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800362e:	e008      	b.n	8003642 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003630:	f7fd fd6a 	bl	8001108 <HAL_GetTick>
 8003634:	4602      	mov	r2, r0
 8003636:	693b      	ldr	r3, [r7, #16]
 8003638:	1ad3      	subs	r3, r2, r3
 800363a:	2b02      	cmp	r3, #2
 800363c:	d901      	bls.n	8003642 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800363e:	2303      	movs	r3, #3
 8003640:	e058      	b.n	80036f4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003642:	4b22      	ldr	r3, [pc, #136]	; (80036cc <HAL_RCC_OscConfig+0x780>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800364a:	2b00      	cmp	r3, #0
 800364c:	d0f0      	beq.n	8003630 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800364e:	e050      	b.n	80036f2 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003650:	2301      	movs	r3, #1
 8003652:	e04f      	b.n	80036f4 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003654:	4b1d      	ldr	r3, [pc, #116]	; (80036cc <HAL_RCC_OscConfig+0x780>)
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800365c:	2b00      	cmp	r3, #0
 800365e:	d148      	bne.n	80036f2 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003660:	4b1a      	ldr	r3, [pc, #104]	; (80036cc <HAL_RCC_OscConfig+0x780>)
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	4a19      	ldr	r2, [pc, #100]	; (80036cc <HAL_RCC_OscConfig+0x780>)
 8003666:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800366a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800366c:	4b17      	ldr	r3, [pc, #92]	; (80036cc <HAL_RCC_OscConfig+0x780>)
 800366e:	68db      	ldr	r3, [r3, #12]
 8003670:	4a16      	ldr	r2, [pc, #88]	; (80036cc <HAL_RCC_OscConfig+0x780>)
 8003672:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003676:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003678:	f7fd fd46 	bl	8001108 <HAL_GetTick>
 800367c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800367e:	e008      	b.n	8003692 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003680:	f7fd fd42 	bl	8001108 <HAL_GetTick>
 8003684:	4602      	mov	r2, r0
 8003686:	693b      	ldr	r3, [r7, #16]
 8003688:	1ad3      	subs	r3, r2, r3
 800368a:	2b02      	cmp	r3, #2
 800368c:	d901      	bls.n	8003692 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800368e:	2303      	movs	r3, #3
 8003690:	e030      	b.n	80036f4 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003692:	4b0e      	ldr	r3, [pc, #56]	; (80036cc <HAL_RCC_OscConfig+0x780>)
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800369a:	2b00      	cmp	r3, #0
 800369c:	d0f0      	beq.n	8003680 <HAL_RCC_OscConfig+0x734>
 800369e:	e028      	b.n	80036f2 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80036a0:	69bb      	ldr	r3, [r7, #24]
 80036a2:	2b0c      	cmp	r3, #12
 80036a4:	d023      	beq.n	80036ee <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80036a6:	4b09      	ldr	r3, [pc, #36]	; (80036cc <HAL_RCC_OscConfig+0x780>)
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	4a08      	ldr	r2, [pc, #32]	; (80036cc <HAL_RCC_OscConfig+0x780>)
 80036ac:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80036b0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036b2:	f7fd fd29 	bl	8001108 <HAL_GetTick>
 80036b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80036b8:	e00c      	b.n	80036d4 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036ba:	f7fd fd25 	bl	8001108 <HAL_GetTick>
 80036be:	4602      	mov	r2, r0
 80036c0:	693b      	ldr	r3, [r7, #16]
 80036c2:	1ad3      	subs	r3, r2, r3
 80036c4:	2b02      	cmp	r3, #2
 80036c6:	d905      	bls.n	80036d4 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80036c8:	2303      	movs	r3, #3
 80036ca:	e013      	b.n	80036f4 <HAL_RCC_OscConfig+0x7a8>
 80036cc:	40021000 	.word	0x40021000
 80036d0:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80036d4:	4b09      	ldr	r3, [pc, #36]	; (80036fc <HAL_RCC_OscConfig+0x7b0>)
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d1ec      	bne.n	80036ba <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80036e0:	4b06      	ldr	r3, [pc, #24]	; (80036fc <HAL_RCC_OscConfig+0x7b0>)
 80036e2:	68da      	ldr	r2, [r3, #12]
 80036e4:	4905      	ldr	r1, [pc, #20]	; (80036fc <HAL_RCC_OscConfig+0x7b0>)
 80036e6:	4b06      	ldr	r3, [pc, #24]	; (8003700 <HAL_RCC_OscConfig+0x7b4>)
 80036e8:	4013      	ands	r3, r2
 80036ea:	60cb      	str	r3, [r1, #12]
 80036ec:	e001      	b.n	80036f2 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80036ee:	2301      	movs	r3, #1
 80036f0:	e000      	b.n	80036f4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80036f2:	2300      	movs	r3, #0
}
 80036f4:	4618      	mov	r0, r3
 80036f6:	3720      	adds	r7, #32
 80036f8:	46bd      	mov	sp, r7
 80036fa:	bd80      	pop	{r7, pc}
 80036fc:	40021000 	.word	0x40021000
 8003700:	feeefffc 	.word	0xfeeefffc

08003704 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003704:	b580      	push	{r7, lr}
 8003706:	b084      	sub	sp, #16
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
 800370c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	2b00      	cmp	r3, #0
 8003712:	d101      	bne.n	8003718 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003714:	2301      	movs	r3, #1
 8003716:	e0e7      	b.n	80038e8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003718:	4b75      	ldr	r3, [pc, #468]	; (80038f0 <HAL_RCC_ClockConfig+0x1ec>)
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f003 0307 	and.w	r3, r3, #7
 8003720:	683a      	ldr	r2, [r7, #0]
 8003722:	429a      	cmp	r2, r3
 8003724:	d910      	bls.n	8003748 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003726:	4b72      	ldr	r3, [pc, #456]	; (80038f0 <HAL_RCC_ClockConfig+0x1ec>)
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f023 0207 	bic.w	r2, r3, #7
 800372e:	4970      	ldr	r1, [pc, #448]	; (80038f0 <HAL_RCC_ClockConfig+0x1ec>)
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	4313      	orrs	r3, r2
 8003734:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003736:	4b6e      	ldr	r3, [pc, #440]	; (80038f0 <HAL_RCC_ClockConfig+0x1ec>)
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f003 0307 	and.w	r3, r3, #7
 800373e:	683a      	ldr	r2, [r7, #0]
 8003740:	429a      	cmp	r2, r3
 8003742:	d001      	beq.n	8003748 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003744:	2301      	movs	r3, #1
 8003746:	e0cf      	b.n	80038e8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f003 0302 	and.w	r3, r3, #2
 8003750:	2b00      	cmp	r3, #0
 8003752:	d010      	beq.n	8003776 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	689a      	ldr	r2, [r3, #8]
 8003758:	4b66      	ldr	r3, [pc, #408]	; (80038f4 <HAL_RCC_ClockConfig+0x1f0>)
 800375a:	689b      	ldr	r3, [r3, #8]
 800375c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003760:	429a      	cmp	r2, r3
 8003762:	d908      	bls.n	8003776 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003764:	4b63      	ldr	r3, [pc, #396]	; (80038f4 <HAL_RCC_ClockConfig+0x1f0>)
 8003766:	689b      	ldr	r3, [r3, #8]
 8003768:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	689b      	ldr	r3, [r3, #8]
 8003770:	4960      	ldr	r1, [pc, #384]	; (80038f4 <HAL_RCC_ClockConfig+0x1f0>)
 8003772:	4313      	orrs	r3, r2
 8003774:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f003 0301 	and.w	r3, r3, #1
 800377e:	2b00      	cmp	r3, #0
 8003780:	d04c      	beq.n	800381c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	685b      	ldr	r3, [r3, #4]
 8003786:	2b03      	cmp	r3, #3
 8003788:	d107      	bne.n	800379a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800378a:	4b5a      	ldr	r3, [pc, #360]	; (80038f4 <HAL_RCC_ClockConfig+0x1f0>)
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003792:	2b00      	cmp	r3, #0
 8003794:	d121      	bne.n	80037da <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003796:	2301      	movs	r3, #1
 8003798:	e0a6      	b.n	80038e8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	685b      	ldr	r3, [r3, #4]
 800379e:	2b02      	cmp	r3, #2
 80037a0:	d107      	bne.n	80037b2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80037a2:	4b54      	ldr	r3, [pc, #336]	; (80038f4 <HAL_RCC_ClockConfig+0x1f0>)
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d115      	bne.n	80037da <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80037ae:	2301      	movs	r3, #1
 80037b0:	e09a      	b.n	80038e8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	685b      	ldr	r3, [r3, #4]
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d107      	bne.n	80037ca <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80037ba:	4b4e      	ldr	r3, [pc, #312]	; (80038f4 <HAL_RCC_ClockConfig+0x1f0>)
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f003 0302 	and.w	r3, r3, #2
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d109      	bne.n	80037da <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80037c6:	2301      	movs	r3, #1
 80037c8:	e08e      	b.n	80038e8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80037ca:	4b4a      	ldr	r3, [pc, #296]	; (80038f4 <HAL_RCC_ClockConfig+0x1f0>)
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d101      	bne.n	80037da <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80037d6:	2301      	movs	r3, #1
 80037d8:	e086      	b.n	80038e8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80037da:	4b46      	ldr	r3, [pc, #280]	; (80038f4 <HAL_RCC_ClockConfig+0x1f0>)
 80037dc:	689b      	ldr	r3, [r3, #8]
 80037de:	f023 0203 	bic.w	r2, r3, #3
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	685b      	ldr	r3, [r3, #4]
 80037e6:	4943      	ldr	r1, [pc, #268]	; (80038f4 <HAL_RCC_ClockConfig+0x1f0>)
 80037e8:	4313      	orrs	r3, r2
 80037ea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80037ec:	f7fd fc8c 	bl	8001108 <HAL_GetTick>
 80037f0:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037f2:	e00a      	b.n	800380a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80037f4:	f7fd fc88 	bl	8001108 <HAL_GetTick>
 80037f8:	4602      	mov	r2, r0
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	1ad3      	subs	r3, r2, r3
 80037fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8003802:	4293      	cmp	r3, r2
 8003804:	d901      	bls.n	800380a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003806:	2303      	movs	r3, #3
 8003808:	e06e      	b.n	80038e8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800380a:	4b3a      	ldr	r3, [pc, #232]	; (80038f4 <HAL_RCC_ClockConfig+0x1f0>)
 800380c:	689b      	ldr	r3, [r3, #8]
 800380e:	f003 020c 	and.w	r2, r3, #12
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	685b      	ldr	r3, [r3, #4]
 8003816:	009b      	lsls	r3, r3, #2
 8003818:	429a      	cmp	r2, r3
 800381a:	d1eb      	bne.n	80037f4 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f003 0302 	and.w	r3, r3, #2
 8003824:	2b00      	cmp	r3, #0
 8003826:	d010      	beq.n	800384a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	689a      	ldr	r2, [r3, #8]
 800382c:	4b31      	ldr	r3, [pc, #196]	; (80038f4 <HAL_RCC_ClockConfig+0x1f0>)
 800382e:	689b      	ldr	r3, [r3, #8]
 8003830:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003834:	429a      	cmp	r2, r3
 8003836:	d208      	bcs.n	800384a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003838:	4b2e      	ldr	r3, [pc, #184]	; (80038f4 <HAL_RCC_ClockConfig+0x1f0>)
 800383a:	689b      	ldr	r3, [r3, #8]
 800383c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	689b      	ldr	r3, [r3, #8]
 8003844:	492b      	ldr	r1, [pc, #172]	; (80038f4 <HAL_RCC_ClockConfig+0x1f0>)
 8003846:	4313      	orrs	r3, r2
 8003848:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800384a:	4b29      	ldr	r3, [pc, #164]	; (80038f0 <HAL_RCC_ClockConfig+0x1ec>)
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f003 0307 	and.w	r3, r3, #7
 8003852:	683a      	ldr	r2, [r7, #0]
 8003854:	429a      	cmp	r2, r3
 8003856:	d210      	bcs.n	800387a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003858:	4b25      	ldr	r3, [pc, #148]	; (80038f0 <HAL_RCC_ClockConfig+0x1ec>)
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f023 0207 	bic.w	r2, r3, #7
 8003860:	4923      	ldr	r1, [pc, #140]	; (80038f0 <HAL_RCC_ClockConfig+0x1ec>)
 8003862:	683b      	ldr	r3, [r7, #0]
 8003864:	4313      	orrs	r3, r2
 8003866:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003868:	4b21      	ldr	r3, [pc, #132]	; (80038f0 <HAL_RCC_ClockConfig+0x1ec>)
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f003 0307 	and.w	r3, r3, #7
 8003870:	683a      	ldr	r2, [r7, #0]
 8003872:	429a      	cmp	r2, r3
 8003874:	d001      	beq.n	800387a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003876:	2301      	movs	r3, #1
 8003878:	e036      	b.n	80038e8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f003 0304 	and.w	r3, r3, #4
 8003882:	2b00      	cmp	r3, #0
 8003884:	d008      	beq.n	8003898 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003886:	4b1b      	ldr	r3, [pc, #108]	; (80038f4 <HAL_RCC_ClockConfig+0x1f0>)
 8003888:	689b      	ldr	r3, [r3, #8]
 800388a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	68db      	ldr	r3, [r3, #12]
 8003892:	4918      	ldr	r1, [pc, #96]	; (80038f4 <HAL_RCC_ClockConfig+0x1f0>)
 8003894:	4313      	orrs	r3, r2
 8003896:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f003 0308 	and.w	r3, r3, #8
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d009      	beq.n	80038b8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80038a4:	4b13      	ldr	r3, [pc, #76]	; (80038f4 <HAL_RCC_ClockConfig+0x1f0>)
 80038a6:	689b      	ldr	r3, [r3, #8]
 80038a8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	691b      	ldr	r3, [r3, #16]
 80038b0:	00db      	lsls	r3, r3, #3
 80038b2:	4910      	ldr	r1, [pc, #64]	; (80038f4 <HAL_RCC_ClockConfig+0x1f0>)
 80038b4:	4313      	orrs	r3, r2
 80038b6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80038b8:	f000 f824 	bl	8003904 <HAL_RCC_GetSysClockFreq>
 80038bc:	4602      	mov	r2, r0
 80038be:	4b0d      	ldr	r3, [pc, #52]	; (80038f4 <HAL_RCC_ClockConfig+0x1f0>)
 80038c0:	689b      	ldr	r3, [r3, #8]
 80038c2:	091b      	lsrs	r3, r3, #4
 80038c4:	f003 030f 	and.w	r3, r3, #15
 80038c8:	490b      	ldr	r1, [pc, #44]	; (80038f8 <HAL_RCC_ClockConfig+0x1f4>)
 80038ca:	5ccb      	ldrb	r3, [r1, r3]
 80038cc:	f003 031f 	and.w	r3, r3, #31
 80038d0:	fa22 f303 	lsr.w	r3, r2, r3
 80038d4:	4a09      	ldr	r2, [pc, #36]	; (80038fc <HAL_RCC_ClockConfig+0x1f8>)
 80038d6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80038d8:	4b09      	ldr	r3, [pc, #36]	; (8003900 <HAL_RCC_ClockConfig+0x1fc>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	4618      	mov	r0, r3
 80038de:	f7fd fbc3 	bl	8001068 <HAL_InitTick>
 80038e2:	4603      	mov	r3, r0
 80038e4:	72fb      	strb	r3, [r7, #11]

  return status;
 80038e6:	7afb      	ldrb	r3, [r7, #11]
}
 80038e8:	4618      	mov	r0, r3
 80038ea:	3710      	adds	r7, #16
 80038ec:	46bd      	mov	sp, r7
 80038ee:	bd80      	pop	{r7, pc}
 80038f0:	40022000 	.word	0x40022000
 80038f4:	40021000 	.word	0x40021000
 80038f8:	08005efc 	.word	0x08005efc
 80038fc:	20000000 	.word	0x20000000
 8003900:	20000004 	.word	0x20000004

08003904 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003904:	b480      	push	{r7}
 8003906:	b089      	sub	sp, #36	; 0x24
 8003908:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800390a:	2300      	movs	r3, #0
 800390c:	61fb      	str	r3, [r7, #28]
 800390e:	2300      	movs	r3, #0
 8003910:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003912:	4b3e      	ldr	r3, [pc, #248]	; (8003a0c <HAL_RCC_GetSysClockFreq+0x108>)
 8003914:	689b      	ldr	r3, [r3, #8]
 8003916:	f003 030c 	and.w	r3, r3, #12
 800391a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800391c:	4b3b      	ldr	r3, [pc, #236]	; (8003a0c <HAL_RCC_GetSysClockFreq+0x108>)
 800391e:	68db      	ldr	r3, [r3, #12]
 8003920:	f003 0303 	and.w	r3, r3, #3
 8003924:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003926:	693b      	ldr	r3, [r7, #16]
 8003928:	2b00      	cmp	r3, #0
 800392a:	d005      	beq.n	8003938 <HAL_RCC_GetSysClockFreq+0x34>
 800392c:	693b      	ldr	r3, [r7, #16]
 800392e:	2b0c      	cmp	r3, #12
 8003930:	d121      	bne.n	8003976 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	2b01      	cmp	r3, #1
 8003936:	d11e      	bne.n	8003976 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003938:	4b34      	ldr	r3, [pc, #208]	; (8003a0c <HAL_RCC_GetSysClockFreq+0x108>)
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f003 0308 	and.w	r3, r3, #8
 8003940:	2b00      	cmp	r3, #0
 8003942:	d107      	bne.n	8003954 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003944:	4b31      	ldr	r3, [pc, #196]	; (8003a0c <HAL_RCC_GetSysClockFreq+0x108>)
 8003946:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800394a:	0a1b      	lsrs	r3, r3, #8
 800394c:	f003 030f 	and.w	r3, r3, #15
 8003950:	61fb      	str	r3, [r7, #28]
 8003952:	e005      	b.n	8003960 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003954:	4b2d      	ldr	r3, [pc, #180]	; (8003a0c <HAL_RCC_GetSysClockFreq+0x108>)
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	091b      	lsrs	r3, r3, #4
 800395a:	f003 030f 	and.w	r3, r3, #15
 800395e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003960:	4a2b      	ldr	r2, [pc, #172]	; (8003a10 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003962:	69fb      	ldr	r3, [r7, #28]
 8003964:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003968:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800396a:	693b      	ldr	r3, [r7, #16]
 800396c:	2b00      	cmp	r3, #0
 800396e:	d10d      	bne.n	800398c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003970:	69fb      	ldr	r3, [r7, #28]
 8003972:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003974:	e00a      	b.n	800398c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003976:	693b      	ldr	r3, [r7, #16]
 8003978:	2b04      	cmp	r3, #4
 800397a:	d102      	bne.n	8003982 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800397c:	4b25      	ldr	r3, [pc, #148]	; (8003a14 <HAL_RCC_GetSysClockFreq+0x110>)
 800397e:	61bb      	str	r3, [r7, #24]
 8003980:	e004      	b.n	800398c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003982:	693b      	ldr	r3, [r7, #16]
 8003984:	2b08      	cmp	r3, #8
 8003986:	d101      	bne.n	800398c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003988:	4b23      	ldr	r3, [pc, #140]	; (8003a18 <HAL_RCC_GetSysClockFreq+0x114>)
 800398a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800398c:	693b      	ldr	r3, [r7, #16]
 800398e:	2b0c      	cmp	r3, #12
 8003990:	d134      	bne.n	80039fc <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003992:	4b1e      	ldr	r3, [pc, #120]	; (8003a0c <HAL_RCC_GetSysClockFreq+0x108>)
 8003994:	68db      	ldr	r3, [r3, #12]
 8003996:	f003 0303 	and.w	r3, r3, #3
 800399a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800399c:	68bb      	ldr	r3, [r7, #8]
 800399e:	2b02      	cmp	r3, #2
 80039a0:	d003      	beq.n	80039aa <HAL_RCC_GetSysClockFreq+0xa6>
 80039a2:	68bb      	ldr	r3, [r7, #8]
 80039a4:	2b03      	cmp	r3, #3
 80039a6:	d003      	beq.n	80039b0 <HAL_RCC_GetSysClockFreq+0xac>
 80039a8:	e005      	b.n	80039b6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80039aa:	4b1a      	ldr	r3, [pc, #104]	; (8003a14 <HAL_RCC_GetSysClockFreq+0x110>)
 80039ac:	617b      	str	r3, [r7, #20]
      break;
 80039ae:	e005      	b.n	80039bc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80039b0:	4b19      	ldr	r3, [pc, #100]	; (8003a18 <HAL_RCC_GetSysClockFreq+0x114>)
 80039b2:	617b      	str	r3, [r7, #20]
      break;
 80039b4:	e002      	b.n	80039bc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80039b6:	69fb      	ldr	r3, [r7, #28]
 80039b8:	617b      	str	r3, [r7, #20]
      break;
 80039ba:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80039bc:	4b13      	ldr	r3, [pc, #76]	; (8003a0c <HAL_RCC_GetSysClockFreq+0x108>)
 80039be:	68db      	ldr	r3, [r3, #12]
 80039c0:	091b      	lsrs	r3, r3, #4
 80039c2:	f003 0307 	and.w	r3, r3, #7
 80039c6:	3301      	adds	r3, #1
 80039c8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80039ca:	4b10      	ldr	r3, [pc, #64]	; (8003a0c <HAL_RCC_GetSysClockFreq+0x108>)
 80039cc:	68db      	ldr	r3, [r3, #12]
 80039ce:	0a1b      	lsrs	r3, r3, #8
 80039d0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80039d4:	697a      	ldr	r2, [r7, #20]
 80039d6:	fb03 f202 	mul.w	r2, r3, r2
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80039e0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80039e2:	4b0a      	ldr	r3, [pc, #40]	; (8003a0c <HAL_RCC_GetSysClockFreq+0x108>)
 80039e4:	68db      	ldr	r3, [r3, #12]
 80039e6:	0e5b      	lsrs	r3, r3, #25
 80039e8:	f003 0303 	and.w	r3, r3, #3
 80039ec:	3301      	adds	r3, #1
 80039ee:	005b      	lsls	r3, r3, #1
 80039f0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80039f2:	697a      	ldr	r2, [r7, #20]
 80039f4:	683b      	ldr	r3, [r7, #0]
 80039f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80039fa:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80039fc:	69bb      	ldr	r3, [r7, #24]
}
 80039fe:	4618      	mov	r0, r3
 8003a00:	3724      	adds	r7, #36	; 0x24
 8003a02:	46bd      	mov	sp, r7
 8003a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a08:	4770      	bx	lr
 8003a0a:	bf00      	nop
 8003a0c:	40021000 	.word	0x40021000
 8003a10:	08005f14 	.word	0x08005f14
 8003a14:	00f42400 	.word	0x00f42400
 8003a18:	007a1200 	.word	0x007a1200

08003a1c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a1c:	b480      	push	{r7}
 8003a1e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003a20:	4b03      	ldr	r3, [pc, #12]	; (8003a30 <HAL_RCC_GetHCLKFreq+0x14>)
 8003a22:	681b      	ldr	r3, [r3, #0]
}
 8003a24:	4618      	mov	r0, r3
 8003a26:	46bd      	mov	sp, r7
 8003a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a2c:	4770      	bx	lr
 8003a2e:	bf00      	nop
 8003a30:	20000000 	.word	0x20000000

08003a34 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003a38:	f7ff fff0 	bl	8003a1c <HAL_RCC_GetHCLKFreq>
 8003a3c:	4602      	mov	r2, r0
 8003a3e:	4b06      	ldr	r3, [pc, #24]	; (8003a58 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003a40:	689b      	ldr	r3, [r3, #8]
 8003a42:	0a1b      	lsrs	r3, r3, #8
 8003a44:	f003 0307 	and.w	r3, r3, #7
 8003a48:	4904      	ldr	r1, [pc, #16]	; (8003a5c <HAL_RCC_GetPCLK1Freq+0x28>)
 8003a4a:	5ccb      	ldrb	r3, [r1, r3]
 8003a4c:	f003 031f 	and.w	r3, r3, #31
 8003a50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a54:	4618      	mov	r0, r3
 8003a56:	bd80      	pop	{r7, pc}
 8003a58:	40021000 	.word	0x40021000
 8003a5c:	08005f0c 	.word	0x08005f0c

08003a60 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003a64:	f7ff ffda 	bl	8003a1c <HAL_RCC_GetHCLKFreq>
 8003a68:	4602      	mov	r2, r0
 8003a6a:	4b06      	ldr	r3, [pc, #24]	; (8003a84 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003a6c:	689b      	ldr	r3, [r3, #8]
 8003a6e:	0adb      	lsrs	r3, r3, #11
 8003a70:	f003 0307 	and.w	r3, r3, #7
 8003a74:	4904      	ldr	r1, [pc, #16]	; (8003a88 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003a76:	5ccb      	ldrb	r3, [r1, r3]
 8003a78:	f003 031f 	and.w	r3, r3, #31
 8003a7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a80:	4618      	mov	r0, r3
 8003a82:	bd80      	pop	{r7, pc}
 8003a84:	40021000 	.word	0x40021000
 8003a88:	08005f0c 	.word	0x08005f0c

08003a8c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b086      	sub	sp, #24
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003a94:	2300      	movs	r3, #0
 8003a96:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003a98:	4b2a      	ldr	r3, [pc, #168]	; (8003b44 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003a9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a9c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d003      	beq.n	8003aac <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003aa4:	f7ff f9ee 	bl	8002e84 <HAL_PWREx_GetVoltageRange>
 8003aa8:	6178      	str	r0, [r7, #20]
 8003aaa:	e014      	b.n	8003ad6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003aac:	4b25      	ldr	r3, [pc, #148]	; (8003b44 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003aae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ab0:	4a24      	ldr	r2, [pc, #144]	; (8003b44 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003ab2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ab6:	6593      	str	r3, [r2, #88]	; 0x58
 8003ab8:	4b22      	ldr	r3, [pc, #136]	; (8003b44 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003aba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003abc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ac0:	60fb      	str	r3, [r7, #12]
 8003ac2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003ac4:	f7ff f9de 	bl	8002e84 <HAL_PWREx_GetVoltageRange>
 8003ac8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003aca:	4b1e      	ldr	r3, [pc, #120]	; (8003b44 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003acc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ace:	4a1d      	ldr	r2, [pc, #116]	; (8003b44 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003ad0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003ad4:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003ad6:	697b      	ldr	r3, [r7, #20]
 8003ad8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003adc:	d10b      	bne.n	8003af6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	2b80      	cmp	r3, #128	; 0x80
 8003ae2:	d919      	bls.n	8003b18 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2ba0      	cmp	r3, #160	; 0xa0
 8003ae8:	d902      	bls.n	8003af0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003aea:	2302      	movs	r3, #2
 8003aec:	613b      	str	r3, [r7, #16]
 8003aee:	e013      	b.n	8003b18 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003af0:	2301      	movs	r3, #1
 8003af2:	613b      	str	r3, [r7, #16]
 8003af4:	e010      	b.n	8003b18 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	2b80      	cmp	r3, #128	; 0x80
 8003afa:	d902      	bls.n	8003b02 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003afc:	2303      	movs	r3, #3
 8003afe:	613b      	str	r3, [r7, #16]
 8003b00:	e00a      	b.n	8003b18 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	2b80      	cmp	r3, #128	; 0x80
 8003b06:	d102      	bne.n	8003b0e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003b08:	2302      	movs	r3, #2
 8003b0a:	613b      	str	r3, [r7, #16]
 8003b0c:	e004      	b.n	8003b18 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	2b70      	cmp	r3, #112	; 0x70
 8003b12:	d101      	bne.n	8003b18 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003b14:	2301      	movs	r3, #1
 8003b16:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003b18:	4b0b      	ldr	r3, [pc, #44]	; (8003b48 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f023 0207 	bic.w	r2, r3, #7
 8003b20:	4909      	ldr	r1, [pc, #36]	; (8003b48 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003b22:	693b      	ldr	r3, [r7, #16]
 8003b24:	4313      	orrs	r3, r2
 8003b26:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003b28:	4b07      	ldr	r3, [pc, #28]	; (8003b48 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f003 0307 	and.w	r3, r3, #7
 8003b30:	693a      	ldr	r2, [r7, #16]
 8003b32:	429a      	cmp	r2, r3
 8003b34:	d001      	beq.n	8003b3a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003b36:	2301      	movs	r3, #1
 8003b38:	e000      	b.n	8003b3c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003b3a:	2300      	movs	r3, #0
}
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	3718      	adds	r7, #24
 8003b40:	46bd      	mov	sp, r7
 8003b42:	bd80      	pop	{r7, pc}
 8003b44:	40021000 	.word	0x40021000
 8003b48:	40022000 	.word	0x40022000

08003b4c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	b086      	sub	sp, #24
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003b54:	2300      	movs	r3, #0
 8003b56:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003b58:	2300      	movs	r3, #0
 8003b5a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d041      	beq.n	8003bec <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003b6c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003b70:	d02a      	beq.n	8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003b72:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003b76:	d824      	bhi.n	8003bc2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003b78:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003b7c:	d008      	beq.n	8003b90 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003b7e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003b82:	d81e      	bhi.n	8003bc2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d00a      	beq.n	8003b9e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003b88:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003b8c:	d010      	beq.n	8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003b8e:	e018      	b.n	8003bc2 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003b90:	4b86      	ldr	r3, [pc, #536]	; (8003dac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b92:	68db      	ldr	r3, [r3, #12]
 8003b94:	4a85      	ldr	r2, [pc, #532]	; (8003dac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b96:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b9a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003b9c:	e015      	b.n	8003bca <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	3304      	adds	r3, #4
 8003ba2:	2100      	movs	r1, #0
 8003ba4:	4618      	mov	r0, r3
 8003ba6:	f000 fabb 	bl	8004120 <RCCEx_PLLSAI1_Config>
 8003baa:	4603      	mov	r3, r0
 8003bac:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003bae:	e00c      	b.n	8003bca <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	3320      	adds	r3, #32
 8003bb4:	2100      	movs	r1, #0
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	f000 fba6 	bl	8004308 <RCCEx_PLLSAI2_Config>
 8003bbc:	4603      	mov	r3, r0
 8003bbe:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003bc0:	e003      	b.n	8003bca <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003bc2:	2301      	movs	r3, #1
 8003bc4:	74fb      	strb	r3, [r7, #19]
      break;
 8003bc6:	e000      	b.n	8003bca <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003bc8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003bca:	7cfb      	ldrb	r3, [r7, #19]
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d10b      	bne.n	8003be8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003bd0:	4b76      	ldr	r3, [pc, #472]	; (8003dac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003bd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bd6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003bde:	4973      	ldr	r1, [pc, #460]	; (8003dac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003be0:	4313      	orrs	r3, r2
 8003be2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003be6:	e001      	b.n	8003bec <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003be8:	7cfb      	ldrb	r3, [r7, #19]
 8003bea:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d041      	beq.n	8003c7c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003bfc:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003c00:	d02a      	beq.n	8003c58 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003c02:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003c06:	d824      	bhi.n	8003c52 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003c08:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003c0c:	d008      	beq.n	8003c20 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003c0e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003c12:	d81e      	bhi.n	8003c52 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d00a      	beq.n	8003c2e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003c18:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003c1c:	d010      	beq.n	8003c40 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003c1e:	e018      	b.n	8003c52 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003c20:	4b62      	ldr	r3, [pc, #392]	; (8003dac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c22:	68db      	ldr	r3, [r3, #12]
 8003c24:	4a61      	ldr	r2, [pc, #388]	; (8003dac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c26:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c2a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003c2c:	e015      	b.n	8003c5a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	3304      	adds	r3, #4
 8003c32:	2100      	movs	r1, #0
 8003c34:	4618      	mov	r0, r3
 8003c36:	f000 fa73 	bl	8004120 <RCCEx_PLLSAI1_Config>
 8003c3a:	4603      	mov	r3, r0
 8003c3c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003c3e:	e00c      	b.n	8003c5a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	3320      	adds	r3, #32
 8003c44:	2100      	movs	r1, #0
 8003c46:	4618      	mov	r0, r3
 8003c48:	f000 fb5e 	bl	8004308 <RCCEx_PLLSAI2_Config>
 8003c4c:	4603      	mov	r3, r0
 8003c4e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003c50:	e003      	b.n	8003c5a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003c52:	2301      	movs	r3, #1
 8003c54:	74fb      	strb	r3, [r7, #19]
      break;
 8003c56:	e000      	b.n	8003c5a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003c58:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003c5a:	7cfb      	ldrb	r3, [r7, #19]
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d10b      	bne.n	8003c78 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003c60:	4b52      	ldr	r3, [pc, #328]	; (8003dac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c66:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003c6e:	494f      	ldr	r1, [pc, #316]	; (8003dac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c70:	4313      	orrs	r3, r2
 8003c72:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003c76:	e001      	b.n	8003c7c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c78:	7cfb      	ldrb	r3, [r7, #19]
 8003c7a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	f000 80a0 	beq.w	8003dca <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c8a:	2300      	movs	r3, #0
 8003c8c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003c8e:	4b47      	ldr	r3, [pc, #284]	; (8003dac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d101      	bne.n	8003c9e <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003c9a:	2301      	movs	r3, #1
 8003c9c:	e000      	b.n	8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d00d      	beq.n	8003cc0 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ca4:	4b41      	ldr	r3, [pc, #260]	; (8003dac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ca6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ca8:	4a40      	ldr	r2, [pc, #256]	; (8003dac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003caa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003cae:	6593      	str	r3, [r2, #88]	; 0x58
 8003cb0:	4b3e      	ldr	r3, [pc, #248]	; (8003dac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003cb2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003cb4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003cb8:	60bb      	str	r3, [r7, #8]
 8003cba:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003cbc:	2301      	movs	r3, #1
 8003cbe:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003cc0:	4b3b      	ldr	r3, [pc, #236]	; (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	4a3a      	ldr	r2, [pc, #232]	; (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003cc6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003cca:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003ccc:	f7fd fa1c 	bl	8001108 <HAL_GetTick>
 8003cd0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003cd2:	e009      	b.n	8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003cd4:	f7fd fa18 	bl	8001108 <HAL_GetTick>
 8003cd8:	4602      	mov	r2, r0
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	1ad3      	subs	r3, r2, r3
 8003cde:	2b02      	cmp	r3, #2
 8003ce0:	d902      	bls.n	8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003ce2:	2303      	movs	r3, #3
 8003ce4:	74fb      	strb	r3, [r7, #19]
        break;
 8003ce6:	e005      	b.n	8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003ce8:	4b31      	ldr	r3, [pc, #196]	; (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d0ef      	beq.n	8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003cf4:	7cfb      	ldrb	r3, [r7, #19]
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d15c      	bne.n	8003db4 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003cfa:	4b2c      	ldr	r3, [pc, #176]	; (8003dac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003cfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d00:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003d04:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003d06:	697b      	ldr	r3, [r7, #20]
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d01f      	beq.n	8003d4c <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003d12:	697a      	ldr	r2, [r7, #20]
 8003d14:	429a      	cmp	r2, r3
 8003d16:	d019      	beq.n	8003d4c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003d18:	4b24      	ldr	r3, [pc, #144]	; (8003dac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d1e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003d22:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003d24:	4b21      	ldr	r3, [pc, #132]	; (8003dac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d2a:	4a20      	ldr	r2, [pc, #128]	; (8003dac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d2c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d30:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003d34:	4b1d      	ldr	r3, [pc, #116]	; (8003dac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d3a:	4a1c      	ldr	r2, [pc, #112]	; (8003dac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d3c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003d40:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003d44:	4a19      	ldr	r2, [pc, #100]	; (8003dac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d46:	697b      	ldr	r3, [r7, #20]
 8003d48:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003d4c:	697b      	ldr	r3, [r7, #20]
 8003d4e:	f003 0301 	and.w	r3, r3, #1
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d016      	beq.n	8003d84 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d56:	f7fd f9d7 	bl	8001108 <HAL_GetTick>
 8003d5a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003d5c:	e00b      	b.n	8003d76 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d5e:	f7fd f9d3 	bl	8001108 <HAL_GetTick>
 8003d62:	4602      	mov	r2, r0
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	1ad3      	subs	r3, r2, r3
 8003d68:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d6c:	4293      	cmp	r3, r2
 8003d6e:	d902      	bls.n	8003d76 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003d70:	2303      	movs	r3, #3
 8003d72:	74fb      	strb	r3, [r7, #19]
            break;
 8003d74:	e006      	b.n	8003d84 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003d76:	4b0d      	ldr	r3, [pc, #52]	; (8003dac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d78:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d7c:	f003 0302 	and.w	r3, r3, #2
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d0ec      	beq.n	8003d5e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003d84:	7cfb      	ldrb	r3, [r7, #19]
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d10c      	bne.n	8003da4 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003d8a:	4b08      	ldr	r3, [pc, #32]	; (8003dac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d90:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003d9a:	4904      	ldr	r1, [pc, #16]	; (8003dac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d9c:	4313      	orrs	r3, r2
 8003d9e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003da2:	e009      	b.n	8003db8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003da4:	7cfb      	ldrb	r3, [r7, #19]
 8003da6:	74bb      	strb	r3, [r7, #18]
 8003da8:	e006      	b.n	8003db8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003daa:	bf00      	nop
 8003dac:	40021000 	.word	0x40021000
 8003db0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003db4:	7cfb      	ldrb	r3, [r7, #19]
 8003db6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003db8:	7c7b      	ldrb	r3, [r7, #17]
 8003dba:	2b01      	cmp	r3, #1
 8003dbc:	d105      	bne.n	8003dca <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003dbe:	4b9e      	ldr	r3, [pc, #632]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003dc0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003dc2:	4a9d      	ldr	r2, [pc, #628]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003dc4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003dc8:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f003 0301 	and.w	r3, r3, #1
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d00a      	beq.n	8003dec <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003dd6:	4b98      	ldr	r3, [pc, #608]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003dd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ddc:	f023 0203 	bic.w	r2, r3, #3
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003de4:	4994      	ldr	r1, [pc, #592]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003de6:	4313      	orrs	r3, r2
 8003de8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f003 0302 	and.w	r3, r3, #2
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d00a      	beq.n	8003e0e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003df8:	4b8f      	ldr	r3, [pc, #572]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003dfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003dfe:	f023 020c 	bic.w	r2, r3, #12
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e06:	498c      	ldr	r1, [pc, #560]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e08:	4313      	orrs	r3, r2
 8003e0a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f003 0304 	and.w	r3, r3, #4
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d00a      	beq.n	8003e30 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003e1a:	4b87      	ldr	r3, [pc, #540]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e20:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e28:	4983      	ldr	r1, [pc, #524]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e2a:	4313      	orrs	r3, r2
 8003e2c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f003 0308 	and.w	r3, r3, #8
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d00a      	beq.n	8003e52 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003e3c:	4b7e      	ldr	r3, [pc, #504]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e42:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e4a:	497b      	ldr	r1, [pc, #492]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e4c:	4313      	orrs	r3, r2
 8003e4e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f003 0310 	and.w	r3, r3, #16
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d00a      	beq.n	8003e74 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003e5e:	4b76      	ldr	r3, [pc, #472]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e60:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e64:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e6c:	4972      	ldr	r1, [pc, #456]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e6e:	4313      	orrs	r3, r2
 8003e70:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f003 0320 	and.w	r3, r3, #32
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d00a      	beq.n	8003e96 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003e80:	4b6d      	ldr	r3, [pc, #436]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e86:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e8e:	496a      	ldr	r1, [pc, #424]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e90:	4313      	orrs	r3, r2
 8003e92:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d00a      	beq.n	8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003ea2:	4b65      	ldr	r3, [pc, #404]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ea4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ea8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003eb0:	4961      	ldr	r1, [pc, #388]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003eb2:	4313      	orrs	r3, r2
 8003eb4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d00a      	beq.n	8003eda <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003ec4:	4b5c      	ldr	r3, [pc, #368]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ec6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003eca:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ed2:	4959      	ldr	r1, [pc, #356]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ed4:	4313      	orrs	r3, r2
 8003ed6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d00a      	beq.n	8003efc <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003ee6:	4b54      	ldr	r3, [pc, #336]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ee8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003eec:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ef4:	4950      	ldr	r1, [pc, #320]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ef6:	4313      	orrs	r3, r2
 8003ef8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d00a      	beq.n	8003f1e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003f08:	4b4b      	ldr	r3, [pc, #300]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f0e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f16:	4948      	ldr	r1, [pc, #288]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f18:	4313      	orrs	r3, r2
 8003f1a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d00a      	beq.n	8003f40 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003f2a:	4b43      	ldr	r3, [pc, #268]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f30:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f38:	493f      	ldr	r1, [pc, #252]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f3a:	4313      	orrs	r3, r2
 8003f3c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d028      	beq.n	8003f9e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003f4c:	4b3a      	ldr	r3, [pc, #232]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f52:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003f5a:	4937      	ldr	r1, [pc, #220]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f5c:	4313      	orrs	r3, r2
 8003f5e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003f66:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003f6a:	d106      	bne.n	8003f7a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003f6c:	4b32      	ldr	r3, [pc, #200]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f6e:	68db      	ldr	r3, [r3, #12]
 8003f70:	4a31      	ldr	r2, [pc, #196]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f72:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003f76:	60d3      	str	r3, [r2, #12]
 8003f78:	e011      	b.n	8003f9e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003f7e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003f82:	d10c      	bne.n	8003f9e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	3304      	adds	r3, #4
 8003f88:	2101      	movs	r1, #1
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	f000 f8c8 	bl	8004120 <RCCEx_PLLSAI1_Config>
 8003f90:	4603      	mov	r3, r0
 8003f92:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003f94:	7cfb      	ldrb	r3, [r7, #19]
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d001      	beq.n	8003f9e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003f9a:	7cfb      	ldrb	r3, [r7, #19]
 8003f9c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d028      	beq.n	8003ffc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003faa:	4b23      	ldr	r3, [pc, #140]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fb0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fb8:	491f      	ldr	r1, [pc, #124]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fba:	4313      	orrs	r3, r2
 8003fbc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fc4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003fc8:	d106      	bne.n	8003fd8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003fca:	4b1b      	ldr	r3, [pc, #108]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fcc:	68db      	ldr	r3, [r3, #12]
 8003fce:	4a1a      	ldr	r2, [pc, #104]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fd0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003fd4:	60d3      	str	r3, [r2, #12]
 8003fd6:	e011      	b.n	8003ffc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fdc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003fe0:	d10c      	bne.n	8003ffc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	3304      	adds	r3, #4
 8003fe6:	2101      	movs	r1, #1
 8003fe8:	4618      	mov	r0, r3
 8003fea:	f000 f899 	bl	8004120 <RCCEx_PLLSAI1_Config>
 8003fee:	4603      	mov	r3, r0
 8003ff0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003ff2:	7cfb      	ldrb	r3, [r7, #19]
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d001      	beq.n	8003ffc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003ff8:	7cfb      	ldrb	r3, [r7, #19]
 8003ffa:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004004:	2b00      	cmp	r3, #0
 8004006:	d02b      	beq.n	8004060 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004008:	4b0b      	ldr	r3, [pc, #44]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800400a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800400e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004016:	4908      	ldr	r1, [pc, #32]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004018:	4313      	orrs	r3, r2
 800401a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004022:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004026:	d109      	bne.n	800403c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004028:	4b03      	ldr	r3, [pc, #12]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800402a:	68db      	ldr	r3, [r3, #12]
 800402c:	4a02      	ldr	r2, [pc, #8]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800402e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004032:	60d3      	str	r3, [r2, #12]
 8004034:	e014      	b.n	8004060 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8004036:	bf00      	nop
 8004038:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004040:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004044:	d10c      	bne.n	8004060 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	3304      	adds	r3, #4
 800404a:	2101      	movs	r1, #1
 800404c:	4618      	mov	r0, r3
 800404e:	f000 f867 	bl	8004120 <RCCEx_PLLSAI1_Config>
 8004052:	4603      	mov	r3, r0
 8004054:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004056:	7cfb      	ldrb	r3, [r7, #19]
 8004058:	2b00      	cmp	r3, #0
 800405a:	d001      	beq.n	8004060 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 800405c:	7cfb      	ldrb	r3, [r7, #19]
 800405e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004068:	2b00      	cmp	r3, #0
 800406a:	d02f      	beq.n	80040cc <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800406c:	4b2b      	ldr	r3, [pc, #172]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800406e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004072:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800407a:	4928      	ldr	r1, [pc, #160]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800407c:	4313      	orrs	r3, r2
 800407e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004086:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800408a:	d10d      	bne.n	80040a8 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	3304      	adds	r3, #4
 8004090:	2102      	movs	r1, #2
 8004092:	4618      	mov	r0, r3
 8004094:	f000 f844 	bl	8004120 <RCCEx_PLLSAI1_Config>
 8004098:	4603      	mov	r3, r0
 800409a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800409c:	7cfb      	ldrb	r3, [r7, #19]
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d014      	beq.n	80040cc <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80040a2:	7cfb      	ldrb	r3, [r7, #19]
 80040a4:	74bb      	strb	r3, [r7, #18]
 80040a6:	e011      	b.n	80040cc <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80040ac:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80040b0:	d10c      	bne.n	80040cc <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	3320      	adds	r3, #32
 80040b6:	2102      	movs	r1, #2
 80040b8:	4618      	mov	r0, r3
 80040ba:	f000 f925 	bl	8004308 <RCCEx_PLLSAI2_Config>
 80040be:	4603      	mov	r3, r0
 80040c0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80040c2:	7cfb      	ldrb	r3, [r7, #19]
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d001      	beq.n	80040cc <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80040c8:	7cfb      	ldrb	r3, [r7, #19]
 80040ca:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d00a      	beq.n	80040ee <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80040d8:	4b10      	ldr	r3, [pc, #64]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80040da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040de:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80040e6:	490d      	ldr	r1, [pc, #52]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80040e8:	4313      	orrs	r3, r2
 80040ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d00b      	beq.n	8004112 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80040fa:	4b08      	ldr	r3, [pc, #32]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80040fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004100:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800410a:	4904      	ldr	r1, [pc, #16]	; (800411c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800410c:	4313      	orrs	r3, r2
 800410e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004112:	7cbb      	ldrb	r3, [r7, #18]
}
 8004114:	4618      	mov	r0, r3
 8004116:	3718      	adds	r7, #24
 8004118:	46bd      	mov	sp, r7
 800411a:	bd80      	pop	{r7, pc}
 800411c:	40021000 	.word	0x40021000

08004120 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004120:	b580      	push	{r7, lr}
 8004122:	b084      	sub	sp, #16
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
 8004128:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800412a:	2300      	movs	r3, #0
 800412c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800412e:	4b75      	ldr	r3, [pc, #468]	; (8004304 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004130:	68db      	ldr	r3, [r3, #12]
 8004132:	f003 0303 	and.w	r3, r3, #3
 8004136:	2b00      	cmp	r3, #0
 8004138:	d018      	beq.n	800416c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800413a:	4b72      	ldr	r3, [pc, #456]	; (8004304 <RCCEx_PLLSAI1_Config+0x1e4>)
 800413c:	68db      	ldr	r3, [r3, #12]
 800413e:	f003 0203 	and.w	r2, r3, #3
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	429a      	cmp	r2, r3
 8004148:	d10d      	bne.n	8004166 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
       ||
 800414e:	2b00      	cmp	r3, #0
 8004150:	d009      	beq.n	8004166 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004152:	4b6c      	ldr	r3, [pc, #432]	; (8004304 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004154:	68db      	ldr	r3, [r3, #12]
 8004156:	091b      	lsrs	r3, r3, #4
 8004158:	f003 0307 	and.w	r3, r3, #7
 800415c:	1c5a      	adds	r2, r3, #1
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	685b      	ldr	r3, [r3, #4]
       ||
 8004162:	429a      	cmp	r2, r3
 8004164:	d047      	beq.n	80041f6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004166:	2301      	movs	r3, #1
 8004168:	73fb      	strb	r3, [r7, #15]
 800416a:	e044      	b.n	80041f6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	2b03      	cmp	r3, #3
 8004172:	d018      	beq.n	80041a6 <RCCEx_PLLSAI1_Config+0x86>
 8004174:	2b03      	cmp	r3, #3
 8004176:	d825      	bhi.n	80041c4 <RCCEx_PLLSAI1_Config+0xa4>
 8004178:	2b01      	cmp	r3, #1
 800417a:	d002      	beq.n	8004182 <RCCEx_PLLSAI1_Config+0x62>
 800417c:	2b02      	cmp	r3, #2
 800417e:	d009      	beq.n	8004194 <RCCEx_PLLSAI1_Config+0x74>
 8004180:	e020      	b.n	80041c4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004182:	4b60      	ldr	r3, [pc, #384]	; (8004304 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f003 0302 	and.w	r3, r3, #2
 800418a:	2b00      	cmp	r3, #0
 800418c:	d11d      	bne.n	80041ca <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800418e:	2301      	movs	r3, #1
 8004190:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004192:	e01a      	b.n	80041ca <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004194:	4b5b      	ldr	r3, [pc, #364]	; (8004304 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800419c:	2b00      	cmp	r3, #0
 800419e:	d116      	bne.n	80041ce <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80041a0:	2301      	movs	r3, #1
 80041a2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80041a4:	e013      	b.n	80041ce <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80041a6:	4b57      	ldr	r3, [pc, #348]	; (8004304 <RCCEx_PLLSAI1_Config+0x1e4>)
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d10f      	bne.n	80041d2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80041b2:	4b54      	ldr	r3, [pc, #336]	; (8004304 <RCCEx_PLLSAI1_Config+0x1e4>)
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d109      	bne.n	80041d2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80041be:	2301      	movs	r3, #1
 80041c0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80041c2:	e006      	b.n	80041d2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80041c4:	2301      	movs	r3, #1
 80041c6:	73fb      	strb	r3, [r7, #15]
      break;
 80041c8:	e004      	b.n	80041d4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80041ca:	bf00      	nop
 80041cc:	e002      	b.n	80041d4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80041ce:	bf00      	nop
 80041d0:	e000      	b.n	80041d4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80041d2:	bf00      	nop
    }

    if(status == HAL_OK)
 80041d4:	7bfb      	ldrb	r3, [r7, #15]
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d10d      	bne.n	80041f6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80041da:	4b4a      	ldr	r3, [pc, #296]	; (8004304 <RCCEx_PLLSAI1_Config+0x1e4>)
 80041dc:	68db      	ldr	r3, [r3, #12]
 80041de:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	6819      	ldr	r1, [r3, #0]
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	685b      	ldr	r3, [r3, #4]
 80041ea:	3b01      	subs	r3, #1
 80041ec:	011b      	lsls	r3, r3, #4
 80041ee:	430b      	orrs	r3, r1
 80041f0:	4944      	ldr	r1, [pc, #272]	; (8004304 <RCCEx_PLLSAI1_Config+0x1e4>)
 80041f2:	4313      	orrs	r3, r2
 80041f4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80041f6:	7bfb      	ldrb	r3, [r7, #15]
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d17d      	bne.n	80042f8 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80041fc:	4b41      	ldr	r3, [pc, #260]	; (8004304 <RCCEx_PLLSAI1_Config+0x1e4>)
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	4a40      	ldr	r2, [pc, #256]	; (8004304 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004202:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004206:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004208:	f7fc ff7e 	bl	8001108 <HAL_GetTick>
 800420c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800420e:	e009      	b.n	8004224 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004210:	f7fc ff7a 	bl	8001108 <HAL_GetTick>
 8004214:	4602      	mov	r2, r0
 8004216:	68bb      	ldr	r3, [r7, #8]
 8004218:	1ad3      	subs	r3, r2, r3
 800421a:	2b02      	cmp	r3, #2
 800421c:	d902      	bls.n	8004224 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800421e:	2303      	movs	r3, #3
 8004220:	73fb      	strb	r3, [r7, #15]
        break;
 8004222:	e005      	b.n	8004230 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004224:	4b37      	ldr	r3, [pc, #220]	; (8004304 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800422c:	2b00      	cmp	r3, #0
 800422e:	d1ef      	bne.n	8004210 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004230:	7bfb      	ldrb	r3, [r7, #15]
 8004232:	2b00      	cmp	r3, #0
 8004234:	d160      	bne.n	80042f8 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004236:	683b      	ldr	r3, [r7, #0]
 8004238:	2b00      	cmp	r3, #0
 800423a:	d111      	bne.n	8004260 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800423c:	4b31      	ldr	r3, [pc, #196]	; (8004304 <RCCEx_PLLSAI1_Config+0x1e4>)
 800423e:	691b      	ldr	r3, [r3, #16]
 8004240:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004244:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004248:	687a      	ldr	r2, [r7, #4]
 800424a:	6892      	ldr	r2, [r2, #8]
 800424c:	0211      	lsls	r1, r2, #8
 800424e:	687a      	ldr	r2, [r7, #4]
 8004250:	68d2      	ldr	r2, [r2, #12]
 8004252:	0912      	lsrs	r2, r2, #4
 8004254:	0452      	lsls	r2, r2, #17
 8004256:	430a      	orrs	r2, r1
 8004258:	492a      	ldr	r1, [pc, #168]	; (8004304 <RCCEx_PLLSAI1_Config+0x1e4>)
 800425a:	4313      	orrs	r3, r2
 800425c:	610b      	str	r3, [r1, #16]
 800425e:	e027      	b.n	80042b0 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004260:	683b      	ldr	r3, [r7, #0]
 8004262:	2b01      	cmp	r3, #1
 8004264:	d112      	bne.n	800428c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004266:	4b27      	ldr	r3, [pc, #156]	; (8004304 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004268:	691b      	ldr	r3, [r3, #16]
 800426a:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800426e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004272:	687a      	ldr	r2, [r7, #4]
 8004274:	6892      	ldr	r2, [r2, #8]
 8004276:	0211      	lsls	r1, r2, #8
 8004278:	687a      	ldr	r2, [r7, #4]
 800427a:	6912      	ldr	r2, [r2, #16]
 800427c:	0852      	lsrs	r2, r2, #1
 800427e:	3a01      	subs	r2, #1
 8004280:	0552      	lsls	r2, r2, #21
 8004282:	430a      	orrs	r2, r1
 8004284:	491f      	ldr	r1, [pc, #124]	; (8004304 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004286:	4313      	orrs	r3, r2
 8004288:	610b      	str	r3, [r1, #16]
 800428a:	e011      	b.n	80042b0 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800428c:	4b1d      	ldr	r3, [pc, #116]	; (8004304 <RCCEx_PLLSAI1_Config+0x1e4>)
 800428e:	691b      	ldr	r3, [r3, #16]
 8004290:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004294:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004298:	687a      	ldr	r2, [r7, #4]
 800429a:	6892      	ldr	r2, [r2, #8]
 800429c:	0211      	lsls	r1, r2, #8
 800429e:	687a      	ldr	r2, [r7, #4]
 80042a0:	6952      	ldr	r2, [r2, #20]
 80042a2:	0852      	lsrs	r2, r2, #1
 80042a4:	3a01      	subs	r2, #1
 80042a6:	0652      	lsls	r2, r2, #25
 80042a8:	430a      	orrs	r2, r1
 80042aa:	4916      	ldr	r1, [pc, #88]	; (8004304 <RCCEx_PLLSAI1_Config+0x1e4>)
 80042ac:	4313      	orrs	r3, r2
 80042ae:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80042b0:	4b14      	ldr	r3, [pc, #80]	; (8004304 <RCCEx_PLLSAI1_Config+0x1e4>)
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	4a13      	ldr	r2, [pc, #76]	; (8004304 <RCCEx_PLLSAI1_Config+0x1e4>)
 80042b6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80042ba:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042bc:	f7fc ff24 	bl	8001108 <HAL_GetTick>
 80042c0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80042c2:	e009      	b.n	80042d8 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80042c4:	f7fc ff20 	bl	8001108 <HAL_GetTick>
 80042c8:	4602      	mov	r2, r0
 80042ca:	68bb      	ldr	r3, [r7, #8]
 80042cc:	1ad3      	subs	r3, r2, r3
 80042ce:	2b02      	cmp	r3, #2
 80042d0:	d902      	bls.n	80042d8 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80042d2:	2303      	movs	r3, #3
 80042d4:	73fb      	strb	r3, [r7, #15]
          break;
 80042d6:	e005      	b.n	80042e4 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80042d8:	4b0a      	ldr	r3, [pc, #40]	; (8004304 <RCCEx_PLLSAI1_Config+0x1e4>)
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d0ef      	beq.n	80042c4 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80042e4:	7bfb      	ldrb	r3, [r7, #15]
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d106      	bne.n	80042f8 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80042ea:	4b06      	ldr	r3, [pc, #24]	; (8004304 <RCCEx_PLLSAI1_Config+0x1e4>)
 80042ec:	691a      	ldr	r2, [r3, #16]
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	699b      	ldr	r3, [r3, #24]
 80042f2:	4904      	ldr	r1, [pc, #16]	; (8004304 <RCCEx_PLLSAI1_Config+0x1e4>)
 80042f4:	4313      	orrs	r3, r2
 80042f6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80042f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80042fa:	4618      	mov	r0, r3
 80042fc:	3710      	adds	r7, #16
 80042fe:	46bd      	mov	sp, r7
 8004300:	bd80      	pop	{r7, pc}
 8004302:	bf00      	nop
 8004304:	40021000 	.word	0x40021000

08004308 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004308:	b580      	push	{r7, lr}
 800430a:	b084      	sub	sp, #16
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
 8004310:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004312:	2300      	movs	r3, #0
 8004314:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004316:	4b6a      	ldr	r3, [pc, #424]	; (80044c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004318:	68db      	ldr	r3, [r3, #12]
 800431a:	f003 0303 	and.w	r3, r3, #3
 800431e:	2b00      	cmp	r3, #0
 8004320:	d018      	beq.n	8004354 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004322:	4b67      	ldr	r3, [pc, #412]	; (80044c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004324:	68db      	ldr	r3, [r3, #12]
 8004326:	f003 0203 	and.w	r2, r3, #3
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	429a      	cmp	r2, r3
 8004330:	d10d      	bne.n	800434e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
       ||
 8004336:	2b00      	cmp	r3, #0
 8004338:	d009      	beq.n	800434e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800433a:	4b61      	ldr	r3, [pc, #388]	; (80044c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800433c:	68db      	ldr	r3, [r3, #12]
 800433e:	091b      	lsrs	r3, r3, #4
 8004340:	f003 0307 	and.w	r3, r3, #7
 8004344:	1c5a      	adds	r2, r3, #1
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	685b      	ldr	r3, [r3, #4]
       ||
 800434a:	429a      	cmp	r2, r3
 800434c:	d047      	beq.n	80043de <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800434e:	2301      	movs	r3, #1
 8004350:	73fb      	strb	r3, [r7, #15]
 8004352:	e044      	b.n	80043de <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	2b03      	cmp	r3, #3
 800435a:	d018      	beq.n	800438e <RCCEx_PLLSAI2_Config+0x86>
 800435c:	2b03      	cmp	r3, #3
 800435e:	d825      	bhi.n	80043ac <RCCEx_PLLSAI2_Config+0xa4>
 8004360:	2b01      	cmp	r3, #1
 8004362:	d002      	beq.n	800436a <RCCEx_PLLSAI2_Config+0x62>
 8004364:	2b02      	cmp	r3, #2
 8004366:	d009      	beq.n	800437c <RCCEx_PLLSAI2_Config+0x74>
 8004368:	e020      	b.n	80043ac <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800436a:	4b55      	ldr	r3, [pc, #340]	; (80044c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f003 0302 	and.w	r3, r3, #2
 8004372:	2b00      	cmp	r3, #0
 8004374:	d11d      	bne.n	80043b2 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004376:	2301      	movs	r3, #1
 8004378:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800437a:	e01a      	b.n	80043b2 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800437c:	4b50      	ldr	r3, [pc, #320]	; (80044c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004384:	2b00      	cmp	r3, #0
 8004386:	d116      	bne.n	80043b6 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004388:	2301      	movs	r3, #1
 800438a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800438c:	e013      	b.n	80043b6 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800438e:	4b4c      	ldr	r3, [pc, #304]	; (80044c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004396:	2b00      	cmp	r3, #0
 8004398:	d10f      	bne.n	80043ba <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800439a:	4b49      	ldr	r3, [pc, #292]	; (80044c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d109      	bne.n	80043ba <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80043a6:	2301      	movs	r3, #1
 80043a8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80043aa:	e006      	b.n	80043ba <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80043ac:	2301      	movs	r3, #1
 80043ae:	73fb      	strb	r3, [r7, #15]
      break;
 80043b0:	e004      	b.n	80043bc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80043b2:	bf00      	nop
 80043b4:	e002      	b.n	80043bc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80043b6:	bf00      	nop
 80043b8:	e000      	b.n	80043bc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80043ba:	bf00      	nop
    }

    if(status == HAL_OK)
 80043bc:	7bfb      	ldrb	r3, [r7, #15]
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d10d      	bne.n	80043de <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80043c2:	4b3f      	ldr	r3, [pc, #252]	; (80044c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80043c4:	68db      	ldr	r3, [r3, #12]
 80043c6:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	6819      	ldr	r1, [r3, #0]
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	685b      	ldr	r3, [r3, #4]
 80043d2:	3b01      	subs	r3, #1
 80043d4:	011b      	lsls	r3, r3, #4
 80043d6:	430b      	orrs	r3, r1
 80043d8:	4939      	ldr	r1, [pc, #228]	; (80044c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80043da:	4313      	orrs	r3, r2
 80043dc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80043de:	7bfb      	ldrb	r3, [r7, #15]
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d167      	bne.n	80044b4 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80043e4:	4b36      	ldr	r3, [pc, #216]	; (80044c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	4a35      	ldr	r2, [pc, #212]	; (80044c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80043ea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80043ee:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80043f0:	f7fc fe8a 	bl	8001108 <HAL_GetTick>
 80043f4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80043f6:	e009      	b.n	800440c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80043f8:	f7fc fe86 	bl	8001108 <HAL_GetTick>
 80043fc:	4602      	mov	r2, r0
 80043fe:	68bb      	ldr	r3, [r7, #8]
 8004400:	1ad3      	subs	r3, r2, r3
 8004402:	2b02      	cmp	r3, #2
 8004404:	d902      	bls.n	800440c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004406:	2303      	movs	r3, #3
 8004408:	73fb      	strb	r3, [r7, #15]
        break;
 800440a:	e005      	b.n	8004418 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800440c:	4b2c      	ldr	r3, [pc, #176]	; (80044c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004414:	2b00      	cmp	r3, #0
 8004416:	d1ef      	bne.n	80043f8 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004418:	7bfb      	ldrb	r3, [r7, #15]
 800441a:	2b00      	cmp	r3, #0
 800441c:	d14a      	bne.n	80044b4 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800441e:	683b      	ldr	r3, [r7, #0]
 8004420:	2b00      	cmp	r3, #0
 8004422:	d111      	bne.n	8004448 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004424:	4b26      	ldr	r3, [pc, #152]	; (80044c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004426:	695b      	ldr	r3, [r3, #20]
 8004428:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800442c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004430:	687a      	ldr	r2, [r7, #4]
 8004432:	6892      	ldr	r2, [r2, #8]
 8004434:	0211      	lsls	r1, r2, #8
 8004436:	687a      	ldr	r2, [r7, #4]
 8004438:	68d2      	ldr	r2, [r2, #12]
 800443a:	0912      	lsrs	r2, r2, #4
 800443c:	0452      	lsls	r2, r2, #17
 800443e:	430a      	orrs	r2, r1
 8004440:	491f      	ldr	r1, [pc, #124]	; (80044c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004442:	4313      	orrs	r3, r2
 8004444:	614b      	str	r3, [r1, #20]
 8004446:	e011      	b.n	800446c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004448:	4b1d      	ldr	r3, [pc, #116]	; (80044c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800444a:	695b      	ldr	r3, [r3, #20]
 800444c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004450:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004454:	687a      	ldr	r2, [r7, #4]
 8004456:	6892      	ldr	r2, [r2, #8]
 8004458:	0211      	lsls	r1, r2, #8
 800445a:	687a      	ldr	r2, [r7, #4]
 800445c:	6912      	ldr	r2, [r2, #16]
 800445e:	0852      	lsrs	r2, r2, #1
 8004460:	3a01      	subs	r2, #1
 8004462:	0652      	lsls	r2, r2, #25
 8004464:	430a      	orrs	r2, r1
 8004466:	4916      	ldr	r1, [pc, #88]	; (80044c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004468:	4313      	orrs	r3, r2
 800446a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800446c:	4b14      	ldr	r3, [pc, #80]	; (80044c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	4a13      	ldr	r2, [pc, #76]	; (80044c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004472:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004476:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004478:	f7fc fe46 	bl	8001108 <HAL_GetTick>
 800447c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800447e:	e009      	b.n	8004494 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004480:	f7fc fe42 	bl	8001108 <HAL_GetTick>
 8004484:	4602      	mov	r2, r0
 8004486:	68bb      	ldr	r3, [r7, #8]
 8004488:	1ad3      	subs	r3, r2, r3
 800448a:	2b02      	cmp	r3, #2
 800448c:	d902      	bls.n	8004494 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800448e:	2303      	movs	r3, #3
 8004490:	73fb      	strb	r3, [r7, #15]
          break;
 8004492:	e005      	b.n	80044a0 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004494:	4b0a      	ldr	r3, [pc, #40]	; (80044c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800449c:	2b00      	cmp	r3, #0
 800449e:	d0ef      	beq.n	8004480 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80044a0:	7bfb      	ldrb	r3, [r7, #15]
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d106      	bne.n	80044b4 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80044a6:	4b06      	ldr	r3, [pc, #24]	; (80044c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80044a8:	695a      	ldr	r2, [r3, #20]
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	695b      	ldr	r3, [r3, #20]
 80044ae:	4904      	ldr	r1, [pc, #16]	; (80044c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80044b0:	4313      	orrs	r3, r2
 80044b2:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80044b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80044b6:	4618      	mov	r0, r3
 80044b8:	3710      	adds	r7, #16
 80044ba:	46bd      	mov	sp, r7
 80044bc:	bd80      	pop	{r7, pc}
 80044be:	bf00      	nop
 80044c0:	40021000 	.word	0x40021000

080044c4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b082      	sub	sp, #8
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d101      	bne.n	80044d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80044d2:	2301      	movs	r3, #1
 80044d4:	e040      	b.n	8004558 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d106      	bne.n	80044ec <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	2200      	movs	r2, #0
 80044e2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80044e6:	6878      	ldr	r0, [r7, #4]
 80044e8:	f7fc fc2e 	bl	8000d48 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2224      	movs	r2, #36	; 0x24
 80044f0:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	681a      	ldr	r2, [r3, #0]
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f022 0201 	bic.w	r2, r2, #1
 8004500:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004502:	6878      	ldr	r0, [r7, #4]
 8004504:	f000 f8c0 	bl	8004688 <UART_SetConfig>
 8004508:	4603      	mov	r3, r0
 800450a:	2b01      	cmp	r3, #1
 800450c:	d101      	bne.n	8004512 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800450e:	2301      	movs	r3, #1
 8004510:	e022      	b.n	8004558 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004516:	2b00      	cmp	r3, #0
 8004518:	d002      	beq.n	8004520 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800451a:	6878      	ldr	r0, [r7, #4]
 800451c:	f000 fb6c 	bl	8004bf8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	685a      	ldr	r2, [r3, #4]
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800452e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	689a      	ldr	r2, [r3, #8]
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800453e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	681a      	ldr	r2, [r3, #0]
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f042 0201 	orr.w	r2, r2, #1
 800454e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004550:	6878      	ldr	r0, [r7, #4]
 8004552:	f000 fbf3 	bl	8004d3c <UART_CheckIdleState>
 8004556:	4603      	mov	r3, r0
}
 8004558:	4618      	mov	r0, r3
 800455a:	3708      	adds	r7, #8
 800455c:	46bd      	mov	sp, r7
 800455e:	bd80      	pop	{r7, pc}

08004560 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004560:	b580      	push	{r7, lr}
 8004562:	b08a      	sub	sp, #40	; 0x28
 8004564:	af02      	add	r7, sp, #8
 8004566:	60f8      	str	r0, [r7, #12]
 8004568:	60b9      	str	r1, [r7, #8]
 800456a:	603b      	str	r3, [r7, #0]
 800456c:	4613      	mov	r3, r2
 800456e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004574:	2b20      	cmp	r3, #32
 8004576:	f040 8082 	bne.w	800467e <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 800457a:	68bb      	ldr	r3, [r7, #8]
 800457c:	2b00      	cmp	r3, #0
 800457e:	d002      	beq.n	8004586 <HAL_UART_Transmit+0x26>
 8004580:	88fb      	ldrh	r3, [r7, #6]
 8004582:	2b00      	cmp	r3, #0
 8004584:	d101      	bne.n	800458a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004586:	2301      	movs	r3, #1
 8004588:	e07a      	b.n	8004680 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8004590:	2b01      	cmp	r3, #1
 8004592:	d101      	bne.n	8004598 <HAL_UART_Transmit+0x38>
 8004594:	2302      	movs	r3, #2
 8004596:	e073      	b.n	8004680 <HAL_UART_Transmit+0x120>
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	2201      	movs	r2, #1
 800459c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	2200      	movs	r2, #0
 80045a4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	2221      	movs	r2, #33	; 0x21
 80045ac:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80045ae:	f7fc fdab 	bl	8001108 <HAL_GetTick>
 80045b2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	88fa      	ldrh	r2, [r7, #6]
 80045b8:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	88fa      	ldrh	r2, [r7, #6]
 80045c0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	689b      	ldr	r3, [r3, #8]
 80045c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80045cc:	d108      	bne.n	80045e0 <HAL_UART_Transmit+0x80>
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	691b      	ldr	r3, [r3, #16]
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d104      	bne.n	80045e0 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 80045d6:	2300      	movs	r3, #0
 80045d8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80045da:	68bb      	ldr	r3, [r7, #8]
 80045dc:	61bb      	str	r3, [r7, #24]
 80045de:	e003      	b.n	80045e8 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 80045e0:	68bb      	ldr	r3, [r7, #8]
 80045e2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80045e4:	2300      	movs	r3, #0
 80045e6:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	2200      	movs	r2, #0
 80045ec:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 80045f0:	e02d      	b.n	800464e <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	9300      	str	r3, [sp, #0]
 80045f6:	697b      	ldr	r3, [r7, #20]
 80045f8:	2200      	movs	r2, #0
 80045fa:	2180      	movs	r1, #128	; 0x80
 80045fc:	68f8      	ldr	r0, [r7, #12]
 80045fe:	f000 fbe6 	bl	8004dce <UART_WaitOnFlagUntilTimeout>
 8004602:	4603      	mov	r3, r0
 8004604:	2b00      	cmp	r3, #0
 8004606:	d001      	beq.n	800460c <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8004608:	2303      	movs	r3, #3
 800460a:	e039      	b.n	8004680 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 800460c:	69fb      	ldr	r3, [r7, #28]
 800460e:	2b00      	cmp	r3, #0
 8004610:	d10b      	bne.n	800462a <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004612:	69bb      	ldr	r3, [r7, #24]
 8004614:	881a      	ldrh	r2, [r3, #0]
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800461e:	b292      	uxth	r2, r2
 8004620:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004622:	69bb      	ldr	r3, [r7, #24]
 8004624:	3302      	adds	r3, #2
 8004626:	61bb      	str	r3, [r7, #24]
 8004628:	e008      	b.n	800463c <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800462a:	69fb      	ldr	r3, [r7, #28]
 800462c:	781a      	ldrb	r2, [r3, #0]
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	b292      	uxth	r2, r2
 8004634:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004636:	69fb      	ldr	r3, [r7, #28]
 8004638:	3301      	adds	r3, #1
 800463a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004642:	b29b      	uxth	r3, r3
 8004644:	3b01      	subs	r3, #1
 8004646:	b29a      	uxth	r2, r3
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004654:	b29b      	uxth	r3, r3
 8004656:	2b00      	cmp	r3, #0
 8004658:	d1cb      	bne.n	80045f2 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800465a:	683b      	ldr	r3, [r7, #0]
 800465c:	9300      	str	r3, [sp, #0]
 800465e:	697b      	ldr	r3, [r7, #20]
 8004660:	2200      	movs	r2, #0
 8004662:	2140      	movs	r1, #64	; 0x40
 8004664:	68f8      	ldr	r0, [r7, #12]
 8004666:	f000 fbb2 	bl	8004dce <UART_WaitOnFlagUntilTimeout>
 800466a:	4603      	mov	r3, r0
 800466c:	2b00      	cmp	r3, #0
 800466e:	d001      	beq.n	8004674 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8004670:	2303      	movs	r3, #3
 8004672:	e005      	b.n	8004680 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	2220      	movs	r2, #32
 8004678:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800467a:	2300      	movs	r3, #0
 800467c:	e000      	b.n	8004680 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 800467e:	2302      	movs	r3, #2
  }
}
 8004680:	4618      	mov	r0, r3
 8004682:	3720      	adds	r7, #32
 8004684:	46bd      	mov	sp, r7
 8004686:	bd80      	pop	{r7, pc}

08004688 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004688:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800468c:	b08a      	sub	sp, #40	; 0x28
 800468e:	af00      	add	r7, sp, #0
 8004690:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004692:	2300      	movs	r3, #0
 8004694:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	689a      	ldr	r2, [r3, #8]
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	691b      	ldr	r3, [r3, #16]
 80046a0:	431a      	orrs	r2, r3
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	695b      	ldr	r3, [r3, #20]
 80046a6:	431a      	orrs	r2, r3
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	69db      	ldr	r3, [r3, #28]
 80046ac:	4313      	orrs	r3, r2
 80046ae:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	681a      	ldr	r2, [r3, #0]
 80046b6:	4ba4      	ldr	r3, [pc, #656]	; (8004948 <UART_SetConfig+0x2c0>)
 80046b8:	4013      	ands	r3, r2
 80046ba:	68fa      	ldr	r2, [r7, #12]
 80046bc:	6812      	ldr	r2, [r2, #0]
 80046be:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80046c0:	430b      	orrs	r3, r1
 80046c2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	685b      	ldr	r3, [r3, #4]
 80046ca:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	68da      	ldr	r2, [r3, #12]
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	430a      	orrs	r2, r1
 80046d8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	699b      	ldr	r3, [r3, #24]
 80046de:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	4a99      	ldr	r2, [pc, #612]	; (800494c <UART_SetConfig+0x2c4>)
 80046e6:	4293      	cmp	r3, r2
 80046e8:	d004      	beq.n	80046f4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	6a1b      	ldr	r3, [r3, #32]
 80046ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80046f0:	4313      	orrs	r3, r2
 80046f2:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	689b      	ldr	r3, [r3, #8]
 80046fa:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004704:	430a      	orrs	r2, r1
 8004706:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	4a90      	ldr	r2, [pc, #576]	; (8004950 <UART_SetConfig+0x2c8>)
 800470e:	4293      	cmp	r3, r2
 8004710:	d126      	bne.n	8004760 <UART_SetConfig+0xd8>
 8004712:	4b90      	ldr	r3, [pc, #576]	; (8004954 <UART_SetConfig+0x2cc>)
 8004714:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004718:	f003 0303 	and.w	r3, r3, #3
 800471c:	2b03      	cmp	r3, #3
 800471e:	d81b      	bhi.n	8004758 <UART_SetConfig+0xd0>
 8004720:	a201      	add	r2, pc, #4	; (adr r2, 8004728 <UART_SetConfig+0xa0>)
 8004722:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004726:	bf00      	nop
 8004728:	08004739 	.word	0x08004739
 800472c:	08004749 	.word	0x08004749
 8004730:	08004741 	.word	0x08004741
 8004734:	08004751 	.word	0x08004751
 8004738:	2301      	movs	r3, #1
 800473a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800473e:	e116      	b.n	800496e <UART_SetConfig+0x2e6>
 8004740:	2302      	movs	r3, #2
 8004742:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004746:	e112      	b.n	800496e <UART_SetConfig+0x2e6>
 8004748:	2304      	movs	r3, #4
 800474a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800474e:	e10e      	b.n	800496e <UART_SetConfig+0x2e6>
 8004750:	2308      	movs	r3, #8
 8004752:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004756:	e10a      	b.n	800496e <UART_SetConfig+0x2e6>
 8004758:	2310      	movs	r3, #16
 800475a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800475e:	e106      	b.n	800496e <UART_SetConfig+0x2e6>
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	4a7c      	ldr	r2, [pc, #496]	; (8004958 <UART_SetConfig+0x2d0>)
 8004766:	4293      	cmp	r3, r2
 8004768:	d138      	bne.n	80047dc <UART_SetConfig+0x154>
 800476a:	4b7a      	ldr	r3, [pc, #488]	; (8004954 <UART_SetConfig+0x2cc>)
 800476c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004770:	f003 030c 	and.w	r3, r3, #12
 8004774:	2b0c      	cmp	r3, #12
 8004776:	d82d      	bhi.n	80047d4 <UART_SetConfig+0x14c>
 8004778:	a201      	add	r2, pc, #4	; (adr r2, 8004780 <UART_SetConfig+0xf8>)
 800477a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800477e:	bf00      	nop
 8004780:	080047b5 	.word	0x080047b5
 8004784:	080047d5 	.word	0x080047d5
 8004788:	080047d5 	.word	0x080047d5
 800478c:	080047d5 	.word	0x080047d5
 8004790:	080047c5 	.word	0x080047c5
 8004794:	080047d5 	.word	0x080047d5
 8004798:	080047d5 	.word	0x080047d5
 800479c:	080047d5 	.word	0x080047d5
 80047a0:	080047bd 	.word	0x080047bd
 80047a4:	080047d5 	.word	0x080047d5
 80047a8:	080047d5 	.word	0x080047d5
 80047ac:	080047d5 	.word	0x080047d5
 80047b0:	080047cd 	.word	0x080047cd
 80047b4:	2300      	movs	r3, #0
 80047b6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80047ba:	e0d8      	b.n	800496e <UART_SetConfig+0x2e6>
 80047bc:	2302      	movs	r3, #2
 80047be:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80047c2:	e0d4      	b.n	800496e <UART_SetConfig+0x2e6>
 80047c4:	2304      	movs	r3, #4
 80047c6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80047ca:	e0d0      	b.n	800496e <UART_SetConfig+0x2e6>
 80047cc:	2308      	movs	r3, #8
 80047ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80047d2:	e0cc      	b.n	800496e <UART_SetConfig+0x2e6>
 80047d4:	2310      	movs	r3, #16
 80047d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80047da:	e0c8      	b.n	800496e <UART_SetConfig+0x2e6>
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	4a5e      	ldr	r2, [pc, #376]	; (800495c <UART_SetConfig+0x2d4>)
 80047e2:	4293      	cmp	r3, r2
 80047e4:	d125      	bne.n	8004832 <UART_SetConfig+0x1aa>
 80047e6:	4b5b      	ldr	r3, [pc, #364]	; (8004954 <UART_SetConfig+0x2cc>)
 80047e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047ec:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80047f0:	2b30      	cmp	r3, #48	; 0x30
 80047f2:	d016      	beq.n	8004822 <UART_SetConfig+0x19a>
 80047f4:	2b30      	cmp	r3, #48	; 0x30
 80047f6:	d818      	bhi.n	800482a <UART_SetConfig+0x1a2>
 80047f8:	2b20      	cmp	r3, #32
 80047fa:	d00a      	beq.n	8004812 <UART_SetConfig+0x18a>
 80047fc:	2b20      	cmp	r3, #32
 80047fe:	d814      	bhi.n	800482a <UART_SetConfig+0x1a2>
 8004800:	2b00      	cmp	r3, #0
 8004802:	d002      	beq.n	800480a <UART_SetConfig+0x182>
 8004804:	2b10      	cmp	r3, #16
 8004806:	d008      	beq.n	800481a <UART_SetConfig+0x192>
 8004808:	e00f      	b.n	800482a <UART_SetConfig+0x1a2>
 800480a:	2300      	movs	r3, #0
 800480c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004810:	e0ad      	b.n	800496e <UART_SetConfig+0x2e6>
 8004812:	2302      	movs	r3, #2
 8004814:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004818:	e0a9      	b.n	800496e <UART_SetConfig+0x2e6>
 800481a:	2304      	movs	r3, #4
 800481c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004820:	e0a5      	b.n	800496e <UART_SetConfig+0x2e6>
 8004822:	2308      	movs	r3, #8
 8004824:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004828:	e0a1      	b.n	800496e <UART_SetConfig+0x2e6>
 800482a:	2310      	movs	r3, #16
 800482c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004830:	e09d      	b.n	800496e <UART_SetConfig+0x2e6>
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	4a4a      	ldr	r2, [pc, #296]	; (8004960 <UART_SetConfig+0x2d8>)
 8004838:	4293      	cmp	r3, r2
 800483a:	d125      	bne.n	8004888 <UART_SetConfig+0x200>
 800483c:	4b45      	ldr	r3, [pc, #276]	; (8004954 <UART_SetConfig+0x2cc>)
 800483e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004842:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004846:	2bc0      	cmp	r3, #192	; 0xc0
 8004848:	d016      	beq.n	8004878 <UART_SetConfig+0x1f0>
 800484a:	2bc0      	cmp	r3, #192	; 0xc0
 800484c:	d818      	bhi.n	8004880 <UART_SetConfig+0x1f8>
 800484e:	2b80      	cmp	r3, #128	; 0x80
 8004850:	d00a      	beq.n	8004868 <UART_SetConfig+0x1e0>
 8004852:	2b80      	cmp	r3, #128	; 0x80
 8004854:	d814      	bhi.n	8004880 <UART_SetConfig+0x1f8>
 8004856:	2b00      	cmp	r3, #0
 8004858:	d002      	beq.n	8004860 <UART_SetConfig+0x1d8>
 800485a:	2b40      	cmp	r3, #64	; 0x40
 800485c:	d008      	beq.n	8004870 <UART_SetConfig+0x1e8>
 800485e:	e00f      	b.n	8004880 <UART_SetConfig+0x1f8>
 8004860:	2300      	movs	r3, #0
 8004862:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004866:	e082      	b.n	800496e <UART_SetConfig+0x2e6>
 8004868:	2302      	movs	r3, #2
 800486a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800486e:	e07e      	b.n	800496e <UART_SetConfig+0x2e6>
 8004870:	2304      	movs	r3, #4
 8004872:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004876:	e07a      	b.n	800496e <UART_SetConfig+0x2e6>
 8004878:	2308      	movs	r3, #8
 800487a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800487e:	e076      	b.n	800496e <UART_SetConfig+0x2e6>
 8004880:	2310      	movs	r3, #16
 8004882:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004886:	e072      	b.n	800496e <UART_SetConfig+0x2e6>
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	4a35      	ldr	r2, [pc, #212]	; (8004964 <UART_SetConfig+0x2dc>)
 800488e:	4293      	cmp	r3, r2
 8004890:	d12a      	bne.n	80048e8 <UART_SetConfig+0x260>
 8004892:	4b30      	ldr	r3, [pc, #192]	; (8004954 <UART_SetConfig+0x2cc>)
 8004894:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004898:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800489c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80048a0:	d01a      	beq.n	80048d8 <UART_SetConfig+0x250>
 80048a2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80048a6:	d81b      	bhi.n	80048e0 <UART_SetConfig+0x258>
 80048a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80048ac:	d00c      	beq.n	80048c8 <UART_SetConfig+0x240>
 80048ae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80048b2:	d815      	bhi.n	80048e0 <UART_SetConfig+0x258>
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d003      	beq.n	80048c0 <UART_SetConfig+0x238>
 80048b8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80048bc:	d008      	beq.n	80048d0 <UART_SetConfig+0x248>
 80048be:	e00f      	b.n	80048e0 <UART_SetConfig+0x258>
 80048c0:	2300      	movs	r3, #0
 80048c2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80048c6:	e052      	b.n	800496e <UART_SetConfig+0x2e6>
 80048c8:	2302      	movs	r3, #2
 80048ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80048ce:	e04e      	b.n	800496e <UART_SetConfig+0x2e6>
 80048d0:	2304      	movs	r3, #4
 80048d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80048d6:	e04a      	b.n	800496e <UART_SetConfig+0x2e6>
 80048d8:	2308      	movs	r3, #8
 80048da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80048de:	e046      	b.n	800496e <UART_SetConfig+0x2e6>
 80048e0:	2310      	movs	r3, #16
 80048e2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80048e6:	e042      	b.n	800496e <UART_SetConfig+0x2e6>
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	4a17      	ldr	r2, [pc, #92]	; (800494c <UART_SetConfig+0x2c4>)
 80048ee:	4293      	cmp	r3, r2
 80048f0:	d13a      	bne.n	8004968 <UART_SetConfig+0x2e0>
 80048f2:	4b18      	ldr	r3, [pc, #96]	; (8004954 <UART_SetConfig+0x2cc>)
 80048f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048f8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80048fc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004900:	d01a      	beq.n	8004938 <UART_SetConfig+0x2b0>
 8004902:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004906:	d81b      	bhi.n	8004940 <UART_SetConfig+0x2b8>
 8004908:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800490c:	d00c      	beq.n	8004928 <UART_SetConfig+0x2a0>
 800490e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004912:	d815      	bhi.n	8004940 <UART_SetConfig+0x2b8>
 8004914:	2b00      	cmp	r3, #0
 8004916:	d003      	beq.n	8004920 <UART_SetConfig+0x298>
 8004918:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800491c:	d008      	beq.n	8004930 <UART_SetConfig+0x2a8>
 800491e:	e00f      	b.n	8004940 <UART_SetConfig+0x2b8>
 8004920:	2300      	movs	r3, #0
 8004922:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004926:	e022      	b.n	800496e <UART_SetConfig+0x2e6>
 8004928:	2302      	movs	r3, #2
 800492a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800492e:	e01e      	b.n	800496e <UART_SetConfig+0x2e6>
 8004930:	2304      	movs	r3, #4
 8004932:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004936:	e01a      	b.n	800496e <UART_SetConfig+0x2e6>
 8004938:	2308      	movs	r3, #8
 800493a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800493e:	e016      	b.n	800496e <UART_SetConfig+0x2e6>
 8004940:	2310      	movs	r3, #16
 8004942:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004946:	e012      	b.n	800496e <UART_SetConfig+0x2e6>
 8004948:	efff69f3 	.word	0xefff69f3
 800494c:	40008000 	.word	0x40008000
 8004950:	40013800 	.word	0x40013800
 8004954:	40021000 	.word	0x40021000
 8004958:	40004400 	.word	0x40004400
 800495c:	40004800 	.word	0x40004800
 8004960:	40004c00 	.word	0x40004c00
 8004964:	40005000 	.word	0x40005000
 8004968:	2310      	movs	r3, #16
 800496a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	4a9f      	ldr	r2, [pc, #636]	; (8004bf0 <UART_SetConfig+0x568>)
 8004974:	4293      	cmp	r3, r2
 8004976:	d17a      	bne.n	8004a6e <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004978:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800497c:	2b08      	cmp	r3, #8
 800497e:	d824      	bhi.n	80049ca <UART_SetConfig+0x342>
 8004980:	a201      	add	r2, pc, #4	; (adr r2, 8004988 <UART_SetConfig+0x300>)
 8004982:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004986:	bf00      	nop
 8004988:	080049ad 	.word	0x080049ad
 800498c:	080049cb 	.word	0x080049cb
 8004990:	080049b5 	.word	0x080049b5
 8004994:	080049cb 	.word	0x080049cb
 8004998:	080049bb 	.word	0x080049bb
 800499c:	080049cb 	.word	0x080049cb
 80049a0:	080049cb 	.word	0x080049cb
 80049a4:	080049cb 	.word	0x080049cb
 80049a8:	080049c3 	.word	0x080049c3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80049ac:	f7ff f842 	bl	8003a34 <HAL_RCC_GetPCLK1Freq>
 80049b0:	61f8      	str	r0, [r7, #28]
        break;
 80049b2:	e010      	b.n	80049d6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80049b4:	4b8f      	ldr	r3, [pc, #572]	; (8004bf4 <UART_SetConfig+0x56c>)
 80049b6:	61fb      	str	r3, [r7, #28]
        break;
 80049b8:	e00d      	b.n	80049d6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80049ba:	f7fe ffa3 	bl	8003904 <HAL_RCC_GetSysClockFreq>
 80049be:	61f8      	str	r0, [r7, #28]
        break;
 80049c0:	e009      	b.n	80049d6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80049c2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80049c6:	61fb      	str	r3, [r7, #28]
        break;
 80049c8:	e005      	b.n	80049d6 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80049ca:	2300      	movs	r3, #0
 80049cc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80049ce:	2301      	movs	r3, #1
 80049d0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80049d4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80049d6:	69fb      	ldr	r3, [r7, #28]
 80049d8:	2b00      	cmp	r3, #0
 80049da:	f000 80fb 	beq.w	8004bd4 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	685a      	ldr	r2, [r3, #4]
 80049e2:	4613      	mov	r3, r2
 80049e4:	005b      	lsls	r3, r3, #1
 80049e6:	4413      	add	r3, r2
 80049e8:	69fa      	ldr	r2, [r7, #28]
 80049ea:	429a      	cmp	r2, r3
 80049ec:	d305      	bcc.n	80049fa <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	685b      	ldr	r3, [r3, #4]
 80049f2:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80049f4:	69fa      	ldr	r2, [r7, #28]
 80049f6:	429a      	cmp	r2, r3
 80049f8:	d903      	bls.n	8004a02 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80049fa:	2301      	movs	r3, #1
 80049fc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004a00:	e0e8      	b.n	8004bd4 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004a02:	69fb      	ldr	r3, [r7, #28]
 8004a04:	2200      	movs	r2, #0
 8004a06:	461c      	mov	r4, r3
 8004a08:	4615      	mov	r5, r2
 8004a0a:	f04f 0200 	mov.w	r2, #0
 8004a0e:	f04f 0300 	mov.w	r3, #0
 8004a12:	022b      	lsls	r3, r5, #8
 8004a14:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004a18:	0222      	lsls	r2, r4, #8
 8004a1a:	68f9      	ldr	r1, [r7, #12]
 8004a1c:	6849      	ldr	r1, [r1, #4]
 8004a1e:	0849      	lsrs	r1, r1, #1
 8004a20:	2000      	movs	r0, #0
 8004a22:	4688      	mov	r8, r1
 8004a24:	4681      	mov	r9, r0
 8004a26:	eb12 0a08 	adds.w	sl, r2, r8
 8004a2a:	eb43 0b09 	adc.w	fp, r3, r9
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	685b      	ldr	r3, [r3, #4]
 8004a32:	2200      	movs	r2, #0
 8004a34:	603b      	str	r3, [r7, #0]
 8004a36:	607a      	str	r2, [r7, #4]
 8004a38:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004a3c:	4650      	mov	r0, sl
 8004a3e:	4659      	mov	r1, fp
 8004a40:	f7fb fc16 	bl	8000270 <__aeabi_uldivmod>
 8004a44:	4602      	mov	r2, r0
 8004a46:	460b      	mov	r3, r1
 8004a48:	4613      	mov	r3, r2
 8004a4a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004a4c:	69bb      	ldr	r3, [r7, #24]
 8004a4e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004a52:	d308      	bcc.n	8004a66 <UART_SetConfig+0x3de>
 8004a54:	69bb      	ldr	r3, [r7, #24]
 8004a56:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004a5a:	d204      	bcs.n	8004a66 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	69ba      	ldr	r2, [r7, #24]
 8004a62:	60da      	str	r2, [r3, #12]
 8004a64:	e0b6      	b.n	8004bd4 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8004a66:	2301      	movs	r3, #1
 8004a68:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004a6c:	e0b2      	b.n	8004bd4 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	69db      	ldr	r3, [r3, #28]
 8004a72:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004a76:	d15e      	bne.n	8004b36 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8004a78:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004a7c:	2b08      	cmp	r3, #8
 8004a7e:	d828      	bhi.n	8004ad2 <UART_SetConfig+0x44a>
 8004a80:	a201      	add	r2, pc, #4	; (adr r2, 8004a88 <UART_SetConfig+0x400>)
 8004a82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a86:	bf00      	nop
 8004a88:	08004aad 	.word	0x08004aad
 8004a8c:	08004ab5 	.word	0x08004ab5
 8004a90:	08004abd 	.word	0x08004abd
 8004a94:	08004ad3 	.word	0x08004ad3
 8004a98:	08004ac3 	.word	0x08004ac3
 8004a9c:	08004ad3 	.word	0x08004ad3
 8004aa0:	08004ad3 	.word	0x08004ad3
 8004aa4:	08004ad3 	.word	0x08004ad3
 8004aa8:	08004acb 	.word	0x08004acb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004aac:	f7fe ffc2 	bl	8003a34 <HAL_RCC_GetPCLK1Freq>
 8004ab0:	61f8      	str	r0, [r7, #28]
        break;
 8004ab2:	e014      	b.n	8004ade <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004ab4:	f7fe ffd4 	bl	8003a60 <HAL_RCC_GetPCLK2Freq>
 8004ab8:	61f8      	str	r0, [r7, #28]
        break;
 8004aba:	e010      	b.n	8004ade <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004abc:	4b4d      	ldr	r3, [pc, #308]	; (8004bf4 <UART_SetConfig+0x56c>)
 8004abe:	61fb      	str	r3, [r7, #28]
        break;
 8004ac0:	e00d      	b.n	8004ade <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004ac2:	f7fe ff1f 	bl	8003904 <HAL_RCC_GetSysClockFreq>
 8004ac6:	61f8      	str	r0, [r7, #28]
        break;
 8004ac8:	e009      	b.n	8004ade <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004aca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004ace:	61fb      	str	r3, [r7, #28]
        break;
 8004ad0:	e005      	b.n	8004ade <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8004ad2:	2300      	movs	r3, #0
 8004ad4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004ad6:	2301      	movs	r3, #1
 8004ad8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004adc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004ade:	69fb      	ldr	r3, [r7, #28]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d077      	beq.n	8004bd4 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004ae4:	69fb      	ldr	r3, [r7, #28]
 8004ae6:	005a      	lsls	r2, r3, #1
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	685b      	ldr	r3, [r3, #4]
 8004aec:	085b      	lsrs	r3, r3, #1
 8004aee:	441a      	add	r2, r3
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	685b      	ldr	r3, [r3, #4]
 8004af4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004af8:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004afa:	69bb      	ldr	r3, [r7, #24]
 8004afc:	2b0f      	cmp	r3, #15
 8004afe:	d916      	bls.n	8004b2e <UART_SetConfig+0x4a6>
 8004b00:	69bb      	ldr	r3, [r7, #24]
 8004b02:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b06:	d212      	bcs.n	8004b2e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004b08:	69bb      	ldr	r3, [r7, #24]
 8004b0a:	b29b      	uxth	r3, r3
 8004b0c:	f023 030f 	bic.w	r3, r3, #15
 8004b10:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004b12:	69bb      	ldr	r3, [r7, #24]
 8004b14:	085b      	lsrs	r3, r3, #1
 8004b16:	b29b      	uxth	r3, r3
 8004b18:	f003 0307 	and.w	r3, r3, #7
 8004b1c:	b29a      	uxth	r2, r3
 8004b1e:	8afb      	ldrh	r3, [r7, #22]
 8004b20:	4313      	orrs	r3, r2
 8004b22:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	8afa      	ldrh	r2, [r7, #22]
 8004b2a:	60da      	str	r2, [r3, #12]
 8004b2c:	e052      	b.n	8004bd4 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004b2e:	2301      	movs	r3, #1
 8004b30:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004b34:	e04e      	b.n	8004bd4 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004b36:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004b3a:	2b08      	cmp	r3, #8
 8004b3c:	d827      	bhi.n	8004b8e <UART_SetConfig+0x506>
 8004b3e:	a201      	add	r2, pc, #4	; (adr r2, 8004b44 <UART_SetConfig+0x4bc>)
 8004b40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b44:	08004b69 	.word	0x08004b69
 8004b48:	08004b71 	.word	0x08004b71
 8004b4c:	08004b79 	.word	0x08004b79
 8004b50:	08004b8f 	.word	0x08004b8f
 8004b54:	08004b7f 	.word	0x08004b7f
 8004b58:	08004b8f 	.word	0x08004b8f
 8004b5c:	08004b8f 	.word	0x08004b8f
 8004b60:	08004b8f 	.word	0x08004b8f
 8004b64:	08004b87 	.word	0x08004b87
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004b68:	f7fe ff64 	bl	8003a34 <HAL_RCC_GetPCLK1Freq>
 8004b6c:	61f8      	str	r0, [r7, #28]
        break;
 8004b6e:	e014      	b.n	8004b9a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004b70:	f7fe ff76 	bl	8003a60 <HAL_RCC_GetPCLK2Freq>
 8004b74:	61f8      	str	r0, [r7, #28]
        break;
 8004b76:	e010      	b.n	8004b9a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004b78:	4b1e      	ldr	r3, [pc, #120]	; (8004bf4 <UART_SetConfig+0x56c>)
 8004b7a:	61fb      	str	r3, [r7, #28]
        break;
 8004b7c:	e00d      	b.n	8004b9a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004b7e:	f7fe fec1 	bl	8003904 <HAL_RCC_GetSysClockFreq>
 8004b82:	61f8      	str	r0, [r7, #28]
        break;
 8004b84:	e009      	b.n	8004b9a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004b86:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004b8a:	61fb      	str	r3, [r7, #28]
        break;
 8004b8c:	e005      	b.n	8004b9a <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8004b8e:	2300      	movs	r3, #0
 8004b90:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004b92:	2301      	movs	r3, #1
 8004b94:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004b98:	bf00      	nop
    }

    if (pclk != 0U)
 8004b9a:	69fb      	ldr	r3, [r7, #28]
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d019      	beq.n	8004bd4 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	685b      	ldr	r3, [r3, #4]
 8004ba4:	085a      	lsrs	r2, r3, #1
 8004ba6:	69fb      	ldr	r3, [r7, #28]
 8004ba8:	441a      	add	r2, r3
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	685b      	ldr	r3, [r3, #4]
 8004bae:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bb2:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004bb4:	69bb      	ldr	r3, [r7, #24]
 8004bb6:	2b0f      	cmp	r3, #15
 8004bb8:	d909      	bls.n	8004bce <UART_SetConfig+0x546>
 8004bba:	69bb      	ldr	r3, [r7, #24]
 8004bbc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004bc0:	d205      	bcs.n	8004bce <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004bc2:	69bb      	ldr	r3, [r7, #24]
 8004bc4:	b29a      	uxth	r2, r3
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	60da      	str	r2, [r3, #12]
 8004bcc:	e002      	b.n	8004bd4 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004bce:	2301      	movs	r3, #1
 8004bd0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	2200      	movs	r2, #0
 8004bd8:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	2200      	movs	r2, #0
 8004bde:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8004be0:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8004be4:	4618      	mov	r0, r3
 8004be6:	3728      	adds	r7, #40	; 0x28
 8004be8:	46bd      	mov	sp, r7
 8004bea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004bee:	bf00      	nop
 8004bf0:	40008000 	.word	0x40008000
 8004bf4:	00f42400 	.word	0x00f42400

08004bf8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004bf8:	b480      	push	{r7}
 8004bfa:	b083      	sub	sp, #12
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c04:	f003 0301 	and.w	r3, r3, #1
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d00a      	beq.n	8004c22 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	685b      	ldr	r3, [r3, #4]
 8004c12:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	430a      	orrs	r2, r1
 8004c20:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c26:	f003 0302 	and.w	r3, r3, #2
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d00a      	beq.n	8004c44 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	685b      	ldr	r3, [r3, #4]
 8004c34:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	430a      	orrs	r2, r1
 8004c42:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c48:	f003 0304 	and.w	r3, r3, #4
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d00a      	beq.n	8004c66 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	685b      	ldr	r3, [r3, #4]
 8004c56:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	430a      	orrs	r2, r1
 8004c64:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c6a:	f003 0308 	and.w	r3, r3, #8
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d00a      	beq.n	8004c88 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	685b      	ldr	r3, [r3, #4]
 8004c78:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	430a      	orrs	r2, r1
 8004c86:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c8c:	f003 0310 	and.w	r3, r3, #16
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d00a      	beq.n	8004caa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	689b      	ldr	r3, [r3, #8]
 8004c9a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	430a      	orrs	r2, r1
 8004ca8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cae:	f003 0320 	and.w	r3, r3, #32
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d00a      	beq.n	8004ccc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	689b      	ldr	r3, [r3, #8]
 8004cbc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	430a      	orrs	r2, r1
 8004cca:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cd0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d01a      	beq.n	8004d0e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	685b      	ldr	r3, [r3, #4]
 8004cde:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	430a      	orrs	r2, r1
 8004cec:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cf2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004cf6:	d10a      	bne.n	8004d0e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	685b      	ldr	r3, [r3, #4]
 8004cfe:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	430a      	orrs	r2, r1
 8004d0c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d00a      	beq.n	8004d30 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	685b      	ldr	r3, [r3, #4]
 8004d20:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	430a      	orrs	r2, r1
 8004d2e:	605a      	str	r2, [r3, #4]
  }
}
 8004d30:	bf00      	nop
 8004d32:	370c      	adds	r7, #12
 8004d34:	46bd      	mov	sp, r7
 8004d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d3a:	4770      	bx	lr

08004d3c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004d3c:	b580      	push	{r7, lr}
 8004d3e:	b086      	sub	sp, #24
 8004d40:	af02      	add	r7, sp, #8
 8004d42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2200      	movs	r2, #0
 8004d48:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004d4c:	f7fc f9dc 	bl	8001108 <HAL_GetTick>
 8004d50:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f003 0308 	and.w	r3, r3, #8
 8004d5c:	2b08      	cmp	r3, #8
 8004d5e:	d10e      	bne.n	8004d7e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004d60:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004d64:	9300      	str	r3, [sp, #0]
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	2200      	movs	r2, #0
 8004d6a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004d6e:	6878      	ldr	r0, [r7, #4]
 8004d70:	f000 f82d 	bl	8004dce <UART_WaitOnFlagUntilTimeout>
 8004d74:	4603      	mov	r3, r0
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d001      	beq.n	8004d7e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004d7a:	2303      	movs	r3, #3
 8004d7c:	e023      	b.n	8004dc6 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f003 0304 	and.w	r3, r3, #4
 8004d88:	2b04      	cmp	r3, #4
 8004d8a:	d10e      	bne.n	8004daa <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004d8c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004d90:	9300      	str	r3, [sp, #0]
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	2200      	movs	r2, #0
 8004d96:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004d9a:	6878      	ldr	r0, [r7, #4]
 8004d9c:	f000 f817 	bl	8004dce <UART_WaitOnFlagUntilTimeout>
 8004da0:	4603      	mov	r3, r0
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d001      	beq.n	8004daa <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004da6:	2303      	movs	r3, #3
 8004da8:	e00d      	b.n	8004dc6 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	2220      	movs	r2, #32
 8004dae:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2220      	movs	r2, #32
 8004db4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	2200      	movs	r2, #0
 8004dba:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8004dc4:	2300      	movs	r3, #0
}
 8004dc6:	4618      	mov	r0, r3
 8004dc8:	3710      	adds	r7, #16
 8004dca:	46bd      	mov	sp, r7
 8004dcc:	bd80      	pop	{r7, pc}

08004dce <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004dce:	b580      	push	{r7, lr}
 8004dd0:	b09c      	sub	sp, #112	; 0x70
 8004dd2:	af00      	add	r7, sp, #0
 8004dd4:	60f8      	str	r0, [r7, #12]
 8004dd6:	60b9      	str	r1, [r7, #8]
 8004dd8:	603b      	str	r3, [r7, #0]
 8004dda:	4613      	mov	r3, r2
 8004ddc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004dde:	e0a5      	b.n	8004f2c <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004de0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004de2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004de6:	f000 80a1 	beq.w	8004f2c <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004dea:	f7fc f98d 	bl	8001108 <HAL_GetTick>
 8004dee:	4602      	mov	r2, r0
 8004df0:	683b      	ldr	r3, [r7, #0]
 8004df2:	1ad3      	subs	r3, r2, r3
 8004df4:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8004df6:	429a      	cmp	r2, r3
 8004df8:	d302      	bcc.n	8004e00 <UART_WaitOnFlagUntilTimeout+0x32>
 8004dfa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d13e      	bne.n	8004e7e <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e06:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004e08:	e853 3f00 	ldrex	r3, [r3]
 8004e0c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8004e0e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004e10:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004e14:	667b      	str	r3, [r7, #100]	; 0x64
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	461a      	mov	r2, r3
 8004e1c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004e1e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004e20:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e22:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004e24:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004e26:	e841 2300 	strex	r3, r2, [r1]
 8004e2a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8004e2c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d1e6      	bne.n	8004e00 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	3308      	adds	r3, #8
 8004e38:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e3a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004e3c:	e853 3f00 	ldrex	r3, [r3]
 8004e40:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004e42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e44:	f023 0301 	bic.w	r3, r3, #1
 8004e48:	663b      	str	r3, [r7, #96]	; 0x60
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	3308      	adds	r3, #8
 8004e50:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004e52:	64ba      	str	r2, [r7, #72]	; 0x48
 8004e54:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e56:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004e58:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004e5a:	e841 2300 	strex	r3, r2, [r1]
 8004e5e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8004e60:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d1e5      	bne.n	8004e32 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	2220      	movs	r2, #32
 8004e6a:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	2220      	movs	r2, #32
 8004e70:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	2200      	movs	r2, #0
 8004e76:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8004e7a:	2303      	movs	r3, #3
 8004e7c:	e067      	b.n	8004f4e <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f003 0304 	and.w	r3, r3, #4
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d04f      	beq.n	8004f2c <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	69db      	ldr	r3, [r3, #28]
 8004e92:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004e96:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004e9a:	d147      	bne.n	8004f2c <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004ea4:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004eac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004eae:	e853 3f00 	ldrex	r3, [r3]
 8004eb2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004eb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004eb6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004eba:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	461a      	mov	r2, r3
 8004ec2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004ec4:	637b      	str	r3, [r7, #52]	; 0x34
 8004ec6:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ec8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004eca:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004ecc:	e841 2300 	strex	r3, r2, [r1]
 8004ed0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004ed2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d1e6      	bne.n	8004ea6 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	3308      	adds	r3, #8
 8004ede:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ee0:	697b      	ldr	r3, [r7, #20]
 8004ee2:	e853 3f00 	ldrex	r3, [r3]
 8004ee6:	613b      	str	r3, [r7, #16]
   return(result);
 8004ee8:	693b      	ldr	r3, [r7, #16]
 8004eea:	f023 0301 	bic.w	r3, r3, #1
 8004eee:	66bb      	str	r3, [r7, #104]	; 0x68
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	3308      	adds	r3, #8
 8004ef6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004ef8:	623a      	str	r2, [r7, #32]
 8004efa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004efc:	69f9      	ldr	r1, [r7, #28]
 8004efe:	6a3a      	ldr	r2, [r7, #32]
 8004f00:	e841 2300 	strex	r3, r2, [r1]
 8004f04:	61bb      	str	r3, [r7, #24]
   return(result);
 8004f06:	69bb      	ldr	r3, [r7, #24]
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d1e5      	bne.n	8004ed8 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	2220      	movs	r2, #32
 8004f10:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	2220      	movs	r2, #32
 8004f16:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	2220      	movs	r2, #32
 8004f1c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	2200      	movs	r2, #0
 8004f24:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8004f28:	2303      	movs	r3, #3
 8004f2a:	e010      	b.n	8004f4e <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	69da      	ldr	r2, [r3, #28]
 8004f32:	68bb      	ldr	r3, [r7, #8]
 8004f34:	4013      	ands	r3, r2
 8004f36:	68ba      	ldr	r2, [r7, #8]
 8004f38:	429a      	cmp	r2, r3
 8004f3a:	bf0c      	ite	eq
 8004f3c:	2301      	moveq	r3, #1
 8004f3e:	2300      	movne	r3, #0
 8004f40:	b2db      	uxtb	r3, r3
 8004f42:	461a      	mov	r2, r3
 8004f44:	79fb      	ldrb	r3, [r7, #7]
 8004f46:	429a      	cmp	r2, r3
 8004f48:	f43f af4a 	beq.w	8004de0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004f4c:	2300      	movs	r3, #0
}
 8004f4e:	4618      	mov	r0, r3
 8004f50:	3770      	adds	r7, #112	; 0x70
 8004f52:	46bd      	mov	sp, r7
 8004f54:	bd80      	pop	{r7, pc}
	...

08004f58 <__errno>:
 8004f58:	4b01      	ldr	r3, [pc, #4]	; (8004f60 <__errno+0x8>)
 8004f5a:	6818      	ldr	r0, [r3, #0]
 8004f5c:	4770      	bx	lr
 8004f5e:	bf00      	nop
 8004f60:	2000000c 	.word	0x2000000c

08004f64 <__libc_init_array>:
 8004f64:	b570      	push	{r4, r5, r6, lr}
 8004f66:	4d0d      	ldr	r5, [pc, #52]	; (8004f9c <__libc_init_array+0x38>)
 8004f68:	4c0d      	ldr	r4, [pc, #52]	; (8004fa0 <__libc_init_array+0x3c>)
 8004f6a:	1b64      	subs	r4, r4, r5
 8004f6c:	10a4      	asrs	r4, r4, #2
 8004f6e:	2600      	movs	r6, #0
 8004f70:	42a6      	cmp	r6, r4
 8004f72:	d109      	bne.n	8004f88 <__libc_init_array+0x24>
 8004f74:	4d0b      	ldr	r5, [pc, #44]	; (8004fa4 <__libc_init_array+0x40>)
 8004f76:	4c0c      	ldr	r4, [pc, #48]	; (8004fa8 <__libc_init_array+0x44>)
 8004f78:	f000 ffae 	bl	8005ed8 <_init>
 8004f7c:	1b64      	subs	r4, r4, r5
 8004f7e:	10a4      	asrs	r4, r4, #2
 8004f80:	2600      	movs	r6, #0
 8004f82:	42a6      	cmp	r6, r4
 8004f84:	d105      	bne.n	8004f92 <__libc_init_array+0x2e>
 8004f86:	bd70      	pop	{r4, r5, r6, pc}
 8004f88:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f8c:	4798      	blx	r3
 8004f8e:	3601      	adds	r6, #1
 8004f90:	e7ee      	b.n	8004f70 <__libc_init_array+0xc>
 8004f92:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f96:	4798      	blx	r3
 8004f98:	3601      	adds	r6, #1
 8004f9a:	e7f2      	b.n	8004f82 <__libc_init_array+0x1e>
 8004f9c:	08005fe4 	.word	0x08005fe4
 8004fa0:	08005fe4 	.word	0x08005fe4
 8004fa4:	08005fe4 	.word	0x08005fe4
 8004fa8:	08005fe8 	.word	0x08005fe8

08004fac <memset>:
 8004fac:	4402      	add	r2, r0
 8004fae:	4603      	mov	r3, r0
 8004fb0:	4293      	cmp	r3, r2
 8004fb2:	d100      	bne.n	8004fb6 <memset+0xa>
 8004fb4:	4770      	bx	lr
 8004fb6:	f803 1b01 	strb.w	r1, [r3], #1
 8004fba:	e7f9      	b.n	8004fb0 <memset+0x4>

08004fbc <iprintf>:
 8004fbc:	b40f      	push	{r0, r1, r2, r3}
 8004fbe:	4b0a      	ldr	r3, [pc, #40]	; (8004fe8 <iprintf+0x2c>)
 8004fc0:	b513      	push	{r0, r1, r4, lr}
 8004fc2:	681c      	ldr	r4, [r3, #0]
 8004fc4:	b124      	cbz	r4, 8004fd0 <iprintf+0x14>
 8004fc6:	69a3      	ldr	r3, [r4, #24]
 8004fc8:	b913      	cbnz	r3, 8004fd0 <iprintf+0x14>
 8004fca:	4620      	mov	r0, r4
 8004fcc:	f000 f866 	bl	800509c <__sinit>
 8004fd0:	ab05      	add	r3, sp, #20
 8004fd2:	9a04      	ldr	r2, [sp, #16]
 8004fd4:	68a1      	ldr	r1, [r4, #8]
 8004fd6:	9301      	str	r3, [sp, #4]
 8004fd8:	4620      	mov	r0, r4
 8004fda:	f000 f9bd 	bl	8005358 <_vfiprintf_r>
 8004fde:	b002      	add	sp, #8
 8004fe0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004fe4:	b004      	add	sp, #16
 8004fe6:	4770      	bx	lr
 8004fe8:	2000000c 	.word	0x2000000c

08004fec <std>:
 8004fec:	2300      	movs	r3, #0
 8004fee:	b510      	push	{r4, lr}
 8004ff0:	4604      	mov	r4, r0
 8004ff2:	e9c0 3300 	strd	r3, r3, [r0]
 8004ff6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004ffa:	6083      	str	r3, [r0, #8]
 8004ffc:	8181      	strh	r1, [r0, #12]
 8004ffe:	6643      	str	r3, [r0, #100]	; 0x64
 8005000:	81c2      	strh	r2, [r0, #14]
 8005002:	6183      	str	r3, [r0, #24]
 8005004:	4619      	mov	r1, r3
 8005006:	2208      	movs	r2, #8
 8005008:	305c      	adds	r0, #92	; 0x5c
 800500a:	f7ff ffcf 	bl	8004fac <memset>
 800500e:	4b05      	ldr	r3, [pc, #20]	; (8005024 <std+0x38>)
 8005010:	6263      	str	r3, [r4, #36]	; 0x24
 8005012:	4b05      	ldr	r3, [pc, #20]	; (8005028 <std+0x3c>)
 8005014:	62a3      	str	r3, [r4, #40]	; 0x28
 8005016:	4b05      	ldr	r3, [pc, #20]	; (800502c <std+0x40>)
 8005018:	62e3      	str	r3, [r4, #44]	; 0x2c
 800501a:	4b05      	ldr	r3, [pc, #20]	; (8005030 <std+0x44>)
 800501c:	6224      	str	r4, [r4, #32]
 800501e:	6323      	str	r3, [r4, #48]	; 0x30
 8005020:	bd10      	pop	{r4, pc}
 8005022:	bf00      	nop
 8005024:	08005901 	.word	0x08005901
 8005028:	08005923 	.word	0x08005923
 800502c:	0800595b 	.word	0x0800595b
 8005030:	0800597f 	.word	0x0800597f

08005034 <_cleanup_r>:
 8005034:	4901      	ldr	r1, [pc, #4]	; (800503c <_cleanup_r+0x8>)
 8005036:	f000 b8af 	b.w	8005198 <_fwalk_reent>
 800503a:	bf00      	nop
 800503c:	08005c59 	.word	0x08005c59

08005040 <__sfmoreglue>:
 8005040:	b570      	push	{r4, r5, r6, lr}
 8005042:	2268      	movs	r2, #104	; 0x68
 8005044:	1e4d      	subs	r5, r1, #1
 8005046:	4355      	muls	r5, r2
 8005048:	460e      	mov	r6, r1
 800504a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800504e:	f000 f8e5 	bl	800521c <_malloc_r>
 8005052:	4604      	mov	r4, r0
 8005054:	b140      	cbz	r0, 8005068 <__sfmoreglue+0x28>
 8005056:	2100      	movs	r1, #0
 8005058:	e9c0 1600 	strd	r1, r6, [r0]
 800505c:	300c      	adds	r0, #12
 800505e:	60a0      	str	r0, [r4, #8]
 8005060:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005064:	f7ff ffa2 	bl	8004fac <memset>
 8005068:	4620      	mov	r0, r4
 800506a:	bd70      	pop	{r4, r5, r6, pc}

0800506c <__sfp_lock_acquire>:
 800506c:	4801      	ldr	r0, [pc, #4]	; (8005074 <__sfp_lock_acquire+0x8>)
 800506e:	f000 b8b3 	b.w	80051d8 <__retarget_lock_acquire_recursive>
 8005072:	bf00      	nop
 8005074:	200003ed 	.word	0x200003ed

08005078 <__sfp_lock_release>:
 8005078:	4801      	ldr	r0, [pc, #4]	; (8005080 <__sfp_lock_release+0x8>)
 800507a:	f000 b8ae 	b.w	80051da <__retarget_lock_release_recursive>
 800507e:	bf00      	nop
 8005080:	200003ed 	.word	0x200003ed

08005084 <__sinit_lock_acquire>:
 8005084:	4801      	ldr	r0, [pc, #4]	; (800508c <__sinit_lock_acquire+0x8>)
 8005086:	f000 b8a7 	b.w	80051d8 <__retarget_lock_acquire_recursive>
 800508a:	bf00      	nop
 800508c:	200003ee 	.word	0x200003ee

08005090 <__sinit_lock_release>:
 8005090:	4801      	ldr	r0, [pc, #4]	; (8005098 <__sinit_lock_release+0x8>)
 8005092:	f000 b8a2 	b.w	80051da <__retarget_lock_release_recursive>
 8005096:	bf00      	nop
 8005098:	200003ee 	.word	0x200003ee

0800509c <__sinit>:
 800509c:	b510      	push	{r4, lr}
 800509e:	4604      	mov	r4, r0
 80050a0:	f7ff fff0 	bl	8005084 <__sinit_lock_acquire>
 80050a4:	69a3      	ldr	r3, [r4, #24]
 80050a6:	b11b      	cbz	r3, 80050b0 <__sinit+0x14>
 80050a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80050ac:	f7ff bff0 	b.w	8005090 <__sinit_lock_release>
 80050b0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80050b4:	6523      	str	r3, [r4, #80]	; 0x50
 80050b6:	4b13      	ldr	r3, [pc, #76]	; (8005104 <__sinit+0x68>)
 80050b8:	4a13      	ldr	r2, [pc, #76]	; (8005108 <__sinit+0x6c>)
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	62a2      	str	r2, [r4, #40]	; 0x28
 80050be:	42a3      	cmp	r3, r4
 80050c0:	bf04      	itt	eq
 80050c2:	2301      	moveq	r3, #1
 80050c4:	61a3      	streq	r3, [r4, #24]
 80050c6:	4620      	mov	r0, r4
 80050c8:	f000 f820 	bl	800510c <__sfp>
 80050cc:	6060      	str	r0, [r4, #4]
 80050ce:	4620      	mov	r0, r4
 80050d0:	f000 f81c 	bl	800510c <__sfp>
 80050d4:	60a0      	str	r0, [r4, #8]
 80050d6:	4620      	mov	r0, r4
 80050d8:	f000 f818 	bl	800510c <__sfp>
 80050dc:	2200      	movs	r2, #0
 80050de:	60e0      	str	r0, [r4, #12]
 80050e0:	2104      	movs	r1, #4
 80050e2:	6860      	ldr	r0, [r4, #4]
 80050e4:	f7ff ff82 	bl	8004fec <std>
 80050e8:	68a0      	ldr	r0, [r4, #8]
 80050ea:	2201      	movs	r2, #1
 80050ec:	2109      	movs	r1, #9
 80050ee:	f7ff ff7d 	bl	8004fec <std>
 80050f2:	68e0      	ldr	r0, [r4, #12]
 80050f4:	2202      	movs	r2, #2
 80050f6:	2112      	movs	r1, #18
 80050f8:	f7ff ff78 	bl	8004fec <std>
 80050fc:	2301      	movs	r3, #1
 80050fe:	61a3      	str	r3, [r4, #24]
 8005100:	e7d2      	b.n	80050a8 <__sinit+0xc>
 8005102:	bf00      	nop
 8005104:	08005f44 	.word	0x08005f44
 8005108:	08005035 	.word	0x08005035

0800510c <__sfp>:
 800510c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800510e:	4607      	mov	r7, r0
 8005110:	f7ff ffac 	bl	800506c <__sfp_lock_acquire>
 8005114:	4b1e      	ldr	r3, [pc, #120]	; (8005190 <__sfp+0x84>)
 8005116:	681e      	ldr	r6, [r3, #0]
 8005118:	69b3      	ldr	r3, [r6, #24]
 800511a:	b913      	cbnz	r3, 8005122 <__sfp+0x16>
 800511c:	4630      	mov	r0, r6
 800511e:	f7ff ffbd 	bl	800509c <__sinit>
 8005122:	3648      	adds	r6, #72	; 0x48
 8005124:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005128:	3b01      	subs	r3, #1
 800512a:	d503      	bpl.n	8005134 <__sfp+0x28>
 800512c:	6833      	ldr	r3, [r6, #0]
 800512e:	b30b      	cbz	r3, 8005174 <__sfp+0x68>
 8005130:	6836      	ldr	r6, [r6, #0]
 8005132:	e7f7      	b.n	8005124 <__sfp+0x18>
 8005134:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005138:	b9d5      	cbnz	r5, 8005170 <__sfp+0x64>
 800513a:	4b16      	ldr	r3, [pc, #88]	; (8005194 <__sfp+0x88>)
 800513c:	60e3      	str	r3, [r4, #12]
 800513e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005142:	6665      	str	r5, [r4, #100]	; 0x64
 8005144:	f000 f847 	bl	80051d6 <__retarget_lock_init_recursive>
 8005148:	f7ff ff96 	bl	8005078 <__sfp_lock_release>
 800514c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005150:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005154:	6025      	str	r5, [r4, #0]
 8005156:	61a5      	str	r5, [r4, #24]
 8005158:	2208      	movs	r2, #8
 800515a:	4629      	mov	r1, r5
 800515c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005160:	f7ff ff24 	bl	8004fac <memset>
 8005164:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005168:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800516c:	4620      	mov	r0, r4
 800516e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005170:	3468      	adds	r4, #104	; 0x68
 8005172:	e7d9      	b.n	8005128 <__sfp+0x1c>
 8005174:	2104      	movs	r1, #4
 8005176:	4638      	mov	r0, r7
 8005178:	f7ff ff62 	bl	8005040 <__sfmoreglue>
 800517c:	4604      	mov	r4, r0
 800517e:	6030      	str	r0, [r6, #0]
 8005180:	2800      	cmp	r0, #0
 8005182:	d1d5      	bne.n	8005130 <__sfp+0x24>
 8005184:	f7ff ff78 	bl	8005078 <__sfp_lock_release>
 8005188:	230c      	movs	r3, #12
 800518a:	603b      	str	r3, [r7, #0]
 800518c:	e7ee      	b.n	800516c <__sfp+0x60>
 800518e:	bf00      	nop
 8005190:	08005f44 	.word	0x08005f44
 8005194:	ffff0001 	.word	0xffff0001

08005198 <_fwalk_reent>:
 8005198:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800519c:	4606      	mov	r6, r0
 800519e:	4688      	mov	r8, r1
 80051a0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80051a4:	2700      	movs	r7, #0
 80051a6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80051aa:	f1b9 0901 	subs.w	r9, r9, #1
 80051ae:	d505      	bpl.n	80051bc <_fwalk_reent+0x24>
 80051b0:	6824      	ldr	r4, [r4, #0]
 80051b2:	2c00      	cmp	r4, #0
 80051b4:	d1f7      	bne.n	80051a6 <_fwalk_reent+0xe>
 80051b6:	4638      	mov	r0, r7
 80051b8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80051bc:	89ab      	ldrh	r3, [r5, #12]
 80051be:	2b01      	cmp	r3, #1
 80051c0:	d907      	bls.n	80051d2 <_fwalk_reent+0x3a>
 80051c2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80051c6:	3301      	adds	r3, #1
 80051c8:	d003      	beq.n	80051d2 <_fwalk_reent+0x3a>
 80051ca:	4629      	mov	r1, r5
 80051cc:	4630      	mov	r0, r6
 80051ce:	47c0      	blx	r8
 80051d0:	4307      	orrs	r7, r0
 80051d2:	3568      	adds	r5, #104	; 0x68
 80051d4:	e7e9      	b.n	80051aa <_fwalk_reent+0x12>

080051d6 <__retarget_lock_init_recursive>:
 80051d6:	4770      	bx	lr

080051d8 <__retarget_lock_acquire_recursive>:
 80051d8:	4770      	bx	lr

080051da <__retarget_lock_release_recursive>:
 80051da:	4770      	bx	lr

080051dc <sbrk_aligned>:
 80051dc:	b570      	push	{r4, r5, r6, lr}
 80051de:	4e0e      	ldr	r6, [pc, #56]	; (8005218 <sbrk_aligned+0x3c>)
 80051e0:	460c      	mov	r4, r1
 80051e2:	6831      	ldr	r1, [r6, #0]
 80051e4:	4605      	mov	r5, r0
 80051e6:	b911      	cbnz	r1, 80051ee <sbrk_aligned+0x12>
 80051e8:	f000 fb7a 	bl	80058e0 <_sbrk_r>
 80051ec:	6030      	str	r0, [r6, #0]
 80051ee:	4621      	mov	r1, r4
 80051f0:	4628      	mov	r0, r5
 80051f2:	f000 fb75 	bl	80058e0 <_sbrk_r>
 80051f6:	1c43      	adds	r3, r0, #1
 80051f8:	d00a      	beq.n	8005210 <sbrk_aligned+0x34>
 80051fa:	1cc4      	adds	r4, r0, #3
 80051fc:	f024 0403 	bic.w	r4, r4, #3
 8005200:	42a0      	cmp	r0, r4
 8005202:	d007      	beq.n	8005214 <sbrk_aligned+0x38>
 8005204:	1a21      	subs	r1, r4, r0
 8005206:	4628      	mov	r0, r5
 8005208:	f000 fb6a 	bl	80058e0 <_sbrk_r>
 800520c:	3001      	adds	r0, #1
 800520e:	d101      	bne.n	8005214 <sbrk_aligned+0x38>
 8005210:	f04f 34ff 	mov.w	r4, #4294967295
 8005214:	4620      	mov	r0, r4
 8005216:	bd70      	pop	{r4, r5, r6, pc}
 8005218:	200003f4 	.word	0x200003f4

0800521c <_malloc_r>:
 800521c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005220:	1ccd      	adds	r5, r1, #3
 8005222:	f025 0503 	bic.w	r5, r5, #3
 8005226:	3508      	adds	r5, #8
 8005228:	2d0c      	cmp	r5, #12
 800522a:	bf38      	it	cc
 800522c:	250c      	movcc	r5, #12
 800522e:	2d00      	cmp	r5, #0
 8005230:	4607      	mov	r7, r0
 8005232:	db01      	blt.n	8005238 <_malloc_r+0x1c>
 8005234:	42a9      	cmp	r1, r5
 8005236:	d905      	bls.n	8005244 <_malloc_r+0x28>
 8005238:	230c      	movs	r3, #12
 800523a:	603b      	str	r3, [r7, #0]
 800523c:	2600      	movs	r6, #0
 800523e:	4630      	mov	r0, r6
 8005240:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005244:	4e2e      	ldr	r6, [pc, #184]	; (8005300 <_malloc_r+0xe4>)
 8005246:	f000 fdbb 	bl	8005dc0 <__malloc_lock>
 800524a:	6833      	ldr	r3, [r6, #0]
 800524c:	461c      	mov	r4, r3
 800524e:	bb34      	cbnz	r4, 800529e <_malloc_r+0x82>
 8005250:	4629      	mov	r1, r5
 8005252:	4638      	mov	r0, r7
 8005254:	f7ff ffc2 	bl	80051dc <sbrk_aligned>
 8005258:	1c43      	adds	r3, r0, #1
 800525a:	4604      	mov	r4, r0
 800525c:	d14d      	bne.n	80052fa <_malloc_r+0xde>
 800525e:	6834      	ldr	r4, [r6, #0]
 8005260:	4626      	mov	r6, r4
 8005262:	2e00      	cmp	r6, #0
 8005264:	d140      	bne.n	80052e8 <_malloc_r+0xcc>
 8005266:	6823      	ldr	r3, [r4, #0]
 8005268:	4631      	mov	r1, r6
 800526a:	4638      	mov	r0, r7
 800526c:	eb04 0803 	add.w	r8, r4, r3
 8005270:	f000 fb36 	bl	80058e0 <_sbrk_r>
 8005274:	4580      	cmp	r8, r0
 8005276:	d13a      	bne.n	80052ee <_malloc_r+0xd2>
 8005278:	6821      	ldr	r1, [r4, #0]
 800527a:	3503      	adds	r5, #3
 800527c:	1a6d      	subs	r5, r5, r1
 800527e:	f025 0503 	bic.w	r5, r5, #3
 8005282:	3508      	adds	r5, #8
 8005284:	2d0c      	cmp	r5, #12
 8005286:	bf38      	it	cc
 8005288:	250c      	movcc	r5, #12
 800528a:	4629      	mov	r1, r5
 800528c:	4638      	mov	r0, r7
 800528e:	f7ff ffa5 	bl	80051dc <sbrk_aligned>
 8005292:	3001      	adds	r0, #1
 8005294:	d02b      	beq.n	80052ee <_malloc_r+0xd2>
 8005296:	6823      	ldr	r3, [r4, #0]
 8005298:	442b      	add	r3, r5
 800529a:	6023      	str	r3, [r4, #0]
 800529c:	e00e      	b.n	80052bc <_malloc_r+0xa0>
 800529e:	6822      	ldr	r2, [r4, #0]
 80052a0:	1b52      	subs	r2, r2, r5
 80052a2:	d41e      	bmi.n	80052e2 <_malloc_r+0xc6>
 80052a4:	2a0b      	cmp	r2, #11
 80052a6:	d916      	bls.n	80052d6 <_malloc_r+0xba>
 80052a8:	1961      	adds	r1, r4, r5
 80052aa:	42a3      	cmp	r3, r4
 80052ac:	6025      	str	r5, [r4, #0]
 80052ae:	bf18      	it	ne
 80052b0:	6059      	strne	r1, [r3, #4]
 80052b2:	6863      	ldr	r3, [r4, #4]
 80052b4:	bf08      	it	eq
 80052b6:	6031      	streq	r1, [r6, #0]
 80052b8:	5162      	str	r2, [r4, r5]
 80052ba:	604b      	str	r3, [r1, #4]
 80052bc:	4638      	mov	r0, r7
 80052be:	f104 060b 	add.w	r6, r4, #11
 80052c2:	f000 fd83 	bl	8005dcc <__malloc_unlock>
 80052c6:	f026 0607 	bic.w	r6, r6, #7
 80052ca:	1d23      	adds	r3, r4, #4
 80052cc:	1af2      	subs	r2, r6, r3
 80052ce:	d0b6      	beq.n	800523e <_malloc_r+0x22>
 80052d0:	1b9b      	subs	r3, r3, r6
 80052d2:	50a3      	str	r3, [r4, r2]
 80052d4:	e7b3      	b.n	800523e <_malloc_r+0x22>
 80052d6:	6862      	ldr	r2, [r4, #4]
 80052d8:	42a3      	cmp	r3, r4
 80052da:	bf0c      	ite	eq
 80052dc:	6032      	streq	r2, [r6, #0]
 80052de:	605a      	strne	r2, [r3, #4]
 80052e0:	e7ec      	b.n	80052bc <_malloc_r+0xa0>
 80052e2:	4623      	mov	r3, r4
 80052e4:	6864      	ldr	r4, [r4, #4]
 80052e6:	e7b2      	b.n	800524e <_malloc_r+0x32>
 80052e8:	4634      	mov	r4, r6
 80052ea:	6876      	ldr	r6, [r6, #4]
 80052ec:	e7b9      	b.n	8005262 <_malloc_r+0x46>
 80052ee:	230c      	movs	r3, #12
 80052f0:	603b      	str	r3, [r7, #0]
 80052f2:	4638      	mov	r0, r7
 80052f4:	f000 fd6a 	bl	8005dcc <__malloc_unlock>
 80052f8:	e7a1      	b.n	800523e <_malloc_r+0x22>
 80052fa:	6025      	str	r5, [r4, #0]
 80052fc:	e7de      	b.n	80052bc <_malloc_r+0xa0>
 80052fe:	bf00      	nop
 8005300:	200003f0 	.word	0x200003f0

08005304 <__sfputc_r>:
 8005304:	6893      	ldr	r3, [r2, #8]
 8005306:	3b01      	subs	r3, #1
 8005308:	2b00      	cmp	r3, #0
 800530a:	b410      	push	{r4}
 800530c:	6093      	str	r3, [r2, #8]
 800530e:	da08      	bge.n	8005322 <__sfputc_r+0x1e>
 8005310:	6994      	ldr	r4, [r2, #24]
 8005312:	42a3      	cmp	r3, r4
 8005314:	db01      	blt.n	800531a <__sfputc_r+0x16>
 8005316:	290a      	cmp	r1, #10
 8005318:	d103      	bne.n	8005322 <__sfputc_r+0x1e>
 800531a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800531e:	f000 bb33 	b.w	8005988 <__swbuf_r>
 8005322:	6813      	ldr	r3, [r2, #0]
 8005324:	1c58      	adds	r0, r3, #1
 8005326:	6010      	str	r0, [r2, #0]
 8005328:	7019      	strb	r1, [r3, #0]
 800532a:	4608      	mov	r0, r1
 800532c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005330:	4770      	bx	lr

08005332 <__sfputs_r>:
 8005332:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005334:	4606      	mov	r6, r0
 8005336:	460f      	mov	r7, r1
 8005338:	4614      	mov	r4, r2
 800533a:	18d5      	adds	r5, r2, r3
 800533c:	42ac      	cmp	r4, r5
 800533e:	d101      	bne.n	8005344 <__sfputs_r+0x12>
 8005340:	2000      	movs	r0, #0
 8005342:	e007      	b.n	8005354 <__sfputs_r+0x22>
 8005344:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005348:	463a      	mov	r2, r7
 800534a:	4630      	mov	r0, r6
 800534c:	f7ff ffda 	bl	8005304 <__sfputc_r>
 8005350:	1c43      	adds	r3, r0, #1
 8005352:	d1f3      	bne.n	800533c <__sfputs_r+0xa>
 8005354:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005358 <_vfiprintf_r>:
 8005358:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800535c:	460d      	mov	r5, r1
 800535e:	b09d      	sub	sp, #116	; 0x74
 8005360:	4614      	mov	r4, r2
 8005362:	4698      	mov	r8, r3
 8005364:	4606      	mov	r6, r0
 8005366:	b118      	cbz	r0, 8005370 <_vfiprintf_r+0x18>
 8005368:	6983      	ldr	r3, [r0, #24]
 800536a:	b90b      	cbnz	r3, 8005370 <_vfiprintf_r+0x18>
 800536c:	f7ff fe96 	bl	800509c <__sinit>
 8005370:	4b89      	ldr	r3, [pc, #548]	; (8005598 <_vfiprintf_r+0x240>)
 8005372:	429d      	cmp	r5, r3
 8005374:	d11b      	bne.n	80053ae <_vfiprintf_r+0x56>
 8005376:	6875      	ldr	r5, [r6, #4]
 8005378:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800537a:	07d9      	lsls	r1, r3, #31
 800537c:	d405      	bmi.n	800538a <_vfiprintf_r+0x32>
 800537e:	89ab      	ldrh	r3, [r5, #12]
 8005380:	059a      	lsls	r2, r3, #22
 8005382:	d402      	bmi.n	800538a <_vfiprintf_r+0x32>
 8005384:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005386:	f7ff ff27 	bl	80051d8 <__retarget_lock_acquire_recursive>
 800538a:	89ab      	ldrh	r3, [r5, #12]
 800538c:	071b      	lsls	r3, r3, #28
 800538e:	d501      	bpl.n	8005394 <_vfiprintf_r+0x3c>
 8005390:	692b      	ldr	r3, [r5, #16]
 8005392:	b9eb      	cbnz	r3, 80053d0 <_vfiprintf_r+0x78>
 8005394:	4629      	mov	r1, r5
 8005396:	4630      	mov	r0, r6
 8005398:	f000 fb5a 	bl	8005a50 <__swsetup_r>
 800539c:	b1c0      	cbz	r0, 80053d0 <_vfiprintf_r+0x78>
 800539e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80053a0:	07dc      	lsls	r4, r3, #31
 80053a2:	d50e      	bpl.n	80053c2 <_vfiprintf_r+0x6a>
 80053a4:	f04f 30ff 	mov.w	r0, #4294967295
 80053a8:	b01d      	add	sp, #116	; 0x74
 80053aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80053ae:	4b7b      	ldr	r3, [pc, #492]	; (800559c <_vfiprintf_r+0x244>)
 80053b0:	429d      	cmp	r5, r3
 80053b2:	d101      	bne.n	80053b8 <_vfiprintf_r+0x60>
 80053b4:	68b5      	ldr	r5, [r6, #8]
 80053b6:	e7df      	b.n	8005378 <_vfiprintf_r+0x20>
 80053b8:	4b79      	ldr	r3, [pc, #484]	; (80055a0 <_vfiprintf_r+0x248>)
 80053ba:	429d      	cmp	r5, r3
 80053bc:	bf08      	it	eq
 80053be:	68f5      	ldreq	r5, [r6, #12]
 80053c0:	e7da      	b.n	8005378 <_vfiprintf_r+0x20>
 80053c2:	89ab      	ldrh	r3, [r5, #12]
 80053c4:	0598      	lsls	r0, r3, #22
 80053c6:	d4ed      	bmi.n	80053a4 <_vfiprintf_r+0x4c>
 80053c8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80053ca:	f7ff ff06 	bl	80051da <__retarget_lock_release_recursive>
 80053ce:	e7e9      	b.n	80053a4 <_vfiprintf_r+0x4c>
 80053d0:	2300      	movs	r3, #0
 80053d2:	9309      	str	r3, [sp, #36]	; 0x24
 80053d4:	2320      	movs	r3, #32
 80053d6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80053da:	f8cd 800c 	str.w	r8, [sp, #12]
 80053de:	2330      	movs	r3, #48	; 0x30
 80053e0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80055a4 <_vfiprintf_r+0x24c>
 80053e4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80053e8:	f04f 0901 	mov.w	r9, #1
 80053ec:	4623      	mov	r3, r4
 80053ee:	469a      	mov	sl, r3
 80053f0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80053f4:	b10a      	cbz	r2, 80053fa <_vfiprintf_r+0xa2>
 80053f6:	2a25      	cmp	r2, #37	; 0x25
 80053f8:	d1f9      	bne.n	80053ee <_vfiprintf_r+0x96>
 80053fa:	ebba 0b04 	subs.w	fp, sl, r4
 80053fe:	d00b      	beq.n	8005418 <_vfiprintf_r+0xc0>
 8005400:	465b      	mov	r3, fp
 8005402:	4622      	mov	r2, r4
 8005404:	4629      	mov	r1, r5
 8005406:	4630      	mov	r0, r6
 8005408:	f7ff ff93 	bl	8005332 <__sfputs_r>
 800540c:	3001      	adds	r0, #1
 800540e:	f000 80aa 	beq.w	8005566 <_vfiprintf_r+0x20e>
 8005412:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005414:	445a      	add	r2, fp
 8005416:	9209      	str	r2, [sp, #36]	; 0x24
 8005418:	f89a 3000 	ldrb.w	r3, [sl]
 800541c:	2b00      	cmp	r3, #0
 800541e:	f000 80a2 	beq.w	8005566 <_vfiprintf_r+0x20e>
 8005422:	2300      	movs	r3, #0
 8005424:	f04f 32ff 	mov.w	r2, #4294967295
 8005428:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800542c:	f10a 0a01 	add.w	sl, sl, #1
 8005430:	9304      	str	r3, [sp, #16]
 8005432:	9307      	str	r3, [sp, #28]
 8005434:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005438:	931a      	str	r3, [sp, #104]	; 0x68
 800543a:	4654      	mov	r4, sl
 800543c:	2205      	movs	r2, #5
 800543e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005442:	4858      	ldr	r0, [pc, #352]	; (80055a4 <_vfiprintf_r+0x24c>)
 8005444:	f7fa fec4 	bl	80001d0 <memchr>
 8005448:	9a04      	ldr	r2, [sp, #16]
 800544a:	b9d8      	cbnz	r0, 8005484 <_vfiprintf_r+0x12c>
 800544c:	06d1      	lsls	r1, r2, #27
 800544e:	bf44      	itt	mi
 8005450:	2320      	movmi	r3, #32
 8005452:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005456:	0713      	lsls	r3, r2, #28
 8005458:	bf44      	itt	mi
 800545a:	232b      	movmi	r3, #43	; 0x2b
 800545c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005460:	f89a 3000 	ldrb.w	r3, [sl]
 8005464:	2b2a      	cmp	r3, #42	; 0x2a
 8005466:	d015      	beq.n	8005494 <_vfiprintf_r+0x13c>
 8005468:	9a07      	ldr	r2, [sp, #28]
 800546a:	4654      	mov	r4, sl
 800546c:	2000      	movs	r0, #0
 800546e:	f04f 0c0a 	mov.w	ip, #10
 8005472:	4621      	mov	r1, r4
 8005474:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005478:	3b30      	subs	r3, #48	; 0x30
 800547a:	2b09      	cmp	r3, #9
 800547c:	d94e      	bls.n	800551c <_vfiprintf_r+0x1c4>
 800547e:	b1b0      	cbz	r0, 80054ae <_vfiprintf_r+0x156>
 8005480:	9207      	str	r2, [sp, #28]
 8005482:	e014      	b.n	80054ae <_vfiprintf_r+0x156>
 8005484:	eba0 0308 	sub.w	r3, r0, r8
 8005488:	fa09 f303 	lsl.w	r3, r9, r3
 800548c:	4313      	orrs	r3, r2
 800548e:	9304      	str	r3, [sp, #16]
 8005490:	46a2      	mov	sl, r4
 8005492:	e7d2      	b.n	800543a <_vfiprintf_r+0xe2>
 8005494:	9b03      	ldr	r3, [sp, #12]
 8005496:	1d19      	adds	r1, r3, #4
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	9103      	str	r1, [sp, #12]
 800549c:	2b00      	cmp	r3, #0
 800549e:	bfbb      	ittet	lt
 80054a0:	425b      	neglt	r3, r3
 80054a2:	f042 0202 	orrlt.w	r2, r2, #2
 80054a6:	9307      	strge	r3, [sp, #28]
 80054a8:	9307      	strlt	r3, [sp, #28]
 80054aa:	bfb8      	it	lt
 80054ac:	9204      	strlt	r2, [sp, #16]
 80054ae:	7823      	ldrb	r3, [r4, #0]
 80054b0:	2b2e      	cmp	r3, #46	; 0x2e
 80054b2:	d10c      	bne.n	80054ce <_vfiprintf_r+0x176>
 80054b4:	7863      	ldrb	r3, [r4, #1]
 80054b6:	2b2a      	cmp	r3, #42	; 0x2a
 80054b8:	d135      	bne.n	8005526 <_vfiprintf_r+0x1ce>
 80054ba:	9b03      	ldr	r3, [sp, #12]
 80054bc:	1d1a      	adds	r2, r3, #4
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	9203      	str	r2, [sp, #12]
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	bfb8      	it	lt
 80054c6:	f04f 33ff 	movlt.w	r3, #4294967295
 80054ca:	3402      	adds	r4, #2
 80054cc:	9305      	str	r3, [sp, #20]
 80054ce:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80055b4 <_vfiprintf_r+0x25c>
 80054d2:	7821      	ldrb	r1, [r4, #0]
 80054d4:	2203      	movs	r2, #3
 80054d6:	4650      	mov	r0, sl
 80054d8:	f7fa fe7a 	bl	80001d0 <memchr>
 80054dc:	b140      	cbz	r0, 80054f0 <_vfiprintf_r+0x198>
 80054de:	2340      	movs	r3, #64	; 0x40
 80054e0:	eba0 000a 	sub.w	r0, r0, sl
 80054e4:	fa03 f000 	lsl.w	r0, r3, r0
 80054e8:	9b04      	ldr	r3, [sp, #16]
 80054ea:	4303      	orrs	r3, r0
 80054ec:	3401      	adds	r4, #1
 80054ee:	9304      	str	r3, [sp, #16]
 80054f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80054f4:	482c      	ldr	r0, [pc, #176]	; (80055a8 <_vfiprintf_r+0x250>)
 80054f6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80054fa:	2206      	movs	r2, #6
 80054fc:	f7fa fe68 	bl	80001d0 <memchr>
 8005500:	2800      	cmp	r0, #0
 8005502:	d03f      	beq.n	8005584 <_vfiprintf_r+0x22c>
 8005504:	4b29      	ldr	r3, [pc, #164]	; (80055ac <_vfiprintf_r+0x254>)
 8005506:	bb1b      	cbnz	r3, 8005550 <_vfiprintf_r+0x1f8>
 8005508:	9b03      	ldr	r3, [sp, #12]
 800550a:	3307      	adds	r3, #7
 800550c:	f023 0307 	bic.w	r3, r3, #7
 8005510:	3308      	adds	r3, #8
 8005512:	9303      	str	r3, [sp, #12]
 8005514:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005516:	443b      	add	r3, r7
 8005518:	9309      	str	r3, [sp, #36]	; 0x24
 800551a:	e767      	b.n	80053ec <_vfiprintf_r+0x94>
 800551c:	fb0c 3202 	mla	r2, ip, r2, r3
 8005520:	460c      	mov	r4, r1
 8005522:	2001      	movs	r0, #1
 8005524:	e7a5      	b.n	8005472 <_vfiprintf_r+0x11a>
 8005526:	2300      	movs	r3, #0
 8005528:	3401      	adds	r4, #1
 800552a:	9305      	str	r3, [sp, #20]
 800552c:	4619      	mov	r1, r3
 800552e:	f04f 0c0a 	mov.w	ip, #10
 8005532:	4620      	mov	r0, r4
 8005534:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005538:	3a30      	subs	r2, #48	; 0x30
 800553a:	2a09      	cmp	r2, #9
 800553c:	d903      	bls.n	8005546 <_vfiprintf_r+0x1ee>
 800553e:	2b00      	cmp	r3, #0
 8005540:	d0c5      	beq.n	80054ce <_vfiprintf_r+0x176>
 8005542:	9105      	str	r1, [sp, #20]
 8005544:	e7c3      	b.n	80054ce <_vfiprintf_r+0x176>
 8005546:	fb0c 2101 	mla	r1, ip, r1, r2
 800554a:	4604      	mov	r4, r0
 800554c:	2301      	movs	r3, #1
 800554e:	e7f0      	b.n	8005532 <_vfiprintf_r+0x1da>
 8005550:	ab03      	add	r3, sp, #12
 8005552:	9300      	str	r3, [sp, #0]
 8005554:	462a      	mov	r2, r5
 8005556:	4b16      	ldr	r3, [pc, #88]	; (80055b0 <_vfiprintf_r+0x258>)
 8005558:	a904      	add	r1, sp, #16
 800555a:	4630      	mov	r0, r6
 800555c:	f3af 8000 	nop.w
 8005560:	4607      	mov	r7, r0
 8005562:	1c78      	adds	r0, r7, #1
 8005564:	d1d6      	bne.n	8005514 <_vfiprintf_r+0x1bc>
 8005566:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005568:	07d9      	lsls	r1, r3, #31
 800556a:	d405      	bmi.n	8005578 <_vfiprintf_r+0x220>
 800556c:	89ab      	ldrh	r3, [r5, #12]
 800556e:	059a      	lsls	r2, r3, #22
 8005570:	d402      	bmi.n	8005578 <_vfiprintf_r+0x220>
 8005572:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005574:	f7ff fe31 	bl	80051da <__retarget_lock_release_recursive>
 8005578:	89ab      	ldrh	r3, [r5, #12]
 800557a:	065b      	lsls	r3, r3, #25
 800557c:	f53f af12 	bmi.w	80053a4 <_vfiprintf_r+0x4c>
 8005580:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005582:	e711      	b.n	80053a8 <_vfiprintf_r+0x50>
 8005584:	ab03      	add	r3, sp, #12
 8005586:	9300      	str	r3, [sp, #0]
 8005588:	462a      	mov	r2, r5
 800558a:	4b09      	ldr	r3, [pc, #36]	; (80055b0 <_vfiprintf_r+0x258>)
 800558c:	a904      	add	r1, sp, #16
 800558e:	4630      	mov	r0, r6
 8005590:	f000 f880 	bl	8005694 <_printf_i>
 8005594:	e7e4      	b.n	8005560 <_vfiprintf_r+0x208>
 8005596:	bf00      	nop
 8005598:	08005f68 	.word	0x08005f68
 800559c:	08005f88 	.word	0x08005f88
 80055a0:	08005f48 	.word	0x08005f48
 80055a4:	08005fa8 	.word	0x08005fa8
 80055a8:	08005fb2 	.word	0x08005fb2
 80055ac:	00000000 	.word	0x00000000
 80055b0:	08005333 	.word	0x08005333
 80055b4:	08005fae 	.word	0x08005fae

080055b8 <_printf_common>:
 80055b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80055bc:	4616      	mov	r6, r2
 80055be:	4699      	mov	r9, r3
 80055c0:	688a      	ldr	r2, [r1, #8]
 80055c2:	690b      	ldr	r3, [r1, #16]
 80055c4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80055c8:	4293      	cmp	r3, r2
 80055ca:	bfb8      	it	lt
 80055cc:	4613      	movlt	r3, r2
 80055ce:	6033      	str	r3, [r6, #0]
 80055d0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80055d4:	4607      	mov	r7, r0
 80055d6:	460c      	mov	r4, r1
 80055d8:	b10a      	cbz	r2, 80055de <_printf_common+0x26>
 80055da:	3301      	adds	r3, #1
 80055dc:	6033      	str	r3, [r6, #0]
 80055de:	6823      	ldr	r3, [r4, #0]
 80055e0:	0699      	lsls	r1, r3, #26
 80055e2:	bf42      	ittt	mi
 80055e4:	6833      	ldrmi	r3, [r6, #0]
 80055e6:	3302      	addmi	r3, #2
 80055e8:	6033      	strmi	r3, [r6, #0]
 80055ea:	6825      	ldr	r5, [r4, #0]
 80055ec:	f015 0506 	ands.w	r5, r5, #6
 80055f0:	d106      	bne.n	8005600 <_printf_common+0x48>
 80055f2:	f104 0a19 	add.w	sl, r4, #25
 80055f6:	68e3      	ldr	r3, [r4, #12]
 80055f8:	6832      	ldr	r2, [r6, #0]
 80055fa:	1a9b      	subs	r3, r3, r2
 80055fc:	42ab      	cmp	r3, r5
 80055fe:	dc26      	bgt.n	800564e <_printf_common+0x96>
 8005600:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005604:	1e13      	subs	r3, r2, #0
 8005606:	6822      	ldr	r2, [r4, #0]
 8005608:	bf18      	it	ne
 800560a:	2301      	movne	r3, #1
 800560c:	0692      	lsls	r2, r2, #26
 800560e:	d42b      	bmi.n	8005668 <_printf_common+0xb0>
 8005610:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005614:	4649      	mov	r1, r9
 8005616:	4638      	mov	r0, r7
 8005618:	47c0      	blx	r8
 800561a:	3001      	adds	r0, #1
 800561c:	d01e      	beq.n	800565c <_printf_common+0xa4>
 800561e:	6823      	ldr	r3, [r4, #0]
 8005620:	68e5      	ldr	r5, [r4, #12]
 8005622:	6832      	ldr	r2, [r6, #0]
 8005624:	f003 0306 	and.w	r3, r3, #6
 8005628:	2b04      	cmp	r3, #4
 800562a:	bf08      	it	eq
 800562c:	1aad      	subeq	r5, r5, r2
 800562e:	68a3      	ldr	r3, [r4, #8]
 8005630:	6922      	ldr	r2, [r4, #16]
 8005632:	bf0c      	ite	eq
 8005634:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005638:	2500      	movne	r5, #0
 800563a:	4293      	cmp	r3, r2
 800563c:	bfc4      	itt	gt
 800563e:	1a9b      	subgt	r3, r3, r2
 8005640:	18ed      	addgt	r5, r5, r3
 8005642:	2600      	movs	r6, #0
 8005644:	341a      	adds	r4, #26
 8005646:	42b5      	cmp	r5, r6
 8005648:	d11a      	bne.n	8005680 <_printf_common+0xc8>
 800564a:	2000      	movs	r0, #0
 800564c:	e008      	b.n	8005660 <_printf_common+0xa8>
 800564e:	2301      	movs	r3, #1
 8005650:	4652      	mov	r2, sl
 8005652:	4649      	mov	r1, r9
 8005654:	4638      	mov	r0, r7
 8005656:	47c0      	blx	r8
 8005658:	3001      	adds	r0, #1
 800565a:	d103      	bne.n	8005664 <_printf_common+0xac>
 800565c:	f04f 30ff 	mov.w	r0, #4294967295
 8005660:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005664:	3501      	adds	r5, #1
 8005666:	e7c6      	b.n	80055f6 <_printf_common+0x3e>
 8005668:	18e1      	adds	r1, r4, r3
 800566a:	1c5a      	adds	r2, r3, #1
 800566c:	2030      	movs	r0, #48	; 0x30
 800566e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005672:	4422      	add	r2, r4
 8005674:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005678:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800567c:	3302      	adds	r3, #2
 800567e:	e7c7      	b.n	8005610 <_printf_common+0x58>
 8005680:	2301      	movs	r3, #1
 8005682:	4622      	mov	r2, r4
 8005684:	4649      	mov	r1, r9
 8005686:	4638      	mov	r0, r7
 8005688:	47c0      	blx	r8
 800568a:	3001      	adds	r0, #1
 800568c:	d0e6      	beq.n	800565c <_printf_common+0xa4>
 800568e:	3601      	adds	r6, #1
 8005690:	e7d9      	b.n	8005646 <_printf_common+0x8e>
	...

08005694 <_printf_i>:
 8005694:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005698:	7e0f      	ldrb	r7, [r1, #24]
 800569a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800569c:	2f78      	cmp	r7, #120	; 0x78
 800569e:	4691      	mov	r9, r2
 80056a0:	4680      	mov	r8, r0
 80056a2:	460c      	mov	r4, r1
 80056a4:	469a      	mov	sl, r3
 80056a6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80056aa:	d807      	bhi.n	80056bc <_printf_i+0x28>
 80056ac:	2f62      	cmp	r7, #98	; 0x62
 80056ae:	d80a      	bhi.n	80056c6 <_printf_i+0x32>
 80056b0:	2f00      	cmp	r7, #0
 80056b2:	f000 80d8 	beq.w	8005866 <_printf_i+0x1d2>
 80056b6:	2f58      	cmp	r7, #88	; 0x58
 80056b8:	f000 80a3 	beq.w	8005802 <_printf_i+0x16e>
 80056bc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80056c0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80056c4:	e03a      	b.n	800573c <_printf_i+0xa8>
 80056c6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80056ca:	2b15      	cmp	r3, #21
 80056cc:	d8f6      	bhi.n	80056bc <_printf_i+0x28>
 80056ce:	a101      	add	r1, pc, #4	; (adr r1, 80056d4 <_printf_i+0x40>)
 80056d0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80056d4:	0800572d 	.word	0x0800572d
 80056d8:	08005741 	.word	0x08005741
 80056dc:	080056bd 	.word	0x080056bd
 80056e0:	080056bd 	.word	0x080056bd
 80056e4:	080056bd 	.word	0x080056bd
 80056e8:	080056bd 	.word	0x080056bd
 80056ec:	08005741 	.word	0x08005741
 80056f0:	080056bd 	.word	0x080056bd
 80056f4:	080056bd 	.word	0x080056bd
 80056f8:	080056bd 	.word	0x080056bd
 80056fc:	080056bd 	.word	0x080056bd
 8005700:	0800584d 	.word	0x0800584d
 8005704:	08005771 	.word	0x08005771
 8005708:	0800582f 	.word	0x0800582f
 800570c:	080056bd 	.word	0x080056bd
 8005710:	080056bd 	.word	0x080056bd
 8005714:	0800586f 	.word	0x0800586f
 8005718:	080056bd 	.word	0x080056bd
 800571c:	08005771 	.word	0x08005771
 8005720:	080056bd 	.word	0x080056bd
 8005724:	080056bd 	.word	0x080056bd
 8005728:	08005837 	.word	0x08005837
 800572c:	682b      	ldr	r3, [r5, #0]
 800572e:	1d1a      	adds	r2, r3, #4
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	602a      	str	r2, [r5, #0]
 8005734:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005738:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800573c:	2301      	movs	r3, #1
 800573e:	e0a3      	b.n	8005888 <_printf_i+0x1f4>
 8005740:	6820      	ldr	r0, [r4, #0]
 8005742:	6829      	ldr	r1, [r5, #0]
 8005744:	0606      	lsls	r6, r0, #24
 8005746:	f101 0304 	add.w	r3, r1, #4
 800574a:	d50a      	bpl.n	8005762 <_printf_i+0xce>
 800574c:	680e      	ldr	r6, [r1, #0]
 800574e:	602b      	str	r3, [r5, #0]
 8005750:	2e00      	cmp	r6, #0
 8005752:	da03      	bge.n	800575c <_printf_i+0xc8>
 8005754:	232d      	movs	r3, #45	; 0x2d
 8005756:	4276      	negs	r6, r6
 8005758:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800575c:	485e      	ldr	r0, [pc, #376]	; (80058d8 <_printf_i+0x244>)
 800575e:	230a      	movs	r3, #10
 8005760:	e019      	b.n	8005796 <_printf_i+0x102>
 8005762:	680e      	ldr	r6, [r1, #0]
 8005764:	602b      	str	r3, [r5, #0]
 8005766:	f010 0f40 	tst.w	r0, #64	; 0x40
 800576a:	bf18      	it	ne
 800576c:	b236      	sxthne	r6, r6
 800576e:	e7ef      	b.n	8005750 <_printf_i+0xbc>
 8005770:	682b      	ldr	r3, [r5, #0]
 8005772:	6820      	ldr	r0, [r4, #0]
 8005774:	1d19      	adds	r1, r3, #4
 8005776:	6029      	str	r1, [r5, #0]
 8005778:	0601      	lsls	r1, r0, #24
 800577a:	d501      	bpl.n	8005780 <_printf_i+0xec>
 800577c:	681e      	ldr	r6, [r3, #0]
 800577e:	e002      	b.n	8005786 <_printf_i+0xf2>
 8005780:	0646      	lsls	r6, r0, #25
 8005782:	d5fb      	bpl.n	800577c <_printf_i+0xe8>
 8005784:	881e      	ldrh	r6, [r3, #0]
 8005786:	4854      	ldr	r0, [pc, #336]	; (80058d8 <_printf_i+0x244>)
 8005788:	2f6f      	cmp	r7, #111	; 0x6f
 800578a:	bf0c      	ite	eq
 800578c:	2308      	moveq	r3, #8
 800578e:	230a      	movne	r3, #10
 8005790:	2100      	movs	r1, #0
 8005792:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005796:	6865      	ldr	r5, [r4, #4]
 8005798:	60a5      	str	r5, [r4, #8]
 800579a:	2d00      	cmp	r5, #0
 800579c:	bfa2      	ittt	ge
 800579e:	6821      	ldrge	r1, [r4, #0]
 80057a0:	f021 0104 	bicge.w	r1, r1, #4
 80057a4:	6021      	strge	r1, [r4, #0]
 80057a6:	b90e      	cbnz	r6, 80057ac <_printf_i+0x118>
 80057a8:	2d00      	cmp	r5, #0
 80057aa:	d04d      	beq.n	8005848 <_printf_i+0x1b4>
 80057ac:	4615      	mov	r5, r2
 80057ae:	fbb6 f1f3 	udiv	r1, r6, r3
 80057b2:	fb03 6711 	mls	r7, r3, r1, r6
 80057b6:	5dc7      	ldrb	r7, [r0, r7]
 80057b8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80057bc:	4637      	mov	r7, r6
 80057be:	42bb      	cmp	r3, r7
 80057c0:	460e      	mov	r6, r1
 80057c2:	d9f4      	bls.n	80057ae <_printf_i+0x11a>
 80057c4:	2b08      	cmp	r3, #8
 80057c6:	d10b      	bne.n	80057e0 <_printf_i+0x14c>
 80057c8:	6823      	ldr	r3, [r4, #0]
 80057ca:	07de      	lsls	r6, r3, #31
 80057cc:	d508      	bpl.n	80057e0 <_printf_i+0x14c>
 80057ce:	6923      	ldr	r3, [r4, #16]
 80057d0:	6861      	ldr	r1, [r4, #4]
 80057d2:	4299      	cmp	r1, r3
 80057d4:	bfde      	ittt	le
 80057d6:	2330      	movle	r3, #48	; 0x30
 80057d8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80057dc:	f105 35ff 	addle.w	r5, r5, #4294967295
 80057e0:	1b52      	subs	r2, r2, r5
 80057e2:	6122      	str	r2, [r4, #16]
 80057e4:	f8cd a000 	str.w	sl, [sp]
 80057e8:	464b      	mov	r3, r9
 80057ea:	aa03      	add	r2, sp, #12
 80057ec:	4621      	mov	r1, r4
 80057ee:	4640      	mov	r0, r8
 80057f0:	f7ff fee2 	bl	80055b8 <_printf_common>
 80057f4:	3001      	adds	r0, #1
 80057f6:	d14c      	bne.n	8005892 <_printf_i+0x1fe>
 80057f8:	f04f 30ff 	mov.w	r0, #4294967295
 80057fc:	b004      	add	sp, #16
 80057fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005802:	4835      	ldr	r0, [pc, #212]	; (80058d8 <_printf_i+0x244>)
 8005804:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005808:	6829      	ldr	r1, [r5, #0]
 800580a:	6823      	ldr	r3, [r4, #0]
 800580c:	f851 6b04 	ldr.w	r6, [r1], #4
 8005810:	6029      	str	r1, [r5, #0]
 8005812:	061d      	lsls	r5, r3, #24
 8005814:	d514      	bpl.n	8005840 <_printf_i+0x1ac>
 8005816:	07df      	lsls	r7, r3, #31
 8005818:	bf44      	itt	mi
 800581a:	f043 0320 	orrmi.w	r3, r3, #32
 800581e:	6023      	strmi	r3, [r4, #0]
 8005820:	b91e      	cbnz	r6, 800582a <_printf_i+0x196>
 8005822:	6823      	ldr	r3, [r4, #0]
 8005824:	f023 0320 	bic.w	r3, r3, #32
 8005828:	6023      	str	r3, [r4, #0]
 800582a:	2310      	movs	r3, #16
 800582c:	e7b0      	b.n	8005790 <_printf_i+0xfc>
 800582e:	6823      	ldr	r3, [r4, #0]
 8005830:	f043 0320 	orr.w	r3, r3, #32
 8005834:	6023      	str	r3, [r4, #0]
 8005836:	2378      	movs	r3, #120	; 0x78
 8005838:	4828      	ldr	r0, [pc, #160]	; (80058dc <_printf_i+0x248>)
 800583a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800583e:	e7e3      	b.n	8005808 <_printf_i+0x174>
 8005840:	0659      	lsls	r1, r3, #25
 8005842:	bf48      	it	mi
 8005844:	b2b6      	uxthmi	r6, r6
 8005846:	e7e6      	b.n	8005816 <_printf_i+0x182>
 8005848:	4615      	mov	r5, r2
 800584a:	e7bb      	b.n	80057c4 <_printf_i+0x130>
 800584c:	682b      	ldr	r3, [r5, #0]
 800584e:	6826      	ldr	r6, [r4, #0]
 8005850:	6961      	ldr	r1, [r4, #20]
 8005852:	1d18      	adds	r0, r3, #4
 8005854:	6028      	str	r0, [r5, #0]
 8005856:	0635      	lsls	r5, r6, #24
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	d501      	bpl.n	8005860 <_printf_i+0x1cc>
 800585c:	6019      	str	r1, [r3, #0]
 800585e:	e002      	b.n	8005866 <_printf_i+0x1d2>
 8005860:	0670      	lsls	r0, r6, #25
 8005862:	d5fb      	bpl.n	800585c <_printf_i+0x1c8>
 8005864:	8019      	strh	r1, [r3, #0]
 8005866:	2300      	movs	r3, #0
 8005868:	6123      	str	r3, [r4, #16]
 800586a:	4615      	mov	r5, r2
 800586c:	e7ba      	b.n	80057e4 <_printf_i+0x150>
 800586e:	682b      	ldr	r3, [r5, #0]
 8005870:	1d1a      	adds	r2, r3, #4
 8005872:	602a      	str	r2, [r5, #0]
 8005874:	681d      	ldr	r5, [r3, #0]
 8005876:	6862      	ldr	r2, [r4, #4]
 8005878:	2100      	movs	r1, #0
 800587a:	4628      	mov	r0, r5
 800587c:	f7fa fca8 	bl	80001d0 <memchr>
 8005880:	b108      	cbz	r0, 8005886 <_printf_i+0x1f2>
 8005882:	1b40      	subs	r0, r0, r5
 8005884:	6060      	str	r0, [r4, #4]
 8005886:	6863      	ldr	r3, [r4, #4]
 8005888:	6123      	str	r3, [r4, #16]
 800588a:	2300      	movs	r3, #0
 800588c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005890:	e7a8      	b.n	80057e4 <_printf_i+0x150>
 8005892:	6923      	ldr	r3, [r4, #16]
 8005894:	462a      	mov	r2, r5
 8005896:	4649      	mov	r1, r9
 8005898:	4640      	mov	r0, r8
 800589a:	47d0      	blx	sl
 800589c:	3001      	adds	r0, #1
 800589e:	d0ab      	beq.n	80057f8 <_printf_i+0x164>
 80058a0:	6823      	ldr	r3, [r4, #0]
 80058a2:	079b      	lsls	r3, r3, #30
 80058a4:	d413      	bmi.n	80058ce <_printf_i+0x23a>
 80058a6:	68e0      	ldr	r0, [r4, #12]
 80058a8:	9b03      	ldr	r3, [sp, #12]
 80058aa:	4298      	cmp	r0, r3
 80058ac:	bfb8      	it	lt
 80058ae:	4618      	movlt	r0, r3
 80058b0:	e7a4      	b.n	80057fc <_printf_i+0x168>
 80058b2:	2301      	movs	r3, #1
 80058b4:	4632      	mov	r2, r6
 80058b6:	4649      	mov	r1, r9
 80058b8:	4640      	mov	r0, r8
 80058ba:	47d0      	blx	sl
 80058bc:	3001      	adds	r0, #1
 80058be:	d09b      	beq.n	80057f8 <_printf_i+0x164>
 80058c0:	3501      	adds	r5, #1
 80058c2:	68e3      	ldr	r3, [r4, #12]
 80058c4:	9903      	ldr	r1, [sp, #12]
 80058c6:	1a5b      	subs	r3, r3, r1
 80058c8:	42ab      	cmp	r3, r5
 80058ca:	dcf2      	bgt.n	80058b2 <_printf_i+0x21e>
 80058cc:	e7eb      	b.n	80058a6 <_printf_i+0x212>
 80058ce:	2500      	movs	r5, #0
 80058d0:	f104 0619 	add.w	r6, r4, #25
 80058d4:	e7f5      	b.n	80058c2 <_printf_i+0x22e>
 80058d6:	bf00      	nop
 80058d8:	08005fb9 	.word	0x08005fb9
 80058dc:	08005fca 	.word	0x08005fca

080058e0 <_sbrk_r>:
 80058e0:	b538      	push	{r3, r4, r5, lr}
 80058e2:	4d06      	ldr	r5, [pc, #24]	; (80058fc <_sbrk_r+0x1c>)
 80058e4:	2300      	movs	r3, #0
 80058e6:	4604      	mov	r4, r0
 80058e8:	4608      	mov	r0, r1
 80058ea:	602b      	str	r3, [r5, #0]
 80058ec:	f7fb fb2a 	bl	8000f44 <_sbrk>
 80058f0:	1c43      	adds	r3, r0, #1
 80058f2:	d102      	bne.n	80058fa <_sbrk_r+0x1a>
 80058f4:	682b      	ldr	r3, [r5, #0]
 80058f6:	b103      	cbz	r3, 80058fa <_sbrk_r+0x1a>
 80058f8:	6023      	str	r3, [r4, #0]
 80058fa:	bd38      	pop	{r3, r4, r5, pc}
 80058fc:	200003f8 	.word	0x200003f8

08005900 <__sread>:
 8005900:	b510      	push	{r4, lr}
 8005902:	460c      	mov	r4, r1
 8005904:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005908:	f000 fab2 	bl	8005e70 <_read_r>
 800590c:	2800      	cmp	r0, #0
 800590e:	bfab      	itete	ge
 8005910:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005912:	89a3      	ldrhlt	r3, [r4, #12]
 8005914:	181b      	addge	r3, r3, r0
 8005916:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800591a:	bfac      	ite	ge
 800591c:	6563      	strge	r3, [r4, #84]	; 0x54
 800591e:	81a3      	strhlt	r3, [r4, #12]
 8005920:	bd10      	pop	{r4, pc}

08005922 <__swrite>:
 8005922:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005926:	461f      	mov	r7, r3
 8005928:	898b      	ldrh	r3, [r1, #12]
 800592a:	05db      	lsls	r3, r3, #23
 800592c:	4605      	mov	r5, r0
 800592e:	460c      	mov	r4, r1
 8005930:	4616      	mov	r6, r2
 8005932:	d505      	bpl.n	8005940 <__swrite+0x1e>
 8005934:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005938:	2302      	movs	r3, #2
 800593a:	2200      	movs	r2, #0
 800593c:	f000 f9c8 	bl	8005cd0 <_lseek_r>
 8005940:	89a3      	ldrh	r3, [r4, #12]
 8005942:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005946:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800594a:	81a3      	strh	r3, [r4, #12]
 800594c:	4632      	mov	r2, r6
 800594e:	463b      	mov	r3, r7
 8005950:	4628      	mov	r0, r5
 8005952:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005956:	f000 b869 	b.w	8005a2c <_write_r>

0800595a <__sseek>:
 800595a:	b510      	push	{r4, lr}
 800595c:	460c      	mov	r4, r1
 800595e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005962:	f000 f9b5 	bl	8005cd0 <_lseek_r>
 8005966:	1c43      	adds	r3, r0, #1
 8005968:	89a3      	ldrh	r3, [r4, #12]
 800596a:	bf15      	itete	ne
 800596c:	6560      	strne	r0, [r4, #84]	; 0x54
 800596e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005972:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005976:	81a3      	strheq	r3, [r4, #12]
 8005978:	bf18      	it	ne
 800597a:	81a3      	strhne	r3, [r4, #12]
 800597c:	bd10      	pop	{r4, pc}

0800597e <__sclose>:
 800597e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005982:	f000 b8d3 	b.w	8005b2c <_close_r>
	...

08005988 <__swbuf_r>:
 8005988:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800598a:	460e      	mov	r6, r1
 800598c:	4614      	mov	r4, r2
 800598e:	4605      	mov	r5, r0
 8005990:	b118      	cbz	r0, 800599a <__swbuf_r+0x12>
 8005992:	6983      	ldr	r3, [r0, #24]
 8005994:	b90b      	cbnz	r3, 800599a <__swbuf_r+0x12>
 8005996:	f7ff fb81 	bl	800509c <__sinit>
 800599a:	4b21      	ldr	r3, [pc, #132]	; (8005a20 <__swbuf_r+0x98>)
 800599c:	429c      	cmp	r4, r3
 800599e:	d12b      	bne.n	80059f8 <__swbuf_r+0x70>
 80059a0:	686c      	ldr	r4, [r5, #4]
 80059a2:	69a3      	ldr	r3, [r4, #24]
 80059a4:	60a3      	str	r3, [r4, #8]
 80059a6:	89a3      	ldrh	r3, [r4, #12]
 80059a8:	071a      	lsls	r2, r3, #28
 80059aa:	d52f      	bpl.n	8005a0c <__swbuf_r+0x84>
 80059ac:	6923      	ldr	r3, [r4, #16]
 80059ae:	b36b      	cbz	r3, 8005a0c <__swbuf_r+0x84>
 80059b0:	6923      	ldr	r3, [r4, #16]
 80059b2:	6820      	ldr	r0, [r4, #0]
 80059b4:	1ac0      	subs	r0, r0, r3
 80059b6:	6963      	ldr	r3, [r4, #20]
 80059b8:	b2f6      	uxtb	r6, r6
 80059ba:	4283      	cmp	r3, r0
 80059bc:	4637      	mov	r7, r6
 80059be:	dc04      	bgt.n	80059ca <__swbuf_r+0x42>
 80059c0:	4621      	mov	r1, r4
 80059c2:	4628      	mov	r0, r5
 80059c4:	f000 f948 	bl	8005c58 <_fflush_r>
 80059c8:	bb30      	cbnz	r0, 8005a18 <__swbuf_r+0x90>
 80059ca:	68a3      	ldr	r3, [r4, #8]
 80059cc:	3b01      	subs	r3, #1
 80059ce:	60a3      	str	r3, [r4, #8]
 80059d0:	6823      	ldr	r3, [r4, #0]
 80059d2:	1c5a      	adds	r2, r3, #1
 80059d4:	6022      	str	r2, [r4, #0]
 80059d6:	701e      	strb	r6, [r3, #0]
 80059d8:	6963      	ldr	r3, [r4, #20]
 80059da:	3001      	adds	r0, #1
 80059dc:	4283      	cmp	r3, r0
 80059de:	d004      	beq.n	80059ea <__swbuf_r+0x62>
 80059e0:	89a3      	ldrh	r3, [r4, #12]
 80059e2:	07db      	lsls	r3, r3, #31
 80059e4:	d506      	bpl.n	80059f4 <__swbuf_r+0x6c>
 80059e6:	2e0a      	cmp	r6, #10
 80059e8:	d104      	bne.n	80059f4 <__swbuf_r+0x6c>
 80059ea:	4621      	mov	r1, r4
 80059ec:	4628      	mov	r0, r5
 80059ee:	f000 f933 	bl	8005c58 <_fflush_r>
 80059f2:	b988      	cbnz	r0, 8005a18 <__swbuf_r+0x90>
 80059f4:	4638      	mov	r0, r7
 80059f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80059f8:	4b0a      	ldr	r3, [pc, #40]	; (8005a24 <__swbuf_r+0x9c>)
 80059fa:	429c      	cmp	r4, r3
 80059fc:	d101      	bne.n	8005a02 <__swbuf_r+0x7a>
 80059fe:	68ac      	ldr	r4, [r5, #8]
 8005a00:	e7cf      	b.n	80059a2 <__swbuf_r+0x1a>
 8005a02:	4b09      	ldr	r3, [pc, #36]	; (8005a28 <__swbuf_r+0xa0>)
 8005a04:	429c      	cmp	r4, r3
 8005a06:	bf08      	it	eq
 8005a08:	68ec      	ldreq	r4, [r5, #12]
 8005a0a:	e7ca      	b.n	80059a2 <__swbuf_r+0x1a>
 8005a0c:	4621      	mov	r1, r4
 8005a0e:	4628      	mov	r0, r5
 8005a10:	f000 f81e 	bl	8005a50 <__swsetup_r>
 8005a14:	2800      	cmp	r0, #0
 8005a16:	d0cb      	beq.n	80059b0 <__swbuf_r+0x28>
 8005a18:	f04f 37ff 	mov.w	r7, #4294967295
 8005a1c:	e7ea      	b.n	80059f4 <__swbuf_r+0x6c>
 8005a1e:	bf00      	nop
 8005a20:	08005f68 	.word	0x08005f68
 8005a24:	08005f88 	.word	0x08005f88
 8005a28:	08005f48 	.word	0x08005f48

08005a2c <_write_r>:
 8005a2c:	b538      	push	{r3, r4, r5, lr}
 8005a2e:	4d07      	ldr	r5, [pc, #28]	; (8005a4c <_write_r+0x20>)
 8005a30:	4604      	mov	r4, r0
 8005a32:	4608      	mov	r0, r1
 8005a34:	4611      	mov	r1, r2
 8005a36:	2200      	movs	r2, #0
 8005a38:	602a      	str	r2, [r5, #0]
 8005a3a:	461a      	mov	r2, r3
 8005a3c:	f7fb fa31 	bl	8000ea2 <_write>
 8005a40:	1c43      	adds	r3, r0, #1
 8005a42:	d102      	bne.n	8005a4a <_write_r+0x1e>
 8005a44:	682b      	ldr	r3, [r5, #0]
 8005a46:	b103      	cbz	r3, 8005a4a <_write_r+0x1e>
 8005a48:	6023      	str	r3, [r4, #0]
 8005a4a:	bd38      	pop	{r3, r4, r5, pc}
 8005a4c:	200003f8 	.word	0x200003f8

08005a50 <__swsetup_r>:
 8005a50:	4b32      	ldr	r3, [pc, #200]	; (8005b1c <__swsetup_r+0xcc>)
 8005a52:	b570      	push	{r4, r5, r6, lr}
 8005a54:	681d      	ldr	r5, [r3, #0]
 8005a56:	4606      	mov	r6, r0
 8005a58:	460c      	mov	r4, r1
 8005a5a:	b125      	cbz	r5, 8005a66 <__swsetup_r+0x16>
 8005a5c:	69ab      	ldr	r3, [r5, #24]
 8005a5e:	b913      	cbnz	r3, 8005a66 <__swsetup_r+0x16>
 8005a60:	4628      	mov	r0, r5
 8005a62:	f7ff fb1b 	bl	800509c <__sinit>
 8005a66:	4b2e      	ldr	r3, [pc, #184]	; (8005b20 <__swsetup_r+0xd0>)
 8005a68:	429c      	cmp	r4, r3
 8005a6a:	d10f      	bne.n	8005a8c <__swsetup_r+0x3c>
 8005a6c:	686c      	ldr	r4, [r5, #4]
 8005a6e:	89a3      	ldrh	r3, [r4, #12]
 8005a70:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005a74:	0719      	lsls	r1, r3, #28
 8005a76:	d42c      	bmi.n	8005ad2 <__swsetup_r+0x82>
 8005a78:	06dd      	lsls	r5, r3, #27
 8005a7a:	d411      	bmi.n	8005aa0 <__swsetup_r+0x50>
 8005a7c:	2309      	movs	r3, #9
 8005a7e:	6033      	str	r3, [r6, #0]
 8005a80:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005a84:	81a3      	strh	r3, [r4, #12]
 8005a86:	f04f 30ff 	mov.w	r0, #4294967295
 8005a8a:	e03e      	b.n	8005b0a <__swsetup_r+0xba>
 8005a8c:	4b25      	ldr	r3, [pc, #148]	; (8005b24 <__swsetup_r+0xd4>)
 8005a8e:	429c      	cmp	r4, r3
 8005a90:	d101      	bne.n	8005a96 <__swsetup_r+0x46>
 8005a92:	68ac      	ldr	r4, [r5, #8]
 8005a94:	e7eb      	b.n	8005a6e <__swsetup_r+0x1e>
 8005a96:	4b24      	ldr	r3, [pc, #144]	; (8005b28 <__swsetup_r+0xd8>)
 8005a98:	429c      	cmp	r4, r3
 8005a9a:	bf08      	it	eq
 8005a9c:	68ec      	ldreq	r4, [r5, #12]
 8005a9e:	e7e6      	b.n	8005a6e <__swsetup_r+0x1e>
 8005aa0:	0758      	lsls	r0, r3, #29
 8005aa2:	d512      	bpl.n	8005aca <__swsetup_r+0x7a>
 8005aa4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005aa6:	b141      	cbz	r1, 8005aba <__swsetup_r+0x6a>
 8005aa8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005aac:	4299      	cmp	r1, r3
 8005aae:	d002      	beq.n	8005ab6 <__swsetup_r+0x66>
 8005ab0:	4630      	mov	r0, r6
 8005ab2:	f000 f991 	bl	8005dd8 <_free_r>
 8005ab6:	2300      	movs	r3, #0
 8005ab8:	6363      	str	r3, [r4, #52]	; 0x34
 8005aba:	89a3      	ldrh	r3, [r4, #12]
 8005abc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005ac0:	81a3      	strh	r3, [r4, #12]
 8005ac2:	2300      	movs	r3, #0
 8005ac4:	6063      	str	r3, [r4, #4]
 8005ac6:	6923      	ldr	r3, [r4, #16]
 8005ac8:	6023      	str	r3, [r4, #0]
 8005aca:	89a3      	ldrh	r3, [r4, #12]
 8005acc:	f043 0308 	orr.w	r3, r3, #8
 8005ad0:	81a3      	strh	r3, [r4, #12]
 8005ad2:	6923      	ldr	r3, [r4, #16]
 8005ad4:	b94b      	cbnz	r3, 8005aea <__swsetup_r+0x9a>
 8005ad6:	89a3      	ldrh	r3, [r4, #12]
 8005ad8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005adc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005ae0:	d003      	beq.n	8005aea <__swsetup_r+0x9a>
 8005ae2:	4621      	mov	r1, r4
 8005ae4:	4630      	mov	r0, r6
 8005ae6:	f000 f92b 	bl	8005d40 <__smakebuf_r>
 8005aea:	89a0      	ldrh	r0, [r4, #12]
 8005aec:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005af0:	f010 0301 	ands.w	r3, r0, #1
 8005af4:	d00a      	beq.n	8005b0c <__swsetup_r+0xbc>
 8005af6:	2300      	movs	r3, #0
 8005af8:	60a3      	str	r3, [r4, #8]
 8005afa:	6963      	ldr	r3, [r4, #20]
 8005afc:	425b      	negs	r3, r3
 8005afe:	61a3      	str	r3, [r4, #24]
 8005b00:	6923      	ldr	r3, [r4, #16]
 8005b02:	b943      	cbnz	r3, 8005b16 <__swsetup_r+0xc6>
 8005b04:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005b08:	d1ba      	bne.n	8005a80 <__swsetup_r+0x30>
 8005b0a:	bd70      	pop	{r4, r5, r6, pc}
 8005b0c:	0781      	lsls	r1, r0, #30
 8005b0e:	bf58      	it	pl
 8005b10:	6963      	ldrpl	r3, [r4, #20]
 8005b12:	60a3      	str	r3, [r4, #8]
 8005b14:	e7f4      	b.n	8005b00 <__swsetup_r+0xb0>
 8005b16:	2000      	movs	r0, #0
 8005b18:	e7f7      	b.n	8005b0a <__swsetup_r+0xba>
 8005b1a:	bf00      	nop
 8005b1c:	2000000c 	.word	0x2000000c
 8005b20:	08005f68 	.word	0x08005f68
 8005b24:	08005f88 	.word	0x08005f88
 8005b28:	08005f48 	.word	0x08005f48

08005b2c <_close_r>:
 8005b2c:	b538      	push	{r3, r4, r5, lr}
 8005b2e:	4d06      	ldr	r5, [pc, #24]	; (8005b48 <_close_r+0x1c>)
 8005b30:	2300      	movs	r3, #0
 8005b32:	4604      	mov	r4, r0
 8005b34:	4608      	mov	r0, r1
 8005b36:	602b      	str	r3, [r5, #0]
 8005b38:	f7fb f9cf 	bl	8000eda <_close>
 8005b3c:	1c43      	adds	r3, r0, #1
 8005b3e:	d102      	bne.n	8005b46 <_close_r+0x1a>
 8005b40:	682b      	ldr	r3, [r5, #0]
 8005b42:	b103      	cbz	r3, 8005b46 <_close_r+0x1a>
 8005b44:	6023      	str	r3, [r4, #0]
 8005b46:	bd38      	pop	{r3, r4, r5, pc}
 8005b48:	200003f8 	.word	0x200003f8

08005b4c <__sflush_r>:
 8005b4c:	898a      	ldrh	r2, [r1, #12]
 8005b4e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b52:	4605      	mov	r5, r0
 8005b54:	0710      	lsls	r0, r2, #28
 8005b56:	460c      	mov	r4, r1
 8005b58:	d458      	bmi.n	8005c0c <__sflush_r+0xc0>
 8005b5a:	684b      	ldr	r3, [r1, #4]
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	dc05      	bgt.n	8005b6c <__sflush_r+0x20>
 8005b60:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	dc02      	bgt.n	8005b6c <__sflush_r+0x20>
 8005b66:	2000      	movs	r0, #0
 8005b68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005b6c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005b6e:	2e00      	cmp	r6, #0
 8005b70:	d0f9      	beq.n	8005b66 <__sflush_r+0x1a>
 8005b72:	2300      	movs	r3, #0
 8005b74:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005b78:	682f      	ldr	r7, [r5, #0]
 8005b7a:	602b      	str	r3, [r5, #0]
 8005b7c:	d032      	beq.n	8005be4 <__sflush_r+0x98>
 8005b7e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005b80:	89a3      	ldrh	r3, [r4, #12]
 8005b82:	075a      	lsls	r2, r3, #29
 8005b84:	d505      	bpl.n	8005b92 <__sflush_r+0x46>
 8005b86:	6863      	ldr	r3, [r4, #4]
 8005b88:	1ac0      	subs	r0, r0, r3
 8005b8a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005b8c:	b10b      	cbz	r3, 8005b92 <__sflush_r+0x46>
 8005b8e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005b90:	1ac0      	subs	r0, r0, r3
 8005b92:	2300      	movs	r3, #0
 8005b94:	4602      	mov	r2, r0
 8005b96:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005b98:	6a21      	ldr	r1, [r4, #32]
 8005b9a:	4628      	mov	r0, r5
 8005b9c:	47b0      	blx	r6
 8005b9e:	1c43      	adds	r3, r0, #1
 8005ba0:	89a3      	ldrh	r3, [r4, #12]
 8005ba2:	d106      	bne.n	8005bb2 <__sflush_r+0x66>
 8005ba4:	6829      	ldr	r1, [r5, #0]
 8005ba6:	291d      	cmp	r1, #29
 8005ba8:	d82c      	bhi.n	8005c04 <__sflush_r+0xb8>
 8005baa:	4a2a      	ldr	r2, [pc, #168]	; (8005c54 <__sflush_r+0x108>)
 8005bac:	40ca      	lsrs	r2, r1
 8005bae:	07d6      	lsls	r6, r2, #31
 8005bb0:	d528      	bpl.n	8005c04 <__sflush_r+0xb8>
 8005bb2:	2200      	movs	r2, #0
 8005bb4:	6062      	str	r2, [r4, #4]
 8005bb6:	04d9      	lsls	r1, r3, #19
 8005bb8:	6922      	ldr	r2, [r4, #16]
 8005bba:	6022      	str	r2, [r4, #0]
 8005bbc:	d504      	bpl.n	8005bc8 <__sflush_r+0x7c>
 8005bbe:	1c42      	adds	r2, r0, #1
 8005bc0:	d101      	bne.n	8005bc6 <__sflush_r+0x7a>
 8005bc2:	682b      	ldr	r3, [r5, #0]
 8005bc4:	b903      	cbnz	r3, 8005bc8 <__sflush_r+0x7c>
 8005bc6:	6560      	str	r0, [r4, #84]	; 0x54
 8005bc8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005bca:	602f      	str	r7, [r5, #0]
 8005bcc:	2900      	cmp	r1, #0
 8005bce:	d0ca      	beq.n	8005b66 <__sflush_r+0x1a>
 8005bd0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005bd4:	4299      	cmp	r1, r3
 8005bd6:	d002      	beq.n	8005bde <__sflush_r+0x92>
 8005bd8:	4628      	mov	r0, r5
 8005bda:	f000 f8fd 	bl	8005dd8 <_free_r>
 8005bde:	2000      	movs	r0, #0
 8005be0:	6360      	str	r0, [r4, #52]	; 0x34
 8005be2:	e7c1      	b.n	8005b68 <__sflush_r+0x1c>
 8005be4:	6a21      	ldr	r1, [r4, #32]
 8005be6:	2301      	movs	r3, #1
 8005be8:	4628      	mov	r0, r5
 8005bea:	47b0      	blx	r6
 8005bec:	1c41      	adds	r1, r0, #1
 8005bee:	d1c7      	bne.n	8005b80 <__sflush_r+0x34>
 8005bf0:	682b      	ldr	r3, [r5, #0]
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d0c4      	beq.n	8005b80 <__sflush_r+0x34>
 8005bf6:	2b1d      	cmp	r3, #29
 8005bf8:	d001      	beq.n	8005bfe <__sflush_r+0xb2>
 8005bfa:	2b16      	cmp	r3, #22
 8005bfc:	d101      	bne.n	8005c02 <__sflush_r+0xb6>
 8005bfe:	602f      	str	r7, [r5, #0]
 8005c00:	e7b1      	b.n	8005b66 <__sflush_r+0x1a>
 8005c02:	89a3      	ldrh	r3, [r4, #12]
 8005c04:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005c08:	81a3      	strh	r3, [r4, #12]
 8005c0a:	e7ad      	b.n	8005b68 <__sflush_r+0x1c>
 8005c0c:	690f      	ldr	r7, [r1, #16]
 8005c0e:	2f00      	cmp	r7, #0
 8005c10:	d0a9      	beq.n	8005b66 <__sflush_r+0x1a>
 8005c12:	0793      	lsls	r3, r2, #30
 8005c14:	680e      	ldr	r6, [r1, #0]
 8005c16:	bf08      	it	eq
 8005c18:	694b      	ldreq	r3, [r1, #20]
 8005c1a:	600f      	str	r7, [r1, #0]
 8005c1c:	bf18      	it	ne
 8005c1e:	2300      	movne	r3, #0
 8005c20:	eba6 0807 	sub.w	r8, r6, r7
 8005c24:	608b      	str	r3, [r1, #8]
 8005c26:	f1b8 0f00 	cmp.w	r8, #0
 8005c2a:	dd9c      	ble.n	8005b66 <__sflush_r+0x1a>
 8005c2c:	6a21      	ldr	r1, [r4, #32]
 8005c2e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005c30:	4643      	mov	r3, r8
 8005c32:	463a      	mov	r2, r7
 8005c34:	4628      	mov	r0, r5
 8005c36:	47b0      	blx	r6
 8005c38:	2800      	cmp	r0, #0
 8005c3a:	dc06      	bgt.n	8005c4a <__sflush_r+0xfe>
 8005c3c:	89a3      	ldrh	r3, [r4, #12]
 8005c3e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005c42:	81a3      	strh	r3, [r4, #12]
 8005c44:	f04f 30ff 	mov.w	r0, #4294967295
 8005c48:	e78e      	b.n	8005b68 <__sflush_r+0x1c>
 8005c4a:	4407      	add	r7, r0
 8005c4c:	eba8 0800 	sub.w	r8, r8, r0
 8005c50:	e7e9      	b.n	8005c26 <__sflush_r+0xda>
 8005c52:	bf00      	nop
 8005c54:	20400001 	.word	0x20400001

08005c58 <_fflush_r>:
 8005c58:	b538      	push	{r3, r4, r5, lr}
 8005c5a:	690b      	ldr	r3, [r1, #16]
 8005c5c:	4605      	mov	r5, r0
 8005c5e:	460c      	mov	r4, r1
 8005c60:	b913      	cbnz	r3, 8005c68 <_fflush_r+0x10>
 8005c62:	2500      	movs	r5, #0
 8005c64:	4628      	mov	r0, r5
 8005c66:	bd38      	pop	{r3, r4, r5, pc}
 8005c68:	b118      	cbz	r0, 8005c72 <_fflush_r+0x1a>
 8005c6a:	6983      	ldr	r3, [r0, #24]
 8005c6c:	b90b      	cbnz	r3, 8005c72 <_fflush_r+0x1a>
 8005c6e:	f7ff fa15 	bl	800509c <__sinit>
 8005c72:	4b14      	ldr	r3, [pc, #80]	; (8005cc4 <_fflush_r+0x6c>)
 8005c74:	429c      	cmp	r4, r3
 8005c76:	d11b      	bne.n	8005cb0 <_fflush_r+0x58>
 8005c78:	686c      	ldr	r4, [r5, #4]
 8005c7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d0ef      	beq.n	8005c62 <_fflush_r+0xa>
 8005c82:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005c84:	07d0      	lsls	r0, r2, #31
 8005c86:	d404      	bmi.n	8005c92 <_fflush_r+0x3a>
 8005c88:	0599      	lsls	r1, r3, #22
 8005c8a:	d402      	bmi.n	8005c92 <_fflush_r+0x3a>
 8005c8c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005c8e:	f7ff faa3 	bl	80051d8 <__retarget_lock_acquire_recursive>
 8005c92:	4628      	mov	r0, r5
 8005c94:	4621      	mov	r1, r4
 8005c96:	f7ff ff59 	bl	8005b4c <__sflush_r>
 8005c9a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005c9c:	07da      	lsls	r2, r3, #31
 8005c9e:	4605      	mov	r5, r0
 8005ca0:	d4e0      	bmi.n	8005c64 <_fflush_r+0xc>
 8005ca2:	89a3      	ldrh	r3, [r4, #12]
 8005ca4:	059b      	lsls	r3, r3, #22
 8005ca6:	d4dd      	bmi.n	8005c64 <_fflush_r+0xc>
 8005ca8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005caa:	f7ff fa96 	bl	80051da <__retarget_lock_release_recursive>
 8005cae:	e7d9      	b.n	8005c64 <_fflush_r+0xc>
 8005cb0:	4b05      	ldr	r3, [pc, #20]	; (8005cc8 <_fflush_r+0x70>)
 8005cb2:	429c      	cmp	r4, r3
 8005cb4:	d101      	bne.n	8005cba <_fflush_r+0x62>
 8005cb6:	68ac      	ldr	r4, [r5, #8]
 8005cb8:	e7df      	b.n	8005c7a <_fflush_r+0x22>
 8005cba:	4b04      	ldr	r3, [pc, #16]	; (8005ccc <_fflush_r+0x74>)
 8005cbc:	429c      	cmp	r4, r3
 8005cbe:	bf08      	it	eq
 8005cc0:	68ec      	ldreq	r4, [r5, #12]
 8005cc2:	e7da      	b.n	8005c7a <_fflush_r+0x22>
 8005cc4:	08005f68 	.word	0x08005f68
 8005cc8:	08005f88 	.word	0x08005f88
 8005ccc:	08005f48 	.word	0x08005f48

08005cd0 <_lseek_r>:
 8005cd0:	b538      	push	{r3, r4, r5, lr}
 8005cd2:	4d07      	ldr	r5, [pc, #28]	; (8005cf0 <_lseek_r+0x20>)
 8005cd4:	4604      	mov	r4, r0
 8005cd6:	4608      	mov	r0, r1
 8005cd8:	4611      	mov	r1, r2
 8005cda:	2200      	movs	r2, #0
 8005cdc:	602a      	str	r2, [r5, #0]
 8005cde:	461a      	mov	r2, r3
 8005ce0:	f7fb f922 	bl	8000f28 <_lseek>
 8005ce4:	1c43      	adds	r3, r0, #1
 8005ce6:	d102      	bne.n	8005cee <_lseek_r+0x1e>
 8005ce8:	682b      	ldr	r3, [r5, #0]
 8005cea:	b103      	cbz	r3, 8005cee <_lseek_r+0x1e>
 8005cec:	6023      	str	r3, [r4, #0]
 8005cee:	bd38      	pop	{r3, r4, r5, pc}
 8005cf0:	200003f8 	.word	0x200003f8

08005cf4 <__swhatbuf_r>:
 8005cf4:	b570      	push	{r4, r5, r6, lr}
 8005cf6:	460e      	mov	r6, r1
 8005cf8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005cfc:	2900      	cmp	r1, #0
 8005cfe:	b096      	sub	sp, #88	; 0x58
 8005d00:	4614      	mov	r4, r2
 8005d02:	461d      	mov	r5, r3
 8005d04:	da08      	bge.n	8005d18 <__swhatbuf_r+0x24>
 8005d06:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8005d0a:	2200      	movs	r2, #0
 8005d0c:	602a      	str	r2, [r5, #0]
 8005d0e:	061a      	lsls	r2, r3, #24
 8005d10:	d410      	bmi.n	8005d34 <__swhatbuf_r+0x40>
 8005d12:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005d16:	e00e      	b.n	8005d36 <__swhatbuf_r+0x42>
 8005d18:	466a      	mov	r2, sp
 8005d1a:	f000 f8bb 	bl	8005e94 <_fstat_r>
 8005d1e:	2800      	cmp	r0, #0
 8005d20:	dbf1      	blt.n	8005d06 <__swhatbuf_r+0x12>
 8005d22:	9a01      	ldr	r2, [sp, #4]
 8005d24:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005d28:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005d2c:	425a      	negs	r2, r3
 8005d2e:	415a      	adcs	r2, r3
 8005d30:	602a      	str	r2, [r5, #0]
 8005d32:	e7ee      	b.n	8005d12 <__swhatbuf_r+0x1e>
 8005d34:	2340      	movs	r3, #64	; 0x40
 8005d36:	2000      	movs	r0, #0
 8005d38:	6023      	str	r3, [r4, #0]
 8005d3a:	b016      	add	sp, #88	; 0x58
 8005d3c:	bd70      	pop	{r4, r5, r6, pc}
	...

08005d40 <__smakebuf_r>:
 8005d40:	898b      	ldrh	r3, [r1, #12]
 8005d42:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005d44:	079d      	lsls	r5, r3, #30
 8005d46:	4606      	mov	r6, r0
 8005d48:	460c      	mov	r4, r1
 8005d4a:	d507      	bpl.n	8005d5c <__smakebuf_r+0x1c>
 8005d4c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005d50:	6023      	str	r3, [r4, #0]
 8005d52:	6123      	str	r3, [r4, #16]
 8005d54:	2301      	movs	r3, #1
 8005d56:	6163      	str	r3, [r4, #20]
 8005d58:	b002      	add	sp, #8
 8005d5a:	bd70      	pop	{r4, r5, r6, pc}
 8005d5c:	ab01      	add	r3, sp, #4
 8005d5e:	466a      	mov	r2, sp
 8005d60:	f7ff ffc8 	bl	8005cf4 <__swhatbuf_r>
 8005d64:	9900      	ldr	r1, [sp, #0]
 8005d66:	4605      	mov	r5, r0
 8005d68:	4630      	mov	r0, r6
 8005d6a:	f7ff fa57 	bl	800521c <_malloc_r>
 8005d6e:	b948      	cbnz	r0, 8005d84 <__smakebuf_r+0x44>
 8005d70:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005d74:	059a      	lsls	r2, r3, #22
 8005d76:	d4ef      	bmi.n	8005d58 <__smakebuf_r+0x18>
 8005d78:	f023 0303 	bic.w	r3, r3, #3
 8005d7c:	f043 0302 	orr.w	r3, r3, #2
 8005d80:	81a3      	strh	r3, [r4, #12]
 8005d82:	e7e3      	b.n	8005d4c <__smakebuf_r+0xc>
 8005d84:	4b0d      	ldr	r3, [pc, #52]	; (8005dbc <__smakebuf_r+0x7c>)
 8005d86:	62b3      	str	r3, [r6, #40]	; 0x28
 8005d88:	89a3      	ldrh	r3, [r4, #12]
 8005d8a:	6020      	str	r0, [r4, #0]
 8005d8c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005d90:	81a3      	strh	r3, [r4, #12]
 8005d92:	9b00      	ldr	r3, [sp, #0]
 8005d94:	6163      	str	r3, [r4, #20]
 8005d96:	9b01      	ldr	r3, [sp, #4]
 8005d98:	6120      	str	r0, [r4, #16]
 8005d9a:	b15b      	cbz	r3, 8005db4 <__smakebuf_r+0x74>
 8005d9c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005da0:	4630      	mov	r0, r6
 8005da2:	f000 f889 	bl	8005eb8 <_isatty_r>
 8005da6:	b128      	cbz	r0, 8005db4 <__smakebuf_r+0x74>
 8005da8:	89a3      	ldrh	r3, [r4, #12]
 8005daa:	f023 0303 	bic.w	r3, r3, #3
 8005dae:	f043 0301 	orr.w	r3, r3, #1
 8005db2:	81a3      	strh	r3, [r4, #12]
 8005db4:	89a0      	ldrh	r0, [r4, #12]
 8005db6:	4305      	orrs	r5, r0
 8005db8:	81a5      	strh	r5, [r4, #12]
 8005dba:	e7cd      	b.n	8005d58 <__smakebuf_r+0x18>
 8005dbc:	08005035 	.word	0x08005035

08005dc0 <__malloc_lock>:
 8005dc0:	4801      	ldr	r0, [pc, #4]	; (8005dc8 <__malloc_lock+0x8>)
 8005dc2:	f7ff ba09 	b.w	80051d8 <__retarget_lock_acquire_recursive>
 8005dc6:	bf00      	nop
 8005dc8:	200003ec 	.word	0x200003ec

08005dcc <__malloc_unlock>:
 8005dcc:	4801      	ldr	r0, [pc, #4]	; (8005dd4 <__malloc_unlock+0x8>)
 8005dce:	f7ff ba04 	b.w	80051da <__retarget_lock_release_recursive>
 8005dd2:	bf00      	nop
 8005dd4:	200003ec 	.word	0x200003ec

08005dd8 <_free_r>:
 8005dd8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005dda:	2900      	cmp	r1, #0
 8005ddc:	d044      	beq.n	8005e68 <_free_r+0x90>
 8005dde:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005de2:	9001      	str	r0, [sp, #4]
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	f1a1 0404 	sub.w	r4, r1, #4
 8005dea:	bfb8      	it	lt
 8005dec:	18e4      	addlt	r4, r4, r3
 8005dee:	f7ff ffe7 	bl	8005dc0 <__malloc_lock>
 8005df2:	4a1e      	ldr	r2, [pc, #120]	; (8005e6c <_free_r+0x94>)
 8005df4:	9801      	ldr	r0, [sp, #4]
 8005df6:	6813      	ldr	r3, [r2, #0]
 8005df8:	b933      	cbnz	r3, 8005e08 <_free_r+0x30>
 8005dfa:	6063      	str	r3, [r4, #4]
 8005dfc:	6014      	str	r4, [r2, #0]
 8005dfe:	b003      	add	sp, #12
 8005e00:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005e04:	f7ff bfe2 	b.w	8005dcc <__malloc_unlock>
 8005e08:	42a3      	cmp	r3, r4
 8005e0a:	d908      	bls.n	8005e1e <_free_r+0x46>
 8005e0c:	6825      	ldr	r5, [r4, #0]
 8005e0e:	1961      	adds	r1, r4, r5
 8005e10:	428b      	cmp	r3, r1
 8005e12:	bf01      	itttt	eq
 8005e14:	6819      	ldreq	r1, [r3, #0]
 8005e16:	685b      	ldreq	r3, [r3, #4]
 8005e18:	1949      	addeq	r1, r1, r5
 8005e1a:	6021      	streq	r1, [r4, #0]
 8005e1c:	e7ed      	b.n	8005dfa <_free_r+0x22>
 8005e1e:	461a      	mov	r2, r3
 8005e20:	685b      	ldr	r3, [r3, #4]
 8005e22:	b10b      	cbz	r3, 8005e28 <_free_r+0x50>
 8005e24:	42a3      	cmp	r3, r4
 8005e26:	d9fa      	bls.n	8005e1e <_free_r+0x46>
 8005e28:	6811      	ldr	r1, [r2, #0]
 8005e2a:	1855      	adds	r5, r2, r1
 8005e2c:	42a5      	cmp	r5, r4
 8005e2e:	d10b      	bne.n	8005e48 <_free_r+0x70>
 8005e30:	6824      	ldr	r4, [r4, #0]
 8005e32:	4421      	add	r1, r4
 8005e34:	1854      	adds	r4, r2, r1
 8005e36:	42a3      	cmp	r3, r4
 8005e38:	6011      	str	r1, [r2, #0]
 8005e3a:	d1e0      	bne.n	8005dfe <_free_r+0x26>
 8005e3c:	681c      	ldr	r4, [r3, #0]
 8005e3e:	685b      	ldr	r3, [r3, #4]
 8005e40:	6053      	str	r3, [r2, #4]
 8005e42:	4421      	add	r1, r4
 8005e44:	6011      	str	r1, [r2, #0]
 8005e46:	e7da      	b.n	8005dfe <_free_r+0x26>
 8005e48:	d902      	bls.n	8005e50 <_free_r+0x78>
 8005e4a:	230c      	movs	r3, #12
 8005e4c:	6003      	str	r3, [r0, #0]
 8005e4e:	e7d6      	b.n	8005dfe <_free_r+0x26>
 8005e50:	6825      	ldr	r5, [r4, #0]
 8005e52:	1961      	adds	r1, r4, r5
 8005e54:	428b      	cmp	r3, r1
 8005e56:	bf04      	itt	eq
 8005e58:	6819      	ldreq	r1, [r3, #0]
 8005e5a:	685b      	ldreq	r3, [r3, #4]
 8005e5c:	6063      	str	r3, [r4, #4]
 8005e5e:	bf04      	itt	eq
 8005e60:	1949      	addeq	r1, r1, r5
 8005e62:	6021      	streq	r1, [r4, #0]
 8005e64:	6054      	str	r4, [r2, #4]
 8005e66:	e7ca      	b.n	8005dfe <_free_r+0x26>
 8005e68:	b003      	add	sp, #12
 8005e6a:	bd30      	pop	{r4, r5, pc}
 8005e6c:	200003f0 	.word	0x200003f0

08005e70 <_read_r>:
 8005e70:	b538      	push	{r3, r4, r5, lr}
 8005e72:	4d07      	ldr	r5, [pc, #28]	; (8005e90 <_read_r+0x20>)
 8005e74:	4604      	mov	r4, r0
 8005e76:	4608      	mov	r0, r1
 8005e78:	4611      	mov	r1, r2
 8005e7a:	2200      	movs	r2, #0
 8005e7c:	602a      	str	r2, [r5, #0]
 8005e7e:	461a      	mov	r2, r3
 8005e80:	f7fa fff2 	bl	8000e68 <_read>
 8005e84:	1c43      	adds	r3, r0, #1
 8005e86:	d102      	bne.n	8005e8e <_read_r+0x1e>
 8005e88:	682b      	ldr	r3, [r5, #0]
 8005e8a:	b103      	cbz	r3, 8005e8e <_read_r+0x1e>
 8005e8c:	6023      	str	r3, [r4, #0]
 8005e8e:	bd38      	pop	{r3, r4, r5, pc}
 8005e90:	200003f8 	.word	0x200003f8

08005e94 <_fstat_r>:
 8005e94:	b538      	push	{r3, r4, r5, lr}
 8005e96:	4d07      	ldr	r5, [pc, #28]	; (8005eb4 <_fstat_r+0x20>)
 8005e98:	2300      	movs	r3, #0
 8005e9a:	4604      	mov	r4, r0
 8005e9c:	4608      	mov	r0, r1
 8005e9e:	4611      	mov	r1, r2
 8005ea0:	602b      	str	r3, [r5, #0]
 8005ea2:	f7fb f826 	bl	8000ef2 <_fstat>
 8005ea6:	1c43      	adds	r3, r0, #1
 8005ea8:	d102      	bne.n	8005eb0 <_fstat_r+0x1c>
 8005eaa:	682b      	ldr	r3, [r5, #0]
 8005eac:	b103      	cbz	r3, 8005eb0 <_fstat_r+0x1c>
 8005eae:	6023      	str	r3, [r4, #0]
 8005eb0:	bd38      	pop	{r3, r4, r5, pc}
 8005eb2:	bf00      	nop
 8005eb4:	200003f8 	.word	0x200003f8

08005eb8 <_isatty_r>:
 8005eb8:	b538      	push	{r3, r4, r5, lr}
 8005eba:	4d06      	ldr	r5, [pc, #24]	; (8005ed4 <_isatty_r+0x1c>)
 8005ebc:	2300      	movs	r3, #0
 8005ebe:	4604      	mov	r4, r0
 8005ec0:	4608      	mov	r0, r1
 8005ec2:	602b      	str	r3, [r5, #0]
 8005ec4:	f7fb f825 	bl	8000f12 <_isatty>
 8005ec8:	1c43      	adds	r3, r0, #1
 8005eca:	d102      	bne.n	8005ed2 <_isatty_r+0x1a>
 8005ecc:	682b      	ldr	r3, [r5, #0]
 8005ece:	b103      	cbz	r3, 8005ed2 <_isatty_r+0x1a>
 8005ed0:	6023      	str	r3, [r4, #0]
 8005ed2:	bd38      	pop	{r3, r4, r5, pc}
 8005ed4:	200003f8 	.word	0x200003f8

08005ed8 <_init>:
 8005ed8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005eda:	bf00      	nop
 8005edc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005ede:	bc08      	pop	{r3}
 8005ee0:	469e      	mov	lr, r3
 8005ee2:	4770      	bx	lr

08005ee4 <_fini>:
 8005ee4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ee6:	bf00      	nop
 8005ee8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005eea:	bc08      	pop	{r3}
 8005eec:	469e      	mov	lr, r3
 8005eee:	4770      	bx	lr
