/** *****************************************************************************************************
 * SEMIDRIVE Copyright Statement                                                                        *
 * Copyright (c) SEMIDRIVE. All rights reserved                                                         *
 *                                                                                                      *
 * This software and all rights therein are owned by SEMIDRIVE, and are                                 *
 * protected by copyright law and other relevant laws, regulations and                                  *
 * protection. Without SEMIDRIVE's prior written consent and/or related rights,                         *
 * please do not use this software or any potion thereof in any form or by any                          *
 * means. You may not reproduce, modify or distribute this software except in                           *
 * compliance with the License. Unless required by applicable law or agreed to                          *
 * in writing, software distributed under the License is distributed on                                 *
 * an 'AS IS' basis, WITHOUT WARRANTIES OF ANY KIND, either express or implied.                         *
 *                                                                                                      *
 *******************************************************************************************************/

#ifdef __cplusplus
extern "C" {
#endif
/** *****************************************************************************************************
 * \file     Port_Hw_E3_IS.c                                                                            *
 * \brief    AUTOSAR 4.3.1 MCAL port Driver                                                             *
 *                                                                                                      *
 * <table>                                                                                              *
 * <tr><th>Date                 <th>Version                                                             *
 * <tr><td>2024-03-08 16:29:00      <td>1.0.0 R                                            *
 * </table>                                                                                             *
 *******************************************************************************************************/
#include "Port_Types.h"

#define PORT_START_SEC_CONST_UNSPECIFIED
#include "Port_MemMap.h"
/** \brief  input select table */
/*PRQA S 1533 3*/


const Port_InputSelectType Port_PinctrlIs[PORT_INPUT_SELECT_NUM] = {
    {    JTAG_TDI,   2U,    PORT_IOMUXC_SF_BASE,   0x3000U,  0U},
    {    JTAG_TDI,   3U,    PORT_IOMUXC_SF_BASE,   0x3004U,  0U},
    {    JTAG_TDI,   4U,    PORT_IOMUXC_SF_BASE,   0x3008U,  0U},
    {    JTAG_TDI,   5U,    PORT_IOMUXC_SF_BASE,   0x300cU,  0U},
    {    JTAG_TDI,   6U,    PORT_IOMUXC_SF_BASE,   0x3010U,  0U},
    {    JTAG_TDO,   3U,    PORT_IOMUXC_SF_BASE,   0x3014U,  0U},
    {    JTAG_TDO,   4U,    PORT_IOMUXC_SF_BASE,   0x3018U,  0U},
    {    JTAG_TDO,   5U,    PORT_IOMUXC_SF_BASE,   0x301cU,  0U},
    {    JTAG_TDO,   6U,    PORT_IOMUXC_SF_BASE,   0x3020U,  0U},
    { JTAG_TRST_N,   3U,    PORT_IOMUXC_SF_BASE,   0x3024U,  0U},
    { JTAG_TRST_N,   5U,    PORT_IOMUXC_SF_BASE,   0x3028U,  0U},
    {    JTAG_TMS,   3U,    PORT_IOMUXC_SF_BASE,   0x302cU,  0U},
    {    JTAG_TMS,   5U,    PORT_IOMUXC_SF_BASE,   0x3030U,  0U},
    {    JTAG_TCK,   3U,    PORT_IOMUXC_SF_BASE,   0x3034U,  0U},
    {    JTAG_TCK,   5U,    PORT_IOMUXC_SF_BASE,   0x3038U,  0U},
    {     GPIO_X7,   2U,    PORT_IOMUXC_SF_BASE,   0x303cU,  0U},
    {     GPIO_X7,   3U,    PORT_IOMUXC_SF_BASE,   0x3040U,  0U},
    {     GPIO_X7,   4U,    PORT_IOMUXC_SF_BASE,   0x3044U,  0U},
    {     GPIO_X7,   5U,    PORT_IOMUXC_SF_BASE,   0x3048U,  0U},
    {     GPIO_X8,   3U,    PORT_IOMUXC_SF_BASE,   0x304cU,  0U},
    {     GPIO_X8,   4U,    PORT_IOMUXC_SF_BASE,   0x3050U,  0U},
    {     GPIO_X8,   5U,    PORT_IOMUXC_SF_BASE,   0x3054U,  0U},
    {     GPIO_X9,   2U,    PORT_IOMUXC_SF_BASE,   0x3058U,  0U},
    {     GPIO_X9,   3U,    PORT_IOMUXC_SF_BASE,   0x305cU,  0U},
    {     GPIO_X9,   4U,    PORT_IOMUXC_SF_BASE,   0x3060U,  0U},
    {     GPIO_X9,   5U,    PORT_IOMUXC_SF_BASE,   0x3064U,  0U},
    {     GPIO_X9,   6U,    PORT_IOMUXC_SF_BASE,   0x3068U,  0U},
    {    GPIO_X10,   3U,    PORT_IOMUXC_SF_BASE,   0x306cU,  0U},
    {    GPIO_X10,   4U,    PORT_IOMUXC_SF_BASE,   0x3070U,  0U},
    {    GPIO_X10,   5U,    PORT_IOMUXC_SF_BASE,   0x3074U,  0U},
    {    GPIO_X10,   6U,    PORT_IOMUXC_SF_BASE,   0x3078U,  0U},
    {    GPIO_X11,   5U,    PORT_IOMUXC_SF_BASE,   0x307cU,  0U},
    {     GPIO_Y0,   2U,    PORT_IOMUXC_SF_BASE,   0x3080U,  0U},
    {     GPIO_Y0,   4U,    PORT_IOMUXC_SF_BASE,   0x3084U,  0U},
    {     GPIO_Y0,   5U,    PORT_IOMUXC_SF_BASE,   0x3088U,  0U},
    {     GPIO_Y1,   3U,    PORT_IOMUXC_SF_BASE,   0x308cU,  0U},
    {     GPIO_Y1,   4U,    PORT_IOMUXC_SF_BASE,   0x3090U,  0U},
    {     GPIO_Y1,   5U,    PORT_IOMUXC_SF_BASE,   0x3094U,  0U},
    {     GPIO_Y1,   7U,    PORT_IOMUXC_SF_BASE,   0x3098U,  0U},
    {     GPIO_Y2,   2U,    PORT_IOMUXC_SF_BASE,   0x309cU,  0U},
    {     GPIO_Y2,   3U,    PORT_IOMUXC_SF_BASE,   0x30a0U,  0U},
    {     GPIO_Y2,   4U,    PORT_IOMUXC_SF_BASE,   0x30a4U,  0U},
    {     GPIO_Y2,   5U,    PORT_IOMUXC_SF_BASE,   0x30a8U,  0U},
    {     GPIO_Y2,   6U,    PORT_IOMUXC_SF_BASE,   0x30acU,  0U},
    {     GPIO_Y3,   3U,    PORT_IOMUXC_SF_BASE,   0x30b0U,  0U},
    {     GPIO_Y3,   4U,    PORT_IOMUXC_SF_BASE,   0x30b4U,  0U},
    {     GPIO_Y3,   6U,    PORT_IOMUXC_SF_BASE,   0x30b8U,  0U},
    {     GPIO_Y4,   2U,    PORT_IOMUXC_SF_BASE,   0x30bcU,  0U},
    {     GPIO_Y4,   3U,    PORT_IOMUXC_SF_BASE,   0x30c0U,  0U},
    {     GPIO_Y4,   4U,    PORT_IOMUXC_SF_BASE,   0x30c4U,  0U},
    {     GPIO_Y4,   6U,    PORT_IOMUXC_SF_BASE,   0x30c8U,  0U},
    {     GPIO_Y4,   7U,    PORT_IOMUXC_SF_BASE,   0x30ccU,  0U},
    {     GPIO_Y5,   3U,    PORT_IOMUXC_SF_BASE,   0x30d0U,  0U},
    {     GPIO_Y5,   4U,    PORT_IOMUXC_SF_BASE,   0x30d4U,  0U},
    {     GPIO_Y5,   5U,    PORT_IOMUXC_SF_BASE,   0x30d8U,  0U},
    {     GPIO_Y5,   6U,    PORT_IOMUXC_SF_BASE,   0x30dcU,  0U},
    {     GPIO_Y6,   3U,    PORT_IOMUXC_SF_BASE,   0x30e0U,  0U},
    {     GPIO_Y6,   4U,    PORT_IOMUXC_SF_BASE,   0x30e4U,  0U},
    {     GPIO_Y6,   5U,    PORT_IOMUXC_SF_BASE,   0x30e8U,  0U},
    {     GPIO_Y7,   3U,    PORT_IOMUXC_SF_BASE,   0x30ecU,  0U},
    {     GPIO_Y7,   4U,    PORT_IOMUXC_SF_BASE,   0x30f0U,  0U},
    {     GPIO_Y7,   5U,    PORT_IOMUXC_SF_BASE,   0x30f4U,  0U},
    {     GPIO_Y7,   6U,    PORT_IOMUXC_SF_BASE,   0x30f8U,  0U},
    {     GPIO_Y7,   7U,    PORT_IOMUXC_SF_BASE,   0x30fcU,  0U},
    {     GPIO_Y8,   2U,    PORT_IOMUXC_SF_BASE,   0x3100U,  0U},
    {     GPIO_Y8,   3U,    PORT_IOMUXC_SF_BASE,   0x3104U,  0U},
    {     GPIO_Y8,   4U,    PORT_IOMUXC_SF_BASE,   0x3108U,  0U},
    {     GPIO_Y8,   5U,    PORT_IOMUXC_SF_BASE,   0x310cU,  0U},
    {     GPIO_Y8,   6U,    PORT_IOMUXC_SF_BASE,   0x3110U,  0U},
    {     GPIO_Y9,   3U,    PORT_IOMUXC_SF_BASE,   0x3114U,  0U},
    {     GPIO_Y9,   4U,    PORT_IOMUXC_SF_BASE,   0x3118U,  0U},
    {     GPIO_Y9,   5U,    PORT_IOMUXC_SF_BASE,   0x311cU,  0U},
    {     GPIO_Y9,   6U,    PORT_IOMUXC_SF_BASE,   0x3120U,  0U},
    {    GPIO_Y10,   3U,    PORT_IOMUXC_SF_BASE,   0x3124U,  0U},
    {    GPIO_Y10,   4U,    PORT_IOMUXC_SF_BASE,   0x3128U,  0U},
    {    GPIO_Y10,   5U,    PORT_IOMUXC_SF_BASE,   0x312cU,  0U},
    {    GPIO_Y10,   6U,    PORT_IOMUXC_SF_BASE,   0x3130U,  0U},
    {    GPIO_Y10,   7U,    PORT_IOMUXC_SF_BASE,   0x3134U,  0U},
    {    GPIO_Y11,   3U,    PORT_IOMUXC_SF_BASE,   0x3138U,  0U},
    {    GPIO_Y11,   4U,    PORT_IOMUXC_SF_BASE,   0x313cU,  0U},
    {    GPIO_Y11,   5U,    PORT_IOMUXC_SF_BASE,   0x3140U,  0U},
    {    GPIO_Y11,   6U,    PORT_IOMUXC_SF_BASE,   0x3144U,  0U},
    {     GPIO_A0,   2U,    PORT_IOMUXC_SF_BASE,   0x3148U,  0U},
    {     GPIO_A0,   3U,    PORT_IOMUXC_SF_BASE,   0x314cU,  0U},
    {     GPIO_A0,   4U,    PORT_IOMUXC_SF_BASE,   0x3150U,  0U},
    {     GPIO_A0,   5U,    PORT_IOMUXC_SF_BASE,   0x3154U,  0U},
    {     GPIO_A0,   6U,    PORT_IOMUXC_SF_BASE,   0x3158U,  0U},
    {     GPIO_A1,   3U,    PORT_IOMUXC_SF_BASE,   0x315cU,  0U},
    {     GPIO_A1,   4U,    PORT_IOMUXC_SF_BASE,   0x3160U,  0U},
    {     GPIO_A1,   5U,    PORT_IOMUXC_SF_BASE,   0x3164U,  0U},
    {     GPIO_A1,   6U,    PORT_IOMUXC_SF_BASE,   0x3168U,  0U},
    {     GPIO_A2,   1U,    PORT_IOMUXC_SF_BASE,   0x316cU,  0U},
    {     GPIO_A2,   2U,    PORT_IOMUXC_SF_BASE,   0x3170U,  0U},
    {     GPIO_A2,   3U,    PORT_IOMUXC_SF_BASE,   0x3174U,  0U},
    {     GPIO_A2,   4U,    PORT_IOMUXC_SF_BASE,   0x3178U,  0U},
    {     GPIO_A2,   5U,    PORT_IOMUXC_SF_BASE,   0x317cU,  0U},
    {     GPIO_A2,   7U,    PORT_IOMUXC_SF_BASE,   0x3180U,  0U},
    {     GPIO_A3,   1U,    PORT_IOMUXC_SF_BASE,   0x3184U,  0U},
    {     GPIO_A3,   3U,    PORT_IOMUXC_SF_BASE,   0x3188U,  0U},
    {     GPIO_A3,   4U,    PORT_IOMUXC_SF_BASE,   0x318cU,  0U},
    {     GPIO_A3,   5U,    PORT_IOMUXC_SF_BASE,   0x3190U,  0U},
    {     GPIO_A3,   7U,    PORT_IOMUXC_SF_BASE,   0x3194U,  0U},
    {     GPIO_A4,   1U,    PORT_IOMUXC_SF_BASE,   0x3198U,  0U},
    {     GPIO_A4,   2U,    PORT_IOMUXC_SF_BASE,   0x319cU,  0U},
    {     GPIO_A4,   3U,    PORT_IOMUXC_SF_BASE,   0x31a0U,  0U},
    {     GPIO_A4,   4U,    PORT_IOMUXC_SF_BASE,   0x31a4U,  0U},
    {     GPIO_A4,   5U,    PORT_IOMUXC_SF_BASE,   0x31a8U,  0U},
    {     GPIO_A5,   1U,    PORT_IOMUXC_SF_BASE,   0x31acU,  0U},
    {     GPIO_A5,   3U,    PORT_IOMUXC_SF_BASE,   0x31b0U,  0U},
    {     GPIO_A5,   4U,    PORT_IOMUXC_SF_BASE,   0x31b4U,  0U},
    {     GPIO_A5,   5U,    PORT_IOMUXC_SF_BASE,   0x31b8U,  0U},
    {     GPIO_A5,   7U,    PORT_IOMUXC_SF_BASE,   0x3098U,  1U},
    {     GPIO_A6,   1U,    PORT_IOMUXC_SF_BASE,   0x31bcU,  0U},
    {     GPIO_A6,   2U,    PORT_IOMUXC_SF_BASE,   0x31c0U,  0U},
    {     GPIO_A6,   3U,    PORT_IOMUXC_SF_BASE,   0x31c4U,  0U},
    {     GPIO_A6,   4U,    PORT_IOMUXC_SF_BASE,   0x31c8U,  0U},
    {     GPIO_A6,   5U,    PORT_IOMUXC_SF_BASE,   0x31ccU,  0U},
    {     GPIO_A7,   1U,    PORT_IOMUXC_SF_BASE,   0x31d0U,  0U},
    {     GPIO_A7,   4U,    PORT_IOMUXC_SF_BASE,   0x31d4U,  0U},
    {     GPIO_A7,   5U,    PORT_IOMUXC_SF_BASE,   0x31d8U,  0U},
    {     GPIO_A8,   1U,    PORT_IOMUXC_SF_BASE,   0x31dcU,  0U},
    {     GPIO_A8,   2U,    PORT_IOMUXC_SF_BASE,   0x31e0U,  0U},
    {     GPIO_A8,   4U,    PORT_IOMUXC_SF_BASE,   0x31e4U,  0U},
    {     GPIO_A8,   5U,    PORT_IOMUXC_SF_BASE,   0x31e8U,  0U},
    {     GPIO_A8,   7U,    PORT_IOMUXC_SF_BASE,   0x30ccU,  1U},
    {     GPIO_A9,   1U,    PORT_IOMUXC_SF_BASE,   0x31ecU,  0U},
    {     GPIO_A9,   3U,    PORT_IOMUXC_SF_BASE,   0x31f0U,  0U},
    {     GPIO_A9,   4U,    PORT_IOMUXC_SF_BASE,   0x31f4U,  0U},
    {     GPIO_A9,   5U,    PORT_IOMUXC_SF_BASE,   0x31f8U,  0U},
    {    GPIO_A10,   1U,    PORT_IOMUXC_SF_BASE,   0x31fcU,  0U},
    {    GPIO_A10,   2U,    PORT_IOMUXC_SF_BASE,   0x3200U,  0U},
    {    GPIO_A10,   3U,    PORT_IOMUXC_SF_BASE,   0x3204U,  0U},
    {    GPIO_A10,   4U,    PORT_IOMUXC_SF_BASE,   0x3208U,  0U},
    {    GPIO_A10,   5U,    PORT_IOMUXC_SF_BASE,   0x320cU,  0U},
    {    GPIO_A11,   1U,    PORT_IOMUXC_SF_BASE,   0x3210U,  0U},
    {    GPIO_A11,   3U,    PORT_IOMUXC_SF_BASE,   0x3214U,  0U},
    {    GPIO_A11,   4U,    PORT_IOMUXC_SF_BASE,   0x3218U,  0U},
    {    GPIO_A11,   5U,    PORT_IOMUXC_SF_BASE,   0x321cU,  0U},
    {    GPIO_A12,   1U,    PORT_IOMUXC_SF_BASE,   0x3220U,  0U},
    {    GPIO_A12,   2U,    PORT_IOMUXC_SF_BASE,   0x3224U,  0U},
    {    GPIO_A12,   3U,    PORT_IOMUXC_SF_BASE,   0x3228U,  0U},
    {    GPIO_A12,   4U,    PORT_IOMUXC_SF_BASE,   0x322cU,  0U},
    {    GPIO_A12,   5U,    PORT_IOMUXC_SF_BASE,   0x3230U,  0U},
    {    GPIO_A13,   1U,    PORT_IOMUXC_SF_BASE,   0x3234U,  0U},
    {    GPIO_A13,   3U,    PORT_IOMUXC_SF_BASE,   0x3238U,  0U},
    {    GPIO_A13,   4U,    PORT_IOMUXC_SF_BASE,   0x323cU,  0U},
    {    GPIO_A13,   5U,    PORT_IOMUXC_SF_BASE,   0x3240U,  0U},
    {    GPIO_A14,   1U,    PORT_IOMUXC_SF_BASE,   0x3244U,  0U},
    {    GPIO_A14,   2U,    PORT_IOMUXC_SF_BASE,   0x3248U,  0U},
    {    GPIO_A14,   4U,    PORT_IOMUXC_SF_BASE,   0x3128U,  1U},
    {    GPIO_A14,   5U,    PORT_IOMUXC_SF_BASE,   0x324cU,  0U},
    {    GPIO_A15,   4U,    PORT_IOMUXC_SF_BASE,   0x313cU,  1U},
    {    GPIO_A15,   5U,    PORT_IOMUXC_SF_BASE,   0x3250U,  0U},
    {     GPIO_B0,   1U,    PORT_IOMUXC_SF_BASE,   0x309cU,  1U},
    {     GPIO_B0,   2U,    PORT_IOMUXC_SF_BASE,   0x3254U,  0U},
    {     GPIO_B0,   4U,    PORT_IOMUXC_SF_BASE,   0x3108U,  1U},
    {     GPIO_B0,   5U,    PORT_IOMUXC_SF_BASE,   0x30d8U,  1U},
    {     GPIO_B1,   4U,    PORT_IOMUXC_SF_BASE,   0x3118U,  1U},
    {     GPIO_B1,   5U,    PORT_IOMUXC_SF_BASE,   0x30e8U,  1U},
    {     GPIO_B1,   7U,    PORT_IOMUXC_AP_BASE,   0x3000U,  0U},
    {     GPIO_B2,   2U,    PORT_IOMUXC_SF_BASE,   0x3258U,  0U},
    {     GPIO_B2,   4U,    PORT_IOMUXC_SF_BASE,   0x30e4U,  1U},
    {     GPIO_B2,   5U,    PORT_IOMUXC_SF_BASE,   0x30f4U,  1U},
    {     GPIO_B2,   7U,    PORT_IOMUXC_AP_BASE,   0x3004U,  0U},
    {     GPIO_B3,   4U,    PORT_IOMUXC_SF_BASE,   0x30f0U,  1U},
    {     GPIO_B3,   5U,    PORT_IOMUXC_SF_BASE,   0x310cU,  1U},
    {     GPIO_B3,   7U,    PORT_IOMUXC_AP_BASE,   0x3008U,  0U},
    {     GPIO_B4,   2U,    PORT_IOMUXC_SF_BASE,   0x325cU,  0U},
    {     GPIO_B4,   4U,    PORT_IOMUXC_SF_BASE,   0x30c4U,  1U},
    {     GPIO_B4,   5U,    PORT_IOMUXC_SF_BASE,   0x311cU,  1U},
    {     GPIO_B4,   6U,    PORT_IOMUXC_SF_BASE,   0x3068U,  1U},
    {     GPIO_B4,   7U,    PORT_IOMUXC_AP_BASE,   0x300cU,  0U},
    {     GPIO_B5,   1U,    PORT_IOMUXC_SF_BASE,   0x3260U,  0U},
    {     GPIO_B5,   4U,    PORT_IOMUXC_SF_BASE,   0x30d4U,  1U},
    {     GPIO_B5,   5U,    PORT_IOMUXC_SF_BASE,   0x312cU,  1U},
    {     GPIO_B5,   6U,    PORT_IOMUXC_SF_BASE,   0x3078U,  1U},
    {     GPIO_B5,   7U,    PORT_IOMUXC_AP_BASE,   0x3010U,  0U},
    {     GPIO_B6,   1U,    PORT_IOMUXC_SF_BASE,   0x3264U,  0U},
    {     GPIO_B6,   2U,    PORT_IOMUXC_SF_BASE,   0x3268U,  0U},
    {     GPIO_B6,   3U,    PORT_IOMUXC_SF_BASE,   0x326cU,  0U},
    {     GPIO_B6,   4U,    PORT_IOMUXC_SF_BASE,   0x30a4U,  1U},
    {     GPIO_B6,   5U,    PORT_IOMUXC_SF_BASE,   0x3140U,  1U},
    {     GPIO_B6,   7U,    PORT_IOMUXC_AP_BASE,   0x3014U,  0U},
    {     GPIO_B7,   1U,    PORT_IOMUXC_SF_BASE,   0x3270U,  0U},
    {     GPIO_B7,   3U,    PORT_IOMUXC_SF_BASE,   0x3274U,  0U},
    {     GPIO_B7,   4U,    PORT_IOMUXC_SF_BASE,   0x30b4U,  1U},
    {     GPIO_B7,   5U,    PORT_IOMUXC_SF_BASE,   0x3278U,  0U},
    {     GPIO_B7,   7U,    PORT_IOMUXC_AP_BASE,   0x3018U,  0U},
    {     GPIO_B8,   1U,    PORT_IOMUXC_SF_BASE,   0x327cU,  0U},
    {     GPIO_B8,   2U,    PORT_IOMUXC_SF_BASE,   0x3280U,  0U},
    {     GPIO_B8,   3U,    PORT_IOMUXC_SF_BASE,   0x3284U,  0U},
    {     GPIO_B8,   4U,    PORT_IOMUXC_SF_BASE,   0x3084U,  1U},
    {     GPIO_B8,   5U,    PORT_IOMUXC_SF_BASE,   0x3288U,  0U},
    {     GPIO_B8,   7U,    PORT_IOMUXC_AP_BASE,   0x301cU,  0U},
    {     GPIO_B9,   1U,    PORT_IOMUXC_SF_BASE,   0x328cU,  0U},
    {     GPIO_B9,   3U,    PORT_IOMUXC_SF_BASE,   0x3290U,  0U},
    {     GPIO_B9,   4U,    PORT_IOMUXC_SF_BASE,   0x3090U,  1U},
    {     GPIO_B9,   5U,    PORT_IOMUXC_SF_BASE,   0x3294U,  0U},
    {     GPIO_B9,   7U,    PORT_IOMUXC_AP_BASE,   0x3020U,  0U},
    {    GPIO_B10,   1U,    PORT_IOMUXC_SF_BASE,   0x3298U,  0U},
    {    GPIO_B10,   2U,    PORT_IOMUXC_SF_BASE,   0x303cU,  1U},
    {    GPIO_B10,   4U,    PORT_IOMUXC_SF_BASE,   0x3060U,  1U},
    {    GPIO_B10,   5U,    PORT_IOMUXC_SF_BASE,   0x329cU,  0U},
    {    GPIO_B10,   7U,    PORT_IOMUXC_AP_BASE,   0x3024U,  0U},
    {    GPIO_B11,   1U,    PORT_IOMUXC_SF_BASE,   0x32a0U,  0U},
    {    GPIO_B11,   3U,    PORT_IOMUXC_SF_BASE,   0x32a4U,  0U},
    {    GPIO_B11,   4U,    PORT_IOMUXC_SF_BASE,   0x3070U,  1U},
    {    GPIO_B11,   5U,    PORT_IOMUXC_SF_BASE,   0x32a8U,  0U},
    {    GPIO_B11,   7U,    PORT_IOMUXC_AP_BASE,   0x3028U,  0U},
    {    GPIO_B12,   1U,    PORT_IOMUXC_SF_BASE,   0x32acU,  0U},
    {    GPIO_B12,   2U,    PORT_IOMUXC_SF_BASE,   0x3058U,  1U},
    {    GPIO_B12,   3U,    PORT_IOMUXC_SF_BASE,   0x305cU,  1U},
    {    GPIO_B12,   4U,    PORT_IOMUXC_SF_BASE,   0x3044U,  1U},
    {    GPIO_B12,   5U,    PORT_IOMUXC_SF_BASE,   0x32b0U,  0U},
    {    GPIO_B12,   7U,    PORT_IOMUXC_AP_BASE,   0x302cU,  0U},
    {    GPIO_B13,   1U,    PORT_IOMUXC_SF_BASE,   0x32b4U,  0U},
    {    GPIO_B13,   3U,    PORT_IOMUXC_SF_BASE,   0x306cU,  1U},
    {    GPIO_B13,   4U,    PORT_IOMUXC_SF_BASE,   0x3050U,  1U},
    {    GPIO_B13,   5U,    PORT_IOMUXC_SF_BASE,   0x32b8U,  0U},
    {    GPIO_B13,   7U,    PORT_IOMUXC_AP_BASE,   0x3030U,  0U},
    {    GPIO_B14,   1U,    PORT_IOMUXC_SF_BASE,   0x32bcU,  0U},
    {    GPIO_B14,   2U,    PORT_IOMUXC_SF_BASE,   0x3080U,  1U},
    {    GPIO_B14,   3U,    PORT_IOMUXC_SF_BASE,   0x3040U,  1U},
    {    GPIO_B14,   4U,    PORT_IOMUXC_SF_BASE,   0x3008U,  1U},
    {    GPIO_B14,   5U,    PORT_IOMUXC_SF_BASE,   0x32c0U,  0U},
    {    GPIO_B14,   7U,    PORT_IOMUXC_AP_BASE,   0x3034U,  0U},
    {    GPIO_B15,   1U,    PORT_IOMUXC_SF_BASE,   0x32c4U,  0U},
    {    GPIO_B15,   3U,    PORT_IOMUXC_SF_BASE,   0x304cU,  1U},
    {    GPIO_B15,   4U,    PORT_IOMUXC_SF_BASE,   0x3018U,  1U},
    {    GPIO_B15,   5U,    PORT_IOMUXC_SF_BASE,   0x32c8U,  0U},
    {    GPIO_B15,   7U,    PORT_IOMUXC_AP_BASE,   0x3038U,  0U},
    {     GPIO_C0,   2U,    PORT_IOMUXC_SF_BASE,   0x32ccU,  0U},
    {     GPIO_C0,   3U,    PORT_IOMUXC_SF_BASE,   0x3034U,  1U},
    {     GPIO_C0,   4U,    PORT_IOMUXC_SF_BASE,   0x3178U,  1U},
    {     GPIO_C0,   5U,    PORT_IOMUXC_SF_BASE,   0x300cU,  1U},
    {     GPIO_C0,   7U,    PORT_IOMUXC_AP_BASE,   0x303cU,  0U},
    {     GPIO_C1,   1U,    PORT_IOMUXC_SF_BASE,   0x3000U,  1U},
    {     GPIO_C1,   4U,    PORT_IOMUXC_SF_BASE,   0x318cU,  1U},
    {     GPIO_C1,   5U,    PORT_IOMUXC_SF_BASE,   0x301cU,  1U},
    {     GPIO_C1,   7U,    PORT_IOMUXC_AP_BASE,   0x3040U,  0U},
    {     GPIO_C2,   1U,    PORT_IOMUXC_SF_BASE,   0x32d0U,  0U},
    {     GPIO_C2,   2U,    PORT_IOMUXC_SF_BASE,   0x32d4U,  0U},
    {     GPIO_C2,   3U,    PORT_IOMUXC_SF_BASE,   0x3004U,  1U},
    {     GPIO_C2,   4U,    PORT_IOMUXC_SF_BASE,   0x31a4U,  1U},
    {     GPIO_C2,   5U,    PORT_IOMUXC_SF_BASE,   0x3028U,  1U},
    {     GPIO_C2,   6U,    PORT_IOMUXC_SF_BASE,   0x3158U,  1U},
    {     GPIO_C2,   7U,    PORT_IOMUXC_AP_BASE,   0x3044U,  0U},
    {     GPIO_C3,   3U,    PORT_IOMUXC_SF_BASE,   0x3014U,  1U},
    {     GPIO_C3,   4U,    PORT_IOMUXC_SF_BASE,   0x31b4U,  1U},
    {     GPIO_C3,   5U,    PORT_IOMUXC_SF_BASE,   0x3030U,  1U},
    {     GPIO_C3,   6U,    PORT_IOMUXC_SF_BASE,   0x3168U,  1U},
    {     GPIO_C3,   7U,    PORT_IOMUXC_AP_BASE,   0x3048U,  0U},
    {     GPIO_C4,   2U,    PORT_IOMUXC_SF_BASE,   0x32d8U,  0U},
    {     GPIO_C4,   3U,    PORT_IOMUXC_SF_BASE,   0x3024U,  1U},
    {     GPIO_C4,   4U,    PORT_IOMUXC_SF_BASE,   0x31c8U,  1U},
    {     GPIO_C4,   5U,    PORT_IOMUXC_SF_BASE,   0x3038U,  1U},
    {     GPIO_C4,   7U,    PORT_IOMUXC_AP_BASE,   0x304cU,  0U},
    {     GPIO_C5,   3U,    PORT_IOMUXC_SF_BASE,   0x302cU,  1U},
    {     GPIO_C5,   4U,    PORT_IOMUXC_SF_BASE,   0x31d4U,  1U},
    {     GPIO_C5,   7U,    PORT_IOMUXC_AP_BASE,   0x3050U,  0U},
    {     GPIO_C6,   1U,    PORT_IOMUXC_SF_BASE,   0x309cU,  2U},
    {     GPIO_C6,   2U,    PORT_IOMUXC_SF_BASE,   0x32dcU,  0U},
    {     GPIO_C6,   4U,    PORT_IOMUXC_SF_BASE,   0x31e4U,  1U},
    {     GPIO_C6,   6U,    PORT_IOMUXC_SF_BASE,   0x316cU,  1U},
    {     GPIO_C6,   7U,    PORT_IOMUXC_AP_BASE,   0x3054U,  0U},
    {     GPIO_C7,   4U,    PORT_IOMUXC_SF_BASE,   0x31f4U,  1U},
    {     GPIO_C7,   6U,    PORT_IOMUXC_SF_BASE,   0x3184U,  1U},
    {     GPIO_C7,   7U,    PORT_IOMUXC_AP_BASE,   0x3058U,  0U},
    {     GPIO_C8,   2U,    PORT_IOMUXC_SF_BASE,   0x32e0U,  0U},
    {     GPIO_C8,   3U,    PORT_IOMUXC_SF_BASE,   0x32e4U,  0U},
    {     GPIO_C8,   7U,    PORT_IOMUXC_AP_BASE,   0x305cU,  0U},
    {     GPIO_C9,   3U,    PORT_IOMUXC_SF_BASE,   0x326cU,  1U},
    {     GPIO_C9,   7U,    PORT_IOMUXC_AP_BASE,   0x3060U,  0U},
    {    GPIO_C10,   2U,    PORT_IOMUXC_SF_BASE,   0x32e8U,  0U},
    {    GPIO_C10,   3U,    PORT_IOMUXC_SF_BASE,   0x3274U,  1U},
    {    GPIO_C10,   5U,    PORT_IOMUXC_SF_BASE,   0x3154U,  1U},
    {    GPIO_C10,   7U,    PORT_IOMUXC_AP_BASE,   0x3064U,  0U},
    {    GPIO_C11,   1U,    PORT_IOMUXC_SF_BASE,   0x32ecU,  0U},
    {    GPIO_C11,   3U,    PORT_IOMUXC_SF_BASE,   0x3284U,  1U},
    {    GPIO_C11,   5U,    PORT_IOMUXC_SF_BASE,   0x3164U,  1U},
    {    GPIO_C11,   6U,    PORT_IOMUXC_SF_BASE,   0x30acU,  1U},
    {    GPIO_C11,   7U,    PORT_IOMUXC_AP_BASE,   0x3068U,  0U},
    {    GPIO_C12,   2U,    PORT_IOMUXC_SF_BASE,   0x32f0U,  0U},
    {    GPIO_C12,   3U,    PORT_IOMUXC_SF_BASE,   0x3290U,  1U},
    {    GPIO_C12,   5U,    PORT_IOMUXC_SF_BASE,   0x317cU,  1U},
    {    GPIO_C12,   6U,    PORT_IOMUXC_SF_BASE,   0x30b8U,  1U},
    {    GPIO_C12,   7U,    PORT_IOMUXC_AP_BASE,   0x306cU,  0U},
    {    GPIO_C13,   5U,    PORT_IOMUXC_SF_BASE,   0x3190U,  1U},
    {    GPIO_C14,   2U,    PORT_IOMUXC_SF_BASE,   0x32f4U,  0U},
    {    GPIO_C14,   5U,    PORT_IOMUXC_SF_BASE,   0x31a8U,  1U},
    {    GPIO_C15,   1U,    PORT_IOMUXC_SF_BASE,   0x32f8U,  0U},
    {    GPIO_C15,   5U,    PORT_IOMUXC_SF_BASE,   0x31b8U,  1U},
    {     GPIO_G0,   2U,    PORT_IOMUXC_SF_BASE,   0x3100U,  1U},
    {     GPIO_G0,   4U,    PORT_IOMUXC_SF_BASE,   0x30e4U,  2U},
    {     GPIO_G0,   5U,    PORT_IOMUXC_SF_BASE,   0x32fcU,  0U},
    {     GPIO_G0,   7U,    PORT_IOMUXC_SF_BASE,   0x3130U,  1U},
    {     GPIO_G1,   4U,    PORT_IOMUXC_SF_BASE,   0x30f0U,  2U},
    {     GPIO_G1,   5U,    PORT_IOMUXC_SF_BASE,   0x3300U,  0U},
    {     GPIO_G1,   6U,    PORT_IOMUXC_SF_BASE,   0x3098U,  2U},
    {     GPIO_G1,   7U,    PORT_IOMUXC_SF_BASE,   0x3144U,  1U},
    {     GPIO_G2,   3U,    PORT_IOMUXC_SF_BASE,   0x30a0U,  1U},
    {     GPIO_G2,   4U,    PORT_IOMUXC_SF_BASE,   0x30c4U,  2U},
    {     GPIO_G2,   5U,    PORT_IOMUXC_SF_BASE,   0x3304U,  0U},
    {     GPIO_G3,   2U,    PORT_IOMUXC_SF_BASE,   0x309cU,  3U},
    {     GPIO_G3,   3U,    PORT_IOMUXC_SF_BASE,   0x30b0U,  1U},
    {     GPIO_G3,   4U,    PORT_IOMUXC_SF_BASE,   0x30d4U,  2U},
    {     GPIO_G3,   5U,    PORT_IOMUXC_SF_BASE,   0x3308U,  0U},
    {     GPIO_G3,   7U,    PORT_IOMUXC_SF_BASE,   0x3148U,  1U},
    {     GPIO_G4,   3U,    PORT_IOMUXC_SF_BASE,   0x30c0U,  1U},
    {     GPIO_G4,   4U,    PORT_IOMUXC_SF_BASE,   0x30a4U,  2U},
    {     GPIO_G4,   5U,    PORT_IOMUXC_SF_BASE,   0x330cU,  0U},
    {     GPIO_G4,   6U,    PORT_IOMUXC_SF_BASE,   0x30ccU,  2U},
    {     GPIO_G5,   3U,    PORT_IOMUXC_SF_BASE,   0x30d0U,  1U},
    {     GPIO_G5,   4U,    PORT_IOMUXC_SF_BASE,   0x30b4U,  2U},
    {     GPIO_G5,   5U,    PORT_IOMUXC_SF_BASE,   0x3310U,  0U},
    {     GPIO_G6,   2U,    PORT_IOMUXC_SF_BASE,   0x30bcU,  1U},
    {     GPIO_G6,   3U,    PORT_IOMUXC_SF_BASE,   0x308cU,  1U},
    {     GPIO_G6,   4U,    PORT_IOMUXC_SF_BASE,   0x3084U,  2U},
    {     GPIO_G6,   5U,    PORT_IOMUXC_SF_BASE,   0x3314U,  0U},
    {     GPIO_G7,   3U,    PORT_IOMUXC_SF_BASE,   0x32e4U,  1U},
    {     GPIO_G7,   4U,    PORT_IOMUXC_SF_BASE,   0x3090U,  2U},
    {     GPIO_G7,   5U,    PORT_IOMUXC_SF_BASE,   0x3318U,  0U},
    {     GPIO_G7,   6U,    PORT_IOMUXC_SF_BASE,   0x30fcU,  1U},
    {     GPIO_G8,   3U,    PORT_IOMUXC_SF_BASE,   0x326cU,  2U},
    {     GPIO_G8,   4U,    PORT_IOMUXC_SF_BASE,   0x3060U,  2U},
    {     GPIO_G8,   5U,    PORT_IOMUXC_SF_BASE,   0x331cU,  0U},
    {     GPIO_G8,   7U,    PORT_IOMUXC_SF_BASE,   0x3170U,  1U},
    {     GPIO_G9,   3U,    PORT_IOMUXC_SF_BASE,   0x3274U,  2U},
    {     GPIO_G9,   4U,    PORT_IOMUXC_SF_BASE,   0x3070U,  2U},
    {     GPIO_G9,   5U,    PORT_IOMUXC_SF_BASE,   0x3320U,  0U},
    {    GPIO_G10,   3U,    PORT_IOMUXC_SF_BASE,   0x3284U,  2U},
    {    GPIO_G10,   4U,    PORT_IOMUXC_SF_BASE,   0x3044U,  2U},
    {    GPIO_G10,   5U,    PORT_IOMUXC_SF_BASE,   0x3324U,  0U},
    {    GPIO_G10,   6U,    PORT_IOMUXC_SF_BASE,   0x3134U,  1U},
    {    GPIO_G11,   3U,    PORT_IOMUXC_SF_BASE,   0x3290U,  2U},
    {    GPIO_G11,   4U,    PORT_IOMUXC_SF_BASE,   0x3050U,  2U},
    {    GPIO_G11,   5U,    PORT_IOMUXC_SF_BASE,   0x3328U,  0U},
    {     GPIO_M0,   2U,    PORT_IOMUXC_SF_BASE,   0x32f8U,  1U},
    {     GPIO_M0,   3U,    PORT_IOMUXC_SF_BASE,   0x314cU,  1U},
    {     GPIO_M0,   4U,    PORT_IOMUXC_SF_BASE,   0x3150U,  1U},
    {     GPIO_M0,   5U,    PORT_IOMUXC_SF_BASE,   0x31ccU,  1U},
    {     GPIO_M0,   6U,    PORT_IOMUXC_SF_BASE,   0x30f8U,  1U},
    {     GPIO_M1,   3U,    PORT_IOMUXC_SF_BASE,   0x315cU,  1U},
    {     GPIO_M1,   4U,    PORT_IOMUXC_SF_BASE,   0x3160U,  1U},
    {     GPIO_M1,   5U,    PORT_IOMUXC_SF_BASE,   0x31d8U,  1U},
    {     GPIO_M2,   3U,    PORT_IOMUXC_SF_BASE,   0x3174U,  1U},
    {     GPIO_M2,   4U,    PORT_IOMUXC_SF_BASE,   0x3178U,  2U},
    {     GPIO_M2,   5U,    PORT_IOMUXC_SF_BASE,   0x31e8U,  1U},
    {     GPIO_M3,   2U,    PORT_IOMUXC_SF_BASE,   0x32d0U,  1U},
    {     GPIO_M3,   3U,    PORT_IOMUXC_SF_BASE,   0x3188U,  1U},
    {     GPIO_M3,   4U,    PORT_IOMUXC_SF_BASE,   0x318cU,  2U},
    {     GPIO_M3,   5U,    PORT_IOMUXC_SF_BASE,   0x31f8U,  1U},
    {     GPIO_M4,   3U,    PORT_IOMUXC_SF_BASE,   0x31a0U,  1U},
    {     GPIO_M4,   4U,    PORT_IOMUXC_SF_BASE,   0x31a4U,  2U},
    {     GPIO_M4,   5U,    PORT_IOMUXC_SF_BASE,   0x320cU,  1U},
    {     GPIO_M4,   6U,    PORT_IOMUXC_SF_BASE,   0x3110U,  1U},
    {     GPIO_M5,   3U,    PORT_IOMUXC_SF_BASE,   0x31b0U,  1U},
    {     GPIO_M5,   4U,    PORT_IOMUXC_SF_BASE,   0x31b4U,  2U},
    {     GPIO_M5,   5U,    PORT_IOMUXC_SF_BASE,   0x321cU,  1U},
    {     GPIO_M5,   6U,    PORT_IOMUXC_SF_BASE,   0x3120U,  1U},
    {     GPIO_M6,   2U,    PORT_IOMUXC_SF_BASE,   0x32ecU,  1U},
    {     GPIO_M6,   3U,    PORT_IOMUXC_SF_BASE,   0x31c4U,  1U},
    {     GPIO_M6,   4U,    PORT_IOMUXC_SF_BASE,   0x31c8U,  2U},
    {     GPIO_M6,   5U,    PORT_IOMUXC_SF_BASE,   0x3230U,  1U},
    {     GPIO_M6,   6U,    PORT_IOMUXC_SF_BASE,   0x3130U,  2U},
    {     GPIO_M7,   1U,    PORT_IOMUXC_SF_BASE,   0x332cU,  0U},
    {     GPIO_M7,   3U,    PORT_IOMUXC_SF_BASE,   0x3204U,  1U},
    {     GPIO_M7,   4U,    PORT_IOMUXC_SF_BASE,   0x31d4U,  2U},
    {     GPIO_M7,   5U,    PORT_IOMUXC_SF_BASE,   0x3240U,  1U},
    {     GPIO_M7,   6U,    PORT_IOMUXC_SF_BASE,   0x3144U,  2U},
    {     GPIO_M8,   1U,    PORT_IOMUXC_SF_BASE,   0x3330U,  0U},
    {     GPIO_M8,   3U,    PORT_IOMUXC_SF_BASE,   0x3214U,  1U},
    {     GPIO_M8,   5U,    PORT_IOMUXC_SF_BASE,   0x324cU,  1U},
    {     GPIO_M9,   2U,    PORT_IOMUXC_SF_BASE,   0x3334U,  0U},
    {     GPIO_M9,   3U,    PORT_IOMUXC_SF_BASE,   0x3228U,  1U},
    {     GPIO_M9,   5U,    PORT_IOMUXC_SF_BASE,   0x3250U,  1U},
    {    GPIO_M10,   2U,    PORT_IOMUXC_SF_BASE,   0x3338U,  0U},
    {    GPIO_M10,   3U,    PORT_IOMUXC_SF_BASE,   0x3238U,  1U},
    {    GPIO_M10,   4U,    PORT_IOMUXC_SF_BASE,   0x31e4U,  2U},
    {    GPIO_M10,   5U,    PORT_IOMUXC_SF_BASE,   0x30d8U,  2U},
    {    GPIO_M10,   6U,    PORT_IOMUXC_SF_BASE,   0x3010U,  1U},
    {    GPIO_M11,   1U,    PORT_IOMUXC_SF_BASE,   0x333cU,  0U},
    {    GPIO_M11,   3U,    PORT_IOMUXC_SF_BASE,   0x31f0U,  1U},
    {    GPIO_M11,   4U,    PORT_IOMUXC_SF_BASE,   0x31f4U,  2U},
    {    GPIO_M11,   5U,    PORT_IOMUXC_SF_BASE,   0x30e8U,  2U},
    {    GPIO_M11,   6U,    PORT_IOMUXC_SF_BASE,   0x3020U,  1U},
    {     GPIO_S0,   1U,    PORT_IOMUXC_AP_BASE,   0x3070U,  0U},
    {     GPIO_S0,   2U,    PORT_IOMUXC_AP_BASE,   0x3074U,  0U},
    {     GPIO_S0,   3U,    PORT_IOMUXC_AP_BASE,   0x3078U,  0U},
    {     GPIO_S0,   4U,    PORT_IOMUXC_SF_BASE,   0x3208U,  1U},
    {     GPIO_S0,   5U,    PORT_IOMUXC_SF_BASE,   0x30f4U,  2U},
    {     GPIO_S0,   7U,    PORT_IOMUXC_AP_BASE,   0x307cU,  0U},
    {     GPIO_S1,   1U,    PORT_IOMUXC_AP_BASE,   0x3080U,  0U},
    {     GPIO_S1,   2U,    PORT_IOMUXC_AP_BASE,   0x3084U,  0U},
    {     GPIO_S1,   3U,    PORT_IOMUXC_AP_BASE,   0x3088U,  0U},
    {     GPIO_S1,   4U,    PORT_IOMUXC_SF_BASE,   0x3218U,  1U},
    {     GPIO_S1,   5U,    PORT_IOMUXC_SF_BASE,   0x310cU,  2U},
    {     GPIO_S1,   6U,    PORT_IOMUXC_SF_BASE,   0x3098U,  3U},
    {     GPIO_S1,   7U,    PORT_IOMUXC_AP_BASE,   0x308cU,  0U},
    {     GPIO_S2,   1U,    PORT_IOMUXC_AP_BASE,   0x3090U,  0U},
    {     GPIO_S2,   3U,    PORT_IOMUXC_AP_BASE,   0x3094U,  0U},
    {     GPIO_S2,   4U,    PORT_IOMUXC_SF_BASE,   0x322cU,  1U},
    {     GPIO_S2,   5U,    PORT_IOMUXC_SF_BASE,   0x311cU,  2U},
    {     GPIO_S2,   7U,    PORT_IOMUXC_AP_BASE,   0x3098U,  0U},
    {     GPIO_S3,   1U,    PORT_IOMUXC_AP_BASE,   0x309cU,  0U},
    {     GPIO_S3,   3U,    PORT_IOMUXC_AP_BASE,   0x30a0U,  0U},
    {     GPIO_S3,   4U,    PORT_IOMUXC_SF_BASE,   0x323cU,  1U},
    {     GPIO_S3,   5U,    PORT_IOMUXC_SF_BASE,   0x312cU,  2U},
    {     GPIO_S3,   7U,    PORT_IOMUXC_AP_BASE,   0x30a4U,  0U},
    {     GPIO_S4,   1U,    PORT_IOMUXC_AP_BASE,   0x30a8U,  0U},
    {     GPIO_S4,   3U,    PORT_IOMUXC_AP_BASE,   0x30acU,  0U},
    {     GPIO_S4,   4U,    PORT_IOMUXC_SF_BASE,   0x3128U,  2U},
    {     GPIO_S4,   5U,    PORT_IOMUXC_SF_BASE,   0x3140U,  2U},
    {     GPIO_S4,   6U,    PORT_IOMUXC_SF_BASE,   0x30ccU,  3U},
    {     GPIO_S4,   7U,    PORT_IOMUXC_AP_BASE,   0x30b0U,  0U},
    {     GPIO_S5,   1U,    PORT_IOMUXC_AP_BASE,   0x30b4U,  0U},
    {     GPIO_S5,   3U,    PORT_IOMUXC_AP_BASE,   0x30b8U,  0U},
    {     GPIO_S5,   4U,    PORT_IOMUXC_SF_BASE,   0x313cU,  2U},
    {     GPIO_S5,   5U,    PORT_IOMUXC_SF_BASE,   0x3278U,  1U},
    {     GPIO_S5,   7U,    PORT_IOMUXC_AP_BASE,   0x30bcU,  0U},
    {     GPIO_S6,   1U,    PORT_IOMUXC_AP_BASE,   0x30c0U,  0U},
    {     GPIO_S6,   4U,    PORT_IOMUXC_AP_BASE,   0x30c4U,  0U},
    {     GPIO_S6,   5U,    PORT_IOMUXC_SF_BASE,   0x3288U,  1U},
    {     GPIO_S6,   7U,    PORT_IOMUXC_SF_BASE,   0x32e0U,  2U},
    {     GPIO_S7,   1U,    PORT_IOMUXC_AP_BASE,   0x30c8U,  0U},
    {     GPIO_S7,   2U,    PORT_IOMUXC_AP_BASE,   0x30ccU,  0U},
    {     GPIO_S7,   5U,    PORT_IOMUXC_SF_BASE,   0x3294U,  1U},
    {     GPIO_S7,   6U,    PORT_IOMUXC_SF_BASE,   0x30fcU,  2U},
    {     GPIO_S8,   1U,    PORT_IOMUXC_AP_BASE,   0x30d0U,  0U},
    {     GPIO_S8,   2U,    PORT_IOMUXC_SF_BASE,   0x30c8U,  1U},
    {     GPIO_S8,   3U,    PORT_IOMUXC_SF_BASE,   0x30e0U,  1U},
    {     GPIO_S8,   4U,    PORT_IOMUXC_SF_BASE,   0x30c4U,  3U},
    {     GPIO_S8,   5U,    PORT_IOMUXC_SF_BASE,   0x329cU,  1U},
    {     GPIO_S8,   7U,    PORT_IOMUXC_SF_BASE,   0x32e8U,  1U},
    {     GPIO_S9,   1U,    PORT_IOMUXC_AP_BASE,   0x30d4U,  0U},
    {     GPIO_S9,   2U,    PORT_IOMUXC_SF_BASE,   0x30dcU,  1U},
    {     GPIO_S9,   3U,    PORT_IOMUXC_SF_BASE,   0x3138U,  1U},
    {     GPIO_S9,   4U,    PORT_IOMUXC_SF_BASE,   0x30d4U,  3U},
    {     GPIO_S9,   5U,    PORT_IOMUXC_SF_BASE,   0x32a8U,  1U},
    {    GPIO_S10,   1U,    PORT_IOMUXC_AP_BASE,   0x3074U,  1U},
    {    GPIO_S10,   2U,    PORT_IOMUXC_AP_BASE,   0x30d8U,  0U},
    {    GPIO_S10,   3U,    PORT_IOMUXC_SF_BASE,   0x3114U,  1U},
    {    GPIO_S10,   4U,    PORT_IOMUXC_SF_BASE,   0x30e4U,  3U},
    {    GPIO_S10,   5U,    PORT_IOMUXC_SF_BASE,   0x32b0U,  1U},
    {    GPIO_S10,   6U,    PORT_IOMUXC_SF_BASE,   0x3134U,  2U},
    {    GPIO_S10,   7U,    PORT_IOMUXC_SF_BASE,   0x32f0U,  1U},
    {    GPIO_S11,   1U,    PORT_IOMUXC_AP_BASE,   0x3084U,  1U},
    {    GPIO_S11,   3U,    PORT_IOMUXC_SF_BASE,   0x3124U,  1U},
    {    GPIO_S11,   4U,    PORT_IOMUXC_SF_BASE,   0x30f0U,  3U},
    {    GPIO_S11,   5U,    PORT_IOMUXC_SF_BASE,   0x32b8U,  1U},
    {    GPIO_S12,   2U,    PORT_IOMUXC_AP_BASE,   0x30dcU,  0U},
    {    GPIO_S12,   3U,    PORT_IOMUXC_SF_BASE,   0x30ecU,  1U},
    {    GPIO_S12,   4U,    PORT_IOMUXC_SF_BASE,   0x3108U,  2U},
    {    GPIO_S12,   5U,    PORT_IOMUXC_SF_BASE,   0x32c0U,  1U},
    {    GPIO_S12,   7U,    PORT_IOMUXC_SF_BASE,   0x32f4U,  1U},
    {    GPIO_S13,   1U,    PORT_IOMUXC_AP_BASE,   0x30ccU,  1U},
    {    GPIO_S13,   3U,    PORT_IOMUXC_SF_BASE,   0x3104U,  1U},
    {    GPIO_S13,   4U,    PORT_IOMUXC_SF_BASE,   0x3118U,  2U},
    {    GPIO_S13,   5U,    PORT_IOMUXC_SF_BASE,   0x32c8U,  1U},
    {     GPIO_H0,   1U,    PORT_IOMUXC_AP_BASE,   0x30e0U,  0U},
    {     GPIO_H0,   2U,    PORT_IOMUXC_AP_BASE,   0x30e4U,  0U},
    {     GPIO_H0,   3U,    PORT_IOMUXC_AP_BASE,   0x3010U,  1U},
    {     GPIO_H0,   5U,    PORT_IOMUXC_SF_BASE,   0x32fcU,  1U},
    {     GPIO_H0,   6U,    PORT_IOMUXC_SF_BASE,   0x31e4U,  3U},
    {     GPIO_H0,   7U,    PORT_IOMUXC_AP_BASE,   0x30e8U,  0U},
    {     GPIO_H1,   1U,    PORT_IOMUXC_AP_BASE,   0x30ecU,  0U},
    {     GPIO_H1,   2U,    PORT_IOMUXC_AP_BASE,   0x30f0U,  0U},
    {     GPIO_H1,   3U,    PORT_IOMUXC_AP_BASE,   0x3014U,  1U},
    {     GPIO_H1,   5U,    PORT_IOMUXC_SF_BASE,   0x3300U,  1U},
    {     GPIO_H1,   6U,    PORT_IOMUXC_SF_BASE,   0x31f4U,  3U},
    {     GPIO_H1,   7U,    PORT_IOMUXC_AP_BASE,   0x30f4U,  0U},
    {     GPIO_H1,   8U,    PORT_IOMUXC_SF_BASE,   0x3340U,  0U},
    {     GPIO_H1,   9U,    PORT_IOMUXC_SF_BASE,   0x3340U,  1U},
    {     GPIO_H2,   1U,    PORT_IOMUXC_AP_BASE,   0x30f8U,  0U},
    {     GPIO_H2,   3U,    PORT_IOMUXC_AP_BASE,   0x3018U,  1U},
    {     GPIO_H2,   5U,    PORT_IOMUXC_SF_BASE,   0x3304U,  1U},
    {     GPIO_H2,   6U,    PORT_IOMUXC_SF_BASE,   0x3208U,  2U},
    {     GPIO_H2,   7U,    PORT_IOMUXC_AP_BASE,   0x30fcU,  0U},
    {     GPIO_H2,   8U,    PORT_IOMUXC_SF_BASE,   0x3344U,  0U},
    {     GPIO_H2,   9U,    PORT_IOMUXC_SF_BASE,   0x3344U,  1U},
    {     GPIO_H3,   1U,    PORT_IOMUXC_AP_BASE,   0x3100U,  0U},
    {     GPIO_H3,   3U,    PORT_IOMUXC_AP_BASE,   0x301cU,  1U},
    {     GPIO_H3,   5U,    PORT_IOMUXC_SF_BASE,   0x3308U,  1U},
    {     GPIO_H3,   6U,    PORT_IOMUXC_SF_BASE,   0x3218U,  2U},
    {     GPIO_H3,   7U,    PORT_IOMUXC_AP_BASE,   0x3104U,  0U},
    {     GPIO_H3,   8U,    PORT_IOMUXC_SF_BASE,   0x3348U,  0U},
    {     GPIO_H3,   9U,    PORT_IOMUXC_SF_BASE,   0x3348U,  1U},
    {     GPIO_H4,   1U,    PORT_IOMUXC_AP_BASE,   0x3108U,  0U},
    {     GPIO_H4,   3U,    PORT_IOMUXC_AP_BASE,   0x3020U,  1U},
    {     GPIO_H4,   5U,    PORT_IOMUXC_SF_BASE,   0x330cU,  1U},
    {     GPIO_H4,   6U,    PORT_IOMUXC_SF_BASE,   0x322cU,  2U},
    {     GPIO_H4,   7U,    PORT_IOMUXC_AP_BASE,   0x310cU,  0U},
    {     GPIO_H4,   8U,    PORT_IOMUXC_SF_BASE,   0x334cU,  0U},
    {     GPIO_H4,   9U,    PORT_IOMUXC_SF_BASE,   0x334cU,  1U},
    {     GPIO_H5,   1U,    PORT_IOMUXC_AP_BASE,   0x3110U,  0U},
    {     GPIO_H5,   2U,    PORT_IOMUXC_SF_BASE,   0x3350U,  0U},
    {     GPIO_H5,   3U,    PORT_IOMUXC_AP_BASE,   0x3024U,  1U},
    {     GPIO_H5,   5U,    PORT_IOMUXC_SF_BASE,   0x3310U,  1U},
    {     GPIO_H5,   6U,    PORT_IOMUXC_SF_BASE,   0x323cU,  2U},
    {     GPIO_H5,   7U,    PORT_IOMUXC_AP_BASE,   0x3114U,  0U},
    {     GPIO_H5,   8U,    PORT_IOMUXC_SF_BASE,   0x3354U,  0U},
    {     GPIO_H5,   9U,    PORT_IOMUXC_SF_BASE,   0x3354U,  1U},
    {     GPIO_H6,   1U,    PORT_IOMUXC_AP_BASE,   0x3118U,  0U},
    {     GPIO_H6,   3U,    PORT_IOMUXC_AP_BASE,   0x3028U,  1U},
    {     GPIO_H6,   4U,    PORT_IOMUXC_AP_BASE,   0x30b8U,  1U},
    {     GPIO_H6,   5U,    PORT_IOMUXC_SF_BASE,   0x3314U,  1U},
    {     GPIO_H6,   6U,    PORT_IOMUXC_SF_BASE,   0x3128U,  3U},
    {     GPIO_H6,   7U,    PORT_IOMUXC_AP_BASE,   0x311cU,  0U},
    {     GPIO_H6,   8U,    PORT_IOMUXC_SF_BASE,   0x3358U,  0U},
    {     GPIO_H6,   9U,    PORT_IOMUXC_SF_BASE,   0x3358U,  1U},
    {     GPIO_H7,   1U,    PORT_IOMUXC_AP_BASE,   0x3120U,  0U},
    {     GPIO_H7,   2U,    PORT_IOMUXC_AP_BASE,   0x3124U,  0U},
    {     GPIO_H7,   3U,    PORT_IOMUXC_AP_BASE,   0x302cU,  1U},
    {     GPIO_H7,   4U,    PORT_IOMUXC_AP_BASE,   0x30acU,  1U},
    {     GPIO_H7,   5U,    PORT_IOMUXC_SF_BASE,   0x3318U,  1U},
    {     GPIO_H7,   6U,    PORT_IOMUXC_SF_BASE,   0x313cU,  3U},
    {     GPIO_H7,   7U,    PORT_IOMUXC_AP_BASE,   0x3128U,  0U},
    {     GPIO_H7,   8U,    PORT_IOMUXC_SF_BASE,   0x335cU,  0U},
    {     GPIO_H7,   9U,    PORT_IOMUXC_SF_BASE,   0x335cU,  1U},
    {     GPIO_H8,   1U,    PORT_IOMUXC_AP_BASE,   0x312cU,  0U},
    {     GPIO_H8,   2U,    PORT_IOMUXC_AP_BASE,   0x3130U,  0U},
    {     GPIO_H8,   3U,    PORT_IOMUXC_AP_BASE,   0x3004U,  1U},
    {     GPIO_H8,   4U,    PORT_IOMUXC_AP_BASE,   0x30a0U,  1U},
    {     GPIO_H8,   5U,    PORT_IOMUXC_SF_BASE,   0x331cU,  1U},
    {     GPIO_H8,   6U,    PORT_IOMUXC_SF_BASE,   0x32e0U,  3U},
    {     GPIO_H8,   7U,    PORT_IOMUXC_AP_BASE,   0x3134U,  0U},
    {     GPIO_H8,   8U,    PORT_IOMUXC_SF_BASE,   0x3360U,  0U},
    {     GPIO_H8,   9U,    PORT_IOMUXC_SF_BASE,   0x3360U,  1U},
    {     GPIO_H9,   1U,    PORT_IOMUXC_AP_BASE,   0x3138U,  0U},
    {     GPIO_H9,   3U,    PORT_IOMUXC_AP_BASE,   0x3008U,  1U},
    {     GPIO_H9,   4U,    PORT_IOMUXC_AP_BASE,   0x3094U,  1U},
    {     GPIO_H9,   5U,    PORT_IOMUXC_SF_BASE,   0x3320U,  1U},
    {     GPIO_H9,   7U,    PORT_IOMUXC_AP_BASE,   0x313cU,  0U},
    {     GPIO_H9,   8U,    PORT_IOMUXC_SF_BASE,   0x3364U,  0U},
    {     GPIO_H9,   9U,    PORT_IOMUXC_SF_BASE,   0x3364U,  1U},
    {    GPIO_H10,   1U,    PORT_IOMUXC_AP_BASE,   0x30e4U,  1U},
    {    GPIO_H10,   2U,    PORT_IOMUXC_AP_BASE,   0x30d8U,  1U},
    {    GPIO_H10,   3U,    PORT_IOMUXC_AP_BASE,   0x300cU,  1U},
    {    GPIO_H10,   4U,    PORT_IOMUXC_AP_BASE,   0x3088U,  1U},
    {    GPIO_H10,   5U,    PORT_IOMUXC_SF_BASE,   0x3324U,  1U},
    {    GPIO_H10,   6U,    PORT_IOMUXC_SF_BASE,   0x32e8U,  2U},
    {    GPIO_H10,   7U,    PORT_IOMUXC_AP_BASE,   0x3140U,  0U},
    {    GPIO_H10,   8U,    PORT_IOMUXC_SF_BASE,   0x3368U,  0U},
    {    GPIO_H10,   9U,    PORT_IOMUXC_SF_BASE,   0x3368U,  1U},
    {    GPIO_H11,   1U,    PORT_IOMUXC_AP_BASE,   0x30f0U,  1U},
    {    GPIO_H11,   3U,    PORT_IOMUXC_AP_BASE,   0x3000U,  1U},
    {    GPIO_H11,   4U,    PORT_IOMUXC_AP_BASE,   0x3078U,  1U},
    {    GPIO_H11,   5U,    PORT_IOMUXC_SF_BASE,   0x3328U,  1U},
    {    GPIO_H11,   7U,    PORT_IOMUXC_AP_BASE,   0x3144U,  0U},
    {    GPIO_H11,   8U,    PORT_IOMUXC_SF_BASE,   0x336cU,  0U},
    {    GPIO_H11,   9U,    PORT_IOMUXC_SF_BASE,   0x336cU,  1U},
    {    GPIO_H12,   2U,    PORT_IOMUXC_AP_BASE,   0x30dcU,  1U},
    {    GPIO_H12,   5U,    PORT_IOMUXC_SF_BASE,   0x3048U,  1U},
    {    GPIO_H12,   6U,    PORT_IOMUXC_AP_BASE,   0x3148U,  0U},
    {    GPIO_H12,   7U,    PORT_IOMUXC_AP_BASE,   0x307cU,  1U},
    {    GPIO_H12,   8U,    PORT_IOMUXC_SF_BASE,   0x3370U,  0U},
    {    GPIO_H12,   9U,    PORT_IOMUXC_SF_BASE,   0x3370U,  1U},
    {    GPIO_H13,   1U,    PORT_IOMUXC_AP_BASE,   0x3124U,  1U},
    {    GPIO_H13,   5U,    PORT_IOMUXC_SF_BASE,   0x3054U,  1U},
    {    GPIO_H13,   6U,    PORT_IOMUXC_AP_BASE,   0x314cU,  0U},
    {    GPIO_H13,   7U,    PORT_IOMUXC_AP_BASE,   0x308cU,  1U},
    {    GPIO_H13,   8U,    PORT_IOMUXC_SF_BASE,   0x3374U,  0U},
    {    GPIO_H13,   9U,    PORT_IOMUXC_SF_BASE,   0x3374U,  1U},
    {     GPIO_F0,   1U,    PORT_IOMUXC_AP_BASE,   0x3150U,  0U},
    {     GPIO_F0,   5U,    PORT_IOMUXC_SF_BASE,   0x3064U,  1U},
    {     GPIO_F1,   1U,    PORT_IOMUXC_AP_BASE,   0x3154U,  0U},
    {     GPIO_F1,   3U,    PORT_IOMUXC_SF_BASE,   0x32a4U,  1U},
    {     GPIO_F1,   5U,    PORT_IOMUXC_SF_BASE,   0x3074U,  1U},
    {     GPIO_F2,   1U,    PORT_IOMUXC_AP_BASE,   0x3158U,  0U},
    {     GPIO_F2,   3U,    PORT_IOMUXC_SF_BASE,   0x3040U,  2U},
    {     GPIO_F2,   5U,    PORT_IOMUXC_SF_BASE,   0x307cU,  1U},
    {     GPIO_F3,   1U,    PORT_IOMUXC_AP_BASE,   0x315cU,  0U},
    {     GPIO_F3,   3U,    PORT_IOMUXC_SF_BASE,   0x305cU,  2U},
    {     GPIO_F3,   5U,    PORT_IOMUXC_SF_BASE,   0x3088U,  1U},
    {     GPIO_F4,   1U,    PORT_IOMUXC_AP_BASE,   0x3160U,  0U},
    {     GPIO_F4,   3U,    PORT_IOMUXC_SF_BASE,   0x306cU,  2U},
    {     GPIO_F4,   5U,    PORT_IOMUXC_SF_BASE,   0x3094U,  1U},
    {     GPIO_F5,   1U,    PORT_IOMUXC_AP_BASE,   0x3164U,  0U},
    {     GPIO_F5,   3U,    PORT_IOMUXC_SF_BASE,   0x304cU,  2U},
    {     GPIO_F5,   5U,    PORT_IOMUXC_SF_BASE,   0x30a8U,  1U},
    {     GPIO_L0,   2U,    PORT_IOMUXC_SF_BASE,   0x32d0U,  2U},
    {     GPIO_L0,   3U,    PORT_IOMUXC_SF_BASE,   0x32f0U,  2U},
    {     GPIO_L0,   5U,    PORT_IOMUXC_SF_BASE,   0x3350U,  1U},
    {     GPIO_L0,   7U,    PORT_IOMUXC_AP_BASE,   0x3168U,  0U},
    {     GPIO_L1,   4U,    PORT_IOMUXC_AP_BASE,   0x316cU,  0U},
    {     GPIO_L1,   7U,    PORT_IOMUXC_AP_BASE,   0x3170U,  0U},
    {     GPIO_L2,   2U,    PORT_IOMUXC_SF_BASE,   0x3334U,  1U},
    {     GPIO_L2,   3U,    PORT_IOMUXC_SF_BASE,   0x32f4U,  2U},
    {     GPIO_L2,   5U,    PORT_IOMUXC_AP_BASE,   0x3148U,  1U},
    {     GPIO_L2,   7U,    PORT_IOMUXC_AP_BASE,   0x3174U,  0U},
    {     GPIO_L3,   4U,    PORT_IOMUXC_AP_BASE,   0x3178U,  0U},
    {     GPIO_L3,   5U,    PORT_IOMUXC_AP_BASE,   0x314cU,  1U},
    {     GPIO_L3,   7U,    PORT_IOMUXC_AP_BASE,   0x317cU,  0U},
    {     GPIO_L4,   3U,    PORT_IOMUXC_AP_BASE,   0x30c4U,  1U},
    {     GPIO_L4,   4U,    PORT_IOMUXC_SF_BASE,   0x3150U,  2U},
    {     GPIO_L4,   7U,    PORT_IOMUXC_AP_BASE,   0x3180U,  0U},
    {     GPIO_L5,   3U,    PORT_IOMUXC_AP_BASE,   0x3184U,  0U},
    {     GPIO_L5,   4U,    PORT_IOMUXC_SF_BASE,   0x3160U,  2U},
    {     GPIO_L5,   7U,    PORT_IOMUXC_AP_BASE,   0x3188U,  0U},
    {     GPIO_L6,   2U,    PORT_IOMUXC_SF_BASE,   0x3338U,  1U},
    {     GPIO_L6,   4U,    PORT_IOMUXC_SF_BASE,   0x3178U,  3U},
    {     GPIO_L6,   7U,    PORT_IOMUXC_AP_BASE,   0x318cU,  0U},
    {     GPIO_L7,   2U,    PORT_IOMUXC_SF_BASE,   0x332cU,  1U},
    {     GPIO_L7,   4U,    PORT_IOMUXC_SF_BASE,   0x318cU,  3U},
    {     GPIO_L7,   7U,    PORT_IOMUXC_AP_BASE,   0x3190U,  0U},
    {     GPIO_L8,   2U,    PORT_IOMUXC_SF_BASE,   0x3330U,  1U},
    {     GPIO_L8,   3U,    PORT_IOMUXC_AP_BASE,   0x3148U,  2U},
    {     GPIO_L8,   4U,    PORT_IOMUXC_SF_BASE,   0x31a4U,  3U},
    {     GPIO_L8,   7U,    PORT_IOMUXC_AP_BASE,   0x3194U,  0U},
    {     GPIO_L9,   2U,    PORT_IOMUXC_SF_BASE,   0x333cU,  1U},
    {     GPIO_L9,   3U,    PORT_IOMUXC_AP_BASE,   0x314cU,  2U},
    {     GPIO_L9,   4U,    PORT_IOMUXC_SF_BASE,   0x31b4U,  3U},
    {     GPIO_L9,   7U,    PORT_IOMUXC_AP_BASE,   0x3198U,  0U},
    {     GPIO_D0,   2U,    PORT_IOMUXC_SF_BASE,   0x3148U,  2U},
    {     GPIO_D0,   5U,    PORT_IOMUXC_SF_BASE,   0x3198U,  1U},
    {     GPIO_D1,   4U,    PORT_IOMUXC_AP_BASE,   0x3000U,  2U},
    {     GPIO_D1,   5U,    PORT_IOMUXC_SF_BASE,   0x31acU,  1U},
    {     GPIO_D2,   2U,    PORT_IOMUXC_SF_BASE,   0x3170U,  2U},
    {     GPIO_D2,   4U,    PORT_IOMUXC_AP_BASE,   0x3004U,  2U},
    {     GPIO_D2,   5U,    PORT_IOMUXC_SF_BASE,   0x31bcU,  1U},
    {     GPIO_D3,   4U,    PORT_IOMUXC_AP_BASE,   0x3008U,  2U},
    {     GPIO_D3,   5U,    PORT_IOMUXC_SF_BASE,   0x31d0U,  1U},
    {     GPIO_D4,   2U,    PORT_IOMUXC_SF_BASE,   0x319cU,  1U},
    {     GPIO_D4,   4U,    PORT_IOMUXC_AP_BASE,   0x300cU,  2U},
    {     GPIO_D4,   5U,    PORT_IOMUXC_SF_BASE,   0x31dcU,  1U},
    {     GPIO_D5,   4U,    PORT_IOMUXC_AP_BASE,   0x3010U,  2U},
    {     GPIO_D5,   5U,    PORT_IOMUXC_SF_BASE,   0x31ecU,  1U},
    {     GPIO_D6,   2U,    PORT_IOMUXC_SF_BASE,   0x31c0U,  1U},
    {     GPIO_D6,   4U,    PORT_IOMUXC_AP_BASE,   0x3014U,  2U},
    {     GPIO_D6,   5U,    PORT_IOMUXC_SF_BASE,   0x31fcU,  1U},
    {     GPIO_D7,   4U,    PORT_IOMUXC_AP_BASE,   0x3018U,  2U},
    {     GPIO_D7,   5U,    PORT_IOMUXC_SF_BASE,   0x3210U,  1U},
    {     GPIO_D8,   2U,    PORT_IOMUXC_SF_BASE,   0x31e0U,  1U},
    {     GPIO_D8,   4U,    PORT_IOMUXC_AP_BASE,   0x301cU,  2U},
    {     GPIO_D8,   5U,    PORT_IOMUXC_SF_BASE,   0x3220U,  1U},
    {     GPIO_D9,   4U,    PORT_IOMUXC_AP_BASE,   0x3020U,  2U},
    {     GPIO_D9,   5U,    PORT_IOMUXC_SF_BASE,   0x3234U,  1U},
    {    GPIO_D10,   2U,    PORT_IOMUXC_SF_BASE,   0x3200U,  1U},
    {    GPIO_D10,   4U,    PORT_IOMUXC_AP_BASE,   0x3024U,  2U},
    {    GPIO_D10,   5U,    PORT_IOMUXC_SF_BASE,   0x3244U,  1U},
    {    GPIO_D11,   4U,    PORT_IOMUXC_AP_BASE,   0x3028U,  2U},
    {    GPIO_D11,   5U,    PORT_IOMUXC_SF_BASE,   0x3260U,  1U},
    {    GPIO_D12,   2U,    PORT_IOMUXC_SF_BASE,   0x3224U,  1U},
    {    GPIO_D12,   4U,    PORT_IOMUXC_AP_BASE,   0x302cU,  2U},
    {    GPIO_D12,   5U,    PORT_IOMUXC_SF_BASE,   0x3264U,  1U},
    {    GPIO_D13,   4U,    PORT_IOMUXC_AP_BASE,   0x3030U,  1U},
    {    GPIO_D13,   5U,    PORT_IOMUXC_SF_BASE,   0x3270U,  1U},
    {    GPIO_D13,   6U,    PORT_IOMUXC_AP_BASE,   0x3148U,  3U},
    {    GPIO_D14,   2U,    PORT_IOMUXC_SF_BASE,   0x3248U,  1U},
    {    GPIO_D14,   4U,    PORT_IOMUXC_AP_BASE,   0x3034U,  1U},
    {    GPIO_D14,   5U,    PORT_IOMUXC_SF_BASE,   0x327cU,  1U},
    {    GPIO_D14,   6U,    PORT_IOMUXC_AP_BASE,   0x314cU,  3U},
    {    GPIO_D14,   7U,    PORT_IOMUXC_AP_BASE,   0x308cU,  2U},
    {    GPIO_D15,   4U,    PORT_IOMUXC_AP_BASE,   0x3038U,  1U},
    {    GPIO_D15,   5U,    PORT_IOMUXC_SF_BASE,   0x328cU,  1U},
    {    GPIO_D15,   7U,    PORT_IOMUXC_AP_BASE,   0x3098U,  1U},
    {    GPIO_D16,   2U,    PORT_IOMUXC_SF_BASE,   0x3254U,  1U},
    {    GPIO_D16,   4U,    PORT_IOMUXC_AP_BASE,   0x303cU,  1U},
    {    GPIO_D16,   5U,    PORT_IOMUXC_SF_BASE,   0x3298U,  1U},
    {    GPIO_D16,   7U,    PORT_IOMUXC_AP_BASE,   0x30a4U,  1U},
    {    GPIO_D17,   4U,    PORT_IOMUXC_AP_BASE,   0x3040U,  1U},
    {    GPIO_D17,   5U,    PORT_IOMUXC_SF_BASE,   0x32a0U,  1U},
    {    GPIO_D17,   7U,    PORT_IOMUXC_AP_BASE,   0x30b0U,  1U},
    {    GPIO_D18,   2U,    PORT_IOMUXC_SF_BASE,   0x3258U,  1U},
    {    GPIO_D18,   4U,    PORT_IOMUXC_AP_BASE,   0x3044U,  1U},
    {    GPIO_D18,   5U,    PORT_IOMUXC_SF_BASE,   0x32acU,  1U},
    {    GPIO_D18,   7U,    PORT_IOMUXC_AP_BASE,   0x30bcU,  1U},
    {    GPIO_D19,   4U,    PORT_IOMUXC_AP_BASE,   0x3048U,  1U},
    {    GPIO_D19,   5U,    PORT_IOMUXC_SF_BASE,   0x32b4U,  1U},
    {    GPIO_D19,   7U,    PORT_IOMUXC_AP_BASE,   0x30e8U,  1U},
    {    GPIO_D20,   2U,    PORT_IOMUXC_SF_BASE,   0x325cU,  1U},
    {    GPIO_D20,   4U,    PORT_IOMUXC_AP_BASE,   0x304cU,  1U},
    {    GPIO_D20,   5U,    PORT_IOMUXC_SF_BASE,   0x32bcU,  1U},
    {    GPIO_D20,   7U,    PORT_IOMUXC_AP_BASE,   0x307cU,  2U},
    {    GPIO_D21,   4U,    PORT_IOMUXC_AP_BASE,   0x3050U,  1U},
    {    GPIO_D21,   5U,    PORT_IOMUXC_SF_BASE,   0x32c4U,  1U},
    {    GPIO_D21,   7U,    PORT_IOMUXC_AP_BASE,   0x30f4U,  1U},
    {    GPIO_D22,   2U,    PORT_IOMUXC_SF_BASE,   0x3268U,  1U},
    {    GPIO_D22,   4U,    PORT_IOMUXC_AP_BASE,   0x3054U,  1U},
    {    GPIO_D22,   7U,    PORT_IOMUXC_AP_BASE,   0x30fcU,  1U},
    {    GPIO_D23,   4U,    PORT_IOMUXC_AP_BASE,   0x3058U,  1U},
    {    GPIO_D23,   7U,    PORT_IOMUXC_AP_BASE,   0x3104U,  1U},
    {    GPIO_D24,   2U,    PORT_IOMUXC_SF_BASE,   0x3280U,  1U},
    {    GPIO_D24,   4U,    PORT_IOMUXC_AP_BASE,   0x305cU,  1U},
    {    GPIO_D24,   5U,    PORT_IOMUXC_SF_BASE,   0x3180U,  1U},
    {    GPIO_D24,   7U,    PORT_IOMUXC_AP_BASE,   0x310cU,  1U},
    {    GPIO_D25,   4U,    PORT_IOMUXC_AP_BASE,   0x3060U,  1U},
    {    GPIO_D25,   5U,    PORT_IOMUXC_SF_BASE,   0x3194U,  1U},
    {    GPIO_D25,   7U,    PORT_IOMUXC_AP_BASE,   0x3114U,  1U},
    {    GPIO_D26,   2U,    PORT_IOMUXC_SF_BASE,   0x303cU,  2U},
    {    GPIO_D26,   4U,    PORT_IOMUXC_AP_BASE,   0x3064U,  1U},
    {    GPIO_D26,   7U,    PORT_IOMUXC_AP_BASE,   0x311cU,  1U},
    {    GPIO_D27,   4U,    PORT_IOMUXC_AP_BASE,   0x3068U,  1U},
    {    GPIO_D27,   7U,    PORT_IOMUXC_AP_BASE,   0x3128U,  1U},
    {    GPIO_D28,   2U,    PORT_IOMUXC_SF_BASE,   0x3058U,  2U},
    {    GPIO_D28,   4U,    PORT_IOMUXC_AP_BASE,   0x306cU,  1U},
    {    GPIO_D28,   7U,    PORT_IOMUXC_AP_BASE,   0x3134U,  1U},
    {    GPIO_D29,   7U,    PORT_IOMUXC_AP_BASE,   0x313cU,  1U},
    {    GPIO_D30,   2U,    PORT_IOMUXC_SF_BASE,   0x3080U,  2U},
    {    GPIO_D30,   7U,    PORT_IOMUXC_AP_BASE,   0x3140U,  1U},
    {    GPIO_D31,   7U,    PORT_IOMUXC_AP_BASE,   0x3144U,  1U},
    {    GPIO_D32,   2U,    PORT_IOMUXC_SF_BASE,   0x32ccU,  1U},
    {    GPIO_D32,   7U,    PORT_IOMUXC_AP_BASE,   0x3168U,  1U},
    {    GPIO_D33,   7U,    PORT_IOMUXC_AP_BASE,   0x3170U,  1U},
    {    GPIO_D34,   2U,    PORT_IOMUXC_SF_BASE,   0x32d4U,  1U},
    {    GPIO_D34,   7U,    PORT_IOMUXC_AP_BASE,   0x3174U,  1U},
    {    GPIO_D35,   7U,    PORT_IOMUXC_AP_BASE,   0x317cU,  1U},
    {    GPIO_D36,   2U,    PORT_IOMUXC_SF_BASE,   0x32d8U,  1U},
    {    GPIO_D36,   7U,    PORT_IOMUXC_AP_BASE,   0x3180U,  1U},
    {    GPIO_D37,   7U,    PORT_IOMUXC_AP_BASE,   0x3188U,  1U},
    {    GPIO_D38,   2U,    PORT_IOMUXC_SF_BASE,   0x32dcU,  1U},
    {    GPIO_D38,   7U,    PORT_IOMUXC_AP_BASE,   0x318cU,  1U},
    {    GPIO_D39,   7U,    PORT_IOMUXC_AP_BASE,   0x3190U,  1U},
    {    GPIO_D40,   2U,    PORT_IOMUXC_SF_BASE,   0x32e0U,  4U},
    {    GPIO_D40,   4U,    PORT_IOMUXC_AP_BASE,   0x3148U,  4U},
    {    GPIO_D40,   7U,    PORT_IOMUXC_AP_BASE,   0x3194U,  1U},
    {    GPIO_D41,   4U,    PORT_IOMUXC_AP_BASE,   0x314cU,  4U},
    {    GPIO_D41,   7U,    PORT_IOMUXC_AP_BASE,   0x3198U,  1U},
    {     GPIO_E0,   2U,    PORT_IOMUXC_SF_BASE,   0x3350U,  2U},
    {     GPIO_E0,   3U,    PORT_IOMUXC_AP_BASE,   0x3058U,  2U},
    {     GPIO_E0,   4U,    PORT_IOMUXC_AP_BASE,   0x3070U,  1U},
    {     GPIO_E0,   5U,    PORT_IOMUXC_SF_BASE,   0x3044U,  3U},
    {     GPIO_E0,   6U,    PORT_IOMUXC_AP_BASE,   0x3150U,  1U},
    {     GPIO_E0,   7U,    PORT_IOMUXC_AP_BASE,   0x308cU,  3U},
    {     GPIO_E1,   2U,    PORT_IOMUXC_AP_BASE,   0x3178U,  1U},
    {     GPIO_E1,   3U,    PORT_IOMUXC_AP_BASE,   0x305cU,  2U},
    {     GPIO_E1,   4U,    PORT_IOMUXC_AP_BASE,   0x3080U,  1U},
    {     GPIO_E1,   5U,    PORT_IOMUXC_SF_BASE,   0x3050U,  3U},
    {     GPIO_E1,   6U,    PORT_IOMUXC_AP_BASE,   0x3154U,  1U},
    {     GPIO_E1,   7U,    PORT_IOMUXC_AP_BASE,   0x3098U,  2U},
    {     GPIO_E2,   2U,    PORT_IOMUXC_AP_BASE,   0x316cU,  1U},
    {     GPIO_E2,   3U,    PORT_IOMUXC_AP_BASE,   0x3060U,  2U},
    {     GPIO_E2,   4U,    PORT_IOMUXC_AP_BASE,   0x3090U,  1U},
    {     GPIO_E2,   5U,    PORT_IOMUXC_SF_BASE,   0x3060U,  3U},
    {     GPIO_E2,   6U,    PORT_IOMUXC_AP_BASE,   0x3158U,  1U},
    {     GPIO_E2,   7U,    PORT_IOMUXC_AP_BASE,   0x30a4U,  2U},
    {     GPIO_E3,   3U,    PORT_IOMUXC_AP_BASE,   0x3064U,  2U},
    {     GPIO_E3,   4U,    PORT_IOMUXC_AP_BASE,   0x309cU,  1U},
    {     GPIO_E3,   5U,    PORT_IOMUXC_SF_BASE,   0x3070U,  3U},
    {     GPIO_E3,   6U,    PORT_IOMUXC_AP_BASE,   0x315cU,  1U},
    {     GPIO_E3,   7U,    PORT_IOMUXC_AP_BASE,   0x30b0U,  2U},
    {     GPIO_E4,   2U,    PORT_IOMUXC_AP_BASE,   0x3148U,  5U},
    {     GPIO_E4,   3U,    PORT_IOMUXC_AP_BASE,   0x3068U,  2U},
    {     GPIO_E4,   4U,    PORT_IOMUXC_AP_BASE,   0x30a8U,  1U},
    {     GPIO_E4,   5U,    PORT_IOMUXC_SF_BASE,   0x3084U,  3U},
    {     GPIO_E4,   6U,    PORT_IOMUXC_AP_BASE,   0x3160U,  1U},
    {     GPIO_E4,   7U,    PORT_IOMUXC_AP_BASE,   0x30bcU,  2U},
    {     GPIO_E5,   2U,    PORT_IOMUXC_AP_BASE,   0x314cU,  5U},
    {     GPIO_E5,   3U,    PORT_IOMUXC_AP_BASE,   0x306cU,  2U},
    {     GPIO_E5,   4U,    PORT_IOMUXC_AP_BASE,   0x30b4U,  1U},
    {     GPIO_E5,   5U,    PORT_IOMUXC_SF_BASE,   0x3090U,  3U},
    {     GPIO_E5,   6U,    PORT_IOMUXC_AP_BASE,   0x3164U,  1U},
    {     GPIO_E5,   7U,    PORT_IOMUXC_AP_BASE,   0x30e8U,  2U},
    {     GPIO_E6,   4U,    PORT_IOMUXC_AP_BASE,   0x30c0U,  1U},
    {     GPIO_E6,   7U,    PORT_IOMUXC_AP_BASE,   0x30f4U,  2U},
    {     GPIO_E7,   2U,    PORT_IOMUXC_SF_BASE,   0x3350U,  3U},
    {     GPIO_E7,   4U,    PORT_IOMUXC_AP_BASE,   0x30c8U,  1U},
    {     GPIO_E7,   7U,    PORT_IOMUXC_AP_BASE,   0x30fcU,  2U},
    {     GPIO_E8,   2U,    PORT_IOMUXC_AP_BASE,   0x3130U,  1U},
    {     GPIO_E8,   4U,    PORT_IOMUXC_AP_BASE,   0x30d0U,  1U},
    {     GPIO_E8,   5U,    PORT_IOMUXC_SF_BASE,   0x30a4U,  3U},
    {     GPIO_E8,   7U,    PORT_IOMUXC_AP_BASE,   0x3104U,  2U},
    {     GPIO_E9,   4U,    PORT_IOMUXC_AP_BASE,   0x30d4U,  1U},
    {     GPIO_E9,   5U,    PORT_IOMUXC_SF_BASE,   0x30b4U,  3U},
    {     GPIO_E9,   7U,    PORT_IOMUXC_AP_BASE,   0x310cU,  2U},
    {    GPIO_E10,   2U,    PORT_IOMUXC_AP_BASE,   0x3010U,  3U},
    {    GPIO_E10,   4U,    PORT_IOMUXC_AP_BASE,   0x3074U,  2U},
    {    GPIO_E10,   7U,    PORT_IOMUXC_AP_BASE,   0x3114U,  2U},
    {    GPIO_E11,   2U,    PORT_IOMUXC_AP_BASE,   0x3014U,  3U},
    {    GPIO_E11,   4U,    PORT_IOMUXC_AP_BASE,   0x3084U,  2U},
    {    GPIO_E11,   5U,    PORT_IOMUXC_AP_BASE,   0x30ccU,  2U},
    {    GPIO_E11,   7U,    PORT_IOMUXC_AP_BASE,   0x311cU,  2U},
    {    GPIO_E12,   2U,    PORT_IOMUXC_AP_BASE,   0x3018U,  3U},
    {    GPIO_E12,   4U,    PORT_IOMUXC_AP_BASE,   0x30d8U,  2U},
    {    GPIO_E12,   5U,    PORT_IOMUXC_AP_BASE,   0x3148U,  6U},
    {    GPIO_E12,   7U,    PORT_IOMUXC_AP_BASE,   0x3128U,  2U},
    {    GPIO_E13,   2U,    PORT_IOMUXC_AP_BASE,   0x301cU,  3U},
    {    GPIO_E13,   4U,    PORT_IOMUXC_AP_BASE,   0x30e0U,  1U},
    {    GPIO_E13,   5U,    PORT_IOMUXC_AP_BASE,   0x314cU,  6U},
    {    GPIO_E13,   7U,    PORT_IOMUXC_AP_BASE,   0x3134U,  2U},
    {    GPIO_E14,   2U,    PORT_IOMUXC_AP_BASE,   0x3020U,  3U},
    {    GPIO_E14,   4U,    PORT_IOMUXC_AP_BASE,   0x30ecU,  1U},
    {    GPIO_E14,   5U,    PORT_IOMUXC_SF_BASE,   0x30c4U,  4U},
    {    GPIO_E14,   7U,    PORT_IOMUXC_AP_BASE,   0x313cU,  2U},
    {    GPIO_E15,   2U,    PORT_IOMUXC_AP_BASE,   0x3024U,  3U},
    {    GPIO_E15,   4U,    PORT_IOMUXC_AP_BASE,   0x30f8U,  1U},
    {    GPIO_E15,   5U,    PORT_IOMUXC_SF_BASE,   0x30d4U,  4U},
    {    GPIO_E15,   7U,    PORT_IOMUXC_AP_BASE,   0x3140U,  2U},
    {    GPIO_E16,   2U,    PORT_IOMUXC_AP_BASE,   0x3028U,  3U},
    {    GPIO_E16,   4U,    PORT_IOMUXC_AP_BASE,   0x3100U,  1U},
    {    GPIO_E16,   5U,    PORT_IOMUXC_SF_BASE,   0x30e4U,  4U},
    {    GPIO_E16,   7U,    PORT_IOMUXC_AP_BASE,   0x3144U,  2U},
    {    GPIO_E17,   2U,    PORT_IOMUXC_AP_BASE,   0x302cU,  3U},
    {    GPIO_E17,   4U,    PORT_IOMUXC_AP_BASE,   0x3108U,  1U},
    {    GPIO_E17,   5U,    PORT_IOMUXC_SF_BASE,   0x30f0U,  4U},
    {    GPIO_E17,   7U,    PORT_IOMUXC_AP_BASE,   0x3168U,  2U},
    {    GPIO_E18,   2U,    PORT_IOMUXC_AP_BASE,   0x3004U,  3U},
    {    GPIO_E18,   4U,    PORT_IOMUXC_AP_BASE,   0x3110U,  1U},
    {    GPIO_E18,   5U,    PORT_IOMUXC_SF_BASE,   0x3108U,  3U},
    {    GPIO_E18,   7U,    PORT_IOMUXC_AP_BASE,   0x3170U,  2U},
    {    GPIO_E19,   2U,    PORT_IOMUXC_AP_BASE,   0x3008U,  3U},
    {    GPIO_E19,   4U,    PORT_IOMUXC_AP_BASE,   0x3118U,  1U},
    {    GPIO_E19,   5U,    PORT_IOMUXC_SF_BASE,   0x3118U,  3U},
    {    GPIO_E19,   7U,    PORT_IOMUXC_AP_BASE,   0x3174U,  2U},
    {    GPIO_E20,   2U,    PORT_IOMUXC_AP_BASE,   0x300cU,  3U},
    {    GPIO_E20,   4U,    PORT_IOMUXC_AP_BASE,   0x3120U,  1U},
    {    GPIO_E20,   5U,    PORT_IOMUXC_AP_BASE,   0x3178U,  2U},
    {    GPIO_E20,   7U,    PORT_IOMUXC_AP_BASE,   0x317cU,  2U},
    {    GPIO_E21,   2U,    PORT_IOMUXC_AP_BASE,   0x3000U,  3U},
    {    GPIO_E21,   4U,    PORT_IOMUXC_AP_BASE,   0x312cU,  1U},
    {    GPIO_E21,   5U,    PORT_IOMUXC_AP_BASE,   0x316cU,  2U},
    {    GPIO_E21,   7U,    PORT_IOMUXC_AP_BASE,   0x3180U,  2U},
    {    GPIO_E22,   4U,    PORT_IOMUXC_AP_BASE,   0x3138U,  1U},
    {    GPIO_E22,   7U,    PORT_IOMUXC_AP_BASE,   0x3188U,  2U},
    {    GPIO_E23,   4U,    PORT_IOMUXC_AP_BASE,   0x30e4U,  2U},
    {    GPIO_E23,   7U,    PORT_IOMUXC_AP_BASE,   0x318cU,  2U},
    {    GPIO_E24,   2U,    PORT_IOMUXC_AP_BASE,   0x30c4U,  2U},
    {    GPIO_E24,   4U,    PORT_IOMUXC_AP_BASE,   0x30f0U,  2U},
    {    GPIO_E24,   5U,    PORT_IOMUXC_AP_BASE,   0x3124U,  2U},
    {    GPIO_E24,   7U,    PORT_IOMUXC_AP_BASE,   0x3190U,  2U},
    {    GPIO_E25,   2U,    PORT_IOMUXC_AP_BASE,   0x3184U,  1U},
    {    GPIO_E25,   4U,    PORT_IOMUXC_AP_BASE,   0x30dcU,  2U},
    {    GPIO_E25,   6U,    PORT_IOMUXC_AP_BASE,   0x3148U,  7U},
    {    GPIO_E25,   7U,    PORT_IOMUXC_AP_BASE,   0x3194U,  2U},
    {    GPIO_E26,   6U,    PORT_IOMUXC_AP_BASE,   0x314cU,  7U},
    {    GPIO_E26,   7U,    PORT_IOMUXC_AP_BASE,   0x3198U,  2U},
};

#define PORT_STOP_SEC_CONST_UNSPECIFIED
#include "Port_MemMap.h"

#ifdef __cplusplus
}
#endif
/* End of file */
