###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID srge04.ecn.purdue.edu)
#  Generated on:      Thu Apr 26 12:43:43 2012
#  Command:           optDesign -preCTS -drv
###############################################################
Path 1: MET Setup Check with Pin I0/U_1/part2/cur_EGDE_reg/CLK 
Endpoint:   I0/U_1/part2/cur_EGDE_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: rst                         (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.189
+ Phase Shift                   7.000
= Required Time                 6.811
- Arrival Time                  3.669
= Slack Time                    3.141
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                |         |       |       |  Time   |   Time   | 
     |---------------------------+----------------+---------+-------+-------+---------+----------| 
     |                           | rst ^          |         | 0.161 |       |   1.100 |    4.241 | 
     | U7                        | YPAD ^ -> DI ^ | PADINC  | 0.466 | 0.338 |   1.438 |    4.579 | 
     | I0/FE_OFC1_nrst           | A ^ -> Y v     | INVX1   | 0.808 | 0.760 |   2.198 |    5.340 | 
     | I0/FE_OFC3_nrst           | A v -> Y ^     | INVX8   | 0.937 | 0.679 |   2.878 |    6.019 | 
     | I0/U_1/part2/U14          | A ^ -> Y v     | INVX1   | 0.374 | 0.414 |   3.291 |    6.432 | 
     | I0/U_1/part2/U13          | A v -> Y v     | OR2X1   | 0.151 | 0.247 |   3.538 |    6.680 | 
     | I0/U_1/part2/U11          | B v -> Y ^     | OAI21X1 | 0.165 | 0.131 |   3.669 |    6.811 | 
     | I0/U_1/part2/cur_EGDE_reg | D ^            | DFFSR   | 0.165 | 0.000 |   3.669 |    6.811 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.000 |       |   0.000 |   -3.141 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -3.141 | 
     | I0/U_1/part2/cur_EGDE_reg | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -3.141 | 
     +------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin I0/U_3/U_1/eopFound_reg/CLK 
Endpoint:   I0/U_3/U_1/eopFound_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: rst                       (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.368
+ Phase Shift                   7.000
= Required Time                 6.632
- Arrival Time                  3.426
= Slack Time                    3.206
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                |          |       |       |  Time   |   Time   | 
     |-------------------------+----------------+----------+-------+-------+---------+----------| 
     |                         | rst ^          |          | 0.161 |       |   1.100 |    4.306 | 
     | U7                      | YPAD ^ -> DI ^ | PADINC   | 0.466 | 0.338 |   1.438 |    4.644 | 
     | I0/FE_OFC1_nrst         | A ^ -> Y v     | INVX1    | 0.808 | 0.760 |   2.198 |    5.404 | 
     | I0/FE_OFC2_nrst         | A v -> Y ^     | INVX8    | 0.980 | 0.779 |   2.977 |    6.183 | 
     | I0/U_3/U_1/U39          | S ^ -> Y v     | MUX2X1   | 0.174 | 0.449 |   3.426 |    6.632 | 
     | I0/U_3/U_1/eopFound_reg | D v            | DFFPOSX1 | 0.174 | 0.000 |   3.426 |    6.632 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                |          |       |       |  Time   |   Time   | 
     |-------------------------+----------------+----------+-------+-------+---------+----------| 
     |                         | clk ^          |          | 0.000 |       |   0.000 |   -3.206 | 
     | U6                      | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -3.206 | 
     | I0/U_3/U_1/eopFound_reg | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -3.206 | 
     +------------------------------------------------------------------------------------------+ 
Path 3: MET Recovery Check with Pin I0/U_4/\tsrDataReg_reg[7] /CLK 
Endpoint:   I0/U_4/\tsrDataReg_reg[7] /S (^) checked with  leading edge of 'clk'
Beginpoint: rst                          (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.021
+ Phase Shift                   7.000
= Required Time                 6.979
- Arrival Time                  3.762
= Slack Time                    3.218
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | rst ^          |        | 0.161 |       |   1.100 |    4.318 | 
     | U7                        | YPAD ^ -> DI ^ | PADINC | 0.466 | 0.338 |   1.438 |    4.656 | 
     | I0/FE_OFC1_nrst           | A ^ -> Y v     | INVX1  | 0.808 | 0.760 |   2.198 |    5.416 | 
     | I0/FE_OFC3_nrst           | A v -> Y ^     | INVX8  | 0.937 | 0.679 |   2.878 |    6.095 | 
     | I0/FE_OFC5_nrst           | A ^ -> Y ^     | BUFX2  | 0.619 | 0.871 |   3.749 |    6.967 | 
     | I0/U_4/\tsrDataReg_reg[7] | S ^            | DFFSR  | 0.619 | 0.013 |   3.762 |    6.979 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.000 |       |   0.000 |   -3.218 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -3.218 | 
     | I0/U_4/\tsrDataReg_reg[7] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -3.218 | 
     +------------------------------------------------------------------------------------------+ 
Path 4: MET Recovery Check with Pin I0/U_4/\tsrDummyReg_reg[0] /CLK 
Endpoint:   I0/U_4/\tsrDummyReg_reg[0] /S (^) checked with  leading edge of 
'clk'
Beginpoint: rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.019
+ Phase Shift                   7.000
= Required Time                 6.981
- Arrival Time                  3.707
= Slack Time                    3.274
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                            |                |        |       |       |  Time   |   Time   | 
     |----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                            | rst ^          |        | 0.161 |       |   1.100 |    4.374 | 
     | U7                         | YPAD ^ -> DI ^ | PADINC | 0.466 | 0.338 |   1.438 |    4.712 | 
     | I0/FE_OFC1_nrst            | A ^ -> Y v     | INVX1  | 0.808 | 0.760 |   2.198 |    5.472 | 
     | I0/FE_OFC2_nrst            | A v -> Y ^     | INVX8  | 0.980 | 0.779 |   2.977 |    6.251 | 
     | I0/FE_OFC4_nrst            | A ^ -> Y ^     | BUFX2  | 0.607 | 0.726 |   3.704 |    6.977 | 
     | I0/U_4/\tsrDummyReg_reg[0] | S ^            | DFFSR  | 0.607 | 0.003 |   3.707 |    6.981 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                            |                |        |       |       |  Time   |   Time   | 
     |----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                            | clk ^          |        | 0.000 |       |   0.000 |   -3.274 | 
     | U6                         | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -3.274 | 
     | I0/U_4/\tsrDummyReg_reg[0] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -3.274 | 
     +-------------------------------------------------------------------------------------------+ 
Path 5: MET Recovery Check with Pin I0/U_4/\tsrDataReg_reg[6] /CLK 
Endpoint:   I0/U_4/\tsrDataReg_reg[6] /S (^) checked with  leading edge of 'clk'
Beginpoint: rst                          (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.019
+ Phase Shift                   7.000
= Required Time                 6.981
- Arrival Time                  3.707
= Slack Time                    3.274
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | rst ^          |        | 0.161 |       |   1.100 |    4.374 | 
     | U7                        | YPAD ^ -> DI ^ | PADINC | 0.466 | 0.338 |   1.438 |    4.712 | 
     | I0/FE_OFC1_nrst           | A ^ -> Y v     | INVX1  | 0.808 | 0.760 |   2.198 |    5.473 | 
     | I0/FE_OFC2_nrst           | A v -> Y ^     | INVX8  | 0.980 | 0.779 |   2.978 |    6.252 | 
     | I0/FE_OFC4_nrst           | A ^ -> Y ^     | BUFX2  | 0.607 | 0.726 |   3.704 |    6.978 | 
     | I0/U_4/\tsrDataReg_reg[6] | S ^            | DFFSR  | 0.607 | 0.003 |   3.707 |    6.981 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.000 |       |   0.000 |   -3.274 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -3.274 | 
     | I0/U_4/\tsrDataReg_reg[6] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -3.274 | 
     +------------------------------------------------------------------------------------------+ 
Path 6: MET Recovery Check with Pin I0/U_6/\sd_reg[3] /CLK 
Endpoint:   I0/U_6/\sd_reg[3] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                  (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.128
+ Phase Shift                   7.000
= Required Time                 7.128
- Arrival Time                  3.761
= Slack Time                    3.367
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                   |                |        |       |       |  Time   |   Time   | 
     |-------------------+----------------+--------+-------+-------+---------+----------| 
     |                   | rst ^          |        | 0.161 |       |   1.100 |    4.467 | 
     | U7                | YPAD ^ -> DI ^ | PADINC | 0.466 | 0.338 |   1.438 |    4.805 | 
     | I0/FE_OFC1_nrst   | A ^ -> Y v     | INVX1  | 0.808 | 0.760 |   2.198 |    5.565 | 
     | I0/FE_OFC3_nrst   | A v -> Y ^     | INVX8  | 0.937 | 0.679 |   2.877 |    6.244 | 
     | I0/FE_OFC5_nrst   | A ^ -> Y ^     | BUFX2  | 0.619 | 0.871 |   3.749 |    7.116 | 
     | I0/U_6/\sd_reg[3] | R ^            | DFFSR  | 0.619 | 0.012 |   3.761 |    7.128 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                   |                |        |       |       |  Time   |   Time   | 
     |-------------------+----------------+--------+-------+-------+---------+----------| 
     |                   | clk ^          |        | 0.000 |       |   0.000 |   -3.367 | 
     | U6                | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -3.367 | 
     | I0/U_6/\sd_reg[3] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -3.367 | 
     +----------------------------------------------------------------------------------+ 
Path 7: MET Recovery Check with Pin I0/U_6/\sd_reg[2] /CLK 
Endpoint:   I0/U_6/\sd_reg[2] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                  (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.128
+ Phase Shift                   7.000
= Required Time                 7.128
- Arrival Time                  3.758
= Slack Time                    3.370
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                   |                |        |       |       |  Time   |   Time   | 
     |-------------------+----------------+--------+-------+-------+---------+----------| 
     |                   | rst ^          |        | 0.161 |       |   1.100 |    4.470 | 
     | U7                | YPAD ^ -> DI ^ | PADINC | 0.466 | 0.338 |   1.438 |    4.808 | 
     | I0/FE_OFC1_nrst   | A ^ -> Y v     | INVX1  | 0.808 | 0.760 |   2.198 |    5.569 | 
     | I0/FE_OFC3_nrst   | A v -> Y ^     | INVX8  | 0.937 | 0.679 |   2.878 |    6.248 | 
     | I0/FE_OFC5_nrst   | A ^ -> Y ^     | BUFX2  | 0.619 | 0.871 |   3.749 |    7.119 | 
     | I0/U_6/\sd_reg[2] | R ^            | DFFSR  | 0.619 | 0.009 |   3.758 |    7.128 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                   |                |        |       |       |  Time   |   Time   | 
     |-------------------+----------------+--------+-------+-------+---------+----------| 
     |                   | clk ^          |        | 0.000 |       |   0.000 |   -3.370 | 
     | U6                | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -3.370 | 
     | I0/U_6/\sd_reg[2] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -3.370 | 
     +----------------------------------------------------------------------------------+ 
Path 8: MET Recovery Check with Pin I0/U_6/\count2_reg[1] /CLK 
Endpoint:   I0/U_6/\count2_reg[1] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                      (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.128
+ Phase Shift                   7.000
= Required Time                 7.128
- Arrival Time                  3.757
= Slack Time                    3.371
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | rst ^          |        | 0.161 |       |   1.100 |    4.471 | 
     | U7                    | YPAD ^ -> DI ^ | PADINC | 0.466 | 0.338 |   1.438 |    4.809 | 
     | I0/FE_OFC1_nrst       | A ^ -> Y v     | INVX1  | 0.808 | 0.760 |   2.198 |    5.569 | 
     | I0/FE_OFC3_nrst       | A v -> Y ^     | INVX8  | 0.937 | 0.679 |   2.878 |    6.248 | 
     | I0/FE_OFC5_nrst       | A ^ -> Y ^     | BUFX2  | 0.619 | 0.871 |   3.749 |    7.119 | 
     | I0/U_6/\count2_reg[1] | R ^            | DFFSR  | 0.619 | 0.008 |   3.757 |    7.128 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.000 |       |   0.000 |   -3.371 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -3.371 | 
     | I0/U_6/\count2_reg[1] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -3.371 | 
     +--------------------------------------------------------------------------------------+ 
Path 9: MET Recovery Check with Pin I0/U_6/\count2_reg[2] /CLK 
Endpoint:   I0/U_6/\count2_reg[2] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                      (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.128
+ Phase Shift                   7.000
= Required Time                 7.128
- Arrival Time                  3.754
= Slack Time                    3.374
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | rst ^          |        | 0.161 |       |   1.100 |    4.474 | 
     | U7                    | YPAD ^ -> DI ^ | PADINC | 0.466 | 0.338 |   1.438 |    4.812 | 
     | I0/FE_OFC1_nrst       | A ^ -> Y v     | INVX1  | 0.808 | 0.760 |   2.198 |    5.572 | 
     | I0/FE_OFC3_nrst       | A v -> Y ^     | INVX8  | 0.937 | 0.679 |   2.878 |    6.251 | 
     | I0/FE_OFC5_nrst       | A ^ -> Y ^     | BUFX2  | 0.619 | 0.871 |   3.749 |    7.122 | 
     | I0/U_6/\count2_reg[2] | R ^            | DFFSR  | 0.619 | 0.005 |   3.754 |    7.128 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.000 |       |   0.000 |   -3.374 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -3.374 | 
     | I0/U_6/\count2_reg[2] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -3.374 | 
     +--------------------------------------------------------------------------------------+ 
Path 10: MET Recovery Check with Pin I0/U_6/\sd_reg[1] /CLK 
Endpoint:   I0/U_6/\sd_reg[1] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                  (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.128
+ Phase Shift                   7.000
= Required Time                 7.128
- Arrival Time                  3.754
= Slack Time                    3.374
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                   |                |        |       |       |  Time   |   Time   | 
     |-------------------+----------------+--------+-------+-------+---------+----------| 
     |                   | rst ^          |        | 0.161 |       |   1.100 |    4.474 | 
     | U7                | YPAD ^ -> DI ^ | PADINC | 0.466 | 0.338 |   1.438 |    4.812 | 
     | I0/FE_OFC1_nrst   | A ^ -> Y v     | INVX1  | 0.808 | 0.760 |   2.198 |    5.572 | 
     | I0/FE_OFC3_nrst   | A v -> Y ^     | INVX8  | 0.937 | 0.679 |   2.878 |    6.251 | 
     | I0/FE_OFC5_nrst   | A ^ -> Y ^     | BUFX2  | 0.619 | 0.871 |   3.749 |    7.122 | 
     | I0/U_6/\sd_reg[1] | R ^            | DFFSR  | 0.619 | 0.005 |   3.754 |    7.128 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                   |                |        |       |       |  Time   |   Time   | 
     |-------------------+----------------+--------+-------+-------+---------+----------| 
     |                   | clk ^          |        | 0.000 |       |   0.000 |   -3.374 | 
     | U6                | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -3.374 | 
     | I0/U_6/\sd_reg[1] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -3.374 | 
     +----------------------------------------------------------------------------------+ 
Path 11: MET Recovery Check with Pin I0/U_6/\count1_reg[6] /CLK 
Endpoint:   I0/U_6/\count1_reg[6] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                      (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.128
+ Phase Shift                   7.000
= Required Time                 7.128
- Arrival Time                  3.754
= Slack Time                    3.374
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | rst ^          |        | 0.161 |       |   1.100 |    4.474 | 
     | U7                    | YPAD ^ -> DI ^ | PADINC | 0.466 | 0.338 |   1.438 |    4.812 | 
     | I0/FE_OFC1_nrst       | A ^ -> Y v     | INVX1  | 0.808 | 0.760 |   2.198 |    5.572 | 
     | I0/FE_OFC3_nrst       | A v -> Y ^     | INVX8  | 0.937 | 0.679 |   2.877 |    6.251 | 
     | I0/FE_OFC5_nrst       | A ^ -> Y ^     | BUFX2  | 0.619 | 0.871 |   3.749 |    7.123 | 
     | I0/U_6/\count1_reg[6] | R ^            | DFFSR  | 0.619 | 0.005 |   3.754 |    7.128 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.000 |       |   0.000 |   -3.374 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -3.374 | 
     | I0/U_6/\count1_reg[6] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -3.374 | 
     +--------------------------------------------------------------------------------------+ 
Path 12: MET Recovery Check with Pin I0/U_6/\count2_reg[4] /CLK 
Endpoint:   I0/U_6/\count2_reg[4] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                      (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.128
+ Phase Shift                   7.000
= Required Time                 7.128
- Arrival Time                  3.753
= Slack Time                    3.374
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | rst ^          |        | 0.161 |       |   1.100 |    4.474 | 
     | U7                    | YPAD ^ -> DI ^ | PADINC | 0.466 | 0.338 |   1.438 |    4.812 | 
     | I0/FE_OFC1_nrst       | A ^ -> Y v     | INVX1  | 0.808 | 0.760 |   2.198 |    5.573 | 
     | I0/FE_OFC3_nrst       | A v -> Y ^     | INVX8  | 0.937 | 0.679 |   2.878 |    6.252 | 
     | I0/FE_OFC5_nrst       | A ^ -> Y ^     | BUFX2  | 0.619 | 0.871 |   3.749 |    7.123 | 
     | I0/U_6/\count2_reg[4] | R ^            | DFFSR  | 0.619 | 0.004 |   3.753 |    7.128 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.000 |       |   0.000 |   -3.374 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -3.374 | 
     | I0/U_6/\count2_reg[4] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -3.374 | 
     +--------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin I0/U_1/part2/cur_FEGDE_reg/CLK 
Endpoint:   I0/U_1/part2/cur_FEGDE_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: rst                          (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.110
+ Phase Shift                   7.000
= Required Time                 6.890
- Arrival Time                  3.504
= Slack Time                    3.386
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                |         |       |       |  Time   |   Time   | 
     |----------------------------+----------------+---------+-------+-------+---------+----------| 
     |                            | rst v          |         | 0.162 |       |   1.116 |    4.502 | 
     | U7                         | YPAD v -> DI v | PADINC  | 0.389 | 0.344 |   1.461 |    4.846 | 
     | I0/FE_OFC1_nrst            | A v -> Y ^     | INVX1   | 0.749 | 0.660 |   2.121 |    5.506 | 
     | I0/FE_OFC2_nrst            | A ^ -> Y v     | INVX8   | 0.974 | 0.765 |   2.885 |    6.271 | 
     | I0/U_1/part2/U12           | C v -> Y ^     | NAND3X1 | 0.307 | 0.499 |   3.384 |    6.770 | 
     | I0/U_1/part2/U8            | A ^ -> Y v     | INVX1   | 0.125 | 0.119 |   3.504 |    6.889 | 
     | I0/U_1/part2/cur_FEGDE_reg | D v            | DFFSR   | 0.125 | 0.000 |   3.504 |    6.890 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                            |                |        |       |       |  Time   |   Time   | 
     |----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                            | clk ^          |        | 0.000 |       |   0.000 |   -3.386 | 
     | U6                         | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -3.386 | 
     | I0/U_1/part2/cur_FEGDE_reg | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -3.386 | 
     +-------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin I0/U_1/part2/cur_EOP_reg/CLK 
Endpoint:   I0/U_1/part2/cur_EOP_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: rst                        (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.188
+ Phase Shift                   7.000
= Required Time                 6.812
- Arrival Time                  3.398
= Slack Time                    3.414
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                          |                |        |       |       |  Time   |   Time   | 
     |--------------------------+----------------+--------+-------+-------+---------+----------| 
     |                          | rst ^          |        | 0.161 |       |   1.100 |    4.514 | 
     | U7                       | YPAD ^ -> DI ^ | PADINC | 0.466 | 0.338 |   1.438 |    4.852 | 
     | I0/FE_OFC1_nrst          | A ^ -> Y v     | INVX1  | 0.808 | 0.760 |   2.198 |    5.613 | 
     | I0/FE_OFC3_nrst          | A v -> Y ^     | INVX8  | 0.937 | 0.679 |   2.878 |    6.292 | 
     | I0/U_1/part2/U14         | A ^ -> Y v     | INVX1  | 0.374 | 0.414 |   3.291 |    6.705 | 
     | I0/U_1/part2/U9          | A v -> Y ^     | NOR2X1 | 0.159 | 0.107 |   3.398 |    6.812 | 
     | I0/U_1/part2/cur_EOP_reg | D ^            | DFFSR  | 0.159 | 0.000 |   3.398 |    6.812 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                          |                |        |       |       |  Time   |   Time   | 
     |--------------------------+----------------+--------+-------+-------+---------+----------| 
     |                          | clk ^          |        | 0.000 |       |   0.000 |   -3.414 | 
     | U6                       | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -3.414 | 
     | I0/U_1/part2/cur_EOP_reg | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -3.414 | 
     +-----------------------------------------------------------------------------------------+ 
Path 15: MET Recovery Check with Pin I0/U_6/\count2_reg[0] /CLK 
Endpoint:   I0/U_6/\count2_reg[0] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                      (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.130
+ Phase Shift                   7.000
= Required Time                 7.130
- Arrival Time                  3.712
= Slack Time                    3.418
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | rst ^          |        | 0.161 |       |   1.100 |    4.518 | 
     | U7                    | YPAD ^ -> DI ^ | PADINC | 0.466 | 0.338 |   1.438 |    4.856 | 
     | I0/FE_OFC1_nrst       | A ^ -> Y v     | INVX1  | 0.808 | 0.760 |   2.198 |    5.616 | 
     | I0/FE_OFC2_nrst       | A v -> Y ^     | INVX8  | 0.980 | 0.779 |   2.977 |    6.396 | 
     | I0/FE_OFC4_nrst       | A ^ -> Y ^     | BUFX2  | 0.607 | 0.726 |   3.704 |    7.122 | 
     | I0/U_6/\count2_reg[0] | R ^            | DFFSR  | 0.607 | 0.009 |   3.712 |    7.130 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.000 |       |   0.000 |   -3.418 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -3.418 | 
     | I0/U_6/\count2_reg[0] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -3.418 | 
     +--------------------------------------------------------------------------------------+ 
Path 16: MET Recovery Check with Pin I0/U_6/\count3_reg[1] /CLK 
Endpoint:   I0/U_6/\count3_reg[1] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                      (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.130
+ Phase Shift                   7.000
= Required Time                 7.130
- Arrival Time                  3.712
= Slack Time                    3.419
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | rst ^          |        | 0.161 |       |   1.100 |    4.519 | 
     | U7                    | YPAD ^ -> DI ^ | PADINC | 0.466 | 0.338 |   1.438 |    4.857 | 
     | I0/FE_OFC1_nrst       | A ^ -> Y v     | INVX1  | 0.808 | 0.760 |   2.198 |    5.617 | 
     | I0/FE_OFC2_nrst       | A v -> Y ^     | INVX8  | 0.980 | 0.779 |   2.978 |    6.396 | 
     | I0/FE_OFC4_nrst       | A ^ -> Y ^     | BUFX2  | 0.607 | 0.726 |   3.704 |    7.122 | 
     | I0/U_6/\count3_reg[1] | R ^            | DFFSR  | 0.607 | 0.008 |   3.712 |    7.130 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.000 |       |   0.000 |   -3.419 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -3.419 | 
     | I0/U_6/\count3_reg[1] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -3.419 | 
     +--------------------------------------------------------------------------------------+ 
Path 17: MET Recovery Check with Pin I0/U_6/\count3_reg[2] /CLK 
Endpoint:   I0/U_6/\count3_reg[2] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                      (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.130
+ Phase Shift                   7.000
= Required Time                 7.130
- Arrival Time                  3.712
= Slack Time                    3.419
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | rst ^          |        | 0.161 |       |   1.100 |    4.519 | 
     | U7                    | YPAD ^ -> DI ^ | PADINC | 0.466 | 0.338 |   1.438 |    4.857 | 
     | I0/FE_OFC1_nrst       | A ^ -> Y v     | INVX1  | 0.808 | 0.760 |   2.198 |    5.617 | 
     | I0/FE_OFC2_nrst       | A v -> Y ^     | INVX8  | 0.980 | 0.779 |   2.978 |    6.396 | 
     | I0/FE_OFC4_nrst       | A ^ -> Y ^     | BUFX2  | 0.607 | 0.726 |   3.704 |    7.122 | 
     | I0/U_6/\count3_reg[2] | R ^            | DFFSR  | 0.607 | 0.008 |   3.712 |    7.130 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.000 |       |   0.000 |   -3.419 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -3.419 | 
     | I0/U_6/\count3_reg[2] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -3.419 | 
     +--------------------------------------------------------------------------------------+ 
Path 18: MET Recovery Check with Pin I0/U_6/\count3_reg[0] /CLK 
Endpoint:   I0/U_6/\count3_reg[0] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                      (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.130
+ Phase Shift                   7.000
= Required Time                 7.130
- Arrival Time                  3.711
= Slack Time                    3.420
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | rst ^          |        | 0.161 |       |   1.100 |    4.520 | 
     | U7                    | YPAD ^ -> DI ^ | PADINC | 0.466 | 0.338 |   1.438 |    4.858 | 
     | I0/FE_OFC1_nrst       | A ^ -> Y v     | INVX1  | 0.808 | 0.760 |   2.198 |    5.618 | 
     | I0/FE_OFC2_nrst       | A v -> Y ^     | INVX8  | 0.980 | 0.779 |   2.977 |    6.397 | 
     | I0/FE_OFC4_nrst       | A ^ -> Y ^     | BUFX2  | 0.607 | 0.726 |   3.704 |    7.124 | 
     | I0/U_6/\count3_reg[0] | R ^            | DFFSR  | 0.607 | 0.007 |   3.711 |    7.130 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.000 |       |   0.000 |   -3.420 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -3.420 | 
     | I0/U_6/\count3_reg[0] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -3.420 | 
     +--------------------------------------------------------------------------------------+ 
Path 19: MET Recovery Check with Pin I0/U_4/load1_reg/CLK 
Endpoint:   I0/U_4/load1_reg/R (^) checked with  leading edge of 'clk'
Beginpoint: rst                (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.130
+ Phase Shift                   7.000
= Required Time                 7.130
- Arrival Time                  3.707
= Slack Time                    3.423
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                  |                |        |       |       |  Time   |   Time   | 
     |------------------+----------------+--------+-------+-------+---------+----------| 
     |                  | rst ^          |        | 0.161 |       |   1.100 |    4.523 | 
     | U7               | YPAD ^ -> DI ^ | PADINC | 0.466 | 0.338 |   1.438 |    4.861 | 
     | I0/FE_OFC1_nrst  | A ^ -> Y v     | INVX1  | 0.808 | 0.760 |   2.198 |    5.621 | 
     | I0/FE_OFC2_nrst  | A v -> Y ^     | INVX8  | 0.980 | 0.779 |   2.977 |    6.401 | 
     | I0/FE_OFC4_nrst  | A ^ -> Y ^     | BUFX2  | 0.607 | 0.726 |   3.704 |    7.127 | 
     | I0/U_4/load1_reg | R ^            | DFFSR  | 0.607 | 0.004 |   3.707 |    7.130 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                  |                |        |       |       |  Time   |   Time   | 
     |------------------+----------------+--------+-------+-------+---------+----------| 
     |                  | clk ^          |        | 0.000 |       |   0.000 |   -3.423 | 
     | U6               | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -3.423 | 
     | I0/U_4/load1_reg | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -3.423 | 
     +---------------------------------------------------------------------------------+ 
Path 20: MET Recovery Check with Pin I0/U_4/load_reg/CLK 
Endpoint:   I0/U_4/load_reg/R (^) checked with  leading edge of 'clk'
Beginpoint: rst               (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.130
+ Phase Shift                   7.000
= Required Time                 7.130
- Arrival Time                  3.707
= Slack Time                    3.424
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |    Instance     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                 |                |        |       |       |  Time   |   Time   | 
     |-----------------+----------------+--------+-------+-------+---------+----------| 
     |                 | rst ^          |        | 0.161 |       |   1.100 |    4.524 | 
     | U7              | YPAD ^ -> DI ^ | PADINC | 0.466 | 0.338 |   1.438 |    4.862 | 
     | I0/FE_OFC1_nrst | A ^ -> Y v     | INVX1  | 0.808 | 0.760 |   2.198 |    5.622 | 
     | I0/FE_OFC2_nrst | A v -> Y ^     | INVX8  | 0.980 | 0.779 |   2.978 |    6.401 | 
     | I0/FE_OFC4_nrst | A ^ -> Y ^     | BUFX2  | 0.607 | 0.726 |   3.704 |    7.127 | 
     | I0/U_4/load_reg | R ^            | DFFSR  | 0.607 | 0.003 |   3.707 |    7.130 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |    Instance     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                 |                |        |       |       |  Time   |   Time   | 
     |-----------------+----------------+--------+-------+-------+---------+----------| 
     |                 | clk ^          |        | 0.000 |       |   0.000 |   -3.424 | 
     | U6              | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -3.424 | 
     | I0/U_4/load_reg | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -3.424 | 
     +--------------------------------------------------------------------------------+ 
Path 21: MET Recovery Check with Pin I0/U_4/load2_reg/CLK 
Endpoint:   I0/U_4/load2_reg/R (^) checked with  leading edge of 'clk'
Beginpoint: rst                (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.130
+ Phase Shift                   7.000
= Required Time                 7.130
- Arrival Time                  3.707
= Slack Time                    3.424
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                  |                |        |       |       |  Time   |   Time   | 
     |------------------+----------------+--------+-------+-------+---------+----------| 
     |                  | rst ^          |        | 0.161 |       |   1.100 |    4.524 | 
     | U7               | YPAD ^ -> DI ^ | PADINC | 0.466 | 0.338 |   1.438 |    4.862 | 
     | I0/FE_OFC1_nrst  | A ^ -> Y v     | INVX1  | 0.808 | 0.760 |   2.198 |    5.622 | 
     | I0/FE_OFC2_nrst  | A v -> Y ^     | INVX8  | 0.980 | 0.779 |   2.977 |    6.401 | 
     | I0/FE_OFC4_nrst  | A ^ -> Y ^     | BUFX2  | 0.607 | 0.726 |   3.704 |    7.128 | 
     | I0/U_4/load2_reg | R ^            | DFFSR  | 0.607 | 0.003 |   3.707 |    7.130 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                  |                |        |       |       |  Time   |   Time   | 
     |------------------+----------------+--------+-------+-------+---------+----------| 
     |                  | clk ^          |        | 0.000 |       |   0.000 |   -3.424 | 
     | U6               | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -3.424 | 
     | I0/U_4/load2_reg | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -3.424 | 
     +---------------------------------------------------------------------------------+ 
Path 22: MET Recovery Check with Pin I0/U_1/part3/data0_buf0_reg/CLK 
Endpoint:   I0/U_1/part3/data0_buf0_reg/S (^) checked with  leading edge of 
'clk'
Beginpoint: rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.013
+ Phase Shift                   7.000
= Required Time                 6.987
- Arrival Time                  3.503
= Slack Time                    3.484
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                |         |       |       |  Time   |   Time   | 
     |-----------------------------+----------------+---------+-------+-------+---------+----------| 
     |                             | rst ^          |         | 0.161 |       |   1.100 |    4.584 | 
     | U7                          | YPAD ^ -> DI ^ | PADINC  | 0.466 | 0.338 |   1.438 |    4.922 | 
     | I0/FE_OFC1_nrst             | A ^ -> Y v     | INVX1   | 0.808 | 0.760 |   2.198 |    5.683 | 
     | I0/FE_OFC2_nrst             | A v -> Y ^     | INVX8   | 0.980 | 0.779 |   2.978 |    6.462 | 
     | I0/U_1/part3/U11            | A ^ -> Y v     | INVX1   | 0.317 | 0.318 |   3.295 |    6.779 | 
     | I0/U_1/part3/U10            | B v -> Y ^     | OAI21X1 | 0.316 | 0.207 |   3.502 |    6.986 | 
     | I0/U_1/part3/data0_buf0_reg | S ^            | DFFSR   | 0.316 | 0.000 |   3.503 |    6.987 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |                |        |       |       |  Time   |   Time   | 
     |-----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                             | clk ^          |        | 0.000 |       |   0.000 |   -3.484 | 
     | U6                          | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -3.484 | 
     | I0/U_1/part3/data0_buf0_reg | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -3.484 | 
     +--------------------------------------------------------------------------------------------+ 
Path 23: MET Recovery Check with Pin I0/U_3/U_1/computerLock_reg/CLK 
Endpoint:   I0/U_3/U_1/computerLock_reg/S (^) checked with  leading edge of 
'clk'
Beginpoint: rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.056
+ Phase Shift                   7.000
= Required Time                 6.944
- Arrival Time                  3.055
= Slack Time                    3.889
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |                |        |       |       |  Time   |   Time   | 
     |-----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                             | rst ^          |        | 0.161 |       |   1.100 |    4.989 | 
     | U7                          | YPAD ^ -> DI ^ | PADINC | 0.466 | 0.338 |   1.438 |    5.327 | 
     | I0/FE_OFC1_nrst             | A ^ -> Y v     | INVX1  | 0.808 | 0.760 |   2.198 |    6.088 | 
     | I0/FE_OFC2_nrst             | A v -> Y ^     | INVX8  | 0.980 | 0.779 |   2.977 |    6.867 | 
     | I0/U_3/U_1/computerLock_reg | S ^            | DFFSR  | 1.008 | 0.077 |   3.055 |    6.944 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |                |        |       |       |  Time   |   Time   | 
     |-----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                             | clk ^          |        | 0.000 |       |   0.000 |   -3.889 | 
     | U6                          | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -3.889 | 
     | I0/U_3/U_1/computerLock_reg | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -3.889 | 
     +--------------------------------------------------------------------------------------------+ 
Path 24: MET Recovery Check with Pin I0/U_3/U_0/computerDataPlusOutput_reg/CLK 
Endpoint:   I0/U_3/U_0/computerDataPlusOutput_reg/S (^) checked with  leading 
edge of 'clk'
Beginpoint: rst                                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.056
+ Phase Shift                   7.000
= Required Time                 6.944
- Arrival Time                  3.054
= Slack Time                    3.890
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                       |                |        |       |       |  Time   |   Time   | 
     |---------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                       | rst ^          |        | 0.161 |       |   1.100 |    4.990 | 
     | U7                                    | YPAD ^ -> DI ^ | PADINC | 0.466 | 0.338 |   1.438 |    5.328 | 
     | I0/FE_OFC1_nrst                       | A ^ -> Y v     | INVX1  | 0.808 | 0.760 |   2.198 |    6.089 | 
     | I0/FE_OFC2_nrst                       | A v -> Y ^     | INVX8  | 0.980 | 0.779 |   2.977 |    6.868 | 
     | I0/U_3/U_0/computerDataPlusOutput_reg | S ^            | DFFSR  | 1.008 | 0.076 |   3.054 |    6.944 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                       |                |        |       |       |  Time   |   Time   | 
     |---------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                       | clk ^          |        | 0.000 |       |   0.000 |   -3.890 | 
     | U6                                    | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -3.890 | 
     | I0/U_3/U_0/computerDataPlusOutput_reg | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -3.890 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 25: MET Recovery Check with Pin I0/U_3/U_1/lockc_reg/CLK 
Endpoint:   I0/U_3/U_1/lockc_reg/S (^) checked with  leading edge of 'clk'
Beginpoint: rst                    (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.056
+ Phase Shift                   7.000
= Required Time                 6.944
- Arrival Time                  3.054
= Slack Time                    3.890
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                      |                |        |       |       |  Time   |   Time   | 
     |----------------------+----------------+--------+-------+-------+---------+----------| 
     |                      | rst ^          |        | 0.161 |       |   1.100 |    4.990 | 
     | U7                   | YPAD ^ -> DI ^ | PADINC | 0.466 | 0.338 |   1.438 |    5.328 | 
     | I0/FE_OFC1_nrst      | A ^ -> Y v     | INVX1  | 0.808 | 0.760 |   2.198 |    6.089 | 
     | I0/FE_OFC2_nrst      | A v -> Y ^     | INVX8  | 0.980 | 0.779 |   2.977 |    6.868 | 
     | I0/U_3/U_1/lockc_reg | S ^            | DFFSR  | 1.008 | 0.076 |   3.054 |    6.944 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                      |                |        |       |       |  Time   |   Time   | 
     |----------------------+----------------+--------+-------+-------+---------+----------| 
     |                      | clk ^          |        | 0.000 |       |   0.000 |   -3.890 | 
     | U6                   | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -3.890 | 
     | I0/U_3/U_1/lockc_reg | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -3.890 | 
     +-------------------------------------------------------------------------------------+ 
Path 26: MET Recovery Check with Pin I0/U_1/part2/d2_reg/CLK 
Endpoint:   I0/U_1/part2/d2_reg/S (^) checked with  leading edge of 'clk'
Beginpoint: rst                   (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.056
+ Phase Shift                   7.000
= Required Time                 6.944
- Arrival Time                  3.053
= Slack Time                    3.891
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                     |                |        |       |       |  Time   |   Time   | 
     |---------------------+----------------+--------+-------+-------+---------+----------| 
     |                     | rst ^          |        | 0.161 |       |   1.100 |    4.991 | 
     | U7                  | YPAD ^ -> DI ^ | PADINC | 0.466 | 0.338 |   1.438 |    5.329 | 
     | I0/FE_OFC1_nrst     | A ^ -> Y v     | INVX1  | 0.808 | 0.760 |   2.198 |    6.089 | 
     | I0/FE_OFC2_nrst     | A v -> Y ^     | INVX8  | 0.980 | 0.779 |   2.977 |    6.868 | 
     | I0/U_1/part2/d2_reg | S ^            | DFFSR  | 1.008 | 0.076 |   3.053 |    6.944 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                     |                |        |       |       |  Time   |   Time   | 
     |---------------------+----------------+--------+-------+-------+---------+----------| 
     |                     | clk ^          |        | 0.000 |       |   0.000 |   -3.891 | 
     | U6                  | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -3.891 | 
     | I0/U_1/part2/d2_reg | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -3.891 | 
     +------------------------------------------------------------------------------------+ 
Path 27: MET Recovery Check with Pin I0/U_1/part2/d1_reg/CLK 
Endpoint:   I0/U_1/part2/d1_reg/S (^) checked with  leading edge of 'clk'
Beginpoint: rst                   (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.056
+ Phase Shift                   7.000
= Required Time                 6.944
- Arrival Time                  3.052
= Slack Time                    3.892
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                     |                |        |       |       |  Time   |   Time   | 
     |---------------------+----------------+--------+-------+-------+---------+----------| 
     |                     | rst ^          |        | 0.161 |       |   1.100 |    4.992 | 
     | U7                  | YPAD ^ -> DI ^ | PADINC | 0.466 | 0.338 |   1.438 |    5.330 | 
     | I0/FE_OFC1_nrst     | A ^ -> Y v     | INVX1  | 0.808 | 0.760 |   2.198 |    6.090 | 
     | I0/FE_OFC2_nrst     | A v -> Y ^     | INVX8  | 0.980 | 0.779 |   2.977 |    6.870 | 
     | I0/U_1/part2/d1_reg | S ^            | DFFSR  | 1.008 | 0.075 |   3.052 |    6.944 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                     |                |        |       |       |  Time   |   Time   | 
     |---------------------+----------------+--------+-------+-------+---------+----------| 
     |                     | clk ^          |        | 0.000 |       |   0.000 |   -3.892 | 
     | U6                  | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -3.892 | 
     | I0/U_1/part2/d1_reg | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -3.892 | 
     +------------------------------------------------------------------------------------+ 
Path 28: MET Recovery Check with Pin I0/U_2/U_0/fifoEmptyReg_reg/CLK 
Endpoint:   I0/U_2/U_0/fifoEmptyReg_reg/S (^) checked with  leading edge of 
'clk'
Beginpoint: rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.056
+ Phase Shift                   7.000
= Required Time                 6.944
- Arrival Time                  3.051
= Slack Time                    3.894
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |                |        |       |       |  Time   |   Time   | 
     |-----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                             | rst ^          |        | 0.161 |       |   1.100 |    4.994 | 
     | U7                          | YPAD ^ -> DI ^ | PADINC | 0.466 | 0.338 |   1.438 |    5.332 | 
     | I0/FE_OFC1_nrst             | A ^ -> Y v     | INVX1  | 0.808 | 0.760 |   2.198 |    6.092 | 
     | I0/FE_OFC3_nrst             | A v -> Y ^     | INVX8  | 0.937 | 0.679 |   2.878 |    6.771 | 
     | I0/U_2/U_0/fifoEmptyReg_reg | S ^            | DFFSR  | 0.992 | 0.173 |   3.051 |    6.944 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |                |        |       |       |  Time   |   Time   | 
     |-----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                             | clk ^          |        | 0.000 |       |   0.000 |   -3.894 | 
     | U6                          | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -3.894 | 
     | I0/U_2/U_0/fifoEmptyReg_reg | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -3.894 | 
     +--------------------------------------------------------------------------------------------+ 
Path 29: MET Recovery Check with Pin I0/U_4/\tsrDataReg_reg[5] /CLK 
Endpoint:   I0/U_4/\tsrDataReg_reg[5] /S (^) checked with  leading edge of 'clk'
Beginpoint: rst                          (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.056
+ Phase Shift                   7.000
= Required Time                 6.944
- Arrival Time                  3.026
= Slack Time                    3.918
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | rst ^          |        | 0.161 |       |   1.100 |    5.018 | 
     | U7                        | YPAD ^ -> DI ^ | PADINC | 0.466 | 0.338 |   1.438 |    5.356 | 
     | I0/FE_OFC1_nrst           | A ^ -> Y v     | INVX1  | 0.808 | 0.760 |   2.198 |    6.117 | 
     | I0/FE_OFC2_nrst           | A v -> Y ^     | INVX8  | 0.980 | 0.779 |   2.977 |    6.896 | 
     | I0/U_4/\tsrDataReg_reg[5] | S ^            | DFFSR  | 1.002 | 0.049 |   3.026 |    6.944 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.000 |       |   0.000 |   -3.918 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -3.918 | 
     | I0/U_4/\tsrDataReg_reg[5] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -3.918 | 
     +------------------------------------------------------------------------------------------+ 
Path 30: MET Recovery Check with Pin I0/U_4/\tsrDataReg_reg[0] /CLK 
Endpoint:   I0/U_4/\tsrDataReg_reg[0] /S (^) checked with  leading edge of 'clk'
Beginpoint: rst                          (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.056
+ Phase Shift                   7.000
= Required Time                 6.944
- Arrival Time                  3.025
= Slack Time                    3.919
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | rst ^          |        | 0.161 |       |   1.100 |    5.019 | 
     | U7                        | YPAD ^ -> DI ^ | PADINC | 0.466 | 0.338 |   1.438 |    5.357 | 
     | I0/FE_OFC1_nrst           | A ^ -> Y v     | INVX1  | 0.808 | 0.760 |   2.198 |    6.117 | 
     | I0/FE_OFC2_nrst           | A v -> Y ^     | INVX8  | 0.980 | 0.779 |   2.977 |    6.897 | 
     | I0/U_4/\tsrDataReg_reg[0] | S ^            | DFFSR  | 1.002 | 0.048 |   3.025 |    6.944 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.000 |       |   0.000 |   -3.919 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -3.919 | 
     | I0/U_4/\tsrDataReg_reg[0] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -3.919 | 
     +------------------------------------------------------------------------------------------+ 
Path 31: MET Recovery Check with Pin I0/U_4/\tsrDataReg_reg[1] /CLK 
Endpoint:   I0/U_4/\tsrDataReg_reg[1] /S (^) checked with  leading edge of 'clk'
Beginpoint: rst                          (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.056
+ Phase Shift                   7.000
= Required Time                 6.944
- Arrival Time                  3.024
= Slack Time                    3.920
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | rst ^          |        | 0.161 |       |   1.100 |    5.020 | 
     | U7                        | YPAD ^ -> DI ^ | PADINC | 0.466 | 0.338 |   1.438 |    5.358 | 
     | I0/FE_OFC1_nrst           | A ^ -> Y v     | INVX1  | 0.808 | 0.760 |   2.198 |    6.118 | 
     | I0/FE_OFC2_nrst           | A v -> Y ^     | INVX8  | 0.980 | 0.779 |   2.977 |    6.897 | 
     | I0/U_4/\tsrDataReg_reg[1] | S ^            | DFFSR  | 1.002 | 0.047 |   3.024 |    6.944 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.000 |       |   0.000 |   -3.920 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -3.920 | 
     | I0/U_4/\tsrDataReg_reg[1] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -3.920 | 
     +------------------------------------------------------------------------------------------+ 
Path 32: MET Recovery Check with Pin I0/U_4/\tsrDataReg_reg[2] /CLK 
Endpoint:   I0/U_4/\tsrDataReg_reg[2] /S (^) checked with  leading edge of 'clk'
Beginpoint: rst                          (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.056
+ Phase Shift                   7.000
= Required Time                 6.944
- Arrival Time                  3.022
= Slack Time                    3.922
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | rst ^          |        | 0.161 |       |   1.100 |    5.022 | 
     | U7                        | YPAD ^ -> DI ^ | PADINC | 0.466 | 0.338 |   1.438 |    5.360 | 
     | I0/FE_OFC1_nrst           | A ^ -> Y v     | INVX1  | 0.808 | 0.760 |   2.198 |    6.121 | 
     | I0/FE_OFC2_nrst           | A v -> Y ^     | INVX8  | 0.980 | 0.779 |   2.978 |    6.900 | 
     | I0/U_4/\tsrDataReg_reg[2] | S ^            | DFFSR  | 1.002 | 0.045 |   3.022 |    6.944 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.000 |       |   0.000 |   -3.922 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -3.922 | 
     | I0/U_4/\tsrDataReg_reg[2] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -3.922 | 
     +------------------------------------------------------------------------------------------+ 
Path 33: MET Recovery Check with Pin I0/U_4/\tsrDataReg_reg[3] /CLK 
Endpoint:   I0/U_4/\tsrDataReg_reg[3] /S (^) checked with  leading edge of 'clk'
Beginpoint: rst                          (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.056
+ Phase Shift                   7.000
= Required Time                 6.944
- Arrival Time                  3.019
= Slack Time                    3.925
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | rst ^          |        | 0.161 |       |   1.100 |    5.025 | 
     | U7                        | YPAD ^ -> DI ^ | PADINC | 0.466 | 0.338 |   1.438 |    5.363 | 
     | I0/FE_OFC1_nrst           | A ^ -> Y v     | INVX1  | 0.808 | 0.760 |   2.198 |    6.124 | 
     | I0/FE_OFC2_nrst           | A v -> Y ^     | INVX8  | 0.980 | 0.779 |   2.977 |    6.903 | 
     | I0/U_4/\tsrDataReg_reg[3] | S ^            | DFFSR  | 1.002 | 0.042 |   3.019 |    6.944 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.000 |       |   0.000 |   -3.925 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -3.925 | 
     | I0/U_4/\tsrDataReg_reg[3] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -3.925 | 
     +------------------------------------------------------------------------------------------+ 
Path 34: MET Recovery Check with Pin I0/U_3/U_4/usbDataPlusSync2_reg/CLK 
Endpoint:   I0/U_3/U_4/usbDataPlusSync2_reg/S (^) checked with  leading edge of 
'clk'
Beginpoint: rst                               (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.055
+ Phase Shift                   7.000
= Required Time                 6.945
- Arrival Time                  3.019
= Slack Time                    3.926
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |                |        |       |       |  Time   |   Time   | 
     |---------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                 | rst ^          |        | 0.161 |       |   1.100 |    5.026 | 
     | U7                              | YPAD ^ -> DI ^ | PADINC | 0.466 | 0.338 |   1.438 |    5.364 | 
     | I0/FE_OFC1_nrst                 | A ^ -> Y v     | INVX1  | 0.808 | 0.760 |   2.198 |    6.125 | 
     | I0/FE_OFC3_nrst                 | A v -> Y ^     | INVX8  | 0.937 | 0.679 |   2.877 |    6.804 | 
     | I0/U_3/U_4/usbDataPlusSync2_reg | S ^            | DFFSR  | 0.967 | 0.141 |   3.019 |    6.945 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |                |        |       |       |  Time   |   Time   | 
     |---------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                 | clk ^          |        | 0.000 |       |   0.000 |   -3.926 | 
     | U6                              | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -3.926 | 
     | I0/U_3/U_4/usbDataPlusSync2_reg | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -3.926 | 
     +------------------------------------------------------------------------------------------------+ 
Path 35: MET Recovery Check with Pin I0/U_4/\tsrDataReg_reg[4] /CLK 
Endpoint:   I0/U_4/\tsrDataReg_reg[4] /S (^) checked with  leading edge of 'clk'
Beginpoint: rst                          (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.056
+ Phase Shift                   7.000
= Required Time                 6.944
- Arrival Time                  3.015
= Slack Time                    3.929
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | rst ^          |        | 0.161 |       |   1.100 |    5.029 | 
     | U7                        | YPAD ^ -> DI ^ | PADINC | 0.466 | 0.338 |   1.438 |    5.367 | 
     | I0/FE_OFC1_nrst           | A ^ -> Y v     | INVX1  | 0.808 | 0.760 |   2.198 |    6.127 | 
     | I0/FE_OFC2_nrst           | A v -> Y ^     | INVX8  | 0.980 | 0.779 |   2.977 |    6.906 | 
     | I0/U_4/\tsrDataReg_reg[4] | S ^            | DFFSR  | 1.001 | 0.038 |   3.015 |    6.944 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.000 |       |   0.000 |   -3.929 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -3.929 | 
     | I0/U_4/\tsrDataReg_reg[4] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -3.929 | 
     +------------------------------------------------------------------------------------------+ 
Path 36: MET Recovery Check with Pin I0/U_3/U_4/usbDataPlusOutputReg_reg/CLK 
Endpoint:   I0/U_3/U_4/usbDataPlusOutputReg_reg/S (^) checked with  leading 
edge of 'clk'
Beginpoint: rst                                   (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.055
+ Phase Shift                   7.000
= Required Time                 6.945
- Arrival Time                  3.015
= Slack Time                    3.930
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | rst ^          |        | 0.161 |       |   1.100 |    5.030 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC | 0.466 | 0.338 |   1.438 |    5.368 | 
     | I0/FE_OFC1_nrst                     | A ^ -> Y v     | INVX1  | 0.808 | 0.760 |   2.198 |    6.128 | 
     | I0/FE_OFC3_nrst                     | A v -> Y ^     | INVX8  | 0.937 | 0.679 |   2.878 |    6.807 | 
     | I0/U_3/U_4/usbDataPlusOutputReg_reg | S ^            | DFFSR  | 0.971 | 0.138 |   3.015 |    6.945 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | clk ^          |        | 0.000 |       |   0.000 |   -3.930 | 
     | U6                                  | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -3.930 | 
     | I0/U_3/U_4/usbDataPlusOutputReg_reg | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -3.930 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 37: MET Recovery Check with Pin I0/U_3/U_0/usbInt1_reg/CLK 
Endpoint:   I0/U_3/U_0/usbInt1_reg/S (^) checked with  leading edge of 'clk'
Beginpoint: rst                      (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.055
+ Phase Shift                   7.000
= Required Time                 6.945
- Arrival Time                  3.014
= Slack Time                    3.931
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                        |                |        |       |       |  Time   |   Time   | 
     |------------------------+----------------+--------+-------+-------+---------+----------| 
     |                        | rst ^          |        | 0.161 |       |   1.100 |    5.031 | 
     | U7                     | YPAD ^ -> DI ^ | PADINC | 0.466 | 0.338 |   1.438 |    5.369 | 
     | I0/FE_OFC1_nrst        | A ^ -> Y v     | INVX1  | 0.808 | 0.760 |   2.198 |    6.129 | 
     | I0/FE_OFC3_nrst        | A v -> Y ^     | INVX8  | 0.937 | 0.679 |   2.878 |    6.809 | 
     | I0/U_3/U_0/usbInt1_reg | S ^            | DFFSR  | 0.972 | 0.136 |   3.014 |    6.945 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                        |                |        |       |       |  Time   |   Time   | 
     |------------------------+----------------+--------+-------+-------+---------+----------| 
     |                        | clk ^          |        | 0.000 |       |   0.000 |   -3.931 | 
     | U6                     | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -3.931 | 
     | I0/U_3/U_0/usbInt1_reg | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -3.931 | 
     +---------------------------------------------------------------------------------------+ 
Path 38: MET Recovery Check with Pin I0/U_3/U_4/usbDataPlusSync_reg/CLK 
Endpoint:   I0/U_3/U_4/usbDataPlusSync_reg/S (^) checked with  leading edge of 
'clk'
Beginpoint: rst                              (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.055
+ Phase Shift                   7.000
= Required Time                 6.945
- Arrival Time                  3.014
= Slack Time                    3.931
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | rst ^          |        | 0.161 |       |   1.100 |    5.031 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.466 | 0.338 |   1.438 |    5.369 | 
     | I0/FE_OFC1_nrst                | A ^ -> Y v     | INVX1  | 0.808 | 0.760 |   2.198 |    6.130 | 
     | I0/FE_OFC3_nrst                | A v -> Y ^     | INVX8  | 0.937 | 0.679 |   2.878 |    6.809 | 
     | I0/U_3/U_4/usbDataPlusSync_reg | S ^            | DFFSR  | 0.971 | 0.136 |   3.014 |    6.945 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.000 |       |   0.000 |   -3.931 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -3.931 | 
     | I0/U_3/U_4/usbDataPlusSync_reg | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -3.931 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 39: MET Recovery Check with Pin I0/U_1/part3/data_out_reg/CLK 
Endpoint:   I0/U_1/part3/data_out_reg/S (^) checked with  leading edge of 'clk'
Beginpoint: rst                         (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.056
+ Phase Shift                   7.000
= Required Time                 6.944
- Arrival Time                  2.999
= Slack Time                    3.945
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | rst ^          |        | 0.161 |       |   1.100 |    5.045 | 
     | U7                        | YPAD ^ -> DI ^ | PADINC | 0.466 | 0.338 |   1.438 |    5.383 | 
     | I0/FE_OFC1_nrst           | A ^ -> Y v     | INVX1  | 0.808 | 0.760 |   2.198 |    6.144 | 
     | I0/FE_OFC2_nrst           | A v -> Y ^     | INVX8  | 0.980 | 0.779 |   2.978 |    6.923 | 
     | I0/U_1/part3/data_out_reg | S ^            | DFFSR  | 0.995 | 0.022 |   2.999 |    6.944 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.000 |       |   0.000 |   -3.945 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -3.945 | 
     | I0/U_1/part3/data_out_reg | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -3.945 | 
     +------------------------------------------------------------------------------------------+ 
Path 40: MET Recovery Check with Pin I0/U_3/U_0/computerDataPlusSync_reg/CLK 
Endpoint:   I0/U_3/U_0/computerDataPlusSync_reg/S (^) checked with  leading 
edge of 'clk'
Beginpoint: rst                                   (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.055
+ Phase Shift                   7.000
= Required Time                 6.945
- Arrival Time                  2.990
= Slack Time                    3.954
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | rst ^          |        | 0.161 |       |   1.100 |    5.054 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC | 0.466 | 0.338 |   1.438 |    5.392 | 
     | I0/FE_OFC1_nrst                     | A ^ -> Y v     | INVX1  | 0.808 | 0.760 |   2.198 |    6.153 | 
     | I0/FE_OFC3_nrst                     | A v -> Y ^     | INVX8  | 0.937 | 0.679 |   2.878 |    6.832 | 
     | I0/U_3/U_0/computerDataPlusSync_reg | S ^            | DFFSR  | 0.981 | 0.113 |   2.990 |    6.945 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | clk ^          |        | 0.000 |       |   0.000 |   -3.954 | 
     | U6                                  | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -3.954 | 
     | I0/U_3/U_0/computerDataPlusSync_reg | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -3.954 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 41: MET Recovery Check with Pin I0/U_6/\count2_reg[3] /CLK 
Endpoint:   I0/U_6/\count2_reg[3] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                      (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.022
+ Phase Shift                   7.000
= Required Time                 7.022
- Arrival Time                  3.065
= Slack Time                    3.958
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | rst ^          |        | 0.161 |       |   1.100 |    5.058 | 
     | U7                    | YPAD ^ -> DI ^ | PADINC | 0.466 | 0.338 |   1.438 |    5.396 | 
     | I0/FE_OFC1_nrst       | A ^ -> Y v     | INVX1  | 0.808 | 0.760 |   2.198 |    6.156 | 
     | I0/FE_OFC3_nrst       | A v -> Y ^     | INVX8  | 0.937 | 0.679 |   2.877 |    6.835 | 
     | I0/U_6/\count2_reg[3] | R ^            | DFFSR  | 1.000 | 0.187 |   3.065 |    7.022 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.000 |       |   0.000 |   -3.958 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -3.958 | 
     | I0/U_6/\count2_reg[3] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -3.958 | 
     +--------------------------------------------------------------------------------------+ 
Path 42: MET Recovery Check with Pin I0/U_6/\count1_reg[5] /CLK 
Endpoint:   I0/U_6/\count1_reg[5] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                      (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.022
+ Phase Shift                   7.000
= Required Time                 7.022
- Arrival Time                  3.064
= Slack Time                    3.958
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | rst ^          |        | 0.161 |       |   1.100 |    5.058 | 
     | U7                    | YPAD ^ -> DI ^ | PADINC | 0.466 | 0.338 |   1.438 |    5.396 | 
     | I0/FE_OFC1_nrst       | A ^ -> Y v     | INVX1  | 0.808 | 0.760 |   2.198 |    6.157 | 
     | I0/FE_OFC3_nrst       | A v -> Y ^     | INVX8  | 0.937 | 0.679 |   2.878 |    6.836 | 
     | I0/U_6/\count1_reg[5] | R ^            | DFFSR  | 1.000 | 0.187 |   3.064 |    7.022 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.000 |       |   0.000 |   -3.958 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -3.958 | 
     | I0/U_6/\count1_reg[5] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -3.958 | 
     +--------------------------------------------------------------------------------------+ 
Path 43: MET Recovery Check with Pin I0/U_6/\count1_reg[4] /CLK 
Endpoint:   I0/U_6/\count1_reg[4] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                      (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.022
+ Phase Shift                   7.000
= Required Time                 7.022
- Arrival Time                  3.064
= Slack Time                    3.959
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | rst ^          |        | 0.161 |       |   1.100 |    5.059 | 
     | U7                    | YPAD ^ -> DI ^ | PADINC | 0.466 | 0.338 |   1.438 |    5.397 | 
     | I0/FE_OFC1_nrst       | A ^ -> Y v     | INVX1  | 0.808 | 0.760 |   2.198 |    6.157 | 
     | I0/FE_OFC3_nrst       | A v -> Y ^     | INVX8  | 0.937 | 0.679 |   2.878 |    6.836 | 
     | I0/U_6/\count1_reg[4] | R ^            | DFFSR  | 1.000 | 0.186 |   3.064 |    7.022 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.000 |       |   0.000 |   -3.959 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -3.959 | 
     | I0/U_6/\count1_reg[4] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -3.959 | 
     +--------------------------------------------------------------------------------------+ 
Path 44: MET Recovery Check with Pin I0/U_3/U_4/\cntr_reg[1] /CLK 
Endpoint:   I0/U_3/U_4/\cntr_reg[1] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                        (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.023
+ Phase Shift                   7.000
= Required Time                 7.023
- Arrival Time                  3.063
= Slack Time                    3.959
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                         |                |        |       |       |  Time   |   Time   | 
     |-------------------------+----------------+--------+-------+-------+---------+----------| 
     |                         | rst ^          |        | 0.161 |       |   1.100 |    5.059 | 
     | U7                      | YPAD ^ -> DI ^ | PADINC | 0.466 | 0.338 |   1.438 |    5.397 | 
     | I0/FE_OFC1_nrst         | A ^ -> Y v     | INVX1  | 0.808 | 0.760 |   2.198 |    6.158 | 
     | I0/FE_OFC3_nrst         | A v -> Y ^     | INVX8  | 0.937 | 0.679 |   2.878 |    6.837 | 
     | I0/U_3/U_4/\cntr_reg[1] | R ^            | DFFSR  | 1.000 | 0.186 |   3.063 |    7.023 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                         |                |        |       |       |  Time   |   Time   | 
     |-------------------------+----------------+--------+-------+-------+---------+----------| 
     |                         | clk ^          |        | 0.000 |       |   0.000 |   -3.959 | 
     | U6                      | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -3.959 | 
     | I0/U_3/U_4/\cntr_reg[1] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -3.959 | 
     +----------------------------------------------------------------------------------------+ 
Path 45: MET Recovery Check with Pin I0/U_2/U_0/\gregData_reg[0][7] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[0][7] /R (^) checked with  leading edge of 
'clk'
Beginpoint: rst                               (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.023
+ Phase Shift                   7.000
= Required Time                 7.023
- Arrival Time                  3.063
= Slack Time                    3.960
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | rst ^          |        | 0.161 |       |   1.100 |    5.060 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.466 | 0.338 |   1.438 |    5.398 | 
     | I0/FE_OFC1_nrst                | A ^ -> Y v     | INVX1  | 0.808 | 0.760 |   2.198 |    6.158 | 
     | I0/FE_OFC3_nrst                | A v -> Y ^     | INVX8  | 0.937 | 0.679 |   2.878 |    6.837 | 
     | I0/U_2/U_0/\gregData_reg[0][7] | R ^            | DFFSR  | 0.999 | 0.185 |   3.063 |    7.023 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.000 |       |   0.000 |   -3.960 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -3.960 | 
     | I0/U_2/U_0/\gregData_reg[0][7] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -3.960 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 46: MET Recovery Check with Pin I0/U_2/U_0/\gregData_reg[1][7] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[1][7] /R (^) checked with  leading edge of 
'clk'
Beginpoint: rst                               (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.023
+ Phase Shift                   7.000
= Required Time                 7.023
- Arrival Time                  3.062
= Slack Time                    3.960
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | rst ^          |        | 0.161 |       |   1.100 |    5.060 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.466 | 0.338 |   1.438 |    5.398 | 
     | I0/FE_OFC1_nrst                | A ^ -> Y v     | INVX1  | 0.808 | 0.760 |   2.198 |    6.159 | 
     | I0/FE_OFC3_nrst                | A v -> Y ^     | INVX8  | 0.937 | 0.679 |   2.878 |    6.838 | 
     | I0/U_2/U_0/\gregData_reg[1][7] | R ^            | DFFSR  | 0.999 | 0.185 |   3.062 |    7.023 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.000 |       |   0.000 |   -3.960 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -3.960 | 
     | I0/U_2/U_0/\gregData_reg[1][7] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -3.960 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 47: MET Recovery Check with Pin I0/U_2/U_0/\gregData_reg[0][6] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[0][6] /R (^) checked with  leading edge of 
'clk'
Beginpoint: rst                               (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.023
+ Phase Shift                   7.000
= Required Time                 7.023
- Arrival Time                  3.062
= Slack Time                    3.961
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | rst ^          |        | 0.161 |       |   1.100 |    5.061 | 
     | U7                             | YPAD ^ -> DI ^ | PADINC | 0.466 | 0.338 |   1.438 |    5.399 | 
     | I0/FE_OFC1_nrst                | A ^ -> Y v     | INVX1  | 0.808 | 0.760 |   2.198 |    6.159 | 
     | I0/FE_OFC3_nrst                | A v -> Y ^     | INVX8  | 0.937 | 0.679 |   2.878 |    6.838 | 
     | I0/U_2/U_0/\gregData_reg[0][6] | R ^            | DFFSR  | 0.999 | 0.185 |   3.062 |    7.023 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.000 |       |   0.000 |   -3.961 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -3.961 | 
     | I0/U_2/U_0/\gregData_reg[0][6] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -3.961 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 48: MET Recovery Check with Pin I0/U_6/\count1_reg[3] /CLK 
Endpoint:   I0/U_6/\count1_reg[3] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                      (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.023
+ Phase Shift                   7.000
= Required Time                 7.023
- Arrival Time                  3.062
= Slack Time                    3.961
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | rst ^          |        | 0.161 |       |   1.100 |    5.061 | 
     | U7                    | YPAD ^ -> DI ^ | PADINC | 0.466 | 0.338 |   1.438 |    5.399 | 
     | I0/FE_OFC1_nrst       | A ^ -> Y v     | INVX1  | 0.808 | 0.760 |   2.198 |    6.160 | 
     | I0/FE_OFC3_nrst       | A v -> Y ^     | INVX8  | 0.937 | 0.679 |   2.878 |    6.839 | 
     | I0/U_6/\count1_reg[3] | R ^            | DFFSR  | 0.999 | 0.184 |   3.062 |    7.023 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.000 |       |   0.000 |   -3.961 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -3.961 | 
     | I0/U_6/\count1_reg[3] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -3.961 | 
     +--------------------------------------------------------------------------------------+ 
Path 49: MET Recovery Check with Pin I0/U_3/U_1/eopIn2_reg/CLK 
Endpoint:   I0/U_3/U_1/eopIn2_reg/R (^) checked with  leading edge of 'clk'
Beginpoint: rst                     (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.019
+ Phase Shift                   7.000
= Required Time                 7.019
- Arrival Time                  3.057
= Slack Time                    3.961
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | rst ^          |        | 0.161 |       |   1.100 |    5.061 | 
     | U7                    | YPAD ^ -> DI ^ | PADINC | 0.466 | 0.338 |   1.438 |    5.399 | 
     | I0/FE_OFC1_nrst       | A ^ -> Y v     | INVX1  | 0.808 | 0.760 |   2.198 |    6.160 | 
     | I0/FE_OFC2_nrst       | A v -> Y ^     | INVX8  | 0.980 | 0.779 |   2.977 |    6.939 | 
     | I0/U_3/U_1/eopIn2_reg | R ^            | DFFSR  | 1.009 | 0.080 |   3.057 |    7.019 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.000 |       |   0.000 |   -3.961 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -3.961 | 
     | I0/U_3/U_1/eopIn2_reg | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -3.961 | 
     +--------------------------------------------------------------------------------------+ 
Path 50: MET Recovery Check with Pin I0/U_3/U_4/\cntr_reg[0] /CLK 
Endpoint:   I0/U_3/U_4/\cntr_reg[0] /R (^) checked with  leading edge of 'clk'
Beginpoint: rst                        (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.023
+ Phase Shift                   7.000
= Required Time                 7.023
- Arrival Time                  3.061
= Slack Time                    3.962
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                         |                |        |       |       |  Time   |   Time   | 
     |-------------------------+----------------+--------+-------+-------+---------+----------| 
     |                         | rst ^          |        | 0.161 |       |   1.100 |    5.062 | 
     | U7                      | YPAD ^ -> DI ^ | PADINC | 0.466 | 0.338 |   1.438 |    5.400 | 
     | I0/FE_OFC1_nrst         | A ^ -> Y v     | INVX1  | 0.808 | 0.760 |   2.198 |    6.160 | 
     | I0/FE_OFC3_nrst         | A v -> Y ^     | INVX8  | 0.937 | 0.679 |   2.877 |    6.839 | 
     | I0/U_3/U_4/\cntr_reg[0] | R ^            | DFFSR  | 0.999 | 0.184 |   3.061 |    7.023 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                         |                |        |       |       |  Time   |   Time   | 
     |-------------------------+----------------+--------+-------+-------+---------+----------| 
     |                         | clk ^          |        | 0.000 |       |   0.000 |   -3.962 | 
     | U6                      | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -3.962 | 
     | I0/U_3/U_4/\cntr_reg[0] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -3.962 | 
     +----------------------------------------------------------------------------------------+ 

