<HTML>
<HEAD><TITLE>Synthesis and Ngdbuild Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis and Ngdbuild  Report</big></U></B>
synthesis:  version Diamond (64-bit) 3.11.2.446

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
Sat Aug 22 19:02:04 2020


Command Line:  synthesis -f xo2_vhdl_xo2_vhdl_lattice.synproj -gui 

Synthesis options:
The -a option is MachXO2.
The -s option is 6.
The -t option is CSBGA132.
The -d option is LCMXO2-1200HC.
Using package CSBGA132.
Using performance grade 6.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-1200HC

### Package : CSBGA132

### Speed   : 6

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = ADC_top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.11_x64/ispfpga/xo2c00/data (searchpath added)
-p Z:/FPGA_Flow_Detector/Documents/SimpleSigmaDeltaADCSourceCode/project/xo2/vhdl/xo2_vhdl (searchpath added)
-p Z:/FPGA_Flow_Detector/Documents/SimpleSigmaDeltaADCSourceCode/project/xo2/vhdl (searchpath added)
VHDL library = work
VHDL design file = Z:/FPGA_Flow_Detector/Documents/SimpleSigmaDeltaADCSourceCode/source/vhdl/adc_top.vhd
VHDL design file = Z:/FPGA_Flow_Detector/Documents/SimpleSigmaDeltaADCSourceCode/source/vhdl/box_ave.vhd
VHDL design file = Z:/FPGA_Flow_Detector/Documents/SimpleSigmaDeltaADCSourceCode/source/vhdl/sigmadelta_adc.vhd
NGD file = xo2_vhdl_xo2_vhdl.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
-vh2008

Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "Z:/FPGA_Flow_Detector/Documents/SimpleSigmaDeltaADCSourceCode/project/xo2/vhdl/xo2_vhdl". VHDL-1504
Analyzing VHDL file z:/fpga_flow_detector/documents/simplesigmadeltaadcsourcecode/source/vhdl/adc_top.vhd. VHDL-1481
INFO - synthesis: z:/fpga_flow_detector/documents/simplesigmadeltaadcsourcecode/source/vhdl/adc_top.vhd(66): analyzing entity adc_top. VHDL-1012
INFO - synthesis: z:/fpga_flow_detector/documents/simplesigmadeltaadcsourcecode/source/vhdl/adc_top.vhd(97): analyzing architecture translated. VHDL-1010
Analyzing VHDL file z:/fpga_flow_detector/documents/simplesigmadeltaadcsourcecode/source/vhdl/box_ave.vhd. VHDL-1481
INFO - synthesis: z:/fpga_flow_detector/documents/simplesigmadeltaadcsourcecode/source/vhdl/box_ave.vhd(71): analyzing entity box_ave. VHDL-1012
INFO - synthesis: z:/fpga_flow_detector/documents/simplesigmadeltaadcsourcecode/source/vhdl/box_ave.vhd(98): analyzing architecture translated. VHDL-1010
Analyzing VHDL file z:/fpga_flow_detector/documents/simplesigmadeltaadcsourcecode/source/vhdl/sigmadelta_adc.vhd. VHDL-1481
INFO - synthesis: z:/fpga_flow_detector/documents/simplesigmadeltaadcsourcecode/source/vhdl/sigmadelta_adc.vhd(67): analyzing entity sigmadelta_adc. VHDL-1012
INFO - synthesis: z:/fpga_flow_detector/documents/simplesigmadeltaadcsourcecode/source/vhdl/sigmadelta_adc.vhd(95): analyzing architecture translated. VHDL-1010
unit ADC_top is not yet analyzed. VHDL-1485
z:/fpga_flow_detector/documents/simplesigmadeltaadcsourcecode/source/vhdl/adc_top.vhd(66): executing ADC_top(translated)

WARNING - synthesis: z:/fpga_flow_detector/documents/simplesigmadeltaadcsourcecode/source/vhdl/adc_top.vhd(87): replacing existing netlist ADC_top(translated). VHDL-1205
Top module name (VHDL): ADC_top
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c1200.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.42.
Top-level module name = ADC_top.



GSR instance connected to net rstn_c.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in ADC_top_drc.log.
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file xo2_vhdl_xo2_vhdl.ngd.

################### Begin Area Report (ADC_top)######################
Number of register bits => 86 of 1595 (5 % )
CCU2D => 22
FD1P3AX => 43
FD1P3IX => 12
FD1S3AX => 31
GSR => 1
IB => 3
LUT4 => 19
OB => 14
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk_in_c, loads : 86
Clock Enable Nets
Number of Clock Enables: 5
Top 5 highest fanout Clock Enables:
  Net : SSD_ADC/rollover, loads : 27
  Net : SSD_ADC/BA_INST/accumulate, loads : 18
  Net : SSD_ADC/clk_in_c_enable_13, loads : 13
  Net : SSD_ADC/BA_INST/latch_result, loads : 13
  Net : SSD_ADC/clk_in_c_enable_12, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : SSD_ADC/rollover, loads : 27
  Net : SSD_ADC/BA_INST/accumulate, loads : 18
  Net : SSD_ADC/BA_INST/count_2, loads : 17
  Net : SSD_ADC/clk_in_c_enable_13, loads : 13
  Net : SSD_ADC/BA_INST/latch_result, loads : 13
  Net : SSD_ADC/BA_INST/n4, loads : 12
  Net : SSD_ADC/BA_INST/count_0, loads : 8
  Net : SSD_ADC/BA_INST/count_1, loads : 7
  Net : SSD_ADC/sigma_1, loads : 3
  Net : SSD_ADC/sigma_11, loads : 3
################### End Clock Report ##################

<A name="lse_trs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_in_c]                |  200.000 MHz|  156.446 MHz|     5 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 91.020  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 6.859  secs
--------------------------------------------------------------



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
