
STM32F103C8T6_Structdemo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a798  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b44  0800a8a8  0800a8a8  0000b8a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b3ec  0800b3ec  0000d1f0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b3ec  0800b3ec  0000c3ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b3f4  0800b3f4  0000d1f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b3f4  0800b3f4  0000c3f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b3f8  0800b3f8  0000c3f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f0  20000000  0800b3fc  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000338  200001f0  0800b5ec  0000d1f0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000528  0800b5ec  0000d528  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000d1f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012e55  00000000  00000000  0000d219  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003441  00000000  00000000  0002006e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011f0  00000000  00000000  000234b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000de5  00000000  00000000  000246a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a7e6  00000000  00000000  00025485  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000199ef  00000000  00000000  0003fc6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008f181  00000000  00000000  0005965a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e87db  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005eec  00000000  00000000  000e8820  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000057  00000000  00000000  000ee70c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001f0 	.word	0x200001f0
 800012c:	00000000 	.word	0x00000000
 8000130:	0800a890 	.word	0x0800a890

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001f4 	.word	0x200001f4
 800014c:	0800a890 	.word	0x0800a890

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	@ 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000dd6:	2afd      	cmp	r2, #253	@ 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	@ 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	@ 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	@ 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__aeabi_f2iz>:
 8001024:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001028:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 800102c:	d30f      	bcc.n	800104e <__aeabi_f2iz+0x2a>
 800102e:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8001032:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001036:	d90d      	bls.n	8001054 <__aeabi_f2iz+0x30>
 8001038:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800103c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001040:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8001044:	fa23 f002 	lsr.w	r0, r3, r2
 8001048:	bf18      	it	ne
 800104a:	4240      	negne	r0, r0
 800104c:	4770      	bx	lr
 800104e:	f04f 0000 	mov.w	r0, #0
 8001052:	4770      	bx	lr
 8001054:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001058:	d101      	bne.n	800105e <__aeabi_f2iz+0x3a>
 800105a:	0242      	lsls	r2, r0, #9
 800105c:	d105      	bne.n	800106a <__aeabi_f2iz+0x46>
 800105e:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8001062:	bf08      	it	eq
 8001064:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8001068:	4770      	bx	lr
 800106a:	f04f 0000 	mov.w	r0, #0
 800106e:	4770      	bx	lr

08001070 <__aeabi_f2uiz>:
 8001070:	0042      	lsls	r2, r0, #1
 8001072:	d20e      	bcs.n	8001092 <__aeabi_f2uiz+0x22>
 8001074:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001078:	d30b      	bcc.n	8001092 <__aeabi_f2uiz+0x22>
 800107a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800107e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001082:	d409      	bmi.n	8001098 <__aeabi_f2uiz+0x28>
 8001084:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001088:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800108c:	fa23 f002 	lsr.w	r0, r3, r2
 8001090:	4770      	bx	lr
 8001092:	f04f 0000 	mov.w	r0, #0
 8001096:	4770      	bx	lr
 8001098:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 800109c:	d101      	bne.n	80010a2 <__aeabi_f2uiz+0x32>
 800109e:	0242      	lsls	r2, r0, #9
 80010a0:	d102      	bne.n	80010a8 <__aeabi_f2uiz+0x38>
 80010a2:	f04f 30ff 	mov.w	r0, #4294967295
 80010a6:	4770      	bx	lr
 80010a8:	f04f 0000 	mov.w	r0, #0
 80010ac:	4770      	bx	lr
 80010ae:	bf00      	nop

080010b0 <__aeabi_d2lz>:
 80010b0:	b538      	push	{r3, r4, r5, lr}
 80010b2:	2200      	movs	r2, #0
 80010b4:	2300      	movs	r3, #0
 80010b6:	4604      	mov	r4, r0
 80010b8:	460d      	mov	r5, r1
 80010ba:	f7ff fc7f 	bl	80009bc <__aeabi_dcmplt>
 80010be:	b928      	cbnz	r0, 80010cc <__aeabi_d2lz+0x1c>
 80010c0:	4620      	mov	r0, r4
 80010c2:	4629      	mov	r1, r5
 80010c4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80010c8:	f000 b80a 	b.w	80010e0 <__aeabi_d2ulz>
 80010cc:	4620      	mov	r0, r4
 80010ce:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 80010d2:	f000 f805 	bl	80010e0 <__aeabi_d2ulz>
 80010d6:	4240      	negs	r0, r0
 80010d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80010dc:	bd38      	pop	{r3, r4, r5, pc}
 80010de:	bf00      	nop

080010e0 <__aeabi_d2ulz>:
 80010e0:	b5d0      	push	{r4, r6, r7, lr}
 80010e2:	2200      	movs	r2, #0
 80010e4:	4b0b      	ldr	r3, [pc, #44]	@ (8001114 <__aeabi_d2ulz+0x34>)
 80010e6:	4606      	mov	r6, r0
 80010e8:	460f      	mov	r7, r1
 80010ea:	f7ff f9f5 	bl	80004d8 <__aeabi_dmul>
 80010ee:	f7ff fccb 	bl	8000a88 <__aeabi_d2uiz>
 80010f2:	4604      	mov	r4, r0
 80010f4:	f7ff f976 	bl	80003e4 <__aeabi_ui2d>
 80010f8:	2200      	movs	r2, #0
 80010fa:	4b07      	ldr	r3, [pc, #28]	@ (8001118 <__aeabi_d2ulz+0x38>)
 80010fc:	f7ff f9ec 	bl	80004d8 <__aeabi_dmul>
 8001100:	4602      	mov	r2, r0
 8001102:	460b      	mov	r3, r1
 8001104:	4630      	mov	r0, r6
 8001106:	4639      	mov	r1, r7
 8001108:	f7ff f82e 	bl	8000168 <__aeabi_dsub>
 800110c:	f7ff fcbc 	bl	8000a88 <__aeabi_d2uiz>
 8001110:	4621      	mov	r1, r4
 8001112:	bdd0      	pop	{r4, r6, r7, pc}
 8001114:	3df00000 	.word	0x3df00000
 8001118:	41f00000 	.word	0x41f00000

0800111c <ESP32_Init>:

//esp32_state_t esp32_1;
uint8_t rxdata_ACK[RX_BUF_ACK_MAX];

void ESP32_Init(esp32_state_t* esp32_t)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b082      	sub	sp, #8
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
	esp32_t->state = COMM_IDLE;
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	2200      	movs	r2, #0
 8001128:	701a      	strb	r2, [r3, #0]
	esp32_t->esp32_online = 1;
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	2201      	movs	r2, #1
 800112e:	70da      	strb	r2, [r3, #3]
	esp32_t->retry_cnt = 0;
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	2200      	movs	r2, #0
 8001134:	705a      	strb	r2, [r3, #1]
	esp32_t->ack_start_tick = HAL_GetTick();
 8001136:	f001 fa25 	bl	8002584 <HAL_GetTick>
 800113a:	4603      	mov	r3, r0
 800113c:	b2da      	uxtb	r2, r3
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	709a      	strb	r2, [r3, #2]
}
 8001142:	bf00      	nop
 8001144:	3708      	adds	r7, #8
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}

0800114a <LED_Task_Init>:

/* =====  ===== */
static volatile uint32_t g_led_tick = 0;

/* ===== Init LED ===== */
void LED_Task_Init(LED_TaskCtx_t *ctx, LED_t *led, uint32_t LED_Period) {
 800114a:	b580      	push	{r7, lr}
 800114c:	b084      	sub	sp, #16
 800114e:	af00      	add	r7, sp, #0
 8001150:	60f8      	str	r0, [r7, #12]
 8001152:	60b9      	str	r1, [r7, #8]
 8001154:	607a      	str	r2, [r7, #4]
	ctx->led = led;
 8001156:	68fb      	ldr	r3, [r7, #12]
 8001158:	68ba      	ldr	r2, [r7, #8]
 800115a:	601a      	str	r2, [r3, #0]
	ctx->mode = LED_MODE_OFF;
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	2200      	movs	r2, #0
 8001160:	711a      	strb	r2, [r3, #4]
	ctx->last_tick = 0;
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	2200      	movs	r2, #0
 8001166:	609a      	str	r2, [r3, #8]
	ctx->period = LED_Period;
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	687a      	ldr	r2, [r7, #4]
 800116c:	60da      	str	r2, [r3, #12]

	ctx->error_code  = 0;
 800116e:	68fb      	ldr	r3, [r7, #12]
 8001170:	2200      	movs	r2, #0
 8001172:	741a      	strb	r2, [r3, #16]
	ctx->blink_count = 0;
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	2200      	movs	r2, #0
 8001178:	745a      	strb	r2, [r3, #17]
	ctx->err_sub     = LED_ERR_OFF;
 800117a:	68fb      	ldr	r3, [r7, #12]
 800117c:	2200      	movs	r2, #0
 800117e:	749a      	strb	r2, [r3, #18]

	LED_Off(led);
 8001180:	68b8      	ldr	r0, [r7, #8]
 8001182:	f000 ffc6 	bl	8002112 <LED_Off>
}
 8001186:	bf00      	nop
 8001188:	3710      	adds	r7, #16
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}
	...

08001190 <LED_Task_Tick>:
    ctx->error_code = code;
    LED_Task_SetMode(ctx, LED_MODE_ERROR);
}

//
void LED_Task_Tick(void) {
 8001190:	b480      	push	{r7}
 8001192:	af00      	add	r7, sp, #0
	g_led_tick++;
 8001194:	4b04      	ldr	r3, [pc, #16]	@ (80011a8 <LED_Task_Tick+0x18>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	3301      	adds	r3, #1
 800119a:	4a03      	ldr	r2, [pc, #12]	@ (80011a8 <LED_Task_Tick+0x18>)
 800119c:	6013      	str	r3, [r2, #0]
}
 800119e:	bf00      	nop
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bc80      	pop	{r7}
 80011a4:	4770      	bx	lr
 80011a6:	bf00      	nop
 80011a8:	2000020c 	.word	0x2000020c

080011ac <LED_Task_Loop>:

void LED_Task_Loop(LED_TaskCtx_t *ctx) {
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b084      	sub	sp, #16
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
	uint32_t now = g_led_tick;
 80011b4:	4b48      	ldr	r3, [pc, #288]	@ (80012d8 <LED_Task_Loop+0x12c>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	60fb      	str	r3, [r7, #12]

	switch(ctx->mode)
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	791b      	ldrb	r3, [r3, #4]
 80011be:	2b03      	cmp	r3, #3
 80011c0:	f200 8086 	bhi.w	80012d0 <LED_Task_Loop+0x124>
 80011c4:	a201      	add	r2, pc, #4	@ (adr r2, 80011cc <LED_Task_Loop+0x20>)
 80011c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011ca:	bf00      	nop
 80011cc:	080011dd 	.word	0x080011dd
 80011d0:	080011e9 	.word	0x080011e9
 80011d4:	080011f5 	.word	0x080011f5
 80011d8:	08001217 	.word	0x08001217
	{
	case LED_MODE_OFF:
		LED_Off(ctx->led);
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	4618      	mov	r0, r3
 80011e2:	f000 ff96 	bl	8002112 <LED_Off>
		break;
 80011e6:	e073      	b.n	80012d0 <LED_Task_Loop+0x124>
	case LED_MODE_ON:
		LED_On(ctx->led);
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	4618      	mov	r0, r3
 80011ee:	f000 ff80 	bl	80020f2 <LED_On>
		break;
 80011f2:	e06d      	b.n	80012d0 <LED_Task_Loop+0x124>
	case LED_MODE_RUN:
		if(now - ctx->last_tick >= ctx->period){
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	689b      	ldr	r3, [r3, #8]
 80011f8:	68fa      	ldr	r2, [r7, #12]
 80011fa:	1ad2      	subs	r2, r2, r3
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	68db      	ldr	r3, [r3, #12]
 8001200:	429a      	cmp	r2, r3
 8001202:	d362      	bcc.n	80012ca <LED_Task_Loop+0x11e>
			ctx->last_tick = now;
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	68fa      	ldr	r2, [r7, #12]
 8001208:	609a      	str	r2, [r3, #8]
			LED_Toggle(ctx->led);
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	4618      	mov	r0, r3
 8001210:	f000 ff8f 	bl	8002132 <LED_Toggle>
		}
		break;
 8001214:	e059      	b.n	80012ca <LED_Task_Loop+0x11e>
	case LED_MODE_ERROR:
	        /*  */
	        switch (ctx->err_sub)
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	7c9b      	ldrb	r3, [r3, #18]
 800121a:	2b02      	cmp	r3, #2
 800121c:	d039      	beq.n	8001292 <LED_Task_Loop+0xe6>
 800121e:	2b02      	cmp	r3, #2
 8001220:	dc55      	bgt.n	80012ce <LED_Task_Loop+0x122>
 8001222:	2b00      	cmp	r3, #0
 8001224:	d013      	beq.n	800124e <LED_Task_Loop+0xa2>
 8001226:	2b01      	cmp	r3, #1
 8001228:	d151      	bne.n	80012ce <LED_Task_Loop+0x122>
	        {
	        case LED_ERR_ON:
	            if (now - ctx->last_tick >= 200)
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	689b      	ldr	r3, [r3, #8]
 800122e:	68fa      	ldr	r2, [r7, #12]
 8001230:	1ad3      	subs	r3, r2, r3
 8001232:	2bc7      	cmp	r3, #199	@ 0xc7
 8001234:	d943      	bls.n	80012be <LED_Task_Loop+0x112>
	            {
	                ctx->last_tick = now;
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	68fa      	ldr	r2, [r7, #12]
 800123a:	609a      	str	r2, [r3, #8]
	                LED_Off(ctx->led);
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	4618      	mov	r0, r3
 8001242:	f000 ff66 	bl	8002112 <LED_Off>
	                ctx->err_sub = LED_ERR_OFF;
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	2200      	movs	r2, #0
 800124a:	749a      	strb	r2, [r3, #18]
	            }
	            break;
 800124c:	e037      	b.n	80012be <LED_Task_Loop+0x112>

	        case LED_ERR_OFF:
	            if (now - ctx->last_tick >= 200)
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	689b      	ldr	r3, [r3, #8]
 8001252:	68fa      	ldr	r2, [r7, #12]
 8001254:	1ad3      	subs	r3, r2, r3
 8001256:	2bc7      	cmp	r3, #199	@ 0xc7
 8001258:	d933      	bls.n	80012c2 <LED_Task_Loop+0x116>
	            {
	                ctx->last_tick = now;
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	68fa      	ldr	r2, [r7, #12]
 800125e:	609a      	str	r2, [r3, #8]
	                ctx->blink_count++;
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	7c5b      	ldrb	r3, [r3, #17]
 8001264:	3301      	adds	r3, #1
 8001266:	b2da      	uxtb	r2, r3
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	745a      	strb	r2, [r3, #17]

	                if (ctx->blink_count >= ctx->error_code)
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	7c5a      	ldrb	r2, [r3, #17]
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	7c1b      	ldrb	r3, [r3, #16]
 8001274:	429a      	cmp	r2, r3
 8001276:	d303      	bcc.n	8001280 <LED_Task_Loop+0xd4>
	                {
	                    ctx->err_sub = LED_ERR_PAUSE;
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	2202      	movs	r2, #2
 800127c:	749a      	strb	r2, [r3, #18]
	                {
	                    LED_On(ctx->led);
	                    ctx->err_sub = LED_ERR_ON;
	                }
	            }
	            break;
 800127e:	e020      	b.n	80012c2 <LED_Task_Loop+0x116>
	                    LED_On(ctx->led);
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	4618      	mov	r0, r3
 8001286:	f000 ff34 	bl	80020f2 <LED_On>
	                    ctx->err_sub = LED_ERR_ON;
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	2201      	movs	r2, #1
 800128e:	749a      	strb	r2, [r3, #18]
	            break;
 8001290:	e017      	b.n	80012c2 <LED_Task_Loop+0x116>

	        case LED_ERR_PAUSE:
	            if (now - ctx->last_tick >= 1000)
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	689b      	ldr	r3, [r3, #8]
 8001296:	68fa      	ldr	r2, [r7, #12]
 8001298:	1ad3      	subs	r3, r2, r3
 800129a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800129e:	d312      	bcc.n	80012c6 <LED_Task_Loop+0x11a>
	            {
	                ctx->last_tick   = now;
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	68fa      	ldr	r2, [r7, #12]
 80012a4:	609a      	str	r2, [r3, #8]
	                ctx->blink_count = 0;
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	2200      	movs	r2, #0
 80012aa:	745a      	strb	r2, [r3, #17]
	                LED_On(ctx->led);
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	4618      	mov	r0, r3
 80012b2:	f000 ff1e 	bl	80020f2 <LED_On>
	                ctx->err_sub = LED_ERR_ON;
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	2201      	movs	r2, #1
 80012ba:	749a      	strb	r2, [r3, #18]
	            }
	            break;
 80012bc:	e003      	b.n	80012c6 <LED_Task_Loop+0x11a>
	            break;
 80012be:	bf00      	nop
 80012c0:	e005      	b.n	80012ce <LED_Task_Loop+0x122>
	            break;
 80012c2:	bf00      	nop
 80012c4:	e003      	b.n	80012ce <LED_Task_Loop+0x122>
	            break;
 80012c6:	bf00      	nop
	        }
	        break;
 80012c8:	e001      	b.n	80012ce <LED_Task_Loop+0x122>
		break;
 80012ca:	bf00      	nop
 80012cc:	e000      	b.n	80012d0 <LED_Task_Loop+0x124>
	        break;
 80012ce:	bf00      	nop
	}
}
 80012d0:	bf00      	nop
 80012d2:	3710      	adds	r7, #16
 80012d4:	46bd      	mov	sp, r7
 80012d6:	bd80      	pop	{r7, pc}
 80012d8:	2000020c 	.word	0x2000020c

080012dc <Uart1_ReceiveToIdle>:
uint16_t uart_rx_len;

volatile uint8_t uart_rx_flag = 0;

//
void Uart1_ReceiveToIdle() {
 80012dc:	b580      	push	{r7, lr}
 80012de:	af00      	add	r7, sp, #0
	HAL_UARTEx_ReceiveToIdle_DMA(&uart1, receiveData, sizeof(receiveData));
 80012e0:	2240      	movs	r2, #64	@ 0x40
 80012e2:	4907      	ldr	r1, [pc, #28]	@ (8001300 <Uart1_ReceiveToIdle+0x24>)
 80012e4:	4807      	ldr	r0, [pc, #28]	@ (8001304 <Uart1_ReceiveToIdle+0x28>)
 80012e6:	f003 fff2 	bl	80052ce <HAL_UARTEx_ReceiveToIdle_DMA>
	__HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 80012ea:	4b07      	ldr	r3, [pc, #28]	@ (8001308 <Uart1_ReceiveToIdle+0x2c>)
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	681a      	ldr	r2, [r3, #0]
 80012f0:	4b05      	ldr	r3, [pc, #20]	@ (8001308 <Uart1_ReceiveToIdle+0x2c>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	f022 0204 	bic.w	r2, r2, #4
 80012f8:	601a      	str	r2, [r3, #0]
}
 80012fa:	bf00      	nop
 80012fc:	bd80      	pop	{r7, pc}
 80012fe:	bf00      	nop
 8001300:	20000210 	.word	0x20000210
 8001304:	200002f8 	.word	0x200002f8
 8001308:	20000340 	.word	0x20000340

0800130c <Uart_CmdGetTemp>:
			UART_SendString("$ERR#");
	}
}

void Uart_CmdGetTemp(void)
{
 800130c:	b590      	push	{r4, r7, lr}
 800130e:	b093      	sub	sp, #76	@ 0x4c
 8001310:	af02      	add	r7, sp, #8
  /*     */
    char tx_buf[64];

    snprintf(tx_buf, sizeof(tx_buf),
             "$TEMP:%d,HUM:%d#\r\n",
			 (int)(SHT31_Dev_t.temperature * 100),
 8001312:	4b12      	ldr	r3, [pc, #72]	@ (800135c <Uart_CmdGetTemp+0x50>)
 8001314:	685b      	ldr	r3, [r3, #4]
 8001316:	4912      	ldr	r1, [pc, #72]	@ (8001360 <Uart_CmdGetTemp+0x54>)
 8001318:	4618      	mov	r0, r3
 800131a:	f7ff fd33 	bl	8000d84 <__aeabi_fmul>
 800131e:	4603      	mov	r3, r0
    snprintf(tx_buf, sizeof(tx_buf),
 8001320:	4618      	mov	r0, r3
 8001322:	f7ff fe7f 	bl	8001024 <__aeabi_f2iz>
 8001326:	4604      	mov	r4, r0
			 (int)(SHT31_Dev_t.humidity * 100));
 8001328:	4b0c      	ldr	r3, [pc, #48]	@ (800135c <Uart_CmdGetTemp+0x50>)
 800132a:	689b      	ldr	r3, [r3, #8]
 800132c:	490c      	ldr	r1, [pc, #48]	@ (8001360 <Uart_CmdGetTemp+0x54>)
 800132e:	4618      	mov	r0, r3
 8001330:	f7ff fd28 	bl	8000d84 <__aeabi_fmul>
 8001334:	4603      	mov	r3, r0
    snprintf(tx_buf, sizeof(tx_buf),
 8001336:	4618      	mov	r0, r3
 8001338:	f7ff fe74 	bl	8001024 <__aeabi_f2iz>
 800133c:	4603      	mov	r3, r0
 800133e:	4638      	mov	r0, r7
 8001340:	9300      	str	r3, [sp, #0]
 8001342:	4623      	mov	r3, r4
 8001344:	4a07      	ldr	r2, [pc, #28]	@ (8001364 <Uart_CmdGetTemp+0x58>)
 8001346:	2140      	movs	r1, #64	@ 0x40
 8001348:	f005 fe38 	bl	8006fbc <sniprintf>

    UART_SendString(tx_buf);
 800134c:	463b      	mov	r3, r7
 800134e:	4618      	mov	r0, r3
 8001350:	f001 f8a8 	bl	80024a4 <UART_SendString>
}
 8001354:	bf00      	nop
 8001356:	3744      	adds	r7, #68	@ 0x44
 8001358:	46bd      	mov	sp, r7
 800135a:	bd90      	pop	{r4, r7, pc}
 800135c:	200003c8 	.word	0x200003c8
 8001360:	42c80000 	.word	0x42c80000
 8001364:	0800a90c 	.word	0x0800a90c

08001368 <HAL_UARTEx_RxEventCallback>:
	HAL_UART_Transmit_DMA(&uart1, (uint8_t *)buf, len);
}


/* ----- UART -----  */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 8001368:	b580      	push	{r7, lr}
 800136a:	b082      	sub	sp, #8
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
 8001370:	460b      	mov	r3, r1
 8001372:	807b      	strh	r3, [r7, #2]
		if (huart == &uart1) {
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	4a0f      	ldr	r2, [pc, #60]	@ (80013b4 <HAL_UARTEx_RxEventCallback+0x4c>)
 8001378:	4293      	cmp	r3, r2
 800137a:	d116      	bne.n	80013aa <HAL_UARTEx_RxEventCallback+0x42>
			receiveData[Size] = '\0';  //  \0
 800137c:	887b      	ldrh	r3, [r7, #2]
 800137e:	4a0e      	ldr	r2, [pc, #56]	@ (80013b8 <HAL_UARTEx_RxEventCallback+0x50>)
 8001380:	2100      	movs	r1, #0
 8001382:	54d1      	strb	r1, [r2, r3]
			uart_rx_len = Size;
 8001384:	4a0d      	ldr	r2, [pc, #52]	@ (80013bc <HAL_UARTEx_RxEventCallback+0x54>)
 8001386:	887b      	ldrh	r3, [r7, #2]
 8001388:	8013      	strh	r3, [r2, #0]
			uart_rx_flag = 1; //
 800138a:	4b0d      	ldr	r3, [pc, #52]	@ (80013c0 <HAL_UARTEx_RxEventCallback+0x58>)
 800138c:	2201      	movs	r2, #1
 800138e:	701a      	strb	r2, [r3, #0]
			HAL_UARTEx_ReceiveToIdle_DMA(&uart1, receiveData, sizeof(receiveData));
 8001390:	2240      	movs	r2, #64	@ 0x40
 8001392:	4909      	ldr	r1, [pc, #36]	@ (80013b8 <HAL_UARTEx_RxEventCallback+0x50>)
 8001394:	4807      	ldr	r0, [pc, #28]	@ (80013b4 <HAL_UARTEx_RxEventCallback+0x4c>)
 8001396:	f003 ff9a 	bl	80052ce <HAL_UARTEx_ReceiveToIdle_DMA>
			__HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 800139a:	4b0a      	ldr	r3, [pc, #40]	@ (80013c4 <HAL_UARTEx_RxEventCallback+0x5c>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	681a      	ldr	r2, [r3, #0]
 80013a0:	4b08      	ldr	r3, [pc, #32]	@ (80013c4 <HAL_UARTEx_RxEventCallback+0x5c>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	f022 0204 	bic.w	r2, r2, #4
 80013a8:	601a      	str	r2, [r3, #0]
		}
	}
 80013aa:	bf00      	nop
 80013ac:	3708      	adds	r7, #8
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bd80      	pop	{r7, pc}
 80013b2:	bf00      	nop
 80013b4:	200002f8 	.word	0x200002f8
 80013b8:	20000210 	.word	0x20000210
 80013bc:	20000250 	.word	0x20000250
 80013c0:	20000252 	.word	0x20000252
 80013c4:	20000340 	.word	0x20000340

080013c8 <OLED_W_SCL>:
#include "gpio.h"

/**/

void OLED_W_SCL(uint8_t value)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b082      	sub	sp, #8
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	4603      	mov	r3, r0
 80013d0:	71fb      	strb	r3, [r7, #7]
	if (value)
 80013d2:	79fb      	ldrb	r3, [r7, #7]
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d006      	beq.n	80013e6 <OLED_W_SCL+0x1e>
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
 80013d8:	2201      	movs	r2, #1
 80013da:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80013de:	4807      	ldr	r0, [pc, #28]	@ (80013fc <OLED_W_SCL+0x34>)
 80013e0:	f001 fe32 	bl	8003048 <HAL_GPIO_WritePin>
	}
	else
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
	}
}
 80013e4:	e005      	b.n	80013f2 <OLED_W_SCL+0x2a>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 80013e6:	2200      	movs	r2, #0
 80013e8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80013ec:	4803      	ldr	r0, [pc, #12]	@ (80013fc <OLED_W_SCL+0x34>)
 80013ee:	f001 fe2b 	bl	8003048 <HAL_GPIO_WritePin>
}
 80013f2:	bf00      	nop
 80013f4:	3708      	adds	r7, #8
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	bf00      	nop
 80013fc:	40010c00 	.word	0x40010c00

08001400 <OLED_W_SDA>:

void OLED_W_SDA(uint8_t value)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b082      	sub	sp, #8
 8001404:	af00      	add	r7, sp, #0
 8001406:	4603      	mov	r3, r0
 8001408:	71fb      	strb	r3, [r7, #7]
	if (value)
 800140a:	79fb      	ldrb	r3, [r7, #7]
 800140c:	2b00      	cmp	r3, #0
 800140e:	d006      	beq.n	800141e <OLED_W_SDA+0x1e>
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 8001410:	2201      	movs	r2, #1
 8001412:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001416:	4807      	ldr	r0, [pc, #28]	@ (8001434 <OLED_W_SDA+0x34>)
 8001418:	f001 fe16 	bl	8003048 <HAL_GPIO_WritePin>
	}
	else
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
	}
}
 800141c:	e005      	b.n	800142a <OLED_W_SDA+0x2a>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800141e:	2200      	movs	r2, #0
 8001420:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001424:	4803      	ldr	r0, [pc, #12]	@ (8001434 <OLED_W_SDA+0x34>)
 8001426:	f001 fe0f 	bl	8003048 <HAL_GPIO_WritePin>
}
 800142a:	bf00      	nop
 800142c:	3708      	adds	r7, #8
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	40010c00 	.word	0x40010c00

08001438 <OLED_I2C_Start>:
  * @brief  I2C
  * @param  
  * @retval 
  */
void OLED_I2C_Start(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	af00      	add	r7, sp, #0
	OLED_W_SDA(1);
 800143c:	2001      	movs	r0, #1
 800143e:	f7ff ffdf 	bl	8001400 <OLED_W_SDA>
	OLED_W_SCL(1);
 8001442:	2001      	movs	r0, #1
 8001444:	f7ff ffc0 	bl	80013c8 <OLED_W_SCL>
	OLED_W_SDA(0);
 8001448:	2000      	movs	r0, #0
 800144a:	f7ff ffd9 	bl	8001400 <OLED_W_SDA>
	OLED_W_SCL(0);
 800144e:	2000      	movs	r0, #0
 8001450:	f7ff ffba 	bl	80013c8 <OLED_W_SCL>
}
 8001454:	bf00      	nop
 8001456:	bd80      	pop	{r7, pc}

08001458 <OLED_I2C_Stop>:
  * @brief  I2C
  * @param  
  * @retval 
  */
void OLED_I2C_Stop(void)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	af00      	add	r7, sp, #0
	OLED_W_SDA(0);
 800145c:	2000      	movs	r0, #0
 800145e:	f7ff ffcf 	bl	8001400 <OLED_W_SDA>
	OLED_W_SCL(1);
 8001462:	2001      	movs	r0, #1
 8001464:	f7ff ffb0 	bl	80013c8 <OLED_W_SCL>
	OLED_W_SDA(1);
 8001468:	2001      	movs	r0, #1
 800146a:	f7ff ffc9 	bl	8001400 <OLED_W_SDA>
}
 800146e:	bf00      	nop
 8001470:	bd80      	pop	{r7, pc}

08001472 <OLED_I2C_SendByte>:
  * @brief  I2C
  * @param  Byte 
  * @retval 
  */
void OLED_I2C_SendByte(uint8_t Byte)
{
 8001472:	b580      	push	{r7, lr}
 8001474:	b084      	sub	sp, #16
 8001476:	af00      	add	r7, sp, #0
 8001478:	4603      	mov	r3, r0
 800147a:	71fb      	strb	r3, [r7, #7]
	uint8_t i;
	for (i = 0; i < 8; i++)
 800147c:	2300      	movs	r3, #0
 800147e:	73fb      	strb	r3, [r7, #15]
 8001480:	e016      	b.n	80014b0 <OLED_I2C_SendByte+0x3e>
	{
		OLED_W_SDA(!!(Byte & (0x80 >> i)));
 8001482:	79fa      	ldrb	r2, [r7, #7]
 8001484:	7bfb      	ldrb	r3, [r7, #15]
 8001486:	2180      	movs	r1, #128	@ 0x80
 8001488:	fa41 f303 	asr.w	r3, r1, r3
 800148c:	4013      	ands	r3, r2
 800148e:	2b00      	cmp	r3, #0
 8001490:	bf14      	ite	ne
 8001492:	2301      	movne	r3, #1
 8001494:	2300      	moveq	r3, #0
 8001496:	b2db      	uxtb	r3, r3
 8001498:	4618      	mov	r0, r3
 800149a:	f7ff ffb1 	bl	8001400 <OLED_W_SDA>
		OLED_W_SCL(1);
 800149e:	2001      	movs	r0, #1
 80014a0:	f7ff ff92 	bl	80013c8 <OLED_W_SCL>
		OLED_W_SCL(0);
 80014a4:	2000      	movs	r0, #0
 80014a6:	f7ff ff8f 	bl	80013c8 <OLED_W_SCL>
	for (i = 0; i < 8; i++)
 80014aa:	7bfb      	ldrb	r3, [r7, #15]
 80014ac:	3301      	adds	r3, #1
 80014ae:	73fb      	strb	r3, [r7, #15]
 80014b0:	7bfb      	ldrb	r3, [r7, #15]
 80014b2:	2b07      	cmp	r3, #7
 80014b4:	d9e5      	bls.n	8001482 <OLED_I2C_SendByte+0x10>
	}
	OLED_W_SCL(1);	//
 80014b6:	2001      	movs	r0, #1
 80014b8:	f7ff ff86 	bl	80013c8 <OLED_W_SCL>
	OLED_W_SCL(0);
 80014bc:	2000      	movs	r0, #0
 80014be:	f7ff ff83 	bl	80013c8 <OLED_W_SCL>
}
 80014c2:	bf00      	nop
 80014c4:	3710      	adds	r7, #16
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}

080014ca <OLED_WriteCommand>:
  * @brief  OLED
  * @param  Command 
  * @retval 
  */
void OLED_WriteCommand(uint8_t Command)
{
 80014ca:	b580      	push	{r7, lr}
 80014cc:	b082      	sub	sp, #8
 80014ce:	af00      	add	r7, sp, #0
 80014d0:	4603      	mov	r3, r0
 80014d2:	71fb      	strb	r3, [r7, #7]
	OLED_I2C_Start();
 80014d4:	f7ff ffb0 	bl	8001438 <OLED_I2C_Start>
	OLED_I2C_SendByte(0x78);		//
 80014d8:	2078      	movs	r0, #120	@ 0x78
 80014da:	f7ff ffca 	bl	8001472 <OLED_I2C_SendByte>
	OLED_I2C_SendByte(0x00);		//
 80014de:	2000      	movs	r0, #0
 80014e0:	f7ff ffc7 	bl	8001472 <OLED_I2C_SendByte>
	OLED_I2C_SendByte(Command); 
 80014e4:	79fb      	ldrb	r3, [r7, #7]
 80014e6:	4618      	mov	r0, r3
 80014e8:	f7ff ffc3 	bl	8001472 <OLED_I2C_SendByte>
	OLED_I2C_Stop();
 80014ec:	f7ff ffb4 	bl	8001458 <OLED_I2C_Stop>
}
 80014f0:	bf00      	nop
 80014f2:	3708      	adds	r7, #8
 80014f4:	46bd      	mov	sp, r7
 80014f6:	bd80      	pop	{r7, pc}

080014f8 <OLED_WriteData>:
  * @brief  OLED
  * @param  Data 
  * @retval 
  */
void OLED_WriteData(uint8_t Data)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b082      	sub	sp, #8
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	4603      	mov	r3, r0
 8001500:	71fb      	strb	r3, [r7, #7]
	OLED_I2C_Start();
 8001502:	f7ff ff99 	bl	8001438 <OLED_I2C_Start>
	OLED_I2C_SendByte(0x78);		//
 8001506:	2078      	movs	r0, #120	@ 0x78
 8001508:	f7ff ffb3 	bl	8001472 <OLED_I2C_SendByte>
	OLED_I2C_SendByte(0x40);		//
 800150c:	2040      	movs	r0, #64	@ 0x40
 800150e:	f7ff ffb0 	bl	8001472 <OLED_I2C_SendByte>
	OLED_I2C_SendByte(Data);
 8001512:	79fb      	ldrb	r3, [r7, #7]
 8001514:	4618      	mov	r0, r3
 8001516:	f7ff ffac 	bl	8001472 <OLED_I2C_SendByte>
	OLED_I2C_Stop();
 800151a:	f7ff ff9d 	bl	8001458 <OLED_I2C_Stop>
}
 800151e:	bf00      	nop
 8001520:	3708      	adds	r7, #8
 8001522:	46bd      	mov	sp, r7
 8001524:	bd80      	pop	{r7, pc}

08001526 <OLED_SetCursor>:
  * @param  Y 0~7
  * @param  X 0~127
  * @retval 
  */
void OLED_SetCursor(uint8_t Y, uint8_t X)
{
 8001526:	b580      	push	{r7, lr}
 8001528:	b082      	sub	sp, #8
 800152a:	af00      	add	r7, sp, #0
 800152c:	4603      	mov	r3, r0
 800152e:	460a      	mov	r2, r1
 8001530:	71fb      	strb	r3, [r7, #7]
 8001532:	4613      	mov	r3, r2
 8001534:	71bb      	strb	r3, [r7, #6]
	OLED_WriteCommand(0xB0 | Y);					//Y
 8001536:	79fb      	ldrb	r3, [r7, #7]
 8001538:	f063 034f 	orn	r3, r3, #79	@ 0x4f
 800153c:	b2db      	uxtb	r3, r3
 800153e:	4618      	mov	r0, r3
 8001540:	f7ff ffc3 	bl	80014ca <OLED_WriteCommand>
	OLED_WriteCommand(0x10 | ((X & 0xF0) >> 4));	//X4
 8001544:	79bb      	ldrb	r3, [r7, #6]
 8001546:	091b      	lsrs	r3, r3, #4
 8001548:	b2db      	uxtb	r3, r3
 800154a:	f043 0310 	orr.w	r3, r3, #16
 800154e:	b2db      	uxtb	r3, r3
 8001550:	4618      	mov	r0, r3
 8001552:	f7ff ffba 	bl	80014ca <OLED_WriteCommand>
	OLED_WriteCommand(0x00 | (X & 0x0F));			//X4
 8001556:	79bb      	ldrb	r3, [r7, #6]
 8001558:	f003 030f 	and.w	r3, r3, #15
 800155c:	b2db      	uxtb	r3, r3
 800155e:	4618      	mov	r0, r3
 8001560:	f7ff ffb3 	bl	80014ca <OLED_WriteCommand>
}
 8001564:	bf00      	nop
 8001566:	3708      	adds	r7, #8
 8001568:	46bd      	mov	sp, r7
 800156a:	bd80      	pop	{r7, pc}

0800156c <OLED_Clear>:
  * @brief  OLED
  * @param  
  * @retval 
  */
void OLED_Clear(void)
{  
 800156c:	b580      	push	{r7, lr}
 800156e:	b082      	sub	sp, #8
 8001570:	af00      	add	r7, sp, #0
	uint8_t i, j;
	for (j = 0; j < 8; j++)
 8001572:	2300      	movs	r3, #0
 8001574:	71bb      	strb	r3, [r7, #6]
 8001576:	e014      	b.n	80015a2 <OLED_Clear+0x36>
	{
		OLED_SetCursor(j, 0);
 8001578:	79bb      	ldrb	r3, [r7, #6]
 800157a:	2100      	movs	r1, #0
 800157c:	4618      	mov	r0, r3
 800157e:	f7ff ffd2 	bl	8001526 <OLED_SetCursor>
		for(i = 0; i < 128; i++)
 8001582:	2300      	movs	r3, #0
 8001584:	71fb      	strb	r3, [r7, #7]
 8001586:	e005      	b.n	8001594 <OLED_Clear+0x28>
		{
			OLED_WriteData(0x00);
 8001588:	2000      	movs	r0, #0
 800158a:	f7ff ffb5 	bl	80014f8 <OLED_WriteData>
		for(i = 0; i < 128; i++)
 800158e:	79fb      	ldrb	r3, [r7, #7]
 8001590:	3301      	adds	r3, #1
 8001592:	71fb      	strb	r3, [r7, #7]
 8001594:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001598:	2b00      	cmp	r3, #0
 800159a:	daf5      	bge.n	8001588 <OLED_Clear+0x1c>
	for (j = 0; j < 8; j++)
 800159c:	79bb      	ldrb	r3, [r7, #6]
 800159e:	3301      	adds	r3, #1
 80015a0:	71bb      	strb	r3, [r7, #6]
 80015a2:	79bb      	ldrb	r3, [r7, #6]
 80015a4:	2b07      	cmp	r3, #7
 80015a6:	d9e7      	bls.n	8001578 <OLED_Clear+0xc>
		}
	}
}
 80015a8:	bf00      	nop
 80015aa:	bf00      	nop
 80015ac:	3708      	adds	r7, #8
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bd80      	pop	{r7, pc}
	...

080015b4 <OLED_ShowChar>:
  * @param  Column 1~16
  * @param  Char ASCII
  * @retval 
  */
void OLED_ShowChar(uint8_t Line, uint8_t Column, char Char)
{      	
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b084      	sub	sp, #16
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	4603      	mov	r3, r0
 80015bc:	71fb      	strb	r3, [r7, #7]
 80015be:	460b      	mov	r3, r1
 80015c0:	71bb      	strb	r3, [r7, #6]
 80015c2:	4613      	mov	r3, r2
 80015c4:	717b      	strb	r3, [r7, #5]
	uint8_t i;
	OLED_SetCursor((Line - 1) * 2, (Column - 1) * 8);		//
 80015c6:	79fb      	ldrb	r3, [r7, #7]
 80015c8:	3b01      	subs	r3, #1
 80015ca:	b2db      	uxtb	r3, r3
 80015cc:	005b      	lsls	r3, r3, #1
 80015ce:	b2da      	uxtb	r2, r3
 80015d0:	79bb      	ldrb	r3, [r7, #6]
 80015d2:	3b01      	subs	r3, #1
 80015d4:	b2db      	uxtb	r3, r3
 80015d6:	00db      	lsls	r3, r3, #3
 80015d8:	b2db      	uxtb	r3, r3
 80015da:	4619      	mov	r1, r3
 80015dc:	4610      	mov	r0, r2
 80015de:	f7ff ffa2 	bl	8001526 <OLED_SetCursor>
	for (i = 0; i < 8; i++)
 80015e2:	2300      	movs	r3, #0
 80015e4:	73fb      	strb	r3, [r7, #15]
 80015e6:	e00e      	b.n	8001606 <OLED_ShowChar+0x52>
	{
		OLED_WriteData(OLED_F8x16[Char - ' '][i]);			//
 80015e8:	797b      	ldrb	r3, [r7, #5]
 80015ea:	f1a3 0220 	sub.w	r2, r3, #32
 80015ee:	7bfb      	ldrb	r3, [r7, #15]
 80015f0:	491b      	ldr	r1, [pc, #108]	@ (8001660 <OLED_ShowChar+0xac>)
 80015f2:	0112      	lsls	r2, r2, #4
 80015f4:	440a      	add	r2, r1
 80015f6:	4413      	add	r3, r2
 80015f8:	781b      	ldrb	r3, [r3, #0]
 80015fa:	4618      	mov	r0, r3
 80015fc:	f7ff ff7c 	bl	80014f8 <OLED_WriteData>
	for (i = 0; i < 8; i++)
 8001600:	7bfb      	ldrb	r3, [r7, #15]
 8001602:	3301      	adds	r3, #1
 8001604:	73fb      	strb	r3, [r7, #15]
 8001606:	7bfb      	ldrb	r3, [r7, #15]
 8001608:	2b07      	cmp	r3, #7
 800160a:	d9ed      	bls.n	80015e8 <OLED_ShowChar+0x34>
	}
	OLED_SetCursor((Line - 1) * 2 + 1, (Column - 1) * 8);	//
 800160c:	79fb      	ldrb	r3, [r7, #7]
 800160e:	005b      	lsls	r3, r3, #1
 8001610:	b2db      	uxtb	r3, r3
 8001612:	3b01      	subs	r3, #1
 8001614:	b2da      	uxtb	r2, r3
 8001616:	79bb      	ldrb	r3, [r7, #6]
 8001618:	3b01      	subs	r3, #1
 800161a:	b2db      	uxtb	r3, r3
 800161c:	00db      	lsls	r3, r3, #3
 800161e:	b2db      	uxtb	r3, r3
 8001620:	4619      	mov	r1, r3
 8001622:	4610      	mov	r0, r2
 8001624:	f7ff ff7f 	bl	8001526 <OLED_SetCursor>
	for (i = 0; i < 8; i++)
 8001628:	2300      	movs	r3, #0
 800162a:	73fb      	strb	r3, [r7, #15]
 800162c:	e00f      	b.n	800164e <OLED_ShowChar+0x9a>
	{
		OLED_WriteData(OLED_F8x16[Char - ' '][i + 8]);		//
 800162e:	797b      	ldrb	r3, [r7, #5]
 8001630:	f1a3 0220 	sub.w	r2, r3, #32
 8001634:	7bfb      	ldrb	r3, [r7, #15]
 8001636:	3308      	adds	r3, #8
 8001638:	4909      	ldr	r1, [pc, #36]	@ (8001660 <OLED_ShowChar+0xac>)
 800163a:	0112      	lsls	r2, r2, #4
 800163c:	440a      	add	r2, r1
 800163e:	4413      	add	r3, r2
 8001640:	781b      	ldrb	r3, [r3, #0]
 8001642:	4618      	mov	r0, r3
 8001644:	f7ff ff58 	bl	80014f8 <OLED_WriteData>
	for (i = 0; i < 8; i++)
 8001648:	7bfb      	ldrb	r3, [r7, #15]
 800164a:	3301      	adds	r3, #1
 800164c:	73fb      	strb	r3, [r7, #15]
 800164e:	7bfb      	ldrb	r3, [r7, #15]
 8001650:	2b07      	cmp	r3, #7
 8001652:	d9ec      	bls.n	800162e <OLED_ShowChar+0x7a>
	}
}
 8001654:	bf00      	nop
 8001656:	bf00      	nop
 8001658:	3710      	adds	r7, #16
 800165a:	46bd      	mov	sp, r7
 800165c:	bd80      	pop	{r7, pc}
 800165e:	bf00      	nop
 8001660:	0800a988 	.word	0x0800a988

08001664 <OLED_ShowString>:
  * @param  Column 1~16
  * @param  String ASCII
  * @retval 
  */
void OLED_ShowString(uint8_t Line, uint8_t Column, char *String)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b084      	sub	sp, #16
 8001668:	af00      	add	r7, sp, #0
 800166a:	4603      	mov	r3, r0
 800166c:	603a      	str	r2, [r7, #0]
 800166e:	71fb      	strb	r3, [r7, #7]
 8001670:	460b      	mov	r3, r1
 8001672:	71bb      	strb	r3, [r7, #6]
	uint8_t i;
	for (i = 0; String[i] != '\0'; i++)
 8001674:	2300      	movs	r3, #0
 8001676:	73fb      	strb	r3, [r7, #15]
 8001678:	e00e      	b.n	8001698 <OLED_ShowString+0x34>
	{
		OLED_ShowChar(Line, Column + i, String[i]);
 800167a:	79ba      	ldrb	r2, [r7, #6]
 800167c:	7bfb      	ldrb	r3, [r7, #15]
 800167e:	4413      	add	r3, r2
 8001680:	b2d9      	uxtb	r1, r3
 8001682:	7bfb      	ldrb	r3, [r7, #15]
 8001684:	683a      	ldr	r2, [r7, #0]
 8001686:	4413      	add	r3, r2
 8001688:	781a      	ldrb	r2, [r3, #0]
 800168a:	79fb      	ldrb	r3, [r7, #7]
 800168c:	4618      	mov	r0, r3
 800168e:	f7ff ff91 	bl	80015b4 <OLED_ShowChar>
	for (i = 0; String[i] != '\0'; i++)
 8001692:	7bfb      	ldrb	r3, [r7, #15]
 8001694:	3301      	adds	r3, #1
 8001696:	73fb      	strb	r3, [r7, #15]
 8001698:	7bfb      	ldrb	r3, [r7, #15]
 800169a:	683a      	ldr	r2, [r7, #0]
 800169c:	4413      	add	r3, r2
 800169e:	781b      	ldrb	r3, [r3, #0]
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d1ea      	bne.n	800167a <OLED_ShowString+0x16>
	}
}
 80016a4:	bf00      	nop
 80016a6:	bf00      	nop
 80016a8:	3710      	adds	r7, #16
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bd80      	pop	{r7, pc}

080016ae <OLED_Pow>:
/**
  * @brief  OLED
  * @retval XY
  */
uint32_t OLED_Pow(uint32_t X, uint32_t Y)
{
 80016ae:	b480      	push	{r7}
 80016b0:	b085      	sub	sp, #20
 80016b2:	af00      	add	r7, sp, #0
 80016b4:	6078      	str	r0, [r7, #4]
 80016b6:	6039      	str	r1, [r7, #0]
	uint32_t Result = 1;
 80016b8:	2301      	movs	r3, #1
 80016ba:	60fb      	str	r3, [r7, #12]
	while (Y--)
 80016bc:	e004      	b.n	80016c8 <OLED_Pow+0x1a>
	{
		Result *= X;
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	687a      	ldr	r2, [r7, #4]
 80016c2:	fb02 f303 	mul.w	r3, r2, r3
 80016c6:	60fb      	str	r3, [r7, #12]
	while (Y--)
 80016c8:	683b      	ldr	r3, [r7, #0]
 80016ca:	1e5a      	subs	r2, r3, #1
 80016cc:	603a      	str	r2, [r7, #0]
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d1f5      	bne.n	80016be <OLED_Pow+0x10>
	}
	return Result;
 80016d2:	68fb      	ldr	r3, [r7, #12]
}
 80016d4:	4618      	mov	r0, r3
 80016d6:	3714      	adds	r7, #20
 80016d8:	46bd      	mov	sp, r7
 80016da:	bc80      	pop	{r7}
 80016dc:	4770      	bx	lr
	...

080016e0 <OLED_ShowNum>:
  * @param  Number 0~4294967295
  * @param  Length 1~10
  * @retval 
  */
void OLED_ShowNum(uint8_t Line, uint8_t Column, uint32_t Number, uint8_t Length)
{
 80016e0:	b590      	push	{r4, r7, lr}
 80016e2:	b085      	sub	sp, #20
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	603a      	str	r2, [r7, #0]
 80016e8:	461a      	mov	r2, r3
 80016ea:	4603      	mov	r3, r0
 80016ec:	71fb      	strb	r3, [r7, #7]
 80016ee:	460b      	mov	r3, r1
 80016f0:	71bb      	strb	r3, [r7, #6]
 80016f2:	4613      	mov	r3, r2
 80016f4:	717b      	strb	r3, [r7, #5]
	uint8_t i;
	for (i = 0; i < Length; i++)							
 80016f6:	2300      	movs	r3, #0
 80016f8:	73fb      	strb	r3, [r7, #15]
 80016fa:	e023      	b.n	8001744 <OLED_ShowNum+0x64>
	{
		OLED_ShowChar(Line, Column + i, Number / OLED_Pow(10, Length - i - 1) % 10 + '0');
 80016fc:	79ba      	ldrb	r2, [r7, #6]
 80016fe:	7bfb      	ldrb	r3, [r7, #15]
 8001700:	4413      	add	r3, r2
 8001702:	b2dc      	uxtb	r4, r3
 8001704:	797a      	ldrb	r2, [r7, #5]
 8001706:	7bfb      	ldrb	r3, [r7, #15]
 8001708:	1ad3      	subs	r3, r2, r3
 800170a:	3b01      	subs	r3, #1
 800170c:	4619      	mov	r1, r3
 800170e:	200a      	movs	r0, #10
 8001710:	f7ff ffcd 	bl	80016ae <OLED_Pow>
 8001714:	4602      	mov	r2, r0
 8001716:	683b      	ldr	r3, [r7, #0]
 8001718:	fbb3 f1f2 	udiv	r1, r3, r2
 800171c:	4b0e      	ldr	r3, [pc, #56]	@ (8001758 <OLED_ShowNum+0x78>)
 800171e:	fba3 2301 	umull	r2, r3, r3, r1
 8001722:	08da      	lsrs	r2, r3, #3
 8001724:	4613      	mov	r3, r2
 8001726:	009b      	lsls	r3, r3, #2
 8001728:	4413      	add	r3, r2
 800172a:	005b      	lsls	r3, r3, #1
 800172c:	1aca      	subs	r2, r1, r3
 800172e:	b2d3      	uxtb	r3, r2
 8001730:	3330      	adds	r3, #48	@ 0x30
 8001732:	b2da      	uxtb	r2, r3
 8001734:	79fb      	ldrb	r3, [r7, #7]
 8001736:	4621      	mov	r1, r4
 8001738:	4618      	mov	r0, r3
 800173a:	f7ff ff3b 	bl	80015b4 <OLED_ShowChar>
	for (i = 0; i < Length; i++)							
 800173e:	7bfb      	ldrb	r3, [r7, #15]
 8001740:	3301      	adds	r3, #1
 8001742:	73fb      	strb	r3, [r7, #15]
 8001744:	7bfa      	ldrb	r2, [r7, #15]
 8001746:	797b      	ldrb	r3, [r7, #5]
 8001748:	429a      	cmp	r2, r3
 800174a:	d3d7      	bcc.n	80016fc <OLED_ShowNum+0x1c>
	}
}
 800174c:	bf00      	nop
 800174e:	bf00      	nop
 8001750:	3714      	adds	r7, #20
 8001752:	46bd      	mov	sp, r7
 8001754:	bd90      	pop	{r4, r7, pc}
 8001756:	bf00      	nop
 8001758:	cccccccd 	.word	0xcccccccd

0800175c <OLED_Init>:
  * @brief  OLED
  * @param  
  * @retval 
  */
void OLED_Init(void)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b082      	sub	sp, #8
 8001760:	af00      	add	r7, sp, #0
	uint32_t i, j;
	
	for (i = 0; i < 1000; i++)			//
 8001762:	2300      	movs	r3, #0
 8001764:	607b      	str	r3, [r7, #4]
 8001766:	e00c      	b.n	8001782 <OLED_Init+0x26>
	{
		for (j = 0; j < 1000; j++);
 8001768:	2300      	movs	r3, #0
 800176a:	603b      	str	r3, [r7, #0]
 800176c:	e002      	b.n	8001774 <OLED_Init+0x18>
 800176e:	683b      	ldr	r3, [r7, #0]
 8001770:	3301      	adds	r3, #1
 8001772:	603b      	str	r3, [r7, #0]
 8001774:	683b      	ldr	r3, [r7, #0]
 8001776:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800177a:	d3f8      	bcc.n	800176e <OLED_Init+0x12>
	for (i = 0; i < 1000; i++)			//
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	3301      	adds	r3, #1
 8001780:	607b      	str	r3, [r7, #4]
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001788:	d3ee      	bcc.n	8001768 <OLED_Init+0xc>
	}
	
	MX_GPIO_Init();			//
 800178a:	f000 f871 	bl	8001870 <MX_GPIO_Init>
	
	OLED_WriteCommand(0xAE);	//
 800178e:	20ae      	movs	r0, #174	@ 0xae
 8001790:	f7ff fe9b 	bl	80014ca <OLED_WriteCommand>
	
	OLED_WriteCommand(0xD5);	///
 8001794:	20d5      	movs	r0, #213	@ 0xd5
 8001796:	f7ff fe98 	bl	80014ca <OLED_WriteCommand>
	OLED_WriteCommand(0x80);
 800179a:	2080      	movs	r0, #128	@ 0x80
 800179c:	f7ff fe95 	bl	80014ca <OLED_WriteCommand>
	
	OLED_WriteCommand(0xA8);	//
 80017a0:	20a8      	movs	r0, #168	@ 0xa8
 80017a2:	f7ff fe92 	bl	80014ca <OLED_WriteCommand>
	OLED_WriteCommand(0x3F);
 80017a6:	203f      	movs	r0, #63	@ 0x3f
 80017a8:	f7ff fe8f 	bl	80014ca <OLED_WriteCommand>
	
	OLED_WriteCommand(0xD3);	//
 80017ac:	20d3      	movs	r0, #211	@ 0xd3
 80017ae:	f7ff fe8c 	bl	80014ca <OLED_WriteCommand>
	OLED_WriteCommand(0x00);
 80017b2:	2000      	movs	r0, #0
 80017b4:	f7ff fe89 	bl	80014ca <OLED_WriteCommand>
	
	OLED_WriteCommand(0x40);	//
 80017b8:	2040      	movs	r0, #64	@ 0x40
 80017ba:	f7ff fe86 	bl	80014ca <OLED_WriteCommand>
	
	OLED_WriteCommand(0xA1);	//0xA1 0xA0
 80017be:	20a1      	movs	r0, #161	@ 0xa1
 80017c0:	f7ff fe83 	bl	80014ca <OLED_WriteCommand>
	
	OLED_WriteCommand(0xC8);	//0xC8 0xC0
 80017c4:	20c8      	movs	r0, #200	@ 0xc8
 80017c6:	f7ff fe80 	bl	80014ca <OLED_WriteCommand>

	OLED_WriteCommand(0xDA);	//COM
 80017ca:	20da      	movs	r0, #218	@ 0xda
 80017cc:	f7ff fe7d 	bl	80014ca <OLED_WriteCommand>
	OLED_WriteCommand(0x12);
 80017d0:	2012      	movs	r0, #18
 80017d2:	f7ff fe7a 	bl	80014ca <OLED_WriteCommand>
	
	OLED_WriteCommand(0x81);	//
 80017d6:	2081      	movs	r0, #129	@ 0x81
 80017d8:	f7ff fe77 	bl	80014ca <OLED_WriteCommand>
	OLED_WriteCommand(0xCF);
 80017dc:	20cf      	movs	r0, #207	@ 0xcf
 80017de:	f7ff fe74 	bl	80014ca <OLED_WriteCommand>

	OLED_WriteCommand(0xD9);	//
 80017e2:	20d9      	movs	r0, #217	@ 0xd9
 80017e4:	f7ff fe71 	bl	80014ca <OLED_WriteCommand>
	OLED_WriteCommand(0xF1);
 80017e8:	20f1      	movs	r0, #241	@ 0xf1
 80017ea:	f7ff fe6e 	bl	80014ca <OLED_WriteCommand>

	OLED_WriteCommand(0xDB);	//VCOMH
 80017ee:	20db      	movs	r0, #219	@ 0xdb
 80017f0:	f7ff fe6b 	bl	80014ca <OLED_WriteCommand>
	OLED_WriteCommand(0x30);
 80017f4:	2030      	movs	r0, #48	@ 0x30
 80017f6:	f7ff fe68 	bl	80014ca <OLED_WriteCommand>

	OLED_WriteCommand(0xA4);	///
 80017fa:	20a4      	movs	r0, #164	@ 0xa4
 80017fc:	f7ff fe65 	bl	80014ca <OLED_WriteCommand>

	OLED_WriteCommand(0xA6);	///
 8001800:	20a6      	movs	r0, #166	@ 0xa6
 8001802:	f7ff fe62 	bl	80014ca <OLED_WriteCommand>

	OLED_WriteCommand(0x8D);	//
 8001806:	208d      	movs	r0, #141	@ 0x8d
 8001808:	f7ff fe5f 	bl	80014ca <OLED_WriteCommand>
	OLED_WriteCommand(0x14);
 800180c:	2014      	movs	r0, #20
 800180e:	f7ff fe5c 	bl	80014ca <OLED_WriteCommand>

	OLED_WriteCommand(0xAF);	//
 8001812:	20af      	movs	r0, #175	@ 0xaf
 8001814:	f7ff fe59 	bl	80014ca <OLED_WriteCommand>
		
	OLED_Clear();				//OLED
 8001818:	f7ff fea8 	bl	800156c <OLED_Clear>
}
 800181c:	bf00      	nop
 800181e:	3708      	adds	r7, #8
 8001820:	46bd      	mov	sp, r7
 8001822:	bd80      	pop	{r7, pc}

08001824 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b082      	sub	sp, #8
 8001828:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800182a:	4b10      	ldr	r3, [pc, #64]	@ (800186c <MX_DMA_Init+0x48>)
 800182c:	695b      	ldr	r3, [r3, #20]
 800182e:	4a0f      	ldr	r2, [pc, #60]	@ (800186c <MX_DMA_Init+0x48>)
 8001830:	f043 0301 	orr.w	r3, r3, #1
 8001834:	6153      	str	r3, [r2, #20]
 8001836:	4b0d      	ldr	r3, [pc, #52]	@ (800186c <MX_DMA_Init+0x48>)
 8001838:	695b      	ldr	r3, [r3, #20]
 800183a:	f003 0301 	and.w	r3, r3, #1
 800183e:	607b      	str	r3, [r7, #4]
 8001840:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8001842:	2200      	movs	r2, #0
 8001844:	2100      	movs	r1, #0
 8001846:	200e      	movs	r0, #14
 8001848:	f000 ffa1 	bl	800278e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 800184c:	200e      	movs	r0, #14
 800184e:	f000 ffba 	bl	80027c6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8001852:	2200      	movs	r2, #0
 8001854:	2100      	movs	r1, #0
 8001856:	200f      	movs	r0, #15
 8001858:	f000 ff99 	bl	800278e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 800185c:	200f      	movs	r0, #15
 800185e:	f000 ffb2 	bl	80027c6 <HAL_NVIC_EnableIRQ>

}
 8001862:	bf00      	nop
 8001864:	3708      	adds	r7, #8
 8001866:	46bd      	mov	sp, r7
 8001868:	bd80      	pop	{r7, pc}
 800186a:	bf00      	nop
 800186c:	40021000 	.word	0x40021000

08001870 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b088      	sub	sp, #32
 8001874:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001876:	f107 0310 	add.w	r3, r7, #16
 800187a:	2200      	movs	r2, #0
 800187c:	601a      	str	r2, [r3, #0]
 800187e:	605a      	str	r2, [r3, #4]
 8001880:	609a      	str	r2, [r3, #8]
 8001882:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001884:	4b31      	ldr	r3, [pc, #196]	@ (800194c <MX_GPIO_Init+0xdc>)
 8001886:	699b      	ldr	r3, [r3, #24]
 8001888:	4a30      	ldr	r2, [pc, #192]	@ (800194c <MX_GPIO_Init+0xdc>)
 800188a:	f043 0320 	orr.w	r3, r3, #32
 800188e:	6193      	str	r3, [r2, #24]
 8001890:	4b2e      	ldr	r3, [pc, #184]	@ (800194c <MX_GPIO_Init+0xdc>)
 8001892:	699b      	ldr	r3, [r3, #24]
 8001894:	f003 0320 	and.w	r3, r3, #32
 8001898:	60fb      	str	r3, [r7, #12]
 800189a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800189c:	4b2b      	ldr	r3, [pc, #172]	@ (800194c <MX_GPIO_Init+0xdc>)
 800189e:	699b      	ldr	r3, [r3, #24]
 80018a0:	4a2a      	ldr	r2, [pc, #168]	@ (800194c <MX_GPIO_Init+0xdc>)
 80018a2:	f043 0304 	orr.w	r3, r3, #4
 80018a6:	6193      	str	r3, [r2, #24]
 80018a8:	4b28      	ldr	r3, [pc, #160]	@ (800194c <MX_GPIO_Init+0xdc>)
 80018aa:	699b      	ldr	r3, [r3, #24]
 80018ac:	f003 0304 	and.w	r3, r3, #4
 80018b0:	60bb      	str	r3, [r7, #8]
 80018b2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018b4:	4b25      	ldr	r3, [pc, #148]	@ (800194c <MX_GPIO_Init+0xdc>)
 80018b6:	699b      	ldr	r3, [r3, #24]
 80018b8:	4a24      	ldr	r2, [pc, #144]	@ (800194c <MX_GPIO_Init+0xdc>)
 80018ba:	f043 0308 	orr.w	r3, r3, #8
 80018be:	6193      	str	r3, [r2, #24]
 80018c0:	4b22      	ldr	r3, [pc, #136]	@ (800194c <MX_GPIO_Init+0xdc>)
 80018c2:	699b      	ldr	r3, [r3, #24]
 80018c4:	f003 0308 	and.w	r3, r3, #8
 80018c8:	607b      	str	r3, [r7, #4]
 80018ca:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 80018cc:	2200      	movs	r2, #0
 80018ce:	2101      	movs	r1, #1
 80018d0:	481f      	ldr	r0, [pc, #124]	@ (8001950 <MX_GPIO_Init+0xe0>)
 80018d2:	f001 fbb9 	bl	8003048 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 80018d6:	2201      	movs	r2, #1
 80018d8:	2102      	movs	r1, #2
 80018da:	481d      	ldr	r0, [pc, #116]	@ (8001950 <MX_GPIO_Init+0xe0>)
 80018dc:	f001 fbb4 	bl	8003048 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, OLED_SCL_Pin|OLED_SDA_Pin, GPIO_PIN_SET);
 80018e0:	2201      	movs	r2, #1
 80018e2:	f44f 7140 	mov.w	r1, #768	@ 0x300
 80018e6:	481b      	ldr	r0, [pc, #108]	@ (8001954 <MX_GPIO_Init+0xe4>)
 80018e8:	f001 fbae 	bl	8003048 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED1_Pin */
  GPIO_InitStruct.Pin = LED1_Pin;
 80018ec:	2301      	movs	r3, #1
 80018ee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018f0:	2301      	movs	r3, #1
 80018f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80018f4:	2302      	movs	r3, #2
 80018f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018f8:	2302      	movs	r3, #2
 80018fa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 80018fc:	f107 0310 	add.w	r3, r7, #16
 8001900:	4619      	mov	r1, r3
 8001902:	4813      	ldr	r0, [pc, #76]	@ (8001950 <MX_GPIO_Init+0xe0>)
 8001904:	f001 fa1c 	bl	8002d40 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED2_Pin */
  GPIO_InitStruct.Pin = LED2_Pin;
 8001908:	2302      	movs	r3, #2
 800190a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800190c:	2301      	movs	r3, #1
 800190e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001910:	2301      	movs	r3, #1
 8001912:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001914:	2302      	movs	r3, #2
 8001916:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 8001918:	f107 0310 	add.w	r3, r7, #16
 800191c:	4619      	mov	r1, r3
 800191e:	480c      	ldr	r0, [pc, #48]	@ (8001950 <MX_GPIO_Init+0xe0>)
 8001920:	f001 fa0e 	bl	8002d40 <HAL_GPIO_Init>

  /*Configure GPIO pins : OLED_SCL_Pin OLED_SDA_Pin */
  GPIO_InitStruct.Pin = OLED_SCL_Pin|OLED_SDA_Pin;
 8001924:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001928:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800192a:	2311      	movs	r3, #17
 800192c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800192e:	2301      	movs	r3, #1
 8001930:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001932:	2301      	movs	r3, #1
 8001934:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001936:	f107 0310 	add.w	r3, r7, #16
 800193a:	4619      	mov	r1, r3
 800193c:	4805      	ldr	r0, [pc, #20]	@ (8001954 <MX_GPIO_Init+0xe4>)
 800193e:	f001 f9ff 	bl	8002d40 <HAL_GPIO_Init>

}
 8001942:	bf00      	nop
 8001944:	3720      	adds	r7, #32
 8001946:	46bd      	mov	sp, r7
 8001948:	bd80      	pop	{r7, pc}
 800194a:	bf00      	nop
 800194c:	40021000 	.word	0x40021000
 8001950:	40010800 	.word	0x40010800
 8001954:	40010c00 	.word	0x40010c00

08001958 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800195c:	4b12      	ldr	r3, [pc, #72]	@ (80019a8 <MX_I2C2_Init+0x50>)
 800195e:	4a13      	ldr	r2, [pc, #76]	@ (80019ac <MX_I2C2_Init+0x54>)
 8001960:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001962:	4b11      	ldr	r3, [pc, #68]	@ (80019a8 <MX_I2C2_Init+0x50>)
 8001964:	4a12      	ldr	r2, [pc, #72]	@ (80019b0 <MX_I2C2_Init+0x58>)
 8001966:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001968:	4b0f      	ldr	r3, [pc, #60]	@ (80019a8 <MX_I2C2_Init+0x50>)
 800196a:	2200      	movs	r2, #0
 800196c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800196e:	4b0e      	ldr	r3, [pc, #56]	@ (80019a8 <MX_I2C2_Init+0x50>)
 8001970:	2200      	movs	r2, #0
 8001972:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001974:	4b0c      	ldr	r3, [pc, #48]	@ (80019a8 <MX_I2C2_Init+0x50>)
 8001976:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800197a:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800197c:	4b0a      	ldr	r3, [pc, #40]	@ (80019a8 <MX_I2C2_Init+0x50>)
 800197e:	2200      	movs	r2, #0
 8001980:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001982:	4b09      	ldr	r3, [pc, #36]	@ (80019a8 <MX_I2C2_Init+0x50>)
 8001984:	2200      	movs	r2, #0
 8001986:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001988:	4b07      	ldr	r3, [pc, #28]	@ (80019a8 <MX_I2C2_Init+0x50>)
 800198a:	2200      	movs	r2, #0
 800198c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800198e:	4b06      	ldr	r3, [pc, #24]	@ (80019a8 <MX_I2C2_Init+0x50>)
 8001990:	2200      	movs	r2, #0
 8001992:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001994:	4804      	ldr	r0, [pc, #16]	@ (80019a8 <MX_I2C2_Init+0x50>)
 8001996:	f001 fb89 	bl	80030ac <HAL_I2C_Init>
 800199a:	4603      	mov	r3, r0
 800199c:	2b00      	cmp	r3, #0
 800199e:	d001      	beq.n	80019a4 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80019a0:	f000 f8db 	bl	8001b5a <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80019a4:	bf00      	nop
 80019a6:	bd80      	pop	{r7, pc}
 80019a8:	20000254 	.word	0x20000254
 80019ac:	40005800 	.word	0x40005800
 80019b0:	000186a0 	.word	0x000186a0

080019b4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b088      	sub	sp, #32
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019bc:	f107 0310 	add.w	r3, r7, #16
 80019c0:	2200      	movs	r2, #0
 80019c2:	601a      	str	r2, [r3, #0]
 80019c4:	605a      	str	r2, [r3, #4]
 80019c6:	609a      	str	r2, [r3, #8]
 80019c8:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C2)
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	4a16      	ldr	r2, [pc, #88]	@ (8001a28 <HAL_I2C_MspInit+0x74>)
 80019d0:	4293      	cmp	r3, r2
 80019d2:	d124      	bne.n	8001a1e <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019d4:	4b15      	ldr	r3, [pc, #84]	@ (8001a2c <HAL_I2C_MspInit+0x78>)
 80019d6:	699b      	ldr	r3, [r3, #24]
 80019d8:	4a14      	ldr	r2, [pc, #80]	@ (8001a2c <HAL_I2C_MspInit+0x78>)
 80019da:	f043 0308 	orr.w	r3, r3, #8
 80019de:	6193      	str	r3, [r2, #24]
 80019e0:	4b12      	ldr	r3, [pc, #72]	@ (8001a2c <HAL_I2C_MspInit+0x78>)
 80019e2:	699b      	ldr	r3, [r3, #24]
 80019e4:	f003 0308 	and.w	r3, r3, #8
 80019e8:	60fb      	str	r3, [r7, #12]
 80019ea:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80019ec:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80019f0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80019f2:	2312      	movs	r3, #18
 80019f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80019f6:	2303      	movs	r3, #3
 80019f8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019fa:	f107 0310 	add.w	r3, r7, #16
 80019fe:	4619      	mov	r1, r3
 8001a00:	480b      	ldr	r0, [pc, #44]	@ (8001a30 <HAL_I2C_MspInit+0x7c>)
 8001a02:	f001 f99d 	bl	8002d40 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001a06:	4b09      	ldr	r3, [pc, #36]	@ (8001a2c <HAL_I2C_MspInit+0x78>)
 8001a08:	69db      	ldr	r3, [r3, #28]
 8001a0a:	4a08      	ldr	r2, [pc, #32]	@ (8001a2c <HAL_I2C_MspInit+0x78>)
 8001a0c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001a10:	61d3      	str	r3, [r2, #28]
 8001a12:	4b06      	ldr	r3, [pc, #24]	@ (8001a2c <HAL_I2C_MspInit+0x78>)
 8001a14:	69db      	ldr	r3, [r3, #28]
 8001a16:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a1a:	60bb      	str	r3, [r7, #8]
 8001a1c:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8001a1e:	bf00      	nop
 8001a20:	3720      	adds	r7, #32
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bd80      	pop	{r7, pc}
 8001a26:	bf00      	nop
 8001a28:	40005800 	.word	0x40005800
 8001a2c:	40021000 	.word	0x40021000
 8001a30:	40010c00 	.word	0x40010c00

08001a34 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a38:	f000 fd4c 	bl	80024d4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a3c:	f000 f848 	bl	8001ad0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a40:	f7ff ff16 	bl	8001870 <MX_GPIO_Init>
  MX_DMA_Init();
 8001a44:	f7ff feee 	bl	8001824 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8001a48:	f000 fa5a 	bl	8001f00 <MX_USART1_UART_Init>
  MX_I2C2_Init();
 8001a4c:	f7ff ff84 	bl	8001958 <MX_I2C2_Init>
  MX_TIM2_Init();
 8001a50:	f000 f9e6 	bl	8001e20 <MX_TIM2_Init>

  /* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start_IT(&htim2);
 8001a54:	4817      	ldr	r0, [pc, #92]	@ (8001ab4 <main+0x80>)
 8001a56:	f002 ffbd 	bl	80049d4 <HAL_TIM_Base_Start_IT>

	OLED_Init();
 8001a5a:	f7ff fe7f 	bl	800175c <OLED_Init>
	OLED_ShowString(1, 1, "HelloWorld!!");
 8001a5e:	4a16      	ldr	r2, [pc, #88]	@ (8001ab8 <main+0x84>)
 8001a60:	2101      	movs	r1, #1
 8001a62:	2001      	movs	r0, #1
 8001a64:	f7ff fdfe 	bl	8001664 <OLED_ShowString>

	LED_Task_Init(&LED_run_t, &led_run, 500);
 8001a68:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001a6c:	4913      	ldr	r1, [pc, #76]	@ (8001abc <main+0x88>)
 8001a6e:	4814      	ldr	r0, [pc, #80]	@ (8001ac0 <main+0x8c>)
 8001a70:	f7ff fb6b 	bl	800114a <LED_Task_Init>

//	LED_Task_SetMode(&LED_run_t, LED_MODE_RUN);
//	LED_Task_SetError(&LED_run_t, 8);

	//UART 
	Uart1_ReceiveToIdle ();
 8001a74:	f7ff fc32 	bl	80012dc <Uart1_ReceiveToIdle>

	//SHT31 
	SHT31_Init(&SHT31_Dev_t, &hi2c2, FastPeriodicDataModa);
 8001a78:	2202      	movs	r2, #2
 8001a7a:	4912      	ldr	r1, [pc, #72]	@ (8001ac4 <main+0x90>)
 8001a7c:	4812      	ldr	r0, [pc, #72]	@ (8001ac8 <main+0x94>)
 8001a7e:	f000 fb87 	bl	8002190 <SHT31_Init>

	//SHT31
//	SHT31_SendTwoCmd(0xE0, 0x00);

	//ESP32
	ESP32_Init(&ESP32_t);
 8001a82:	4812      	ldr	r0, [pc, #72]	@ (8001acc <main+0x98>)
 8001a84:	f7ff fb4a 	bl	800111c <ESP32_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
		LED_Task_Loop(&LED_run_t);
 8001a88:	480d      	ldr	r0, [pc, #52]	@ (8001ac0 <main+0x8c>)
 8001a8a:	f7ff fb8f 	bl	80011ac <LED_Task_Loop>
		SHT31_Task(&SHT31_Dev_t);
 8001a8e:	480e      	ldr	r0, [pc, #56]	@ (8001ac8 <main+0x94>)
 8001a90:	f000 fc64 	bl	800235c <SHT31_Task>
//		Uart_Task();
		OLED_ShowNum(3, 1, ESP32_t.state, 1);
 8001a94:	4b0d      	ldr	r3, [pc, #52]	@ (8001acc <main+0x98>)
 8001a96:	781b      	ldrb	r3, [r3, #0]
 8001a98:	461a      	mov	r2, r3
 8001a9a:	2301      	movs	r3, #1
 8001a9c:	2101      	movs	r1, #1
 8001a9e:	2003      	movs	r0, #3
 8001aa0:	f7ff fe1e 	bl	80016e0 <OLED_ShowNum>
//		ESP32_Task(&ESP32_t);
		Uart_CmdGetTemp();
 8001aa4:	f7ff fc32 	bl	800130c <Uart_CmdGetTemp>
		HAL_Delay(1000);
 8001aa8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001aac:	f000 fd74 	bl	8002598 <HAL_Delay>
		LED_Task_Loop(&LED_run_t);
 8001ab0:	bf00      	nop
 8001ab2:	e7e9      	b.n	8001a88 <main+0x54>
 8001ab4:	200002b0 	.word	0x200002b0
 8001ab8:	0800a948 	.word	0x0800a948
 8001abc:	20000000 	.word	0x20000000
 8001ac0:	20000008 	.word	0x20000008
 8001ac4:	20000254 	.word	0x20000254
 8001ac8:	200003c8 	.word	0x200003c8
 8001acc:	200002a8 	.word	0x200002a8

08001ad0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b090      	sub	sp, #64	@ 0x40
 8001ad4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ad6:	f107 0318 	add.w	r3, r7, #24
 8001ada:	2228      	movs	r2, #40	@ 0x28
 8001adc:	2100      	movs	r1, #0
 8001ade:	4618      	mov	r0, r3
 8001ae0:	f005 fb07 	bl	80070f2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ae4:	1d3b      	adds	r3, r7, #4
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	601a      	str	r2, [r3, #0]
 8001aea:	605a      	str	r2, [r3, #4]
 8001aec:	609a      	str	r2, [r3, #8]
 8001aee:	60da      	str	r2, [r3, #12]
 8001af0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001af2:	2301      	movs	r3, #1
 8001af4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001af6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001afa:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001afc:	2300      	movs	r3, #0
 8001afe:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b00:	2301      	movs	r3, #1
 8001b02:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b04:	2302      	movs	r3, #2
 8001b06:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001b08:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001b0c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001b0e:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001b12:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b14:	f107 0318 	add.w	r3, r7, #24
 8001b18:	4618      	mov	r0, r3
 8001b1a:	f002 fafb 	bl	8004114 <HAL_RCC_OscConfig>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d001      	beq.n	8001b28 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001b24:	f000 f819 	bl	8001b5a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b28:	230f      	movs	r3, #15
 8001b2a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b2c:	2302      	movs	r3, #2
 8001b2e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b30:	2300      	movs	r3, #0
 8001b32:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001b34:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001b38:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001b3e:	1d3b      	adds	r3, r7, #4
 8001b40:	2102      	movs	r1, #2
 8001b42:	4618      	mov	r0, r3
 8001b44:	f002 fd68 	bl	8004618 <HAL_RCC_ClockConfig>
 8001b48:	4603      	mov	r3, r0
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d001      	beq.n	8001b52 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001b4e:	f000 f804 	bl	8001b5a <Error_Handler>
  }
}
 8001b52:	bf00      	nop
 8001b54:	3740      	adds	r7, #64	@ 0x40
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bd80      	pop	{r7, pc}

08001b5a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b5a:	b480      	push	{r7}
 8001b5c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b5e:	b672      	cpsid	i
}
 8001b60:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001b62:	bf00      	nop
 8001b64:	e7fd      	b.n	8001b62 <Error_Handler+0x8>
	...

08001b68 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	b085      	sub	sp, #20
 8001b6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001b6e:	4b15      	ldr	r3, [pc, #84]	@ (8001bc4 <HAL_MspInit+0x5c>)
 8001b70:	699b      	ldr	r3, [r3, #24]
 8001b72:	4a14      	ldr	r2, [pc, #80]	@ (8001bc4 <HAL_MspInit+0x5c>)
 8001b74:	f043 0301 	orr.w	r3, r3, #1
 8001b78:	6193      	str	r3, [r2, #24]
 8001b7a:	4b12      	ldr	r3, [pc, #72]	@ (8001bc4 <HAL_MspInit+0x5c>)
 8001b7c:	699b      	ldr	r3, [r3, #24]
 8001b7e:	f003 0301 	and.w	r3, r3, #1
 8001b82:	60bb      	str	r3, [r7, #8]
 8001b84:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b86:	4b0f      	ldr	r3, [pc, #60]	@ (8001bc4 <HAL_MspInit+0x5c>)
 8001b88:	69db      	ldr	r3, [r3, #28]
 8001b8a:	4a0e      	ldr	r2, [pc, #56]	@ (8001bc4 <HAL_MspInit+0x5c>)
 8001b8c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b90:	61d3      	str	r3, [r2, #28]
 8001b92:	4b0c      	ldr	r3, [pc, #48]	@ (8001bc4 <HAL_MspInit+0x5c>)
 8001b94:	69db      	ldr	r3, [r3, #28]
 8001b96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b9a:	607b      	str	r3, [r7, #4]
 8001b9c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001b9e:	4b0a      	ldr	r3, [pc, #40]	@ (8001bc8 <HAL_MspInit+0x60>)
 8001ba0:	685b      	ldr	r3, [r3, #4]
 8001ba2:	60fb      	str	r3, [r7, #12]
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001baa:	60fb      	str	r3, [r7, #12]
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001bb2:	60fb      	str	r3, [r7, #12]
 8001bb4:	4a04      	ldr	r2, [pc, #16]	@ (8001bc8 <HAL_MspInit+0x60>)
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bba:	bf00      	nop
 8001bbc:	3714      	adds	r7, #20
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bc80      	pop	{r7}
 8001bc2:	4770      	bx	lr
 8001bc4:	40021000 	.word	0x40021000
 8001bc8:	40010000 	.word	0x40010000

08001bcc <NMI_Handler>:
/*           Cortex-M3 Processor Interruption and Exception Handlers          */
/******************************************************************************/
/**
 * @brief This function handles Non maskable interrupt.
 */
void NMI_Handler(void) {
 8001bcc:	b480      	push	{r7}
 8001bce:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN NonMaskableInt_IRQn 0 */

	/* USER CODE END NonMaskableInt_IRQn 0 */
	/* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 8001bd0:	bf00      	nop
 8001bd2:	e7fd      	b.n	8001bd0 <NMI_Handler+0x4>

08001bd4 <HardFault_Handler>:
}

/**
 * @brief This function handles Hard fault interrupt.
 */
void HardFault_Handler(void) {
 8001bd4:	b480      	push	{r7}
 8001bd6:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN HardFault_IRQn 0 */

	/* USER CODE END HardFault_IRQn 0 */
	while (1) {
 8001bd8:	bf00      	nop
 8001bda:	e7fd      	b.n	8001bd8 <HardFault_Handler+0x4>

08001bdc <MemManage_Handler>:
}

/**
 * @brief This function handles Memory management fault.
 */
void MemManage_Handler(void) {
 8001bdc:	b480      	push	{r7}
 8001bde:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MemoryManagement_IRQn 0 */

	/* USER CODE END MemoryManagement_IRQn 0 */
	while (1) {
 8001be0:	bf00      	nop
 8001be2:	e7fd      	b.n	8001be0 <MemManage_Handler+0x4>

08001be4 <BusFault_Handler>:
}

/**
 * @brief This function handles Prefetch fault, memory access fault.
 */
void BusFault_Handler(void) {
 8001be4:	b480      	push	{r7}
 8001be6:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN BusFault_IRQn 0 */

	/* USER CODE END BusFault_IRQn 0 */
	while (1) {
 8001be8:	bf00      	nop
 8001bea:	e7fd      	b.n	8001be8 <BusFault_Handler+0x4>

08001bec <UsageFault_Handler>:
}

/**
 * @brief This function handles Undefined instruction or illegal state.
 */
void UsageFault_Handler(void) {
 8001bec:	b480      	push	{r7}
 8001bee:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN UsageFault_IRQn 0 */

	/* USER CODE END UsageFault_IRQn 0 */
	while (1) {
 8001bf0:	bf00      	nop
 8001bf2:	e7fd      	b.n	8001bf0 <UsageFault_Handler+0x4>

08001bf4 <SVC_Handler>:
}

/**
 * @brief This function handles System service call via SWI instruction.
 */
void SVC_Handler(void) {
 8001bf4:	b480      	push	{r7}
 8001bf6:	af00      	add	r7, sp, #0

	/* USER CODE END SVCall_IRQn 0 */
	/* USER CODE BEGIN SVCall_IRQn 1 */

	/* USER CODE END SVCall_IRQn 1 */
}
 8001bf8:	bf00      	nop
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bc80      	pop	{r7}
 8001bfe:	4770      	bx	lr

08001c00 <DebugMon_Handler>:

/**
 * @brief This function handles Debug monitor.
 */
void DebugMon_Handler(void) {
 8001c00:	b480      	push	{r7}
 8001c02:	af00      	add	r7, sp, #0

	/* USER CODE END DebugMonitor_IRQn 0 */
	/* USER CODE BEGIN DebugMonitor_IRQn 1 */

	/* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c04:	bf00      	nop
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bc80      	pop	{r7}
 8001c0a:	4770      	bx	lr

08001c0c <PendSV_Handler>:

/**
 * @brief This function handles Pendable request for system service.
 */
void PendSV_Handler(void) {
 8001c0c:	b480      	push	{r7}
 8001c0e:	af00      	add	r7, sp, #0

	/* USER CODE END PendSV_IRQn 0 */
	/* USER CODE BEGIN PendSV_IRQn 1 */

	/* USER CODE END PendSV_IRQn 1 */
}
 8001c10:	bf00      	nop
 8001c12:	46bd      	mov	sp, r7
 8001c14:	bc80      	pop	{r7}
 8001c16:	4770      	bx	lr

08001c18 <SysTick_Handler>:

/**
 * @brief This function handles System tick timer.
 */
void SysTick_Handler(void) {
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN SysTick_IRQn 0 */

	/* USER CODE END SysTick_IRQn 0 */
	HAL_IncTick();
 8001c1c:	f000 fca0 	bl	8002560 <HAL_IncTick>
	/* USER CODE BEGIN SysTick_IRQn 1 */

	/* USER CODE END SysTick_IRQn 1 */
}
 8001c20:	bf00      	nop
 8001c22:	bd80      	pop	{r7, pc}

08001c24 <DMA1_Channel4_IRQHandler>:
/******************************************************************************/

/**
 * @brief This function handles DMA1 channel4 global interrupt.
 */
void DMA1_Channel4_IRQHandler(void) {
 8001c24:	b580      	push	{r7, lr}
 8001c26:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

	/* USER CODE END DMA1_Channel4_IRQn 0 */
	HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001c28:	4802      	ldr	r0, [pc, #8]	@ (8001c34 <DMA1_Channel4_IRQHandler+0x10>)
 8001c2a:	f000 ff55 	bl	8002ad8 <HAL_DMA_IRQHandler>
	/* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

	/* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8001c2e:	bf00      	nop
 8001c30:	bd80      	pop	{r7, pc}
 8001c32:	bf00      	nop
 8001c34:	20000384 	.word	0x20000384

08001c38 <DMA1_Channel5_IRQHandler>:

/**
 * @brief This function handles DMA1 channel5 global interrupt.
 */
void DMA1_Channel5_IRQHandler(void) {
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

	/* USER CODE END DMA1_Channel5_IRQn 0 */
	HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001c3c:	4802      	ldr	r0, [pc, #8]	@ (8001c48 <DMA1_Channel5_IRQHandler+0x10>)
 8001c3e:	f000 ff4b 	bl	8002ad8 <HAL_DMA_IRQHandler>
	/* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

	/* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8001c42:	bf00      	nop
 8001c44:	bd80      	pop	{r7, pc}
 8001c46:	bf00      	nop
 8001c48:	20000340 	.word	0x20000340

08001c4c <TIM2_IRQHandler>:

/**
 * @brief This function handles TIM2 global interrupt.
 */
void TIM2_IRQHandler(void) {
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN TIM2_IRQn 0 */

	/* USER CODE END TIM2_IRQn 0 */
	HAL_TIM_IRQHandler(&htim2);
 8001c50:	4802      	ldr	r0, [pc, #8]	@ (8001c5c <TIM2_IRQHandler+0x10>)
 8001c52:	f002 ff11 	bl	8004a78 <HAL_TIM_IRQHandler>
	/* USER CODE BEGIN TIM2_IRQn 1 */

	/* USER CODE END TIM2_IRQn 1 */
}
 8001c56:	bf00      	nop
 8001c58:	bd80      	pop	{r7, pc}
 8001c5a:	bf00      	nop
 8001c5c:	200002b0 	.word	0x200002b0

08001c60 <USART1_IRQHandler>:

/**
 * @brief This function handles USART1 global interrupt.
 */
void USART1_IRQHandler(void) {
 8001c60:	b580      	push	{r7, lr}
 8001c62:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN USART1_IRQn 0 */

	/* USER CODE END USART1_IRQn 0 */
	HAL_UART_IRQHandler(&huart1);
 8001c64:	4802      	ldr	r0, [pc, #8]	@ (8001c70 <USART1_IRQHandler+0x10>)
 8001c66:	f003 fb8b 	bl	8005380 <HAL_UART_IRQHandler>
	/* USER CODE BEGIN USART1_IRQn 1 */

	/* USER CODE END USART1_IRQn 1 */
}
 8001c6a:	bf00      	nop
 8001c6c:	bd80      	pop	{r7, pc}
 8001c6e:	bf00      	nop
 8001c70:	200002f8 	.word	0x200002f8

08001c74 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 1 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b082      	sub	sp, #8
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2) {
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001c84:	d101      	bne.n	8001c8a <HAL_TIM_PeriodElapsedCallback+0x16>
		LED_Task_Tick();
 8001c86:	f7ff fa83 	bl	8001190 <LED_Task_Tick>
	}};
 8001c8a:	bf00      	nop
 8001c8c:	3708      	adds	r7, #8
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bd80      	pop	{r7, pc}

08001c92 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001c92:	b480      	push	{r7}
 8001c94:	af00      	add	r7, sp, #0
  return 1;
 8001c96:	2301      	movs	r3, #1
}
 8001c98:	4618      	mov	r0, r3
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bc80      	pop	{r7}
 8001c9e:	4770      	bx	lr

08001ca0 <_kill>:

int _kill(int pid, int sig)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b082      	sub	sp, #8
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
 8001ca8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001caa:	f005 fa87 	bl	80071bc <__errno>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	2216      	movs	r2, #22
 8001cb2:	601a      	str	r2, [r3, #0]
  return -1;
 8001cb4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001cb8:	4618      	mov	r0, r3
 8001cba:	3708      	adds	r7, #8
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bd80      	pop	{r7, pc}

08001cc0 <_exit>:

void _exit (int status)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b082      	sub	sp, #8
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001cc8:	f04f 31ff 	mov.w	r1, #4294967295
 8001ccc:	6878      	ldr	r0, [r7, #4]
 8001cce:	f7ff ffe7 	bl	8001ca0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001cd2:	bf00      	nop
 8001cd4:	e7fd      	b.n	8001cd2 <_exit+0x12>

08001cd6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001cd6:	b580      	push	{r7, lr}
 8001cd8:	b086      	sub	sp, #24
 8001cda:	af00      	add	r7, sp, #0
 8001cdc:	60f8      	str	r0, [r7, #12]
 8001cde:	60b9      	str	r1, [r7, #8]
 8001ce0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	617b      	str	r3, [r7, #20]
 8001ce6:	e00a      	b.n	8001cfe <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001ce8:	f3af 8000 	nop.w
 8001cec:	4601      	mov	r1, r0
 8001cee:	68bb      	ldr	r3, [r7, #8]
 8001cf0:	1c5a      	adds	r2, r3, #1
 8001cf2:	60ba      	str	r2, [r7, #8]
 8001cf4:	b2ca      	uxtb	r2, r1
 8001cf6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cf8:	697b      	ldr	r3, [r7, #20]
 8001cfa:	3301      	adds	r3, #1
 8001cfc:	617b      	str	r3, [r7, #20]
 8001cfe:	697a      	ldr	r2, [r7, #20]
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	429a      	cmp	r2, r3
 8001d04:	dbf0      	blt.n	8001ce8 <_read+0x12>
  }

  return len;
 8001d06:	687b      	ldr	r3, [r7, #4]
}
 8001d08:	4618      	mov	r0, r3
 8001d0a:	3718      	adds	r7, #24
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	bd80      	pop	{r7, pc}

08001d10 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b086      	sub	sp, #24
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	60f8      	str	r0, [r7, #12]
 8001d18:	60b9      	str	r1, [r7, #8]
 8001d1a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	617b      	str	r3, [r7, #20]
 8001d20:	e009      	b.n	8001d36 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001d22:	68bb      	ldr	r3, [r7, #8]
 8001d24:	1c5a      	adds	r2, r3, #1
 8001d26:	60ba      	str	r2, [r7, #8]
 8001d28:	781b      	ldrb	r3, [r3, #0]
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d30:	697b      	ldr	r3, [r7, #20]
 8001d32:	3301      	adds	r3, #1
 8001d34:	617b      	str	r3, [r7, #20]
 8001d36:	697a      	ldr	r2, [r7, #20]
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	429a      	cmp	r2, r3
 8001d3c:	dbf1      	blt.n	8001d22 <_write+0x12>
  }
  return len;
 8001d3e:	687b      	ldr	r3, [r7, #4]
}
 8001d40:	4618      	mov	r0, r3
 8001d42:	3718      	adds	r7, #24
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bd80      	pop	{r7, pc}

08001d48 <_close>:

int _close(int file)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	b083      	sub	sp, #12
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001d50:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d54:	4618      	mov	r0, r3
 8001d56:	370c      	adds	r7, #12
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bc80      	pop	{r7}
 8001d5c:	4770      	bx	lr

08001d5e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d5e:	b480      	push	{r7}
 8001d60:	b083      	sub	sp, #12
 8001d62:	af00      	add	r7, sp, #0
 8001d64:	6078      	str	r0, [r7, #4]
 8001d66:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001d68:	683b      	ldr	r3, [r7, #0]
 8001d6a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001d6e:	605a      	str	r2, [r3, #4]
  return 0;
 8001d70:	2300      	movs	r3, #0
}
 8001d72:	4618      	mov	r0, r3
 8001d74:	370c      	adds	r7, #12
 8001d76:	46bd      	mov	sp, r7
 8001d78:	bc80      	pop	{r7}
 8001d7a:	4770      	bx	lr

08001d7c <_isatty>:

int _isatty(int file)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	b083      	sub	sp, #12
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001d84:	2301      	movs	r3, #1
}
 8001d86:	4618      	mov	r0, r3
 8001d88:	370c      	adds	r7, #12
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bc80      	pop	{r7}
 8001d8e:	4770      	bx	lr

08001d90 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d90:	b480      	push	{r7}
 8001d92:	b085      	sub	sp, #20
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	60f8      	str	r0, [r7, #12]
 8001d98:	60b9      	str	r1, [r7, #8]
 8001d9a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001d9c:	2300      	movs	r3, #0
}
 8001d9e:	4618      	mov	r0, r3
 8001da0:	3714      	adds	r7, #20
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bc80      	pop	{r7}
 8001da6:	4770      	bx	lr

08001da8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b086      	sub	sp, #24
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001db0:	4a14      	ldr	r2, [pc, #80]	@ (8001e04 <_sbrk+0x5c>)
 8001db2:	4b15      	ldr	r3, [pc, #84]	@ (8001e08 <_sbrk+0x60>)
 8001db4:	1ad3      	subs	r3, r2, r3
 8001db6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001db8:	697b      	ldr	r3, [r7, #20]
 8001dba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001dbc:	4b13      	ldr	r3, [pc, #76]	@ (8001e0c <_sbrk+0x64>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d102      	bne.n	8001dca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001dc4:	4b11      	ldr	r3, [pc, #68]	@ (8001e0c <_sbrk+0x64>)
 8001dc6:	4a12      	ldr	r2, [pc, #72]	@ (8001e10 <_sbrk+0x68>)
 8001dc8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001dca:	4b10      	ldr	r3, [pc, #64]	@ (8001e0c <_sbrk+0x64>)
 8001dcc:	681a      	ldr	r2, [r3, #0]
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	4413      	add	r3, r2
 8001dd2:	693a      	ldr	r2, [r7, #16]
 8001dd4:	429a      	cmp	r2, r3
 8001dd6:	d207      	bcs.n	8001de8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001dd8:	f005 f9f0 	bl	80071bc <__errno>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	220c      	movs	r2, #12
 8001de0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001de2:	f04f 33ff 	mov.w	r3, #4294967295
 8001de6:	e009      	b.n	8001dfc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001de8:	4b08      	ldr	r3, [pc, #32]	@ (8001e0c <_sbrk+0x64>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001dee:	4b07      	ldr	r3, [pc, #28]	@ (8001e0c <_sbrk+0x64>)
 8001df0:	681a      	ldr	r2, [r3, #0]
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	4413      	add	r3, r2
 8001df6:	4a05      	ldr	r2, [pc, #20]	@ (8001e0c <_sbrk+0x64>)
 8001df8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001dfa:	68fb      	ldr	r3, [r7, #12]
}
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	3718      	adds	r7, #24
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bd80      	pop	{r7, pc}
 8001e04:	20005000 	.word	0x20005000
 8001e08:	00000400 	.word	0x00000400
 8001e0c:	200002ac 	.word	0x200002ac
 8001e10:	20000528 	.word	0x20000528

08001e14 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001e14:	b480      	push	{r7}
 8001e16:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e18:	bf00      	nop
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bc80      	pop	{r7}
 8001e1e:	4770      	bx	lr

08001e20 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b086      	sub	sp, #24
 8001e24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e26:	f107 0308 	add.w	r3, r7, #8
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	601a      	str	r2, [r3, #0]
 8001e2e:	605a      	str	r2, [r3, #4]
 8001e30:	609a      	str	r2, [r3, #8]
 8001e32:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e34:	463b      	mov	r3, r7
 8001e36:	2200      	movs	r2, #0
 8001e38:	601a      	str	r2, [r3, #0]
 8001e3a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001e3c:	4b1d      	ldr	r3, [pc, #116]	@ (8001eb4 <MX_TIM2_Init+0x94>)
 8001e3e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001e42:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7200;
 8001e44:	4b1b      	ldr	r3, [pc, #108]	@ (8001eb4 <MX_TIM2_Init+0x94>)
 8001e46:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 8001e4a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e4c:	4b19      	ldr	r3, [pc, #100]	@ (8001eb4 <MX_TIM2_Init+0x94>)
 8001e4e:	2200      	movs	r2, #0
 8001e50:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10;
 8001e52:	4b18      	ldr	r3, [pc, #96]	@ (8001eb4 <MX_TIM2_Init+0x94>)
 8001e54:	220a      	movs	r2, #10
 8001e56:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e58:	4b16      	ldr	r3, [pc, #88]	@ (8001eb4 <MX_TIM2_Init+0x94>)
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e5e:	4b15      	ldr	r3, [pc, #84]	@ (8001eb4 <MX_TIM2_Init+0x94>)
 8001e60:	2200      	movs	r2, #0
 8001e62:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001e64:	4813      	ldr	r0, [pc, #76]	@ (8001eb4 <MX_TIM2_Init+0x94>)
 8001e66:	f002 fd65 	bl	8004934 <HAL_TIM_Base_Init>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d001      	beq.n	8001e74 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001e70:	f7ff fe73 	bl	8001b5a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e74:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e78:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001e7a:	f107 0308 	add.w	r3, r7, #8
 8001e7e:	4619      	mov	r1, r3
 8001e80:	480c      	ldr	r0, [pc, #48]	@ (8001eb4 <MX_TIM2_Init+0x94>)
 8001e82:	f002 fee9 	bl	8004c58 <HAL_TIM_ConfigClockSource>
 8001e86:	4603      	mov	r3, r0
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d001      	beq.n	8001e90 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001e8c:	f7ff fe65 	bl	8001b5a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e90:	2300      	movs	r3, #0
 8001e92:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e94:	2300      	movs	r3, #0
 8001e96:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001e98:	463b      	mov	r3, r7
 8001e9a:	4619      	mov	r1, r3
 8001e9c:	4805      	ldr	r0, [pc, #20]	@ (8001eb4 <MX_TIM2_Init+0x94>)
 8001e9e:	f003 f8cb 	bl	8005038 <HAL_TIMEx_MasterConfigSynchronization>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d001      	beq.n	8001eac <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001ea8:	f7ff fe57 	bl	8001b5a <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001eac:	bf00      	nop
 8001eae:	3718      	adds	r7, #24
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	bd80      	pop	{r7, pc}
 8001eb4:	200002b0 	.word	0x200002b0

08001eb8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b084      	sub	sp, #16
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001ec8:	d113      	bne.n	8001ef2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001eca:	4b0c      	ldr	r3, [pc, #48]	@ (8001efc <HAL_TIM_Base_MspInit+0x44>)
 8001ecc:	69db      	ldr	r3, [r3, #28]
 8001ece:	4a0b      	ldr	r2, [pc, #44]	@ (8001efc <HAL_TIM_Base_MspInit+0x44>)
 8001ed0:	f043 0301 	orr.w	r3, r3, #1
 8001ed4:	61d3      	str	r3, [r2, #28]
 8001ed6:	4b09      	ldr	r3, [pc, #36]	@ (8001efc <HAL_TIM_Base_MspInit+0x44>)
 8001ed8:	69db      	ldr	r3, [r3, #28]
 8001eda:	f003 0301 	and.w	r3, r3, #1
 8001ede:	60fb      	str	r3, [r7, #12]
 8001ee0:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	2100      	movs	r1, #0
 8001ee6:	201c      	movs	r0, #28
 8001ee8:	f000 fc51 	bl	800278e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001eec:	201c      	movs	r0, #28
 8001eee:	f000 fc6a 	bl	80027c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001ef2:	bf00      	nop
 8001ef4:	3710      	adds	r7, #16
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	bd80      	pop	{r7, pc}
 8001efa:	bf00      	nop
 8001efc:	40021000 	.word	0x40021000

08001f00 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001f04:	4b11      	ldr	r3, [pc, #68]	@ (8001f4c <MX_USART1_UART_Init+0x4c>)
 8001f06:	4a12      	ldr	r2, [pc, #72]	@ (8001f50 <MX_USART1_UART_Init+0x50>)
 8001f08:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001f0a:	4b10      	ldr	r3, [pc, #64]	@ (8001f4c <MX_USART1_UART_Init+0x4c>)
 8001f0c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001f10:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001f12:	4b0e      	ldr	r3, [pc, #56]	@ (8001f4c <MX_USART1_UART_Init+0x4c>)
 8001f14:	2200      	movs	r2, #0
 8001f16:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001f18:	4b0c      	ldr	r3, [pc, #48]	@ (8001f4c <MX_USART1_UART_Init+0x4c>)
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001f1e:	4b0b      	ldr	r3, [pc, #44]	@ (8001f4c <MX_USART1_UART_Init+0x4c>)
 8001f20:	2200      	movs	r2, #0
 8001f22:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001f24:	4b09      	ldr	r3, [pc, #36]	@ (8001f4c <MX_USART1_UART_Init+0x4c>)
 8001f26:	220c      	movs	r2, #12
 8001f28:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f2a:	4b08      	ldr	r3, [pc, #32]	@ (8001f4c <MX_USART1_UART_Init+0x4c>)
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f30:	4b06      	ldr	r3, [pc, #24]	@ (8001f4c <MX_USART1_UART_Init+0x4c>)
 8001f32:	2200      	movs	r2, #0
 8001f34:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001f36:	4805      	ldr	r0, [pc, #20]	@ (8001f4c <MX_USART1_UART_Init+0x4c>)
 8001f38:	f003 f8ee 	bl	8005118 <HAL_UART_Init>
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d001      	beq.n	8001f46 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001f42:	f7ff fe0a 	bl	8001b5a <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001f46:	bf00      	nop
 8001f48:	bd80      	pop	{r7, pc}
 8001f4a:	bf00      	nop
 8001f4c:	200002f8 	.word	0x200002f8
 8001f50:	40013800 	.word	0x40013800

08001f54 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b088      	sub	sp, #32
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f5c:	f107 0310 	add.w	r3, r7, #16
 8001f60:	2200      	movs	r2, #0
 8001f62:	601a      	str	r2, [r3, #0]
 8001f64:	605a      	str	r2, [r3, #4]
 8001f66:	609a      	str	r2, [r3, #8]
 8001f68:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	4a47      	ldr	r2, [pc, #284]	@ (800208c <HAL_UART_MspInit+0x138>)
 8001f70:	4293      	cmp	r3, r2
 8001f72:	f040 8086 	bne.w	8002082 <HAL_UART_MspInit+0x12e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001f76:	4b46      	ldr	r3, [pc, #280]	@ (8002090 <HAL_UART_MspInit+0x13c>)
 8001f78:	699b      	ldr	r3, [r3, #24]
 8001f7a:	4a45      	ldr	r2, [pc, #276]	@ (8002090 <HAL_UART_MspInit+0x13c>)
 8001f7c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f80:	6193      	str	r3, [r2, #24]
 8001f82:	4b43      	ldr	r3, [pc, #268]	@ (8002090 <HAL_UART_MspInit+0x13c>)
 8001f84:	699b      	ldr	r3, [r3, #24]
 8001f86:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f8a:	60fb      	str	r3, [r7, #12]
 8001f8c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f8e:	4b40      	ldr	r3, [pc, #256]	@ (8002090 <HAL_UART_MspInit+0x13c>)
 8001f90:	699b      	ldr	r3, [r3, #24]
 8001f92:	4a3f      	ldr	r2, [pc, #252]	@ (8002090 <HAL_UART_MspInit+0x13c>)
 8001f94:	f043 0304 	orr.w	r3, r3, #4
 8001f98:	6193      	str	r3, [r2, #24]
 8001f9a:	4b3d      	ldr	r3, [pc, #244]	@ (8002090 <HAL_UART_MspInit+0x13c>)
 8001f9c:	699b      	ldr	r3, [r3, #24]
 8001f9e:	f003 0304 	and.w	r3, r3, #4
 8001fa2:	60bb      	str	r3, [r7, #8]
 8001fa4:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001fa6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001faa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fac:	2302      	movs	r3, #2
 8001fae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001fb0:	2303      	movs	r3, #3
 8001fb2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fb4:	f107 0310 	add.w	r3, r7, #16
 8001fb8:	4619      	mov	r1, r3
 8001fba:	4836      	ldr	r0, [pc, #216]	@ (8002094 <HAL_UART_MspInit+0x140>)
 8001fbc:	f000 fec0 	bl	8002d40 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001fc0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001fc4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fca:	2300      	movs	r3, #0
 8001fcc:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fce:	f107 0310 	add.w	r3, r7, #16
 8001fd2:	4619      	mov	r1, r3
 8001fd4:	482f      	ldr	r0, [pc, #188]	@ (8002094 <HAL_UART_MspInit+0x140>)
 8001fd6:	f000 feb3 	bl	8002d40 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8001fda:	4b2f      	ldr	r3, [pc, #188]	@ (8002098 <HAL_UART_MspInit+0x144>)
 8001fdc:	4a2f      	ldr	r2, [pc, #188]	@ (800209c <HAL_UART_MspInit+0x148>)
 8001fde:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001fe0:	4b2d      	ldr	r3, [pc, #180]	@ (8002098 <HAL_UART_MspInit+0x144>)
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001fe6:	4b2c      	ldr	r3, [pc, #176]	@ (8002098 <HAL_UART_MspInit+0x144>)
 8001fe8:	2200      	movs	r2, #0
 8001fea:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001fec:	4b2a      	ldr	r3, [pc, #168]	@ (8002098 <HAL_UART_MspInit+0x144>)
 8001fee:	2280      	movs	r2, #128	@ 0x80
 8001ff0:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001ff2:	4b29      	ldr	r3, [pc, #164]	@ (8002098 <HAL_UART_MspInit+0x144>)
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001ff8:	4b27      	ldr	r3, [pc, #156]	@ (8002098 <HAL_UART_MspInit+0x144>)
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8001ffe:	4b26      	ldr	r3, [pc, #152]	@ (8002098 <HAL_UART_MspInit+0x144>)
 8002000:	2200      	movs	r2, #0
 8002002:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002004:	4b24      	ldr	r3, [pc, #144]	@ (8002098 <HAL_UART_MspInit+0x144>)
 8002006:	2200      	movs	r2, #0
 8002008:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800200a:	4823      	ldr	r0, [pc, #140]	@ (8002098 <HAL_UART_MspInit+0x144>)
 800200c:	f000 fbf6 	bl	80027fc <HAL_DMA_Init>
 8002010:	4603      	mov	r3, r0
 8002012:	2b00      	cmp	r3, #0
 8002014:	d001      	beq.n	800201a <HAL_UART_MspInit+0xc6>
    {
      Error_Handler();
 8002016:	f7ff fda0 	bl	8001b5a <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	4a1e      	ldr	r2, [pc, #120]	@ (8002098 <HAL_UART_MspInit+0x144>)
 800201e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002020:	4a1d      	ldr	r2, [pc, #116]	@ (8002098 <HAL_UART_MspInit+0x144>)
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8002026:	4b1e      	ldr	r3, [pc, #120]	@ (80020a0 <HAL_UART_MspInit+0x14c>)
 8002028:	4a1e      	ldr	r2, [pc, #120]	@ (80020a4 <HAL_UART_MspInit+0x150>)
 800202a:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800202c:	4b1c      	ldr	r3, [pc, #112]	@ (80020a0 <HAL_UART_MspInit+0x14c>)
 800202e:	2210      	movs	r2, #16
 8002030:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002032:	4b1b      	ldr	r3, [pc, #108]	@ (80020a0 <HAL_UART_MspInit+0x14c>)
 8002034:	2200      	movs	r2, #0
 8002036:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002038:	4b19      	ldr	r3, [pc, #100]	@ (80020a0 <HAL_UART_MspInit+0x14c>)
 800203a:	2280      	movs	r2, #128	@ 0x80
 800203c:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800203e:	4b18      	ldr	r3, [pc, #96]	@ (80020a0 <HAL_UART_MspInit+0x14c>)
 8002040:	2200      	movs	r2, #0
 8002042:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002044:	4b16      	ldr	r3, [pc, #88]	@ (80020a0 <HAL_UART_MspInit+0x14c>)
 8002046:	2200      	movs	r2, #0
 8002048:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 800204a:	4b15      	ldr	r3, [pc, #84]	@ (80020a0 <HAL_UART_MspInit+0x14c>)
 800204c:	2200      	movs	r2, #0
 800204e:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002050:	4b13      	ldr	r3, [pc, #76]	@ (80020a0 <HAL_UART_MspInit+0x14c>)
 8002052:	2200      	movs	r2, #0
 8002054:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002056:	4812      	ldr	r0, [pc, #72]	@ (80020a0 <HAL_UART_MspInit+0x14c>)
 8002058:	f000 fbd0 	bl	80027fc <HAL_DMA_Init>
 800205c:	4603      	mov	r3, r0
 800205e:	2b00      	cmp	r3, #0
 8002060:	d001      	beq.n	8002066 <HAL_UART_MspInit+0x112>
    {
      Error_Handler();
 8002062:	f7ff fd7a 	bl	8001b5a <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	4a0d      	ldr	r2, [pc, #52]	@ (80020a0 <HAL_UART_MspInit+0x14c>)
 800206a:	639a      	str	r2, [r3, #56]	@ 0x38
 800206c:	4a0c      	ldr	r2, [pc, #48]	@ (80020a0 <HAL_UART_MspInit+0x14c>)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002072:	2200      	movs	r2, #0
 8002074:	2100      	movs	r1, #0
 8002076:	2025      	movs	r0, #37	@ 0x25
 8002078:	f000 fb89 	bl	800278e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800207c:	2025      	movs	r0, #37	@ 0x25
 800207e:	f000 fba2 	bl	80027c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002082:	bf00      	nop
 8002084:	3720      	adds	r7, #32
 8002086:	46bd      	mov	sp, r7
 8002088:	bd80      	pop	{r7, pc}
 800208a:	bf00      	nop
 800208c:	40013800 	.word	0x40013800
 8002090:	40021000 	.word	0x40021000
 8002094:	40010800 	.word	0x40010800
 8002098:	20000340 	.word	0x20000340
 800209c:	40020058 	.word	0x40020058
 80020a0:	20000384 	.word	0x20000384
 80020a4:	40020044 	.word	0x40020044

080020a8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80020a8:	f7ff feb4 	bl	8001e14 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80020ac:	480b      	ldr	r0, [pc, #44]	@ (80020dc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80020ae:	490c      	ldr	r1, [pc, #48]	@ (80020e0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80020b0:	4a0c      	ldr	r2, [pc, #48]	@ (80020e4 <LoopFillZerobss+0x16>)
  movs r3, #0
 80020b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80020b4:	e002      	b.n	80020bc <LoopCopyDataInit>

080020b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80020b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80020b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80020ba:	3304      	adds	r3, #4

080020bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80020bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80020be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80020c0:	d3f9      	bcc.n	80020b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80020c2:	4a09      	ldr	r2, [pc, #36]	@ (80020e8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80020c4:	4c09      	ldr	r4, [pc, #36]	@ (80020ec <LoopFillZerobss+0x1e>)
  movs r3, #0
 80020c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80020c8:	e001      	b.n	80020ce <LoopFillZerobss>

080020ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80020ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80020cc:	3204      	adds	r2, #4

080020ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80020ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80020d0:	d3fb      	bcc.n	80020ca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80020d2:	f005 f879 	bl	80071c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80020d6:	f7ff fcad 	bl	8001a34 <main>
  bx lr
 80020da:	4770      	bx	lr
  ldr r0, =_sdata
 80020dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80020e0:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 80020e4:	0800b3fc 	.word	0x0800b3fc
  ldr r2, =_sbss
 80020e8:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 80020ec:	20000528 	.word	0x20000528

080020f0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80020f0:	e7fe      	b.n	80020f0 <ADC1_2_IRQHandler>

080020f2 <LED_On>:
#include "LED.h"
#include "main.h"


void LED_On(LED_t* led_t)
{
 80020f2:	b580      	push	{r7, lr}
 80020f4:	b082      	sub	sp, #8
 80020f6:	af00      	add	r7, sp, #0
 80020f8:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(led_t->LED_GPIO, led_t->LED_Pin, GPIO_PIN_RESET);
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	6818      	ldr	r0, [r3, #0]
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	889b      	ldrh	r3, [r3, #4]
 8002102:	2200      	movs	r2, #0
 8002104:	4619      	mov	r1, r3
 8002106:	f000 ff9f 	bl	8003048 <HAL_GPIO_WritePin>
}
 800210a:	bf00      	nop
 800210c:	3708      	adds	r7, #8
 800210e:	46bd      	mov	sp, r7
 8002110:	bd80      	pop	{r7, pc}

08002112 <LED_Off>:

void LED_Off(LED_t* led_t)
{
 8002112:	b580      	push	{r7, lr}
 8002114:	b082      	sub	sp, #8
 8002116:	af00      	add	r7, sp, #0
 8002118:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(led_t->LED_GPIO, led_t->LED_Pin, GPIO_PIN_SET);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6818      	ldr	r0, [r3, #0]
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	889b      	ldrh	r3, [r3, #4]
 8002122:	2201      	movs	r2, #1
 8002124:	4619      	mov	r1, r3
 8002126:	f000 ff8f 	bl	8003048 <HAL_GPIO_WritePin>
}
 800212a:	bf00      	nop
 800212c:	3708      	adds	r7, #8
 800212e:	46bd      	mov	sp, r7
 8002130:	bd80      	pop	{r7, pc}

08002132 <LED_Toggle>:

void LED_Toggle(LED_t* led_t)
{
 8002132:	b580      	push	{r7, lr}
 8002134:	b082      	sub	sp, #8
 8002136:	af00      	add	r7, sp, #0
 8002138:	6078      	str	r0, [r7, #4]
	HAL_GPIO_TogglePin(led_t->LED_GPIO, led_t->LED_Pin);
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681a      	ldr	r2, [r3, #0]
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	889b      	ldrh	r3, [r3, #4]
 8002142:	4619      	mov	r1, r3
 8002144:	4610      	mov	r0, r2
 8002146:	f000 ff97 	bl	8003078 <HAL_GPIO_TogglePin>
}
 800214a:	bf00      	nop
 800214c:	3708      	adds	r7, #8
 800214e:	46bd      	mov	sp, r7
 8002150:	bd80      	pop	{r7, pc}
	...

08002154 <SHT31_SendTwoCmd>:

SHT31_t	SHT31_Dev_t;



void SHT31_SendTwoCmd(uint8_t MSB, uint8_t LSB){
 8002154:	b580      	push	{r7, lr}
 8002156:	b086      	sub	sp, #24
 8002158:	af02      	add	r7, sp, #8
 800215a:	4603      	mov	r3, r0
 800215c:	460a      	mov	r2, r1
 800215e:	71fb      	strb	r3, [r7, #7]
 8002160:	4613      	mov	r3, r2
 8002162:	71bb      	strb	r3, [r7, #6]
	uint8_t CmdData[2] = {MSB, LSB};
 8002164:	79fb      	ldrb	r3, [r7, #7]
 8002166:	733b      	strb	r3, [r7, #12]
 8002168:	79bb      	ldrb	r3, [r7, #6]
 800216a:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(SHT31_I2C, SHT31_ADDRESS << 1, CmdData, sizeof(CmdData), 0xff);
 800216c:	f107 020c 	add.w	r2, r7, #12
 8002170:	23ff      	movs	r3, #255	@ 0xff
 8002172:	9300      	str	r3, [sp, #0]
 8002174:	2302      	movs	r3, #2
 8002176:	2188      	movs	r1, #136	@ 0x88
 8002178:	4804      	ldr	r0, [pc, #16]	@ (800218c <SHT31_SendTwoCmd+0x38>)
 800217a:	f001 f8db 	bl	8003334 <HAL_I2C_Master_Transmit>
	HAL_Delay(20);
 800217e:	2014      	movs	r0, #20
 8002180:	f000 fa0a 	bl	8002598 <HAL_Delay>
}
 8002184:	bf00      	nop
 8002186:	3710      	adds	r7, #16
 8002188:	46bd      	mov	sp, r7
 800218a:	bd80      	pop	{r7, pc}
 800218c:	20000254 	.word	0x20000254

08002190 <SHT31_Init>:
//void SHT31_SlowPeriodicDataModa(void){
//	uint8_t CmdData[2] = {0x20, 0x32};
//	HAL_I2C_Master_Transmit(SHT31_I2C, SHT31_ADDRESS << 1, CmdData, sizeof(CmdData), 0xff);
//}

void SHT31_Init(SHT31_t *dev, I2C_HandleTypeDef *hi2c, SHT31_PeriodicData_t	PeriodicData){
 8002190:	b580      	push	{r7, lr}
 8002192:	b084      	sub	sp, #16
 8002194:	af00      	add	r7, sp, #0
 8002196:	60f8      	str	r0, [r7, #12]
 8002198:	60b9      	str	r1, [r7, #8]
 800219a:	4613      	mov	r3, r2
 800219c:	71fb      	strb	r3, [r7, #7]
	dev->hi2c 			= hi2c;
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	68ba      	ldr	r2, [r7, #8]
 80021a2:	601a      	str	r2, [r3, #0]
	dev->temperature 	= 0.0f;
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	f04f 0200 	mov.w	r2, #0
 80021aa:	605a      	str	r2, [r3, #4]
	dev->humidity 		= 0.0f;
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	f04f 0200 	mov.w	r2, #0
 80021b2:	609a      	str	r2, [r3, #8]
	dev->PeriodicData 	= PeriodicData;
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	79fa      	ldrb	r2, [r7, #7]
 80021b8:	731a      	strb	r2, [r3, #12]
	dev->status 		= SHT31_OK;
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	2200      	movs	r2, #0
 80021be:	735a      	strb	r2, [r3, #13]
	dev->rate			= 7;
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	2207      	movs	r2, #7
 80021c4:	739a      	strb	r2, [r3, #14]

	SHT31_SendTwoCmd(SHT31_PeriodRate[dev->rate][0], SHT31_PeriodRate[dev->rate][1]);
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	7b9b      	ldrb	r3, [r3, #14]
 80021ca:	461a      	mov	r2, r3
 80021cc:	4b0a      	ldr	r3, [pc, #40]	@ (80021f8 <SHT31_Init+0x68>)
 80021ce:	f813 2012 	ldrb.w	r2, [r3, r2, lsl #1]
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	7b9b      	ldrb	r3, [r3, #14]
 80021d6:	4908      	ldr	r1, [pc, #32]	@ (80021f8 <SHT31_Init+0x68>)
 80021d8:	005b      	lsls	r3, r3, #1
 80021da:	440b      	add	r3, r1
 80021dc:	785b      	ldrb	r3, [r3, #1]
 80021de:	4619      	mov	r1, r3
 80021e0:	4610      	mov	r0, r2
 80021e2:	f7ff ffb7 	bl	8002154 <SHT31_SendTwoCmd>

	SHT31_SendTwoCmd(0xE0, 0x00);	//SHT31
 80021e6:	2100      	movs	r1, #0
 80021e8:	20e0      	movs	r0, #224	@ 0xe0
 80021ea:	f7ff ffb3 	bl	8002154 <SHT31_SendTwoCmd>
}
 80021ee:	bf00      	nop
 80021f0:	3710      	adds	r7, #16
 80021f2:	46bd      	mov	sp, r7
 80021f4:	bd80      	pop	{r7, pc}
 80021f6:	bf00      	nop
 80021f8:	0800af90 	.word	0x0800af90

080021fc <CheckCrc8>:

uint8_t static CheckCrc8(uint8_t *const message, uint8_t initial_value) {
 80021fc:	b480      	push	{r7}
 80021fe:	b085      	sub	sp, #20
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
 8002204:	460b      	mov	r3, r1
 8002206:	70fb      	strb	r3, [r7, #3]
	uint8_t remainder;        //
	uint8_t i = 0, j = 0;  //
 8002208:	2300      	movs	r3, #0
 800220a:	73bb      	strb	r3, [r7, #14]
 800220c:	2300      	movs	r3, #0
 800220e:	737b      	strb	r3, [r7, #13]

	/*  */
	remainder = initial_value;
 8002210:	78fb      	ldrb	r3, [r7, #3]
 8002212:	73fb      	strb	r3, [r7, #15]
	for (j = 0; j < 2; j++) {
 8002214:	2300      	movs	r3, #0
 8002216:	737b      	strb	r3, [r7, #13]
 8002218:	e022      	b.n	8002260 <CheckCrc8+0x64>
		remainder ^= message[j];
 800221a:	7b7b      	ldrb	r3, [r7, #13]
 800221c:	687a      	ldr	r2, [r7, #4]
 800221e:	4413      	add	r3, r2
 8002220:	781a      	ldrb	r2, [r3, #0]
 8002222:	7bfb      	ldrb	r3, [r7, #15]
 8002224:	4053      	eors	r3, r2
 8002226:	73fb      	strb	r3, [r7, #15]
		/*   */
		for (i = 0; i < 8; i++) {
 8002228:	2300      	movs	r3, #0
 800222a:	73bb      	strb	r3, [r7, #14]
 800222c:	e012      	b.n	8002254 <CheckCrc8+0x58>
			if (remainder & 0x80) {
 800222e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002232:	2b00      	cmp	r3, #0
 8002234:	da08      	bge.n	8002248 <CheckCrc8+0x4c>
				remainder = (remainder << 1) ^ CRC8_POLYNOMIAL;
 8002236:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800223a:	005b      	lsls	r3, r3, #1
 800223c:	b25b      	sxtb	r3, r3
 800223e:	f083 0331 	eor.w	r3, r3, #49	@ 0x31
 8002242:	b25b      	sxtb	r3, r3
 8002244:	73fb      	strb	r3, [r7, #15]
 8002246:	e002      	b.n	800224e <CheckCrc8+0x52>
			} else {
				remainder = (remainder << 1);
 8002248:	7bfb      	ldrb	r3, [r7, #15]
 800224a:	005b      	lsls	r3, r3, #1
 800224c:	73fb      	strb	r3, [r7, #15]
		for (i = 0; i < 8; i++) {
 800224e:	7bbb      	ldrb	r3, [r7, #14]
 8002250:	3301      	adds	r3, #1
 8002252:	73bb      	strb	r3, [r7, #14]
 8002254:	7bbb      	ldrb	r3, [r7, #14]
 8002256:	2b07      	cmp	r3, #7
 8002258:	d9e9      	bls.n	800222e <CheckCrc8+0x32>
	for (j = 0; j < 2; j++) {
 800225a:	7b7b      	ldrb	r3, [r7, #13]
 800225c:	3301      	adds	r3, #1
 800225e:	737b      	strb	r3, [r7, #13]
 8002260:	7b7b      	ldrb	r3, [r7, #13]
 8002262:	2b01      	cmp	r3, #1
 8002264:	d9d9      	bls.n	800221a <CheckCrc8+0x1e>
			}
		}
	}
	/* CRC */
	return remainder;
 8002266:	7bfb      	ldrb	r3, [r7, #15]
}
 8002268:	4618      	mov	r0, r3
 800226a:	3714      	adds	r7, #20
 800226c:	46bd      	mov	sp, r7
 800226e:	bc80      	pop	{r7}
 8002270:	4770      	bx	lr
	...

08002274 <GXHT3L_Dat_To_Float>:

uint8_t static GXHT3L_Dat_To_Float(uint8_t *const dat, float *temperature,
		float *humidity) {
 8002274:	b580      	push	{r7, lr}
 8002276:	b086      	sub	sp, #24
 8002278:	af00      	add	r7, sp, #0
 800227a:	60f8      	str	r0, [r7, #12]
 800227c:	60b9      	str	r1, [r7, #8]
 800227e:	607a      	str	r2, [r7, #4]
	uint16_t recv_temperature = 0;
 8002280:	2300      	movs	r3, #0
 8002282:	82fb      	strh	r3, [r7, #22]
	uint16_t recv_humidity = 0;
 8002284:	2300      	movs	r3, #0
 8002286:	82bb      	strh	r3, [r7, #20]

	/*  */
	if (CheckCrc8(dat, 0xFF) != dat[2] || CheckCrc8(&dat[3], 0xFF) != dat[5])
 8002288:	21ff      	movs	r1, #255	@ 0xff
 800228a:	68f8      	ldr	r0, [r7, #12]
 800228c:	f7ff ffb6 	bl	80021fc <CheckCrc8>
 8002290:	4603      	mov	r3, r0
 8002292:	461a      	mov	r2, r3
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	3302      	adds	r3, #2
 8002298:	781b      	ldrb	r3, [r3, #0]
 800229a:	429a      	cmp	r2, r3
 800229c:	d10c      	bne.n	80022b8 <GXHT3L_Dat_To_Float+0x44>
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	3303      	adds	r3, #3
 80022a2:	21ff      	movs	r1, #255	@ 0xff
 80022a4:	4618      	mov	r0, r3
 80022a6:	f7ff ffa9 	bl	80021fc <CheckCrc8>
 80022aa:	4603      	mov	r3, r0
 80022ac:	461a      	mov	r2, r3
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	3305      	adds	r3, #5
 80022b2:	781b      	ldrb	r3, [r3, #0]
 80022b4:	429a      	cmp	r2, r3
 80022b6:	d001      	beq.n	80022bc <GXHT3L_Dat_To_Float+0x48>
		return 1;
 80022b8:	2301      	movs	r3, #1
 80022ba:	e042      	b.n	8002342 <GXHT3L_Dat_To_Float+0xce>

	/*  */
	recv_temperature = ((uint16_t) dat[0] << 8) | dat[1];
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	781b      	ldrb	r3, [r3, #0]
 80022c0:	b21b      	sxth	r3, r3
 80022c2:	021b      	lsls	r3, r3, #8
 80022c4:	b21a      	sxth	r2, r3
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	3301      	adds	r3, #1
 80022ca:	781b      	ldrb	r3, [r3, #0]
 80022cc:	b21b      	sxth	r3, r3
 80022ce:	4313      	orrs	r3, r2
 80022d0:	b21b      	sxth	r3, r3
 80022d2:	82fb      	strh	r3, [r7, #22]
	*temperature = -45 + 175 * ((float) recv_temperature / 65535);
 80022d4:	8afb      	ldrh	r3, [r7, #22]
 80022d6:	4618      	mov	r0, r3
 80022d8:	f7fe fcfc 	bl	8000cd4 <__aeabi_ui2f>
 80022dc:	4603      	mov	r3, r0
 80022de:	491b      	ldr	r1, [pc, #108]	@ (800234c <GXHT3L_Dat_To_Float+0xd8>)
 80022e0:	4618      	mov	r0, r3
 80022e2:	f7fe fe03 	bl	8000eec <__aeabi_fdiv>
 80022e6:	4603      	mov	r3, r0
 80022e8:	4919      	ldr	r1, [pc, #100]	@ (8002350 <GXHT3L_Dat_To_Float+0xdc>)
 80022ea:	4618      	mov	r0, r3
 80022ec:	f7fe fd4a 	bl	8000d84 <__aeabi_fmul>
 80022f0:	4603      	mov	r3, r0
 80022f2:	4918      	ldr	r1, [pc, #96]	@ (8002354 <GXHT3L_Dat_To_Float+0xe0>)
 80022f4:	4618      	mov	r0, r3
 80022f6:	f7fe fc3b 	bl	8000b70 <__aeabi_fsub>
 80022fa:	4603      	mov	r3, r0
 80022fc:	461a      	mov	r2, r3
 80022fe:	68bb      	ldr	r3, [r7, #8]
 8002300:	601a      	str	r2, [r3, #0]

	/*  */
	recv_humidity = ((uint16_t) dat[3] << 8) | dat[4];
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	3303      	adds	r3, #3
 8002306:	781b      	ldrb	r3, [r3, #0]
 8002308:	b21b      	sxth	r3, r3
 800230a:	021b      	lsls	r3, r3, #8
 800230c:	b21a      	sxth	r2, r3
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	3304      	adds	r3, #4
 8002312:	781b      	ldrb	r3, [r3, #0]
 8002314:	b21b      	sxth	r3, r3
 8002316:	4313      	orrs	r3, r2
 8002318:	b21b      	sxth	r3, r3
 800231a:	82bb      	strh	r3, [r7, #20]
	*humidity = 100 * ((float) recv_humidity / 65535);
 800231c:	8abb      	ldrh	r3, [r7, #20]
 800231e:	4618      	mov	r0, r3
 8002320:	f7fe fcd8 	bl	8000cd4 <__aeabi_ui2f>
 8002324:	4603      	mov	r3, r0
 8002326:	4909      	ldr	r1, [pc, #36]	@ (800234c <GXHT3L_Dat_To_Float+0xd8>)
 8002328:	4618      	mov	r0, r3
 800232a:	f7fe fddf 	bl	8000eec <__aeabi_fdiv>
 800232e:	4603      	mov	r3, r0
 8002330:	4909      	ldr	r1, [pc, #36]	@ (8002358 <GXHT3L_Dat_To_Float+0xe4>)
 8002332:	4618      	mov	r0, r3
 8002334:	f7fe fd26 	bl	8000d84 <__aeabi_fmul>
 8002338:	4603      	mov	r3, r0
 800233a:	461a      	mov	r2, r3
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	601a      	str	r2, [r3, #0]

	return 0;
 8002340:	2300      	movs	r3, #0
}
 8002342:	4618      	mov	r0, r3
 8002344:	3718      	adds	r7, #24
 8002346:	46bd      	mov	sp, r7
 8002348:	bd80      	pop	{r7, pc}
 800234a:	bf00      	nop
 800234c:	477fff00 	.word	0x477fff00
 8002350:	432f0000 	.word	0x432f0000
 8002354:	42340000 	.word	0x42340000
 8002358:	42c80000 	.word	0x42c80000

0800235c <SHT31_Task>:

void SHT31_Task(SHT31_t *dev){
 800235c:	b580      	push	{r7, lr}
 800235e:	b086      	sub	sp, #24
 8002360:	af02      	add	r7, sp, #8
 8002362:	6078      	str	r0, [r7, #4]
	uint8_t rbuf[6];
		if (HAL_OK == HAL_I2C_Master_Receive(SHT31_I2C, (SHT31_ADDRESS << 1) + 1, rbuf,
 8002364:	f107 0208 	add.w	r2, r7, #8
 8002368:	f04f 33ff 	mov.w	r3, #4294967295
 800236c:	9300      	str	r3, [sp, #0]
 800236e:	2306      	movs	r3, #6
 8002370:	2189      	movs	r1, #137	@ 0x89
 8002372:	4844      	ldr	r0, [pc, #272]	@ (8002484 <SHT31_Task+0x128>)
 8002374:	f001 f8dc 	bl	8003530 <HAL_I2C_Master_Receive>
 8002378:	4603      	mov	r3, r0
 800237a:	2b00      	cmp	r3, #0
 800237c:	d171      	bne.n	8002462 <SHT31_Task+0x106>
		sizeof(rbuf), HAL_MAX_DELAY)) {
		if (GXHT3L_Dat_To_Float(rbuf, &dev->temperature, &dev->humidity) == 0) {
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	1d19      	adds	r1, r3, #4
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	f103 0208 	add.w	r2, r3, #8
 8002388:	f107 0308 	add.w	r3, r7, #8
 800238c:	4618      	mov	r0, r3
 800238e:	f7ff ff71 	bl	8002274 <GXHT3L_Dat_To_Float>
 8002392:	4603      	mov	r3, r0
 8002394:	2b00      	cmp	r3, #0
 8002396:	d159      	bne.n	800244c <SHT31_Task+0xf0>
			//printf("temperature = %f, humidity = %f\n", temperature, humidity);

			OLED_ShowNum(2, 8, dev->humidity, 2);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	689b      	ldr	r3, [r3, #8]
 800239c:	4618      	mov	r0, r3
 800239e:	f7fe fe67 	bl	8001070 <__aeabi_f2uiz>
 80023a2:	4602      	mov	r2, r0
 80023a4:	2302      	movs	r3, #2
 80023a6:	2108      	movs	r1, #8
 80023a8:	2002      	movs	r0, #2
 80023aa:	f7ff f999 	bl	80016e0 <OLED_ShowNum>
			OLED_ShowString(2, 10, ".");
 80023ae:	4a36      	ldr	r2, [pc, #216]	@ (8002488 <SHT31_Task+0x12c>)
 80023b0:	210a      	movs	r1, #10
 80023b2:	2002      	movs	r0, #2
 80023b4:	f7ff f956 	bl	8001664 <OLED_ShowString>
			OLED_ShowNum(2, 11, (int)(dev->humidity * 100) % 100, 2);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	689b      	ldr	r3, [r3, #8]
 80023bc:	4933      	ldr	r1, [pc, #204]	@ (800248c <SHT31_Task+0x130>)
 80023be:	4618      	mov	r0, r3
 80023c0:	f7fe fce0 	bl	8000d84 <__aeabi_fmul>
 80023c4:	4603      	mov	r3, r0
 80023c6:	4618      	mov	r0, r3
 80023c8:	f7fe fe2c 	bl	8001024 <__aeabi_f2iz>
 80023cc:	4603      	mov	r3, r0
 80023ce:	4a30      	ldr	r2, [pc, #192]	@ (8002490 <SHT31_Task+0x134>)
 80023d0:	fb82 1203 	smull	r1, r2, r2, r3
 80023d4:	1151      	asrs	r1, r2, #5
 80023d6:	17da      	asrs	r2, r3, #31
 80023d8:	1a8a      	subs	r2, r1, r2
 80023da:	2164      	movs	r1, #100	@ 0x64
 80023dc:	fb01 f202 	mul.w	r2, r1, r2
 80023e0:	1a9a      	subs	r2, r3, r2
 80023e2:	2302      	movs	r3, #2
 80023e4:	210b      	movs	r1, #11
 80023e6:	2002      	movs	r0, #2
 80023e8:	f7ff f97a 	bl	80016e0 <OLED_ShowNum>

			OLED_ShowNum(2, 1, dev->temperature, 2);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	685b      	ldr	r3, [r3, #4]
 80023f0:	4618      	mov	r0, r3
 80023f2:	f7fe fe3d 	bl	8001070 <__aeabi_f2uiz>
 80023f6:	4602      	mov	r2, r0
 80023f8:	2302      	movs	r3, #2
 80023fa:	2101      	movs	r1, #1
 80023fc:	2002      	movs	r0, #2
 80023fe:	f7ff f96f 	bl	80016e0 <OLED_ShowNum>
			OLED_ShowString(2, 3, ".");
 8002402:	4a21      	ldr	r2, [pc, #132]	@ (8002488 <SHT31_Task+0x12c>)
 8002404:	2103      	movs	r1, #3
 8002406:	2002      	movs	r0, #2
 8002408:	f7ff f92c 	bl	8001664 <OLED_ShowString>
			OLED_ShowNum(2, 4, (int)(dev->temperature * 100) % 100, 2);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	685b      	ldr	r3, [r3, #4]
 8002410:	491e      	ldr	r1, [pc, #120]	@ (800248c <SHT31_Task+0x130>)
 8002412:	4618      	mov	r0, r3
 8002414:	f7fe fcb6 	bl	8000d84 <__aeabi_fmul>
 8002418:	4603      	mov	r3, r0
 800241a:	4618      	mov	r0, r3
 800241c:	f7fe fe02 	bl	8001024 <__aeabi_f2iz>
 8002420:	4603      	mov	r3, r0
 8002422:	4a1b      	ldr	r2, [pc, #108]	@ (8002490 <SHT31_Task+0x134>)
 8002424:	fb82 1203 	smull	r1, r2, r2, r3
 8002428:	1151      	asrs	r1, r2, #5
 800242a:	17da      	asrs	r2, r3, #31
 800242c:	1a8a      	subs	r2, r1, r2
 800242e:	2164      	movs	r1, #100	@ 0x64
 8002430:	fb01 f202 	mul.w	r2, r1, r2
 8002434:	1a9a      	subs	r2, r3, r2
 8002436:	2302      	movs	r3, #2
 8002438:	2104      	movs	r1, #4
 800243a:	2002      	movs	r0, #2
 800243c:	f7ff f950 	bl	80016e0 <OLED_ShowNum>

			OLED_ShowString(4, 1, "success!");
 8002440:	4a14      	ldr	r2, [pc, #80]	@ (8002494 <SHT31_Task+0x138>)
 8002442:	2101      	movs	r1, #1
 8002444:	2004      	movs	r0, #4
 8002446:	f7ff f90d 	bl	8001664 <OLED_ShowString>
 800244a:	e014      	b.n	8002476 <SHT31_Task+0x11a>
		} else {
			OLED_ShowString(4, 1, "          ");
 800244c:	4a12      	ldr	r2, [pc, #72]	@ (8002498 <SHT31_Task+0x13c>)
 800244e:	2101      	movs	r1, #1
 8002450:	2004      	movs	r0, #4
 8002452:	f7ff f907 	bl	8001664 <OLED_ShowString>
			OLED_ShowString(4, 1, "CRC Wrong!");
 8002456:	4a11      	ldr	r2, [pc, #68]	@ (800249c <SHT31_Task+0x140>)
 8002458:	2101      	movs	r1, #1
 800245a:	2004      	movs	r0, #4
 800245c:	f7ff f902 	bl	8001664 <OLED_ShowString>
 8002460:	e009      	b.n	8002476 <SHT31_Task+0x11a>
		}
	} else {
		OLED_ShowString(4, 1, "          ");
 8002462:	4a0d      	ldr	r2, [pc, #52]	@ (8002498 <SHT31_Task+0x13c>)
 8002464:	2101      	movs	r1, #1
 8002466:	2004      	movs	r0, #4
 8002468:	f7ff f8fc 	bl	8001664 <OLED_ShowString>
		OLED_ShowString(4, 1, "Error");
 800246c:	4a0c      	ldr	r2, [pc, #48]	@ (80024a0 <SHT31_Task+0x144>)
 800246e:	2101      	movs	r1, #1
 8002470:	2004      	movs	r0, #4
 8002472:	f7ff f8f7 	bl	8001664 <OLED_ShowString>
	}

	dev->status = SHT31_OK;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	2200      	movs	r2, #0
 800247a:	735a      	strb	r2, [r3, #13]
}
 800247c:	bf00      	nop
 800247e:	3710      	adds	r7, #16
 8002480:	46bd      	mov	sp, r7
 8002482:	bd80      	pop	{r7, pc}
 8002484:	20000254 	.word	0x20000254
 8002488:	0800a958 	.word	0x0800a958
 800248c:	42c80000 	.word	0x42c80000
 8002490:	51eb851f 	.word	0x51eb851f
 8002494:	0800a95c 	.word	0x0800a95c
 8002498:	0800a968 	.word	0x0800a968
 800249c:	0800a974 	.word	0x0800a974
 80024a0:	0800a980 	.word	0x0800a980

080024a4 <UART_SendString>:
	status = HAL_UART_Receive(&huart1, (uint8_t *)ReceiveString , 2, HAL_MAX_DELAY);
	return status;
}

HAL_StatusTypeDef UART_SendString(char *SendString)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b084      	sub	sp, #16
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef status;
	status = HAL_UART_Transmit(&huart1, (uint8_t *)SendString , strlen(SendString), HAL_MAX_DELAY);
 80024ac:	6878      	ldr	r0, [r7, #4]
 80024ae:	f7fd fe4f 	bl	8000150 <strlen>
 80024b2:	4603      	mov	r3, r0
 80024b4:	b29a      	uxth	r2, r3
 80024b6:	f04f 33ff 	mov.w	r3, #4294967295
 80024ba:	6879      	ldr	r1, [r7, #4]
 80024bc:	4804      	ldr	r0, [pc, #16]	@ (80024d0 <UART_SendString+0x2c>)
 80024be:	f002 fe7b 	bl	80051b8 <HAL_UART_Transmit>
 80024c2:	4603      	mov	r3, r0
 80024c4:	73fb      	strb	r3, [r7, #15]
	return status;
 80024c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80024c8:	4618      	mov	r0, r3
 80024ca:	3710      	adds	r7, #16
 80024cc:	46bd      	mov	sp, r7
 80024ce:	bd80      	pop	{r7, pc}
 80024d0:	200002f8 	.word	0x200002f8

080024d4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80024d8:	4b08      	ldr	r3, [pc, #32]	@ (80024fc <HAL_Init+0x28>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	4a07      	ldr	r2, [pc, #28]	@ (80024fc <HAL_Init+0x28>)
 80024de:	f043 0310 	orr.w	r3, r3, #16
 80024e2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024e4:	2003      	movs	r0, #3
 80024e6:	f000 f947 	bl	8002778 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80024ea:	200f      	movs	r0, #15
 80024ec:	f000 f808 	bl	8002500 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80024f0:	f7ff fb3a 	bl	8001b68 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80024f4:	2300      	movs	r3, #0
}
 80024f6:	4618      	mov	r0, r3
 80024f8:	bd80      	pop	{r7, pc}
 80024fa:	bf00      	nop
 80024fc:	40022000 	.word	0x40022000

08002500 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b082      	sub	sp, #8
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002508:	4b12      	ldr	r3, [pc, #72]	@ (8002554 <HAL_InitTick+0x54>)
 800250a:	681a      	ldr	r2, [r3, #0]
 800250c:	4b12      	ldr	r3, [pc, #72]	@ (8002558 <HAL_InitTick+0x58>)
 800250e:	781b      	ldrb	r3, [r3, #0]
 8002510:	4619      	mov	r1, r3
 8002512:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002516:	fbb3 f3f1 	udiv	r3, r3, r1
 800251a:	fbb2 f3f3 	udiv	r3, r2, r3
 800251e:	4618      	mov	r0, r3
 8002520:	f000 f95f 	bl	80027e2 <HAL_SYSTICK_Config>
 8002524:	4603      	mov	r3, r0
 8002526:	2b00      	cmp	r3, #0
 8002528:	d001      	beq.n	800252e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800252a:	2301      	movs	r3, #1
 800252c:	e00e      	b.n	800254c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	2b0f      	cmp	r3, #15
 8002532:	d80a      	bhi.n	800254a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002534:	2200      	movs	r2, #0
 8002536:	6879      	ldr	r1, [r7, #4]
 8002538:	f04f 30ff 	mov.w	r0, #4294967295
 800253c:	f000 f927 	bl	800278e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002540:	4a06      	ldr	r2, [pc, #24]	@ (800255c <HAL_InitTick+0x5c>)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002546:	2300      	movs	r3, #0
 8002548:	e000      	b.n	800254c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800254a:	2301      	movs	r3, #1
}
 800254c:	4618      	mov	r0, r3
 800254e:	3708      	adds	r7, #8
 8002550:	46bd      	mov	sp, r7
 8002552:	bd80      	pop	{r7, pc}
 8002554:	2000001c 	.word	0x2000001c
 8002558:	20000024 	.word	0x20000024
 800255c:	20000020 	.word	0x20000020

08002560 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002560:	b480      	push	{r7}
 8002562:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002564:	4b05      	ldr	r3, [pc, #20]	@ (800257c <HAL_IncTick+0x1c>)
 8002566:	781b      	ldrb	r3, [r3, #0]
 8002568:	461a      	mov	r2, r3
 800256a:	4b05      	ldr	r3, [pc, #20]	@ (8002580 <HAL_IncTick+0x20>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	4413      	add	r3, r2
 8002570:	4a03      	ldr	r2, [pc, #12]	@ (8002580 <HAL_IncTick+0x20>)
 8002572:	6013      	str	r3, [r2, #0]
}
 8002574:	bf00      	nop
 8002576:	46bd      	mov	sp, r7
 8002578:	bc80      	pop	{r7}
 800257a:	4770      	bx	lr
 800257c:	20000024 	.word	0x20000024
 8002580:	200003d8 	.word	0x200003d8

08002584 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002584:	b480      	push	{r7}
 8002586:	af00      	add	r7, sp, #0
  return uwTick;
 8002588:	4b02      	ldr	r3, [pc, #8]	@ (8002594 <HAL_GetTick+0x10>)
 800258a:	681b      	ldr	r3, [r3, #0]
}
 800258c:	4618      	mov	r0, r3
 800258e:	46bd      	mov	sp, r7
 8002590:	bc80      	pop	{r7}
 8002592:	4770      	bx	lr
 8002594:	200003d8 	.word	0x200003d8

08002598 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b084      	sub	sp, #16
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80025a0:	f7ff fff0 	bl	8002584 <HAL_GetTick>
 80025a4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025b0:	d005      	beq.n	80025be <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80025b2:	4b0a      	ldr	r3, [pc, #40]	@ (80025dc <HAL_Delay+0x44>)
 80025b4:	781b      	ldrb	r3, [r3, #0]
 80025b6:	461a      	mov	r2, r3
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	4413      	add	r3, r2
 80025bc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80025be:	bf00      	nop
 80025c0:	f7ff ffe0 	bl	8002584 <HAL_GetTick>
 80025c4:	4602      	mov	r2, r0
 80025c6:	68bb      	ldr	r3, [r7, #8]
 80025c8:	1ad3      	subs	r3, r2, r3
 80025ca:	68fa      	ldr	r2, [r7, #12]
 80025cc:	429a      	cmp	r2, r3
 80025ce:	d8f7      	bhi.n	80025c0 <HAL_Delay+0x28>
  {
  }
}
 80025d0:	bf00      	nop
 80025d2:	bf00      	nop
 80025d4:	3710      	adds	r7, #16
 80025d6:	46bd      	mov	sp, r7
 80025d8:	bd80      	pop	{r7, pc}
 80025da:	bf00      	nop
 80025dc:	20000024 	.word	0x20000024

080025e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025e0:	b480      	push	{r7}
 80025e2:	b085      	sub	sp, #20
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	f003 0307 	and.w	r3, r3, #7
 80025ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025f0:	4b0c      	ldr	r3, [pc, #48]	@ (8002624 <__NVIC_SetPriorityGrouping+0x44>)
 80025f2:	68db      	ldr	r3, [r3, #12]
 80025f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025f6:	68ba      	ldr	r2, [r7, #8]
 80025f8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80025fc:	4013      	ands	r3, r2
 80025fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002604:	68bb      	ldr	r3, [r7, #8]
 8002606:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002608:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800260c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002610:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002612:	4a04      	ldr	r2, [pc, #16]	@ (8002624 <__NVIC_SetPriorityGrouping+0x44>)
 8002614:	68bb      	ldr	r3, [r7, #8]
 8002616:	60d3      	str	r3, [r2, #12]
}
 8002618:	bf00      	nop
 800261a:	3714      	adds	r7, #20
 800261c:	46bd      	mov	sp, r7
 800261e:	bc80      	pop	{r7}
 8002620:	4770      	bx	lr
 8002622:	bf00      	nop
 8002624:	e000ed00 	.word	0xe000ed00

08002628 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002628:	b480      	push	{r7}
 800262a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800262c:	4b04      	ldr	r3, [pc, #16]	@ (8002640 <__NVIC_GetPriorityGrouping+0x18>)
 800262e:	68db      	ldr	r3, [r3, #12]
 8002630:	0a1b      	lsrs	r3, r3, #8
 8002632:	f003 0307 	and.w	r3, r3, #7
}
 8002636:	4618      	mov	r0, r3
 8002638:	46bd      	mov	sp, r7
 800263a:	bc80      	pop	{r7}
 800263c:	4770      	bx	lr
 800263e:	bf00      	nop
 8002640:	e000ed00 	.word	0xe000ed00

08002644 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002644:	b480      	push	{r7}
 8002646:	b083      	sub	sp, #12
 8002648:	af00      	add	r7, sp, #0
 800264a:	4603      	mov	r3, r0
 800264c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800264e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002652:	2b00      	cmp	r3, #0
 8002654:	db0b      	blt.n	800266e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002656:	79fb      	ldrb	r3, [r7, #7]
 8002658:	f003 021f 	and.w	r2, r3, #31
 800265c:	4906      	ldr	r1, [pc, #24]	@ (8002678 <__NVIC_EnableIRQ+0x34>)
 800265e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002662:	095b      	lsrs	r3, r3, #5
 8002664:	2001      	movs	r0, #1
 8002666:	fa00 f202 	lsl.w	r2, r0, r2
 800266a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800266e:	bf00      	nop
 8002670:	370c      	adds	r7, #12
 8002672:	46bd      	mov	sp, r7
 8002674:	bc80      	pop	{r7}
 8002676:	4770      	bx	lr
 8002678:	e000e100 	.word	0xe000e100

0800267c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800267c:	b480      	push	{r7}
 800267e:	b083      	sub	sp, #12
 8002680:	af00      	add	r7, sp, #0
 8002682:	4603      	mov	r3, r0
 8002684:	6039      	str	r1, [r7, #0]
 8002686:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002688:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800268c:	2b00      	cmp	r3, #0
 800268e:	db0a      	blt.n	80026a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002690:	683b      	ldr	r3, [r7, #0]
 8002692:	b2da      	uxtb	r2, r3
 8002694:	490c      	ldr	r1, [pc, #48]	@ (80026c8 <__NVIC_SetPriority+0x4c>)
 8002696:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800269a:	0112      	lsls	r2, r2, #4
 800269c:	b2d2      	uxtb	r2, r2
 800269e:	440b      	add	r3, r1
 80026a0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80026a4:	e00a      	b.n	80026bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026a6:	683b      	ldr	r3, [r7, #0]
 80026a8:	b2da      	uxtb	r2, r3
 80026aa:	4908      	ldr	r1, [pc, #32]	@ (80026cc <__NVIC_SetPriority+0x50>)
 80026ac:	79fb      	ldrb	r3, [r7, #7]
 80026ae:	f003 030f 	and.w	r3, r3, #15
 80026b2:	3b04      	subs	r3, #4
 80026b4:	0112      	lsls	r2, r2, #4
 80026b6:	b2d2      	uxtb	r2, r2
 80026b8:	440b      	add	r3, r1
 80026ba:	761a      	strb	r2, [r3, #24]
}
 80026bc:	bf00      	nop
 80026be:	370c      	adds	r7, #12
 80026c0:	46bd      	mov	sp, r7
 80026c2:	bc80      	pop	{r7}
 80026c4:	4770      	bx	lr
 80026c6:	bf00      	nop
 80026c8:	e000e100 	.word	0xe000e100
 80026cc:	e000ed00 	.word	0xe000ed00

080026d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026d0:	b480      	push	{r7}
 80026d2:	b089      	sub	sp, #36	@ 0x24
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	60f8      	str	r0, [r7, #12]
 80026d8:	60b9      	str	r1, [r7, #8]
 80026da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	f003 0307 	and.w	r3, r3, #7
 80026e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026e4:	69fb      	ldr	r3, [r7, #28]
 80026e6:	f1c3 0307 	rsb	r3, r3, #7
 80026ea:	2b04      	cmp	r3, #4
 80026ec:	bf28      	it	cs
 80026ee:	2304      	movcs	r3, #4
 80026f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026f2:	69fb      	ldr	r3, [r7, #28]
 80026f4:	3304      	adds	r3, #4
 80026f6:	2b06      	cmp	r3, #6
 80026f8:	d902      	bls.n	8002700 <NVIC_EncodePriority+0x30>
 80026fa:	69fb      	ldr	r3, [r7, #28]
 80026fc:	3b03      	subs	r3, #3
 80026fe:	e000      	b.n	8002702 <NVIC_EncodePriority+0x32>
 8002700:	2300      	movs	r3, #0
 8002702:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002704:	f04f 32ff 	mov.w	r2, #4294967295
 8002708:	69bb      	ldr	r3, [r7, #24]
 800270a:	fa02 f303 	lsl.w	r3, r2, r3
 800270e:	43da      	mvns	r2, r3
 8002710:	68bb      	ldr	r3, [r7, #8]
 8002712:	401a      	ands	r2, r3
 8002714:	697b      	ldr	r3, [r7, #20]
 8002716:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002718:	f04f 31ff 	mov.w	r1, #4294967295
 800271c:	697b      	ldr	r3, [r7, #20]
 800271e:	fa01 f303 	lsl.w	r3, r1, r3
 8002722:	43d9      	mvns	r1, r3
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002728:	4313      	orrs	r3, r2
         );
}
 800272a:	4618      	mov	r0, r3
 800272c:	3724      	adds	r7, #36	@ 0x24
 800272e:	46bd      	mov	sp, r7
 8002730:	bc80      	pop	{r7}
 8002732:	4770      	bx	lr

08002734 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	b082      	sub	sp, #8
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	3b01      	subs	r3, #1
 8002740:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002744:	d301      	bcc.n	800274a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002746:	2301      	movs	r3, #1
 8002748:	e00f      	b.n	800276a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800274a:	4a0a      	ldr	r2, [pc, #40]	@ (8002774 <SysTick_Config+0x40>)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	3b01      	subs	r3, #1
 8002750:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002752:	210f      	movs	r1, #15
 8002754:	f04f 30ff 	mov.w	r0, #4294967295
 8002758:	f7ff ff90 	bl	800267c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800275c:	4b05      	ldr	r3, [pc, #20]	@ (8002774 <SysTick_Config+0x40>)
 800275e:	2200      	movs	r2, #0
 8002760:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002762:	4b04      	ldr	r3, [pc, #16]	@ (8002774 <SysTick_Config+0x40>)
 8002764:	2207      	movs	r2, #7
 8002766:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002768:	2300      	movs	r3, #0
}
 800276a:	4618      	mov	r0, r3
 800276c:	3708      	adds	r7, #8
 800276e:	46bd      	mov	sp, r7
 8002770:	bd80      	pop	{r7, pc}
 8002772:	bf00      	nop
 8002774:	e000e010 	.word	0xe000e010

08002778 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b082      	sub	sp, #8
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002780:	6878      	ldr	r0, [r7, #4]
 8002782:	f7ff ff2d 	bl	80025e0 <__NVIC_SetPriorityGrouping>
}
 8002786:	bf00      	nop
 8002788:	3708      	adds	r7, #8
 800278a:	46bd      	mov	sp, r7
 800278c:	bd80      	pop	{r7, pc}

0800278e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800278e:	b580      	push	{r7, lr}
 8002790:	b086      	sub	sp, #24
 8002792:	af00      	add	r7, sp, #0
 8002794:	4603      	mov	r3, r0
 8002796:	60b9      	str	r1, [r7, #8]
 8002798:	607a      	str	r2, [r7, #4]
 800279a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800279c:	2300      	movs	r3, #0
 800279e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80027a0:	f7ff ff42 	bl	8002628 <__NVIC_GetPriorityGrouping>
 80027a4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80027a6:	687a      	ldr	r2, [r7, #4]
 80027a8:	68b9      	ldr	r1, [r7, #8]
 80027aa:	6978      	ldr	r0, [r7, #20]
 80027ac:	f7ff ff90 	bl	80026d0 <NVIC_EncodePriority>
 80027b0:	4602      	mov	r2, r0
 80027b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027b6:	4611      	mov	r1, r2
 80027b8:	4618      	mov	r0, r3
 80027ba:	f7ff ff5f 	bl	800267c <__NVIC_SetPriority>
}
 80027be:	bf00      	nop
 80027c0:	3718      	adds	r7, #24
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bd80      	pop	{r7, pc}

080027c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027c6:	b580      	push	{r7, lr}
 80027c8:	b082      	sub	sp, #8
 80027ca:	af00      	add	r7, sp, #0
 80027cc:	4603      	mov	r3, r0
 80027ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80027d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027d4:	4618      	mov	r0, r3
 80027d6:	f7ff ff35 	bl	8002644 <__NVIC_EnableIRQ>
}
 80027da:	bf00      	nop
 80027dc:	3708      	adds	r7, #8
 80027de:	46bd      	mov	sp, r7
 80027e0:	bd80      	pop	{r7, pc}

080027e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80027e2:	b580      	push	{r7, lr}
 80027e4:	b082      	sub	sp, #8
 80027e6:	af00      	add	r7, sp, #0
 80027e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80027ea:	6878      	ldr	r0, [r7, #4]
 80027ec:	f7ff ffa2 	bl	8002734 <SysTick_Config>
 80027f0:	4603      	mov	r3, r0
}
 80027f2:	4618      	mov	r0, r3
 80027f4:	3708      	adds	r7, #8
 80027f6:	46bd      	mov	sp, r7
 80027f8:	bd80      	pop	{r7, pc}
	...

080027fc <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80027fc:	b480      	push	{r7}
 80027fe:	b085      	sub	sp, #20
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002804:	2300      	movs	r3, #0
 8002806:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	2b00      	cmp	r3, #0
 800280c:	d101      	bne.n	8002812 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800280e:	2301      	movs	r3, #1
 8002810:	e043      	b.n	800289a <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	461a      	mov	r2, r3
 8002818:	4b22      	ldr	r3, [pc, #136]	@ (80028a4 <HAL_DMA_Init+0xa8>)
 800281a:	4413      	add	r3, r2
 800281c:	4a22      	ldr	r2, [pc, #136]	@ (80028a8 <HAL_DMA_Init+0xac>)
 800281e:	fba2 2303 	umull	r2, r3, r2, r3
 8002822:	091b      	lsrs	r3, r3, #4
 8002824:	009a      	lsls	r2, r3, #2
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	4a1f      	ldr	r2, [pc, #124]	@ (80028ac <HAL_DMA_Init+0xb0>)
 800282e:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2202      	movs	r2, #2
 8002834:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002846:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800284a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002854:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	68db      	ldr	r3, [r3, #12]
 800285a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002860:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	695b      	ldr	r3, [r3, #20]
 8002866:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800286c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	69db      	ldr	r3, [r3, #28]
 8002872:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002874:	68fa      	ldr	r2, [r7, #12]
 8002876:	4313      	orrs	r3, r2
 8002878:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	68fa      	ldr	r2, [r7, #12]
 8002880:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	2200      	movs	r2, #0
 8002886:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	2201      	movs	r2, #1
 800288c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	2200      	movs	r2, #0
 8002894:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002898:	2300      	movs	r3, #0
}
 800289a:	4618      	mov	r0, r3
 800289c:	3714      	adds	r7, #20
 800289e:	46bd      	mov	sp, r7
 80028a0:	bc80      	pop	{r7}
 80028a2:	4770      	bx	lr
 80028a4:	bffdfff8 	.word	0xbffdfff8
 80028a8:	cccccccd 	.word	0xcccccccd
 80028ac:	40020000 	.word	0x40020000

080028b0 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b086      	sub	sp, #24
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	60f8      	str	r0, [r7, #12]
 80028b8:	60b9      	str	r1, [r7, #8]
 80028ba:	607a      	str	r2, [r7, #4]
 80028bc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80028be:	2300      	movs	r3, #0
 80028c0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80028c8:	2b01      	cmp	r3, #1
 80028ca:	d101      	bne.n	80028d0 <HAL_DMA_Start_IT+0x20>
 80028cc:	2302      	movs	r3, #2
 80028ce:	e04b      	b.n	8002968 <HAL_DMA_Start_IT+0xb8>
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	2201      	movs	r2, #1
 80028d4:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80028de:	b2db      	uxtb	r3, r3
 80028e0:	2b01      	cmp	r3, #1
 80028e2:	d13a      	bne.n	800295a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	2202      	movs	r2, #2
 80028e8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	2200      	movs	r2, #0
 80028f0:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	681a      	ldr	r2, [r3, #0]
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f022 0201 	bic.w	r2, r2, #1
 8002900:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002902:	683b      	ldr	r3, [r7, #0]
 8002904:	687a      	ldr	r2, [r7, #4]
 8002906:	68b9      	ldr	r1, [r7, #8]
 8002908:	68f8      	ldr	r0, [r7, #12]
 800290a:	f000 f9eb 	bl	8002ce4 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002912:	2b00      	cmp	r3, #0
 8002914:	d008      	beq.n	8002928 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	681a      	ldr	r2, [r3, #0]
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f042 020e 	orr.w	r2, r2, #14
 8002924:	601a      	str	r2, [r3, #0]
 8002926:	e00f      	b.n	8002948 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	681a      	ldr	r2, [r3, #0]
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f022 0204 	bic.w	r2, r2, #4
 8002936:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	681a      	ldr	r2, [r3, #0]
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f042 020a 	orr.w	r2, r2, #10
 8002946:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	681a      	ldr	r2, [r3, #0]
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f042 0201 	orr.w	r2, r2, #1
 8002956:	601a      	str	r2, [r3, #0]
 8002958:	e005      	b.n	8002966 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	2200      	movs	r2, #0
 800295e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002962:	2302      	movs	r3, #2
 8002964:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002966:	7dfb      	ldrb	r3, [r7, #23]
}
 8002968:	4618      	mov	r0, r3
 800296a:	3718      	adds	r7, #24
 800296c:	46bd      	mov	sp, r7
 800296e:	bd80      	pop	{r7, pc}

08002970 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002970:	b480      	push	{r7}
 8002972:	b085      	sub	sp, #20
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002978:	2300      	movs	r3, #0
 800297a:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002982:	b2db      	uxtb	r3, r3
 8002984:	2b02      	cmp	r3, #2
 8002986:	d008      	beq.n	800299a <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	2204      	movs	r2, #4
 800298c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	2200      	movs	r2, #0
 8002992:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002996:	2301      	movs	r3, #1
 8002998:	e020      	b.n	80029dc <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	681a      	ldr	r2, [r3, #0]
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f022 020e 	bic.w	r2, r2, #14
 80029a8:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	681a      	ldr	r2, [r3, #0]
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f022 0201 	bic.w	r2, r2, #1
 80029b8:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029c2:	2101      	movs	r1, #1
 80029c4:	fa01 f202 	lsl.w	r2, r1, r2
 80029c8:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	2201      	movs	r2, #1
 80029ce:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	2200      	movs	r2, #0
 80029d6:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80029da:	7bfb      	ldrb	r3, [r7, #15]
}
 80029dc:	4618      	mov	r0, r3
 80029de:	3714      	adds	r7, #20
 80029e0:	46bd      	mov	sp, r7
 80029e2:	bc80      	pop	{r7}
 80029e4:	4770      	bx	lr
	...

080029e8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b084      	sub	sp, #16
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80029f0:	2300      	movs	r3, #0
 80029f2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80029fa:	b2db      	uxtb	r3, r3
 80029fc:	2b02      	cmp	r3, #2
 80029fe:	d005      	beq.n	8002a0c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	2204      	movs	r2, #4
 8002a04:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8002a06:	2301      	movs	r3, #1
 8002a08:	73fb      	strb	r3, [r7, #15]
 8002a0a:	e051      	b.n	8002ab0 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	681a      	ldr	r2, [r3, #0]
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f022 020e 	bic.w	r2, r2, #14
 8002a1a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	681a      	ldr	r2, [r3, #0]
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f022 0201 	bic.w	r2, r2, #1
 8002a2a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	4a22      	ldr	r2, [pc, #136]	@ (8002abc <HAL_DMA_Abort_IT+0xd4>)
 8002a32:	4293      	cmp	r3, r2
 8002a34:	d029      	beq.n	8002a8a <HAL_DMA_Abort_IT+0xa2>
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	4a21      	ldr	r2, [pc, #132]	@ (8002ac0 <HAL_DMA_Abort_IT+0xd8>)
 8002a3c:	4293      	cmp	r3, r2
 8002a3e:	d022      	beq.n	8002a86 <HAL_DMA_Abort_IT+0x9e>
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	4a1f      	ldr	r2, [pc, #124]	@ (8002ac4 <HAL_DMA_Abort_IT+0xdc>)
 8002a46:	4293      	cmp	r3, r2
 8002a48:	d01a      	beq.n	8002a80 <HAL_DMA_Abort_IT+0x98>
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	4a1e      	ldr	r2, [pc, #120]	@ (8002ac8 <HAL_DMA_Abort_IT+0xe0>)
 8002a50:	4293      	cmp	r3, r2
 8002a52:	d012      	beq.n	8002a7a <HAL_DMA_Abort_IT+0x92>
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	4a1c      	ldr	r2, [pc, #112]	@ (8002acc <HAL_DMA_Abort_IT+0xe4>)
 8002a5a:	4293      	cmp	r3, r2
 8002a5c:	d00a      	beq.n	8002a74 <HAL_DMA_Abort_IT+0x8c>
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	4a1b      	ldr	r2, [pc, #108]	@ (8002ad0 <HAL_DMA_Abort_IT+0xe8>)
 8002a64:	4293      	cmp	r3, r2
 8002a66:	d102      	bne.n	8002a6e <HAL_DMA_Abort_IT+0x86>
 8002a68:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002a6c:	e00e      	b.n	8002a8c <HAL_DMA_Abort_IT+0xa4>
 8002a6e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002a72:	e00b      	b.n	8002a8c <HAL_DMA_Abort_IT+0xa4>
 8002a74:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002a78:	e008      	b.n	8002a8c <HAL_DMA_Abort_IT+0xa4>
 8002a7a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002a7e:	e005      	b.n	8002a8c <HAL_DMA_Abort_IT+0xa4>
 8002a80:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002a84:	e002      	b.n	8002a8c <HAL_DMA_Abort_IT+0xa4>
 8002a86:	2310      	movs	r3, #16
 8002a88:	e000      	b.n	8002a8c <HAL_DMA_Abort_IT+0xa4>
 8002a8a:	2301      	movs	r3, #1
 8002a8c:	4a11      	ldr	r2, [pc, #68]	@ (8002ad4 <HAL_DMA_Abort_IT+0xec>)
 8002a8e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2201      	movs	r2, #1
 8002a94:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d003      	beq.n	8002ab0 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002aac:	6878      	ldr	r0, [r7, #4]
 8002aae:	4798      	blx	r3
    } 
  }
  return status;
 8002ab0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	3710      	adds	r7, #16
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bd80      	pop	{r7, pc}
 8002aba:	bf00      	nop
 8002abc:	40020008 	.word	0x40020008
 8002ac0:	4002001c 	.word	0x4002001c
 8002ac4:	40020030 	.word	0x40020030
 8002ac8:	40020044 	.word	0x40020044
 8002acc:	40020058 	.word	0x40020058
 8002ad0:	4002006c 	.word	0x4002006c
 8002ad4:	40020000 	.word	0x40020000

08002ad8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b084      	sub	sp, #16
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002af4:	2204      	movs	r2, #4
 8002af6:	409a      	lsls	r2, r3
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	4013      	ands	r3, r2
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d04f      	beq.n	8002ba0 <HAL_DMA_IRQHandler+0xc8>
 8002b00:	68bb      	ldr	r3, [r7, #8]
 8002b02:	f003 0304 	and.w	r3, r3, #4
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d04a      	beq.n	8002ba0 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f003 0320 	and.w	r3, r3, #32
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d107      	bne.n	8002b28 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	681a      	ldr	r2, [r3, #0]
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f022 0204 	bic.w	r2, r2, #4
 8002b26:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	4a66      	ldr	r2, [pc, #408]	@ (8002cc8 <HAL_DMA_IRQHandler+0x1f0>)
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d029      	beq.n	8002b86 <HAL_DMA_IRQHandler+0xae>
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	4a65      	ldr	r2, [pc, #404]	@ (8002ccc <HAL_DMA_IRQHandler+0x1f4>)
 8002b38:	4293      	cmp	r3, r2
 8002b3a:	d022      	beq.n	8002b82 <HAL_DMA_IRQHandler+0xaa>
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	4a63      	ldr	r2, [pc, #396]	@ (8002cd0 <HAL_DMA_IRQHandler+0x1f8>)
 8002b42:	4293      	cmp	r3, r2
 8002b44:	d01a      	beq.n	8002b7c <HAL_DMA_IRQHandler+0xa4>
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	4a62      	ldr	r2, [pc, #392]	@ (8002cd4 <HAL_DMA_IRQHandler+0x1fc>)
 8002b4c:	4293      	cmp	r3, r2
 8002b4e:	d012      	beq.n	8002b76 <HAL_DMA_IRQHandler+0x9e>
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	4a60      	ldr	r2, [pc, #384]	@ (8002cd8 <HAL_DMA_IRQHandler+0x200>)
 8002b56:	4293      	cmp	r3, r2
 8002b58:	d00a      	beq.n	8002b70 <HAL_DMA_IRQHandler+0x98>
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	4a5f      	ldr	r2, [pc, #380]	@ (8002cdc <HAL_DMA_IRQHandler+0x204>)
 8002b60:	4293      	cmp	r3, r2
 8002b62:	d102      	bne.n	8002b6a <HAL_DMA_IRQHandler+0x92>
 8002b64:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002b68:	e00e      	b.n	8002b88 <HAL_DMA_IRQHandler+0xb0>
 8002b6a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8002b6e:	e00b      	b.n	8002b88 <HAL_DMA_IRQHandler+0xb0>
 8002b70:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8002b74:	e008      	b.n	8002b88 <HAL_DMA_IRQHandler+0xb0>
 8002b76:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002b7a:	e005      	b.n	8002b88 <HAL_DMA_IRQHandler+0xb0>
 8002b7c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002b80:	e002      	b.n	8002b88 <HAL_DMA_IRQHandler+0xb0>
 8002b82:	2340      	movs	r3, #64	@ 0x40
 8002b84:	e000      	b.n	8002b88 <HAL_DMA_IRQHandler+0xb0>
 8002b86:	2304      	movs	r3, #4
 8002b88:	4a55      	ldr	r2, [pc, #340]	@ (8002ce0 <HAL_DMA_IRQHandler+0x208>)
 8002b8a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	f000 8094 	beq.w	8002cbe <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b9a:	6878      	ldr	r0, [r7, #4]
 8002b9c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002b9e:	e08e      	b.n	8002cbe <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ba4:	2202      	movs	r2, #2
 8002ba6:	409a      	lsls	r2, r3
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	4013      	ands	r3, r2
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d056      	beq.n	8002c5e <HAL_DMA_IRQHandler+0x186>
 8002bb0:	68bb      	ldr	r3, [r7, #8]
 8002bb2:	f003 0302 	and.w	r3, r3, #2
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d051      	beq.n	8002c5e <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f003 0320 	and.w	r3, r3, #32
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d10b      	bne.n	8002be0 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	681a      	ldr	r2, [r3, #0]
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f022 020a 	bic.w	r2, r2, #10
 8002bd6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	2201      	movs	r2, #1
 8002bdc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	4a38      	ldr	r2, [pc, #224]	@ (8002cc8 <HAL_DMA_IRQHandler+0x1f0>)
 8002be6:	4293      	cmp	r3, r2
 8002be8:	d029      	beq.n	8002c3e <HAL_DMA_IRQHandler+0x166>
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	4a37      	ldr	r2, [pc, #220]	@ (8002ccc <HAL_DMA_IRQHandler+0x1f4>)
 8002bf0:	4293      	cmp	r3, r2
 8002bf2:	d022      	beq.n	8002c3a <HAL_DMA_IRQHandler+0x162>
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	4a35      	ldr	r2, [pc, #212]	@ (8002cd0 <HAL_DMA_IRQHandler+0x1f8>)
 8002bfa:	4293      	cmp	r3, r2
 8002bfc:	d01a      	beq.n	8002c34 <HAL_DMA_IRQHandler+0x15c>
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	4a34      	ldr	r2, [pc, #208]	@ (8002cd4 <HAL_DMA_IRQHandler+0x1fc>)
 8002c04:	4293      	cmp	r3, r2
 8002c06:	d012      	beq.n	8002c2e <HAL_DMA_IRQHandler+0x156>
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	4a32      	ldr	r2, [pc, #200]	@ (8002cd8 <HAL_DMA_IRQHandler+0x200>)
 8002c0e:	4293      	cmp	r3, r2
 8002c10:	d00a      	beq.n	8002c28 <HAL_DMA_IRQHandler+0x150>
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	4a31      	ldr	r2, [pc, #196]	@ (8002cdc <HAL_DMA_IRQHandler+0x204>)
 8002c18:	4293      	cmp	r3, r2
 8002c1a:	d102      	bne.n	8002c22 <HAL_DMA_IRQHandler+0x14a>
 8002c1c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002c20:	e00e      	b.n	8002c40 <HAL_DMA_IRQHandler+0x168>
 8002c22:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002c26:	e00b      	b.n	8002c40 <HAL_DMA_IRQHandler+0x168>
 8002c28:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002c2c:	e008      	b.n	8002c40 <HAL_DMA_IRQHandler+0x168>
 8002c2e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002c32:	e005      	b.n	8002c40 <HAL_DMA_IRQHandler+0x168>
 8002c34:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002c38:	e002      	b.n	8002c40 <HAL_DMA_IRQHandler+0x168>
 8002c3a:	2320      	movs	r3, #32
 8002c3c:	e000      	b.n	8002c40 <HAL_DMA_IRQHandler+0x168>
 8002c3e:	2302      	movs	r3, #2
 8002c40:	4a27      	ldr	r2, [pc, #156]	@ (8002ce0 <HAL_DMA_IRQHandler+0x208>)
 8002c42:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	2200      	movs	r2, #0
 8002c48:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d034      	beq.n	8002cbe <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c58:	6878      	ldr	r0, [r7, #4]
 8002c5a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002c5c:	e02f      	b.n	8002cbe <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c62:	2208      	movs	r2, #8
 8002c64:	409a      	lsls	r2, r3
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	4013      	ands	r3, r2
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d028      	beq.n	8002cc0 <HAL_DMA_IRQHandler+0x1e8>
 8002c6e:	68bb      	ldr	r3, [r7, #8]
 8002c70:	f003 0308 	and.w	r3, r3, #8
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d023      	beq.n	8002cc0 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	681a      	ldr	r2, [r3, #0]
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f022 020e 	bic.w	r2, r2, #14
 8002c86:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c90:	2101      	movs	r1, #1
 8002c92:	fa01 f202 	lsl.w	r2, r1, r2
 8002c96:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	2201      	movs	r2, #1
 8002c9c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	2201      	movs	r2, #1
 8002ca2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	2200      	movs	r2, #0
 8002caa:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d004      	beq.n	8002cc0 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cba:	6878      	ldr	r0, [r7, #4]
 8002cbc:	4798      	blx	r3
    }
  }
  return;
 8002cbe:	bf00      	nop
 8002cc0:	bf00      	nop
}
 8002cc2:	3710      	adds	r7, #16
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	bd80      	pop	{r7, pc}
 8002cc8:	40020008 	.word	0x40020008
 8002ccc:	4002001c 	.word	0x4002001c
 8002cd0:	40020030 	.word	0x40020030
 8002cd4:	40020044 	.word	0x40020044
 8002cd8:	40020058 	.word	0x40020058
 8002cdc:	4002006c 	.word	0x4002006c
 8002ce0:	40020000 	.word	0x40020000

08002ce4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002ce4:	b480      	push	{r7}
 8002ce6:	b085      	sub	sp, #20
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	60f8      	str	r0, [r7, #12]
 8002cec:	60b9      	str	r1, [r7, #8]
 8002cee:	607a      	str	r2, [r7, #4]
 8002cf0:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002cfa:	2101      	movs	r1, #1
 8002cfc:	fa01 f202 	lsl.w	r2, r1, r2
 8002d00:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	683a      	ldr	r2, [r7, #0]
 8002d08:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	685b      	ldr	r3, [r3, #4]
 8002d0e:	2b10      	cmp	r3, #16
 8002d10:	d108      	bne.n	8002d24 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	687a      	ldr	r2, [r7, #4]
 8002d18:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	68ba      	ldr	r2, [r7, #8]
 8002d20:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002d22:	e007      	b.n	8002d34 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	68ba      	ldr	r2, [r7, #8]
 8002d2a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	687a      	ldr	r2, [r7, #4]
 8002d32:	60da      	str	r2, [r3, #12]
}
 8002d34:	bf00      	nop
 8002d36:	3714      	adds	r7, #20
 8002d38:	46bd      	mov	sp, r7
 8002d3a:	bc80      	pop	{r7}
 8002d3c:	4770      	bx	lr
	...

08002d40 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d40:	b480      	push	{r7}
 8002d42:	b08b      	sub	sp, #44	@ 0x2c
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
 8002d48:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002d4e:	2300      	movs	r3, #0
 8002d50:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d52:	e169      	b.n	8003028 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002d54:	2201      	movs	r2, #1
 8002d56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d58:	fa02 f303 	lsl.w	r3, r2, r3
 8002d5c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002d5e:	683b      	ldr	r3, [r7, #0]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	69fa      	ldr	r2, [r7, #28]
 8002d64:	4013      	ands	r3, r2
 8002d66:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002d68:	69ba      	ldr	r2, [r7, #24]
 8002d6a:	69fb      	ldr	r3, [r7, #28]
 8002d6c:	429a      	cmp	r2, r3
 8002d6e:	f040 8158 	bne.w	8003022 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002d72:	683b      	ldr	r3, [r7, #0]
 8002d74:	685b      	ldr	r3, [r3, #4]
 8002d76:	4a9a      	ldr	r2, [pc, #616]	@ (8002fe0 <HAL_GPIO_Init+0x2a0>)
 8002d78:	4293      	cmp	r3, r2
 8002d7a:	d05e      	beq.n	8002e3a <HAL_GPIO_Init+0xfa>
 8002d7c:	4a98      	ldr	r2, [pc, #608]	@ (8002fe0 <HAL_GPIO_Init+0x2a0>)
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	d875      	bhi.n	8002e6e <HAL_GPIO_Init+0x12e>
 8002d82:	4a98      	ldr	r2, [pc, #608]	@ (8002fe4 <HAL_GPIO_Init+0x2a4>)
 8002d84:	4293      	cmp	r3, r2
 8002d86:	d058      	beq.n	8002e3a <HAL_GPIO_Init+0xfa>
 8002d88:	4a96      	ldr	r2, [pc, #600]	@ (8002fe4 <HAL_GPIO_Init+0x2a4>)
 8002d8a:	4293      	cmp	r3, r2
 8002d8c:	d86f      	bhi.n	8002e6e <HAL_GPIO_Init+0x12e>
 8002d8e:	4a96      	ldr	r2, [pc, #600]	@ (8002fe8 <HAL_GPIO_Init+0x2a8>)
 8002d90:	4293      	cmp	r3, r2
 8002d92:	d052      	beq.n	8002e3a <HAL_GPIO_Init+0xfa>
 8002d94:	4a94      	ldr	r2, [pc, #592]	@ (8002fe8 <HAL_GPIO_Init+0x2a8>)
 8002d96:	4293      	cmp	r3, r2
 8002d98:	d869      	bhi.n	8002e6e <HAL_GPIO_Init+0x12e>
 8002d9a:	4a94      	ldr	r2, [pc, #592]	@ (8002fec <HAL_GPIO_Init+0x2ac>)
 8002d9c:	4293      	cmp	r3, r2
 8002d9e:	d04c      	beq.n	8002e3a <HAL_GPIO_Init+0xfa>
 8002da0:	4a92      	ldr	r2, [pc, #584]	@ (8002fec <HAL_GPIO_Init+0x2ac>)
 8002da2:	4293      	cmp	r3, r2
 8002da4:	d863      	bhi.n	8002e6e <HAL_GPIO_Init+0x12e>
 8002da6:	4a92      	ldr	r2, [pc, #584]	@ (8002ff0 <HAL_GPIO_Init+0x2b0>)
 8002da8:	4293      	cmp	r3, r2
 8002daa:	d046      	beq.n	8002e3a <HAL_GPIO_Init+0xfa>
 8002dac:	4a90      	ldr	r2, [pc, #576]	@ (8002ff0 <HAL_GPIO_Init+0x2b0>)
 8002dae:	4293      	cmp	r3, r2
 8002db0:	d85d      	bhi.n	8002e6e <HAL_GPIO_Init+0x12e>
 8002db2:	2b12      	cmp	r3, #18
 8002db4:	d82a      	bhi.n	8002e0c <HAL_GPIO_Init+0xcc>
 8002db6:	2b12      	cmp	r3, #18
 8002db8:	d859      	bhi.n	8002e6e <HAL_GPIO_Init+0x12e>
 8002dba:	a201      	add	r2, pc, #4	@ (adr r2, 8002dc0 <HAL_GPIO_Init+0x80>)
 8002dbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002dc0:	08002e3b 	.word	0x08002e3b
 8002dc4:	08002e15 	.word	0x08002e15
 8002dc8:	08002e27 	.word	0x08002e27
 8002dcc:	08002e69 	.word	0x08002e69
 8002dd0:	08002e6f 	.word	0x08002e6f
 8002dd4:	08002e6f 	.word	0x08002e6f
 8002dd8:	08002e6f 	.word	0x08002e6f
 8002ddc:	08002e6f 	.word	0x08002e6f
 8002de0:	08002e6f 	.word	0x08002e6f
 8002de4:	08002e6f 	.word	0x08002e6f
 8002de8:	08002e6f 	.word	0x08002e6f
 8002dec:	08002e6f 	.word	0x08002e6f
 8002df0:	08002e6f 	.word	0x08002e6f
 8002df4:	08002e6f 	.word	0x08002e6f
 8002df8:	08002e6f 	.word	0x08002e6f
 8002dfc:	08002e6f 	.word	0x08002e6f
 8002e00:	08002e6f 	.word	0x08002e6f
 8002e04:	08002e1d 	.word	0x08002e1d
 8002e08:	08002e31 	.word	0x08002e31
 8002e0c:	4a79      	ldr	r2, [pc, #484]	@ (8002ff4 <HAL_GPIO_Init+0x2b4>)
 8002e0e:	4293      	cmp	r3, r2
 8002e10:	d013      	beq.n	8002e3a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002e12:	e02c      	b.n	8002e6e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	68db      	ldr	r3, [r3, #12]
 8002e18:	623b      	str	r3, [r7, #32]
          break;
 8002e1a:	e029      	b.n	8002e70 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	68db      	ldr	r3, [r3, #12]
 8002e20:	3304      	adds	r3, #4
 8002e22:	623b      	str	r3, [r7, #32]
          break;
 8002e24:	e024      	b.n	8002e70 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002e26:	683b      	ldr	r3, [r7, #0]
 8002e28:	68db      	ldr	r3, [r3, #12]
 8002e2a:	3308      	adds	r3, #8
 8002e2c:	623b      	str	r3, [r7, #32]
          break;
 8002e2e:	e01f      	b.n	8002e70 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	68db      	ldr	r3, [r3, #12]
 8002e34:	330c      	adds	r3, #12
 8002e36:	623b      	str	r3, [r7, #32]
          break;
 8002e38:	e01a      	b.n	8002e70 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	689b      	ldr	r3, [r3, #8]
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d102      	bne.n	8002e48 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002e42:	2304      	movs	r3, #4
 8002e44:	623b      	str	r3, [r7, #32]
          break;
 8002e46:	e013      	b.n	8002e70 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	689b      	ldr	r3, [r3, #8]
 8002e4c:	2b01      	cmp	r3, #1
 8002e4e:	d105      	bne.n	8002e5c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002e50:	2308      	movs	r3, #8
 8002e52:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	69fa      	ldr	r2, [r7, #28]
 8002e58:	611a      	str	r2, [r3, #16]
          break;
 8002e5a:	e009      	b.n	8002e70 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002e5c:	2308      	movs	r3, #8
 8002e5e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	69fa      	ldr	r2, [r7, #28]
 8002e64:	615a      	str	r2, [r3, #20]
          break;
 8002e66:	e003      	b.n	8002e70 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002e68:	2300      	movs	r3, #0
 8002e6a:	623b      	str	r3, [r7, #32]
          break;
 8002e6c:	e000      	b.n	8002e70 <HAL_GPIO_Init+0x130>
          break;
 8002e6e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002e70:	69bb      	ldr	r3, [r7, #24]
 8002e72:	2bff      	cmp	r3, #255	@ 0xff
 8002e74:	d801      	bhi.n	8002e7a <HAL_GPIO_Init+0x13a>
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	e001      	b.n	8002e7e <HAL_GPIO_Init+0x13e>
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	3304      	adds	r3, #4
 8002e7e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002e80:	69bb      	ldr	r3, [r7, #24]
 8002e82:	2bff      	cmp	r3, #255	@ 0xff
 8002e84:	d802      	bhi.n	8002e8c <HAL_GPIO_Init+0x14c>
 8002e86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e88:	009b      	lsls	r3, r3, #2
 8002e8a:	e002      	b.n	8002e92 <HAL_GPIO_Init+0x152>
 8002e8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e8e:	3b08      	subs	r3, #8
 8002e90:	009b      	lsls	r3, r3, #2
 8002e92:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002e94:	697b      	ldr	r3, [r7, #20]
 8002e96:	681a      	ldr	r2, [r3, #0]
 8002e98:	210f      	movs	r1, #15
 8002e9a:	693b      	ldr	r3, [r7, #16]
 8002e9c:	fa01 f303 	lsl.w	r3, r1, r3
 8002ea0:	43db      	mvns	r3, r3
 8002ea2:	401a      	ands	r2, r3
 8002ea4:	6a39      	ldr	r1, [r7, #32]
 8002ea6:	693b      	ldr	r3, [r7, #16]
 8002ea8:	fa01 f303 	lsl.w	r3, r1, r3
 8002eac:	431a      	orrs	r2, r3
 8002eae:	697b      	ldr	r3, [r7, #20]
 8002eb0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	685b      	ldr	r3, [r3, #4]
 8002eb6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	f000 80b1 	beq.w	8003022 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002ec0:	4b4d      	ldr	r3, [pc, #308]	@ (8002ff8 <HAL_GPIO_Init+0x2b8>)
 8002ec2:	699b      	ldr	r3, [r3, #24]
 8002ec4:	4a4c      	ldr	r2, [pc, #304]	@ (8002ff8 <HAL_GPIO_Init+0x2b8>)
 8002ec6:	f043 0301 	orr.w	r3, r3, #1
 8002eca:	6193      	str	r3, [r2, #24]
 8002ecc:	4b4a      	ldr	r3, [pc, #296]	@ (8002ff8 <HAL_GPIO_Init+0x2b8>)
 8002ece:	699b      	ldr	r3, [r3, #24]
 8002ed0:	f003 0301 	and.w	r3, r3, #1
 8002ed4:	60bb      	str	r3, [r7, #8]
 8002ed6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002ed8:	4a48      	ldr	r2, [pc, #288]	@ (8002ffc <HAL_GPIO_Init+0x2bc>)
 8002eda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002edc:	089b      	lsrs	r3, r3, #2
 8002ede:	3302      	adds	r3, #2
 8002ee0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ee4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002ee6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ee8:	f003 0303 	and.w	r3, r3, #3
 8002eec:	009b      	lsls	r3, r3, #2
 8002eee:	220f      	movs	r2, #15
 8002ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ef4:	43db      	mvns	r3, r3
 8002ef6:	68fa      	ldr	r2, [r7, #12]
 8002ef8:	4013      	ands	r3, r2
 8002efa:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	4a40      	ldr	r2, [pc, #256]	@ (8003000 <HAL_GPIO_Init+0x2c0>)
 8002f00:	4293      	cmp	r3, r2
 8002f02:	d013      	beq.n	8002f2c <HAL_GPIO_Init+0x1ec>
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	4a3f      	ldr	r2, [pc, #252]	@ (8003004 <HAL_GPIO_Init+0x2c4>)
 8002f08:	4293      	cmp	r3, r2
 8002f0a:	d00d      	beq.n	8002f28 <HAL_GPIO_Init+0x1e8>
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	4a3e      	ldr	r2, [pc, #248]	@ (8003008 <HAL_GPIO_Init+0x2c8>)
 8002f10:	4293      	cmp	r3, r2
 8002f12:	d007      	beq.n	8002f24 <HAL_GPIO_Init+0x1e4>
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	4a3d      	ldr	r2, [pc, #244]	@ (800300c <HAL_GPIO_Init+0x2cc>)
 8002f18:	4293      	cmp	r3, r2
 8002f1a:	d101      	bne.n	8002f20 <HAL_GPIO_Init+0x1e0>
 8002f1c:	2303      	movs	r3, #3
 8002f1e:	e006      	b.n	8002f2e <HAL_GPIO_Init+0x1ee>
 8002f20:	2304      	movs	r3, #4
 8002f22:	e004      	b.n	8002f2e <HAL_GPIO_Init+0x1ee>
 8002f24:	2302      	movs	r3, #2
 8002f26:	e002      	b.n	8002f2e <HAL_GPIO_Init+0x1ee>
 8002f28:	2301      	movs	r3, #1
 8002f2a:	e000      	b.n	8002f2e <HAL_GPIO_Init+0x1ee>
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002f30:	f002 0203 	and.w	r2, r2, #3
 8002f34:	0092      	lsls	r2, r2, #2
 8002f36:	4093      	lsls	r3, r2
 8002f38:	68fa      	ldr	r2, [r7, #12]
 8002f3a:	4313      	orrs	r3, r2
 8002f3c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002f3e:	492f      	ldr	r1, [pc, #188]	@ (8002ffc <HAL_GPIO_Init+0x2bc>)
 8002f40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f42:	089b      	lsrs	r3, r3, #2
 8002f44:	3302      	adds	r3, #2
 8002f46:	68fa      	ldr	r2, [r7, #12]
 8002f48:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002f4c:	683b      	ldr	r3, [r7, #0]
 8002f4e:	685b      	ldr	r3, [r3, #4]
 8002f50:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d006      	beq.n	8002f66 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002f58:	4b2d      	ldr	r3, [pc, #180]	@ (8003010 <HAL_GPIO_Init+0x2d0>)
 8002f5a:	689a      	ldr	r2, [r3, #8]
 8002f5c:	492c      	ldr	r1, [pc, #176]	@ (8003010 <HAL_GPIO_Init+0x2d0>)
 8002f5e:	69bb      	ldr	r3, [r7, #24]
 8002f60:	4313      	orrs	r3, r2
 8002f62:	608b      	str	r3, [r1, #8]
 8002f64:	e006      	b.n	8002f74 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002f66:	4b2a      	ldr	r3, [pc, #168]	@ (8003010 <HAL_GPIO_Init+0x2d0>)
 8002f68:	689a      	ldr	r2, [r3, #8]
 8002f6a:	69bb      	ldr	r3, [r7, #24]
 8002f6c:	43db      	mvns	r3, r3
 8002f6e:	4928      	ldr	r1, [pc, #160]	@ (8003010 <HAL_GPIO_Init+0x2d0>)
 8002f70:	4013      	ands	r3, r2
 8002f72:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	685b      	ldr	r3, [r3, #4]
 8002f78:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d006      	beq.n	8002f8e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002f80:	4b23      	ldr	r3, [pc, #140]	@ (8003010 <HAL_GPIO_Init+0x2d0>)
 8002f82:	68da      	ldr	r2, [r3, #12]
 8002f84:	4922      	ldr	r1, [pc, #136]	@ (8003010 <HAL_GPIO_Init+0x2d0>)
 8002f86:	69bb      	ldr	r3, [r7, #24]
 8002f88:	4313      	orrs	r3, r2
 8002f8a:	60cb      	str	r3, [r1, #12]
 8002f8c:	e006      	b.n	8002f9c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002f8e:	4b20      	ldr	r3, [pc, #128]	@ (8003010 <HAL_GPIO_Init+0x2d0>)
 8002f90:	68da      	ldr	r2, [r3, #12]
 8002f92:	69bb      	ldr	r3, [r7, #24]
 8002f94:	43db      	mvns	r3, r3
 8002f96:	491e      	ldr	r1, [pc, #120]	@ (8003010 <HAL_GPIO_Init+0x2d0>)
 8002f98:	4013      	ands	r3, r2
 8002f9a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	685b      	ldr	r3, [r3, #4]
 8002fa0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d006      	beq.n	8002fb6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002fa8:	4b19      	ldr	r3, [pc, #100]	@ (8003010 <HAL_GPIO_Init+0x2d0>)
 8002faa:	685a      	ldr	r2, [r3, #4]
 8002fac:	4918      	ldr	r1, [pc, #96]	@ (8003010 <HAL_GPIO_Init+0x2d0>)
 8002fae:	69bb      	ldr	r3, [r7, #24]
 8002fb0:	4313      	orrs	r3, r2
 8002fb2:	604b      	str	r3, [r1, #4]
 8002fb4:	e006      	b.n	8002fc4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002fb6:	4b16      	ldr	r3, [pc, #88]	@ (8003010 <HAL_GPIO_Init+0x2d0>)
 8002fb8:	685a      	ldr	r2, [r3, #4]
 8002fba:	69bb      	ldr	r3, [r7, #24]
 8002fbc:	43db      	mvns	r3, r3
 8002fbe:	4914      	ldr	r1, [pc, #80]	@ (8003010 <HAL_GPIO_Init+0x2d0>)
 8002fc0:	4013      	ands	r3, r2
 8002fc2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	685b      	ldr	r3, [r3, #4]
 8002fc8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d021      	beq.n	8003014 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002fd0:	4b0f      	ldr	r3, [pc, #60]	@ (8003010 <HAL_GPIO_Init+0x2d0>)
 8002fd2:	681a      	ldr	r2, [r3, #0]
 8002fd4:	490e      	ldr	r1, [pc, #56]	@ (8003010 <HAL_GPIO_Init+0x2d0>)
 8002fd6:	69bb      	ldr	r3, [r7, #24]
 8002fd8:	4313      	orrs	r3, r2
 8002fda:	600b      	str	r3, [r1, #0]
 8002fdc:	e021      	b.n	8003022 <HAL_GPIO_Init+0x2e2>
 8002fde:	bf00      	nop
 8002fe0:	10320000 	.word	0x10320000
 8002fe4:	10310000 	.word	0x10310000
 8002fe8:	10220000 	.word	0x10220000
 8002fec:	10210000 	.word	0x10210000
 8002ff0:	10120000 	.word	0x10120000
 8002ff4:	10110000 	.word	0x10110000
 8002ff8:	40021000 	.word	0x40021000
 8002ffc:	40010000 	.word	0x40010000
 8003000:	40010800 	.word	0x40010800
 8003004:	40010c00 	.word	0x40010c00
 8003008:	40011000 	.word	0x40011000
 800300c:	40011400 	.word	0x40011400
 8003010:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003014:	4b0b      	ldr	r3, [pc, #44]	@ (8003044 <HAL_GPIO_Init+0x304>)
 8003016:	681a      	ldr	r2, [r3, #0]
 8003018:	69bb      	ldr	r3, [r7, #24]
 800301a:	43db      	mvns	r3, r3
 800301c:	4909      	ldr	r1, [pc, #36]	@ (8003044 <HAL_GPIO_Init+0x304>)
 800301e:	4013      	ands	r3, r2
 8003020:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003022:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003024:	3301      	adds	r3, #1
 8003026:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	681a      	ldr	r2, [r3, #0]
 800302c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800302e:	fa22 f303 	lsr.w	r3, r2, r3
 8003032:	2b00      	cmp	r3, #0
 8003034:	f47f ae8e 	bne.w	8002d54 <HAL_GPIO_Init+0x14>
  }
}
 8003038:	bf00      	nop
 800303a:	bf00      	nop
 800303c:	372c      	adds	r7, #44	@ 0x2c
 800303e:	46bd      	mov	sp, r7
 8003040:	bc80      	pop	{r7}
 8003042:	4770      	bx	lr
 8003044:	40010400 	.word	0x40010400

08003048 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003048:	b480      	push	{r7}
 800304a:	b083      	sub	sp, #12
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
 8003050:	460b      	mov	r3, r1
 8003052:	807b      	strh	r3, [r7, #2]
 8003054:	4613      	mov	r3, r2
 8003056:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003058:	787b      	ldrb	r3, [r7, #1]
 800305a:	2b00      	cmp	r3, #0
 800305c:	d003      	beq.n	8003066 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800305e:	887a      	ldrh	r2, [r7, #2]
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003064:	e003      	b.n	800306e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003066:	887b      	ldrh	r3, [r7, #2]
 8003068:	041a      	lsls	r2, r3, #16
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	611a      	str	r2, [r3, #16]
}
 800306e:	bf00      	nop
 8003070:	370c      	adds	r7, #12
 8003072:	46bd      	mov	sp, r7
 8003074:	bc80      	pop	{r7}
 8003076:	4770      	bx	lr

08003078 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003078:	b480      	push	{r7}
 800307a:	b085      	sub	sp, #20
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
 8003080:	460b      	mov	r3, r1
 8003082:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	68db      	ldr	r3, [r3, #12]
 8003088:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800308a:	887a      	ldrh	r2, [r7, #2]
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	4013      	ands	r3, r2
 8003090:	041a      	lsls	r2, r3, #16
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	43d9      	mvns	r1, r3
 8003096:	887b      	ldrh	r3, [r7, #2]
 8003098:	400b      	ands	r3, r1
 800309a:	431a      	orrs	r2, r3
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	611a      	str	r2, [r3, #16]
}
 80030a0:	bf00      	nop
 80030a2:	3714      	adds	r7, #20
 80030a4:	46bd      	mov	sp, r7
 80030a6:	bc80      	pop	{r7}
 80030a8:	4770      	bx	lr
	...

080030ac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b084      	sub	sp, #16
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d101      	bne.n	80030be <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80030ba:	2301      	movs	r3, #1
 80030bc:	e12b      	b.n	8003316 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80030c4:	b2db      	uxtb	r3, r3
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d106      	bne.n	80030d8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	2200      	movs	r2, #0
 80030ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80030d2:	6878      	ldr	r0, [r7, #4]
 80030d4:	f7fe fc6e 	bl	80019b4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2224      	movs	r2, #36	@ 0x24
 80030dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	681a      	ldr	r2, [r3, #0]
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f022 0201 	bic.w	r2, r2, #1
 80030ee:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	681a      	ldr	r2, [r3, #0]
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80030fe:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	681a      	ldr	r2, [r3, #0]
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800310e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003110:	f001 fbca 	bl	80048a8 <HAL_RCC_GetPCLK1Freq>
 8003114:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	685b      	ldr	r3, [r3, #4]
 800311a:	4a81      	ldr	r2, [pc, #516]	@ (8003320 <HAL_I2C_Init+0x274>)
 800311c:	4293      	cmp	r3, r2
 800311e:	d807      	bhi.n	8003130 <HAL_I2C_Init+0x84>
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	4a80      	ldr	r2, [pc, #512]	@ (8003324 <HAL_I2C_Init+0x278>)
 8003124:	4293      	cmp	r3, r2
 8003126:	bf94      	ite	ls
 8003128:	2301      	movls	r3, #1
 800312a:	2300      	movhi	r3, #0
 800312c:	b2db      	uxtb	r3, r3
 800312e:	e006      	b.n	800313e <HAL_I2C_Init+0x92>
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	4a7d      	ldr	r2, [pc, #500]	@ (8003328 <HAL_I2C_Init+0x27c>)
 8003134:	4293      	cmp	r3, r2
 8003136:	bf94      	ite	ls
 8003138:	2301      	movls	r3, #1
 800313a:	2300      	movhi	r3, #0
 800313c:	b2db      	uxtb	r3, r3
 800313e:	2b00      	cmp	r3, #0
 8003140:	d001      	beq.n	8003146 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003142:	2301      	movs	r3, #1
 8003144:	e0e7      	b.n	8003316 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	4a78      	ldr	r2, [pc, #480]	@ (800332c <HAL_I2C_Init+0x280>)
 800314a:	fba2 2303 	umull	r2, r3, r2, r3
 800314e:	0c9b      	lsrs	r3, r3, #18
 8003150:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	685b      	ldr	r3, [r3, #4]
 8003158:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	68ba      	ldr	r2, [r7, #8]
 8003162:	430a      	orrs	r2, r1
 8003164:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	6a1b      	ldr	r3, [r3, #32]
 800316c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	685b      	ldr	r3, [r3, #4]
 8003174:	4a6a      	ldr	r2, [pc, #424]	@ (8003320 <HAL_I2C_Init+0x274>)
 8003176:	4293      	cmp	r3, r2
 8003178:	d802      	bhi.n	8003180 <HAL_I2C_Init+0xd4>
 800317a:	68bb      	ldr	r3, [r7, #8]
 800317c:	3301      	adds	r3, #1
 800317e:	e009      	b.n	8003194 <HAL_I2C_Init+0xe8>
 8003180:	68bb      	ldr	r3, [r7, #8]
 8003182:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003186:	fb02 f303 	mul.w	r3, r2, r3
 800318a:	4a69      	ldr	r2, [pc, #420]	@ (8003330 <HAL_I2C_Init+0x284>)
 800318c:	fba2 2303 	umull	r2, r3, r2, r3
 8003190:	099b      	lsrs	r3, r3, #6
 8003192:	3301      	adds	r3, #1
 8003194:	687a      	ldr	r2, [r7, #4]
 8003196:	6812      	ldr	r2, [r2, #0]
 8003198:	430b      	orrs	r3, r1
 800319a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	69db      	ldr	r3, [r3, #28]
 80031a2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80031a6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	685b      	ldr	r3, [r3, #4]
 80031ae:	495c      	ldr	r1, [pc, #368]	@ (8003320 <HAL_I2C_Init+0x274>)
 80031b0:	428b      	cmp	r3, r1
 80031b2:	d819      	bhi.n	80031e8 <HAL_I2C_Init+0x13c>
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	1e59      	subs	r1, r3, #1
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	685b      	ldr	r3, [r3, #4]
 80031bc:	005b      	lsls	r3, r3, #1
 80031be:	fbb1 f3f3 	udiv	r3, r1, r3
 80031c2:	1c59      	adds	r1, r3, #1
 80031c4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80031c8:	400b      	ands	r3, r1
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d00a      	beq.n	80031e4 <HAL_I2C_Init+0x138>
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	1e59      	subs	r1, r3, #1
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	685b      	ldr	r3, [r3, #4]
 80031d6:	005b      	lsls	r3, r3, #1
 80031d8:	fbb1 f3f3 	udiv	r3, r1, r3
 80031dc:	3301      	adds	r3, #1
 80031de:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031e2:	e051      	b.n	8003288 <HAL_I2C_Init+0x1dc>
 80031e4:	2304      	movs	r3, #4
 80031e6:	e04f      	b.n	8003288 <HAL_I2C_Init+0x1dc>
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	689b      	ldr	r3, [r3, #8]
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d111      	bne.n	8003214 <HAL_I2C_Init+0x168>
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	1e58      	subs	r0, r3, #1
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	6859      	ldr	r1, [r3, #4]
 80031f8:	460b      	mov	r3, r1
 80031fa:	005b      	lsls	r3, r3, #1
 80031fc:	440b      	add	r3, r1
 80031fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8003202:	3301      	adds	r3, #1
 8003204:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003208:	2b00      	cmp	r3, #0
 800320a:	bf0c      	ite	eq
 800320c:	2301      	moveq	r3, #1
 800320e:	2300      	movne	r3, #0
 8003210:	b2db      	uxtb	r3, r3
 8003212:	e012      	b.n	800323a <HAL_I2C_Init+0x18e>
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	1e58      	subs	r0, r3, #1
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6859      	ldr	r1, [r3, #4]
 800321c:	460b      	mov	r3, r1
 800321e:	009b      	lsls	r3, r3, #2
 8003220:	440b      	add	r3, r1
 8003222:	0099      	lsls	r1, r3, #2
 8003224:	440b      	add	r3, r1
 8003226:	fbb0 f3f3 	udiv	r3, r0, r3
 800322a:	3301      	adds	r3, #1
 800322c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003230:	2b00      	cmp	r3, #0
 8003232:	bf0c      	ite	eq
 8003234:	2301      	moveq	r3, #1
 8003236:	2300      	movne	r3, #0
 8003238:	b2db      	uxtb	r3, r3
 800323a:	2b00      	cmp	r3, #0
 800323c:	d001      	beq.n	8003242 <HAL_I2C_Init+0x196>
 800323e:	2301      	movs	r3, #1
 8003240:	e022      	b.n	8003288 <HAL_I2C_Init+0x1dc>
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	689b      	ldr	r3, [r3, #8]
 8003246:	2b00      	cmp	r3, #0
 8003248:	d10e      	bne.n	8003268 <HAL_I2C_Init+0x1bc>
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	1e58      	subs	r0, r3, #1
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6859      	ldr	r1, [r3, #4]
 8003252:	460b      	mov	r3, r1
 8003254:	005b      	lsls	r3, r3, #1
 8003256:	440b      	add	r3, r1
 8003258:	fbb0 f3f3 	udiv	r3, r0, r3
 800325c:	3301      	adds	r3, #1
 800325e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003262:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003266:	e00f      	b.n	8003288 <HAL_I2C_Init+0x1dc>
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	1e58      	subs	r0, r3, #1
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	6859      	ldr	r1, [r3, #4]
 8003270:	460b      	mov	r3, r1
 8003272:	009b      	lsls	r3, r3, #2
 8003274:	440b      	add	r3, r1
 8003276:	0099      	lsls	r1, r3, #2
 8003278:	440b      	add	r3, r1
 800327a:	fbb0 f3f3 	udiv	r3, r0, r3
 800327e:	3301      	adds	r3, #1
 8003280:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003284:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003288:	6879      	ldr	r1, [r7, #4]
 800328a:	6809      	ldr	r1, [r1, #0]
 800328c:	4313      	orrs	r3, r2
 800328e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	69da      	ldr	r2, [r3, #28]
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6a1b      	ldr	r3, [r3, #32]
 80032a2:	431a      	orrs	r2, r3
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	430a      	orrs	r2, r1
 80032aa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	689b      	ldr	r3, [r3, #8]
 80032b2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80032b6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80032ba:	687a      	ldr	r2, [r7, #4]
 80032bc:	6911      	ldr	r1, [r2, #16]
 80032be:	687a      	ldr	r2, [r7, #4]
 80032c0:	68d2      	ldr	r2, [r2, #12]
 80032c2:	4311      	orrs	r1, r2
 80032c4:	687a      	ldr	r2, [r7, #4]
 80032c6:	6812      	ldr	r2, [r2, #0]
 80032c8:	430b      	orrs	r3, r1
 80032ca:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	68db      	ldr	r3, [r3, #12]
 80032d2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	695a      	ldr	r2, [r3, #20]
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	699b      	ldr	r3, [r3, #24]
 80032de:	431a      	orrs	r2, r3
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	430a      	orrs	r2, r1
 80032e6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	681a      	ldr	r2, [r3, #0]
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f042 0201 	orr.w	r2, r2, #1
 80032f6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2200      	movs	r2, #0
 80032fc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	2220      	movs	r2, #32
 8003302:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	2200      	movs	r2, #0
 800330a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2200      	movs	r2, #0
 8003310:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003314:	2300      	movs	r3, #0
}
 8003316:	4618      	mov	r0, r3
 8003318:	3710      	adds	r7, #16
 800331a:	46bd      	mov	sp, r7
 800331c:	bd80      	pop	{r7, pc}
 800331e:	bf00      	nop
 8003320:	000186a0 	.word	0x000186a0
 8003324:	001e847f 	.word	0x001e847f
 8003328:	003d08ff 	.word	0x003d08ff
 800332c:	431bde83 	.word	0x431bde83
 8003330:	10624dd3 	.word	0x10624dd3

08003334 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b088      	sub	sp, #32
 8003338:	af02      	add	r7, sp, #8
 800333a:	60f8      	str	r0, [r7, #12]
 800333c:	607a      	str	r2, [r7, #4]
 800333e:	461a      	mov	r2, r3
 8003340:	460b      	mov	r3, r1
 8003342:	817b      	strh	r3, [r7, #10]
 8003344:	4613      	mov	r3, r2
 8003346:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003348:	f7ff f91c 	bl	8002584 <HAL_GetTick>
 800334c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003354:	b2db      	uxtb	r3, r3
 8003356:	2b20      	cmp	r3, #32
 8003358:	f040 80e0 	bne.w	800351c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800335c:	697b      	ldr	r3, [r7, #20]
 800335e:	9300      	str	r3, [sp, #0]
 8003360:	2319      	movs	r3, #25
 8003362:	2201      	movs	r2, #1
 8003364:	4970      	ldr	r1, [pc, #448]	@ (8003528 <HAL_I2C_Master_Transmit+0x1f4>)
 8003366:	68f8      	ldr	r0, [r7, #12]
 8003368:	f000 fc9e 	bl	8003ca8 <I2C_WaitOnFlagUntilTimeout>
 800336c:	4603      	mov	r3, r0
 800336e:	2b00      	cmp	r3, #0
 8003370:	d001      	beq.n	8003376 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003372:	2302      	movs	r3, #2
 8003374:	e0d3      	b.n	800351e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800337c:	2b01      	cmp	r3, #1
 800337e:	d101      	bne.n	8003384 <HAL_I2C_Master_Transmit+0x50>
 8003380:	2302      	movs	r3, #2
 8003382:	e0cc      	b.n	800351e <HAL_I2C_Master_Transmit+0x1ea>
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	2201      	movs	r2, #1
 8003388:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f003 0301 	and.w	r3, r3, #1
 8003396:	2b01      	cmp	r3, #1
 8003398:	d007      	beq.n	80033aa <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	681a      	ldr	r2, [r3, #0]
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f042 0201 	orr.w	r2, r2, #1
 80033a8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	681a      	ldr	r2, [r3, #0]
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80033b8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	2221      	movs	r2, #33	@ 0x21
 80033be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	2210      	movs	r2, #16
 80033c6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	2200      	movs	r2, #0
 80033ce:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	687a      	ldr	r2, [r7, #4]
 80033d4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	893a      	ldrh	r2, [r7, #8]
 80033da:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033e0:	b29a      	uxth	r2, r3
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	4a50      	ldr	r2, [pc, #320]	@ (800352c <HAL_I2C_Master_Transmit+0x1f8>)
 80033ea:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80033ec:	8979      	ldrh	r1, [r7, #10]
 80033ee:	697b      	ldr	r3, [r7, #20]
 80033f0:	6a3a      	ldr	r2, [r7, #32]
 80033f2:	68f8      	ldr	r0, [r7, #12]
 80033f4:	f000 fb08 	bl	8003a08 <I2C_MasterRequestWrite>
 80033f8:	4603      	mov	r3, r0
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d001      	beq.n	8003402 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80033fe:	2301      	movs	r3, #1
 8003400:	e08d      	b.n	800351e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003402:	2300      	movs	r3, #0
 8003404:	613b      	str	r3, [r7, #16]
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	695b      	ldr	r3, [r3, #20]
 800340c:	613b      	str	r3, [r7, #16]
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	699b      	ldr	r3, [r3, #24]
 8003414:	613b      	str	r3, [r7, #16]
 8003416:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003418:	e066      	b.n	80034e8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800341a:	697a      	ldr	r2, [r7, #20]
 800341c:	6a39      	ldr	r1, [r7, #32]
 800341e:	68f8      	ldr	r0, [r7, #12]
 8003420:	f000 fd5c 	bl	8003edc <I2C_WaitOnTXEFlagUntilTimeout>
 8003424:	4603      	mov	r3, r0
 8003426:	2b00      	cmp	r3, #0
 8003428:	d00d      	beq.n	8003446 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800342e:	2b04      	cmp	r3, #4
 8003430:	d107      	bne.n	8003442 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	681a      	ldr	r2, [r3, #0]
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003440:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003442:	2301      	movs	r3, #1
 8003444:	e06b      	b.n	800351e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800344a:	781a      	ldrb	r2, [r3, #0]
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003456:	1c5a      	adds	r2, r3, #1
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003460:	b29b      	uxth	r3, r3
 8003462:	3b01      	subs	r3, #1
 8003464:	b29a      	uxth	r2, r3
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800346e:	3b01      	subs	r3, #1
 8003470:	b29a      	uxth	r2, r3
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	695b      	ldr	r3, [r3, #20]
 800347c:	f003 0304 	and.w	r3, r3, #4
 8003480:	2b04      	cmp	r3, #4
 8003482:	d11b      	bne.n	80034bc <HAL_I2C_Master_Transmit+0x188>
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003488:	2b00      	cmp	r3, #0
 800348a:	d017      	beq.n	80034bc <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003490:	781a      	ldrb	r2, [r3, #0]
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800349c:	1c5a      	adds	r2, r3, #1
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034a6:	b29b      	uxth	r3, r3
 80034a8:	3b01      	subs	r3, #1
 80034aa:	b29a      	uxth	r2, r3
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034b4:	3b01      	subs	r3, #1
 80034b6:	b29a      	uxth	r2, r3
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80034bc:	697a      	ldr	r2, [r7, #20]
 80034be:	6a39      	ldr	r1, [r7, #32]
 80034c0:	68f8      	ldr	r0, [r7, #12]
 80034c2:	f000 fd53 	bl	8003f6c <I2C_WaitOnBTFFlagUntilTimeout>
 80034c6:	4603      	mov	r3, r0
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d00d      	beq.n	80034e8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034d0:	2b04      	cmp	r3, #4
 80034d2:	d107      	bne.n	80034e4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	681a      	ldr	r2, [r3, #0]
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80034e2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80034e4:	2301      	movs	r3, #1
 80034e6:	e01a      	b.n	800351e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d194      	bne.n	800341a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	681a      	ldr	r2, [r3, #0]
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80034fe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	2220      	movs	r2, #32
 8003504:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	2200      	movs	r2, #0
 800350c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	2200      	movs	r2, #0
 8003514:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003518:	2300      	movs	r3, #0
 800351a:	e000      	b.n	800351e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800351c:	2302      	movs	r3, #2
  }
}
 800351e:	4618      	mov	r0, r3
 8003520:	3718      	adds	r7, #24
 8003522:	46bd      	mov	sp, r7
 8003524:	bd80      	pop	{r7, pc}
 8003526:	bf00      	nop
 8003528:	00100002 	.word	0x00100002
 800352c:	ffff0000 	.word	0xffff0000

08003530 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b08c      	sub	sp, #48	@ 0x30
 8003534:	af02      	add	r7, sp, #8
 8003536:	60f8      	str	r0, [r7, #12]
 8003538:	607a      	str	r2, [r7, #4]
 800353a:	461a      	mov	r2, r3
 800353c:	460b      	mov	r3, r1
 800353e:	817b      	strh	r3, [r7, #10]
 8003540:	4613      	mov	r3, r2
 8003542:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8003544:	2300      	movs	r3, #0
 8003546:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003548:	f7ff f81c 	bl	8002584 <HAL_GetTick>
 800354c:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003554:	b2db      	uxtb	r3, r3
 8003556:	2b20      	cmp	r3, #32
 8003558:	f040 824b 	bne.w	80039f2 <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800355c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800355e:	9300      	str	r3, [sp, #0]
 8003560:	2319      	movs	r3, #25
 8003562:	2201      	movs	r2, #1
 8003564:	497f      	ldr	r1, [pc, #508]	@ (8003764 <HAL_I2C_Master_Receive+0x234>)
 8003566:	68f8      	ldr	r0, [r7, #12]
 8003568:	f000 fb9e 	bl	8003ca8 <I2C_WaitOnFlagUntilTimeout>
 800356c:	4603      	mov	r3, r0
 800356e:	2b00      	cmp	r3, #0
 8003570:	d001      	beq.n	8003576 <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8003572:	2302      	movs	r3, #2
 8003574:	e23e      	b.n	80039f4 <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800357c:	2b01      	cmp	r3, #1
 800357e:	d101      	bne.n	8003584 <HAL_I2C_Master_Receive+0x54>
 8003580:	2302      	movs	r3, #2
 8003582:	e237      	b.n	80039f4 <HAL_I2C_Master_Receive+0x4c4>
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	2201      	movs	r2, #1
 8003588:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f003 0301 	and.w	r3, r3, #1
 8003596:	2b01      	cmp	r3, #1
 8003598:	d007      	beq.n	80035aa <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	681a      	ldr	r2, [r3, #0]
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f042 0201 	orr.w	r2, r2, #1
 80035a8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	681a      	ldr	r2, [r3, #0]
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80035b8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	2222      	movs	r2, #34	@ 0x22
 80035be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	2210      	movs	r2, #16
 80035c6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	2200      	movs	r2, #0
 80035ce:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	687a      	ldr	r2, [r7, #4]
 80035d4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	893a      	ldrh	r2, [r7, #8]
 80035da:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035e0:	b29a      	uxth	r2, r3
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	4a5f      	ldr	r2, [pc, #380]	@ (8003768 <HAL_I2C_Master_Receive+0x238>)
 80035ea:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80035ec:	8979      	ldrh	r1, [r7, #10]
 80035ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035f0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80035f2:	68f8      	ldr	r0, [r7, #12]
 80035f4:	f000 fa8a 	bl	8003b0c <I2C_MasterRequestRead>
 80035f8:	4603      	mov	r3, r0
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d001      	beq.n	8003602 <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 80035fe:	2301      	movs	r3, #1
 8003600:	e1f8      	b.n	80039f4 <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003606:	2b00      	cmp	r3, #0
 8003608:	d113      	bne.n	8003632 <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800360a:	2300      	movs	r3, #0
 800360c:	61fb      	str	r3, [r7, #28]
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	695b      	ldr	r3, [r3, #20]
 8003614:	61fb      	str	r3, [r7, #28]
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	699b      	ldr	r3, [r3, #24]
 800361c:	61fb      	str	r3, [r7, #28]
 800361e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	681a      	ldr	r2, [r3, #0]
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800362e:	601a      	str	r2, [r3, #0]
 8003630:	e1cc      	b.n	80039cc <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003636:	2b01      	cmp	r3, #1
 8003638:	d11e      	bne.n	8003678 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	681a      	ldr	r2, [r3, #0]
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003648:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800364a:	b672      	cpsid	i
}
 800364c:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800364e:	2300      	movs	r3, #0
 8003650:	61bb      	str	r3, [r7, #24]
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	695b      	ldr	r3, [r3, #20]
 8003658:	61bb      	str	r3, [r7, #24]
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	699b      	ldr	r3, [r3, #24]
 8003660:	61bb      	str	r3, [r7, #24]
 8003662:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	681a      	ldr	r2, [r3, #0]
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003672:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003674:	b662      	cpsie	i
}
 8003676:	e035      	b.n	80036e4 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800367c:	2b02      	cmp	r3, #2
 800367e:	d11e      	bne.n	80036be <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	681a      	ldr	r2, [r3, #0]
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800368e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003690:	b672      	cpsid	i
}
 8003692:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003694:	2300      	movs	r3, #0
 8003696:	617b      	str	r3, [r7, #20]
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	695b      	ldr	r3, [r3, #20]
 800369e:	617b      	str	r3, [r7, #20]
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	699b      	ldr	r3, [r3, #24]
 80036a6:	617b      	str	r3, [r7, #20]
 80036a8:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	681a      	ldr	r2, [r3, #0]
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80036b8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80036ba:	b662      	cpsie	i
}
 80036bc:	e012      	b.n	80036e4 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	681a      	ldr	r2, [r3, #0]
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80036cc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80036ce:	2300      	movs	r3, #0
 80036d0:	613b      	str	r3, [r7, #16]
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	695b      	ldr	r3, [r3, #20]
 80036d8:	613b      	str	r3, [r7, #16]
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	699b      	ldr	r3, [r3, #24]
 80036e0:	613b      	str	r3, [r7, #16]
 80036e2:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80036e4:	e172      	b.n	80039cc <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036ea:	2b03      	cmp	r3, #3
 80036ec:	f200 811f 	bhi.w	800392e <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036f4:	2b01      	cmp	r3, #1
 80036f6:	d123      	bne.n	8003740 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80036f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80036fa:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80036fc:	68f8      	ldr	r0, [r7, #12]
 80036fe:	f000 fc7d 	bl	8003ffc <I2C_WaitOnRXNEFlagUntilTimeout>
 8003702:	4603      	mov	r3, r0
 8003704:	2b00      	cmp	r3, #0
 8003706:	d001      	beq.n	800370c <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8003708:	2301      	movs	r3, #1
 800370a:	e173      	b.n	80039f4 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	691a      	ldr	r2, [r3, #16]
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003716:	b2d2      	uxtb	r2, r2
 8003718:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800371e:	1c5a      	adds	r2, r3, #1
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003728:	3b01      	subs	r3, #1
 800372a:	b29a      	uxth	r2, r3
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003734:	b29b      	uxth	r3, r3
 8003736:	3b01      	subs	r3, #1
 8003738:	b29a      	uxth	r2, r3
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800373e:	e145      	b.n	80039cc <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003744:	2b02      	cmp	r3, #2
 8003746:	d152      	bne.n	80037ee <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003748:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800374a:	9300      	str	r3, [sp, #0]
 800374c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800374e:	2200      	movs	r2, #0
 8003750:	4906      	ldr	r1, [pc, #24]	@ (800376c <HAL_I2C_Master_Receive+0x23c>)
 8003752:	68f8      	ldr	r0, [r7, #12]
 8003754:	f000 faa8 	bl	8003ca8 <I2C_WaitOnFlagUntilTimeout>
 8003758:	4603      	mov	r3, r0
 800375a:	2b00      	cmp	r3, #0
 800375c:	d008      	beq.n	8003770 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 800375e:	2301      	movs	r3, #1
 8003760:	e148      	b.n	80039f4 <HAL_I2C_Master_Receive+0x4c4>
 8003762:	bf00      	nop
 8003764:	00100002 	.word	0x00100002
 8003768:	ffff0000 	.word	0xffff0000
 800376c:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8003770:	b672      	cpsid	i
}
 8003772:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	681a      	ldr	r2, [r3, #0]
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003782:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	691a      	ldr	r2, [r3, #16]
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800378e:	b2d2      	uxtb	r2, r2
 8003790:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003796:	1c5a      	adds	r2, r3, #1
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037a0:	3b01      	subs	r3, #1
 80037a2:	b29a      	uxth	r2, r3
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037ac:	b29b      	uxth	r3, r3
 80037ae:	3b01      	subs	r3, #1
 80037b0:	b29a      	uxth	r2, r3
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80037b6:	b662      	cpsie	i
}
 80037b8:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	691a      	ldr	r2, [r3, #16]
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037c4:	b2d2      	uxtb	r2, r2
 80037c6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037cc:	1c5a      	adds	r2, r3, #1
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037d6:	3b01      	subs	r3, #1
 80037d8:	b29a      	uxth	r2, r3
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037e2:	b29b      	uxth	r3, r3
 80037e4:	3b01      	subs	r3, #1
 80037e6:	b29a      	uxth	r2, r3
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80037ec:	e0ee      	b.n	80039cc <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80037ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037f0:	9300      	str	r3, [sp, #0]
 80037f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037f4:	2200      	movs	r2, #0
 80037f6:	4981      	ldr	r1, [pc, #516]	@ (80039fc <HAL_I2C_Master_Receive+0x4cc>)
 80037f8:	68f8      	ldr	r0, [r7, #12]
 80037fa:	f000 fa55 	bl	8003ca8 <I2C_WaitOnFlagUntilTimeout>
 80037fe:	4603      	mov	r3, r0
 8003800:	2b00      	cmp	r3, #0
 8003802:	d001      	beq.n	8003808 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8003804:	2301      	movs	r3, #1
 8003806:	e0f5      	b.n	80039f4 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	681a      	ldr	r2, [r3, #0]
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003816:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003818:	b672      	cpsid	i
}
 800381a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	691a      	ldr	r2, [r3, #16]
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003826:	b2d2      	uxtb	r2, r2
 8003828:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800382e:	1c5a      	adds	r2, r3, #1
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003838:	3b01      	subs	r3, #1
 800383a:	b29a      	uxth	r2, r3
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003844:	b29b      	uxth	r3, r3
 8003846:	3b01      	subs	r3, #1
 8003848:	b29a      	uxth	r2, r3
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800384e:	4b6c      	ldr	r3, [pc, #432]	@ (8003a00 <HAL_I2C_Master_Receive+0x4d0>)
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	08db      	lsrs	r3, r3, #3
 8003854:	4a6b      	ldr	r2, [pc, #428]	@ (8003a04 <HAL_I2C_Master_Receive+0x4d4>)
 8003856:	fba2 2303 	umull	r2, r3, r2, r3
 800385a:	0a1a      	lsrs	r2, r3, #8
 800385c:	4613      	mov	r3, r2
 800385e:	009b      	lsls	r3, r3, #2
 8003860:	4413      	add	r3, r2
 8003862:	00da      	lsls	r2, r3, #3
 8003864:	1ad3      	subs	r3, r2, r3
 8003866:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8003868:	6a3b      	ldr	r3, [r7, #32]
 800386a:	3b01      	subs	r3, #1
 800386c:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 800386e:	6a3b      	ldr	r3, [r7, #32]
 8003870:	2b00      	cmp	r3, #0
 8003872:	d118      	bne.n	80038a6 <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	2200      	movs	r2, #0
 8003878:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	2220      	movs	r2, #32
 800387e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	2200      	movs	r2, #0
 8003886:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800388e:	f043 0220 	orr.w	r2, r3, #32
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8003896:	b662      	cpsie	i
}
 8003898:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	2200      	movs	r2, #0
 800389e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 80038a2:	2301      	movs	r3, #1
 80038a4:	e0a6      	b.n	80039f4 <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	695b      	ldr	r3, [r3, #20]
 80038ac:	f003 0304 	and.w	r3, r3, #4
 80038b0:	2b04      	cmp	r3, #4
 80038b2:	d1d9      	bne.n	8003868 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	681a      	ldr	r2, [r3, #0]
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80038c2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	691a      	ldr	r2, [r3, #16]
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038ce:	b2d2      	uxtb	r2, r2
 80038d0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038d6:	1c5a      	adds	r2, r3, #1
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038e0:	3b01      	subs	r3, #1
 80038e2:	b29a      	uxth	r2, r3
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038ec:	b29b      	uxth	r3, r3
 80038ee:	3b01      	subs	r3, #1
 80038f0:	b29a      	uxth	r2, r3
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80038f6:	b662      	cpsie	i
}
 80038f8:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	691a      	ldr	r2, [r3, #16]
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003904:	b2d2      	uxtb	r2, r2
 8003906:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800390c:	1c5a      	adds	r2, r3, #1
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003916:	3b01      	subs	r3, #1
 8003918:	b29a      	uxth	r2, r3
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003922:	b29b      	uxth	r3, r3
 8003924:	3b01      	subs	r3, #1
 8003926:	b29a      	uxth	r2, r3
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800392c:	e04e      	b.n	80039cc <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800392e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003930:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003932:	68f8      	ldr	r0, [r7, #12]
 8003934:	f000 fb62 	bl	8003ffc <I2C_WaitOnRXNEFlagUntilTimeout>
 8003938:	4603      	mov	r3, r0
 800393a:	2b00      	cmp	r3, #0
 800393c:	d001      	beq.n	8003942 <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 800393e:	2301      	movs	r3, #1
 8003940:	e058      	b.n	80039f4 <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	691a      	ldr	r2, [r3, #16]
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800394c:	b2d2      	uxtb	r2, r2
 800394e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003954:	1c5a      	adds	r2, r3, #1
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800395e:	3b01      	subs	r3, #1
 8003960:	b29a      	uxth	r2, r3
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800396a:	b29b      	uxth	r3, r3
 800396c:	3b01      	subs	r3, #1
 800396e:	b29a      	uxth	r2, r3
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	695b      	ldr	r3, [r3, #20]
 800397a:	f003 0304 	and.w	r3, r3, #4
 800397e:	2b04      	cmp	r3, #4
 8003980:	d124      	bne.n	80039cc <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003986:	2b03      	cmp	r3, #3
 8003988:	d107      	bne.n	800399a <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	681a      	ldr	r2, [r3, #0]
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003998:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	691a      	ldr	r2, [r3, #16]
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039a4:	b2d2      	uxtb	r2, r2
 80039a6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039ac:	1c5a      	adds	r2, r3, #1
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039b6:	3b01      	subs	r3, #1
 80039b8:	b29a      	uxth	r2, r3
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039c2:	b29b      	uxth	r3, r3
 80039c4:	3b01      	subs	r3, #1
 80039c6:	b29a      	uxth	r2, r3
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	f47f ae88 	bne.w	80036e6 <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	2220      	movs	r2, #32
 80039da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	2200      	movs	r2, #0
 80039e2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	2200      	movs	r2, #0
 80039ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80039ee:	2300      	movs	r3, #0
 80039f0:	e000      	b.n	80039f4 <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 80039f2:	2302      	movs	r3, #2
  }
}
 80039f4:	4618      	mov	r0, r3
 80039f6:	3728      	adds	r7, #40	@ 0x28
 80039f8:	46bd      	mov	sp, r7
 80039fa:	bd80      	pop	{r7, pc}
 80039fc:	00010004 	.word	0x00010004
 8003a00:	2000001c 	.word	0x2000001c
 8003a04:	14f8b589 	.word	0x14f8b589

08003a08 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b088      	sub	sp, #32
 8003a0c:	af02      	add	r7, sp, #8
 8003a0e:	60f8      	str	r0, [r7, #12]
 8003a10:	607a      	str	r2, [r7, #4]
 8003a12:	603b      	str	r3, [r7, #0]
 8003a14:	460b      	mov	r3, r1
 8003a16:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a1c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003a1e:	697b      	ldr	r3, [r7, #20]
 8003a20:	2b08      	cmp	r3, #8
 8003a22:	d006      	beq.n	8003a32 <I2C_MasterRequestWrite+0x2a>
 8003a24:	697b      	ldr	r3, [r7, #20]
 8003a26:	2b01      	cmp	r3, #1
 8003a28:	d003      	beq.n	8003a32 <I2C_MasterRequestWrite+0x2a>
 8003a2a:	697b      	ldr	r3, [r7, #20]
 8003a2c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003a30:	d108      	bne.n	8003a44 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	681a      	ldr	r2, [r3, #0]
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003a40:	601a      	str	r2, [r3, #0]
 8003a42:	e00b      	b.n	8003a5c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a48:	2b12      	cmp	r3, #18
 8003a4a:	d107      	bne.n	8003a5c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	681a      	ldr	r2, [r3, #0]
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003a5a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	9300      	str	r3, [sp, #0]
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	2200      	movs	r2, #0
 8003a64:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003a68:	68f8      	ldr	r0, [r7, #12]
 8003a6a:	f000 f91d 	bl	8003ca8 <I2C_WaitOnFlagUntilTimeout>
 8003a6e:	4603      	mov	r3, r0
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d00d      	beq.n	8003a90 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a7e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a82:	d103      	bne.n	8003a8c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003a8a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003a8c:	2303      	movs	r3, #3
 8003a8e:	e035      	b.n	8003afc <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	691b      	ldr	r3, [r3, #16]
 8003a94:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003a98:	d108      	bne.n	8003aac <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003a9a:	897b      	ldrh	r3, [r7, #10]
 8003a9c:	b2db      	uxtb	r3, r3
 8003a9e:	461a      	mov	r2, r3
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003aa8:	611a      	str	r2, [r3, #16]
 8003aaa:	e01b      	b.n	8003ae4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003aac:	897b      	ldrh	r3, [r7, #10]
 8003aae:	11db      	asrs	r3, r3, #7
 8003ab0:	b2db      	uxtb	r3, r3
 8003ab2:	f003 0306 	and.w	r3, r3, #6
 8003ab6:	b2db      	uxtb	r3, r3
 8003ab8:	f063 030f 	orn	r3, r3, #15
 8003abc:	b2da      	uxtb	r2, r3
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003ac4:	683b      	ldr	r3, [r7, #0]
 8003ac6:	687a      	ldr	r2, [r7, #4]
 8003ac8:	490e      	ldr	r1, [pc, #56]	@ (8003b04 <I2C_MasterRequestWrite+0xfc>)
 8003aca:	68f8      	ldr	r0, [r7, #12]
 8003acc:	f000 f966 	bl	8003d9c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003ad0:	4603      	mov	r3, r0
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d001      	beq.n	8003ada <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	e010      	b.n	8003afc <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003ada:	897b      	ldrh	r3, [r7, #10]
 8003adc:	b2da      	uxtb	r2, r3
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	687a      	ldr	r2, [r7, #4]
 8003ae8:	4907      	ldr	r1, [pc, #28]	@ (8003b08 <I2C_MasterRequestWrite+0x100>)
 8003aea:	68f8      	ldr	r0, [r7, #12]
 8003aec:	f000 f956 	bl	8003d9c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003af0:	4603      	mov	r3, r0
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d001      	beq.n	8003afa <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003af6:	2301      	movs	r3, #1
 8003af8:	e000      	b.n	8003afc <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003afa:	2300      	movs	r3, #0
}
 8003afc:	4618      	mov	r0, r3
 8003afe:	3718      	adds	r7, #24
 8003b00:	46bd      	mov	sp, r7
 8003b02:	bd80      	pop	{r7, pc}
 8003b04:	00010008 	.word	0x00010008
 8003b08:	00010002 	.word	0x00010002

08003b0c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b088      	sub	sp, #32
 8003b10:	af02      	add	r7, sp, #8
 8003b12:	60f8      	str	r0, [r7, #12]
 8003b14:	607a      	str	r2, [r7, #4]
 8003b16:	603b      	str	r3, [r7, #0]
 8003b18:	460b      	mov	r3, r1
 8003b1a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b20:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	681a      	ldr	r2, [r3, #0]
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003b30:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003b32:	697b      	ldr	r3, [r7, #20]
 8003b34:	2b08      	cmp	r3, #8
 8003b36:	d006      	beq.n	8003b46 <I2C_MasterRequestRead+0x3a>
 8003b38:	697b      	ldr	r3, [r7, #20]
 8003b3a:	2b01      	cmp	r3, #1
 8003b3c:	d003      	beq.n	8003b46 <I2C_MasterRequestRead+0x3a>
 8003b3e:	697b      	ldr	r3, [r7, #20]
 8003b40:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003b44:	d108      	bne.n	8003b58 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	681a      	ldr	r2, [r3, #0]
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003b54:	601a      	str	r2, [r3, #0]
 8003b56:	e00b      	b.n	8003b70 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b5c:	2b11      	cmp	r3, #17
 8003b5e:	d107      	bne.n	8003b70 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	681a      	ldr	r2, [r3, #0]
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003b6e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003b70:	683b      	ldr	r3, [r7, #0]
 8003b72:	9300      	str	r3, [sp, #0]
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2200      	movs	r2, #0
 8003b78:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003b7c:	68f8      	ldr	r0, [r7, #12]
 8003b7e:	f000 f893 	bl	8003ca8 <I2C_WaitOnFlagUntilTimeout>
 8003b82:	4603      	mov	r3, r0
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d00d      	beq.n	8003ba4 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b92:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b96:	d103      	bne.n	8003ba0 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003b9e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003ba0:	2303      	movs	r3, #3
 8003ba2:	e079      	b.n	8003c98 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	691b      	ldr	r3, [r3, #16]
 8003ba8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003bac:	d108      	bne.n	8003bc0 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003bae:	897b      	ldrh	r3, [r7, #10]
 8003bb0:	b2db      	uxtb	r3, r3
 8003bb2:	f043 0301 	orr.w	r3, r3, #1
 8003bb6:	b2da      	uxtb	r2, r3
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	611a      	str	r2, [r3, #16]
 8003bbe:	e05f      	b.n	8003c80 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003bc0:	897b      	ldrh	r3, [r7, #10]
 8003bc2:	11db      	asrs	r3, r3, #7
 8003bc4:	b2db      	uxtb	r3, r3
 8003bc6:	f003 0306 	and.w	r3, r3, #6
 8003bca:	b2db      	uxtb	r3, r3
 8003bcc:	f063 030f 	orn	r3, r3, #15
 8003bd0:	b2da      	uxtb	r2, r3
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	687a      	ldr	r2, [r7, #4]
 8003bdc:	4930      	ldr	r1, [pc, #192]	@ (8003ca0 <I2C_MasterRequestRead+0x194>)
 8003bde:	68f8      	ldr	r0, [r7, #12]
 8003be0:	f000 f8dc 	bl	8003d9c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003be4:	4603      	mov	r3, r0
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d001      	beq.n	8003bee <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8003bea:	2301      	movs	r3, #1
 8003bec:	e054      	b.n	8003c98 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003bee:	897b      	ldrh	r3, [r7, #10]
 8003bf0:	b2da      	uxtb	r2, r3
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003bf8:	683b      	ldr	r3, [r7, #0]
 8003bfa:	687a      	ldr	r2, [r7, #4]
 8003bfc:	4929      	ldr	r1, [pc, #164]	@ (8003ca4 <I2C_MasterRequestRead+0x198>)
 8003bfe:	68f8      	ldr	r0, [r7, #12]
 8003c00:	f000 f8cc 	bl	8003d9c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003c04:	4603      	mov	r3, r0
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d001      	beq.n	8003c0e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8003c0a:	2301      	movs	r3, #1
 8003c0c:	e044      	b.n	8003c98 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c0e:	2300      	movs	r3, #0
 8003c10:	613b      	str	r3, [r7, #16]
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	695b      	ldr	r3, [r3, #20]
 8003c18:	613b      	str	r3, [r7, #16]
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	699b      	ldr	r3, [r3, #24]
 8003c20:	613b      	str	r3, [r7, #16]
 8003c22:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	681a      	ldr	r2, [r3, #0]
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003c32:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003c34:	683b      	ldr	r3, [r7, #0]
 8003c36:	9300      	str	r3, [sp, #0]
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003c40:	68f8      	ldr	r0, [r7, #12]
 8003c42:	f000 f831 	bl	8003ca8 <I2C_WaitOnFlagUntilTimeout>
 8003c46:	4603      	mov	r3, r0
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d00d      	beq.n	8003c68 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c56:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003c5a:	d103      	bne.n	8003c64 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003c62:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8003c64:	2303      	movs	r3, #3
 8003c66:	e017      	b.n	8003c98 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8003c68:	897b      	ldrh	r3, [r7, #10]
 8003c6a:	11db      	asrs	r3, r3, #7
 8003c6c:	b2db      	uxtb	r3, r3
 8003c6e:	f003 0306 	and.w	r3, r3, #6
 8003c72:	b2db      	uxtb	r3, r3
 8003c74:	f063 030e 	orn	r3, r3, #14
 8003c78:	b2da      	uxtb	r2, r3
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	687a      	ldr	r2, [r7, #4]
 8003c84:	4907      	ldr	r1, [pc, #28]	@ (8003ca4 <I2C_MasterRequestRead+0x198>)
 8003c86:	68f8      	ldr	r0, [r7, #12]
 8003c88:	f000 f888 	bl	8003d9c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003c8c:	4603      	mov	r3, r0
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d001      	beq.n	8003c96 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8003c92:	2301      	movs	r3, #1
 8003c94:	e000      	b.n	8003c98 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8003c96:	2300      	movs	r3, #0
}
 8003c98:	4618      	mov	r0, r3
 8003c9a:	3718      	adds	r7, #24
 8003c9c:	46bd      	mov	sp, r7
 8003c9e:	bd80      	pop	{r7, pc}
 8003ca0:	00010008 	.word	0x00010008
 8003ca4:	00010002 	.word	0x00010002

08003ca8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b084      	sub	sp, #16
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	60f8      	str	r0, [r7, #12]
 8003cb0:	60b9      	str	r1, [r7, #8]
 8003cb2:	603b      	str	r3, [r7, #0]
 8003cb4:	4613      	mov	r3, r2
 8003cb6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003cb8:	e048      	b.n	8003d4c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003cba:	683b      	ldr	r3, [r7, #0]
 8003cbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cc0:	d044      	beq.n	8003d4c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003cc2:	f7fe fc5f 	bl	8002584 <HAL_GetTick>
 8003cc6:	4602      	mov	r2, r0
 8003cc8:	69bb      	ldr	r3, [r7, #24]
 8003cca:	1ad3      	subs	r3, r2, r3
 8003ccc:	683a      	ldr	r2, [r7, #0]
 8003cce:	429a      	cmp	r2, r3
 8003cd0:	d302      	bcc.n	8003cd8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003cd2:	683b      	ldr	r3, [r7, #0]
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d139      	bne.n	8003d4c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003cd8:	68bb      	ldr	r3, [r7, #8]
 8003cda:	0c1b      	lsrs	r3, r3, #16
 8003cdc:	b2db      	uxtb	r3, r3
 8003cde:	2b01      	cmp	r3, #1
 8003ce0:	d10d      	bne.n	8003cfe <I2C_WaitOnFlagUntilTimeout+0x56>
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	695b      	ldr	r3, [r3, #20]
 8003ce8:	43da      	mvns	r2, r3
 8003cea:	68bb      	ldr	r3, [r7, #8]
 8003cec:	4013      	ands	r3, r2
 8003cee:	b29b      	uxth	r3, r3
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	bf0c      	ite	eq
 8003cf4:	2301      	moveq	r3, #1
 8003cf6:	2300      	movne	r3, #0
 8003cf8:	b2db      	uxtb	r3, r3
 8003cfa:	461a      	mov	r2, r3
 8003cfc:	e00c      	b.n	8003d18 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	699b      	ldr	r3, [r3, #24]
 8003d04:	43da      	mvns	r2, r3
 8003d06:	68bb      	ldr	r3, [r7, #8]
 8003d08:	4013      	ands	r3, r2
 8003d0a:	b29b      	uxth	r3, r3
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	bf0c      	ite	eq
 8003d10:	2301      	moveq	r3, #1
 8003d12:	2300      	movne	r3, #0
 8003d14:	b2db      	uxtb	r3, r3
 8003d16:	461a      	mov	r2, r3
 8003d18:	79fb      	ldrb	r3, [r7, #7]
 8003d1a:	429a      	cmp	r2, r3
 8003d1c:	d116      	bne.n	8003d4c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	2200      	movs	r2, #0
 8003d22:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	2220      	movs	r2, #32
 8003d28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	2200      	movs	r2, #0
 8003d30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d38:	f043 0220 	orr.w	r2, r3, #32
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	2200      	movs	r2, #0
 8003d44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003d48:	2301      	movs	r3, #1
 8003d4a:	e023      	b.n	8003d94 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003d4c:	68bb      	ldr	r3, [r7, #8]
 8003d4e:	0c1b      	lsrs	r3, r3, #16
 8003d50:	b2db      	uxtb	r3, r3
 8003d52:	2b01      	cmp	r3, #1
 8003d54:	d10d      	bne.n	8003d72 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	695b      	ldr	r3, [r3, #20]
 8003d5c:	43da      	mvns	r2, r3
 8003d5e:	68bb      	ldr	r3, [r7, #8]
 8003d60:	4013      	ands	r3, r2
 8003d62:	b29b      	uxth	r3, r3
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	bf0c      	ite	eq
 8003d68:	2301      	moveq	r3, #1
 8003d6a:	2300      	movne	r3, #0
 8003d6c:	b2db      	uxtb	r3, r3
 8003d6e:	461a      	mov	r2, r3
 8003d70:	e00c      	b.n	8003d8c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	699b      	ldr	r3, [r3, #24]
 8003d78:	43da      	mvns	r2, r3
 8003d7a:	68bb      	ldr	r3, [r7, #8]
 8003d7c:	4013      	ands	r3, r2
 8003d7e:	b29b      	uxth	r3, r3
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	bf0c      	ite	eq
 8003d84:	2301      	moveq	r3, #1
 8003d86:	2300      	movne	r3, #0
 8003d88:	b2db      	uxtb	r3, r3
 8003d8a:	461a      	mov	r2, r3
 8003d8c:	79fb      	ldrb	r3, [r7, #7]
 8003d8e:	429a      	cmp	r2, r3
 8003d90:	d093      	beq.n	8003cba <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003d92:	2300      	movs	r3, #0
}
 8003d94:	4618      	mov	r0, r3
 8003d96:	3710      	adds	r7, #16
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	bd80      	pop	{r7, pc}

08003d9c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	b084      	sub	sp, #16
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	60f8      	str	r0, [r7, #12]
 8003da4:	60b9      	str	r1, [r7, #8]
 8003da6:	607a      	str	r2, [r7, #4]
 8003da8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003daa:	e071      	b.n	8003e90 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	695b      	ldr	r3, [r3, #20]
 8003db2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003db6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003dba:	d123      	bne.n	8003e04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	681a      	ldr	r2, [r3, #0]
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003dca:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003dd4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	2200      	movs	r2, #0
 8003dda:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	2220      	movs	r2, #32
 8003de0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	2200      	movs	r2, #0
 8003de8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003df0:	f043 0204 	orr.w	r2, r3, #4
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003e00:	2301      	movs	r3, #1
 8003e02:	e067      	b.n	8003ed4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e0a:	d041      	beq.n	8003e90 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e0c:	f7fe fbba 	bl	8002584 <HAL_GetTick>
 8003e10:	4602      	mov	r2, r0
 8003e12:	683b      	ldr	r3, [r7, #0]
 8003e14:	1ad3      	subs	r3, r2, r3
 8003e16:	687a      	ldr	r2, [r7, #4]
 8003e18:	429a      	cmp	r2, r3
 8003e1a:	d302      	bcc.n	8003e22 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d136      	bne.n	8003e90 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003e22:	68bb      	ldr	r3, [r7, #8]
 8003e24:	0c1b      	lsrs	r3, r3, #16
 8003e26:	b2db      	uxtb	r3, r3
 8003e28:	2b01      	cmp	r3, #1
 8003e2a:	d10c      	bne.n	8003e46 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	695b      	ldr	r3, [r3, #20]
 8003e32:	43da      	mvns	r2, r3
 8003e34:	68bb      	ldr	r3, [r7, #8]
 8003e36:	4013      	ands	r3, r2
 8003e38:	b29b      	uxth	r3, r3
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	bf14      	ite	ne
 8003e3e:	2301      	movne	r3, #1
 8003e40:	2300      	moveq	r3, #0
 8003e42:	b2db      	uxtb	r3, r3
 8003e44:	e00b      	b.n	8003e5e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	699b      	ldr	r3, [r3, #24]
 8003e4c:	43da      	mvns	r2, r3
 8003e4e:	68bb      	ldr	r3, [r7, #8]
 8003e50:	4013      	ands	r3, r2
 8003e52:	b29b      	uxth	r3, r3
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	bf14      	ite	ne
 8003e58:	2301      	movne	r3, #1
 8003e5a:	2300      	moveq	r3, #0
 8003e5c:	b2db      	uxtb	r3, r3
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d016      	beq.n	8003e90 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	2200      	movs	r2, #0
 8003e66:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	2220      	movs	r2, #32
 8003e6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	2200      	movs	r2, #0
 8003e74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e7c:	f043 0220 	orr.w	r2, r3, #32
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	2200      	movs	r2, #0
 8003e88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003e8c:	2301      	movs	r3, #1
 8003e8e:	e021      	b.n	8003ed4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003e90:	68bb      	ldr	r3, [r7, #8]
 8003e92:	0c1b      	lsrs	r3, r3, #16
 8003e94:	b2db      	uxtb	r3, r3
 8003e96:	2b01      	cmp	r3, #1
 8003e98:	d10c      	bne.n	8003eb4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	695b      	ldr	r3, [r3, #20]
 8003ea0:	43da      	mvns	r2, r3
 8003ea2:	68bb      	ldr	r3, [r7, #8]
 8003ea4:	4013      	ands	r3, r2
 8003ea6:	b29b      	uxth	r3, r3
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	bf14      	ite	ne
 8003eac:	2301      	movne	r3, #1
 8003eae:	2300      	moveq	r3, #0
 8003eb0:	b2db      	uxtb	r3, r3
 8003eb2:	e00b      	b.n	8003ecc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	699b      	ldr	r3, [r3, #24]
 8003eba:	43da      	mvns	r2, r3
 8003ebc:	68bb      	ldr	r3, [r7, #8]
 8003ebe:	4013      	ands	r3, r2
 8003ec0:	b29b      	uxth	r3, r3
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	bf14      	ite	ne
 8003ec6:	2301      	movne	r3, #1
 8003ec8:	2300      	moveq	r3, #0
 8003eca:	b2db      	uxtb	r3, r3
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	f47f af6d 	bne.w	8003dac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003ed2:	2300      	movs	r3, #0
}
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	3710      	adds	r7, #16
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	bd80      	pop	{r7, pc}

08003edc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b084      	sub	sp, #16
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	60f8      	str	r0, [r7, #12]
 8003ee4:	60b9      	str	r1, [r7, #8]
 8003ee6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003ee8:	e034      	b.n	8003f54 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003eea:	68f8      	ldr	r0, [r7, #12]
 8003eec:	f000 f8e3 	bl	80040b6 <I2C_IsAcknowledgeFailed>
 8003ef0:	4603      	mov	r3, r0
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d001      	beq.n	8003efa <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	e034      	b.n	8003f64 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003efa:	68bb      	ldr	r3, [r7, #8]
 8003efc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f00:	d028      	beq.n	8003f54 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f02:	f7fe fb3f 	bl	8002584 <HAL_GetTick>
 8003f06:	4602      	mov	r2, r0
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	1ad3      	subs	r3, r2, r3
 8003f0c:	68ba      	ldr	r2, [r7, #8]
 8003f0e:	429a      	cmp	r2, r3
 8003f10:	d302      	bcc.n	8003f18 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003f12:	68bb      	ldr	r3, [r7, #8]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d11d      	bne.n	8003f54 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	695b      	ldr	r3, [r3, #20]
 8003f1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f22:	2b80      	cmp	r3, #128	@ 0x80
 8003f24:	d016      	beq.n	8003f54 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	2200      	movs	r2, #0
 8003f2a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	2220      	movs	r2, #32
 8003f30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	2200      	movs	r2, #0
 8003f38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f40:	f043 0220 	orr.w	r2, r3, #32
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	2200      	movs	r2, #0
 8003f4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003f50:	2301      	movs	r3, #1
 8003f52:	e007      	b.n	8003f64 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	695b      	ldr	r3, [r3, #20]
 8003f5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f5e:	2b80      	cmp	r3, #128	@ 0x80
 8003f60:	d1c3      	bne.n	8003eea <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003f62:	2300      	movs	r3, #0
}
 8003f64:	4618      	mov	r0, r3
 8003f66:	3710      	adds	r7, #16
 8003f68:	46bd      	mov	sp, r7
 8003f6a:	bd80      	pop	{r7, pc}

08003f6c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	b084      	sub	sp, #16
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	60f8      	str	r0, [r7, #12]
 8003f74:	60b9      	str	r1, [r7, #8]
 8003f76:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003f78:	e034      	b.n	8003fe4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003f7a:	68f8      	ldr	r0, [r7, #12]
 8003f7c:	f000 f89b 	bl	80040b6 <I2C_IsAcknowledgeFailed>
 8003f80:	4603      	mov	r3, r0
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d001      	beq.n	8003f8a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003f86:	2301      	movs	r3, #1
 8003f88:	e034      	b.n	8003ff4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f8a:	68bb      	ldr	r3, [r7, #8]
 8003f8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f90:	d028      	beq.n	8003fe4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f92:	f7fe faf7 	bl	8002584 <HAL_GetTick>
 8003f96:	4602      	mov	r2, r0
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	1ad3      	subs	r3, r2, r3
 8003f9c:	68ba      	ldr	r2, [r7, #8]
 8003f9e:	429a      	cmp	r2, r3
 8003fa0:	d302      	bcc.n	8003fa8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003fa2:	68bb      	ldr	r3, [r7, #8]
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d11d      	bne.n	8003fe4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	695b      	ldr	r3, [r3, #20]
 8003fae:	f003 0304 	and.w	r3, r3, #4
 8003fb2:	2b04      	cmp	r3, #4
 8003fb4:	d016      	beq.n	8003fe4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	2200      	movs	r2, #0
 8003fba:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	2220      	movs	r2, #32
 8003fc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fd0:	f043 0220 	orr.w	r2, r3, #32
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	2200      	movs	r2, #0
 8003fdc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003fe0:	2301      	movs	r3, #1
 8003fe2:	e007      	b.n	8003ff4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	695b      	ldr	r3, [r3, #20]
 8003fea:	f003 0304 	and.w	r3, r3, #4
 8003fee:	2b04      	cmp	r3, #4
 8003ff0:	d1c3      	bne.n	8003f7a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003ff2:	2300      	movs	r3, #0
}
 8003ff4:	4618      	mov	r0, r3
 8003ff6:	3710      	adds	r7, #16
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	bd80      	pop	{r7, pc}

08003ffc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	b084      	sub	sp, #16
 8004000:	af00      	add	r7, sp, #0
 8004002:	60f8      	str	r0, [r7, #12]
 8004004:	60b9      	str	r1, [r7, #8]
 8004006:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004008:	e049      	b.n	800409e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	695b      	ldr	r3, [r3, #20]
 8004010:	f003 0310 	and.w	r3, r3, #16
 8004014:	2b10      	cmp	r3, #16
 8004016:	d119      	bne.n	800404c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f06f 0210 	mvn.w	r2, #16
 8004020:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	2200      	movs	r2, #0
 8004026:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	2220      	movs	r2, #32
 800402c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	2200      	movs	r2, #0
 8004034:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	2200      	movs	r2, #0
 8004044:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004048:	2301      	movs	r3, #1
 800404a:	e030      	b.n	80040ae <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800404c:	f7fe fa9a 	bl	8002584 <HAL_GetTick>
 8004050:	4602      	mov	r2, r0
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	1ad3      	subs	r3, r2, r3
 8004056:	68ba      	ldr	r2, [r7, #8]
 8004058:	429a      	cmp	r2, r3
 800405a:	d302      	bcc.n	8004062 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800405c:	68bb      	ldr	r3, [r7, #8]
 800405e:	2b00      	cmp	r3, #0
 8004060:	d11d      	bne.n	800409e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	695b      	ldr	r3, [r3, #20]
 8004068:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800406c:	2b40      	cmp	r3, #64	@ 0x40
 800406e:	d016      	beq.n	800409e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	2200      	movs	r2, #0
 8004074:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	2220      	movs	r2, #32
 800407a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	2200      	movs	r2, #0
 8004082:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800408a:	f043 0220 	orr.w	r2, r3, #32
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	2200      	movs	r2, #0
 8004096:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800409a:	2301      	movs	r3, #1
 800409c:	e007      	b.n	80040ae <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	695b      	ldr	r3, [r3, #20]
 80040a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040a8:	2b40      	cmp	r3, #64	@ 0x40
 80040aa:	d1ae      	bne.n	800400a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80040ac:	2300      	movs	r3, #0
}
 80040ae:	4618      	mov	r0, r3
 80040b0:	3710      	adds	r7, #16
 80040b2:	46bd      	mov	sp, r7
 80040b4:	bd80      	pop	{r7, pc}

080040b6 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80040b6:	b480      	push	{r7}
 80040b8:	b083      	sub	sp, #12
 80040ba:	af00      	add	r7, sp, #0
 80040bc:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	695b      	ldr	r3, [r3, #20]
 80040c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80040c8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80040cc:	d11b      	bne.n	8004106 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80040d6:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	2200      	movs	r2, #0
 80040dc:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	2220      	movs	r2, #32
 80040e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	2200      	movs	r2, #0
 80040ea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040f2:	f043 0204 	orr.w	r2, r3, #4
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	2200      	movs	r2, #0
 80040fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004102:	2301      	movs	r3, #1
 8004104:	e000      	b.n	8004108 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004106:	2300      	movs	r3, #0
}
 8004108:	4618      	mov	r0, r3
 800410a:	370c      	adds	r7, #12
 800410c:	46bd      	mov	sp, r7
 800410e:	bc80      	pop	{r7}
 8004110:	4770      	bx	lr
	...

08004114 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004114:	b580      	push	{r7, lr}
 8004116:	b086      	sub	sp, #24
 8004118:	af00      	add	r7, sp, #0
 800411a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2b00      	cmp	r3, #0
 8004120:	d101      	bne.n	8004126 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004122:	2301      	movs	r3, #1
 8004124:	e272      	b.n	800460c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f003 0301 	and.w	r3, r3, #1
 800412e:	2b00      	cmp	r3, #0
 8004130:	f000 8087 	beq.w	8004242 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004134:	4b92      	ldr	r3, [pc, #584]	@ (8004380 <HAL_RCC_OscConfig+0x26c>)
 8004136:	685b      	ldr	r3, [r3, #4]
 8004138:	f003 030c 	and.w	r3, r3, #12
 800413c:	2b04      	cmp	r3, #4
 800413e:	d00c      	beq.n	800415a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004140:	4b8f      	ldr	r3, [pc, #572]	@ (8004380 <HAL_RCC_OscConfig+0x26c>)
 8004142:	685b      	ldr	r3, [r3, #4]
 8004144:	f003 030c 	and.w	r3, r3, #12
 8004148:	2b08      	cmp	r3, #8
 800414a:	d112      	bne.n	8004172 <HAL_RCC_OscConfig+0x5e>
 800414c:	4b8c      	ldr	r3, [pc, #560]	@ (8004380 <HAL_RCC_OscConfig+0x26c>)
 800414e:	685b      	ldr	r3, [r3, #4]
 8004150:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004154:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004158:	d10b      	bne.n	8004172 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800415a:	4b89      	ldr	r3, [pc, #548]	@ (8004380 <HAL_RCC_OscConfig+0x26c>)
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004162:	2b00      	cmp	r3, #0
 8004164:	d06c      	beq.n	8004240 <HAL_RCC_OscConfig+0x12c>
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	685b      	ldr	r3, [r3, #4]
 800416a:	2b00      	cmp	r3, #0
 800416c:	d168      	bne.n	8004240 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800416e:	2301      	movs	r3, #1
 8004170:	e24c      	b.n	800460c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	685b      	ldr	r3, [r3, #4]
 8004176:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800417a:	d106      	bne.n	800418a <HAL_RCC_OscConfig+0x76>
 800417c:	4b80      	ldr	r3, [pc, #512]	@ (8004380 <HAL_RCC_OscConfig+0x26c>)
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	4a7f      	ldr	r2, [pc, #508]	@ (8004380 <HAL_RCC_OscConfig+0x26c>)
 8004182:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004186:	6013      	str	r3, [r2, #0]
 8004188:	e02e      	b.n	80041e8 <HAL_RCC_OscConfig+0xd4>
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	685b      	ldr	r3, [r3, #4]
 800418e:	2b00      	cmp	r3, #0
 8004190:	d10c      	bne.n	80041ac <HAL_RCC_OscConfig+0x98>
 8004192:	4b7b      	ldr	r3, [pc, #492]	@ (8004380 <HAL_RCC_OscConfig+0x26c>)
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	4a7a      	ldr	r2, [pc, #488]	@ (8004380 <HAL_RCC_OscConfig+0x26c>)
 8004198:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800419c:	6013      	str	r3, [r2, #0]
 800419e:	4b78      	ldr	r3, [pc, #480]	@ (8004380 <HAL_RCC_OscConfig+0x26c>)
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	4a77      	ldr	r2, [pc, #476]	@ (8004380 <HAL_RCC_OscConfig+0x26c>)
 80041a4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80041a8:	6013      	str	r3, [r2, #0]
 80041aa:	e01d      	b.n	80041e8 <HAL_RCC_OscConfig+0xd4>
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	685b      	ldr	r3, [r3, #4]
 80041b0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80041b4:	d10c      	bne.n	80041d0 <HAL_RCC_OscConfig+0xbc>
 80041b6:	4b72      	ldr	r3, [pc, #456]	@ (8004380 <HAL_RCC_OscConfig+0x26c>)
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	4a71      	ldr	r2, [pc, #452]	@ (8004380 <HAL_RCC_OscConfig+0x26c>)
 80041bc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80041c0:	6013      	str	r3, [r2, #0]
 80041c2:	4b6f      	ldr	r3, [pc, #444]	@ (8004380 <HAL_RCC_OscConfig+0x26c>)
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	4a6e      	ldr	r2, [pc, #440]	@ (8004380 <HAL_RCC_OscConfig+0x26c>)
 80041c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80041cc:	6013      	str	r3, [r2, #0]
 80041ce:	e00b      	b.n	80041e8 <HAL_RCC_OscConfig+0xd4>
 80041d0:	4b6b      	ldr	r3, [pc, #428]	@ (8004380 <HAL_RCC_OscConfig+0x26c>)
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	4a6a      	ldr	r2, [pc, #424]	@ (8004380 <HAL_RCC_OscConfig+0x26c>)
 80041d6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80041da:	6013      	str	r3, [r2, #0]
 80041dc:	4b68      	ldr	r3, [pc, #416]	@ (8004380 <HAL_RCC_OscConfig+0x26c>)
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	4a67      	ldr	r2, [pc, #412]	@ (8004380 <HAL_RCC_OscConfig+0x26c>)
 80041e2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80041e6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	685b      	ldr	r3, [r3, #4]
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d013      	beq.n	8004218 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041f0:	f7fe f9c8 	bl	8002584 <HAL_GetTick>
 80041f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041f6:	e008      	b.n	800420a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80041f8:	f7fe f9c4 	bl	8002584 <HAL_GetTick>
 80041fc:	4602      	mov	r2, r0
 80041fe:	693b      	ldr	r3, [r7, #16]
 8004200:	1ad3      	subs	r3, r2, r3
 8004202:	2b64      	cmp	r3, #100	@ 0x64
 8004204:	d901      	bls.n	800420a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004206:	2303      	movs	r3, #3
 8004208:	e200      	b.n	800460c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800420a:	4b5d      	ldr	r3, [pc, #372]	@ (8004380 <HAL_RCC_OscConfig+0x26c>)
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004212:	2b00      	cmp	r3, #0
 8004214:	d0f0      	beq.n	80041f8 <HAL_RCC_OscConfig+0xe4>
 8004216:	e014      	b.n	8004242 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004218:	f7fe f9b4 	bl	8002584 <HAL_GetTick>
 800421c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800421e:	e008      	b.n	8004232 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004220:	f7fe f9b0 	bl	8002584 <HAL_GetTick>
 8004224:	4602      	mov	r2, r0
 8004226:	693b      	ldr	r3, [r7, #16]
 8004228:	1ad3      	subs	r3, r2, r3
 800422a:	2b64      	cmp	r3, #100	@ 0x64
 800422c:	d901      	bls.n	8004232 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800422e:	2303      	movs	r3, #3
 8004230:	e1ec      	b.n	800460c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004232:	4b53      	ldr	r3, [pc, #332]	@ (8004380 <HAL_RCC_OscConfig+0x26c>)
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800423a:	2b00      	cmp	r3, #0
 800423c:	d1f0      	bne.n	8004220 <HAL_RCC_OscConfig+0x10c>
 800423e:	e000      	b.n	8004242 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004240:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f003 0302 	and.w	r3, r3, #2
 800424a:	2b00      	cmp	r3, #0
 800424c:	d063      	beq.n	8004316 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800424e:	4b4c      	ldr	r3, [pc, #304]	@ (8004380 <HAL_RCC_OscConfig+0x26c>)
 8004250:	685b      	ldr	r3, [r3, #4]
 8004252:	f003 030c 	and.w	r3, r3, #12
 8004256:	2b00      	cmp	r3, #0
 8004258:	d00b      	beq.n	8004272 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800425a:	4b49      	ldr	r3, [pc, #292]	@ (8004380 <HAL_RCC_OscConfig+0x26c>)
 800425c:	685b      	ldr	r3, [r3, #4]
 800425e:	f003 030c 	and.w	r3, r3, #12
 8004262:	2b08      	cmp	r3, #8
 8004264:	d11c      	bne.n	80042a0 <HAL_RCC_OscConfig+0x18c>
 8004266:	4b46      	ldr	r3, [pc, #280]	@ (8004380 <HAL_RCC_OscConfig+0x26c>)
 8004268:	685b      	ldr	r3, [r3, #4]
 800426a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800426e:	2b00      	cmp	r3, #0
 8004270:	d116      	bne.n	80042a0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004272:	4b43      	ldr	r3, [pc, #268]	@ (8004380 <HAL_RCC_OscConfig+0x26c>)
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f003 0302 	and.w	r3, r3, #2
 800427a:	2b00      	cmp	r3, #0
 800427c:	d005      	beq.n	800428a <HAL_RCC_OscConfig+0x176>
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	691b      	ldr	r3, [r3, #16]
 8004282:	2b01      	cmp	r3, #1
 8004284:	d001      	beq.n	800428a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004286:	2301      	movs	r3, #1
 8004288:	e1c0      	b.n	800460c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800428a:	4b3d      	ldr	r3, [pc, #244]	@ (8004380 <HAL_RCC_OscConfig+0x26c>)
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	695b      	ldr	r3, [r3, #20]
 8004296:	00db      	lsls	r3, r3, #3
 8004298:	4939      	ldr	r1, [pc, #228]	@ (8004380 <HAL_RCC_OscConfig+0x26c>)
 800429a:	4313      	orrs	r3, r2
 800429c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800429e:	e03a      	b.n	8004316 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	691b      	ldr	r3, [r3, #16]
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d020      	beq.n	80042ea <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80042a8:	4b36      	ldr	r3, [pc, #216]	@ (8004384 <HAL_RCC_OscConfig+0x270>)
 80042aa:	2201      	movs	r2, #1
 80042ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042ae:	f7fe f969 	bl	8002584 <HAL_GetTick>
 80042b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042b4:	e008      	b.n	80042c8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80042b6:	f7fe f965 	bl	8002584 <HAL_GetTick>
 80042ba:	4602      	mov	r2, r0
 80042bc:	693b      	ldr	r3, [r7, #16]
 80042be:	1ad3      	subs	r3, r2, r3
 80042c0:	2b02      	cmp	r3, #2
 80042c2:	d901      	bls.n	80042c8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80042c4:	2303      	movs	r3, #3
 80042c6:	e1a1      	b.n	800460c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042c8:	4b2d      	ldr	r3, [pc, #180]	@ (8004380 <HAL_RCC_OscConfig+0x26c>)
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f003 0302 	and.w	r3, r3, #2
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d0f0      	beq.n	80042b6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80042d4:	4b2a      	ldr	r3, [pc, #168]	@ (8004380 <HAL_RCC_OscConfig+0x26c>)
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	695b      	ldr	r3, [r3, #20]
 80042e0:	00db      	lsls	r3, r3, #3
 80042e2:	4927      	ldr	r1, [pc, #156]	@ (8004380 <HAL_RCC_OscConfig+0x26c>)
 80042e4:	4313      	orrs	r3, r2
 80042e6:	600b      	str	r3, [r1, #0]
 80042e8:	e015      	b.n	8004316 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80042ea:	4b26      	ldr	r3, [pc, #152]	@ (8004384 <HAL_RCC_OscConfig+0x270>)
 80042ec:	2200      	movs	r2, #0
 80042ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042f0:	f7fe f948 	bl	8002584 <HAL_GetTick>
 80042f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80042f6:	e008      	b.n	800430a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80042f8:	f7fe f944 	bl	8002584 <HAL_GetTick>
 80042fc:	4602      	mov	r2, r0
 80042fe:	693b      	ldr	r3, [r7, #16]
 8004300:	1ad3      	subs	r3, r2, r3
 8004302:	2b02      	cmp	r3, #2
 8004304:	d901      	bls.n	800430a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004306:	2303      	movs	r3, #3
 8004308:	e180      	b.n	800460c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800430a:	4b1d      	ldr	r3, [pc, #116]	@ (8004380 <HAL_RCC_OscConfig+0x26c>)
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f003 0302 	and.w	r3, r3, #2
 8004312:	2b00      	cmp	r3, #0
 8004314:	d1f0      	bne.n	80042f8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f003 0308 	and.w	r3, r3, #8
 800431e:	2b00      	cmp	r3, #0
 8004320:	d03a      	beq.n	8004398 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	699b      	ldr	r3, [r3, #24]
 8004326:	2b00      	cmp	r3, #0
 8004328:	d019      	beq.n	800435e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800432a:	4b17      	ldr	r3, [pc, #92]	@ (8004388 <HAL_RCC_OscConfig+0x274>)
 800432c:	2201      	movs	r2, #1
 800432e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004330:	f7fe f928 	bl	8002584 <HAL_GetTick>
 8004334:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004336:	e008      	b.n	800434a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004338:	f7fe f924 	bl	8002584 <HAL_GetTick>
 800433c:	4602      	mov	r2, r0
 800433e:	693b      	ldr	r3, [r7, #16]
 8004340:	1ad3      	subs	r3, r2, r3
 8004342:	2b02      	cmp	r3, #2
 8004344:	d901      	bls.n	800434a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004346:	2303      	movs	r3, #3
 8004348:	e160      	b.n	800460c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800434a:	4b0d      	ldr	r3, [pc, #52]	@ (8004380 <HAL_RCC_OscConfig+0x26c>)
 800434c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800434e:	f003 0302 	and.w	r3, r3, #2
 8004352:	2b00      	cmp	r3, #0
 8004354:	d0f0      	beq.n	8004338 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004356:	2001      	movs	r0, #1
 8004358:	f000 face 	bl	80048f8 <RCC_Delay>
 800435c:	e01c      	b.n	8004398 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800435e:	4b0a      	ldr	r3, [pc, #40]	@ (8004388 <HAL_RCC_OscConfig+0x274>)
 8004360:	2200      	movs	r2, #0
 8004362:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004364:	f7fe f90e 	bl	8002584 <HAL_GetTick>
 8004368:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800436a:	e00f      	b.n	800438c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800436c:	f7fe f90a 	bl	8002584 <HAL_GetTick>
 8004370:	4602      	mov	r2, r0
 8004372:	693b      	ldr	r3, [r7, #16]
 8004374:	1ad3      	subs	r3, r2, r3
 8004376:	2b02      	cmp	r3, #2
 8004378:	d908      	bls.n	800438c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800437a:	2303      	movs	r3, #3
 800437c:	e146      	b.n	800460c <HAL_RCC_OscConfig+0x4f8>
 800437e:	bf00      	nop
 8004380:	40021000 	.word	0x40021000
 8004384:	42420000 	.word	0x42420000
 8004388:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800438c:	4b92      	ldr	r3, [pc, #584]	@ (80045d8 <HAL_RCC_OscConfig+0x4c4>)
 800438e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004390:	f003 0302 	and.w	r3, r3, #2
 8004394:	2b00      	cmp	r3, #0
 8004396:	d1e9      	bne.n	800436c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f003 0304 	and.w	r3, r3, #4
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	f000 80a6 	beq.w	80044f2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80043a6:	2300      	movs	r3, #0
 80043a8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80043aa:	4b8b      	ldr	r3, [pc, #556]	@ (80045d8 <HAL_RCC_OscConfig+0x4c4>)
 80043ac:	69db      	ldr	r3, [r3, #28]
 80043ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d10d      	bne.n	80043d2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80043b6:	4b88      	ldr	r3, [pc, #544]	@ (80045d8 <HAL_RCC_OscConfig+0x4c4>)
 80043b8:	69db      	ldr	r3, [r3, #28]
 80043ba:	4a87      	ldr	r2, [pc, #540]	@ (80045d8 <HAL_RCC_OscConfig+0x4c4>)
 80043bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80043c0:	61d3      	str	r3, [r2, #28]
 80043c2:	4b85      	ldr	r3, [pc, #532]	@ (80045d8 <HAL_RCC_OscConfig+0x4c4>)
 80043c4:	69db      	ldr	r3, [r3, #28]
 80043c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80043ca:	60bb      	str	r3, [r7, #8]
 80043cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80043ce:	2301      	movs	r3, #1
 80043d0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043d2:	4b82      	ldr	r3, [pc, #520]	@ (80045dc <HAL_RCC_OscConfig+0x4c8>)
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d118      	bne.n	8004410 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80043de:	4b7f      	ldr	r3, [pc, #508]	@ (80045dc <HAL_RCC_OscConfig+0x4c8>)
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	4a7e      	ldr	r2, [pc, #504]	@ (80045dc <HAL_RCC_OscConfig+0x4c8>)
 80043e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80043e8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80043ea:	f7fe f8cb 	bl	8002584 <HAL_GetTick>
 80043ee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043f0:	e008      	b.n	8004404 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80043f2:	f7fe f8c7 	bl	8002584 <HAL_GetTick>
 80043f6:	4602      	mov	r2, r0
 80043f8:	693b      	ldr	r3, [r7, #16]
 80043fa:	1ad3      	subs	r3, r2, r3
 80043fc:	2b64      	cmp	r3, #100	@ 0x64
 80043fe:	d901      	bls.n	8004404 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004400:	2303      	movs	r3, #3
 8004402:	e103      	b.n	800460c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004404:	4b75      	ldr	r3, [pc, #468]	@ (80045dc <HAL_RCC_OscConfig+0x4c8>)
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800440c:	2b00      	cmp	r3, #0
 800440e:	d0f0      	beq.n	80043f2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	68db      	ldr	r3, [r3, #12]
 8004414:	2b01      	cmp	r3, #1
 8004416:	d106      	bne.n	8004426 <HAL_RCC_OscConfig+0x312>
 8004418:	4b6f      	ldr	r3, [pc, #444]	@ (80045d8 <HAL_RCC_OscConfig+0x4c4>)
 800441a:	6a1b      	ldr	r3, [r3, #32]
 800441c:	4a6e      	ldr	r2, [pc, #440]	@ (80045d8 <HAL_RCC_OscConfig+0x4c4>)
 800441e:	f043 0301 	orr.w	r3, r3, #1
 8004422:	6213      	str	r3, [r2, #32]
 8004424:	e02d      	b.n	8004482 <HAL_RCC_OscConfig+0x36e>
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	68db      	ldr	r3, [r3, #12]
 800442a:	2b00      	cmp	r3, #0
 800442c:	d10c      	bne.n	8004448 <HAL_RCC_OscConfig+0x334>
 800442e:	4b6a      	ldr	r3, [pc, #424]	@ (80045d8 <HAL_RCC_OscConfig+0x4c4>)
 8004430:	6a1b      	ldr	r3, [r3, #32]
 8004432:	4a69      	ldr	r2, [pc, #420]	@ (80045d8 <HAL_RCC_OscConfig+0x4c4>)
 8004434:	f023 0301 	bic.w	r3, r3, #1
 8004438:	6213      	str	r3, [r2, #32]
 800443a:	4b67      	ldr	r3, [pc, #412]	@ (80045d8 <HAL_RCC_OscConfig+0x4c4>)
 800443c:	6a1b      	ldr	r3, [r3, #32]
 800443e:	4a66      	ldr	r2, [pc, #408]	@ (80045d8 <HAL_RCC_OscConfig+0x4c4>)
 8004440:	f023 0304 	bic.w	r3, r3, #4
 8004444:	6213      	str	r3, [r2, #32]
 8004446:	e01c      	b.n	8004482 <HAL_RCC_OscConfig+0x36e>
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	68db      	ldr	r3, [r3, #12]
 800444c:	2b05      	cmp	r3, #5
 800444e:	d10c      	bne.n	800446a <HAL_RCC_OscConfig+0x356>
 8004450:	4b61      	ldr	r3, [pc, #388]	@ (80045d8 <HAL_RCC_OscConfig+0x4c4>)
 8004452:	6a1b      	ldr	r3, [r3, #32]
 8004454:	4a60      	ldr	r2, [pc, #384]	@ (80045d8 <HAL_RCC_OscConfig+0x4c4>)
 8004456:	f043 0304 	orr.w	r3, r3, #4
 800445a:	6213      	str	r3, [r2, #32]
 800445c:	4b5e      	ldr	r3, [pc, #376]	@ (80045d8 <HAL_RCC_OscConfig+0x4c4>)
 800445e:	6a1b      	ldr	r3, [r3, #32]
 8004460:	4a5d      	ldr	r2, [pc, #372]	@ (80045d8 <HAL_RCC_OscConfig+0x4c4>)
 8004462:	f043 0301 	orr.w	r3, r3, #1
 8004466:	6213      	str	r3, [r2, #32]
 8004468:	e00b      	b.n	8004482 <HAL_RCC_OscConfig+0x36e>
 800446a:	4b5b      	ldr	r3, [pc, #364]	@ (80045d8 <HAL_RCC_OscConfig+0x4c4>)
 800446c:	6a1b      	ldr	r3, [r3, #32]
 800446e:	4a5a      	ldr	r2, [pc, #360]	@ (80045d8 <HAL_RCC_OscConfig+0x4c4>)
 8004470:	f023 0301 	bic.w	r3, r3, #1
 8004474:	6213      	str	r3, [r2, #32]
 8004476:	4b58      	ldr	r3, [pc, #352]	@ (80045d8 <HAL_RCC_OscConfig+0x4c4>)
 8004478:	6a1b      	ldr	r3, [r3, #32]
 800447a:	4a57      	ldr	r2, [pc, #348]	@ (80045d8 <HAL_RCC_OscConfig+0x4c4>)
 800447c:	f023 0304 	bic.w	r3, r3, #4
 8004480:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	68db      	ldr	r3, [r3, #12]
 8004486:	2b00      	cmp	r3, #0
 8004488:	d015      	beq.n	80044b6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800448a:	f7fe f87b 	bl	8002584 <HAL_GetTick>
 800448e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004490:	e00a      	b.n	80044a8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004492:	f7fe f877 	bl	8002584 <HAL_GetTick>
 8004496:	4602      	mov	r2, r0
 8004498:	693b      	ldr	r3, [r7, #16]
 800449a:	1ad3      	subs	r3, r2, r3
 800449c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044a0:	4293      	cmp	r3, r2
 80044a2:	d901      	bls.n	80044a8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80044a4:	2303      	movs	r3, #3
 80044a6:	e0b1      	b.n	800460c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044a8:	4b4b      	ldr	r3, [pc, #300]	@ (80045d8 <HAL_RCC_OscConfig+0x4c4>)
 80044aa:	6a1b      	ldr	r3, [r3, #32]
 80044ac:	f003 0302 	and.w	r3, r3, #2
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d0ee      	beq.n	8004492 <HAL_RCC_OscConfig+0x37e>
 80044b4:	e014      	b.n	80044e0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044b6:	f7fe f865 	bl	8002584 <HAL_GetTick>
 80044ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80044bc:	e00a      	b.n	80044d4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044be:	f7fe f861 	bl	8002584 <HAL_GetTick>
 80044c2:	4602      	mov	r2, r0
 80044c4:	693b      	ldr	r3, [r7, #16]
 80044c6:	1ad3      	subs	r3, r2, r3
 80044c8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044cc:	4293      	cmp	r3, r2
 80044ce:	d901      	bls.n	80044d4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80044d0:	2303      	movs	r3, #3
 80044d2:	e09b      	b.n	800460c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80044d4:	4b40      	ldr	r3, [pc, #256]	@ (80045d8 <HAL_RCC_OscConfig+0x4c4>)
 80044d6:	6a1b      	ldr	r3, [r3, #32]
 80044d8:	f003 0302 	and.w	r3, r3, #2
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d1ee      	bne.n	80044be <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80044e0:	7dfb      	ldrb	r3, [r7, #23]
 80044e2:	2b01      	cmp	r3, #1
 80044e4:	d105      	bne.n	80044f2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80044e6:	4b3c      	ldr	r3, [pc, #240]	@ (80045d8 <HAL_RCC_OscConfig+0x4c4>)
 80044e8:	69db      	ldr	r3, [r3, #28]
 80044ea:	4a3b      	ldr	r2, [pc, #236]	@ (80045d8 <HAL_RCC_OscConfig+0x4c4>)
 80044ec:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80044f0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	69db      	ldr	r3, [r3, #28]
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	f000 8087 	beq.w	800460a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80044fc:	4b36      	ldr	r3, [pc, #216]	@ (80045d8 <HAL_RCC_OscConfig+0x4c4>)
 80044fe:	685b      	ldr	r3, [r3, #4]
 8004500:	f003 030c 	and.w	r3, r3, #12
 8004504:	2b08      	cmp	r3, #8
 8004506:	d061      	beq.n	80045cc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	69db      	ldr	r3, [r3, #28]
 800450c:	2b02      	cmp	r3, #2
 800450e:	d146      	bne.n	800459e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004510:	4b33      	ldr	r3, [pc, #204]	@ (80045e0 <HAL_RCC_OscConfig+0x4cc>)
 8004512:	2200      	movs	r2, #0
 8004514:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004516:	f7fe f835 	bl	8002584 <HAL_GetTick>
 800451a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800451c:	e008      	b.n	8004530 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800451e:	f7fe f831 	bl	8002584 <HAL_GetTick>
 8004522:	4602      	mov	r2, r0
 8004524:	693b      	ldr	r3, [r7, #16]
 8004526:	1ad3      	subs	r3, r2, r3
 8004528:	2b02      	cmp	r3, #2
 800452a:	d901      	bls.n	8004530 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800452c:	2303      	movs	r3, #3
 800452e:	e06d      	b.n	800460c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004530:	4b29      	ldr	r3, [pc, #164]	@ (80045d8 <HAL_RCC_OscConfig+0x4c4>)
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004538:	2b00      	cmp	r3, #0
 800453a:	d1f0      	bne.n	800451e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	6a1b      	ldr	r3, [r3, #32]
 8004540:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004544:	d108      	bne.n	8004558 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004546:	4b24      	ldr	r3, [pc, #144]	@ (80045d8 <HAL_RCC_OscConfig+0x4c4>)
 8004548:	685b      	ldr	r3, [r3, #4]
 800454a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	689b      	ldr	r3, [r3, #8]
 8004552:	4921      	ldr	r1, [pc, #132]	@ (80045d8 <HAL_RCC_OscConfig+0x4c4>)
 8004554:	4313      	orrs	r3, r2
 8004556:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004558:	4b1f      	ldr	r3, [pc, #124]	@ (80045d8 <HAL_RCC_OscConfig+0x4c4>)
 800455a:	685b      	ldr	r3, [r3, #4]
 800455c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	6a19      	ldr	r1, [r3, #32]
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004568:	430b      	orrs	r3, r1
 800456a:	491b      	ldr	r1, [pc, #108]	@ (80045d8 <HAL_RCC_OscConfig+0x4c4>)
 800456c:	4313      	orrs	r3, r2
 800456e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004570:	4b1b      	ldr	r3, [pc, #108]	@ (80045e0 <HAL_RCC_OscConfig+0x4cc>)
 8004572:	2201      	movs	r2, #1
 8004574:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004576:	f7fe f805 	bl	8002584 <HAL_GetTick>
 800457a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800457c:	e008      	b.n	8004590 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800457e:	f7fe f801 	bl	8002584 <HAL_GetTick>
 8004582:	4602      	mov	r2, r0
 8004584:	693b      	ldr	r3, [r7, #16]
 8004586:	1ad3      	subs	r3, r2, r3
 8004588:	2b02      	cmp	r3, #2
 800458a:	d901      	bls.n	8004590 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800458c:	2303      	movs	r3, #3
 800458e:	e03d      	b.n	800460c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004590:	4b11      	ldr	r3, [pc, #68]	@ (80045d8 <HAL_RCC_OscConfig+0x4c4>)
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004598:	2b00      	cmp	r3, #0
 800459a:	d0f0      	beq.n	800457e <HAL_RCC_OscConfig+0x46a>
 800459c:	e035      	b.n	800460a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800459e:	4b10      	ldr	r3, [pc, #64]	@ (80045e0 <HAL_RCC_OscConfig+0x4cc>)
 80045a0:	2200      	movs	r2, #0
 80045a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045a4:	f7fd ffee 	bl	8002584 <HAL_GetTick>
 80045a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80045aa:	e008      	b.n	80045be <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045ac:	f7fd ffea 	bl	8002584 <HAL_GetTick>
 80045b0:	4602      	mov	r2, r0
 80045b2:	693b      	ldr	r3, [r7, #16]
 80045b4:	1ad3      	subs	r3, r2, r3
 80045b6:	2b02      	cmp	r3, #2
 80045b8:	d901      	bls.n	80045be <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80045ba:	2303      	movs	r3, #3
 80045bc:	e026      	b.n	800460c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80045be:	4b06      	ldr	r3, [pc, #24]	@ (80045d8 <HAL_RCC_OscConfig+0x4c4>)
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d1f0      	bne.n	80045ac <HAL_RCC_OscConfig+0x498>
 80045ca:	e01e      	b.n	800460a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	69db      	ldr	r3, [r3, #28]
 80045d0:	2b01      	cmp	r3, #1
 80045d2:	d107      	bne.n	80045e4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80045d4:	2301      	movs	r3, #1
 80045d6:	e019      	b.n	800460c <HAL_RCC_OscConfig+0x4f8>
 80045d8:	40021000 	.word	0x40021000
 80045dc:	40007000 	.word	0x40007000
 80045e0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80045e4:	4b0b      	ldr	r3, [pc, #44]	@ (8004614 <HAL_RCC_OscConfig+0x500>)
 80045e6:	685b      	ldr	r3, [r3, #4]
 80045e8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	6a1b      	ldr	r3, [r3, #32]
 80045f4:	429a      	cmp	r2, r3
 80045f6:	d106      	bne.n	8004606 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004602:	429a      	cmp	r2, r3
 8004604:	d001      	beq.n	800460a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004606:	2301      	movs	r3, #1
 8004608:	e000      	b.n	800460c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800460a:	2300      	movs	r3, #0
}
 800460c:	4618      	mov	r0, r3
 800460e:	3718      	adds	r7, #24
 8004610:	46bd      	mov	sp, r7
 8004612:	bd80      	pop	{r7, pc}
 8004614:	40021000 	.word	0x40021000

08004618 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004618:	b580      	push	{r7, lr}
 800461a:	b084      	sub	sp, #16
 800461c:	af00      	add	r7, sp, #0
 800461e:	6078      	str	r0, [r7, #4]
 8004620:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	2b00      	cmp	r3, #0
 8004626:	d101      	bne.n	800462c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004628:	2301      	movs	r3, #1
 800462a:	e0d0      	b.n	80047ce <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800462c:	4b6a      	ldr	r3, [pc, #424]	@ (80047d8 <HAL_RCC_ClockConfig+0x1c0>)
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f003 0307 	and.w	r3, r3, #7
 8004634:	683a      	ldr	r2, [r7, #0]
 8004636:	429a      	cmp	r2, r3
 8004638:	d910      	bls.n	800465c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800463a:	4b67      	ldr	r3, [pc, #412]	@ (80047d8 <HAL_RCC_ClockConfig+0x1c0>)
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f023 0207 	bic.w	r2, r3, #7
 8004642:	4965      	ldr	r1, [pc, #404]	@ (80047d8 <HAL_RCC_ClockConfig+0x1c0>)
 8004644:	683b      	ldr	r3, [r7, #0]
 8004646:	4313      	orrs	r3, r2
 8004648:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800464a:	4b63      	ldr	r3, [pc, #396]	@ (80047d8 <HAL_RCC_ClockConfig+0x1c0>)
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f003 0307 	and.w	r3, r3, #7
 8004652:	683a      	ldr	r2, [r7, #0]
 8004654:	429a      	cmp	r2, r3
 8004656:	d001      	beq.n	800465c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004658:	2301      	movs	r3, #1
 800465a:	e0b8      	b.n	80047ce <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f003 0302 	and.w	r3, r3, #2
 8004664:	2b00      	cmp	r3, #0
 8004666:	d020      	beq.n	80046aa <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f003 0304 	and.w	r3, r3, #4
 8004670:	2b00      	cmp	r3, #0
 8004672:	d005      	beq.n	8004680 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004674:	4b59      	ldr	r3, [pc, #356]	@ (80047dc <HAL_RCC_ClockConfig+0x1c4>)
 8004676:	685b      	ldr	r3, [r3, #4]
 8004678:	4a58      	ldr	r2, [pc, #352]	@ (80047dc <HAL_RCC_ClockConfig+0x1c4>)
 800467a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800467e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f003 0308 	and.w	r3, r3, #8
 8004688:	2b00      	cmp	r3, #0
 800468a:	d005      	beq.n	8004698 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800468c:	4b53      	ldr	r3, [pc, #332]	@ (80047dc <HAL_RCC_ClockConfig+0x1c4>)
 800468e:	685b      	ldr	r3, [r3, #4]
 8004690:	4a52      	ldr	r2, [pc, #328]	@ (80047dc <HAL_RCC_ClockConfig+0x1c4>)
 8004692:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8004696:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004698:	4b50      	ldr	r3, [pc, #320]	@ (80047dc <HAL_RCC_ClockConfig+0x1c4>)
 800469a:	685b      	ldr	r3, [r3, #4]
 800469c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	689b      	ldr	r3, [r3, #8]
 80046a4:	494d      	ldr	r1, [pc, #308]	@ (80047dc <HAL_RCC_ClockConfig+0x1c4>)
 80046a6:	4313      	orrs	r3, r2
 80046a8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f003 0301 	and.w	r3, r3, #1
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d040      	beq.n	8004738 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	685b      	ldr	r3, [r3, #4]
 80046ba:	2b01      	cmp	r3, #1
 80046bc:	d107      	bne.n	80046ce <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80046be:	4b47      	ldr	r3, [pc, #284]	@ (80047dc <HAL_RCC_ClockConfig+0x1c4>)
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d115      	bne.n	80046f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80046ca:	2301      	movs	r3, #1
 80046cc:	e07f      	b.n	80047ce <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	685b      	ldr	r3, [r3, #4]
 80046d2:	2b02      	cmp	r3, #2
 80046d4:	d107      	bne.n	80046e6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80046d6:	4b41      	ldr	r3, [pc, #260]	@ (80047dc <HAL_RCC_ClockConfig+0x1c4>)
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d109      	bne.n	80046f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80046e2:	2301      	movs	r3, #1
 80046e4:	e073      	b.n	80047ce <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046e6:	4b3d      	ldr	r3, [pc, #244]	@ (80047dc <HAL_RCC_ClockConfig+0x1c4>)
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f003 0302 	and.w	r3, r3, #2
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d101      	bne.n	80046f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80046f2:	2301      	movs	r3, #1
 80046f4:	e06b      	b.n	80047ce <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80046f6:	4b39      	ldr	r3, [pc, #228]	@ (80047dc <HAL_RCC_ClockConfig+0x1c4>)
 80046f8:	685b      	ldr	r3, [r3, #4]
 80046fa:	f023 0203 	bic.w	r2, r3, #3
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	685b      	ldr	r3, [r3, #4]
 8004702:	4936      	ldr	r1, [pc, #216]	@ (80047dc <HAL_RCC_ClockConfig+0x1c4>)
 8004704:	4313      	orrs	r3, r2
 8004706:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004708:	f7fd ff3c 	bl	8002584 <HAL_GetTick>
 800470c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800470e:	e00a      	b.n	8004726 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004710:	f7fd ff38 	bl	8002584 <HAL_GetTick>
 8004714:	4602      	mov	r2, r0
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	1ad3      	subs	r3, r2, r3
 800471a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800471e:	4293      	cmp	r3, r2
 8004720:	d901      	bls.n	8004726 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004722:	2303      	movs	r3, #3
 8004724:	e053      	b.n	80047ce <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004726:	4b2d      	ldr	r3, [pc, #180]	@ (80047dc <HAL_RCC_ClockConfig+0x1c4>)
 8004728:	685b      	ldr	r3, [r3, #4]
 800472a:	f003 020c 	and.w	r2, r3, #12
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	685b      	ldr	r3, [r3, #4]
 8004732:	009b      	lsls	r3, r3, #2
 8004734:	429a      	cmp	r2, r3
 8004736:	d1eb      	bne.n	8004710 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004738:	4b27      	ldr	r3, [pc, #156]	@ (80047d8 <HAL_RCC_ClockConfig+0x1c0>)
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f003 0307 	and.w	r3, r3, #7
 8004740:	683a      	ldr	r2, [r7, #0]
 8004742:	429a      	cmp	r2, r3
 8004744:	d210      	bcs.n	8004768 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004746:	4b24      	ldr	r3, [pc, #144]	@ (80047d8 <HAL_RCC_ClockConfig+0x1c0>)
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	f023 0207 	bic.w	r2, r3, #7
 800474e:	4922      	ldr	r1, [pc, #136]	@ (80047d8 <HAL_RCC_ClockConfig+0x1c0>)
 8004750:	683b      	ldr	r3, [r7, #0]
 8004752:	4313      	orrs	r3, r2
 8004754:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004756:	4b20      	ldr	r3, [pc, #128]	@ (80047d8 <HAL_RCC_ClockConfig+0x1c0>)
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	f003 0307 	and.w	r3, r3, #7
 800475e:	683a      	ldr	r2, [r7, #0]
 8004760:	429a      	cmp	r2, r3
 8004762:	d001      	beq.n	8004768 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004764:	2301      	movs	r3, #1
 8004766:	e032      	b.n	80047ce <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f003 0304 	and.w	r3, r3, #4
 8004770:	2b00      	cmp	r3, #0
 8004772:	d008      	beq.n	8004786 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004774:	4b19      	ldr	r3, [pc, #100]	@ (80047dc <HAL_RCC_ClockConfig+0x1c4>)
 8004776:	685b      	ldr	r3, [r3, #4]
 8004778:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	68db      	ldr	r3, [r3, #12]
 8004780:	4916      	ldr	r1, [pc, #88]	@ (80047dc <HAL_RCC_ClockConfig+0x1c4>)
 8004782:	4313      	orrs	r3, r2
 8004784:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f003 0308 	and.w	r3, r3, #8
 800478e:	2b00      	cmp	r3, #0
 8004790:	d009      	beq.n	80047a6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004792:	4b12      	ldr	r3, [pc, #72]	@ (80047dc <HAL_RCC_ClockConfig+0x1c4>)
 8004794:	685b      	ldr	r3, [r3, #4]
 8004796:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	691b      	ldr	r3, [r3, #16]
 800479e:	00db      	lsls	r3, r3, #3
 80047a0:	490e      	ldr	r1, [pc, #56]	@ (80047dc <HAL_RCC_ClockConfig+0x1c4>)
 80047a2:	4313      	orrs	r3, r2
 80047a4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80047a6:	f000 f821 	bl	80047ec <HAL_RCC_GetSysClockFreq>
 80047aa:	4602      	mov	r2, r0
 80047ac:	4b0b      	ldr	r3, [pc, #44]	@ (80047dc <HAL_RCC_ClockConfig+0x1c4>)
 80047ae:	685b      	ldr	r3, [r3, #4]
 80047b0:	091b      	lsrs	r3, r3, #4
 80047b2:	f003 030f 	and.w	r3, r3, #15
 80047b6:	490a      	ldr	r1, [pc, #40]	@ (80047e0 <HAL_RCC_ClockConfig+0x1c8>)
 80047b8:	5ccb      	ldrb	r3, [r1, r3]
 80047ba:	fa22 f303 	lsr.w	r3, r2, r3
 80047be:	4a09      	ldr	r2, [pc, #36]	@ (80047e4 <HAL_RCC_ClockConfig+0x1cc>)
 80047c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80047c2:	4b09      	ldr	r3, [pc, #36]	@ (80047e8 <HAL_RCC_ClockConfig+0x1d0>)
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	4618      	mov	r0, r3
 80047c8:	f7fd fe9a 	bl	8002500 <HAL_InitTick>

  return HAL_OK;
 80047cc:	2300      	movs	r3, #0
}
 80047ce:	4618      	mov	r0, r3
 80047d0:	3710      	adds	r7, #16
 80047d2:	46bd      	mov	sp, r7
 80047d4:	bd80      	pop	{r7, pc}
 80047d6:	bf00      	nop
 80047d8:	40022000 	.word	0x40022000
 80047dc:	40021000 	.word	0x40021000
 80047e0:	0800af78 	.word	0x0800af78
 80047e4:	2000001c 	.word	0x2000001c
 80047e8:	20000020 	.word	0x20000020

080047ec <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80047ec:	b480      	push	{r7}
 80047ee:	b087      	sub	sp, #28
 80047f0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80047f2:	2300      	movs	r3, #0
 80047f4:	60fb      	str	r3, [r7, #12]
 80047f6:	2300      	movs	r3, #0
 80047f8:	60bb      	str	r3, [r7, #8]
 80047fa:	2300      	movs	r3, #0
 80047fc:	617b      	str	r3, [r7, #20]
 80047fe:	2300      	movs	r3, #0
 8004800:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004802:	2300      	movs	r3, #0
 8004804:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004806:	4b1e      	ldr	r3, [pc, #120]	@ (8004880 <HAL_RCC_GetSysClockFreq+0x94>)
 8004808:	685b      	ldr	r3, [r3, #4]
 800480a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	f003 030c 	and.w	r3, r3, #12
 8004812:	2b04      	cmp	r3, #4
 8004814:	d002      	beq.n	800481c <HAL_RCC_GetSysClockFreq+0x30>
 8004816:	2b08      	cmp	r3, #8
 8004818:	d003      	beq.n	8004822 <HAL_RCC_GetSysClockFreq+0x36>
 800481a:	e027      	b.n	800486c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800481c:	4b19      	ldr	r3, [pc, #100]	@ (8004884 <HAL_RCC_GetSysClockFreq+0x98>)
 800481e:	613b      	str	r3, [r7, #16]
      break;
 8004820:	e027      	b.n	8004872 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	0c9b      	lsrs	r3, r3, #18
 8004826:	f003 030f 	and.w	r3, r3, #15
 800482a:	4a17      	ldr	r2, [pc, #92]	@ (8004888 <HAL_RCC_GetSysClockFreq+0x9c>)
 800482c:	5cd3      	ldrb	r3, [r2, r3]
 800482e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004836:	2b00      	cmp	r3, #0
 8004838:	d010      	beq.n	800485c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800483a:	4b11      	ldr	r3, [pc, #68]	@ (8004880 <HAL_RCC_GetSysClockFreq+0x94>)
 800483c:	685b      	ldr	r3, [r3, #4]
 800483e:	0c5b      	lsrs	r3, r3, #17
 8004840:	f003 0301 	and.w	r3, r3, #1
 8004844:	4a11      	ldr	r2, [pc, #68]	@ (800488c <HAL_RCC_GetSysClockFreq+0xa0>)
 8004846:	5cd3      	ldrb	r3, [r2, r3]
 8004848:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	4a0d      	ldr	r2, [pc, #52]	@ (8004884 <HAL_RCC_GetSysClockFreq+0x98>)
 800484e:	fb03 f202 	mul.w	r2, r3, r2
 8004852:	68bb      	ldr	r3, [r7, #8]
 8004854:	fbb2 f3f3 	udiv	r3, r2, r3
 8004858:	617b      	str	r3, [r7, #20]
 800485a:	e004      	b.n	8004866 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	4a0c      	ldr	r2, [pc, #48]	@ (8004890 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004860:	fb02 f303 	mul.w	r3, r2, r3
 8004864:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004866:	697b      	ldr	r3, [r7, #20]
 8004868:	613b      	str	r3, [r7, #16]
      break;
 800486a:	e002      	b.n	8004872 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800486c:	4b05      	ldr	r3, [pc, #20]	@ (8004884 <HAL_RCC_GetSysClockFreq+0x98>)
 800486e:	613b      	str	r3, [r7, #16]
      break;
 8004870:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004872:	693b      	ldr	r3, [r7, #16]
}
 8004874:	4618      	mov	r0, r3
 8004876:	371c      	adds	r7, #28
 8004878:	46bd      	mov	sp, r7
 800487a:	bc80      	pop	{r7}
 800487c:	4770      	bx	lr
 800487e:	bf00      	nop
 8004880:	40021000 	.word	0x40021000
 8004884:	007a1200 	.word	0x007a1200
 8004888:	0800afb0 	.word	0x0800afb0
 800488c:	0800afc0 	.word	0x0800afc0
 8004890:	003d0900 	.word	0x003d0900

08004894 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004894:	b480      	push	{r7}
 8004896:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004898:	4b02      	ldr	r3, [pc, #8]	@ (80048a4 <HAL_RCC_GetHCLKFreq+0x10>)
 800489a:	681b      	ldr	r3, [r3, #0]
}
 800489c:	4618      	mov	r0, r3
 800489e:	46bd      	mov	sp, r7
 80048a0:	bc80      	pop	{r7}
 80048a2:	4770      	bx	lr
 80048a4:	2000001c 	.word	0x2000001c

080048a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80048a8:	b580      	push	{r7, lr}
 80048aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80048ac:	f7ff fff2 	bl	8004894 <HAL_RCC_GetHCLKFreq>
 80048b0:	4602      	mov	r2, r0
 80048b2:	4b05      	ldr	r3, [pc, #20]	@ (80048c8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80048b4:	685b      	ldr	r3, [r3, #4]
 80048b6:	0a1b      	lsrs	r3, r3, #8
 80048b8:	f003 0307 	and.w	r3, r3, #7
 80048bc:	4903      	ldr	r1, [pc, #12]	@ (80048cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80048be:	5ccb      	ldrb	r3, [r1, r3]
 80048c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80048c4:	4618      	mov	r0, r3
 80048c6:	bd80      	pop	{r7, pc}
 80048c8:	40021000 	.word	0x40021000
 80048cc:	0800af88 	.word	0x0800af88

080048d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80048d0:	b580      	push	{r7, lr}
 80048d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80048d4:	f7ff ffde 	bl	8004894 <HAL_RCC_GetHCLKFreq>
 80048d8:	4602      	mov	r2, r0
 80048da:	4b05      	ldr	r3, [pc, #20]	@ (80048f0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80048dc:	685b      	ldr	r3, [r3, #4]
 80048de:	0adb      	lsrs	r3, r3, #11
 80048e0:	f003 0307 	and.w	r3, r3, #7
 80048e4:	4903      	ldr	r1, [pc, #12]	@ (80048f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80048e6:	5ccb      	ldrb	r3, [r1, r3]
 80048e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80048ec:	4618      	mov	r0, r3
 80048ee:	bd80      	pop	{r7, pc}
 80048f0:	40021000 	.word	0x40021000
 80048f4:	0800af88 	.word	0x0800af88

080048f8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80048f8:	b480      	push	{r7}
 80048fa:	b085      	sub	sp, #20
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004900:	4b0a      	ldr	r3, [pc, #40]	@ (800492c <RCC_Delay+0x34>)
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	4a0a      	ldr	r2, [pc, #40]	@ (8004930 <RCC_Delay+0x38>)
 8004906:	fba2 2303 	umull	r2, r3, r2, r3
 800490a:	0a5b      	lsrs	r3, r3, #9
 800490c:	687a      	ldr	r2, [r7, #4]
 800490e:	fb02 f303 	mul.w	r3, r2, r3
 8004912:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004914:	bf00      	nop
  }
  while (Delay --);
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	1e5a      	subs	r2, r3, #1
 800491a:	60fa      	str	r2, [r7, #12]
 800491c:	2b00      	cmp	r3, #0
 800491e:	d1f9      	bne.n	8004914 <RCC_Delay+0x1c>
}
 8004920:	bf00      	nop
 8004922:	bf00      	nop
 8004924:	3714      	adds	r7, #20
 8004926:	46bd      	mov	sp, r7
 8004928:	bc80      	pop	{r7}
 800492a:	4770      	bx	lr
 800492c:	2000001c 	.word	0x2000001c
 8004930:	10624dd3 	.word	0x10624dd3

08004934 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b082      	sub	sp, #8
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2b00      	cmp	r3, #0
 8004940:	d101      	bne.n	8004946 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004942:	2301      	movs	r3, #1
 8004944:	e041      	b.n	80049ca <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800494c:	b2db      	uxtb	r3, r3
 800494e:	2b00      	cmp	r3, #0
 8004950:	d106      	bne.n	8004960 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	2200      	movs	r2, #0
 8004956:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800495a:	6878      	ldr	r0, [r7, #4]
 800495c:	f7fd faac 	bl	8001eb8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2202      	movs	r2, #2
 8004964:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681a      	ldr	r2, [r3, #0]
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	3304      	adds	r3, #4
 8004970:	4619      	mov	r1, r3
 8004972:	4610      	mov	r0, r2
 8004974:	f000 fa5c 	bl	8004e30 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	2201      	movs	r2, #1
 800497c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	2201      	movs	r2, #1
 8004984:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2201      	movs	r2, #1
 800498c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2201      	movs	r2, #1
 8004994:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2201      	movs	r2, #1
 800499c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2201      	movs	r2, #1
 80049a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	2201      	movs	r2, #1
 80049ac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	2201      	movs	r2, #1
 80049b4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	2201      	movs	r2, #1
 80049bc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	2201      	movs	r2, #1
 80049c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80049c8:	2300      	movs	r3, #0
}
 80049ca:	4618      	mov	r0, r3
 80049cc:	3708      	adds	r7, #8
 80049ce:	46bd      	mov	sp, r7
 80049d0:	bd80      	pop	{r7, pc}
	...

080049d4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80049d4:	b480      	push	{r7}
 80049d6:	b085      	sub	sp, #20
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80049e2:	b2db      	uxtb	r3, r3
 80049e4:	2b01      	cmp	r3, #1
 80049e6:	d001      	beq.n	80049ec <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80049e8:	2301      	movs	r3, #1
 80049ea:	e03a      	b.n	8004a62 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	2202      	movs	r2, #2
 80049f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	68da      	ldr	r2, [r3, #12]
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f042 0201 	orr.w	r2, r2, #1
 8004a02:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	4a18      	ldr	r2, [pc, #96]	@ (8004a6c <HAL_TIM_Base_Start_IT+0x98>)
 8004a0a:	4293      	cmp	r3, r2
 8004a0c:	d00e      	beq.n	8004a2c <HAL_TIM_Base_Start_IT+0x58>
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a16:	d009      	beq.n	8004a2c <HAL_TIM_Base_Start_IT+0x58>
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	4a14      	ldr	r2, [pc, #80]	@ (8004a70 <HAL_TIM_Base_Start_IT+0x9c>)
 8004a1e:	4293      	cmp	r3, r2
 8004a20:	d004      	beq.n	8004a2c <HAL_TIM_Base_Start_IT+0x58>
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	4a13      	ldr	r2, [pc, #76]	@ (8004a74 <HAL_TIM_Base_Start_IT+0xa0>)
 8004a28:	4293      	cmp	r3, r2
 8004a2a:	d111      	bne.n	8004a50 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	689b      	ldr	r3, [r3, #8]
 8004a32:	f003 0307 	and.w	r3, r3, #7
 8004a36:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	2b06      	cmp	r3, #6
 8004a3c:	d010      	beq.n	8004a60 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	681a      	ldr	r2, [r3, #0]
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f042 0201 	orr.w	r2, r2, #1
 8004a4c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a4e:	e007      	b.n	8004a60 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	681a      	ldr	r2, [r3, #0]
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f042 0201 	orr.w	r2, r2, #1
 8004a5e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004a60:	2300      	movs	r3, #0
}
 8004a62:	4618      	mov	r0, r3
 8004a64:	3714      	adds	r7, #20
 8004a66:	46bd      	mov	sp, r7
 8004a68:	bc80      	pop	{r7}
 8004a6a:	4770      	bx	lr
 8004a6c:	40012c00 	.word	0x40012c00
 8004a70:	40000400 	.word	0x40000400
 8004a74:	40000800 	.word	0x40000800

08004a78 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004a78:	b580      	push	{r7, lr}
 8004a7a:	b084      	sub	sp, #16
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	68db      	ldr	r3, [r3, #12]
 8004a86:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	691b      	ldr	r3, [r3, #16]
 8004a8e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004a90:	68bb      	ldr	r3, [r7, #8]
 8004a92:	f003 0302 	and.w	r3, r3, #2
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d020      	beq.n	8004adc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	f003 0302 	and.w	r3, r3, #2
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d01b      	beq.n	8004adc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f06f 0202 	mvn.w	r2, #2
 8004aac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	2201      	movs	r2, #1
 8004ab2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	699b      	ldr	r3, [r3, #24]
 8004aba:	f003 0303 	and.w	r3, r3, #3
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d003      	beq.n	8004aca <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004ac2:	6878      	ldr	r0, [r7, #4]
 8004ac4:	f000 f998 	bl	8004df8 <HAL_TIM_IC_CaptureCallback>
 8004ac8:	e005      	b.n	8004ad6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004aca:	6878      	ldr	r0, [r7, #4]
 8004acc:	f000 f98b 	bl	8004de6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ad0:	6878      	ldr	r0, [r7, #4]
 8004ad2:	f000 f99a 	bl	8004e0a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	2200      	movs	r2, #0
 8004ada:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004adc:	68bb      	ldr	r3, [r7, #8]
 8004ade:	f003 0304 	and.w	r3, r3, #4
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d020      	beq.n	8004b28 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	f003 0304 	and.w	r3, r3, #4
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d01b      	beq.n	8004b28 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f06f 0204 	mvn.w	r2, #4
 8004af8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	2202      	movs	r2, #2
 8004afe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	699b      	ldr	r3, [r3, #24]
 8004b06:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d003      	beq.n	8004b16 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b0e:	6878      	ldr	r0, [r7, #4]
 8004b10:	f000 f972 	bl	8004df8 <HAL_TIM_IC_CaptureCallback>
 8004b14:	e005      	b.n	8004b22 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b16:	6878      	ldr	r0, [r7, #4]
 8004b18:	f000 f965 	bl	8004de6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b1c:	6878      	ldr	r0, [r7, #4]
 8004b1e:	f000 f974 	bl	8004e0a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	2200      	movs	r2, #0
 8004b26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004b28:	68bb      	ldr	r3, [r7, #8]
 8004b2a:	f003 0308 	and.w	r3, r3, #8
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d020      	beq.n	8004b74 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	f003 0308 	and.w	r3, r3, #8
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d01b      	beq.n	8004b74 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f06f 0208 	mvn.w	r2, #8
 8004b44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	2204      	movs	r2, #4
 8004b4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	69db      	ldr	r3, [r3, #28]
 8004b52:	f003 0303 	and.w	r3, r3, #3
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d003      	beq.n	8004b62 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b5a:	6878      	ldr	r0, [r7, #4]
 8004b5c:	f000 f94c 	bl	8004df8 <HAL_TIM_IC_CaptureCallback>
 8004b60:	e005      	b.n	8004b6e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b62:	6878      	ldr	r0, [r7, #4]
 8004b64:	f000 f93f 	bl	8004de6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b68:	6878      	ldr	r0, [r7, #4]
 8004b6a:	f000 f94e 	bl	8004e0a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	2200      	movs	r2, #0
 8004b72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004b74:	68bb      	ldr	r3, [r7, #8]
 8004b76:	f003 0310 	and.w	r3, r3, #16
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d020      	beq.n	8004bc0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	f003 0310 	and.w	r3, r3, #16
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d01b      	beq.n	8004bc0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	f06f 0210 	mvn.w	r2, #16
 8004b90:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	2208      	movs	r2, #8
 8004b96:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	69db      	ldr	r3, [r3, #28]
 8004b9e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d003      	beq.n	8004bae <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ba6:	6878      	ldr	r0, [r7, #4]
 8004ba8:	f000 f926 	bl	8004df8 <HAL_TIM_IC_CaptureCallback>
 8004bac:	e005      	b.n	8004bba <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004bae:	6878      	ldr	r0, [r7, #4]
 8004bb0:	f000 f919 	bl	8004de6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004bb4:	6878      	ldr	r0, [r7, #4]
 8004bb6:	f000 f928 	bl	8004e0a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	2200      	movs	r2, #0
 8004bbe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004bc0:	68bb      	ldr	r3, [r7, #8]
 8004bc2:	f003 0301 	and.w	r3, r3, #1
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d00c      	beq.n	8004be4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	f003 0301 	and.w	r3, r3, #1
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d007      	beq.n	8004be4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f06f 0201 	mvn.w	r2, #1
 8004bdc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004bde:	6878      	ldr	r0, [r7, #4]
 8004be0:	f7fd f848 	bl	8001c74 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004be4:	68bb      	ldr	r3, [r7, #8]
 8004be6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d00c      	beq.n	8004c08 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d007      	beq.n	8004c08 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004c00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004c02:	6878      	ldr	r0, [r7, #4]
 8004c04:	f000 fa7f 	bl	8005106 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004c08:	68bb      	ldr	r3, [r7, #8]
 8004c0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d00c      	beq.n	8004c2c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d007      	beq.n	8004c2c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004c24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004c26:	6878      	ldr	r0, [r7, #4]
 8004c28:	f000 f8f8 	bl	8004e1c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004c2c:	68bb      	ldr	r3, [r7, #8]
 8004c2e:	f003 0320 	and.w	r3, r3, #32
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d00c      	beq.n	8004c50 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	f003 0320 	and.w	r3, r3, #32
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d007      	beq.n	8004c50 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f06f 0220 	mvn.w	r2, #32
 8004c48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004c4a:	6878      	ldr	r0, [r7, #4]
 8004c4c:	f000 fa52 	bl	80050f4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004c50:	bf00      	nop
 8004c52:	3710      	adds	r7, #16
 8004c54:	46bd      	mov	sp, r7
 8004c56:	bd80      	pop	{r7, pc}

08004c58 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004c58:	b580      	push	{r7, lr}
 8004c5a:	b084      	sub	sp, #16
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	6078      	str	r0, [r7, #4]
 8004c60:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004c62:	2300      	movs	r3, #0
 8004c64:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004c6c:	2b01      	cmp	r3, #1
 8004c6e:	d101      	bne.n	8004c74 <HAL_TIM_ConfigClockSource+0x1c>
 8004c70:	2302      	movs	r3, #2
 8004c72:	e0b4      	b.n	8004dde <HAL_TIM_ConfigClockSource+0x186>
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2201      	movs	r2, #1
 8004c78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	2202      	movs	r2, #2
 8004c80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	689b      	ldr	r3, [r3, #8]
 8004c8a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004c8c:	68bb      	ldr	r3, [r7, #8]
 8004c8e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004c92:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004c94:	68bb      	ldr	r3, [r7, #8]
 8004c96:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004c9a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	68ba      	ldr	r2, [r7, #8]
 8004ca2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004cac:	d03e      	beq.n	8004d2c <HAL_TIM_ConfigClockSource+0xd4>
 8004cae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004cb2:	f200 8087 	bhi.w	8004dc4 <HAL_TIM_ConfigClockSource+0x16c>
 8004cb6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004cba:	f000 8086 	beq.w	8004dca <HAL_TIM_ConfigClockSource+0x172>
 8004cbe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004cc2:	d87f      	bhi.n	8004dc4 <HAL_TIM_ConfigClockSource+0x16c>
 8004cc4:	2b70      	cmp	r3, #112	@ 0x70
 8004cc6:	d01a      	beq.n	8004cfe <HAL_TIM_ConfigClockSource+0xa6>
 8004cc8:	2b70      	cmp	r3, #112	@ 0x70
 8004cca:	d87b      	bhi.n	8004dc4 <HAL_TIM_ConfigClockSource+0x16c>
 8004ccc:	2b60      	cmp	r3, #96	@ 0x60
 8004cce:	d050      	beq.n	8004d72 <HAL_TIM_ConfigClockSource+0x11a>
 8004cd0:	2b60      	cmp	r3, #96	@ 0x60
 8004cd2:	d877      	bhi.n	8004dc4 <HAL_TIM_ConfigClockSource+0x16c>
 8004cd4:	2b50      	cmp	r3, #80	@ 0x50
 8004cd6:	d03c      	beq.n	8004d52 <HAL_TIM_ConfigClockSource+0xfa>
 8004cd8:	2b50      	cmp	r3, #80	@ 0x50
 8004cda:	d873      	bhi.n	8004dc4 <HAL_TIM_ConfigClockSource+0x16c>
 8004cdc:	2b40      	cmp	r3, #64	@ 0x40
 8004cde:	d058      	beq.n	8004d92 <HAL_TIM_ConfigClockSource+0x13a>
 8004ce0:	2b40      	cmp	r3, #64	@ 0x40
 8004ce2:	d86f      	bhi.n	8004dc4 <HAL_TIM_ConfigClockSource+0x16c>
 8004ce4:	2b30      	cmp	r3, #48	@ 0x30
 8004ce6:	d064      	beq.n	8004db2 <HAL_TIM_ConfigClockSource+0x15a>
 8004ce8:	2b30      	cmp	r3, #48	@ 0x30
 8004cea:	d86b      	bhi.n	8004dc4 <HAL_TIM_ConfigClockSource+0x16c>
 8004cec:	2b20      	cmp	r3, #32
 8004cee:	d060      	beq.n	8004db2 <HAL_TIM_ConfigClockSource+0x15a>
 8004cf0:	2b20      	cmp	r3, #32
 8004cf2:	d867      	bhi.n	8004dc4 <HAL_TIM_ConfigClockSource+0x16c>
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d05c      	beq.n	8004db2 <HAL_TIM_ConfigClockSource+0x15a>
 8004cf8:	2b10      	cmp	r3, #16
 8004cfa:	d05a      	beq.n	8004db2 <HAL_TIM_ConfigClockSource+0x15a>
 8004cfc:	e062      	b.n	8004dc4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004d06:	683b      	ldr	r3, [r7, #0]
 8004d08:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004d0a:	683b      	ldr	r3, [r7, #0]
 8004d0c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004d0e:	f000 f974 	bl	8004ffa <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	689b      	ldr	r3, [r3, #8]
 8004d18:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004d1a:	68bb      	ldr	r3, [r7, #8]
 8004d1c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004d20:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	68ba      	ldr	r2, [r7, #8]
 8004d28:	609a      	str	r2, [r3, #8]
      break;
 8004d2a:	e04f      	b.n	8004dcc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004d30:	683b      	ldr	r3, [r7, #0]
 8004d32:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004d34:	683b      	ldr	r3, [r7, #0]
 8004d36:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004d3c:	f000 f95d 	bl	8004ffa <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	689a      	ldr	r2, [r3, #8]
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004d4e:	609a      	str	r2, [r3, #8]
      break;
 8004d50:	e03c      	b.n	8004dcc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d56:	683b      	ldr	r3, [r7, #0]
 8004d58:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d5a:	683b      	ldr	r3, [r7, #0]
 8004d5c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d5e:	461a      	mov	r2, r3
 8004d60:	f000 f8d4 	bl	8004f0c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	2150      	movs	r1, #80	@ 0x50
 8004d6a:	4618      	mov	r0, r3
 8004d6c:	f000 f92b 	bl	8004fc6 <TIM_ITRx_SetConfig>
      break;
 8004d70:	e02c      	b.n	8004dcc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d76:	683b      	ldr	r3, [r7, #0]
 8004d78:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d7a:	683b      	ldr	r3, [r7, #0]
 8004d7c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d7e:	461a      	mov	r2, r3
 8004d80:	f000 f8f2 	bl	8004f68 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	2160      	movs	r1, #96	@ 0x60
 8004d8a:	4618      	mov	r0, r3
 8004d8c:	f000 f91b 	bl	8004fc6 <TIM_ITRx_SetConfig>
      break;
 8004d90:	e01c      	b.n	8004dcc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d96:	683b      	ldr	r3, [r7, #0]
 8004d98:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d9a:	683b      	ldr	r3, [r7, #0]
 8004d9c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d9e:	461a      	mov	r2, r3
 8004da0:	f000 f8b4 	bl	8004f0c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	2140      	movs	r1, #64	@ 0x40
 8004daa:	4618      	mov	r0, r3
 8004dac:	f000 f90b 	bl	8004fc6 <TIM_ITRx_SetConfig>
      break;
 8004db0:	e00c      	b.n	8004dcc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681a      	ldr	r2, [r3, #0]
 8004db6:	683b      	ldr	r3, [r7, #0]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	4619      	mov	r1, r3
 8004dbc:	4610      	mov	r0, r2
 8004dbe:	f000 f902 	bl	8004fc6 <TIM_ITRx_SetConfig>
      break;
 8004dc2:	e003      	b.n	8004dcc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004dc4:	2301      	movs	r3, #1
 8004dc6:	73fb      	strb	r3, [r7, #15]
      break;
 8004dc8:	e000      	b.n	8004dcc <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004dca:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2201      	movs	r2, #1
 8004dd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2200      	movs	r2, #0
 8004dd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004ddc:	7bfb      	ldrb	r3, [r7, #15]
}
 8004dde:	4618      	mov	r0, r3
 8004de0:	3710      	adds	r7, #16
 8004de2:	46bd      	mov	sp, r7
 8004de4:	bd80      	pop	{r7, pc}

08004de6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004de6:	b480      	push	{r7}
 8004de8:	b083      	sub	sp, #12
 8004dea:	af00      	add	r7, sp, #0
 8004dec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004dee:	bf00      	nop
 8004df0:	370c      	adds	r7, #12
 8004df2:	46bd      	mov	sp, r7
 8004df4:	bc80      	pop	{r7}
 8004df6:	4770      	bx	lr

08004df8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004df8:	b480      	push	{r7}
 8004dfa:	b083      	sub	sp, #12
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004e00:	bf00      	nop
 8004e02:	370c      	adds	r7, #12
 8004e04:	46bd      	mov	sp, r7
 8004e06:	bc80      	pop	{r7}
 8004e08:	4770      	bx	lr

08004e0a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004e0a:	b480      	push	{r7}
 8004e0c:	b083      	sub	sp, #12
 8004e0e:	af00      	add	r7, sp, #0
 8004e10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004e12:	bf00      	nop
 8004e14:	370c      	adds	r7, #12
 8004e16:	46bd      	mov	sp, r7
 8004e18:	bc80      	pop	{r7}
 8004e1a:	4770      	bx	lr

08004e1c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004e1c:	b480      	push	{r7}
 8004e1e:	b083      	sub	sp, #12
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004e24:	bf00      	nop
 8004e26:	370c      	adds	r7, #12
 8004e28:	46bd      	mov	sp, r7
 8004e2a:	bc80      	pop	{r7}
 8004e2c:	4770      	bx	lr
	...

08004e30 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004e30:	b480      	push	{r7}
 8004e32:	b085      	sub	sp, #20
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
 8004e38:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	4a2f      	ldr	r2, [pc, #188]	@ (8004f00 <TIM_Base_SetConfig+0xd0>)
 8004e44:	4293      	cmp	r3, r2
 8004e46:	d00b      	beq.n	8004e60 <TIM_Base_SetConfig+0x30>
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e4e:	d007      	beq.n	8004e60 <TIM_Base_SetConfig+0x30>
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	4a2c      	ldr	r2, [pc, #176]	@ (8004f04 <TIM_Base_SetConfig+0xd4>)
 8004e54:	4293      	cmp	r3, r2
 8004e56:	d003      	beq.n	8004e60 <TIM_Base_SetConfig+0x30>
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	4a2b      	ldr	r2, [pc, #172]	@ (8004f08 <TIM_Base_SetConfig+0xd8>)
 8004e5c:	4293      	cmp	r3, r2
 8004e5e:	d108      	bne.n	8004e72 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e66:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004e68:	683b      	ldr	r3, [r7, #0]
 8004e6a:	685b      	ldr	r3, [r3, #4]
 8004e6c:	68fa      	ldr	r2, [r7, #12]
 8004e6e:	4313      	orrs	r3, r2
 8004e70:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	4a22      	ldr	r2, [pc, #136]	@ (8004f00 <TIM_Base_SetConfig+0xd0>)
 8004e76:	4293      	cmp	r3, r2
 8004e78:	d00b      	beq.n	8004e92 <TIM_Base_SetConfig+0x62>
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e80:	d007      	beq.n	8004e92 <TIM_Base_SetConfig+0x62>
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	4a1f      	ldr	r2, [pc, #124]	@ (8004f04 <TIM_Base_SetConfig+0xd4>)
 8004e86:	4293      	cmp	r3, r2
 8004e88:	d003      	beq.n	8004e92 <TIM_Base_SetConfig+0x62>
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	4a1e      	ldr	r2, [pc, #120]	@ (8004f08 <TIM_Base_SetConfig+0xd8>)
 8004e8e:	4293      	cmp	r3, r2
 8004e90:	d108      	bne.n	8004ea4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e98:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004e9a:	683b      	ldr	r3, [r7, #0]
 8004e9c:	68db      	ldr	r3, [r3, #12]
 8004e9e:	68fa      	ldr	r2, [r7, #12]
 8004ea0:	4313      	orrs	r3, r2
 8004ea2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004eaa:	683b      	ldr	r3, [r7, #0]
 8004eac:	695b      	ldr	r3, [r3, #20]
 8004eae:	4313      	orrs	r3, r2
 8004eb0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	68fa      	ldr	r2, [r7, #12]
 8004eb6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004eb8:	683b      	ldr	r3, [r7, #0]
 8004eba:	689a      	ldr	r2, [r3, #8]
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004ec0:	683b      	ldr	r3, [r7, #0]
 8004ec2:	681a      	ldr	r2, [r3, #0]
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	4a0d      	ldr	r2, [pc, #52]	@ (8004f00 <TIM_Base_SetConfig+0xd0>)
 8004ecc:	4293      	cmp	r3, r2
 8004ece:	d103      	bne.n	8004ed8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004ed0:	683b      	ldr	r3, [r7, #0]
 8004ed2:	691a      	ldr	r2, [r3, #16]
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2201      	movs	r2, #1
 8004edc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	691b      	ldr	r3, [r3, #16]
 8004ee2:	f003 0301 	and.w	r3, r3, #1
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d005      	beq.n	8004ef6 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	691b      	ldr	r3, [r3, #16]
 8004eee:	f023 0201 	bic.w	r2, r3, #1
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	611a      	str	r2, [r3, #16]
  }
}
 8004ef6:	bf00      	nop
 8004ef8:	3714      	adds	r7, #20
 8004efa:	46bd      	mov	sp, r7
 8004efc:	bc80      	pop	{r7}
 8004efe:	4770      	bx	lr
 8004f00:	40012c00 	.word	0x40012c00
 8004f04:	40000400 	.word	0x40000400
 8004f08:	40000800 	.word	0x40000800

08004f0c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f0c:	b480      	push	{r7}
 8004f0e:	b087      	sub	sp, #28
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	60f8      	str	r0, [r7, #12]
 8004f14:	60b9      	str	r1, [r7, #8]
 8004f16:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	6a1b      	ldr	r3, [r3, #32]
 8004f1c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	6a1b      	ldr	r3, [r3, #32]
 8004f22:	f023 0201 	bic.w	r2, r3, #1
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	699b      	ldr	r3, [r3, #24]
 8004f2e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004f30:	693b      	ldr	r3, [r7, #16]
 8004f32:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004f36:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	011b      	lsls	r3, r3, #4
 8004f3c:	693a      	ldr	r2, [r7, #16]
 8004f3e:	4313      	orrs	r3, r2
 8004f40:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004f42:	697b      	ldr	r3, [r7, #20]
 8004f44:	f023 030a 	bic.w	r3, r3, #10
 8004f48:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004f4a:	697a      	ldr	r2, [r7, #20]
 8004f4c:	68bb      	ldr	r3, [r7, #8]
 8004f4e:	4313      	orrs	r3, r2
 8004f50:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	693a      	ldr	r2, [r7, #16]
 8004f56:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	697a      	ldr	r2, [r7, #20]
 8004f5c:	621a      	str	r2, [r3, #32]
}
 8004f5e:	bf00      	nop
 8004f60:	371c      	adds	r7, #28
 8004f62:	46bd      	mov	sp, r7
 8004f64:	bc80      	pop	{r7}
 8004f66:	4770      	bx	lr

08004f68 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f68:	b480      	push	{r7}
 8004f6a:	b087      	sub	sp, #28
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	60f8      	str	r0, [r7, #12]
 8004f70:	60b9      	str	r1, [r7, #8]
 8004f72:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	6a1b      	ldr	r3, [r3, #32]
 8004f78:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	6a1b      	ldr	r3, [r3, #32]
 8004f7e:	f023 0210 	bic.w	r2, r3, #16
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	699b      	ldr	r3, [r3, #24]
 8004f8a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004f8c:	693b      	ldr	r3, [r7, #16]
 8004f8e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004f92:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	031b      	lsls	r3, r3, #12
 8004f98:	693a      	ldr	r2, [r7, #16]
 8004f9a:	4313      	orrs	r3, r2
 8004f9c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004f9e:	697b      	ldr	r3, [r7, #20]
 8004fa0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004fa4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004fa6:	68bb      	ldr	r3, [r7, #8]
 8004fa8:	011b      	lsls	r3, r3, #4
 8004faa:	697a      	ldr	r2, [r7, #20]
 8004fac:	4313      	orrs	r3, r2
 8004fae:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	693a      	ldr	r2, [r7, #16]
 8004fb4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	697a      	ldr	r2, [r7, #20]
 8004fba:	621a      	str	r2, [r3, #32]
}
 8004fbc:	bf00      	nop
 8004fbe:	371c      	adds	r7, #28
 8004fc0:	46bd      	mov	sp, r7
 8004fc2:	bc80      	pop	{r7}
 8004fc4:	4770      	bx	lr

08004fc6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004fc6:	b480      	push	{r7}
 8004fc8:	b085      	sub	sp, #20
 8004fca:	af00      	add	r7, sp, #0
 8004fcc:	6078      	str	r0, [r7, #4]
 8004fce:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	689b      	ldr	r3, [r3, #8]
 8004fd4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004fdc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004fde:	683a      	ldr	r2, [r7, #0]
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	4313      	orrs	r3, r2
 8004fe4:	f043 0307 	orr.w	r3, r3, #7
 8004fe8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	68fa      	ldr	r2, [r7, #12]
 8004fee:	609a      	str	r2, [r3, #8]
}
 8004ff0:	bf00      	nop
 8004ff2:	3714      	adds	r7, #20
 8004ff4:	46bd      	mov	sp, r7
 8004ff6:	bc80      	pop	{r7}
 8004ff8:	4770      	bx	lr

08004ffa <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004ffa:	b480      	push	{r7}
 8004ffc:	b087      	sub	sp, #28
 8004ffe:	af00      	add	r7, sp, #0
 8005000:	60f8      	str	r0, [r7, #12]
 8005002:	60b9      	str	r1, [r7, #8]
 8005004:	607a      	str	r2, [r7, #4]
 8005006:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	689b      	ldr	r3, [r3, #8]
 800500c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800500e:	697b      	ldr	r3, [r7, #20]
 8005010:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005014:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005016:	683b      	ldr	r3, [r7, #0]
 8005018:	021a      	lsls	r2, r3, #8
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	431a      	orrs	r2, r3
 800501e:	68bb      	ldr	r3, [r7, #8]
 8005020:	4313      	orrs	r3, r2
 8005022:	697a      	ldr	r2, [r7, #20]
 8005024:	4313      	orrs	r3, r2
 8005026:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	697a      	ldr	r2, [r7, #20]
 800502c:	609a      	str	r2, [r3, #8]
}
 800502e:	bf00      	nop
 8005030:	371c      	adds	r7, #28
 8005032:	46bd      	mov	sp, r7
 8005034:	bc80      	pop	{r7}
 8005036:	4770      	bx	lr

08005038 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005038:	b480      	push	{r7}
 800503a:	b085      	sub	sp, #20
 800503c:	af00      	add	r7, sp, #0
 800503e:	6078      	str	r0, [r7, #4]
 8005040:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005048:	2b01      	cmp	r3, #1
 800504a:	d101      	bne.n	8005050 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800504c:	2302      	movs	r3, #2
 800504e:	e046      	b.n	80050de <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2201      	movs	r2, #1
 8005054:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2202      	movs	r2, #2
 800505c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	685b      	ldr	r3, [r3, #4]
 8005066:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	689b      	ldr	r3, [r3, #8]
 800506e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005076:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005078:	683b      	ldr	r3, [r7, #0]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	68fa      	ldr	r2, [r7, #12]
 800507e:	4313      	orrs	r3, r2
 8005080:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	68fa      	ldr	r2, [r7, #12]
 8005088:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	4a16      	ldr	r2, [pc, #88]	@ (80050e8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005090:	4293      	cmp	r3, r2
 8005092:	d00e      	beq.n	80050b2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800509c:	d009      	beq.n	80050b2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	4a12      	ldr	r2, [pc, #72]	@ (80050ec <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80050a4:	4293      	cmp	r3, r2
 80050a6:	d004      	beq.n	80050b2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	4a10      	ldr	r2, [pc, #64]	@ (80050f0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80050ae:	4293      	cmp	r3, r2
 80050b0:	d10c      	bne.n	80050cc <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80050b2:	68bb      	ldr	r3, [r7, #8]
 80050b4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80050b8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80050ba:	683b      	ldr	r3, [r7, #0]
 80050bc:	685b      	ldr	r3, [r3, #4]
 80050be:	68ba      	ldr	r2, [r7, #8]
 80050c0:	4313      	orrs	r3, r2
 80050c2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	68ba      	ldr	r2, [r7, #8]
 80050ca:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	2201      	movs	r2, #1
 80050d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	2200      	movs	r2, #0
 80050d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80050dc:	2300      	movs	r3, #0
}
 80050de:	4618      	mov	r0, r3
 80050e0:	3714      	adds	r7, #20
 80050e2:	46bd      	mov	sp, r7
 80050e4:	bc80      	pop	{r7}
 80050e6:	4770      	bx	lr
 80050e8:	40012c00 	.word	0x40012c00
 80050ec:	40000400 	.word	0x40000400
 80050f0:	40000800 	.word	0x40000800

080050f4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80050f4:	b480      	push	{r7}
 80050f6:	b083      	sub	sp, #12
 80050f8:	af00      	add	r7, sp, #0
 80050fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80050fc:	bf00      	nop
 80050fe:	370c      	adds	r7, #12
 8005100:	46bd      	mov	sp, r7
 8005102:	bc80      	pop	{r7}
 8005104:	4770      	bx	lr

08005106 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005106:	b480      	push	{r7}
 8005108:	b083      	sub	sp, #12
 800510a:	af00      	add	r7, sp, #0
 800510c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800510e:	bf00      	nop
 8005110:	370c      	adds	r7, #12
 8005112:	46bd      	mov	sp, r7
 8005114:	bc80      	pop	{r7}
 8005116:	4770      	bx	lr

08005118 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005118:	b580      	push	{r7, lr}
 800511a:	b082      	sub	sp, #8
 800511c:	af00      	add	r7, sp, #0
 800511e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2b00      	cmp	r3, #0
 8005124:	d101      	bne.n	800512a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005126:	2301      	movs	r3, #1
 8005128:	e042      	b.n	80051b0 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005130:	b2db      	uxtb	r3, r3
 8005132:	2b00      	cmp	r3, #0
 8005134:	d106      	bne.n	8005144 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	2200      	movs	r2, #0
 800513a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800513e:	6878      	ldr	r0, [r7, #4]
 8005140:	f7fc ff08 	bl	8001f54 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	2224      	movs	r2, #36	@ 0x24
 8005148:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	68da      	ldr	r2, [r3, #12]
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800515a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800515c:	6878      	ldr	r0, [r7, #4]
 800515e:	f000 ff79 	bl	8006054 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	691a      	ldr	r2, [r3, #16]
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005170:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	695a      	ldr	r2, [r3, #20]
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005180:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	68da      	ldr	r2, [r3, #12]
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005190:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	2200      	movs	r2, #0
 8005196:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	2220      	movs	r2, #32
 800519c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	2220      	movs	r2, #32
 80051a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2200      	movs	r2, #0
 80051ac:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80051ae:	2300      	movs	r3, #0
}
 80051b0:	4618      	mov	r0, r3
 80051b2:	3708      	adds	r7, #8
 80051b4:	46bd      	mov	sp, r7
 80051b6:	bd80      	pop	{r7, pc}

080051b8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80051b8:	b580      	push	{r7, lr}
 80051ba:	b08a      	sub	sp, #40	@ 0x28
 80051bc:	af02      	add	r7, sp, #8
 80051be:	60f8      	str	r0, [r7, #12]
 80051c0:	60b9      	str	r1, [r7, #8]
 80051c2:	603b      	str	r3, [r7, #0]
 80051c4:	4613      	mov	r3, r2
 80051c6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80051c8:	2300      	movs	r3, #0
 80051ca:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80051d2:	b2db      	uxtb	r3, r3
 80051d4:	2b20      	cmp	r3, #32
 80051d6:	d175      	bne.n	80052c4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80051d8:	68bb      	ldr	r3, [r7, #8]
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d002      	beq.n	80051e4 <HAL_UART_Transmit+0x2c>
 80051de:	88fb      	ldrh	r3, [r7, #6]
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d101      	bne.n	80051e8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80051e4:	2301      	movs	r3, #1
 80051e6:	e06e      	b.n	80052c6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	2200      	movs	r2, #0
 80051ec:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	2221      	movs	r2, #33	@ 0x21
 80051f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80051f6:	f7fd f9c5 	bl	8002584 <HAL_GetTick>
 80051fa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	88fa      	ldrh	r2, [r7, #6]
 8005200:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	88fa      	ldrh	r2, [r7, #6]
 8005206:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	689b      	ldr	r3, [r3, #8]
 800520c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005210:	d108      	bne.n	8005224 <HAL_UART_Transmit+0x6c>
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	691b      	ldr	r3, [r3, #16]
 8005216:	2b00      	cmp	r3, #0
 8005218:	d104      	bne.n	8005224 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800521a:	2300      	movs	r3, #0
 800521c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800521e:	68bb      	ldr	r3, [r7, #8]
 8005220:	61bb      	str	r3, [r7, #24]
 8005222:	e003      	b.n	800522c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005224:	68bb      	ldr	r3, [r7, #8]
 8005226:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005228:	2300      	movs	r3, #0
 800522a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800522c:	e02e      	b.n	800528c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800522e:	683b      	ldr	r3, [r7, #0]
 8005230:	9300      	str	r3, [sp, #0]
 8005232:	697b      	ldr	r3, [r7, #20]
 8005234:	2200      	movs	r2, #0
 8005236:	2180      	movs	r1, #128	@ 0x80
 8005238:	68f8      	ldr	r0, [r7, #12]
 800523a:	f000 fc55 	bl	8005ae8 <UART_WaitOnFlagUntilTimeout>
 800523e:	4603      	mov	r3, r0
 8005240:	2b00      	cmp	r3, #0
 8005242:	d005      	beq.n	8005250 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	2220      	movs	r2, #32
 8005248:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800524c:	2303      	movs	r3, #3
 800524e:	e03a      	b.n	80052c6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005250:	69fb      	ldr	r3, [r7, #28]
 8005252:	2b00      	cmp	r3, #0
 8005254:	d10b      	bne.n	800526e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005256:	69bb      	ldr	r3, [r7, #24]
 8005258:	881b      	ldrh	r3, [r3, #0]
 800525a:	461a      	mov	r2, r3
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005264:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005266:	69bb      	ldr	r3, [r7, #24]
 8005268:	3302      	adds	r3, #2
 800526a:	61bb      	str	r3, [r7, #24]
 800526c:	e007      	b.n	800527e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800526e:	69fb      	ldr	r3, [r7, #28]
 8005270:	781a      	ldrb	r2, [r3, #0]
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005278:	69fb      	ldr	r3, [r7, #28]
 800527a:	3301      	adds	r3, #1
 800527c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005282:	b29b      	uxth	r3, r3
 8005284:	3b01      	subs	r3, #1
 8005286:	b29a      	uxth	r2, r3
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005290:	b29b      	uxth	r3, r3
 8005292:	2b00      	cmp	r3, #0
 8005294:	d1cb      	bne.n	800522e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005296:	683b      	ldr	r3, [r7, #0]
 8005298:	9300      	str	r3, [sp, #0]
 800529a:	697b      	ldr	r3, [r7, #20]
 800529c:	2200      	movs	r2, #0
 800529e:	2140      	movs	r1, #64	@ 0x40
 80052a0:	68f8      	ldr	r0, [r7, #12]
 80052a2:	f000 fc21 	bl	8005ae8 <UART_WaitOnFlagUntilTimeout>
 80052a6:	4603      	mov	r3, r0
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d005      	beq.n	80052b8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	2220      	movs	r2, #32
 80052b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80052b4:	2303      	movs	r3, #3
 80052b6:	e006      	b.n	80052c6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	2220      	movs	r2, #32
 80052bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80052c0:	2300      	movs	r3, #0
 80052c2:	e000      	b.n	80052c6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80052c4:	2302      	movs	r3, #2
  }
}
 80052c6:	4618      	mov	r0, r3
 80052c8:	3720      	adds	r7, #32
 80052ca:	46bd      	mov	sp, r7
 80052cc:	bd80      	pop	{r7, pc}

080052ce <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80052ce:	b580      	push	{r7, lr}
 80052d0:	b08c      	sub	sp, #48	@ 0x30
 80052d2:	af00      	add	r7, sp, #0
 80052d4:	60f8      	str	r0, [r7, #12]
 80052d6:	60b9      	str	r1, [r7, #8]
 80052d8:	4613      	mov	r3, r2
 80052da:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80052e2:	b2db      	uxtb	r3, r3
 80052e4:	2b20      	cmp	r3, #32
 80052e6:	d146      	bne.n	8005376 <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
  {
    if ((pData == NULL) || (Size == 0U))
 80052e8:	68bb      	ldr	r3, [r7, #8]
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d002      	beq.n	80052f4 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 80052ee:	88fb      	ldrh	r3, [r7, #6]
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d101      	bne.n	80052f8 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 80052f4:	2301      	movs	r3, #1
 80052f6:	e03f      	b.n	8005378 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	2201      	movs	r2, #1
 80052fc:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	2200      	movs	r2, #0
 8005302:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8005304:	88fb      	ldrh	r3, [r7, #6]
 8005306:	461a      	mov	r2, r3
 8005308:	68b9      	ldr	r1, [r7, #8]
 800530a:	68f8      	ldr	r0, [r7, #12]
 800530c:	f000 fc46 	bl	8005b9c <UART_Start_Receive_DMA>
 8005310:	4603      	mov	r3, r0
 8005312:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800531a:	2b01      	cmp	r3, #1
 800531c:	d125      	bne.n	800536a <HAL_UARTEx_ReceiveToIdle_DMA+0x9c>
    {
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 800531e:	2300      	movs	r3, #0
 8005320:	613b      	str	r3, [r7, #16]
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	613b      	str	r3, [r7, #16]
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	685b      	ldr	r3, [r3, #4]
 8005330:	613b      	str	r3, [r7, #16]
 8005332:	693b      	ldr	r3, [r7, #16]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	330c      	adds	r3, #12
 800533a:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800533c:	69bb      	ldr	r3, [r7, #24]
 800533e:	e853 3f00 	ldrex	r3, [r3]
 8005342:	617b      	str	r3, [r7, #20]
   return(result);
 8005344:	697b      	ldr	r3, [r7, #20]
 8005346:	f043 0310 	orr.w	r3, r3, #16
 800534a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	330c      	adds	r3, #12
 8005352:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005354:	627a      	str	r2, [r7, #36]	@ 0x24
 8005356:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005358:	6a39      	ldr	r1, [r7, #32]
 800535a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800535c:	e841 2300 	strex	r3, r2, [r1]
 8005360:	61fb      	str	r3, [r7, #28]
   return(result);
 8005362:	69fb      	ldr	r3, [r7, #28]
 8005364:	2b00      	cmp	r3, #0
 8005366:	d1e5      	bne.n	8005334 <HAL_UARTEx_ReceiveToIdle_DMA+0x66>
 8005368:	e002      	b.n	8005370 <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 800536a:	2301      	movs	r3, #1
 800536c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 8005370:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005374:	e000      	b.n	8005378 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
  }
  else
  {
    return HAL_BUSY;
 8005376:	2302      	movs	r3, #2
  }
}
 8005378:	4618      	mov	r0, r3
 800537a:	3730      	adds	r7, #48	@ 0x30
 800537c:	46bd      	mov	sp, r7
 800537e:	bd80      	pop	{r7, pc}

08005380 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005380:	b580      	push	{r7, lr}
 8005382:	b0ba      	sub	sp, #232	@ 0xe8
 8005384:	af00      	add	r7, sp, #0
 8005386:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	68db      	ldr	r3, [r3, #12]
 8005398:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	695b      	ldr	r3, [r3, #20]
 80053a2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80053a6:	2300      	movs	r3, #0
 80053a8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80053ac:	2300      	movs	r3, #0
 80053ae:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80053b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80053b6:	f003 030f 	and.w	r3, r3, #15
 80053ba:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80053be:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d10f      	bne.n	80053e6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80053c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80053ca:	f003 0320 	and.w	r3, r3, #32
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d009      	beq.n	80053e6 <HAL_UART_IRQHandler+0x66>
 80053d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80053d6:	f003 0320 	and.w	r3, r3, #32
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d003      	beq.n	80053e6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80053de:	6878      	ldr	r0, [r7, #4]
 80053e0:	f000 fd7a 	bl	8005ed8 <UART_Receive_IT>
      return;
 80053e4:	e25b      	b.n	800589e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80053e6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	f000 80de 	beq.w	80055ac <HAL_UART_IRQHandler+0x22c>
 80053f0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80053f4:	f003 0301 	and.w	r3, r3, #1
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d106      	bne.n	800540a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80053fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005400:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005404:	2b00      	cmp	r3, #0
 8005406:	f000 80d1 	beq.w	80055ac <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800540a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800540e:	f003 0301 	and.w	r3, r3, #1
 8005412:	2b00      	cmp	r3, #0
 8005414:	d00b      	beq.n	800542e <HAL_UART_IRQHandler+0xae>
 8005416:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800541a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800541e:	2b00      	cmp	r3, #0
 8005420:	d005      	beq.n	800542e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005426:	f043 0201 	orr.w	r2, r3, #1
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800542e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005432:	f003 0304 	and.w	r3, r3, #4
 8005436:	2b00      	cmp	r3, #0
 8005438:	d00b      	beq.n	8005452 <HAL_UART_IRQHandler+0xd2>
 800543a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800543e:	f003 0301 	and.w	r3, r3, #1
 8005442:	2b00      	cmp	r3, #0
 8005444:	d005      	beq.n	8005452 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800544a:	f043 0202 	orr.w	r2, r3, #2
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005452:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005456:	f003 0302 	and.w	r3, r3, #2
 800545a:	2b00      	cmp	r3, #0
 800545c:	d00b      	beq.n	8005476 <HAL_UART_IRQHandler+0xf6>
 800545e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005462:	f003 0301 	and.w	r3, r3, #1
 8005466:	2b00      	cmp	r3, #0
 8005468:	d005      	beq.n	8005476 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800546e:	f043 0204 	orr.w	r2, r3, #4
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005476:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800547a:	f003 0308 	and.w	r3, r3, #8
 800547e:	2b00      	cmp	r3, #0
 8005480:	d011      	beq.n	80054a6 <HAL_UART_IRQHandler+0x126>
 8005482:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005486:	f003 0320 	and.w	r3, r3, #32
 800548a:	2b00      	cmp	r3, #0
 800548c:	d105      	bne.n	800549a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800548e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005492:	f003 0301 	and.w	r3, r3, #1
 8005496:	2b00      	cmp	r3, #0
 8005498:	d005      	beq.n	80054a6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800549e:	f043 0208 	orr.w	r2, r3, #8
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	f000 81f2 	beq.w	8005894 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80054b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054b4:	f003 0320 	and.w	r3, r3, #32
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d008      	beq.n	80054ce <HAL_UART_IRQHandler+0x14e>
 80054bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80054c0:	f003 0320 	and.w	r3, r3, #32
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d002      	beq.n	80054ce <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80054c8:	6878      	ldr	r0, [r7, #4]
 80054ca:	f000 fd05 	bl	8005ed8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	695b      	ldr	r3, [r3, #20]
 80054d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054d8:	2b00      	cmp	r3, #0
 80054da:	bf14      	ite	ne
 80054dc:	2301      	movne	r3, #1
 80054de:	2300      	moveq	r3, #0
 80054e0:	b2db      	uxtb	r3, r3
 80054e2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054ea:	f003 0308 	and.w	r3, r3, #8
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d103      	bne.n	80054fa <HAL_UART_IRQHandler+0x17a>
 80054f2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d04f      	beq.n	800559a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80054fa:	6878      	ldr	r0, [r7, #4]
 80054fc:	f000 fc0f 	bl	8005d1e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	695b      	ldr	r3, [r3, #20]
 8005506:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800550a:	2b00      	cmp	r3, #0
 800550c:	d041      	beq.n	8005592 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	3314      	adds	r3, #20
 8005514:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005518:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800551c:	e853 3f00 	ldrex	r3, [r3]
 8005520:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005524:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005528:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800552c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	3314      	adds	r3, #20
 8005536:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800553a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800553e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005542:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005546:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800554a:	e841 2300 	strex	r3, r2, [r1]
 800554e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005552:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005556:	2b00      	cmp	r3, #0
 8005558:	d1d9      	bne.n	800550e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800555e:	2b00      	cmp	r3, #0
 8005560:	d013      	beq.n	800558a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005566:	4a7e      	ldr	r2, [pc, #504]	@ (8005760 <HAL_UART_IRQHandler+0x3e0>)
 8005568:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800556e:	4618      	mov	r0, r3
 8005570:	f7fd fa3a 	bl	80029e8 <HAL_DMA_Abort_IT>
 8005574:	4603      	mov	r3, r0
 8005576:	2b00      	cmp	r3, #0
 8005578:	d016      	beq.n	80055a8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800557e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005580:	687a      	ldr	r2, [r7, #4]
 8005582:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005584:	4610      	mov	r0, r2
 8005586:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005588:	e00e      	b.n	80055a8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800558a:	6878      	ldr	r0, [r7, #4]
 800558c:	f000 f9a5 	bl	80058da <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005590:	e00a      	b.n	80055a8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005592:	6878      	ldr	r0, [r7, #4]
 8005594:	f000 f9a1 	bl	80058da <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005598:	e006      	b.n	80055a8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800559a:	6878      	ldr	r0, [r7, #4]
 800559c:	f000 f99d 	bl	80058da <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	2200      	movs	r2, #0
 80055a4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80055a6:	e175      	b.n	8005894 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055a8:	bf00      	nop
    return;
 80055aa:	e173      	b.n	8005894 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055b0:	2b01      	cmp	r3, #1
 80055b2:	f040 814f 	bne.w	8005854 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80055b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80055ba:	f003 0310 	and.w	r3, r3, #16
 80055be:	2b00      	cmp	r3, #0
 80055c0:	f000 8148 	beq.w	8005854 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80055c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80055c8:	f003 0310 	and.w	r3, r3, #16
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	f000 8141 	beq.w	8005854 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80055d2:	2300      	movs	r3, #0
 80055d4:	60bb      	str	r3, [r7, #8]
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	60bb      	str	r3, [r7, #8]
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	685b      	ldr	r3, [r3, #4]
 80055e4:	60bb      	str	r3, [r7, #8]
 80055e6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	695b      	ldr	r3, [r3, #20]
 80055ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	f000 80b6 	beq.w	8005764 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	685b      	ldr	r3, [r3, #4]
 8005600:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005604:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005608:	2b00      	cmp	r3, #0
 800560a:	f000 8145 	beq.w	8005898 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005612:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005616:	429a      	cmp	r2, r3
 8005618:	f080 813e 	bcs.w	8005898 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005622:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005628:	699b      	ldr	r3, [r3, #24]
 800562a:	2b20      	cmp	r3, #32
 800562c:	f000 8088 	beq.w	8005740 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	330c      	adds	r3, #12
 8005636:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800563a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800563e:	e853 3f00 	ldrex	r3, [r3]
 8005642:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005646:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800564a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800564e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	330c      	adds	r3, #12
 8005658:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800565c:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005660:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005664:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005668:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800566c:	e841 2300 	strex	r3, r2, [r1]
 8005670:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005674:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005678:	2b00      	cmp	r3, #0
 800567a:	d1d9      	bne.n	8005630 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	3314      	adds	r3, #20
 8005682:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005684:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005686:	e853 3f00 	ldrex	r3, [r3]
 800568a:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800568c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800568e:	f023 0301 	bic.w	r3, r3, #1
 8005692:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	3314      	adds	r3, #20
 800569c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80056a0:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80056a4:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056a6:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80056a8:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80056ac:	e841 2300 	strex	r3, r2, [r1]
 80056b0:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80056b2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d1e1      	bne.n	800567c <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	3314      	adds	r3, #20
 80056be:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056c0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80056c2:	e853 3f00 	ldrex	r3, [r3]
 80056c6:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80056c8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80056ca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80056ce:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	3314      	adds	r3, #20
 80056d8:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80056dc:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80056de:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056e0:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80056e2:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80056e4:	e841 2300 	strex	r3, r2, [r1]
 80056e8:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80056ea:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d1e3      	bne.n	80056b8 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2220      	movs	r2, #32
 80056f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	2200      	movs	r2, #0
 80056fc:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	330c      	adds	r3, #12
 8005704:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005706:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005708:	e853 3f00 	ldrex	r3, [r3]
 800570c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800570e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005710:	f023 0310 	bic.w	r3, r3, #16
 8005714:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	330c      	adds	r3, #12
 800571e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005722:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005724:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005726:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005728:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800572a:	e841 2300 	strex	r3, r2, [r1]
 800572e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005730:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005732:	2b00      	cmp	r3, #0
 8005734:	d1e3      	bne.n	80056fe <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800573a:	4618      	mov	r0, r3
 800573c:	f7fd f918 	bl	8002970 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2202      	movs	r2, #2
 8005744:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800574e:	b29b      	uxth	r3, r3
 8005750:	1ad3      	subs	r3, r2, r3
 8005752:	b29b      	uxth	r3, r3
 8005754:	4619      	mov	r1, r3
 8005756:	6878      	ldr	r0, [r7, #4]
 8005758:	f7fb fe06 	bl	8001368 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800575c:	e09c      	b.n	8005898 <HAL_UART_IRQHandler+0x518>
 800575e:	bf00      	nop
 8005760:	08005de3 	.word	0x08005de3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800576c:	b29b      	uxth	r3, r3
 800576e:	1ad3      	subs	r3, r2, r3
 8005770:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005778:	b29b      	uxth	r3, r3
 800577a:	2b00      	cmp	r3, #0
 800577c:	f000 808e 	beq.w	800589c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8005780:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005784:	2b00      	cmp	r3, #0
 8005786:	f000 8089 	beq.w	800589c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	330c      	adds	r3, #12
 8005790:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005792:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005794:	e853 3f00 	ldrex	r3, [r3]
 8005798:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800579a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800579c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80057a0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	330c      	adds	r3, #12
 80057aa:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80057ae:	647a      	str	r2, [r7, #68]	@ 0x44
 80057b0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057b2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80057b4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80057b6:	e841 2300 	strex	r3, r2, [r1]
 80057ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80057bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d1e3      	bne.n	800578a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	3314      	adds	r3, #20
 80057c8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057cc:	e853 3f00 	ldrex	r3, [r3]
 80057d0:	623b      	str	r3, [r7, #32]
   return(result);
 80057d2:	6a3b      	ldr	r3, [r7, #32]
 80057d4:	f023 0301 	bic.w	r3, r3, #1
 80057d8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	3314      	adds	r3, #20
 80057e2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80057e6:	633a      	str	r2, [r7, #48]	@ 0x30
 80057e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057ea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80057ec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80057ee:	e841 2300 	strex	r3, r2, [r1]
 80057f2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80057f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d1e3      	bne.n	80057c2 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	2220      	movs	r2, #32
 80057fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	2200      	movs	r2, #0
 8005806:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	330c      	adds	r3, #12
 800580e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005810:	693b      	ldr	r3, [r7, #16]
 8005812:	e853 3f00 	ldrex	r3, [r3]
 8005816:	60fb      	str	r3, [r7, #12]
   return(result);
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	f023 0310 	bic.w	r3, r3, #16
 800581e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	330c      	adds	r3, #12
 8005828:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800582c:	61fa      	str	r2, [r7, #28]
 800582e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005830:	69b9      	ldr	r1, [r7, #24]
 8005832:	69fa      	ldr	r2, [r7, #28]
 8005834:	e841 2300 	strex	r3, r2, [r1]
 8005838:	617b      	str	r3, [r7, #20]
   return(result);
 800583a:	697b      	ldr	r3, [r7, #20]
 800583c:	2b00      	cmp	r3, #0
 800583e:	d1e3      	bne.n	8005808 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2202      	movs	r2, #2
 8005844:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005846:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800584a:	4619      	mov	r1, r3
 800584c:	6878      	ldr	r0, [r7, #4]
 800584e:	f7fb fd8b 	bl	8001368 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005852:	e023      	b.n	800589c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005854:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005858:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800585c:	2b00      	cmp	r3, #0
 800585e:	d009      	beq.n	8005874 <HAL_UART_IRQHandler+0x4f4>
 8005860:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005864:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005868:	2b00      	cmp	r3, #0
 800586a:	d003      	beq.n	8005874 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800586c:	6878      	ldr	r0, [r7, #4]
 800586e:	f000 facc 	bl	8005e0a <UART_Transmit_IT>
    return;
 8005872:	e014      	b.n	800589e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005874:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005878:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800587c:	2b00      	cmp	r3, #0
 800587e:	d00e      	beq.n	800589e <HAL_UART_IRQHandler+0x51e>
 8005880:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005884:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005888:	2b00      	cmp	r3, #0
 800588a:	d008      	beq.n	800589e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800588c:	6878      	ldr	r0, [r7, #4]
 800588e:	f000 fb0b 	bl	8005ea8 <UART_EndTransmit_IT>
    return;
 8005892:	e004      	b.n	800589e <HAL_UART_IRQHandler+0x51e>
    return;
 8005894:	bf00      	nop
 8005896:	e002      	b.n	800589e <HAL_UART_IRQHandler+0x51e>
      return;
 8005898:	bf00      	nop
 800589a:	e000      	b.n	800589e <HAL_UART_IRQHandler+0x51e>
      return;
 800589c:	bf00      	nop
  }
}
 800589e:	37e8      	adds	r7, #232	@ 0xe8
 80058a0:	46bd      	mov	sp, r7
 80058a2:	bd80      	pop	{r7, pc}

080058a4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80058a4:	b480      	push	{r7}
 80058a6:	b083      	sub	sp, #12
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80058ac:	bf00      	nop
 80058ae:	370c      	adds	r7, #12
 80058b0:	46bd      	mov	sp, r7
 80058b2:	bc80      	pop	{r7}
 80058b4:	4770      	bx	lr

080058b6 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80058b6:	b480      	push	{r7}
 80058b8:	b083      	sub	sp, #12
 80058ba:	af00      	add	r7, sp, #0
 80058bc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80058be:	bf00      	nop
 80058c0:	370c      	adds	r7, #12
 80058c2:	46bd      	mov	sp, r7
 80058c4:	bc80      	pop	{r7}
 80058c6:	4770      	bx	lr

080058c8 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80058c8:	b480      	push	{r7}
 80058ca:	b083      	sub	sp, #12
 80058cc:	af00      	add	r7, sp, #0
 80058ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80058d0:	bf00      	nop
 80058d2:	370c      	adds	r7, #12
 80058d4:	46bd      	mov	sp, r7
 80058d6:	bc80      	pop	{r7}
 80058d8:	4770      	bx	lr

080058da <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80058da:	b480      	push	{r7}
 80058dc:	b083      	sub	sp, #12
 80058de:	af00      	add	r7, sp, #0
 80058e0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80058e2:	bf00      	nop
 80058e4:	370c      	adds	r7, #12
 80058e6:	46bd      	mov	sp, r7
 80058e8:	bc80      	pop	{r7}
 80058ea:	4770      	bx	lr

080058ec <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80058ec:	b580      	push	{r7, lr}
 80058ee:	b09c      	sub	sp, #112	@ 0x70
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058f8:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	f003 0320 	and.w	r3, r3, #32
 8005904:	2b00      	cmp	r3, #0
 8005906:	d172      	bne.n	80059ee <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8005908:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800590a:	2200      	movs	r2, #0
 800590c:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800590e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	330c      	adds	r3, #12
 8005914:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005916:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005918:	e853 3f00 	ldrex	r3, [r3]
 800591c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800591e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005920:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005924:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005926:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	330c      	adds	r3, #12
 800592c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800592e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005930:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005932:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005934:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005936:	e841 2300 	strex	r3, r2, [r1]
 800593a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800593c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800593e:	2b00      	cmp	r3, #0
 8005940:	d1e5      	bne.n	800590e <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005942:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	3314      	adds	r3, #20
 8005948:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800594a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800594c:	e853 3f00 	ldrex	r3, [r3]
 8005950:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005952:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005954:	f023 0301 	bic.w	r3, r3, #1
 8005958:	667b      	str	r3, [r7, #100]	@ 0x64
 800595a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	3314      	adds	r3, #20
 8005960:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005962:	647a      	str	r2, [r7, #68]	@ 0x44
 8005964:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005966:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005968:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800596a:	e841 2300 	strex	r3, r2, [r1]
 800596e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005970:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005972:	2b00      	cmp	r3, #0
 8005974:	d1e5      	bne.n	8005942 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005976:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	3314      	adds	r3, #20
 800597c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800597e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005980:	e853 3f00 	ldrex	r3, [r3]
 8005984:	623b      	str	r3, [r7, #32]
   return(result);
 8005986:	6a3b      	ldr	r3, [r7, #32]
 8005988:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800598c:	663b      	str	r3, [r7, #96]	@ 0x60
 800598e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	3314      	adds	r3, #20
 8005994:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005996:	633a      	str	r2, [r7, #48]	@ 0x30
 8005998:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800599a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800599c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800599e:	e841 2300 	strex	r3, r2, [r1]
 80059a2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80059a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d1e5      	bne.n	8005976 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80059aa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80059ac:	2220      	movs	r2, #32
 80059ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059b2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80059b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059b6:	2b01      	cmp	r3, #1
 80059b8:	d119      	bne.n	80059ee <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80059ba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	330c      	adds	r3, #12
 80059c0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059c2:	693b      	ldr	r3, [r7, #16]
 80059c4:	e853 3f00 	ldrex	r3, [r3]
 80059c8:	60fb      	str	r3, [r7, #12]
   return(result);
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	f023 0310 	bic.w	r3, r3, #16
 80059d0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80059d2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	330c      	adds	r3, #12
 80059d8:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80059da:	61fa      	str	r2, [r7, #28]
 80059dc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059de:	69b9      	ldr	r1, [r7, #24]
 80059e0:	69fa      	ldr	r2, [r7, #28]
 80059e2:	e841 2300 	strex	r3, r2, [r1]
 80059e6:	617b      	str	r3, [r7, #20]
   return(result);
 80059e8:	697b      	ldr	r3, [r7, #20]
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d1e5      	bne.n	80059ba <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80059ee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80059f0:	2200      	movs	r2, #0
 80059f2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059f4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80059f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059f8:	2b01      	cmp	r3, #1
 80059fa:	d106      	bne.n	8005a0a <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80059fc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80059fe:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005a00:	4619      	mov	r1, r3
 8005a02:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8005a04:	f7fb fcb0 	bl	8001368 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005a08:	e002      	b.n	8005a10 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8005a0a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8005a0c:	f7ff ff53 	bl	80058b6 <HAL_UART_RxCpltCallback>
}
 8005a10:	bf00      	nop
 8005a12:	3770      	adds	r7, #112	@ 0x70
 8005a14:	46bd      	mov	sp, r7
 8005a16:	bd80      	pop	{r7, pc}

08005a18 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005a18:	b580      	push	{r7, lr}
 8005a1a:	b084      	sub	sp, #16
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a24:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	2201      	movs	r2, #1
 8005a2a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a30:	2b01      	cmp	r3, #1
 8005a32:	d108      	bne.n	8005a46 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005a38:	085b      	lsrs	r3, r3, #1
 8005a3a:	b29b      	uxth	r3, r3
 8005a3c:	4619      	mov	r1, r3
 8005a3e:	68f8      	ldr	r0, [r7, #12]
 8005a40:	f7fb fc92 	bl	8001368 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005a44:	e002      	b.n	8005a4c <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8005a46:	68f8      	ldr	r0, [r7, #12]
 8005a48:	f7ff ff3e 	bl	80058c8 <HAL_UART_RxHalfCpltCallback>
}
 8005a4c:	bf00      	nop
 8005a4e:	3710      	adds	r7, #16
 8005a50:	46bd      	mov	sp, r7
 8005a52:	bd80      	pop	{r7, pc}

08005a54 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005a54:	b580      	push	{r7, lr}
 8005a56:	b084      	sub	sp, #16
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005a5c:	2300      	movs	r3, #0
 8005a5e:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a64:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8005a66:	68bb      	ldr	r3, [r7, #8]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	695b      	ldr	r3, [r3, #20]
 8005a6c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	bf14      	ite	ne
 8005a74:	2301      	movne	r3, #1
 8005a76:	2300      	moveq	r3, #0
 8005a78:	b2db      	uxtb	r3, r3
 8005a7a:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005a7c:	68bb      	ldr	r3, [r7, #8]
 8005a7e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005a82:	b2db      	uxtb	r3, r3
 8005a84:	2b21      	cmp	r3, #33	@ 0x21
 8005a86:	d108      	bne.n	8005a9a <UART_DMAError+0x46>
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d005      	beq.n	8005a9a <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8005a8e:	68bb      	ldr	r3, [r7, #8]
 8005a90:	2200      	movs	r2, #0
 8005a92:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8005a94:	68b8      	ldr	r0, [r7, #8]
 8005a96:	f000 f91b 	bl	8005cd0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005a9a:	68bb      	ldr	r3, [r7, #8]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	695b      	ldr	r3, [r3, #20]
 8005aa0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	bf14      	ite	ne
 8005aa8:	2301      	movne	r3, #1
 8005aaa:	2300      	moveq	r3, #0
 8005aac:	b2db      	uxtb	r3, r3
 8005aae:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005ab0:	68bb      	ldr	r3, [r7, #8]
 8005ab2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005ab6:	b2db      	uxtb	r3, r3
 8005ab8:	2b22      	cmp	r3, #34	@ 0x22
 8005aba:	d108      	bne.n	8005ace <UART_DMAError+0x7a>
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d005      	beq.n	8005ace <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8005ac2:	68bb      	ldr	r3, [r7, #8]
 8005ac4:	2200      	movs	r2, #0
 8005ac6:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8005ac8:	68b8      	ldr	r0, [r7, #8]
 8005aca:	f000 f928 	bl	8005d1e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005ace:	68bb      	ldr	r3, [r7, #8]
 8005ad0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ad2:	f043 0210 	orr.w	r2, r3, #16
 8005ad6:	68bb      	ldr	r3, [r7, #8]
 8005ad8:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005ada:	68b8      	ldr	r0, [r7, #8]
 8005adc:	f7ff fefd 	bl	80058da <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005ae0:	bf00      	nop
 8005ae2:	3710      	adds	r7, #16
 8005ae4:	46bd      	mov	sp, r7
 8005ae6:	bd80      	pop	{r7, pc}

08005ae8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005ae8:	b580      	push	{r7, lr}
 8005aea:	b086      	sub	sp, #24
 8005aec:	af00      	add	r7, sp, #0
 8005aee:	60f8      	str	r0, [r7, #12]
 8005af0:	60b9      	str	r1, [r7, #8]
 8005af2:	603b      	str	r3, [r7, #0]
 8005af4:	4613      	mov	r3, r2
 8005af6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005af8:	e03b      	b.n	8005b72 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005afa:	6a3b      	ldr	r3, [r7, #32]
 8005afc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b00:	d037      	beq.n	8005b72 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b02:	f7fc fd3f 	bl	8002584 <HAL_GetTick>
 8005b06:	4602      	mov	r2, r0
 8005b08:	683b      	ldr	r3, [r7, #0]
 8005b0a:	1ad3      	subs	r3, r2, r3
 8005b0c:	6a3a      	ldr	r2, [r7, #32]
 8005b0e:	429a      	cmp	r2, r3
 8005b10:	d302      	bcc.n	8005b18 <UART_WaitOnFlagUntilTimeout+0x30>
 8005b12:	6a3b      	ldr	r3, [r7, #32]
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d101      	bne.n	8005b1c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005b18:	2303      	movs	r3, #3
 8005b1a:	e03a      	b.n	8005b92 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	68db      	ldr	r3, [r3, #12]
 8005b22:	f003 0304 	and.w	r3, r3, #4
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d023      	beq.n	8005b72 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005b2a:	68bb      	ldr	r3, [r7, #8]
 8005b2c:	2b80      	cmp	r3, #128	@ 0x80
 8005b2e:	d020      	beq.n	8005b72 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005b30:	68bb      	ldr	r3, [r7, #8]
 8005b32:	2b40      	cmp	r3, #64	@ 0x40
 8005b34:	d01d      	beq.n	8005b72 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f003 0308 	and.w	r3, r3, #8
 8005b40:	2b08      	cmp	r3, #8
 8005b42:	d116      	bne.n	8005b72 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005b44:	2300      	movs	r3, #0
 8005b46:	617b      	str	r3, [r7, #20]
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	617b      	str	r3, [r7, #20]
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	685b      	ldr	r3, [r3, #4]
 8005b56:	617b      	str	r3, [r7, #20]
 8005b58:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005b5a:	68f8      	ldr	r0, [r7, #12]
 8005b5c:	f000 f8df 	bl	8005d1e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	2208      	movs	r2, #8
 8005b64:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	2200      	movs	r2, #0
 8005b6a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005b6e:	2301      	movs	r3, #1
 8005b70:	e00f      	b.n	8005b92 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	681a      	ldr	r2, [r3, #0]
 8005b78:	68bb      	ldr	r3, [r7, #8]
 8005b7a:	4013      	ands	r3, r2
 8005b7c:	68ba      	ldr	r2, [r7, #8]
 8005b7e:	429a      	cmp	r2, r3
 8005b80:	bf0c      	ite	eq
 8005b82:	2301      	moveq	r3, #1
 8005b84:	2300      	movne	r3, #0
 8005b86:	b2db      	uxtb	r3, r3
 8005b88:	461a      	mov	r2, r3
 8005b8a:	79fb      	ldrb	r3, [r7, #7]
 8005b8c:	429a      	cmp	r2, r3
 8005b8e:	d0b4      	beq.n	8005afa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005b90:	2300      	movs	r3, #0
}
 8005b92:	4618      	mov	r0, r3
 8005b94:	3718      	adds	r7, #24
 8005b96:	46bd      	mov	sp, r7
 8005b98:	bd80      	pop	{r7, pc}
	...

08005b9c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005b9c:	b580      	push	{r7, lr}
 8005b9e:	b098      	sub	sp, #96	@ 0x60
 8005ba0:	af00      	add	r7, sp, #0
 8005ba2:	60f8      	str	r0, [r7, #12]
 8005ba4:	60b9      	str	r1, [r7, #8]
 8005ba6:	4613      	mov	r3, r2
 8005ba8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8005baa:	68ba      	ldr	r2, [r7, #8]
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	88fa      	ldrh	r2, [r7, #6]
 8005bb4:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	2200      	movs	r2, #0
 8005bba:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	2222      	movs	r2, #34	@ 0x22
 8005bc0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005bc8:	4a3e      	ldr	r2, [pc, #248]	@ (8005cc4 <UART_Start_Receive_DMA+0x128>)
 8005bca:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005bd0:	4a3d      	ldr	r2, [pc, #244]	@ (8005cc8 <UART_Start_Receive_DMA+0x12c>)
 8005bd2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005bd8:	4a3c      	ldr	r2, [pc, #240]	@ (8005ccc <UART_Start_Receive_DMA+0x130>)
 8005bda:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005be0:	2200      	movs	r2, #0
 8005be2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8005be4:	f107 0308 	add.w	r3, r7, #8
 8005be8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	3304      	adds	r3, #4
 8005bf4:	4619      	mov	r1, r3
 8005bf6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005bf8:	681a      	ldr	r2, [r3, #0]
 8005bfa:	88fb      	ldrh	r3, [r7, #6]
 8005bfc:	f7fc fe58 	bl	80028b0 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8005c00:	2300      	movs	r3, #0
 8005c02:	613b      	str	r3, [r7, #16]
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	613b      	str	r3, [r7, #16]
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	685b      	ldr	r3, [r3, #4]
 8005c12:	613b      	str	r3, [r7, #16]
 8005c14:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	691b      	ldr	r3, [r3, #16]
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d019      	beq.n	8005c52 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	330c      	adds	r3, #12
 8005c24:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c26:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c28:	e853 3f00 	ldrex	r3, [r3]
 8005c2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005c2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005c30:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005c34:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	330c      	adds	r3, #12
 8005c3c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005c3e:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8005c40:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c42:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8005c44:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005c46:	e841 2300 	strex	r3, r2, [r1]
 8005c4a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8005c4c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d1e5      	bne.n	8005c1e <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	3314      	adds	r3, #20
 8005c58:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c5c:	e853 3f00 	ldrex	r3, [r3]
 8005c60:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005c62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c64:	f043 0301 	orr.w	r3, r3, #1
 8005c68:	657b      	str	r3, [r7, #84]	@ 0x54
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	3314      	adds	r3, #20
 8005c70:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005c72:	63ba      	str	r2, [r7, #56]	@ 0x38
 8005c74:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c76:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8005c78:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005c7a:	e841 2300 	strex	r3, r2, [r1]
 8005c7e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005c80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d1e5      	bne.n	8005c52 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	3314      	adds	r3, #20
 8005c8c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c8e:	69bb      	ldr	r3, [r7, #24]
 8005c90:	e853 3f00 	ldrex	r3, [r3]
 8005c94:	617b      	str	r3, [r7, #20]
   return(result);
 8005c96:	697b      	ldr	r3, [r7, #20]
 8005c98:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005c9c:	653b      	str	r3, [r7, #80]	@ 0x50
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	3314      	adds	r3, #20
 8005ca4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005ca6:	627a      	str	r2, [r7, #36]	@ 0x24
 8005ca8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005caa:	6a39      	ldr	r1, [r7, #32]
 8005cac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005cae:	e841 2300 	strex	r3, r2, [r1]
 8005cb2:	61fb      	str	r3, [r7, #28]
   return(result);
 8005cb4:	69fb      	ldr	r3, [r7, #28]
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d1e5      	bne.n	8005c86 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8005cba:	2300      	movs	r3, #0
}
 8005cbc:	4618      	mov	r0, r3
 8005cbe:	3760      	adds	r7, #96	@ 0x60
 8005cc0:	46bd      	mov	sp, r7
 8005cc2:	bd80      	pop	{r7, pc}
 8005cc4:	080058ed 	.word	0x080058ed
 8005cc8:	08005a19 	.word	0x08005a19
 8005ccc:	08005a55 	.word	0x08005a55

08005cd0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005cd0:	b480      	push	{r7}
 8005cd2:	b089      	sub	sp, #36	@ 0x24
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	330c      	adds	r3, #12
 8005cde:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	e853 3f00 	ldrex	r3, [r3]
 8005ce6:	60bb      	str	r3, [r7, #8]
   return(result);
 8005ce8:	68bb      	ldr	r3, [r7, #8]
 8005cea:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005cee:	61fb      	str	r3, [r7, #28]
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	330c      	adds	r3, #12
 8005cf6:	69fa      	ldr	r2, [r7, #28]
 8005cf8:	61ba      	str	r2, [r7, #24]
 8005cfa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cfc:	6979      	ldr	r1, [r7, #20]
 8005cfe:	69ba      	ldr	r2, [r7, #24]
 8005d00:	e841 2300 	strex	r3, r2, [r1]
 8005d04:	613b      	str	r3, [r7, #16]
   return(result);
 8005d06:	693b      	ldr	r3, [r7, #16]
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d1e5      	bne.n	8005cd8 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	2220      	movs	r2, #32
 8005d10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8005d14:	bf00      	nop
 8005d16:	3724      	adds	r7, #36	@ 0x24
 8005d18:	46bd      	mov	sp, r7
 8005d1a:	bc80      	pop	{r7}
 8005d1c:	4770      	bx	lr

08005d1e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005d1e:	b480      	push	{r7}
 8005d20:	b095      	sub	sp, #84	@ 0x54
 8005d22:	af00      	add	r7, sp, #0
 8005d24:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	330c      	adds	r3, #12
 8005d2c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d30:	e853 3f00 	ldrex	r3, [r3]
 8005d34:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005d36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d38:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005d3c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	330c      	adds	r3, #12
 8005d44:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005d46:	643a      	str	r2, [r7, #64]	@ 0x40
 8005d48:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d4a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005d4c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005d4e:	e841 2300 	strex	r3, r2, [r1]
 8005d52:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005d54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d1e5      	bne.n	8005d26 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	3314      	adds	r3, #20
 8005d60:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d62:	6a3b      	ldr	r3, [r7, #32]
 8005d64:	e853 3f00 	ldrex	r3, [r3]
 8005d68:	61fb      	str	r3, [r7, #28]
   return(result);
 8005d6a:	69fb      	ldr	r3, [r7, #28]
 8005d6c:	f023 0301 	bic.w	r3, r3, #1
 8005d70:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	3314      	adds	r3, #20
 8005d78:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005d7a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005d7c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d7e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005d80:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005d82:	e841 2300 	strex	r3, r2, [r1]
 8005d86:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005d88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d1e5      	bne.n	8005d5a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d92:	2b01      	cmp	r3, #1
 8005d94:	d119      	bne.n	8005dca <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	330c      	adds	r3, #12
 8005d9c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	e853 3f00 	ldrex	r3, [r3]
 8005da4:	60bb      	str	r3, [r7, #8]
   return(result);
 8005da6:	68bb      	ldr	r3, [r7, #8]
 8005da8:	f023 0310 	bic.w	r3, r3, #16
 8005dac:	647b      	str	r3, [r7, #68]	@ 0x44
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	330c      	adds	r3, #12
 8005db4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005db6:	61ba      	str	r2, [r7, #24]
 8005db8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dba:	6979      	ldr	r1, [r7, #20]
 8005dbc:	69ba      	ldr	r2, [r7, #24]
 8005dbe:	e841 2300 	strex	r3, r2, [r1]
 8005dc2:	613b      	str	r3, [r7, #16]
   return(result);
 8005dc4:	693b      	ldr	r3, [r7, #16]
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d1e5      	bne.n	8005d96 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	2220      	movs	r2, #32
 8005dce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	2200      	movs	r2, #0
 8005dd6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005dd8:	bf00      	nop
 8005dda:	3754      	adds	r7, #84	@ 0x54
 8005ddc:	46bd      	mov	sp, r7
 8005dde:	bc80      	pop	{r7}
 8005de0:	4770      	bx	lr

08005de2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005de2:	b580      	push	{r7, lr}
 8005de4:	b084      	sub	sp, #16
 8005de6:	af00      	add	r7, sp, #0
 8005de8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dee:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	2200      	movs	r2, #0
 8005df4:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	2200      	movs	r2, #0
 8005dfa:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005dfc:	68f8      	ldr	r0, [r7, #12]
 8005dfe:	f7ff fd6c 	bl	80058da <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005e02:	bf00      	nop
 8005e04:	3710      	adds	r7, #16
 8005e06:	46bd      	mov	sp, r7
 8005e08:	bd80      	pop	{r7, pc}

08005e0a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005e0a:	b480      	push	{r7}
 8005e0c:	b085      	sub	sp, #20
 8005e0e:	af00      	add	r7, sp, #0
 8005e10:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005e18:	b2db      	uxtb	r3, r3
 8005e1a:	2b21      	cmp	r3, #33	@ 0x21
 8005e1c:	d13e      	bne.n	8005e9c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	689b      	ldr	r3, [r3, #8]
 8005e22:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e26:	d114      	bne.n	8005e52 <UART_Transmit_IT+0x48>
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	691b      	ldr	r3, [r3, #16]
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d110      	bne.n	8005e52 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	6a1b      	ldr	r3, [r3, #32]
 8005e34:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	881b      	ldrh	r3, [r3, #0]
 8005e3a:	461a      	mov	r2, r3
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005e44:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	6a1b      	ldr	r3, [r3, #32]
 8005e4a:	1c9a      	adds	r2, r3, #2
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	621a      	str	r2, [r3, #32]
 8005e50:	e008      	b.n	8005e64 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	6a1b      	ldr	r3, [r3, #32]
 8005e56:	1c59      	adds	r1, r3, #1
 8005e58:	687a      	ldr	r2, [r7, #4]
 8005e5a:	6211      	str	r1, [r2, #32]
 8005e5c:	781a      	ldrb	r2, [r3, #0]
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005e68:	b29b      	uxth	r3, r3
 8005e6a:	3b01      	subs	r3, #1
 8005e6c:	b29b      	uxth	r3, r3
 8005e6e:	687a      	ldr	r2, [r7, #4]
 8005e70:	4619      	mov	r1, r3
 8005e72:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d10f      	bne.n	8005e98 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	68da      	ldr	r2, [r3, #12]
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005e86:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	68da      	ldr	r2, [r3, #12]
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005e96:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005e98:	2300      	movs	r3, #0
 8005e9a:	e000      	b.n	8005e9e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005e9c:	2302      	movs	r3, #2
  }
}
 8005e9e:	4618      	mov	r0, r3
 8005ea0:	3714      	adds	r7, #20
 8005ea2:	46bd      	mov	sp, r7
 8005ea4:	bc80      	pop	{r7}
 8005ea6:	4770      	bx	lr

08005ea8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005ea8:	b580      	push	{r7, lr}
 8005eaa:	b082      	sub	sp, #8
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	68da      	ldr	r2, [r3, #12]
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005ebe:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	2220      	movs	r2, #32
 8005ec4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005ec8:	6878      	ldr	r0, [r7, #4]
 8005eca:	f7ff fceb 	bl	80058a4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005ece:	2300      	movs	r3, #0
}
 8005ed0:	4618      	mov	r0, r3
 8005ed2:	3708      	adds	r7, #8
 8005ed4:	46bd      	mov	sp, r7
 8005ed6:	bd80      	pop	{r7, pc}

08005ed8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005ed8:	b580      	push	{r7, lr}
 8005eda:	b08c      	sub	sp, #48	@ 0x30
 8005edc:	af00      	add	r7, sp, #0
 8005ede:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005ee6:	b2db      	uxtb	r3, r3
 8005ee8:	2b22      	cmp	r3, #34	@ 0x22
 8005eea:	f040 80ae 	bne.w	800604a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	689b      	ldr	r3, [r3, #8]
 8005ef2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ef6:	d117      	bne.n	8005f28 <UART_Receive_IT+0x50>
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	691b      	ldr	r3, [r3, #16]
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d113      	bne.n	8005f28 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005f00:	2300      	movs	r3, #0
 8005f02:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f08:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	685b      	ldr	r3, [r3, #4]
 8005f10:	b29b      	uxth	r3, r3
 8005f12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f16:	b29a      	uxth	r2, r3
 8005f18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f1a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f20:	1c9a      	adds	r2, r3, #2
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	629a      	str	r2, [r3, #40]	@ 0x28
 8005f26:	e026      	b.n	8005f76 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8005f2e:	2300      	movs	r3, #0
 8005f30:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	689b      	ldr	r3, [r3, #8]
 8005f36:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f3a:	d007      	beq.n	8005f4c <UART_Receive_IT+0x74>
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	689b      	ldr	r3, [r3, #8]
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d10a      	bne.n	8005f5a <UART_Receive_IT+0x82>
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	691b      	ldr	r3, [r3, #16]
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d106      	bne.n	8005f5a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	685b      	ldr	r3, [r3, #4]
 8005f52:	b2da      	uxtb	r2, r3
 8005f54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f56:	701a      	strb	r2, [r3, #0]
 8005f58:	e008      	b.n	8005f6c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	685b      	ldr	r3, [r3, #4]
 8005f60:	b2db      	uxtb	r3, r3
 8005f62:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005f66:	b2da      	uxtb	r2, r3
 8005f68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f6a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f70:	1c5a      	adds	r2, r3, #1
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005f7a:	b29b      	uxth	r3, r3
 8005f7c:	3b01      	subs	r3, #1
 8005f7e:	b29b      	uxth	r3, r3
 8005f80:	687a      	ldr	r2, [r7, #4]
 8005f82:	4619      	mov	r1, r3
 8005f84:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d15d      	bne.n	8006046 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	68da      	ldr	r2, [r3, #12]
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	f022 0220 	bic.w	r2, r2, #32
 8005f98:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	68da      	ldr	r2, [r3, #12]
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005fa8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	695a      	ldr	r2, [r3, #20]
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	f022 0201 	bic.w	r2, r2, #1
 8005fb8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	2220      	movs	r2, #32
 8005fbe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	2200      	movs	r2, #0
 8005fc6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fcc:	2b01      	cmp	r3, #1
 8005fce:	d135      	bne.n	800603c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	2200      	movs	r2, #0
 8005fd4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	330c      	adds	r3, #12
 8005fdc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fde:	697b      	ldr	r3, [r7, #20]
 8005fe0:	e853 3f00 	ldrex	r3, [r3]
 8005fe4:	613b      	str	r3, [r7, #16]
   return(result);
 8005fe6:	693b      	ldr	r3, [r7, #16]
 8005fe8:	f023 0310 	bic.w	r3, r3, #16
 8005fec:	627b      	str	r3, [r7, #36]	@ 0x24
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	330c      	adds	r3, #12
 8005ff4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ff6:	623a      	str	r2, [r7, #32]
 8005ff8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ffa:	69f9      	ldr	r1, [r7, #28]
 8005ffc:	6a3a      	ldr	r2, [r7, #32]
 8005ffe:	e841 2300 	strex	r3, r2, [r1]
 8006002:	61bb      	str	r3, [r7, #24]
   return(result);
 8006004:	69bb      	ldr	r3, [r7, #24]
 8006006:	2b00      	cmp	r3, #0
 8006008:	d1e5      	bne.n	8005fd6 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	f003 0310 	and.w	r3, r3, #16
 8006014:	2b10      	cmp	r3, #16
 8006016:	d10a      	bne.n	800602e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006018:	2300      	movs	r3, #0
 800601a:	60fb      	str	r3, [r7, #12]
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	60fb      	str	r3, [r7, #12]
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	685b      	ldr	r3, [r3, #4]
 800602a:	60fb      	str	r3, [r7, #12]
 800602c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006032:	4619      	mov	r1, r3
 8006034:	6878      	ldr	r0, [r7, #4]
 8006036:	f7fb f997 	bl	8001368 <HAL_UARTEx_RxEventCallback>
 800603a:	e002      	b.n	8006042 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800603c:	6878      	ldr	r0, [r7, #4]
 800603e:	f7ff fc3a 	bl	80058b6 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006042:	2300      	movs	r3, #0
 8006044:	e002      	b.n	800604c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006046:	2300      	movs	r3, #0
 8006048:	e000      	b.n	800604c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800604a:	2302      	movs	r3, #2
  }
}
 800604c:	4618      	mov	r0, r3
 800604e:	3730      	adds	r7, #48	@ 0x30
 8006050:	46bd      	mov	sp, r7
 8006052:	bd80      	pop	{r7, pc}

08006054 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006054:	b580      	push	{r7, lr}
 8006056:	b084      	sub	sp, #16
 8006058:	af00      	add	r7, sp, #0
 800605a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	691b      	ldr	r3, [r3, #16]
 8006062:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	68da      	ldr	r2, [r3, #12]
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	430a      	orrs	r2, r1
 8006070:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	689a      	ldr	r2, [r3, #8]
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	691b      	ldr	r3, [r3, #16]
 800607a:	431a      	orrs	r2, r3
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	695b      	ldr	r3, [r3, #20]
 8006080:	4313      	orrs	r3, r2
 8006082:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	68db      	ldr	r3, [r3, #12]
 800608a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800608e:	f023 030c 	bic.w	r3, r3, #12
 8006092:	687a      	ldr	r2, [r7, #4]
 8006094:	6812      	ldr	r2, [r2, #0]
 8006096:	68b9      	ldr	r1, [r7, #8]
 8006098:	430b      	orrs	r3, r1
 800609a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	695b      	ldr	r3, [r3, #20]
 80060a2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	699a      	ldr	r2, [r3, #24]
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	430a      	orrs	r2, r1
 80060b0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	4a2c      	ldr	r2, [pc, #176]	@ (8006168 <UART_SetConfig+0x114>)
 80060b8:	4293      	cmp	r3, r2
 80060ba:	d103      	bne.n	80060c4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80060bc:	f7fe fc08 	bl	80048d0 <HAL_RCC_GetPCLK2Freq>
 80060c0:	60f8      	str	r0, [r7, #12]
 80060c2:	e002      	b.n	80060ca <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80060c4:	f7fe fbf0 	bl	80048a8 <HAL_RCC_GetPCLK1Freq>
 80060c8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80060ca:	68fa      	ldr	r2, [r7, #12]
 80060cc:	4613      	mov	r3, r2
 80060ce:	009b      	lsls	r3, r3, #2
 80060d0:	4413      	add	r3, r2
 80060d2:	009a      	lsls	r2, r3, #2
 80060d4:	441a      	add	r2, r3
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	685b      	ldr	r3, [r3, #4]
 80060da:	009b      	lsls	r3, r3, #2
 80060dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80060e0:	4a22      	ldr	r2, [pc, #136]	@ (800616c <UART_SetConfig+0x118>)
 80060e2:	fba2 2303 	umull	r2, r3, r2, r3
 80060e6:	095b      	lsrs	r3, r3, #5
 80060e8:	0119      	lsls	r1, r3, #4
 80060ea:	68fa      	ldr	r2, [r7, #12]
 80060ec:	4613      	mov	r3, r2
 80060ee:	009b      	lsls	r3, r3, #2
 80060f0:	4413      	add	r3, r2
 80060f2:	009a      	lsls	r2, r3, #2
 80060f4:	441a      	add	r2, r3
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	685b      	ldr	r3, [r3, #4]
 80060fa:	009b      	lsls	r3, r3, #2
 80060fc:	fbb2 f2f3 	udiv	r2, r2, r3
 8006100:	4b1a      	ldr	r3, [pc, #104]	@ (800616c <UART_SetConfig+0x118>)
 8006102:	fba3 0302 	umull	r0, r3, r3, r2
 8006106:	095b      	lsrs	r3, r3, #5
 8006108:	2064      	movs	r0, #100	@ 0x64
 800610a:	fb00 f303 	mul.w	r3, r0, r3
 800610e:	1ad3      	subs	r3, r2, r3
 8006110:	011b      	lsls	r3, r3, #4
 8006112:	3332      	adds	r3, #50	@ 0x32
 8006114:	4a15      	ldr	r2, [pc, #84]	@ (800616c <UART_SetConfig+0x118>)
 8006116:	fba2 2303 	umull	r2, r3, r2, r3
 800611a:	095b      	lsrs	r3, r3, #5
 800611c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006120:	4419      	add	r1, r3
 8006122:	68fa      	ldr	r2, [r7, #12]
 8006124:	4613      	mov	r3, r2
 8006126:	009b      	lsls	r3, r3, #2
 8006128:	4413      	add	r3, r2
 800612a:	009a      	lsls	r2, r3, #2
 800612c:	441a      	add	r2, r3
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	685b      	ldr	r3, [r3, #4]
 8006132:	009b      	lsls	r3, r3, #2
 8006134:	fbb2 f2f3 	udiv	r2, r2, r3
 8006138:	4b0c      	ldr	r3, [pc, #48]	@ (800616c <UART_SetConfig+0x118>)
 800613a:	fba3 0302 	umull	r0, r3, r3, r2
 800613e:	095b      	lsrs	r3, r3, #5
 8006140:	2064      	movs	r0, #100	@ 0x64
 8006142:	fb00 f303 	mul.w	r3, r0, r3
 8006146:	1ad3      	subs	r3, r2, r3
 8006148:	011b      	lsls	r3, r3, #4
 800614a:	3332      	adds	r3, #50	@ 0x32
 800614c:	4a07      	ldr	r2, [pc, #28]	@ (800616c <UART_SetConfig+0x118>)
 800614e:	fba2 2303 	umull	r2, r3, r2, r3
 8006152:	095b      	lsrs	r3, r3, #5
 8006154:	f003 020f 	and.w	r2, r3, #15
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	440a      	add	r2, r1
 800615e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006160:	bf00      	nop
 8006162:	3710      	adds	r7, #16
 8006164:	46bd      	mov	sp, r7
 8006166:	bd80      	pop	{r7, pc}
 8006168:	40013800 	.word	0x40013800
 800616c:	51eb851f 	.word	0x51eb851f

08006170 <__cvt>:
 8006170:	2b00      	cmp	r3, #0
 8006172:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006176:	461d      	mov	r5, r3
 8006178:	bfbb      	ittet	lt
 800617a:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800617e:	461d      	movlt	r5, r3
 8006180:	2300      	movge	r3, #0
 8006182:	232d      	movlt	r3, #45	@ 0x2d
 8006184:	b088      	sub	sp, #32
 8006186:	4614      	mov	r4, r2
 8006188:	bfb8      	it	lt
 800618a:	4614      	movlt	r4, r2
 800618c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800618e:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8006190:	7013      	strb	r3, [r2, #0]
 8006192:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006194:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8006198:	f023 0820 	bic.w	r8, r3, #32
 800619c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80061a0:	d005      	beq.n	80061ae <__cvt+0x3e>
 80061a2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80061a6:	d100      	bne.n	80061aa <__cvt+0x3a>
 80061a8:	3601      	adds	r6, #1
 80061aa:	2302      	movs	r3, #2
 80061ac:	e000      	b.n	80061b0 <__cvt+0x40>
 80061ae:	2303      	movs	r3, #3
 80061b0:	aa07      	add	r2, sp, #28
 80061b2:	9204      	str	r2, [sp, #16]
 80061b4:	aa06      	add	r2, sp, #24
 80061b6:	e9cd a202 	strd	sl, r2, [sp, #8]
 80061ba:	e9cd 3600 	strd	r3, r6, [sp]
 80061be:	4622      	mov	r2, r4
 80061c0:	462b      	mov	r3, r5
 80061c2:	f001 f8e1 	bl	8007388 <_dtoa_r>
 80061c6:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80061ca:	4607      	mov	r7, r0
 80061cc:	d119      	bne.n	8006202 <__cvt+0x92>
 80061ce:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80061d0:	07db      	lsls	r3, r3, #31
 80061d2:	d50e      	bpl.n	80061f2 <__cvt+0x82>
 80061d4:	eb00 0906 	add.w	r9, r0, r6
 80061d8:	2200      	movs	r2, #0
 80061da:	2300      	movs	r3, #0
 80061dc:	4620      	mov	r0, r4
 80061de:	4629      	mov	r1, r5
 80061e0:	f7fa fbe2 	bl	80009a8 <__aeabi_dcmpeq>
 80061e4:	b108      	cbz	r0, 80061ea <__cvt+0x7a>
 80061e6:	f8cd 901c 	str.w	r9, [sp, #28]
 80061ea:	2230      	movs	r2, #48	@ 0x30
 80061ec:	9b07      	ldr	r3, [sp, #28]
 80061ee:	454b      	cmp	r3, r9
 80061f0:	d31e      	bcc.n	8006230 <__cvt+0xc0>
 80061f2:	4638      	mov	r0, r7
 80061f4:	9b07      	ldr	r3, [sp, #28]
 80061f6:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80061f8:	1bdb      	subs	r3, r3, r7
 80061fa:	6013      	str	r3, [r2, #0]
 80061fc:	b008      	add	sp, #32
 80061fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006202:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006206:	eb00 0906 	add.w	r9, r0, r6
 800620a:	d1e5      	bne.n	80061d8 <__cvt+0x68>
 800620c:	7803      	ldrb	r3, [r0, #0]
 800620e:	2b30      	cmp	r3, #48	@ 0x30
 8006210:	d10a      	bne.n	8006228 <__cvt+0xb8>
 8006212:	2200      	movs	r2, #0
 8006214:	2300      	movs	r3, #0
 8006216:	4620      	mov	r0, r4
 8006218:	4629      	mov	r1, r5
 800621a:	f7fa fbc5 	bl	80009a8 <__aeabi_dcmpeq>
 800621e:	b918      	cbnz	r0, 8006228 <__cvt+0xb8>
 8006220:	f1c6 0601 	rsb	r6, r6, #1
 8006224:	f8ca 6000 	str.w	r6, [sl]
 8006228:	f8da 3000 	ldr.w	r3, [sl]
 800622c:	4499      	add	r9, r3
 800622e:	e7d3      	b.n	80061d8 <__cvt+0x68>
 8006230:	1c59      	adds	r1, r3, #1
 8006232:	9107      	str	r1, [sp, #28]
 8006234:	701a      	strb	r2, [r3, #0]
 8006236:	e7d9      	b.n	80061ec <__cvt+0x7c>

08006238 <__exponent>:
 8006238:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800623a:	2900      	cmp	r1, #0
 800623c:	bfb6      	itet	lt
 800623e:	232d      	movlt	r3, #45	@ 0x2d
 8006240:	232b      	movge	r3, #43	@ 0x2b
 8006242:	4249      	neglt	r1, r1
 8006244:	2909      	cmp	r1, #9
 8006246:	7002      	strb	r2, [r0, #0]
 8006248:	7043      	strb	r3, [r0, #1]
 800624a:	dd29      	ble.n	80062a0 <__exponent+0x68>
 800624c:	f10d 0307 	add.w	r3, sp, #7
 8006250:	461d      	mov	r5, r3
 8006252:	270a      	movs	r7, #10
 8006254:	fbb1 f6f7 	udiv	r6, r1, r7
 8006258:	461a      	mov	r2, r3
 800625a:	fb07 1416 	mls	r4, r7, r6, r1
 800625e:	3430      	adds	r4, #48	@ 0x30
 8006260:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006264:	460c      	mov	r4, r1
 8006266:	2c63      	cmp	r4, #99	@ 0x63
 8006268:	4631      	mov	r1, r6
 800626a:	f103 33ff 	add.w	r3, r3, #4294967295
 800626e:	dcf1      	bgt.n	8006254 <__exponent+0x1c>
 8006270:	3130      	adds	r1, #48	@ 0x30
 8006272:	1e94      	subs	r4, r2, #2
 8006274:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006278:	4623      	mov	r3, r4
 800627a:	1c41      	adds	r1, r0, #1
 800627c:	42ab      	cmp	r3, r5
 800627e:	d30a      	bcc.n	8006296 <__exponent+0x5e>
 8006280:	f10d 0309 	add.w	r3, sp, #9
 8006284:	1a9b      	subs	r3, r3, r2
 8006286:	42ac      	cmp	r4, r5
 8006288:	bf88      	it	hi
 800628a:	2300      	movhi	r3, #0
 800628c:	3302      	adds	r3, #2
 800628e:	4403      	add	r3, r0
 8006290:	1a18      	subs	r0, r3, r0
 8006292:	b003      	add	sp, #12
 8006294:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006296:	f813 6b01 	ldrb.w	r6, [r3], #1
 800629a:	f801 6f01 	strb.w	r6, [r1, #1]!
 800629e:	e7ed      	b.n	800627c <__exponent+0x44>
 80062a0:	2330      	movs	r3, #48	@ 0x30
 80062a2:	3130      	adds	r1, #48	@ 0x30
 80062a4:	7083      	strb	r3, [r0, #2]
 80062a6:	70c1      	strb	r1, [r0, #3]
 80062a8:	1d03      	adds	r3, r0, #4
 80062aa:	e7f1      	b.n	8006290 <__exponent+0x58>

080062ac <_printf_float>:
 80062ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062b0:	b091      	sub	sp, #68	@ 0x44
 80062b2:	460c      	mov	r4, r1
 80062b4:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 80062b8:	4616      	mov	r6, r2
 80062ba:	461f      	mov	r7, r3
 80062bc:	4605      	mov	r5, r0
 80062be:	f000 ff33 	bl	8007128 <_localeconv_r>
 80062c2:	6803      	ldr	r3, [r0, #0]
 80062c4:	4618      	mov	r0, r3
 80062c6:	9308      	str	r3, [sp, #32]
 80062c8:	f7f9 ff42 	bl	8000150 <strlen>
 80062cc:	2300      	movs	r3, #0
 80062ce:	930e      	str	r3, [sp, #56]	@ 0x38
 80062d0:	f8d8 3000 	ldr.w	r3, [r8]
 80062d4:	9009      	str	r0, [sp, #36]	@ 0x24
 80062d6:	3307      	adds	r3, #7
 80062d8:	f023 0307 	bic.w	r3, r3, #7
 80062dc:	f103 0208 	add.w	r2, r3, #8
 80062e0:	f894 a018 	ldrb.w	sl, [r4, #24]
 80062e4:	f8d4 b000 	ldr.w	fp, [r4]
 80062e8:	f8c8 2000 	str.w	r2, [r8]
 80062ec:	e9d3 8900 	ldrd	r8, r9, [r3]
 80062f0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80062f4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80062f6:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 80062fa:	f04f 32ff 	mov.w	r2, #4294967295
 80062fe:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006302:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006306:	4b9c      	ldr	r3, [pc, #624]	@ (8006578 <_printf_float+0x2cc>)
 8006308:	f7fa fb80 	bl	8000a0c <__aeabi_dcmpun>
 800630c:	bb70      	cbnz	r0, 800636c <_printf_float+0xc0>
 800630e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006312:	f04f 32ff 	mov.w	r2, #4294967295
 8006316:	4b98      	ldr	r3, [pc, #608]	@ (8006578 <_printf_float+0x2cc>)
 8006318:	f7fa fb5a 	bl	80009d0 <__aeabi_dcmple>
 800631c:	bb30      	cbnz	r0, 800636c <_printf_float+0xc0>
 800631e:	2200      	movs	r2, #0
 8006320:	2300      	movs	r3, #0
 8006322:	4640      	mov	r0, r8
 8006324:	4649      	mov	r1, r9
 8006326:	f7fa fb49 	bl	80009bc <__aeabi_dcmplt>
 800632a:	b110      	cbz	r0, 8006332 <_printf_float+0x86>
 800632c:	232d      	movs	r3, #45	@ 0x2d
 800632e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006332:	4a92      	ldr	r2, [pc, #584]	@ (800657c <_printf_float+0x2d0>)
 8006334:	4b92      	ldr	r3, [pc, #584]	@ (8006580 <_printf_float+0x2d4>)
 8006336:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800633a:	bf8c      	ite	hi
 800633c:	4690      	movhi	r8, r2
 800633e:	4698      	movls	r8, r3
 8006340:	2303      	movs	r3, #3
 8006342:	f04f 0900 	mov.w	r9, #0
 8006346:	6123      	str	r3, [r4, #16]
 8006348:	f02b 0304 	bic.w	r3, fp, #4
 800634c:	6023      	str	r3, [r4, #0]
 800634e:	4633      	mov	r3, r6
 8006350:	4621      	mov	r1, r4
 8006352:	4628      	mov	r0, r5
 8006354:	9700      	str	r7, [sp, #0]
 8006356:	aa0f      	add	r2, sp, #60	@ 0x3c
 8006358:	f000 f9d4 	bl	8006704 <_printf_common>
 800635c:	3001      	adds	r0, #1
 800635e:	f040 8090 	bne.w	8006482 <_printf_float+0x1d6>
 8006362:	f04f 30ff 	mov.w	r0, #4294967295
 8006366:	b011      	add	sp, #68	@ 0x44
 8006368:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800636c:	4642      	mov	r2, r8
 800636e:	464b      	mov	r3, r9
 8006370:	4640      	mov	r0, r8
 8006372:	4649      	mov	r1, r9
 8006374:	f7fa fb4a 	bl	8000a0c <__aeabi_dcmpun>
 8006378:	b148      	cbz	r0, 800638e <_printf_float+0xe2>
 800637a:	464b      	mov	r3, r9
 800637c:	2b00      	cmp	r3, #0
 800637e:	bfb8      	it	lt
 8006380:	232d      	movlt	r3, #45	@ 0x2d
 8006382:	4a80      	ldr	r2, [pc, #512]	@ (8006584 <_printf_float+0x2d8>)
 8006384:	bfb8      	it	lt
 8006386:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800638a:	4b7f      	ldr	r3, [pc, #508]	@ (8006588 <_printf_float+0x2dc>)
 800638c:	e7d3      	b.n	8006336 <_printf_float+0x8a>
 800638e:	6863      	ldr	r3, [r4, #4]
 8006390:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8006394:	1c5a      	adds	r2, r3, #1
 8006396:	d13f      	bne.n	8006418 <_printf_float+0x16c>
 8006398:	2306      	movs	r3, #6
 800639a:	6063      	str	r3, [r4, #4]
 800639c:	2200      	movs	r2, #0
 800639e:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 80063a2:	6023      	str	r3, [r4, #0]
 80063a4:	9206      	str	r2, [sp, #24]
 80063a6:	aa0e      	add	r2, sp, #56	@ 0x38
 80063a8:	e9cd a204 	strd	sl, r2, [sp, #16]
 80063ac:	aa0d      	add	r2, sp, #52	@ 0x34
 80063ae:	9203      	str	r2, [sp, #12]
 80063b0:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 80063b4:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80063b8:	6863      	ldr	r3, [r4, #4]
 80063ba:	4642      	mov	r2, r8
 80063bc:	9300      	str	r3, [sp, #0]
 80063be:	4628      	mov	r0, r5
 80063c0:	464b      	mov	r3, r9
 80063c2:	910a      	str	r1, [sp, #40]	@ 0x28
 80063c4:	f7ff fed4 	bl	8006170 <__cvt>
 80063c8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80063ca:	4680      	mov	r8, r0
 80063cc:	2947      	cmp	r1, #71	@ 0x47
 80063ce:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80063d0:	d128      	bne.n	8006424 <_printf_float+0x178>
 80063d2:	1cc8      	adds	r0, r1, #3
 80063d4:	db02      	blt.n	80063dc <_printf_float+0x130>
 80063d6:	6863      	ldr	r3, [r4, #4]
 80063d8:	4299      	cmp	r1, r3
 80063da:	dd40      	ble.n	800645e <_printf_float+0x1b2>
 80063dc:	f1aa 0a02 	sub.w	sl, sl, #2
 80063e0:	fa5f fa8a 	uxtb.w	sl, sl
 80063e4:	4652      	mov	r2, sl
 80063e6:	3901      	subs	r1, #1
 80063e8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80063ec:	910d      	str	r1, [sp, #52]	@ 0x34
 80063ee:	f7ff ff23 	bl	8006238 <__exponent>
 80063f2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80063f4:	4681      	mov	r9, r0
 80063f6:	1813      	adds	r3, r2, r0
 80063f8:	2a01      	cmp	r2, #1
 80063fa:	6123      	str	r3, [r4, #16]
 80063fc:	dc02      	bgt.n	8006404 <_printf_float+0x158>
 80063fe:	6822      	ldr	r2, [r4, #0]
 8006400:	07d2      	lsls	r2, r2, #31
 8006402:	d501      	bpl.n	8006408 <_printf_float+0x15c>
 8006404:	3301      	adds	r3, #1
 8006406:	6123      	str	r3, [r4, #16]
 8006408:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800640c:	2b00      	cmp	r3, #0
 800640e:	d09e      	beq.n	800634e <_printf_float+0xa2>
 8006410:	232d      	movs	r3, #45	@ 0x2d
 8006412:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006416:	e79a      	b.n	800634e <_printf_float+0xa2>
 8006418:	2947      	cmp	r1, #71	@ 0x47
 800641a:	d1bf      	bne.n	800639c <_printf_float+0xf0>
 800641c:	2b00      	cmp	r3, #0
 800641e:	d1bd      	bne.n	800639c <_printf_float+0xf0>
 8006420:	2301      	movs	r3, #1
 8006422:	e7ba      	b.n	800639a <_printf_float+0xee>
 8006424:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006428:	d9dc      	bls.n	80063e4 <_printf_float+0x138>
 800642a:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800642e:	d118      	bne.n	8006462 <_printf_float+0x1b6>
 8006430:	2900      	cmp	r1, #0
 8006432:	6863      	ldr	r3, [r4, #4]
 8006434:	dd0b      	ble.n	800644e <_printf_float+0x1a2>
 8006436:	6121      	str	r1, [r4, #16]
 8006438:	b913      	cbnz	r3, 8006440 <_printf_float+0x194>
 800643a:	6822      	ldr	r2, [r4, #0]
 800643c:	07d0      	lsls	r0, r2, #31
 800643e:	d502      	bpl.n	8006446 <_printf_float+0x19a>
 8006440:	3301      	adds	r3, #1
 8006442:	440b      	add	r3, r1
 8006444:	6123      	str	r3, [r4, #16]
 8006446:	f04f 0900 	mov.w	r9, #0
 800644a:	65a1      	str	r1, [r4, #88]	@ 0x58
 800644c:	e7dc      	b.n	8006408 <_printf_float+0x15c>
 800644e:	b913      	cbnz	r3, 8006456 <_printf_float+0x1aa>
 8006450:	6822      	ldr	r2, [r4, #0]
 8006452:	07d2      	lsls	r2, r2, #31
 8006454:	d501      	bpl.n	800645a <_printf_float+0x1ae>
 8006456:	3302      	adds	r3, #2
 8006458:	e7f4      	b.n	8006444 <_printf_float+0x198>
 800645a:	2301      	movs	r3, #1
 800645c:	e7f2      	b.n	8006444 <_printf_float+0x198>
 800645e:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006462:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006464:	4299      	cmp	r1, r3
 8006466:	db05      	blt.n	8006474 <_printf_float+0x1c8>
 8006468:	6823      	ldr	r3, [r4, #0]
 800646a:	6121      	str	r1, [r4, #16]
 800646c:	07d8      	lsls	r0, r3, #31
 800646e:	d5ea      	bpl.n	8006446 <_printf_float+0x19a>
 8006470:	1c4b      	adds	r3, r1, #1
 8006472:	e7e7      	b.n	8006444 <_printf_float+0x198>
 8006474:	2900      	cmp	r1, #0
 8006476:	bfcc      	ite	gt
 8006478:	2201      	movgt	r2, #1
 800647a:	f1c1 0202 	rsble	r2, r1, #2
 800647e:	4413      	add	r3, r2
 8006480:	e7e0      	b.n	8006444 <_printf_float+0x198>
 8006482:	6823      	ldr	r3, [r4, #0]
 8006484:	055a      	lsls	r2, r3, #21
 8006486:	d407      	bmi.n	8006498 <_printf_float+0x1ec>
 8006488:	6923      	ldr	r3, [r4, #16]
 800648a:	4642      	mov	r2, r8
 800648c:	4631      	mov	r1, r6
 800648e:	4628      	mov	r0, r5
 8006490:	47b8      	blx	r7
 8006492:	3001      	adds	r0, #1
 8006494:	d12b      	bne.n	80064ee <_printf_float+0x242>
 8006496:	e764      	b.n	8006362 <_printf_float+0xb6>
 8006498:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800649c:	f240 80dc 	bls.w	8006658 <_printf_float+0x3ac>
 80064a0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80064a4:	2200      	movs	r2, #0
 80064a6:	2300      	movs	r3, #0
 80064a8:	f7fa fa7e 	bl	80009a8 <__aeabi_dcmpeq>
 80064ac:	2800      	cmp	r0, #0
 80064ae:	d033      	beq.n	8006518 <_printf_float+0x26c>
 80064b0:	2301      	movs	r3, #1
 80064b2:	4631      	mov	r1, r6
 80064b4:	4628      	mov	r0, r5
 80064b6:	4a35      	ldr	r2, [pc, #212]	@ (800658c <_printf_float+0x2e0>)
 80064b8:	47b8      	blx	r7
 80064ba:	3001      	adds	r0, #1
 80064bc:	f43f af51 	beq.w	8006362 <_printf_float+0xb6>
 80064c0:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 80064c4:	4543      	cmp	r3, r8
 80064c6:	db02      	blt.n	80064ce <_printf_float+0x222>
 80064c8:	6823      	ldr	r3, [r4, #0]
 80064ca:	07d8      	lsls	r0, r3, #31
 80064cc:	d50f      	bpl.n	80064ee <_printf_float+0x242>
 80064ce:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80064d2:	4631      	mov	r1, r6
 80064d4:	4628      	mov	r0, r5
 80064d6:	47b8      	blx	r7
 80064d8:	3001      	adds	r0, #1
 80064da:	f43f af42 	beq.w	8006362 <_printf_float+0xb6>
 80064de:	f04f 0900 	mov.w	r9, #0
 80064e2:	f108 38ff 	add.w	r8, r8, #4294967295
 80064e6:	f104 0a1a 	add.w	sl, r4, #26
 80064ea:	45c8      	cmp	r8, r9
 80064ec:	dc09      	bgt.n	8006502 <_printf_float+0x256>
 80064ee:	6823      	ldr	r3, [r4, #0]
 80064f0:	079b      	lsls	r3, r3, #30
 80064f2:	f100 8102 	bmi.w	80066fa <_printf_float+0x44e>
 80064f6:	68e0      	ldr	r0, [r4, #12]
 80064f8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80064fa:	4298      	cmp	r0, r3
 80064fc:	bfb8      	it	lt
 80064fe:	4618      	movlt	r0, r3
 8006500:	e731      	b.n	8006366 <_printf_float+0xba>
 8006502:	2301      	movs	r3, #1
 8006504:	4652      	mov	r2, sl
 8006506:	4631      	mov	r1, r6
 8006508:	4628      	mov	r0, r5
 800650a:	47b8      	blx	r7
 800650c:	3001      	adds	r0, #1
 800650e:	f43f af28 	beq.w	8006362 <_printf_float+0xb6>
 8006512:	f109 0901 	add.w	r9, r9, #1
 8006516:	e7e8      	b.n	80064ea <_printf_float+0x23e>
 8006518:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800651a:	2b00      	cmp	r3, #0
 800651c:	dc38      	bgt.n	8006590 <_printf_float+0x2e4>
 800651e:	2301      	movs	r3, #1
 8006520:	4631      	mov	r1, r6
 8006522:	4628      	mov	r0, r5
 8006524:	4a19      	ldr	r2, [pc, #100]	@ (800658c <_printf_float+0x2e0>)
 8006526:	47b8      	blx	r7
 8006528:	3001      	adds	r0, #1
 800652a:	f43f af1a 	beq.w	8006362 <_printf_float+0xb6>
 800652e:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8006532:	ea59 0303 	orrs.w	r3, r9, r3
 8006536:	d102      	bne.n	800653e <_printf_float+0x292>
 8006538:	6823      	ldr	r3, [r4, #0]
 800653a:	07d9      	lsls	r1, r3, #31
 800653c:	d5d7      	bpl.n	80064ee <_printf_float+0x242>
 800653e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006542:	4631      	mov	r1, r6
 8006544:	4628      	mov	r0, r5
 8006546:	47b8      	blx	r7
 8006548:	3001      	adds	r0, #1
 800654a:	f43f af0a 	beq.w	8006362 <_printf_float+0xb6>
 800654e:	f04f 0a00 	mov.w	sl, #0
 8006552:	f104 0b1a 	add.w	fp, r4, #26
 8006556:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006558:	425b      	negs	r3, r3
 800655a:	4553      	cmp	r3, sl
 800655c:	dc01      	bgt.n	8006562 <_printf_float+0x2b6>
 800655e:	464b      	mov	r3, r9
 8006560:	e793      	b.n	800648a <_printf_float+0x1de>
 8006562:	2301      	movs	r3, #1
 8006564:	465a      	mov	r2, fp
 8006566:	4631      	mov	r1, r6
 8006568:	4628      	mov	r0, r5
 800656a:	47b8      	blx	r7
 800656c:	3001      	adds	r0, #1
 800656e:	f43f aef8 	beq.w	8006362 <_printf_float+0xb6>
 8006572:	f10a 0a01 	add.w	sl, sl, #1
 8006576:	e7ee      	b.n	8006556 <_printf_float+0x2aa>
 8006578:	7fefffff 	.word	0x7fefffff
 800657c:	0800afc6 	.word	0x0800afc6
 8006580:	0800afc2 	.word	0x0800afc2
 8006584:	0800afce 	.word	0x0800afce
 8006588:	0800afca 	.word	0x0800afca
 800658c:	0800afd2 	.word	0x0800afd2
 8006590:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006592:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8006596:	4553      	cmp	r3, sl
 8006598:	bfa8      	it	ge
 800659a:	4653      	movge	r3, sl
 800659c:	2b00      	cmp	r3, #0
 800659e:	4699      	mov	r9, r3
 80065a0:	dc36      	bgt.n	8006610 <_printf_float+0x364>
 80065a2:	f04f 0b00 	mov.w	fp, #0
 80065a6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80065aa:	f104 021a 	add.w	r2, r4, #26
 80065ae:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80065b0:	930a      	str	r3, [sp, #40]	@ 0x28
 80065b2:	eba3 0309 	sub.w	r3, r3, r9
 80065b6:	455b      	cmp	r3, fp
 80065b8:	dc31      	bgt.n	800661e <_printf_float+0x372>
 80065ba:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80065bc:	459a      	cmp	sl, r3
 80065be:	dc3a      	bgt.n	8006636 <_printf_float+0x38a>
 80065c0:	6823      	ldr	r3, [r4, #0]
 80065c2:	07da      	lsls	r2, r3, #31
 80065c4:	d437      	bmi.n	8006636 <_printf_float+0x38a>
 80065c6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80065c8:	ebaa 0903 	sub.w	r9, sl, r3
 80065cc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80065ce:	ebaa 0303 	sub.w	r3, sl, r3
 80065d2:	4599      	cmp	r9, r3
 80065d4:	bfa8      	it	ge
 80065d6:	4699      	movge	r9, r3
 80065d8:	f1b9 0f00 	cmp.w	r9, #0
 80065dc:	dc33      	bgt.n	8006646 <_printf_float+0x39a>
 80065de:	f04f 0800 	mov.w	r8, #0
 80065e2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80065e6:	f104 0b1a 	add.w	fp, r4, #26
 80065ea:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80065ec:	ebaa 0303 	sub.w	r3, sl, r3
 80065f0:	eba3 0309 	sub.w	r3, r3, r9
 80065f4:	4543      	cmp	r3, r8
 80065f6:	f77f af7a 	ble.w	80064ee <_printf_float+0x242>
 80065fa:	2301      	movs	r3, #1
 80065fc:	465a      	mov	r2, fp
 80065fe:	4631      	mov	r1, r6
 8006600:	4628      	mov	r0, r5
 8006602:	47b8      	blx	r7
 8006604:	3001      	adds	r0, #1
 8006606:	f43f aeac 	beq.w	8006362 <_printf_float+0xb6>
 800660a:	f108 0801 	add.w	r8, r8, #1
 800660e:	e7ec      	b.n	80065ea <_printf_float+0x33e>
 8006610:	4642      	mov	r2, r8
 8006612:	4631      	mov	r1, r6
 8006614:	4628      	mov	r0, r5
 8006616:	47b8      	blx	r7
 8006618:	3001      	adds	r0, #1
 800661a:	d1c2      	bne.n	80065a2 <_printf_float+0x2f6>
 800661c:	e6a1      	b.n	8006362 <_printf_float+0xb6>
 800661e:	2301      	movs	r3, #1
 8006620:	4631      	mov	r1, r6
 8006622:	4628      	mov	r0, r5
 8006624:	920a      	str	r2, [sp, #40]	@ 0x28
 8006626:	47b8      	blx	r7
 8006628:	3001      	adds	r0, #1
 800662a:	f43f ae9a 	beq.w	8006362 <_printf_float+0xb6>
 800662e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006630:	f10b 0b01 	add.w	fp, fp, #1
 8006634:	e7bb      	b.n	80065ae <_printf_float+0x302>
 8006636:	4631      	mov	r1, r6
 8006638:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800663c:	4628      	mov	r0, r5
 800663e:	47b8      	blx	r7
 8006640:	3001      	adds	r0, #1
 8006642:	d1c0      	bne.n	80065c6 <_printf_float+0x31a>
 8006644:	e68d      	b.n	8006362 <_printf_float+0xb6>
 8006646:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006648:	464b      	mov	r3, r9
 800664a:	4631      	mov	r1, r6
 800664c:	4628      	mov	r0, r5
 800664e:	4442      	add	r2, r8
 8006650:	47b8      	blx	r7
 8006652:	3001      	adds	r0, #1
 8006654:	d1c3      	bne.n	80065de <_printf_float+0x332>
 8006656:	e684      	b.n	8006362 <_printf_float+0xb6>
 8006658:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800665c:	f1ba 0f01 	cmp.w	sl, #1
 8006660:	dc01      	bgt.n	8006666 <_printf_float+0x3ba>
 8006662:	07db      	lsls	r3, r3, #31
 8006664:	d536      	bpl.n	80066d4 <_printf_float+0x428>
 8006666:	2301      	movs	r3, #1
 8006668:	4642      	mov	r2, r8
 800666a:	4631      	mov	r1, r6
 800666c:	4628      	mov	r0, r5
 800666e:	47b8      	blx	r7
 8006670:	3001      	adds	r0, #1
 8006672:	f43f ae76 	beq.w	8006362 <_printf_float+0xb6>
 8006676:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800667a:	4631      	mov	r1, r6
 800667c:	4628      	mov	r0, r5
 800667e:	47b8      	blx	r7
 8006680:	3001      	adds	r0, #1
 8006682:	f43f ae6e 	beq.w	8006362 <_printf_float+0xb6>
 8006686:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800668a:	2200      	movs	r2, #0
 800668c:	2300      	movs	r3, #0
 800668e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006692:	f7fa f989 	bl	80009a8 <__aeabi_dcmpeq>
 8006696:	b9c0      	cbnz	r0, 80066ca <_printf_float+0x41e>
 8006698:	4653      	mov	r3, sl
 800669a:	f108 0201 	add.w	r2, r8, #1
 800669e:	4631      	mov	r1, r6
 80066a0:	4628      	mov	r0, r5
 80066a2:	47b8      	blx	r7
 80066a4:	3001      	adds	r0, #1
 80066a6:	d10c      	bne.n	80066c2 <_printf_float+0x416>
 80066a8:	e65b      	b.n	8006362 <_printf_float+0xb6>
 80066aa:	2301      	movs	r3, #1
 80066ac:	465a      	mov	r2, fp
 80066ae:	4631      	mov	r1, r6
 80066b0:	4628      	mov	r0, r5
 80066b2:	47b8      	blx	r7
 80066b4:	3001      	adds	r0, #1
 80066b6:	f43f ae54 	beq.w	8006362 <_printf_float+0xb6>
 80066ba:	f108 0801 	add.w	r8, r8, #1
 80066be:	45d0      	cmp	r8, sl
 80066c0:	dbf3      	blt.n	80066aa <_printf_float+0x3fe>
 80066c2:	464b      	mov	r3, r9
 80066c4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80066c8:	e6e0      	b.n	800648c <_printf_float+0x1e0>
 80066ca:	f04f 0800 	mov.w	r8, #0
 80066ce:	f104 0b1a 	add.w	fp, r4, #26
 80066d2:	e7f4      	b.n	80066be <_printf_float+0x412>
 80066d4:	2301      	movs	r3, #1
 80066d6:	4642      	mov	r2, r8
 80066d8:	e7e1      	b.n	800669e <_printf_float+0x3f2>
 80066da:	2301      	movs	r3, #1
 80066dc:	464a      	mov	r2, r9
 80066de:	4631      	mov	r1, r6
 80066e0:	4628      	mov	r0, r5
 80066e2:	47b8      	blx	r7
 80066e4:	3001      	adds	r0, #1
 80066e6:	f43f ae3c 	beq.w	8006362 <_printf_float+0xb6>
 80066ea:	f108 0801 	add.w	r8, r8, #1
 80066ee:	68e3      	ldr	r3, [r4, #12]
 80066f0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80066f2:	1a5b      	subs	r3, r3, r1
 80066f4:	4543      	cmp	r3, r8
 80066f6:	dcf0      	bgt.n	80066da <_printf_float+0x42e>
 80066f8:	e6fd      	b.n	80064f6 <_printf_float+0x24a>
 80066fa:	f04f 0800 	mov.w	r8, #0
 80066fe:	f104 0919 	add.w	r9, r4, #25
 8006702:	e7f4      	b.n	80066ee <_printf_float+0x442>

08006704 <_printf_common>:
 8006704:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006708:	4616      	mov	r6, r2
 800670a:	4698      	mov	r8, r3
 800670c:	688a      	ldr	r2, [r1, #8]
 800670e:	690b      	ldr	r3, [r1, #16]
 8006710:	4607      	mov	r7, r0
 8006712:	4293      	cmp	r3, r2
 8006714:	bfb8      	it	lt
 8006716:	4613      	movlt	r3, r2
 8006718:	6033      	str	r3, [r6, #0]
 800671a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800671e:	460c      	mov	r4, r1
 8006720:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006724:	b10a      	cbz	r2, 800672a <_printf_common+0x26>
 8006726:	3301      	adds	r3, #1
 8006728:	6033      	str	r3, [r6, #0]
 800672a:	6823      	ldr	r3, [r4, #0]
 800672c:	0699      	lsls	r1, r3, #26
 800672e:	bf42      	ittt	mi
 8006730:	6833      	ldrmi	r3, [r6, #0]
 8006732:	3302      	addmi	r3, #2
 8006734:	6033      	strmi	r3, [r6, #0]
 8006736:	6825      	ldr	r5, [r4, #0]
 8006738:	f015 0506 	ands.w	r5, r5, #6
 800673c:	d106      	bne.n	800674c <_printf_common+0x48>
 800673e:	f104 0a19 	add.w	sl, r4, #25
 8006742:	68e3      	ldr	r3, [r4, #12]
 8006744:	6832      	ldr	r2, [r6, #0]
 8006746:	1a9b      	subs	r3, r3, r2
 8006748:	42ab      	cmp	r3, r5
 800674a:	dc2b      	bgt.n	80067a4 <_printf_common+0xa0>
 800674c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006750:	6822      	ldr	r2, [r4, #0]
 8006752:	3b00      	subs	r3, #0
 8006754:	bf18      	it	ne
 8006756:	2301      	movne	r3, #1
 8006758:	0692      	lsls	r2, r2, #26
 800675a:	d430      	bmi.n	80067be <_printf_common+0xba>
 800675c:	4641      	mov	r1, r8
 800675e:	4638      	mov	r0, r7
 8006760:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006764:	47c8      	blx	r9
 8006766:	3001      	adds	r0, #1
 8006768:	d023      	beq.n	80067b2 <_printf_common+0xae>
 800676a:	6823      	ldr	r3, [r4, #0]
 800676c:	6922      	ldr	r2, [r4, #16]
 800676e:	f003 0306 	and.w	r3, r3, #6
 8006772:	2b04      	cmp	r3, #4
 8006774:	bf14      	ite	ne
 8006776:	2500      	movne	r5, #0
 8006778:	6833      	ldreq	r3, [r6, #0]
 800677a:	f04f 0600 	mov.w	r6, #0
 800677e:	bf08      	it	eq
 8006780:	68e5      	ldreq	r5, [r4, #12]
 8006782:	f104 041a 	add.w	r4, r4, #26
 8006786:	bf08      	it	eq
 8006788:	1aed      	subeq	r5, r5, r3
 800678a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800678e:	bf08      	it	eq
 8006790:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006794:	4293      	cmp	r3, r2
 8006796:	bfc4      	itt	gt
 8006798:	1a9b      	subgt	r3, r3, r2
 800679a:	18ed      	addgt	r5, r5, r3
 800679c:	42b5      	cmp	r5, r6
 800679e:	d11a      	bne.n	80067d6 <_printf_common+0xd2>
 80067a0:	2000      	movs	r0, #0
 80067a2:	e008      	b.n	80067b6 <_printf_common+0xb2>
 80067a4:	2301      	movs	r3, #1
 80067a6:	4652      	mov	r2, sl
 80067a8:	4641      	mov	r1, r8
 80067aa:	4638      	mov	r0, r7
 80067ac:	47c8      	blx	r9
 80067ae:	3001      	adds	r0, #1
 80067b0:	d103      	bne.n	80067ba <_printf_common+0xb6>
 80067b2:	f04f 30ff 	mov.w	r0, #4294967295
 80067b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80067ba:	3501      	adds	r5, #1
 80067bc:	e7c1      	b.n	8006742 <_printf_common+0x3e>
 80067be:	2030      	movs	r0, #48	@ 0x30
 80067c0:	18e1      	adds	r1, r4, r3
 80067c2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80067c6:	1c5a      	adds	r2, r3, #1
 80067c8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80067cc:	4422      	add	r2, r4
 80067ce:	3302      	adds	r3, #2
 80067d0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80067d4:	e7c2      	b.n	800675c <_printf_common+0x58>
 80067d6:	2301      	movs	r3, #1
 80067d8:	4622      	mov	r2, r4
 80067da:	4641      	mov	r1, r8
 80067dc:	4638      	mov	r0, r7
 80067de:	47c8      	blx	r9
 80067e0:	3001      	adds	r0, #1
 80067e2:	d0e6      	beq.n	80067b2 <_printf_common+0xae>
 80067e4:	3601      	adds	r6, #1
 80067e6:	e7d9      	b.n	800679c <_printf_common+0x98>

080067e8 <_printf_i>:
 80067e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80067ec:	7e0f      	ldrb	r7, [r1, #24]
 80067ee:	4691      	mov	r9, r2
 80067f0:	2f78      	cmp	r7, #120	@ 0x78
 80067f2:	4680      	mov	r8, r0
 80067f4:	460c      	mov	r4, r1
 80067f6:	469a      	mov	sl, r3
 80067f8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80067fa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80067fe:	d807      	bhi.n	8006810 <_printf_i+0x28>
 8006800:	2f62      	cmp	r7, #98	@ 0x62
 8006802:	d80a      	bhi.n	800681a <_printf_i+0x32>
 8006804:	2f00      	cmp	r7, #0
 8006806:	f000 80d1 	beq.w	80069ac <_printf_i+0x1c4>
 800680a:	2f58      	cmp	r7, #88	@ 0x58
 800680c:	f000 80b8 	beq.w	8006980 <_printf_i+0x198>
 8006810:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006814:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006818:	e03a      	b.n	8006890 <_printf_i+0xa8>
 800681a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800681e:	2b15      	cmp	r3, #21
 8006820:	d8f6      	bhi.n	8006810 <_printf_i+0x28>
 8006822:	a101      	add	r1, pc, #4	@ (adr r1, 8006828 <_printf_i+0x40>)
 8006824:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006828:	08006881 	.word	0x08006881
 800682c:	08006895 	.word	0x08006895
 8006830:	08006811 	.word	0x08006811
 8006834:	08006811 	.word	0x08006811
 8006838:	08006811 	.word	0x08006811
 800683c:	08006811 	.word	0x08006811
 8006840:	08006895 	.word	0x08006895
 8006844:	08006811 	.word	0x08006811
 8006848:	08006811 	.word	0x08006811
 800684c:	08006811 	.word	0x08006811
 8006850:	08006811 	.word	0x08006811
 8006854:	08006993 	.word	0x08006993
 8006858:	080068bf 	.word	0x080068bf
 800685c:	0800694d 	.word	0x0800694d
 8006860:	08006811 	.word	0x08006811
 8006864:	08006811 	.word	0x08006811
 8006868:	080069b5 	.word	0x080069b5
 800686c:	08006811 	.word	0x08006811
 8006870:	080068bf 	.word	0x080068bf
 8006874:	08006811 	.word	0x08006811
 8006878:	08006811 	.word	0x08006811
 800687c:	08006955 	.word	0x08006955
 8006880:	6833      	ldr	r3, [r6, #0]
 8006882:	1d1a      	adds	r2, r3, #4
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	6032      	str	r2, [r6, #0]
 8006888:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800688c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006890:	2301      	movs	r3, #1
 8006892:	e09c      	b.n	80069ce <_printf_i+0x1e6>
 8006894:	6833      	ldr	r3, [r6, #0]
 8006896:	6820      	ldr	r0, [r4, #0]
 8006898:	1d19      	adds	r1, r3, #4
 800689a:	6031      	str	r1, [r6, #0]
 800689c:	0606      	lsls	r6, r0, #24
 800689e:	d501      	bpl.n	80068a4 <_printf_i+0xbc>
 80068a0:	681d      	ldr	r5, [r3, #0]
 80068a2:	e003      	b.n	80068ac <_printf_i+0xc4>
 80068a4:	0645      	lsls	r5, r0, #25
 80068a6:	d5fb      	bpl.n	80068a0 <_printf_i+0xb8>
 80068a8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80068ac:	2d00      	cmp	r5, #0
 80068ae:	da03      	bge.n	80068b8 <_printf_i+0xd0>
 80068b0:	232d      	movs	r3, #45	@ 0x2d
 80068b2:	426d      	negs	r5, r5
 80068b4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80068b8:	230a      	movs	r3, #10
 80068ba:	4858      	ldr	r0, [pc, #352]	@ (8006a1c <_printf_i+0x234>)
 80068bc:	e011      	b.n	80068e2 <_printf_i+0xfa>
 80068be:	6821      	ldr	r1, [r4, #0]
 80068c0:	6833      	ldr	r3, [r6, #0]
 80068c2:	0608      	lsls	r0, r1, #24
 80068c4:	f853 5b04 	ldr.w	r5, [r3], #4
 80068c8:	d402      	bmi.n	80068d0 <_printf_i+0xe8>
 80068ca:	0649      	lsls	r1, r1, #25
 80068cc:	bf48      	it	mi
 80068ce:	b2ad      	uxthmi	r5, r5
 80068d0:	2f6f      	cmp	r7, #111	@ 0x6f
 80068d2:	6033      	str	r3, [r6, #0]
 80068d4:	bf14      	ite	ne
 80068d6:	230a      	movne	r3, #10
 80068d8:	2308      	moveq	r3, #8
 80068da:	4850      	ldr	r0, [pc, #320]	@ (8006a1c <_printf_i+0x234>)
 80068dc:	2100      	movs	r1, #0
 80068de:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80068e2:	6866      	ldr	r6, [r4, #4]
 80068e4:	2e00      	cmp	r6, #0
 80068e6:	60a6      	str	r6, [r4, #8]
 80068e8:	db05      	blt.n	80068f6 <_printf_i+0x10e>
 80068ea:	6821      	ldr	r1, [r4, #0]
 80068ec:	432e      	orrs	r6, r5
 80068ee:	f021 0104 	bic.w	r1, r1, #4
 80068f2:	6021      	str	r1, [r4, #0]
 80068f4:	d04b      	beq.n	800698e <_printf_i+0x1a6>
 80068f6:	4616      	mov	r6, r2
 80068f8:	fbb5 f1f3 	udiv	r1, r5, r3
 80068fc:	fb03 5711 	mls	r7, r3, r1, r5
 8006900:	5dc7      	ldrb	r7, [r0, r7]
 8006902:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006906:	462f      	mov	r7, r5
 8006908:	42bb      	cmp	r3, r7
 800690a:	460d      	mov	r5, r1
 800690c:	d9f4      	bls.n	80068f8 <_printf_i+0x110>
 800690e:	2b08      	cmp	r3, #8
 8006910:	d10b      	bne.n	800692a <_printf_i+0x142>
 8006912:	6823      	ldr	r3, [r4, #0]
 8006914:	07df      	lsls	r7, r3, #31
 8006916:	d508      	bpl.n	800692a <_printf_i+0x142>
 8006918:	6923      	ldr	r3, [r4, #16]
 800691a:	6861      	ldr	r1, [r4, #4]
 800691c:	4299      	cmp	r1, r3
 800691e:	bfde      	ittt	le
 8006920:	2330      	movle	r3, #48	@ 0x30
 8006922:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006926:	f106 36ff 	addle.w	r6, r6, #4294967295
 800692a:	1b92      	subs	r2, r2, r6
 800692c:	6122      	str	r2, [r4, #16]
 800692e:	464b      	mov	r3, r9
 8006930:	4621      	mov	r1, r4
 8006932:	4640      	mov	r0, r8
 8006934:	f8cd a000 	str.w	sl, [sp]
 8006938:	aa03      	add	r2, sp, #12
 800693a:	f7ff fee3 	bl	8006704 <_printf_common>
 800693e:	3001      	adds	r0, #1
 8006940:	d14a      	bne.n	80069d8 <_printf_i+0x1f0>
 8006942:	f04f 30ff 	mov.w	r0, #4294967295
 8006946:	b004      	add	sp, #16
 8006948:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800694c:	6823      	ldr	r3, [r4, #0]
 800694e:	f043 0320 	orr.w	r3, r3, #32
 8006952:	6023      	str	r3, [r4, #0]
 8006954:	2778      	movs	r7, #120	@ 0x78
 8006956:	4832      	ldr	r0, [pc, #200]	@ (8006a20 <_printf_i+0x238>)
 8006958:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800695c:	6823      	ldr	r3, [r4, #0]
 800695e:	6831      	ldr	r1, [r6, #0]
 8006960:	061f      	lsls	r7, r3, #24
 8006962:	f851 5b04 	ldr.w	r5, [r1], #4
 8006966:	d402      	bmi.n	800696e <_printf_i+0x186>
 8006968:	065f      	lsls	r7, r3, #25
 800696a:	bf48      	it	mi
 800696c:	b2ad      	uxthmi	r5, r5
 800696e:	6031      	str	r1, [r6, #0]
 8006970:	07d9      	lsls	r1, r3, #31
 8006972:	bf44      	itt	mi
 8006974:	f043 0320 	orrmi.w	r3, r3, #32
 8006978:	6023      	strmi	r3, [r4, #0]
 800697a:	b11d      	cbz	r5, 8006984 <_printf_i+0x19c>
 800697c:	2310      	movs	r3, #16
 800697e:	e7ad      	b.n	80068dc <_printf_i+0xf4>
 8006980:	4826      	ldr	r0, [pc, #152]	@ (8006a1c <_printf_i+0x234>)
 8006982:	e7e9      	b.n	8006958 <_printf_i+0x170>
 8006984:	6823      	ldr	r3, [r4, #0]
 8006986:	f023 0320 	bic.w	r3, r3, #32
 800698a:	6023      	str	r3, [r4, #0]
 800698c:	e7f6      	b.n	800697c <_printf_i+0x194>
 800698e:	4616      	mov	r6, r2
 8006990:	e7bd      	b.n	800690e <_printf_i+0x126>
 8006992:	6833      	ldr	r3, [r6, #0]
 8006994:	6825      	ldr	r5, [r4, #0]
 8006996:	1d18      	adds	r0, r3, #4
 8006998:	6961      	ldr	r1, [r4, #20]
 800699a:	6030      	str	r0, [r6, #0]
 800699c:	062e      	lsls	r6, r5, #24
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	d501      	bpl.n	80069a6 <_printf_i+0x1be>
 80069a2:	6019      	str	r1, [r3, #0]
 80069a4:	e002      	b.n	80069ac <_printf_i+0x1c4>
 80069a6:	0668      	lsls	r0, r5, #25
 80069a8:	d5fb      	bpl.n	80069a2 <_printf_i+0x1ba>
 80069aa:	8019      	strh	r1, [r3, #0]
 80069ac:	2300      	movs	r3, #0
 80069ae:	4616      	mov	r6, r2
 80069b0:	6123      	str	r3, [r4, #16]
 80069b2:	e7bc      	b.n	800692e <_printf_i+0x146>
 80069b4:	6833      	ldr	r3, [r6, #0]
 80069b6:	2100      	movs	r1, #0
 80069b8:	1d1a      	adds	r2, r3, #4
 80069ba:	6032      	str	r2, [r6, #0]
 80069bc:	681e      	ldr	r6, [r3, #0]
 80069be:	6862      	ldr	r2, [r4, #4]
 80069c0:	4630      	mov	r0, r6
 80069c2:	f000 fc28 	bl	8007216 <memchr>
 80069c6:	b108      	cbz	r0, 80069cc <_printf_i+0x1e4>
 80069c8:	1b80      	subs	r0, r0, r6
 80069ca:	6060      	str	r0, [r4, #4]
 80069cc:	6863      	ldr	r3, [r4, #4]
 80069ce:	6123      	str	r3, [r4, #16]
 80069d0:	2300      	movs	r3, #0
 80069d2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80069d6:	e7aa      	b.n	800692e <_printf_i+0x146>
 80069d8:	4632      	mov	r2, r6
 80069da:	4649      	mov	r1, r9
 80069dc:	4640      	mov	r0, r8
 80069de:	6923      	ldr	r3, [r4, #16]
 80069e0:	47d0      	blx	sl
 80069e2:	3001      	adds	r0, #1
 80069e4:	d0ad      	beq.n	8006942 <_printf_i+0x15a>
 80069e6:	6823      	ldr	r3, [r4, #0]
 80069e8:	079b      	lsls	r3, r3, #30
 80069ea:	d413      	bmi.n	8006a14 <_printf_i+0x22c>
 80069ec:	68e0      	ldr	r0, [r4, #12]
 80069ee:	9b03      	ldr	r3, [sp, #12]
 80069f0:	4298      	cmp	r0, r3
 80069f2:	bfb8      	it	lt
 80069f4:	4618      	movlt	r0, r3
 80069f6:	e7a6      	b.n	8006946 <_printf_i+0x15e>
 80069f8:	2301      	movs	r3, #1
 80069fa:	4632      	mov	r2, r6
 80069fc:	4649      	mov	r1, r9
 80069fe:	4640      	mov	r0, r8
 8006a00:	47d0      	blx	sl
 8006a02:	3001      	adds	r0, #1
 8006a04:	d09d      	beq.n	8006942 <_printf_i+0x15a>
 8006a06:	3501      	adds	r5, #1
 8006a08:	68e3      	ldr	r3, [r4, #12]
 8006a0a:	9903      	ldr	r1, [sp, #12]
 8006a0c:	1a5b      	subs	r3, r3, r1
 8006a0e:	42ab      	cmp	r3, r5
 8006a10:	dcf2      	bgt.n	80069f8 <_printf_i+0x210>
 8006a12:	e7eb      	b.n	80069ec <_printf_i+0x204>
 8006a14:	2500      	movs	r5, #0
 8006a16:	f104 0619 	add.w	r6, r4, #25
 8006a1a:	e7f5      	b.n	8006a08 <_printf_i+0x220>
 8006a1c:	0800afd4 	.word	0x0800afd4
 8006a20:	0800afe5 	.word	0x0800afe5

08006a24 <_scanf_float>:
 8006a24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a28:	b087      	sub	sp, #28
 8006a2a:	9303      	str	r3, [sp, #12]
 8006a2c:	688b      	ldr	r3, [r1, #8]
 8006a2e:	4691      	mov	r9, r2
 8006a30:	1e5a      	subs	r2, r3, #1
 8006a32:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8006a36:	bf82      	ittt	hi
 8006a38:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8006a3c:	eb03 0b05 	addhi.w	fp, r3, r5
 8006a40:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8006a44:	460a      	mov	r2, r1
 8006a46:	f04f 0500 	mov.w	r5, #0
 8006a4a:	bf88      	it	hi
 8006a4c:	608b      	strhi	r3, [r1, #8]
 8006a4e:	680b      	ldr	r3, [r1, #0]
 8006a50:	4680      	mov	r8, r0
 8006a52:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8006a56:	f842 3b1c 	str.w	r3, [r2], #28
 8006a5a:	460c      	mov	r4, r1
 8006a5c:	bf98      	it	ls
 8006a5e:	f04f 0b00 	movls.w	fp, #0
 8006a62:	4616      	mov	r6, r2
 8006a64:	46aa      	mov	sl, r5
 8006a66:	462f      	mov	r7, r5
 8006a68:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006a6c:	9201      	str	r2, [sp, #4]
 8006a6e:	9502      	str	r5, [sp, #8]
 8006a70:	68a2      	ldr	r2, [r4, #8]
 8006a72:	b15a      	cbz	r2, 8006a8c <_scanf_float+0x68>
 8006a74:	f8d9 3000 	ldr.w	r3, [r9]
 8006a78:	781b      	ldrb	r3, [r3, #0]
 8006a7a:	2b4e      	cmp	r3, #78	@ 0x4e
 8006a7c:	d862      	bhi.n	8006b44 <_scanf_float+0x120>
 8006a7e:	2b40      	cmp	r3, #64	@ 0x40
 8006a80:	d83a      	bhi.n	8006af8 <_scanf_float+0xd4>
 8006a82:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8006a86:	b2c8      	uxtb	r0, r1
 8006a88:	280e      	cmp	r0, #14
 8006a8a:	d938      	bls.n	8006afe <_scanf_float+0xda>
 8006a8c:	b11f      	cbz	r7, 8006a96 <_scanf_float+0x72>
 8006a8e:	6823      	ldr	r3, [r4, #0]
 8006a90:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006a94:	6023      	str	r3, [r4, #0]
 8006a96:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006a9a:	f1ba 0f01 	cmp.w	sl, #1
 8006a9e:	f200 8114 	bhi.w	8006cca <_scanf_float+0x2a6>
 8006aa2:	9b01      	ldr	r3, [sp, #4]
 8006aa4:	429e      	cmp	r6, r3
 8006aa6:	f200 8105 	bhi.w	8006cb4 <_scanf_float+0x290>
 8006aaa:	2001      	movs	r0, #1
 8006aac:	b007      	add	sp, #28
 8006aae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ab2:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8006ab6:	2a0d      	cmp	r2, #13
 8006ab8:	d8e8      	bhi.n	8006a8c <_scanf_float+0x68>
 8006aba:	a101      	add	r1, pc, #4	@ (adr r1, 8006ac0 <_scanf_float+0x9c>)
 8006abc:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006ac0:	08006c09 	.word	0x08006c09
 8006ac4:	08006a8d 	.word	0x08006a8d
 8006ac8:	08006a8d 	.word	0x08006a8d
 8006acc:	08006a8d 	.word	0x08006a8d
 8006ad0:	08006c65 	.word	0x08006c65
 8006ad4:	08006c3f 	.word	0x08006c3f
 8006ad8:	08006a8d 	.word	0x08006a8d
 8006adc:	08006a8d 	.word	0x08006a8d
 8006ae0:	08006c17 	.word	0x08006c17
 8006ae4:	08006a8d 	.word	0x08006a8d
 8006ae8:	08006a8d 	.word	0x08006a8d
 8006aec:	08006a8d 	.word	0x08006a8d
 8006af0:	08006a8d 	.word	0x08006a8d
 8006af4:	08006bd3 	.word	0x08006bd3
 8006af8:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8006afc:	e7db      	b.n	8006ab6 <_scanf_float+0x92>
 8006afe:	290e      	cmp	r1, #14
 8006b00:	d8c4      	bhi.n	8006a8c <_scanf_float+0x68>
 8006b02:	a001      	add	r0, pc, #4	@ (adr r0, 8006b08 <_scanf_float+0xe4>)
 8006b04:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006b08:	08006bc3 	.word	0x08006bc3
 8006b0c:	08006a8d 	.word	0x08006a8d
 8006b10:	08006bc3 	.word	0x08006bc3
 8006b14:	08006c53 	.word	0x08006c53
 8006b18:	08006a8d 	.word	0x08006a8d
 8006b1c:	08006b65 	.word	0x08006b65
 8006b20:	08006ba9 	.word	0x08006ba9
 8006b24:	08006ba9 	.word	0x08006ba9
 8006b28:	08006ba9 	.word	0x08006ba9
 8006b2c:	08006ba9 	.word	0x08006ba9
 8006b30:	08006ba9 	.word	0x08006ba9
 8006b34:	08006ba9 	.word	0x08006ba9
 8006b38:	08006ba9 	.word	0x08006ba9
 8006b3c:	08006ba9 	.word	0x08006ba9
 8006b40:	08006ba9 	.word	0x08006ba9
 8006b44:	2b6e      	cmp	r3, #110	@ 0x6e
 8006b46:	d809      	bhi.n	8006b5c <_scanf_float+0x138>
 8006b48:	2b60      	cmp	r3, #96	@ 0x60
 8006b4a:	d8b2      	bhi.n	8006ab2 <_scanf_float+0x8e>
 8006b4c:	2b54      	cmp	r3, #84	@ 0x54
 8006b4e:	d07b      	beq.n	8006c48 <_scanf_float+0x224>
 8006b50:	2b59      	cmp	r3, #89	@ 0x59
 8006b52:	d19b      	bne.n	8006a8c <_scanf_float+0x68>
 8006b54:	2d07      	cmp	r5, #7
 8006b56:	d199      	bne.n	8006a8c <_scanf_float+0x68>
 8006b58:	2508      	movs	r5, #8
 8006b5a:	e02f      	b.n	8006bbc <_scanf_float+0x198>
 8006b5c:	2b74      	cmp	r3, #116	@ 0x74
 8006b5e:	d073      	beq.n	8006c48 <_scanf_float+0x224>
 8006b60:	2b79      	cmp	r3, #121	@ 0x79
 8006b62:	e7f6      	b.n	8006b52 <_scanf_float+0x12e>
 8006b64:	6821      	ldr	r1, [r4, #0]
 8006b66:	05c8      	lsls	r0, r1, #23
 8006b68:	d51e      	bpl.n	8006ba8 <_scanf_float+0x184>
 8006b6a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8006b6e:	6021      	str	r1, [r4, #0]
 8006b70:	3701      	adds	r7, #1
 8006b72:	f1bb 0f00 	cmp.w	fp, #0
 8006b76:	d003      	beq.n	8006b80 <_scanf_float+0x15c>
 8006b78:	3201      	adds	r2, #1
 8006b7a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006b7e:	60a2      	str	r2, [r4, #8]
 8006b80:	68a3      	ldr	r3, [r4, #8]
 8006b82:	3b01      	subs	r3, #1
 8006b84:	60a3      	str	r3, [r4, #8]
 8006b86:	6923      	ldr	r3, [r4, #16]
 8006b88:	3301      	adds	r3, #1
 8006b8a:	6123      	str	r3, [r4, #16]
 8006b8c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8006b90:	3b01      	subs	r3, #1
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	f8c9 3004 	str.w	r3, [r9, #4]
 8006b98:	f340 8083 	ble.w	8006ca2 <_scanf_float+0x27e>
 8006b9c:	f8d9 3000 	ldr.w	r3, [r9]
 8006ba0:	3301      	adds	r3, #1
 8006ba2:	f8c9 3000 	str.w	r3, [r9]
 8006ba6:	e763      	b.n	8006a70 <_scanf_float+0x4c>
 8006ba8:	eb1a 0105 	adds.w	r1, sl, r5
 8006bac:	f47f af6e 	bne.w	8006a8c <_scanf_float+0x68>
 8006bb0:	460d      	mov	r5, r1
 8006bb2:	468a      	mov	sl, r1
 8006bb4:	6822      	ldr	r2, [r4, #0]
 8006bb6:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8006bba:	6022      	str	r2, [r4, #0]
 8006bbc:	f806 3b01 	strb.w	r3, [r6], #1
 8006bc0:	e7de      	b.n	8006b80 <_scanf_float+0x15c>
 8006bc2:	6822      	ldr	r2, [r4, #0]
 8006bc4:	0610      	lsls	r0, r2, #24
 8006bc6:	f57f af61 	bpl.w	8006a8c <_scanf_float+0x68>
 8006bca:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006bce:	6022      	str	r2, [r4, #0]
 8006bd0:	e7f4      	b.n	8006bbc <_scanf_float+0x198>
 8006bd2:	f1ba 0f00 	cmp.w	sl, #0
 8006bd6:	d10c      	bne.n	8006bf2 <_scanf_float+0x1ce>
 8006bd8:	b977      	cbnz	r7, 8006bf8 <_scanf_float+0x1d4>
 8006bda:	6822      	ldr	r2, [r4, #0]
 8006bdc:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8006be0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006be4:	d108      	bne.n	8006bf8 <_scanf_float+0x1d4>
 8006be6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006bea:	f04f 0a01 	mov.w	sl, #1
 8006bee:	6022      	str	r2, [r4, #0]
 8006bf0:	e7e4      	b.n	8006bbc <_scanf_float+0x198>
 8006bf2:	f1ba 0f02 	cmp.w	sl, #2
 8006bf6:	d051      	beq.n	8006c9c <_scanf_float+0x278>
 8006bf8:	2d01      	cmp	r5, #1
 8006bfa:	d002      	beq.n	8006c02 <_scanf_float+0x1de>
 8006bfc:	2d04      	cmp	r5, #4
 8006bfe:	f47f af45 	bne.w	8006a8c <_scanf_float+0x68>
 8006c02:	3501      	adds	r5, #1
 8006c04:	b2ed      	uxtb	r5, r5
 8006c06:	e7d9      	b.n	8006bbc <_scanf_float+0x198>
 8006c08:	f1ba 0f01 	cmp.w	sl, #1
 8006c0c:	f47f af3e 	bne.w	8006a8c <_scanf_float+0x68>
 8006c10:	f04f 0a02 	mov.w	sl, #2
 8006c14:	e7d2      	b.n	8006bbc <_scanf_float+0x198>
 8006c16:	b975      	cbnz	r5, 8006c36 <_scanf_float+0x212>
 8006c18:	2f00      	cmp	r7, #0
 8006c1a:	f47f af38 	bne.w	8006a8e <_scanf_float+0x6a>
 8006c1e:	6822      	ldr	r2, [r4, #0]
 8006c20:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8006c24:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006c28:	f040 80ff 	bne.w	8006e2a <_scanf_float+0x406>
 8006c2c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006c30:	2501      	movs	r5, #1
 8006c32:	6022      	str	r2, [r4, #0]
 8006c34:	e7c2      	b.n	8006bbc <_scanf_float+0x198>
 8006c36:	2d03      	cmp	r5, #3
 8006c38:	d0e3      	beq.n	8006c02 <_scanf_float+0x1de>
 8006c3a:	2d05      	cmp	r5, #5
 8006c3c:	e7df      	b.n	8006bfe <_scanf_float+0x1da>
 8006c3e:	2d02      	cmp	r5, #2
 8006c40:	f47f af24 	bne.w	8006a8c <_scanf_float+0x68>
 8006c44:	2503      	movs	r5, #3
 8006c46:	e7b9      	b.n	8006bbc <_scanf_float+0x198>
 8006c48:	2d06      	cmp	r5, #6
 8006c4a:	f47f af1f 	bne.w	8006a8c <_scanf_float+0x68>
 8006c4e:	2507      	movs	r5, #7
 8006c50:	e7b4      	b.n	8006bbc <_scanf_float+0x198>
 8006c52:	6822      	ldr	r2, [r4, #0]
 8006c54:	0591      	lsls	r1, r2, #22
 8006c56:	f57f af19 	bpl.w	8006a8c <_scanf_float+0x68>
 8006c5a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8006c5e:	6022      	str	r2, [r4, #0]
 8006c60:	9702      	str	r7, [sp, #8]
 8006c62:	e7ab      	b.n	8006bbc <_scanf_float+0x198>
 8006c64:	6822      	ldr	r2, [r4, #0]
 8006c66:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8006c6a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8006c6e:	d005      	beq.n	8006c7c <_scanf_float+0x258>
 8006c70:	0550      	lsls	r0, r2, #21
 8006c72:	f57f af0b 	bpl.w	8006a8c <_scanf_float+0x68>
 8006c76:	2f00      	cmp	r7, #0
 8006c78:	f000 80d7 	beq.w	8006e2a <_scanf_float+0x406>
 8006c7c:	0591      	lsls	r1, r2, #22
 8006c7e:	bf58      	it	pl
 8006c80:	9902      	ldrpl	r1, [sp, #8]
 8006c82:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006c86:	bf58      	it	pl
 8006c88:	1a79      	subpl	r1, r7, r1
 8006c8a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8006c8e:	f04f 0700 	mov.w	r7, #0
 8006c92:	bf58      	it	pl
 8006c94:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006c98:	6022      	str	r2, [r4, #0]
 8006c9a:	e78f      	b.n	8006bbc <_scanf_float+0x198>
 8006c9c:	f04f 0a03 	mov.w	sl, #3
 8006ca0:	e78c      	b.n	8006bbc <_scanf_float+0x198>
 8006ca2:	4649      	mov	r1, r9
 8006ca4:	4640      	mov	r0, r8
 8006ca6:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8006caa:	4798      	blx	r3
 8006cac:	2800      	cmp	r0, #0
 8006cae:	f43f aedf 	beq.w	8006a70 <_scanf_float+0x4c>
 8006cb2:	e6eb      	b.n	8006a8c <_scanf_float+0x68>
 8006cb4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006cb8:	464a      	mov	r2, r9
 8006cba:	4640      	mov	r0, r8
 8006cbc:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006cc0:	4798      	blx	r3
 8006cc2:	6923      	ldr	r3, [r4, #16]
 8006cc4:	3b01      	subs	r3, #1
 8006cc6:	6123      	str	r3, [r4, #16]
 8006cc8:	e6eb      	b.n	8006aa2 <_scanf_float+0x7e>
 8006cca:	1e6b      	subs	r3, r5, #1
 8006ccc:	2b06      	cmp	r3, #6
 8006cce:	d824      	bhi.n	8006d1a <_scanf_float+0x2f6>
 8006cd0:	2d02      	cmp	r5, #2
 8006cd2:	d836      	bhi.n	8006d42 <_scanf_float+0x31e>
 8006cd4:	9b01      	ldr	r3, [sp, #4]
 8006cd6:	429e      	cmp	r6, r3
 8006cd8:	f67f aee7 	bls.w	8006aaa <_scanf_float+0x86>
 8006cdc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006ce0:	464a      	mov	r2, r9
 8006ce2:	4640      	mov	r0, r8
 8006ce4:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006ce8:	4798      	blx	r3
 8006cea:	6923      	ldr	r3, [r4, #16]
 8006cec:	3b01      	subs	r3, #1
 8006cee:	6123      	str	r3, [r4, #16]
 8006cf0:	e7f0      	b.n	8006cd4 <_scanf_float+0x2b0>
 8006cf2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006cf6:	464a      	mov	r2, r9
 8006cf8:	4640      	mov	r0, r8
 8006cfa:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8006cfe:	4798      	blx	r3
 8006d00:	6923      	ldr	r3, [r4, #16]
 8006d02:	3b01      	subs	r3, #1
 8006d04:	6123      	str	r3, [r4, #16]
 8006d06:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006d0a:	fa5f fa8a 	uxtb.w	sl, sl
 8006d0e:	f1ba 0f02 	cmp.w	sl, #2
 8006d12:	d1ee      	bne.n	8006cf2 <_scanf_float+0x2ce>
 8006d14:	3d03      	subs	r5, #3
 8006d16:	b2ed      	uxtb	r5, r5
 8006d18:	1b76      	subs	r6, r6, r5
 8006d1a:	6823      	ldr	r3, [r4, #0]
 8006d1c:	05da      	lsls	r2, r3, #23
 8006d1e:	d530      	bpl.n	8006d82 <_scanf_float+0x35e>
 8006d20:	055b      	lsls	r3, r3, #21
 8006d22:	d511      	bpl.n	8006d48 <_scanf_float+0x324>
 8006d24:	9b01      	ldr	r3, [sp, #4]
 8006d26:	429e      	cmp	r6, r3
 8006d28:	f67f aebf 	bls.w	8006aaa <_scanf_float+0x86>
 8006d2c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006d30:	464a      	mov	r2, r9
 8006d32:	4640      	mov	r0, r8
 8006d34:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006d38:	4798      	blx	r3
 8006d3a:	6923      	ldr	r3, [r4, #16]
 8006d3c:	3b01      	subs	r3, #1
 8006d3e:	6123      	str	r3, [r4, #16]
 8006d40:	e7f0      	b.n	8006d24 <_scanf_float+0x300>
 8006d42:	46aa      	mov	sl, r5
 8006d44:	46b3      	mov	fp, r6
 8006d46:	e7de      	b.n	8006d06 <_scanf_float+0x2e2>
 8006d48:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8006d4c:	6923      	ldr	r3, [r4, #16]
 8006d4e:	2965      	cmp	r1, #101	@ 0x65
 8006d50:	f103 33ff 	add.w	r3, r3, #4294967295
 8006d54:	f106 35ff 	add.w	r5, r6, #4294967295
 8006d58:	6123      	str	r3, [r4, #16]
 8006d5a:	d00c      	beq.n	8006d76 <_scanf_float+0x352>
 8006d5c:	2945      	cmp	r1, #69	@ 0x45
 8006d5e:	d00a      	beq.n	8006d76 <_scanf_float+0x352>
 8006d60:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006d64:	464a      	mov	r2, r9
 8006d66:	4640      	mov	r0, r8
 8006d68:	4798      	blx	r3
 8006d6a:	6923      	ldr	r3, [r4, #16]
 8006d6c:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006d70:	3b01      	subs	r3, #1
 8006d72:	1eb5      	subs	r5, r6, #2
 8006d74:	6123      	str	r3, [r4, #16]
 8006d76:	464a      	mov	r2, r9
 8006d78:	4640      	mov	r0, r8
 8006d7a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006d7e:	4798      	blx	r3
 8006d80:	462e      	mov	r6, r5
 8006d82:	6822      	ldr	r2, [r4, #0]
 8006d84:	f012 0210 	ands.w	r2, r2, #16
 8006d88:	d001      	beq.n	8006d8e <_scanf_float+0x36a>
 8006d8a:	2000      	movs	r0, #0
 8006d8c:	e68e      	b.n	8006aac <_scanf_float+0x88>
 8006d8e:	7032      	strb	r2, [r6, #0]
 8006d90:	6823      	ldr	r3, [r4, #0]
 8006d92:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006d96:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006d9a:	d125      	bne.n	8006de8 <_scanf_float+0x3c4>
 8006d9c:	9b02      	ldr	r3, [sp, #8]
 8006d9e:	429f      	cmp	r7, r3
 8006da0:	d00a      	beq.n	8006db8 <_scanf_float+0x394>
 8006da2:	1bda      	subs	r2, r3, r7
 8006da4:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8006da8:	429e      	cmp	r6, r3
 8006daa:	bf28      	it	cs
 8006dac:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8006db0:	4630      	mov	r0, r6
 8006db2:	491f      	ldr	r1, [pc, #124]	@ (8006e30 <_scanf_float+0x40c>)
 8006db4:	f000 f938 	bl	8007028 <siprintf>
 8006db8:	2200      	movs	r2, #0
 8006dba:	4640      	mov	r0, r8
 8006dbc:	9901      	ldr	r1, [sp, #4]
 8006dbe:	f002 fc4f 	bl	8009660 <_strtod_r>
 8006dc2:	9b03      	ldr	r3, [sp, #12]
 8006dc4:	6825      	ldr	r5, [r4, #0]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	f015 0f02 	tst.w	r5, #2
 8006dcc:	4606      	mov	r6, r0
 8006dce:	460f      	mov	r7, r1
 8006dd0:	f103 0204 	add.w	r2, r3, #4
 8006dd4:	d015      	beq.n	8006e02 <_scanf_float+0x3de>
 8006dd6:	9903      	ldr	r1, [sp, #12]
 8006dd8:	600a      	str	r2, [r1, #0]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	e9c3 6700 	strd	r6, r7, [r3]
 8006de0:	68e3      	ldr	r3, [r4, #12]
 8006de2:	3301      	adds	r3, #1
 8006de4:	60e3      	str	r3, [r4, #12]
 8006de6:	e7d0      	b.n	8006d8a <_scanf_float+0x366>
 8006de8:	9b04      	ldr	r3, [sp, #16]
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d0e4      	beq.n	8006db8 <_scanf_float+0x394>
 8006dee:	9905      	ldr	r1, [sp, #20]
 8006df0:	230a      	movs	r3, #10
 8006df2:	4640      	mov	r0, r8
 8006df4:	3101      	adds	r1, #1
 8006df6:	f002 fcb3 	bl	8009760 <_strtol_r>
 8006dfa:	9b04      	ldr	r3, [sp, #16]
 8006dfc:	9e05      	ldr	r6, [sp, #20]
 8006dfe:	1ac2      	subs	r2, r0, r3
 8006e00:	e7d0      	b.n	8006da4 <_scanf_float+0x380>
 8006e02:	076d      	lsls	r5, r5, #29
 8006e04:	d4e7      	bmi.n	8006dd6 <_scanf_float+0x3b2>
 8006e06:	9d03      	ldr	r5, [sp, #12]
 8006e08:	602a      	str	r2, [r5, #0]
 8006e0a:	681d      	ldr	r5, [r3, #0]
 8006e0c:	4602      	mov	r2, r0
 8006e0e:	460b      	mov	r3, r1
 8006e10:	f7f9 fdfc 	bl	8000a0c <__aeabi_dcmpun>
 8006e14:	b120      	cbz	r0, 8006e20 <_scanf_float+0x3fc>
 8006e16:	4807      	ldr	r0, [pc, #28]	@ (8006e34 <_scanf_float+0x410>)
 8006e18:	f000 fa0c 	bl	8007234 <nanf>
 8006e1c:	6028      	str	r0, [r5, #0]
 8006e1e:	e7df      	b.n	8006de0 <_scanf_float+0x3bc>
 8006e20:	4630      	mov	r0, r6
 8006e22:	4639      	mov	r1, r7
 8006e24:	f7f9 fe50 	bl	8000ac8 <__aeabi_d2f>
 8006e28:	e7f8      	b.n	8006e1c <_scanf_float+0x3f8>
 8006e2a:	2700      	movs	r7, #0
 8006e2c:	e633      	b.n	8006a96 <_scanf_float+0x72>
 8006e2e:	bf00      	nop
 8006e30:	0800aff6 	.word	0x0800aff6
 8006e34:	0800b036 	.word	0x0800b036

08006e38 <std>:
 8006e38:	2300      	movs	r3, #0
 8006e3a:	b510      	push	{r4, lr}
 8006e3c:	4604      	mov	r4, r0
 8006e3e:	e9c0 3300 	strd	r3, r3, [r0]
 8006e42:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006e46:	6083      	str	r3, [r0, #8]
 8006e48:	8181      	strh	r1, [r0, #12]
 8006e4a:	6643      	str	r3, [r0, #100]	@ 0x64
 8006e4c:	81c2      	strh	r2, [r0, #14]
 8006e4e:	6183      	str	r3, [r0, #24]
 8006e50:	4619      	mov	r1, r3
 8006e52:	2208      	movs	r2, #8
 8006e54:	305c      	adds	r0, #92	@ 0x5c
 8006e56:	f000 f94c 	bl	80070f2 <memset>
 8006e5a:	4b0d      	ldr	r3, [pc, #52]	@ (8006e90 <std+0x58>)
 8006e5c:	6224      	str	r4, [r4, #32]
 8006e5e:	6263      	str	r3, [r4, #36]	@ 0x24
 8006e60:	4b0c      	ldr	r3, [pc, #48]	@ (8006e94 <std+0x5c>)
 8006e62:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006e64:	4b0c      	ldr	r3, [pc, #48]	@ (8006e98 <std+0x60>)
 8006e66:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006e68:	4b0c      	ldr	r3, [pc, #48]	@ (8006e9c <std+0x64>)
 8006e6a:	6323      	str	r3, [r4, #48]	@ 0x30
 8006e6c:	4b0c      	ldr	r3, [pc, #48]	@ (8006ea0 <std+0x68>)
 8006e6e:	429c      	cmp	r4, r3
 8006e70:	d006      	beq.n	8006e80 <std+0x48>
 8006e72:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006e76:	4294      	cmp	r4, r2
 8006e78:	d002      	beq.n	8006e80 <std+0x48>
 8006e7a:	33d0      	adds	r3, #208	@ 0xd0
 8006e7c:	429c      	cmp	r4, r3
 8006e7e:	d105      	bne.n	8006e8c <std+0x54>
 8006e80:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006e84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e88:	f000 b9c2 	b.w	8007210 <__retarget_lock_init_recursive>
 8006e8c:	bd10      	pop	{r4, pc}
 8006e8e:	bf00      	nop
 8006e90:	0800706d 	.word	0x0800706d
 8006e94:	0800708f 	.word	0x0800708f
 8006e98:	080070c7 	.word	0x080070c7
 8006e9c:	080070eb 	.word	0x080070eb
 8006ea0:	200003dc 	.word	0x200003dc

08006ea4 <stdio_exit_handler>:
 8006ea4:	4a02      	ldr	r2, [pc, #8]	@ (8006eb0 <stdio_exit_handler+0xc>)
 8006ea6:	4903      	ldr	r1, [pc, #12]	@ (8006eb4 <stdio_exit_handler+0x10>)
 8006ea8:	4803      	ldr	r0, [pc, #12]	@ (8006eb8 <stdio_exit_handler+0x14>)
 8006eaa:	f000 b869 	b.w	8006f80 <_fwalk_sglue>
 8006eae:	bf00      	nop
 8006eb0:	20000028 	.word	0x20000028
 8006eb4:	08009b15 	.word	0x08009b15
 8006eb8:	20000038 	.word	0x20000038

08006ebc <cleanup_stdio>:
 8006ebc:	6841      	ldr	r1, [r0, #4]
 8006ebe:	4b0c      	ldr	r3, [pc, #48]	@ (8006ef0 <cleanup_stdio+0x34>)
 8006ec0:	b510      	push	{r4, lr}
 8006ec2:	4299      	cmp	r1, r3
 8006ec4:	4604      	mov	r4, r0
 8006ec6:	d001      	beq.n	8006ecc <cleanup_stdio+0x10>
 8006ec8:	f002 fe24 	bl	8009b14 <_fflush_r>
 8006ecc:	68a1      	ldr	r1, [r4, #8]
 8006ece:	4b09      	ldr	r3, [pc, #36]	@ (8006ef4 <cleanup_stdio+0x38>)
 8006ed0:	4299      	cmp	r1, r3
 8006ed2:	d002      	beq.n	8006eda <cleanup_stdio+0x1e>
 8006ed4:	4620      	mov	r0, r4
 8006ed6:	f002 fe1d 	bl	8009b14 <_fflush_r>
 8006eda:	68e1      	ldr	r1, [r4, #12]
 8006edc:	4b06      	ldr	r3, [pc, #24]	@ (8006ef8 <cleanup_stdio+0x3c>)
 8006ede:	4299      	cmp	r1, r3
 8006ee0:	d004      	beq.n	8006eec <cleanup_stdio+0x30>
 8006ee2:	4620      	mov	r0, r4
 8006ee4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ee8:	f002 be14 	b.w	8009b14 <_fflush_r>
 8006eec:	bd10      	pop	{r4, pc}
 8006eee:	bf00      	nop
 8006ef0:	200003dc 	.word	0x200003dc
 8006ef4:	20000444 	.word	0x20000444
 8006ef8:	200004ac 	.word	0x200004ac

08006efc <global_stdio_init.part.0>:
 8006efc:	b510      	push	{r4, lr}
 8006efe:	4b0b      	ldr	r3, [pc, #44]	@ (8006f2c <global_stdio_init.part.0+0x30>)
 8006f00:	4c0b      	ldr	r4, [pc, #44]	@ (8006f30 <global_stdio_init.part.0+0x34>)
 8006f02:	4a0c      	ldr	r2, [pc, #48]	@ (8006f34 <global_stdio_init.part.0+0x38>)
 8006f04:	4620      	mov	r0, r4
 8006f06:	601a      	str	r2, [r3, #0]
 8006f08:	2104      	movs	r1, #4
 8006f0a:	2200      	movs	r2, #0
 8006f0c:	f7ff ff94 	bl	8006e38 <std>
 8006f10:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006f14:	2201      	movs	r2, #1
 8006f16:	2109      	movs	r1, #9
 8006f18:	f7ff ff8e 	bl	8006e38 <std>
 8006f1c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006f20:	2202      	movs	r2, #2
 8006f22:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006f26:	2112      	movs	r1, #18
 8006f28:	f7ff bf86 	b.w	8006e38 <std>
 8006f2c:	20000514 	.word	0x20000514
 8006f30:	200003dc 	.word	0x200003dc
 8006f34:	08006ea5 	.word	0x08006ea5

08006f38 <__sfp_lock_acquire>:
 8006f38:	4801      	ldr	r0, [pc, #4]	@ (8006f40 <__sfp_lock_acquire+0x8>)
 8006f3a:	f000 b96a 	b.w	8007212 <__retarget_lock_acquire_recursive>
 8006f3e:	bf00      	nop
 8006f40:	2000051d 	.word	0x2000051d

08006f44 <__sfp_lock_release>:
 8006f44:	4801      	ldr	r0, [pc, #4]	@ (8006f4c <__sfp_lock_release+0x8>)
 8006f46:	f000 b965 	b.w	8007214 <__retarget_lock_release_recursive>
 8006f4a:	bf00      	nop
 8006f4c:	2000051d 	.word	0x2000051d

08006f50 <__sinit>:
 8006f50:	b510      	push	{r4, lr}
 8006f52:	4604      	mov	r4, r0
 8006f54:	f7ff fff0 	bl	8006f38 <__sfp_lock_acquire>
 8006f58:	6a23      	ldr	r3, [r4, #32]
 8006f5a:	b11b      	cbz	r3, 8006f64 <__sinit+0x14>
 8006f5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006f60:	f7ff bff0 	b.w	8006f44 <__sfp_lock_release>
 8006f64:	4b04      	ldr	r3, [pc, #16]	@ (8006f78 <__sinit+0x28>)
 8006f66:	6223      	str	r3, [r4, #32]
 8006f68:	4b04      	ldr	r3, [pc, #16]	@ (8006f7c <__sinit+0x2c>)
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d1f5      	bne.n	8006f5c <__sinit+0xc>
 8006f70:	f7ff ffc4 	bl	8006efc <global_stdio_init.part.0>
 8006f74:	e7f2      	b.n	8006f5c <__sinit+0xc>
 8006f76:	bf00      	nop
 8006f78:	08006ebd 	.word	0x08006ebd
 8006f7c:	20000514 	.word	0x20000514

08006f80 <_fwalk_sglue>:
 8006f80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f84:	4607      	mov	r7, r0
 8006f86:	4688      	mov	r8, r1
 8006f88:	4614      	mov	r4, r2
 8006f8a:	2600      	movs	r6, #0
 8006f8c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006f90:	f1b9 0901 	subs.w	r9, r9, #1
 8006f94:	d505      	bpl.n	8006fa2 <_fwalk_sglue+0x22>
 8006f96:	6824      	ldr	r4, [r4, #0]
 8006f98:	2c00      	cmp	r4, #0
 8006f9a:	d1f7      	bne.n	8006f8c <_fwalk_sglue+0xc>
 8006f9c:	4630      	mov	r0, r6
 8006f9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006fa2:	89ab      	ldrh	r3, [r5, #12]
 8006fa4:	2b01      	cmp	r3, #1
 8006fa6:	d907      	bls.n	8006fb8 <_fwalk_sglue+0x38>
 8006fa8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006fac:	3301      	adds	r3, #1
 8006fae:	d003      	beq.n	8006fb8 <_fwalk_sglue+0x38>
 8006fb0:	4629      	mov	r1, r5
 8006fb2:	4638      	mov	r0, r7
 8006fb4:	47c0      	blx	r8
 8006fb6:	4306      	orrs	r6, r0
 8006fb8:	3568      	adds	r5, #104	@ 0x68
 8006fba:	e7e9      	b.n	8006f90 <_fwalk_sglue+0x10>

08006fbc <sniprintf>:
 8006fbc:	b40c      	push	{r2, r3}
 8006fbe:	b530      	push	{r4, r5, lr}
 8006fc0:	4b18      	ldr	r3, [pc, #96]	@ (8007024 <sniprintf+0x68>)
 8006fc2:	1e0c      	subs	r4, r1, #0
 8006fc4:	681d      	ldr	r5, [r3, #0]
 8006fc6:	b09d      	sub	sp, #116	@ 0x74
 8006fc8:	da08      	bge.n	8006fdc <sniprintf+0x20>
 8006fca:	238b      	movs	r3, #139	@ 0x8b
 8006fcc:	f04f 30ff 	mov.w	r0, #4294967295
 8006fd0:	602b      	str	r3, [r5, #0]
 8006fd2:	b01d      	add	sp, #116	@ 0x74
 8006fd4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006fd8:	b002      	add	sp, #8
 8006fda:	4770      	bx	lr
 8006fdc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8006fe0:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006fe4:	f04f 0300 	mov.w	r3, #0
 8006fe8:	931b      	str	r3, [sp, #108]	@ 0x6c
 8006fea:	bf0c      	ite	eq
 8006fec:	4623      	moveq	r3, r4
 8006fee:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006ff2:	9304      	str	r3, [sp, #16]
 8006ff4:	9307      	str	r3, [sp, #28]
 8006ff6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006ffa:	9002      	str	r0, [sp, #8]
 8006ffc:	9006      	str	r0, [sp, #24]
 8006ffe:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007002:	4628      	mov	r0, r5
 8007004:	ab21      	add	r3, sp, #132	@ 0x84
 8007006:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007008:	a902      	add	r1, sp, #8
 800700a:	9301      	str	r3, [sp, #4]
 800700c:	f002 fc06 	bl	800981c <_svfiprintf_r>
 8007010:	1c43      	adds	r3, r0, #1
 8007012:	bfbc      	itt	lt
 8007014:	238b      	movlt	r3, #139	@ 0x8b
 8007016:	602b      	strlt	r3, [r5, #0]
 8007018:	2c00      	cmp	r4, #0
 800701a:	d0da      	beq.n	8006fd2 <sniprintf+0x16>
 800701c:	2200      	movs	r2, #0
 800701e:	9b02      	ldr	r3, [sp, #8]
 8007020:	701a      	strb	r2, [r3, #0]
 8007022:	e7d6      	b.n	8006fd2 <sniprintf+0x16>
 8007024:	20000034 	.word	0x20000034

08007028 <siprintf>:
 8007028:	b40e      	push	{r1, r2, r3}
 800702a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800702e:	b510      	push	{r4, lr}
 8007030:	2400      	movs	r4, #0
 8007032:	b09d      	sub	sp, #116	@ 0x74
 8007034:	ab1f      	add	r3, sp, #124	@ 0x7c
 8007036:	9002      	str	r0, [sp, #8]
 8007038:	9006      	str	r0, [sp, #24]
 800703a:	9107      	str	r1, [sp, #28]
 800703c:	9104      	str	r1, [sp, #16]
 800703e:	4809      	ldr	r0, [pc, #36]	@ (8007064 <siprintf+0x3c>)
 8007040:	4909      	ldr	r1, [pc, #36]	@ (8007068 <siprintf+0x40>)
 8007042:	f853 2b04 	ldr.w	r2, [r3], #4
 8007046:	9105      	str	r1, [sp, #20]
 8007048:	6800      	ldr	r0, [r0, #0]
 800704a:	a902      	add	r1, sp, #8
 800704c:	9301      	str	r3, [sp, #4]
 800704e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8007050:	f002 fbe4 	bl	800981c <_svfiprintf_r>
 8007054:	9b02      	ldr	r3, [sp, #8]
 8007056:	701c      	strb	r4, [r3, #0]
 8007058:	b01d      	add	sp, #116	@ 0x74
 800705a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800705e:	b003      	add	sp, #12
 8007060:	4770      	bx	lr
 8007062:	bf00      	nop
 8007064:	20000034 	.word	0x20000034
 8007068:	ffff0208 	.word	0xffff0208

0800706c <__sread>:
 800706c:	b510      	push	{r4, lr}
 800706e:	460c      	mov	r4, r1
 8007070:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007074:	f000 f87e 	bl	8007174 <_read_r>
 8007078:	2800      	cmp	r0, #0
 800707a:	bfab      	itete	ge
 800707c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800707e:	89a3      	ldrhlt	r3, [r4, #12]
 8007080:	181b      	addge	r3, r3, r0
 8007082:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007086:	bfac      	ite	ge
 8007088:	6563      	strge	r3, [r4, #84]	@ 0x54
 800708a:	81a3      	strhlt	r3, [r4, #12]
 800708c:	bd10      	pop	{r4, pc}

0800708e <__swrite>:
 800708e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007092:	461f      	mov	r7, r3
 8007094:	898b      	ldrh	r3, [r1, #12]
 8007096:	4605      	mov	r5, r0
 8007098:	05db      	lsls	r3, r3, #23
 800709a:	460c      	mov	r4, r1
 800709c:	4616      	mov	r6, r2
 800709e:	d505      	bpl.n	80070ac <__swrite+0x1e>
 80070a0:	2302      	movs	r3, #2
 80070a2:	2200      	movs	r2, #0
 80070a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80070a8:	f000 f852 	bl	8007150 <_lseek_r>
 80070ac:	89a3      	ldrh	r3, [r4, #12]
 80070ae:	4632      	mov	r2, r6
 80070b0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80070b4:	81a3      	strh	r3, [r4, #12]
 80070b6:	4628      	mov	r0, r5
 80070b8:	463b      	mov	r3, r7
 80070ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80070be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80070c2:	f000 b869 	b.w	8007198 <_write_r>

080070c6 <__sseek>:
 80070c6:	b510      	push	{r4, lr}
 80070c8:	460c      	mov	r4, r1
 80070ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80070ce:	f000 f83f 	bl	8007150 <_lseek_r>
 80070d2:	1c43      	adds	r3, r0, #1
 80070d4:	89a3      	ldrh	r3, [r4, #12]
 80070d6:	bf15      	itete	ne
 80070d8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80070da:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80070de:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80070e2:	81a3      	strheq	r3, [r4, #12]
 80070e4:	bf18      	it	ne
 80070e6:	81a3      	strhne	r3, [r4, #12]
 80070e8:	bd10      	pop	{r4, pc}

080070ea <__sclose>:
 80070ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80070ee:	f000 b81f 	b.w	8007130 <_close_r>

080070f2 <memset>:
 80070f2:	4603      	mov	r3, r0
 80070f4:	4402      	add	r2, r0
 80070f6:	4293      	cmp	r3, r2
 80070f8:	d100      	bne.n	80070fc <memset+0xa>
 80070fa:	4770      	bx	lr
 80070fc:	f803 1b01 	strb.w	r1, [r3], #1
 8007100:	e7f9      	b.n	80070f6 <memset+0x4>

08007102 <strncmp>:
 8007102:	b510      	push	{r4, lr}
 8007104:	b16a      	cbz	r2, 8007122 <strncmp+0x20>
 8007106:	3901      	subs	r1, #1
 8007108:	1884      	adds	r4, r0, r2
 800710a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800710e:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8007112:	429a      	cmp	r2, r3
 8007114:	d103      	bne.n	800711e <strncmp+0x1c>
 8007116:	42a0      	cmp	r0, r4
 8007118:	d001      	beq.n	800711e <strncmp+0x1c>
 800711a:	2a00      	cmp	r2, #0
 800711c:	d1f5      	bne.n	800710a <strncmp+0x8>
 800711e:	1ad0      	subs	r0, r2, r3
 8007120:	bd10      	pop	{r4, pc}
 8007122:	4610      	mov	r0, r2
 8007124:	e7fc      	b.n	8007120 <strncmp+0x1e>
	...

08007128 <_localeconv_r>:
 8007128:	4800      	ldr	r0, [pc, #0]	@ (800712c <_localeconv_r+0x4>)
 800712a:	4770      	bx	lr
 800712c:	20000174 	.word	0x20000174

08007130 <_close_r>:
 8007130:	b538      	push	{r3, r4, r5, lr}
 8007132:	2300      	movs	r3, #0
 8007134:	4d05      	ldr	r5, [pc, #20]	@ (800714c <_close_r+0x1c>)
 8007136:	4604      	mov	r4, r0
 8007138:	4608      	mov	r0, r1
 800713a:	602b      	str	r3, [r5, #0]
 800713c:	f7fa fe04 	bl	8001d48 <_close>
 8007140:	1c43      	adds	r3, r0, #1
 8007142:	d102      	bne.n	800714a <_close_r+0x1a>
 8007144:	682b      	ldr	r3, [r5, #0]
 8007146:	b103      	cbz	r3, 800714a <_close_r+0x1a>
 8007148:	6023      	str	r3, [r4, #0]
 800714a:	bd38      	pop	{r3, r4, r5, pc}
 800714c:	20000518 	.word	0x20000518

08007150 <_lseek_r>:
 8007150:	b538      	push	{r3, r4, r5, lr}
 8007152:	4604      	mov	r4, r0
 8007154:	4608      	mov	r0, r1
 8007156:	4611      	mov	r1, r2
 8007158:	2200      	movs	r2, #0
 800715a:	4d05      	ldr	r5, [pc, #20]	@ (8007170 <_lseek_r+0x20>)
 800715c:	602a      	str	r2, [r5, #0]
 800715e:	461a      	mov	r2, r3
 8007160:	f7fa fe16 	bl	8001d90 <_lseek>
 8007164:	1c43      	adds	r3, r0, #1
 8007166:	d102      	bne.n	800716e <_lseek_r+0x1e>
 8007168:	682b      	ldr	r3, [r5, #0]
 800716a:	b103      	cbz	r3, 800716e <_lseek_r+0x1e>
 800716c:	6023      	str	r3, [r4, #0]
 800716e:	bd38      	pop	{r3, r4, r5, pc}
 8007170:	20000518 	.word	0x20000518

08007174 <_read_r>:
 8007174:	b538      	push	{r3, r4, r5, lr}
 8007176:	4604      	mov	r4, r0
 8007178:	4608      	mov	r0, r1
 800717a:	4611      	mov	r1, r2
 800717c:	2200      	movs	r2, #0
 800717e:	4d05      	ldr	r5, [pc, #20]	@ (8007194 <_read_r+0x20>)
 8007180:	602a      	str	r2, [r5, #0]
 8007182:	461a      	mov	r2, r3
 8007184:	f7fa fda7 	bl	8001cd6 <_read>
 8007188:	1c43      	adds	r3, r0, #1
 800718a:	d102      	bne.n	8007192 <_read_r+0x1e>
 800718c:	682b      	ldr	r3, [r5, #0]
 800718e:	b103      	cbz	r3, 8007192 <_read_r+0x1e>
 8007190:	6023      	str	r3, [r4, #0]
 8007192:	bd38      	pop	{r3, r4, r5, pc}
 8007194:	20000518 	.word	0x20000518

08007198 <_write_r>:
 8007198:	b538      	push	{r3, r4, r5, lr}
 800719a:	4604      	mov	r4, r0
 800719c:	4608      	mov	r0, r1
 800719e:	4611      	mov	r1, r2
 80071a0:	2200      	movs	r2, #0
 80071a2:	4d05      	ldr	r5, [pc, #20]	@ (80071b8 <_write_r+0x20>)
 80071a4:	602a      	str	r2, [r5, #0]
 80071a6:	461a      	mov	r2, r3
 80071a8:	f7fa fdb2 	bl	8001d10 <_write>
 80071ac:	1c43      	adds	r3, r0, #1
 80071ae:	d102      	bne.n	80071b6 <_write_r+0x1e>
 80071b0:	682b      	ldr	r3, [r5, #0]
 80071b2:	b103      	cbz	r3, 80071b6 <_write_r+0x1e>
 80071b4:	6023      	str	r3, [r4, #0]
 80071b6:	bd38      	pop	{r3, r4, r5, pc}
 80071b8:	20000518 	.word	0x20000518

080071bc <__errno>:
 80071bc:	4b01      	ldr	r3, [pc, #4]	@ (80071c4 <__errno+0x8>)
 80071be:	6818      	ldr	r0, [r3, #0]
 80071c0:	4770      	bx	lr
 80071c2:	bf00      	nop
 80071c4:	20000034 	.word	0x20000034

080071c8 <__libc_init_array>:
 80071c8:	b570      	push	{r4, r5, r6, lr}
 80071ca:	2600      	movs	r6, #0
 80071cc:	4d0c      	ldr	r5, [pc, #48]	@ (8007200 <__libc_init_array+0x38>)
 80071ce:	4c0d      	ldr	r4, [pc, #52]	@ (8007204 <__libc_init_array+0x3c>)
 80071d0:	1b64      	subs	r4, r4, r5
 80071d2:	10a4      	asrs	r4, r4, #2
 80071d4:	42a6      	cmp	r6, r4
 80071d6:	d109      	bne.n	80071ec <__libc_init_array+0x24>
 80071d8:	f003 fb5a 	bl	800a890 <_init>
 80071dc:	2600      	movs	r6, #0
 80071de:	4d0a      	ldr	r5, [pc, #40]	@ (8007208 <__libc_init_array+0x40>)
 80071e0:	4c0a      	ldr	r4, [pc, #40]	@ (800720c <__libc_init_array+0x44>)
 80071e2:	1b64      	subs	r4, r4, r5
 80071e4:	10a4      	asrs	r4, r4, #2
 80071e6:	42a6      	cmp	r6, r4
 80071e8:	d105      	bne.n	80071f6 <__libc_init_array+0x2e>
 80071ea:	bd70      	pop	{r4, r5, r6, pc}
 80071ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80071f0:	4798      	blx	r3
 80071f2:	3601      	adds	r6, #1
 80071f4:	e7ee      	b.n	80071d4 <__libc_init_array+0xc>
 80071f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80071fa:	4798      	blx	r3
 80071fc:	3601      	adds	r6, #1
 80071fe:	e7f2      	b.n	80071e6 <__libc_init_array+0x1e>
 8007200:	0800b3f4 	.word	0x0800b3f4
 8007204:	0800b3f4 	.word	0x0800b3f4
 8007208:	0800b3f4 	.word	0x0800b3f4
 800720c:	0800b3f8 	.word	0x0800b3f8

08007210 <__retarget_lock_init_recursive>:
 8007210:	4770      	bx	lr

08007212 <__retarget_lock_acquire_recursive>:
 8007212:	4770      	bx	lr

08007214 <__retarget_lock_release_recursive>:
 8007214:	4770      	bx	lr

08007216 <memchr>:
 8007216:	4603      	mov	r3, r0
 8007218:	b510      	push	{r4, lr}
 800721a:	b2c9      	uxtb	r1, r1
 800721c:	4402      	add	r2, r0
 800721e:	4293      	cmp	r3, r2
 8007220:	4618      	mov	r0, r3
 8007222:	d101      	bne.n	8007228 <memchr+0x12>
 8007224:	2000      	movs	r0, #0
 8007226:	e003      	b.n	8007230 <memchr+0x1a>
 8007228:	7804      	ldrb	r4, [r0, #0]
 800722a:	3301      	adds	r3, #1
 800722c:	428c      	cmp	r4, r1
 800722e:	d1f6      	bne.n	800721e <memchr+0x8>
 8007230:	bd10      	pop	{r4, pc}
	...

08007234 <nanf>:
 8007234:	4800      	ldr	r0, [pc, #0]	@ (8007238 <nanf+0x4>)
 8007236:	4770      	bx	lr
 8007238:	7fc00000 	.word	0x7fc00000

0800723c <__assert_func>:
 800723c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800723e:	4614      	mov	r4, r2
 8007240:	461a      	mov	r2, r3
 8007242:	4b09      	ldr	r3, [pc, #36]	@ (8007268 <__assert_func+0x2c>)
 8007244:	4605      	mov	r5, r0
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	68d8      	ldr	r0, [r3, #12]
 800724a:	b14c      	cbz	r4, 8007260 <__assert_func+0x24>
 800724c:	4b07      	ldr	r3, [pc, #28]	@ (800726c <__assert_func+0x30>)
 800724e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007252:	9100      	str	r1, [sp, #0]
 8007254:	462b      	mov	r3, r5
 8007256:	4906      	ldr	r1, [pc, #24]	@ (8007270 <__assert_func+0x34>)
 8007258:	f002 fc84 	bl	8009b64 <fiprintf>
 800725c:	f002 fcd2 	bl	8009c04 <abort>
 8007260:	4b04      	ldr	r3, [pc, #16]	@ (8007274 <__assert_func+0x38>)
 8007262:	461c      	mov	r4, r3
 8007264:	e7f3      	b.n	800724e <__assert_func+0x12>
 8007266:	bf00      	nop
 8007268:	20000034 	.word	0x20000034
 800726c:	0800affb 	.word	0x0800affb
 8007270:	0800b008 	.word	0x0800b008
 8007274:	0800b036 	.word	0x0800b036

08007278 <quorem>:
 8007278:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800727c:	6903      	ldr	r3, [r0, #16]
 800727e:	690c      	ldr	r4, [r1, #16]
 8007280:	4607      	mov	r7, r0
 8007282:	42a3      	cmp	r3, r4
 8007284:	db7e      	blt.n	8007384 <quorem+0x10c>
 8007286:	3c01      	subs	r4, #1
 8007288:	00a3      	lsls	r3, r4, #2
 800728a:	f100 0514 	add.w	r5, r0, #20
 800728e:	f101 0814 	add.w	r8, r1, #20
 8007292:	9300      	str	r3, [sp, #0]
 8007294:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007298:	9301      	str	r3, [sp, #4]
 800729a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800729e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80072a2:	3301      	adds	r3, #1
 80072a4:	429a      	cmp	r2, r3
 80072a6:	fbb2 f6f3 	udiv	r6, r2, r3
 80072aa:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80072ae:	d32e      	bcc.n	800730e <quorem+0x96>
 80072b0:	f04f 0a00 	mov.w	sl, #0
 80072b4:	46c4      	mov	ip, r8
 80072b6:	46ae      	mov	lr, r5
 80072b8:	46d3      	mov	fp, sl
 80072ba:	f85c 3b04 	ldr.w	r3, [ip], #4
 80072be:	b298      	uxth	r0, r3
 80072c0:	fb06 a000 	mla	r0, r6, r0, sl
 80072c4:	0c1b      	lsrs	r3, r3, #16
 80072c6:	0c02      	lsrs	r2, r0, #16
 80072c8:	fb06 2303 	mla	r3, r6, r3, r2
 80072cc:	f8de 2000 	ldr.w	r2, [lr]
 80072d0:	b280      	uxth	r0, r0
 80072d2:	b292      	uxth	r2, r2
 80072d4:	1a12      	subs	r2, r2, r0
 80072d6:	445a      	add	r2, fp
 80072d8:	f8de 0000 	ldr.w	r0, [lr]
 80072dc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80072e0:	b29b      	uxth	r3, r3
 80072e2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80072e6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80072ea:	b292      	uxth	r2, r2
 80072ec:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80072f0:	45e1      	cmp	r9, ip
 80072f2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80072f6:	f84e 2b04 	str.w	r2, [lr], #4
 80072fa:	d2de      	bcs.n	80072ba <quorem+0x42>
 80072fc:	9b00      	ldr	r3, [sp, #0]
 80072fe:	58eb      	ldr	r3, [r5, r3]
 8007300:	b92b      	cbnz	r3, 800730e <quorem+0x96>
 8007302:	9b01      	ldr	r3, [sp, #4]
 8007304:	3b04      	subs	r3, #4
 8007306:	429d      	cmp	r5, r3
 8007308:	461a      	mov	r2, r3
 800730a:	d32f      	bcc.n	800736c <quorem+0xf4>
 800730c:	613c      	str	r4, [r7, #16]
 800730e:	4638      	mov	r0, r7
 8007310:	f001 f9c8 	bl	80086a4 <__mcmp>
 8007314:	2800      	cmp	r0, #0
 8007316:	db25      	blt.n	8007364 <quorem+0xec>
 8007318:	4629      	mov	r1, r5
 800731a:	2000      	movs	r0, #0
 800731c:	f858 2b04 	ldr.w	r2, [r8], #4
 8007320:	f8d1 c000 	ldr.w	ip, [r1]
 8007324:	fa1f fe82 	uxth.w	lr, r2
 8007328:	fa1f f38c 	uxth.w	r3, ip
 800732c:	eba3 030e 	sub.w	r3, r3, lr
 8007330:	4403      	add	r3, r0
 8007332:	0c12      	lsrs	r2, r2, #16
 8007334:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007338:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800733c:	b29b      	uxth	r3, r3
 800733e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007342:	45c1      	cmp	r9, r8
 8007344:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007348:	f841 3b04 	str.w	r3, [r1], #4
 800734c:	d2e6      	bcs.n	800731c <quorem+0xa4>
 800734e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007352:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007356:	b922      	cbnz	r2, 8007362 <quorem+0xea>
 8007358:	3b04      	subs	r3, #4
 800735a:	429d      	cmp	r5, r3
 800735c:	461a      	mov	r2, r3
 800735e:	d30b      	bcc.n	8007378 <quorem+0x100>
 8007360:	613c      	str	r4, [r7, #16]
 8007362:	3601      	adds	r6, #1
 8007364:	4630      	mov	r0, r6
 8007366:	b003      	add	sp, #12
 8007368:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800736c:	6812      	ldr	r2, [r2, #0]
 800736e:	3b04      	subs	r3, #4
 8007370:	2a00      	cmp	r2, #0
 8007372:	d1cb      	bne.n	800730c <quorem+0x94>
 8007374:	3c01      	subs	r4, #1
 8007376:	e7c6      	b.n	8007306 <quorem+0x8e>
 8007378:	6812      	ldr	r2, [r2, #0]
 800737a:	3b04      	subs	r3, #4
 800737c:	2a00      	cmp	r2, #0
 800737e:	d1ef      	bne.n	8007360 <quorem+0xe8>
 8007380:	3c01      	subs	r4, #1
 8007382:	e7ea      	b.n	800735a <quorem+0xe2>
 8007384:	2000      	movs	r0, #0
 8007386:	e7ee      	b.n	8007366 <quorem+0xee>

08007388 <_dtoa_r>:
 8007388:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800738c:	4614      	mov	r4, r2
 800738e:	461d      	mov	r5, r3
 8007390:	69c7      	ldr	r7, [r0, #28]
 8007392:	b097      	sub	sp, #92	@ 0x5c
 8007394:	4681      	mov	r9, r0
 8007396:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800739a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800739c:	b97f      	cbnz	r7, 80073be <_dtoa_r+0x36>
 800739e:	2010      	movs	r0, #16
 80073a0:	f000 fe0e 	bl	8007fc0 <malloc>
 80073a4:	4602      	mov	r2, r0
 80073a6:	f8c9 001c 	str.w	r0, [r9, #28]
 80073aa:	b920      	cbnz	r0, 80073b6 <_dtoa_r+0x2e>
 80073ac:	21ef      	movs	r1, #239	@ 0xef
 80073ae:	4bac      	ldr	r3, [pc, #688]	@ (8007660 <_dtoa_r+0x2d8>)
 80073b0:	48ac      	ldr	r0, [pc, #688]	@ (8007664 <_dtoa_r+0x2dc>)
 80073b2:	f7ff ff43 	bl	800723c <__assert_func>
 80073b6:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80073ba:	6007      	str	r7, [r0, #0]
 80073bc:	60c7      	str	r7, [r0, #12]
 80073be:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80073c2:	6819      	ldr	r1, [r3, #0]
 80073c4:	b159      	cbz	r1, 80073de <_dtoa_r+0x56>
 80073c6:	685a      	ldr	r2, [r3, #4]
 80073c8:	2301      	movs	r3, #1
 80073ca:	4093      	lsls	r3, r2
 80073cc:	604a      	str	r2, [r1, #4]
 80073ce:	608b      	str	r3, [r1, #8]
 80073d0:	4648      	mov	r0, r9
 80073d2:	f000 feeb 	bl	80081ac <_Bfree>
 80073d6:	2200      	movs	r2, #0
 80073d8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80073dc:	601a      	str	r2, [r3, #0]
 80073de:	1e2b      	subs	r3, r5, #0
 80073e0:	bfaf      	iteee	ge
 80073e2:	2300      	movge	r3, #0
 80073e4:	2201      	movlt	r2, #1
 80073e6:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80073ea:	9307      	strlt	r3, [sp, #28]
 80073ec:	bfa8      	it	ge
 80073ee:	6033      	strge	r3, [r6, #0]
 80073f0:	f8dd 801c 	ldr.w	r8, [sp, #28]
 80073f4:	4b9c      	ldr	r3, [pc, #624]	@ (8007668 <_dtoa_r+0x2e0>)
 80073f6:	bfb8      	it	lt
 80073f8:	6032      	strlt	r2, [r6, #0]
 80073fa:	ea33 0308 	bics.w	r3, r3, r8
 80073fe:	d112      	bne.n	8007426 <_dtoa_r+0x9e>
 8007400:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007404:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8007406:	6013      	str	r3, [r2, #0]
 8007408:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800740c:	4323      	orrs	r3, r4
 800740e:	f000 855e 	beq.w	8007ece <_dtoa_r+0xb46>
 8007412:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007414:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800766c <_dtoa_r+0x2e4>
 8007418:	2b00      	cmp	r3, #0
 800741a:	f000 8560 	beq.w	8007ede <_dtoa_r+0xb56>
 800741e:	f10a 0303 	add.w	r3, sl, #3
 8007422:	f000 bd5a 	b.w	8007eda <_dtoa_r+0xb52>
 8007426:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800742a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800742e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007432:	2200      	movs	r2, #0
 8007434:	2300      	movs	r3, #0
 8007436:	f7f9 fab7 	bl	80009a8 <__aeabi_dcmpeq>
 800743a:	4607      	mov	r7, r0
 800743c:	b158      	cbz	r0, 8007456 <_dtoa_r+0xce>
 800743e:	2301      	movs	r3, #1
 8007440:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8007442:	6013      	str	r3, [r2, #0]
 8007444:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007446:	b113      	cbz	r3, 800744e <_dtoa_r+0xc6>
 8007448:	4b89      	ldr	r3, [pc, #548]	@ (8007670 <_dtoa_r+0x2e8>)
 800744a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800744c:	6013      	str	r3, [r2, #0]
 800744e:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8007674 <_dtoa_r+0x2ec>
 8007452:	f000 bd44 	b.w	8007ede <_dtoa_r+0xb56>
 8007456:	ab14      	add	r3, sp, #80	@ 0x50
 8007458:	9301      	str	r3, [sp, #4]
 800745a:	ab15      	add	r3, sp, #84	@ 0x54
 800745c:	9300      	str	r3, [sp, #0]
 800745e:	4648      	mov	r0, r9
 8007460:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8007464:	f001 fa36 	bl	80088d4 <__d2b>
 8007468:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800746c:	9003      	str	r0, [sp, #12]
 800746e:	2e00      	cmp	r6, #0
 8007470:	d078      	beq.n	8007564 <_dtoa_r+0x1dc>
 8007472:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007476:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007478:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800747c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007480:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007484:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007488:	9712      	str	r7, [sp, #72]	@ 0x48
 800748a:	4619      	mov	r1, r3
 800748c:	2200      	movs	r2, #0
 800748e:	4b7a      	ldr	r3, [pc, #488]	@ (8007678 <_dtoa_r+0x2f0>)
 8007490:	f7f8 fe6a 	bl	8000168 <__aeabi_dsub>
 8007494:	a36c      	add	r3, pc, #432	@ (adr r3, 8007648 <_dtoa_r+0x2c0>)
 8007496:	e9d3 2300 	ldrd	r2, r3, [r3]
 800749a:	f7f9 f81d 	bl	80004d8 <__aeabi_dmul>
 800749e:	a36c      	add	r3, pc, #432	@ (adr r3, 8007650 <_dtoa_r+0x2c8>)
 80074a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074a4:	f7f8 fe62 	bl	800016c <__adddf3>
 80074a8:	4604      	mov	r4, r0
 80074aa:	4630      	mov	r0, r6
 80074ac:	460d      	mov	r5, r1
 80074ae:	f7f8 ffa9 	bl	8000404 <__aeabi_i2d>
 80074b2:	a369      	add	r3, pc, #420	@ (adr r3, 8007658 <_dtoa_r+0x2d0>)
 80074b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074b8:	f7f9 f80e 	bl	80004d8 <__aeabi_dmul>
 80074bc:	4602      	mov	r2, r0
 80074be:	460b      	mov	r3, r1
 80074c0:	4620      	mov	r0, r4
 80074c2:	4629      	mov	r1, r5
 80074c4:	f7f8 fe52 	bl	800016c <__adddf3>
 80074c8:	4604      	mov	r4, r0
 80074ca:	460d      	mov	r5, r1
 80074cc:	f7f9 fab4 	bl	8000a38 <__aeabi_d2iz>
 80074d0:	2200      	movs	r2, #0
 80074d2:	4607      	mov	r7, r0
 80074d4:	2300      	movs	r3, #0
 80074d6:	4620      	mov	r0, r4
 80074d8:	4629      	mov	r1, r5
 80074da:	f7f9 fa6f 	bl	80009bc <__aeabi_dcmplt>
 80074de:	b140      	cbz	r0, 80074f2 <_dtoa_r+0x16a>
 80074e0:	4638      	mov	r0, r7
 80074e2:	f7f8 ff8f 	bl	8000404 <__aeabi_i2d>
 80074e6:	4622      	mov	r2, r4
 80074e8:	462b      	mov	r3, r5
 80074ea:	f7f9 fa5d 	bl	80009a8 <__aeabi_dcmpeq>
 80074ee:	b900      	cbnz	r0, 80074f2 <_dtoa_r+0x16a>
 80074f0:	3f01      	subs	r7, #1
 80074f2:	2f16      	cmp	r7, #22
 80074f4:	d854      	bhi.n	80075a0 <_dtoa_r+0x218>
 80074f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80074fa:	4b60      	ldr	r3, [pc, #384]	@ (800767c <_dtoa_r+0x2f4>)
 80074fc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007500:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007504:	f7f9 fa5a 	bl	80009bc <__aeabi_dcmplt>
 8007508:	2800      	cmp	r0, #0
 800750a:	d04b      	beq.n	80075a4 <_dtoa_r+0x21c>
 800750c:	2300      	movs	r3, #0
 800750e:	3f01      	subs	r7, #1
 8007510:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007512:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007514:	1b9b      	subs	r3, r3, r6
 8007516:	1e5a      	subs	r2, r3, #1
 8007518:	bf49      	itett	mi
 800751a:	f1c3 0301 	rsbmi	r3, r3, #1
 800751e:	2300      	movpl	r3, #0
 8007520:	9304      	strmi	r3, [sp, #16]
 8007522:	2300      	movmi	r3, #0
 8007524:	9209      	str	r2, [sp, #36]	@ 0x24
 8007526:	bf54      	ite	pl
 8007528:	9304      	strpl	r3, [sp, #16]
 800752a:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800752c:	2f00      	cmp	r7, #0
 800752e:	db3b      	blt.n	80075a8 <_dtoa_r+0x220>
 8007530:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007532:	970e      	str	r7, [sp, #56]	@ 0x38
 8007534:	443b      	add	r3, r7
 8007536:	9309      	str	r3, [sp, #36]	@ 0x24
 8007538:	2300      	movs	r3, #0
 800753a:	930a      	str	r3, [sp, #40]	@ 0x28
 800753c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800753e:	2b09      	cmp	r3, #9
 8007540:	d865      	bhi.n	800760e <_dtoa_r+0x286>
 8007542:	2b05      	cmp	r3, #5
 8007544:	bfc4      	itt	gt
 8007546:	3b04      	subgt	r3, #4
 8007548:	9320      	strgt	r3, [sp, #128]	@ 0x80
 800754a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800754c:	bfc8      	it	gt
 800754e:	2400      	movgt	r4, #0
 8007550:	f1a3 0302 	sub.w	r3, r3, #2
 8007554:	bfd8      	it	le
 8007556:	2401      	movle	r4, #1
 8007558:	2b03      	cmp	r3, #3
 800755a:	d864      	bhi.n	8007626 <_dtoa_r+0x29e>
 800755c:	e8df f003 	tbb	[pc, r3]
 8007560:	2c385553 	.word	0x2c385553
 8007564:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8007568:	441e      	add	r6, r3
 800756a:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800756e:	2b20      	cmp	r3, #32
 8007570:	bfc1      	itttt	gt
 8007572:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007576:	fa08 f803 	lslgt.w	r8, r8, r3
 800757a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800757e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007582:	bfd6      	itet	le
 8007584:	f1c3 0320 	rsble	r3, r3, #32
 8007588:	ea48 0003 	orrgt.w	r0, r8, r3
 800758c:	fa04 f003 	lslle.w	r0, r4, r3
 8007590:	f7f8 ff28 	bl	80003e4 <__aeabi_ui2d>
 8007594:	2201      	movs	r2, #1
 8007596:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800759a:	3e01      	subs	r6, #1
 800759c:	9212      	str	r2, [sp, #72]	@ 0x48
 800759e:	e774      	b.n	800748a <_dtoa_r+0x102>
 80075a0:	2301      	movs	r3, #1
 80075a2:	e7b5      	b.n	8007510 <_dtoa_r+0x188>
 80075a4:	900f      	str	r0, [sp, #60]	@ 0x3c
 80075a6:	e7b4      	b.n	8007512 <_dtoa_r+0x18a>
 80075a8:	9b04      	ldr	r3, [sp, #16]
 80075aa:	1bdb      	subs	r3, r3, r7
 80075ac:	9304      	str	r3, [sp, #16]
 80075ae:	427b      	negs	r3, r7
 80075b0:	930a      	str	r3, [sp, #40]	@ 0x28
 80075b2:	2300      	movs	r3, #0
 80075b4:	930e      	str	r3, [sp, #56]	@ 0x38
 80075b6:	e7c1      	b.n	800753c <_dtoa_r+0x1b4>
 80075b8:	2301      	movs	r3, #1
 80075ba:	930b      	str	r3, [sp, #44]	@ 0x2c
 80075bc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80075be:	eb07 0b03 	add.w	fp, r7, r3
 80075c2:	f10b 0301 	add.w	r3, fp, #1
 80075c6:	2b01      	cmp	r3, #1
 80075c8:	9308      	str	r3, [sp, #32]
 80075ca:	bfb8      	it	lt
 80075cc:	2301      	movlt	r3, #1
 80075ce:	e006      	b.n	80075de <_dtoa_r+0x256>
 80075d0:	2301      	movs	r3, #1
 80075d2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80075d4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	dd28      	ble.n	800762c <_dtoa_r+0x2a4>
 80075da:	469b      	mov	fp, r3
 80075dc:	9308      	str	r3, [sp, #32]
 80075de:	2100      	movs	r1, #0
 80075e0:	2204      	movs	r2, #4
 80075e2:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80075e6:	f102 0514 	add.w	r5, r2, #20
 80075ea:	429d      	cmp	r5, r3
 80075ec:	d926      	bls.n	800763c <_dtoa_r+0x2b4>
 80075ee:	6041      	str	r1, [r0, #4]
 80075f0:	4648      	mov	r0, r9
 80075f2:	f000 fd9b 	bl	800812c <_Balloc>
 80075f6:	4682      	mov	sl, r0
 80075f8:	2800      	cmp	r0, #0
 80075fa:	d143      	bne.n	8007684 <_dtoa_r+0x2fc>
 80075fc:	4602      	mov	r2, r0
 80075fe:	f240 11af 	movw	r1, #431	@ 0x1af
 8007602:	4b1f      	ldr	r3, [pc, #124]	@ (8007680 <_dtoa_r+0x2f8>)
 8007604:	e6d4      	b.n	80073b0 <_dtoa_r+0x28>
 8007606:	2300      	movs	r3, #0
 8007608:	e7e3      	b.n	80075d2 <_dtoa_r+0x24a>
 800760a:	2300      	movs	r3, #0
 800760c:	e7d5      	b.n	80075ba <_dtoa_r+0x232>
 800760e:	2401      	movs	r4, #1
 8007610:	2300      	movs	r3, #0
 8007612:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007614:	9320      	str	r3, [sp, #128]	@ 0x80
 8007616:	f04f 3bff 	mov.w	fp, #4294967295
 800761a:	2200      	movs	r2, #0
 800761c:	2312      	movs	r3, #18
 800761e:	f8cd b020 	str.w	fp, [sp, #32]
 8007622:	9221      	str	r2, [sp, #132]	@ 0x84
 8007624:	e7db      	b.n	80075de <_dtoa_r+0x256>
 8007626:	2301      	movs	r3, #1
 8007628:	930b      	str	r3, [sp, #44]	@ 0x2c
 800762a:	e7f4      	b.n	8007616 <_dtoa_r+0x28e>
 800762c:	f04f 0b01 	mov.w	fp, #1
 8007630:	465b      	mov	r3, fp
 8007632:	f8cd b020 	str.w	fp, [sp, #32]
 8007636:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 800763a:	e7d0      	b.n	80075de <_dtoa_r+0x256>
 800763c:	3101      	adds	r1, #1
 800763e:	0052      	lsls	r2, r2, #1
 8007640:	e7d1      	b.n	80075e6 <_dtoa_r+0x25e>
 8007642:	bf00      	nop
 8007644:	f3af 8000 	nop.w
 8007648:	636f4361 	.word	0x636f4361
 800764c:	3fd287a7 	.word	0x3fd287a7
 8007650:	8b60c8b3 	.word	0x8b60c8b3
 8007654:	3fc68a28 	.word	0x3fc68a28
 8007658:	509f79fb 	.word	0x509f79fb
 800765c:	3fd34413 	.word	0x3fd34413
 8007660:	0800b044 	.word	0x0800b044
 8007664:	0800b05b 	.word	0x0800b05b
 8007668:	7ff00000 	.word	0x7ff00000
 800766c:	0800b040 	.word	0x0800b040
 8007670:	0800afd3 	.word	0x0800afd3
 8007674:	0800afd2 	.word	0x0800afd2
 8007678:	3ff80000 	.word	0x3ff80000
 800767c:	0800b1d0 	.word	0x0800b1d0
 8007680:	0800b0b3 	.word	0x0800b0b3
 8007684:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007688:	6018      	str	r0, [r3, #0]
 800768a:	9b08      	ldr	r3, [sp, #32]
 800768c:	2b0e      	cmp	r3, #14
 800768e:	f200 80a1 	bhi.w	80077d4 <_dtoa_r+0x44c>
 8007692:	2c00      	cmp	r4, #0
 8007694:	f000 809e 	beq.w	80077d4 <_dtoa_r+0x44c>
 8007698:	2f00      	cmp	r7, #0
 800769a:	dd33      	ble.n	8007704 <_dtoa_r+0x37c>
 800769c:	4b9c      	ldr	r3, [pc, #624]	@ (8007910 <_dtoa_r+0x588>)
 800769e:	f007 020f 	and.w	r2, r7, #15
 80076a2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80076a6:	05f8      	lsls	r0, r7, #23
 80076a8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80076ac:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 80076b0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80076b4:	d516      	bpl.n	80076e4 <_dtoa_r+0x35c>
 80076b6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80076ba:	4b96      	ldr	r3, [pc, #600]	@ (8007914 <_dtoa_r+0x58c>)
 80076bc:	2603      	movs	r6, #3
 80076be:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80076c2:	f7f9 f833 	bl	800072c <__aeabi_ddiv>
 80076c6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80076ca:	f004 040f 	and.w	r4, r4, #15
 80076ce:	4d91      	ldr	r5, [pc, #580]	@ (8007914 <_dtoa_r+0x58c>)
 80076d0:	b954      	cbnz	r4, 80076e8 <_dtoa_r+0x360>
 80076d2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80076d6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80076da:	f7f9 f827 	bl	800072c <__aeabi_ddiv>
 80076de:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80076e2:	e028      	b.n	8007736 <_dtoa_r+0x3ae>
 80076e4:	2602      	movs	r6, #2
 80076e6:	e7f2      	b.n	80076ce <_dtoa_r+0x346>
 80076e8:	07e1      	lsls	r1, r4, #31
 80076ea:	d508      	bpl.n	80076fe <_dtoa_r+0x376>
 80076ec:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80076f0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80076f4:	f7f8 fef0 	bl	80004d8 <__aeabi_dmul>
 80076f8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80076fc:	3601      	adds	r6, #1
 80076fe:	1064      	asrs	r4, r4, #1
 8007700:	3508      	adds	r5, #8
 8007702:	e7e5      	b.n	80076d0 <_dtoa_r+0x348>
 8007704:	f000 80af 	beq.w	8007866 <_dtoa_r+0x4de>
 8007708:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800770c:	427c      	negs	r4, r7
 800770e:	4b80      	ldr	r3, [pc, #512]	@ (8007910 <_dtoa_r+0x588>)
 8007710:	f004 020f 	and.w	r2, r4, #15
 8007714:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007718:	e9d3 2300 	ldrd	r2, r3, [r3]
 800771c:	f7f8 fedc 	bl	80004d8 <__aeabi_dmul>
 8007720:	2602      	movs	r6, #2
 8007722:	2300      	movs	r3, #0
 8007724:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007728:	4d7a      	ldr	r5, [pc, #488]	@ (8007914 <_dtoa_r+0x58c>)
 800772a:	1124      	asrs	r4, r4, #4
 800772c:	2c00      	cmp	r4, #0
 800772e:	f040 808f 	bne.w	8007850 <_dtoa_r+0x4c8>
 8007732:	2b00      	cmp	r3, #0
 8007734:	d1d3      	bne.n	80076de <_dtoa_r+0x356>
 8007736:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800773a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800773c:	2b00      	cmp	r3, #0
 800773e:	f000 8094 	beq.w	800786a <_dtoa_r+0x4e2>
 8007742:	2200      	movs	r2, #0
 8007744:	4620      	mov	r0, r4
 8007746:	4629      	mov	r1, r5
 8007748:	4b73      	ldr	r3, [pc, #460]	@ (8007918 <_dtoa_r+0x590>)
 800774a:	f7f9 f937 	bl	80009bc <__aeabi_dcmplt>
 800774e:	2800      	cmp	r0, #0
 8007750:	f000 808b 	beq.w	800786a <_dtoa_r+0x4e2>
 8007754:	9b08      	ldr	r3, [sp, #32]
 8007756:	2b00      	cmp	r3, #0
 8007758:	f000 8087 	beq.w	800786a <_dtoa_r+0x4e2>
 800775c:	f1bb 0f00 	cmp.w	fp, #0
 8007760:	dd34      	ble.n	80077cc <_dtoa_r+0x444>
 8007762:	4620      	mov	r0, r4
 8007764:	2200      	movs	r2, #0
 8007766:	4629      	mov	r1, r5
 8007768:	4b6c      	ldr	r3, [pc, #432]	@ (800791c <_dtoa_r+0x594>)
 800776a:	f7f8 feb5 	bl	80004d8 <__aeabi_dmul>
 800776e:	465c      	mov	r4, fp
 8007770:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007774:	f107 38ff 	add.w	r8, r7, #4294967295
 8007778:	3601      	adds	r6, #1
 800777a:	4630      	mov	r0, r6
 800777c:	f7f8 fe42 	bl	8000404 <__aeabi_i2d>
 8007780:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007784:	f7f8 fea8 	bl	80004d8 <__aeabi_dmul>
 8007788:	2200      	movs	r2, #0
 800778a:	4b65      	ldr	r3, [pc, #404]	@ (8007920 <_dtoa_r+0x598>)
 800778c:	f7f8 fcee 	bl	800016c <__adddf3>
 8007790:	4605      	mov	r5, r0
 8007792:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007796:	2c00      	cmp	r4, #0
 8007798:	d16a      	bne.n	8007870 <_dtoa_r+0x4e8>
 800779a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800779e:	2200      	movs	r2, #0
 80077a0:	4b60      	ldr	r3, [pc, #384]	@ (8007924 <_dtoa_r+0x59c>)
 80077a2:	f7f8 fce1 	bl	8000168 <__aeabi_dsub>
 80077a6:	4602      	mov	r2, r0
 80077a8:	460b      	mov	r3, r1
 80077aa:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80077ae:	462a      	mov	r2, r5
 80077b0:	4633      	mov	r3, r6
 80077b2:	f7f9 f921 	bl	80009f8 <__aeabi_dcmpgt>
 80077b6:	2800      	cmp	r0, #0
 80077b8:	f040 8298 	bne.w	8007cec <_dtoa_r+0x964>
 80077bc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80077c0:	462a      	mov	r2, r5
 80077c2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80077c6:	f7f9 f8f9 	bl	80009bc <__aeabi_dcmplt>
 80077ca:	bb38      	cbnz	r0, 800781c <_dtoa_r+0x494>
 80077cc:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80077d0:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80077d4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	f2c0 8157 	blt.w	8007a8a <_dtoa_r+0x702>
 80077dc:	2f0e      	cmp	r7, #14
 80077de:	f300 8154 	bgt.w	8007a8a <_dtoa_r+0x702>
 80077e2:	4b4b      	ldr	r3, [pc, #300]	@ (8007910 <_dtoa_r+0x588>)
 80077e4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80077e8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80077ec:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80077f0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	f280 80e5 	bge.w	80079c2 <_dtoa_r+0x63a>
 80077f8:	9b08      	ldr	r3, [sp, #32]
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	f300 80e1 	bgt.w	80079c2 <_dtoa_r+0x63a>
 8007800:	d10c      	bne.n	800781c <_dtoa_r+0x494>
 8007802:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007806:	2200      	movs	r2, #0
 8007808:	4b46      	ldr	r3, [pc, #280]	@ (8007924 <_dtoa_r+0x59c>)
 800780a:	f7f8 fe65 	bl	80004d8 <__aeabi_dmul>
 800780e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007812:	f7f9 f8e7 	bl	80009e4 <__aeabi_dcmpge>
 8007816:	2800      	cmp	r0, #0
 8007818:	f000 8266 	beq.w	8007ce8 <_dtoa_r+0x960>
 800781c:	2400      	movs	r4, #0
 800781e:	4625      	mov	r5, r4
 8007820:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007822:	4656      	mov	r6, sl
 8007824:	ea6f 0803 	mvn.w	r8, r3
 8007828:	2700      	movs	r7, #0
 800782a:	4621      	mov	r1, r4
 800782c:	4648      	mov	r0, r9
 800782e:	f000 fcbd 	bl	80081ac <_Bfree>
 8007832:	2d00      	cmp	r5, #0
 8007834:	f000 80bd 	beq.w	80079b2 <_dtoa_r+0x62a>
 8007838:	b12f      	cbz	r7, 8007846 <_dtoa_r+0x4be>
 800783a:	42af      	cmp	r7, r5
 800783c:	d003      	beq.n	8007846 <_dtoa_r+0x4be>
 800783e:	4639      	mov	r1, r7
 8007840:	4648      	mov	r0, r9
 8007842:	f000 fcb3 	bl	80081ac <_Bfree>
 8007846:	4629      	mov	r1, r5
 8007848:	4648      	mov	r0, r9
 800784a:	f000 fcaf 	bl	80081ac <_Bfree>
 800784e:	e0b0      	b.n	80079b2 <_dtoa_r+0x62a>
 8007850:	07e2      	lsls	r2, r4, #31
 8007852:	d505      	bpl.n	8007860 <_dtoa_r+0x4d8>
 8007854:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007858:	f7f8 fe3e 	bl	80004d8 <__aeabi_dmul>
 800785c:	2301      	movs	r3, #1
 800785e:	3601      	adds	r6, #1
 8007860:	1064      	asrs	r4, r4, #1
 8007862:	3508      	adds	r5, #8
 8007864:	e762      	b.n	800772c <_dtoa_r+0x3a4>
 8007866:	2602      	movs	r6, #2
 8007868:	e765      	b.n	8007736 <_dtoa_r+0x3ae>
 800786a:	46b8      	mov	r8, r7
 800786c:	9c08      	ldr	r4, [sp, #32]
 800786e:	e784      	b.n	800777a <_dtoa_r+0x3f2>
 8007870:	4b27      	ldr	r3, [pc, #156]	@ (8007910 <_dtoa_r+0x588>)
 8007872:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007874:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007878:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800787c:	4454      	add	r4, sl
 800787e:	2900      	cmp	r1, #0
 8007880:	d054      	beq.n	800792c <_dtoa_r+0x5a4>
 8007882:	2000      	movs	r0, #0
 8007884:	4928      	ldr	r1, [pc, #160]	@ (8007928 <_dtoa_r+0x5a0>)
 8007886:	f7f8 ff51 	bl	800072c <__aeabi_ddiv>
 800788a:	4633      	mov	r3, r6
 800788c:	462a      	mov	r2, r5
 800788e:	f7f8 fc6b 	bl	8000168 <__aeabi_dsub>
 8007892:	4656      	mov	r6, sl
 8007894:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007898:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800789c:	f7f9 f8cc 	bl	8000a38 <__aeabi_d2iz>
 80078a0:	4605      	mov	r5, r0
 80078a2:	f7f8 fdaf 	bl	8000404 <__aeabi_i2d>
 80078a6:	4602      	mov	r2, r0
 80078a8:	460b      	mov	r3, r1
 80078aa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80078ae:	f7f8 fc5b 	bl	8000168 <__aeabi_dsub>
 80078b2:	4602      	mov	r2, r0
 80078b4:	460b      	mov	r3, r1
 80078b6:	3530      	adds	r5, #48	@ 0x30
 80078b8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80078bc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80078c0:	f806 5b01 	strb.w	r5, [r6], #1
 80078c4:	f7f9 f87a 	bl	80009bc <__aeabi_dcmplt>
 80078c8:	2800      	cmp	r0, #0
 80078ca:	d172      	bne.n	80079b2 <_dtoa_r+0x62a>
 80078cc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80078d0:	2000      	movs	r0, #0
 80078d2:	4911      	ldr	r1, [pc, #68]	@ (8007918 <_dtoa_r+0x590>)
 80078d4:	f7f8 fc48 	bl	8000168 <__aeabi_dsub>
 80078d8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80078dc:	f7f9 f86e 	bl	80009bc <__aeabi_dcmplt>
 80078e0:	2800      	cmp	r0, #0
 80078e2:	f040 80b4 	bne.w	8007a4e <_dtoa_r+0x6c6>
 80078e6:	42a6      	cmp	r6, r4
 80078e8:	f43f af70 	beq.w	80077cc <_dtoa_r+0x444>
 80078ec:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80078f0:	2200      	movs	r2, #0
 80078f2:	4b0a      	ldr	r3, [pc, #40]	@ (800791c <_dtoa_r+0x594>)
 80078f4:	f7f8 fdf0 	bl	80004d8 <__aeabi_dmul>
 80078f8:	2200      	movs	r2, #0
 80078fa:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80078fe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007902:	4b06      	ldr	r3, [pc, #24]	@ (800791c <_dtoa_r+0x594>)
 8007904:	f7f8 fde8 	bl	80004d8 <__aeabi_dmul>
 8007908:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800790c:	e7c4      	b.n	8007898 <_dtoa_r+0x510>
 800790e:	bf00      	nop
 8007910:	0800b1d0 	.word	0x0800b1d0
 8007914:	0800b1a8 	.word	0x0800b1a8
 8007918:	3ff00000 	.word	0x3ff00000
 800791c:	40240000 	.word	0x40240000
 8007920:	401c0000 	.word	0x401c0000
 8007924:	40140000 	.word	0x40140000
 8007928:	3fe00000 	.word	0x3fe00000
 800792c:	4631      	mov	r1, r6
 800792e:	4628      	mov	r0, r5
 8007930:	f7f8 fdd2 	bl	80004d8 <__aeabi_dmul>
 8007934:	4656      	mov	r6, sl
 8007936:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800793a:	9413      	str	r4, [sp, #76]	@ 0x4c
 800793c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007940:	f7f9 f87a 	bl	8000a38 <__aeabi_d2iz>
 8007944:	4605      	mov	r5, r0
 8007946:	f7f8 fd5d 	bl	8000404 <__aeabi_i2d>
 800794a:	4602      	mov	r2, r0
 800794c:	460b      	mov	r3, r1
 800794e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007952:	f7f8 fc09 	bl	8000168 <__aeabi_dsub>
 8007956:	4602      	mov	r2, r0
 8007958:	460b      	mov	r3, r1
 800795a:	3530      	adds	r5, #48	@ 0x30
 800795c:	f806 5b01 	strb.w	r5, [r6], #1
 8007960:	42a6      	cmp	r6, r4
 8007962:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007966:	f04f 0200 	mov.w	r2, #0
 800796a:	d124      	bne.n	80079b6 <_dtoa_r+0x62e>
 800796c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007970:	4bae      	ldr	r3, [pc, #696]	@ (8007c2c <_dtoa_r+0x8a4>)
 8007972:	f7f8 fbfb 	bl	800016c <__adddf3>
 8007976:	4602      	mov	r2, r0
 8007978:	460b      	mov	r3, r1
 800797a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800797e:	f7f9 f83b 	bl	80009f8 <__aeabi_dcmpgt>
 8007982:	2800      	cmp	r0, #0
 8007984:	d163      	bne.n	8007a4e <_dtoa_r+0x6c6>
 8007986:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800798a:	2000      	movs	r0, #0
 800798c:	49a7      	ldr	r1, [pc, #668]	@ (8007c2c <_dtoa_r+0x8a4>)
 800798e:	f7f8 fbeb 	bl	8000168 <__aeabi_dsub>
 8007992:	4602      	mov	r2, r0
 8007994:	460b      	mov	r3, r1
 8007996:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800799a:	f7f9 f80f 	bl	80009bc <__aeabi_dcmplt>
 800799e:	2800      	cmp	r0, #0
 80079a0:	f43f af14 	beq.w	80077cc <_dtoa_r+0x444>
 80079a4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80079a6:	1e73      	subs	r3, r6, #1
 80079a8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80079aa:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80079ae:	2b30      	cmp	r3, #48	@ 0x30
 80079b0:	d0f8      	beq.n	80079a4 <_dtoa_r+0x61c>
 80079b2:	4647      	mov	r7, r8
 80079b4:	e03b      	b.n	8007a2e <_dtoa_r+0x6a6>
 80079b6:	4b9e      	ldr	r3, [pc, #632]	@ (8007c30 <_dtoa_r+0x8a8>)
 80079b8:	f7f8 fd8e 	bl	80004d8 <__aeabi_dmul>
 80079bc:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80079c0:	e7bc      	b.n	800793c <_dtoa_r+0x5b4>
 80079c2:	4656      	mov	r6, sl
 80079c4:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 80079c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80079cc:	4620      	mov	r0, r4
 80079ce:	4629      	mov	r1, r5
 80079d0:	f7f8 feac 	bl	800072c <__aeabi_ddiv>
 80079d4:	f7f9 f830 	bl	8000a38 <__aeabi_d2iz>
 80079d8:	4680      	mov	r8, r0
 80079da:	f7f8 fd13 	bl	8000404 <__aeabi_i2d>
 80079de:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80079e2:	f7f8 fd79 	bl	80004d8 <__aeabi_dmul>
 80079e6:	4602      	mov	r2, r0
 80079e8:	460b      	mov	r3, r1
 80079ea:	4620      	mov	r0, r4
 80079ec:	4629      	mov	r1, r5
 80079ee:	f7f8 fbbb 	bl	8000168 <__aeabi_dsub>
 80079f2:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80079f6:	9d08      	ldr	r5, [sp, #32]
 80079f8:	f806 4b01 	strb.w	r4, [r6], #1
 80079fc:	eba6 040a 	sub.w	r4, r6, sl
 8007a00:	42a5      	cmp	r5, r4
 8007a02:	4602      	mov	r2, r0
 8007a04:	460b      	mov	r3, r1
 8007a06:	d133      	bne.n	8007a70 <_dtoa_r+0x6e8>
 8007a08:	f7f8 fbb0 	bl	800016c <__adddf3>
 8007a0c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007a10:	4604      	mov	r4, r0
 8007a12:	460d      	mov	r5, r1
 8007a14:	f7f8 fff0 	bl	80009f8 <__aeabi_dcmpgt>
 8007a18:	b9c0      	cbnz	r0, 8007a4c <_dtoa_r+0x6c4>
 8007a1a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007a1e:	4620      	mov	r0, r4
 8007a20:	4629      	mov	r1, r5
 8007a22:	f7f8 ffc1 	bl	80009a8 <__aeabi_dcmpeq>
 8007a26:	b110      	cbz	r0, 8007a2e <_dtoa_r+0x6a6>
 8007a28:	f018 0f01 	tst.w	r8, #1
 8007a2c:	d10e      	bne.n	8007a4c <_dtoa_r+0x6c4>
 8007a2e:	4648      	mov	r0, r9
 8007a30:	9903      	ldr	r1, [sp, #12]
 8007a32:	f000 fbbb 	bl	80081ac <_Bfree>
 8007a36:	2300      	movs	r3, #0
 8007a38:	7033      	strb	r3, [r6, #0]
 8007a3a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8007a3c:	3701      	adds	r7, #1
 8007a3e:	601f      	str	r7, [r3, #0]
 8007a40:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	f000 824b 	beq.w	8007ede <_dtoa_r+0xb56>
 8007a48:	601e      	str	r6, [r3, #0]
 8007a4a:	e248      	b.n	8007ede <_dtoa_r+0xb56>
 8007a4c:	46b8      	mov	r8, r7
 8007a4e:	4633      	mov	r3, r6
 8007a50:	461e      	mov	r6, r3
 8007a52:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007a56:	2a39      	cmp	r2, #57	@ 0x39
 8007a58:	d106      	bne.n	8007a68 <_dtoa_r+0x6e0>
 8007a5a:	459a      	cmp	sl, r3
 8007a5c:	d1f8      	bne.n	8007a50 <_dtoa_r+0x6c8>
 8007a5e:	2230      	movs	r2, #48	@ 0x30
 8007a60:	f108 0801 	add.w	r8, r8, #1
 8007a64:	f88a 2000 	strb.w	r2, [sl]
 8007a68:	781a      	ldrb	r2, [r3, #0]
 8007a6a:	3201      	adds	r2, #1
 8007a6c:	701a      	strb	r2, [r3, #0]
 8007a6e:	e7a0      	b.n	80079b2 <_dtoa_r+0x62a>
 8007a70:	2200      	movs	r2, #0
 8007a72:	4b6f      	ldr	r3, [pc, #444]	@ (8007c30 <_dtoa_r+0x8a8>)
 8007a74:	f7f8 fd30 	bl	80004d8 <__aeabi_dmul>
 8007a78:	2200      	movs	r2, #0
 8007a7a:	2300      	movs	r3, #0
 8007a7c:	4604      	mov	r4, r0
 8007a7e:	460d      	mov	r5, r1
 8007a80:	f7f8 ff92 	bl	80009a8 <__aeabi_dcmpeq>
 8007a84:	2800      	cmp	r0, #0
 8007a86:	d09f      	beq.n	80079c8 <_dtoa_r+0x640>
 8007a88:	e7d1      	b.n	8007a2e <_dtoa_r+0x6a6>
 8007a8a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007a8c:	2a00      	cmp	r2, #0
 8007a8e:	f000 80ea 	beq.w	8007c66 <_dtoa_r+0x8de>
 8007a92:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007a94:	2a01      	cmp	r2, #1
 8007a96:	f300 80cd 	bgt.w	8007c34 <_dtoa_r+0x8ac>
 8007a9a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007a9c:	2a00      	cmp	r2, #0
 8007a9e:	f000 80c1 	beq.w	8007c24 <_dtoa_r+0x89c>
 8007aa2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007aa6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007aa8:	9e04      	ldr	r6, [sp, #16]
 8007aaa:	9a04      	ldr	r2, [sp, #16]
 8007aac:	2101      	movs	r1, #1
 8007aae:	441a      	add	r2, r3
 8007ab0:	9204      	str	r2, [sp, #16]
 8007ab2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007ab4:	4648      	mov	r0, r9
 8007ab6:	441a      	add	r2, r3
 8007ab8:	9209      	str	r2, [sp, #36]	@ 0x24
 8007aba:	f000 fc75 	bl	80083a8 <__i2b>
 8007abe:	4605      	mov	r5, r0
 8007ac0:	b166      	cbz	r6, 8007adc <_dtoa_r+0x754>
 8007ac2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	dd09      	ble.n	8007adc <_dtoa_r+0x754>
 8007ac8:	42b3      	cmp	r3, r6
 8007aca:	bfa8      	it	ge
 8007acc:	4633      	movge	r3, r6
 8007ace:	9a04      	ldr	r2, [sp, #16]
 8007ad0:	1af6      	subs	r6, r6, r3
 8007ad2:	1ad2      	subs	r2, r2, r3
 8007ad4:	9204      	str	r2, [sp, #16]
 8007ad6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007ad8:	1ad3      	subs	r3, r2, r3
 8007ada:	9309      	str	r3, [sp, #36]	@ 0x24
 8007adc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007ade:	b30b      	cbz	r3, 8007b24 <_dtoa_r+0x79c>
 8007ae0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	f000 80c6 	beq.w	8007c74 <_dtoa_r+0x8ec>
 8007ae8:	2c00      	cmp	r4, #0
 8007aea:	f000 80c0 	beq.w	8007c6e <_dtoa_r+0x8e6>
 8007aee:	4629      	mov	r1, r5
 8007af0:	4622      	mov	r2, r4
 8007af2:	4648      	mov	r0, r9
 8007af4:	f000 fd10 	bl	8008518 <__pow5mult>
 8007af8:	9a03      	ldr	r2, [sp, #12]
 8007afa:	4601      	mov	r1, r0
 8007afc:	4605      	mov	r5, r0
 8007afe:	4648      	mov	r0, r9
 8007b00:	f000 fc68 	bl	80083d4 <__multiply>
 8007b04:	9903      	ldr	r1, [sp, #12]
 8007b06:	4680      	mov	r8, r0
 8007b08:	4648      	mov	r0, r9
 8007b0a:	f000 fb4f 	bl	80081ac <_Bfree>
 8007b0e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007b10:	1b1b      	subs	r3, r3, r4
 8007b12:	930a      	str	r3, [sp, #40]	@ 0x28
 8007b14:	f000 80b1 	beq.w	8007c7a <_dtoa_r+0x8f2>
 8007b18:	4641      	mov	r1, r8
 8007b1a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007b1c:	4648      	mov	r0, r9
 8007b1e:	f000 fcfb 	bl	8008518 <__pow5mult>
 8007b22:	9003      	str	r0, [sp, #12]
 8007b24:	2101      	movs	r1, #1
 8007b26:	4648      	mov	r0, r9
 8007b28:	f000 fc3e 	bl	80083a8 <__i2b>
 8007b2c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007b2e:	4604      	mov	r4, r0
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	f000 81d8 	beq.w	8007ee6 <_dtoa_r+0xb5e>
 8007b36:	461a      	mov	r2, r3
 8007b38:	4601      	mov	r1, r0
 8007b3a:	4648      	mov	r0, r9
 8007b3c:	f000 fcec 	bl	8008518 <__pow5mult>
 8007b40:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007b42:	4604      	mov	r4, r0
 8007b44:	2b01      	cmp	r3, #1
 8007b46:	f300 809f 	bgt.w	8007c88 <_dtoa_r+0x900>
 8007b4a:	9b06      	ldr	r3, [sp, #24]
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	f040 8097 	bne.w	8007c80 <_dtoa_r+0x8f8>
 8007b52:	9b07      	ldr	r3, [sp, #28]
 8007b54:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	f040 8093 	bne.w	8007c84 <_dtoa_r+0x8fc>
 8007b5e:	9b07      	ldr	r3, [sp, #28]
 8007b60:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007b64:	0d1b      	lsrs	r3, r3, #20
 8007b66:	051b      	lsls	r3, r3, #20
 8007b68:	b133      	cbz	r3, 8007b78 <_dtoa_r+0x7f0>
 8007b6a:	9b04      	ldr	r3, [sp, #16]
 8007b6c:	3301      	adds	r3, #1
 8007b6e:	9304      	str	r3, [sp, #16]
 8007b70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b72:	3301      	adds	r3, #1
 8007b74:	9309      	str	r3, [sp, #36]	@ 0x24
 8007b76:	2301      	movs	r3, #1
 8007b78:	930a      	str	r3, [sp, #40]	@ 0x28
 8007b7a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	f000 81b8 	beq.w	8007ef2 <_dtoa_r+0xb6a>
 8007b82:	6923      	ldr	r3, [r4, #16]
 8007b84:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007b88:	6918      	ldr	r0, [r3, #16]
 8007b8a:	f000 fbc1 	bl	8008310 <__hi0bits>
 8007b8e:	f1c0 0020 	rsb	r0, r0, #32
 8007b92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b94:	4418      	add	r0, r3
 8007b96:	f010 001f 	ands.w	r0, r0, #31
 8007b9a:	f000 8082 	beq.w	8007ca2 <_dtoa_r+0x91a>
 8007b9e:	f1c0 0320 	rsb	r3, r0, #32
 8007ba2:	2b04      	cmp	r3, #4
 8007ba4:	dd73      	ble.n	8007c8e <_dtoa_r+0x906>
 8007ba6:	9b04      	ldr	r3, [sp, #16]
 8007ba8:	f1c0 001c 	rsb	r0, r0, #28
 8007bac:	4403      	add	r3, r0
 8007bae:	9304      	str	r3, [sp, #16]
 8007bb0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007bb2:	4406      	add	r6, r0
 8007bb4:	4403      	add	r3, r0
 8007bb6:	9309      	str	r3, [sp, #36]	@ 0x24
 8007bb8:	9b04      	ldr	r3, [sp, #16]
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	dd05      	ble.n	8007bca <_dtoa_r+0x842>
 8007bbe:	461a      	mov	r2, r3
 8007bc0:	4648      	mov	r0, r9
 8007bc2:	9903      	ldr	r1, [sp, #12]
 8007bc4:	f000 fd02 	bl	80085cc <__lshift>
 8007bc8:	9003      	str	r0, [sp, #12]
 8007bca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	dd05      	ble.n	8007bdc <_dtoa_r+0x854>
 8007bd0:	4621      	mov	r1, r4
 8007bd2:	461a      	mov	r2, r3
 8007bd4:	4648      	mov	r0, r9
 8007bd6:	f000 fcf9 	bl	80085cc <__lshift>
 8007bda:	4604      	mov	r4, r0
 8007bdc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d061      	beq.n	8007ca6 <_dtoa_r+0x91e>
 8007be2:	4621      	mov	r1, r4
 8007be4:	9803      	ldr	r0, [sp, #12]
 8007be6:	f000 fd5d 	bl	80086a4 <__mcmp>
 8007bea:	2800      	cmp	r0, #0
 8007bec:	da5b      	bge.n	8007ca6 <_dtoa_r+0x91e>
 8007bee:	2300      	movs	r3, #0
 8007bf0:	220a      	movs	r2, #10
 8007bf2:	4648      	mov	r0, r9
 8007bf4:	9903      	ldr	r1, [sp, #12]
 8007bf6:	f000 fafb 	bl	80081f0 <__multadd>
 8007bfa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007bfc:	f107 38ff 	add.w	r8, r7, #4294967295
 8007c00:	9003      	str	r0, [sp, #12]
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	f000 8177 	beq.w	8007ef6 <_dtoa_r+0xb6e>
 8007c08:	4629      	mov	r1, r5
 8007c0a:	2300      	movs	r3, #0
 8007c0c:	220a      	movs	r2, #10
 8007c0e:	4648      	mov	r0, r9
 8007c10:	f000 faee 	bl	80081f0 <__multadd>
 8007c14:	f1bb 0f00 	cmp.w	fp, #0
 8007c18:	4605      	mov	r5, r0
 8007c1a:	dc6f      	bgt.n	8007cfc <_dtoa_r+0x974>
 8007c1c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007c1e:	2b02      	cmp	r3, #2
 8007c20:	dc49      	bgt.n	8007cb6 <_dtoa_r+0x92e>
 8007c22:	e06b      	b.n	8007cfc <_dtoa_r+0x974>
 8007c24:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007c26:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007c2a:	e73c      	b.n	8007aa6 <_dtoa_r+0x71e>
 8007c2c:	3fe00000 	.word	0x3fe00000
 8007c30:	40240000 	.word	0x40240000
 8007c34:	9b08      	ldr	r3, [sp, #32]
 8007c36:	1e5c      	subs	r4, r3, #1
 8007c38:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007c3a:	42a3      	cmp	r3, r4
 8007c3c:	db09      	blt.n	8007c52 <_dtoa_r+0x8ca>
 8007c3e:	1b1c      	subs	r4, r3, r4
 8007c40:	9b08      	ldr	r3, [sp, #32]
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	f6bf af30 	bge.w	8007aa8 <_dtoa_r+0x720>
 8007c48:	9b04      	ldr	r3, [sp, #16]
 8007c4a:	9a08      	ldr	r2, [sp, #32]
 8007c4c:	1a9e      	subs	r6, r3, r2
 8007c4e:	2300      	movs	r3, #0
 8007c50:	e72b      	b.n	8007aaa <_dtoa_r+0x722>
 8007c52:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007c54:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007c56:	1ae3      	subs	r3, r4, r3
 8007c58:	441a      	add	r2, r3
 8007c5a:	940a      	str	r4, [sp, #40]	@ 0x28
 8007c5c:	9e04      	ldr	r6, [sp, #16]
 8007c5e:	2400      	movs	r4, #0
 8007c60:	9b08      	ldr	r3, [sp, #32]
 8007c62:	920e      	str	r2, [sp, #56]	@ 0x38
 8007c64:	e721      	b.n	8007aaa <_dtoa_r+0x722>
 8007c66:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007c68:	9e04      	ldr	r6, [sp, #16]
 8007c6a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007c6c:	e728      	b.n	8007ac0 <_dtoa_r+0x738>
 8007c6e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8007c72:	e751      	b.n	8007b18 <_dtoa_r+0x790>
 8007c74:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007c76:	9903      	ldr	r1, [sp, #12]
 8007c78:	e750      	b.n	8007b1c <_dtoa_r+0x794>
 8007c7a:	f8cd 800c 	str.w	r8, [sp, #12]
 8007c7e:	e751      	b.n	8007b24 <_dtoa_r+0x79c>
 8007c80:	2300      	movs	r3, #0
 8007c82:	e779      	b.n	8007b78 <_dtoa_r+0x7f0>
 8007c84:	9b06      	ldr	r3, [sp, #24]
 8007c86:	e777      	b.n	8007b78 <_dtoa_r+0x7f0>
 8007c88:	2300      	movs	r3, #0
 8007c8a:	930a      	str	r3, [sp, #40]	@ 0x28
 8007c8c:	e779      	b.n	8007b82 <_dtoa_r+0x7fa>
 8007c8e:	d093      	beq.n	8007bb8 <_dtoa_r+0x830>
 8007c90:	9a04      	ldr	r2, [sp, #16]
 8007c92:	331c      	adds	r3, #28
 8007c94:	441a      	add	r2, r3
 8007c96:	9204      	str	r2, [sp, #16]
 8007c98:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007c9a:	441e      	add	r6, r3
 8007c9c:	441a      	add	r2, r3
 8007c9e:	9209      	str	r2, [sp, #36]	@ 0x24
 8007ca0:	e78a      	b.n	8007bb8 <_dtoa_r+0x830>
 8007ca2:	4603      	mov	r3, r0
 8007ca4:	e7f4      	b.n	8007c90 <_dtoa_r+0x908>
 8007ca6:	9b08      	ldr	r3, [sp, #32]
 8007ca8:	46b8      	mov	r8, r7
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	dc20      	bgt.n	8007cf0 <_dtoa_r+0x968>
 8007cae:	469b      	mov	fp, r3
 8007cb0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007cb2:	2b02      	cmp	r3, #2
 8007cb4:	dd1e      	ble.n	8007cf4 <_dtoa_r+0x96c>
 8007cb6:	f1bb 0f00 	cmp.w	fp, #0
 8007cba:	f47f adb1 	bne.w	8007820 <_dtoa_r+0x498>
 8007cbe:	4621      	mov	r1, r4
 8007cc0:	465b      	mov	r3, fp
 8007cc2:	2205      	movs	r2, #5
 8007cc4:	4648      	mov	r0, r9
 8007cc6:	f000 fa93 	bl	80081f0 <__multadd>
 8007cca:	4601      	mov	r1, r0
 8007ccc:	4604      	mov	r4, r0
 8007cce:	9803      	ldr	r0, [sp, #12]
 8007cd0:	f000 fce8 	bl	80086a4 <__mcmp>
 8007cd4:	2800      	cmp	r0, #0
 8007cd6:	f77f ada3 	ble.w	8007820 <_dtoa_r+0x498>
 8007cda:	4656      	mov	r6, sl
 8007cdc:	2331      	movs	r3, #49	@ 0x31
 8007cde:	f108 0801 	add.w	r8, r8, #1
 8007ce2:	f806 3b01 	strb.w	r3, [r6], #1
 8007ce6:	e59f      	b.n	8007828 <_dtoa_r+0x4a0>
 8007ce8:	46b8      	mov	r8, r7
 8007cea:	9c08      	ldr	r4, [sp, #32]
 8007cec:	4625      	mov	r5, r4
 8007cee:	e7f4      	b.n	8007cda <_dtoa_r+0x952>
 8007cf0:	f8dd b020 	ldr.w	fp, [sp, #32]
 8007cf4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	f000 8101 	beq.w	8007efe <_dtoa_r+0xb76>
 8007cfc:	2e00      	cmp	r6, #0
 8007cfe:	dd05      	ble.n	8007d0c <_dtoa_r+0x984>
 8007d00:	4629      	mov	r1, r5
 8007d02:	4632      	mov	r2, r6
 8007d04:	4648      	mov	r0, r9
 8007d06:	f000 fc61 	bl	80085cc <__lshift>
 8007d0a:	4605      	mov	r5, r0
 8007d0c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d05c      	beq.n	8007dcc <_dtoa_r+0xa44>
 8007d12:	4648      	mov	r0, r9
 8007d14:	6869      	ldr	r1, [r5, #4]
 8007d16:	f000 fa09 	bl	800812c <_Balloc>
 8007d1a:	4606      	mov	r6, r0
 8007d1c:	b928      	cbnz	r0, 8007d2a <_dtoa_r+0x9a2>
 8007d1e:	4602      	mov	r2, r0
 8007d20:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007d24:	4b80      	ldr	r3, [pc, #512]	@ (8007f28 <_dtoa_r+0xba0>)
 8007d26:	f7ff bb43 	b.w	80073b0 <_dtoa_r+0x28>
 8007d2a:	692a      	ldr	r2, [r5, #16]
 8007d2c:	f105 010c 	add.w	r1, r5, #12
 8007d30:	3202      	adds	r2, #2
 8007d32:	0092      	lsls	r2, r2, #2
 8007d34:	300c      	adds	r0, #12
 8007d36:	f001 ff51 	bl	8009bdc <memcpy>
 8007d3a:	2201      	movs	r2, #1
 8007d3c:	4631      	mov	r1, r6
 8007d3e:	4648      	mov	r0, r9
 8007d40:	f000 fc44 	bl	80085cc <__lshift>
 8007d44:	462f      	mov	r7, r5
 8007d46:	4605      	mov	r5, r0
 8007d48:	f10a 0301 	add.w	r3, sl, #1
 8007d4c:	9304      	str	r3, [sp, #16]
 8007d4e:	eb0a 030b 	add.w	r3, sl, fp
 8007d52:	930a      	str	r3, [sp, #40]	@ 0x28
 8007d54:	9b06      	ldr	r3, [sp, #24]
 8007d56:	f003 0301 	and.w	r3, r3, #1
 8007d5a:	9309      	str	r3, [sp, #36]	@ 0x24
 8007d5c:	9b04      	ldr	r3, [sp, #16]
 8007d5e:	4621      	mov	r1, r4
 8007d60:	9803      	ldr	r0, [sp, #12]
 8007d62:	f103 3bff 	add.w	fp, r3, #4294967295
 8007d66:	f7ff fa87 	bl	8007278 <quorem>
 8007d6a:	4603      	mov	r3, r0
 8007d6c:	4639      	mov	r1, r7
 8007d6e:	3330      	adds	r3, #48	@ 0x30
 8007d70:	9006      	str	r0, [sp, #24]
 8007d72:	9803      	ldr	r0, [sp, #12]
 8007d74:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007d76:	f000 fc95 	bl	80086a4 <__mcmp>
 8007d7a:	462a      	mov	r2, r5
 8007d7c:	9008      	str	r0, [sp, #32]
 8007d7e:	4621      	mov	r1, r4
 8007d80:	4648      	mov	r0, r9
 8007d82:	f000 fcab 	bl	80086dc <__mdiff>
 8007d86:	68c2      	ldr	r2, [r0, #12]
 8007d88:	4606      	mov	r6, r0
 8007d8a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007d8c:	bb02      	cbnz	r2, 8007dd0 <_dtoa_r+0xa48>
 8007d8e:	4601      	mov	r1, r0
 8007d90:	9803      	ldr	r0, [sp, #12]
 8007d92:	f000 fc87 	bl	80086a4 <__mcmp>
 8007d96:	4602      	mov	r2, r0
 8007d98:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007d9a:	4631      	mov	r1, r6
 8007d9c:	4648      	mov	r0, r9
 8007d9e:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 8007da2:	f000 fa03 	bl	80081ac <_Bfree>
 8007da6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007da8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007daa:	9e04      	ldr	r6, [sp, #16]
 8007dac:	ea42 0103 	orr.w	r1, r2, r3
 8007db0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007db2:	4319      	orrs	r1, r3
 8007db4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007db6:	d10d      	bne.n	8007dd4 <_dtoa_r+0xa4c>
 8007db8:	2b39      	cmp	r3, #57	@ 0x39
 8007dba:	d027      	beq.n	8007e0c <_dtoa_r+0xa84>
 8007dbc:	9a08      	ldr	r2, [sp, #32]
 8007dbe:	2a00      	cmp	r2, #0
 8007dc0:	dd01      	ble.n	8007dc6 <_dtoa_r+0xa3e>
 8007dc2:	9b06      	ldr	r3, [sp, #24]
 8007dc4:	3331      	adds	r3, #49	@ 0x31
 8007dc6:	f88b 3000 	strb.w	r3, [fp]
 8007dca:	e52e      	b.n	800782a <_dtoa_r+0x4a2>
 8007dcc:	4628      	mov	r0, r5
 8007dce:	e7b9      	b.n	8007d44 <_dtoa_r+0x9bc>
 8007dd0:	2201      	movs	r2, #1
 8007dd2:	e7e2      	b.n	8007d9a <_dtoa_r+0xa12>
 8007dd4:	9908      	ldr	r1, [sp, #32]
 8007dd6:	2900      	cmp	r1, #0
 8007dd8:	db04      	blt.n	8007de4 <_dtoa_r+0xa5c>
 8007dda:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8007ddc:	4301      	orrs	r1, r0
 8007dde:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007de0:	4301      	orrs	r1, r0
 8007de2:	d120      	bne.n	8007e26 <_dtoa_r+0xa9e>
 8007de4:	2a00      	cmp	r2, #0
 8007de6:	ddee      	ble.n	8007dc6 <_dtoa_r+0xa3e>
 8007de8:	2201      	movs	r2, #1
 8007dea:	9903      	ldr	r1, [sp, #12]
 8007dec:	4648      	mov	r0, r9
 8007dee:	9304      	str	r3, [sp, #16]
 8007df0:	f000 fbec 	bl	80085cc <__lshift>
 8007df4:	4621      	mov	r1, r4
 8007df6:	9003      	str	r0, [sp, #12]
 8007df8:	f000 fc54 	bl	80086a4 <__mcmp>
 8007dfc:	2800      	cmp	r0, #0
 8007dfe:	9b04      	ldr	r3, [sp, #16]
 8007e00:	dc02      	bgt.n	8007e08 <_dtoa_r+0xa80>
 8007e02:	d1e0      	bne.n	8007dc6 <_dtoa_r+0xa3e>
 8007e04:	07da      	lsls	r2, r3, #31
 8007e06:	d5de      	bpl.n	8007dc6 <_dtoa_r+0xa3e>
 8007e08:	2b39      	cmp	r3, #57	@ 0x39
 8007e0a:	d1da      	bne.n	8007dc2 <_dtoa_r+0xa3a>
 8007e0c:	2339      	movs	r3, #57	@ 0x39
 8007e0e:	f88b 3000 	strb.w	r3, [fp]
 8007e12:	4633      	mov	r3, r6
 8007e14:	461e      	mov	r6, r3
 8007e16:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007e1a:	3b01      	subs	r3, #1
 8007e1c:	2a39      	cmp	r2, #57	@ 0x39
 8007e1e:	d04e      	beq.n	8007ebe <_dtoa_r+0xb36>
 8007e20:	3201      	adds	r2, #1
 8007e22:	701a      	strb	r2, [r3, #0]
 8007e24:	e501      	b.n	800782a <_dtoa_r+0x4a2>
 8007e26:	2a00      	cmp	r2, #0
 8007e28:	dd03      	ble.n	8007e32 <_dtoa_r+0xaaa>
 8007e2a:	2b39      	cmp	r3, #57	@ 0x39
 8007e2c:	d0ee      	beq.n	8007e0c <_dtoa_r+0xa84>
 8007e2e:	3301      	adds	r3, #1
 8007e30:	e7c9      	b.n	8007dc6 <_dtoa_r+0xa3e>
 8007e32:	9a04      	ldr	r2, [sp, #16]
 8007e34:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007e36:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007e3a:	428a      	cmp	r2, r1
 8007e3c:	d028      	beq.n	8007e90 <_dtoa_r+0xb08>
 8007e3e:	2300      	movs	r3, #0
 8007e40:	220a      	movs	r2, #10
 8007e42:	9903      	ldr	r1, [sp, #12]
 8007e44:	4648      	mov	r0, r9
 8007e46:	f000 f9d3 	bl	80081f0 <__multadd>
 8007e4a:	42af      	cmp	r7, r5
 8007e4c:	9003      	str	r0, [sp, #12]
 8007e4e:	f04f 0300 	mov.w	r3, #0
 8007e52:	f04f 020a 	mov.w	r2, #10
 8007e56:	4639      	mov	r1, r7
 8007e58:	4648      	mov	r0, r9
 8007e5a:	d107      	bne.n	8007e6c <_dtoa_r+0xae4>
 8007e5c:	f000 f9c8 	bl	80081f0 <__multadd>
 8007e60:	4607      	mov	r7, r0
 8007e62:	4605      	mov	r5, r0
 8007e64:	9b04      	ldr	r3, [sp, #16]
 8007e66:	3301      	adds	r3, #1
 8007e68:	9304      	str	r3, [sp, #16]
 8007e6a:	e777      	b.n	8007d5c <_dtoa_r+0x9d4>
 8007e6c:	f000 f9c0 	bl	80081f0 <__multadd>
 8007e70:	4629      	mov	r1, r5
 8007e72:	4607      	mov	r7, r0
 8007e74:	2300      	movs	r3, #0
 8007e76:	220a      	movs	r2, #10
 8007e78:	4648      	mov	r0, r9
 8007e7a:	f000 f9b9 	bl	80081f0 <__multadd>
 8007e7e:	4605      	mov	r5, r0
 8007e80:	e7f0      	b.n	8007e64 <_dtoa_r+0xadc>
 8007e82:	f1bb 0f00 	cmp.w	fp, #0
 8007e86:	bfcc      	ite	gt
 8007e88:	465e      	movgt	r6, fp
 8007e8a:	2601      	movle	r6, #1
 8007e8c:	2700      	movs	r7, #0
 8007e8e:	4456      	add	r6, sl
 8007e90:	2201      	movs	r2, #1
 8007e92:	9903      	ldr	r1, [sp, #12]
 8007e94:	4648      	mov	r0, r9
 8007e96:	9304      	str	r3, [sp, #16]
 8007e98:	f000 fb98 	bl	80085cc <__lshift>
 8007e9c:	4621      	mov	r1, r4
 8007e9e:	9003      	str	r0, [sp, #12]
 8007ea0:	f000 fc00 	bl	80086a4 <__mcmp>
 8007ea4:	2800      	cmp	r0, #0
 8007ea6:	dcb4      	bgt.n	8007e12 <_dtoa_r+0xa8a>
 8007ea8:	d102      	bne.n	8007eb0 <_dtoa_r+0xb28>
 8007eaa:	9b04      	ldr	r3, [sp, #16]
 8007eac:	07db      	lsls	r3, r3, #31
 8007eae:	d4b0      	bmi.n	8007e12 <_dtoa_r+0xa8a>
 8007eb0:	4633      	mov	r3, r6
 8007eb2:	461e      	mov	r6, r3
 8007eb4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007eb8:	2a30      	cmp	r2, #48	@ 0x30
 8007eba:	d0fa      	beq.n	8007eb2 <_dtoa_r+0xb2a>
 8007ebc:	e4b5      	b.n	800782a <_dtoa_r+0x4a2>
 8007ebe:	459a      	cmp	sl, r3
 8007ec0:	d1a8      	bne.n	8007e14 <_dtoa_r+0xa8c>
 8007ec2:	2331      	movs	r3, #49	@ 0x31
 8007ec4:	f108 0801 	add.w	r8, r8, #1
 8007ec8:	f88a 3000 	strb.w	r3, [sl]
 8007ecc:	e4ad      	b.n	800782a <_dtoa_r+0x4a2>
 8007ece:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007ed0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8007f2c <_dtoa_r+0xba4>
 8007ed4:	b11b      	cbz	r3, 8007ede <_dtoa_r+0xb56>
 8007ed6:	f10a 0308 	add.w	r3, sl, #8
 8007eda:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8007edc:	6013      	str	r3, [r2, #0]
 8007ede:	4650      	mov	r0, sl
 8007ee0:	b017      	add	sp, #92	@ 0x5c
 8007ee2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ee6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007ee8:	2b01      	cmp	r3, #1
 8007eea:	f77f ae2e 	ble.w	8007b4a <_dtoa_r+0x7c2>
 8007eee:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007ef0:	930a      	str	r3, [sp, #40]	@ 0x28
 8007ef2:	2001      	movs	r0, #1
 8007ef4:	e64d      	b.n	8007b92 <_dtoa_r+0x80a>
 8007ef6:	f1bb 0f00 	cmp.w	fp, #0
 8007efa:	f77f aed9 	ble.w	8007cb0 <_dtoa_r+0x928>
 8007efe:	4656      	mov	r6, sl
 8007f00:	4621      	mov	r1, r4
 8007f02:	9803      	ldr	r0, [sp, #12]
 8007f04:	f7ff f9b8 	bl	8007278 <quorem>
 8007f08:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8007f0c:	f806 3b01 	strb.w	r3, [r6], #1
 8007f10:	eba6 020a 	sub.w	r2, r6, sl
 8007f14:	4593      	cmp	fp, r2
 8007f16:	ddb4      	ble.n	8007e82 <_dtoa_r+0xafa>
 8007f18:	2300      	movs	r3, #0
 8007f1a:	220a      	movs	r2, #10
 8007f1c:	4648      	mov	r0, r9
 8007f1e:	9903      	ldr	r1, [sp, #12]
 8007f20:	f000 f966 	bl	80081f0 <__multadd>
 8007f24:	9003      	str	r0, [sp, #12]
 8007f26:	e7eb      	b.n	8007f00 <_dtoa_r+0xb78>
 8007f28:	0800b0b3 	.word	0x0800b0b3
 8007f2c:	0800b037 	.word	0x0800b037

08007f30 <_free_r>:
 8007f30:	b538      	push	{r3, r4, r5, lr}
 8007f32:	4605      	mov	r5, r0
 8007f34:	2900      	cmp	r1, #0
 8007f36:	d040      	beq.n	8007fba <_free_r+0x8a>
 8007f38:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007f3c:	1f0c      	subs	r4, r1, #4
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	bfb8      	it	lt
 8007f42:	18e4      	addlt	r4, r4, r3
 8007f44:	f000 f8e6 	bl	8008114 <__malloc_lock>
 8007f48:	4a1c      	ldr	r2, [pc, #112]	@ (8007fbc <_free_r+0x8c>)
 8007f4a:	6813      	ldr	r3, [r2, #0]
 8007f4c:	b933      	cbnz	r3, 8007f5c <_free_r+0x2c>
 8007f4e:	6063      	str	r3, [r4, #4]
 8007f50:	6014      	str	r4, [r2, #0]
 8007f52:	4628      	mov	r0, r5
 8007f54:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007f58:	f000 b8e2 	b.w	8008120 <__malloc_unlock>
 8007f5c:	42a3      	cmp	r3, r4
 8007f5e:	d908      	bls.n	8007f72 <_free_r+0x42>
 8007f60:	6820      	ldr	r0, [r4, #0]
 8007f62:	1821      	adds	r1, r4, r0
 8007f64:	428b      	cmp	r3, r1
 8007f66:	bf01      	itttt	eq
 8007f68:	6819      	ldreq	r1, [r3, #0]
 8007f6a:	685b      	ldreq	r3, [r3, #4]
 8007f6c:	1809      	addeq	r1, r1, r0
 8007f6e:	6021      	streq	r1, [r4, #0]
 8007f70:	e7ed      	b.n	8007f4e <_free_r+0x1e>
 8007f72:	461a      	mov	r2, r3
 8007f74:	685b      	ldr	r3, [r3, #4]
 8007f76:	b10b      	cbz	r3, 8007f7c <_free_r+0x4c>
 8007f78:	42a3      	cmp	r3, r4
 8007f7a:	d9fa      	bls.n	8007f72 <_free_r+0x42>
 8007f7c:	6811      	ldr	r1, [r2, #0]
 8007f7e:	1850      	adds	r0, r2, r1
 8007f80:	42a0      	cmp	r0, r4
 8007f82:	d10b      	bne.n	8007f9c <_free_r+0x6c>
 8007f84:	6820      	ldr	r0, [r4, #0]
 8007f86:	4401      	add	r1, r0
 8007f88:	1850      	adds	r0, r2, r1
 8007f8a:	4283      	cmp	r3, r0
 8007f8c:	6011      	str	r1, [r2, #0]
 8007f8e:	d1e0      	bne.n	8007f52 <_free_r+0x22>
 8007f90:	6818      	ldr	r0, [r3, #0]
 8007f92:	685b      	ldr	r3, [r3, #4]
 8007f94:	4408      	add	r0, r1
 8007f96:	6010      	str	r0, [r2, #0]
 8007f98:	6053      	str	r3, [r2, #4]
 8007f9a:	e7da      	b.n	8007f52 <_free_r+0x22>
 8007f9c:	d902      	bls.n	8007fa4 <_free_r+0x74>
 8007f9e:	230c      	movs	r3, #12
 8007fa0:	602b      	str	r3, [r5, #0]
 8007fa2:	e7d6      	b.n	8007f52 <_free_r+0x22>
 8007fa4:	6820      	ldr	r0, [r4, #0]
 8007fa6:	1821      	adds	r1, r4, r0
 8007fa8:	428b      	cmp	r3, r1
 8007faa:	bf01      	itttt	eq
 8007fac:	6819      	ldreq	r1, [r3, #0]
 8007fae:	685b      	ldreq	r3, [r3, #4]
 8007fb0:	1809      	addeq	r1, r1, r0
 8007fb2:	6021      	streq	r1, [r4, #0]
 8007fb4:	6063      	str	r3, [r4, #4]
 8007fb6:	6054      	str	r4, [r2, #4]
 8007fb8:	e7cb      	b.n	8007f52 <_free_r+0x22>
 8007fba:	bd38      	pop	{r3, r4, r5, pc}
 8007fbc:	20000524 	.word	0x20000524

08007fc0 <malloc>:
 8007fc0:	4b02      	ldr	r3, [pc, #8]	@ (8007fcc <malloc+0xc>)
 8007fc2:	4601      	mov	r1, r0
 8007fc4:	6818      	ldr	r0, [r3, #0]
 8007fc6:	f000 b825 	b.w	8008014 <_malloc_r>
 8007fca:	bf00      	nop
 8007fcc:	20000034 	.word	0x20000034

08007fd0 <sbrk_aligned>:
 8007fd0:	b570      	push	{r4, r5, r6, lr}
 8007fd2:	4e0f      	ldr	r6, [pc, #60]	@ (8008010 <sbrk_aligned+0x40>)
 8007fd4:	460c      	mov	r4, r1
 8007fd6:	6831      	ldr	r1, [r6, #0]
 8007fd8:	4605      	mov	r5, r0
 8007fda:	b911      	cbnz	r1, 8007fe2 <sbrk_aligned+0x12>
 8007fdc:	f001 fdee 	bl	8009bbc <_sbrk_r>
 8007fe0:	6030      	str	r0, [r6, #0]
 8007fe2:	4621      	mov	r1, r4
 8007fe4:	4628      	mov	r0, r5
 8007fe6:	f001 fde9 	bl	8009bbc <_sbrk_r>
 8007fea:	1c43      	adds	r3, r0, #1
 8007fec:	d103      	bne.n	8007ff6 <sbrk_aligned+0x26>
 8007fee:	f04f 34ff 	mov.w	r4, #4294967295
 8007ff2:	4620      	mov	r0, r4
 8007ff4:	bd70      	pop	{r4, r5, r6, pc}
 8007ff6:	1cc4      	adds	r4, r0, #3
 8007ff8:	f024 0403 	bic.w	r4, r4, #3
 8007ffc:	42a0      	cmp	r0, r4
 8007ffe:	d0f8      	beq.n	8007ff2 <sbrk_aligned+0x22>
 8008000:	1a21      	subs	r1, r4, r0
 8008002:	4628      	mov	r0, r5
 8008004:	f001 fdda 	bl	8009bbc <_sbrk_r>
 8008008:	3001      	adds	r0, #1
 800800a:	d1f2      	bne.n	8007ff2 <sbrk_aligned+0x22>
 800800c:	e7ef      	b.n	8007fee <sbrk_aligned+0x1e>
 800800e:	bf00      	nop
 8008010:	20000520 	.word	0x20000520

08008014 <_malloc_r>:
 8008014:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008018:	1ccd      	adds	r5, r1, #3
 800801a:	f025 0503 	bic.w	r5, r5, #3
 800801e:	3508      	adds	r5, #8
 8008020:	2d0c      	cmp	r5, #12
 8008022:	bf38      	it	cc
 8008024:	250c      	movcc	r5, #12
 8008026:	2d00      	cmp	r5, #0
 8008028:	4606      	mov	r6, r0
 800802a:	db01      	blt.n	8008030 <_malloc_r+0x1c>
 800802c:	42a9      	cmp	r1, r5
 800802e:	d904      	bls.n	800803a <_malloc_r+0x26>
 8008030:	230c      	movs	r3, #12
 8008032:	6033      	str	r3, [r6, #0]
 8008034:	2000      	movs	r0, #0
 8008036:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800803a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008110 <_malloc_r+0xfc>
 800803e:	f000 f869 	bl	8008114 <__malloc_lock>
 8008042:	f8d8 3000 	ldr.w	r3, [r8]
 8008046:	461c      	mov	r4, r3
 8008048:	bb44      	cbnz	r4, 800809c <_malloc_r+0x88>
 800804a:	4629      	mov	r1, r5
 800804c:	4630      	mov	r0, r6
 800804e:	f7ff ffbf 	bl	8007fd0 <sbrk_aligned>
 8008052:	1c43      	adds	r3, r0, #1
 8008054:	4604      	mov	r4, r0
 8008056:	d158      	bne.n	800810a <_malloc_r+0xf6>
 8008058:	f8d8 4000 	ldr.w	r4, [r8]
 800805c:	4627      	mov	r7, r4
 800805e:	2f00      	cmp	r7, #0
 8008060:	d143      	bne.n	80080ea <_malloc_r+0xd6>
 8008062:	2c00      	cmp	r4, #0
 8008064:	d04b      	beq.n	80080fe <_malloc_r+0xea>
 8008066:	6823      	ldr	r3, [r4, #0]
 8008068:	4639      	mov	r1, r7
 800806a:	4630      	mov	r0, r6
 800806c:	eb04 0903 	add.w	r9, r4, r3
 8008070:	f001 fda4 	bl	8009bbc <_sbrk_r>
 8008074:	4581      	cmp	r9, r0
 8008076:	d142      	bne.n	80080fe <_malloc_r+0xea>
 8008078:	6821      	ldr	r1, [r4, #0]
 800807a:	4630      	mov	r0, r6
 800807c:	1a6d      	subs	r5, r5, r1
 800807e:	4629      	mov	r1, r5
 8008080:	f7ff ffa6 	bl	8007fd0 <sbrk_aligned>
 8008084:	3001      	adds	r0, #1
 8008086:	d03a      	beq.n	80080fe <_malloc_r+0xea>
 8008088:	6823      	ldr	r3, [r4, #0]
 800808a:	442b      	add	r3, r5
 800808c:	6023      	str	r3, [r4, #0]
 800808e:	f8d8 3000 	ldr.w	r3, [r8]
 8008092:	685a      	ldr	r2, [r3, #4]
 8008094:	bb62      	cbnz	r2, 80080f0 <_malloc_r+0xdc>
 8008096:	f8c8 7000 	str.w	r7, [r8]
 800809a:	e00f      	b.n	80080bc <_malloc_r+0xa8>
 800809c:	6822      	ldr	r2, [r4, #0]
 800809e:	1b52      	subs	r2, r2, r5
 80080a0:	d420      	bmi.n	80080e4 <_malloc_r+0xd0>
 80080a2:	2a0b      	cmp	r2, #11
 80080a4:	d917      	bls.n	80080d6 <_malloc_r+0xc2>
 80080a6:	1961      	adds	r1, r4, r5
 80080a8:	42a3      	cmp	r3, r4
 80080aa:	6025      	str	r5, [r4, #0]
 80080ac:	bf18      	it	ne
 80080ae:	6059      	strne	r1, [r3, #4]
 80080b0:	6863      	ldr	r3, [r4, #4]
 80080b2:	bf08      	it	eq
 80080b4:	f8c8 1000 	streq.w	r1, [r8]
 80080b8:	5162      	str	r2, [r4, r5]
 80080ba:	604b      	str	r3, [r1, #4]
 80080bc:	4630      	mov	r0, r6
 80080be:	f000 f82f 	bl	8008120 <__malloc_unlock>
 80080c2:	f104 000b 	add.w	r0, r4, #11
 80080c6:	1d23      	adds	r3, r4, #4
 80080c8:	f020 0007 	bic.w	r0, r0, #7
 80080cc:	1ac2      	subs	r2, r0, r3
 80080ce:	bf1c      	itt	ne
 80080d0:	1a1b      	subne	r3, r3, r0
 80080d2:	50a3      	strne	r3, [r4, r2]
 80080d4:	e7af      	b.n	8008036 <_malloc_r+0x22>
 80080d6:	6862      	ldr	r2, [r4, #4]
 80080d8:	42a3      	cmp	r3, r4
 80080da:	bf0c      	ite	eq
 80080dc:	f8c8 2000 	streq.w	r2, [r8]
 80080e0:	605a      	strne	r2, [r3, #4]
 80080e2:	e7eb      	b.n	80080bc <_malloc_r+0xa8>
 80080e4:	4623      	mov	r3, r4
 80080e6:	6864      	ldr	r4, [r4, #4]
 80080e8:	e7ae      	b.n	8008048 <_malloc_r+0x34>
 80080ea:	463c      	mov	r4, r7
 80080ec:	687f      	ldr	r7, [r7, #4]
 80080ee:	e7b6      	b.n	800805e <_malloc_r+0x4a>
 80080f0:	461a      	mov	r2, r3
 80080f2:	685b      	ldr	r3, [r3, #4]
 80080f4:	42a3      	cmp	r3, r4
 80080f6:	d1fb      	bne.n	80080f0 <_malloc_r+0xdc>
 80080f8:	2300      	movs	r3, #0
 80080fa:	6053      	str	r3, [r2, #4]
 80080fc:	e7de      	b.n	80080bc <_malloc_r+0xa8>
 80080fe:	230c      	movs	r3, #12
 8008100:	4630      	mov	r0, r6
 8008102:	6033      	str	r3, [r6, #0]
 8008104:	f000 f80c 	bl	8008120 <__malloc_unlock>
 8008108:	e794      	b.n	8008034 <_malloc_r+0x20>
 800810a:	6005      	str	r5, [r0, #0]
 800810c:	e7d6      	b.n	80080bc <_malloc_r+0xa8>
 800810e:	bf00      	nop
 8008110:	20000524 	.word	0x20000524

08008114 <__malloc_lock>:
 8008114:	4801      	ldr	r0, [pc, #4]	@ (800811c <__malloc_lock+0x8>)
 8008116:	f7ff b87c 	b.w	8007212 <__retarget_lock_acquire_recursive>
 800811a:	bf00      	nop
 800811c:	2000051c 	.word	0x2000051c

08008120 <__malloc_unlock>:
 8008120:	4801      	ldr	r0, [pc, #4]	@ (8008128 <__malloc_unlock+0x8>)
 8008122:	f7ff b877 	b.w	8007214 <__retarget_lock_release_recursive>
 8008126:	bf00      	nop
 8008128:	2000051c 	.word	0x2000051c

0800812c <_Balloc>:
 800812c:	b570      	push	{r4, r5, r6, lr}
 800812e:	69c6      	ldr	r6, [r0, #28]
 8008130:	4604      	mov	r4, r0
 8008132:	460d      	mov	r5, r1
 8008134:	b976      	cbnz	r6, 8008154 <_Balloc+0x28>
 8008136:	2010      	movs	r0, #16
 8008138:	f7ff ff42 	bl	8007fc0 <malloc>
 800813c:	4602      	mov	r2, r0
 800813e:	61e0      	str	r0, [r4, #28]
 8008140:	b920      	cbnz	r0, 800814c <_Balloc+0x20>
 8008142:	216b      	movs	r1, #107	@ 0x6b
 8008144:	4b17      	ldr	r3, [pc, #92]	@ (80081a4 <_Balloc+0x78>)
 8008146:	4818      	ldr	r0, [pc, #96]	@ (80081a8 <_Balloc+0x7c>)
 8008148:	f7ff f878 	bl	800723c <__assert_func>
 800814c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008150:	6006      	str	r6, [r0, #0]
 8008152:	60c6      	str	r6, [r0, #12]
 8008154:	69e6      	ldr	r6, [r4, #28]
 8008156:	68f3      	ldr	r3, [r6, #12]
 8008158:	b183      	cbz	r3, 800817c <_Balloc+0x50>
 800815a:	69e3      	ldr	r3, [r4, #28]
 800815c:	68db      	ldr	r3, [r3, #12]
 800815e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008162:	b9b8      	cbnz	r0, 8008194 <_Balloc+0x68>
 8008164:	2101      	movs	r1, #1
 8008166:	fa01 f605 	lsl.w	r6, r1, r5
 800816a:	1d72      	adds	r2, r6, #5
 800816c:	4620      	mov	r0, r4
 800816e:	0092      	lsls	r2, r2, #2
 8008170:	f001 fd4f 	bl	8009c12 <_calloc_r>
 8008174:	b160      	cbz	r0, 8008190 <_Balloc+0x64>
 8008176:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800817a:	e00e      	b.n	800819a <_Balloc+0x6e>
 800817c:	2221      	movs	r2, #33	@ 0x21
 800817e:	2104      	movs	r1, #4
 8008180:	4620      	mov	r0, r4
 8008182:	f001 fd46 	bl	8009c12 <_calloc_r>
 8008186:	69e3      	ldr	r3, [r4, #28]
 8008188:	60f0      	str	r0, [r6, #12]
 800818a:	68db      	ldr	r3, [r3, #12]
 800818c:	2b00      	cmp	r3, #0
 800818e:	d1e4      	bne.n	800815a <_Balloc+0x2e>
 8008190:	2000      	movs	r0, #0
 8008192:	bd70      	pop	{r4, r5, r6, pc}
 8008194:	6802      	ldr	r2, [r0, #0]
 8008196:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800819a:	2300      	movs	r3, #0
 800819c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80081a0:	e7f7      	b.n	8008192 <_Balloc+0x66>
 80081a2:	bf00      	nop
 80081a4:	0800b044 	.word	0x0800b044
 80081a8:	0800b0c4 	.word	0x0800b0c4

080081ac <_Bfree>:
 80081ac:	b570      	push	{r4, r5, r6, lr}
 80081ae:	69c6      	ldr	r6, [r0, #28]
 80081b0:	4605      	mov	r5, r0
 80081b2:	460c      	mov	r4, r1
 80081b4:	b976      	cbnz	r6, 80081d4 <_Bfree+0x28>
 80081b6:	2010      	movs	r0, #16
 80081b8:	f7ff ff02 	bl	8007fc0 <malloc>
 80081bc:	4602      	mov	r2, r0
 80081be:	61e8      	str	r0, [r5, #28]
 80081c0:	b920      	cbnz	r0, 80081cc <_Bfree+0x20>
 80081c2:	218f      	movs	r1, #143	@ 0x8f
 80081c4:	4b08      	ldr	r3, [pc, #32]	@ (80081e8 <_Bfree+0x3c>)
 80081c6:	4809      	ldr	r0, [pc, #36]	@ (80081ec <_Bfree+0x40>)
 80081c8:	f7ff f838 	bl	800723c <__assert_func>
 80081cc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80081d0:	6006      	str	r6, [r0, #0]
 80081d2:	60c6      	str	r6, [r0, #12]
 80081d4:	b13c      	cbz	r4, 80081e6 <_Bfree+0x3a>
 80081d6:	69eb      	ldr	r3, [r5, #28]
 80081d8:	6862      	ldr	r2, [r4, #4]
 80081da:	68db      	ldr	r3, [r3, #12]
 80081dc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80081e0:	6021      	str	r1, [r4, #0]
 80081e2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80081e6:	bd70      	pop	{r4, r5, r6, pc}
 80081e8:	0800b044 	.word	0x0800b044
 80081ec:	0800b0c4 	.word	0x0800b0c4

080081f0 <__multadd>:
 80081f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80081f4:	4607      	mov	r7, r0
 80081f6:	460c      	mov	r4, r1
 80081f8:	461e      	mov	r6, r3
 80081fa:	2000      	movs	r0, #0
 80081fc:	690d      	ldr	r5, [r1, #16]
 80081fe:	f101 0c14 	add.w	ip, r1, #20
 8008202:	f8dc 3000 	ldr.w	r3, [ip]
 8008206:	3001      	adds	r0, #1
 8008208:	b299      	uxth	r1, r3
 800820a:	fb02 6101 	mla	r1, r2, r1, r6
 800820e:	0c1e      	lsrs	r6, r3, #16
 8008210:	0c0b      	lsrs	r3, r1, #16
 8008212:	fb02 3306 	mla	r3, r2, r6, r3
 8008216:	b289      	uxth	r1, r1
 8008218:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800821c:	4285      	cmp	r5, r0
 800821e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008222:	f84c 1b04 	str.w	r1, [ip], #4
 8008226:	dcec      	bgt.n	8008202 <__multadd+0x12>
 8008228:	b30e      	cbz	r6, 800826e <__multadd+0x7e>
 800822a:	68a3      	ldr	r3, [r4, #8]
 800822c:	42ab      	cmp	r3, r5
 800822e:	dc19      	bgt.n	8008264 <__multadd+0x74>
 8008230:	6861      	ldr	r1, [r4, #4]
 8008232:	4638      	mov	r0, r7
 8008234:	3101      	adds	r1, #1
 8008236:	f7ff ff79 	bl	800812c <_Balloc>
 800823a:	4680      	mov	r8, r0
 800823c:	b928      	cbnz	r0, 800824a <__multadd+0x5a>
 800823e:	4602      	mov	r2, r0
 8008240:	21ba      	movs	r1, #186	@ 0xba
 8008242:	4b0c      	ldr	r3, [pc, #48]	@ (8008274 <__multadd+0x84>)
 8008244:	480c      	ldr	r0, [pc, #48]	@ (8008278 <__multadd+0x88>)
 8008246:	f7fe fff9 	bl	800723c <__assert_func>
 800824a:	6922      	ldr	r2, [r4, #16]
 800824c:	f104 010c 	add.w	r1, r4, #12
 8008250:	3202      	adds	r2, #2
 8008252:	0092      	lsls	r2, r2, #2
 8008254:	300c      	adds	r0, #12
 8008256:	f001 fcc1 	bl	8009bdc <memcpy>
 800825a:	4621      	mov	r1, r4
 800825c:	4638      	mov	r0, r7
 800825e:	f7ff ffa5 	bl	80081ac <_Bfree>
 8008262:	4644      	mov	r4, r8
 8008264:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008268:	3501      	adds	r5, #1
 800826a:	615e      	str	r6, [r3, #20]
 800826c:	6125      	str	r5, [r4, #16]
 800826e:	4620      	mov	r0, r4
 8008270:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008274:	0800b0b3 	.word	0x0800b0b3
 8008278:	0800b0c4 	.word	0x0800b0c4

0800827c <__s2b>:
 800827c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008280:	4615      	mov	r5, r2
 8008282:	2209      	movs	r2, #9
 8008284:	461f      	mov	r7, r3
 8008286:	3308      	adds	r3, #8
 8008288:	460c      	mov	r4, r1
 800828a:	fb93 f3f2 	sdiv	r3, r3, r2
 800828e:	4606      	mov	r6, r0
 8008290:	2201      	movs	r2, #1
 8008292:	2100      	movs	r1, #0
 8008294:	429a      	cmp	r2, r3
 8008296:	db09      	blt.n	80082ac <__s2b+0x30>
 8008298:	4630      	mov	r0, r6
 800829a:	f7ff ff47 	bl	800812c <_Balloc>
 800829e:	b940      	cbnz	r0, 80082b2 <__s2b+0x36>
 80082a0:	4602      	mov	r2, r0
 80082a2:	21d3      	movs	r1, #211	@ 0xd3
 80082a4:	4b18      	ldr	r3, [pc, #96]	@ (8008308 <__s2b+0x8c>)
 80082a6:	4819      	ldr	r0, [pc, #100]	@ (800830c <__s2b+0x90>)
 80082a8:	f7fe ffc8 	bl	800723c <__assert_func>
 80082ac:	0052      	lsls	r2, r2, #1
 80082ae:	3101      	adds	r1, #1
 80082b0:	e7f0      	b.n	8008294 <__s2b+0x18>
 80082b2:	9b08      	ldr	r3, [sp, #32]
 80082b4:	2d09      	cmp	r5, #9
 80082b6:	6143      	str	r3, [r0, #20]
 80082b8:	f04f 0301 	mov.w	r3, #1
 80082bc:	6103      	str	r3, [r0, #16]
 80082be:	dd16      	ble.n	80082ee <__s2b+0x72>
 80082c0:	f104 0909 	add.w	r9, r4, #9
 80082c4:	46c8      	mov	r8, r9
 80082c6:	442c      	add	r4, r5
 80082c8:	f818 3b01 	ldrb.w	r3, [r8], #1
 80082cc:	4601      	mov	r1, r0
 80082ce:	220a      	movs	r2, #10
 80082d0:	4630      	mov	r0, r6
 80082d2:	3b30      	subs	r3, #48	@ 0x30
 80082d4:	f7ff ff8c 	bl	80081f0 <__multadd>
 80082d8:	45a0      	cmp	r8, r4
 80082da:	d1f5      	bne.n	80082c8 <__s2b+0x4c>
 80082dc:	f1a5 0408 	sub.w	r4, r5, #8
 80082e0:	444c      	add	r4, r9
 80082e2:	1b2d      	subs	r5, r5, r4
 80082e4:	1963      	adds	r3, r4, r5
 80082e6:	42bb      	cmp	r3, r7
 80082e8:	db04      	blt.n	80082f4 <__s2b+0x78>
 80082ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80082ee:	2509      	movs	r5, #9
 80082f0:	340a      	adds	r4, #10
 80082f2:	e7f6      	b.n	80082e2 <__s2b+0x66>
 80082f4:	f814 3b01 	ldrb.w	r3, [r4], #1
 80082f8:	4601      	mov	r1, r0
 80082fa:	220a      	movs	r2, #10
 80082fc:	4630      	mov	r0, r6
 80082fe:	3b30      	subs	r3, #48	@ 0x30
 8008300:	f7ff ff76 	bl	80081f0 <__multadd>
 8008304:	e7ee      	b.n	80082e4 <__s2b+0x68>
 8008306:	bf00      	nop
 8008308:	0800b0b3 	.word	0x0800b0b3
 800830c:	0800b0c4 	.word	0x0800b0c4

08008310 <__hi0bits>:
 8008310:	4603      	mov	r3, r0
 8008312:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008316:	bf3a      	itte	cc
 8008318:	0403      	lslcc	r3, r0, #16
 800831a:	2010      	movcc	r0, #16
 800831c:	2000      	movcs	r0, #0
 800831e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008322:	bf3c      	itt	cc
 8008324:	021b      	lslcc	r3, r3, #8
 8008326:	3008      	addcc	r0, #8
 8008328:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800832c:	bf3c      	itt	cc
 800832e:	011b      	lslcc	r3, r3, #4
 8008330:	3004      	addcc	r0, #4
 8008332:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008336:	bf3c      	itt	cc
 8008338:	009b      	lslcc	r3, r3, #2
 800833a:	3002      	addcc	r0, #2
 800833c:	2b00      	cmp	r3, #0
 800833e:	db05      	blt.n	800834c <__hi0bits+0x3c>
 8008340:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008344:	f100 0001 	add.w	r0, r0, #1
 8008348:	bf08      	it	eq
 800834a:	2020      	moveq	r0, #32
 800834c:	4770      	bx	lr

0800834e <__lo0bits>:
 800834e:	6803      	ldr	r3, [r0, #0]
 8008350:	4602      	mov	r2, r0
 8008352:	f013 0007 	ands.w	r0, r3, #7
 8008356:	d00b      	beq.n	8008370 <__lo0bits+0x22>
 8008358:	07d9      	lsls	r1, r3, #31
 800835a:	d421      	bmi.n	80083a0 <__lo0bits+0x52>
 800835c:	0798      	lsls	r0, r3, #30
 800835e:	bf49      	itett	mi
 8008360:	085b      	lsrmi	r3, r3, #1
 8008362:	089b      	lsrpl	r3, r3, #2
 8008364:	2001      	movmi	r0, #1
 8008366:	6013      	strmi	r3, [r2, #0]
 8008368:	bf5c      	itt	pl
 800836a:	2002      	movpl	r0, #2
 800836c:	6013      	strpl	r3, [r2, #0]
 800836e:	4770      	bx	lr
 8008370:	b299      	uxth	r1, r3
 8008372:	b909      	cbnz	r1, 8008378 <__lo0bits+0x2a>
 8008374:	2010      	movs	r0, #16
 8008376:	0c1b      	lsrs	r3, r3, #16
 8008378:	b2d9      	uxtb	r1, r3
 800837a:	b909      	cbnz	r1, 8008380 <__lo0bits+0x32>
 800837c:	3008      	adds	r0, #8
 800837e:	0a1b      	lsrs	r3, r3, #8
 8008380:	0719      	lsls	r1, r3, #28
 8008382:	bf04      	itt	eq
 8008384:	091b      	lsreq	r3, r3, #4
 8008386:	3004      	addeq	r0, #4
 8008388:	0799      	lsls	r1, r3, #30
 800838a:	bf04      	itt	eq
 800838c:	089b      	lsreq	r3, r3, #2
 800838e:	3002      	addeq	r0, #2
 8008390:	07d9      	lsls	r1, r3, #31
 8008392:	d403      	bmi.n	800839c <__lo0bits+0x4e>
 8008394:	085b      	lsrs	r3, r3, #1
 8008396:	f100 0001 	add.w	r0, r0, #1
 800839a:	d003      	beq.n	80083a4 <__lo0bits+0x56>
 800839c:	6013      	str	r3, [r2, #0]
 800839e:	4770      	bx	lr
 80083a0:	2000      	movs	r0, #0
 80083a2:	4770      	bx	lr
 80083a4:	2020      	movs	r0, #32
 80083a6:	4770      	bx	lr

080083a8 <__i2b>:
 80083a8:	b510      	push	{r4, lr}
 80083aa:	460c      	mov	r4, r1
 80083ac:	2101      	movs	r1, #1
 80083ae:	f7ff febd 	bl	800812c <_Balloc>
 80083b2:	4602      	mov	r2, r0
 80083b4:	b928      	cbnz	r0, 80083c2 <__i2b+0x1a>
 80083b6:	f240 1145 	movw	r1, #325	@ 0x145
 80083ba:	4b04      	ldr	r3, [pc, #16]	@ (80083cc <__i2b+0x24>)
 80083bc:	4804      	ldr	r0, [pc, #16]	@ (80083d0 <__i2b+0x28>)
 80083be:	f7fe ff3d 	bl	800723c <__assert_func>
 80083c2:	2301      	movs	r3, #1
 80083c4:	6144      	str	r4, [r0, #20]
 80083c6:	6103      	str	r3, [r0, #16]
 80083c8:	bd10      	pop	{r4, pc}
 80083ca:	bf00      	nop
 80083cc:	0800b0b3 	.word	0x0800b0b3
 80083d0:	0800b0c4 	.word	0x0800b0c4

080083d4 <__multiply>:
 80083d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083d8:	4617      	mov	r7, r2
 80083da:	690a      	ldr	r2, [r1, #16]
 80083dc:	693b      	ldr	r3, [r7, #16]
 80083de:	4689      	mov	r9, r1
 80083e0:	429a      	cmp	r2, r3
 80083e2:	bfa2      	ittt	ge
 80083e4:	463b      	movge	r3, r7
 80083e6:	460f      	movge	r7, r1
 80083e8:	4699      	movge	r9, r3
 80083ea:	693d      	ldr	r5, [r7, #16]
 80083ec:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80083f0:	68bb      	ldr	r3, [r7, #8]
 80083f2:	6879      	ldr	r1, [r7, #4]
 80083f4:	eb05 060a 	add.w	r6, r5, sl
 80083f8:	42b3      	cmp	r3, r6
 80083fa:	b085      	sub	sp, #20
 80083fc:	bfb8      	it	lt
 80083fe:	3101      	addlt	r1, #1
 8008400:	f7ff fe94 	bl	800812c <_Balloc>
 8008404:	b930      	cbnz	r0, 8008414 <__multiply+0x40>
 8008406:	4602      	mov	r2, r0
 8008408:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800840c:	4b40      	ldr	r3, [pc, #256]	@ (8008510 <__multiply+0x13c>)
 800840e:	4841      	ldr	r0, [pc, #260]	@ (8008514 <__multiply+0x140>)
 8008410:	f7fe ff14 	bl	800723c <__assert_func>
 8008414:	f100 0414 	add.w	r4, r0, #20
 8008418:	4623      	mov	r3, r4
 800841a:	2200      	movs	r2, #0
 800841c:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8008420:	4573      	cmp	r3, lr
 8008422:	d320      	bcc.n	8008466 <__multiply+0x92>
 8008424:	f107 0814 	add.w	r8, r7, #20
 8008428:	f109 0114 	add.w	r1, r9, #20
 800842c:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8008430:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8008434:	9302      	str	r3, [sp, #8]
 8008436:	1beb      	subs	r3, r5, r7
 8008438:	3b15      	subs	r3, #21
 800843a:	f023 0303 	bic.w	r3, r3, #3
 800843e:	3304      	adds	r3, #4
 8008440:	3715      	adds	r7, #21
 8008442:	42bd      	cmp	r5, r7
 8008444:	bf38      	it	cc
 8008446:	2304      	movcc	r3, #4
 8008448:	9301      	str	r3, [sp, #4]
 800844a:	9b02      	ldr	r3, [sp, #8]
 800844c:	9103      	str	r1, [sp, #12]
 800844e:	428b      	cmp	r3, r1
 8008450:	d80c      	bhi.n	800846c <__multiply+0x98>
 8008452:	2e00      	cmp	r6, #0
 8008454:	dd03      	ble.n	800845e <__multiply+0x8a>
 8008456:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800845a:	2b00      	cmp	r3, #0
 800845c:	d055      	beq.n	800850a <__multiply+0x136>
 800845e:	6106      	str	r6, [r0, #16]
 8008460:	b005      	add	sp, #20
 8008462:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008466:	f843 2b04 	str.w	r2, [r3], #4
 800846a:	e7d9      	b.n	8008420 <__multiply+0x4c>
 800846c:	f8b1 a000 	ldrh.w	sl, [r1]
 8008470:	f1ba 0f00 	cmp.w	sl, #0
 8008474:	d01f      	beq.n	80084b6 <__multiply+0xe2>
 8008476:	46c4      	mov	ip, r8
 8008478:	46a1      	mov	r9, r4
 800847a:	2700      	movs	r7, #0
 800847c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008480:	f8d9 3000 	ldr.w	r3, [r9]
 8008484:	fa1f fb82 	uxth.w	fp, r2
 8008488:	b29b      	uxth	r3, r3
 800848a:	fb0a 330b 	mla	r3, sl, fp, r3
 800848e:	443b      	add	r3, r7
 8008490:	f8d9 7000 	ldr.w	r7, [r9]
 8008494:	0c12      	lsrs	r2, r2, #16
 8008496:	0c3f      	lsrs	r7, r7, #16
 8008498:	fb0a 7202 	mla	r2, sl, r2, r7
 800849c:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80084a0:	b29b      	uxth	r3, r3
 80084a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80084a6:	4565      	cmp	r5, ip
 80084a8:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80084ac:	f849 3b04 	str.w	r3, [r9], #4
 80084b0:	d8e4      	bhi.n	800847c <__multiply+0xa8>
 80084b2:	9b01      	ldr	r3, [sp, #4]
 80084b4:	50e7      	str	r7, [r4, r3]
 80084b6:	9b03      	ldr	r3, [sp, #12]
 80084b8:	3104      	adds	r1, #4
 80084ba:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80084be:	f1b9 0f00 	cmp.w	r9, #0
 80084c2:	d020      	beq.n	8008506 <__multiply+0x132>
 80084c4:	4647      	mov	r7, r8
 80084c6:	46a4      	mov	ip, r4
 80084c8:	f04f 0a00 	mov.w	sl, #0
 80084cc:	6823      	ldr	r3, [r4, #0]
 80084ce:	f8b7 b000 	ldrh.w	fp, [r7]
 80084d2:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80084d6:	b29b      	uxth	r3, r3
 80084d8:	fb09 220b 	mla	r2, r9, fp, r2
 80084dc:	4452      	add	r2, sl
 80084de:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80084e2:	f84c 3b04 	str.w	r3, [ip], #4
 80084e6:	f857 3b04 	ldr.w	r3, [r7], #4
 80084ea:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80084ee:	f8bc 3000 	ldrh.w	r3, [ip]
 80084f2:	42bd      	cmp	r5, r7
 80084f4:	fb09 330a 	mla	r3, r9, sl, r3
 80084f8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80084fc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008500:	d8e5      	bhi.n	80084ce <__multiply+0xfa>
 8008502:	9a01      	ldr	r2, [sp, #4]
 8008504:	50a3      	str	r3, [r4, r2]
 8008506:	3404      	adds	r4, #4
 8008508:	e79f      	b.n	800844a <__multiply+0x76>
 800850a:	3e01      	subs	r6, #1
 800850c:	e7a1      	b.n	8008452 <__multiply+0x7e>
 800850e:	bf00      	nop
 8008510:	0800b0b3 	.word	0x0800b0b3
 8008514:	0800b0c4 	.word	0x0800b0c4

08008518 <__pow5mult>:
 8008518:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800851c:	4615      	mov	r5, r2
 800851e:	f012 0203 	ands.w	r2, r2, #3
 8008522:	4607      	mov	r7, r0
 8008524:	460e      	mov	r6, r1
 8008526:	d007      	beq.n	8008538 <__pow5mult+0x20>
 8008528:	4c25      	ldr	r4, [pc, #148]	@ (80085c0 <__pow5mult+0xa8>)
 800852a:	3a01      	subs	r2, #1
 800852c:	2300      	movs	r3, #0
 800852e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008532:	f7ff fe5d 	bl	80081f0 <__multadd>
 8008536:	4606      	mov	r6, r0
 8008538:	10ad      	asrs	r5, r5, #2
 800853a:	d03d      	beq.n	80085b8 <__pow5mult+0xa0>
 800853c:	69fc      	ldr	r4, [r7, #28]
 800853e:	b97c      	cbnz	r4, 8008560 <__pow5mult+0x48>
 8008540:	2010      	movs	r0, #16
 8008542:	f7ff fd3d 	bl	8007fc0 <malloc>
 8008546:	4602      	mov	r2, r0
 8008548:	61f8      	str	r0, [r7, #28]
 800854a:	b928      	cbnz	r0, 8008558 <__pow5mult+0x40>
 800854c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008550:	4b1c      	ldr	r3, [pc, #112]	@ (80085c4 <__pow5mult+0xac>)
 8008552:	481d      	ldr	r0, [pc, #116]	@ (80085c8 <__pow5mult+0xb0>)
 8008554:	f7fe fe72 	bl	800723c <__assert_func>
 8008558:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800855c:	6004      	str	r4, [r0, #0]
 800855e:	60c4      	str	r4, [r0, #12]
 8008560:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008564:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008568:	b94c      	cbnz	r4, 800857e <__pow5mult+0x66>
 800856a:	f240 2171 	movw	r1, #625	@ 0x271
 800856e:	4638      	mov	r0, r7
 8008570:	f7ff ff1a 	bl	80083a8 <__i2b>
 8008574:	2300      	movs	r3, #0
 8008576:	4604      	mov	r4, r0
 8008578:	f8c8 0008 	str.w	r0, [r8, #8]
 800857c:	6003      	str	r3, [r0, #0]
 800857e:	f04f 0900 	mov.w	r9, #0
 8008582:	07eb      	lsls	r3, r5, #31
 8008584:	d50a      	bpl.n	800859c <__pow5mult+0x84>
 8008586:	4631      	mov	r1, r6
 8008588:	4622      	mov	r2, r4
 800858a:	4638      	mov	r0, r7
 800858c:	f7ff ff22 	bl	80083d4 <__multiply>
 8008590:	4680      	mov	r8, r0
 8008592:	4631      	mov	r1, r6
 8008594:	4638      	mov	r0, r7
 8008596:	f7ff fe09 	bl	80081ac <_Bfree>
 800859a:	4646      	mov	r6, r8
 800859c:	106d      	asrs	r5, r5, #1
 800859e:	d00b      	beq.n	80085b8 <__pow5mult+0xa0>
 80085a0:	6820      	ldr	r0, [r4, #0]
 80085a2:	b938      	cbnz	r0, 80085b4 <__pow5mult+0x9c>
 80085a4:	4622      	mov	r2, r4
 80085a6:	4621      	mov	r1, r4
 80085a8:	4638      	mov	r0, r7
 80085aa:	f7ff ff13 	bl	80083d4 <__multiply>
 80085ae:	6020      	str	r0, [r4, #0]
 80085b0:	f8c0 9000 	str.w	r9, [r0]
 80085b4:	4604      	mov	r4, r0
 80085b6:	e7e4      	b.n	8008582 <__pow5mult+0x6a>
 80085b8:	4630      	mov	r0, r6
 80085ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80085be:	bf00      	nop
 80085c0:	0800b198 	.word	0x0800b198
 80085c4:	0800b044 	.word	0x0800b044
 80085c8:	0800b0c4 	.word	0x0800b0c4

080085cc <__lshift>:
 80085cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80085d0:	460c      	mov	r4, r1
 80085d2:	4607      	mov	r7, r0
 80085d4:	4691      	mov	r9, r2
 80085d6:	6923      	ldr	r3, [r4, #16]
 80085d8:	6849      	ldr	r1, [r1, #4]
 80085da:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80085de:	68a3      	ldr	r3, [r4, #8]
 80085e0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80085e4:	f108 0601 	add.w	r6, r8, #1
 80085e8:	42b3      	cmp	r3, r6
 80085ea:	db0b      	blt.n	8008604 <__lshift+0x38>
 80085ec:	4638      	mov	r0, r7
 80085ee:	f7ff fd9d 	bl	800812c <_Balloc>
 80085f2:	4605      	mov	r5, r0
 80085f4:	b948      	cbnz	r0, 800860a <__lshift+0x3e>
 80085f6:	4602      	mov	r2, r0
 80085f8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80085fc:	4b27      	ldr	r3, [pc, #156]	@ (800869c <__lshift+0xd0>)
 80085fe:	4828      	ldr	r0, [pc, #160]	@ (80086a0 <__lshift+0xd4>)
 8008600:	f7fe fe1c 	bl	800723c <__assert_func>
 8008604:	3101      	adds	r1, #1
 8008606:	005b      	lsls	r3, r3, #1
 8008608:	e7ee      	b.n	80085e8 <__lshift+0x1c>
 800860a:	2300      	movs	r3, #0
 800860c:	f100 0114 	add.w	r1, r0, #20
 8008610:	f100 0210 	add.w	r2, r0, #16
 8008614:	4618      	mov	r0, r3
 8008616:	4553      	cmp	r3, sl
 8008618:	db33      	blt.n	8008682 <__lshift+0xb6>
 800861a:	6920      	ldr	r0, [r4, #16]
 800861c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008620:	f104 0314 	add.w	r3, r4, #20
 8008624:	f019 091f 	ands.w	r9, r9, #31
 8008628:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800862c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008630:	d02b      	beq.n	800868a <__lshift+0xbe>
 8008632:	468a      	mov	sl, r1
 8008634:	2200      	movs	r2, #0
 8008636:	f1c9 0e20 	rsb	lr, r9, #32
 800863a:	6818      	ldr	r0, [r3, #0]
 800863c:	fa00 f009 	lsl.w	r0, r0, r9
 8008640:	4310      	orrs	r0, r2
 8008642:	f84a 0b04 	str.w	r0, [sl], #4
 8008646:	f853 2b04 	ldr.w	r2, [r3], #4
 800864a:	459c      	cmp	ip, r3
 800864c:	fa22 f20e 	lsr.w	r2, r2, lr
 8008650:	d8f3      	bhi.n	800863a <__lshift+0x6e>
 8008652:	ebac 0304 	sub.w	r3, ip, r4
 8008656:	3b15      	subs	r3, #21
 8008658:	f023 0303 	bic.w	r3, r3, #3
 800865c:	3304      	adds	r3, #4
 800865e:	f104 0015 	add.w	r0, r4, #21
 8008662:	4560      	cmp	r0, ip
 8008664:	bf88      	it	hi
 8008666:	2304      	movhi	r3, #4
 8008668:	50ca      	str	r2, [r1, r3]
 800866a:	b10a      	cbz	r2, 8008670 <__lshift+0xa4>
 800866c:	f108 0602 	add.w	r6, r8, #2
 8008670:	3e01      	subs	r6, #1
 8008672:	4638      	mov	r0, r7
 8008674:	4621      	mov	r1, r4
 8008676:	612e      	str	r6, [r5, #16]
 8008678:	f7ff fd98 	bl	80081ac <_Bfree>
 800867c:	4628      	mov	r0, r5
 800867e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008682:	f842 0f04 	str.w	r0, [r2, #4]!
 8008686:	3301      	adds	r3, #1
 8008688:	e7c5      	b.n	8008616 <__lshift+0x4a>
 800868a:	3904      	subs	r1, #4
 800868c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008690:	459c      	cmp	ip, r3
 8008692:	f841 2f04 	str.w	r2, [r1, #4]!
 8008696:	d8f9      	bhi.n	800868c <__lshift+0xc0>
 8008698:	e7ea      	b.n	8008670 <__lshift+0xa4>
 800869a:	bf00      	nop
 800869c:	0800b0b3 	.word	0x0800b0b3
 80086a0:	0800b0c4 	.word	0x0800b0c4

080086a4 <__mcmp>:
 80086a4:	4603      	mov	r3, r0
 80086a6:	690a      	ldr	r2, [r1, #16]
 80086a8:	6900      	ldr	r0, [r0, #16]
 80086aa:	b530      	push	{r4, r5, lr}
 80086ac:	1a80      	subs	r0, r0, r2
 80086ae:	d10e      	bne.n	80086ce <__mcmp+0x2a>
 80086b0:	3314      	adds	r3, #20
 80086b2:	3114      	adds	r1, #20
 80086b4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80086b8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80086bc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80086c0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80086c4:	4295      	cmp	r5, r2
 80086c6:	d003      	beq.n	80086d0 <__mcmp+0x2c>
 80086c8:	d205      	bcs.n	80086d6 <__mcmp+0x32>
 80086ca:	f04f 30ff 	mov.w	r0, #4294967295
 80086ce:	bd30      	pop	{r4, r5, pc}
 80086d0:	42a3      	cmp	r3, r4
 80086d2:	d3f3      	bcc.n	80086bc <__mcmp+0x18>
 80086d4:	e7fb      	b.n	80086ce <__mcmp+0x2a>
 80086d6:	2001      	movs	r0, #1
 80086d8:	e7f9      	b.n	80086ce <__mcmp+0x2a>
	...

080086dc <__mdiff>:
 80086dc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086e0:	4689      	mov	r9, r1
 80086e2:	4606      	mov	r6, r0
 80086e4:	4611      	mov	r1, r2
 80086e6:	4648      	mov	r0, r9
 80086e8:	4614      	mov	r4, r2
 80086ea:	f7ff ffdb 	bl	80086a4 <__mcmp>
 80086ee:	1e05      	subs	r5, r0, #0
 80086f0:	d112      	bne.n	8008718 <__mdiff+0x3c>
 80086f2:	4629      	mov	r1, r5
 80086f4:	4630      	mov	r0, r6
 80086f6:	f7ff fd19 	bl	800812c <_Balloc>
 80086fa:	4602      	mov	r2, r0
 80086fc:	b928      	cbnz	r0, 800870a <__mdiff+0x2e>
 80086fe:	f240 2137 	movw	r1, #567	@ 0x237
 8008702:	4b3e      	ldr	r3, [pc, #248]	@ (80087fc <__mdiff+0x120>)
 8008704:	483e      	ldr	r0, [pc, #248]	@ (8008800 <__mdiff+0x124>)
 8008706:	f7fe fd99 	bl	800723c <__assert_func>
 800870a:	2301      	movs	r3, #1
 800870c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008710:	4610      	mov	r0, r2
 8008712:	b003      	add	sp, #12
 8008714:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008718:	bfbc      	itt	lt
 800871a:	464b      	movlt	r3, r9
 800871c:	46a1      	movlt	r9, r4
 800871e:	4630      	mov	r0, r6
 8008720:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008724:	bfba      	itte	lt
 8008726:	461c      	movlt	r4, r3
 8008728:	2501      	movlt	r5, #1
 800872a:	2500      	movge	r5, #0
 800872c:	f7ff fcfe 	bl	800812c <_Balloc>
 8008730:	4602      	mov	r2, r0
 8008732:	b918      	cbnz	r0, 800873c <__mdiff+0x60>
 8008734:	f240 2145 	movw	r1, #581	@ 0x245
 8008738:	4b30      	ldr	r3, [pc, #192]	@ (80087fc <__mdiff+0x120>)
 800873a:	e7e3      	b.n	8008704 <__mdiff+0x28>
 800873c:	f100 0b14 	add.w	fp, r0, #20
 8008740:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008744:	f109 0310 	add.w	r3, r9, #16
 8008748:	60c5      	str	r5, [r0, #12]
 800874a:	f04f 0c00 	mov.w	ip, #0
 800874e:	f109 0514 	add.w	r5, r9, #20
 8008752:	46d9      	mov	r9, fp
 8008754:	6926      	ldr	r6, [r4, #16]
 8008756:	f104 0e14 	add.w	lr, r4, #20
 800875a:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800875e:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008762:	9301      	str	r3, [sp, #4]
 8008764:	9b01      	ldr	r3, [sp, #4]
 8008766:	f85e 0b04 	ldr.w	r0, [lr], #4
 800876a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800876e:	b281      	uxth	r1, r0
 8008770:	9301      	str	r3, [sp, #4]
 8008772:	fa1f f38a 	uxth.w	r3, sl
 8008776:	1a5b      	subs	r3, r3, r1
 8008778:	0c00      	lsrs	r0, r0, #16
 800877a:	4463      	add	r3, ip
 800877c:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008780:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008784:	b29b      	uxth	r3, r3
 8008786:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800878a:	4576      	cmp	r6, lr
 800878c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008790:	f849 3b04 	str.w	r3, [r9], #4
 8008794:	d8e6      	bhi.n	8008764 <__mdiff+0x88>
 8008796:	1b33      	subs	r3, r6, r4
 8008798:	3b15      	subs	r3, #21
 800879a:	f023 0303 	bic.w	r3, r3, #3
 800879e:	3415      	adds	r4, #21
 80087a0:	3304      	adds	r3, #4
 80087a2:	42a6      	cmp	r6, r4
 80087a4:	bf38      	it	cc
 80087a6:	2304      	movcc	r3, #4
 80087a8:	441d      	add	r5, r3
 80087aa:	445b      	add	r3, fp
 80087ac:	461e      	mov	r6, r3
 80087ae:	462c      	mov	r4, r5
 80087b0:	4544      	cmp	r4, r8
 80087b2:	d30e      	bcc.n	80087d2 <__mdiff+0xf6>
 80087b4:	f108 0103 	add.w	r1, r8, #3
 80087b8:	1b49      	subs	r1, r1, r5
 80087ba:	f021 0103 	bic.w	r1, r1, #3
 80087be:	3d03      	subs	r5, #3
 80087c0:	45a8      	cmp	r8, r5
 80087c2:	bf38      	it	cc
 80087c4:	2100      	movcc	r1, #0
 80087c6:	440b      	add	r3, r1
 80087c8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80087cc:	b199      	cbz	r1, 80087f6 <__mdiff+0x11a>
 80087ce:	6117      	str	r7, [r2, #16]
 80087d0:	e79e      	b.n	8008710 <__mdiff+0x34>
 80087d2:	46e6      	mov	lr, ip
 80087d4:	f854 1b04 	ldr.w	r1, [r4], #4
 80087d8:	fa1f fc81 	uxth.w	ip, r1
 80087dc:	44f4      	add	ip, lr
 80087de:	0c08      	lsrs	r0, r1, #16
 80087e0:	4471      	add	r1, lr
 80087e2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80087e6:	b289      	uxth	r1, r1
 80087e8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80087ec:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80087f0:	f846 1b04 	str.w	r1, [r6], #4
 80087f4:	e7dc      	b.n	80087b0 <__mdiff+0xd4>
 80087f6:	3f01      	subs	r7, #1
 80087f8:	e7e6      	b.n	80087c8 <__mdiff+0xec>
 80087fa:	bf00      	nop
 80087fc:	0800b0b3 	.word	0x0800b0b3
 8008800:	0800b0c4 	.word	0x0800b0c4

08008804 <__ulp>:
 8008804:	4b0e      	ldr	r3, [pc, #56]	@ (8008840 <__ulp+0x3c>)
 8008806:	400b      	ands	r3, r1
 8008808:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800880c:	2b00      	cmp	r3, #0
 800880e:	dc08      	bgt.n	8008822 <__ulp+0x1e>
 8008810:	425b      	negs	r3, r3
 8008812:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8008816:	ea4f 5223 	mov.w	r2, r3, asr #20
 800881a:	da04      	bge.n	8008826 <__ulp+0x22>
 800881c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8008820:	4113      	asrs	r3, r2
 8008822:	2200      	movs	r2, #0
 8008824:	e008      	b.n	8008838 <__ulp+0x34>
 8008826:	f1a2 0314 	sub.w	r3, r2, #20
 800882a:	2b1e      	cmp	r3, #30
 800882c:	bfd6      	itet	le
 800882e:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8008832:	2201      	movgt	r2, #1
 8008834:	40da      	lsrle	r2, r3
 8008836:	2300      	movs	r3, #0
 8008838:	4619      	mov	r1, r3
 800883a:	4610      	mov	r0, r2
 800883c:	4770      	bx	lr
 800883e:	bf00      	nop
 8008840:	7ff00000 	.word	0x7ff00000

08008844 <__b2d>:
 8008844:	6902      	ldr	r2, [r0, #16]
 8008846:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008848:	f100 0614 	add.w	r6, r0, #20
 800884c:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8008850:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8008854:	4f1e      	ldr	r7, [pc, #120]	@ (80088d0 <__b2d+0x8c>)
 8008856:	4620      	mov	r0, r4
 8008858:	f7ff fd5a 	bl	8008310 <__hi0bits>
 800885c:	4603      	mov	r3, r0
 800885e:	f1c0 0020 	rsb	r0, r0, #32
 8008862:	2b0a      	cmp	r3, #10
 8008864:	f1a2 0504 	sub.w	r5, r2, #4
 8008868:	6008      	str	r0, [r1, #0]
 800886a:	dc12      	bgt.n	8008892 <__b2d+0x4e>
 800886c:	42ae      	cmp	r6, r5
 800886e:	bf2c      	ite	cs
 8008870:	2200      	movcs	r2, #0
 8008872:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8008876:	f1c3 0c0b 	rsb	ip, r3, #11
 800887a:	3315      	adds	r3, #21
 800887c:	fa24 fe0c 	lsr.w	lr, r4, ip
 8008880:	fa04 f303 	lsl.w	r3, r4, r3
 8008884:	fa22 f20c 	lsr.w	r2, r2, ip
 8008888:	ea4e 0107 	orr.w	r1, lr, r7
 800888c:	431a      	orrs	r2, r3
 800888e:	4610      	mov	r0, r2
 8008890:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008892:	42ae      	cmp	r6, r5
 8008894:	bf36      	itet	cc
 8008896:	f1a2 0508 	subcc.w	r5, r2, #8
 800889a:	2200      	movcs	r2, #0
 800889c:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 80088a0:	3b0b      	subs	r3, #11
 80088a2:	d012      	beq.n	80088ca <__b2d+0x86>
 80088a4:	f1c3 0720 	rsb	r7, r3, #32
 80088a8:	fa22 f107 	lsr.w	r1, r2, r7
 80088ac:	409c      	lsls	r4, r3
 80088ae:	430c      	orrs	r4, r1
 80088b0:	42b5      	cmp	r5, r6
 80088b2:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 80088b6:	bf94      	ite	ls
 80088b8:	2400      	movls	r4, #0
 80088ba:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 80088be:	409a      	lsls	r2, r3
 80088c0:	40fc      	lsrs	r4, r7
 80088c2:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 80088c6:	4322      	orrs	r2, r4
 80088c8:	e7e1      	b.n	800888e <__b2d+0x4a>
 80088ca:	ea44 0107 	orr.w	r1, r4, r7
 80088ce:	e7de      	b.n	800888e <__b2d+0x4a>
 80088d0:	3ff00000 	.word	0x3ff00000

080088d4 <__d2b>:
 80088d4:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 80088d8:	2101      	movs	r1, #1
 80088da:	4690      	mov	r8, r2
 80088dc:	4699      	mov	r9, r3
 80088de:	9e08      	ldr	r6, [sp, #32]
 80088e0:	f7ff fc24 	bl	800812c <_Balloc>
 80088e4:	4604      	mov	r4, r0
 80088e6:	b930      	cbnz	r0, 80088f6 <__d2b+0x22>
 80088e8:	4602      	mov	r2, r0
 80088ea:	f240 310f 	movw	r1, #783	@ 0x30f
 80088ee:	4b23      	ldr	r3, [pc, #140]	@ (800897c <__d2b+0xa8>)
 80088f0:	4823      	ldr	r0, [pc, #140]	@ (8008980 <__d2b+0xac>)
 80088f2:	f7fe fca3 	bl	800723c <__assert_func>
 80088f6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80088fa:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80088fe:	b10d      	cbz	r5, 8008904 <__d2b+0x30>
 8008900:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008904:	9301      	str	r3, [sp, #4]
 8008906:	f1b8 0300 	subs.w	r3, r8, #0
 800890a:	d024      	beq.n	8008956 <__d2b+0x82>
 800890c:	4668      	mov	r0, sp
 800890e:	9300      	str	r3, [sp, #0]
 8008910:	f7ff fd1d 	bl	800834e <__lo0bits>
 8008914:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008918:	b1d8      	cbz	r0, 8008952 <__d2b+0x7e>
 800891a:	f1c0 0320 	rsb	r3, r0, #32
 800891e:	fa02 f303 	lsl.w	r3, r2, r3
 8008922:	430b      	orrs	r3, r1
 8008924:	40c2      	lsrs	r2, r0
 8008926:	6163      	str	r3, [r4, #20]
 8008928:	9201      	str	r2, [sp, #4]
 800892a:	9b01      	ldr	r3, [sp, #4]
 800892c:	2b00      	cmp	r3, #0
 800892e:	bf0c      	ite	eq
 8008930:	2201      	moveq	r2, #1
 8008932:	2202      	movne	r2, #2
 8008934:	61a3      	str	r3, [r4, #24]
 8008936:	6122      	str	r2, [r4, #16]
 8008938:	b1ad      	cbz	r5, 8008966 <__d2b+0x92>
 800893a:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800893e:	4405      	add	r5, r0
 8008940:	6035      	str	r5, [r6, #0]
 8008942:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008946:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008948:	6018      	str	r0, [r3, #0]
 800894a:	4620      	mov	r0, r4
 800894c:	b002      	add	sp, #8
 800894e:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8008952:	6161      	str	r1, [r4, #20]
 8008954:	e7e9      	b.n	800892a <__d2b+0x56>
 8008956:	a801      	add	r0, sp, #4
 8008958:	f7ff fcf9 	bl	800834e <__lo0bits>
 800895c:	9b01      	ldr	r3, [sp, #4]
 800895e:	2201      	movs	r2, #1
 8008960:	6163      	str	r3, [r4, #20]
 8008962:	3020      	adds	r0, #32
 8008964:	e7e7      	b.n	8008936 <__d2b+0x62>
 8008966:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800896a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800896e:	6030      	str	r0, [r6, #0]
 8008970:	6918      	ldr	r0, [r3, #16]
 8008972:	f7ff fccd 	bl	8008310 <__hi0bits>
 8008976:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800897a:	e7e4      	b.n	8008946 <__d2b+0x72>
 800897c:	0800b0b3 	.word	0x0800b0b3
 8008980:	0800b0c4 	.word	0x0800b0c4

08008984 <__ratio>:
 8008984:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008988:	b085      	sub	sp, #20
 800898a:	e9cd 1000 	strd	r1, r0, [sp]
 800898e:	a902      	add	r1, sp, #8
 8008990:	f7ff ff58 	bl	8008844 <__b2d>
 8008994:	468b      	mov	fp, r1
 8008996:	4606      	mov	r6, r0
 8008998:	460f      	mov	r7, r1
 800899a:	9800      	ldr	r0, [sp, #0]
 800899c:	a903      	add	r1, sp, #12
 800899e:	f7ff ff51 	bl	8008844 <__b2d>
 80089a2:	460d      	mov	r5, r1
 80089a4:	9b01      	ldr	r3, [sp, #4]
 80089a6:	4689      	mov	r9, r1
 80089a8:	6919      	ldr	r1, [r3, #16]
 80089aa:	9b00      	ldr	r3, [sp, #0]
 80089ac:	4604      	mov	r4, r0
 80089ae:	691b      	ldr	r3, [r3, #16]
 80089b0:	4630      	mov	r0, r6
 80089b2:	1ac9      	subs	r1, r1, r3
 80089b4:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80089b8:	1a9b      	subs	r3, r3, r2
 80089ba:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80089be:	2b00      	cmp	r3, #0
 80089c0:	bfcd      	iteet	gt
 80089c2:	463a      	movgt	r2, r7
 80089c4:	462a      	movle	r2, r5
 80089c6:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80089ca:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 80089ce:	bfd8      	it	le
 80089d0:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80089d4:	464b      	mov	r3, r9
 80089d6:	4622      	mov	r2, r4
 80089d8:	4659      	mov	r1, fp
 80089da:	f7f7 fea7 	bl	800072c <__aeabi_ddiv>
 80089de:	b005      	add	sp, #20
 80089e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080089e4 <__copybits>:
 80089e4:	3901      	subs	r1, #1
 80089e6:	b570      	push	{r4, r5, r6, lr}
 80089e8:	1149      	asrs	r1, r1, #5
 80089ea:	6914      	ldr	r4, [r2, #16]
 80089ec:	3101      	adds	r1, #1
 80089ee:	f102 0314 	add.w	r3, r2, #20
 80089f2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80089f6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80089fa:	1f05      	subs	r5, r0, #4
 80089fc:	42a3      	cmp	r3, r4
 80089fe:	d30c      	bcc.n	8008a1a <__copybits+0x36>
 8008a00:	1aa3      	subs	r3, r4, r2
 8008a02:	3b11      	subs	r3, #17
 8008a04:	f023 0303 	bic.w	r3, r3, #3
 8008a08:	3211      	adds	r2, #17
 8008a0a:	42a2      	cmp	r2, r4
 8008a0c:	bf88      	it	hi
 8008a0e:	2300      	movhi	r3, #0
 8008a10:	4418      	add	r0, r3
 8008a12:	2300      	movs	r3, #0
 8008a14:	4288      	cmp	r0, r1
 8008a16:	d305      	bcc.n	8008a24 <__copybits+0x40>
 8008a18:	bd70      	pop	{r4, r5, r6, pc}
 8008a1a:	f853 6b04 	ldr.w	r6, [r3], #4
 8008a1e:	f845 6f04 	str.w	r6, [r5, #4]!
 8008a22:	e7eb      	b.n	80089fc <__copybits+0x18>
 8008a24:	f840 3b04 	str.w	r3, [r0], #4
 8008a28:	e7f4      	b.n	8008a14 <__copybits+0x30>

08008a2a <__any_on>:
 8008a2a:	f100 0214 	add.w	r2, r0, #20
 8008a2e:	6900      	ldr	r0, [r0, #16]
 8008a30:	114b      	asrs	r3, r1, #5
 8008a32:	4298      	cmp	r0, r3
 8008a34:	b510      	push	{r4, lr}
 8008a36:	db11      	blt.n	8008a5c <__any_on+0x32>
 8008a38:	dd0a      	ble.n	8008a50 <__any_on+0x26>
 8008a3a:	f011 011f 	ands.w	r1, r1, #31
 8008a3e:	d007      	beq.n	8008a50 <__any_on+0x26>
 8008a40:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008a44:	fa24 f001 	lsr.w	r0, r4, r1
 8008a48:	fa00 f101 	lsl.w	r1, r0, r1
 8008a4c:	428c      	cmp	r4, r1
 8008a4e:	d10b      	bne.n	8008a68 <__any_on+0x3e>
 8008a50:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008a54:	4293      	cmp	r3, r2
 8008a56:	d803      	bhi.n	8008a60 <__any_on+0x36>
 8008a58:	2000      	movs	r0, #0
 8008a5a:	bd10      	pop	{r4, pc}
 8008a5c:	4603      	mov	r3, r0
 8008a5e:	e7f7      	b.n	8008a50 <__any_on+0x26>
 8008a60:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008a64:	2900      	cmp	r1, #0
 8008a66:	d0f5      	beq.n	8008a54 <__any_on+0x2a>
 8008a68:	2001      	movs	r0, #1
 8008a6a:	e7f6      	b.n	8008a5a <__any_on+0x30>

08008a6c <sulp>:
 8008a6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a70:	460f      	mov	r7, r1
 8008a72:	4690      	mov	r8, r2
 8008a74:	f7ff fec6 	bl	8008804 <__ulp>
 8008a78:	4604      	mov	r4, r0
 8008a7a:	460d      	mov	r5, r1
 8008a7c:	f1b8 0f00 	cmp.w	r8, #0
 8008a80:	d011      	beq.n	8008aa6 <sulp+0x3a>
 8008a82:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8008a86:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	dd0b      	ble.n	8008aa6 <sulp+0x3a>
 8008a8e:	2400      	movs	r4, #0
 8008a90:	051b      	lsls	r3, r3, #20
 8008a92:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8008a96:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8008a9a:	4622      	mov	r2, r4
 8008a9c:	462b      	mov	r3, r5
 8008a9e:	f7f7 fd1b 	bl	80004d8 <__aeabi_dmul>
 8008aa2:	4604      	mov	r4, r0
 8008aa4:	460d      	mov	r5, r1
 8008aa6:	4620      	mov	r0, r4
 8008aa8:	4629      	mov	r1, r5
 8008aaa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08008ab0 <_strtod_l>:
 8008ab0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ab4:	b09f      	sub	sp, #124	@ 0x7c
 8008ab6:	9217      	str	r2, [sp, #92]	@ 0x5c
 8008ab8:	2200      	movs	r2, #0
 8008aba:	460c      	mov	r4, r1
 8008abc:	921a      	str	r2, [sp, #104]	@ 0x68
 8008abe:	f04f 0a00 	mov.w	sl, #0
 8008ac2:	f04f 0b00 	mov.w	fp, #0
 8008ac6:	460a      	mov	r2, r1
 8008ac8:	9005      	str	r0, [sp, #20]
 8008aca:	9219      	str	r2, [sp, #100]	@ 0x64
 8008acc:	7811      	ldrb	r1, [r2, #0]
 8008ace:	292b      	cmp	r1, #43	@ 0x2b
 8008ad0:	d048      	beq.n	8008b64 <_strtod_l+0xb4>
 8008ad2:	d836      	bhi.n	8008b42 <_strtod_l+0x92>
 8008ad4:	290d      	cmp	r1, #13
 8008ad6:	d830      	bhi.n	8008b3a <_strtod_l+0x8a>
 8008ad8:	2908      	cmp	r1, #8
 8008ada:	d830      	bhi.n	8008b3e <_strtod_l+0x8e>
 8008adc:	2900      	cmp	r1, #0
 8008ade:	d039      	beq.n	8008b54 <_strtod_l+0xa4>
 8008ae0:	2200      	movs	r2, #0
 8008ae2:	920e      	str	r2, [sp, #56]	@ 0x38
 8008ae4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8008ae6:	782a      	ldrb	r2, [r5, #0]
 8008ae8:	2a30      	cmp	r2, #48	@ 0x30
 8008aea:	f040 80b0 	bne.w	8008c4e <_strtod_l+0x19e>
 8008aee:	786a      	ldrb	r2, [r5, #1]
 8008af0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008af4:	2a58      	cmp	r2, #88	@ 0x58
 8008af6:	d16c      	bne.n	8008bd2 <_strtod_l+0x122>
 8008af8:	9302      	str	r3, [sp, #8]
 8008afa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008afc:	4a8f      	ldr	r2, [pc, #572]	@ (8008d3c <_strtod_l+0x28c>)
 8008afe:	9301      	str	r3, [sp, #4]
 8008b00:	ab1a      	add	r3, sp, #104	@ 0x68
 8008b02:	9300      	str	r3, [sp, #0]
 8008b04:	9805      	ldr	r0, [sp, #20]
 8008b06:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008b08:	a919      	add	r1, sp, #100	@ 0x64
 8008b0a:	f001 f8ff 	bl	8009d0c <__gethex>
 8008b0e:	f010 060f 	ands.w	r6, r0, #15
 8008b12:	4604      	mov	r4, r0
 8008b14:	d005      	beq.n	8008b22 <_strtod_l+0x72>
 8008b16:	2e06      	cmp	r6, #6
 8008b18:	d126      	bne.n	8008b68 <_strtod_l+0xb8>
 8008b1a:	2300      	movs	r3, #0
 8008b1c:	3501      	adds	r5, #1
 8008b1e:	9519      	str	r5, [sp, #100]	@ 0x64
 8008b20:	930e      	str	r3, [sp, #56]	@ 0x38
 8008b22:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	f040 8582 	bne.w	800962e <_strtod_l+0xb7e>
 8008b2a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008b2c:	b1bb      	cbz	r3, 8008b5e <_strtod_l+0xae>
 8008b2e:	4650      	mov	r0, sl
 8008b30:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 8008b34:	b01f      	add	sp, #124	@ 0x7c
 8008b36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b3a:	2920      	cmp	r1, #32
 8008b3c:	d1d0      	bne.n	8008ae0 <_strtod_l+0x30>
 8008b3e:	3201      	adds	r2, #1
 8008b40:	e7c3      	b.n	8008aca <_strtod_l+0x1a>
 8008b42:	292d      	cmp	r1, #45	@ 0x2d
 8008b44:	d1cc      	bne.n	8008ae0 <_strtod_l+0x30>
 8008b46:	2101      	movs	r1, #1
 8008b48:	910e      	str	r1, [sp, #56]	@ 0x38
 8008b4a:	1c51      	adds	r1, r2, #1
 8008b4c:	9119      	str	r1, [sp, #100]	@ 0x64
 8008b4e:	7852      	ldrb	r2, [r2, #1]
 8008b50:	2a00      	cmp	r2, #0
 8008b52:	d1c7      	bne.n	8008ae4 <_strtod_l+0x34>
 8008b54:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008b56:	9419      	str	r4, [sp, #100]	@ 0x64
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	f040 8566 	bne.w	800962a <_strtod_l+0xb7a>
 8008b5e:	4650      	mov	r0, sl
 8008b60:	4659      	mov	r1, fp
 8008b62:	e7e7      	b.n	8008b34 <_strtod_l+0x84>
 8008b64:	2100      	movs	r1, #0
 8008b66:	e7ef      	b.n	8008b48 <_strtod_l+0x98>
 8008b68:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008b6a:	b13a      	cbz	r2, 8008b7c <_strtod_l+0xcc>
 8008b6c:	2135      	movs	r1, #53	@ 0x35
 8008b6e:	a81c      	add	r0, sp, #112	@ 0x70
 8008b70:	f7ff ff38 	bl	80089e4 <__copybits>
 8008b74:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008b76:	9805      	ldr	r0, [sp, #20]
 8008b78:	f7ff fb18 	bl	80081ac <_Bfree>
 8008b7c:	3e01      	subs	r6, #1
 8008b7e:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8008b80:	2e04      	cmp	r6, #4
 8008b82:	d806      	bhi.n	8008b92 <_strtod_l+0xe2>
 8008b84:	e8df f006 	tbb	[pc, r6]
 8008b88:	201d0314 	.word	0x201d0314
 8008b8c:	14          	.byte	0x14
 8008b8d:	00          	.byte	0x00
 8008b8e:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8008b92:	05e1      	lsls	r1, r4, #23
 8008b94:	bf48      	it	mi
 8008b96:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8008b9a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008b9e:	0d1b      	lsrs	r3, r3, #20
 8008ba0:	051b      	lsls	r3, r3, #20
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d1bd      	bne.n	8008b22 <_strtod_l+0x72>
 8008ba6:	f7fe fb09 	bl	80071bc <__errno>
 8008baa:	2322      	movs	r3, #34	@ 0x22
 8008bac:	6003      	str	r3, [r0, #0]
 8008bae:	e7b8      	b.n	8008b22 <_strtod_l+0x72>
 8008bb0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8008bb4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8008bb8:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8008bbc:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8008bc0:	e7e7      	b.n	8008b92 <_strtod_l+0xe2>
 8008bc2:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8008d40 <_strtod_l+0x290>
 8008bc6:	e7e4      	b.n	8008b92 <_strtod_l+0xe2>
 8008bc8:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8008bcc:	f04f 3aff 	mov.w	sl, #4294967295
 8008bd0:	e7df      	b.n	8008b92 <_strtod_l+0xe2>
 8008bd2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008bd4:	1c5a      	adds	r2, r3, #1
 8008bd6:	9219      	str	r2, [sp, #100]	@ 0x64
 8008bd8:	785b      	ldrb	r3, [r3, #1]
 8008bda:	2b30      	cmp	r3, #48	@ 0x30
 8008bdc:	d0f9      	beq.n	8008bd2 <_strtod_l+0x122>
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d09f      	beq.n	8008b22 <_strtod_l+0x72>
 8008be2:	2301      	movs	r3, #1
 8008be4:	2700      	movs	r7, #0
 8008be6:	220a      	movs	r2, #10
 8008be8:	46b9      	mov	r9, r7
 8008bea:	9308      	str	r3, [sp, #32]
 8008bec:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008bee:	970b      	str	r7, [sp, #44]	@ 0x2c
 8008bf0:	930c      	str	r3, [sp, #48]	@ 0x30
 8008bf2:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8008bf4:	7805      	ldrb	r5, [r0, #0]
 8008bf6:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8008bfa:	b2d9      	uxtb	r1, r3
 8008bfc:	2909      	cmp	r1, #9
 8008bfe:	d928      	bls.n	8008c52 <_strtod_l+0x1a2>
 8008c00:	2201      	movs	r2, #1
 8008c02:	4950      	ldr	r1, [pc, #320]	@ (8008d44 <_strtod_l+0x294>)
 8008c04:	f7fe fa7d 	bl	8007102 <strncmp>
 8008c08:	2800      	cmp	r0, #0
 8008c0a:	d032      	beq.n	8008c72 <_strtod_l+0x1c2>
 8008c0c:	2000      	movs	r0, #0
 8008c0e:	462a      	mov	r2, r5
 8008c10:	4603      	mov	r3, r0
 8008c12:	464d      	mov	r5, r9
 8008c14:	900a      	str	r0, [sp, #40]	@ 0x28
 8008c16:	2a65      	cmp	r2, #101	@ 0x65
 8008c18:	d001      	beq.n	8008c1e <_strtod_l+0x16e>
 8008c1a:	2a45      	cmp	r2, #69	@ 0x45
 8008c1c:	d114      	bne.n	8008c48 <_strtod_l+0x198>
 8008c1e:	b91d      	cbnz	r5, 8008c28 <_strtod_l+0x178>
 8008c20:	9a08      	ldr	r2, [sp, #32]
 8008c22:	4302      	orrs	r2, r0
 8008c24:	d096      	beq.n	8008b54 <_strtod_l+0xa4>
 8008c26:	2500      	movs	r5, #0
 8008c28:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8008c2a:	1c62      	adds	r2, r4, #1
 8008c2c:	9219      	str	r2, [sp, #100]	@ 0x64
 8008c2e:	7862      	ldrb	r2, [r4, #1]
 8008c30:	2a2b      	cmp	r2, #43	@ 0x2b
 8008c32:	d07a      	beq.n	8008d2a <_strtod_l+0x27a>
 8008c34:	2a2d      	cmp	r2, #45	@ 0x2d
 8008c36:	d07e      	beq.n	8008d36 <_strtod_l+0x286>
 8008c38:	f04f 0c00 	mov.w	ip, #0
 8008c3c:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8008c40:	2909      	cmp	r1, #9
 8008c42:	f240 8085 	bls.w	8008d50 <_strtod_l+0x2a0>
 8008c46:	9419      	str	r4, [sp, #100]	@ 0x64
 8008c48:	f04f 0800 	mov.w	r8, #0
 8008c4c:	e0a5      	b.n	8008d9a <_strtod_l+0x2ea>
 8008c4e:	2300      	movs	r3, #0
 8008c50:	e7c8      	b.n	8008be4 <_strtod_l+0x134>
 8008c52:	f1b9 0f08 	cmp.w	r9, #8
 8008c56:	bfd8      	it	le
 8008c58:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8008c5a:	f100 0001 	add.w	r0, r0, #1
 8008c5e:	bfd6      	itet	le
 8008c60:	fb02 3301 	mlale	r3, r2, r1, r3
 8008c64:	fb02 3707 	mlagt	r7, r2, r7, r3
 8008c68:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8008c6a:	f109 0901 	add.w	r9, r9, #1
 8008c6e:	9019      	str	r0, [sp, #100]	@ 0x64
 8008c70:	e7bf      	b.n	8008bf2 <_strtod_l+0x142>
 8008c72:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008c74:	1c5a      	adds	r2, r3, #1
 8008c76:	9219      	str	r2, [sp, #100]	@ 0x64
 8008c78:	785a      	ldrb	r2, [r3, #1]
 8008c7a:	f1b9 0f00 	cmp.w	r9, #0
 8008c7e:	d03b      	beq.n	8008cf8 <_strtod_l+0x248>
 8008c80:	464d      	mov	r5, r9
 8008c82:	900a      	str	r0, [sp, #40]	@ 0x28
 8008c84:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8008c88:	2b09      	cmp	r3, #9
 8008c8a:	d912      	bls.n	8008cb2 <_strtod_l+0x202>
 8008c8c:	2301      	movs	r3, #1
 8008c8e:	e7c2      	b.n	8008c16 <_strtod_l+0x166>
 8008c90:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008c92:	3001      	adds	r0, #1
 8008c94:	1c5a      	adds	r2, r3, #1
 8008c96:	9219      	str	r2, [sp, #100]	@ 0x64
 8008c98:	785a      	ldrb	r2, [r3, #1]
 8008c9a:	2a30      	cmp	r2, #48	@ 0x30
 8008c9c:	d0f8      	beq.n	8008c90 <_strtod_l+0x1e0>
 8008c9e:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8008ca2:	2b08      	cmp	r3, #8
 8008ca4:	f200 84c8 	bhi.w	8009638 <_strtod_l+0xb88>
 8008ca8:	900a      	str	r0, [sp, #40]	@ 0x28
 8008caa:	2000      	movs	r0, #0
 8008cac:	4605      	mov	r5, r0
 8008cae:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008cb0:	930c      	str	r3, [sp, #48]	@ 0x30
 8008cb2:	3a30      	subs	r2, #48	@ 0x30
 8008cb4:	f100 0301 	add.w	r3, r0, #1
 8008cb8:	d018      	beq.n	8008cec <_strtod_l+0x23c>
 8008cba:	462e      	mov	r6, r5
 8008cbc:	f04f 0e0a 	mov.w	lr, #10
 8008cc0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008cc2:	4419      	add	r1, r3
 8008cc4:	910a      	str	r1, [sp, #40]	@ 0x28
 8008cc6:	1c71      	adds	r1, r6, #1
 8008cc8:	eba1 0c05 	sub.w	ip, r1, r5
 8008ccc:	4563      	cmp	r3, ip
 8008cce:	dc15      	bgt.n	8008cfc <_strtod_l+0x24c>
 8008cd0:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8008cd4:	182b      	adds	r3, r5, r0
 8008cd6:	2b08      	cmp	r3, #8
 8008cd8:	f105 0501 	add.w	r5, r5, #1
 8008cdc:	4405      	add	r5, r0
 8008cde:	dc1a      	bgt.n	8008d16 <_strtod_l+0x266>
 8008ce0:	230a      	movs	r3, #10
 8008ce2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008ce4:	fb03 2301 	mla	r3, r3, r1, r2
 8008ce8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008cea:	2300      	movs	r3, #0
 8008cec:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008cee:	4618      	mov	r0, r3
 8008cf0:	1c51      	adds	r1, r2, #1
 8008cf2:	9119      	str	r1, [sp, #100]	@ 0x64
 8008cf4:	7852      	ldrb	r2, [r2, #1]
 8008cf6:	e7c5      	b.n	8008c84 <_strtod_l+0x1d4>
 8008cf8:	4648      	mov	r0, r9
 8008cfa:	e7ce      	b.n	8008c9a <_strtod_l+0x1ea>
 8008cfc:	2e08      	cmp	r6, #8
 8008cfe:	dc05      	bgt.n	8008d0c <_strtod_l+0x25c>
 8008d00:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8008d02:	fb0e f606 	mul.w	r6, lr, r6
 8008d06:	960b      	str	r6, [sp, #44]	@ 0x2c
 8008d08:	460e      	mov	r6, r1
 8008d0a:	e7dc      	b.n	8008cc6 <_strtod_l+0x216>
 8008d0c:	2910      	cmp	r1, #16
 8008d0e:	bfd8      	it	le
 8008d10:	fb0e f707 	mulle.w	r7, lr, r7
 8008d14:	e7f8      	b.n	8008d08 <_strtod_l+0x258>
 8008d16:	2b0f      	cmp	r3, #15
 8008d18:	bfdc      	itt	le
 8008d1a:	230a      	movle	r3, #10
 8008d1c:	fb03 2707 	mlale	r7, r3, r7, r2
 8008d20:	e7e3      	b.n	8008cea <_strtod_l+0x23a>
 8008d22:	2300      	movs	r3, #0
 8008d24:	930a      	str	r3, [sp, #40]	@ 0x28
 8008d26:	2301      	movs	r3, #1
 8008d28:	e77a      	b.n	8008c20 <_strtod_l+0x170>
 8008d2a:	f04f 0c00 	mov.w	ip, #0
 8008d2e:	1ca2      	adds	r2, r4, #2
 8008d30:	9219      	str	r2, [sp, #100]	@ 0x64
 8008d32:	78a2      	ldrb	r2, [r4, #2]
 8008d34:	e782      	b.n	8008c3c <_strtod_l+0x18c>
 8008d36:	f04f 0c01 	mov.w	ip, #1
 8008d3a:	e7f8      	b.n	8008d2e <_strtod_l+0x27e>
 8008d3c:	0800b2ac 	.word	0x0800b2ac
 8008d40:	7ff00000 	.word	0x7ff00000
 8008d44:	0800b11d 	.word	0x0800b11d
 8008d48:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008d4a:	1c51      	adds	r1, r2, #1
 8008d4c:	9119      	str	r1, [sp, #100]	@ 0x64
 8008d4e:	7852      	ldrb	r2, [r2, #1]
 8008d50:	2a30      	cmp	r2, #48	@ 0x30
 8008d52:	d0f9      	beq.n	8008d48 <_strtod_l+0x298>
 8008d54:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8008d58:	2908      	cmp	r1, #8
 8008d5a:	f63f af75 	bhi.w	8008c48 <_strtod_l+0x198>
 8008d5e:	f04f 080a 	mov.w	r8, #10
 8008d62:	3a30      	subs	r2, #48	@ 0x30
 8008d64:	9209      	str	r2, [sp, #36]	@ 0x24
 8008d66:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008d68:	920f      	str	r2, [sp, #60]	@ 0x3c
 8008d6a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008d6c:	1c56      	adds	r6, r2, #1
 8008d6e:	9619      	str	r6, [sp, #100]	@ 0x64
 8008d70:	7852      	ldrb	r2, [r2, #1]
 8008d72:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8008d76:	f1be 0f09 	cmp.w	lr, #9
 8008d7a:	d939      	bls.n	8008df0 <_strtod_l+0x340>
 8008d7c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8008d7e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8008d82:	1a76      	subs	r6, r6, r1
 8008d84:	2e08      	cmp	r6, #8
 8008d86:	dc03      	bgt.n	8008d90 <_strtod_l+0x2e0>
 8008d88:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008d8a:	4588      	cmp	r8, r1
 8008d8c:	bfa8      	it	ge
 8008d8e:	4688      	movge	r8, r1
 8008d90:	f1bc 0f00 	cmp.w	ip, #0
 8008d94:	d001      	beq.n	8008d9a <_strtod_l+0x2ea>
 8008d96:	f1c8 0800 	rsb	r8, r8, #0
 8008d9a:	2d00      	cmp	r5, #0
 8008d9c:	d14e      	bne.n	8008e3c <_strtod_l+0x38c>
 8008d9e:	9908      	ldr	r1, [sp, #32]
 8008da0:	4308      	orrs	r0, r1
 8008da2:	f47f aebe 	bne.w	8008b22 <_strtod_l+0x72>
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	f47f aed4 	bne.w	8008b54 <_strtod_l+0xa4>
 8008dac:	2a69      	cmp	r2, #105	@ 0x69
 8008dae:	d028      	beq.n	8008e02 <_strtod_l+0x352>
 8008db0:	dc25      	bgt.n	8008dfe <_strtod_l+0x34e>
 8008db2:	2a49      	cmp	r2, #73	@ 0x49
 8008db4:	d025      	beq.n	8008e02 <_strtod_l+0x352>
 8008db6:	2a4e      	cmp	r2, #78	@ 0x4e
 8008db8:	f47f aecc 	bne.w	8008b54 <_strtod_l+0xa4>
 8008dbc:	4999      	ldr	r1, [pc, #612]	@ (8009024 <_strtod_l+0x574>)
 8008dbe:	a819      	add	r0, sp, #100	@ 0x64
 8008dc0:	f001 f9c6 	bl	800a150 <__match>
 8008dc4:	2800      	cmp	r0, #0
 8008dc6:	f43f aec5 	beq.w	8008b54 <_strtod_l+0xa4>
 8008dca:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008dcc:	781b      	ldrb	r3, [r3, #0]
 8008dce:	2b28      	cmp	r3, #40	@ 0x28
 8008dd0:	d12e      	bne.n	8008e30 <_strtod_l+0x380>
 8008dd2:	4995      	ldr	r1, [pc, #596]	@ (8009028 <_strtod_l+0x578>)
 8008dd4:	aa1c      	add	r2, sp, #112	@ 0x70
 8008dd6:	a819      	add	r0, sp, #100	@ 0x64
 8008dd8:	f001 f9ce 	bl	800a178 <__hexnan>
 8008ddc:	2805      	cmp	r0, #5
 8008dde:	d127      	bne.n	8008e30 <_strtod_l+0x380>
 8008de0:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008de2:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8008de6:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8008dea:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8008dee:	e698      	b.n	8008b22 <_strtod_l+0x72>
 8008df0:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008df2:	fb08 2101 	mla	r1, r8, r1, r2
 8008df6:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8008dfa:	9209      	str	r2, [sp, #36]	@ 0x24
 8008dfc:	e7b5      	b.n	8008d6a <_strtod_l+0x2ba>
 8008dfe:	2a6e      	cmp	r2, #110	@ 0x6e
 8008e00:	e7da      	b.n	8008db8 <_strtod_l+0x308>
 8008e02:	498a      	ldr	r1, [pc, #552]	@ (800902c <_strtod_l+0x57c>)
 8008e04:	a819      	add	r0, sp, #100	@ 0x64
 8008e06:	f001 f9a3 	bl	800a150 <__match>
 8008e0a:	2800      	cmp	r0, #0
 8008e0c:	f43f aea2 	beq.w	8008b54 <_strtod_l+0xa4>
 8008e10:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008e12:	4987      	ldr	r1, [pc, #540]	@ (8009030 <_strtod_l+0x580>)
 8008e14:	3b01      	subs	r3, #1
 8008e16:	a819      	add	r0, sp, #100	@ 0x64
 8008e18:	9319      	str	r3, [sp, #100]	@ 0x64
 8008e1a:	f001 f999 	bl	800a150 <__match>
 8008e1e:	b910      	cbnz	r0, 8008e26 <_strtod_l+0x376>
 8008e20:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008e22:	3301      	adds	r3, #1
 8008e24:	9319      	str	r3, [sp, #100]	@ 0x64
 8008e26:	f04f 0a00 	mov.w	sl, #0
 8008e2a:	f8df b208 	ldr.w	fp, [pc, #520]	@ 8009034 <_strtod_l+0x584>
 8008e2e:	e678      	b.n	8008b22 <_strtod_l+0x72>
 8008e30:	4881      	ldr	r0, [pc, #516]	@ (8009038 <_strtod_l+0x588>)
 8008e32:	f000 fee1 	bl	8009bf8 <nan>
 8008e36:	4682      	mov	sl, r0
 8008e38:	468b      	mov	fp, r1
 8008e3a:	e672      	b.n	8008b22 <_strtod_l+0x72>
 8008e3c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008e3e:	f1b9 0f00 	cmp.w	r9, #0
 8008e42:	bf08      	it	eq
 8008e44:	46a9      	moveq	r9, r5
 8008e46:	eba8 0303 	sub.w	r3, r8, r3
 8008e4a:	2d10      	cmp	r5, #16
 8008e4c:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8008e4e:	462c      	mov	r4, r5
 8008e50:	9309      	str	r3, [sp, #36]	@ 0x24
 8008e52:	bfa8      	it	ge
 8008e54:	2410      	movge	r4, #16
 8008e56:	f7f7 fac5 	bl	80003e4 <__aeabi_ui2d>
 8008e5a:	2d09      	cmp	r5, #9
 8008e5c:	4682      	mov	sl, r0
 8008e5e:	468b      	mov	fp, r1
 8008e60:	dc11      	bgt.n	8008e86 <_strtod_l+0x3d6>
 8008e62:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	f43f ae5c 	beq.w	8008b22 <_strtod_l+0x72>
 8008e6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e6c:	dd76      	ble.n	8008f5c <_strtod_l+0x4ac>
 8008e6e:	2b16      	cmp	r3, #22
 8008e70:	dc5d      	bgt.n	8008f2e <_strtod_l+0x47e>
 8008e72:	4972      	ldr	r1, [pc, #456]	@ (800903c <_strtod_l+0x58c>)
 8008e74:	4652      	mov	r2, sl
 8008e76:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008e7a:	465b      	mov	r3, fp
 8008e7c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008e80:	f7f7 fb2a 	bl	80004d8 <__aeabi_dmul>
 8008e84:	e7d7      	b.n	8008e36 <_strtod_l+0x386>
 8008e86:	4b6d      	ldr	r3, [pc, #436]	@ (800903c <_strtod_l+0x58c>)
 8008e88:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008e8c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8008e90:	f7f7 fb22 	bl	80004d8 <__aeabi_dmul>
 8008e94:	4682      	mov	sl, r0
 8008e96:	4638      	mov	r0, r7
 8008e98:	468b      	mov	fp, r1
 8008e9a:	f7f7 faa3 	bl	80003e4 <__aeabi_ui2d>
 8008e9e:	4602      	mov	r2, r0
 8008ea0:	460b      	mov	r3, r1
 8008ea2:	4650      	mov	r0, sl
 8008ea4:	4659      	mov	r1, fp
 8008ea6:	f7f7 f961 	bl	800016c <__adddf3>
 8008eaa:	2d0f      	cmp	r5, #15
 8008eac:	4682      	mov	sl, r0
 8008eae:	468b      	mov	fp, r1
 8008eb0:	ddd7      	ble.n	8008e62 <_strtod_l+0x3b2>
 8008eb2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008eb4:	1b2c      	subs	r4, r5, r4
 8008eb6:	441c      	add	r4, r3
 8008eb8:	2c00      	cmp	r4, #0
 8008eba:	f340 8093 	ble.w	8008fe4 <_strtod_l+0x534>
 8008ebe:	f014 030f 	ands.w	r3, r4, #15
 8008ec2:	d00a      	beq.n	8008eda <_strtod_l+0x42a>
 8008ec4:	495d      	ldr	r1, [pc, #372]	@ (800903c <_strtod_l+0x58c>)
 8008ec6:	4652      	mov	r2, sl
 8008ec8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008ecc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008ed0:	465b      	mov	r3, fp
 8008ed2:	f7f7 fb01 	bl	80004d8 <__aeabi_dmul>
 8008ed6:	4682      	mov	sl, r0
 8008ed8:	468b      	mov	fp, r1
 8008eda:	f034 040f 	bics.w	r4, r4, #15
 8008ede:	d073      	beq.n	8008fc8 <_strtod_l+0x518>
 8008ee0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8008ee4:	dd49      	ble.n	8008f7a <_strtod_l+0x4ca>
 8008ee6:	2400      	movs	r4, #0
 8008ee8:	46a0      	mov	r8, r4
 8008eea:	46a1      	mov	r9, r4
 8008eec:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008eee:	2322      	movs	r3, #34	@ 0x22
 8008ef0:	f04f 0a00 	mov.w	sl, #0
 8008ef4:	9a05      	ldr	r2, [sp, #20]
 8008ef6:	f8df b13c 	ldr.w	fp, [pc, #316]	@ 8009034 <_strtod_l+0x584>
 8008efa:	6013      	str	r3, [r2, #0]
 8008efc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	f43f ae0f 	beq.w	8008b22 <_strtod_l+0x72>
 8008f04:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008f06:	9805      	ldr	r0, [sp, #20]
 8008f08:	f7ff f950 	bl	80081ac <_Bfree>
 8008f0c:	4649      	mov	r1, r9
 8008f0e:	9805      	ldr	r0, [sp, #20]
 8008f10:	f7ff f94c 	bl	80081ac <_Bfree>
 8008f14:	4641      	mov	r1, r8
 8008f16:	9805      	ldr	r0, [sp, #20]
 8008f18:	f7ff f948 	bl	80081ac <_Bfree>
 8008f1c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008f1e:	9805      	ldr	r0, [sp, #20]
 8008f20:	f7ff f944 	bl	80081ac <_Bfree>
 8008f24:	4621      	mov	r1, r4
 8008f26:	9805      	ldr	r0, [sp, #20]
 8008f28:	f7ff f940 	bl	80081ac <_Bfree>
 8008f2c:	e5f9      	b.n	8008b22 <_strtod_l+0x72>
 8008f2e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008f30:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8008f34:	4293      	cmp	r3, r2
 8008f36:	dbbc      	blt.n	8008eb2 <_strtod_l+0x402>
 8008f38:	4c40      	ldr	r4, [pc, #256]	@ (800903c <_strtod_l+0x58c>)
 8008f3a:	f1c5 050f 	rsb	r5, r5, #15
 8008f3e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8008f42:	4652      	mov	r2, sl
 8008f44:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008f48:	465b      	mov	r3, fp
 8008f4a:	f7f7 fac5 	bl	80004d8 <__aeabi_dmul>
 8008f4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f50:	1b5d      	subs	r5, r3, r5
 8008f52:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8008f56:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008f5a:	e791      	b.n	8008e80 <_strtod_l+0x3d0>
 8008f5c:	3316      	adds	r3, #22
 8008f5e:	dba8      	blt.n	8008eb2 <_strtod_l+0x402>
 8008f60:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008f62:	4650      	mov	r0, sl
 8008f64:	eba3 0808 	sub.w	r8, r3, r8
 8008f68:	4b34      	ldr	r3, [pc, #208]	@ (800903c <_strtod_l+0x58c>)
 8008f6a:	4659      	mov	r1, fp
 8008f6c:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8008f70:	e9d8 2300 	ldrd	r2, r3, [r8]
 8008f74:	f7f7 fbda 	bl	800072c <__aeabi_ddiv>
 8008f78:	e75d      	b.n	8008e36 <_strtod_l+0x386>
 8008f7a:	2300      	movs	r3, #0
 8008f7c:	4650      	mov	r0, sl
 8008f7e:	4659      	mov	r1, fp
 8008f80:	461e      	mov	r6, r3
 8008f82:	4f2f      	ldr	r7, [pc, #188]	@ (8009040 <_strtod_l+0x590>)
 8008f84:	1124      	asrs	r4, r4, #4
 8008f86:	2c01      	cmp	r4, #1
 8008f88:	dc21      	bgt.n	8008fce <_strtod_l+0x51e>
 8008f8a:	b10b      	cbz	r3, 8008f90 <_strtod_l+0x4e0>
 8008f8c:	4682      	mov	sl, r0
 8008f8e:	468b      	mov	fp, r1
 8008f90:	492b      	ldr	r1, [pc, #172]	@ (8009040 <_strtod_l+0x590>)
 8008f92:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8008f96:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8008f9a:	4652      	mov	r2, sl
 8008f9c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008fa0:	465b      	mov	r3, fp
 8008fa2:	f7f7 fa99 	bl	80004d8 <__aeabi_dmul>
 8008fa6:	4b23      	ldr	r3, [pc, #140]	@ (8009034 <_strtod_l+0x584>)
 8008fa8:	460a      	mov	r2, r1
 8008faa:	400b      	ands	r3, r1
 8008fac:	4925      	ldr	r1, [pc, #148]	@ (8009044 <_strtod_l+0x594>)
 8008fae:	4682      	mov	sl, r0
 8008fb0:	428b      	cmp	r3, r1
 8008fb2:	d898      	bhi.n	8008ee6 <_strtod_l+0x436>
 8008fb4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8008fb8:	428b      	cmp	r3, r1
 8008fba:	bf86      	itte	hi
 8008fbc:	f04f 3aff 	movhi.w	sl, #4294967295
 8008fc0:	f8df b084 	ldrhi.w	fp, [pc, #132]	@ 8009048 <_strtod_l+0x598>
 8008fc4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8008fc8:	2300      	movs	r3, #0
 8008fca:	9308      	str	r3, [sp, #32]
 8008fcc:	e076      	b.n	80090bc <_strtod_l+0x60c>
 8008fce:	07e2      	lsls	r2, r4, #31
 8008fd0:	d504      	bpl.n	8008fdc <_strtod_l+0x52c>
 8008fd2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008fd6:	f7f7 fa7f 	bl	80004d8 <__aeabi_dmul>
 8008fda:	2301      	movs	r3, #1
 8008fdc:	3601      	adds	r6, #1
 8008fde:	1064      	asrs	r4, r4, #1
 8008fe0:	3708      	adds	r7, #8
 8008fe2:	e7d0      	b.n	8008f86 <_strtod_l+0x4d6>
 8008fe4:	d0f0      	beq.n	8008fc8 <_strtod_l+0x518>
 8008fe6:	4264      	negs	r4, r4
 8008fe8:	f014 020f 	ands.w	r2, r4, #15
 8008fec:	d00a      	beq.n	8009004 <_strtod_l+0x554>
 8008fee:	4b13      	ldr	r3, [pc, #76]	@ (800903c <_strtod_l+0x58c>)
 8008ff0:	4650      	mov	r0, sl
 8008ff2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008ff6:	4659      	mov	r1, fp
 8008ff8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ffc:	f7f7 fb96 	bl	800072c <__aeabi_ddiv>
 8009000:	4682      	mov	sl, r0
 8009002:	468b      	mov	fp, r1
 8009004:	1124      	asrs	r4, r4, #4
 8009006:	d0df      	beq.n	8008fc8 <_strtod_l+0x518>
 8009008:	2c1f      	cmp	r4, #31
 800900a:	dd1f      	ble.n	800904c <_strtod_l+0x59c>
 800900c:	2400      	movs	r4, #0
 800900e:	46a0      	mov	r8, r4
 8009010:	46a1      	mov	r9, r4
 8009012:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009014:	2322      	movs	r3, #34	@ 0x22
 8009016:	9a05      	ldr	r2, [sp, #20]
 8009018:	f04f 0a00 	mov.w	sl, #0
 800901c:	f04f 0b00 	mov.w	fp, #0
 8009020:	6013      	str	r3, [r2, #0]
 8009022:	e76b      	b.n	8008efc <_strtod_l+0x44c>
 8009024:	0800afcf 	.word	0x0800afcf
 8009028:	0800b298 	.word	0x0800b298
 800902c:	0800afc7 	.word	0x0800afc7
 8009030:	0800b03a 	.word	0x0800b03a
 8009034:	7ff00000 	.word	0x7ff00000
 8009038:	0800b036 	.word	0x0800b036
 800903c:	0800b1d0 	.word	0x0800b1d0
 8009040:	0800b1a8 	.word	0x0800b1a8
 8009044:	7ca00000 	.word	0x7ca00000
 8009048:	7fefffff 	.word	0x7fefffff
 800904c:	f014 0310 	ands.w	r3, r4, #16
 8009050:	bf18      	it	ne
 8009052:	236a      	movne	r3, #106	@ 0x6a
 8009054:	4650      	mov	r0, sl
 8009056:	9308      	str	r3, [sp, #32]
 8009058:	4659      	mov	r1, fp
 800905a:	2300      	movs	r3, #0
 800905c:	4e77      	ldr	r6, [pc, #476]	@ (800923c <_strtod_l+0x78c>)
 800905e:	07e7      	lsls	r7, r4, #31
 8009060:	d504      	bpl.n	800906c <_strtod_l+0x5bc>
 8009062:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009066:	f7f7 fa37 	bl	80004d8 <__aeabi_dmul>
 800906a:	2301      	movs	r3, #1
 800906c:	1064      	asrs	r4, r4, #1
 800906e:	f106 0608 	add.w	r6, r6, #8
 8009072:	d1f4      	bne.n	800905e <_strtod_l+0x5ae>
 8009074:	b10b      	cbz	r3, 800907a <_strtod_l+0x5ca>
 8009076:	4682      	mov	sl, r0
 8009078:	468b      	mov	fp, r1
 800907a:	9b08      	ldr	r3, [sp, #32]
 800907c:	b1b3      	cbz	r3, 80090ac <_strtod_l+0x5fc>
 800907e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8009082:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8009086:	2b00      	cmp	r3, #0
 8009088:	4659      	mov	r1, fp
 800908a:	dd0f      	ble.n	80090ac <_strtod_l+0x5fc>
 800908c:	2b1f      	cmp	r3, #31
 800908e:	dd58      	ble.n	8009142 <_strtod_l+0x692>
 8009090:	2b34      	cmp	r3, #52	@ 0x34
 8009092:	bfd8      	it	le
 8009094:	f04f 33ff 	movle.w	r3, #4294967295
 8009098:	f04f 0a00 	mov.w	sl, #0
 800909c:	bfcf      	iteee	gt
 800909e:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80090a2:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 80090a6:	4093      	lslle	r3, r2
 80090a8:	ea03 0b01 	andle.w	fp, r3, r1
 80090ac:	2200      	movs	r2, #0
 80090ae:	2300      	movs	r3, #0
 80090b0:	4650      	mov	r0, sl
 80090b2:	4659      	mov	r1, fp
 80090b4:	f7f7 fc78 	bl	80009a8 <__aeabi_dcmpeq>
 80090b8:	2800      	cmp	r0, #0
 80090ba:	d1a7      	bne.n	800900c <_strtod_l+0x55c>
 80090bc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80090be:	464a      	mov	r2, r9
 80090c0:	9300      	str	r3, [sp, #0]
 80090c2:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80090c4:	462b      	mov	r3, r5
 80090c6:	9805      	ldr	r0, [sp, #20]
 80090c8:	f7ff f8d8 	bl	800827c <__s2b>
 80090cc:	900b      	str	r0, [sp, #44]	@ 0x2c
 80090ce:	2800      	cmp	r0, #0
 80090d0:	f43f af09 	beq.w	8008ee6 <_strtod_l+0x436>
 80090d4:	2400      	movs	r4, #0
 80090d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80090d8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80090da:	2a00      	cmp	r2, #0
 80090dc:	eba3 0308 	sub.w	r3, r3, r8
 80090e0:	bfa8      	it	ge
 80090e2:	2300      	movge	r3, #0
 80090e4:	46a0      	mov	r8, r4
 80090e6:	9312      	str	r3, [sp, #72]	@ 0x48
 80090e8:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80090ec:	9316      	str	r3, [sp, #88]	@ 0x58
 80090ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80090f0:	9805      	ldr	r0, [sp, #20]
 80090f2:	6859      	ldr	r1, [r3, #4]
 80090f4:	f7ff f81a 	bl	800812c <_Balloc>
 80090f8:	4681      	mov	r9, r0
 80090fa:	2800      	cmp	r0, #0
 80090fc:	f43f aef7 	beq.w	8008eee <_strtod_l+0x43e>
 8009100:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009102:	300c      	adds	r0, #12
 8009104:	691a      	ldr	r2, [r3, #16]
 8009106:	f103 010c 	add.w	r1, r3, #12
 800910a:	3202      	adds	r2, #2
 800910c:	0092      	lsls	r2, r2, #2
 800910e:	f000 fd65 	bl	8009bdc <memcpy>
 8009112:	ab1c      	add	r3, sp, #112	@ 0x70
 8009114:	9301      	str	r3, [sp, #4]
 8009116:	ab1b      	add	r3, sp, #108	@ 0x6c
 8009118:	9300      	str	r3, [sp, #0]
 800911a:	4652      	mov	r2, sl
 800911c:	465b      	mov	r3, fp
 800911e:	9805      	ldr	r0, [sp, #20]
 8009120:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8009124:	f7ff fbd6 	bl	80088d4 <__d2b>
 8009128:	901a      	str	r0, [sp, #104]	@ 0x68
 800912a:	2800      	cmp	r0, #0
 800912c:	f43f aedf 	beq.w	8008eee <_strtod_l+0x43e>
 8009130:	2101      	movs	r1, #1
 8009132:	9805      	ldr	r0, [sp, #20]
 8009134:	f7ff f938 	bl	80083a8 <__i2b>
 8009138:	4680      	mov	r8, r0
 800913a:	b948      	cbnz	r0, 8009150 <_strtod_l+0x6a0>
 800913c:	f04f 0800 	mov.w	r8, #0
 8009140:	e6d5      	b.n	8008eee <_strtod_l+0x43e>
 8009142:	f04f 32ff 	mov.w	r2, #4294967295
 8009146:	fa02 f303 	lsl.w	r3, r2, r3
 800914a:	ea03 0a0a 	and.w	sl, r3, sl
 800914e:	e7ad      	b.n	80090ac <_strtod_l+0x5fc>
 8009150:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8009152:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8009154:	2d00      	cmp	r5, #0
 8009156:	bfab      	itete	ge
 8009158:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800915a:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800915c:	18ef      	addge	r7, r5, r3
 800915e:	1b5e      	sublt	r6, r3, r5
 8009160:	9b08      	ldr	r3, [sp, #32]
 8009162:	bfa8      	it	ge
 8009164:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8009166:	eba5 0503 	sub.w	r5, r5, r3
 800916a:	4415      	add	r5, r2
 800916c:	4b34      	ldr	r3, [pc, #208]	@ (8009240 <_strtod_l+0x790>)
 800916e:	f105 35ff 	add.w	r5, r5, #4294967295
 8009172:	bfb8      	it	lt
 8009174:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8009176:	429d      	cmp	r5, r3
 8009178:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800917c:	da50      	bge.n	8009220 <_strtod_l+0x770>
 800917e:	1b5b      	subs	r3, r3, r5
 8009180:	2b1f      	cmp	r3, #31
 8009182:	f04f 0101 	mov.w	r1, #1
 8009186:	eba2 0203 	sub.w	r2, r2, r3
 800918a:	dc3d      	bgt.n	8009208 <_strtod_l+0x758>
 800918c:	fa01 f303 	lsl.w	r3, r1, r3
 8009190:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009192:	2300      	movs	r3, #0
 8009194:	9310      	str	r3, [sp, #64]	@ 0x40
 8009196:	18bd      	adds	r5, r7, r2
 8009198:	9b08      	ldr	r3, [sp, #32]
 800919a:	42af      	cmp	r7, r5
 800919c:	4416      	add	r6, r2
 800919e:	441e      	add	r6, r3
 80091a0:	463b      	mov	r3, r7
 80091a2:	bfa8      	it	ge
 80091a4:	462b      	movge	r3, r5
 80091a6:	42b3      	cmp	r3, r6
 80091a8:	bfa8      	it	ge
 80091aa:	4633      	movge	r3, r6
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	bfc2      	ittt	gt
 80091b0:	1aed      	subgt	r5, r5, r3
 80091b2:	1af6      	subgt	r6, r6, r3
 80091b4:	1aff      	subgt	r7, r7, r3
 80091b6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	dd16      	ble.n	80091ea <_strtod_l+0x73a>
 80091bc:	4641      	mov	r1, r8
 80091be:	461a      	mov	r2, r3
 80091c0:	9805      	ldr	r0, [sp, #20]
 80091c2:	f7ff f9a9 	bl	8008518 <__pow5mult>
 80091c6:	4680      	mov	r8, r0
 80091c8:	2800      	cmp	r0, #0
 80091ca:	d0b7      	beq.n	800913c <_strtod_l+0x68c>
 80091cc:	4601      	mov	r1, r0
 80091ce:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80091d0:	9805      	ldr	r0, [sp, #20]
 80091d2:	f7ff f8ff 	bl	80083d4 <__multiply>
 80091d6:	900a      	str	r0, [sp, #40]	@ 0x28
 80091d8:	2800      	cmp	r0, #0
 80091da:	f43f ae88 	beq.w	8008eee <_strtod_l+0x43e>
 80091de:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80091e0:	9805      	ldr	r0, [sp, #20]
 80091e2:	f7fe ffe3 	bl	80081ac <_Bfree>
 80091e6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80091e8:	931a      	str	r3, [sp, #104]	@ 0x68
 80091ea:	2d00      	cmp	r5, #0
 80091ec:	dc1d      	bgt.n	800922a <_strtod_l+0x77a>
 80091ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	dd27      	ble.n	8009244 <_strtod_l+0x794>
 80091f4:	4649      	mov	r1, r9
 80091f6:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80091f8:	9805      	ldr	r0, [sp, #20]
 80091fa:	f7ff f98d 	bl	8008518 <__pow5mult>
 80091fe:	4681      	mov	r9, r0
 8009200:	bb00      	cbnz	r0, 8009244 <_strtod_l+0x794>
 8009202:	f04f 0900 	mov.w	r9, #0
 8009206:	e672      	b.n	8008eee <_strtod_l+0x43e>
 8009208:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800920c:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8009210:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8009214:	35e2      	adds	r5, #226	@ 0xe2
 8009216:	fa01 f305 	lsl.w	r3, r1, r5
 800921a:	9310      	str	r3, [sp, #64]	@ 0x40
 800921c:	9113      	str	r1, [sp, #76]	@ 0x4c
 800921e:	e7ba      	b.n	8009196 <_strtod_l+0x6e6>
 8009220:	2300      	movs	r3, #0
 8009222:	9310      	str	r3, [sp, #64]	@ 0x40
 8009224:	2301      	movs	r3, #1
 8009226:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009228:	e7b5      	b.n	8009196 <_strtod_l+0x6e6>
 800922a:	462a      	mov	r2, r5
 800922c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800922e:	9805      	ldr	r0, [sp, #20]
 8009230:	f7ff f9cc 	bl	80085cc <__lshift>
 8009234:	901a      	str	r0, [sp, #104]	@ 0x68
 8009236:	2800      	cmp	r0, #0
 8009238:	d1d9      	bne.n	80091ee <_strtod_l+0x73e>
 800923a:	e658      	b.n	8008eee <_strtod_l+0x43e>
 800923c:	0800b2c0 	.word	0x0800b2c0
 8009240:	fffffc02 	.word	0xfffffc02
 8009244:	2e00      	cmp	r6, #0
 8009246:	dd07      	ble.n	8009258 <_strtod_l+0x7a8>
 8009248:	4649      	mov	r1, r9
 800924a:	4632      	mov	r2, r6
 800924c:	9805      	ldr	r0, [sp, #20]
 800924e:	f7ff f9bd 	bl	80085cc <__lshift>
 8009252:	4681      	mov	r9, r0
 8009254:	2800      	cmp	r0, #0
 8009256:	d0d4      	beq.n	8009202 <_strtod_l+0x752>
 8009258:	2f00      	cmp	r7, #0
 800925a:	dd08      	ble.n	800926e <_strtod_l+0x7be>
 800925c:	4641      	mov	r1, r8
 800925e:	463a      	mov	r2, r7
 8009260:	9805      	ldr	r0, [sp, #20]
 8009262:	f7ff f9b3 	bl	80085cc <__lshift>
 8009266:	4680      	mov	r8, r0
 8009268:	2800      	cmp	r0, #0
 800926a:	f43f ae40 	beq.w	8008eee <_strtod_l+0x43e>
 800926e:	464a      	mov	r2, r9
 8009270:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009272:	9805      	ldr	r0, [sp, #20]
 8009274:	f7ff fa32 	bl	80086dc <__mdiff>
 8009278:	4604      	mov	r4, r0
 800927a:	2800      	cmp	r0, #0
 800927c:	f43f ae37 	beq.w	8008eee <_strtod_l+0x43e>
 8009280:	68c3      	ldr	r3, [r0, #12]
 8009282:	4641      	mov	r1, r8
 8009284:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009286:	2300      	movs	r3, #0
 8009288:	60c3      	str	r3, [r0, #12]
 800928a:	f7ff fa0b 	bl	80086a4 <__mcmp>
 800928e:	2800      	cmp	r0, #0
 8009290:	da3d      	bge.n	800930e <_strtod_l+0x85e>
 8009292:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009294:	ea53 030a 	orrs.w	r3, r3, sl
 8009298:	d163      	bne.n	8009362 <_strtod_l+0x8b2>
 800929a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d15f      	bne.n	8009362 <_strtod_l+0x8b2>
 80092a2:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80092a6:	0d1b      	lsrs	r3, r3, #20
 80092a8:	051b      	lsls	r3, r3, #20
 80092aa:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80092ae:	d958      	bls.n	8009362 <_strtod_l+0x8b2>
 80092b0:	6963      	ldr	r3, [r4, #20]
 80092b2:	b913      	cbnz	r3, 80092ba <_strtod_l+0x80a>
 80092b4:	6923      	ldr	r3, [r4, #16]
 80092b6:	2b01      	cmp	r3, #1
 80092b8:	dd53      	ble.n	8009362 <_strtod_l+0x8b2>
 80092ba:	4621      	mov	r1, r4
 80092bc:	2201      	movs	r2, #1
 80092be:	9805      	ldr	r0, [sp, #20]
 80092c0:	f7ff f984 	bl	80085cc <__lshift>
 80092c4:	4641      	mov	r1, r8
 80092c6:	4604      	mov	r4, r0
 80092c8:	f7ff f9ec 	bl	80086a4 <__mcmp>
 80092cc:	2800      	cmp	r0, #0
 80092ce:	dd48      	ble.n	8009362 <_strtod_l+0x8b2>
 80092d0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80092d4:	9a08      	ldr	r2, [sp, #32]
 80092d6:	0d1b      	lsrs	r3, r3, #20
 80092d8:	051b      	lsls	r3, r3, #20
 80092da:	2a00      	cmp	r2, #0
 80092dc:	d062      	beq.n	80093a4 <_strtod_l+0x8f4>
 80092de:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80092e2:	d85f      	bhi.n	80093a4 <_strtod_l+0x8f4>
 80092e4:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80092e8:	f67f ae94 	bls.w	8009014 <_strtod_l+0x564>
 80092ec:	4650      	mov	r0, sl
 80092ee:	4659      	mov	r1, fp
 80092f0:	4ba3      	ldr	r3, [pc, #652]	@ (8009580 <_strtod_l+0xad0>)
 80092f2:	2200      	movs	r2, #0
 80092f4:	f7f7 f8f0 	bl	80004d8 <__aeabi_dmul>
 80092f8:	4ba2      	ldr	r3, [pc, #648]	@ (8009584 <_strtod_l+0xad4>)
 80092fa:	4682      	mov	sl, r0
 80092fc:	400b      	ands	r3, r1
 80092fe:	468b      	mov	fp, r1
 8009300:	2b00      	cmp	r3, #0
 8009302:	f47f adff 	bne.w	8008f04 <_strtod_l+0x454>
 8009306:	2322      	movs	r3, #34	@ 0x22
 8009308:	9a05      	ldr	r2, [sp, #20]
 800930a:	6013      	str	r3, [r2, #0]
 800930c:	e5fa      	b.n	8008f04 <_strtod_l+0x454>
 800930e:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009312:	d165      	bne.n	80093e0 <_strtod_l+0x930>
 8009314:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8009316:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800931a:	b35a      	cbz	r2, 8009374 <_strtod_l+0x8c4>
 800931c:	4a9a      	ldr	r2, [pc, #616]	@ (8009588 <_strtod_l+0xad8>)
 800931e:	4293      	cmp	r3, r2
 8009320:	d12b      	bne.n	800937a <_strtod_l+0x8ca>
 8009322:	9b08      	ldr	r3, [sp, #32]
 8009324:	4651      	mov	r1, sl
 8009326:	b303      	cbz	r3, 800936a <_strtod_l+0x8ba>
 8009328:	465a      	mov	r2, fp
 800932a:	4b96      	ldr	r3, [pc, #600]	@ (8009584 <_strtod_l+0xad4>)
 800932c:	4013      	ands	r3, r2
 800932e:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8009332:	f04f 32ff 	mov.w	r2, #4294967295
 8009336:	d81b      	bhi.n	8009370 <_strtod_l+0x8c0>
 8009338:	0d1b      	lsrs	r3, r3, #20
 800933a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800933e:	fa02 f303 	lsl.w	r3, r2, r3
 8009342:	4299      	cmp	r1, r3
 8009344:	d119      	bne.n	800937a <_strtod_l+0x8ca>
 8009346:	4b91      	ldr	r3, [pc, #580]	@ (800958c <_strtod_l+0xadc>)
 8009348:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800934a:	429a      	cmp	r2, r3
 800934c:	d102      	bne.n	8009354 <_strtod_l+0x8a4>
 800934e:	3101      	adds	r1, #1
 8009350:	f43f adcd 	beq.w	8008eee <_strtod_l+0x43e>
 8009354:	f04f 0a00 	mov.w	sl, #0
 8009358:	4b8a      	ldr	r3, [pc, #552]	@ (8009584 <_strtod_l+0xad4>)
 800935a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800935c:	401a      	ands	r2, r3
 800935e:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8009362:	9b08      	ldr	r3, [sp, #32]
 8009364:	2b00      	cmp	r3, #0
 8009366:	d1c1      	bne.n	80092ec <_strtod_l+0x83c>
 8009368:	e5cc      	b.n	8008f04 <_strtod_l+0x454>
 800936a:	f04f 33ff 	mov.w	r3, #4294967295
 800936e:	e7e8      	b.n	8009342 <_strtod_l+0x892>
 8009370:	4613      	mov	r3, r2
 8009372:	e7e6      	b.n	8009342 <_strtod_l+0x892>
 8009374:	ea53 030a 	orrs.w	r3, r3, sl
 8009378:	d0aa      	beq.n	80092d0 <_strtod_l+0x820>
 800937a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800937c:	b1db      	cbz	r3, 80093b6 <_strtod_l+0x906>
 800937e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009380:	4213      	tst	r3, r2
 8009382:	d0ee      	beq.n	8009362 <_strtod_l+0x8b2>
 8009384:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009386:	4650      	mov	r0, sl
 8009388:	4659      	mov	r1, fp
 800938a:	9a08      	ldr	r2, [sp, #32]
 800938c:	b1bb      	cbz	r3, 80093be <_strtod_l+0x90e>
 800938e:	f7ff fb6d 	bl	8008a6c <sulp>
 8009392:	4602      	mov	r2, r0
 8009394:	460b      	mov	r3, r1
 8009396:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800939a:	f7f6 fee7 	bl	800016c <__adddf3>
 800939e:	4682      	mov	sl, r0
 80093a0:	468b      	mov	fp, r1
 80093a2:	e7de      	b.n	8009362 <_strtod_l+0x8b2>
 80093a4:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80093a8:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80093ac:	f04f 3aff 	mov.w	sl, #4294967295
 80093b0:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80093b4:	e7d5      	b.n	8009362 <_strtod_l+0x8b2>
 80093b6:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80093b8:	ea13 0f0a 	tst.w	r3, sl
 80093bc:	e7e1      	b.n	8009382 <_strtod_l+0x8d2>
 80093be:	f7ff fb55 	bl	8008a6c <sulp>
 80093c2:	4602      	mov	r2, r0
 80093c4:	460b      	mov	r3, r1
 80093c6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80093ca:	f7f6 fecd 	bl	8000168 <__aeabi_dsub>
 80093ce:	2200      	movs	r2, #0
 80093d0:	2300      	movs	r3, #0
 80093d2:	4682      	mov	sl, r0
 80093d4:	468b      	mov	fp, r1
 80093d6:	f7f7 fae7 	bl	80009a8 <__aeabi_dcmpeq>
 80093da:	2800      	cmp	r0, #0
 80093dc:	d0c1      	beq.n	8009362 <_strtod_l+0x8b2>
 80093de:	e619      	b.n	8009014 <_strtod_l+0x564>
 80093e0:	4641      	mov	r1, r8
 80093e2:	4620      	mov	r0, r4
 80093e4:	f7ff face 	bl	8008984 <__ratio>
 80093e8:	2200      	movs	r2, #0
 80093ea:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80093ee:	4606      	mov	r6, r0
 80093f0:	460f      	mov	r7, r1
 80093f2:	f7f7 faed 	bl	80009d0 <__aeabi_dcmple>
 80093f6:	2800      	cmp	r0, #0
 80093f8:	d06d      	beq.n	80094d6 <_strtod_l+0xa26>
 80093fa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d178      	bne.n	80094f2 <_strtod_l+0xa42>
 8009400:	f1ba 0f00 	cmp.w	sl, #0
 8009404:	d156      	bne.n	80094b4 <_strtod_l+0xa04>
 8009406:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009408:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800940c:	2b00      	cmp	r3, #0
 800940e:	d158      	bne.n	80094c2 <_strtod_l+0xa12>
 8009410:	2200      	movs	r2, #0
 8009412:	4630      	mov	r0, r6
 8009414:	4639      	mov	r1, r7
 8009416:	4b5e      	ldr	r3, [pc, #376]	@ (8009590 <_strtod_l+0xae0>)
 8009418:	f7f7 fad0 	bl	80009bc <__aeabi_dcmplt>
 800941c:	2800      	cmp	r0, #0
 800941e:	d157      	bne.n	80094d0 <_strtod_l+0xa20>
 8009420:	4630      	mov	r0, r6
 8009422:	4639      	mov	r1, r7
 8009424:	2200      	movs	r2, #0
 8009426:	4b5b      	ldr	r3, [pc, #364]	@ (8009594 <_strtod_l+0xae4>)
 8009428:	f7f7 f856 	bl	80004d8 <__aeabi_dmul>
 800942c:	4606      	mov	r6, r0
 800942e:	460f      	mov	r7, r1
 8009430:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8009434:	9606      	str	r6, [sp, #24]
 8009436:	9307      	str	r3, [sp, #28]
 8009438:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800943c:	4d51      	ldr	r5, [pc, #324]	@ (8009584 <_strtod_l+0xad4>)
 800943e:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009442:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009444:	401d      	ands	r5, r3
 8009446:	4b54      	ldr	r3, [pc, #336]	@ (8009598 <_strtod_l+0xae8>)
 8009448:	429d      	cmp	r5, r3
 800944a:	f040 80ab 	bne.w	80095a4 <_strtod_l+0xaf4>
 800944e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009450:	4650      	mov	r0, sl
 8009452:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8009456:	4659      	mov	r1, fp
 8009458:	f7ff f9d4 	bl	8008804 <__ulp>
 800945c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009460:	f7f7 f83a 	bl	80004d8 <__aeabi_dmul>
 8009464:	4652      	mov	r2, sl
 8009466:	465b      	mov	r3, fp
 8009468:	f7f6 fe80 	bl	800016c <__adddf3>
 800946c:	460b      	mov	r3, r1
 800946e:	4945      	ldr	r1, [pc, #276]	@ (8009584 <_strtod_l+0xad4>)
 8009470:	4a4a      	ldr	r2, [pc, #296]	@ (800959c <_strtod_l+0xaec>)
 8009472:	4019      	ands	r1, r3
 8009474:	4291      	cmp	r1, r2
 8009476:	4682      	mov	sl, r0
 8009478:	d942      	bls.n	8009500 <_strtod_l+0xa50>
 800947a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800947c:	4b43      	ldr	r3, [pc, #268]	@ (800958c <_strtod_l+0xadc>)
 800947e:	429a      	cmp	r2, r3
 8009480:	d103      	bne.n	800948a <_strtod_l+0x9da>
 8009482:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009484:	3301      	adds	r3, #1
 8009486:	f43f ad32 	beq.w	8008eee <_strtod_l+0x43e>
 800948a:	f04f 3aff 	mov.w	sl, #4294967295
 800948e:	f8df b0fc 	ldr.w	fp, [pc, #252]	@ 800958c <_strtod_l+0xadc>
 8009492:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009494:	9805      	ldr	r0, [sp, #20]
 8009496:	f7fe fe89 	bl	80081ac <_Bfree>
 800949a:	4649      	mov	r1, r9
 800949c:	9805      	ldr	r0, [sp, #20]
 800949e:	f7fe fe85 	bl	80081ac <_Bfree>
 80094a2:	4641      	mov	r1, r8
 80094a4:	9805      	ldr	r0, [sp, #20]
 80094a6:	f7fe fe81 	bl	80081ac <_Bfree>
 80094aa:	4621      	mov	r1, r4
 80094ac:	9805      	ldr	r0, [sp, #20]
 80094ae:	f7fe fe7d 	bl	80081ac <_Bfree>
 80094b2:	e61c      	b.n	80090ee <_strtod_l+0x63e>
 80094b4:	f1ba 0f01 	cmp.w	sl, #1
 80094b8:	d103      	bne.n	80094c2 <_strtod_l+0xa12>
 80094ba:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80094bc:	2b00      	cmp	r3, #0
 80094be:	f43f ada9 	beq.w	8009014 <_strtod_l+0x564>
 80094c2:	2200      	movs	r2, #0
 80094c4:	4b36      	ldr	r3, [pc, #216]	@ (80095a0 <_strtod_l+0xaf0>)
 80094c6:	2600      	movs	r6, #0
 80094c8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80094cc:	4f30      	ldr	r7, [pc, #192]	@ (8009590 <_strtod_l+0xae0>)
 80094ce:	e7b3      	b.n	8009438 <_strtod_l+0x988>
 80094d0:	2600      	movs	r6, #0
 80094d2:	4f30      	ldr	r7, [pc, #192]	@ (8009594 <_strtod_l+0xae4>)
 80094d4:	e7ac      	b.n	8009430 <_strtod_l+0x980>
 80094d6:	4630      	mov	r0, r6
 80094d8:	4639      	mov	r1, r7
 80094da:	4b2e      	ldr	r3, [pc, #184]	@ (8009594 <_strtod_l+0xae4>)
 80094dc:	2200      	movs	r2, #0
 80094de:	f7f6 fffb 	bl	80004d8 <__aeabi_dmul>
 80094e2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80094e4:	4606      	mov	r6, r0
 80094e6:	460f      	mov	r7, r1
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	d0a1      	beq.n	8009430 <_strtod_l+0x980>
 80094ec:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80094f0:	e7a2      	b.n	8009438 <_strtod_l+0x988>
 80094f2:	2200      	movs	r2, #0
 80094f4:	4b26      	ldr	r3, [pc, #152]	@ (8009590 <_strtod_l+0xae0>)
 80094f6:	4616      	mov	r6, r2
 80094f8:	461f      	mov	r7, r3
 80094fa:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80094fe:	e79b      	b.n	8009438 <_strtod_l+0x988>
 8009500:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8009504:	9b08      	ldr	r3, [sp, #32]
 8009506:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800950a:	2b00      	cmp	r3, #0
 800950c:	d1c1      	bne.n	8009492 <_strtod_l+0x9e2>
 800950e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009512:	0d1b      	lsrs	r3, r3, #20
 8009514:	051b      	lsls	r3, r3, #20
 8009516:	429d      	cmp	r5, r3
 8009518:	d1bb      	bne.n	8009492 <_strtod_l+0x9e2>
 800951a:	4630      	mov	r0, r6
 800951c:	4639      	mov	r1, r7
 800951e:	f7f7 fdc7 	bl	80010b0 <__aeabi_d2lz>
 8009522:	f7f6 ffab 	bl	800047c <__aeabi_l2d>
 8009526:	4602      	mov	r2, r0
 8009528:	460b      	mov	r3, r1
 800952a:	4630      	mov	r0, r6
 800952c:	4639      	mov	r1, r7
 800952e:	f7f6 fe1b 	bl	8000168 <__aeabi_dsub>
 8009532:	460b      	mov	r3, r1
 8009534:	4602      	mov	r2, r0
 8009536:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800953a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800953e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009540:	ea46 060a 	orr.w	r6, r6, sl
 8009544:	431e      	orrs	r6, r3
 8009546:	d06a      	beq.n	800961e <_strtod_l+0xb6e>
 8009548:	a309      	add	r3, pc, #36	@ (adr r3, 8009570 <_strtod_l+0xac0>)
 800954a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800954e:	f7f7 fa35 	bl	80009bc <__aeabi_dcmplt>
 8009552:	2800      	cmp	r0, #0
 8009554:	f47f acd6 	bne.w	8008f04 <_strtod_l+0x454>
 8009558:	a307      	add	r3, pc, #28	@ (adr r3, 8009578 <_strtod_l+0xac8>)
 800955a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800955e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009562:	f7f7 fa49 	bl	80009f8 <__aeabi_dcmpgt>
 8009566:	2800      	cmp	r0, #0
 8009568:	d093      	beq.n	8009492 <_strtod_l+0x9e2>
 800956a:	e4cb      	b.n	8008f04 <_strtod_l+0x454>
 800956c:	f3af 8000 	nop.w
 8009570:	94a03595 	.word	0x94a03595
 8009574:	3fdfffff 	.word	0x3fdfffff
 8009578:	35afe535 	.word	0x35afe535
 800957c:	3fe00000 	.word	0x3fe00000
 8009580:	39500000 	.word	0x39500000
 8009584:	7ff00000 	.word	0x7ff00000
 8009588:	000fffff 	.word	0x000fffff
 800958c:	7fefffff 	.word	0x7fefffff
 8009590:	3ff00000 	.word	0x3ff00000
 8009594:	3fe00000 	.word	0x3fe00000
 8009598:	7fe00000 	.word	0x7fe00000
 800959c:	7c9fffff 	.word	0x7c9fffff
 80095a0:	bff00000 	.word	0xbff00000
 80095a4:	9b08      	ldr	r3, [sp, #32]
 80095a6:	b323      	cbz	r3, 80095f2 <_strtod_l+0xb42>
 80095a8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80095ac:	d821      	bhi.n	80095f2 <_strtod_l+0xb42>
 80095ae:	a328      	add	r3, pc, #160	@ (adr r3, 8009650 <_strtod_l+0xba0>)
 80095b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095b4:	4630      	mov	r0, r6
 80095b6:	4639      	mov	r1, r7
 80095b8:	f7f7 fa0a 	bl	80009d0 <__aeabi_dcmple>
 80095bc:	b1a0      	cbz	r0, 80095e8 <_strtod_l+0xb38>
 80095be:	4639      	mov	r1, r7
 80095c0:	4630      	mov	r0, r6
 80095c2:	f7f7 fa61 	bl	8000a88 <__aeabi_d2uiz>
 80095c6:	2801      	cmp	r0, #1
 80095c8:	bf38      	it	cc
 80095ca:	2001      	movcc	r0, #1
 80095cc:	f7f6 ff0a 	bl	80003e4 <__aeabi_ui2d>
 80095d0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80095d2:	4606      	mov	r6, r0
 80095d4:	460f      	mov	r7, r1
 80095d6:	b9fb      	cbnz	r3, 8009618 <_strtod_l+0xb68>
 80095d8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80095dc:	9014      	str	r0, [sp, #80]	@ 0x50
 80095de:	9315      	str	r3, [sp, #84]	@ 0x54
 80095e0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80095e4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80095e8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80095ea:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80095ee:	1b5b      	subs	r3, r3, r5
 80095f0:	9311      	str	r3, [sp, #68]	@ 0x44
 80095f2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80095f6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80095fa:	f7ff f903 	bl	8008804 <__ulp>
 80095fe:	4602      	mov	r2, r0
 8009600:	460b      	mov	r3, r1
 8009602:	4650      	mov	r0, sl
 8009604:	4659      	mov	r1, fp
 8009606:	f7f6 ff67 	bl	80004d8 <__aeabi_dmul>
 800960a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800960e:	f7f6 fdad 	bl	800016c <__adddf3>
 8009612:	4682      	mov	sl, r0
 8009614:	468b      	mov	fp, r1
 8009616:	e775      	b.n	8009504 <_strtod_l+0xa54>
 8009618:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800961c:	e7e0      	b.n	80095e0 <_strtod_l+0xb30>
 800961e:	a30e      	add	r3, pc, #56	@ (adr r3, 8009658 <_strtod_l+0xba8>)
 8009620:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009624:	f7f7 f9ca 	bl	80009bc <__aeabi_dcmplt>
 8009628:	e79d      	b.n	8009566 <_strtod_l+0xab6>
 800962a:	2300      	movs	r3, #0
 800962c:	930e      	str	r3, [sp, #56]	@ 0x38
 800962e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009630:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8009632:	6013      	str	r3, [r2, #0]
 8009634:	f7ff ba79 	b.w	8008b2a <_strtod_l+0x7a>
 8009638:	2a65      	cmp	r2, #101	@ 0x65
 800963a:	f43f ab72 	beq.w	8008d22 <_strtod_l+0x272>
 800963e:	2a45      	cmp	r2, #69	@ 0x45
 8009640:	f43f ab6f 	beq.w	8008d22 <_strtod_l+0x272>
 8009644:	2301      	movs	r3, #1
 8009646:	f7ff bbaa 	b.w	8008d9e <_strtod_l+0x2ee>
 800964a:	bf00      	nop
 800964c:	f3af 8000 	nop.w
 8009650:	ffc00000 	.word	0xffc00000
 8009654:	41dfffff 	.word	0x41dfffff
 8009658:	94a03595 	.word	0x94a03595
 800965c:	3fcfffff 	.word	0x3fcfffff

08009660 <_strtod_r>:
 8009660:	4b01      	ldr	r3, [pc, #4]	@ (8009668 <_strtod_r+0x8>)
 8009662:	f7ff ba25 	b.w	8008ab0 <_strtod_l>
 8009666:	bf00      	nop
 8009668:	20000084 	.word	0x20000084

0800966c <_strtol_l.isra.0>:
 800966c:	2b24      	cmp	r3, #36	@ 0x24
 800966e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009672:	4686      	mov	lr, r0
 8009674:	4690      	mov	r8, r2
 8009676:	d801      	bhi.n	800967c <_strtol_l.isra.0+0x10>
 8009678:	2b01      	cmp	r3, #1
 800967a:	d106      	bne.n	800968a <_strtol_l.isra.0+0x1e>
 800967c:	f7fd fd9e 	bl	80071bc <__errno>
 8009680:	2316      	movs	r3, #22
 8009682:	6003      	str	r3, [r0, #0]
 8009684:	2000      	movs	r0, #0
 8009686:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800968a:	460d      	mov	r5, r1
 800968c:	4833      	ldr	r0, [pc, #204]	@ (800975c <_strtol_l.isra.0+0xf0>)
 800968e:	462a      	mov	r2, r5
 8009690:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009694:	5d06      	ldrb	r6, [r0, r4]
 8009696:	f016 0608 	ands.w	r6, r6, #8
 800969a:	d1f8      	bne.n	800968e <_strtol_l.isra.0+0x22>
 800969c:	2c2d      	cmp	r4, #45	@ 0x2d
 800969e:	d110      	bne.n	80096c2 <_strtol_l.isra.0+0x56>
 80096a0:	2601      	movs	r6, #1
 80096a2:	782c      	ldrb	r4, [r5, #0]
 80096a4:	1c95      	adds	r5, r2, #2
 80096a6:	f033 0210 	bics.w	r2, r3, #16
 80096aa:	d115      	bne.n	80096d8 <_strtol_l.isra.0+0x6c>
 80096ac:	2c30      	cmp	r4, #48	@ 0x30
 80096ae:	d10d      	bne.n	80096cc <_strtol_l.isra.0+0x60>
 80096b0:	782a      	ldrb	r2, [r5, #0]
 80096b2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80096b6:	2a58      	cmp	r2, #88	@ 0x58
 80096b8:	d108      	bne.n	80096cc <_strtol_l.isra.0+0x60>
 80096ba:	786c      	ldrb	r4, [r5, #1]
 80096bc:	3502      	adds	r5, #2
 80096be:	2310      	movs	r3, #16
 80096c0:	e00a      	b.n	80096d8 <_strtol_l.isra.0+0x6c>
 80096c2:	2c2b      	cmp	r4, #43	@ 0x2b
 80096c4:	bf04      	itt	eq
 80096c6:	782c      	ldrbeq	r4, [r5, #0]
 80096c8:	1c95      	addeq	r5, r2, #2
 80096ca:	e7ec      	b.n	80096a6 <_strtol_l.isra.0+0x3a>
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d1f6      	bne.n	80096be <_strtol_l.isra.0+0x52>
 80096d0:	2c30      	cmp	r4, #48	@ 0x30
 80096d2:	bf14      	ite	ne
 80096d4:	230a      	movne	r3, #10
 80096d6:	2308      	moveq	r3, #8
 80096d8:	2200      	movs	r2, #0
 80096da:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80096de:	f10c 3cff 	add.w	ip, ip, #4294967295
 80096e2:	fbbc f9f3 	udiv	r9, ip, r3
 80096e6:	4610      	mov	r0, r2
 80096e8:	fb03 ca19 	mls	sl, r3, r9, ip
 80096ec:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80096f0:	2f09      	cmp	r7, #9
 80096f2:	d80f      	bhi.n	8009714 <_strtol_l.isra.0+0xa8>
 80096f4:	463c      	mov	r4, r7
 80096f6:	42a3      	cmp	r3, r4
 80096f8:	dd1b      	ble.n	8009732 <_strtol_l.isra.0+0xc6>
 80096fa:	1c57      	adds	r7, r2, #1
 80096fc:	d007      	beq.n	800970e <_strtol_l.isra.0+0xa2>
 80096fe:	4581      	cmp	r9, r0
 8009700:	d314      	bcc.n	800972c <_strtol_l.isra.0+0xc0>
 8009702:	d101      	bne.n	8009708 <_strtol_l.isra.0+0x9c>
 8009704:	45a2      	cmp	sl, r4
 8009706:	db11      	blt.n	800972c <_strtol_l.isra.0+0xc0>
 8009708:	2201      	movs	r2, #1
 800970a:	fb00 4003 	mla	r0, r0, r3, r4
 800970e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009712:	e7eb      	b.n	80096ec <_strtol_l.isra.0+0x80>
 8009714:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8009718:	2f19      	cmp	r7, #25
 800971a:	d801      	bhi.n	8009720 <_strtol_l.isra.0+0xb4>
 800971c:	3c37      	subs	r4, #55	@ 0x37
 800971e:	e7ea      	b.n	80096f6 <_strtol_l.isra.0+0x8a>
 8009720:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8009724:	2f19      	cmp	r7, #25
 8009726:	d804      	bhi.n	8009732 <_strtol_l.isra.0+0xc6>
 8009728:	3c57      	subs	r4, #87	@ 0x57
 800972a:	e7e4      	b.n	80096f6 <_strtol_l.isra.0+0x8a>
 800972c:	f04f 32ff 	mov.w	r2, #4294967295
 8009730:	e7ed      	b.n	800970e <_strtol_l.isra.0+0xa2>
 8009732:	1c53      	adds	r3, r2, #1
 8009734:	d108      	bne.n	8009748 <_strtol_l.isra.0+0xdc>
 8009736:	2322      	movs	r3, #34	@ 0x22
 8009738:	4660      	mov	r0, ip
 800973a:	f8ce 3000 	str.w	r3, [lr]
 800973e:	f1b8 0f00 	cmp.w	r8, #0
 8009742:	d0a0      	beq.n	8009686 <_strtol_l.isra.0+0x1a>
 8009744:	1e69      	subs	r1, r5, #1
 8009746:	e006      	b.n	8009756 <_strtol_l.isra.0+0xea>
 8009748:	b106      	cbz	r6, 800974c <_strtol_l.isra.0+0xe0>
 800974a:	4240      	negs	r0, r0
 800974c:	f1b8 0f00 	cmp.w	r8, #0
 8009750:	d099      	beq.n	8009686 <_strtol_l.isra.0+0x1a>
 8009752:	2a00      	cmp	r2, #0
 8009754:	d1f6      	bne.n	8009744 <_strtol_l.isra.0+0xd8>
 8009756:	f8c8 1000 	str.w	r1, [r8]
 800975a:	e794      	b.n	8009686 <_strtol_l.isra.0+0x1a>
 800975c:	0800b2e9 	.word	0x0800b2e9

08009760 <_strtol_r>:
 8009760:	f7ff bf84 	b.w	800966c <_strtol_l.isra.0>

08009764 <__ssputs_r>:
 8009764:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009768:	461f      	mov	r7, r3
 800976a:	688e      	ldr	r6, [r1, #8]
 800976c:	4682      	mov	sl, r0
 800976e:	42be      	cmp	r6, r7
 8009770:	460c      	mov	r4, r1
 8009772:	4690      	mov	r8, r2
 8009774:	680b      	ldr	r3, [r1, #0]
 8009776:	d82d      	bhi.n	80097d4 <__ssputs_r+0x70>
 8009778:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800977c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009780:	d026      	beq.n	80097d0 <__ssputs_r+0x6c>
 8009782:	6965      	ldr	r5, [r4, #20]
 8009784:	6909      	ldr	r1, [r1, #16]
 8009786:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800978a:	eba3 0901 	sub.w	r9, r3, r1
 800978e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009792:	1c7b      	adds	r3, r7, #1
 8009794:	444b      	add	r3, r9
 8009796:	106d      	asrs	r5, r5, #1
 8009798:	429d      	cmp	r5, r3
 800979a:	bf38      	it	cc
 800979c:	461d      	movcc	r5, r3
 800979e:	0553      	lsls	r3, r2, #21
 80097a0:	d527      	bpl.n	80097f2 <__ssputs_r+0x8e>
 80097a2:	4629      	mov	r1, r5
 80097a4:	f7fe fc36 	bl	8008014 <_malloc_r>
 80097a8:	4606      	mov	r6, r0
 80097aa:	b360      	cbz	r0, 8009806 <__ssputs_r+0xa2>
 80097ac:	464a      	mov	r2, r9
 80097ae:	6921      	ldr	r1, [r4, #16]
 80097b0:	f000 fa14 	bl	8009bdc <memcpy>
 80097b4:	89a3      	ldrh	r3, [r4, #12]
 80097b6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80097ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80097be:	81a3      	strh	r3, [r4, #12]
 80097c0:	6126      	str	r6, [r4, #16]
 80097c2:	444e      	add	r6, r9
 80097c4:	6026      	str	r6, [r4, #0]
 80097c6:	463e      	mov	r6, r7
 80097c8:	6165      	str	r5, [r4, #20]
 80097ca:	eba5 0509 	sub.w	r5, r5, r9
 80097ce:	60a5      	str	r5, [r4, #8]
 80097d0:	42be      	cmp	r6, r7
 80097d2:	d900      	bls.n	80097d6 <__ssputs_r+0x72>
 80097d4:	463e      	mov	r6, r7
 80097d6:	4632      	mov	r2, r6
 80097d8:	4641      	mov	r1, r8
 80097da:	6820      	ldr	r0, [r4, #0]
 80097dc:	f000 f9d4 	bl	8009b88 <memmove>
 80097e0:	2000      	movs	r0, #0
 80097e2:	68a3      	ldr	r3, [r4, #8]
 80097e4:	1b9b      	subs	r3, r3, r6
 80097e6:	60a3      	str	r3, [r4, #8]
 80097e8:	6823      	ldr	r3, [r4, #0]
 80097ea:	4433      	add	r3, r6
 80097ec:	6023      	str	r3, [r4, #0]
 80097ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80097f2:	462a      	mov	r2, r5
 80097f4:	f000 fd6d 	bl	800a2d2 <_realloc_r>
 80097f8:	4606      	mov	r6, r0
 80097fa:	2800      	cmp	r0, #0
 80097fc:	d1e0      	bne.n	80097c0 <__ssputs_r+0x5c>
 80097fe:	4650      	mov	r0, sl
 8009800:	6921      	ldr	r1, [r4, #16]
 8009802:	f7fe fb95 	bl	8007f30 <_free_r>
 8009806:	230c      	movs	r3, #12
 8009808:	f8ca 3000 	str.w	r3, [sl]
 800980c:	89a3      	ldrh	r3, [r4, #12]
 800980e:	f04f 30ff 	mov.w	r0, #4294967295
 8009812:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009816:	81a3      	strh	r3, [r4, #12]
 8009818:	e7e9      	b.n	80097ee <__ssputs_r+0x8a>
	...

0800981c <_svfiprintf_r>:
 800981c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009820:	4698      	mov	r8, r3
 8009822:	898b      	ldrh	r3, [r1, #12]
 8009824:	4607      	mov	r7, r0
 8009826:	061b      	lsls	r3, r3, #24
 8009828:	460d      	mov	r5, r1
 800982a:	4614      	mov	r4, r2
 800982c:	b09d      	sub	sp, #116	@ 0x74
 800982e:	d510      	bpl.n	8009852 <_svfiprintf_r+0x36>
 8009830:	690b      	ldr	r3, [r1, #16]
 8009832:	b973      	cbnz	r3, 8009852 <_svfiprintf_r+0x36>
 8009834:	2140      	movs	r1, #64	@ 0x40
 8009836:	f7fe fbed 	bl	8008014 <_malloc_r>
 800983a:	6028      	str	r0, [r5, #0]
 800983c:	6128      	str	r0, [r5, #16]
 800983e:	b930      	cbnz	r0, 800984e <_svfiprintf_r+0x32>
 8009840:	230c      	movs	r3, #12
 8009842:	603b      	str	r3, [r7, #0]
 8009844:	f04f 30ff 	mov.w	r0, #4294967295
 8009848:	b01d      	add	sp, #116	@ 0x74
 800984a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800984e:	2340      	movs	r3, #64	@ 0x40
 8009850:	616b      	str	r3, [r5, #20]
 8009852:	2300      	movs	r3, #0
 8009854:	9309      	str	r3, [sp, #36]	@ 0x24
 8009856:	2320      	movs	r3, #32
 8009858:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800985c:	2330      	movs	r3, #48	@ 0x30
 800985e:	f04f 0901 	mov.w	r9, #1
 8009862:	f8cd 800c 	str.w	r8, [sp, #12]
 8009866:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8009a00 <_svfiprintf_r+0x1e4>
 800986a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800986e:	4623      	mov	r3, r4
 8009870:	469a      	mov	sl, r3
 8009872:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009876:	b10a      	cbz	r2, 800987c <_svfiprintf_r+0x60>
 8009878:	2a25      	cmp	r2, #37	@ 0x25
 800987a:	d1f9      	bne.n	8009870 <_svfiprintf_r+0x54>
 800987c:	ebba 0b04 	subs.w	fp, sl, r4
 8009880:	d00b      	beq.n	800989a <_svfiprintf_r+0x7e>
 8009882:	465b      	mov	r3, fp
 8009884:	4622      	mov	r2, r4
 8009886:	4629      	mov	r1, r5
 8009888:	4638      	mov	r0, r7
 800988a:	f7ff ff6b 	bl	8009764 <__ssputs_r>
 800988e:	3001      	adds	r0, #1
 8009890:	f000 80a7 	beq.w	80099e2 <_svfiprintf_r+0x1c6>
 8009894:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009896:	445a      	add	r2, fp
 8009898:	9209      	str	r2, [sp, #36]	@ 0x24
 800989a:	f89a 3000 	ldrb.w	r3, [sl]
 800989e:	2b00      	cmp	r3, #0
 80098a0:	f000 809f 	beq.w	80099e2 <_svfiprintf_r+0x1c6>
 80098a4:	2300      	movs	r3, #0
 80098a6:	f04f 32ff 	mov.w	r2, #4294967295
 80098aa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80098ae:	f10a 0a01 	add.w	sl, sl, #1
 80098b2:	9304      	str	r3, [sp, #16]
 80098b4:	9307      	str	r3, [sp, #28]
 80098b6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80098ba:	931a      	str	r3, [sp, #104]	@ 0x68
 80098bc:	4654      	mov	r4, sl
 80098be:	2205      	movs	r2, #5
 80098c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80098c4:	484e      	ldr	r0, [pc, #312]	@ (8009a00 <_svfiprintf_r+0x1e4>)
 80098c6:	f7fd fca6 	bl	8007216 <memchr>
 80098ca:	9a04      	ldr	r2, [sp, #16]
 80098cc:	b9d8      	cbnz	r0, 8009906 <_svfiprintf_r+0xea>
 80098ce:	06d0      	lsls	r0, r2, #27
 80098d0:	bf44      	itt	mi
 80098d2:	2320      	movmi	r3, #32
 80098d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80098d8:	0711      	lsls	r1, r2, #28
 80098da:	bf44      	itt	mi
 80098dc:	232b      	movmi	r3, #43	@ 0x2b
 80098de:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80098e2:	f89a 3000 	ldrb.w	r3, [sl]
 80098e6:	2b2a      	cmp	r3, #42	@ 0x2a
 80098e8:	d015      	beq.n	8009916 <_svfiprintf_r+0xfa>
 80098ea:	4654      	mov	r4, sl
 80098ec:	2000      	movs	r0, #0
 80098ee:	f04f 0c0a 	mov.w	ip, #10
 80098f2:	9a07      	ldr	r2, [sp, #28]
 80098f4:	4621      	mov	r1, r4
 80098f6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80098fa:	3b30      	subs	r3, #48	@ 0x30
 80098fc:	2b09      	cmp	r3, #9
 80098fe:	d94b      	bls.n	8009998 <_svfiprintf_r+0x17c>
 8009900:	b1b0      	cbz	r0, 8009930 <_svfiprintf_r+0x114>
 8009902:	9207      	str	r2, [sp, #28]
 8009904:	e014      	b.n	8009930 <_svfiprintf_r+0x114>
 8009906:	eba0 0308 	sub.w	r3, r0, r8
 800990a:	fa09 f303 	lsl.w	r3, r9, r3
 800990e:	4313      	orrs	r3, r2
 8009910:	46a2      	mov	sl, r4
 8009912:	9304      	str	r3, [sp, #16]
 8009914:	e7d2      	b.n	80098bc <_svfiprintf_r+0xa0>
 8009916:	9b03      	ldr	r3, [sp, #12]
 8009918:	1d19      	adds	r1, r3, #4
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	9103      	str	r1, [sp, #12]
 800991e:	2b00      	cmp	r3, #0
 8009920:	bfbb      	ittet	lt
 8009922:	425b      	neglt	r3, r3
 8009924:	f042 0202 	orrlt.w	r2, r2, #2
 8009928:	9307      	strge	r3, [sp, #28]
 800992a:	9307      	strlt	r3, [sp, #28]
 800992c:	bfb8      	it	lt
 800992e:	9204      	strlt	r2, [sp, #16]
 8009930:	7823      	ldrb	r3, [r4, #0]
 8009932:	2b2e      	cmp	r3, #46	@ 0x2e
 8009934:	d10a      	bne.n	800994c <_svfiprintf_r+0x130>
 8009936:	7863      	ldrb	r3, [r4, #1]
 8009938:	2b2a      	cmp	r3, #42	@ 0x2a
 800993a:	d132      	bne.n	80099a2 <_svfiprintf_r+0x186>
 800993c:	9b03      	ldr	r3, [sp, #12]
 800993e:	3402      	adds	r4, #2
 8009940:	1d1a      	adds	r2, r3, #4
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	9203      	str	r2, [sp, #12]
 8009946:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800994a:	9305      	str	r3, [sp, #20]
 800994c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8009a04 <_svfiprintf_r+0x1e8>
 8009950:	2203      	movs	r2, #3
 8009952:	4650      	mov	r0, sl
 8009954:	7821      	ldrb	r1, [r4, #0]
 8009956:	f7fd fc5e 	bl	8007216 <memchr>
 800995a:	b138      	cbz	r0, 800996c <_svfiprintf_r+0x150>
 800995c:	2240      	movs	r2, #64	@ 0x40
 800995e:	9b04      	ldr	r3, [sp, #16]
 8009960:	eba0 000a 	sub.w	r0, r0, sl
 8009964:	4082      	lsls	r2, r0
 8009966:	4313      	orrs	r3, r2
 8009968:	3401      	adds	r4, #1
 800996a:	9304      	str	r3, [sp, #16]
 800996c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009970:	2206      	movs	r2, #6
 8009972:	4825      	ldr	r0, [pc, #148]	@ (8009a08 <_svfiprintf_r+0x1ec>)
 8009974:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009978:	f7fd fc4d 	bl	8007216 <memchr>
 800997c:	2800      	cmp	r0, #0
 800997e:	d036      	beq.n	80099ee <_svfiprintf_r+0x1d2>
 8009980:	4b22      	ldr	r3, [pc, #136]	@ (8009a0c <_svfiprintf_r+0x1f0>)
 8009982:	bb1b      	cbnz	r3, 80099cc <_svfiprintf_r+0x1b0>
 8009984:	9b03      	ldr	r3, [sp, #12]
 8009986:	3307      	adds	r3, #7
 8009988:	f023 0307 	bic.w	r3, r3, #7
 800998c:	3308      	adds	r3, #8
 800998e:	9303      	str	r3, [sp, #12]
 8009990:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009992:	4433      	add	r3, r6
 8009994:	9309      	str	r3, [sp, #36]	@ 0x24
 8009996:	e76a      	b.n	800986e <_svfiprintf_r+0x52>
 8009998:	460c      	mov	r4, r1
 800999a:	2001      	movs	r0, #1
 800999c:	fb0c 3202 	mla	r2, ip, r2, r3
 80099a0:	e7a8      	b.n	80098f4 <_svfiprintf_r+0xd8>
 80099a2:	2300      	movs	r3, #0
 80099a4:	f04f 0c0a 	mov.w	ip, #10
 80099a8:	4619      	mov	r1, r3
 80099aa:	3401      	adds	r4, #1
 80099ac:	9305      	str	r3, [sp, #20]
 80099ae:	4620      	mov	r0, r4
 80099b0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80099b4:	3a30      	subs	r2, #48	@ 0x30
 80099b6:	2a09      	cmp	r2, #9
 80099b8:	d903      	bls.n	80099c2 <_svfiprintf_r+0x1a6>
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	d0c6      	beq.n	800994c <_svfiprintf_r+0x130>
 80099be:	9105      	str	r1, [sp, #20]
 80099c0:	e7c4      	b.n	800994c <_svfiprintf_r+0x130>
 80099c2:	4604      	mov	r4, r0
 80099c4:	2301      	movs	r3, #1
 80099c6:	fb0c 2101 	mla	r1, ip, r1, r2
 80099ca:	e7f0      	b.n	80099ae <_svfiprintf_r+0x192>
 80099cc:	ab03      	add	r3, sp, #12
 80099ce:	9300      	str	r3, [sp, #0]
 80099d0:	462a      	mov	r2, r5
 80099d2:	4638      	mov	r0, r7
 80099d4:	4b0e      	ldr	r3, [pc, #56]	@ (8009a10 <_svfiprintf_r+0x1f4>)
 80099d6:	a904      	add	r1, sp, #16
 80099d8:	f7fc fc68 	bl	80062ac <_printf_float>
 80099dc:	1c42      	adds	r2, r0, #1
 80099de:	4606      	mov	r6, r0
 80099e0:	d1d6      	bne.n	8009990 <_svfiprintf_r+0x174>
 80099e2:	89ab      	ldrh	r3, [r5, #12]
 80099e4:	065b      	lsls	r3, r3, #25
 80099e6:	f53f af2d 	bmi.w	8009844 <_svfiprintf_r+0x28>
 80099ea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80099ec:	e72c      	b.n	8009848 <_svfiprintf_r+0x2c>
 80099ee:	ab03      	add	r3, sp, #12
 80099f0:	9300      	str	r3, [sp, #0]
 80099f2:	462a      	mov	r2, r5
 80099f4:	4638      	mov	r0, r7
 80099f6:	4b06      	ldr	r3, [pc, #24]	@ (8009a10 <_svfiprintf_r+0x1f4>)
 80099f8:	a904      	add	r1, sp, #16
 80099fa:	f7fc fef5 	bl	80067e8 <_printf_i>
 80099fe:	e7ed      	b.n	80099dc <_svfiprintf_r+0x1c0>
 8009a00:	0800b11f 	.word	0x0800b11f
 8009a04:	0800b125 	.word	0x0800b125
 8009a08:	0800b129 	.word	0x0800b129
 8009a0c:	080062ad 	.word	0x080062ad
 8009a10:	08009765 	.word	0x08009765

08009a14 <__sflush_r>:
 8009a14:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009a18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a1a:	0716      	lsls	r6, r2, #28
 8009a1c:	4605      	mov	r5, r0
 8009a1e:	460c      	mov	r4, r1
 8009a20:	d454      	bmi.n	8009acc <__sflush_r+0xb8>
 8009a22:	684b      	ldr	r3, [r1, #4]
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	dc02      	bgt.n	8009a2e <__sflush_r+0x1a>
 8009a28:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	dd48      	ble.n	8009ac0 <__sflush_r+0xac>
 8009a2e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009a30:	2e00      	cmp	r6, #0
 8009a32:	d045      	beq.n	8009ac0 <__sflush_r+0xac>
 8009a34:	2300      	movs	r3, #0
 8009a36:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009a3a:	682f      	ldr	r7, [r5, #0]
 8009a3c:	6a21      	ldr	r1, [r4, #32]
 8009a3e:	602b      	str	r3, [r5, #0]
 8009a40:	d030      	beq.n	8009aa4 <__sflush_r+0x90>
 8009a42:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009a44:	89a3      	ldrh	r3, [r4, #12]
 8009a46:	0759      	lsls	r1, r3, #29
 8009a48:	d505      	bpl.n	8009a56 <__sflush_r+0x42>
 8009a4a:	6863      	ldr	r3, [r4, #4]
 8009a4c:	1ad2      	subs	r2, r2, r3
 8009a4e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009a50:	b10b      	cbz	r3, 8009a56 <__sflush_r+0x42>
 8009a52:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009a54:	1ad2      	subs	r2, r2, r3
 8009a56:	2300      	movs	r3, #0
 8009a58:	4628      	mov	r0, r5
 8009a5a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009a5c:	6a21      	ldr	r1, [r4, #32]
 8009a5e:	47b0      	blx	r6
 8009a60:	1c43      	adds	r3, r0, #1
 8009a62:	89a3      	ldrh	r3, [r4, #12]
 8009a64:	d106      	bne.n	8009a74 <__sflush_r+0x60>
 8009a66:	6829      	ldr	r1, [r5, #0]
 8009a68:	291d      	cmp	r1, #29
 8009a6a:	d82b      	bhi.n	8009ac4 <__sflush_r+0xb0>
 8009a6c:	4a28      	ldr	r2, [pc, #160]	@ (8009b10 <__sflush_r+0xfc>)
 8009a6e:	40ca      	lsrs	r2, r1
 8009a70:	07d6      	lsls	r6, r2, #31
 8009a72:	d527      	bpl.n	8009ac4 <__sflush_r+0xb0>
 8009a74:	2200      	movs	r2, #0
 8009a76:	6062      	str	r2, [r4, #4]
 8009a78:	6922      	ldr	r2, [r4, #16]
 8009a7a:	04d9      	lsls	r1, r3, #19
 8009a7c:	6022      	str	r2, [r4, #0]
 8009a7e:	d504      	bpl.n	8009a8a <__sflush_r+0x76>
 8009a80:	1c42      	adds	r2, r0, #1
 8009a82:	d101      	bne.n	8009a88 <__sflush_r+0x74>
 8009a84:	682b      	ldr	r3, [r5, #0]
 8009a86:	b903      	cbnz	r3, 8009a8a <__sflush_r+0x76>
 8009a88:	6560      	str	r0, [r4, #84]	@ 0x54
 8009a8a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009a8c:	602f      	str	r7, [r5, #0]
 8009a8e:	b1b9      	cbz	r1, 8009ac0 <__sflush_r+0xac>
 8009a90:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009a94:	4299      	cmp	r1, r3
 8009a96:	d002      	beq.n	8009a9e <__sflush_r+0x8a>
 8009a98:	4628      	mov	r0, r5
 8009a9a:	f7fe fa49 	bl	8007f30 <_free_r>
 8009a9e:	2300      	movs	r3, #0
 8009aa0:	6363      	str	r3, [r4, #52]	@ 0x34
 8009aa2:	e00d      	b.n	8009ac0 <__sflush_r+0xac>
 8009aa4:	2301      	movs	r3, #1
 8009aa6:	4628      	mov	r0, r5
 8009aa8:	47b0      	blx	r6
 8009aaa:	4602      	mov	r2, r0
 8009aac:	1c50      	adds	r0, r2, #1
 8009aae:	d1c9      	bne.n	8009a44 <__sflush_r+0x30>
 8009ab0:	682b      	ldr	r3, [r5, #0]
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	d0c6      	beq.n	8009a44 <__sflush_r+0x30>
 8009ab6:	2b1d      	cmp	r3, #29
 8009ab8:	d001      	beq.n	8009abe <__sflush_r+0xaa>
 8009aba:	2b16      	cmp	r3, #22
 8009abc:	d11d      	bne.n	8009afa <__sflush_r+0xe6>
 8009abe:	602f      	str	r7, [r5, #0]
 8009ac0:	2000      	movs	r0, #0
 8009ac2:	e021      	b.n	8009b08 <__sflush_r+0xf4>
 8009ac4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009ac8:	b21b      	sxth	r3, r3
 8009aca:	e01a      	b.n	8009b02 <__sflush_r+0xee>
 8009acc:	690f      	ldr	r7, [r1, #16]
 8009ace:	2f00      	cmp	r7, #0
 8009ad0:	d0f6      	beq.n	8009ac0 <__sflush_r+0xac>
 8009ad2:	0793      	lsls	r3, r2, #30
 8009ad4:	bf18      	it	ne
 8009ad6:	2300      	movne	r3, #0
 8009ad8:	680e      	ldr	r6, [r1, #0]
 8009ada:	bf08      	it	eq
 8009adc:	694b      	ldreq	r3, [r1, #20]
 8009ade:	1bf6      	subs	r6, r6, r7
 8009ae0:	600f      	str	r7, [r1, #0]
 8009ae2:	608b      	str	r3, [r1, #8]
 8009ae4:	2e00      	cmp	r6, #0
 8009ae6:	ddeb      	ble.n	8009ac0 <__sflush_r+0xac>
 8009ae8:	4633      	mov	r3, r6
 8009aea:	463a      	mov	r2, r7
 8009aec:	4628      	mov	r0, r5
 8009aee:	6a21      	ldr	r1, [r4, #32]
 8009af0:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8009af4:	47e0      	blx	ip
 8009af6:	2800      	cmp	r0, #0
 8009af8:	dc07      	bgt.n	8009b0a <__sflush_r+0xf6>
 8009afa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009afe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009b02:	f04f 30ff 	mov.w	r0, #4294967295
 8009b06:	81a3      	strh	r3, [r4, #12]
 8009b08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009b0a:	4407      	add	r7, r0
 8009b0c:	1a36      	subs	r6, r6, r0
 8009b0e:	e7e9      	b.n	8009ae4 <__sflush_r+0xd0>
 8009b10:	20400001 	.word	0x20400001

08009b14 <_fflush_r>:
 8009b14:	b538      	push	{r3, r4, r5, lr}
 8009b16:	690b      	ldr	r3, [r1, #16]
 8009b18:	4605      	mov	r5, r0
 8009b1a:	460c      	mov	r4, r1
 8009b1c:	b913      	cbnz	r3, 8009b24 <_fflush_r+0x10>
 8009b1e:	2500      	movs	r5, #0
 8009b20:	4628      	mov	r0, r5
 8009b22:	bd38      	pop	{r3, r4, r5, pc}
 8009b24:	b118      	cbz	r0, 8009b2e <_fflush_r+0x1a>
 8009b26:	6a03      	ldr	r3, [r0, #32]
 8009b28:	b90b      	cbnz	r3, 8009b2e <_fflush_r+0x1a>
 8009b2a:	f7fd fa11 	bl	8006f50 <__sinit>
 8009b2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d0f3      	beq.n	8009b1e <_fflush_r+0xa>
 8009b36:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009b38:	07d0      	lsls	r0, r2, #31
 8009b3a:	d404      	bmi.n	8009b46 <_fflush_r+0x32>
 8009b3c:	0599      	lsls	r1, r3, #22
 8009b3e:	d402      	bmi.n	8009b46 <_fflush_r+0x32>
 8009b40:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009b42:	f7fd fb66 	bl	8007212 <__retarget_lock_acquire_recursive>
 8009b46:	4628      	mov	r0, r5
 8009b48:	4621      	mov	r1, r4
 8009b4a:	f7ff ff63 	bl	8009a14 <__sflush_r>
 8009b4e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009b50:	4605      	mov	r5, r0
 8009b52:	07da      	lsls	r2, r3, #31
 8009b54:	d4e4      	bmi.n	8009b20 <_fflush_r+0xc>
 8009b56:	89a3      	ldrh	r3, [r4, #12]
 8009b58:	059b      	lsls	r3, r3, #22
 8009b5a:	d4e1      	bmi.n	8009b20 <_fflush_r+0xc>
 8009b5c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009b5e:	f7fd fb59 	bl	8007214 <__retarget_lock_release_recursive>
 8009b62:	e7dd      	b.n	8009b20 <_fflush_r+0xc>

08009b64 <fiprintf>:
 8009b64:	b40e      	push	{r1, r2, r3}
 8009b66:	b503      	push	{r0, r1, lr}
 8009b68:	4601      	mov	r1, r0
 8009b6a:	ab03      	add	r3, sp, #12
 8009b6c:	4805      	ldr	r0, [pc, #20]	@ (8009b84 <fiprintf+0x20>)
 8009b6e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009b72:	6800      	ldr	r0, [r0, #0]
 8009b74:	9301      	str	r3, [sp, #4]
 8009b76:	f000 fc0f 	bl	800a398 <_vfiprintf_r>
 8009b7a:	b002      	add	sp, #8
 8009b7c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009b80:	b003      	add	sp, #12
 8009b82:	4770      	bx	lr
 8009b84:	20000034 	.word	0x20000034

08009b88 <memmove>:
 8009b88:	4288      	cmp	r0, r1
 8009b8a:	b510      	push	{r4, lr}
 8009b8c:	eb01 0402 	add.w	r4, r1, r2
 8009b90:	d902      	bls.n	8009b98 <memmove+0x10>
 8009b92:	4284      	cmp	r4, r0
 8009b94:	4623      	mov	r3, r4
 8009b96:	d807      	bhi.n	8009ba8 <memmove+0x20>
 8009b98:	1e43      	subs	r3, r0, #1
 8009b9a:	42a1      	cmp	r1, r4
 8009b9c:	d008      	beq.n	8009bb0 <memmove+0x28>
 8009b9e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009ba2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009ba6:	e7f8      	b.n	8009b9a <memmove+0x12>
 8009ba8:	4601      	mov	r1, r0
 8009baa:	4402      	add	r2, r0
 8009bac:	428a      	cmp	r2, r1
 8009bae:	d100      	bne.n	8009bb2 <memmove+0x2a>
 8009bb0:	bd10      	pop	{r4, pc}
 8009bb2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009bb6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009bba:	e7f7      	b.n	8009bac <memmove+0x24>

08009bbc <_sbrk_r>:
 8009bbc:	b538      	push	{r3, r4, r5, lr}
 8009bbe:	2300      	movs	r3, #0
 8009bc0:	4d05      	ldr	r5, [pc, #20]	@ (8009bd8 <_sbrk_r+0x1c>)
 8009bc2:	4604      	mov	r4, r0
 8009bc4:	4608      	mov	r0, r1
 8009bc6:	602b      	str	r3, [r5, #0]
 8009bc8:	f7f8 f8ee 	bl	8001da8 <_sbrk>
 8009bcc:	1c43      	adds	r3, r0, #1
 8009bce:	d102      	bne.n	8009bd6 <_sbrk_r+0x1a>
 8009bd0:	682b      	ldr	r3, [r5, #0]
 8009bd2:	b103      	cbz	r3, 8009bd6 <_sbrk_r+0x1a>
 8009bd4:	6023      	str	r3, [r4, #0]
 8009bd6:	bd38      	pop	{r3, r4, r5, pc}
 8009bd8:	20000518 	.word	0x20000518

08009bdc <memcpy>:
 8009bdc:	440a      	add	r2, r1
 8009bde:	4291      	cmp	r1, r2
 8009be0:	f100 33ff 	add.w	r3, r0, #4294967295
 8009be4:	d100      	bne.n	8009be8 <memcpy+0xc>
 8009be6:	4770      	bx	lr
 8009be8:	b510      	push	{r4, lr}
 8009bea:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009bee:	4291      	cmp	r1, r2
 8009bf0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009bf4:	d1f9      	bne.n	8009bea <memcpy+0xe>
 8009bf6:	bd10      	pop	{r4, pc}

08009bf8 <nan>:
 8009bf8:	2000      	movs	r0, #0
 8009bfa:	4901      	ldr	r1, [pc, #4]	@ (8009c00 <nan+0x8>)
 8009bfc:	4770      	bx	lr
 8009bfe:	bf00      	nop
 8009c00:	7ff80000 	.word	0x7ff80000

08009c04 <abort>:
 8009c04:	2006      	movs	r0, #6
 8009c06:	b508      	push	{r3, lr}
 8009c08:	f000 fd9a 	bl	800a740 <raise>
 8009c0c:	2001      	movs	r0, #1
 8009c0e:	f7f8 f857 	bl	8001cc0 <_exit>

08009c12 <_calloc_r>:
 8009c12:	b570      	push	{r4, r5, r6, lr}
 8009c14:	fba1 5402 	umull	r5, r4, r1, r2
 8009c18:	b934      	cbnz	r4, 8009c28 <_calloc_r+0x16>
 8009c1a:	4629      	mov	r1, r5
 8009c1c:	f7fe f9fa 	bl	8008014 <_malloc_r>
 8009c20:	4606      	mov	r6, r0
 8009c22:	b928      	cbnz	r0, 8009c30 <_calloc_r+0x1e>
 8009c24:	4630      	mov	r0, r6
 8009c26:	bd70      	pop	{r4, r5, r6, pc}
 8009c28:	220c      	movs	r2, #12
 8009c2a:	2600      	movs	r6, #0
 8009c2c:	6002      	str	r2, [r0, #0]
 8009c2e:	e7f9      	b.n	8009c24 <_calloc_r+0x12>
 8009c30:	462a      	mov	r2, r5
 8009c32:	4621      	mov	r1, r4
 8009c34:	f7fd fa5d 	bl	80070f2 <memset>
 8009c38:	e7f4      	b.n	8009c24 <_calloc_r+0x12>

08009c3a <rshift>:
 8009c3a:	6903      	ldr	r3, [r0, #16]
 8009c3c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009c40:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009c44:	f100 0414 	add.w	r4, r0, #20
 8009c48:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009c4c:	dd46      	ble.n	8009cdc <rshift+0xa2>
 8009c4e:	f011 011f 	ands.w	r1, r1, #31
 8009c52:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009c56:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009c5a:	d10c      	bne.n	8009c76 <rshift+0x3c>
 8009c5c:	4629      	mov	r1, r5
 8009c5e:	f100 0710 	add.w	r7, r0, #16
 8009c62:	42b1      	cmp	r1, r6
 8009c64:	d335      	bcc.n	8009cd2 <rshift+0x98>
 8009c66:	1a9b      	subs	r3, r3, r2
 8009c68:	009b      	lsls	r3, r3, #2
 8009c6a:	1eea      	subs	r2, r5, #3
 8009c6c:	4296      	cmp	r6, r2
 8009c6e:	bf38      	it	cc
 8009c70:	2300      	movcc	r3, #0
 8009c72:	4423      	add	r3, r4
 8009c74:	e015      	b.n	8009ca2 <rshift+0x68>
 8009c76:	46a1      	mov	r9, r4
 8009c78:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009c7c:	f1c1 0820 	rsb	r8, r1, #32
 8009c80:	40cf      	lsrs	r7, r1
 8009c82:	f105 0e04 	add.w	lr, r5, #4
 8009c86:	4576      	cmp	r6, lr
 8009c88:	46f4      	mov	ip, lr
 8009c8a:	d816      	bhi.n	8009cba <rshift+0x80>
 8009c8c:	1a9a      	subs	r2, r3, r2
 8009c8e:	0092      	lsls	r2, r2, #2
 8009c90:	3a04      	subs	r2, #4
 8009c92:	3501      	adds	r5, #1
 8009c94:	42ae      	cmp	r6, r5
 8009c96:	bf38      	it	cc
 8009c98:	2200      	movcc	r2, #0
 8009c9a:	18a3      	adds	r3, r4, r2
 8009c9c:	50a7      	str	r7, [r4, r2]
 8009c9e:	b107      	cbz	r7, 8009ca2 <rshift+0x68>
 8009ca0:	3304      	adds	r3, #4
 8009ca2:	42a3      	cmp	r3, r4
 8009ca4:	eba3 0204 	sub.w	r2, r3, r4
 8009ca8:	bf08      	it	eq
 8009caa:	2300      	moveq	r3, #0
 8009cac:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009cb0:	6102      	str	r2, [r0, #16]
 8009cb2:	bf08      	it	eq
 8009cb4:	6143      	streq	r3, [r0, #20]
 8009cb6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009cba:	f8dc c000 	ldr.w	ip, [ip]
 8009cbe:	fa0c fc08 	lsl.w	ip, ip, r8
 8009cc2:	ea4c 0707 	orr.w	r7, ip, r7
 8009cc6:	f849 7b04 	str.w	r7, [r9], #4
 8009cca:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009cce:	40cf      	lsrs	r7, r1
 8009cd0:	e7d9      	b.n	8009c86 <rshift+0x4c>
 8009cd2:	f851 cb04 	ldr.w	ip, [r1], #4
 8009cd6:	f847 cf04 	str.w	ip, [r7, #4]!
 8009cda:	e7c2      	b.n	8009c62 <rshift+0x28>
 8009cdc:	4623      	mov	r3, r4
 8009cde:	e7e0      	b.n	8009ca2 <rshift+0x68>

08009ce0 <__hexdig_fun>:
 8009ce0:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8009ce4:	2b09      	cmp	r3, #9
 8009ce6:	d802      	bhi.n	8009cee <__hexdig_fun+0xe>
 8009ce8:	3820      	subs	r0, #32
 8009cea:	b2c0      	uxtb	r0, r0
 8009cec:	4770      	bx	lr
 8009cee:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8009cf2:	2b05      	cmp	r3, #5
 8009cf4:	d801      	bhi.n	8009cfa <__hexdig_fun+0x1a>
 8009cf6:	3847      	subs	r0, #71	@ 0x47
 8009cf8:	e7f7      	b.n	8009cea <__hexdig_fun+0xa>
 8009cfa:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8009cfe:	2b05      	cmp	r3, #5
 8009d00:	d801      	bhi.n	8009d06 <__hexdig_fun+0x26>
 8009d02:	3827      	subs	r0, #39	@ 0x27
 8009d04:	e7f1      	b.n	8009cea <__hexdig_fun+0xa>
 8009d06:	2000      	movs	r0, #0
 8009d08:	4770      	bx	lr
	...

08009d0c <__gethex>:
 8009d0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d10:	468a      	mov	sl, r1
 8009d12:	4690      	mov	r8, r2
 8009d14:	b085      	sub	sp, #20
 8009d16:	9302      	str	r3, [sp, #8]
 8009d18:	680b      	ldr	r3, [r1, #0]
 8009d1a:	9001      	str	r0, [sp, #4]
 8009d1c:	1c9c      	adds	r4, r3, #2
 8009d1e:	46a1      	mov	r9, r4
 8009d20:	f814 0b01 	ldrb.w	r0, [r4], #1
 8009d24:	2830      	cmp	r0, #48	@ 0x30
 8009d26:	d0fa      	beq.n	8009d1e <__gethex+0x12>
 8009d28:	eba9 0303 	sub.w	r3, r9, r3
 8009d2c:	f1a3 0b02 	sub.w	fp, r3, #2
 8009d30:	f7ff ffd6 	bl	8009ce0 <__hexdig_fun>
 8009d34:	4605      	mov	r5, r0
 8009d36:	2800      	cmp	r0, #0
 8009d38:	d168      	bne.n	8009e0c <__gethex+0x100>
 8009d3a:	2201      	movs	r2, #1
 8009d3c:	4648      	mov	r0, r9
 8009d3e:	499f      	ldr	r1, [pc, #636]	@ (8009fbc <__gethex+0x2b0>)
 8009d40:	f7fd f9df 	bl	8007102 <strncmp>
 8009d44:	4607      	mov	r7, r0
 8009d46:	2800      	cmp	r0, #0
 8009d48:	d167      	bne.n	8009e1a <__gethex+0x10e>
 8009d4a:	f899 0001 	ldrb.w	r0, [r9, #1]
 8009d4e:	4626      	mov	r6, r4
 8009d50:	f7ff ffc6 	bl	8009ce0 <__hexdig_fun>
 8009d54:	2800      	cmp	r0, #0
 8009d56:	d062      	beq.n	8009e1e <__gethex+0x112>
 8009d58:	4623      	mov	r3, r4
 8009d5a:	7818      	ldrb	r0, [r3, #0]
 8009d5c:	4699      	mov	r9, r3
 8009d5e:	2830      	cmp	r0, #48	@ 0x30
 8009d60:	f103 0301 	add.w	r3, r3, #1
 8009d64:	d0f9      	beq.n	8009d5a <__gethex+0x4e>
 8009d66:	f7ff ffbb 	bl	8009ce0 <__hexdig_fun>
 8009d6a:	fab0 f580 	clz	r5, r0
 8009d6e:	f04f 0b01 	mov.w	fp, #1
 8009d72:	096d      	lsrs	r5, r5, #5
 8009d74:	464a      	mov	r2, r9
 8009d76:	4616      	mov	r6, r2
 8009d78:	7830      	ldrb	r0, [r6, #0]
 8009d7a:	3201      	adds	r2, #1
 8009d7c:	f7ff ffb0 	bl	8009ce0 <__hexdig_fun>
 8009d80:	2800      	cmp	r0, #0
 8009d82:	d1f8      	bne.n	8009d76 <__gethex+0x6a>
 8009d84:	2201      	movs	r2, #1
 8009d86:	4630      	mov	r0, r6
 8009d88:	498c      	ldr	r1, [pc, #560]	@ (8009fbc <__gethex+0x2b0>)
 8009d8a:	f7fd f9ba 	bl	8007102 <strncmp>
 8009d8e:	2800      	cmp	r0, #0
 8009d90:	d13f      	bne.n	8009e12 <__gethex+0x106>
 8009d92:	b944      	cbnz	r4, 8009da6 <__gethex+0x9a>
 8009d94:	1c74      	adds	r4, r6, #1
 8009d96:	4622      	mov	r2, r4
 8009d98:	4616      	mov	r6, r2
 8009d9a:	7830      	ldrb	r0, [r6, #0]
 8009d9c:	3201      	adds	r2, #1
 8009d9e:	f7ff ff9f 	bl	8009ce0 <__hexdig_fun>
 8009da2:	2800      	cmp	r0, #0
 8009da4:	d1f8      	bne.n	8009d98 <__gethex+0x8c>
 8009da6:	1ba4      	subs	r4, r4, r6
 8009da8:	00a7      	lsls	r7, r4, #2
 8009daa:	7833      	ldrb	r3, [r6, #0]
 8009dac:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8009db0:	2b50      	cmp	r3, #80	@ 0x50
 8009db2:	d13e      	bne.n	8009e32 <__gethex+0x126>
 8009db4:	7873      	ldrb	r3, [r6, #1]
 8009db6:	2b2b      	cmp	r3, #43	@ 0x2b
 8009db8:	d033      	beq.n	8009e22 <__gethex+0x116>
 8009dba:	2b2d      	cmp	r3, #45	@ 0x2d
 8009dbc:	d034      	beq.n	8009e28 <__gethex+0x11c>
 8009dbe:	2400      	movs	r4, #0
 8009dc0:	1c71      	adds	r1, r6, #1
 8009dc2:	7808      	ldrb	r0, [r1, #0]
 8009dc4:	f7ff ff8c 	bl	8009ce0 <__hexdig_fun>
 8009dc8:	1e43      	subs	r3, r0, #1
 8009dca:	b2db      	uxtb	r3, r3
 8009dcc:	2b18      	cmp	r3, #24
 8009dce:	d830      	bhi.n	8009e32 <__gethex+0x126>
 8009dd0:	f1a0 0210 	sub.w	r2, r0, #16
 8009dd4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009dd8:	f7ff ff82 	bl	8009ce0 <__hexdig_fun>
 8009ddc:	f100 3cff 	add.w	ip, r0, #4294967295
 8009de0:	fa5f fc8c 	uxtb.w	ip, ip
 8009de4:	f1bc 0f18 	cmp.w	ip, #24
 8009de8:	f04f 030a 	mov.w	r3, #10
 8009dec:	d91e      	bls.n	8009e2c <__gethex+0x120>
 8009dee:	b104      	cbz	r4, 8009df2 <__gethex+0xe6>
 8009df0:	4252      	negs	r2, r2
 8009df2:	4417      	add	r7, r2
 8009df4:	f8ca 1000 	str.w	r1, [sl]
 8009df8:	b1ed      	cbz	r5, 8009e36 <__gethex+0x12a>
 8009dfa:	f1bb 0f00 	cmp.w	fp, #0
 8009dfe:	bf0c      	ite	eq
 8009e00:	2506      	moveq	r5, #6
 8009e02:	2500      	movne	r5, #0
 8009e04:	4628      	mov	r0, r5
 8009e06:	b005      	add	sp, #20
 8009e08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e0c:	2500      	movs	r5, #0
 8009e0e:	462c      	mov	r4, r5
 8009e10:	e7b0      	b.n	8009d74 <__gethex+0x68>
 8009e12:	2c00      	cmp	r4, #0
 8009e14:	d1c7      	bne.n	8009da6 <__gethex+0x9a>
 8009e16:	4627      	mov	r7, r4
 8009e18:	e7c7      	b.n	8009daa <__gethex+0x9e>
 8009e1a:	464e      	mov	r6, r9
 8009e1c:	462f      	mov	r7, r5
 8009e1e:	2501      	movs	r5, #1
 8009e20:	e7c3      	b.n	8009daa <__gethex+0x9e>
 8009e22:	2400      	movs	r4, #0
 8009e24:	1cb1      	adds	r1, r6, #2
 8009e26:	e7cc      	b.n	8009dc2 <__gethex+0xb6>
 8009e28:	2401      	movs	r4, #1
 8009e2a:	e7fb      	b.n	8009e24 <__gethex+0x118>
 8009e2c:	fb03 0002 	mla	r0, r3, r2, r0
 8009e30:	e7ce      	b.n	8009dd0 <__gethex+0xc4>
 8009e32:	4631      	mov	r1, r6
 8009e34:	e7de      	b.n	8009df4 <__gethex+0xe8>
 8009e36:	4629      	mov	r1, r5
 8009e38:	eba6 0309 	sub.w	r3, r6, r9
 8009e3c:	3b01      	subs	r3, #1
 8009e3e:	2b07      	cmp	r3, #7
 8009e40:	dc0a      	bgt.n	8009e58 <__gethex+0x14c>
 8009e42:	9801      	ldr	r0, [sp, #4]
 8009e44:	f7fe f972 	bl	800812c <_Balloc>
 8009e48:	4604      	mov	r4, r0
 8009e4a:	b940      	cbnz	r0, 8009e5e <__gethex+0x152>
 8009e4c:	4602      	mov	r2, r0
 8009e4e:	21e4      	movs	r1, #228	@ 0xe4
 8009e50:	4b5b      	ldr	r3, [pc, #364]	@ (8009fc0 <__gethex+0x2b4>)
 8009e52:	485c      	ldr	r0, [pc, #368]	@ (8009fc4 <__gethex+0x2b8>)
 8009e54:	f7fd f9f2 	bl	800723c <__assert_func>
 8009e58:	3101      	adds	r1, #1
 8009e5a:	105b      	asrs	r3, r3, #1
 8009e5c:	e7ef      	b.n	8009e3e <__gethex+0x132>
 8009e5e:	2300      	movs	r3, #0
 8009e60:	f100 0a14 	add.w	sl, r0, #20
 8009e64:	4655      	mov	r5, sl
 8009e66:	469b      	mov	fp, r3
 8009e68:	45b1      	cmp	r9, r6
 8009e6a:	d337      	bcc.n	8009edc <__gethex+0x1d0>
 8009e6c:	f845 bb04 	str.w	fp, [r5], #4
 8009e70:	eba5 050a 	sub.w	r5, r5, sl
 8009e74:	10ad      	asrs	r5, r5, #2
 8009e76:	6125      	str	r5, [r4, #16]
 8009e78:	4658      	mov	r0, fp
 8009e7a:	f7fe fa49 	bl	8008310 <__hi0bits>
 8009e7e:	016d      	lsls	r5, r5, #5
 8009e80:	f8d8 6000 	ldr.w	r6, [r8]
 8009e84:	1a2d      	subs	r5, r5, r0
 8009e86:	42b5      	cmp	r5, r6
 8009e88:	dd54      	ble.n	8009f34 <__gethex+0x228>
 8009e8a:	1bad      	subs	r5, r5, r6
 8009e8c:	4629      	mov	r1, r5
 8009e8e:	4620      	mov	r0, r4
 8009e90:	f7fe fdcb 	bl	8008a2a <__any_on>
 8009e94:	4681      	mov	r9, r0
 8009e96:	b178      	cbz	r0, 8009eb8 <__gethex+0x1ac>
 8009e98:	f04f 0901 	mov.w	r9, #1
 8009e9c:	1e6b      	subs	r3, r5, #1
 8009e9e:	1159      	asrs	r1, r3, #5
 8009ea0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8009ea4:	f003 021f 	and.w	r2, r3, #31
 8009ea8:	fa09 f202 	lsl.w	r2, r9, r2
 8009eac:	420a      	tst	r2, r1
 8009eae:	d003      	beq.n	8009eb8 <__gethex+0x1ac>
 8009eb0:	454b      	cmp	r3, r9
 8009eb2:	dc36      	bgt.n	8009f22 <__gethex+0x216>
 8009eb4:	f04f 0902 	mov.w	r9, #2
 8009eb8:	4629      	mov	r1, r5
 8009eba:	4620      	mov	r0, r4
 8009ebc:	f7ff febd 	bl	8009c3a <rshift>
 8009ec0:	442f      	add	r7, r5
 8009ec2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009ec6:	42bb      	cmp	r3, r7
 8009ec8:	da42      	bge.n	8009f50 <__gethex+0x244>
 8009eca:	4621      	mov	r1, r4
 8009ecc:	9801      	ldr	r0, [sp, #4]
 8009ece:	f7fe f96d 	bl	80081ac <_Bfree>
 8009ed2:	2300      	movs	r3, #0
 8009ed4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009ed6:	25a3      	movs	r5, #163	@ 0xa3
 8009ed8:	6013      	str	r3, [r2, #0]
 8009eda:	e793      	b.n	8009e04 <__gethex+0xf8>
 8009edc:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8009ee0:	2a2e      	cmp	r2, #46	@ 0x2e
 8009ee2:	d012      	beq.n	8009f0a <__gethex+0x1fe>
 8009ee4:	2b20      	cmp	r3, #32
 8009ee6:	d104      	bne.n	8009ef2 <__gethex+0x1e6>
 8009ee8:	f845 bb04 	str.w	fp, [r5], #4
 8009eec:	f04f 0b00 	mov.w	fp, #0
 8009ef0:	465b      	mov	r3, fp
 8009ef2:	7830      	ldrb	r0, [r6, #0]
 8009ef4:	9303      	str	r3, [sp, #12]
 8009ef6:	f7ff fef3 	bl	8009ce0 <__hexdig_fun>
 8009efa:	9b03      	ldr	r3, [sp, #12]
 8009efc:	f000 000f 	and.w	r0, r0, #15
 8009f00:	4098      	lsls	r0, r3
 8009f02:	ea4b 0b00 	orr.w	fp, fp, r0
 8009f06:	3304      	adds	r3, #4
 8009f08:	e7ae      	b.n	8009e68 <__gethex+0x15c>
 8009f0a:	45b1      	cmp	r9, r6
 8009f0c:	d8ea      	bhi.n	8009ee4 <__gethex+0x1d8>
 8009f0e:	2201      	movs	r2, #1
 8009f10:	4630      	mov	r0, r6
 8009f12:	492a      	ldr	r1, [pc, #168]	@ (8009fbc <__gethex+0x2b0>)
 8009f14:	9303      	str	r3, [sp, #12]
 8009f16:	f7fd f8f4 	bl	8007102 <strncmp>
 8009f1a:	9b03      	ldr	r3, [sp, #12]
 8009f1c:	2800      	cmp	r0, #0
 8009f1e:	d1e1      	bne.n	8009ee4 <__gethex+0x1d8>
 8009f20:	e7a2      	b.n	8009e68 <__gethex+0x15c>
 8009f22:	4620      	mov	r0, r4
 8009f24:	1ea9      	subs	r1, r5, #2
 8009f26:	f7fe fd80 	bl	8008a2a <__any_on>
 8009f2a:	2800      	cmp	r0, #0
 8009f2c:	d0c2      	beq.n	8009eb4 <__gethex+0x1a8>
 8009f2e:	f04f 0903 	mov.w	r9, #3
 8009f32:	e7c1      	b.n	8009eb8 <__gethex+0x1ac>
 8009f34:	da09      	bge.n	8009f4a <__gethex+0x23e>
 8009f36:	1b75      	subs	r5, r6, r5
 8009f38:	4621      	mov	r1, r4
 8009f3a:	462a      	mov	r2, r5
 8009f3c:	9801      	ldr	r0, [sp, #4]
 8009f3e:	f7fe fb45 	bl	80085cc <__lshift>
 8009f42:	4604      	mov	r4, r0
 8009f44:	1b7f      	subs	r7, r7, r5
 8009f46:	f100 0a14 	add.w	sl, r0, #20
 8009f4a:	f04f 0900 	mov.w	r9, #0
 8009f4e:	e7b8      	b.n	8009ec2 <__gethex+0x1b6>
 8009f50:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009f54:	42bd      	cmp	r5, r7
 8009f56:	dd6f      	ble.n	800a038 <__gethex+0x32c>
 8009f58:	1bed      	subs	r5, r5, r7
 8009f5a:	42ae      	cmp	r6, r5
 8009f5c:	dc34      	bgt.n	8009fc8 <__gethex+0x2bc>
 8009f5e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009f62:	2b02      	cmp	r3, #2
 8009f64:	d022      	beq.n	8009fac <__gethex+0x2a0>
 8009f66:	2b03      	cmp	r3, #3
 8009f68:	d024      	beq.n	8009fb4 <__gethex+0x2a8>
 8009f6a:	2b01      	cmp	r3, #1
 8009f6c:	d115      	bne.n	8009f9a <__gethex+0x28e>
 8009f6e:	42ae      	cmp	r6, r5
 8009f70:	d113      	bne.n	8009f9a <__gethex+0x28e>
 8009f72:	2e01      	cmp	r6, #1
 8009f74:	d10b      	bne.n	8009f8e <__gethex+0x282>
 8009f76:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009f7a:	9a02      	ldr	r2, [sp, #8]
 8009f7c:	2562      	movs	r5, #98	@ 0x62
 8009f7e:	6013      	str	r3, [r2, #0]
 8009f80:	2301      	movs	r3, #1
 8009f82:	6123      	str	r3, [r4, #16]
 8009f84:	f8ca 3000 	str.w	r3, [sl]
 8009f88:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009f8a:	601c      	str	r4, [r3, #0]
 8009f8c:	e73a      	b.n	8009e04 <__gethex+0xf8>
 8009f8e:	4620      	mov	r0, r4
 8009f90:	1e71      	subs	r1, r6, #1
 8009f92:	f7fe fd4a 	bl	8008a2a <__any_on>
 8009f96:	2800      	cmp	r0, #0
 8009f98:	d1ed      	bne.n	8009f76 <__gethex+0x26a>
 8009f9a:	4621      	mov	r1, r4
 8009f9c:	9801      	ldr	r0, [sp, #4]
 8009f9e:	f7fe f905 	bl	80081ac <_Bfree>
 8009fa2:	2300      	movs	r3, #0
 8009fa4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009fa6:	2550      	movs	r5, #80	@ 0x50
 8009fa8:	6013      	str	r3, [r2, #0]
 8009faa:	e72b      	b.n	8009e04 <__gethex+0xf8>
 8009fac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d1f3      	bne.n	8009f9a <__gethex+0x28e>
 8009fb2:	e7e0      	b.n	8009f76 <__gethex+0x26a>
 8009fb4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	d1dd      	bne.n	8009f76 <__gethex+0x26a>
 8009fba:	e7ee      	b.n	8009f9a <__gethex+0x28e>
 8009fbc:	0800b11d 	.word	0x0800b11d
 8009fc0:	0800b0b3 	.word	0x0800b0b3
 8009fc4:	0800b138 	.word	0x0800b138
 8009fc8:	1e6f      	subs	r7, r5, #1
 8009fca:	f1b9 0f00 	cmp.w	r9, #0
 8009fce:	d130      	bne.n	800a032 <__gethex+0x326>
 8009fd0:	b127      	cbz	r7, 8009fdc <__gethex+0x2d0>
 8009fd2:	4639      	mov	r1, r7
 8009fd4:	4620      	mov	r0, r4
 8009fd6:	f7fe fd28 	bl	8008a2a <__any_on>
 8009fda:	4681      	mov	r9, r0
 8009fdc:	2301      	movs	r3, #1
 8009fde:	4629      	mov	r1, r5
 8009fe0:	1b76      	subs	r6, r6, r5
 8009fe2:	2502      	movs	r5, #2
 8009fe4:	117a      	asrs	r2, r7, #5
 8009fe6:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8009fea:	f007 071f 	and.w	r7, r7, #31
 8009fee:	40bb      	lsls	r3, r7
 8009ff0:	4213      	tst	r3, r2
 8009ff2:	4620      	mov	r0, r4
 8009ff4:	bf18      	it	ne
 8009ff6:	f049 0902 	orrne.w	r9, r9, #2
 8009ffa:	f7ff fe1e 	bl	8009c3a <rshift>
 8009ffe:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800a002:	f1b9 0f00 	cmp.w	r9, #0
 800a006:	d047      	beq.n	800a098 <__gethex+0x38c>
 800a008:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a00c:	2b02      	cmp	r3, #2
 800a00e:	d015      	beq.n	800a03c <__gethex+0x330>
 800a010:	2b03      	cmp	r3, #3
 800a012:	d017      	beq.n	800a044 <__gethex+0x338>
 800a014:	2b01      	cmp	r3, #1
 800a016:	d109      	bne.n	800a02c <__gethex+0x320>
 800a018:	f019 0f02 	tst.w	r9, #2
 800a01c:	d006      	beq.n	800a02c <__gethex+0x320>
 800a01e:	f8da 3000 	ldr.w	r3, [sl]
 800a022:	ea49 0903 	orr.w	r9, r9, r3
 800a026:	f019 0f01 	tst.w	r9, #1
 800a02a:	d10e      	bne.n	800a04a <__gethex+0x33e>
 800a02c:	f045 0510 	orr.w	r5, r5, #16
 800a030:	e032      	b.n	800a098 <__gethex+0x38c>
 800a032:	f04f 0901 	mov.w	r9, #1
 800a036:	e7d1      	b.n	8009fdc <__gethex+0x2d0>
 800a038:	2501      	movs	r5, #1
 800a03a:	e7e2      	b.n	800a002 <__gethex+0x2f6>
 800a03c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a03e:	f1c3 0301 	rsb	r3, r3, #1
 800a042:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a044:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a046:	2b00      	cmp	r3, #0
 800a048:	d0f0      	beq.n	800a02c <__gethex+0x320>
 800a04a:	f04f 0c00 	mov.w	ip, #0
 800a04e:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800a052:	f104 0314 	add.w	r3, r4, #20
 800a056:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800a05a:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800a05e:	4618      	mov	r0, r3
 800a060:	f853 2b04 	ldr.w	r2, [r3], #4
 800a064:	f1b2 3fff 	cmp.w	r2, #4294967295
 800a068:	d01b      	beq.n	800a0a2 <__gethex+0x396>
 800a06a:	3201      	adds	r2, #1
 800a06c:	6002      	str	r2, [r0, #0]
 800a06e:	2d02      	cmp	r5, #2
 800a070:	f104 0314 	add.w	r3, r4, #20
 800a074:	d13c      	bne.n	800a0f0 <__gethex+0x3e4>
 800a076:	f8d8 2000 	ldr.w	r2, [r8]
 800a07a:	3a01      	subs	r2, #1
 800a07c:	42b2      	cmp	r2, r6
 800a07e:	d109      	bne.n	800a094 <__gethex+0x388>
 800a080:	2201      	movs	r2, #1
 800a082:	1171      	asrs	r1, r6, #5
 800a084:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a088:	f006 061f 	and.w	r6, r6, #31
 800a08c:	fa02 f606 	lsl.w	r6, r2, r6
 800a090:	421e      	tst	r6, r3
 800a092:	d13a      	bne.n	800a10a <__gethex+0x3fe>
 800a094:	f045 0520 	orr.w	r5, r5, #32
 800a098:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a09a:	601c      	str	r4, [r3, #0]
 800a09c:	9b02      	ldr	r3, [sp, #8]
 800a09e:	601f      	str	r7, [r3, #0]
 800a0a0:	e6b0      	b.n	8009e04 <__gethex+0xf8>
 800a0a2:	4299      	cmp	r1, r3
 800a0a4:	f843 cc04 	str.w	ip, [r3, #-4]
 800a0a8:	d8d9      	bhi.n	800a05e <__gethex+0x352>
 800a0aa:	68a3      	ldr	r3, [r4, #8]
 800a0ac:	459b      	cmp	fp, r3
 800a0ae:	db17      	blt.n	800a0e0 <__gethex+0x3d4>
 800a0b0:	6861      	ldr	r1, [r4, #4]
 800a0b2:	9801      	ldr	r0, [sp, #4]
 800a0b4:	3101      	adds	r1, #1
 800a0b6:	f7fe f839 	bl	800812c <_Balloc>
 800a0ba:	4681      	mov	r9, r0
 800a0bc:	b918      	cbnz	r0, 800a0c6 <__gethex+0x3ba>
 800a0be:	4602      	mov	r2, r0
 800a0c0:	2184      	movs	r1, #132	@ 0x84
 800a0c2:	4b19      	ldr	r3, [pc, #100]	@ (800a128 <__gethex+0x41c>)
 800a0c4:	e6c5      	b.n	8009e52 <__gethex+0x146>
 800a0c6:	6922      	ldr	r2, [r4, #16]
 800a0c8:	f104 010c 	add.w	r1, r4, #12
 800a0cc:	3202      	adds	r2, #2
 800a0ce:	0092      	lsls	r2, r2, #2
 800a0d0:	300c      	adds	r0, #12
 800a0d2:	f7ff fd83 	bl	8009bdc <memcpy>
 800a0d6:	4621      	mov	r1, r4
 800a0d8:	9801      	ldr	r0, [sp, #4]
 800a0da:	f7fe f867 	bl	80081ac <_Bfree>
 800a0de:	464c      	mov	r4, r9
 800a0e0:	6923      	ldr	r3, [r4, #16]
 800a0e2:	1c5a      	adds	r2, r3, #1
 800a0e4:	6122      	str	r2, [r4, #16]
 800a0e6:	2201      	movs	r2, #1
 800a0e8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a0ec:	615a      	str	r2, [r3, #20]
 800a0ee:	e7be      	b.n	800a06e <__gethex+0x362>
 800a0f0:	6922      	ldr	r2, [r4, #16]
 800a0f2:	455a      	cmp	r2, fp
 800a0f4:	dd0b      	ble.n	800a10e <__gethex+0x402>
 800a0f6:	2101      	movs	r1, #1
 800a0f8:	4620      	mov	r0, r4
 800a0fa:	f7ff fd9e 	bl	8009c3a <rshift>
 800a0fe:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a102:	3701      	adds	r7, #1
 800a104:	42bb      	cmp	r3, r7
 800a106:	f6ff aee0 	blt.w	8009eca <__gethex+0x1be>
 800a10a:	2501      	movs	r5, #1
 800a10c:	e7c2      	b.n	800a094 <__gethex+0x388>
 800a10e:	f016 061f 	ands.w	r6, r6, #31
 800a112:	d0fa      	beq.n	800a10a <__gethex+0x3fe>
 800a114:	4453      	add	r3, sl
 800a116:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800a11a:	f7fe f8f9 	bl	8008310 <__hi0bits>
 800a11e:	f1c6 0620 	rsb	r6, r6, #32
 800a122:	42b0      	cmp	r0, r6
 800a124:	dbe7      	blt.n	800a0f6 <__gethex+0x3ea>
 800a126:	e7f0      	b.n	800a10a <__gethex+0x3fe>
 800a128:	0800b0b3 	.word	0x0800b0b3

0800a12c <L_shift>:
 800a12c:	f1c2 0208 	rsb	r2, r2, #8
 800a130:	0092      	lsls	r2, r2, #2
 800a132:	b570      	push	{r4, r5, r6, lr}
 800a134:	f1c2 0620 	rsb	r6, r2, #32
 800a138:	6843      	ldr	r3, [r0, #4]
 800a13a:	6804      	ldr	r4, [r0, #0]
 800a13c:	fa03 f506 	lsl.w	r5, r3, r6
 800a140:	432c      	orrs	r4, r5
 800a142:	40d3      	lsrs	r3, r2
 800a144:	6004      	str	r4, [r0, #0]
 800a146:	f840 3f04 	str.w	r3, [r0, #4]!
 800a14a:	4288      	cmp	r0, r1
 800a14c:	d3f4      	bcc.n	800a138 <L_shift+0xc>
 800a14e:	bd70      	pop	{r4, r5, r6, pc}

0800a150 <__match>:
 800a150:	b530      	push	{r4, r5, lr}
 800a152:	6803      	ldr	r3, [r0, #0]
 800a154:	3301      	adds	r3, #1
 800a156:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a15a:	b914      	cbnz	r4, 800a162 <__match+0x12>
 800a15c:	6003      	str	r3, [r0, #0]
 800a15e:	2001      	movs	r0, #1
 800a160:	bd30      	pop	{r4, r5, pc}
 800a162:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a166:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800a16a:	2d19      	cmp	r5, #25
 800a16c:	bf98      	it	ls
 800a16e:	3220      	addls	r2, #32
 800a170:	42a2      	cmp	r2, r4
 800a172:	d0f0      	beq.n	800a156 <__match+0x6>
 800a174:	2000      	movs	r0, #0
 800a176:	e7f3      	b.n	800a160 <__match+0x10>

0800a178 <__hexnan>:
 800a178:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a17c:	2500      	movs	r5, #0
 800a17e:	680b      	ldr	r3, [r1, #0]
 800a180:	4682      	mov	sl, r0
 800a182:	115e      	asrs	r6, r3, #5
 800a184:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a188:	f013 031f 	ands.w	r3, r3, #31
 800a18c:	bf18      	it	ne
 800a18e:	3604      	addne	r6, #4
 800a190:	1f37      	subs	r7, r6, #4
 800a192:	4690      	mov	r8, r2
 800a194:	46b9      	mov	r9, r7
 800a196:	463c      	mov	r4, r7
 800a198:	46ab      	mov	fp, r5
 800a19a:	b087      	sub	sp, #28
 800a19c:	6801      	ldr	r1, [r0, #0]
 800a19e:	9301      	str	r3, [sp, #4]
 800a1a0:	f846 5c04 	str.w	r5, [r6, #-4]
 800a1a4:	9502      	str	r5, [sp, #8]
 800a1a6:	784a      	ldrb	r2, [r1, #1]
 800a1a8:	1c4b      	adds	r3, r1, #1
 800a1aa:	9303      	str	r3, [sp, #12]
 800a1ac:	b342      	cbz	r2, 800a200 <__hexnan+0x88>
 800a1ae:	4610      	mov	r0, r2
 800a1b0:	9105      	str	r1, [sp, #20]
 800a1b2:	9204      	str	r2, [sp, #16]
 800a1b4:	f7ff fd94 	bl	8009ce0 <__hexdig_fun>
 800a1b8:	2800      	cmp	r0, #0
 800a1ba:	d151      	bne.n	800a260 <__hexnan+0xe8>
 800a1bc:	9a04      	ldr	r2, [sp, #16]
 800a1be:	9905      	ldr	r1, [sp, #20]
 800a1c0:	2a20      	cmp	r2, #32
 800a1c2:	d818      	bhi.n	800a1f6 <__hexnan+0x7e>
 800a1c4:	9b02      	ldr	r3, [sp, #8]
 800a1c6:	459b      	cmp	fp, r3
 800a1c8:	dd13      	ble.n	800a1f2 <__hexnan+0x7a>
 800a1ca:	454c      	cmp	r4, r9
 800a1cc:	d206      	bcs.n	800a1dc <__hexnan+0x64>
 800a1ce:	2d07      	cmp	r5, #7
 800a1d0:	dc04      	bgt.n	800a1dc <__hexnan+0x64>
 800a1d2:	462a      	mov	r2, r5
 800a1d4:	4649      	mov	r1, r9
 800a1d6:	4620      	mov	r0, r4
 800a1d8:	f7ff ffa8 	bl	800a12c <L_shift>
 800a1dc:	4544      	cmp	r4, r8
 800a1de:	d952      	bls.n	800a286 <__hexnan+0x10e>
 800a1e0:	2300      	movs	r3, #0
 800a1e2:	f1a4 0904 	sub.w	r9, r4, #4
 800a1e6:	f844 3c04 	str.w	r3, [r4, #-4]
 800a1ea:	461d      	mov	r5, r3
 800a1ec:	464c      	mov	r4, r9
 800a1ee:	f8cd b008 	str.w	fp, [sp, #8]
 800a1f2:	9903      	ldr	r1, [sp, #12]
 800a1f4:	e7d7      	b.n	800a1a6 <__hexnan+0x2e>
 800a1f6:	2a29      	cmp	r2, #41	@ 0x29
 800a1f8:	d157      	bne.n	800a2aa <__hexnan+0x132>
 800a1fa:	3102      	adds	r1, #2
 800a1fc:	f8ca 1000 	str.w	r1, [sl]
 800a200:	f1bb 0f00 	cmp.w	fp, #0
 800a204:	d051      	beq.n	800a2aa <__hexnan+0x132>
 800a206:	454c      	cmp	r4, r9
 800a208:	d206      	bcs.n	800a218 <__hexnan+0xa0>
 800a20a:	2d07      	cmp	r5, #7
 800a20c:	dc04      	bgt.n	800a218 <__hexnan+0xa0>
 800a20e:	462a      	mov	r2, r5
 800a210:	4649      	mov	r1, r9
 800a212:	4620      	mov	r0, r4
 800a214:	f7ff ff8a 	bl	800a12c <L_shift>
 800a218:	4544      	cmp	r4, r8
 800a21a:	d936      	bls.n	800a28a <__hexnan+0x112>
 800a21c:	4623      	mov	r3, r4
 800a21e:	f1a8 0204 	sub.w	r2, r8, #4
 800a222:	f853 1b04 	ldr.w	r1, [r3], #4
 800a226:	429f      	cmp	r7, r3
 800a228:	f842 1f04 	str.w	r1, [r2, #4]!
 800a22c:	d2f9      	bcs.n	800a222 <__hexnan+0xaa>
 800a22e:	1b3b      	subs	r3, r7, r4
 800a230:	f023 0303 	bic.w	r3, r3, #3
 800a234:	3304      	adds	r3, #4
 800a236:	3401      	adds	r4, #1
 800a238:	3e03      	subs	r6, #3
 800a23a:	42b4      	cmp	r4, r6
 800a23c:	bf88      	it	hi
 800a23e:	2304      	movhi	r3, #4
 800a240:	2200      	movs	r2, #0
 800a242:	4443      	add	r3, r8
 800a244:	f843 2b04 	str.w	r2, [r3], #4
 800a248:	429f      	cmp	r7, r3
 800a24a:	d2fb      	bcs.n	800a244 <__hexnan+0xcc>
 800a24c:	683b      	ldr	r3, [r7, #0]
 800a24e:	b91b      	cbnz	r3, 800a258 <__hexnan+0xe0>
 800a250:	4547      	cmp	r7, r8
 800a252:	d128      	bne.n	800a2a6 <__hexnan+0x12e>
 800a254:	2301      	movs	r3, #1
 800a256:	603b      	str	r3, [r7, #0]
 800a258:	2005      	movs	r0, #5
 800a25a:	b007      	add	sp, #28
 800a25c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a260:	3501      	adds	r5, #1
 800a262:	2d08      	cmp	r5, #8
 800a264:	f10b 0b01 	add.w	fp, fp, #1
 800a268:	dd06      	ble.n	800a278 <__hexnan+0x100>
 800a26a:	4544      	cmp	r4, r8
 800a26c:	d9c1      	bls.n	800a1f2 <__hexnan+0x7a>
 800a26e:	2300      	movs	r3, #0
 800a270:	2501      	movs	r5, #1
 800a272:	f844 3c04 	str.w	r3, [r4, #-4]
 800a276:	3c04      	subs	r4, #4
 800a278:	6822      	ldr	r2, [r4, #0]
 800a27a:	f000 000f 	and.w	r0, r0, #15
 800a27e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800a282:	6020      	str	r0, [r4, #0]
 800a284:	e7b5      	b.n	800a1f2 <__hexnan+0x7a>
 800a286:	2508      	movs	r5, #8
 800a288:	e7b3      	b.n	800a1f2 <__hexnan+0x7a>
 800a28a:	9b01      	ldr	r3, [sp, #4]
 800a28c:	2b00      	cmp	r3, #0
 800a28e:	d0dd      	beq.n	800a24c <__hexnan+0xd4>
 800a290:	f04f 32ff 	mov.w	r2, #4294967295
 800a294:	f1c3 0320 	rsb	r3, r3, #32
 800a298:	40da      	lsrs	r2, r3
 800a29a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800a29e:	4013      	ands	r3, r2
 800a2a0:	f846 3c04 	str.w	r3, [r6, #-4]
 800a2a4:	e7d2      	b.n	800a24c <__hexnan+0xd4>
 800a2a6:	3f04      	subs	r7, #4
 800a2a8:	e7d0      	b.n	800a24c <__hexnan+0xd4>
 800a2aa:	2004      	movs	r0, #4
 800a2ac:	e7d5      	b.n	800a25a <__hexnan+0xe2>

0800a2ae <__ascii_mbtowc>:
 800a2ae:	b082      	sub	sp, #8
 800a2b0:	b901      	cbnz	r1, 800a2b4 <__ascii_mbtowc+0x6>
 800a2b2:	a901      	add	r1, sp, #4
 800a2b4:	b142      	cbz	r2, 800a2c8 <__ascii_mbtowc+0x1a>
 800a2b6:	b14b      	cbz	r3, 800a2cc <__ascii_mbtowc+0x1e>
 800a2b8:	7813      	ldrb	r3, [r2, #0]
 800a2ba:	600b      	str	r3, [r1, #0]
 800a2bc:	7812      	ldrb	r2, [r2, #0]
 800a2be:	1e10      	subs	r0, r2, #0
 800a2c0:	bf18      	it	ne
 800a2c2:	2001      	movne	r0, #1
 800a2c4:	b002      	add	sp, #8
 800a2c6:	4770      	bx	lr
 800a2c8:	4610      	mov	r0, r2
 800a2ca:	e7fb      	b.n	800a2c4 <__ascii_mbtowc+0x16>
 800a2cc:	f06f 0001 	mvn.w	r0, #1
 800a2d0:	e7f8      	b.n	800a2c4 <__ascii_mbtowc+0x16>

0800a2d2 <_realloc_r>:
 800a2d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a2d6:	4607      	mov	r7, r0
 800a2d8:	4614      	mov	r4, r2
 800a2da:	460d      	mov	r5, r1
 800a2dc:	b921      	cbnz	r1, 800a2e8 <_realloc_r+0x16>
 800a2de:	4611      	mov	r1, r2
 800a2e0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a2e4:	f7fd be96 	b.w	8008014 <_malloc_r>
 800a2e8:	b92a      	cbnz	r2, 800a2f6 <_realloc_r+0x24>
 800a2ea:	f7fd fe21 	bl	8007f30 <_free_r>
 800a2ee:	4625      	mov	r5, r4
 800a2f0:	4628      	mov	r0, r5
 800a2f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a2f6:	f000 fa3f 	bl	800a778 <_malloc_usable_size_r>
 800a2fa:	4284      	cmp	r4, r0
 800a2fc:	4606      	mov	r6, r0
 800a2fe:	d802      	bhi.n	800a306 <_realloc_r+0x34>
 800a300:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a304:	d8f4      	bhi.n	800a2f0 <_realloc_r+0x1e>
 800a306:	4621      	mov	r1, r4
 800a308:	4638      	mov	r0, r7
 800a30a:	f7fd fe83 	bl	8008014 <_malloc_r>
 800a30e:	4680      	mov	r8, r0
 800a310:	b908      	cbnz	r0, 800a316 <_realloc_r+0x44>
 800a312:	4645      	mov	r5, r8
 800a314:	e7ec      	b.n	800a2f0 <_realloc_r+0x1e>
 800a316:	42b4      	cmp	r4, r6
 800a318:	4622      	mov	r2, r4
 800a31a:	4629      	mov	r1, r5
 800a31c:	bf28      	it	cs
 800a31e:	4632      	movcs	r2, r6
 800a320:	f7ff fc5c 	bl	8009bdc <memcpy>
 800a324:	4629      	mov	r1, r5
 800a326:	4638      	mov	r0, r7
 800a328:	f7fd fe02 	bl	8007f30 <_free_r>
 800a32c:	e7f1      	b.n	800a312 <_realloc_r+0x40>

0800a32e <__ascii_wctomb>:
 800a32e:	4603      	mov	r3, r0
 800a330:	4608      	mov	r0, r1
 800a332:	b141      	cbz	r1, 800a346 <__ascii_wctomb+0x18>
 800a334:	2aff      	cmp	r2, #255	@ 0xff
 800a336:	d904      	bls.n	800a342 <__ascii_wctomb+0x14>
 800a338:	228a      	movs	r2, #138	@ 0x8a
 800a33a:	f04f 30ff 	mov.w	r0, #4294967295
 800a33e:	601a      	str	r2, [r3, #0]
 800a340:	4770      	bx	lr
 800a342:	2001      	movs	r0, #1
 800a344:	700a      	strb	r2, [r1, #0]
 800a346:	4770      	bx	lr

0800a348 <__sfputc_r>:
 800a348:	6893      	ldr	r3, [r2, #8]
 800a34a:	b410      	push	{r4}
 800a34c:	3b01      	subs	r3, #1
 800a34e:	2b00      	cmp	r3, #0
 800a350:	6093      	str	r3, [r2, #8]
 800a352:	da07      	bge.n	800a364 <__sfputc_r+0x1c>
 800a354:	6994      	ldr	r4, [r2, #24]
 800a356:	42a3      	cmp	r3, r4
 800a358:	db01      	blt.n	800a35e <__sfputc_r+0x16>
 800a35a:	290a      	cmp	r1, #10
 800a35c:	d102      	bne.n	800a364 <__sfputc_r+0x1c>
 800a35e:	bc10      	pop	{r4}
 800a360:	f000 b932 	b.w	800a5c8 <__swbuf_r>
 800a364:	6813      	ldr	r3, [r2, #0]
 800a366:	1c58      	adds	r0, r3, #1
 800a368:	6010      	str	r0, [r2, #0]
 800a36a:	7019      	strb	r1, [r3, #0]
 800a36c:	4608      	mov	r0, r1
 800a36e:	bc10      	pop	{r4}
 800a370:	4770      	bx	lr

0800a372 <__sfputs_r>:
 800a372:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a374:	4606      	mov	r6, r0
 800a376:	460f      	mov	r7, r1
 800a378:	4614      	mov	r4, r2
 800a37a:	18d5      	adds	r5, r2, r3
 800a37c:	42ac      	cmp	r4, r5
 800a37e:	d101      	bne.n	800a384 <__sfputs_r+0x12>
 800a380:	2000      	movs	r0, #0
 800a382:	e007      	b.n	800a394 <__sfputs_r+0x22>
 800a384:	463a      	mov	r2, r7
 800a386:	4630      	mov	r0, r6
 800a388:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a38c:	f7ff ffdc 	bl	800a348 <__sfputc_r>
 800a390:	1c43      	adds	r3, r0, #1
 800a392:	d1f3      	bne.n	800a37c <__sfputs_r+0xa>
 800a394:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a398 <_vfiprintf_r>:
 800a398:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a39c:	460d      	mov	r5, r1
 800a39e:	4614      	mov	r4, r2
 800a3a0:	4698      	mov	r8, r3
 800a3a2:	4606      	mov	r6, r0
 800a3a4:	b09d      	sub	sp, #116	@ 0x74
 800a3a6:	b118      	cbz	r0, 800a3b0 <_vfiprintf_r+0x18>
 800a3a8:	6a03      	ldr	r3, [r0, #32]
 800a3aa:	b90b      	cbnz	r3, 800a3b0 <_vfiprintf_r+0x18>
 800a3ac:	f7fc fdd0 	bl	8006f50 <__sinit>
 800a3b0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a3b2:	07d9      	lsls	r1, r3, #31
 800a3b4:	d405      	bmi.n	800a3c2 <_vfiprintf_r+0x2a>
 800a3b6:	89ab      	ldrh	r3, [r5, #12]
 800a3b8:	059a      	lsls	r2, r3, #22
 800a3ba:	d402      	bmi.n	800a3c2 <_vfiprintf_r+0x2a>
 800a3bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a3be:	f7fc ff28 	bl	8007212 <__retarget_lock_acquire_recursive>
 800a3c2:	89ab      	ldrh	r3, [r5, #12]
 800a3c4:	071b      	lsls	r3, r3, #28
 800a3c6:	d501      	bpl.n	800a3cc <_vfiprintf_r+0x34>
 800a3c8:	692b      	ldr	r3, [r5, #16]
 800a3ca:	b99b      	cbnz	r3, 800a3f4 <_vfiprintf_r+0x5c>
 800a3cc:	4629      	mov	r1, r5
 800a3ce:	4630      	mov	r0, r6
 800a3d0:	f000 f938 	bl	800a644 <__swsetup_r>
 800a3d4:	b170      	cbz	r0, 800a3f4 <_vfiprintf_r+0x5c>
 800a3d6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a3d8:	07dc      	lsls	r4, r3, #31
 800a3da:	d504      	bpl.n	800a3e6 <_vfiprintf_r+0x4e>
 800a3dc:	f04f 30ff 	mov.w	r0, #4294967295
 800a3e0:	b01d      	add	sp, #116	@ 0x74
 800a3e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a3e6:	89ab      	ldrh	r3, [r5, #12]
 800a3e8:	0598      	lsls	r0, r3, #22
 800a3ea:	d4f7      	bmi.n	800a3dc <_vfiprintf_r+0x44>
 800a3ec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a3ee:	f7fc ff11 	bl	8007214 <__retarget_lock_release_recursive>
 800a3f2:	e7f3      	b.n	800a3dc <_vfiprintf_r+0x44>
 800a3f4:	2300      	movs	r3, #0
 800a3f6:	9309      	str	r3, [sp, #36]	@ 0x24
 800a3f8:	2320      	movs	r3, #32
 800a3fa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a3fe:	2330      	movs	r3, #48	@ 0x30
 800a400:	f04f 0901 	mov.w	r9, #1
 800a404:	f8cd 800c 	str.w	r8, [sp, #12]
 800a408:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800a5b4 <_vfiprintf_r+0x21c>
 800a40c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a410:	4623      	mov	r3, r4
 800a412:	469a      	mov	sl, r3
 800a414:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a418:	b10a      	cbz	r2, 800a41e <_vfiprintf_r+0x86>
 800a41a:	2a25      	cmp	r2, #37	@ 0x25
 800a41c:	d1f9      	bne.n	800a412 <_vfiprintf_r+0x7a>
 800a41e:	ebba 0b04 	subs.w	fp, sl, r4
 800a422:	d00b      	beq.n	800a43c <_vfiprintf_r+0xa4>
 800a424:	465b      	mov	r3, fp
 800a426:	4622      	mov	r2, r4
 800a428:	4629      	mov	r1, r5
 800a42a:	4630      	mov	r0, r6
 800a42c:	f7ff ffa1 	bl	800a372 <__sfputs_r>
 800a430:	3001      	adds	r0, #1
 800a432:	f000 80a7 	beq.w	800a584 <_vfiprintf_r+0x1ec>
 800a436:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a438:	445a      	add	r2, fp
 800a43a:	9209      	str	r2, [sp, #36]	@ 0x24
 800a43c:	f89a 3000 	ldrb.w	r3, [sl]
 800a440:	2b00      	cmp	r3, #0
 800a442:	f000 809f 	beq.w	800a584 <_vfiprintf_r+0x1ec>
 800a446:	2300      	movs	r3, #0
 800a448:	f04f 32ff 	mov.w	r2, #4294967295
 800a44c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a450:	f10a 0a01 	add.w	sl, sl, #1
 800a454:	9304      	str	r3, [sp, #16]
 800a456:	9307      	str	r3, [sp, #28]
 800a458:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a45c:	931a      	str	r3, [sp, #104]	@ 0x68
 800a45e:	4654      	mov	r4, sl
 800a460:	2205      	movs	r2, #5
 800a462:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a466:	4853      	ldr	r0, [pc, #332]	@ (800a5b4 <_vfiprintf_r+0x21c>)
 800a468:	f7fc fed5 	bl	8007216 <memchr>
 800a46c:	9a04      	ldr	r2, [sp, #16]
 800a46e:	b9d8      	cbnz	r0, 800a4a8 <_vfiprintf_r+0x110>
 800a470:	06d1      	lsls	r1, r2, #27
 800a472:	bf44      	itt	mi
 800a474:	2320      	movmi	r3, #32
 800a476:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a47a:	0713      	lsls	r3, r2, #28
 800a47c:	bf44      	itt	mi
 800a47e:	232b      	movmi	r3, #43	@ 0x2b
 800a480:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a484:	f89a 3000 	ldrb.w	r3, [sl]
 800a488:	2b2a      	cmp	r3, #42	@ 0x2a
 800a48a:	d015      	beq.n	800a4b8 <_vfiprintf_r+0x120>
 800a48c:	4654      	mov	r4, sl
 800a48e:	2000      	movs	r0, #0
 800a490:	f04f 0c0a 	mov.w	ip, #10
 800a494:	9a07      	ldr	r2, [sp, #28]
 800a496:	4621      	mov	r1, r4
 800a498:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a49c:	3b30      	subs	r3, #48	@ 0x30
 800a49e:	2b09      	cmp	r3, #9
 800a4a0:	d94b      	bls.n	800a53a <_vfiprintf_r+0x1a2>
 800a4a2:	b1b0      	cbz	r0, 800a4d2 <_vfiprintf_r+0x13a>
 800a4a4:	9207      	str	r2, [sp, #28]
 800a4a6:	e014      	b.n	800a4d2 <_vfiprintf_r+0x13a>
 800a4a8:	eba0 0308 	sub.w	r3, r0, r8
 800a4ac:	fa09 f303 	lsl.w	r3, r9, r3
 800a4b0:	4313      	orrs	r3, r2
 800a4b2:	46a2      	mov	sl, r4
 800a4b4:	9304      	str	r3, [sp, #16]
 800a4b6:	e7d2      	b.n	800a45e <_vfiprintf_r+0xc6>
 800a4b8:	9b03      	ldr	r3, [sp, #12]
 800a4ba:	1d19      	adds	r1, r3, #4
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	9103      	str	r1, [sp, #12]
 800a4c0:	2b00      	cmp	r3, #0
 800a4c2:	bfbb      	ittet	lt
 800a4c4:	425b      	neglt	r3, r3
 800a4c6:	f042 0202 	orrlt.w	r2, r2, #2
 800a4ca:	9307      	strge	r3, [sp, #28]
 800a4cc:	9307      	strlt	r3, [sp, #28]
 800a4ce:	bfb8      	it	lt
 800a4d0:	9204      	strlt	r2, [sp, #16]
 800a4d2:	7823      	ldrb	r3, [r4, #0]
 800a4d4:	2b2e      	cmp	r3, #46	@ 0x2e
 800a4d6:	d10a      	bne.n	800a4ee <_vfiprintf_r+0x156>
 800a4d8:	7863      	ldrb	r3, [r4, #1]
 800a4da:	2b2a      	cmp	r3, #42	@ 0x2a
 800a4dc:	d132      	bne.n	800a544 <_vfiprintf_r+0x1ac>
 800a4de:	9b03      	ldr	r3, [sp, #12]
 800a4e0:	3402      	adds	r4, #2
 800a4e2:	1d1a      	adds	r2, r3, #4
 800a4e4:	681b      	ldr	r3, [r3, #0]
 800a4e6:	9203      	str	r2, [sp, #12]
 800a4e8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a4ec:	9305      	str	r3, [sp, #20]
 800a4ee:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800a5b8 <_vfiprintf_r+0x220>
 800a4f2:	2203      	movs	r2, #3
 800a4f4:	4650      	mov	r0, sl
 800a4f6:	7821      	ldrb	r1, [r4, #0]
 800a4f8:	f7fc fe8d 	bl	8007216 <memchr>
 800a4fc:	b138      	cbz	r0, 800a50e <_vfiprintf_r+0x176>
 800a4fe:	2240      	movs	r2, #64	@ 0x40
 800a500:	9b04      	ldr	r3, [sp, #16]
 800a502:	eba0 000a 	sub.w	r0, r0, sl
 800a506:	4082      	lsls	r2, r0
 800a508:	4313      	orrs	r3, r2
 800a50a:	3401      	adds	r4, #1
 800a50c:	9304      	str	r3, [sp, #16]
 800a50e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a512:	2206      	movs	r2, #6
 800a514:	4829      	ldr	r0, [pc, #164]	@ (800a5bc <_vfiprintf_r+0x224>)
 800a516:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a51a:	f7fc fe7c 	bl	8007216 <memchr>
 800a51e:	2800      	cmp	r0, #0
 800a520:	d03f      	beq.n	800a5a2 <_vfiprintf_r+0x20a>
 800a522:	4b27      	ldr	r3, [pc, #156]	@ (800a5c0 <_vfiprintf_r+0x228>)
 800a524:	bb1b      	cbnz	r3, 800a56e <_vfiprintf_r+0x1d6>
 800a526:	9b03      	ldr	r3, [sp, #12]
 800a528:	3307      	adds	r3, #7
 800a52a:	f023 0307 	bic.w	r3, r3, #7
 800a52e:	3308      	adds	r3, #8
 800a530:	9303      	str	r3, [sp, #12]
 800a532:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a534:	443b      	add	r3, r7
 800a536:	9309      	str	r3, [sp, #36]	@ 0x24
 800a538:	e76a      	b.n	800a410 <_vfiprintf_r+0x78>
 800a53a:	460c      	mov	r4, r1
 800a53c:	2001      	movs	r0, #1
 800a53e:	fb0c 3202 	mla	r2, ip, r2, r3
 800a542:	e7a8      	b.n	800a496 <_vfiprintf_r+0xfe>
 800a544:	2300      	movs	r3, #0
 800a546:	f04f 0c0a 	mov.w	ip, #10
 800a54a:	4619      	mov	r1, r3
 800a54c:	3401      	adds	r4, #1
 800a54e:	9305      	str	r3, [sp, #20]
 800a550:	4620      	mov	r0, r4
 800a552:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a556:	3a30      	subs	r2, #48	@ 0x30
 800a558:	2a09      	cmp	r2, #9
 800a55a:	d903      	bls.n	800a564 <_vfiprintf_r+0x1cc>
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	d0c6      	beq.n	800a4ee <_vfiprintf_r+0x156>
 800a560:	9105      	str	r1, [sp, #20]
 800a562:	e7c4      	b.n	800a4ee <_vfiprintf_r+0x156>
 800a564:	4604      	mov	r4, r0
 800a566:	2301      	movs	r3, #1
 800a568:	fb0c 2101 	mla	r1, ip, r1, r2
 800a56c:	e7f0      	b.n	800a550 <_vfiprintf_r+0x1b8>
 800a56e:	ab03      	add	r3, sp, #12
 800a570:	9300      	str	r3, [sp, #0]
 800a572:	462a      	mov	r2, r5
 800a574:	4630      	mov	r0, r6
 800a576:	4b13      	ldr	r3, [pc, #76]	@ (800a5c4 <_vfiprintf_r+0x22c>)
 800a578:	a904      	add	r1, sp, #16
 800a57a:	f7fb fe97 	bl	80062ac <_printf_float>
 800a57e:	4607      	mov	r7, r0
 800a580:	1c78      	adds	r0, r7, #1
 800a582:	d1d6      	bne.n	800a532 <_vfiprintf_r+0x19a>
 800a584:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a586:	07d9      	lsls	r1, r3, #31
 800a588:	d405      	bmi.n	800a596 <_vfiprintf_r+0x1fe>
 800a58a:	89ab      	ldrh	r3, [r5, #12]
 800a58c:	059a      	lsls	r2, r3, #22
 800a58e:	d402      	bmi.n	800a596 <_vfiprintf_r+0x1fe>
 800a590:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a592:	f7fc fe3f 	bl	8007214 <__retarget_lock_release_recursive>
 800a596:	89ab      	ldrh	r3, [r5, #12]
 800a598:	065b      	lsls	r3, r3, #25
 800a59a:	f53f af1f 	bmi.w	800a3dc <_vfiprintf_r+0x44>
 800a59e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a5a0:	e71e      	b.n	800a3e0 <_vfiprintf_r+0x48>
 800a5a2:	ab03      	add	r3, sp, #12
 800a5a4:	9300      	str	r3, [sp, #0]
 800a5a6:	462a      	mov	r2, r5
 800a5a8:	4630      	mov	r0, r6
 800a5aa:	4b06      	ldr	r3, [pc, #24]	@ (800a5c4 <_vfiprintf_r+0x22c>)
 800a5ac:	a904      	add	r1, sp, #16
 800a5ae:	f7fc f91b 	bl	80067e8 <_printf_i>
 800a5b2:	e7e4      	b.n	800a57e <_vfiprintf_r+0x1e6>
 800a5b4:	0800b11f 	.word	0x0800b11f
 800a5b8:	0800b125 	.word	0x0800b125
 800a5bc:	0800b129 	.word	0x0800b129
 800a5c0:	080062ad 	.word	0x080062ad
 800a5c4:	0800a373 	.word	0x0800a373

0800a5c8 <__swbuf_r>:
 800a5c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5ca:	460e      	mov	r6, r1
 800a5cc:	4614      	mov	r4, r2
 800a5ce:	4605      	mov	r5, r0
 800a5d0:	b118      	cbz	r0, 800a5da <__swbuf_r+0x12>
 800a5d2:	6a03      	ldr	r3, [r0, #32]
 800a5d4:	b90b      	cbnz	r3, 800a5da <__swbuf_r+0x12>
 800a5d6:	f7fc fcbb 	bl	8006f50 <__sinit>
 800a5da:	69a3      	ldr	r3, [r4, #24]
 800a5dc:	60a3      	str	r3, [r4, #8]
 800a5de:	89a3      	ldrh	r3, [r4, #12]
 800a5e0:	071a      	lsls	r2, r3, #28
 800a5e2:	d501      	bpl.n	800a5e8 <__swbuf_r+0x20>
 800a5e4:	6923      	ldr	r3, [r4, #16]
 800a5e6:	b943      	cbnz	r3, 800a5fa <__swbuf_r+0x32>
 800a5e8:	4621      	mov	r1, r4
 800a5ea:	4628      	mov	r0, r5
 800a5ec:	f000 f82a 	bl	800a644 <__swsetup_r>
 800a5f0:	b118      	cbz	r0, 800a5fa <__swbuf_r+0x32>
 800a5f2:	f04f 37ff 	mov.w	r7, #4294967295
 800a5f6:	4638      	mov	r0, r7
 800a5f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a5fa:	6823      	ldr	r3, [r4, #0]
 800a5fc:	6922      	ldr	r2, [r4, #16]
 800a5fe:	b2f6      	uxtb	r6, r6
 800a600:	1a98      	subs	r0, r3, r2
 800a602:	6963      	ldr	r3, [r4, #20]
 800a604:	4637      	mov	r7, r6
 800a606:	4283      	cmp	r3, r0
 800a608:	dc05      	bgt.n	800a616 <__swbuf_r+0x4e>
 800a60a:	4621      	mov	r1, r4
 800a60c:	4628      	mov	r0, r5
 800a60e:	f7ff fa81 	bl	8009b14 <_fflush_r>
 800a612:	2800      	cmp	r0, #0
 800a614:	d1ed      	bne.n	800a5f2 <__swbuf_r+0x2a>
 800a616:	68a3      	ldr	r3, [r4, #8]
 800a618:	3b01      	subs	r3, #1
 800a61a:	60a3      	str	r3, [r4, #8]
 800a61c:	6823      	ldr	r3, [r4, #0]
 800a61e:	1c5a      	adds	r2, r3, #1
 800a620:	6022      	str	r2, [r4, #0]
 800a622:	701e      	strb	r6, [r3, #0]
 800a624:	6962      	ldr	r2, [r4, #20]
 800a626:	1c43      	adds	r3, r0, #1
 800a628:	429a      	cmp	r2, r3
 800a62a:	d004      	beq.n	800a636 <__swbuf_r+0x6e>
 800a62c:	89a3      	ldrh	r3, [r4, #12]
 800a62e:	07db      	lsls	r3, r3, #31
 800a630:	d5e1      	bpl.n	800a5f6 <__swbuf_r+0x2e>
 800a632:	2e0a      	cmp	r6, #10
 800a634:	d1df      	bne.n	800a5f6 <__swbuf_r+0x2e>
 800a636:	4621      	mov	r1, r4
 800a638:	4628      	mov	r0, r5
 800a63a:	f7ff fa6b 	bl	8009b14 <_fflush_r>
 800a63e:	2800      	cmp	r0, #0
 800a640:	d0d9      	beq.n	800a5f6 <__swbuf_r+0x2e>
 800a642:	e7d6      	b.n	800a5f2 <__swbuf_r+0x2a>

0800a644 <__swsetup_r>:
 800a644:	b538      	push	{r3, r4, r5, lr}
 800a646:	4b29      	ldr	r3, [pc, #164]	@ (800a6ec <__swsetup_r+0xa8>)
 800a648:	4605      	mov	r5, r0
 800a64a:	6818      	ldr	r0, [r3, #0]
 800a64c:	460c      	mov	r4, r1
 800a64e:	b118      	cbz	r0, 800a658 <__swsetup_r+0x14>
 800a650:	6a03      	ldr	r3, [r0, #32]
 800a652:	b90b      	cbnz	r3, 800a658 <__swsetup_r+0x14>
 800a654:	f7fc fc7c 	bl	8006f50 <__sinit>
 800a658:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a65c:	0719      	lsls	r1, r3, #28
 800a65e:	d422      	bmi.n	800a6a6 <__swsetup_r+0x62>
 800a660:	06da      	lsls	r2, r3, #27
 800a662:	d407      	bmi.n	800a674 <__swsetup_r+0x30>
 800a664:	2209      	movs	r2, #9
 800a666:	602a      	str	r2, [r5, #0]
 800a668:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a66c:	f04f 30ff 	mov.w	r0, #4294967295
 800a670:	81a3      	strh	r3, [r4, #12]
 800a672:	e033      	b.n	800a6dc <__swsetup_r+0x98>
 800a674:	0758      	lsls	r0, r3, #29
 800a676:	d512      	bpl.n	800a69e <__swsetup_r+0x5a>
 800a678:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a67a:	b141      	cbz	r1, 800a68e <__swsetup_r+0x4a>
 800a67c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a680:	4299      	cmp	r1, r3
 800a682:	d002      	beq.n	800a68a <__swsetup_r+0x46>
 800a684:	4628      	mov	r0, r5
 800a686:	f7fd fc53 	bl	8007f30 <_free_r>
 800a68a:	2300      	movs	r3, #0
 800a68c:	6363      	str	r3, [r4, #52]	@ 0x34
 800a68e:	89a3      	ldrh	r3, [r4, #12]
 800a690:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a694:	81a3      	strh	r3, [r4, #12]
 800a696:	2300      	movs	r3, #0
 800a698:	6063      	str	r3, [r4, #4]
 800a69a:	6923      	ldr	r3, [r4, #16]
 800a69c:	6023      	str	r3, [r4, #0]
 800a69e:	89a3      	ldrh	r3, [r4, #12]
 800a6a0:	f043 0308 	orr.w	r3, r3, #8
 800a6a4:	81a3      	strh	r3, [r4, #12]
 800a6a6:	6923      	ldr	r3, [r4, #16]
 800a6a8:	b94b      	cbnz	r3, 800a6be <__swsetup_r+0x7a>
 800a6aa:	89a3      	ldrh	r3, [r4, #12]
 800a6ac:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a6b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a6b4:	d003      	beq.n	800a6be <__swsetup_r+0x7a>
 800a6b6:	4621      	mov	r1, r4
 800a6b8:	4628      	mov	r0, r5
 800a6ba:	f000 f88a 	bl	800a7d2 <__smakebuf_r>
 800a6be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a6c2:	f013 0201 	ands.w	r2, r3, #1
 800a6c6:	d00a      	beq.n	800a6de <__swsetup_r+0x9a>
 800a6c8:	2200      	movs	r2, #0
 800a6ca:	60a2      	str	r2, [r4, #8]
 800a6cc:	6962      	ldr	r2, [r4, #20]
 800a6ce:	4252      	negs	r2, r2
 800a6d0:	61a2      	str	r2, [r4, #24]
 800a6d2:	6922      	ldr	r2, [r4, #16]
 800a6d4:	b942      	cbnz	r2, 800a6e8 <__swsetup_r+0xa4>
 800a6d6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a6da:	d1c5      	bne.n	800a668 <__swsetup_r+0x24>
 800a6dc:	bd38      	pop	{r3, r4, r5, pc}
 800a6de:	0799      	lsls	r1, r3, #30
 800a6e0:	bf58      	it	pl
 800a6e2:	6962      	ldrpl	r2, [r4, #20]
 800a6e4:	60a2      	str	r2, [r4, #8]
 800a6e6:	e7f4      	b.n	800a6d2 <__swsetup_r+0x8e>
 800a6e8:	2000      	movs	r0, #0
 800a6ea:	e7f7      	b.n	800a6dc <__swsetup_r+0x98>
 800a6ec:	20000034 	.word	0x20000034

0800a6f0 <_raise_r>:
 800a6f0:	291f      	cmp	r1, #31
 800a6f2:	b538      	push	{r3, r4, r5, lr}
 800a6f4:	4605      	mov	r5, r0
 800a6f6:	460c      	mov	r4, r1
 800a6f8:	d904      	bls.n	800a704 <_raise_r+0x14>
 800a6fa:	2316      	movs	r3, #22
 800a6fc:	6003      	str	r3, [r0, #0]
 800a6fe:	f04f 30ff 	mov.w	r0, #4294967295
 800a702:	bd38      	pop	{r3, r4, r5, pc}
 800a704:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a706:	b112      	cbz	r2, 800a70e <_raise_r+0x1e>
 800a708:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a70c:	b94b      	cbnz	r3, 800a722 <_raise_r+0x32>
 800a70e:	4628      	mov	r0, r5
 800a710:	f000 f830 	bl	800a774 <_getpid_r>
 800a714:	4622      	mov	r2, r4
 800a716:	4601      	mov	r1, r0
 800a718:	4628      	mov	r0, r5
 800a71a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a71e:	f000 b817 	b.w	800a750 <_kill_r>
 800a722:	2b01      	cmp	r3, #1
 800a724:	d00a      	beq.n	800a73c <_raise_r+0x4c>
 800a726:	1c59      	adds	r1, r3, #1
 800a728:	d103      	bne.n	800a732 <_raise_r+0x42>
 800a72a:	2316      	movs	r3, #22
 800a72c:	6003      	str	r3, [r0, #0]
 800a72e:	2001      	movs	r0, #1
 800a730:	e7e7      	b.n	800a702 <_raise_r+0x12>
 800a732:	2100      	movs	r1, #0
 800a734:	4620      	mov	r0, r4
 800a736:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a73a:	4798      	blx	r3
 800a73c:	2000      	movs	r0, #0
 800a73e:	e7e0      	b.n	800a702 <_raise_r+0x12>

0800a740 <raise>:
 800a740:	4b02      	ldr	r3, [pc, #8]	@ (800a74c <raise+0xc>)
 800a742:	4601      	mov	r1, r0
 800a744:	6818      	ldr	r0, [r3, #0]
 800a746:	f7ff bfd3 	b.w	800a6f0 <_raise_r>
 800a74a:	bf00      	nop
 800a74c:	20000034 	.word	0x20000034

0800a750 <_kill_r>:
 800a750:	b538      	push	{r3, r4, r5, lr}
 800a752:	2300      	movs	r3, #0
 800a754:	4d06      	ldr	r5, [pc, #24]	@ (800a770 <_kill_r+0x20>)
 800a756:	4604      	mov	r4, r0
 800a758:	4608      	mov	r0, r1
 800a75a:	4611      	mov	r1, r2
 800a75c:	602b      	str	r3, [r5, #0]
 800a75e:	f7f7 fa9f 	bl	8001ca0 <_kill>
 800a762:	1c43      	adds	r3, r0, #1
 800a764:	d102      	bne.n	800a76c <_kill_r+0x1c>
 800a766:	682b      	ldr	r3, [r5, #0]
 800a768:	b103      	cbz	r3, 800a76c <_kill_r+0x1c>
 800a76a:	6023      	str	r3, [r4, #0]
 800a76c:	bd38      	pop	{r3, r4, r5, pc}
 800a76e:	bf00      	nop
 800a770:	20000518 	.word	0x20000518

0800a774 <_getpid_r>:
 800a774:	f7f7 ba8d 	b.w	8001c92 <_getpid>

0800a778 <_malloc_usable_size_r>:
 800a778:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a77c:	1f18      	subs	r0, r3, #4
 800a77e:	2b00      	cmp	r3, #0
 800a780:	bfbc      	itt	lt
 800a782:	580b      	ldrlt	r3, [r1, r0]
 800a784:	18c0      	addlt	r0, r0, r3
 800a786:	4770      	bx	lr

0800a788 <__swhatbuf_r>:
 800a788:	b570      	push	{r4, r5, r6, lr}
 800a78a:	460c      	mov	r4, r1
 800a78c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a790:	4615      	mov	r5, r2
 800a792:	2900      	cmp	r1, #0
 800a794:	461e      	mov	r6, r3
 800a796:	b096      	sub	sp, #88	@ 0x58
 800a798:	da0c      	bge.n	800a7b4 <__swhatbuf_r+0x2c>
 800a79a:	89a3      	ldrh	r3, [r4, #12]
 800a79c:	2100      	movs	r1, #0
 800a79e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a7a2:	bf14      	ite	ne
 800a7a4:	2340      	movne	r3, #64	@ 0x40
 800a7a6:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a7aa:	2000      	movs	r0, #0
 800a7ac:	6031      	str	r1, [r6, #0]
 800a7ae:	602b      	str	r3, [r5, #0]
 800a7b0:	b016      	add	sp, #88	@ 0x58
 800a7b2:	bd70      	pop	{r4, r5, r6, pc}
 800a7b4:	466a      	mov	r2, sp
 800a7b6:	f000 f849 	bl	800a84c <_fstat_r>
 800a7ba:	2800      	cmp	r0, #0
 800a7bc:	dbed      	blt.n	800a79a <__swhatbuf_r+0x12>
 800a7be:	9901      	ldr	r1, [sp, #4]
 800a7c0:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a7c4:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a7c8:	4259      	negs	r1, r3
 800a7ca:	4159      	adcs	r1, r3
 800a7cc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a7d0:	e7eb      	b.n	800a7aa <__swhatbuf_r+0x22>

0800a7d2 <__smakebuf_r>:
 800a7d2:	898b      	ldrh	r3, [r1, #12]
 800a7d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a7d6:	079d      	lsls	r5, r3, #30
 800a7d8:	4606      	mov	r6, r0
 800a7da:	460c      	mov	r4, r1
 800a7dc:	d507      	bpl.n	800a7ee <__smakebuf_r+0x1c>
 800a7de:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a7e2:	6023      	str	r3, [r4, #0]
 800a7e4:	6123      	str	r3, [r4, #16]
 800a7e6:	2301      	movs	r3, #1
 800a7e8:	6163      	str	r3, [r4, #20]
 800a7ea:	b003      	add	sp, #12
 800a7ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a7ee:	466a      	mov	r2, sp
 800a7f0:	ab01      	add	r3, sp, #4
 800a7f2:	f7ff ffc9 	bl	800a788 <__swhatbuf_r>
 800a7f6:	9f00      	ldr	r7, [sp, #0]
 800a7f8:	4605      	mov	r5, r0
 800a7fa:	4639      	mov	r1, r7
 800a7fc:	4630      	mov	r0, r6
 800a7fe:	f7fd fc09 	bl	8008014 <_malloc_r>
 800a802:	b948      	cbnz	r0, 800a818 <__smakebuf_r+0x46>
 800a804:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a808:	059a      	lsls	r2, r3, #22
 800a80a:	d4ee      	bmi.n	800a7ea <__smakebuf_r+0x18>
 800a80c:	f023 0303 	bic.w	r3, r3, #3
 800a810:	f043 0302 	orr.w	r3, r3, #2
 800a814:	81a3      	strh	r3, [r4, #12]
 800a816:	e7e2      	b.n	800a7de <__smakebuf_r+0xc>
 800a818:	89a3      	ldrh	r3, [r4, #12]
 800a81a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a81e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a822:	81a3      	strh	r3, [r4, #12]
 800a824:	9b01      	ldr	r3, [sp, #4]
 800a826:	6020      	str	r0, [r4, #0]
 800a828:	b15b      	cbz	r3, 800a842 <__smakebuf_r+0x70>
 800a82a:	4630      	mov	r0, r6
 800a82c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a830:	f000 f81e 	bl	800a870 <_isatty_r>
 800a834:	b128      	cbz	r0, 800a842 <__smakebuf_r+0x70>
 800a836:	89a3      	ldrh	r3, [r4, #12]
 800a838:	f023 0303 	bic.w	r3, r3, #3
 800a83c:	f043 0301 	orr.w	r3, r3, #1
 800a840:	81a3      	strh	r3, [r4, #12]
 800a842:	89a3      	ldrh	r3, [r4, #12]
 800a844:	431d      	orrs	r5, r3
 800a846:	81a5      	strh	r5, [r4, #12]
 800a848:	e7cf      	b.n	800a7ea <__smakebuf_r+0x18>
	...

0800a84c <_fstat_r>:
 800a84c:	b538      	push	{r3, r4, r5, lr}
 800a84e:	2300      	movs	r3, #0
 800a850:	4d06      	ldr	r5, [pc, #24]	@ (800a86c <_fstat_r+0x20>)
 800a852:	4604      	mov	r4, r0
 800a854:	4608      	mov	r0, r1
 800a856:	4611      	mov	r1, r2
 800a858:	602b      	str	r3, [r5, #0]
 800a85a:	f7f7 fa80 	bl	8001d5e <_fstat>
 800a85e:	1c43      	adds	r3, r0, #1
 800a860:	d102      	bne.n	800a868 <_fstat_r+0x1c>
 800a862:	682b      	ldr	r3, [r5, #0]
 800a864:	b103      	cbz	r3, 800a868 <_fstat_r+0x1c>
 800a866:	6023      	str	r3, [r4, #0]
 800a868:	bd38      	pop	{r3, r4, r5, pc}
 800a86a:	bf00      	nop
 800a86c:	20000518 	.word	0x20000518

0800a870 <_isatty_r>:
 800a870:	b538      	push	{r3, r4, r5, lr}
 800a872:	2300      	movs	r3, #0
 800a874:	4d05      	ldr	r5, [pc, #20]	@ (800a88c <_isatty_r+0x1c>)
 800a876:	4604      	mov	r4, r0
 800a878:	4608      	mov	r0, r1
 800a87a:	602b      	str	r3, [r5, #0]
 800a87c:	f7f7 fa7e 	bl	8001d7c <_isatty>
 800a880:	1c43      	adds	r3, r0, #1
 800a882:	d102      	bne.n	800a88a <_isatty_r+0x1a>
 800a884:	682b      	ldr	r3, [r5, #0]
 800a886:	b103      	cbz	r3, 800a88a <_isatty_r+0x1a>
 800a888:	6023      	str	r3, [r4, #0]
 800a88a:	bd38      	pop	{r3, r4, r5, pc}
 800a88c:	20000518 	.word	0x20000518

0800a890 <_init>:
 800a890:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a892:	bf00      	nop
 800a894:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a896:	bc08      	pop	{r3}
 800a898:	469e      	mov	lr, r3
 800a89a:	4770      	bx	lr

0800a89c <_fini>:
 800a89c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a89e:	bf00      	nop
 800a8a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a8a2:	bc08      	pop	{r3}
 800a8a4:	469e      	mov	lr, r3
 800a8a6:	4770      	bx	lr
