Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Mon Dec 15 00:58:12 2025
| Host         : Unlucky running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  333         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (130)
6. checking no_output_delay (155)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (130)
--------------------------------
 There are 130 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (155)
---------------------------------
 There are 155 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.254        0.000                      0                19251        0.104        0.000                      0                19251        4.020        0.000                       0                  7131  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.254        0.000                      0                19251        0.104        0.000                      0                19251        4.020        0.000                       0                  7131  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_3_0_load_reg_7667_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_encoder_U0/mult_res_106_reg_8875_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.724ns  (logic 4.600ns (47.304%)  route 5.124ns (52.696%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.973     0.973    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X55Y124        FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_3_0_load_reg_7667_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y124        FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_3_0_load_reg_7667_reg[9]/Q
                         net (fo=163, routed)         1.114     2.543    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U3/p_ZL2W1_3_0_load_reg_7667[0]
    SLICE_X46Y123        LUT2 (Prop_lut2_I1_O)        0.150     2.693 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U3/mult_res_90_reg_8795[5]_i_52/O
                         net (fo=3, routed)           1.486     4.180    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U89/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[5]_i_13_4
    SLICE_X34Y102        LUT6 (Prop_lut6_I3_O)        0.348     4.528 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875[5]_i_43/O
                         net (fo=1, routed)           0.000     4.528    bd_0_i/hls_inst/inst/compute_encoder_U0_n_1258
    SLICE_X34Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.061 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.061    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[5]_i_13_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.178 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.178    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[5]_i_12_n_0
    SLICE_X34Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.501 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[13]_i_45/O[1]
                         net (fo=3, routed)           0.943     6.443    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U89/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[13]_i_12[1]
    SLICE_X32Y103        LUT5 (Prop_lut5_I1_O)        0.306     6.749 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875[13]_i_35/O
                         net (fo=1, routed)           0.000     6.749    bd_0_i/hls_inst/inst/compute_encoder_U0_n_1334
    SLICE_X32Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.282 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.282    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[13]_i_12_n_0
    SLICE_X32Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.605 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[17]_i_12/O[1]
                         net (fo=2, routed)           0.891     8.497    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[17]_i_12_n_6
    SLICE_X28Y105        LUT3 (Prop_lut3_I0_O)        0.335     8.832 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875[13]_i_2/O
                         net (fo=2, routed)           0.690     9.521    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875[13]_i_2_n_0
    SLICE_X28Y105        LUT4 (Prop_lut4_I3_O)        0.327     9.848 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875[13]_i_6/O
                         net (fo=1, routed)           0.000     9.848    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875[13]_i_6_n_0
    SLICE_X28Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.249 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.249    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[13]_i_1_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.363 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.363    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[19][0]
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.697 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.697    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_ln59_106_fu_4419_p2[25]
    SLICE_X28Y107        FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/mult_res_106_reg_8875_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.924    10.924    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X28Y107        FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/mult_res_106_reg_8875_reg[19]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X28Y107        FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/compute_encoder_U0/mult_res_106_reg_8875_reg[19]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                         -10.697    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_encoder_U0/input_data_4_load_reg_7628_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_encoder_U0/mult_res_60_reg_8645_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.763ns  (logic 4.502ns (46.111%)  route 5.261ns (53.889%))
  Logic Levels:           14  (CARRY4=9 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.973     0.973    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X80Y94         FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/input_data_4_load_reg_7628_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y94         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/compute_encoder_U0/input_data_4_load_reg_7628_reg[3]_rep/Q
                         net (fo=153, routed)         2.238     3.667    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[5]_i_13_0
    SLICE_X99Y124        LUT2 (Prop_lut2_I0_O)        0.118     3.785 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645[1]_i_27/O
                         net (fo=1, routed)           0.456     4.241    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645[1]_i_27_n_0
    SLICE_X98Y123        LUT6 (Prop_lut6_I1_O)        0.326     4.567 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645[1]_i_22/O
                         net (fo=1, routed)           0.000     4.567    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645[1]_i_22_n_0
    SLICE_X98Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.943 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.943    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[1]_i_11_n_0
    SLICE_X98Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.060 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.009     5.069    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[5]_i_13_n_0
    SLICE_X98Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.392 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[5]_i_12/O[1]
                         net (fo=3, routed)           0.859     6.251    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[5]_i_12_n_6
    SLICE_X99Y126        LUT5 (Prop_lut5_I0_O)        0.306     6.557 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645[9]_i_34/O
                         net (fo=1, routed)           0.000     6.557    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645[9]_i_34_n_0
    SLICE_X99Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.107 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.107    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[9]_i_12_n_0
    SLICE_X99Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.441 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[13]_i_12/O[1]
                         net (fo=2, routed)           1.020     8.461    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[13]_i_12_n_6
    SLICE_X92Y127        LUT3 (Prop_lut3_I0_O)        0.332     8.793 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645[9]_i_2/O
                         net (fo=2, routed)           0.679     9.472    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645[9]_i_2_n_0
    SLICE_X92Y127        LUT4 (Prop_lut4_I3_O)        0.331     9.803 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645[9]_i_6/O
                         net (fo=1, routed)           0.000     9.803    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645[9]_i_6_n_0
    SLICE_X92Y127        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.179 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.179    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[9]_i_1_n_0
    SLICE_X92Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.296 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.296    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[13]_i_1_n_0
    SLICE_X92Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.413 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.413    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[17]_i_1_n_0
    SLICE_X92Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.736 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.736    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_ln59_60_fu_3697_p2[25]
    SLICE_X92Y130        FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/mult_res_60_reg_8645_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.924    10.924    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X92Y130        FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/mult_res_60_reg_8645_reg[19]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X92Y130        FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/compute_encoder_U0/mult_res_60_reg_8645_reg[19]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                         -10.736    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.316ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_encoder_U0/input_data_7_load_reg_7646_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_encoder_U0/mult_res_55_reg_8620_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.709ns  (logic 4.316ns (44.452%)  route 5.393ns (55.548%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.973     0.973    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X92Y136        FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/input_data_7_load_reg_7646_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y136        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/compute_encoder_U0/input_data_7_load_reg_7646_reg[6]/Q
                         net (fo=142, routed)         1.964     3.455    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U46/input_data_7_load_reg_7646[3]
    SLICE_X91Y107        LUT6 (Prop_lut6_I1_O)        0.124     3.579 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U46/mult_res_55_reg_8620[5]_i_31/O
                         net (fo=2, routed)           0.959     4.537    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U46/mult_res_55_reg_8620[5]_i_31_n_0
    SLICE_X91Y103        LUT6 (Prop_lut6_I0_O)        0.124     4.661 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U46/mult_res_55_reg_8620[5]_i_35/O
                         net (fo=1, routed)           0.000     4.661    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U46/mult_res_55_reg_8620[5]_i_35_n_0
    SLICE_X91Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.211 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U46/mult_res_55_reg_8620_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.211    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U46/mult_res_55_reg_8620_reg[5]_i_12_n_0
    SLICE_X91Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.545 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U46/mult_res_55_reg_8620_reg[13]_i_45/O[1]
                         net (fo=3, routed)           0.984     6.530    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U46/mult_res_55_reg_8620_reg[13]_i_45_n_6
    SLICE_X93Y101        LUT5 (Prop_lut5_I1_O)        0.303     6.833 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U46/mult_res_55_reg_8620[13]_i_35/O
                         net (fo=1, routed)           0.000     6.833    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U46/mult_res_55_reg_8620[13]_i_35_n_0
    SLICE_X93Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.383 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U46/mult_res_55_reg_8620_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.383    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U46/mult_res_55_reg_8620_reg[13]_i_12_n_0
    SLICE_X93Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.717 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U46/mult_res_55_reg_8620_reg[17]_i_12/O[1]
                         net (fo=2, routed)           0.664     8.381    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U46/mult_res_55_reg_8620_reg[17]_i_12_n_6
    SLICE_X92Y104        LUT3 (Prop_lut3_I0_O)        0.332     8.713 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U46/mult_res_55_reg_8620[13]_i_2/O
                         net (fo=2, routed)           0.822     9.535    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U46/mult_res_55_reg_8620[13]_i_2_n_0
    SLICE_X92Y104        LUT4 (Prop_lut4_I3_O)        0.331     9.866 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U46/mult_res_55_reg_8620[13]_i_6/O
                         net (fo=1, routed)           0.000     9.866    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U46/mult_res_55_reg_8620[13]_i_6_n_0
    SLICE_X92Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.242 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U46/mult_res_55_reg_8620_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.242    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U46/mult_res_55_reg_8620_reg[13]_i_1_n_0
    SLICE_X92Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.359 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U46/mult_res_55_reg_8620_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.359    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U46/mult_res_55_reg_8620_reg[17]_i_1_n_0
    SLICE_X92Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.682 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U46/mult_res_55_reg_8620_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.682    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_ln59_55_fu_3602_p2[25]
    SLICE_X92Y106        FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/mult_res_55_reg_8620_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.924    10.924    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X92Y106        FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/mult_res_55_reg_8620_reg[19]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X92Y106        FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/compute_encoder_U0/mult_res_55_reg_8620_reg[19]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                         -10.682    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.353ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_encoder_U0/zext_ln38_reg_7016_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_0_1_U/q0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.640ns  (logic 0.580ns (6.016%)  route 9.060ns (93.984%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.973     0.973    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X43Y92         FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/zext_ln38_reg_7016_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/compute_encoder_U0/zext_ln38_reg_7016_reg[0]/Q
                         net (fo=153, routed)         9.060    10.489    bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_0_1_U/Q[0]
    SLICE_X98Y68         LUT3 (Prop_lut3_I0_O)        0.124    10.613 r  bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_0_1_U/q0[1]_i_1__4/O
                         net (fo=1, routed)           0.000    10.613    bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_0_1_U/q0[1]_i_1__4_n_0
    SLICE_X98Y68         FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_0_1_U/q0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.924    10.924    bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_0_1_U/ap_clk
    SLICE_X98Y68         FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_0_1_U/q0_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X98Y68         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_0_1_U/q0_reg[1]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                         -10.613    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.357ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_encoder_U0/input_data_7_load_reg_7646_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_encoder_U0/mult_res_79_reg_8740_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.668ns  (logic 4.663ns (48.232%)  route 5.005ns (51.768%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.973     0.973    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X62Y118        FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/input_data_7_load_reg_7646_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y118        FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/compute_encoder_U0/input_data_7_load_reg_7646_reg[3]_rep__0/Q
                         net (fo=97, routed)          1.948     3.439    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U68/mul_16s_10s_26_1_1_U68/mult_res_79_reg_8740_reg[5]_i_13_1
    SLICE_X26Y115        LUT2 (Prop_lut2_I0_O)        0.150     3.589 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U68/mult_res_79_reg_8740[5]_i_56/O
                         net (fo=1, routed)           0.296     3.885    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U68/mult_res_79_reg_8740[5]_i_56_n_0
    SLICE_X27Y116        LUT6 (Prop_lut6_I3_O)        0.328     4.213 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U68/mult_res_79_reg_8740[5]_i_43/O
                         net (fo=1, routed)           0.000     4.213    bd_0_i/hls_inst/inst/compute_encoder_U0_n_4208
    SLICE_X27Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.763 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U68/mult_res_79_reg_8740_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.763    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U68/mult_res_79_reg_8740_reg[5]_i_13_n_0
    SLICE_X27Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.097 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U68/mult_res_79_reg_8740_reg[5]_i_12/O[1]
                         net (fo=3, routed)           1.086     6.183    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U68/mul_16s_10s_26_1_1_U68/mult_res_79_reg_8740_reg[9]_i_12[0]
    SLICE_X33Y119        LUT5 (Prop_lut5_I0_O)        0.303     6.486 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U68/mult_res_79_reg_8740[9]_i_34/O
                         net (fo=1, routed)           0.000     6.486    bd_0_i/hls_inst/inst/compute_encoder_U0_n_4280
    SLICE_X33Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.036 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U68/mult_res_79_reg_8740_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.036    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U68/mult_res_79_reg_8740_reg[9]_i_12_n_0
    SLICE_X33Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.370 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U68/mult_res_79_reg_8740_reg[13]_i_12/O[1]
                         net (fo=2, routed)           0.967     8.337    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U68/mult_res_79_reg_8740_reg[13]_i_12_n_6
    SLICE_X30Y118        LUT3 (Prop_lut3_I0_O)        0.332     8.669 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U68/mult_res_79_reg_8740[9]_i_2/O
                         net (fo=2, routed)           0.708     9.377    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U68/mult_res_79_reg_8740[9]_i_2_n_0
    SLICE_X30Y118        LUT4 (Prop_lut4_I3_O)        0.331     9.708 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U68/mult_res_79_reg_8740[9]_i_6/O
                         net (fo=1, routed)           0.000     9.708    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U68/mult_res_79_reg_8740[9]_i_6_n_0
    SLICE_X30Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.084 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U68/mult_res_79_reg_8740_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.084    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U68/mult_res_79_reg_8740_reg[9]_i_1_n_0
    SLICE_X30Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.201 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U68/mult_res_79_reg_8740_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.201    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U68/mult_res_79_reg_8740_reg[13]_i_1_n_0
    SLICE_X30Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.318 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U68/mult_res_79_reg_8740_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.318    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U68/mult_res_79_reg_8740_reg[19][0]
    SLICE_X30Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.641 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U68/mult_res_79_reg_8740_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.641    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_ln59_79_fu_4020_p2[25]
    SLICE_X30Y121        FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/mult_res_79_reg_8740_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.924    10.924    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X30Y121        FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/mult_res_79_reg_8740_reg[19]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X30Y121        FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/compute_encoder_U0/mult_res_79_reg_8740_reg[19]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                         -10.641    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_3_0_load_reg_7667_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_encoder_U0/mult_res_106_reg_8875_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.613ns  (logic 4.489ns (46.695%)  route 5.124ns (53.305%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.973     0.973    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X55Y124        FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_3_0_load_reg_7667_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y124        FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_3_0_load_reg_7667_reg[9]/Q
                         net (fo=163, routed)         1.114     2.543    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U3/p_ZL2W1_3_0_load_reg_7667[0]
    SLICE_X46Y123        LUT2 (Prop_lut2_I1_O)        0.150     2.693 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U3/mult_res_90_reg_8795[5]_i_52/O
                         net (fo=3, routed)           1.486     4.180    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U89/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[5]_i_13_4
    SLICE_X34Y102        LUT6 (Prop_lut6_I3_O)        0.348     4.528 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875[5]_i_43/O
                         net (fo=1, routed)           0.000     4.528    bd_0_i/hls_inst/inst/compute_encoder_U0_n_1258
    SLICE_X34Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.061 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.061    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[5]_i_13_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.178 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.178    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[5]_i_12_n_0
    SLICE_X34Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.501 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[13]_i_45/O[1]
                         net (fo=3, routed)           0.943     6.443    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U89/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[13]_i_12[1]
    SLICE_X32Y103        LUT5 (Prop_lut5_I1_O)        0.306     6.749 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875[13]_i_35/O
                         net (fo=1, routed)           0.000     6.749    bd_0_i/hls_inst/inst/compute_encoder_U0_n_1334
    SLICE_X32Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.282 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.282    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[13]_i_12_n_0
    SLICE_X32Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.605 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[17]_i_12/O[1]
                         net (fo=2, routed)           0.891     8.497    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[17]_i_12_n_6
    SLICE_X28Y105        LUT3 (Prop_lut3_I0_O)        0.335     8.832 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875[13]_i_2/O
                         net (fo=2, routed)           0.690     9.521    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875[13]_i_2_n_0
    SLICE_X28Y105        LUT4 (Prop_lut4_I3_O)        0.327     9.848 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875[13]_i_6/O
                         net (fo=1, routed)           0.000     9.848    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875[13]_i_6_n_0
    SLICE_X28Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.249 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.249    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[13]_i_1_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.363 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.363    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[19][0]
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.586 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.586    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_ln59_106_fu_4419_p2[24]
    SLICE_X28Y107        FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/mult_res_106_reg_8875_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.924    10.924    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X28Y107        FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/mult_res_106_reg_8875_reg[18]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X28Y107        FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/compute_encoder_U0/mult_res_106_reg_8875_reg[18]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                         -10.586    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_encoder_U0/input_data_4_load_reg_7628_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_encoder_U0/mult_res_60_reg_8645_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.659ns  (logic 4.398ns (45.531%)  route 5.261ns (54.469%))
  Logic Levels:           14  (CARRY4=9 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.973     0.973    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X80Y94         FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/input_data_4_load_reg_7628_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y94         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/compute_encoder_U0/input_data_4_load_reg_7628_reg[3]_rep/Q
                         net (fo=153, routed)         2.238     3.667    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[5]_i_13_0
    SLICE_X99Y124        LUT2 (Prop_lut2_I0_O)        0.118     3.785 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645[1]_i_27/O
                         net (fo=1, routed)           0.456     4.241    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645[1]_i_27_n_0
    SLICE_X98Y123        LUT6 (Prop_lut6_I1_O)        0.326     4.567 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645[1]_i_22/O
                         net (fo=1, routed)           0.000     4.567    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645[1]_i_22_n_0
    SLICE_X98Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.943 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.943    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[1]_i_11_n_0
    SLICE_X98Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.060 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.009     5.069    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[5]_i_13_n_0
    SLICE_X98Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.392 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[5]_i_12/O[1]
                         net (fo=3, routed)           0.859     6.251    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[5]_i_12_n_6
    SLICE_X99Y126        LUT5 (Prop_lut5_I0_O)        0.306     6.557 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645[9]_i_34/O
                         net (fo=1, routed)           0.000     6.557    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645[9]_i_34_n_0
    SLICE_X99Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.107 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.107    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[9]_i_12_n_0
    SLICE_X99Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.441 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[13]_i_12/O[1]
                         net (fo=2, routed)           1.020     8.461    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[13]_i_12_n_6
    SLICE_X92Y127        LUT3 (Prop_lut3_I0_O)        0.332     8.793 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645[9]_i_2/O
                         net (fo=2, routed)           0.679     9.472    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645[9]_i_2_n_0
    SLICE_X92Y127        LUT4 (Prop_lut4_I3_O)        0.331     9.803 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645[9]_i_6/O
                         net (fo=1, routed)           0.000     9.803    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645[9]_i_6_n_0
    SLICE_X92Y127        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.179 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.179    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[9]_i_1_n_0
    SLICE_X92Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.296 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.296    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[13]_i_1_n_0
    SLICE_X92Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.413 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.413    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[17]_i_1_n_0
    SLICE_X92Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.632 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.632    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_ln59_60_fu_3697_p2[24]
    SLICE_X92Y130        FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/mult_res_60_reg_8645_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.924    10.924    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X92Y130        FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/mult_res_60_reg_8645_reg[18]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X92Y130        FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/compute_encoder_U0/mult_res_60_reg_8645_reg[18]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                         -10.632    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.368ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_3_0_load_reg_7667_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_encoder_U0/mult_res_106_reg_8875_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.610ns  (logic 4.486ns (46.679%)  route 5.124ns (53.321%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.973     0.973    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X55Y124        FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_3_0_load_reg_7667_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y124        FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_3_0_load_reg_7667_reg[9]/Q
                         net (fo=163, routed)         1.114     2.543    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U3/p_ZL2W1_3_0_load_reg_7667[0]
    SLICE_X46Y123        LUT2 (Prop_lut2_I1_O)        0.150     2.693 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U3/mult_res_90_reg_8795[5]_i_52/O
                         net (fo=3, routed)           1.486     4.180    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U89/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[5]_i_13_4
    SLICE_X34Y102        LUT6 (Prop_lut6_I3_O)        0.348     4.528 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875[5]_i_43/O
                         net (fo=1, routed)           0.000     4.528    bd_0_i/hls_inst/inst/compute_encoder_U0_n_1258
    SLICE_X34Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.061 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.061    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[5]_i_13_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.178 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.178    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[5]_i_12_n_0
    SLICE_X34Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.501 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[13]_i_45/O[1]
                         net (fo=3, routed)           0.943     6.443    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U89/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[13]_i_12[1]
    SLICE_X32Y103        LUT5 (Prop_lut5_I1_O)        0.306     6.749 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875[13]_i_35/O
                         net (fo=1, routed)           0.000     6.749    bd_0_i/hls_inst/inst/compute_encoder_U0_n_1334
    SLICE_X32Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.282 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.282    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[13]_i_12_n_0
    SLICE_X32Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.605 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[17]_i_12/O[1]
                         net (fo=2, routed)           0.891     8.497    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[17]_i_12_n_6
    SLICE_X28Y105        LUT3 (Prop_lut3_I0_O)        0.335     8.832 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875[13]_i_2/O
                         net (fo=2, routed)           0.690     9.521    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875[13]_i_2_n_0
    SLICE_X28Y105        LUT4 (Prop_lut4_I3_O)        0.327     9.848 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875[13]_i_6/O
                         net (fo=1, routed)           0.000     9.848    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875[13]_i_6_n_0
    SLICE_X28Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.249 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.249    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[13]_i_1_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.583 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.583    bd_0_i/hls_inst/inst/compute_encoder_U0/I14[15]
    SLICE_X28Y106        FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/mult_res_106_reg_8875_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.924    10.924    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X28Y106        FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/mult_res_106_reg_8875_reg[15]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X28Y106        FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/compute_encoder_U0/mult_res_106_reg_8875_reg[15]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                         -10.583    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_encoder_U0/zext_ln38_reg_7016_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_0_1_U/q0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.664ns  (logic 0.604ns (6.250%)  route 9.060ns (93.750%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.973     0.973    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X43Y92         FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/zext_ln38_reg_7016_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/compute_encoder_U0/zext_ln38_reg_7016_reg[0]/Q
                         net (fo=153, routed)         9.060    10.489    bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_0_1_U/Q[0]
    SLICE_X98Y68         LUT3 (Prop_lut3_I0_O)        0.148    10.637 r  bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_0_1_U/q0[8]_i_1/O
                         net (fo=1, routed)           0.000    10.637    bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_0_1_U/q0[8]_i_1_n_0
    SLICE_X98Y68         FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_0_1_U/q0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.924    10.924    bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_0_1_U/ap_clk
    SLICE_X98Y68         FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_0_1_U/q0_reg[8]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X98Y68         FDRE (Setup_fdre_C_D)        0.118    11.007    bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_0_1_U/q0_reg[8]
  -------------------------------------------------------------------
                         required time                         11.007    
                         arrival time                         -10.637    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.375ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_encoder_U0/input_data_2_load_reg_7616_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_encoder_U0/mult_res_18_reg_8435_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.650ns  (logic 4.353ns (45.110%)  route 5.297ns (54.890%))
  Logic Levels:           13  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.973     0.973    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X48Y115        FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/input_data_2_load_reg_7616_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y115        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/compute_encoder_U0/input_data_2_load_reg_7616_reg[1]_rep/Q
                         net (fo=133, routed)         2.284     3.713    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U17/mul_16s_10s_26_1_1_U17/mult_res_18_reg_8435_reg[5]_i_13
    SLICE_X102Y115       LUT6 (Prop_lut6_I1_O)        0.124     3.837 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U17/mult_res_18_reg_8435[5]_i_40/O
                         net (fo=2, routed)           0.704     4.541    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U17/p_ZL2W1_0_2_load_reg_7732_reg[7]_0[0]
    SLICE_X103Y116       LUT6 (Prop_lut6_I0_O)        0.124     4.665 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U17/mult_res_18_reg_8435[5]_i_44/O
                         net (fo=1, routed)           0.000     4.665    bd_0_i/hls_inst/inst/compute_encoder_U0_n_4550
    SLICE_X103Y116       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.197 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U17/mult_res_18_reg_8435_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.197    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U17/mult_res_18_reg_8435_reg[5]_i_13_n_0
    SLICE_X103Y117       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.531 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U17/mult_res_18_reg_8435_reg[5]_i_12/O[1]
                         net (fo=3, routed)           0.918     6.449    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U17/mul_16s_10s_26_1_1_U17/mult_res_18_reg_8435_reg[9]_i_12[0]
    SLICE_X103Y120       LUT5 (Prop_lut5_I0_O)        0.303     6.752 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U17/mult_res_18_reg_8435[9]_i_34/O
                         net (fo=1, routed)           0.000     6.752    bd_0_i/hls_inst/inst/compute_encoder_U0_n_4621
    SLICE_X103Y120       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.302 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U17/mult_res_18_reg_8435_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.302    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U17/mult_res_18_reg_8435_reg[9]_i_12_n_0
    SLICE_X103Y121       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.636 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U17/mult_res_18_reg_8435_reg[13]_i_12/O[1]
                         net (fo=2, routed)           0.683     8.319    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U17/mult_res_18_reg_8435_reg[13]_i_12_n_6
    SLICE_X104Y120       LUT3 (Prop_lut3_I0_O)        0.332     8.651 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U17/mult_res_18_reg_8435[9]_i_2/O
                         net (fo=2, routed)           0.708     9.359    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U17/mult_res_18_reg_8435[9]_i_2_n_0
    SLICE_X104Y120       LUT4 (Prop_lut4_I3_O)        0.331     9.690 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U17/mult_res_18_reg_8435[9]_i_6/O
                         net (fo=1, routed)           0.000     9.690    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U17/mult_res_18_reg_8435[9]_i_6_n_0
    SLICE_X104Y120       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.066 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U17/mult_res_18_reg_8435_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.066    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U17/mult_res_18_reg_8435_reg[9]_i_1_n_0
    SLICE_X104Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.183 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U17/mult_res_18_reg_8435_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.183    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U17/mult_res_18_reg_8435_reg[13]_i_1_n_0
    SLICE_X104Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.300 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U17/mult_res_18_reg_8435_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.300    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U17/mult_res_18_reg_8435_reg[19][0]
    SLICE_X104Y123       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.623 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U17/mult_res_18_reg_8435_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.623    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_ln59_18_fu_3051_p2[25]
    SLICE_X104Y123       FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/mult_res_18_reg_8435_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.924    10.924    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X104Y123       FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/mult_res_18_reg_8435_reg[19]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X104Y123       FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/compute_encoder_U0/mult_res_18_reg_8435_reg[19]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                         -10.623    
  -------------------------------------------------------------------
                         slack                                  0.375    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/hidden_layer_buf_9_U/U_tiny_autoencoder_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/hidden_layer_buf_9_U/U_tiny_autoencoder_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[1][14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.410     0.410    bd_0_i/hls_inst/inst/hidden_layer_buf_9_U/U_tiny_autoencoder_fifo_w16_d2_S_ShiftReg/ap_clk
    SLICE_X37Y61         FDRE                                         r  bd_0_i/hls_inst/inst/hidden_layer_buf_9_U/U_tiny_autoencoder_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/hidden_layer_buf_9_U/U_tiny_autoencoder_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[0][14]/Q
                         net (fo=2, routed)           0.056     0.607    bd_0_i/hls_inst/inst/hidden_layer_buf_9_U/U_tiny_autoencoder_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg_n_0_[0][14]
    SLICE_X37Y61         FDRE                                         r  bd_0_i/hls_inst/inst/hidden_layer_buf_9_U/U_tiny_autoencoder_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.432     0.432    bd_0_i/hls_inst/inst/hidden_layer_buf_9_U/U_tiny_autoencoder_fifo_w16_d2_S_ShiftReg/ap_clk
    SLICE_X37Y61         FDRE                                         r  bd_0_i/hls_inst/inst/hidden_layer_buf_9_U/U_tiny_autoencoder_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[1][14]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y61         FDRE (Hold_fdre_C_D)         0.071     0.503    bd_0_i/hls_inst/inst/hidden_layer_buf_9_U/U_tiny_autoencoder_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[1][14]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_4_5_U/q0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_4_5_load_reg_8565_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.410     0.410    bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_4_5_U/ap_clk
    SLICE_X81Y76         FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_4_5_U/q0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y76         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_4_5_U/q0_reg[2]/Q
                         net (fo=2, routed)           0.067     0.618    bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_4_5_U_n_6
    SLICE_X81Y76         FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_4_5_load_reg_8565_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.432     0.432    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X81Y76         FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_4_5_load_reg_8565_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X81Y76         FDRE (Hold_fdre_C_D)         0.075     0.507    bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_4_5_load_reg_8565_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_4_5_U/q0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_4_5_load_reg_8565_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.410     0.410    bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_4_5_U/ap_clk
    SLICE_X67Y67         FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_4_5_U/q0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y67         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_4_5_U/q0_reg[5]/Q
                         net (fo=2, routed)           0.067     0.618    bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_4_5_U_n_4
    SLICE_X67Y67         FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_4_5_load_reg_8565_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.432     0.432    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X67Y67         FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_4_5_load_reg_8565_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X67Y67         FDRE (Hold_fdre_C_D)         0.075     0.507    bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_4_5_load_reg_8565_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_5_4_U/q0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_5_4_load_reg_8530_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.410     0.410    bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_5_4_U/ap_clk
    SLICE_X81Y71         FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_5_4_U/q0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y71         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_5_4_U/q0_reg[3]/Q
                         net (fo=2, routed)           0.067     0.618    bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_5_4_U_n_5
    SLICE_X81Y71         FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_5_4_load_reg_8530_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.432     0.432    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X81Y71         FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_5_4_load_reg_8530_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X81Y71         FDRE (Hold_fdre_C_D)         0.075     0.507    bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_5_4_load_reg_8530_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_5_5_U/q0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_5_5_load_reg_8570_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.410     0.410    bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_5_5_U/ap_clk
    SLICE_X89Y72         FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_5_5_U/q0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y72         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_5_5_U/q0_reg[8]/Q
                         net (fo=2, routed)           0.067     0.618    bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_5_5_U_n_2
    SLICE_X89Y72         FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_5_5_load_reg_8570_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.432     0.432    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X89Y72         FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_5_5_load_reg_8570_reg[8]/C
                         clock pessimism              0.000     0.432    
    SLICE_X89Y72         FDRE (Hold_fdre_C_D)         0.075     0.507    bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_5_5_load_reg_8570_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_6_9_U/q0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_6_9_load_reg_8735_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.410     0.410    bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_6_9_U/ap_clk
    SLICE_X33Y81         FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_6_9_U/q0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_6_9_U/q0_reg[3]/Q
                         net (fo=2, routed)           0.067     0.618    bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_6_9_U_n_3
    SLICE_X33Y81         FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_6_9_load_reg_8735_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.432     0.432    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X33Y81         FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_6_9_load_reg_8735_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y81         FDRE (Hold_fdre_C_D)         0.075     0.507    bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_6_9_load_reg_8735_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_0_12_U/q0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_0_12_load_reg_8825_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.410     0.410    bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_0_12_U/ap_clk
    SLICE_X37Y63         FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_0_12_U/q0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_0_12_U/q0_reg[4]/Q
                         net (fo=2, routed)           0.067     0.618    bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_0_12_U_n_6
    SLICE_X37Y63         FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_0_12_load_reg_8825_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.432     0.432    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X37Y63         FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_0_12_load_reg_8825_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y63         FDRE (Hold_fdre_C_D)         0.071     0.503    bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_0_12_load_reg_8825_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/hidden_layer_buf_1_U/mOutPtr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/hidden_layer_buf_1_U/full_n_reg/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.426%)  route 0.078ns (29.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.410     0.410    bd_0_i/hls_inst/inst/hidden_layer_buf_1_U/ap_clk
    SLICE_X97Y58         FDRE                                         r  bd_0_i/hls_inst/inst/hidden_layer_buf_1_U/mOutPtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y58         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/hidden_layer_buf_1_U/mOutPtr_reg[2]/Q
                         net (fo=4, routed)           0.078     0.629    bd_0_i/hls_inst/inst/hidden_layer_buf_1_U/mOutPtr_reg_n_0_[2]
    SLICE_X96Y58         LUT6 (Prop_lut6_I1_O)        0.045     0.674 r  bd_0_i/hls_inst/inst/hidden_layer_buf_1_U/full_n_i_1__0/O
                         net (fo=1, routed)           0.000     0.674    bd_0_i/hls_inst/inst/hidden_layer_buf_1_U/full_n_i_1__0_n_0
    SLICE_X96Y58         FDSE                                         r  bd_0_i/hls_inst/inst/hidden_layer_buf_1_U/full_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.432     0.432    bd_0_i/hls_inst/inst/hidden_layer_buf_1_U/ap_clk
    SLICE_X96Y58         FDSE                                         r  bd_0_i/hls_inst/inst/hidden_layer_buf_1_U/full_n_reg/C
                         clock pessimism              0.000     0.432    
    SLICE_X96Y58         FDSE (Hold_fdse_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/hidden_layer_buf_1_U/full_n_reg
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/hidden_layer_buf_13_U/empty_n_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/hidden_layer_buf_13_U/mOutPtr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.824%)  route 0.088ns (32.176%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.410     0.410    bd_0_i/hls_inst/inst/hidden_layer_buf_13_U/ap_clk
    SLICE_X39Y54         FDRE                                         r  bd_0_i/hls_inst/inst/hidden_layer_buf_13_U/empty_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/hidden_layer_buf_13_U/empty_n_reg/Q
                         net (fo=7, routed)           0.088     0.639    bd_0_i/hls_inst/inst/hidden_layer_buf_13_U/empty_n_reg_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I3_O)        0.045     0.684 r  bd_0_i/hls_inst/inst/hidden_layer_buf_13_U/mOutPtr[2]_i_1/O
                         net (fo=1, routed)           0.000     0.684    bd_0_i/hls_inst/inst/hidden_layer_buf_13_U/mOutPtr[2]_i_1_n_0
    SLICE_X38Y54         FDRE                                         r  bd_0_i/hls_inst/inst/hidden_layer_buf_13_U/mOutPtr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.432     0.432    bd_0_i/hls_inst/inst/hidden_layer_buf_13_U/ap_clk
    SLICE_X38Y54         FDRE                                         r  bd_0_i/hls_inst/inst/hidden_layer_buf_13_U/mOutPtr_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y54         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/hidden_layer_buf_13_U/mOutPtr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.684    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/hidden_layer_buf_6_U/mOutPtr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/hidden_layer_buf_6_U/full_n_reg/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.585%)  route 0.089ns (32.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.410     0.410    bd_0_i/hls_inst/inst/hidden_layer_buf_6_U/ap_clk
    SLICE_X87Y56         FDRE                                         r  bd_0_i/hls_inst/inst/hidden_layer_buf_6_U/mOutPtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y56         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/hidden_layer_buf_6_U/mOutPtr_reg[2]/Q
                         net (fo=4, routed)           0.089     0.640    bd_0_i/hls_inst/inst/hidden_layer_buf_6_U/mOutPtr_reg_n_0_[2]
    SLICE_X86Y56         LUT6 (Prop_lut6_I1_O)        0.045     0.685 r  bd_0_i/hls_inst/inst/hidden_layer_buf_6_U/full_n_i_1__5/O
                         net (fo=1, routed)           0.000     0.685    bd_0_i/hls_inst/inst/hidden_layer_buf_6_U/full_n_i_1__5_n_0
    SLICE_X86Y56         FDSE                                         r  bd_0_i/hls_inst/inst/hidden_layer_buf_6_U/full_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.432     0.432    bd_0_i/hls_inst/inst/hidden_layer_buf_6_U/ap_clk
    SLICE_X86Y56         FDSE                                         r  bd_0_i/hls_inst/inst/hidden_layer_buf_6_U/full_n_reg/C
                         clock pessimism              0.000     0.432    
    SLICE_X86Y56         FDSE (Hold_fdse_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/hidden_layer_buf_6_U/full_n_reg
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.685    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y14  bd_0_i/hls_inst/inst/compute_decoder_U0/SIGMOID_TABLE_U/q0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y14  bd_0_i/hls_inst/inst/compute_decoder_U0/SIGMOID_TABLE_U/q0_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y16  bd_0_i/hls_inst/inst/compute_decoder_U0/SIGMOID_TABLE_U/q2_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y16  bd_0_i/hls_inst/inst/compute_decoder_U0/SIGMOID_TABLE_U/q2_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2   bd_0_i/hls_inst/inst/compute_decoder_U0/SIGMOID_TABLE_U/q4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2   bd_0_i/hls_inst/inst/compute_decoder_U0/SIGMOID_TABLE_U/q4_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y14  bd_0_i/hls_inst/inst/compute_decoder_U0/SIGMOID_TABLE_U/q6_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y14  bd_0_i/hls_inst/inst/compute_decoder_U0/SIGMOID_TABLE_U/q6_reg/CLKBWRCLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X3Y0    bd_0_i/hls_inst/inst/compute_decoder_U0/mac_muladd_16s_10s_17s_25_4_1_U269/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X4Y5    bd_0_i/hls_inst/inst/compute_decoder_U0/mac_muladd_16s_10s_17s_25_4_1_U270/tiny_autoencoder_mac_muladd_16s_10s_17s_25_4_1_DSP48_0_U/p_reg_reg/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X96Y45  bd_0_i/hls_inst/inst/compute_decoder_U0/ap_loop_exit_ready_pp0_iter20_reg_reg_srl20/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X96Y45  bd_0_i/hls_inst/inst/compute_decoder_U0/ap_loop_exit_ready_pp0_iter20_reg_reg_srl20/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y57  bd_0_i/hls_inst/inst/compute_decoder_U0/hidden_layer_buf_10_load_cast11_reg_7589_pp0_iter8_reg_reg[0]_srl9/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y57  bd_0_i/hls_inst/inst/compute_decoder_U0/hidden_layer_buf_10_load_cast11_reg_7589_pp0_iter8_reg_reg[0]_srl9/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y59  bd_0_i/hls_inst/inst/compute_decoder_U0/hidden_layer_buf_10_load_cast11_reg_7589_pp0_iter8_reg_reg[10]_srl9/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y59  bd_0_i/hls_inst/inst/compute_decoder_U0/hidden_layer_buf_10_load_cast11_reg_7589_pp0_iter8_reg_reg[10]_srl9/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y59  bd_0_i/hls_inst/inst/compute_decoder_U0/hidden_layer_buf_10_load_cast11_reg_7589_pp0_iter8_reg_reg[11]_srl9/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y59  bd_0_i/hls_inst/inst/compute_decoder_U0/hidden_layer_buf_10_load_cast11_reg_7589_pp0_iter8_reg_reg[11]_srl9/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y59  bd_0_i/hls_inst/inst/compute_decoder_U0/hidden_layer_buf_10_load_cast11_reg_7589_pp0_iter8_reg_reg[12]_srl9/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y59  bd_0_i/hls_inst/inst/compute_decoder_U0/hidden_layer_buf_10_load_cast11_reg_7589_pp0_iter8_reg_reg[12]_srl9/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X96Y45  bd_0_i/hls_inst/inst/compute_decoder_U0/ap_loop_exit_ready_pp0_iter20_reg_reg_srl20/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X96Y45  bd_0_i/hls_inst/inst/compute_decoder_U0/ap_loop_exit_ready_pp0_iter20_reg_reg_srl20/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y57  bd_0_i/hls_inst/inst/compute_decoder_U0/hidden_layer_buf_10_load_cast11_reg_7589_pp0_iter8_reg_reg[0]_srl9/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y57  bd_0_i/hls_inst/inst/compute_decoder_U0/hidden_layer_buf_10_load_cast11_reg_7589_pp0_iter8_reg_reg[0]_srl9/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y59  bd_0_i/hls_inst/inst/compute_decoder_U0/hidden_layer_buf_10_load_cast11_reg_7589_pp0_iter8_reg_reg[10]_srl9/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y59  bd_0_i/hls_inst/inst/compute_decoder_U0/hidden_layer_buf_10_load_cast11_reg_7589_pp0_iter8_reg_reg[10]_srl9/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y59  bd_0_i/hls_inst/inst/compute_decoder_U0/hidden_layer_buf_10_load_cast11_reg_7589_pp0_iter8_reg_reg[11]_srl9/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y59  bd_0_i/hls_inst/inst/compute_decoder_U0/hidden_layer_buf_10_load_cast11_reg_7589_pp0_iter8_reg_reg[11]_srl9/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y59  bd_0_i/hls_inst/inst/compute_decoder_U0/hidden_layer_buf_10_load_cast11_reg_7589_pp0_iter8_reg_reg[12]_srl9/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y59  bd_0_i/hls_inst/inst/compute_decoder_U0/hidden_layer_buf_10_load_cast11_reg_7589_pp0_iter8_reg_reg[12]_srl9/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.070ns  (logic 0.124ns (5.990%)  route 1.946ns (94.010%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=1, unset)            0.973     0.973    bd_0_i/hls_inst/inst/compute_decoder_U0/ap_start
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/compute_decoder_U0/ap_idle_INST_0/O
                         net (fo=0)                   0.973     2.070    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.865ns  (logic 0.045ns (5.201%)  route 0.820ns (94.799%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/compute_decoder_U0/ap_start
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.045     0.455 r  bd_0_i/hls_inst/inst/compute_decoder_U0/ap_idle_INST_0/O
                         net (fo=0)                   0.410     0.865    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay           155 Endpoints
Min Delay           155 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/hidden_layer_buf_U/empty_n_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.481ns  (logic 0.890ns (7.752%)  route 10.591ns (92.248%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.973     0.973    bd_0_i/hls_inst/inst/hidden_layer_buf_U/ap_clk
    SLICE_X96Y60         FDRE                                         r  bd_0_i/hls_inst/inst/hidden_layer_buf_U/empty_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y60         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/hidden_layer_buf_U/empty_n_reg/Q
                         net (fo=84, routed)          5.220     6.711    bd_0_i/hls_inst/inst/compute_decoder_U0/compute_decoder_U0_ap_start
    SLICE_X40Y47         LUT6 (Prop_lut6_I4_O)        0.124     6.835 r  bd_0_i/hls_inst/inst/compute_decoder_U0/ap_idle_INST_0_i_3/O
                         net (fo=1, routed)           2.357     9.193    bd_0_i/hls_inst/inst/compute_decoder_U0/ap_idle_INST_0_i_3_n_0
    SLICE_X90Y47         LUT5 (Prop_lut5_I0_O)        0.124     9.317 r  bd_0_i/hls_inst/inst/compute_decoder_U0/ap_idle_INST_0_i_1/O
                         net (fo=1, routed)           2.040    11.357    bd_0_i/hls_inst/inst/compute_decoder_U0/ap_idle_INST_0_i_1_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.124    11.481 r  bd_0_i/hls_inst/inst/compute_decoder_U0/ap_idle_INST_0/O
                         net (fo=0)                   0.973    12.454    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/compute_encoder_U0/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_data_0_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.410ns  (logic 0.668ns (12.348%)  route 4.742ns (87.652%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.973     0.973    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X46Y56         FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/compute_encoder_U0/ap_CS_fsm_reg[1]/Q
                         net (fo=789, routed)         3.769     5.260    bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_3_12_U/q0_reg[7]_3[0]
    SLICE_X46Y147        LUT2 (Prop_lut2_I0_O)        0.150     5.410 r  bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_3_12_U/input_data_7_ce0_INST_0/O
                         net (fo=409, unset)          0.973     6.383    input_data_0_ce0
                                                                      r  input_data_0_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/compute_encoder_U0/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_data_1_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.410ns  (logic 0.668ns (12.348%)  route 4.742ns (87.652%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.973     0.973    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X46Y56         FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/compute_encoder_U0/ap_CS_fsm_reg[1]/Q
                         net (fo=789, routed)         3.769     5.260    bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_3_12_U/q0_reg[7]_3[0]
    SLICE_X46Y147        LUT2 (Prop_lut2_I0_O)        0.150     5.410 r  bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_3_12_U/input_data_7_ce0_INST_0/O
                         net (fo=409, unset)          0.973     6.383    input_data_1_ce0
                                                                      r  input_data_1_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/compute_encoder_U0/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_data_2_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.410ns  (logic 0.668ns (12.348%)  route 4.742ns (87.652%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.973     0.973    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X46Y56         FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/compute_encoder_U0/ap_CS_fsm_reg[1]/Q
                         net (fo=789, routed)         3.769     5.260    bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_3_12_U/q0_reg[7]_3[0]
    SLICE_X46Y147        LUT2 (Prop_lut2_I0_O)        0.150     5.410 r  bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_3_12_U/input_data_7_ce0_INST_0/O
                         net (fo=409, unset)          0.973     6.383    input_data_2_ce0
                                                                      r  input_data_2_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/compute_encoder_U0/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_data_3_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.410ns  (logic 0.668ns (12.348%)  route 4.742ns (87.652%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.973     0.973    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X46Y56         FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/compute_encoder_U0/ap_CS_fsm_reg[1]/Q
                         net (fo=789, routed)         3.769     5.260    bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_3_12_U/q0_reg[7]_3[0]
    SLICE_X46Y147        LUT2 (Prop_lut2_I0_O)        0.150     5.410 r  bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_3_12_U/input_data_7_ce0_INST_0/O
                         net (fo=409, unset)          0.973     6.383    input_data_3_ce0
                                                                      r  input_data_3_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/compute_encoder_U0/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_data_4_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.410ns  (logic 0.668ns (12.348%)  route 4.742ns (87.652%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.973     0.973    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X46Y56         FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/compute_encoder_U0/ap_CS_fsm_reg[1]/Q
                         net (fo=789, routed)         3.769     5.260    bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_3_12_U/q0_reg[7]_3[0]
    SLICE_X46Y147        LUT2 (Prop_lut2_I0_O)        0.150     5.410 r  bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_3_12_U/input_data_7_ce0_INST_0/O
                         net (fo=409, unset)          0.973     6.383    input_data_4_ce0
                                                                      r  input_data_4_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/compute_encoder_U0/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_data_5_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.410ns  (logic 0.668ns (12.348%)  route 4.742ns (87.652%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.973     0.973    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X46Y56         FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/compute_encoder_U0/ap_CS_fsm_reg[1]/Q
                         net (fo=789, routed)         3.769     5.260    bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_3_12_U/q0_reg[7]_3[0]
    SLICE_X46Y147        LUT2 (Prop_lut2_I0_O)        0.150     5.410 r  bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_3_12_U/input_data_7_ce0_INST_0/O
                         net (fo=409, unset)          0.973     6.383    input_data_5_ce0
                                                                      r  input_data_5_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/compute_encoder_U0/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_data_6_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.410ns  (logic 0.668ns (12.348%)  route 4.742ns (87.652%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.973     0.973    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X46Y56         FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/compute_encoder_U0/ap_CS_fsm_reg[1]/Q
                         net (fo=789, routed)         3.769     5.260    bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_3_12_U/q0_reg[7]_3[0]
    SLICE_X46Y147        LUT2 (Prop_lut2_I0_O)        0.150     5.410 r  bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_3_12_U/input_data_7_ce0_INST_0/O
                         net (fo=409, unset)          0.973     6.383    input_data_6_ce0
                                                                      r  input_data_6_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/compute_encoder_U0/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_data_7_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.410ns  (logic 0.668ns (12.348%)  route 4.742ns (87.652%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.973     0.973    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X46Y56         FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/compute_encoder_U0/ap_CS_fsm_reg[1]/Q
                         net (fo=789, routed)         3.769     5.260    bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_3_12_U/q0_reg[7]_3[0]
    SLICE_X46Y147        LUT2 (Prop_lut2_I0_O)        0.150     5.410 r  bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_3_12_U/input_data_7_ce0_INST_0/O
                         net (fo=409, unset)          0.973     6.383    input_data_7_ce0
                                                                      r  input_data_7_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/compute_decoder_U0/SIGMOID_TABLE_U/q6_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_data_0_d0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.427ns  (logic 2.454ns (71.608%)  route 0.973ns (28.392%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.973     0.973    bd_0_i/hls_inst/inst/compute_decoder_U0/SIGMOID_TABLE_U/ap_clk
    RAMB18_X0Y14         RAMB18E1                                     r  bd_0_i/hls_inst/inst/compute_decoder_U0/SIGMOID_TABLE_U/q6_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/compute_decoder_U0/SIGMOID_TABLE_U/q6_reg/DOBDO[0]
                         net (fo=0)                   0.973     4.400    output_data_0_d0[0]
                                                                      r  output_data_0_d0[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/compute_encoder_U0/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_ctrl_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.410     0.410    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X47Y56         FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/compute_encoder_U0/ap_CS_fsm_reg[3]/Q
                         net (fo=4, unset)            0.410     0.961    ap_ctrl_ready
                                                                      r  ap_ctrl_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/compute_encoder_U0/i1_fu_628_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_data_0_address0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.410     0.410    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X49Y146        FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/i1_fu_628_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y146        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/compute_encoder_U0/i1_fu_628_reg[3]/Q
                         net (fo=21, unset)           0.410     0.961    input_data_0_address0[0]
                                                                      r  input_data_0_address0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/compute_encoder_U0/i1_fu_628_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_data_0_address0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.410     0.410    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X37Y146        FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/i1_fu_628_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y146        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/compute_encoder_U0/i1_fu_628_reg[4]/Q
                         net (fo=107, unset)          0.410     0.961    input_data_0_address0[1]
                                                                      r  input_data_0_address0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/compute_encoder_U0/i1_fu_628_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_data_0_address0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.410     0.410    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X49Y145        FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/i1_fu_628_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y145        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/compute_encoder_U0/i1_fu_628_reg[5]/Q
                         net (fo=15, unset)           0.410     0.961    input_data_0_address0[2]
                                                                      r  input_data_0_address0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/compute_encoder_U0/i1_fu_628_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_data_1_address0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.410     0.410    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X49Y146        FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/i1_fu_628_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y146        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/compute_encoder_U0/i1_fu_628_reg[3]/Q
                         net (fo=21, unset)           0.410     0.961    input_data_1_address0[0]
                                                                      r  input_data_1_address0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/compute_encoder_U0/i1_fu_628_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_data_1_address0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.410     0.410    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X37Y146        FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/i1_fu_628_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y146        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/compute_encoder_U0/i1_fu_628_reg[4]/Q
                         net (fo=107, unset)          0.410     0.961    input_data_1_address0[1]
                                                                      r  input_data_1_address0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/compute_encoder_U0/i1_fu_628_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_data_1_address0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.410     0.410    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X49Y145        FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/i1_fu_628_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y145        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/compute_encoder_U0/i1_fu_628_reg[5]/Q
                         net (fo=15, unset)           0.410     0.961    input_data_1_address0[2]
                                                                      r  input_data_1_address0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/compute_encoder_U0/i1_fu_628_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_data_2_address0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.410     0.410    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X49Y146        FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/i1_fu_628_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y146        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/compute_encoder_U0/i1_fu_628_reg[3]/Q
                         net (fo=21, unset)           0.410     0.961    input_data_2_address0[0]
                                                                      r  input_data_2_address0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/compute_encoder_U0/i1_fu_628_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_data_2_address0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.410     0.410    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X37Y146        FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/i1_fu_628_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y146        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/compute_encoder_U0/i1_fu_628_reg[4]/Q
                         net (fo=107, unset)          0.410     0.961    input_data_2_address0[1]
                                                                      r  input_data_2_address0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/compute_encoder_U0/i1_fu_628_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_data_2_address0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.410     0.410    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X49Y145        FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/i1_fu_628_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y145        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/compute_encoder_U0/i1_fu_628_reg[5]/Q
                         net (fo=15, unset)           0.410     0.961    input_data_2_address0[2]
                                                                      r  input_data_2_address0[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           676 Endpoints
Min Delay           676 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/compute_encoder_U0/ap_enable_reg_pp0_iter0_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.532ns  (logic 0.248ns (2.907%)  route 8.284ns (97.093%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=1, unset)            0.973     0.973    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_start
    SLICE_X47Y56         LUT3 (Prop_lut3_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/compute_encoder_U0/i1_fu_628[5]_i_1/O
                         net (fo=271, routed)         7.311     8.408    bd_0_i/hls_inst/inst/compute_encoder_U0/i1_fu_628[5]_i_1_n_0
    SLICE_X46Y149        LUT5 (Prop_lut5_I1_O)        0.124     8.532 r  bd_0_i/hls_inst/inst/compute_encoder_U0/ap_enable_reg_pp0_iter0_i_1/O
                         net (fo=1, routed)           0.000     8.532    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_enable_reg_pp0_iter0_i_1_n_0
    SLICE_X46Y149        FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/ap_enable_reg_pp0_iter0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.924     0.924    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X46Y149        FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/ap_enable_reg_pp0_iter0_reg/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/compute_encoder_U0/i1_fu_628_reg[4]_rep/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.471ns  (logic 0.124ns (1.464%)  route 8.347ns (98.536%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=1, unset)            0.973     0.973    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_start
    SLICE_X47Y56         LUT3 (Prop_lut3_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/compute_encoder_U0/i1_fu_628[5]_i_1/O
                         net (fo=271, routed)         7.374     8.471    bd_0_i/hls_inst/inst/compute_encoder_U0/i1_fu_628[5]_i_1_n_0
    SLICE_X46Y148        FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/i1_fu_628_reg[4]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.924     0.924    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X46Y148        FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/i1_fu_628_reg[4]_rep/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/compute_encoder_U0/i1_fu_628_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.471ns  (logic 0.124ns (1.464%)  route 8.347ns (98.536%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=1, unset)            0.973     0.973    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_start
    SLICE_X47Y56         LUT3 (Prop_lut3_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/compute_encoder_U0/i1_fu_628[5]_i_1/O
                         net (fo=271, routed)         7.374     8.471    bd_0_i/hls_inst/inst/compute_encoder_U0/i1_fu_628[5]_i_1_n_0
    SLICE_X46Y148        FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/i1_fu_628_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.924     0.924    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X46Y148        FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/i1_fu_628_reg[6]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/compute_encoder_U0/i1_fu_628_reg[4]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.144ns  (logic 0.124ns (1.523%)  route 8.020ns (98.477%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=1, unset)            0.973     0.973    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_start
    SLICE_X47Y56         LUT3 (Prop_lut3_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/compute_encoder_U0/i1_fu_628[5]_i_1/O
                         net (fo=271, routed)         7.047     8.144    bd_0_i/hls_inst/inst/compute_encoder_U0/i1_fu_628[5]_i_1_n_0
    SLICE_X38Y149        FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/i1_fu_628_reg[4]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.924     0.924    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X38Y149        FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/i1_fu_628_reg[4]_rep__0/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/compute_encoder_U0/i1_fu_628_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.075ns  (logic 0.124ns (1.536%)  route 7.951ns (98.464%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=1, unset)            0.973     0.973    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_start
    SLICE_X47Y56         LUT3 (Prop_lut3_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/compute_encoder_U0/i1_fu_628[5]_i_1/O
                         net (fo=271, routed)         6.978     8.075    bd_0_i/hls_inst/inst/compute_encoder_U0/i1_fu_628[5]_i_1_n_0
    SLICE_X37Y146        FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/i1_fu_628_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.924     0.924    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X37Y146        FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/i1_fu_628_reg[4]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/compute_encoder_U0/conv5_i_i_i52517_fu_692_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.595ns  (logic 0.124ns (1.633%)  route 7.471ns (98.367%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=1, unset)            0.973     0.973    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_start
    SLICE_X47Y56         LUT3 (Prop_lut3_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/compute_encoder_U0/i1_fu_628[5]_i_1/O
                         net (fo=271, routed)         6.498     7.595    bd_0_i/hls_inst/inst/compute_encoder_U0/i1_fu_628[5]_i_1_n_0
    SLICE_X91Y133        FDSE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/conv5_i_i_i52517_fu_692_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.924     0.924    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X91Y133        FDSE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/conv5_i_i_i52517_fu_692_reg[0]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/compute_encoder_U0/conv5_i_i_i52517_fu_692_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.595ns  (logic 0.124ns (1.633%)  route 7.471ns (98.367%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=1, unset)            0.973     0.973    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_start
    SLICE_X47Y56         LUT3 (Prop_lut3_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/compute_encoder_U0/i1_fu_628[5]_i_1/O
                         net (fo=271, routed)         6.498     7.595    bd_0_i/hls_inst/inst/compute_encoder_U0/i1_fu_628[5]_i_1_n_0
    SLICE_X91Y133        FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/conv5_i_i_i52517_fu_692_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.924     0.924    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X91Y133        FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/conv5_i_i_i52517_fu_692_reg[1]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/compute_encoder_U0/conv5_i_i_i52517_fu_692_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.595ns  (logic 0.124ns (1.633%)  route 7.471ns (98.367%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=1, unset)            0.973     0.973    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_start
    SLICE_X47Y56         LUT3 (Prop_lut3_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/compute_encoder_U0/i1_fu_628[5]_i_1/O
                         net (fo=271, routed)         6.498     7.595    bd_0_i/hls_inst/inst/compute_encoder_U0/i1_fu_628[5]_i_1_n_0
    SLICE_X91Y133        FDSE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/conv5_i_i_i52517_fu_692_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.924     0.924    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X91Y133        FDSE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/conv5_i_i_i52517_fu_692_reg[2]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/compute_encoder_U0/conv5_i_i_i52517_fu_692_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.595ns  (logic 0.124ns (1.633%)  route 7.471ns (98.367%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=1, unset)            0.973     0.973    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_start
    SLICE_X47Y56         LUT3 (Prop_lut3_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/compute_encoder_U0/i1_fu_628[5]_i_1/O
                         net (fo=271, routed)         6.498     7.595    bd_0_i/hls_inst/inst/compute_encoder_U0/i1_fu_628[5]_i_1_n_0
    SLICE_X91Y133        FDSE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/conv5_i_i_i52517_fu_692_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.924     0.924    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X91Y133        FDSE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/conv5_i_i_i52517_fu_692_reg[3]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/compute_encoder_U0/conv5_i_i_i_753210_fu_664_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.445ns  (logic 0.124ns (1.666%)  route 7.321ns (98.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=1, unset)            0.973     0.973    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_start
    SLICE_X47Y56         LUT3 (Prop_lut3_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/compute_encoder_U0/i1_fu_628[5]_i_1/O
                         net (fo=271, routed)         6.348     7.445    bd_0_i/hls_inst/inst/compute_encoder_U0/i1_fu_628[5]_i_1_n_0
    SLICE_X87Y128        FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/conv5_i_i_i_753210_fu_664_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.924     0.924    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X87Y128        FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/conv5_i_i_i_753210_fu_664_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/compute_decoder_U0/ap_enable_reg_pp0_iter10_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=128, unset)          0.410     0.410    bd_0_i/hls_inst/inst/compute_decoder_U0/ap_rst
    SLICE_X38Y50         FDRE                                         r  bd_0_i/hls_inst/inst/compute_decoder_U0/ap_enable_reg_pp0_iter10_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.432     0.432    bd_0_i/hls_inst/inst/compute_decoder_U0/ap_clk
    SLICE_X38Y50         FDRE                                         r  bd_0_i/hls_inst/inst/compute_decoder_U0/ap_enable_reg_pp0_iter10_reg/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/compute_decoder_U0/ap_enable_reg_pp0_iter11_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=128, unset)          0.410     0.410    bd_0_i/hls_inst/inst/compute_decoder_U0/ap_rst
    SLICE_X38Y50         FDRE                                         r  bd_0_i/hls_inst/inst/compute_decoder_U0/ap_enable_reg_pp0_iter11_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.432     0.432    bd_0_i/hls_inst/inst/compute_decoder_U0/ap_clk
    SLICE_X38Y50         FDRE                                         r  bd_0_i/hls_inst/inst/compute_decoder_U0/ap_enable_reg_pp0_iter11_reg/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/compute_decoder_U0/ap_enable_reg_pp0_iter12_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=128, unset)          0.410     0.410    bd_0_i/hls_inst/inst/compute_decoder_U0/ap_rst
    SLICE_X33Y49         FDRE                                         r  bd_0_i/hls_inst/inst/compute_decoder_U0/ap_enable_reg_pp0_iter12_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.432     0.432    bd_0_i/hls_inst/inst/compute_decoder_U0/ap_clk
    SLICE_X33Y49         FDRE                                         r  bd_0_i/hls_inst/inst/compute_decoder_U0/ap_enable_reg_pp0_iter12_reg/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/compute_decoder_U0/ap_enable_reg_pp0_iter13_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=128, unset)          0.410     0.410    bd_0_i/hls_inst/inst/compute_decoder_U0/ap_rst
    SLICE_X37Y46         FDRE                                         r  bd_0_i/hls_inst/inst/compute_decoder_U0/ap_enable_reg_pp0_iter13_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.432     0.432    bd_0_i/hls_inst/inst/compute_decoder_U0/ap_clk
    SLICE_X37Y46         FDRE                                         r  bd_0_i/hls_inst/inst/compute_decoder_U0/ap_enable_reg_pp0_iter13_reg/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/compute_decoder_U0/ap_enable_reg_pp0_iter14_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=128, unset)          0.410     0.410    bd_0_i/hls_inst/inst/compute_decoder_U0/ap_rst
    SLICE_X36Y37         FDRE                                         r  bd_0_i/hls_inst/inst/compute_decoder_U0/ap_enable_reg_pp0_iter14_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.432     0.432    bd_0_i/hls_inst/inst/compute_decoder_U0/ap_clk
    SLICE_X36Y37         FDRE                                         r  bd_0_i/hls_inst/inst/compute_decoder_U0/ap_enable_reg_pp0_iter14_reg/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/compute_decoder_U0/ap_enable_reg_pp0_iter15_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=128, unset)          0.410     0.410    bd_0_i/hls_inst/inst/compute_decoder_U0/ap_rst
    SLICE_X36Y37         FDRE                                         r  bd_0_i/hls_inst/inst/compute_decoder_U0/ap_enable_reg_pp0_iter15_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.432     0.432    bd_0_i/hls_inst/inst/compute_decoder_U0/ap_clk
    SLICE_X36Y37         FDRE                                         r  bd_0_i/hls_inst/inst/compute_decoder_U0/ap_enable_reg_pp0_iter15_reg/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/compute_decoder_U0/ap_enable_reg_pp0_iter16_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=128, unset)          0.410     0.410    bd_0_i/hls_inst/inst/compute_decoder_U0/ap_rst
    SLICE_X41Y47         FDRE                                         r  bd_0_i/hls_inst/inst/compute_decoder_U0/ap_enable_reg_pp0_iter16_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.432     0.432    bd_0_i/hls_inst/inst/compute_decoder_U0/ap_clk
    SLICE_X41Y47         FDRE                                         r  bd_0_i/hls_inst/inst/compute_decoder_U0/ap_enable_reg_pp0_iter16_reg/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/compute_decoder_U0/ap_enable_reg_pp0_iter17_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=128, unset)          0.410     0.410    bd_0_i/hls_inst/inst/compute_decoder_U0/ap_rst
    SLICE_X41Y47         FDRE                                         r  bd_0_i/hls_inst/inst/compute_decoder_U0/ap_enable_reg_pp0_iter17_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.432     0.432    bd_0_i/hls_inst/inst/compute_decoder_U0/ap_clk
    SLICE_X41Y47         FDRE                                         r  bd_0_i/hls_inst/inst/compute_decoder_U0/ap_enable_reg_pp0_iter17_reg/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/compute_decoder_U0/ap_enable_reg_pp0_iter18_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=128, unset)          0.410     0.410    bd_0_i/hls_inst/inst/compute_decoder_U0/ap_rst
    SLICE_X40Y47         FDRE                                         r  bd_0_i/hls_inst/inst/compute_decoder_U0/ap_enable_reg_pp0_iter18_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.432     0.432    bd_0_i/hls_inst/inst/compute_decoder_U0/ap_clk
    SLICE_X40Y47         FDRE                                         r  bd_0_i/hls_inst/inst/compute_decoder_U0/ap_enable_reg_pp0_iter18_reg/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/compute_decoder_U0/ap_enable_reg_pp0_iter19_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=128, unset)          0.410     0.410    bd_0_i/hls_inst/inst/compute_decoder_U0/ap_rst
    SLICE_X40Y47         FDRE                                         r  bd_0_i/hls_inst/inst/compute_decoder_U0/ap_enable_reg_pp0_iter19_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.432     0.432    bd_0_i/hls_inst/inst/compute_decoder_U0/ap_clk
    SLICE_X40Y47         FDRE                                         r  bd_0_i/hls_inst/inst/compute_decoder_U0/ap_enable_reg_pp0_iter19_reg/C





