-- Catapult System Level Synthesis: Report                                              
-- -------------------------------- ---------------------------------------------------
-- Version:                         2011a.41 Production Release                         
-- Build Date:                      Thu Apr  7 20:28:55 PDT 2011                        
                                                                                        
-- Generated by:                    TA@TA-PC                                            
-- Generated date:                  Fri Mar 29 21:16:09 +0330 2024                      

Solution Settings: matrix_mult.v7
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/MATRIX_MULT.cpp
      $PROJECT_HOME/matrix_mult.h
        $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/MATRIX_MULT.h
      $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process           Real Operation(s) count Latency Throughput Reset Length II Comments 
    ----------------- ----------------------- ------- ---------- ------------ -- --------
    /matrix_mult/core                      35    1578       1591            0  0          
    Design Total:                          35    1578       1591            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                               Area Score Delay Post Alloc Post Assign 
    -------------------------------------------- ---------- ----- ---------- -----------
    [Lib: mgc_ioport]                                                                    
    mgc_out_stdreg(3,36)                              0.000 0.000          1           1 
    mgc_out_stdreg(4,1)                               0.000 0.000          1           1 
    mgc_out_stdreg(5,8)                               0.000 0.000          1           1 
    [Lib: mgc_sample-065nm-dw_beh_dc]                                                    
    mgc_add(3,0,1,0,3,4)                             20.175 0.035          0           1 
    mgc_add(3,0,3,0,3,4)                             24.140 0.029          1           0 
    mgc_add(32,0,32,0,32,4)                         266.788 1.792          1           1 
    mgc_add(4,0,1,0,4,4)                             26.560 0.098          0           2 
    mgc_add(4,0,2,1,4,4)                             35.791 0.092          2           0 
    mgc_add(4,0,3,0,4,4)                             30.525 0.093          1           1 
    mgc_add(4,0,4,0,5,4)                             32.507 0.096          2           2 
    mgc_add(5,0,2,0,5,4)                             34.927 0.152          1           1 
    mgc_add(5,0,4,0,5,4)                             38.892 0.156          1           3 
    mgc_add(5,0,5,0,5,4)                             40.874 0.161          1           1 
    mgc_add(6,0,5,1,6,4)                             52.432 0.219          0           2 
    mgc_add(8,0,5,0,8,4)                             60.028 0.331          2           0 
    mgc_add(8,0,8,0,8,4)                             65.976 0.350          2           0 
    mgc_and(1,2,4)                                    2.400 0.030          0           7 
    mgc_and(2,2,4)                                    4.800 0.030          0           2 
    mgc_and(3,2,4)                                    7.200 0.030          0           1 
    mgc_and(32,2,4)                                  76.800 0.030          1           0 
    mgc_and(32,3,4)                                  89.600 0.049          0           1 
    mgc_and(4,2,4)                                    9.600 0.030          1           5 
    mgc_and(5,2,4)                                   12.000 0.030          0           1 
    mgc_and(6,2,4)                                   14.400 0.030          0           1 
    mgc_mul(16,0,16,0,32,4)                        2138.696 2.082          1           1 
    mgc_mux(3,1,2,3)                                 11.991 0.081          0           1 
    mgc_mux(32,1,2,3)                               127.903 0.081          1           1 
    mgc_mux(36,1,2,3)                               143.891 0.081          0           1 
    mgc_mux(4,1,2,3)                                 15.988 0.081          2           3 
    mgc_mux(8,1,2,3)                                 31.976 0.081          0           1 
    mgc_nand(1,3,4)                                   3.400 0.030          0           2 
    mgc_nor(1,2,1)                                    4.800 0.019          0           3 
    mgc_not(1,1)                                      2.800 0.010          0          14 
    mgc_not(4,1)                                     11.200 0.010          0           3 
    mgc_or(1,2,4)                                     2.400 0.028          0           4 
    mgc_or(32,2,4)                                   76.800 0.028          0           1 
    mgc_reg_pos(1,0,0,1,1,0,0,4)                     21.183 0.232          0           4 
    mgc_reg_pos(2,0,0,1,1,0,0,4)                     42.366 0.232          0           3 
    mgc_reg_pos(3,0,0,1,1,0,0,4)                     63.550 0.232          0           1 
    mgc_reg_pos(32,0,0,1,1,0,0,4)                   677.862 0.232          0           1 
    mgc_reg_pos(36,0,0,1,1,0,0,4)                   762.595 0.232          0           1 
    mgc_reg_pos(4,0,0,1,1,0,0,4)                     84.733 0.232          0           3 
    mgc_reg_pos(6,0,0,1,1,0,0,4)                    127.099 0.232          0           1 
    mgc_reg_pos(8,0,0,1,1,0,0,4)                    169.466 0.232          0           1 
    [Lib: ram_sample-065nm-register-file_beh_dc]                                         
    REGISTER_FILE(1,120,16,7,0,1,0,0,0,1,1            0.000 0.010          1           0 
    REGISTER_FILE(1,120,16,7,0,1,0,0,0,2,1            0.000 0.010          1           0 
    REGISTER_FILE(1,120,16,7,0,1,0,0,0,3,1            0.000 0.010          1           0 
    REGISTER_FILE(1,120,16,7,0,1,0,0,0,4,1            0.000 0.010          1           0 
    REGISTER_FILE(1,120,16,7,0,1,0,0,1,1,1            0.000 0.010          1           0 
    REGISTER_FILE(1,120,16,7,0,1,0,0,1,2,1            0.000 0.010          1           0 
    REGISTER_FILE(1,120,16,7,0,1,0,0,1,3,1            0.000 0.010          1           0 
    REGISTER_FILE(1,120,16,7,0,1,0,0,1,4,1            0.000 0.010          1           0 
    REGISTER_FILE(1,120,16,7,0,1,0,1,0,1,1            0.000 0.010          1           0 
    REGISTER_FILE(1,120,16,7,0,1,0,1,0,2,1            0.000 0.010          1           0 
    REGISTER_FILE(1,120,16,7,0,1,0,1,0,3,1            0.000 0.010          1           0 
    REGISTER_FILE(1,120,16,7,0,1,0,1,0,4,1            0.000 0.010          1           0 
    REGISTER_FILE(1,120,16,7,0,1,0,1,1,1,1            0.000 0.010          1           0 
    REGISTER_FILE(1,120,16,7,0,1,0,1,1,2,1            0.000 0.010          1           0 
    REGISTER_FILE(1,120,16,7,0,1,0,1,1,3,1            0.000 0.010          1           0 
    REGISTER_FILE(1,120,16,7,0,1,0,1,1,4,1            0.000 0.010          1           0 
    REGISTER_FILE(2,156,16,8,0,1,0,0,0,1,1            0.000 0.010          1           0 
    REGISTER_FILE(2,156,16,8,0,1,0,0,0,2,1            0.000 0.010          1           0 
    REGISTER_FILE(2,156,16,8,0,1,0,0,0,3,1            0.000 0.010          1           0 
    REGISTER_FILE(2,156,16,8,0,1,0,0,0,4,1            0.000 0.010          1           0 
    REGISTER_FILE(2,156,16,8,0,1,0,0,1,1,1            0.000 0.010          1           0 
    REGISTER_FILE(2,156,16,8,0,1,0,0,1,2,1            0.000 0.010          1           0 
    REGISTER_FILE(2,156,16,8,0,1,0,0,1,3,1            0.000 0.010          1           0 
    REGISTER_FILE(2,156,16,8,0,1,0,0,1,4,1            0.000 0.010          1           0 
    REGISTER_FILE(2,156,16,8,0,1,0,1,0,1,1            0.000 0.010          1           0 
    REGISTER_FILE(2,156,16,8,0,1,0,1,0,2,1            0.000 0.010          1           0 
    REGISTER_FILE(2,156,16,8,0,1,0,1,0,3,1            0.000 0.010          1           0 
    REGISTER_FILE(2,156,16,8,0,1,0,1,0,4,1            0.000 0.010          1           0 
    REGISTER_FILE(2,156,16,8,0,1,0,1,1,1,1            0.000 0.010          1           0 
    REGISTER_FILE(2,156,16,8,0,1,0,1,1,2,1            0.000 0.010          1           0 
    REGISTER_FILE(2,156,16,8,0,1,0,1,1,3,1            0.000 0.010          1           0 
    REGISTER_FILE(2,156,16,8,0,1,0,1,1,4,1            0.000 0.010          1           0 
                                                                                         
    TOTAL AREA (After Assignment):                 5879.986                              
    
  Area Scores
                      Post-Scheduling   Post-DP & FSM Post-Assignment 
    ----------------- --------------- --------------- ---------------
    Total Area Score:   5264.5          6199.3          5913.0        
    Total Reg:          2054.8  (39%)   2294.6  (37%)   2294.6  (39%) 
                                                                      
    DataPath:           5264.5 (100%)   6166.3  (99%)   5880.0  (99%) 
      MUX:               159.9   (3%)    637.8  (10%)    363.7   (6%) 
      FUNC:             2963.4  (56%)   2929.9  (48%)   2871.7  (49%) 
      LOGIC:              86.4   (2%)    332.0   (5%)    378.0   (6%) 
      BUFFER:              0.0             0.0             0.0        
      MEM:                 0.0             0.0             0.0        
      ROM:                 0.0             0.0             0.0        
      REG:              2054.8  (39%)   2266.6  (37%)   2266.6  (39%) 
                                                                      
    
    FSM:                   0.0            33.0   (1%)     33.0   (1%) 
      FSM-REG:             0.0            28.0  (85%)     28.0  (85%) 
      FSM-COMB:            0.0             5.0  (15%)      5.0  (15%) 
                                                                      
    
  Register-to-Variable Mappings
    Register                     Size(bits) Gated Register CG Opt Done Variables                                             
    ---------------------------- ---------- -------------- ----------- -----------------------------------------------------
    output:rsc:mgc_out_stdreg.d          36                            output:rsc:mgc_out_stdreg.d                           
    loop2:partial_out.sva                32                            loop2:partial_out.sva                                 
    addr:rsc:mgc_out_stdreg.d             8                            addr:rsc:mgc_out_stdreg.d                             
    loop2:acc#3.itm#1.sg1                 6                            loop2:acc#3.itm#1.sg1                                 
    loop1:i#1.sva                         4                            loop1:i#1.sva                                         
    loop2:j#1.sva                         4                            loop2:j#1.sva                                         
    loop3:k#1.sva                         4                            loop3:k#1.sva                                         
    loop1:i:slc(loop1:i)#1.itm            3                            loop1:i:slc(loop1:i)#1.itm                            
    loop2:acc#3.itm#3                     2                            loop2:acc#3.itm#3                                     
    loop3:k:slc(loop3:k)#1.itm            2                            loop3:k:slc(loop3:k)#1.itm                            
    loop3:k:slc(loop3:k)#3.itm            2                            loop3:k:slc(loop3:k)#3.itm                            
    loop2.stage_0                         1                            loop2.stage_0                                         
    loop2.stage_0#2                       1                            loop2.stage_0#2                                       
    loop2:asn#8.itm#1                     1                            loop2:asn#8.itm#1                                     
    reg(exit:loop3.sva.st#1).cse          1                            reg(exit:loop3.sva.st#1).cse                          
                                                                                                                             
    Total:                              107              0           0 (Total Gating Ratio: 0.00, CG Opt Gating Ratio: 0.00) 
    
  Timing Report
    Critical Path
      Max Delay:  5.00422
      Slack:      94.99578
      
      Path                                                        Startpoint                                           Endpoint                                            Delay  Slack   
      ----------------------------------------------------------- ---------------------------------------------------- --------------------------------------------------- ------ -------
      1                                                           matrix_mult/input_matrix1:rsc:REGISTER_FILE.data_out matrix_mult:core/reg(loop2:partial_out.sva)         5.0042 94.9958 
                                                                                                                                                                                          
        Instance                                                  Component                                                                                                Delta  Delay   
        --------                                                  ---------                                                                                                -----  -----   
        matrix_mult/input_matrix1:rsc:REGISTER_FILE.data_out                                                                                                               1.0000 1.0000  
        matrix_mult:core/input_matrix1:rsc:REGISTER_FILE.data_out                                                                                                          0.0000 1.0000  
        matrix_mult:core/loop3:mul#2                              mgc_mul_16_0_16_0_32_4                                                                                   2.0824 3.0824  
        matrix_mult:core/loop3:mul#2.itm                                                                                                                                   0.0000 3.0824  
        matrix_mult:core/loop3:acc#5                              mgc_add_32_0_32_0_32_4                                                                                   1.7920 4.8744  
        matrix_mult:core/loop2:partial_out.sva#1                                                                                                                           0.0000 4.8744  
        matrix_mult:core/mux#17                                   mgc_mux_32_1_2_3                                                                                         0.0812 4.9557  
        matrix_mult:core/mux#17.itm                                                                                                                                        0.0000 4.9557  
        matrix_mult:core/and#27                                   mgc_and_32_3_4                                                                                           0.0485 5.0042  
        matrix_mult:core/and#27.itm                                                                                                                                        0.0000 5.0042  
        matrix_mult:core/reg(loop2:partial_out.sva)               mgc_reg_pos_32_0_0_1_1_0_0_4                                                                             0.0000 5.0042  
                                                                                                                                                                                          
      2                                                           matrix_mult/input_matrix2:rsc:REGISTER_FILE.data_out matrix_mult:core/reg(loop2:partial_out.sva)         5.0042 94.9958 
                                                                                                                                                                                          
        Instance                                                  Component                                                                                                Delta  Delay   
        --------                                                  ---------                                                                                                -----  -----   
        matrix_mult/input_matrix2:rsc:REGISTER_FILE.data_out                                                                                                               1.0000 1.0000  
        matrix_mult:core/input_matrix2:rsc:REGISTER_FILE.data_out                                                                                                          0.0000 1.0000  
        matrix_mult:core/loop3:mul#2                              mgc_mul_16_0_16_0_32_4                                                                                   2.0824 3.0824  
        matrix_mult:core/loop3:mul#2.itm                                                                                                                                   0.0000 3.0824  
        matrix_mult:core/loop3:acc#5                              mgc_add_32_0_32_0_32_4                                                                                   1.7920 4.8744  
        matrix_mult:core/loop2:partial_out.sva#1                                                                                                                           0.0000 4.8744  
        matrix_mult:core/mux#17                                   mgc_mux_32_1_2_3                                                                                         0.0812 4.9557  
        matrix_mult:core/mux#17.itm                                                                                                                                        0.0000 4.9557  
        matrix_mult:core/and#27                                   mgc_and_32_3_4                                                                                           0.0485 5.0042  
        matrix_mult:core/and#27.itm                                                                                                                                        0.0000 5.0042  
        matrix_mult:core/reg(loop2:partial_out.sva)               mgc_reg_pos_32_0_0_1_1_0_0_4                                                                             0.0000 5.0042  
                                                                                                                                                                                          
      3                                                           matrix_mult/input_matrix1:rsc:REGISTER_FILE.data_out matrix_mult:core/reg(output:rsc:mgc_out_stdreg.d)   4.9557 95.0443 
                                                                                                                                                                                          
        Instance                                                  Component                                                                                                Delta  Delay   
        --------                                                  ---------                                                                                                -----  -----   
        matrix_mult/input_matrix1:rsc:REGISTER_FILE.data_out                                                                                                               1.0000 1.0000  
        matrix_mult:core/input_matrix1:rsc:REGISTER_FILE.data_out                                                                                                          0.0000 1.0000  
        matrix_mult:core/loop3:mul#2                              mgc_mul_16_0_16_0_32_4                                                                                   2.0824 3.0824  
        matrix_mult:core/loop3:mul#2.itm                                                                                                                                   0.0000 3.0824  
        matrix_mult:core/loop3:acc#5                              mgc_add_32_0_32_0_32_4                                                                                   1.7920 4.8744  
        matrix_mult:core/loop2:partial_out.sva#1                                                                                                                           0.0000 4.8744  
        matrix_mult:core/loop2:exs                                                                                                                                         0.0000 4.8744  
        matrix_mult:core/loop2:exs.itm                                                                                                                                     0.0000 4.8744  
        matrix_mult:core/mux#1                                    mgc_mux_36_1_2_3                                                                                         0.0812 4.9557  
        matrix_mult:core/mux#1.itm                                                                                                                                         0.0000 4.9557  
        matrix_mult:core/reg(output:rsc:mgc_out_stdreg.d)         mgc_reg_pos_36_0_0_1_1_0_0_4                                                                             0.0000 4.9557  
                                                                                                                                                                                          
      4                                                           matrix_mult/input_matrix2:rsc:REGISTER_FILE.data_out matrix_mult:core/reg(output:rsc:mgc_out_stdreg.d)   4.9557 95.0443 
                                                                                                                                                                                          
        Instance                                                  Component                                                                                                Delta  Delay   
        --------                                                  ---------                                                                                                -----  -----   
        matrix_mult/input_matrix2:rsc:REGISTER_FILE.data_out                                                                                                               1.0000 1.0000  
        matrix_mult:core/input_matrix2:rsc:REGISTER_FILE.data_out                                                                                                          0.0000 1.0000  
        matrix_mult:core/loop3:mul#2                              mgc_mul_16_0_16_0_32_4                                                                                   2.0824 3.0824  
        matrix_mult:core/loop3:mul#2.itm                                                                                                                                   0.0000 3.0824  
        matrix_mult:core/loop3:acc#5                              mgc_add_32_0_32_0_32_4                                                                                   1.7920 4.8744  
        matrix_mult:core/loop2:partial_out.sva#1                                                                                                                           0.0000 4.8744  
        matrix_mult:core/loop2:exs                                                                                                                                         0.0000 4.8744  
        matrix_mult:core/loop2:exs.itm                                                                                                                                     0.0000 4.8744  
        matrix_mult:core/mux#1                                    mgc_mux_36_1_2_3                                                                                         0.0812 4.9557  
        matrix_mult:core/mux#1.itm                                                                                                                                         0.0000 4.9557  
        matrix_mult:core/reg(output:rsc:mgc_out_stdreg.d)         mgc_reg_pos_36_0_0_1_1_0_0_4                                                                             0.0000 4.9557  
                                                                                                                                                                                          
      5                                                           matrix_mult:core/reg(loop2:partial_out.sva)          matrix_mult:core/reg(output:rsc:mgc_out_stdreg.d)   2.1054 97.8946 
                                                                                                                                                                                          
        Instance                                                  Component                                                                                                Delta  Delay   
        --------                                                  ---------                                                                                                -----  -----   
        matrix_mult:core/reg(loop2:partial_out.sva)               mgc_reg_pos_32_0_0_1_1_0_0_4                                                                             0.2321 0.2321  
        matrix_mult:core/loop2:partial_out.sva                                                                                                                             0.0000 0.2321  
        matrix_mult:core/loop3:acc#5                              mgc_add_32_0_32_0_32_4                                                                                   1.7920 2.0241  
        matrix_mult:core/loop2:partial_out.sva#1                                                                                                                           0.0000 2.0241  
        matrix_mult:core/loop2:exs                                                                                                                                         0.0000 2.0241  
        matrix_mult:core/loop2:exs.itm                                                                                                                                     0.0000 2.0241  
        matrix_mult:core/mux#1                                    mgc_mux_36_1_2_3                                                                                         0.0812 2.1054  
        matrix_mult:core/mux#1.itm                                                                                                                                         0.0000 2.1054  
        matrix_mult:core/reg(output:rsc:mgc_out_stdreg.d)         mgc_reg_pos_36_0_0_1_1_0_0_4                                                                             0.0000 2.1054  
                                                                                                                                                                                          
      6                                                           matrix_mult:core/reg(loop3:k#1.sva)                  matrix_mult/input_matrix2:rsc:REGISTER_FILE.addr_rd 0.7432 99.2568 
                                                                                                                                                                                          
        Instance                                                  Component                                                                                                Delta  Delay   
        --------                                                  ---------                                                                                                -----  -----   
        matrix_mult:core/reg(loop3:k#1.sva)                       mgc_reg_pos_4_0_0_1_1_0_0_4                                                                              0.2321 0.2321  
        matrix_mult:core/loop3:k#1.sva                                                                                                                                     0.0000 0.2321  
        matrix_mult:core/loop3:asn#3                                                                                                                                       0.0000 0.2321  
        matrix_mult:core/loop3:asn#3.itm                                                                                                                                   0.0000 0.2321  
        matrix_mult:core/loop3:acc#11                             mgc_add_4_0_4_0_5_4                                                                                      0.0960 0.3281  
        matrix_mult:core/loop3:acc#11.sdt                                                                                                                                  0.0000 0.3281  
        matrix_mult:core/slc(loop3:acc#11.sdt)                                                                                                                             0.0000 0.3281  
        matrix_mult:core/slc(loop3:acc#11.sdt).itm                                                                                                                         0.0000 0.3281  
        matrix_mult:core/conc#18                                                                                                                                           0.0000 0.3281  
        matrix_mult:core/conc#18.itm                                                                                                                                       0.0000 0.3281  
        matrix_mult:core/acc#1                                    mgc_add_5_0_4_0_5_4                                                                                      0.1562 0.4843  
        matrix_mult:core/acc#1.itm                                                                                                                                         0.0000 0.4843  
        matrix_mult:core/loop3:acc#15                             mgc_add_6_0_5_1_6_4                                                                                      0.2190 0.7033  
        matrix_mult:core/loop3:acc#15.itm                                                                                                                                  0.0000 0.7033  
        matrix_mult:core/and#32                                   mgc_and_6_2_4                                                                                            0.0299 0.7332  
        matrix_mult:core/and#32.itm                                                                                                                                        0.0000 0.7332  
        matrix_mult:core/conc#10                                                                                                                                           0.0000 0.7332  
        matrix_mult:core/input_matrix2:rsc:REGISTER_FILE.addr_rd                                                                                                           0.0000 0.7332  
        matrix_mult/input_matrix2:rsc:REGISTER_FILE.addr_rd.reg                                                                                                            0.0000 0.7332  
        matrix_mult/asn(input_matrix2:rsc:REGISTER_FILE.addr_rd)                                                                                                           0.0000 0.7332  
        matrix_mult/input_matrix2:rsc:REGISTER_FILE.addr_rd                                                                                                                0.0100 0.7432  
                                                                                                                                                                                          
      7                                                           matrix_mult:core/reg(loop2:j#1.sva)                  matrix_mult/input_matrix2:rsc:REGISTER_FILE.addr_rd 0.7432 99.2568 
                                                                                                                                                                                          
        Instance                                                  Component                                                                                                Delta  Delay   
        --------                                                  ---------                                                                                                -----  -----   
        matrix_mult:core/reg(loop2:j#1.sva)                       mgc_reg_pos_4_0_0_1_1_0_0_4                                                                              0.2321 0.2321  
        matrix_mult:core/loop2:j#1.sva                                                                                                                                     0.0000 0.2321  
        matrix_mult:core/asn(loop3:asn#22)                                                                                                                                 0.0000 0.2321  
        matrix_mult:core/asn(loop3:asn#22).itm                                                                                                                             0.0000 0.2321  
        matrix_mult:core/loop3:acc#11                             mgc_add_4_0_4_0_5_4                                                                                      0.0960 0.3281  
        matrix_mult:core/loop3:acc#11.sdt                                                                                                                                  0.0000 0.3281  
        matrix_mult:core/slc(loop3:acc#11.sdt)                                                                                                                             0.0000 0.3281  
        matrix_mult:core/slc(loop3:acc#11.sdt).itm                                                                                                                         0.0000 0.3281  
        matrix_mult:core/conc#18                                                                                                                                           0.0000 0.3281  
        matrix_mult:core/conc#18.itm                                                                                                                                       0.0000 0.3281  
        matrix_mult:core/acc#1                                    mgc_add_5_0_4_0_5_4                                                                                      0.1562 0.4843  
        matrix_mult:core/acc#1.itm                                                                                                                                         0.0000 0.4843  
        matrix_mult:core/loop3:acc#15                             mgc_add_6_0_5_1_6_4                                                                                      0.2190 0.7033  
        matrix_mult:core/loop3:acc#15.itm                                                                                                                                  0.0000 0.7033  
        matrix_mult:core/and#32                                   mgc_and_6_2_4                                                                                            0.0299 0.7332  
        matrix_mult:core/and#32.itm                                                                                                                                        0.0000 0.7332  
        matrix_mult:core/conc#10                                                                                                                                           0.0000 0.7332  
        matrix_mult:core/input_matrix2:rsc:REGISTER_FILE.addr_rd                                                                                                           0.0000 0.7332  
        matrix_mult/input_matrix2:rsc:REGISTER_FILE.addr_rd.reg                                                                                                            0.0000 0.7332  
        matrix_mult/asn(input_matrix2:rsc:REGISTER_FILE.addr_rd)                                                                                                           0.0000 0.7332  
        matrix_mult/input_matrix2:rsc:REGISTER_FILE.addr_rd                                                                                                                0.0100 0.7432  
                                                                                                                                                                                          
      8                                                           matrix_mult:core/reg(loop1:i#1.sva)                  matrix_mult:core/reg(loop2:acc#3.itm#1.sg1)         0.7033 99.2967 
                                                                                                                                                                                          
        Instance                                                  Component                                                                                                Delta  Delay   
        --------                                                  ---------                                                                                                -----  -----   
        matrix_mult:core/reg(loop1:i#1.sva)                       mgc_reg_pos_4_0_0_1_1_0_0_4                                                                              0.2321 0.2321  
        matrix_mult:core/loop1:i#1.sva                                                                                                                                     0.0000 0.2321  
        matrix_mult:core/loop2:asn                                                                                                                                         0.0000 0.2321  
        matrix_mult:core/loop2:asn.itm                                                                                                                                     0.0000 0.2321  
        matrix_mult:core/loop2:acc#4                              mgc_add_4_0_4_0_5_4                                                                                      0.0960 0.3281  
        matrix_mult:core/loop2:acc#4.sdt                                                                                                                                   0.0000 0.3281  
        matrix_mult:core/slc(loop2:acc#4.sdt)                                                                                                                              0.0000 0.3281  
        matrix_mult:core/slc(loop2:acc#4.sdt).itm                                                                                                                          0.0000 0.3281  
        matrix_mult:core/conc#13                                                                                                                                           0.0000 0.3281  
        matrix_mult:core/conc#13.itm                                                                                                                                       0.0000 0.3281  
        matrix_mult:core/acc                                      mgc_add_5_0_4_0_5_4                                                                                      0.1562 0.4843  
        matrix_mult:core/acc.itm                                                                                                                                           0.0000 0.4843  
        matrix_mult:core/loop2:acc#8                              mgc_add_6_0_5_1_6_4                                                                                      0.2190 0.7033  
        matrix_mult:core/loop2:acc#8.itm                                                                                                                                   0.0000 0.7033  
        matrix_mult:core/reg(loop2:acc#3.itm#1.sg1)               mgc_reg_pos_6_0_0_1_1_0_0_4                                                                              0.0000 0.7033  
                                                                                                                                                                                          
      9                                                           matrix_mult:core/reg(loop2:j#1.sva)                  matrix_mult:core/reg(loop2:acc#3.itm#1.sg1)         0.7033 99.2967 
                                                                                                                                                                                          
        Instance                                                  Component                                                                                                Delta  Delay   
        --------                                                  ---------                                                                                                -----  -----   
        matrix_mult:core/reg(loop2:j#1.sva)                       mgc_reg_pos_4_0_0_1_1_0_0_4                                                                              0.2321 0.2321  
        matrix_mult:core/loop2:j#1.sva                                                                                                                                     0.0000 0.2321  
        matrix_mult:core/asn(loop2:asn#5)                                                                                                                                  0.0000 0.2321  
        matrix_mult:core/asn(loop2:asn#5).itm                                                                                                                              0.0000 0.2321  
        matrix_mult:core/loop2:acc#4                              mgc_add_4_0_4_0_5_4                                                                                      0.0960 0.3281  
        matrix_mult:core/loop2:acc#4.sdt                                                                                                                                   0.0000 0.3281  
        matrix_mult:core/slc(loop2:acc#4.sdt)                                                                                                                              0.0000 0.3281  
        matrix_mult:core/slc(loop2:acc#4.sdt).itm                                                                                                                          0.0000 0.3281  
        matrix_mult:core/conc#13                                                                                                                                           0.0000 0.3281  
        matrix_mult:core/conc#13.itm                                                                                                                                       0.0000 0.3281  
        matrix_mult:core/acc                                      mgc_add_5_0_4_0_5_4                                                                                      0.1562 0.4843  
        matrix_mult:core/acc.itm                                                                                                                                           0.0000 0.4843  
        matrix_mult:core/loop2:acc#8                              mgc_add_6_0_5_1_6_4                                                                                      0.2190 0.7033  
        matrix_mult:core/loop2:acc#8.itm                                                                                                                                   0.0000 0.7033  
        matrix_mult:core/reg(loop2:acc#3.itm#1.sg1)               mgc_reg_pos_6_0_0_1_1_0_0_4                                                                              0.0000 0.7033  
                                                                                                                                                                                          
      10                                                          matrix_mult:core/reg(loop3:k#1.sva)                  matrix_mult/input_matrix2:rsc:REGISTER_FILE.addr_rd 0.6571 99.3429 
                                                                                                                                                                                          
        Instance                                                  Component                                                                                                Delta  Delay   
        --------                                                  ---------                                                                                                -----  -----   
        matrix_mult:core/reg(loop3:k#1.sva)                       mgc_reg_pos_4_0_0_1_1_0_0_4                                                                              0.2321 0.2321  
        matrix_mult:core/loop3:k#1.sva                                                                                                                                     0.0000 0.2321  
        matrix_mult:core/loop3:k:not                              mgc_not_4_1                                                                                              0.0100 0.2421  
        matrix_mult:core/loop3:k:not.itm                                                                                                                                   0.0000 0.2421  
        matrix_mult:core/acc#1                                    mgc_add_5_0_4_0_5_4                                                                                      0.1562 0.3983  
        matrix_mult:core/acc#1.itm                                                                                                                                         0.0000 0.3983  
        matrix_mult:core/loop3:acc#15                             mgc_add_6_0_5_1_6_4                                                                                      0.2190 0.6172  
        matrix_mult:core/loop3:acc#15.itm                                                                                                                                  0.0000 0.6172  
        matrix_mult:core/and#32                                   mgc_and_6_2_4                                                                                            0.0299 0.6471  
        matrix_mult:core/and#32.itm                                                                                                                                        0.0000 0.6471  
        matrix_mult:core/conc#10                                                                                                                                           0.0000 0.6471  
        matrix_mult:core/input_matrix2:rsc:REGISTER_FILE.addr_rd                                                                                                           0.0000 0.6471  
        matrix_mult/input_matrix2:rsc:REGISTER_FILE.addr_rd.reg                                                                                                            0.0000 0.6471  
        matrix_mult/asn(input_matrix2:rsc:REGISTER_FILE.addr_rd)                                                                                                           0.0000 0.6471  
        matrix_mult/input_matrix2:rsc:REGISTER_FILE.addr_rd                                                                                                                0.0100 0.6571  
                                                                                                                                                                                          
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 100.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                          Port                                       Slack (Delay) Messages 
      ------------------------------------------------- --------------------------------------- -------- ------- --------
      matrix_mult:core/reg(addr:rsc:mgc_out_stdreg.d)   mux.itm                                  99.6564  0.3436          
      matrix_mult:core/reg(output:rsc:mgc_out_stdreg.d) mux#1.itm                                95.0443  4.9557          
      matrix_mult:core/reg(loop2:asn#8.itm#1)           loop3:nor.itm                            99.4128  0.5872          
      matrix_mult:core/reg(exit:loop3.sva.st#1)         loop3:not#8.itm                          99.6247  0.3753          
      matrix_mult:core/reg(loop1:i#1.sva)               and#21.itm                               99.4772  0.5228          
      matrix_mult:core/reg(loop2.stage_0)               or.itm                                   99.3463  0.6537          
      matrix_mult:core/reg(loop2:j#1.sva)               and.itm                                  99.4772  0.5228          
      matrix_mult:core/reg(loop3:k#1.sva)               and#35.itm                               99.5749  0.4251          
      matrix_mult:core/reg(loop2.stage_0#2)             and#36.itm                               99.7380  0.2620          
      matrix_mult:core/reg(loop3:k:slc(loop3:k)#1.itm)  slc(loop3:k#1.sva:mx1).itm               99.5749  0.4251          
      matrix_mult:core/reg(loop3:k:slc(loop3:k)#3.itm)  slc(loop3:k#1.sva:mx1)#1.itm             99.5749  0.4251          
      matrix_mult:core/reg(loop1:i:slc(loop1:i)#1.itm)  and#22.itm                               99.4772  0.5228          
      matrix_mult:core/reg(loop2:acc#3.itm#1.sg1)       loop2:acc#8.itm                          99.2967  0.7033          
      matrix_mult:core/reg(loop2:acc#3.itm#3)           slc(loop2:acc#4.sdt)#1.itm               99.6719  0.3281          
      matrix_mult:core/reg(loop2:partial_out.sva)       and#27.itm                               94.9958  5.0042          
      matrix_mult                                       output:rsc.z                             99.7679  0.2321          
      matrix_mult                                       output_valid:rsc.z                      100.0000  0.0000          
      matrix_mult                                       addr:rsc.z                               99.7679  0.2321          
      matrix_mult                                       input_matrix1:rsc:REGISTER_FILE.data_in  99.9800  0.0200          
      matrix_mult                                       input_matrix1:rsc:REGISTER_FILE.addr_rd  99.4047  0.5953          
      matrix_mult                                       input_matrix1:rsc:REGISTER_FILE.addr_wr  99.9800  0.0200          
      matrix_mult                                       input_matrix1:rsc:REGISTER_FILE.re       99.7080  0.2920          
      matrix_mult                                       input_matrix1:rsc:REGISTER_FILE.we       99.9800  0.0200          
      matrix_mult                                       input_matrix2:rsc:REGISTER_FILE.data_in  99.9800  0.0200          
      matrix_mult                                       input_matrix2:rsc:REGISTER_FILE.addr_rd  99.2468  0.7532          
      matrix_mult                                       input_matrix2:rsc:REGISTER_FILE.addr_wr  99.9800  0.0200          
      matrix_mult                                       input_matrix2:rsc:REGISTER_FILE.re       99.7080  0.2920          
      matrix_mult                                       input_matrix2:rsc:REGISTER_FILE.we       99.9800  0.0200          
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                   32     1 
    -                    6     2 
    -                    5     7 
    -                    4     3 
    -                    3     1 
    and                          
    -                    3     1 
    -                    2    17 
    mul                          
    -                   32     1 
    mux                          
    -                    1     7 
    nand                         
    -                    3     2 
    nor                          
    -                    2     3 
    not                          
    -                    4     3 
    -                    1    14 
    or                           
    -                    2     5 
    reg                          
    -                   36     1 
    -                   32     1 
    -                    8     1 
    -                    6     1 
    -                    4     3 
    -                    3     1 
    -                    2     3 
    -                    1     4 
    write_port                   
    -                   36     1 
    -                    8     1 
    -                    1     1 
    
  End of Report
