

================================================================
== Vivado HLS Report for 'shuffle_96_p'
================================================================
* Date:           Sat Dec 22 04:11:34 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_final_solution
* Solution:       final_solution
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.62|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  25345|  25345|  25345|  25345|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  25344|  25344|       132|          -|          -|   192|    no    |
        | + Loop 1.1      |    120|    120|        20|          -|          -|     6|    no    |
        |  ++ Loop 1.1.1  |     18|     18|         3|          -|          -|     6|    no    |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 17
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond5)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / (!exitcond4)
	2  / (exitcond4)
14 --> 
	15  / (!exitcond & !tmp_1473)
	16  / (!exitcond & tmp_1473)
	13  / (exitcond)
15 --> 
	17  / true
16 --> 
	17  / true
17 --> 
	14  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_18 (15)  [1/1] 1.59ns  loc: acceleartor_hls_final_solution/components.cpp:1259
:0  br label %.loopexit


 <State 2>: 3.29ns
ST_2: co (17)  [1/1] 0.00ns
.loopexit:0  %co = phi i8 [ 0, %0 ], [ %co_24, %.loopexit.loopexit ]

ST_2: tmp_1473 (18)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1259
.loopexit:1  %tmp_1473 = trunc i8 %co to i1

ST_2: tmp_s (19)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1259
.loopexit:2  %tmp_s = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %co, i3 0)

ST_2: p_shl_cast (20)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1259
.loopexit:3  %p_shl_cast = zext i11 %tmp_s to i12

ST_2: tmp_434 (21)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1259
.loopexit:4  %tmp_434 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %co, i1 false)

ST_2: p_shl1_cast (22)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.loopexit:5  %p_shl1_cast = zext i9 %tmp_434 to i12

ST_2: tmp_435 (23)  [1/1] 2.33ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.loopexit:6  %tmp_435 = sub i12 %p_shl_cast, %p_shl1_cast

ST_2: tmp_1365_cast (24)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.loopexit:7  %tmp_1365_cast = sext i12 %tmp_435 to i13

ST_2: exitcond5 (25)  [1/1] 2.91ns  loc: acceleartor_hls_final_solution/components.cpp:1259
.loopexit:8  %exitcond5 = icmp eq i8 %co, -64

ST_2: empty (26)  [1/1] 0.00ns
.loopexit:9  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 192, i64 192, i64 192)

ST_2: co_24 (27)  [1/1] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:1259
.loopexit:10  %co_24 = add i8 1, %co

ST_2: StgValue_30 (28)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1259
.loopexit:11  br i1 %exitcond5, label %5, label %.preheader6.preheader

ST_2: p_lshr_f_cast (30)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6.preheader:0  %p_lshr_f_cast = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %co, i32 1, i32 7)

ST_2: arrayNo (37)  [11/11] 3.29ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6.preheader:7  %arrayNo = urem i7 %p_lshr_f_cast, 12

ST_2: StgValue_33 (135)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1267
:0  ret void


 <State 3>: 3.29ns
ST_3: arrayNo (37)  [10/11] 3.29ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6.preheader:7  %arrayNo = urem i7 %p_lshr_f_cast, 12


 <State 4>: 3.29ns
ST_4: arrayNo (37)  [9/11] 3.29ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6.preheader:7  %arrayNo = urem i7 %p_lshr_f_cast, 12


 <State 5>: 3.29ns
ST_5: arrayNo (37)  [8/11] 3.29ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6.preheader:7  %arrayNo = urem i7 %p_lshr_f_cast, 12


 <State 6>: 3.29ns
ST_6: arrayNo (37)  [7/11] 3.29ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6.preheader:7  %arrayNo = urem i7 %p_lshr_f_cast, 12


 <State 7>: 3.29ns
ST_7: arrayNo (37)  [6/11] 3.29ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6.preheader:7  %arrayNo = urem i7 %p_lshr_f_cast, 12


 <State 8>: 3.29ns
ST_8: arrayNo (37)  [5/11] 3.29ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6.preheader:7  %arrayNo = urem i7 %p_lshr_f_cast, 12


 <State 9>: 3.29ns
ST_9: arrayNo (37)  [4/11] 3.29ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6.preheader:7  %arrayNo = urem i7 %p_lshr_f_cast, 12


 <State 10>: 3.29ns
ST_10: arrayNo (37)  [3/11] 3.29ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6.preheader:7  %arrayNo = urem i7 %p_lshr_f_cast, 12


 <State 11>: 6.77ns
ST_11: arrayNo (37)  [2/11] 3.29ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6.preheader:7  %arrayNo = urem i7 %p_lshr_f_cast, 12

ST_11: zext_cast (39)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6.preheader:9  %zext_cast = zext i7 %p_lshr_f_cast to i16

ST_11: mul (40)  [1/1] 6.77ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6.preheader:10  %mul = mul i16 %zext_cast, 171

ST_11: tmp_1474 (41)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6.preheader:11  %tmp_1474 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul, i32 11, i32 15)


 <State 12>: 3.29ns
ST_12: tmp_436 (31)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6.preheader:1  %tmp_436 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %p_lshr_f_cast, i3 0)

ST_12: p_shl4_cast (32)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6.preheader:2  %p_shl4_cast = zext i10 %tmp_436 to i11

ST_12: tmp_437 (33)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6.preheader:3  %tmp_437 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %p_lshr_f_cast, i1 false)

ST_12: p_shl5_cast (34)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6.preheader:4  %p_shl5_cast = zext i8 %tmp_437 to i11

ST_12: tmp_438 (35)  [1/1] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6.preheader:5  %tmp_438 = sub i11 %p_shl4_cast, %p_shl5_cast

ST_12: tmp_1370_cast (36)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6.preheader:6  %tmp_1370_cast = sext i11 %tmp_438 to i12

ST_12: arrayNo (37)  [1/11] 3.29ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6.preheader:7  %arrayNo = urem i7 %p_lshr_f_cast, 12

ST_12: arrayNo_cast (38)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6.preheader:8  %arrayNo_cast = zext i7 %arrayNo to i9

ST_12: tmp_1475 (42)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6.preheader:12  %tmp_1475 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_1474, i3 0)

ST_12: tmp_439 (43)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6.preheader:13  %tmp_439 = sext i8 %tmp_1475 to i10

ST_12: p_shl2_cast (44)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6.preheader:14  %p_shl2_cast = zext i10 %tmp_439 to i11

ST_12: tmp_1476 (45)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6.preheader:15  %tmp_1476 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_1474, i1 false)

ST_12: tmp_440 (46)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6.preheader:16  %tmp_440 = sext i6 %tmp_1476 to i8

ST_12: p_shl3_cast (47)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6.preheader:17  %p_shl3_cast = zext i8 %tmp_440 to i11

ST_12: tmp_441 (48)  [1/1] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6.preheader:18  %tmp_441 = sub i11 %p_shl2_cast, %p_shl3_cast

ST_12: tmp_1375_cast (49)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6.preheader:19  %tmp_1375_cast = sext i11 %tmp_441 to i12

ST_12: StgValue_62 (50)  [1/1] 1.59ns  loc: acceleartor_hls_final_solution/components.cpp:1260
.preheader6.preheader:20  br label %.preheader6


 <State 13>: 4.67ns
ST_13: h (52)  [1/1] 0.00ns
.preheader6:0  %h = phi i3 [ 0, %.preheader6.preheader ], [ %h_21, %.preheader6.loopexit ]

ST_13: h_cast2_cast1 (53)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6:1  %h_cast2_cast1 = zext i3 %h to i13

ST_13: h_cast2_cast (54)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6:2  %h_cast2_cast = zext i3 %h to i12

ST_13: tmp_442 (55)  [1/1] 2.33ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6:3  %tmp_442 = add i12 %h_cast2_cast, %tmp_1370_cast

ST_13: tmp_1477 (56)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6:4  %tmp_1477 = trunc i12 %tmp_442 to i10

ST_13: p_shl10_cast (57)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6:5  %p_shl10_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_1477, i3 0)

ST_13: p_shl11_cast (58)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6:6  %p_shl11_cast = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %tmp_442, i1 false)

ST_13: tmp_443 (59)  [1/1] 2.34ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6:7  %tmp_443 = sub i13 %p_shl10_cast, %p_shl11_cast

ST_13: tmp_444 (60)  [1/1] 2.33ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6:8  %tmp_444 = add i13 %h_cast2_cast1, %tmp_1365_cast

ST_13: tmp_1478 (61)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6:9  %tmp_1478 = trunc i13 %tmp_444 to i11

ST_13: p_shl8_cast (62)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6:10  %p_shl8_cast = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_1478, i3 0)

ST_13: p_shl9_cast (63)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6:11  %p_shl9_cast = call i14 @_ssdm_op_BitConcatenate.i14.i13.i1(i13 %tmp_444, i1 false)

ST_13: tmp_445 (64)  [1/1] 2.34ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6:12  %tmp_445 = sub i14 %p_shl8_cast, %p_shl9_cast

ST_13: tmp_446 (65)  [1/1] 2.33ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6:13  %tmp_446 = add i12 %h_cast2_cast, %tmp_1375_cast

ST_13: tmp_1479 (66)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6:14  %tmp_1479 = trunc i12 %tmp_446 to i7

ST_13: p_shl6_cast (67)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6:15  %p_shl6_cast = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_1479, i3 0)

ST_13: tmp_1480 (68)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6:16  %tmp_1480 = trunc i12 %tmp_446 to i9

ST_13: p_shl7_cast (69)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6:17  %p_shl7_cast = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_1480, i1 false)

ST_13: tmp_447 (70)  [1/1] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6:18  %tmp_447 = sub i10 %p_shl6_cast, %p_shl7_cast

ST_13: exitcond4 (71)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:1260
.preheader6:19  %exitcond4 = icmp eq i3 %h, -2

ST_13: empty_336 (72)  [1/1] 0.00ns
.preheader6:20  %empty_336 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

ST_13: h_21 (73)  [1/1] 2.26ns  loc: acceleartor_hls_final_solution/components.cpp:1260
.preheader6:21  %h_21 = add i3 1, %h

ST_13: StgValue_85 (74)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1260
.preheader6:22  br i1 %exitcond4, label %.loopexit.loopexit, label %.preheader.preheader

ST_13: StgValue_86 (76)  [1/1] 1.59ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader.preheader:0  br label %.preheader

ST_13: StgValue_87 (133)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 14>: 5.59ns
ST_14: w (78)  [1/1] 0.00ns
.preheader:0  %w = phi i3 [ %w_27, %4 ], [ 0, %.preheader.preheader ]

ST_14: w_cast1_cast1 (79)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader:1  %w_cast1_cast1 = zext i3 %w to i10

ST_14: w_cast1_cast2 (80)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader:2  %w_cast1_cast2 = zext i3 %w to i14

ST_14: w_cast1_cast (81)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader:3  %w_cast1_cast = zext i3 %w to i13

ST_14: tmp_448 (82)  [1/1] 2.34ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader:4  %tmp_448 = add i13 %tmp_443, %w_cast1_cast

ST_14: tmp_1388_cast (83)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader:5  %tmp_1388_cast = zext i13 %tmp_448 to i32

ST_14: left_V_addr (84)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader:6  %left_V_addr = getelementptr [3456 x i8]* %left_V, i32 0, i32 %tmp_1388_cast

ST_14: tmp_449 (85)  [1/1] 2.34ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader:7  %tmp_449 = add i14 %tmp_445, %w_cast1_cast2

ST_14: tmp_1389_cast (86)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader:8  %tmp_1389_cast = zext i14 %tmp_449 to i32

ST_14: output_V_addr (87)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader:9  %output_V_addr = getelementptr [6912 x i8]* %output_V, i32 0, i32 %tmp_1389_cast

ST_14: tmp_450 (88)  [1/1] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader:10  %tmp_450 = add i10 %tmp_447, %w_cast1_cast1

ST_14: tmp_1390_cast (89)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader:11  %tmp_1390_cast = zext i10 %tmp_450 to i32

ST_14: buffer1_1_96_4x4_p_V (90)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader:12  %buffer1_1_96_4x4_p_V = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_5, i32 0, i32 %tmp_1390_cast

ST_14: buffer1_1_96_4x4_p_V_178 (91)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader:13  %buffer1_1_96_4x4_p_V_178 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_11, i32 0, i32 %tmp_1390_cast

ST_14: buffer1_1_96_4x4_p_V_179 (92)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader:14  %buffer1_1_96_4x4_p_V_179 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_4, i32 0, i32 %tmp_1390_cast

ST_14: buffer1_1_96_4x4_p_V_180 (93)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader:15  %buffer1_1_96_4x4_p_V_180 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_9, i32 0, i32 %tmp_1390_cast

ST_14: buffer1_1_96_4x4_p_V_181 (94)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader:16  %buffer1_1_96_4x4_p_V_181 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_10, i32 0, i32 %tmp_1390_cast

ST_14: buffer1_1_96_4x4_p_V_182 (95)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader:17  %buffer1_1_96_4x4_p_V_182 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_3, i32 0, i32 %tmp_1390_cast

ST_14: buffer1_1_96_4x4_p_V_183 (96)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader:18  %buffer1_1_96_4x4_p_V_183 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_7, i32 0, i32 %tmp_1390_cast

ST_14: buffer1_1_96_4x4_p_V_184 (97)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader:19  %buffer1_1_96_4x4_p_V_184 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_8, i32 0, i32 %tmp_1390_cast

ST_14: buffer1_1_96_4x4_p_V_185 (98)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader:20  %buffer1_1_96_4x4_p_V_185 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_12, i32 0, i32 %tmp_1390_cast

ST_14: buffer1_1_96_4x4_p_V_186 (99)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader:21  %buffer1_1_96_4x4_p_V_186 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_2, i32 0, i32 %tmp_1390_cast

ST_14: buffer1_1_96_4x4_p_V_187 (100)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader:22  %buffer1_1_96_4x4_p_V_187 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_6, i32 0, i32 %tmp_1390_cast

ST_14: buffer1_1_96_4x4_p_V_188 (101)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader:23  %buffer1_1_96_4x4_p_V_188 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_1, i32 0, i32 %tmp_1390_cast

ST_14: exitcond (102)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:1261
.preheader:24  %exitcond = icmp eq i3 %w, -2

ST_14: empty_337 (103)  [1/1] 0.00ns
.preheader:25  %empty_337 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

ST_14: w_27 (104)  [1/1] 2.26ns  loc: acceleartor_hls_final_solution/components.cpp:1261
.preheader:26  %w_27 = add i3 %w, 1

ST_14: StgValue_115 (105)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1261
.preheader:27  br i1 %exitcond, label %.preheader6.loopexit, label %1

ST_14: StgValue_116 (107)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
:0  br i1 %tmp_1473, label %3, label %2

ST_14: left_V_load (109)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1262
:0  %left_V_load = load i8* %left_V_addr, align 1

ST_14: buffer1_1_96_4x4_p_V_189 (112)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1262
:0  %buffer1_1_96_4x4_p_V_189 = load i8* %buffer1_1_96_4x4_p_V_185, align 1

ST_14: buffer1_1_96_4x4_p_V_190 (113)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1262
:1  %buffer1_1_96_4x4_p_V_190 = load i8* %buffer1_1_96_4x4_p_V_188, align 1

ST_14: buffer1_1_96_4x4_p_V_191 (114)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1262
:2  %buffer1_1_96_4x4_p_V_191 = load i8* %buffer1_1_96_4x4_p_V_186, align 1

ST_14: buffer1_1_96_4x4_p_V_192 (115)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1262
:3  %buffer1_1_96_4x4_p_V_192 = load i8* %buffer1_1_96_4x4_p_V_182, align 1

ST_14: buffer1_1_96_4x4_p_V_193 (116)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1262
:4  %buffer1_1_96_4x4_p_V_193 = load i8* %buffer1_1_96_4x4_p_V_179, align 1

ST_14: buffer1_1_96_4x4_p_V_194 (117)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1262
:5  %buffer1_1_96_4x4_p_V_194 = load i8* %buffer1_1_96_4x4_p_V, align 1

ST_14: buffer1_1_96_4x4_p_V_195 (118)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1262
:6  %buffer1_1_96_4x4_p_V_195 = load i8* %buffer1_1_96_4x4_p_V_187, align 1

ST_14: buffer1_1_96_4x4_p_V_196 (119)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1262
:7  %buffer1_1_96_4x4_p_V_196 = load i8* %buffer1_1_96_4x4_p_V_183, align 1

ST_14: buffer1_1_96_4x4_p_V_197 (120)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1262
:8  %buffer1_1_96_4x4_p_V_197 = load i8* %buffer1_1_96_4x4_p_V_184, align 1

ST_14: buffer1_1_96_4x4_p_V_198 (121)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1262
:9  %buffer1_1_96_4x4_p_V_198 = load i8* %buffer1_1_96_4x4_p_V_180, align 1

ST_14: buffer1_1_96_4x4_p_V_199 (122)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1262
:10  %buffer1_1_96_4x4_p_V_199 = load i8* %buffer1_1_96_4x4_p_V_181, align 1

ST_14: buffer1_1_96_4x4_p_V_200 (123)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1262
:11  %buffer1_1_96_4x4_p_V_200 = load i8* %buffer1_1_96_4x4_p_V_178, align 1

ST_14: StgValue_130 (131)  [1/1] 0.00ns
.preheader6.loopexit:0  br label %.preheader6


 <State 15>: 4.84ns
ST_15: left_V_load (109)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1262
:0  %left_V_load = load i8* %left_V_addr, align 1

ST_15: StgValue_132 (110)  [1/1] 1.59ns  loc: acceleartor_hls_final_solution/components.cpp:1262
:1  br label %4


 <State 16>: 7.62ns
ST_16: buffer1_1_96_4x4_p_V_189 (112)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1262
:0  %buffer1_1_96_4x4_p_V_189 = load i8* %buffer1_1_96_4x4_p_V_185, align 1

ST_16: buffer1_1_96_4x4_p_V_190 (113)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1262
:1  %buffer1_1_96_4x4_p_V_190 = load i8* %buffer1_1_96_4x4_p_V_188, align 1

ST_16: buffer1_1_96_4x4_p_V_191 (114)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1262
:2  %buffer1_1_96_4x4_p_V_191 = load i8* %buffer1_1_96_4x4_p_V_186, align 1

ST_16: buffer1_1_96_4x4_p_V_192 (115)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1262
:3  %buffer1_1_96_4x4_p_V_192 = load i8* %buffer1_1_96_4x4_p_V_182, align 1

ST_16: buffer1_1_96_4x4_p_V_193 (116)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1262
:4  %buffer1_1_96_4x4_p_V_193 = load i8* %buffer1_1_96_4x4_p_V_179, align 1

ST_16: buffer1_1_96_4x4_p_V_194 (117)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1262
:5  %buffer1_1_96_4x4_p_V_194 = load i8* %buffer1_1_96_4x4_p_V, align 1

ST_16: buffer1_1_96_4x4_p_V_195 (118)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1262
:6  %buffer1_1_96_4x4_p_V_195 = load i8* %buffer1_1_96_4x4_p_V_187, align 1

ST_16: buffer1_1_96_4x4_p_V_196 (119)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1262
:7  %buffer1_1_96_4x4_p_V_196 = load i8* %buffer1_1_96_4x4_p_V_183, align 1

ST_16: buffer1_1_96_4x4_p_V_197 (120)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1262
:8  %buffer1_1_96_4x4_p_V_197 = load i8* %buffer1_1_96_4x4_p_V_184, align 1

ST_16: buffer1_1_96_4x4_p_V_198 (121)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1262
:9  %buffer1_1_96_4x4_p_V_198 = load i8* %buffer1_1_96_4x4_p_V_180, align 1

ST_16: buffer1_1_96_4x4_p_V_199 (122)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1262
:10  %buffer1_1_96_4x4_p_V_199 = load i8* %buffer1_1_96_4x4_p_V_181, align 1

ST_16: buffer1_1_96_4x4_p_V_200 (123)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1262
:11  %buffer1_1_96_4x4_p_V_200 = load i8* %buffer1_1_96_4x4_p_V_178, align 1

ST_16: tmp (124)  [1/1] 2.78ns  loc: acceleartor_hls_final_solution/components.cpp:1262
:12  %tmp = call i8 @_ssdm_op_Mux.ap_auto.12i8.i9(i8 %buffer1_1_96_4x4_p_V_189, i8 %buffer1_1_96_4x4_p_V_190, i8 %buffer1_1_96_4x4_p_V_191, i8 %buffer1_1_96_4x4_p_V_192, i8 %buffer1_1_96_4x4_p_V_193, i8 %buffer1_1_96_4x4_p_V_194, i8 %buffer1_1_96_4x4_p_V_195, i8 %buffer1_1_96_4x4_p_V_196, i8 %buffer1_1_96_4x4_p_V_197, i8 %buffer1_1_96_4x4_p_V_198, i8 %buffer1_1_96_4x4_p_V_199, i8 %buffer1_1_96_4x4_p_V_200, i9 %arrayNo_cast)

ST_16: StgValue_146 (125)  [1/1] 1.59ns
:13  br label %4


 <State 17>: 3.25ns
ST_17: storemerge (127)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
:0  %storemerge = phi i8 [ %left_V_load, %2 ], [ %tmp, %3 ]

ST_17: StgValue_148 (128)  [1/1] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1263
:1  store i8 %storemerge, i8* %output_V_addr, align 1

ST_17: StgValue_149 (129)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1261
:2  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ left_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_9]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_18              (br               ) [ 011111111111111111]
co                       (phi              ) [ 001000000000000000]
tmp_1473                 (trunc            ) [ 000111111111111111]
tmp_s                    (bitconcatenate   ) [ 000000000000000000]
p_shl_cast               (zext             ) [ 000000000000000000]
tmp_434                  (bitconcatenate   ) [ 000000000000000000]
p_shl1_cast              (zext             ) [ 000000000000000000]
tmp_435                  (sub              ) [ 000000000000000000]
tmp_1365_cast            (sext             ) [ 000111111111111111]
exitcond5                (icmp             ) [ 001111111111111111]
empty                    (speclooptripcount) [ 000000000000000000]
co_24                    (add              ) [ 011111111111111111]
StgValue_30              (br               ) [ 000000000000000000]
p_lshr_f_cast            (partselect       ) [ 000111111111100000]
StgValue_33              (ret              ) [ 000000000000000000]
zext_cast                (zext             ) [ 000000000000000000]
mul                      (mul              ) [ 000000000000000000]
tmp_1474                 (partselect       ) [ 000000000000100000]
tmp_436                  (bitconcatenate   ) [ 000000000000000000]
p_shl4_cast              (zext             ) [ 000000000000000000]
tmp_437                  (bitconcatenate   ) [ 000000000000000000]
p_shl5_cast              (zext             ) [ 000000000000000000]
tmp_438                  (sub              ) [ 000000000000000000]
tmp_1370_cast            (sext             ) [ 000000000000011111]
arrayNo                  (urem             ) [ 000000000000000000]
arrayNo_cast             (zext             ) [ 000000000000011111]
tmp_1475                 (bitconcatenate   ) [ 000000000000000000]
tmp_439                  (sext             ) [ 000000000000000000]
p_shl2_cast              (zext             ) [ 000000000000000000]
tmp_1476                 (bitconcatenate   ) [ 000000000000000000]
tmp_440                  (sext             ) [ 000000000000000000]
p_shl3_cast              (zext             ) [ 000000000000000000]
tmp_441                  (sub              ) [ 000000000000000000]
tmp_1375_cast            (sext             ) [ 000000000000011111]
StgValue_62              (br               ) [ 001111111111111111]
h                        (phi              ) [ 000000000000010000]
h_cast2_cast1            (zext             ) [ 000000000000000000]
h_cast2_cast             (zext             ) [ 000000000000000000]
tmp_442                  (add              ) [ 000000000000000000]
tmp_1477                 (trunc            ) [ 000000000000000000]
p_shl10_cast             (bitconcatenate   ) [ 000000000000000000]
p_shl11_cast             (bitconcatenate   ) [ 000000000000000000]
tmp_443                  (sub              ) [ 000000000000001111]
tmp_444                  (add              ) [ 000000000000000000]
tmp_1478                 (trunc            ) [ 000000000000000000]
p_shl8_cast              (bitconcatenate   ) [ 000000000000000000]
p_shl9_cast              (bitconcatenate   ) [ 000000000000000000]
tmp_445                  (sub              ) [ 000000000000001111]
tmp_446                  (add              ) [ 000000000000000000]
tmp_1479                 (trunc            ) [ 000000000000000000]
p_shl6_cast              (bitconcatenate   ) [ 000000000000000000]
tmp_1480                 (trunc            ) [ 000000000000000000]
p_shl7_cast              (bitconcatenate   ) [ 000000000000000000]
tmp_447                  (sub              ) [ 000000000000001111]
exitcond4                (icmp             ) [ 001111111111111111]
empty_336                (speclooptripcount) [ 000000000000000000]
h_21                     (add              ) [ 001111111111111111]
StgValue_85              (br               ) [ 000000000000000000]
StgValue_86              (br               ) [ 001111111111111111]
StgValue_87              (br               ) [ 011111111111111111]
w                        (phi              ) [ 000000000000001000]
w_cast1_cast1            (zext             ) [ 000000000000000000]
w_cast1_cast2            (zext             ) [ 000000000000000000]
w_cast1_cast             (zext             ) [ 000000000000000000]
tmp_448                  (add              ) [ 000000000000000000]
tmp_1388_cast            (zext             ) [ 000000000000000000]
left_V_addr              (getelementptr    ) [ 000000000000000100]
tmp_449                  (add              ) [ 000000000000000000]
tmp_1389_cast            (zext             ) [ 000000000000000000]
output_V_addr            (getelementptr    ) [ 000000000000000111]
tmp_450                  (add              ) [ 000000000000000000]
tmp_1390_cast            (zext             ) [ 000000000000000000]
buffer1_1_96_4x4_p_V     (getelementptr    ) [ 000000000000000010]
buffer1_1_96_4x4_p_V_178 (getelementptr    ) [ 000000000000000010]
buffer1_1_96_4x4_p_V_179 (getelementptr    ) [ 000000000000000010]
buffer1_1_96_4x4_p_V_180 (getelementptr    ) [ 000000000000000010]
buffer1_1_96_4x4_p_V_181 (getelementptr    ) [ 000000000000000010]
buffer1_1_96_4x4_p_V_182 (getelementptr    ) [ 000000000000000010]
buffer1_1_96_4x4_p_V_183 (getelementptr    ) [ 000000000000000010]
buffer1_1_96_4x4_p_V_184 (getelementptr    ) [ 000000000000000010]
buffer1_1_96_4x4_p_V_185 (getelementptr    ) [ 000000000000000010]
buffer1_1_96_4x4_p_V_186 (getelementptr    ) [ 000000000000000010]
buffer1_1_96_4x4_p_V_187 (getelementptr    ) [ 000000000000000010]
buffer1_1_96_4x4_p_V_188 (getelementptr    ) [ 000000000000000010]
exitcond                 (icmp             ) [ 001111111111111111]
empty_337                (speclooptripcount) [ 000000000000000000]
w_27                     (add              ) [ 001111111111111111]
StgValue_115             (br               ) [ 000000000000000000]
StgValue_116             (br               ) [ 000000000000000000]
StgValue_130             (br               ) [ 001111111111111111]
left_V_load              (load             ) [ 001111111111111111]
StgValue_132             (br               ) [ 001111111111111111]
buffer1_1_96_4x4_p_V_189 (load             ) [ 000000000000000000]
buffer1_1_96_4x4_p_V_190 (load             ) [ 000000000000000000]
buffer1_1_96_4x4_p_V_191 (load             ) [ 000000000000000000]
buffer1_1_96_4x4_p_V_192 (load             ) [ 000000000000000000]
buffer1_1_96_4x4_p_V_193 (load             ) [ 000000000000000000]
buffer1_1_96_4x4_p_V_194 (load             ) [ 000000000000000000]
buffer1_1_96_4x4_p_V_195 (load             ) [ 000000000000000000]
buffer1_1_96_4x4_p_V_196 (load             ) [ 000000000000000000]
buffer1_1_96_4x4_p_V_197 (load             ) [ 000000000000000000]
buffer1_1_96_4x4_p_V_198 (load             ) [ 000000000000000000]
buffer1_1_96_4x4_p_V_199 (load             ) [ 000000000000000000]
buffer1_1_96_4x4_p_V_200 (load             ) [ 000000000000000000]
tmp                      (mux              ) [ 001111111111111111]
StgValue_146             (br               ) [ 001111111111111111]
storemerge               (phi              ) [ 000000000000000001]
StgValue_148             (store            ) [ 000000000000000000]
StgValue_149             (br               ) [ 001111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="left_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="left_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buffer1_1_96_4x4_p_V_12">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buffer1_1_96_4x4_p_V_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buffer1_1_96_4x4_p_V_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="buffer1_1_96_4x4_p_V_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="buffer1_1_96_4x4_p_V_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="buffer1_1_96_4x4_p_V_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="buffer1_1_96_4x4_p_V_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="buffer1_1_96_4x4_p_V_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="buffer1_1_96_4x4_p_V_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="buffer1_1_96_4x4_p_V_9">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="buffer1_1_96_4x4_p_V_10">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="buffer1_1_96_4x4_p_V_11">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i12.i1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i11.i3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i13.i1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i9.i1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.12i8.i9"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="left_V_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="13" slack="0"/>
<pin id="94" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="left_V_addr/14 "/>
</bind>
</comp>

<comp id="97" class="1004" name="output_V_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="8" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="14" slack="0"/>
<pin id="101" dir="1" index="3" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr/14 "/>
</bind>
</comp>

<comp id="104" class="1004" name="buffer1_1_96_4x4_p_V_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="10" slack="0"/>
<pin id="108" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V/14 "/>
</bind>
</comp>

<comp id="111" class="1004" name="buffer1_1_96_4x4_p_V_178_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="8" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="10" slack="0"/>
<pin id="115" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_178/14 "/>
</bind>
</comp>

<comp id="118" class="1004" name="buffer1_1_96_4x4_p_V_179_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="10" slack="0"/>
<pin id="122" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_179/14 "/>
</bind>
</comp>

<comp id="125" class="1004" name="buffer1_1_96_4x4_p_V_180_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="8" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="10" slack="0"/>
<pin id="129" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_180/14 "/>
</bind>
</comp>

<comp id="132" class="1004" name="buffer1_1_96_4x4_p_V_181_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="10" slack="0"/>
<pin id="136" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_181/14 "/>
</bind>
</comp>

<comp id="139" class="1004" name="buffer1_1_96_4x4_p_V_182_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="10" slack="0"/>
<pin id="143" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_182/14 "/>
</bind>
</comp>

<comp id="146" class="1004" name="buffer1_1_96_4x4_p_V_183_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="10" slack="0"/>
<pin id="150" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_183/14 "/>
</bind>
</comp>

<comp id="153" class="1004" name="buffer1_1_96_4x4_p_V_184_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="10" slack="0"/>
<pin id="157" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_184/14 "/>
</bind>
</comp>

<comp id="160" class="1004" name="buffer1_1_96_4x4_p_V_185_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="10" slack="0"/>
<pin id="164" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_185/14 "/>
</bind>
</comp>

<comp id="167" class="1004" name="buffer1_1_96_4x4_p_V_186_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="10" slack="0"/>
<pin id="171" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_186/14 "/>
</bind>
</comp>

<comp id="174" class="1004" name="buffer1_1_96_4x4_p_V_187_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="10" slack="0"/>
<pin id="178" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_187/14 "/>
</bind>
</comp>

<comp id="181" class="1004" name="buffer1_1_96_4x4_p_V_188_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="10" slack="0"/>
<pin id="185" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_188/14 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_access_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="12" slack="0"/>
<pin id="190" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="191" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="left_V_load/14 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="9" slack="0"/>
<pin id="195" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="196" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_189/14 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_access_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="9" slack="0"/>
<pin id="200" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="201" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_190/14 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="9" slack="0"/>
<pin id="205" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="206" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_191/14 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="9" slack="0"/>
<pin id="210" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="211" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_192/14 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_access_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="9" slack="0"/>
<pin id="215" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="216" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_193/14 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_access_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="9" slack="0"/>
<pin id="220" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="221" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_194/14 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_access_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="9" slack="0"/>
<pin id="225" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="226" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_195/14 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_access_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="9" slack="0"/>
<pin id="230" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="231" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_196/14 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_access_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="9" slack="0"/>
<pin id="235" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="236" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_197/14 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_access_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="9" slack="0"/>
<pin id="240" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="241" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_198/14 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_access_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="9" slack="0"/>
<pin id="245" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="246" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_199/14 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_access_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="9" slack="0"/>
<pin id="250" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="251" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_200/14 "/>
</bind>
</comp>

<comp id="253" class="1004" name="StgValue_148_access_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="13" slack="2"/>
<pin id="255" dir="0" index="1" bw="8" slack="0"/>
<pin id="256" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_148/17 "/>
</bind>
</comp>

<comp id="257" class="1005" name="co_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="1"/>
<pin id="259" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="261" class="1004" name="co_phi_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="1"/>
<pin id="263" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="8" slack="0"/>
<pin id="265" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/2 "/>
</bind>
</comp>

<comp id="268" class="1005" name="h_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="3" slack="1"/>
<pin id="270" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="272" class="1004" name="h_phi_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="1"/>
<pin id="274" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="3" slack="0"/>
<pin id="276" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/13 "/>
</bind>
</comp>

<comp id="279" class="1005" name="w_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="3" slack="1"/>
<pin id="281" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="283" class="1004" name="w_phi_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="3" slack="0"/>
<pin id="285" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="1" slack="1"/>
<pin id="287" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/14 "/>
</bind>
</comp>

<comp id="290" class="1005" name="storemerge_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="292" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="293" class="1004" name="storemerge_phi_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="1"/>
<pin id="295" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="296" dir="0" index="2" bw="8" slack="1"/>
<pin id="297" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/17 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_1473_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="0"/>
<pin id="302" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1473/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_s_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="11" slack="0"/>
<pin id="306" dir="0" index="1" bw="8" slack="0"/>
<pin id="307" dir="0" index="2" bw="1" slack="0"/>
<pin id="308" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="p_shl_cast_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="11" slack="0"/>
<pin id="314" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_434_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="9" slack="0"/>
<pin id="318" dir="0" index="1" bw="8" slack="0"/>
<pin id="319" dir="0" index="2" bw="1" slack="0"/>
<pin id="320" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_434/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="p_shl1_cast_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="9" slack="0"/>
<pin id="326" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_435_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="11" slack="0"/>
<pin id="330" dir="0" index="1" bw="9" slack="0"/>
<pin id="331" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_435/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_1365_cast_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="12" slack="0"/>
<pin id="336" dir="1" index="1" bw="13" slack="11"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1365_cast/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="exitcond5_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="0"/>
<pin id="340" dir="0" index="1" bw="7" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="co_24_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="8" slack="0"/>
<pin id="347" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_24/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="p_lshr_f_cast_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="7" slack="0"/>
<pin id="352" dir="0" index="1" bw="8" slack="0"/>
<pin id="353" dir="0" index="2" bw="1" slack="0"/>
<pin id="354" dir="0" index="3" bw="4" slack="0"/>
<pin id="355" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr_f_cast/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="grp_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="7" slack="0"/>
<pin id="362" dir="0" index="1" bw="5" slack="0"/>
<pin id="363" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="arrayNo/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="zext_cast_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="7" slack="9"/>
<pin id="368" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_cast/11 "/>
</bind>
</comp>

<comp id="369" class="1004" name="mul_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="7" slack="0"/>
<pin id="371" dir="0" index="1" bw="9" slack="0"/>
<pin id="372" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/11 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_1474_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="5" slack="0"/>
<pin id="377" dir="0" index="1" bw="16" slack="0"/>
<pin id="378" dir="0" index="2" bw="5" slack="0"/>
<pin id="379" dir="0" index="3" bw="5" slack="0"/>
<pin id="380" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1474/11 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_436_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="10" slack="0"/>
<pin id="387" dir="0" index="1" bw="7" slack="10"/>
<pin id="388" dir="0" index="2" bw="1" slack="0"/>
<pin id="389" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_436/12 "/>
</bind>
</comp>

<comp id="392" class="1004" name="p_shl4_cast_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="10" slack="0"/>
<pin id="394" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/12 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_437_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="8" slack="0"/>
<pin id="398" dir="0" index="1" bw="7" slack="10"/>
<pin id="399" dir="0" index="2" bw="1" slack="0"/>
<pin id="400" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_437/12 "/>
</bind>
</comp>

<comp id="403" class="1004" name="p_shl5_cast_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="8" slack="0"/>
<pin id="405" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl5_cast/12 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_438_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="10" slack="0"/>
<pin id="409" dir="0" index="1" bw="8" slack="0"/>
<pin id="410" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_438/12 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_1370_cast_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="11" slack="0"/>
<pin id="415" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1370_cast/12 "/>
</bind>
</comp>

<comp id="417" class="1004" name="arrayNo_cast_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="5" slack="0"/>
<pin id="419" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayNo_cast/12 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_1475_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="8" slack="0"/>
<pin id="423" dir="0" index="1" bw="5" slack="1"/>
<pin id="424" dir="0" index="2" bw="1" slack="0"/>
<pin id="425" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1475/12 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_439_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="8" slack="0"/>
<pin id="430" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_439/12 "/>
</bind>
</comp>

<comp id="432" class="1004" name="p_shl2_cast_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="8" slack="0"/>
<pin id="434" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/12 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_1476_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="6" slack="0"/>
<pin id="438" dir="0" index="1" bw="5" slack="1"/>
<pin id="439" dir="0" index="2" bw="1" slack="0"/>
<pin id="440" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1476/12 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp_440_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="6" slack="0"/>
<pin id="445" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_440/12 "/>
</bind>
</comp>

<comp id="447" class="1004" name="p_shl3_cast_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="6" slack="0"/>
<pin id="449" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/12 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_441_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="10" slack="0"/>
<pin id="453" dir="0" index="1" bw="8" slack="0"/>
<pin id="454" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_441/12 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp_1375_cast_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="11" slack="0"/>
<pin id="459" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1375_cast/12 "/>
</bind>
</comp>

<comp id="461" class="1004" name="h_cast2_cast1_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="3" slack="0"/>
<pin id="463" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="h_cast2_cast1/13 "/>
</bind>
</comp>

<comp id="465" class="1004" name="h_cast2_cast_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="3" slack="0"/>
<pin id="467" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="h_cast2_cast/13 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp_442_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="3" slack="0"/>
<pin id="471" dir="0" index="1" bw="11" slack="1"/>
<pin id="472" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_442/13 "/>
</bind>
</comp>

<comp id="474" class="1004" name="tmp_1477_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="12" slack="0"/>
<pin id="476" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1477/13 "/>
</bind>
</comp>

<comp id="478" class="1004" name="p_shl10_cast_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="13" slack="0"/>
<pin id="480" dir="0" index="1" bw="10" slack="0"/>
<pin id="481" dir="0" index="2" bw="1" slack="0"/>
<pin id="482" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl10_cast/13 "/>
</bind>
</comp>

<comp id="486" class="1004" name="p_shl11_cast_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="13" slack="0"/>
<pin id="488" dir="0" index="1" bw="12" slack="0"/>
<pin id="489" dir="0" index="2" bw="1" slack="0"/>
<pin id="490" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl11_cast/13 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_443_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="13" slack="0"/>
<pin id="496" dir="0" index="1" bw="13" slack="0"/>
<pin id="497" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_443/13 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_444_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="3" slack="0"/>
<pin id="502" dir="0" index="1" bw="12" slack="11"/>
<pin id="503" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_444/13 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_1478_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="13" slack="0"/>
<pin id="507" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1478/13 "/>
</bind>
</comp>

<comp id="509" class="1004" name="p_shl8_cast_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="14" slack="0"/>
<pin id="511" dir="0" index="1" bw="11" slack="0"/>
<pin id="512" dir="0" index="2" bw="1" slack="0"/>
<pin id="513" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl8_cast/13 "/>
</bind>
</comp>

<comp id="517" class="1004" name="p_shl9_cast_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="14" slack="0"/>
<pin id="519" dir="0" index="1" bw="13" slack="0"/>
<pin id="520" dir="0" index="2" bw="1" slack="0"/>
<pin id="521" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl9_cast/13 "/>
</bind>
</comp>

<comp id="525" class="1004" name="tmp_445_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="14" slack="0"/>
<pin id="527" dir="0" index="1" bw="14" slack="0"/>
<pin id="528" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_445/13 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp_446_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="3" slack="0"/>
<pin id="533" dir="0" index="1" bw="11" slack="1"/>
<pin id="534" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_446/13 "/>
</bind>
</comp>

<comp id="536" class="1004" name="tmp_1479_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="12" slack="0"/>
<pin id="538" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1479/13 "/>
</bind>
</comp>

<comp id="540" class="1004" name="p_shl6_cast_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="10" slack="0"/>
<pin id="542" dir="0" index="1" bw="7" slack="0"/>
<pin id="543" dir="0" index="2" bw="1" slack="0"/>
<pin id="544" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6_cast/13 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp_1480_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="12" slack="0"/>
<pin id="550" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1480/13 "/>
</bind>
</comp>

<comp id="552" class="1004" name="p_shl7_cast_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="10" slack="0"/>
<pin id="554" dir="0" index="1" bw="9" slack="0"/>
<pin id="555" dir="0" index="2" bw="1" slack="0"/>
<pin id="556" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl7_cast/13 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_447_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="10" slack="0"/>
<pin id="562" dir="0" index="1" bw="10" slack="0"/>
<pin id="563" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_447/13 "/>
</bind>
</comp>

<comp id="566" class="1004" name="exitcond4_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="3" slack="0"/>
<pin id="568" dir="0" index="1" bw="2" slack="0"/>
<pin id="569" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/13 "/>
</bind>
</comp>

<comp id="572" class="1004" name="h_21_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="0"/>
<pin id="574" dir="0" index="1" bw="3" slack="0"/>
<pin id="575" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_21/13 "/>
</bind>
</comp>

<comp id="578" class="1004" name="w_cast1_cast1_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="3" slack="0"/>
<pin id="580" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="w_cast1_cast1/14 "/>
</bind>
</comp>

<comp id="582" class="1004" name="w_cast1_cast2_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="3" slack="0"/>
<pin id="584" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="w_cast1_cast2/14 "/>
</bind>
</comp>

<comp id="586" class="1004" name="w_cast1_cast_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="3" slack="0"/>
<pin id="588" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="w_cast1_cast/14 "/>
</bind>
</comp>

<comp id="590" class="1004" name="tmp_448_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="13" slack="1"/>
<pin id="592" dir="0" index="1" bw="3" slack="0"/>
<pin id="593" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_448/14 "/>
</bind>
</comp>

<comp id="595" class="1004" name="tmp_1388_cast_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="13" slack="0"/>
<pin id="597" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1388_cast/14 "/>
</bind>
</comp>

<comp id="600" class="1004" name="tmp_449_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="14" slack="1"/>
<pin id="602" dir="0" index="1" bw="3" slack="0"/>
<pin id="603" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_449/14 "/>
</bind>
</comp>

<comp id="605" class="1004" name="tmp_1389_cast_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="14" slack="0"/>
<pin id="607" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1389_cast/14 "/>
</bind>
</comp>

<comp id="610" class="1004" name="tmp_450_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="10" slack="1"/>
<pin id="612" dir="0" index="1" bw="3" slack="0"/>
<pin id="613" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_450/14 "/>
</bind>
</comp>

<comp id="615" class="1004" name="tmp_1390_cast_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="10" slack="0"/>
<pin id="617" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1390_cast/14 "/>
</bind>
</comp>

<comp id="631" class="1004" name="exitcond_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="3" slack="0"/>
<pin id="633" dir="0" index="1" bw="2" slack="0"/>
<pin id="634" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/14 "/>
</bind>
</comp>

<comp id="637" class="1004" name="w_27_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="3" slack="0"/>
<pin id="639" dir="0" index="1" bw="1" slack="0"/>
<pin id="640" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_27/14 "/>
</bind>
</comp>

<comp id="643" class="1004" name="tmp_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="8" slack="0"/>
<pin id="645" dir="0" index="1" bw="8" slack="0"/>
<pin id="646" dir="0" index="2" bw="8" slack="0"/>
<pin id="647" dir="0" index="3" bw="8" slack="0"/>
<pin id="648" dir="0" index="4" bw="8" slack="0"/>
<pin id="649" dir="0" index="5" bw="8" slack="0"/>
<pin id="650" dir="0" index="6" bw="8" slack="0"/>
<pin id="651" dir="0" index="7" bw="8" slack="0"/>
<pin id="652" dir="0" index="8" bw="8" slack="0"/>
<pin id="653" dir="0" index="9" bw="8" slack="0"/>
<pin id="654" dir="0" index="10" bw="8" slack="0"/>
<pin id="655" dir="0" index="11" bw="8" slack="0"/>
<pin id="656" dir="0" index="12" bw="8" slack="0"/>
<pin id="657" dir="0" index="13" bw="5" slack="3"/>
<pin id="658" dir="1" index="14" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/16 "/>
</bind>
</comp>

<comp id="672" class="1005" name="tmp_1473_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="12"/>
<pin id="674" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1473 "/>
</bind>
</comp>

<comp id="676" class="1005" name="tmp_1365_cast_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="13" slack="11"/>
<pin id="678" dir="1" index="1" bw="13" slack="11"/>
</pin_list>
<bind>
<opset="tmp_1365_cast "/>
</bind>
</comp>

<comp id="684" class="1005" name="co_24_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="8" slack="0"/>
<pin id="686" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="co_24 "/>
</bind>
</comp>

<comp id="689" class="1005" name="p_lshr_f_cast_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="7" slack="1"/>
<pin id="691" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_lshr_f_cast "/>
</bind>
</comp>

<comp id="697" class="1005" name="tmp_1474_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="5" slack="1"/>
<pin id="699" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1474 "/>
</bind>
</comp>

<comp id="703" class="1005" name="tmp_1370_cast_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="12" slack="1"/>
<pin id="705" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1370_cast "/>
</bind>
</comp>

<comp id="708" class="1005" name="arrayNo_cast_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="9" slack="3"/>
<pin id="710" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="arrayNo_cast "/>
</bind>
</comp>

<comp id="713" class="1005" name="tmp_1375_cast_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="12" slack="1"/>
<pin id="715" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1375_cast "/>
</bind>
</comp>

<comp id="718" class="1005" name="tmp_443_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="13" slack="1"/>
<pin id="720" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_443 "/>
</bind>
</comp>

<comp id="723" class="1005" name="tmp_445_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="14" slack="1"/>
<pin id="725" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_445 "/>
</bind>
</comp>

<comp id="728" class="1005" name="tmp_447_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="10" slack="1"/>
<pin id="730" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_447 "/>
</bind>
</comp>

<comp id="736" class="1005" name="h_21_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="3" slack="0"/>
<pin id="738" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="h_21 "/>
</bind>
</comp>

<comp id="741" class="1005" name="left_V_addr_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="12" slack="1"/>
<pin id="743" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="left_V_addr "/>
</bind>
</comp>

<comp id="746" class="1005" name="output_V_addr_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="13" slack="2"/>
<pin id="748" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="output_V_addr "/>
</bind>
</comp>

<comp id="751" class="1005" name="buffer1_1_96_4x4_p_V_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="9" slack="1"/>
<pin id="753" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V "/>
</bind>
</comp>

<comp id="756" class="1005" name="buffer1_1_96_4x4_p_V_178_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="9" slack="1"/>
<pin id="758" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_178 "/>
</bind>
</comp>

<comp id="761" class="1005" name="buffer1_1_96_4x4_p_V_179_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="9" slack="1"/>
<pin id="763" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_179 "/>
</bind>
</comp>

<comp id="766" class="1005" name="buffer1_1_96_4x4_p_V_180_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="9" slack="1"/>
<pin id="768" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_180 "/>
</bind>
</comp>

<comp id="771" class="1005" name="buffer1_1_96_4x4_p_V_181_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="9" slack="1"/>
<pin id="773" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_181 "/>
</bind>
</comp>

<comp id="776" class="1005" name="buffer1_1_96_4x4_p_V_182_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="9" slack="1"/>
<pin id="778" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_182 "/>
</bind>
</comp>

<comp id="781" class="1005" name="buffer1_1_96_4x4_p_V_183_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="9" slack="1"/>
<pin id="783" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_183 "/>
</bind>
</comp>

<comp id="786" class="1005" name="buffer1_1_96_4x4_p_V_184_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="9" slack="1"/>
<pin id="788" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_184 "/>
</bind>
</comp>

<comp id="791" class="1005" name="buffer1_1_96_4x4_p_V_185_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="9" slack="1"/>
<pin id="793" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_185 "/>
</bind>
</comp>

<comp id="796" class="1005" name="buffer1_1_96_4x4_p_V_186_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="9" slack="1"/>
<pin id="798" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_186 "/>
</bind>
</comp>

<comp id="801" class="1005" name="buffer1_1_96_4x4_p_V_187_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="9" slack="1"/>
<pin id="803" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_187 "/>
</bind>
</comp>

<comp id="806" class="1005" name="buffer1_1_96_4x4_p_V_188_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="9" slack="1"/>
<pin id="808" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_188 "/>
</bind>
</comp>

<comp id="814" class="1005" name="w_27_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="3" slack="0"/>
<pin id="816" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="w_27 "/>
</bind>
</comp>

<comp id="819" class="1005" name="left_V_load_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="8" slack="1"/>
<pin id="821" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="left_V_load "/>
</bind>
</comp>

<comp id="824" class="1005" name="tmp_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="8" slack="1"/>
<pin id="826" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="86" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="2" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="86" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="14" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="86" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="26" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="86" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="12" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="86" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="22" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="86" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="24" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="86" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="10" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="86" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="18" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="86" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="20" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="86" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="4" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="86" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="8" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="86" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="16" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="86" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="6" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="86" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="192"><net_src comp="90" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="197"><net_src comp="160" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="181" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="207"><net_src comp="167" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="139" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="118" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="222"><net_src comp="104" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="227"><net_src comp="174" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="232"><net_src comp="146" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="237"><net_src comp="153" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="242"><net_src comp="125" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="247"><net_src comp="132" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="111" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="260"><net_src comp="28" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="267"><net_src comp="257" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="32" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="278"><net_src comp="268" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="32" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="289"><net_src comp="279" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="299"><net_src comp="293" pin="4"/><net_sink comp="253" pin=1"/></net>

<net id="303"><net_src comp="261" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="309"><net_src comp="30" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="261" pin="4"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="32" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="315"><net_src comp="304" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="321"><net_src comp="34" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="261" pin="4"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="36" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="327"><net_src comp="316" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="332"><net_src comp="312" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="324" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="337"><net_src comp="328" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="261" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="38" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="44" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="261" pin="4"/><net_sink comp="344" pin=1"/></net>

<net id="356"><net_src comp="46" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="261" pin="4"/><net_sink comp="350" pin=1"/></net>

<net id="358"><net_src comp="48" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="359"><net_src comp="50" pin="0"/><net_sink comp="350" pin=3"/></net>

<net id="364"><net_src comp="350" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="52" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="373"><net_src comp="366" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="54" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="381"><net_src comp="56" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="369" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="383"><net_src comp="58" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="384"><net_src comp="60" pin="0"/><net_sink comp="375" pin=3"/></net>

<net id="390"><net_src comp="62" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="32" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="395"><net_src comp="385" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="401"><net_src comp="64" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="402"><net_src comp="36" pin="0"/><net_sink comp="396" pin=2"/></net>

<net id="406"><net_src comp="396" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="411"><net_src comp="392" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="403" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="416"><net_src comp="407" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="420"><net_src comp="360" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="426"><net_src comp="66" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="32" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="431"><net_src comp="421" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="428" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="441"><net_src comp="68" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="36" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="446"><net_src comp="436" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="450"><net_src comp="443" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="455"><net_src comp="432" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="447" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="460"><net_src comp="451" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="464"><net_src comp="272" pin="4"/><net_sink comp="461" pin=0"/></net>

<net id="468"><net_src comp="272" pin="4"/><net_sink comp="465" pin=0"/></net>

<net id="473"><net_src comp="465" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="477"><net_src comp="469" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="483"><net_src comp="70" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="474" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="485"><net_src comp="32" pin="0"/><net_sink comp="478" pin=2"/></net>

<net id="491"><net_src comp="72" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="469" pin="2"/><net_sink comp="486" pin=1"/></net>

<net id="493"><net_src comp="36" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="498"><net_src comp="478" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="486" pin="3"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="461" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="508"><net_src comp="500" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="514"><net_src comp="74" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="515"><net_src comp="505" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="516"><net_src comp="32" pin="0"/><net_sink comp="509" pin=2"/></net>

<net id="522"><net_src comp="76" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="500" pin="2"/><net_sink comp="517" pin=1"/></net>

<net id="524"><net_src comp="36" pin="0"/><net_sink comp="517" pin=2"/></net>

<net id="529"><net_src comp="509" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="517" pin="3"/><net_sink comp="525" pin=1"/></net>

<net id="535"><net_src comp="465" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="539"><net_src comp="531" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="545"><net_src comp="62" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="546"><net_src comp="536" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="547"><net_src comp="32" pin="0"/><net_sink comp="540" pin=2"/></net>

<net id="551"><net_src comp="531" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="557"><net_src comp="78" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="558"><net_src comp="548" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="559"><net_src comp="36" pin="0"/><net_sink comp="552" pin=2"/></net>

<net id="564"><net_src comp="540" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="552" pin="3"/><net_sink comp="560" pin=1"/></net>

<net id="570"><net_src comp="272" pin="4"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="80" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="576"><net_src comp="84" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="272" pin="4"/><net_sink comp="572" pin=1"/></net>

<net id="581"><net_src comp="283" pin="4"/><net_sink comp="578" pin=0"/></net>

<net id="585"><net_src comp="283" pin="4"/><net_sink comp="582" pin=0"/></net>

<net id="589"><net_src comp="283" pin="4"/><net_sink comp="586" pin=0"/></net>

<net id="594"><net_src comp="586" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="598"><net_src comp="590" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="604"><net_src comp="582" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="608"><net_src comp="600" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="614"><net_src comp="578" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="618"><net_src comp="610" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="620"><net_src comp="615" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="621"><net_src comp="615" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="622"><net_src comp="615" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="623"><net_src comp="615" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="624"><net_src comp="615" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="625"><net_src comp="615" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="626"><net_src comp="615" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="627"><net_src comp="615" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="628"><net_src comp="615" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="629"><net_src comp="615" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="630"><net_src comp="615" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="635"><net_src comp="283" pin="4"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="80" pin="0"/><net_sink comp="631" pin=1"/></net>

<net id="641"><net_src comp="283" pin="4"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="84" pin="0"/><net_sink comp="637" pin=1"/></net>

<net id="659"><net_src comp="88" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="660"><net_src comp="193" pin="2"/><net_sink comp="643" pin=1"/></net>

<net id="661"><net_src comp="198" pin="2"/><net_sink comp="643" pin=2"/></net>

<net id="662"><net_src comp="203" pin="2"/><net_sink comp="643" pin=3"/></net>

<net id="663"><net_src comp="208" pin="2"/><net_sink comp="643" pin=4"/></net>

<net id="664"><net_src comp="213" pin="2"/><net_sink comp="643" pin=5"/></net>

<net id="665"><net_src comp="218" pin="2"/><net_sink comp="643" pin=6"/></net>

<net id="666"><net_src comp="223" pin="2"/><net_sink comp="643" pin=7"/></net>

<net id="667"><net_src comp="228" pin="2"/><net_sink comp="643" pin=8"/></net>

<net id="668"><net_src comp="233" pin="2"/><net_sink comp="643" pin=9"/></net>

<net id="669"><net_src comp="238" pin="2"/><net_sink comp="643" pin=10"/></net>

<net id="670"><net_src comp="243" pin="2"/><net_sink comp="643" pin=11"/></net>

<net id="671"><net_src comp="248" pin="2"/><net_sink comp="643" pin=12"/></net>

<net id="675"><net_src comp="300" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="679"><net_src comp="334" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="687"><net_src comp="344" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="692"><net_src comp="350" pin="4"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="694"><net_src comp="689" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="695"><net_src comp="689" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="696"><net_src comp="689" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="700"><net_src comp="375" pin="4"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="702"><net_src comp="697" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="706"><net_src comp="413" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="711"><net_src comp="417" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="643" pin=13"/></net>

<net id="716"><net_src comp="457" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="721"><net_src comp="494" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="726"><net_src comp="525" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="731"><net_src comp="560" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="739"><net_src comp="572" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="744"><net_src comp="90" pin="3"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="749"><net_src comp="97" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="754"><net_src comp="104" pin="3"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="759"><net_src comp="111" pin="3"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="764"><net_src comp="118" pin="3"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="769"><net_src comp="125" pin="3"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="774"><net_src comp="132" pin="3"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="779"><net_src comp="139" pin="3"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="784"><net_src comp="146" pin="3"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="789"><net_src comp="153" pin="3"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="794"><net_src comp="160" pin="3"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="799"><net_src comp="167" pin="3"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="804"><net_src comp="174" pin="3"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="809"><net_src comp="181" pin="3"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="817"><net_src comp="637" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="822"><net_src comp="188" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="827"><net_src comp="643" pin="14"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="293" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_V | {17 }
 - Input state : 
	Port: shuffle_96_p : left_V | {14 15 }
	Port: shuffle_96_p : buffer1_1_96_4x4_p_V_12 | {14 16 }
	Port: shuffle_96_p : buffer1_1_96_4x4_p_V_1 | {14 16 }
	Port: shuffle_96_p : buffer1_1_96_4x4_p_V_2 | {14 16 }
	Port: shuffle_96_p : buffer1_1_96_4x4_p_V_3 | {14 16 }
	Port: shuffle_96_p : buffer1_1_96_4x4_p_V_4 | {14 16 }
	Port: shuffle_96_p : buffer1_1_96_4x4_p_V_5 | {14 16 }
	Port: shuffle_96_p : buffer1_1_96_4x4_p_V_6 | {14 16 }
	Port: shuffle_96_p : buffer1_1_96_4x4_p_V_7 | {14 16 }
	Port: shuffle_96_p : buffer1_1_96_4x4_p_V_8 | {14 16 }
	Port: shuffle_96_p : buffer1_1_96_4x4_p_V_9 | {14 16 }
	Port: shuffle_96_p : buffer1_1_96_4x4_p_V_10 | {14 16 }
	Port: shuffle_96_p : buffer1_1_96_4x4_p_V_11 | {14 16 }
  - Chain level:
	State 1
	State 2
		tmp_1473 : 1
		tmp_s : 1
		p_shl_cast : 2
		tmp_434 : 1
		p_shl1_cast : 2
		tmp_435 : 3
		tmp_1365_cast : 4
		exitcond5 : 1
		co_24 : 1
		StgValue_30 : 2
		p_lshr_f_cast : 1
		arrayNo : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		mul : 1
		tmp_1474 : 2
	State 12
		p_shl4_cast : 1
		p_shl5_cast : 1
		tmp_438 : 2
		tmp_1370_cast : 3
		arrayNo_cast : 1
		tmp_439 : 1
		p_shl2_cast : 2
		tmp_440 : 1
		p_shl3_cast : 2
		tmp_441 : 3
		tmp_1375_cast : 4
	State 13
		h_cast2_cast1 : 1
		h_cast2_cast : 1
		tmp_442 : 2
		tmp_1477 : 3
		p_shl10_cast : 4
		p_shl11_cast : 3
		tmp_443 : 5
		tmp_444 : 2
		tmp_1478 : 3
		p_shl8_cast : 4
		p_shl9_cast : 3
		tmp_445 : 5
		tmp_446 : 2
		tmp_1479 : 3
		p_shl6_cast : 4
		tmp_1480 : 3
		p_shl7_cast : 4
		tmp_447 : 5
		exitcond4 : 1
		h_21 : 1
		StgValue_85 : 2
	State 14
		w_cast1_cast1 : 1
		w_cast1_cast2 : 1
		w_cast1_cast : 1
		tmp_448 : 2
		tmp_1388_cast : 3
		left_V_addr : 4
		tmp_449 : 2
		tmp_1389_cast : 3
		output_V_addr : 4
		tmp_450 : 2
		tmp_1390_cast : 3
		buffer1_1_96_4x4_p_V : 4
		buffer1_1_96_4x4_p_V_178 : 4
		buffer1_1_96_4x4_p_V_179 : 4
		buffer1_1_96_4x4_p_V_180 : 4
		buffer1_1_96_4x4_p_V_181 : 4
		buffer1_1_96_4x4_p_V_182 : 4
		buffer1_1_96_4x4_p_V_183 : 4
		buffer1_1_96_4x4_p_V_184 : 4
		buffer1_1_96_4x4_p_V_185 : 4
		buffer1_1_96_4x4_p_V_186 : 4
		buffer1_1_96_4x4_p_V_187 : 4
		buffer1_1_96_4x4_p_V_188 : 4
		exitcond : 1
		w_27 : 1
		StgValue_115 : 2
		left_V_load : 5
		buffer1_1_96_4x4_p_V_189 : 5
		buffer1_1_96_4x4_p_V_190 : 5
		buffer1_1_96_4x4_p_V_191 : 5
		buffer1_1_96_4x4_p_V_192 : 5
		buffer1_1_96_4x4_p_V_193 : 5
		buffer1_1_96_4x4_p_V_194 : 5
		buffer1_1_96_4x4_p_V_195 : 5
		buffer1_1_96_4x4_p_V_196 : 5
		buffer1_1_96_4x4_p_V_197 : 5
		buffer1_1_96_4x4_p_V_198 : 5
		buffer1_1_96_4x4_p_V_199 : 5
		buffer1_1_96_4x4_p_V_200 : 5
	State 15
	State 16
		tmp : 1
	State 17
		StgValue_148 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |     co_24_fu_344     |    0    |    29   |    13   |
|          |    tmp_442_fu_469    |    0    |    38   |    16   |
|          |    tmp_444_fu_500    |    0    |    41   |    17   |
|          |    tmp_446_fu_531    |    0    |    38   |    16   |
|    add   |      h_21_fu_572     |    0    |    14   |    9    |
|          |    tmp_448_fu_590    |    0    |    44   |    18   |
|          |    tmp_449_fu_600    |    0    |    47   |    19   |
|          |    tmp_450_fu_610    |    0    |    35   |    15   |
|          |      w_27_fu_637     |    0    |    14   |    9    |
|----------|----------------------|---------|---------|---------|
|          |    tmp_435_fu_328    |    0    |    38   |    16   |
|          |    tmp_438_fu_407    |    0    |    35   |    15   |
|    sub   |    tmp_441_fu_451    |    0    |    35   |    15   |
|          |    tmp_443_fu_494    |    0    |    44   |    18   |
|          |    tmp_445_fu_525    |    0    |    47   |    19   |
|          |    tmp_447_fu_560    |    0    |    35   |    15   |
|----------|----------------------|---------|---------|---------|
|    mux   |      tmp_fu_643      |    0    |   214   |    65   |
|----------|----------------------|---------|---------|---------|
|   urem   |      grp_fu_360      |    0    |    94   |    39   |
|----------|----------------------|---------|---------|---------|
|    mul   |      mul_fu_369      |    0    |    0    |    89   |
|----------|----------------------|---------|---------|---------|
|          |   exitcond5_fu_338   |    0    |    0    |    4    |
|   icmp   |   exitcond4_fu_566   |    0    |    0    |    1    |
|          |    exitcond_fu_631   |    0    |    0    |    1    |
|----------|----------------------|---------|---------|---------|
|          |    tmp_1473_fu_300   |    0    |    0    |    0    |
|          |    tmp_1477_fu_474   |    0    |    0    |    0    |
|   trunc  |    tmp_1478_fu_505   |    0    |    0    |    0    |
|          |    tmp_1479_fu_536   |    0    |    0    |    0    |
|          |    tmp_1480_fu_548   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_s_fu_304     |    0    |    0    |    0    |
|          |    tmp_434_fu_316    |    0    |    0    |    0    |
|          |    tmp_436_fu_385    |    0    |    0    |    0    |
|          |    tmp_437_fu_396    |    0    |    0    |    0    |
|          |    tmp_1475_fu_421   |    0    |    0    |    0    |
|bitconcatenate|    tmp_1476_fu_436   |    0    |    0    |    0    |
|          |  p_shl10_cast_fu_478 |    0    |    0    |    0    |
|          |  p_shl11_cast_fu_486 |    0    |    0    |    0    |
|          |  p_shl8_cast_fu_509  |    0    |    0    |    0    |
|          |  p_shl9_cast_fu_517  |    0    |    0    |    0    |
|          |  p_shl6_cast_fu_540  |    0    |    0    |    0    |
|          |  p_shl7_cast_fu_552  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   p_shl_cast_fu_312  |    0    |    0    |    0    |
|          |  p_shl1_cast_fu_324  |    0    |    0    |    0    |
|          |   zext_cast_fu_366   |    0    |    0    |    0    |
|          |  p_shl4_cast_fu_392  |    0    |    0    |    0    |
|          |  p_shl5_cast_fu_403  |    0    |    0    |    0    |
|          |  arrayNo_cast_fu_417 |    0    |    0    |    0    |
|          |  p_shl2_cast_fu_432  |    0    |    0    |    0    |
|   zext   |  p_shl3_cast_fu_447  |    0    |    0    |    0    |
|          | h_cast2_cast1_fu_461 |    0    |    0    |    0    |
|          |  h_cast2_cast_fu_465 |    0    |    0    |    0    |
|          | w_cast1_cast1_fu_578 |    0    |    0    |    0    |
|          | w_cast1_cast2_fu_582 |    0    |    0    |    0    |
|          |  w_cast1_cast_fu_586 |    0    |    0    |    0    |
|          | tmp_1388_cast_fu_595 |    0    |    0    |    0    |
|          | tmp_1389_cast_fu_605 |    0    |    0    |    0    |
|          | tmp_1390_cast_fu_615 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          | tmp_1365_cast_fu_334 |    0    |    0    |    0    |
|          | tmp_1370_cast_fu_413 |    0    |    0    |    0    |
|   sext   |    tmp_439_fu_428    |    0    |    0    |    0    |
|          |    tmp_440_fu_443    |    0    |    0    |    0    |
|          | tmp_1375_cast_fu_457 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect| p_lshr_f_cast_fu_350 |    0    |    0    |    0    |
|          |    tmp_1474_fu_375   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    0    |   842   |   429   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|      arrayNo_cast_reg_708      |    9   |
|buffer1_1_96_4x4_p_V_178_reg_756|    9   |
|buffer1_1_96_4x4_p_V_179_reg_761|    9   |
|buffer1_1_96_4x4_p_V_180_reg_766|    9   |
|buffer1_1_96_4x4_p_V_181_reg_771|    9   |
|buffer1_1_96_4x4_p_V_182_reg_776|    9   |
|buffer1_1_96_4x4_p_V_183_reg_781|    9   |
|buffer1_1_96_4x4_p_V_184_reg_786|    9   |
|buffer1_1_96_4x4_p_V_185_reg_791|    9   |
|buffer1_1_96_4x4_p_V_186_reg_796|    9   |
|buffer1_1_96_4x4_p_V_187_reg_801|    9   |
|buffer1_1_96_4x4_p_V_188_reg_806|    9   |
|  buffer1_1_96_4x4_p_V_reg_751  |    9   |
|          co_24_reg_684         |    8   |
|           co_reg_257           |    8   |
|          h_21_reg_736          |    3   |
|            h_reg_268           |    3   |
|       left_V_addr_reg_741      |   12   |
|       left_V_load_reg_819      |    8   |
|      output_V_addr_reg_746     |   13   |
|      p_lshr_f_cast_reg_689     |    7   |
|       storemerge_reg_290       |    8   |
|      tmp_1365_cast_reg_676     |   13   |
|      tmp_1370_cast_reg_703     |   12   |
|      tmp_1375_cast_reg_713     |   12   |
|        tmp_1473_reg_672        |    1   |
|        tmp_1474_reg_697        |    5   |
|         tmp_443_reg_718        |   13   |
|         tmp_445_reg_723        |   14   |
|         tmp_447_reg_728        |   10   |
|           tmp_reg_824          |    8   |
|          w_27_reg_814          |    3   |
|            w_reg_279           |    3   |
+--------------------------------+--------+
|              Total             |   281  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_188 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_193 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_198 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_203 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_208 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_213 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_218 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_223 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_228 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_233 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_238 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_243 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_248 |  p0  |   2  |   9  |   18   ||    9    |
|     grp_fu_360    |  p0  |   2  |   7  |   14   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   254  ||  22.232 ||   126   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   842  |   429  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   22   |    -   |   126  |
|  Register |    -   |    -   |   281  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   22   |  1123  |   555  |
+-----------+--------+--------+--------+--------+
