
PBL2_SmartClock.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c990  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007b4  0800cb90  0800cb90  0001cb90  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d344  0800d344  00020284  2**0
                  CONTENTS
  4 .ARM          00000008  0800d344  0800d344  0001d344  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d34c  0800d34c  00020284  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d34c  0800d34c  0001d34c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d350  0800d350  0001d350  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000284  20000000  0800d354  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004c0  20000288  0800d5d8  00020288  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000748  0800d5d8  00020748  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020284  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c158  00000000  00000000  000202b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003c5f  00000000  00000000  0003c40a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016b0  00000000  00000000  00040070  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001508  00000000  00000000  00041720  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b560  00000000  00000000  00042c28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001be78  00000000  00000000  0006e188  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00101c69  00000000  00000000  0008a000  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0018bc69  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006dc0  00000000  00000000  0018bcbc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000288 	.word	0x20000288
 800021c:	00000000 	.word	0x00000000
 8000220:	0800cb78 	.word	0x0800cb78

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	2000028c 	.word	0x2000028c
 800023c:	0800cb78 	.word	0x0800cb78

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b96e 	b.w	80005e4 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	4604      	mov	r4, r0
 8000328:	468c      	mov	ip, r1
 800032a:	2b00      	cmp	r3, #0
 800032c:	f040 8083 	bne.w	8000436 <__udivmoddi4+0x116>
 8000330:	428a      	cmp	r2, r1
 8000332:	4617      	mov	r7, r2
 8000334:	d947      	bls.n	80003c6 <__udivmoddi4+0xa6>
 8000336:	fab2 f282 	clz	r2, r2
 800033a:	b142      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033c:	f1c2 0020 	rsb	r0, r2, #32
 8000340:	fa24 f000 	lsr.w	r0, r4, r0
 8000344:	4091      	lsls	r1, r2
 8000346:	4097      	lsls	r7, r2
 8000348:	ea40 0c01 	orr.w	ip, r0, r1
 800034c:	4094      	lsls	r4, r2
 800034e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000352:	0c23      	lsrs	r3, r4, #16
 8000354:	fbbc f6f8 	udiv	r6, ip, r8
 8000358:	fa1f fe87 	uxth.w	lr, r7
 800035c:	fb08 c116 	mls	r1, r8, r6, ip
 8000360:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000364:	fb06 f10e 	mul.w	r1, r6, lr
 8000368:	4299      	cmp	r1, r3
 800036a:	d909      	bls.n	8000380 <__udivmoddi4+0x60>
 800036c:	18fb      	adds	r3, r7, r3
 800036e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000372:	f080 8119 	bcs.w	80005a8 <__udivmoddi4+0x288>
 8000376:	4299      	cmp	r1, r3
 8000378:	f240 8116 	bls.w	80005a8 <__udivmoddi4+0x288>
 800037c:	3e02      	subs	r6, #2
 800037e:	443b      	add	r3, r7
 8000380:	1a5b      	subs	r3, r3, r1
 8000382:	b2a4      	uxth	r4, r4
 8000384:	fbb3 f0f8 	udiv	r0, r3, r8
 8000388:	fb08 3310 	mls	r3, r8, r0, r3
 800038c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000390:	fb00 fe0e 	mul.w	lr, r0, lr
 8000394:	45a6      	cmp	lr, r4
 8000396:	d909      	bls.n	80003ac <__udivmoddi4+0x8c>
 8000398:	193c      	adds	r4, r7, r4
 800039a:	f100 33ff 	add.w	r3, r0, #4294967295
 800039e:	f080 8105 	bcs.w	80005ac <__udivmoddi4+0x28c>
 80003a2:	45a6      	cmp	lr, r4
 80003a4:	f240 8102 	bls.w	80005ac <__udivmoddi4+0x28c>
 80003a8:	3802      	subs	r0, #2
 80003aa:	443c      	add	r4, r7
 80003ac:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003b0:	eba4 040e 	sub.w	r4, r4, lr
 80003b4:	2600      	movs	r6, #0
 80003b6:	b11d      	cbz	r5, 80003c0 <__udivmoddi4+0xa0>
 80003b8:	40d4      	lsrs	r4, r2
 80003ba:	2300      	movs	r3, #0
 80003bc:	e9c5 4300 	strd	r4, r3, [r5]
 80003c0:	4631      	mov	r1, r6
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	b902      	cbnz	r2, 80003ca <__udivmoddi4+0xaa>
 80003c8:	deff      	udf	#255	; 0xff
 80003ca:	fab2 f282 	clz	r2, r2
 80003ce:	2a00      	cmp	r2, #0
 80003d0:	d150      	bne.n	8000474 <__udivmoddi4+0x154>
 80003d2:	1bcb      	subs	r3, r1, r7
 80003d4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d8:	fa1f f887 	uxth.w	r8, r7
 80003dc:	2601      	movs	r6, #1
 80003de:	fbb3 fcfe 	udiv	ip, r3, lr
 80003e2:	0c21      	lsrs	r1, r4, #16
 80003e4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003e8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003ec:	fb08 f30c 	mul.w	r3, r8, ip
 80003f0:	428b      	cmp	r3, r1
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0xe4>
 80003f4:	1879      	adds	r1, r7, r1
 80003f6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0xe2>
 80003fc:	428b      	cmp	r3, r1
 80003fe:	f200 80e9 	bhi.w	80005d4 <__udivmoddi4+0x2b4>
 8000402:	4684      	mov	ip, r0
 8000404:	1ac9      	subs	r1, r1, r3
 8000406:	b2a3      	uxth	r3, r4
 8000408:	fbb1 f0fe 	udiv	r0, r1, lr
 800040c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000410:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000414:	fb08 f800 	mul.w	r8, r8, r0
 8000418:	45a0      	cmp	r8, r4
 800041a:	d907      	bls.n	800042c <__udivmoddi4+0x10c>
 800041c:	193c      	adds	r4, r7, r4
 800041e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000422:	d202      	bcs.n	800042a <__udivmoddi4+0x10a>
 8000424:	45a0      	cmp	r8, r4
 8000426:	f200 80d9 	bhi.w	80005dc <__udivmoddi4+0x2bc>
 800042a:	4618      	mov	r0, r3
 800042c:	eba4 0408 	sub.w	r4, r4, r8
 8000430:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000434:	e7bf      	b.n	80003b6 <__udivmoddi4+0x96>
 8000436:	428b      	cmp	r3, r1
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x12e>
 800043a:	2d00      	cmp	r5, #0
 800043c:	f000 80b1 	beq.w	80005a2 <__udivmoddi4+0x282>
 8000440:	2600      	movs	r6, #0
 8000442:	e9c5 0100 	strd	r0, r1, [r5]
 8000446:	4630      	mov	r0, r6
 8000448:	4631      	mov	r1, r6
 800044a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800044e:	fab3 f683 	clz	r6, r3
 8000452:	2e00      	cmp	r6, #0
 8000454:	d14a      	bne.n	80004ec <__udivmoddi4+0x1cc>
 8000456:	428b      	cmp	r3, r1
 8000458:	d302      	bcc.n	8000460 <__udivmoddi4+0x140>
 800045a:	4282      	cmp	r2, r0
 800045c:	f200 80b8 	bhi.w	80005d0 <__udivmoddi4+0x2b0>
 8000460:	1a84      	subs	r4, r0, r2
 8000462:	eb61 0103 	sbc.w	r1, r1, r3
 8000466:	2001      	movs	r0, #1
 8000468:	468c      	mov	ip, r1
 800046a:	2d00      	cmp	r5, #0
 800046c:	d0a8      	beq.n	80003c0 <__udivmoddi4+0xa0>
 800046e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000472:	e7a5      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000474:	f1c2 0320 	rsb	r3, r2, #32
 8000478:	fa20 f603 	lsr.w	r6, r0, r3
 800047c:	4097      	lsls	r7, r2
 800047e:	fa01 f002 	lsl.w	r0, r1, r2
 8000482:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000486:	40d9      	lsrs	r1, r3
 8000488:	4330      	orrs	r0, r6
 800048a:	0c03      	lsrs	r3, r0, #16
 800048c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000490:	fa1f f887 	uxth.w	r8, r7
 8000494:	fb0e 1116 	mls	r1, lr, r6, r1
 8000498:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800049c:	fb06 f108 	mul.w	r1, r6, r8
 80004a0:	4299      	cmp	r1, r3
 80004a2:	fa04 f402 	lsl.w	r4, r4, r2
 80004a6:	d909      	bls.n	80004bc <__udivmoddi4+0x19c>
 80004a8:	18fb      	adds	r3, r7, r3
 80004aa:	f106 3cff 	add.w	ip, r6, #4294967295
 80004ae:	f080 808d 	bcs.w	80005cc <__udivmoddi4+0x2ac>
 80004b2:	4299      	cmp	r1, r3
 80004b4:	f240 808a 	bls.w	80005cc <__udivmoddi4+0x2ac>
 80004b8:	3e02      	subs	r6, #2
 80004ba:	443b      	add	r3, r7
 80004bc:	1a5b      	subs	r3, r3, r1
 80004be:	b281      	uxth	r1, r0
 80004c0:	fbb3 f0fe 	udiv	r0, r3, lr
 80004c4:	fb0e 3310 	mls	r3, lr, r0, r3
 80004c8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004cc:	fb00 f308 	mul.w	r3, r0, r8
 80004d0:	428b      	cmp	r3, r1
 80004d2:	d907      	bls.n	80004e4 <__udivmoddi4+0x1c4>
 80004d4:	1879      	adds	r1, r7, r1
 80004d6:	f100 3cff 	add.w	ip, r0, #4294967295
 80004da:	d273      	bcs.n	80005c4 <__udivmoddi4+0x2a4>
 80004dc:	428b      	cmp	r3, r1
 80004de:	d971      	bls.n	80005c4 <__udivmoddi4+0x2a4>
 80004e0:	3802      	subs	r0, #2
 80004e2:	4439      	add	r1, r7
 80004e4:	1acb      	subs	r3, r1, r3
 80004e6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004ea:	e778      	b.n	80003de <__udivmoddi4+0xbe>
 80004ec:	f1c6 0c20 	rsb	ip, r6, #32
 80004f0:	fa03 f406 	lsl.w	r4, r3, r6
 80004f4:	fa22 f30c 	lsr.w	r3, r2, ip
 80004f8:	431c      	orrs	r4, r3
 80004fa:	fa20 f70c 	lsr.w	r7, r0, ip
 80004fe:	fa01 f306 	lsl.w	r3, r1, r6
 8000502:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000506:	fa21 f10c 	lsr.w	r1, r1, ip
 800050a:	431f      	orrs	r7, r3
 800050c:	0c3b      	lsrs	r3, r7, #16
 800050e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000512:	fa1f f884 	uxth.w	r8, r4
 8000516:	fb0e 1119 	mls	r1, lr, r9, r1
 800051a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800051e:	fb09 fa08 	mul.w	sl, r9, r8
 8000522:	458a      	cmp	sl, r1
 8000524:	fa02 f206 	lsl.w	r2, r2, r6
 8000528:	fa00 f306 	lsl.w	r3, r0, r6
 800052c:	d908      	bls.n	8000540 <__udivmoddi4+0x220>
 800052e:	1861      	adds	r1, r4, r1
 8000530:	f109 30ff 	add.w	r0, r9, #4294967295
 8000534:	d248      	bcs.n	80005c8 <__udivmoddi4+0x2a8>
 8000536:	458a      	cmp	sl, r1
 8000538:	d946      	bls.n	80005c8 <__udivmoddi4+0x2a8>
 800053a:	f1a9 0902 	sub.w	r9, r9, #2
 800053e:	4421      	add	r1, r4
 8000540:	eba1 010a 	sub.w	r1, r1, sl
 8000544:	b2bf      	uxth	r7, r7
 8000546:	fbb1 f0fe 	udiv	r0, r1, lr
 800054a:	fb0e 1110 	mls	r1, lr, r0, r1
 800054e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000552:	fb00 f808 	mul.w	r8, r0, r8
 8000556:	45b8      	cmp	r8, r7
 8000558:	d907      	bls.n	800056a <__udivmoddi4+0x24a>
 800055a:	19e7      	adds	r7, r4, r7
 800055c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000560:	d22e      	bcs.n	80005c0 <__udivmoddi4+0x2a0>
 8000562:	45b8      	cmp	r8, r7
 8000564:	d92c      	bls.n	80005c0 <__udivmoddi4+0x2a0>
 8000566:	3802      	subs	r0, #2
 8000568:	4427      	add	r7, r4
 800056a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800056e:	eba7 0708 	sub.w	r7, r7, r8
 8000572:	fba0 8902 	umull	r8, r9, r0, r2
 8000576:	454f      	cmp	r7, r9
 8000578:	46c6      	mov	lr, r8
 800057a:	4649      	mov	r1, r9
 800057c:	d31a      	bcc.n	80005b4 <__udivmoddi4+0x294>
 800057e:	d017      	beq.n	80005b0 <__udivmoddi4+0x290>
 8000580:	b15d      	cbz	r5, 800059a <__udivmoddi4+0x27a>
 8000582:	ebb3 020e 	subs.w	r2, r3, lr
 8000586:	eb67 0701 	sbc.w	r7, r7, r1
 800058a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800058e:	40f2      	lsrs	r2, r6
 8000590:	ea4c 0202 	orr.w	r2, ip, r2
 8000594:	40f7      	lsrs	r7, r6
 8000596:	e9c5 2700 	strd	r2, r7, [r5]
 800059a:	2600      	movs	r6, #0
 800059c:	4631      	mov	r1, r6
 800059e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005a2:	462e      	mov	r6, r5
 80005a4:	4628      	mov	r0, r5
 80005a6:	e70b      	b.n	80003c0 <__udivmoddi4+0xa0>
 80005a8:	4606      	mov	r6, r0
 80005aa:	e6e9      	b.n	8000380 <__udivmoddi4+0x60>
 80005ac:	4618      	mov	r0, r3
 80005ae:	e6fd      	b.n	80003ac <__udivmoddi4+0x8c>
 80005b0:	4543      	cmp	r3, r8
 80005b2:	d2e5      	bcs.n	8000580 <__udivmoddi4+0x260>
 80005b4:	ebb8 0e02 	subs.w	lr, r8, r2
 80005b8:	eb69 0104 	sbc.w	r1, r9, r4
 80005bc:	3801      	subs	r0, #1
 80005be:	e7df      	b.n	8000580 <__udivmoddi4+0x260>
 80005c0:	4608      	mov	r0, r1
 80005c2:	e7d2      	b.n	800056a <__udivmoddi4+0x24a>
 80005c4:	4660      	mov	r0, ip
 80005c6:	e78d      	b.n	80004e4 <__udivmoddi4+0x1c4>
 80005c8:	4681      	mov	r9, r0
 80005ca:	e7b9      	b.n	8000540 <__udivmoddi4+0x220>
 80005cc:	4666      	mov	r6, ip
 80005ce:	e775      	b.n	80004bc <__udivmoddi4+0x19c>
 80005d0:	4630      	mov	r0, r6
 80005d2:	e74a      	b.n	800046a <__udivmoddi4+0x14a>
 80005d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d8:	4439      	add	r1, r7
 80005da:	e713      	b.n	8000404 <__udivmoddi4+0xe4>
 80005dc:	3802      	subs	r0, #2
 80005de:	443c      	add	r4, r7
 80005e0:	e724      	b.n	800042c <__udivmoddi4+0x10c>
 80005e2:	bf00      	nop

080005e4 <__aeabi_idiv0>:
 80005e4:	4770      	bx	lr
 80005e6:	bf00      	nop

080005e8 <bytestowrite>:
/*****************************************************************************************************************************************/
uint8_t bytes_temp[4];

// function to determine the remaining bytes
uint16_t bytestowrite (uint16_t size, uint16_t offset)
{
 80005e8:	b480      	push	{r7}
 80005ea:	b083      	sub	sp, #12
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	4603      	mov	r3, r0
 80005f0:	460a      	mov	r2, r1
 80005f2:	80fb      	strh	r3, [r7, #6]
 80005f4:	4613      	mov	r3, r2
 80005f6:	80bb      	strh	r3, [r7, #4]
	if ((size+offset)<PAGE_SIZE) return size;
 80005f8:	88fa      	ldrh	r2, [r7, #6]
 80005fa:	88bb      	ldrh	r3, [r7, #4]
 80005fc:	4413      	add	r3, r2
 80005fe:	2b3f      	cmp	r3, #63	; 0x3f
 8000600:	dc01      	bgt.n	8000606 <bytestowrite+0x1e>
 8000602:	88fb      	ldrh	r3, [r7, #6]
 8000604:	e003      	b.n	800060e <bytestowrite+0x26>
	else return PAGE_SIZE-offset;
 8000606:	88bb      	ldrh	r3, [r7, #4]
 8000608:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800060c:	b29b      	uxth	r3, r3
}
 800060e:	4618      	mov	r0, r3
 8000610:	370c      	adds	r7, #12
 8000612:	46bd      	mov	sp, r7
 8000614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000618:	4770      	bx	lr
	...

0800061c <EEPROM_Write>:
 * @offset is the start byte offset in the page. Range from 0 to PAGE_SIZE-1
 * @data is the pointer to the data to write in bytes
 * @size is the size of the data
 */
void EEPROM_Write (uint16_t page, uint16_t offset, uint8_t *data, uint16_t size)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	b08e      	sub	sp, #56	; 0x38
 8000620:	af04      	add	r7, sp, #16
 8000622:	60ba      	str	r2, [r7, #8]
 8000624:	461a      	mov	r2, r3
 8000626:	4603      	mov	r3, r0
 8000628:	81fb      	strh	r3, [r7, #14]
 800062a:	460b      	mov	r3, r1
 800062c:	81bb      	strh	r3, [r7, #12]
 800062e:	4613      	mov	r3, r2
 8000630:	80fb      	strh	r3, [r7, #6]

	// Find out the number of bit, where the page addressing starts
	int paddrposition = log(PAGE_SIZE)/log(2);
 8000632:	2306      	movs	r3, #6
 8000634:	61fb      	str	r3, [r7, #28]

	// calculate the start page and the end page
	uint16_t startPage = page;
 8000636:	89fb      	ldrh	r3, [r7, #14]
 8000638:	84fb      	strh	r3, [r7, #38]	; 0x26
	uint16_t endPage = page + ((size+offset)/PAGE_SIZE);
 800063a:	88fa      	ldrh	r2, [r7, #6]
 800063c:	89bb      	ldrh	r3, [r7, #12]
 800063e:	4413      	add	r3, r2
 8000640:	2b00      	cmp	r3, #0
 8000642:	da00      	bge.n	8000646 <EEPROM_Write+0x2a>
 8000644:	333f      	adds	r3, #63	; 0x3f
 8000646:	119b      	asrs	r3, r3, #6
 8000648:	b29a      	uxth	r2, r3
 800064a:	89fb      	ldrh	r3, [r7, #14]
 800064c:	4413      	add	r3, r2
 800064e:	837b      	strh	r3, [r7, #26]

	// number of pages to be written
	uint16_t numofpages = (endPage-startPage) + 1;
 8000650:	8b7a      	ldrh	r2, [r7, #26]
 8000652:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000654:	1ad3      	subs	r3, r2, r3
 8000656:	b29b      	uxth	r3, r3
 8000658:	3301      	adds	r3, #1
 800065a:	833b      	strh	r3, [r7, #24]
	uint16_t pos=0;
 800065c:	2300      	movs	r3, #0
 800065e:	84bb      	strh	r3, [r7, #36]	; 0x24

	// write the data
	for (int i=0; i<numofpages; i++)
 8000660:	2300      	movs	r3, #0
 8000662:	623b      	str	r3, [r7, #32]
 8000664:	e034      	b.n	80006d0 <EEPROM_Write+0xb4>
	{
		/* calculate the address of the memory location
		 * Here we add the page address with the byte address
		 */
		uint16_t MemAddress = startPage<<paddrposition | offset;
 8000666:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8000668:	69fb      	ldr	r3, [r7, #28]
 800066a:	fa02 f303 	lsl.w	r3, r2, r3
 800066e:	b21a      	sxth	r2, r3
 8000670:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000674:	4313      	orrs	r3, r2
 8000676:	b21b      	sxth	r3, r3
 8000678:	82fb      	strh	r3, [r7, #22]
		uint16_t bytesremaining = bytestowrite(size, offset);  // calculate the remaining bytes to be written
 800067a:	89ba      	ldrh	r2, [r7, #12]
 800067c:	88fb      	ldrh	r3, [r7, #6]
 800067e:	4611      	mov	r1, r2
 8000680:	4618      	mov	r0, r3
 8000682:	f7ff ffb1 	bl	80005e8 <bytestowrite>
 8000686:	4603      	mov	r3, r0
 8000688:	82bb      	strh	r3, [r7, #20]

		HAL_I2C_Mem_Write(EEPROM_I2C, EEPROM_ADDR, MemAddress, 2, &data[pos], bytesremaining, 1000);  // write the data to the EEPROM
 800068a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800068c:	68ba      	ldr	r2, [r7, #8]
 800068e:	4413      	add	r3, r2
 8000690:	8af9      	ldrh	r1, [r7, #22]
 8000692:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000696:	9202      	str	r2, [sp, #8]
 8000698:	8aba      	ldrh	r2, [r7, #20]
 800069a:	9201      	str	r2, [sp, #4]
 800069c:	9300      	str	r3, [sp, #0]
 800069e:	2302      	movs	r3, #2
 80006a0:	460a      	mov	r2, r1
 80006a2:	21a0      	movs	r1, #160	; 0xa0
 80006a4:	480f      	ldr	r0, [pc, #60]	; (80006e4 <EEPROM_Write+0xc8>)
 80006a6:	f005 fa4b 	bl	8005b40 <HAL_I2C_Mem_Write>

		startPage += 1;  // increment the page, so that a new page address can be selected for further write
 80006aa:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80006ac:	3301      	adds	r3, #1
 80006ae:	84fb      	strh	r3, [r7, #38]	; 0x26
		offset=0;   // since we will be writing to a new page, so offset will be 0
 80006b0:	2300      	movs	r3, #0
 80006b2:	81bb      	strh	r3, [r7, #12]
		size = size-bytesremaining;  // reduce the size of the bytes
 80006b4:	88fa      	ldrh	r2, [r7, #6]
 80006b6:	8abb      	ldrh	r3, [r7, #20]
 80006b8:	1ad3      	subs	r3, r2, r3
 80006ba:	80fb      	strh	r3, [r7, #6]
		pos += bytesremaining;  // update the position for the data buffer
 80006bc:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80006be:	8abb      	ldrh	r3, [r7, #20]
 80006c0:	4413      	add	r3, r2
 80006c2:	84bb      	strh	r3, [r7, #36]	; 0x24

		HAL_Delay (5);  // Write cycle delay (5ms)
 80006c4:	2005      	movs	r0, #5
 80006c6:	f004 fc95 	bl	8004ff4 <HAL_Delay>
	for (int i=0; i<numofpages; i++)
 80006ca:	6a3b      	ldr	r3, [r7, #32]
 80006cc:	3301      	adds	r3, #1
 80006ce:	623b      	str	r3, [r7, #32]
 80006d0:	8b3b      	ldrh	r3, [r7, #24]
 80006d2:	6a3a      	ldr	r2, [r7, #32]
 80006d4:	429a      	cmp	r2, r3
 80006d6:	dbc6      	blt.n	8000666 <EEPROM_Write+0x4a>
	}
}
 80006d8:	bf00      	nop
 80006da:	bf00      	nop
 80006dc:	3728      	adds	r7, #40	; 0x28
 80006de:	46bd      	mov	sp, r7
 80006e0:	bd80      	pop	{r7, pc}
 80006e2:	bf00      	nop
 80006e4:	20000360 	.word	0x20000360

080006e8 <float2Bytes>:

void float2Bytes(uint8_t * ftoa_bytes_temp,float float_variable)
{
 80006e8:	b480      	push	{r7}
 80006ea:	b085      	sub	sp, #20
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	6078      	str	r0, [r7, #4]
 80006f0:	ed87 0a00 	vstr	s0, [r7]
    union {
      float a;
      uint8_t bytes[4];
    } thing;

    thing.a = float_variable;
 80006f4:	683b      	ldr	r3, [r7, #0]
 80006f6:	60bb      	str	r3, [r7, #8]

    for (uint8_t i = 0; i < 4; i++) {
 80006f8:	2300      	movs	r3, #0
 80006fa:	73fb      	strb	r3, [r7, #15]
 80006fc:	e00c      	b.n	8000718 <float2Bytes+0x30>
      ftoa_bytes_temp[i] = thing.bytes[i];
 80006fe:	7bfa      	ldrb	r2, [r7, #15]
 8000700:	7bfb      	ldrb	r3, [r7, #15]
 8000702:	6879      	ldr	r1, [r7, #4]
 8000704:	440b      	add	r3, r1
 8000706:	f107 0110 	add.w	r1, r7, #16
 800070a:	440a      	add	r2, r1
 800070c:	f812 2c08 	ldrb.w	r2, [r2, #-8]
 8000710:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < 4; i++) {
 8000712:	7bfb      	ldrb	r3, [r7, #15]
 8000714:	3301      	adds	r3, #1
 8000716:	73fb      	strb	r3, [r7, #15]
 8000718:	7bfb      	ldrb	r3, [r7, #15]
 800071a:	2b03      	cmp	r3, #3
 800071c:	d9ef      	bls.n	80006fe <float2Bytes+0x16>
    }

}
 800071e:	bf00      	nop
 8000720:	bf00      	nop
 8000722:	3714      	adds	r7, #20
 8000724:	46bd      	mov	sp, r7
 8000726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800072a:	4770      	bx	lr

0800072c <Bytes2float>:

float Bytes2float(uint8_t * ftoa_bytes_temp)
{
 800072c:	b480      	push	{r7}
 800072e:	b087      	sub	sp, #28
 8000730:	af00      	add	r7, sp, #0
 8000732:	6078      	str	r0, [r7, #4]
    union {
      float a;
      uint8_t bytes[4];
    } thing;

    for (uint8_t i = 0; i < 4; i++) {
 8000734:	2300      	movs	r3, #0
 8000736:	75fb      	strb	r3, [r7, #23]
 8000738:	e00c      	b.n	8000754 <Bytes2float+0x28>
    	thing.bytes[i] = ftoa_bytes_temp[i];
 800073a:	7dfb      	ldrb	r3, [r7, #23]
 800073c:	687a      	ldr	r2, [r7, #4]
 800073e:	441a      	add	r2, r3
 8000740:	7dfb      	ldrb	r3, [r7, #23]
 8000742:	7812      	ldrb	r2, [r2, #0]
 8000744:	f107 0118 	add.w	r1, r7, #24
 8000748:	440b      	add	r3, r1
 800074a:	f803 2c0c 	strb.w	r2, [r3, #-12]
    for (uint8_t i = 0; i < 4; i++) {
 800074e:	7dfb      	ldrb	r3, [r7, #23]
 8000750:	3301      	adds	r3, #1
 8000752:	75fb      	strb	r3, [r7, #23]
 8000754:	7dfb      	ldrb	r3, [r7, #23]
 8000756:	2b03      	cmp	r3, #3
 8000758:	d9ef      	bls.n	800073a <Bytes2float+0xe>
    }

   float float_variable =  thing.a;
 800075a:	68fb      	ldr	r3, [r7, #12]
 800075c:	613b      	str	r3, [r7, #16]
   return float_variable;
 800075e:	693b      	ldr	r3, [r7, #16]
 8000760:	ee07 3a90 	vmov	s15, r3
}
 8000764:	eeb0 0a67 	vmov.f32	s0, s15
 8000768:	371c      	adds	r7, #28
 800076a:	46bd      	mov	sp, r7
 800076c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000770:	4770      	bx	lr
	...

08000774 <EEPROM_Write_NUM>:
 * @offset is the start byte offset in the page. Range from 0 to PAGE_SIZE-1
 * @data is the float/integer value that you want to write
 */

void EEPROM_Write_NUM (uint16_t page, uint16_t offset, float data)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	b082      	sub	sp, #8
 8000778:	af00      	add	r7, sp, #0
 800077a:	4603      	mov	r3, r0
 800077c:	460a      	mov	r2, r1
 800077e:	ed87 0a00 	vstr	s0, [r7]
 8000782:	80fb      	strh	r3, [r7, #6]
 8000784:	4613      	mov	r3, r2
 8000786:	80bb      	strh	r3, [r7, #4]

	float2Bytes(bytes_temp, data);
 8000788:	ed97 0a00 	vldr	s0, [r7]
 800078c:	4806      	ldr	r0, [pc, #24]	; (80007a8 <EEPROM_Write_NUM+0x34>)
 800078e:	f7ff ffab 	bl	80006e8 <float2Bytes>

	EEPROM_Write(page, offset, bytes_temp, 4);
 8000792:	88b9      	ldrh	r1, [r7, #4]
 8000794:	88f8      	ldrh	r0, [r7, #6]
 8000796:	2304      	movs	r3, #4
 8000798:	4a03      	ldr	r2, [pc, #12]	; (80007a8 <EEPROM_Write_NUM+0x34>)
 800079a:	f7ff ff3f 	bl	800061c <EEPROM_Write>
}
 800079e:	bf00      	nop
 80007a0:	3708      	adds	r7, #8
 80007a2:	46bd      	mov	sp, r7
 80007a4:	bd80      	pop	{r7, pc}
 80007a6:	bf00      	nop
 80007a8:	2000035c 	.word	0x2000035c

080007ac <EEPROM_Read_NUM>:
 * @offset is the start byte offset in the page. Range from 0 to PAGE_SIZE-1
 * @returns the float/integer value
 */

float EEPROM_Read_NUM (uint16_t page, uint16_t offset)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b084      	sub	sp, #16
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	4603      	mov	r3, r0
 80007b4:	460a      	mov	r2, r1
 80007b6:	80fb      	strh	r3, [r7, #6]
 80007b8:	4613      	mov	r3, r2
 80007ba:	80bb      	strh	r3, [r7, #4]
	uint8_t buffer[4];

	EEPROM_Read(page, offset, buffer, 4);
 80007bc:	f107 020c 	add.w	r2, r7, #12
 80007c0:	88b9      	ldrh	r1, [r7, #4]
 80007c2:	88f8      	ldrh	r0, [r7, #6]
 80007c4:	2304      	movs	r3, #4
 80007c6:	f000 f80d 	bl	80007e4 <EEPROM_Read>

	return (Bytes2float(buffer));
 80007ca:	f107 030c 	add.w	r3, r7, #12
 80007ce:	4618      	mov	r0, r3
 80007d0:	f7ff ffac 	bl	800072c <Bytes2float>
 80007d4:	eef0 7a40 	vmov.f32	s15, s0
}
 80007d8:	eeb0 0a67 	vmov.f32	s0, s15
 80007dc:	3710      	adds	r7, #16
 80007de:	46bd      	mov	sp, r7
 80007e0:	bd80      	pop	{r7, pc}
	...

080007e4 <EEPROM_Read>:
 * @offset is the start byte offset in the page. Range from 0 to PAGE_SIZE-1
 * @data is the pointer to the data to write in bytes
 * @size is the size of the data
 */
void EEPROM_Read (uint16_t page, uint16_t offset, uint8_t *data, uint16_t size)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b08e      	sub	sp, #56	; 0x38
 80007e8:	af04      	add	r7, sp, #16
 80007ea:	60ba      	str	r2, [r7, #8]
 80007ec:	461a      	mov	r2, r3
 80007ee:	4603      	mov	r3, r0
 80007f0:	81fb      	strh	r3, [r7, #14]
 80007f2:	460b      	mov	r3, r1
 80007f4:	81bb      	strh	r3, [r7, #12]
 80007f6:	4613      	mov	r3, r2
 80007f8:	80fb      	strh	r3, [r7, #6]
	int paddrposition = log(PAGE_SIZE)/log(2);
 80007fa:	2306      	movs	r3, #6
 80007fc:	61fb      	str	r3, [r7, #28]

	uint16_t startPage = page;
 80007fe:	89fb      	ldrh	r3, [r7, #14]
 8000800:	84fb      	strh	r3, [r7, #38]	; 0x26
	uint16_t endPage = page + ((size+offset)/PAGE_SIZE);
 8000802:	88fa      	ldrh	r2, [r7, #6]
 8000804:	89bb      	ldrh	r3, [r7, #12]
 8000806:	4413      	add	r3, r2
 8000808:	2b00      	cmp	r3, #0
 800080a:	da00      	bge.n	800080e <EEPROM_Read+0x2a>
 800080c:	333f      	adds	r3, #63	; 0x3f
 800080e:	119b      	asrs	r3, r3, #6
 8000810:	b29a      	uxth	r2, r3
 8000812:	89fb      	ldrh	r3, [r7, #14]
 8000814:	4413      	add	r3, r2
 8000816:	837b      	strh	r3, [r7, #26]

	uint16_t numofpages = (endPage-startPage) + 1;
 8000818:	8b7a      	ldrh	r2, [r7, #26]
 800081a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800081c:	1ad3      	subs	r3, r2, r3
 800081e:	b29b      	uxth	r3, r3
 8000820:	3301      	adds	r3, #1
 8000822:	833b      	strh	r3, [r7, #24]
	uint16_t pos=0;
 8000824:	2300      	movs	r3, #0
 8000826:	84bb      	strh	r3, [r7, #36]	; 0x24

	for (int i=0; i<numofpages; i++)
 8000828:	2300      	movs	r3, #0
 800082a:	623b      	str	r3, [r7, #32]
 800082c:	e031      	b.n	8000892 <EEPROM_Read+0xae>
	{
		uint16_t MemAddress = startPage<<paddrposition | offset;
 800082e:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8000830:	69fb      	ldr	r3, [r7, #28]
 8000832:	fa02 f303 	lsl.w	r3, r2, r3
 8000836:	b21a      	sxth	r2, r3
 8000838:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800083c:	4313      	orrs	r3, r2
 800083e:	b21b      	sxth	r3, r3
 8000840:	82fb      	strh	r3, [r7, #22]
		uint16_t bytesremaining = bytestowrite(size, offset);
 8000842:	89ba      	ldrh	r2, [r7, #12]
 8000844:	88fb      	ldrh	r3, [r7, #6]
 8000846:	4611      	mov	r1, r2
 8000848:	4618      	mov	r0, r3
 800084a:	f7ff fecd 	bl	80005e8 <bytestowrite>
 800084e:	4603      	mov	r3, r0
 8000850:	82bb      	strh	r3, [r7, #20]
		HAL_I2C_Mem_Read(EEPROM_I2C, EEPROM_ADDR, MemAddress, 2, &data[pos], bytesremaining, 1000);
 8000852:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000854:	68ba      	ldr	r2, [r7, #8]
 8000856:	4413      	add	r3, r2
 8000858:	8af9      	ldrh	r1, [r7, #22]
 800085a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800085e:	9202      	str	r2, [sp, #8]
 8000860:	8aba      	ldrh	r2, [r7, #20]
 8000862:	9201      	str	r2, [sp, #4]
 8000864:	9300      	str	r3, [sp, #0]
 8000866:	2302      	movs	r3, #2
 8000868:	460a      	mov	r2, r1
 800086a:	21a0      	movs	r1, #160	; 0xa0
 800086c:	480d      	ldr	r0, [pc, #52]	; (80008a4 <EEPROM_Read+0xc0>)
 800086e:	f005 fa7b 	bl	8005d68 <HAL_I2C_Mem_Read>
		startPage += 1;
 8000872:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000874:	3301      	adds	r3, #1
 8000876:	84fb      	strh	r3, [r7, #38]	; 0x26
		offset=0;
 8000878:	2300      	movs	r3, #0
 800087a:	81bb      	strh	r3, [r7, #12]
		size = size-bytesremaining;
 800087c:	88fa      	ldrh	r2, [r7, #6]
 800087e:	8abb      	ldrh	r3, [r7, #20]
 8000880:	1ad3      	subs	r3, r2, r3
 8000882:	80fb      	strh	r3, [r7, #6]
		pos += bytesremaining;
 8000884:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8000886:	8abb      	ldrh	r3, [r7, #20]
 8000888:	4413      	add	r3, r2
 800088a:	84bb      	strh	r3, [r7, #36]	; 0x24
	for (int i=0; i<numofpages; i++)
 800088c:	6a3b      	ldr	r3, [r7, #32]
 800088e:	3301      	adds	r3, #1
 8000890:	623b      	str	r3, [r7, #32]
 8000892:	8b3b      	ldrh	r3, [r7, #24]
 8000894:	6a3a      	ldr	r2, [r7, #32]
 8000896:	429a      	cmp	r2, r3
 8000898:	dbc9      	blt.n	800082e <EEPROM_Read+0x4a>
	}
}
 800089a:	bf00      	nop
 800089c:	bf00      	nop
 800089e:	3728      	adds	r7, #40	; 0x28
 80008a0:	46bd      	mov	sp, r7
 80008a2:	bd80      	pop	{r7, pc}
 80008a4:	20000360 	.word	0x20000360

080008a8 <EEPROM_PageErase>:
/* Erase a page in the EEPROM Memory
 * @page is the number of page to erase
 * In order to erase multiple pages, just use this function in the for loop
 */
void EEPROM_PageErase (uint16_t page)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	b098      	sub	sp, #96	; 0x60
 80008ac:	af04      	add	r7, sp, #16
 80008ae:	4603      	mov	r3, r0
 80008b0:	80fb      	strh	r3, [r7, #6]
	// calculate the memory address based on the page number
	int paddrposition = log(PAGE_SIZE)/log(2);
 80008b2:	2306      	movs	r3, #6
 80008b4:	64fb      	str	r3, [r7, #76]	; 0x4c
	uint16_t MemAddress = page<<paddrposition;
 80008b6:	88fa      	ldrh	r2, [r7, #6]
 80008b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80008ba:	fa02 f303 	lsl.w	r3, r2, r3
 80008be:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

	// create a buffer to store the reset values
	uint8_t data[PAGE_SIZE];
	memset(data,0xff,PAGE_SIZE);
 80008c2:	f107 0308 	add.w	r3, r7, #8
 80008c6:	2240      	movs	r2, #64	; 0x40
 80008c8:	21ff      	movs	r1, #255	; 0xff
 80008ca:	4618      	mov	r0, r3
 80008cc:	f009 fb46 	bl	8009f5c <memset>

	// write the data to the EEPROM
	HAL_I2C_Mem_Write(EEPROM_I2C, EEPROM_ADDR, MemAddress, 2, data, PAGE_SIZE, 1000);
 80008d0:	f8b7 204a 	ldrh.w	r2, [r7, #74]	; 0x4a
 80008d4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80008d8:	9302      	str	r3, [sp, #8]
 80008da:	2340      	movs	r3, #64	; 0x40
 80008dc:	9301      	str	r3, [sp, #4]
 80008de:	f107 0308 	add.w	r3, r7, #8
 80008e2:	9300      	str	r3, [sp, #0]
 80008e4:	2302      	movs	r3, #2
 80008e6:	21a0      	movs	r1, #160	; 0xa0
 80008e8:	4804      	ldr	r0, [pc, #16]	; (80008fc <EEPROM_PageErase+0x54>)
 80008ea:	f005 f929 	bl	8005b40 <HAL_I2C_Mem_Write>

	HAL_Delay (5);  // write cycle delay 
 80008ee:	2005      	movs	r0, #5
 80008f0:	f004 fb80 	bl	8004ff4 <HAL_Delay>
}
 80008f4:	bf00      	nop
 80008f6:	3750      	adds	r7, #80	; 0x50
 80008f8:	46bd      	mov	sp, r7
 80008fa:	bd80      	pop	{r7, pc}
 80008fc:	20000360 	.word	0x20000360

08000900 <MX_GPIO_Init>:
     PB13   ------> ETH_TXD1
     PG11   ------> ETH_TX_EN
     PG13   ------> ETH_TXD0
*/
void MX_GPIO_Init(void)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b08e      	sub	sp, #56	; 0x38
 8000904:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000906:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800090a:	2200      	movs	r2, #0
 800090c:	601a      	str	r2, [r3, #0]
 800090e:	605a      	str	r2, [r3, #4]
 8000910:	609a      	str	r2, [r3, #8]
 8000912:	60da      	str	r2, [r3, #12]
 8000914:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000916:	4b97      	ldr	r3, [pc, #604]	; (8000b74 <MX_GPIO_Init+0x274>)
 8000918:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800091a:	4a96      	ldr	r2, [pc, #600]	; (8000b74 <MX_GPIO_Init+0x274>)
 800091c:	f043 0310 	orr.w	r3, r3, #16
 8000920:	6313      	str	r3, [r2, #48]	; 0x30
 8000922:	4b94      	ldr	r3, [pc, #592]	; (8000b74 <MX_GPIO_Init+0x274>)
 8000924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000926:	f003 0310 	and.w	r3, r3, #16
 800092a:	623b      	str	r3, [r7, #32]
 800092c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800092e:	4b91      	ldr	r3, [pc, #580]	; (8000b74 <MX_GPIO_Init+0x274>)
 8000930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000932:	4a90      	ldr	r2, [pc, #576]	; (8000b74 <MX_GPIO_Init+0x274>)
 8000934:	f043 0304 	orr.w	r3, r3, #4
 8000938:	6313      	str	r3, [r2, #48]	; 0x30
 800093a:	4b8e      	ldr	r3, [pc, #568]	; (8000b74 <MX_GPIO_Init+0x274>)
 800093c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800093e:	f003 0304 	and.w	r3, r3, #4
 8000942:	61fb      	str	r3, [r7, #28]
 8000944:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000946:	4b8b      	ldr	r3, [pc, #556]	; (8000b74 <MX_GPIO_Init+0x274>)
 8000948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800094a:	4a8a      	ldr	r2, [pc, #552]	; (8000b74 <MX_GPIO_Init+0x274>)
 800094c:	f043 0320 	orr.w	r3, r3, #32
 8000950:	6313      	str	r3, [r2, #48]	; 0x30
 8000952:	4b88      	ldr	r3, [pc, #544]	; (8000b74 <MX_GPIO_Init+0x274>)
 8000954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000956:	f003 0320 	and.w	r3, r3, #32
 800095a:	61bb      	str	r3, [r7, #24]
 800095c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800095e:	4b85      	ldr	r3, [pc, #532]	; (8000b74 <MX_GPIO_Init+0x274>)
 8000960:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000962:	4a84      	ldr	r2, [pc, #528]	; (8000b74 <MX_GPIO_Init+0x274>)
 8000964:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000968:	6313      	str	r3, [r2, #48]	; 0x30
 800096a:	4b82      	ldr	r3, [pc, #520]	; (8000b74 <MX_GPIO_Init+0x274>)
 800096c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800096e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000972:	617b      	str	r3, [r7, #20]
 8000974:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000976:	4b7f      	ldr	r3, [pc, #508]	; (8000b74 <MX_GPIO_Init+0x274>)
 8000978:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800097a:	4a7e      	ldr	r2, [pc, #504]	; (8000b74 <MX_GPIO_Init+0x274>)
 800097c:	f043 0301 	orr.w	r3, r3, #1
 8000980:	6313      	str	r3, [r2, #48]	; 0x30
 8000982:	4b7c      	ldr	r3, [pc, #496]	; (8000b74 <MX_GPIO_Init+0x274>)
 8000984:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000986:	f003 0301 	and.w	r3, r3, #1
 800098a:	613b      	str	r3, [r7, #16]
 800098c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800098e:	4b79      	ldr	r3, [pc, #484]	; (8000b74 <MX_GPIO_Init+0x274>)
 8000990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000992:	4a78      	ldr	r2, [pc, #480]	; (8000b74 <MX_GPIO_Init+0x274>)
 8000994:	f043 0302 	orr.w	r3, r3, #2
 8000998:	6313      	str	r3, [r2, #48]	; 0x30
 800099a:	4b76      	ldr	r3, [pc, #472]	; (8000b74 <MX_GPIO_Init+0x274>)
 800099c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800099e:	f003 0302 	and.w	r3, r3, #2
 80009a2:	60fb      	str	r3, [r7, #12]
 80009a4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80009a6:	4b73      	ldr	r3, [pc, #460]	; (8000b74 <MX_GPIO_Init+0x274>)
 80009a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009aa:	4a72      	ldr	r2, [pc, #456]	; (8000b74 <MX_GPIO_Init+0x274>)
 80009ac:	f043 0308 	orr.w	r3, r3, #8
 80009b0:	6313      	str	r3, [r2, #48]	; 0x30
 80009b2:	4b70      	ldr	r3, [pc, #448]	; (8000b74 <MX_GPIO_Init+0x274>)
 80009b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009b6:	f003 0308 	and.w	r3, r3, #8
 80009ba:	60bb      	str	r3, [r7, #8]
 80009bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80009be:	4b6d      	ldr	r3, [pc, #436]	; (8000b74 <MX_GPIO_Init+0x274>)
 80009c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009c2:	4a6c      	ldr	r2, [pc, #432]	; (8000b74 <MX_GPIO_Init+0x274>)
 80009c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80009c8:	6313      	str	r3, [r2, #48]	; 0x30
 80009ca:	4b6a      	ldr	r3, [pc, #424]	; (8000b74 <MX_GPIO_Init+0x274>)
 80009cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80009d2:	607b      	str	r3, [r7, #4]
 80009d4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, T_CLK_Pin|T_MOSI_Pin|T_CS_Pin, GPIO_PIN_RESET);
 80009d6:	2200      	movs	r2, #0
 80009d8:	2168      	movs	r1, #104	; 0x68
 80009da:	4867      	ldr	r0, [pc, #412]	; (8000b78 <MX_GPIO_Init+0x278>)
 80009dc:	f004 fe04 	bl	80055e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80009e0:	2200      	movs	r2, #0
 80009e2:	f44f 4181 	mov.w	r1, #16512	; 0x4080
 80009e6:	4865      	ldr	r0, [pc, #404]	; (8000b7c <MX_GPIO_Init+0x27c>)
 80009e8:	f004 fdfe 	bl	80055e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80009ec:	2200      	movs	r2, #0
 80009ee:	2140      	movs	r1, #64	; 0x40
 80009f0:	4863      	ldr	r0, [pc, #396]	; (8000b80 <MX_GPIO_Init+0x280>)
 80009f2:	f004 fdf9 	bl	80055e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CS_Pin|DC_Pin|RST_Pin, GPIO_PIN_RESET);
 80009f6:	2200      	movs	r2, #0
 80009f8:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 80009fc:	4861      	ldr	r0, [pc, #388]	; (8000b84 <MX_GPIO_Init+0x284>)
 80009fe:	f004 fdf3 	bl	80055e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = T_IRQ_Pin|T_MISO_Pin;
 8000a02:	2314      	movs	r3, #20
 8000a04:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a06:	2300      	movs	r3, #0
 8000a08:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000a0e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a12:	4619      	mov	r1, r3
 8000a14:	4858      	ldr	r0, [pc, #352]	; (8000b78 <MX_GPIO_Init+0x278>)
 8000a16:	f004 fc23 	bl	8005260 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = T_CLK_Pin|T_MOSI_Pin|T_CS_Pin;
 8000a1a:	2368      	movs	r3, #104	; 0x68
 8000a1c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a1e:	2301      	movs	r3, #1
 8000a20:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a22:	2300      	movs	r3, #0
 8000a24:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a26:	2303      	movs	r3, #3
 8000a28:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000a2a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a2e:	4619      	mov	r1, r3
 8000a30:	4851      	ldr	r0, [pc, #324]	; (8000b78 <MX_GPIO_Init+0x278>)
 8000a32:	f004 fc15 	bl	8005260 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000a36:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000a3a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000a3c:	4b52      	ldr	r3, [pc, #328]	; (8000b88 <MX_GPIO_Init+0x288>)
 8000a3e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a40:	2300      	movs	r3, #0
 8000a42:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a44:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a48:	4619      	mov	r1, r3
 8000a4a:	484e      	ldr	r0, [pc, #312]	; (8000b84 <MX_GPIO_Init+0x284>)
 8000a4c:	f004 fc08 	bl	8005260 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000a50:	2332      	movs	r3, #50	; 0x32
 8000a52:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a54:	2302      	movs	r3, #2
 8000a56:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a58:	2300      	movs	r3, #0
 8000a5a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a5c:	2303      	movs	r3, #3
 8000a5e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000a60:	230b      	movs	r3, #11
 8000a62:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a64:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4846      	ldr	r0, [pc, #280]	; (8000b84 <MX_GPIO_Init+0x284>)
 8000a6c:	f004 fbf8 	bl	8005260 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000a70:	2386      	movs	r3, #134	; 0x86
 8000a72:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a74:	2302      	movs	r3, #2
 8000a76:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a7c:	2303      	movs	r3, #3
 8000a7e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000a80:	230b      	movs	r3, #11
 8000a82:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a84:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a88:	4619      	mov	r1, r3
 8000a8a:	4840      	ldr	r0, [pc, #256]	; (8000b8c <MX_GPIO_Init+0x28c>)
 8000a8c:	f004 fbe8 	bl	8005260 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000a90:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000a94:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a96:	2302      	movs	r3, #2
 8000a98:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a9e:	2303      	movs	r3, #3
 8000aa0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000aa2:	230b      	movs	r3, #11
 8000aa4:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000aa6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000aaa:	4619      	mov	r1, r3
 8000aac:	4833      	ldr	r0, [pc, #204]	; (8000b7c <MX_GPIO_Init+0x27c>)
 8000aae:	f004 fbd7 	bl	8005260 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 8000ab2:	f44f 4381 	mov.w	r3, #16512	; 0x4080
 8000ab6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ab8:	2301      	movs	r3, #1
 8000aba:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000abc:	2300      	movs	r3, #0
 8000abe:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ac4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ac8:	4619      	mov	r1, r3
 8000aca:	482c      	ldr	r0, [pc, #176]	; (8000b7c <MX_GPIO_Init+0x27c>)
 8000acc:	f004 fbc8 	bl	8005260 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000ad0:	2340      	movs	r3, #64	; 0x40
 8000ad2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ad4:	2301      	movs	r3, #1
 8000ad6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad8:	2300      	movs	r3, #0
 8000ada:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000adc:	2300      	movs	r3, #0
 8000ade:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000ae0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ae4:	4619      	mov	r1, r3
 8000ae6:	4826      	ldr	r0, [pc, #152]	; (8000b80 <MX_GPIO_Init+0x280>)
 8000ae8:	f004 fbba 	bl	8005260 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000aec:	2380      	movs	r3, #128	; 0x80
 8000aee:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000af0:	2300      	movs	r3, #0
 8000af2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af4:	2300      	movs	r3, #0
 8000af6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000af8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000afc:	4619      	mov	r1, r3
 8000afe:	4820      	ldr	r0, [pc, #128]	; (8000b80 <MX_GPIO_Init+0x280>)
 8000b00:	f004 fbae 	bl	8005260 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = CS_Pin|DC_Pin|RST_Pin;
 8000b04:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8000b08:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b0a:	2301      	movs	r3, #1
 8000b0c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b0e:	2300      	movs	r3, #0
 8000b10:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b12:	2303      	movs	r3, #3
 8000b14:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b16:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b1a:	4619      	mov	r1, r3
 8000b1c:	4819      	ldr	r0, [pc, #100]	; (8000b84 <MX_GPIO_Init+0x284>)
 8000b1e:	f004 fb9f 	bl	8005260 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD4 PD5 PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000b22:	23f0      	movs	r3, #240	; 0xf0
 8000b24:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b26:	2300      	movs	r3, #0
 8000b28:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000b2e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b32:	4619      	mov	r1, r3
 8000b34:	4816      	ldr	r0, [pc, #88]	; (8000b90 <MX_GPIO_Init+0x290>)
 8000b36:	f004 fb93 	bl	8005260 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000b3a:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8000b3e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b40:	2302      	movs	r3, #2
 8000b42:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b44:	2300      	movs	r3, #0
 8000b46:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b48:	2303      	movs	r3, #3
 8000b4a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000b4c:	230b      	movs	r3, #11
 8000b4e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000b50:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b54:	4619      	mov	r1, r3
 8000b56:	480a      	ldr	r0, [pc, #40]	; (8000b80 <MX_GPIO_Init+0x280>)
 8000b58:	f004 fb82 	bl	8005260 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 3, 0);
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	2103      	movs	r1, #3
 8000b60:	2028      	movs	r0, #40	; 0x28
 8000b62:	f004 fb46 	bl	80051f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000b66:	2028      	movs	r0, #40	; 0x28
 8000b68:	f004 fb5f 	bl	800522a <HAL_NVIC_EnableIRQ>

}
 8000b6c:	bf00      	nop
 8000b6e:	3738      	adds	r7, #56	; 0x38
 8000b70:	46bd      	mov	sp, r7
 8000b72:	bd80      	pop	{r7, pc}
 8000b74:	40023800 	.word	0x40023800
 8000b78:	40021000 	.word	0x40021000
 8000b7c:	40020400 	.word	0x40020400
 8000b80:	40021800 	.word	0x40021800
 8000b84:	40020800 	.word	0x40020800
 8000b88:	10210000 	.word	0x10210000
 8000b8c:	40020000 	.word	0x40020000
 8000b90:	40020c00 	.word	0x40020c00

08000b94 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000b98:	4b1b      	ldr	r3, [pc, #108]	; (8000c08 <MX_I2C1_Init+0x74>)
 8000b9a:	4a1c      	ldr	r2, [pc, #112]	; (8000c0c <MX_I2C1_Init+0x78>)
 8000b9c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00C0EAFF;
 8000b9e:	4b1a      	ldr	r3, [pc, #104]	; (8000c08 <MX_I2C1_Init+0x74>)
 8000ba0:	4a1b      	ldr	r2, [pc, #108]	; (8000c10 <MX_I2C1_Init+0x7c>)
 8000ba2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000ba4:	4b18      	ldr	r3, [pc, #96]	; (8000c08 <MX_I2C1_Init+0x74>)
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000baa:	4b17      	ldr	r3, [pc, #92]	; (8000c08 <MX_I2C1_Init+0x74>)
 8000bac:	2201      	movs	r2, #1
 8000bae:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000bb0:	4b15      	ldr	r3, [pc, #84]	; (8000c08 <MX_I2C1_Init+0x74>)
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000bb6:	4b14      	ldr	r3, [pc, #80]	; (8000c08 <MX_I2C1_Init+0x74>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000bbc:	4b12      	ldr	r3, [pc, #72]	; (8000c08 <MX_I2C1_Init+0x74>)
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000bc2:	4b11      	ldr	r3, [pc, #68]	; (8000c08 <MX_I2C1_Init+0x74>)
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000bc8:	4b0f      	ldr	r3, [pc, #60]	; (8000c08 <MX_I2C1_Init+0x74>)
 8000bca:	2200      	movs	r2, #0
 8000bcc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000bce:	480e      	ldr	r0, [pc, #56]	; (8000c08 <MX_I2C1_Init+0x74>)
 8000bd0:	f004 fd3c 	bl	800564c <HAL_I2C_Init>
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d001      	beq.n	8000bde <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000bda:	f002 fd95 	bl	8003708 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000bde:	2100      	movs	r1, #0
 8000be0:	4809      	ldr	r0, [pc, #36]	; (8000c08 <MX_I2C1_Init+0x74>)
 8000be2:	f005 fc63 	bl	80064ac <HAL_I2CEx_ConfigAnalogFilter>
 8000be6:	4603      	mov	r3, r0
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d001      	beq.n	8000bf0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000bec:	f002 fd8c 	bl	8003708 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000bf0:	2100      	movs	r1, #0
 8000bf2:	4805      	ldr	r0, [pc, #20]	; (8000c08 <MX_I2C1_Init+0x74>)
 8000bf4:	f005 fca5 	bl	8006542 <HAL_I2CEx_ConfigDigitalFilter>
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d001      	beq.n	8000c02 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000bfe:	f002 fd83 	bl	8003708 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000c02:	bf00      	nop
 8000c04:	bd80      	pop	{r7, pc}
 8000c06:	bf00      	nop
 8000c08:	20000360 	.word	0x20000360
 8000c0c:	40005400 	.word	0x40005400
 8000c10:	00c0eaff 	.word	0x00c0eaff

08000c14 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b08a      	sub	sp, #40	; 0x28
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c1c:	f107 0314 	add.w	r3, r7, #20
 8000c20:	2200      	movs	r2, #0
 8000c22:	601a      	str	r2, [r3, #0]
 8000c24:	605a      	str	r2, [r3, #4]
 8000c26:	609a      	str	r2, [r3, #8]
 8000c28:	60da      	str	r2, [r3, #12]
 8000c2a:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	4a17      	ldr	r2, [pc, #92]	; (8000c90 <HAL_I2C_MspInit+0x7c>)
 8000c32:	4293      	cmp	r3, r2
 8000c34:	d128      	bne.n	8000c88 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c36:	4b17      	ldr	r3, [pc, #92]	; (8000c94 <HAL_I2C_MspInit+0x80>)
 8000c38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c3a:	4a16      	ldr	r2, [pc, #88]	; (8000c94 <HAL_I2C_MspInit+0x80>)
 8000c3c:	f043 0302 	orr.w	r3, r3, #2
 8000c40:	6313      	str	r3, [r2, #48]	; 0x30
 8000c42:	4b14      	ldr	r3, [pc, #80]	; (8000c94 <HAL_I2C_MspInit+0x80>)
 8000c44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c46:	f003 0302 	and.w	r3, r3, #2
 8000c4a:	613b      	str	r3, [r7, #16]
 8000c4c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000c4e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000c52:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c54:	2312      	movs	r3, #18
 8000c56:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c58:	2300      	movs	r3, #0
 8000c5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c5c:	2303      	movs	r3, #3
 8000c5e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000c60:	2304      	movs	r3, #4
 8000c62:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c64:	f107 0314 	add.w	r3, r7, #20
 8000c68:	4619      	mov	r1, r3
 8000c6a:	480b      	ldr	r0, [pc, #44]	; (8000c98 <HAL_I2C_MspInit+0x84>)
 8000c6c:	f004 faf8 	bl	8005260 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000c70:	4b08      	ldr	r3, [pc, #32]	; (8000c94 <HAL_I2C_MspInit+0x80>)
 8000c72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c74:	4a07      	ldr	r2, [pc, #28]	; (8000c94 <HAL_I2C_MspInit+0x80>)
 8000c76:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000c7a:	6413      	str	r3, [r2, #64]	; 0x40
 8000c7c:	4b05      	ldr	r3, [pc, #20]	; (8000c94 <HAL_I2C_MspInit+0x80>)
 8000c7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c80:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c84:	60fb      	str	r3, [r7, #12]
 8000c86:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000c88:	bf00      	nop
 8000c8a:	3728      	adds	r7, #40	; 0x28
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	bd80      	pop	{r7, pc}
 8000c90:	40005400 	.word	0x40005400
 8000c94:	40023800 	.word	0x40023800
 8000c98:	40020400 	.word	0x40020400

08000c9c <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000ca0:	f3bf 8f4f 	dsb	sy
}
 8000ca4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000ca6:	f3bf 8f6f 	isb	sy
}
 8000caa:	bf00      	nop
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000cac:	4b0d      	ldr	r3, [pc, #52]	; (8000ce4 <SCB_EnableICache+0x48>)
 8000cae:	2200      	movs	r2, #0
 8000cb0:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000cb4:	f3bf 8f4f 	dsb	sy
}
 8000cb8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000cba:	f3bf 8f6f 	isb	sy
}
 8000cbe:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000cc0:	4b08      	ldr	r3, [pc, #32]	; (8000ce4 <SCB_EnableICache+0x48>)
 8000cc2:	695b      	ldr	r3, [r3, #20]
 8000cc4:	4a07      	ldr	r2, [pc, #28]	; (8000ce4 <SCB_EnableICache+0x48>)
 8000cc6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000cca:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000ccc:	f3bf 8f4f 	dsb	sy
}
 8000cd0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000cd2:	f3bf 8f6f 	isb	sy
}
 8000cd6:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 8000cd8:	bf00      	nop
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce0:	4770      	bx	lr
 8000ce2:	bf00      	nop
 8000ce4:	e000ed00 	.word	0xe000ed00

08000ce8 <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 8000ce8:	b480      	push	{r7}
 8000cea:	b085      	sub	sp, #20
 8000cec:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8000cee:	4b1f      	ldr	r3, [pc, #124]	; (8000d6c <SCB_EnableDCache+0x84>)
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8000cf6:	f3bf 8f4f 	dsb	sy
}
 8000cfa:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8000cfc:	4b1b      	ldr	r3, [pc, #108]	; (8000d6c <SCB_EnableDCache+0x84>)
 8000cfe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000d02:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	0b5b      	lsrs	r3, r3, #13
 8000d08:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000d0c:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	08db      	lsrs	r3, r3, #3
 8000d12:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000d16:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000d18:	68fb      	ldr	r3, [r7, #12]
 8000d1a:	015a      	lsls	r2, r3, #5
 8000d1c:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 8000d20:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8000d22:	68ba      	ldr	r2, [r7, #8]
 8000d24:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000d26:	4911      	ldr	r1, [pc, #68]	; (8000d6c <SCB_EnableDCache+0x84>)
 8000d28:	4313      	orrs	r3, r2
 8000d2a:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8000d2e:	68bb      	ldr	r3, [r7, #8]
 8000d30:	1e5a      	subs	r2, r3, #1
 8000d32:	60ba      	str	r2, [r7, #8]
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d1ef      	bne.n	8000d18 <SCB_EnableDCache+0x30>
    } while(sets-- != 0U);
 8000d38:	68fb      	ldr	r3, [r7, #12]
 8000d3a:	1e5a      	subs	r2, r3, #1
 8000d3c:	60fa      	str	r2, [r7, #12]
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d1e5      	bne.n	8000d0e <SCB_EnableDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 8000d42:	f3bf 8f4f 	dsb	sy
}
 8000d46:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000d48:	4b08      	ldr	r3, [pc, #32]	; (8000d6c <SCB_EnableDCache+0x84>)
 8000d4a:	695b      	ldr	r3, [r3, #20]
 8000d4c:	4a07      	ldr	r2, [pc, #28]	; (8000d6c <SCB_EnableDCache+0x84>)
 8000d4e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d52:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000d54:	f3bf 8f4f 	dsb	sy
}
 8000d58:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000d5a:	f3bf 8f6f 	isb	sy
}
 8000d5e:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 8000d60:	bf00      	nop
 8000d62:	3714      	adds	r7, #20
 8000d64:	46bd      	mov	sp, r7
 8000d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6a:	4770      	bx	lr
 8000d6c:	e000ed00 	.word	0xe000ed00

08000d70 <println>:
uint8_t SerialNumber[] = {0x00, 0x00, 0x7E, 0x00, 0xD0, 0x01, 0x03, 0x2B, 0x7E};
static int pre_define_data_size = 70;

// Utility function
void println(char input[])
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b08a      	sub	sp, #40	; 0x28
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	6078      	str	r0, [r7, #4]
	char stringBuffer[30];
	sprintf(stringBuffer, "%s\r\n", input);
 8000d78:	f107 0308 	add.w	r3, r7, #8
 8000d7c:	687a      	ldr	r2, [r7, #4]
 8000d7e:	490a      	ldr	r1, [pc, #40]	; (8000da8 <println+0x38>)
 8000d80:	4618      	mov	r0, r3
 8000d82:	f009 fd37 	bl	800a7f4 <siprintf>
	HAL_UART_Transmit(&huart3, (uint8_t *)stringBuffer, strlen(stringBuffer), 200);
 8000d86:	f107 0308 	add.w	r3, r7, #8
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	f7ff fa58 	bl	8000240 <strlen>
 8000d90:	4603      	mov	r3, r0
 8000d92:	b29a      	uxth	r2, r3
 8000d94:	f107 0108 	add.w	r1, r7, #8
 8000d98:	23c8      	movs	r3, #200	; 0xc8
 8000d9a:	4804      	ldr	r0, [pc, #16]	; (8000dac <println+0x3c>)
 8000d9c:	f008 fb86 	bl	80094ac <HAL_UART_Transmit>
}
 8000da0:	bf00      	nop
 8000da2:	3728      	adds	r7, #40	; 0x28
 8000da4:	46bd      	mov	sp, r7
 8000da6:	bd80      	pop	{r7, pc}
 8000da8:	0800cb90 	.word	0x0800cb90
 8000dac:	200005a8 	.word	0x200005a8

08000db0 <sensirion_bytes_to_float>:
	HAL_UART_Transmit(&huart3, (uint8_t *)data, pre_define_data_size, 1000);
}

// For convert concatenate hex to float ieee754
float sensirion_bytes_to_float(const uint32_t bytes)
{
 8000db0:	b480      	push	{r7}
 8000db2:	b085      	sub	sp, #20
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	6078      	str	r0, [r7, #4]
	{
		uint32_t u32_value;
		float float32;
	} tmp;

	tmp.u32_value = bytes;
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	60fb      	str	r3, [r7, #12]
	return tmp.float32;
 8000dbc:	68fb      	ldr	r3, [r7, #12]
 8000dbe:	ee07 3a90 	vmov	s15, r3
}
 8000dc2:	eeb0 0a67 	vmov.f32	s0, s15
 8000dc6:	3714      	adds	r7, #20
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dce:	4770      	bx	lr

08000dd0 <wake_sensirion>:

// Wake up SPS30 by sent start frame
uint8_t *wake_sensirion()
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b082      	sub	sp, #8
 8000dd4:	af00      	add	r7, sp, #0
	// ! For debug only
	//println("Sent start frame");

	static uint8_t data[70];
	// Populate an array
	for (int i = 0; i < sizeof(data); i++)
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	607b      	str	r3, [r7, #4]
 8000dda:	e007      	b.n	8000dec <wake_sensirion+0x1c>
	{
		data[i] = 0x00;
 8000ddc:	4a16      	ldr	r2, [pc, #88]	; (8000e38 <wake_sensirion+0x68>)
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	4413      	add	r3, r2
 8000de2:	2200      	movs	r2, #0
 8000de4:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < sizeof(data); i++)
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	3301      	adds	r3, #1
 8000dea:	607b      	str	r3, [r7, #4]
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	2b45      	cmp	r3, #69	; 0x45
 8000df0:	d9f4      	bls.n	8000ddc <wake_sensirion+0xc>
	}
	while (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_TC) == RESET)
 8000df2:	bf00      	nop
 8000df4:	4b11      	ldr	r3, [pc, #68]	; (8000e3c <wake_sensirion+0x6c>)
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	69db      	ldr	r3, [r3, #28]
 8000dfa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000dfe:	2b40      	cmp	r3, #64	; 0x40
 8000e00:	d1f8      	bne.n	8000df4 <wake_sensirion+0x24>
	{
	}
	HAL_UART_Transmit(&huart1, (uint8_t *)start, sizeof(start), 1000);
 8000e02:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e06:	220a      	movs	r2, #10
 8000e08:	490d      	ldr	r1, [pc, #52]	; (8000e40 <wake_sensirion+0x70>)
 8000e0a:	480c      	ldr	r0, [pc, #48]	; (8000e3c <wake_sensirion+0x6c>)
 8000e0c:	f008 fb4e 	bl	80094ac <HAL_UART_Transmit>
	while (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_TC) == RESET)
 8000e10:	bf00      	nop
 8000e12:	4b0a      	ldr	r3, [pc, #40]	; (8000e3c <wake_sensirion+0x6c>)
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	69db      	ldr	r3, [r3, #28]
 8000e18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000e1c:	2b40      	cmp	r3, #64	; 0x40
 8000e1e:	d1f8      	bne.n	8000e12 <wake_sensirion+0x42>
	{
	}
	HAL_UART_Receive(&huart1, (uint8_t *)data, sizeof(data), 1000);
 8000e20:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e24:	2246      	movs	r2, #70	; 0x46
 8000e26:	4904      	ldr	r1, [pc, #16]	; (8000e38 <wake_sensirion+0x68>)
 8000e28:	4804      	ldr	r0, [pc, #16]	; (8000e3c <wake_sensirion+0x6c>)
 8000e2a:	f008 fbd2 	bl	80095d2 <HAL_UART_Receive>
	//HAL_Delay(1000);
	return data;
 8000e2e:	4b02      	ldr	r3, [pc, #8]	; (8000e38 <wake_sensirion+0x68>)
}
 8000e30:	4618      	mov	r0, r3
 8000e32:	3708      	adds	r7, #8
 8000e34:	46bd      	mov	sp, r7
 8000e36:	bd80      	pop	{r7, pc}
 8000e38:	200002e0 	.word	0x200002e0
 8000e3c:	2000062c 	.word	0x2000062c
 8000e40:	20000000 	.word	0x20000000

08000e44 <read_sensirion>:

// Read from SPS30 by sent read frame
float *read_sensirion()
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b0a8      	sub	sp, #160	; 0xa0
 8000e48:	af00      	add	r7, sp, #0
	// ! For debug only
	//println("Sent read frame");

	uint8_t data[70];
	// Populate an array
	for (int i = 0; i < sizeof(data); i++)
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8000e50:	e00b      	b.n	8000e6a <read_sensirion+0x26>
	{
		data[i] = 0x00;
 8000e52:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8000e56:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8000e5a:	4413      	add	r3, r2
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < sizeof(data); i++)
 8000e60:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8000e64:	3301      	adds	r3, #1
 8000e66:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8000e6a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8000e6e:	2b45      	cmp	r3, #69	; 0x45
 8000e70:	d9ef      	bls.n	8000e52 <read_sensirion+0xe>
	}
	while (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_TC) == RESET)
 8000e72:	bf00      	nop
 8000e74:	4b67      	ldr	r3, [pc, #412]	; (8001014 <read_sensirion+0x1d0>)
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	69db      	ldr	r3, [r3, #28]
 8000e7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000e7e:	2b40      	cmp	r3, #64	; 0x40
 8000e80:	d1f8      	bne.n	8000e74 <read_sensirion+0x30>
	{
	}
	HAL_UART_Transmit(&huart1, (uint8_t *)read, sizeof(read), 1000);
 8000e82:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e86:	2208      	movs	r2, #8
 8000e88:	4963      	ldr	r1, [pc, #396]	; (8001018 <read_sensirion+0x1d4>)
 8000e8a:	4862      	ldr	r0, [pc, #392]	; (8001014 <read_sensirion+0x1d0>)
 8000e8c:	f008 fb0e 	bl	80094ac <HAL_UART_Transmit>
	while (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_TC) == RESET)
 8000e90:	bf00      	nop
 8000e92:	4b60      	ldr	r3, [pc, #384]	; (8001014 <read_sensirion+0x1d0>)
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	69db      	ldr	r3, [r3, #28]
 8000e98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000e9c:	2b40      	cmp	r3, #64	; 0x40
 8000e9e:	d1f8      	bne.n	8000e92 <read_sensirion+0x4e>
	{
	}
	HAL_UART_Receive(&huart1, (uint8_t *)data, sizeof(data), 100); // from 1000 to 100
 8000ea0:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8000ea4:	2364      	movs	r3, #100	; 0x64
 8000ea6:	2246      	movs	r2, #70	; 0x46
 8000ea8:	485a      	ldr	r0, [pc, #360]	; (8001014 <read_sensirion+0x1d0>)
 8000eaa:	f008 fb92 	bl	80095d2 <HAL_UART_Receive>

	// Check for start frame
	if (data[0] == 0x7E && data[1] == 0x00)
 8000eae:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8000eb2:	2b7e      	cmp	r3, #126	; 0x7e
 8000eb4:	f040 80a8 	bne.w	8001008 <read_sensirion+0x1c4>
 8000eb8:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	f040 80a3 	bne.w	8001008 <read_sensirion+0x1c4>
	{
		// Header frame
		uint8_t command = data[2];
 8000ec2:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 8000ec6:	f887 3093 	strb.w	r3, [r7, #147]	; 0x93
		uint8_t errorcode = data[3];
 8000eca:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8000ece:	f887 3092 	strb.w	r3, [r7, #146]	; 0x92
		uint8_t length = data[4];
 8000ed2:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8000ed6:	f887 3091 	strb.w	r3, [r7, #145]	; 0x91
		uint8_t state = data[5];
 8000eda:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8000ede:	f887 3090 	strb.w	r3, [r7, #144]	; 0x90

		uint8_t checksum;
		// Find checksum frame by start from the back of the array
		for (uint8_t i = sizeof(data); i > 0; i--)
 8000ee2:	2346      	movs	r3, #70	; 0x46
 8000ee4:	f887 309b 	strb.w	r3, [r7, #155]	; 0x9b
 8000ee8:	e017      	b.n	8000f1a <read_sensirion+0xd6>
		{
			if (data[i] == 0x7E)
 8000eea:	f897 309b 	ldrb.w	r3, [r7, #155]	; 0x9b
 8000eee:	f107 02a0 	add.w	r2, r7, #160	; 0xa0
 8000ef2:	4413      	add	r3, r2
 8000ef4:	f813 3c58 	ldrb.w	r3, [r3, #-88]
 8000ef8:	2b7e      	cmp	r3, #126	; 0x7e
 8000efa:	d109      	bne.n	8000f10 <read_sensirion+0xcc>
			{
				data[i - 1] = checksum;
 8000efc:	f897 309b 	ldrb.w	r3, [r7, #155]	; 0x9b
 8000f00:	3b01      	subs	r3, #1
 8000f02:	f107 02a0 	add.w	r2, r7, #160	; 0xa0
 8000f06:	4413      	add	r3, r2
 8000f08:	f897 208f 	ldrb.w	r2, [r7, #143]	; 0x8f
 8000f0c:	f803 2c58 	strb.w	r2, [r3, #-88]
		for (uint8_t i = sizeof(data); i > 0; i--)
 8000f10:	f897 309b 	ldrb.w	r3, [r7, #155]	; 0x9b
 8000f14:	3b01      	subs	r3, #1
 8000f16:	f887 309b 	strb.w	r3, [r7, #155]	; 0x9b
 8000f1a:	f897 309b 	ldrb.w	r3, [r7, #155]	; 0x9b
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d1e3      	bne.n	8000eea <read_sensirion+0xa6>
		}

		uint32_t concatenateHex[10];
		static float actualValue[10];
		// Concatenate HEX(2,2,2,2) into HEX(8) and convert concatenate hex to float ieee754
		for (int i = 0; i < 10; i++)
 8000f22:	2300      	movs	r3, #0
 8000f24:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8000f28:	e068      	b.n	8000ffc <read_sensirion+0x1b8>
		{
			// 40 HEX(2) into 10 Groups
			// Skip first 5 bits (header)
			concatenateHex[i] = ((data[4 * i + 5]) << 24) + ((data[(4 * i) + 1 + 5]) << 16) + ((data[(4 * i) + 2 + 5]) << 8) + (data[(4 * i) + 3 + 5]);
 8000f2a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8000f2e:	009b      	lsls	r3, r3, #2
 8000f30:	3305      	adds	r3, #5
 8000f32:	f107 02a0 	add.w	r2, r7, #160	; 0xa0
 8000f36:	4413      	add	r3, r2
 8000f38:	f813 3c58 	ldrb.w	r3, [r3, #-88]
 8000f3c:	061a      	lsls	r2, r3, #24
 8000f3e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8000f42:	009b      	lsls	r3, r3, #2
 8000f44:	3306      	adds	r3, #6
 8000f46:	f107 01a0 	add.w	r1, r7, #160	; 0xa0
 8000f4a:	440b      	add	r3, r1
 8000f4c:	f813 3c58 	ldrb.w	r3, [r3, #-88]
 8000f50:	041b      	lsls	r3, r3, #16
 8000f52:	441a      	add	r2, r3
 8000f54:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8000f58:	009b      	lsls	r3, r3, #2
 8000f5a:	3307      	adds	r3, #7
 8000f5c:	f107 01a0 	add.w	r1, r7, #160	; 0xa0
 8000f60:	440b      	add	r3, r1
 8000f62:	f813 3c58 	ldrb.w	r3, [r3, #-88]
 8000f66:	021b      	lsls	r3, r3, #8
 8000f68:	4413      	add	r3, r2
 8000f6a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8000f6e:	3202      	adds	r2, #2
 8000f70:	0092      	lsls	r2, r2, #2
 8000f72:	f107 01a0 	add.w	r1, r7, #160	; 0xa0
 8000f76:	440a      	add	r2, r1
 8000f78:	f812 2c58 	ldrb.w	r2, [r2, #-88]
 8000f7c:	4413      	add	r3, r2
 8000f7e:	461a      	mov	r2, r3
 8000f80:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8000f84:	009b      	lsls	r3, r3, #2
 8000f86:	f107 01a0 	add.w	r1, r7, #160	; 0xa0
 8000f8a:	440b      	add	r3, r1
 8000f8c:	f843 2ca0 	str.w	r2, [r3, #-160]

			// Convert sensirion bytes to float
			actualValue[i] = sensirion_bytes_to_float(concatenateHex[i]);
 8000f90:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8000f94:	009b      	lsls	r3, r3, #2
 8000f96:	f107 02a0 	add.w	r2, r7, #160	; 0xa0
 8000f9a:	4413      	add	r3, r2
 8000f9c:	f853 3ca0 	ldr.w	r3, [r3, #-160]
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	f7ff ff05 	bl	8000db0 <sensirion_bytes_to_float>
 8000fa6:	eef0 7a40 	vmov.f32	s15, s0
 8000faa:	4a1c      	ldr	r2, [pc, #112]	; (800101c <read_sensirion+0x1d8>)
 8000fac:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8000fb0:	009b      	lsls	r3, r3, #2
 8000fb2:	4413      	add	r3, r2
 8000fb4:	edc3 7a00 	vstr	s15, [r3]

			// ! For debug only
			char stringBuffer[30];
			sprintf(stringBuffer, "%.4f\r\n", actualValue[i]);
 8000fb8:	4a18      	ldr	r2, [pc, #96]	; (800101c <read_sensirion+0x1d8>)
 8000fba:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8000fbe:	009b      	lsls	r3, r3, #2
 8000fc0:	4413      	add	r3, r2
 8000fc2:	edd3 7a00 	vldr	s15, [r3]
 8000fc6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000fca:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8000fce:	ec53 2b17 	vmov	r2, r3, d7
 8000fd2:	4913      	ldr	r1, [pc, #76]	; (8001020 <read_sensirion+0x1dc>)
 8000fd4:	f009 fc0e 	bl	800a7f4 <siprintf>
			HAL_UART_Transmit(&huart3, (uint8_t *)stringBuffer, strlen(stringBuffer), 200);
 8000fd8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000fdc:	4618      	mov	r0, r3
 8000fde:	f7ff f92f 	bl	8000240 <strlen>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	b29a      	uxth	r2, r3
 8000fe6:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8000fea:	23c8      	movs	r3, #200	; 0xc8
 8000fec:	480d      	ldr	r0, [pc, #52]	; (8001024 <read_sensirion+0x1e0>)
 8000fee:	f008 fa5d 	bl	80094ac <HAL_UART_Transmit>
		for (int i = 0; i < 10; i++)
 8000ff2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8000ff6:	3301      	adds	r3, #1
 8000ff8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8000ffc:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001000:	2b09      	cmp	r3, #9
 8001002:	dd92      	ble.n	8000f2a <read_sensirion+0xe6>
		}
		//HAL_Delay(1000);
		return actualValue;
 8001004:	4b05      	ldr	r3, [pc, #20]	; (800101c <read_sensirion+0x1d8>)
 8001006:	e000      	b.n	800100a <read_sensirion+0x1c6>
	}
	else
	{
		//HAL_Delay(1000);
		return NULL;
 8001008:	2300      	movs	r3, #0
	}
}
 800100a:	4618      	mov	r0, r3
 800100c:	37a0      	adds	r7, #160	; 0xa0
 800100e:	46bd      	mov	sp, r7
 8001010:	bd80      	pop	{r7, pc}
 8001012:	bf00      	nop
 8001014:	2000062c 	.word	0x2000062c
 8001018:	2000000c 	.word	0x2000000c
 800101c:	20000328 	.word	0x20000328
 8001020:	0800cb98 	.word	0x0800cb98
 8001024:	200005a8 	.word	0x200005a8

08001028 <sent_string_to_mcu>:
#include "string.h"
#include "stdio.h"

void sent_string_to_mcu(char data[]){
 8001028:	b580      	push	{r7, lr}
 800102a:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 800102e:	af00      	add	r7, sp, #0
 8001030:	1d3b      	adds	r3, r7, #4
 8001032:	6018      	str	r0, [r3, #0]
	char stringBuffer[500];
	sprintf(stringBuffer, "%s\n" , data);
 8001034:	1d3b      	adds	r3, r7, #4
 8001036:	f107 000c 	add.w	r0, r7, #12
 800103a:	681a      	ldr	r2, [r3, #0]
 800103c:	490a      	ldr	r1, [pc, #40]	; (8001068 <sent_string_to_mcu+0x40>)
 800103e:	f009 fbd9 	bl	800a7f4 <siprintf>
	HAL_UART_Transmit(&huart4, (uint8_t*) stringBuffer, strlen(stringBuffer), 200);
 8001042:	f107 030c 	add.w	r3, r7, #12
 8001046:	4618      	mov	r0, r3
 8001048:	f7ff f8fa 	bl	8000240 <strlen>
 800104c:	4603      	mov	r3, r0
 800104e:	b29a      	uxth	r2, r3
 8001050:	f107 010c 	add.w	r1, r7, #12
 8001054:	23c8      	movs	r3, #200	; 0xc8
 8001056:	4805      	ldr	r0, [pc, #20]	; (800106c <sent_string_to_mcu+0x44>)
 8001058:	f008 fa28 	bl	80094ac <HAL_UART_Transmit>
}
 800105c:	bf00      	nop
 800105e:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}
 8001066:	bf00      	nop
 8001068:	0800cba0 	.word	0x0800cba0
 800106c:	200006b0 	.word	0x200006b0

08001070 <saveData>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// Save EEPROM
void saveData(){
 8001070:	b580      	push	{r7, lr}
 8001072:	af00      	add	r7, sp, #0
	//Clock
	EEPROM_Write_NUM (1, 0, hourNum);
 8001074:	4b2c      	ldr	r3, [pc, #176]	; (8001128 <saveData+0xb8>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	ee07 3a90 	vmov	s15, r3
 800107c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001080:	eeb0 0a67 	vmov.f32	s0, s15
 8001084:	2100      	movs	r1, #0
 8001086:	2001      	movs	r0, #1
 8001088:	f7ff fb74 	bl	8000774 <EEPROM_Write_NUM>
	EEPROM_Write_NUM (2, 0, minuteNum);
 800108c:	4b27      	ldr	r3, [pc, #156]	; (800112c <saveData+0xbc>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	ee07 3a90 	vmov	s15, r3
 8001094:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001098:	eeb0 0a67 	vmov.f32	s0, s15
 800109c:	2100      	movs	r1, #0
 800109e:	2002      	movs	r0, #2
 80010a0:	f7ff fb68 	bl	8000774 <EEPROM_Write_NUM>
	EEPROM_Write_NUM (3, 0, secondNum);
 80010a4:	4b22      	ldr	r3, [pc, #136]	; (8001130 <saveData+0xc0>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	ee07 3a90 	vmov	s15, r3
 80010ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010b0:	eeb0 0a67 	vmov.f32	s0, s15
 80010b4:	2100      	movs	r1, #0
 80010b6:	2003      	movs	r0, #3
 80010b8:	f7ff fb5c 	bl	8000774 <EEPROM_Write_NUM>

	//Date
	EEPROM_Write_NUM (4, 0, dayIndex);
 80010bc:	4b1d      	ldr	r3, [pc, #116]	; (8001134 <saveData+0xc4>)
 80010be:	f993 3000 	ldrsb.w	r3, [r3]
 80010c2:	ee07 3a90 	vmov	s15, r3
 80010c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010ca:	eeb0 0a67 	vmov.f32	s0, s15
 80010ce:	2100      	movs	r1, #0
 80010d0:	2004      	movs	r0, #4
 80010d2:	f7ff fb4f 	bl	8000774 <EEPROM_Write_NUM>
	EEPROM_Write_NUM (5, 0, date);
 80010d6:	4b18      	ldr	r3, [pc, #96]	; (8001138 <saveData+0xc8>)
 80010d8:	f993 3000 	ldrsb.w	r3, [r3]
 80010dc:	ee07 3a90 	vmov	s15, r3
 80010e0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010e4:	eeb0 0a67 	vmov.f32	s0, s15
 80010e8:	2100      	movs	r1, #0
 80010ea:	2005      	movs	r0, #5
 80010ec:	f7ff fb42 	bl	8000774 <EEPROM_Write_NUM>
	EEPROM_Write_NUM (6, 0, monthIndex);
 80010f0:	4b12      	ldr	r3, [pc, #72]	; (800113c <saveData+0xcc>)
 80010f2:	f993 3000 	ldrsb.w	r3, [r3]
 80010f6:	ee07 3a90 	vmov	s15, r3
 80010fa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010fe:	eeb0 0a67 	vmov.f32	s0, s15
 8001102:	2100      	movs	r1, #0
 8001104:	2006      	movs	r0, #6
 8001106:	f7ff fb35 	bl	8000774 <EEPROM_Write_NUM>
	EEPROM_Write_NUM (7, 0, year);
 800110a:	4b0d      	ldr	r3, [pc, #52]	; (8001140 <saveData+0xd0>)
 800110c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001110:	ee07 3a90 	vmov	s15, r3
 8001114:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001118:	eeb0 0a67 	vmov.f32	s0, s15
 800111c:	2100      	movs	r1, #0
 800111e:	2007      	movs	r0, #7
 8001120:	f7ff fb28 	bl	8000774 <EEPROM_Write_NUM>
}
 8001124:	bf00      	nop
 8001126:	bd80      	pop	{r7, pc}
 8001128:	20000028 	.word	0x20000028
 800112c:	20000024 	.word	0x20000024
 8001130:	20000020 	.word	0x20000020
 8001134:	20000098 	.word	0x20000098
 8001138:	20000048 	.word	0x20000048
 800113c:	20000099 	.word	0x20000099
 8001140:	2000009a 	.word	0x2000009a

08001144 <readData>:
// Read EEPROM
void readData(){
 8001144:	b580      	push	{r7, lr}
 8001146:	b082      	sub	sp, #8
 8001148:	af00      	add	r7, sp, #0
	//Clock
	hourNum = EEPROM_Read_NUM (1, 0);
 800114a:	2100      	movs	r1, #0
 800114c:	2001      	movs	r0, #1
 800114e:	f7ff fb2d 	bl	80007ac <EEPROM_Read_NUM>
 8001152:	eef0 7a40 	vmov.f32	s15, s0
 8001156:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800115a:	ee17 2a90 	vmov	r2, s15
 800115e:	4b2a      	ldr	r3, [pc, #168]	; (8001208 <readData+0xc4>)
 8001160:	601a      	str	r2, [r3, #0]
	minuteNum = EEPROM_Read_NUM (2, 0);
 8001162:	2100      	movs	r1, #0
 8001164:	2002      	movs	r0, #2
 8001166:	f7ff fb21 	bl	80007ac <EEPROM_Read_NUM>
 800116a:	eef0 7a40 	vmov.f32	s15, s0
 800116e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001172:	ee17 2a90 	vmov	r2, s15
 8001176:	4b25      	ldr	r3, [pc, #148]	; (800120c <readData+0xc8>)
 8001178:	601a      	str	r2, [r3, #0]
	secondNum = EEPROM_Read_NUM (3, 0);
 800117a:	2100      	movs	r1, #0
 800117c:	2003      	movs	r0, #3
 800117e:	f7ff fb15 	bl	80007ac <EEPROM_Read_NUM>
 8001182:	eef0 7a40 	vmov.f32	s15, s0
 8001186:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800118a:	ee17 2a90 	vmov	r2, s15
 800118e:	4b20      	ldr	r3, [pc, #128]	; (8001210 <readData+0xcc>)
 8001190:	601a      	str	r2, [r3, #0]

	//Date
	dayIndex = EEPROM_Read_NUM (4, 0);
 8001192:	2100      	movs	r1, #0
 8001194:	2004      	movs	r0, #4
 8001196:	f7ff fb09 	bl	80007ac <EEPROM_Read_NUM>
 800119a:	eef0 7a40 	vmov.f32	s15, s0
 800119e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011a2:	edc7 7a01 	vstr	s15, [r7, #4]
 80011a6:	793b      	ldrb	r3, [r7, #4]
 80011a8:	b25a      	sxtb	r2, r3
 80011aa:	4b1a      	ldr	r3, [pc, #104]	; (8001214 <readData+0xd0>)
 80011ac:	701a      	strb	r2, [r3, #0]
	date = EEPROM_Read_NUM (5, 0);
 80011ae:	2100      	movs	r1, #0
 80011b0:	2005      	movs	r0, #5
 80011b2:	f7ff fafb 	bl	80007ac <EEPROM_Read_NUM>
 80011b6:	eef0 7a40 	vmov.f32	s15, s0
 80011ba:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011be:	edc7 7a01 	vstr	s15, [r7, #4]
 80011c2:	793b      	ldrb	r3, [r7, #4]
 80011c4:	b25a      	sxtb	r2, r3
 80011c6:	4b14      	ldr	r3, [pc, #80]	; (8001218 <readData+0xd4>)
 80011c8:	701a      	strb	r2, [r3, #0]
	monthIndex = EEPROM_Read_NUM (6, 0);
 80011ca:	2100      	movs	r1, #0
 80011cc:	2006      	movs	r0, #6
 80011ce:	f7ff faed 	bl	80007ac <EEPROM_Read_NUM>
 80011d2:	eef0 7a40 	vmov.f32	s15, s0
 80011d6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011da:	edc7 7a01 	vstr	s15, [r7, #4]
 80011de:	793b      	ldrb	r3, [r7, #4]
 80011e0:	b25a      	sxtb	r2, r3
 80011e2:	4b0e      	ldr	r3, [pc, #56]	; (800121c <readData+0xd8>)
 80011e4:	701a      	strb	r2, [r3, #0]
	year = EEPROM_Read_NUM (7, 0);
 80011e6:	2100      	movs	r1, #0
 80011e8:	2007      	movs	r0, #7
 80011ea:	f7ff fadf 	bl	80007ac <EEPROM_Read_NUM>
 80011ee:	eef0 7a40 	vmov.f32	s15, s0
 80011f2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011f6:	ee17 3a90 	vmov	r3, s15
 80011fa:	b21a      	sxth	r2, r3
 80011fc:	4b08      	ldr	r3, [pc, #32]	; (8001220 <readData+0xdc>)
 80011fe:	801a      	strh	r2, [r3, #0]
}
 8001200:	bf00      	nop
 8001202:	3708      	adds	r7, #8
 8001204:	46bd      	mov	sp, r7
 8001206:	bd80      	pop	{r7, pc}
 8001208:	20000028 	.word	0x20000028
 800120c:	20000024 	.word	0x20000024
 8001210:	20000020 	.word	0x20000020
 8001214:	20000098 	.word	0x20000098
 8001218:	20000048 	.word	0x20000048
 800121c:	20000099 	.word	0x20000099
 8001220:	2000009a 	.word	0x2000009a

08001224 <eraseAllData>:

// Erase EERPOM
void eraseAllData(){
 8001224:	b580      	push	{r7, lr}
 8001226:	b082      	sub	sp, #8
 8001228:	af00      	add	r7, sp, #0
	for (int i=0; i<512; i++)
 800122a:	2300      	movs	r3, #0
 800122c:	607b      	str	r3, [r7, #4]
 800122e:	e007      	b.n	8001240 <eraseAllData+0x1c>
	{
	  EEPROM_PageErase(i);
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	b29b      	uxth	r3, r3
 8001234:	4618      	mov	r0, r3
 8001236:	f7ff fb37 	bl	80008a8 <EEPROM_PageErase>
	for (int i=0; i<512; i++)
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	3301      	adds	r3, #1
 800123e:	607b      	str	r3, [r7, #4]
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001246:	dbf3      	blt.n	8001230 <eraseAllData+0xc>
	}
	year = 2021;
 8001248:	4b0b      	ldr	r3, [pc, #44]	; (8001278 <eraseAllData+0x54>)
 800124a:	f240 72e5 	movw	r2, #2021	; 0x7e5
 800124e:	801a      	strh	r2, [r3, #0]
	EEPROM_Write_NUM (7, 0, year); // override year
 8001250:	4b09      	ldr	r3, [pc, #36]	; (8001278 <eraseAllData+0x54>)
 8001252:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001256:	ee07 3a90 	vmov	s15, r3
 800125a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800125e:	eeb0 0a67 	vmov.f32	s0, s15
 8001262:	2100      	movs	r1, #0
 8001264:	2007      	movs	r0, #7
 8001266:	f7ff fa85 	bl	8000774 <EEPROM_Write_NUM>
	readData(); // Read from Clean EEPROM
 800126a:	f7ff ff6b 	bl	8001144 <readData>
}
 800126e:	bf00      	nop
 8001270:	3708      	adds	r7, #8
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}
 8001276:	bf00      	nop
 8001278:	2000009a 	.word	0x2000009a

0800127c <checkResetData>:

void checkResetData(){
 800127c:	b580      	push	{r7, lr}
 800127e:	af00      	add	r7, sp, #0
	if(userResetButton == 1){
 8001280:	4b05      	ldr	r3, [pc, #20]	; (8001298 <checkResetData+0x1c>)
 8001282:	781b      	ldrb	r3, [r3, #0]
 8001284:	2b00      	cmp	r3, #0
 8001286:	d004      	beq.n	8001292 <checkResetData+0x16>
		eraseAllData();
 8001288:	f7ff ffcc 	bl	8001224 <eraseAllData>
		userResetButton = 0;
 800128c:	4b02      	ldr	r3, [pc, #8]	; (8001298 <checkResetData+0x1c>)
 800128e:	2200      	movs	r2, #0
 8001290:	701a      	strb	r2, [r3, #0]
	}
}
 8001292:	bf00      	nop
 8001294:	bd80      	pop	{r7, pc}
 8001296:	bf00      	nop
 8001298:	200002c2 	.word	0x200002c2

0800129c <setHorizontalScreen>:

// Paint screen black
void setHorizontalScreen(uint16_t color){
 800129c:	b580      	push	{r7, lr}
 800129e:	b082      	sub	sp, #8
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	4603      	mov	r3, r0
 80012a4:	80fb      	strh	r3, [r7, #6]
	ILI9341_Fill_Screen(color);
 80012a6:	88fb      	ldrh	r3, [r7, #6]
 80012a8:	4618      	mov	r0, r3
 80012aa:	f003 fc53 	bl	8004b54 <ILI9341_Fill_Screen>
	ILI9341_Set_Rotation(SCREEN_HORIZONTAL_1);
 80012ae:	2001      	movs	r0, #1
 80012b0:	f003 fa4a 	bl	8004748 <ILI9341_Set_Rotation>
}
 80012b4:	bf00      	nop
 80012b6:	3708      	adds	r7, #8
 80012b8:	46bd      	mov	sp, r7
 80012ba:	bd80      	pop	{r7, pc}

080012bc <check31Days>:

bool check31Days(){
 80012bc:	b480      	push	{r7}
 80012be:	af00      	add	r7, sp, #0
	if(monthIndex == 0 || monthIndex == 2 || monthIndex == 4 || monthIndex == 6 || monthIndex == 7 || monthIndex == 9 || monthIndex == 11){
 80012c0:	4b15      	ldr	r3, [pc, #84]	; (8001318 <check31Days+0x5c>)
 80012c2:	f993 3000 	ldrsb.w	r3, [r3]
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d01d      	beq.n	8001306 <check31Days+0x4a>
 80012ca:	4b13      	ldr	r3, [pc, #76]	; (8001318 <check31Days+0x5c>)
 80012cc:	f993 3000 	ldrsb.w	r3, [r3]
 80012d0:	2b02      	cmp	r3, #2
 80012d2:	d018      	beq.n	8001306 <check31Days+0x4a>
 80012d4:	4b10      	ldr	r3, [pc, #64]	; (8001318 <check31Days+0x5c>)
 80012d6:	f993 3000 	ldrsb.w	r3, [r3]
 80012da:	2b04      	cmp	r3, #4
 80012dc:	d013      	beq.n	8001306 <check31Days+0x4a>
 80012de:	4b0e      	ldr	r3, [pc, #56]	; (8001318 <check31Days+0x5c>)
 80012e0:	f993 3000 	ldrsb.w	r3, [r3]
 80012e4:	2b06      	cmp	r3, #6
 80012e6:	d00e      	beq.n	8001306 <check31Days+0x4a>
 80012e8:	4b0b      	ldr	r3, [pc, #44]	; (8001318 <check31Days+0x5c>)
 80012ea:	f993 3000 	ldrsb.w	r3, [r3]
 80012ee:	2b07      	cmp	r3, #7
 80012f0:	d009      	beq.n	8001306 <check31Days+0x4a>
 80012f2:	4b09      	ldr	r3, [pc, #36]	; (8001318 <check31Days+0x5c>)
 80012f4:	f993 3000 	ldrsb.w	r3, [r3]
 80012f8:	2b09      	cmp	r3, #9
 80012fa:	d004      	beq.n	8001306 <check31Days+0x4a>
 80012fc:	4b06      	ldr	r3, [pc, #24]	; (8001318 <check31Days+0x5c>)
 80012fe:	f993 3000 	ldrsb.w	r3, [r3]
 8001302:	2b0b      	cmp	r3, #11
 8001304:	d101      	bne.n	800130a <check31Days+0x4e>
		return true;
 8001306:	2301      	movs	r3, #1
 8001308:	e000      	b.n	800130c <check31Days+0x50>
	}else{
		return false;
 800130a:	2300      	movs	r3, #0
	}
}
 800130c:	4618      	mov	r0, r3
 800130e:	46bd      	mov	sp, r7
 8001310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001314:	4770      	bx	lr
 8001316:	bf00      	nop
 8001318:	20000099 	.word	0x20000099

0800131c <setDayOneIncrementMonth>:
void setDayOneIncrementMonth(uint8_t num){
 800131c:	b480      	push	{r7}
 800131e:	b083      	sub	sp, #12
 8001320:	af00      	add	r7, sp, #0
 8001322:	4603      	mov	r3, r0
 8001324:	71fb      	strb	r3, [r7, #7]
	if(date > num){
 8001326:	4b0f      	ldr	r3, [pc, #60]	; (8001364 <setDayOneIncrementMonth+0x48>)
 8001328:	f993 3000 	ldrsb.w	r3, [r3]
 800132c:	461a      	mov	r2, r3
 800132e:	79fb      	ldrb	r3, [r7, #7]
 8001330:	429a      	cmp	r2, r3
 8001332:	dd10      	ble.n	8001356 <setDayOneIncrementMonth+0x3a>
		date = 1;
 8001334:	4b0b      	ldr	r3, [pc, #44]	; (8001364 <setDayOneIncrementMonth+0x48>)
 8001336:	2201      	movs	r2, #1
 8001338:	701a      	strb	r2, [r3, #0]
		if(mode != 100){
 800133a:	4b0b      	ldr	r3, [pc, #44]	; (8001368 <setDayOneIncrementMonth+0x4c>)
 800133c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001340:	2b64      	cmp	r3, #100	; 0x64
 8001342:	d008      	beq.n	8001356 <setDayOneIncrementMonth+0x3a>
			monthIndex++;
 8001344:	4b09      	ldr	r3, [pc, #36]	; (800136c <setDayOneIncrementMonth+0x50>)
 8001346:	f993 3000 	ldrsb.w	r3, [r3]
 800134a:	b2db      	uxtb	r3, r3
 800134c:	3301      	adds	r3, #1
 800134e:	b2db      	uxtb	r3, r3
 8001350:	b25a      	sxtb	r2, r3
 8001352:	4b06      	ldr	r3, [pc, #24]	; (800136c <setDayOneIncrementMonth+0x50>)
 8001354:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8001356:	bf00      	nop
 8001358:	370c      	adds	r7, #12
 800135a:	46bd      	mov	sp, r7
 800135c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001360:	4770      	bx	lr
 8001362:	bf00      	nop
 8001364:	20000048 	.word	0x20000048
 8001368:	200002b8 	.word	0x200002b8
 800136c:	20000099 	.word	0x20000099

08001370 <setDayX>:
void setDayX(uint8_t num){
 8001370:	b480      	push	{r7}
 8001372:	b083      	sub	sp, #12
 8001374:	af00      	add	r7, sp, #0
 8001376:	4603      	mov	r3, r0
 8001378:	71fb      	strb	r3, [r7, #7]
	date = num;
 800137a:	f997 2007 	ldrsb.w	r2, [r7, #7]
 800137e:	4b04      	ldr	r3, [pc, #16]	; (8001390 <setDayX+0x20>)
 8001380:	701a      	strb	r2, [r3, #0]
}
 8001382:	bf00      	nop
 8001384:	370c      	adds	r7, #12
 8001386:	46bd      	mov	sp, r7
 8001388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138c:	4770      	bx	lr
 800138e:	bf00      	nop
 8001390:	20000048 	.word	0x20000048

08001394 <calculationClock>:

//Calculation
void calculationClock(uint32_t ms){
 8001394:	b580      	push	{r7, lr}
 8001396:	b08a      	sub	sp, #40	; 0x28
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]

	millisecondHAL = HAL_GetTick();
 800139c:	f003 fe1e 	bl	8004fdc <HAL_GetTick>
 80013a0:	4603      	mov	r3, r0
 80013a2:	461a      	mov	r2, r3
 80013a4:	f04f 0300 	mov.w	r3, #0
 80013a8:	4996      	ldr	r1, [pc, #600]	; (8001604 <calculationClock+0x270>)
 80013aa:	e9c1 2300 	strd	r2, r3, [r1]

	char hexString[30];
	sprintf(hexString,"%d\r\n",millisecond);
 80013ae:	4b96      	ldr	r3, [pc, #600]	; (8001608 <calculationClock+0x274>)
 80013b0:	681a      	ldr	r2, [r3, #0]
 80013b2:	f107 0308 	add.w	r3, r7, #8
 80013b6:	4995      	ldr	r1, [pc, #596]	; (800160c <calculationClock+0x278>)
 80013b8:	4618      	mov	r0, r3
 80013ba:	f009 fa1b 	bl	800a7f4 <siprintf>
	HAL_UART_Transmit(&huart3, (uint8_t*) hexString, strlen(hexString), 1000);
 80013be:	f107 0308 	add.w	r3, r7, #8
 80013c2:	4618      	mov	r0, r3
 80013c4:	f7fe ff3c 	bl	8000240 <strlen>
 80013c8:	4603      	mov	r3, r0
 80013ca:	b29a      	uxth	r2, r3
 80013cc:	f107 0108 	add.w	r1, r7, #8
 80013d0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013d4:	488e      	ldr	r0, [pc, #568]	; (8001610 <calculationClock+0x27c>)
 80013d6:	f008 f869 	bl	80094ac <HAL_UART_Transmit>

	//Normal Clock
	if (millisecond >= 1000){
 80013da:	4b8b      	ldr	r3, [pc, #556]	; (8001608 <calculationClock+0x274>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80013e2:	d307      	bcc.n	80013f4 <calculationClock+0x60>
		millisecond = 0;
 80013e4:	4b88      	ldr	r3, [pc, #544]	; (8001608 <calculationClock+0x274>)
 80013e6:	2200      	movs	r2, #0
 80013e8:	601a      	str	r2, [r3, #0]
		secondNum++;
 80013ea:	4b8a      	ldr	r3, [pc, #552]	; (8001614 <calculationClock+0x280>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	3301      	adds	r3, #1
 80013f0:	4a88      	ldr	r2, [pc, #544]	; (8001614 <calculationClock+0x280>)
 80013f2:	6013      	str	r3, [r2, #0]
	}
	if (secondNum >= 60){
 80013f4:	4b87      	ldr	r3, [pc, #540]	; (8001614 <calculationClock+0x280>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	2b3b      	cmp	r3, #59	; 0x3b
 80013fa:	dd0c      	ble.n	8001416 <calculationClock+0x82>
		secondNum = 0;
 80013fc:	4b85      	ldr	r3, [pc, #532]	; (8001614 <calculationClock+0x280>)
 80013fe:	2200      	movs	r2, #0
 8001400:	601a      	str	r2, [r3, #0]
		if (mode != 100){
 8001402:	4b85      	ldr	r3, [pc, #532]	; (8001618 <calculationClock+0x284>)
 8001404:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001408:	2b64      	cmp	r3, #100	; 0x64
 800140a:	d004      	beq.n	8001416 <calculationClock+0x82>
			minuteNum++;
 800140c:	4b83      	ldr	r3, [pc, #524]	; (800161c <calculationClock+0x288>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	3301      	adds	r3, #1
 8001412:	4a82      	ldr	r2, [pc, #520]	; (800161c <calculationClock+0x288>)
 8001414:	6013      	str	r3, [r2, #0]
		}
	}
	if (minuteNum >= 60){
 8001416:	4b81      	ldr	r3, [pc, #516]	; (800161c <calculationClock+0x288>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	2b3b      	cmp	r3, #59	; 0x3b
 800141c:	dd0c      	ble.n	8001438 <calculationClock+0xa4>
		minuteNum = 0;
 800141e:	4b7f      	ldr	r3, [pc, #508]	; (800161c <calculationClock+0x288>)
 8001420:	2200      	movs	r2, #0
 8001422:	601a      	str	r2, [r3, #0]
		if (mode != 100){
 8001424:	4b7c      	ldr	r3, [pc, #496]	; (8001618 <calculationClock+0x284>)
 8001426:	f9b3 3000 	ldrsh.w	r3, [r3]
 800142a:	2b64      	cmp	r3, #100	; 0x64
 800142c:	d004      	beq.n	8001438 <calculationClock+0xa4>
			hourNum++;
 800142e:	4b7c      	ldr	r3, [pc, #496]	; (8001620 <calculationClock+0x28c>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	3301      	adds	r3, #1
 8001434:	4a7a      	ldr	r2, [pc, #488]	; (8001620 <calculationClock+0x28c>)
 8001436:	6013      	str	r3, [r2, #0]
		}
	}
	if (hourNum >= 24){
 8001438:	4b79      	ldr	r3, [pc, #484]	; (8001620 <calculationClock+0x28c>)
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	2b17      	cmp	r3, #23
 800143e:	dd19      	ble.n	8001474 <calculationClock+0xe0>
		hourNum = 0;
 8001440:	4b77      	ldr	r3, [pc, #476]	; (8001620 <calculationClock+0x28c>)
 8001442:	2200      	movs	r2, #0
 8001444:	601a      	str	r2, [r3, #0]
		if (mode != 100){
 8001446:	4b74      	ldr	r3, [pc, #464]	; (8001618 <calculationClock+0x284>)
 8001448:	f9b3 3000 	ldrsh.w	r3, [r3]
 800144c:	2b64      	cmp	r3, #100	; 0x64
 800144e:	d011      	beq.n	8001474 <calculationClock+0xe0>
			dayIndex++;
 8001450:	4b74      	ldr	r3, [pc, #464]	; (8001624 <calculationClock+0x290>)
 8001452:	f993 3000 	ldrsb.w	r3, [r3]
 8001456:	b2db      	uxtb	r3, r3
 8001458:	3301      	adds	r3, #1
 800145a:	b2db      	uxtb	r3, r3
 800145c:	b25a      	sxtb	r2, r3
 800145e:	4b71      	ldr	r3, [pc, #452]	; (8001624 <calculationClock+0x290>)
 8001460:	701a      	strb	r2, [r3, #0]
			date++;
 8001462:	4b71      	ldr	r3, [pc, #452]	; (8001628 <calculationClock+0x294>)
 8001464:	f993 3000 	ldrsb.w	r3, [r3]
 8001468:	b2db      	uxtb	r3, r3
 800146a:	3301      	adds	r3, #1
 800146c:	b2db      	uxtb	r3, r3
 800146e:	b25a      	sxtb	r2, r3
 8001470:	4b6d      	ldr	r3, [pc, #436]	; (8001628 <calculationClock+0x294>)
 8001472:	701a      	strb	r2, [r3, #0]
		}
	}
	//Normal Date
	if (dayIndex >= 7){
 8001474:	4b6b      	ldr	r3, [pc, #428]	; (8001624 <calculationClock+0x290>)
 8001476:	f993 3000 	ldrsb.w	r3, [r3]
 800147a:	2b06      	cmp	r3, #6
 800147c:	dd02      	ble.n	8001484 <calculationClock+0xf0>
		dayIndex = 0;
 800147e:	4b69      	ldr	r3, [pc, #420]	; (8001624 <calculationClock+0x290>)
 8001480:	2200      	movs	r2, #0
 8001482:	701a      	strb	r2, [r3, #0]
	}
	if (year % 4 == 0){ //check for FEB 29 days
 8001484:	4b69      	ldr	r3, [pc, #420]	; (800162c <calculationClock+0x298>)
 8001486:	f9b3 3000 	ldrsh.w	r3, [r3]
 800148a:	b29b      	uxth	r3, r3
 800148c:	f003 0303 	and.w	r3, r3, #3
 8001490:	b29b      	uxth	r3, r3
 8001492:	2b00      	cmp	r3, #0
 8001494:	d115      	bne.n	80014c2 <calculationClock+0x12e>
		if(monthIndex == 1){
 8001496:	4b66      	ldr	r3, [pc, #408]	; (8001630 <calculationClock+0x29c>)
 8001498:	f993 3000 	ldrsb.w	r3, [r3]
 800149c:	2b01      	cmp	r3, #1
 800149e:	d103      	bne.n	80014a8 <calculationClock+0x114>
			setDayOneIncrementMonth(29); // 29 days
 80014a0:	201d      	movs	r0, #29
 80014a2:	f7ff ff3b 	bl	800131c <setDayOneIncrementMonth>
 80014a6:	e021      	b.n	80014ec <calculationClock+0x158>
		}else if(check31Days() == true){
 80014a8:	f7ff ff08 	bl	80012bc <check31Days>
 80014ac:	4603      	mov	r3, r0
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d003      	beq.n	80014ba <calculationClock+0x126>
			setDayOneIncrementMonth(31); // 31 days
 80014b2:	201f      	movs	r0, #31
 80014b4:	f7ff ff32 	bl	800131c <setDayOneIncrementMonth>
 80014b8:	e018      	b.n	80014ec <calculationClock+0x158>
		}else{
			setDayOneIncrementMonth(30); // 30 days
 80014ba:	201e      	movs	r0, #30
 80014bc:	f7ff ff2e 	bl	800131c <setDayOneIncrementMonth>
 80014c0:	e014      	b.n	80014ec <calculationClock+0x158>
		}
	}else{
		if(monthIndex == 1){
 80014c2:	4b5b      	ldr	r3, [pc, #364]	; (8001630 <calculationClock+0x29c>)
 80014c4:	f993 3000 	ldrsb.w	r3, [r3]
 80014c8:	2b01      	cmp	r3, #1
 80014ca:	d103      	bne.n	80014d4 <calculationClock+0x140>
			setDayOneIncrementMonth(28); // 28 days
 80014cc:	201c      	movs	r0, #28
 80014ce:	f7ff ff25 	bl	800131c <setDayOneIncrementMonth>
 80014d2:	e00b      	b.n	80014ec <calculationClock+0x158>
		}else if(check31Days() == true){
 80014d4:	f7ff fef2 	bl	80012bc <check31Days>
 80014d8:	4603      	mov	r3, r0
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d003      	beq.n	80014e6 <calculationClock+0x152>
			setDayOneIncrementMonth(31); // 31 days
 80014de:	201f      	movs	r0, #31
 80014e0:	f7ff ff1c 	bl	800131c <setDayOneIncrementMonth>
 80014e4:	e002      	b.n	80014ec <calculationClock+0x158>
		}else{
			setDayOneIncrementMonth(30); // 30 days
 80014e6:	201e      	movs	r0, #30
 80014e8:	f7ff ff18 	bl	800131c <setDayOneIncrementMonth>
		}
	}
	if (monthIndex >= 12){
 80014ec:	4b50      	ldr	r3, [pc, #320]	; (8001630 <calculationClock+0x29c>)
 80014ee:	f993 3000 	ldrsb.w	r3, [r3]
 80014f2:	2b0b      	cmp	r3, #11
 80014f4:	dd10      	ble.n	8001518 <calculationClock+0x184>
		monthIndex = 0;
 80014f6:	4b4e      	ldr	r3, [pc, #312]	; (8001630 <calculationClock+0x29c>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	701a      	strb	r2, [r3, #0]
		if (mode != 100){
 80014fc:	4b46      	ldr	r3, [pc, #280]	; (8001618 <calculationClock+0x284>)
 80014fe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001502:	2b64      	cmp	r3, #100	; 0x64
 8001504:	d008      	beq.n	8001518 <calculationClock+0x184>
			year++;
 8001506:	4b49      	ldr	r3, [pc, #292]	; (800162c <calculationClock+0x298>)
 8001508:	f9b3 3000 	ldrsh.w	r3, [r3]
 800150c:	b29b      	uxth	r3, r3
 800150e:	3301      	adds	r3, #1
 8001510:	b29b      	uxth	r3, r3
 8001512:	b21a      	sxth	r2, r3
 8001514:	4b45      	ldr	r3, [pc, #276]	; (800162c <calculationClock+0x298>)
 8001516:	801a      	strh	r2, [r3, #0]
		}
	}
	if (year >= 10000){
 8001518:	4b44      	ldr	r3, [pc, #272]	; (800162c <calculationClock+0x298>)
 800151a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800151e:	f242 720f 	movw	r2, #9999	; 0x270f
 8001522:	4293      	cmp	r3, r2
 8001524:	dd02      	ble.n	800152c <calculationClock+0x198>
		year = 1;
 8001526:	4b41      	ldr	r3, [pc, #260]	; (800162c <calculationClock+0x298>)
 8001528:	2201      	movs	r2, #1
 800152a:	801a      	strh	r2, [r3, #0]
	}

	//check for editMode
	if(mode == 100){
 800152c:	4b3a      	ldr	r3, [pc, #232]	; (8001618 <calculationClock+0x284>)
 800152e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001532:	2b64      	cmp	r3, #100	; 0x64
 8001534:	d15f      	bne.n	80015f6 <calculationClock+0x262>
		if (minuteNum < 0){
 8001536:	4b39      	ldr	r3, [pc, #228]	; (800161c <calculationClock+0x288>)
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	2b00      	cmp	r3, #0
 800153c:	da02      	bge.n	8001544 <calculationClock+0x1b0>
			minuteNum = 59;
 800153e:	4b37      	ldr	r3, [pc, #220]	; (800161c <calculationClock+0x288>)
 8001540:	223b      	movs	r2, #59	; 0x3b
 8001542:	601a      	str	r2, [r3, #0]
		}
		if (hourNum < 0){
 8001544:	4b36      	ldr	r3, [pc, #216]	; (8001620 <calculationClock+0x28c>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	2b00      	cmp	r3, #0
 800154a:	da02      	bge.n	8001552 <calculationClock+0x1be>
			hourNum = 23;
 800154c:	4b34      	ldr	r3, [pc, #208]	; (8001620 <calculationClock+0x28c>)
 800154e:	2217      	movs	r2, #23
 8001550:	601a      	str	r2, [r3, #0]
		}
		if (dayIndex < 0){
 8001552:	4b34      	ldr	r3, [pc, #208]	; (8001624 <calculationClock+0x290>)
 8001554:	f993 3000 	ldrsb.w	r3, [r3]
 8001558:	2b00      	cmp	r3, #0
 800155a:	da02      	bge.n	8001562 <calculationClock+0x1ce>
			dayIndex = 6;
 800155c:	4b31      	ldr	r3, [pc, #196]	; (8001624 <calculationClock+0x290>)
 800155e:	2206      	movs	r2, #6
 8001560:	701a      	strb	r2, [r3, #0]
		}
		if (date < 1){
 8001562:	4b31      	ldr	r3, [pc, #196]	; (8001628 <calculationClock+0x294>)
 8001564:	f993 3000 	ldrsb.w	r3, [r3]
 8001568:	2b00      	cmp	r3, #0
 800156a:	dc33      	bgt.n	80015d4 <calculationClock+0x240>
			if (year % 4 == 0){ //check for FEB 29 days
 800156c:	4b2f      	ldr	r3, [pc, #188]	; (800162c <calculationClock+0x298>)
 800156e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001572:	b29b      	uxth	r3, r3
 8001574:	f003 0303 	and.w	r3, r3, #3
 8001578:	b29b      	uxth	r3, r3
 800157a:	2b00      	cmp	r3, #0
 800157c:	d115      	bne.n	80015aa <calculationClock+0x216>
				if(monthIndex == 1){
 800157e:	4b2c      	ldr	r3, [pc, #176]	; (8001630 <calculationClock+0x29c>)
 8001580:	f993 3000 	ldrsb.w	r3, [r3]
 8001584:	2b01      	cmp	r3, #1
 8001586:	d103      	bne.n	8001590 <calculationClock+0x1fc>
					setDayX(29); // 29 days
 8001588:	201d      	movs	r0, #29
 800158a:	f7ff fef1 	bl	8001370 <setDayX>
 800158e:	e021      	b.n	80015d4 <calculationClock+0x240>
				}else if(check31Days() == true){
 8001590:	f7ff fe94 	bl	80012bc <check31Days>
 8001594:	4603      	mov	r3, r0
 8001596:	2b00      	cmp	r3, #0
 8001598:	d003      	beq.n	80015a2 <calculationClock+0x20e>
					setDayX(31); // 31 days
 800159a:	201f      	movs	r0, #31
 800159c:	f7ff fee8 	bl	8001370 <setDayX>
 80015a0:	e018      	b.n	80015d4 <calculationClock+0x240>
				}else{
					setDayX(30); // 30 days
 80015a2:	201e      	movs	r0, #30
 80015a4:	f7ff fee4 	bl	8001370 <setDayX>
 80015a8:	e014      	b.n	80015d4 <calculationClock+0x240>
				}
			}else{
				if(monthIndex == 1){
 80015aa:	4b21      	ldr	r3, [pc, #132]	; (8001630 <calculationClock+0x29c>)
 80015ac:	f993 3000 	ldrsb.w	r3, [r3]
 80015b0:	2b01      	cmp	r3, #1
 80015b2:	d103      	bne.n	80015bc <calculationClock+0x228>
					setDayX(28); // 28 days
 80015b4:	201c      	movs	r0, #28
 80015b6:	f7ff fedb 	bl	8001370 <setDayX>
 80015ba:	e00b      	b.n	80015d4 <calculationClock+0x240>
				}else if(check31Days() == true){
 80015bc:	f7ff fe7e 	bl	80012bc <check31Days>
 80015c0:	4603      	mov	r3, r0
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d003      	beq.n	80015ce <calculationClock+0x23a>
					setDayX(31); // 31 days
 80015c6:	201f      	movs	r0, #31
 80015c8:	f7ff fed2 	bl	8001370 <setDayX>
 80015cc:	e002      	b.n	80015d4 <calculationClock+0x240>
				}else{
					setDayX(30); // 30 days
 80015ce:	201e      	movs	r0, #30
 80015d0:	f7ff fece 	bl	8001370 <setDayX>
				}
			}
		}
		if (monthIndex < 0){
 80015d4:	4b16      	ldr	r3, [pc, #88]	; (8001630 <calculationClock+0x29c>)
 80015d6:	f993 3000 	ldrsb.w	r3, [r3]
 80015da:	2b00      	cmp	r3, #0
 80015dc:	da02      	bge.n	80015e4 <calculationClock+0x250>
			monthIndex = 11;
 80015de:	4b14      	ldr	r3, [pc, #80]	; (8001630 <calculationClock+0x29c>)
 80015e0:	220b      	movs	r2, #11
 80015e2:	701a      	strb	r2, [r3, #0]
		}
		if (year < 1){
 80015e4:	4b11      	ldr	r3, [pc, #68]	; (800162c <calculationClock+0x298>)
 80015e6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	dc03      	bgt.n	80015f6 <calculationClock+0x262>
			year = 9999;
 80015ee:	4b0f      	ldr	r3, [pc, #60]	; (800162c <calculationClock+0x298>)
 80015f0:	f242 720f 	movw	r2, #9999	; 0x270f
 80015f4:	801a      	strh	r2, [r3, #0]
		}
	}

	saveData();
 80015f6:	f7ff fd3b 	bl	8001070 <saveData>
}
 80015fa:	bf00      	nop
 80015fc:	3728      	adds	r7, #40	; 0x28
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	200002d0 	.word	0x200002d0
 8001608:	200002b0 	.word	0x200002b0
 800160c:	0800cbf0 	.word	0x0800cbf0
 8001610:	200005a8 	.word	0x200005a8
 8001614:	20000020 	.word	0x20000020
 8001618:	200002b8 	.word	0x200002b8
 800161c:	20000024 	.word	0x20000024
 8001620:	20000028 	.word	0x20000028
 8001624:	20000098 	.word	0x20000098
 8001628:	20000048 	.word	0x20000048
 800162c:	2000009a 	.word	0x2000009a
 8001630:	20000099 	.word	0x20000099
 8001634:	00000000 	.word	0x00000000

08001638 <dayScreen>:
//	}
//}


//Date Clock Atomic
void dayScreen(bool status, bool isEdit){
 8001638:	b580      	push	{r7, lr}
 800163a:	b084      	sub	sp, #16
 800163c:	af02      	add	r7, sp, #8
 800163e:	4603      	mov	r3, r0
 8001640:	460a      	mov	r2, r1
 8001642:	71fb      	strb	r3, [r7, #7]
 8001644:	4613      	mov	r3, r2
 8001646:	71bb      	strb	r3, [r7, #6]

	if (prevDayIndex != dayIndex || isEdit == true){
 8001648:	4b33      	ldr	r3, [pc, #204]	; (8001718 <dayScreen+0xe0>)
 800164a:	f993 2000 	ldrsb.w	r2, [r3]
 800164e:	4b33      	ldr	r3, [pc, #204]	; (800171c <dayScreen+0xe4>)
 8001650:	f993 3000 	ldrsb.w	r3, [r3]
 8001654:	429a      	cmp	r2, r3
 8001656:	d102      	bne.n	800165e <dayScreen+0x26>
 8001658:	79bb      	ldrb	r3, [r7, #6]
 800165a:	2b00      	cmp	r3, #0
 800165c:	d054      	beq.n	8001708 <dayScreen+0xd0>
		if (status == true){
 800165e:	79fb      	ldrb	r3, [r7, #7]
 8001660:	2b00      	cmp	r3, #0
 8001662:	d02a      	beq.n	80016ba <dayScreen+0x82>
			sprintf(Temp_Buffer_text, "%s", dayText[dayIndex]);
 8001664:	4b2d      	ldr	r3, [pc, #180]	; (800171c <dayScreen+0xe4>)
 8001666:	f993 3000 	ldrsb.w	r3, [r3]
 800166a:	461a      	mov	r2, r3
 800166c:	4b2c      	ldr	r3, [pc, #176]	; (8001720 <dayScreen+0xe8>)
 800166e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001672:	461a      	mov	r2, r3
 8001674:	492b      	ldr	r1, [pc, #172]	; (8001724 <dayScreen+0xec>)
 8001676:	482c      	ldr	r0, [pc, #176]	; (8001728 <dayScreen+0xf0>)
 8001678:	f009 f8bc 	bl	800a7f4 <siprintf>
			ILI9341_Draw_Text(Temp_Buffer_text, offsetWidth + offsetWidthDate*0 -5, maxHeight * 0.1, WHITE, 2, BLACK);
 800167c:	4b2b      	ldr	r3, [pc, #172]	; (800172c <dayScreen+0xf4>)
 800167e:	881b      	ldrh	r3, [r3, #0]
 8001680:	b2db      	uxtb	r3, r3
 8001682:	3b05      	subs	r3, #5
 8001684:	b2d9      	uxtb	r1, r3
 8001686:	4b2a      	ldr	r3, [pc, #168]	; (8001730 <dayScreen+0xf8>)
 8001688:	881b      	ldrh	r3, [r3, #0]
 800168a:	ee07 3a90 	vmov	s15, r3
 800168e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001692:	ed9f 6b1f 	vldr	d6, [pc, #124]	; 8001710 <dayScreen+0xd8>
 8001696:	ee27 7b06 	vmul.f64	d7, d7, d6
 800169a:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800169e:	edc7 7a00 	vstr	s15, [r7]
 80016a2:	683b      	ldr	r3, [r7, #0]
 80016a4:	b2da      	uxtb	r2, r3
 80016a6:	2300      	movs	r3, #0
 80016a8:	9301      	str	r3, [sp, #4]
 80016aa:	2302      	movs	r3, #2
 80016ac:	9300      	str	r3, [sp, #0]
 80016ae:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80016b2:	481d      	ldr	r0, [pc, #116]	; (8001728 <dayScreen+0xf0>)
 80016b4:	f002 ff48 	bl	8004548 <ILI9341_Draw_Text>
 80016b8:	e021      	b.n	80016fe <dayScreen+0xc6>
		}
		else{
			sprintf(Temp_Buffer_text, "   ");
 80016ba:	491e      	ldr	r1, [pc, #120]	; (8001734 <dayScreen+0xfc>)
 80016bc:	481a      	ldr	r0, [pc, #104]	; (8001728 <dayScreen+0xf0>)
 80016be:	f009 f899 	bl	800a7f4 <siprintf>
			ILI9341_Draw_Text(Temp_Buffer_text, offsetWidth + offsetWidthDate*0 -5, maxHeight * 0.1, WHITE, 2, BLACK);
 80016c2:	4b1a      	ldr	r3, [pc, #104]	; (800172c <dayScreen+0xf4>)
 80016c4:	881b      	ldrh	r3, [r3, #0]
 80016c6:	b2db      	uxtb	r3, r3
 80016c8:	3b05      	subs	r3, #5
 80016ca:	b2d9      	uxtb	r1, r3
 80016cc:	4b18      	ldr	r3, [pc, #96]	; (8001730 <dayScreen+0xf8>)
 80016ce:	881b      	ldrh	r3, [r3, #0]
 80016d0:	ee07 3a90 	vmov	s15, r3
 80016d4:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80016d8:	ed9f 6b0d 	vldr	d6, [pc, #52]	; 8001710 <dayScreen+0xd8>
 80016dc:	ee27 7b06 	vmul.f64	d7, d7, d6
 80016e0:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80016e4:	edc7 7a00 	vstr	s15, [r7]
 80016e8:	683b      	ldr	r3, [r7, #0]
 80016ea:	b2da      	uxtb	r2, r3
 80016ec:	2300      	movs	r3, #0
 80016ee:	9301      	str	r3, [sp, #4]
 80016f0:	2302      	movs	r3, #2
 80016f2:	9300      	str	r3, [sp, #0]
 80016f4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80016f8:	480b      	ldr	r0, [pc, #44]	; (8001728 <dayScreen+0xf0>)
 80016fa:	f002 ff25 	bl	8004548 <ILI9341_Draw_Text>
		}
		prevDayIndex = dayIndex;
 80016fe:	4b07      	ldr	r3, [pc, #28]	; (800171c <dayScreen+0xe4>)
 8001700:	f993 2000 	ldrsb.w	r2, [r3]
 8001704:	4b04      	ldr	r3, [pc, #16]	; (8001718 <dayScreen+0xe0>)
 8001706:	701a      	strb	r2, [r3, #0]
	}
}
 8001708:	bf00      	nop
 800170a:	3708      	adds	r7, #8
 800170c:	46bd      	mov	sp, r7
 800170e:	bd80      	pop	{r7, pc}
 8001710:	9999999a 	.word	0x9999999a
 8001714:	3fb99999 	.word	0x3fb99999
 8001718:	2000009d 	.word	0x2000009d
 800171c:	20000098 	.word	0x20000098
 8001720:	2000004c 	.word	0x2000004c
 8001724:	0800cbf8 	.word	0x0800cbf8
 8001728:	200003ec 	.word	0x200003ec
 800172c:	2000003c 	.word	0x2000003c
 8001730:	2000003e 	.word	0x2000003e
 8001734:	0800cbfc 	.word	0x0800cbfc

08001738 <dateScreen>:
void dateScreen(bool status, bool isEdit){
 8001738:	b580      	push	{r7, lr}
 800173a:	b084      	sub	sp, #16
 800173c:	af02      	add	r7, sp, #8
 800173e:	4603      	mov	r3, r0
 8001740:	460a      	mov	r2, r1
 8001742:	71fb      	strb	r3, [r7, #7]
 8001744:	4613      	mov	r3, r2
 8001746:	71bb      	strb	r3, [r7, #6]
	if (prevDate != date || isEdit == true){
 8001748:	4b37      	ldr	r3, [pc, #220]	; (8001828 <dateScreen+0xf0>)
 800174a:	f993 2000 	ldrsb.w	r2, [r3]
 800174e:	4b37      	ldr	r3, [pc, #220]	; (800182c <dateScreen+0xf4>)
 8001750:	f993 3000 	ldrsb.w	r3, [r3]
 8001754:	429a      	cmp	r2, r3
 8001756:	d102      	bne.n	800175e <dateScreen+0x26>
 8001758:	79bb      	ldrb	r3, [r7, #6]
 800175a:	2b00      	cmp	r3, #0
 800175c:	d05a      	beq.n	8001814 <dateScreen+0xdc>
		if (status == true){
 800175e:	79fb      	ldrb	r3, [r7, #7]
 8001760:	2b00      	cmp	r3, #0
 8001762:	d02b      	beq.n	80017bc <dateScreen+0x84>
			sprintf(Temp_Buffer_text, "%02d", (int)date);
 8001764:	4b31      	ldr	r3, [pc, #196]	; (800182c <dateScreen+0xf4>)
 8001766:	f993 3000 	ldrsb.w	r3, [r3]
 800176a:	461a      	mov	r2, r3
 800176c:	4930      	ldr	r1, [pc, #192]	; (8001830 <dateScreen+0xf8>)
 800176e:	4831      	ldr	r0, [pc, #196]	; (8001834 <dateScreen+0xfc>)
 8001770:	f009 f840 	bl	800a7f4 <siprintf>
			ILI9341_Draw_Text(Temp_Buffer_text, offsetWidth + offsetWidthDate*1+8 -5, maxHeight * 0.1, WHITE, 2, BLACK);
 8001774:	4b30      	ldr	r3, [pc, #192]	; (8001838 <dateScreen+0x100>)
 8001776:	881b      	ldrh	r3, [r3, #0]
 8001778:	b2da      	uxtb	r2, r3
 800177a:	4b30      	ldr	r3, [pc, #192]	; (800183c <dateScreen+0x104>)
 800177c:	881b      	ldrh	r3, [r3, #0]
 800177e:	b2db      	uxtb	r3, r3
 8001780:	4413      	add	r3, r2
 8001782:	b2db      	uxtb	r3, r3
 8001784:	3303      	adds	r3, #3
 8001786:	b2d9      	uxtb	r1, r3
 8001788:	4b2d      	ldr	r3, [pc, #180]	; (8001840 <dateScreen+0x108>)
 800178a:	881b      	ldrh	r3, [r3, #0]
 800178c:	ee07 3a90 	vmov	s15, r3
 8001790:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001794:	ed9f 6b22 	vldr	d6, [pc, #136]	; 8001820 <dateScreen+0xe8>
 8001798:	ee27 7b06 	vmul.f64	d7, d7, d6
 800179c:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80017a0:	edc7 7a00 	vstr	s15, [r7]
 80017a4:	683b      	ldr	r3, [r7, #0]
 80017a6:	b2da      	uxtb	r2, r3
 80017a8:	2300      	movs	r3, #0
 80017aa:	9301      	str	r3, [sp, #4]
 80017ac:	2302      	movs	r3, #2
 80017ae:	9300      	str	r3, [sp, #0]
 80017b0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80017b4:	481f      	ldr	r0, [pc, #124]	; (8001834 <dateScreen+0xfc>)
 80017b6:	f002 fec7 	bl	8004548 <ILI9341_Draw_Text>
 80017ba:	e026      	b.n	800180a <dateScreen+0xd2>
		}
		else{
			sprintf(Temp_Buffer_text, "  ");
 80017bc:	4921      	ldr	r1, [pc, #132]	; (8001844 <dateScreen+0x10c>)
 80017be:	481d      	ldr	r0, [pc, #116]	; (8001834 <dateScreen+0xfc>)
 80017c0:	f009 f818 	bl	800a7f4 <siprintf>
			ILI9341_Draw_Text(Temp_Buffer_text, offsetWidth + offsetWidthDate*1+8 -5, maxHeight * 0.1, WHITE, 2, BLACK);
 80017c4:	4b1c      	ldr	r3, [pc, #112]	; (8001838 <dateScreen+0x100>)
 80017c6:	881b      	ldrh	r3, [r3, #0]
 80017c8:	b2da      	uxtb	r2, r3
 80017ca:	4b1c      	ldr	r3, [pc, #112]	; (800183c <dateScreen+0x104>)
 80017cc:	881b      	ldrh	r3, [r3, #0]
 80017ce:	b2db      	uxtb	r3, r3
 80017d0:	4413      	add	r3, r2
 80017d2:	b2db      	uxtb	r3, r3
 80017d4:	3303      	adds	r3, #3
 80017d6:	b2d9      	uxtb	r1, r3
 80017d8:	4b19      	ldr	r3, [pc, #100]	; (8001840 <dateScreen+0x108>)
 80017da:	881b      	ldrh	r3, [r3, #0]
 80017dc:	ee07 3a90 	vmov	s15, r3
 80017e0:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80017e4:	ed9f 6b0e 	vldr	d6, [pc, #56]	; 8001820 <dateScreen+0xe8>
 80017e8:	ee27 7b06 	vmul.f64	d7, d7, d6
 80017ec:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80017f0:	edc7 7a00 	vstr	s15, [r7]
 80017f4:	683b      	ldr	r3, [r7, #0]
 80017f6:	b2da      	uxtb	r2, r3
 80017f8:	2300      	movs	r3, #0
 80017fa:	9301      	str	r3, [sp, #4]
 80017fc:	2302      	movs	r3, #2
 80017fe:	9300      	str	r3, [sp, #0]
 8001800:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001804:	480b      	ldr	r0, [pc, #44]	; (8001834 <dateScreen+0xfc>)
 8001806:	f002 fe9f 	bl	8004548 <ILI9341_Draw_Text>
		}
		prevDate = date;
 800180a:	4b08      	ldr	r3, [pc, #32]	; (800182c <dateScreen+0xf4>)
 800180c:	f993 2000 	ldrsb.w	r2, [r3]
 8001810:	4b05      	ldr	r3, [pc, #20]	; (8001828 <dateScreen+0xf0>)
 8001812:	701a      	strb	r2, [r3, #0]
	}
}
 8001814:	bf00      	nop
 8001816:	3708      	adds	r7, #8
 8001818:	46bd      	mov	sp, r7
 800181a:	bd80      	pop	{r7, pc}
 800181c:	f3af 8000 	nop.w
 8001820:	9999999a 	.word	0x9999999a
 8001824:	3fb99999 	.word	0x3fb99999
 8001828:	2000009c 	.word	0x2000009c
 800182c:	20000048 	.word	0x20000048
 8001830:	0800cc00 	.word	0x0800cc00
 8001834:	200003ec 	.word	0x200003ec
 8001838:	2000003c 	.word	0x2000003c
 800183c:	20000040 	.word	0x20000040
 8001840:	2000003e 	.word	0x2000003e
 8001844:	0800cc08 	.word	0x0800cc08

08001848 <monthScreen>:
void monthScreen(bool status, bool isEdit){
 8001848:	b580      	push	{r7, lr}
 800184a:	b084      	sub	sp, #16
 800184c:	af02      	add	r7, sp, #8
 800184e:	4603      	mov	r3, r0
 8001850:	460a      	mov	r2, r1
 8001852:	71fb      	strb	r3, [r7, #7]
 8001854:	4613      	mov	r3, r2
 8001856:	71bb      	strb	r3, [r7, #6]
	if (prevMonthIndex != monthIndex || isEdit == true){
 8001858:	4b3b      	ldr	r3, [pc, #236]	; (8001948 <monthScreen+0x100>)
 800185a:	f993 2000 	ldrsb.w	r2, [r3]
 800185e:	4b3b      	ldr	r3, [pc, #236]	; (800194c <monthScreen+0x104>)
 8001860:	f993 3000 	ldrsb.w	r3, [r3]
 8001864:	429a      	cmp	r2, r3
 8001866:	d102      	bne.n	800186e <monthScreen+0x26>
 8001868:	79bb      	ldrb	r3, [r7, #6]
 800186a:	2b00      	cmp	r3, #0
 800186c:	d062      	beq.n	8001934 <monthScreen+0xec>
		if (status == true){
 800186e:	79fb      	ldrb	r3, [r7, #7]
 8001870:	2b00      	cmp	r3, #0
 8001872:	d031      	beq.n	80018d8 <monthScreen+0x90>
			sprintf(Temp_Buffer_text, "%s", monthText[monthIndex]);
 8001874:	4b35      	ldr	r3, [pc, #212]	; (800194c <monthScreen+0x104>)
 8001876:	f993 3000 	ldrsb.w	r3, [r3]
 800187a:	461a      	mov	r2, r3
 800187c:	4b34      	ldr	r3, [pc, #208]	; (8001950 <monthScreen+0x108>)
 800187e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001882:	461a      	mov	r2, r3
 8001884:	4933      	ldr	r1, [pc, #204]	; (8001954 <monthScreen+0x10c>)
 8001886:	4834      	ldr	r0, [pc, #208]	; (8001958 <monthScreen+0x110>)
 8001888:	f008 ffb4 	bl	800a7f4 <siprintf>
			ILI9341_Draw_Text(Temp_Buffer_text, offsetWidth + offsetWidthDate*2 -5, maxHeight * 0.1, WHITE, 2, BLACK);
 800188c:	4b33      	ldr	r3, [pc, #204]	; (800195c <monthScreen+0x114>)
 800188e:	881b      	ldrh	r3, [r3, #0]
 8001890:	b2da      	uxtb	r2, r3
 8001892:	4b33      	ldr	r3, [pc, #204]	; (8001960 <monthScreen+0x118>)
 8001894:	881b      	ldrh	r3, [r3, #0]
 8001896:	b2db      	uxtb	r3, r3
 8001898:	005b      	lsls	r3, r3, #1
 800189a:	b2db      	uxtb	r3, r3
 800189c:	4413      	add	r3, r2
 800189e:	b2db      	uxtb	r3, r3
 80018a0:	3b05      	subs	r3, #5
 80018a2:	b2d9      	uxtb	r1, r3
 80018a4:	4b2f      	ldr	r3, [pc, #188]	; (8001964 <monthScreen+0x11c>)
 80018a6:	881b      	ldrh	r3, [r3, #0]
 80018a8:	ee07 3a90 	vmov	s15, r3
 80018ac:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80018b0:	ed9f 6b23 	vldr	d6, [pc, #140]	; 8001940 <monthScreen+0xf8>
 80018b4:	ee27 7b06 	vmul.f64	d7, d7, d6
 80018b8:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80018bc:	edc7 7a00 	vstr	s15, [r7]
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	b2da      	uxtb	r2, r3
 80018c4:	2300      	movs	r3, #0
 80018c6:	9301      	str	r3, [sp, #4]
 80018c8:	2302      	movs	r3, #2
 80018ca:	9300      	str	r3, [sp, #0]
 80018cc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018d0:	4821      	ldr	r0, [pc, #132]	; (8001958 <monthScreen+0x110>)
 80018d2:	f002 fe39 	bl	8004548 <ILI9341_Draw_Text>
 80018d6:	e028      	b.n	800192a <monthScreen+0xe2>
		}
		else{
			sprintf(Temp_Buffer_text, "   ");
 80018d8:	4923      	ldr	r1, [pc, #140]	; (8001968 <monthScreen+0x120>)
 80018da:	481f      	ldr	r0, [pc, #124]	; (8001958 <monthScreen+0x110>)
 80018dc:	f008 ff8a 	bl	800a7f4 <siprintf>
			ILI9341_Draw_Text(Temp_Buffer_text, offsetWidth + offsetWidthDate*2 -5, maxHeight * 0.1, WHITE, 2, BLACK);
 80018e0:	4b1e      	ldr	r3, [pc, #120]	; (800195c <monthScreen+0x114>)
 80018e2:	881b      	ldrh	r3, [r3, #0]
 80018e4:	b2da      	uxtb	r2, r3
 80018e6:	4b1e      	ldr	r3, [pc, #120]	; (8001960 <monthScreen+0x118>)
 80018e8:	881b      	ldrh	r3, [r3, #0]
 80018ea:	b2db      	uxtb	r3, r3
 80018ec:	005b      	lsls	r3, r3, #1
 80018ee:	b2db      	uxtb	r3, r3
 80018f0:	4413      	add	r3, r2
 80018f2:	b2db      	uxtb	r3, r3
 80018f4:	3b05      	subs	r3, #5
 80018f6:	b2d9      	uxtb	r1, r3
 80018f8:	4b1a      	ldr	r3, [pc, #104]	; (8001964 <monthScreen+0x11c>)
 80018fa:	881b      	ldrh	r3, [r3, #0]
 80018fc:	ee07 3a90 	vmov	s15, r3
 8001900:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001904:	ed9f 6b0e 	vldr	d6, [pc, #56]	; 8001940 <monthScreen+0xf8>
 8001908:	ee27 7b06 	vmul.f64	d7, d7, d6
 800190c:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001910:	edc7 7a00 	vstr	s15, [r7]
 8001914:	683b      	ldr	r3, [r7, #0]
 8001916:	b2da      	uxtb	r2, r3
 8001918:	2300      	movs	r3, #0
 800191a:	9301      	str	r3, [sp, #4]
 800191c:	2302      	movs	r3, #2
 800191e:	9300      	str	r3, [sp, #0]
 8001920:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001924:	480c      	ldr	r0, [pc, #48]	; (8001958 <monthScreen+0x110>)
 8001926:	f002 fe0f 	bl	8004548 <ILI9341_Draw_Text>
		}
		prevMonthIndex = monthIndex;
 800192a:	4b08      	ldr	r3, [pc, #32]	; (800194c <monthScreen+0x104>)
 800192c:	f993 2000 	ldrsb.w	r2, [r3]
 8001930:	4b05      	ldr	r3, [pc, #20]	; (8001948 <monthScreen+0x100>)
 8001932:	701a      	strb	r2, [r3, #0]
	}
}
 8001934:	bf00      	nop
 8001936:	3708      	adds	r7, #8
 8001938:	46bd      	mov	sp, r7
 800193a:	bd80      	pop	{r7, pc}
 800193c:	f3af 8000 	nop.w
 8001940:	9999999a 	.word	0x9999999a
 8001944:	3fb99999 	.word	0x3fb99999
 8001948:	2000009e 	.word	0x2000009e
 800194c:	20000099 	.word	0x20000099
 8001950:	20000068 	.word	0x20000068
 8001954:	0800cbf8 	.word	0x0800cbf8
 8001958:	200003ec 	.word	0x200003ec
 800195c:	2000003c 	.word	0x2000003c
 8001960:	20000040 	.word	0x20000040
 8001964:	2000003e 	.word	0x2000003e
 8001968:	0800cbfc 	.word	0x0800cbfc
 800196c:	00000000 	.word	0x00000000

08001970 <yearScreen>:
void yearScreen(bool status, bool isEdit){
 8001970:	b580      	push	{r7, lr}
 8001972:	b084      	sub	sp, #16
 8001974:	af02      	add	r7, sp, #8
 8001976:	4603      	mov	r3, r0
 8001978:	460a      	mov	r2, r1
 800197a:	71fb      	strb	r3, [r7, #7]
 800197c:	4613      	mov	r3, r2
 800197e:	71bb      	strb	r3, [r7, #6]
	if (prevYear != year || isEdit == true){
 8001980:	4b3b      	ldr	r3, [pc, #236]	; (8001a70 <yearScreen+0x100>)
 8001982:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001986:	4b3b      	ldr	r3, [pc, #236]	; (8001a74 <yearScreen+0x104>)
 8001988:	f9b3 3000 	ldrsh.w	r3, [r3]
 800198c:	429a      	cmp	r2, r3
 800198e:	d102      	bne.n	8001996 <yearScreen+0x26>
 8001990:	79bb      	ldrb	r3, [r7, #6]
 8001992:	2b00      	cmp	r3, #0
 8001994:	d062      	beq.n	8001a5c <yearScreen+0xec>
		if (status == true){
 8001996:	79fb      	ldrb	r3, [r7, #7]
 8001998:	2b00      	cmp	r3, #0
 800199a:	d02f      	beq.n	80019fc <yearScreen+0x8c>
			sprintf(Temp_Buffer_text, "%04d", (int)year);
 800199c:	4b35      	ldr	r3, [pc, #212]	; (8001a74 <yearScreen+0x104>)
 800199e:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019a2:	461a      	mov	r2, r3
 80019a4:	4934      	ldr	r1, [pc, #208]	; (8001a78 <yearScreen+0x108>)
 80019a6:	4835      	ldr	r0, [pc, #212]	; (8001a7c <yearScreen+0x10c>)
 80019a8:	f008 ff24 	bl	800a7f4 <siprintf>
			ILI9341_Draw_Text(Temp_Buffer_text, offsetWidth + offsetWidthDate*3+8 -5, maxHeight * 0.1, WHITE, 2, BLACK);
 80019ac:	4b34      	ldr	r3, [pc, #208]	; (8001a80 <yearScreen+0x110>)
 80019ae:	881b      	ldrh	r3, [r3, #0]
 80019b0:	b2da      	uxtb	r2, r3
 80019b2:	4b34      	ldr	r3, [pc, #208]	; (8001a84 <yearScreen+0x114>)
 80019b4:	881b      	ldrh	r3, [r3, #0]
 80019b6:	b2db      	uxtb	r3, r3
 80019b8:	4619      	mov	r1, r3
 80019ba:	0049      	lsls	r1, r1, #1
 80019bc:	440b      	add	r3, r1
 80019be:	b2db      	uxtb	r3, r3
 80019c0:	4413      	add	r3, r2
 80019c2:	b2db      	uxtb	r3, r3
 80019c4:	3303      	adds	r3, #3
 80019c6:	b2d9      	uxtb	r1, r3
 80019c8:	4b2f      	ldr	r3, [pc, #188]	; (8001a88 <yearScreen+0x118>)
 80019ca:	881b      	ldrh	r3, [r3, #0]
 80019cc:	ee07 3a90 	vmov	s15, r3
 80019d0:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80019d4:	ed9f 6b24 	vldr	d6, [pc, #144]	; 8001a68 <yearScreen+0xf8>
 80019d8:	ee27 7b06 	vmul.f64	d7, d7, d6
 80019dc:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80019e0:	edc7 7a00 	vstr	s15, [r7]
 80019e4:	683b      	ldr	r3, [r7, #0]
 80019e6:	b2da      	uxtb	r2, r3
 80019e8:	2300      	movs	r3, #0
 80019ea:	9301      	str	r3, [sp, #4]
 80019ec:	2302      	movs	r3, #2
 80019ee:	9300      	str	r3, [sp, #0]
 80019f0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80019f4:	4821      	ldr	r0, [pc, #132]	; (8001a7c <yearScreen+0x10c>)
 80019f6:	f002 fda7 	bl	8004548 <ILI9341_Draw_Text>
 80019fa:	e02a      	b.n	8001a52 <yearScreen+0xe2>
		}
		else{
			sprintf(Temp_Buffer_text, "    ");
 80019fc:	4923      	ldr	r1, [pc, #140]	; (8001a8c <yearScreen+0x11c>)
 80019fe:	481f      	ldr	r0, [pc, #124]	; (8001a7c <yearScreen+0x10c>)
 8001a00:	f008 fef8 	bl	800a7f4 <siprintf>
			ILI9341_Draw_Text(Temp_Buffer_text, offsetWidth + offsetWidthDate*3+8 -5, maxHeight * 0.1, WHITE, 2, BLACK);
 8001a04:	4b1e      	ldr	r3, [pc, #120]	; (8001a80 <yearScreen+0x110>)
 8001a06:	881b      	ldrh	r3, [r3, #0]
 8001a08:	b2da      	uxtb	r2, r3
 8001a0a:	4b1e      	ldr	r3, [pc, #120]	; (8001a84 <yearScreen+0x114>)
 8001a0c:	881b      	ldrh	r3, [r3, #0]
 8001a0e:	b2db      	uxtb	r3, r3
 8001a10:	4619      	mov	r1, r3
 8001a12:	0049      	lsls	r1, r1, #1
 8001a14:	440b      	add	r3, r1
 8001a16:	b2db      	uxtb	r3, r3
 8001a18:	4413      	add	r3, r2
 8001a1a:	b2db      	uxtb	r3, r3
 8001a1c:	3303      	adds	r3, #3
 8001a1e:	b2d9      	uxtb	r1, r3
 8001a20:	4b19      	ldr	r3, [pc, #100]	; (8001a88 <yearScreen+0x118>)
 8001a22:	881b      	ldrh	r3, [r3, #0]
 8001a24:	ee07 3a90 	vmov	s15, r3
 8001a28:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001a2c:	ed9f 6b0e 	vldr	d6, [pc, #56]	; 8001a68 <yearScreen+0xf8>
 8001a30:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001a34:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001a38:	edc7 7a00 	vstr	s15, [r7]
 8001a3c:	683b      	ldr	r3, [r7, #0]
 8001a3e:	b2da      	uxtb	r2, r3
 8001a40:	2300      	movs	r3, #0
 8001a42:	9301      	str	r3, [sp, #4]
 8001a44:	2302      	movs	r3, #2
 8001a46:	9300      	str	r3, [sp, #0]
 8001a48:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a4c:	480b      	ldr	r0, [pc, #44]	; (8001a7c <yearScreen+0x10c>)
 8001a4e:	f002 fd7b 	bl	8004548 <ILI9341_Draw_Text>
		}
		prevYear = year;
 8001a52:	4b08      	ldr	r3, [pc, #32]	; (8001a74 <yearScreen+0x104>)
 8001a54:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001a58:	4b05      	ldr	r3, [pc, #20]	; (8001a70 <yearScreen+0x100>)
 8001a5a:	801a      	strh	r2, [r3, #0]
	}
}
 8001a5c:	bf00      	nop
 8001a5e:	3708      	adds	r7, #8
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bd80      	pop	{r7, pc}
 8001a64:	f3af 8000 	nop.w
 8001a68:	9999999a 	.word	0x9999999a
 8001a6c:	3fb99999 	.word	0x3fb99999
 8001a70:	200000a0 	.word	0x200000a0
 8001a74:	2000009a 	.word	0x2000009a
 8001a78:	0800cc0c 	.word	0x0800cc0c
 8001a7c:	200003ec 	.word	0x200003ec
 8001a80:	2000003c 	.word	0x2000003c
 8001a84:	20000040 	.word	0x20000040
 8001a88:	2000003e 	.word	0x2000003e
 8001a8c:	0800cc14 	.word	0x0800cc14

08001a90 <displayDateScreen>:

//Display Date Clock Screen
void displayDateScreen(){
 8001a90:	b580      	push	{r7, lr}
 8001a92:	af00      	add	r7, sp, #0
	dayScreen(true, false);
 8001a94:	2100      	movs	r1, #0
 8001a96:	2001      	movs	r0, #1
 8001a98:	f7ff fdce 	bl	8001638 <dayScreen>
	dateScreen(true, false);
 8001a9c:	2100      	movs	r1, #0
 8001a9e:	2001      	movs	r0, #1
 8001aa0:	f7ff fe4a 	bl	8001738 <dateScreen>
	monthScreen(true, false);
 8001aa4:	2100      	movs	r1, #0
 8001aa6:	2001      	movs	r0, #1
 8001aa8:	f7ff fece 	bl	8001848 <monthScreen>
	yearScreen(true, false);
 8001aac:	2100      	movs	r1, #0
 8001aae:	2001      	movs	r0, #1
 8001ab0:	f7ff ff5e 	bl	8001970 <yearScreen>
}
 8001ab4:	bf00      	nop
 8001ab6:	bd80      	pop	{r7, pc}

08001ab8 <topBarScreen>:

//Top Screen
void topBarScreen(){
 8001ab8:	b590      	push	{r4, r7, lr}
 8001aba:	b083      	sub	sp, #12
 8001abc:	af02      	add	r7, sp, #8
	displayDateScreen();
 8001abe:	f7ff ffe7 	bl	8001a90 <displayDateScreen>

	//Alarm
	ILI9341_Draw_Filled_Circle(maxWidth * 0.92 + offsetWidth, maxHeight * 0.13, 6, YELLOW);
 8001ac2:	4b99      	ldr	r3, [pc, #612]	; (8001d28 <topBarScreen+0x270>)
 8001ac4:	881b      	ldrh	r3, [r3, #0]
 8001ac6:	ee07 3a90 	vmov	s15, r3
 8001aca:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001ace:	ed9f 6b8c 	vldr	d6, [pc, #560]	; 8001d00 <topBarScreen+0x248>
 8001ad2:	ee27 6b06 	vmul.f64	d6, d7, d6
 8001ad6:	4b95      	ldr	r3, [pc, #596]	; (8001d2c <topBarScreen+0x274>)
 8001ad8:	881b      	ldrh	r3, [r3, #0]
 8001ada:	ee07 3a90 	vmov	s15, r3
 8001ade:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001ae2:	ee36 7b07 	vadd.f64	d7, d6, d7
 8001ae6:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001aea:	ee17 3a90 	vmov	r3, s15
 8001aee:	b298      	uxth	r0, r3
 8001af0:	4b8f      	ldr	r3, [pc, #572]	; (8001d30 <topBarScreen+0x278>)
 8001af2:	881b      	ldrh	r3, [r3, #0]
 8001af4:	ee07 3a90 	vmov	s15, r3
 8001af8:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001afc:	ed9f 6b82 	vldr	d6, [pc, #520]	; 8001d08 <topBarScreen+0x250>
 8001b00:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001b04:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001b08:	ee17 3a90 	vmov	r3, s15
 8001b0c:	b299      	uxth	r1, r3
 8001b0e:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8001b12:	2206      	movs	r2, #6
 8001b14:	f002 fb15 	bl	8004142 <ILI9341_Draw_Filled_Circle>
	ILI9341_Draw_Filled_Circle(maxWidth * 0.92 + offsetWidth, maxHeight * 0.16-1, 3, YELLOW);
 8001b18:	4b83      	ldr	r3, [pc, #524]	; (8001d28 <topBarScreen+0x270>)
 8001b1a:	881b      	ldrh	r3, [r3, #0]
 8001b1c:	ee07 3a90 	vmov	s15, r3
 8001b20:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001b24:	ed9f 6b76 	vldr	d6, [pc, #472]	; 8001d00 <topBarScreen+0x248>
 8001b28:	ee27 6b06 	vmul.f64	d6, d7, d6
 8001b2c:	4b7f      	ldr	r3, [pc, #508]	; (8001d2c <topBarScreen+0x274>)
 8001b2e:	881b      	ldrh	r3, [r3, #0]
 8001b30:	ee07 3a90 	vmov	s15, r3
 8001b34:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001b38:	ee36 7b07 	vadd.f64	d7, d6, d7
 8001b3c:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001b40:	ee17 3a90 	vmov	r3, s15
 8001b44:	b298      	uxth	r0, r3
 8001b46:	4b7a      	ldr	r3, [pc, #488]	; (8001d30 <topBarScreen+0x278>)
 8001b48:	881b      	ldrh	r3, [r3, #0]
 8001b4a:	ee07 3a90 	vmov	s15, r3
 8001b4e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001b52:	ed9f 6b6f 	vldr	d6, [pc, #444]	; 8001d10 <topBarScreen+0x258>
 8001b56:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001b5a:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8001b5e:	ee37 7b46 	vsub.f64	d7, d7, d6
 8001b62:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001b66:	ee17 3a90 	vmov	r3, s15
 8001b6a:	b299      	uxth	r1, r3
 8001b6c:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8001b70:	2203      	movs	r2, #3
 8001b72:	f002 fae6 	bl	8004142 <ILI9341_Draw_Filled_Circle>
	ILI9341_Draw_Filled_Rectangle_Coord(maxWidth*0.9 +offsetWidth-6, maxHeight * 0.1 +9, maxWidth*0.9 +offsetWidth+14, maxHeight * 0.1 +13, YELLOW);
 8001b76:	4b6c      	ldr	r3, [pc, #432]	; (8001d28 <topBarScreen+0x270>)
 8001b78:	881b      	ldrh	r3, [r3, #0]
 8001b7a:	ee07 3a90 	vmov	s15, r3
 8001b7e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001b82:	ed9f 6b65 	vldr	d6, [pc, #404]	; 8001d18 <topBarScreen+0x260>
 8001b86:	ee27 6b06 	vmul.f64	d6, d7, d6
 8001b8a:	4b68      	ldr	r3, [pc, #416]	; (8001d2c <topBarScreen+0x274>)
 8001b8c:	881b      	ldrh	r3, [r3, #0]
 8001b8e:	ee07 3a90 	vmov	s15, r3
 8001b92:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001b96:	ee36 7b07 	vadd.f64	d7, d6, d7
 8001b9a:	eeb1 6b08 	vmov.f64	d6, #24	; 0x40c00000  6.0
 8001b9e:	ee37 7b46 	vsub.f64	d7, d7, d6
 8001ba2:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001ba6:	ee17 3a90 	vmov	r3, s15
 8001baa:	b298      	uxth	r0, r3
 8001bac:	4b60      	ldr	r3, [pc, #384]	; (8001d30 <topBarScreen+0x278>)
 8001bae:	881b      	ldrh	r3, [r3, #0]
 8001bb0:	ee07 3a90 	vmov	s15, r3
 8001bb4:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001bb8:	ed9f 6b59 	vldr	d6, [pc, #356]	; 8001d20 <topBarScreen+0x268>
 8001bbc:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001bc0:	eeb2 6b02 	vmov.f64	d6, #34	; 0x41100000  9.0
 8001bc4:	ee37 7b06 	vadd.f64	d7, d7, d6
 8001bc8:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001bcc:	ee17 3a90 	vmov	r3, s15
 8001bd0:	b299      	uxth	r1, r3
 8001bd2:	4b55      	ldr	r3, [pc, #340]	; (8001d28 <topBarScreen+0x270>)
 8001bd4:	881b      	ldrh	r3, [r3, #0]
 8001bd6:	ee07 3a90 	vmov	s15, r3
 8001bda:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001bde:	ed9f 6b4e 	vldr	d6, [pc, #312]	; 8001d18 <topBarScreen+0x260>
 8001be2:	ee27 6b06 	vmul.f64	d6, d7, d6
 8001be6:	4b51      	ldr	r3, [pc, #324]	; (8001d2c <topBarScreen+0x274>)
 8001be8:	881b      	ldrh	r3, [r3, #0]
 8001bea:	ee07 3a90 	vmov	s15, r3
 8001bee:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001bf2:	ee36 7b07 	vadd.f64	d7, d6, d7
 8001bf6:	eeb2 6b0c 	vmov.f64	d6, #44	; 0x41600000  14.0
 8001bfa:	ee37 7b06 	vadd.f64	d7, d7, d6
 8001bfe:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001c02:	ee17 3a90 	vmov	r3, s15
 8001c06:	b29a      	uxth	r2, r3
 8001c08:	4b49      	ldr	r3, [pc, #292]	; (8001d30 <topBarScreen+0x278>)
 8001c0a:	881b      	ldrh	r3, [r3, #0]
 8001c0c:	ee07 3a90 	vmov	s15, r3
 8001c10:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001c14:	ed9f 6b42 	vldr	d6, [pc, #264]	; 8001d20 <topBarScreen+0x268>
 8001c18:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001c1c:	eeb2 6b0a 	vmov.f64	d6, #42	; 0x41500000  13.0
 8001c20:	ee37 7b06 	vadd.f64	d7, d7, d6
 8001c24:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001c28:	ee17 3a90 	vmov	r3, s15
 8001c2c:	b29b      	uxth	r3, r3
 8001c2e:	f64f 74e0 	movw	r4, #65504	; 0xffe0
 8001c32:	9400      	str	r4, [sp, #0]
 8001c34:	f002 fb8e 	bl	8004354 <ILI9341_Draw_Filled_Rectangle_Coord>
	ILI9341_Draw_Hollow_Rectangle_Coord(maxWidth*0.9 +offsetWidth-6, maxHeight * 0.1 +9, maxWidth*0.9 +offsetWidth+14, maxHeight * 0.1 +13, BLACK);
 8001c38:	4b3b      	ldr	r3, [pc, #236]	; (8001d28 <topBarScreen+0x270>)
 8001c3a:	881b      	ldrh	r3, [r3, #0]
 8001c3c:	ee07 3a90 	vmov	s15, r3
 8001c40:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001c44:	ed9f 6b34 	vldr	d6, [pc, #208]	; 8001d18 <topBarScreen+0x260>
 8001c48:	ee27 6b06 	vmul.f64	d6, d7, d6
 8001c4c:	4b37      	ldr	r3, [pc, #220]	; (8001d2c <topBarScreen+0x274>)
 8001c4e:	881b      	ldrh	r3, [r3, #0]
 8001c50:	ee07 3a90 	vmov	s15, r3
 8001c54:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001c58:	ee36 7b07 	vadd.f64	d7, d6, d7
 8001c5c:	eeb1 6b08 	vmov.f64	d6, #24	; 0x40c00000  6.0
 8001c60:	ee37 7b46 	vsub.f64	d7, d7, d6
 8001c64:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001c68:	ee17 3a90 	vmov	r3, s15
 8001c6c:	b298      	uxth	r0, r3
 8001c6e:	4b30      	ldr	r3, [pc, #192]	; (8001d30 <topBarScreen+0x278>)
 8001c70:	881b      	ldrh	r3, [r3, #0]
 8001c72:	ee07 3a90 	vmov	s15, r3
 8001c76:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001c7a:	ed9f 6b29 	vldr	d6, [pc, #164]	; 8001d20 <topBarScreen+0x268>
 8001c7e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001c82:	eeb2 6b02 	vmov.f64	d6, #34	; 0x41100000  9.0
 8001c86:	ee37 7b06 	vadd.f64	d7, d7, d6
 8001c8a:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001c8e:	ee17 3a90 	vmov	r3, s15
 8001c92:	b299      	uxth	r1, r3
 8001c94:	4b24      	ldr	r3, [pc, #144]	; (8001d28 <topBarScreen+0x270>)
 8001c96:	881b      	ldrh	r3, [r3, #0]
 8001c98:	ee07 3a90 	vmov	s15, r3
 8001c9c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001ca0:	ed9f 6b1d 	vldr	d6, [pc, #116]	; 8001d18 <topBarScreen+0x260>
 8001ca4:	ee27 6b06 	vmul.f64	d6, d7, d6
 8001ca8:	4b20      	ldr	r3, [pc, #128]	; (8001d2c <topBarScreen+0x274>)
 8001caa:	881b      	ldrh	r3, [r3, #0]
 8001cac:	ee07 3a90 	vmov	s15, r3
 8001cb0:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001cb4:	ee36 7b07 	vadd.f64	d7, d6, d7
 8001cb8:	eeb2 6b0c 	vmov.f64	d6, #44	; 0x41600000  14.0
 8001cbc:	ee37 7b06 	vadd.f64	d7, d7, d6
 8001cc0:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001cc4:	ee17 3a90 	vmov	r3, s15
 8001cc8:	b29a      	uxth	r2, r3
 8001cca:	4b19      	ldr	r3, [pc, #100]	; (8001d30 <topBarScreen+0x278>)
 8001ccc:	881b      	ldrh	r3, [r3, #0]
 8001cce:	ee07 3a90 	vmov	s15, r3
 8001cd2:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001cd6:	ed9f 6b12 	vldr	d6, [pc, #72]	; 8001d20 <topBarScreen+0x268>
 8001cda:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001cde:	eeb2 6b0a 	vmov.f64	d6, #42	; 0x41500000  13.0
 8001ce2:	ee37 7b06 	vadd.f64	d7, d7, d6
 8001ce6:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001cea:	ee17 3a90 	vmov	r3, s15
 8001cee:	b29b      	uxth	r3, r3
 8001cf0:	2400      	movs	r4, #0
 8001cf2:	9400      	str	r4, [sp, #0]
 8001cf4:	f002 faad 	bl	8004252 <ILI9341_Draw_Hollow_Rectangle_Coord>


//	sprintf(Temp_Buffer_text, "24:00");
//	ILI9341_Draw_Text(Temp_Buffer_text, maxWidth * 0.7 + offsetWidth, maxHeight * 0.1, WHITE, 2, BLACK);
}
 8001cf8:	bf00      	nop
 8001cfa:	3704      	adds	r7, #4
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	bd90      	pop	{r4, r7, pc}
 8001d00:	d70a3d71 	.word	0xd70a3d71
 8001d04:	3fed70a3 	.word	0x3fed70a3
 8001d08:	0a3d70a4 	.word	0x0a3d70a4
 8001d0c:	3fc0a3d7 	.word	0x3fc0a3d7
 8001d10:	47ae147b 	.word	0x47ae147b
 8001d14:	3fc47ae1 	.word	0x3fc47ae1
 8001d18:	cccccccd 	.word	0xcccccccd
 8001d1c:	3feccccc 	.word	0x3feccccc
 8001d20:	9999999a 	.word	0x9999999a
 8001d24:	3fb99999 	.word	0x3fb99999
 8001d28:	2000003a 	.word	0x2000003a
 8001d2c:	2000003c 	.word	0x2000003c
 8001d30:	2000003e 	.word	0x2000003e

08001d34 <resetPrevNum>:

//Reset Prev Values
void resetPrevNum(){
 8001d34:	b480      	push	{r7}
 8001d36:	af00      	add	r7, sp, #0
	prevSecondNum = -1;
 8001d38:	4b0e      	ldr	r3, [pc, #56]	; (8001d74 <resetPrevNum+0x40>)
 8001d3a:	f04f 32ff 	mov.w	r2, #4294967295
 8001d3e:	601a      	str	r2, [r3, #0]
	prevMinuteNum = -1;
 8001d40:	4b0d      	ldr	r3, [pc, #52]	; (8001d78 <resetPrevNum+0x44>)
 8001d42:	f04f 32ff 	mov.w	r2, #4294967295
 8001d46:	601a      	str	r2, [r3, #0]
	prevHourNum = -1;
 8001d48:	4b0c      	ldr	r3, [pc, #48]	; (8001d7c <resetPrevNum+0x48>)
 8001d4a:	f04f 32ff 	mov.w	r2, #4294967295
 8001d4e:	601a      	str	r2, [r3, #0]

	prevDayIndex = -1;
 8001d50:	4b0b      	ldr	r3, [pc, #44]	; (8001d80 <resetPrevNum+0x4c>)
 8001d52:	22ff      	movs	r2, #255	; 0xff
 8001d54:	701a      	strb	r2, [r3, #0]
	prevDate = -1;
 8001d56:	4b0b      	ldr	r3, [pc, #44]	; (8001d84 <resetPrevNum+0x50>)
 8001d58:	22ff      	movs	r2, #255	; 0xff
 8001d5a:	701a      	strb	r2, [r3, #0]
	prevMonthIndex = -1;
 8001d5c:	4b0a      	ldr	r3, [pc, #40]	; (8001d88 <resetPrevNum+0x54>)
 8001d5e:	22ff      	movs	r2, #255	; 0xff
 8001d60:	701a      	strb	r2, [r3, #0]
	prevYear = -1;
 8001d62:	4b0a      	ldr	r3, [pc, #40]	; (8001d8c <resetPrevNum+0x58>)
 8001d64:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001d68:	801a      	strh	r2, [r3, #0]

}
 8001d6a:	bf00      	nop
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d72:	4770      	bx	lr
 8001d74:	2000002c 	.word	0x2000002c
 8001d78:	20000030 	.word	0x20000030
 8001d7c:	20000034 	.word	0x20000034
 8001d80:	2000009d 	.word	0x2000009d
 8001d84:	2000009c 	.word	0x2000009c
 8001d88:	2000009e 	.word	0x2000009e
 8001d8c:	200000a0 	.word	0x200000a0

08001d90 <hourScreen>:

//Clock Screen Atomic
void hourScreen(bool status, bool isEdit){
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b084      	sub	sp, #16
 8001d94:	af02      	add	r7, sp, #8
 8001d96:	4603      	mov	r3, r0
 8001d98:	460a      	mov	r2, r1
 8001d9a:	71fb      	strb	r3, [r7, #7]
 8001d9c:	4613      	mov	r3, r2
 8001d9e:	71bb      	strb	r3, [r7, #6]
	if (prevHourNum != hourNum || isEdit == true){
 8001da0:	4b2f      	ldr	r3, [pc, #188]	; (8001e60 <hourScreen+0xd0>)
 8001da2:	681a      	ldr	r2, [r3, #0]
 8001da4:	4b2f      	ldr	r3, [pc, #188]	; (8001e64 <hourScreen+0xd4>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	429a      	cmp	r2, r3
 8001daa:	d102      	bne.n	8001db2 <hourScreen+0x22>
 8001dac:	79bb      	ldrb	r3, [r7, #6]
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d04e      	beq.n	8001e50 <hourScreen+0xc0>
		if (status == true){
 8001db2:	79fb      	ldrb	r3, [r7, #7]
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d025      	beq.n	8001e04 <hourScreen+0x74>
			sprintf(Temp_Buffer_text, "%02d", (int)hourNum);
 8001db8:	4b2a      	ldr	r3, [pc, #168]	; (8001e64 <hourScreen+0xd4>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	461a      	mov	r2, r3
 8001dbe:	492a      	ldr	r1, [pc, #168]	; (8001e68 <hourScreen+0xd8>)
 8001dc0:	482a      	ldr	r0, [pc, #168]	; (8001e6c <hourScreen+0xdc>)
 8001dc2:	f008 fd17 	bl	800a7f4 <siprintf>
			ILI9341_Draw_Text(Temp_Buffer_text, maxWidth * 0 + offsetWidth - 5, maxHeight * 0.3, WHITE, 6, BLACK);
 8001dc6:	4b2a      	ldr	r3, [pc, #168]	; (8001e70 <hourScreen+0xe0>)
 8001dc8:	881b      	ldrh	r3, [r3, #0]
 8001dca:	b2db      	uxtb	r3, r3
 8001dcc:	3b05      	subs	r3, #5
 8001dce:	b2d9      	uxtb	r1, r3
 8001dd0:	4b28      	ldr	r3, [pc, #160]	; (8001e74 <hourScreen+0xe4>)
 8001dd2:	881b      	ldrh	r3, [r3, #0]
 8001dd4:	ee07 3a90 	vmov	s15, r3
 8001dd8:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001ddc:	ed9f 6b1e 	vldr	d6, [pc, #120]	; 8001e58 <hourScreen+0xc8>
 8001de0:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001de4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001de8:	edc7 7a00 	vstr	s15, [r7]
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	b2da      	uxtb	r2, r3
 8001df0:	2300      	movs	r3, #0
 8001df2:	9301      	str	r3, [sp, #4]
 8001df4:	2306      	movs	r3, #6
 8001df6:	9300      	str	r3, [sp, #0]
 8001df8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001dfc:	481b      	ldr	r0, [pc, #108]	; (8001e6c <hourScreen+0xdc>)
 8001dfe:	f002 fba3 	bl	8004548 <ILI9341_Draw_Text>
 8001e02:	e021      	b.n	8001e48 <hourScreen+0xb8>
		}
		else{
			sprintf(Temp_Buffer_text, "  ");
 8001e04:	491c      	ldr	r1, [pc, #112]	; (8001e78 <hourScreen+0xe8>)
 8001e06:	4819      	ldr	r0, [pc, #100]	; (8001e6c <hourScreen+0xdc>)
 8001e08:	f008 fcf4 	bl	800a7f4 <siprintf>
			ILI9341_Draw_Text(Temp_Buffer_text, maxWidth * 0 + offsetWidth - 5, maxHeight * 0.3, WHITE, 6, BLACK);
 8001e0c:	4b18      	ldr	r3, [pc, #96]	; (8001e70 <hourScreen+0xe0>)
 8001e0e:	881b      	ldrh	r3, [r3, #0]
 8001e10:	b2db      	uxtb	r3, r3
 8001e12:	3b05      	subs	r3, #5
 8001e14:	b2d9      	uxtb	r1, r3
 8001e16:	4b17      	ldr	r3, [pc, #92]	; (8001e74 <hourScreen+0xe4>)
 8001e18:	881b      	ldrh	r3, [r3, #0]
 8001e1a:	ee07 3a90 	vmov	s15, r3
 8001e1e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001e22:	ed9f 6b0d 	vldr	d6, [pc, #52]	; 8001e58 <hourScreen+0xc8>
 8001e26:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001e2a:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001e2e:	edc7 7a00 	vstr	s15, [r7]
 8001e32:	683b      	ldr	r3, [r7, #0]
 8001e34:	b2da      	uxtb	r2, r3
 8001e36:	2300      	movs	r3, #0
 8001e38:	9301      	str	r3, [sp, #4]
 8001e3a:	2306      	movs	r3, #6
 8001e3c:	9300      	str	r3, [sp, #0]
 8001e3e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e42:	480a      	ldr	r0, [pc, #40]	; (8001e6c <hourScreen+0xdc>)
 8001e44:	f002 fb80 	bl	8004548 <ILI9341_Draw_Text>
		}
		prevHourNum = hourNum;
 8001e48:	4b06      	ldr	r3, [pc, #24]	; (8001e64 <hourScreen+0xd4>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	4a04      	ldr	r2, [pc, #16]	; (8001e60 <hourScreen+0xd0>)
 8001e4e:	6013      	str	r3, [r2, #0]
	}
}
 8001e50:	bf00      	nop
 8001e52:	3708      	adds	r7, #8
 8001e54:	46bd      	mov	sp, r7
 8001e56:	bd80      	pop	{r7, pc}
 8001e58:	33333333 	.word	0x33333333
 8001e5c:	3fd33333 	.word	0x3fd33333
 8001e60:	20000034 	.word	0x20000034
 8001e64:	20000028 	.word	0x20000028
 8001e68:	0800cc00 	.word	0x0800cc00
 8001e6c:	200003ec 	.word	0x200003ec
 8001e70:	2000003c 	.word	0x2000003c
 8001e74:	2000003e 	.word	0x2000003e
 8001e78:	0800cc08 	.word	0x0800cc08
 8001e7c:	00000000 	.word	0x00000000

08001e80 <colonScreen>:

void colonScreen(bool status){
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b084      	sub	sp, #16
 8001e84:	af02      	add	r7, sp, #8
 8001e86:	4603      	mov	r3, r0
 8001e88:	71fb      	strb	r3, [r7, #7]
	if (status == true){
 8001e8a:	79fb      	ldrb	r3, [r7, #7]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d022      	beq.n	8001ed6 <colonScreen+0x56>
		sprintf(Temp_Buffer_text, ":");
 8001e90:	4927      	ldr	r1, [pc, #156]	; (8001f30 <colonScreen+0xb0>)
 8001e92:	4828      	ldr	r0, [pc, #160]	; (8001f34 <colonScreen+0xb4>)
 8001e94:	f008 fcae 	bl	800a7f4 <siprintf>
		ILI9341_Draw_Text(Temp_Buffer_text, maxWidth * 0 + offsetWidth + 73, maxHeight * 0.35, WHITE, 4, BLACK);
 8001e98:	4b27      	ldr	r3, [pc, #156]	; (8001f38 <colonScreen+0xb8>)
 8001e9a:	881b      	ldrh	r3, [r3, #0]
 8001e9c:	b2db      	uxtb	r3, r3
 8001e9e:	3349      	adds	r3, #73	; 0x49
 8001ea0:	b2d9      	uxtb	r1, r3
 8001ea2:	4b26      	ldr	r3, [pc, #152]	; (8001f3c <colonScreen+0xbc>)
 8001ea4:	881b      	ldrh	r3, [r3, #0]
 8001ea6:	ee07 3a90 	vmov	s15, r3
 8001eaa:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001eae:	ed9f 6b1e 	vldr	d6, [pc, #120]	; 8001f28 <colonScreen+0xa8>
 8001eb2:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001eb6:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001eba:	edc7 7a00 	vstr	s15, [r7]
 8001ebe:	683b      	ldr	r3, [r7, #0]
 8001ec0:	b2da      	uxtb	r2, r3
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	9301      	str	r3, [sp, #4]
 8001ec6:	2304      	movs	r3, #4
 8001ec8:	9300      	str	r3, [sp, #0]
 8001eca:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ece:	4819      	ldr	r0, [pc, #100]	; (8001f34 <colonScreen+0xb4>)
 8001ed0:	f002 fb3a 	bl	8004548 <ILI9341_Draw_Text>
	}
	else{
		sprintf(Temp_Buffer_text, " ");
		ILI9341_Draw_Text(Temp_Buffer_text, maxWidth * 0 + offsetWidth + 73, maxHeight * 0.35, WHITE, 4, BLACK);
	}
}
 8001ed4:	e021      	b.n	8001f1a <colonScreen+0x9a>
		sprintf(Temp_Buffer_text, " ");
 8001ed6:	491a      	ldr	r1, [pc, #104]	; (8001f40 <colonScreen+0xc0>)
 8001ed8:	4816      	ldr	r0, [pc, #88]	; (8001f34 <colonScreen+0xb4>)
 8001eda:	f008 fc8b 	bl	800a7f4 <siprintf>
		ILI9341_Draw_Text(Temp_Buffer_text, maxWidth * 0 + offsetWidth + 73, maxHeight * 0.35, WHITE, 4, BLACK);
 8001ede:	4b16      	ldr	r3, [pc, #88]	; (8001f38 <colonScreen+0xb8>)
 8001ee0:	881b      	ldrh	r3, [r3, #0]
 8001ee2:	b2db      	uxtb	r3, r3
 8001ee4:	3349      	adds	r3, #73	; 0x49
 8001ee6:	b2d9      	uxtb	r1, r3
 8001ee8:	4b14      	ldr	r3, [pc, #80]	; (8001f3c <colonScreen+0xbc>)
 8001eea:	881b      	ldrh	r3, [r3, #0]
 8001eec:	ee07 3a90 	vmov	s15, r3
 8001ef0:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001ef4:	ed9f 6b0c 	vldr	d6, [pc, #48]	; 8001f28 <colonScreen+0xa8>
 8001ef8:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001efc:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001f00:	edc7 7a00 	vstr	s15, [r7]
 8001f04:	683b      	ldr	r3, [r7, #0]
 8001f06:	b2da      	uxtb	r2, r3
 8001f08:	2300      	movs	r3, #0
 8001f0a:	9301      	str	r3, [sp, #4]
 8001f0c:	2304      	movs	r3, #4
 8001f0e:	9300      	str	r3, [sp, #0]
 8001f10:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f14:	4807      	ldr	r0, [pc, #28]	; (8001f34 <colonScreen+0xb4>)
 8001f16:	f002 fb17 	bl	8004548 <ILI9341_Draw_Text>
}
 8001f1a:	bf00      	nop
 8001f1c:	3708      	adds	r7, #8
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	bd80      	pop	{r7, pc}
 8001f22:	bf00      	nop
 8001f24:	f3af 8000 	nop.w
 8001f28:	66666666 	.word	0x66666666
 8001f2c:	3fd66666 	.word	0x3fd66666
 8001f30:	0800cc1c 	.word	0x0800cc1c
 8001f34:	200003ec 	.word	0x200003ec
 8001f38:	2000003c 	.word	0x2000003c
 8001f3c:	2000003e 	.word	0x2000003e
 8001f40:	0800cc20 	.word	0x0800cc20
 8001f44:	00000000 	.word	0x00000000

08001f48 <minuteScreen>:
void minuteScreen(bool status, bool isEdit){
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b084      	sub	sp, #16
 8001f4c:	af02      	add	r7, sp, #8
 8001f4e:	4603      	mov	r3, r0
 8001f50:	460a      	mov	r2, r1
 8001f52:	71fb      	strb	r3, [r7, #7]
 8001f54:	4613      	mov	r3, r2
 8001f56:	71bb      	strb	r3, [r7, #6]
	if (prevMinuteNum != minuteNum || isEdit == true){
 8001f58:	4b2f      	ldr	r3, [pc, #188]	; (8002018 <minuteScreen+0xd0>)
 8001f5a:	681a      	ldr	r2, [r3, #0]
 8001f5c:	4b2f      	ldr	r3, [pc, #188]	; (800201c <minuteScreen+0xd4>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	429a      	cmp	r2, r3
 8001f62:	d102      	bne.n	8001f6a <minuteScreen+0x22>
 8001f64:	79bb      	ldrb	r3, [r7, #6]
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d04e      	beq.n	8002008 <minuteScreen+0xc0>
		if (status == true){
 8001f6a:	79fb      	ldrb	r3, [r7, #7]
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d025      	beq.n	8001fbc <minuteScreen+0x74>

			sprintf(Temp_Buffer_text, "%02d", (int)minuteNum);
 8001f70:	4b2a      	ldr	r3, [pc, #168]	; (800201c <minuteScreen+0xd4>)
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	461a      	mov	r2, r3
 8001f76:	492a      	ldr	r1, [pc, #168]	; (8002020 <minuteScreen+0xd8>)
 8001f78:	482a      	ldr	r0, [pc, #168]	; (8002024 <minuteScreen+0xdc>)
 8001f7a:	f008 fc3b 	bl	800a7f4 <siprintf>
			ILI9341_Draw_Text(Temp_Buffer_text, maxWidth * 0 + offsetWidth + 97, maxHeight * 0.3, WHITE, 6, BLACK);
 8001f7e:	4b2a      	ldr	r3, [pc, #168]	; (8002028 <minuteScreen+0xe0>)
 8001f80:	881b      	ldrh	r3, [r3, #0]
 8001f82:	b2db      	uxtb	r3, r3
 8001f84:	3361      	adds	r3, #97	; 0x61
 8001f86:	b2d9      	uxtb	r1, r3
 8001f88:	4b28      	ldr	r3, [pc, #160]	; (800202c <minuteScreen+0xe4>)
 8001f8a:	881b      	ldrh	r3, [r3, #0]
 8001f8c:	ee07 3a90 	vmov	s15, r3
 8001f90:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001f94:	ed9f 6b1e 	vldr	d6, [pc, #120]	; 8002010 <minuteScreen+0xc8>
 8001f98:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001f9c:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001fa0:	edc7 7a00 	vstr	s15, [r7]
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	b2da      	uxtb	r2, r3
 8001fa8:	2300      	movs	r3, #0
 8001faa:	9301      	str	r3, [sp, #4]
 8001fac:	2306      	movs	r3, #6
 8001fae:	9300      	str	r3, [sp, #0]
 8001fb0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001fb4:	481b      	ldr	r0, [pc, #108]	; (8002024 <minuteScreen+0xdc>)
 8001fb6:	f002 fac7 	bl	8004548 <ILI9341_Draw_Text>
 8001fba:	e021      	b.n	8002000 <minuteScreen+0xb8>
		}
		else{
			sprintf(Temp_Buffer_text, "  ");
 8001fbc:	491c      	ldr	r1, [pc, #112]	; (8002030 <minuteScreen+0xe8>)
 8001fbe:	4819      	ldr	r0, [pc, #100]	; (8002024 <minuteScreen+0xdc>)
 8001fc0:	f008 fc18 	bl	800a7f4 <siprintf>
			ILI9341_Draw_Text(Temp_Buffer_text, maxWidth * 0 + offsetWidth + 97, maxHeight * 0.3, WHITE, 6, BLACK);
 8001fc4:	4b18      	ldr	r3, [pc, #96]	; (8002028 <minuteScreen+0xe0>)
 8001fc6:	881b      	ldrh	r3, [r3, #0]
 8001fc8:	b2db      	uxtb	r3, r3
 8001fca:	3361      	adds	r3, #97	; 0x61
 8001fcc:	b2d9      	uxtb	r1, r3
 8001fce:	4b17      	ldr	r3, [pc, #92]	; (800202c <minuteScreen+0xe4>)
 8001fd0:	881b      	ldrh	r3, [r3, #0]
 8001fd2:	ee07 3a90 	vmov	s15, r3
 8001fd6:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001fda:	ed9f 6b0d 	vldr	d6, [pc, #52]	; 8002010 <minuteScreen+0xc8>
 8001fde:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001fe2:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001fe6:	edc7 7a00 	vstr	s15, [r7]
 8001fea:	683b      	ldr	r3, [r7, #0]
 8001fec:	b2da      	uxtb	r2, r3
 8001fee:	2300      	movs	r3, #0
 8001ff0:	9301      	str	r3, [sp, #4]
 8001ff2:	2306      	movs	r3, #6
 8001ff4:	9300      	str	r3, [sp, #0]
 8001ff6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ffa:	480a      	ldr	r0, [pc, #40]	; (8002024 <minuteScreen+0xdc>)
 8001ffc:	f002 faa4 	bl	8004548 <ILI9341_Draw_Text>
		}
		prevMinuteNum = minuteNum;
 8002000:	4b06      	ldr	r3, [pc, #24]	; (800201c <minuteScreen+0xd4>)
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	4a04      	ldr	r2, [pc, #16]	; (8002018 <minuteScreen+0xd0>)
 8002006:	6013      	str	r3, [r2, #0]
	}
}
 8002008:	bf00      	nop
 800200a:	3708      	adds	r7, #8
 800200c:	46bd      	mov	sp, r7
 800200e:	bd80      	pop	{r7, pc}
 8002010:	33333333 	.word	0x33333333
 8002014:	3fd33333 	.word	0x3fd33333
 8002018:	20000030 	.word	0x20000030
 800201c:	20000024 	.word	0x20000024
 8002020:	0800cc00 	.word	0x0800cc00
 8002024:	200003ec 	.word	0x200003ec
 8002028:	2000003c 	.word	0x2000003c
 800202c:	2000003e 	.word	0x2000003e
 8002030:	0800cc08 	.word	0x0800cc08
 8002034:	00000000 	.word	0x00000000

08002038 <secondScreen>:
void secondScreen(bool status, bool isEdit){
 8002038:	b580      	push	{r7, lr}
 800203a:	b084      	sub	sp, #16
 800203c:	af02      	add	r7, sp, #8
 800203e:	4603      	mov	r3, r0
 8002040:	460a      	mov	r2, r1
 8002042:	71fb      	strb	r3, [r7, #7]
 8002044:	4613      	mov	r3, r2
 8002046:	71bb      	strb	r3, [r7, #6]
	if (prevSecondNum != secondNum || isEdit == true){
 8002048:	4b49      	ldr	r3, [pc, #292]	; (8002170 <secondScreen+0x138>)
 800204a:	681a      	ldr	r2, [r3, #0]
 800204c:	4b49      	ldr	r3, [pc, #292]	; (8002174 <secondScreen+0x13c>)
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	429a      	cmp	r2, r3
 8002052:	d102      	bne.n	800205a <secondScreen+0x22>
 8002054:	79bb      	ldrb	r3, [r7, #6]
 8002056:	2b00      	cmp	r3, #0
 8002058:	d07c      	beq.n	8002154 <secondScreen+0x11c>
		if (status == true){
 800205a:	79fb      	ldrb	r3, [r7, #7]
 800205c:	2b00      	cmp	r3, #0
 800205e:	d03c      	beq.n	80020da <secondScreen+0xa2>
			sprintf(Temp_Buffer_text, "%02d", (int)secondNum);
 8002060:	4b44      	ldr	r3, [pc, #272]	; (8002174 <secondScreen+0x13c>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	461a      	mov	r2, r3
 8002066:	4944      	ldr	r1, [pc, #272]	; (8002178 <secondScreen+0x140>)
 8002068:	4844      	ldr	r0, [pc, #272]	; (800217c <secondScreen+0x144>)
 800206a:	f008 fbc3 	bl	800a7f4 <siprintf>
			ILI9341_Draw_Text(Temp_Buffer_text, maxWidth * 0.90 + offsetWidth -3, maxHeight * 0.42, WHITE, 2, BLACK);
 800206e:	4b44      	ldr	r3, [pc, #272]	; (8002180 <secondScreen+0x148>)
 8002070:	881b      	ldrh	r3, [r3, #0]
 8002072:	ee07 3a90 	vmov	s15, r3
 8002076:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800207a:	ed9f 6b39 	vldr	d6, [pc, #228]	; 8002160 <secondScreen+0x128>
 800207e:	ee27 6b06 	vmul.f64	d6, d7, d6
 8002082:	4b40      	ldr	r3, [pc, #256]	; (8002184 <secondScreen+0x14c>)
 8002084:	881b      	ldrh	r3, [r3, #0]
 8002086:	ee07 3a90 	vmov	s15, r3
 800208a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800208e:	ee36 7b07 	vadd.f64	d7, d6, d7
 8002092:	eeb0 6b08 	vmov.f64	d6, #8	; 0x40400000  3.0
 8002096:	ee37 7b46 	vsub.f64	d7, d7, d6
 800209a:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800209e:	edc7 7a00 	vstr	s15, [r7]
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	b2d9      	uxtb	r1, r3
 80020a6:	4b38      	ldr	r3, [pc, #224]	; (8002188 <secondScreen+0x150>)
 80020a8:	881b      	ldrh	r3, [r3, #0]
 80020aa:	ee07 3a90 	vmov	s15, r3
 80020ae:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80020b2:	ed9f 6b2d 	vldr	d6, [pc, #180]	; 8002168 <secondScreen+0x130>
 80020b6:	ee27 7b06 	vmul.f64	d7, d7, d6
 80020ba:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80020be:	edc7 7a00 	vstr	s15, [r7]
 80020c2:	683b      	ldr	r3, [r7, #0]
 80020c4:	b2da      	uxtb	r2, r3
 80020c6:	2300      	movs	r3, #0
 80020c8:	9301      	str	r3, [sp, #4]
 80020ca:	2302      	movs	r3, #2
 80020cc:	9300      	str	r3, [sp, #0]
 80020ce:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80020d2:	482a      	ldr	r0, [pc, #168]	; (800217c <secondScreen+0x144>)
 80020d4:	f002 fa38 	bl	8004548 <ILI9341_Draw_Text>
 80020d8:	e038      	b.n	800214c <secondScreen+0x114>
		}
		else{
			sprintf(Temp_Buffer_text, "  ");
 80020da:	492c      	ldr	r1, [pc, #176]	; (800218c <secondScreen+0x154>)
 80020dc:	4827      	ldr	r0, [pc, #156]	; (800217c <secondScreen+0x144>)
 80020de:	f008 fb89 	bl	800a7f4 <siprintf>
			ILI9341_Draw_Text(Temp_Buffer_text, maxWidth * 0.90 + offsetWidth -3, maxHeight * 0.42, WHITE, 2, BLACK);
 80020e2:	4b27      	ldr	r3, [pc, #156]	; (8002180 <secondScreen+0x148>)
 80020e4:	881b      	ldrh	r3, [r3, #0]
 80020e6:	ee07 3a90 	vmov	s15, r3
 80020ea:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80020ee:	ed9f 6b1c 	vldr	d6, [pc, #112]	; 8002160 <secondScreen+0x128>
 80020f2:	ee27 6b06 	vmul.f64	d6, d7, d6
 80020f6:	4b23      	ldr	r3, [pc, #140]	; (8002184 <secondScreen+0x14c>)
 80020f8:	881b      	ldrh	r3, [r3, #0]
 80020fa:	ee07 3a90 	vmov	s15, r3
 80020fe:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8002102:	ee36 7b07 	vadd.f64	d7, d6, d7
 8002106:	eeb0 6b08 	vmov.f64	d6, #8	; 0x40400000  3.0
 800210a:	ee37 7b46 	vsub.f64	d7, d7, d6
 800210e:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8002112:	edc7 7a00 	vstr	s15, [r7]
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	b2d9      	uxtb	r1, r3
 800211a:	4b1b      	ldr	r3, [pc, #108]	; (8002188 <secondScreen+0x150>)
 800211c:	881b      	ldrh	r3, [r3, #0]
 800211e:	ee07 3a90 	vmov	s15, r3
 8002122:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8002126:	ed9f 6b10 	vldr	d6, [pc, #64]	; 8002168 <secondScreen+0x130>
 800212a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800212e:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8002132:	edc7 7a00 	vstr	s15, [r7]
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	b2da      	uxtb	r2, r3
 800213a:	2300      	movs	r3, #0
 800213c:	9301      	str	r3, [sp, #4]
 800213e:	2302      	movs	r3, #2
 8002140:	9300      	str	r3, [sp, #0]
 8002142:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002146:	480d      	ldr	r0, [pc, #52]	; (800217c <secondScreen+0x144>)
 8002148:	f002 f9fe 	bl	8004548 <ILI9341_Draw_Text>
		}
		prevSecondNum = secondNum;
 800214c:	4b09      	ldr	r3, [pc, #36]	; (8002174 <secondScreen+0x13c>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	4a07      	ldr	r2, [pc, #28]	; (8002170 <secondScreen+0x138>)
 8002152:	6013      	str	r3, [r2, #0]
	}
}
 8002154:	bf00      	nop
 8002156:	3708      	adds	r7, #8
 8002158:	46bd      	mov	sp, r7
 800215a:	bd80      	pop	{r7, pc}
 800215c:	f3af 8000 	nop.w
 8002160:	cccccccd 	.word	0xcccccccd
 8002164:	3feccccc 	.word	0x3feccccc
 8002168:	ae147ae1 	.word	0xae147ae1
 800216c:	3fdae147 	.word	0x3fdae147
 8002170:	2000002c 	.word	0x2000002c
 8002174:	20000020 	.word	0x20000020
 8002178:	0800cc00 	.word	0x0800cc00
 800217c:	200003ec 	.word	0x200003ec
 8002180:	2000003a 	.word	0x2000003a
 8002184:	2000003c 	.word	0x2000003c
 8002188:	2000003e 	.word	0x2000003e
 800218c:	0800cc08 	.word	0x0800cc08

08002190 <displayClockScreen>:

//Display Clock Screen
void displayClockScreen(){
 8002190:	b580      	push	{r7, lr}
 8002192:	af00      	add	r7, sp, #0

	if (halfsecondState == false){ // colon behaviour
 8002194:	4b0d      	ldr	r3, [pc, #52]	; (80021cc <displayClockScreen+0x3c>)
 8002196:	781b      	ldrb	r3, [r3, #0]
 8002198:	f083 0301 	eor.w	r3, r3, #1
 800219c:	b2db      	uxtb	r3, r3
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d003      	beq.n	80021aa <displayClockScreen+0x1a>
		colonScreen(true);
 80021a2:	2001      	movs	r0, #1
 80021a4:	f7ff fe6c 	bl	8001e80 <colonScreen>
 80021a8:	e002      	b.n	80021b0 <displayClockScreen+0x20>
	}
	else{
		colonScreen(false);
 80021aa:	2000      	movs	r0, #0
 80021ac:	f7ff fe68 	bl	8001e80 <colonScreen>
	}

	secondScreen(true, false);
 80021b0:	2100      	movs	r1, #0
 80021b2:	2001      	movs	r0, #1
 80021b4:	f7ff ff40 	bl	8002038 <secondScreen>
	minuteScreen(true, false);
 80021b8:	2100      	movs	r1, #0
 80021ba:	2001      	movs	r0, #1
 80021bc:	f7ff fec4 	bl	8001f48 <minuteScreen>
	hourScreen(true, false);
 80021c0:	2100      	movs	r1, #0
 80021c2:	2001      	movs	r0, #1
 80021c4:	f7ff fde4 	bl	8001d90 <hourScreen>
}
 80021c8:	bf00      	nop
 80021ca:	bd80      	pop	{r7, pc}
 80021cc:	20000038 	.word	0x20000038

080021d0 <staticClockScreen>:

void staticClockScreen(){
 80021d0:	b580      	push	{r7, lr}
 80021d2:	af00      	add	r7, sp, #0
	colonScreen(true);
 80021d4:	2001      	movs	r0, #1
 80021d6:	f7ff fe53 	bl	8001e80 <colonScreen>
	hourScreen(true, false);
 80021da:	2100      	movs	r1, #0
 80021dc:	2001      	movs	r0, #1
 80021de:	f7ff fdd7 	bl	8001d90 <hourScreen>
	minuteScreen(true, false);
 80021e2:	2100      	movs	r1, #0
 80021e4:	2001      	movs	r0, #1
 80021e6:	f7ff feaf 	bl	8001f48 <minuteScreen>
	secondScreen(true, false);
 80021ea:	2100      	movs	r1, #0
 80021ec:	2001      	movs	r0, #1
 80021ee:	f7ff ff23 	bl	8002038 <secondScreen>
}
 80021f2:	bf00      	nop
 80021f4:	bd80      	pop	{r7, pc}
	...

080021f8 <editHourScreen>:

//Edit Clock Screen
void editHourScreen()
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	af00      	add	r7, sp, #0
	displayDateScreen(); // Init first
 80021fc:	f7ff fc48 	bl	8001a90 <displayDateScreen>
	colonScreen(true);
 8002200:	2001      	movs	r0, #1
 8002202:	f7ff fe3d 	bl	8001e80 <colonScreen>
	minuteScreen(true, false);
 8002206:	2100      	movs	r1, #0
 8002208:	2001      	movs	r0, #1
 800220a:	f7ff fe9d 	bl	8001f48 <minuteScreen>
	secondScreen(true, false);
 800220e:	2100      	movs	r1, #0
 8002210:	2001      	movs	r0, #1
 8002212:	f7ff ff11 	bl	8002038 <secondScreen>

	if (halfsecondState == false){ // hour
 8002216:	4b09      	ldr	r3, [pc, #36]	; (800223c <editHourScreen+0x44>)
 8002218:	781b      	ldrb	r3, [r3, #0]
 800221a:	f083 0301 	eor.w	r3, r3, #1
 800221e:	b2db      	uxtb	r3, r3
 8002220:	2b00      	cmp	r3, #0
 8002222:	d004      	beq.n	800222e <editHourScreen+0x36>
		hourScreen(false, true);
 8002224:	2101      	movs	r1, #1
 8002226:	2000      	movs	r0, #0
 8002228:	f7ff fdb2 	bl	8001d90 <hourScreen>
	}
	else{
		hourScreen(true, true);
	}
}
 800222c:	e003      	b.n	8002236 <editHourScreen+0x3e>
		hourScreen(true, true);
 800222e:	2101      	movs	r1, #1
 8002230:	2001      	movs	r0, #1
 8002232:	f7ff fdad 	bl	8001d90 <hourScreen>
}
 8002236:	bf00      	nop
 8002238:	bd80      	pop	{r7, pc}
 800223a:	bf00      	nop
 800223c:	20000038 	.word	0x20000038

08002240 <editMinuteScreen>:
void editMinuteScreen(){
 8002240:	b580      	push	{r7, lr}
 8002242:	af00      	add	r7, sp, #0

	colonScreen(true);
 8002244:	2001      	movs	r0, #1
 8002246:	f7ff fe1b 	bl	8001e80 <colonScreen>
	hourScreen(true, false);
 800224a:	2100      	movs	r1, #0
 800224c:	2001      	movs	r0, #1
 800224e:	f7ff fd9f 	bl	8001d90 <hourScreen>
	secondScreen(true, false);
 8002252:	2100      	movs	r1, #0
 8002254:	2001      	movs	r0, #1
 8002256:	f7ff feef 	bl	8002038 <secondScreen>

	if (halfsecondState == false){ //minute
 800225a:	4b09      	ldr	r3, [pc, #36]	; (8002280 <editMinuteScreen+0x40>)
 800225c:	781b      	ldrb	r3, [r3, #0]
 800225e:	f083 0301 	eor.w	r3, r3, #1
 8002262:	b2db      	uxtb	r3, r3
 8002264:	2b00      	cmp	r3, #0
 8002266:	d004      	beq.n	8002272 <editMinuteScreen+0x32>
		minuteScreen(false, true);
 8002268:	2101      	movs	r1, #1
 800226a:	2000      	movs	r0, #0
 800226c:	f7ff fe6c 	bl	8001f48 <minuteScreen>
	}
	else{
		minuteScreen(true, true);
	}
}
 8002270:	e003      	b.n	800227a <editMinuteScreen+0x3a>
		minuteScreen(true, true);
 8002272:	2101      	movs	r1, #1
 8002274:	2001      	movs	r0, #1
 8002276:	f7ff fe67 	bl	8001f48 <minuteScreen>
}
 800227a:	bf00      	nop
 800227c:	bd80      	pop	{r7, pc}
 800227e:	bf00      	nop
 8002280:	20000038 	.word	0x20000038

08002284 <editSecondScreen>:
void editSecondScreen(){
 8002284:	b580      	push	{r7, lr}
 8002286:	af00      	add	r7, sp, #0

	colonScreen(true);
 8002288:	2001      	movs	r0, #1
 800228a:	f7ff fdf9 	bl	8001e80 <colonScreen>
	hourScreen(true, false);
 800228e:	2100      	movs	r1, #0
 8002290:	2001      	movs	r0, #1
 8002292:	f7ff fd7d 	bl	8001d90 <hourScreen>
	minuteScreen(true, false);
 8002296:	2100      	movs	r1, #0
 8002298:	2001      	movs	r0, #1
 800229a:	f7ff fe55 	bl	8001f48 <minuteScreen>

	if (halfsecondState == false){ //second
 800229e:	4b09      	ldr	r3, [pc, #36]	; (80022c4 <editSecondScreen+0x40>)
 80022a0:	781b      	ldrb	r3, [r3, #0]
 80022a2:	f083 0301 	eor.w	r3, r3, #1
 80022a6:	b2db      	uxtb	r3, r3
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d004      	beq.n	80022b6 <editSecondScreen+0x32>
		secondScreen(false, true);
 80022ac:	2101      	movs	r1, #1
 80022ae:	2000      	movs	r0, #0
 80022b0:	f7ff fec2 	bl	8002038 <secondScreen>
	}
	else{
		secondScreen(true, true);
	}
}
 80022b4:	e003      	b.n	80022be <editSecondScreen+0x3a>
		secondScreen(true, true);
 80022b6:	2101      	movs	r1, #1
 80022b8:	2001      	movs	r0, #1
 80022ba:	f7ff febd 	bl	8002038 <secondScreen>
}
 80022be:	bf00      	nop
 80022c0:	bd80      	pop	{r7, pc}
 80022c2:	bf00      	nop
 80022c4:	20000038 	.word	0x20000038

080022c8 <editDayScreen>:

//Edit Date Clock Screen
void editDayScreen()
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	af00      	add	r7, sp, #0
	dateScreen(true, false);
 80022cc:	2100      	movs	r1, #0
 80022ce:	2001      	movs	r0, #1
 80022d0:	f7ff fa32 	bl	8001738 <dateScreen>
	monthScreen(true, false);
 80022d4:	2100      	movs	r1, #0
 80022d6:	2001      	movs	r0, #1
 80022d8:	f7ff fab6 	bl	8001848 <monthScreen>
	yearScreen(true, false);
 80022dc:	2100      	movs	r1, #0
 80022de:	2001      	movs	r0, #1
 80022e0:	f7ff fb46 	bl	8001970 <yearScreen>

	if (halfsecondState == false){ // day
 80022e4:	4b08      	ldr	r3, [pc, #32]	; (8002308 <editDayScreen+0x40>)
 80022e6:	781b      	ldrb	r3, [r3, #0]
 80022e8:	f083 0301 	eor.w	r3, r3, #1
 80022ec:	b2db      	uxtb	r3, r3
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d004      	beq.n	80022fc <editDayScreen+0x34>
		dayScreen(false, true);
 80022f2:	2101      	movs	r1, #1
 80022f4:	2000      	movs	r0, #0
 80022f6:	f7ff f99f 	bl	8001638 <dayScreen>
	}
	else{
		dayScreen(true, true);
	}
}
 80022fa:	e003      	b.n	8002304 <editDayScreen+0x3c>
		dayScreen(true, true);
 80022fc:	2101      	movs	r1, #1
 80022fe:	2001      	movs	r0, #1
 8002300:	f7ff f99a 	bl	8001638 <dayScreen>
}
 8002304:	bf00      	nop
 8002306:	bd80      	pop	{r7, pc}
 8002308:	20000038 	.word	0x20000038

0800230c <editDateScreen>:
void editDateScreen()
{
 800230c:	b580      	push	{r7, lr}
 800230e:	af00      	add	r7, sp, #0
	dayScreen(true, false);
 8002310:	2100      	movs	r1, #0
 8002312:	2001      	movs	r0, #1
 8002314:	f7ff f990 	bl	8001638 <dayScreen>
	monthScreen(true, false);
 8002318:	2100      	movs	r1, #0
 800231a:	2001      	movs	r0, #1
 800231c:	f7ff fa94 	bl	8001848 <monthScreen>
	yearScreen(true, false);
 8002320:	2100      	movs	r1, #0
 8002322:	2001      	movs	r0, #1
 8002324:	f7ff fb24 	bl	8001970 <yearScreen>

	if (halfsecondState == false){ // date
 8002328:	4b08      	ldr	r3, [pc, #32]	; (800234c <editDateScreen+0x40>)
 800232a:	781b      	ldrb	r3, [r3, #0]
 800232c:	f083 0301 	eor.w	r3, r3, #1
 8002330:	b2db      	uxtb	r3, r3
 8002332:	2b00      	cmp	r3, #0
 8002334:	d004      	beq.n	8002340 <editDateScreen+0x34>
		dateScreen(false, true);
 8002336:	2101      	movs	r1, #1
 8002338:	2000      	movs	r0, #0
 800233a:	f7ff f9fd 	bl	8001738 <dateScreen>
	}
	else{
		dateScreen(true, true);
	}
}
 800233e:	e003      	b.n	8002348 <editDateScreen+0x3c>
		dateScreen(true, true);
 8002340:	2101      	movs	r1, #1
 8002342:	2001      	movs	r0, #1
 8002344:	f7ff f9f8 	bl	8001738 <dateScreen>
}
 8002348:	bf00      	nop
 800234a:	bd80      	pop	{r7, pc}
 800234c:	20000038 	.word	0x20000038

08002350 <editMonthScreen>:
void editMonthScreen()
{
 8002350:	b580      	push	{r7, lr}
 8002352:	af00      	add	r7, sp, #0
	dayScreen(true, false);
 8002354:	2100      	movs	r1, #0
 8002356:	2001      	movs	r0, #1
 8002358:	f7ff f96e 	bl	8001638 <dayScreen>
	dateScreen(true, false);
 800235c:	2100      	movs	r1, #0
 800235e:	2001      	movs	r0, #1
 8002360:	f7ff f9ea 	bl	8001738 <dateScreen>
	yearScreen(true, false);
 8002364:	2100      	movs	r1, #0
 8002366:	2001      	movs	r0, #1
 8002368:	f7ff fb02 	bl	8001970 <yearScreen>

	if (halfsecondState == false){ // month
 800236c:	4b08      	ldr	r3, [pc, #32]	; (8002390 <editMonthScreen+0x40>)
 800236e:	781b      	ldrb	r3, [r3, #0]
 8002370:	f083 0301 	eor.w	r3, r3, #1
 8002374:	b2db      	uxtb	r3, r3
 8002376:	2b00      	cmp	r3, #0
 8002378:	d004      	beq.n	8002384 <editMonthScreen+0x34>
		monthScreen(false, true);
 800237a:	2101      	movs	r1, #1
 800237c:	2000      	movs	r0, #0
 800237e:	f7ff fa63 	bl	8001848 <monthScreen>
	}
	else{
		monthScreen(true, true);
	}
}
 8002382:	e003      	b.n	800238c <editMonthScreen+0x3c>
		monthScreen(true, true);
 8002384:	2101      	movs	r1, #1
 8002386:	2001      	movs	r0, #1
 8002388:	f7ff fa5e 	bl	8001848 <monthScreen>
}
 800238c:	bf00      	nop
 800238e:	bd80      	pop	{r7, pc}
 8002390:	20000038 	.word	0x20000038

08002394 <editYearScreen>:
void editYearScreen()
{
 8002394:	b580      	push	{r7, lr}
 8002396:	af00      	add	r7, sp, #0
	staticClockScreen(); // init Clock first in editing mode
 8002398:	f7ff ff1a 	bl	80021d0 <staticClockScreen>
	dayScreen(true, false);
 800239c:	2100      	movs	r1, #0
 800239e:	2001      	movs	r0, #1
 80023a0:	f7ff f94a 	bl	8001638 <dayScreen>
	dateScreen(true, false);
 80023a4:	2100      	movs	r1, #0
 80023a6:	2001      	movs	r0, #1
 80023a8:	f7ff f9c6 	bl	8001738 <dateScreen>
	monthScreen(true, false);
 80023ac:	2100      	movs	r1, #0
 80023ae:	2001      	movs	r0, #1
 80023b0:	f7ff fa4a 	bl	8001848 <monthScreen>

	if (halfsecondState == false){ // day
 80023b4:	4b08      	ldr	r3, [pc, #32]	; (80023d8 <editYearScreen+0x44>)
 80023b6:	781b      	ldrb	r3, [r3, #0]
 80023b8:	f083 0301 	eor.w	r3, r3, #1
 80023bc:	b2db      	uxtb	r3, r3
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d004      	beq.n	80023cc <editYearScreen+0x38>
		yearScreen(false, true);
 80023c2:	2101      	movs	r1, #1
 80023c4:	2000      	movs	r0, #0
 80023c6:	f7ff fad3 	bl	8001970 <yearScreen>
	}
	else{
		yearScreen(true, true);
	}
}
 80023ca:	e003      	b.n	80023d4 <editYearScreen+0x40>
		yearScreen(true, true);
 80023cc:	2101      	movs	r1, #1
 80023ce:	2001      	movs	r0, #1
 80023d0:	f7ff face 	bl	8001970 <yearScreen>
}
 80023d4:	bf00      	nop
 80023d6:	bd80      	pop	{r7, pc}
 80023d8:	20000038 	.word	0x20000038
 80023dc:	00000000 	.word	0x00000000

080023e0 <bottomBarScreen>:

//Bottom Screen
void bottomBarScreen(){
 80023e0:	b590      	push	{r4, r7, lr}
 80023e2:	b087      	sub	sp, #28
 80023e4:	af02      	add	r7, sp, #8

	uint8_t size = 2;
 80023e6:	2302      	movs	r3, #2
 80023e8:	73fb      	strb	r3, [r7, #15]
	uint8_t bottomHeight = maxHeight * 0.87;
 80023ea:	4bb3      	ldr	r3, [pc, #716]	; (80026b8 <bottomBarScreen+0x2d8>)
 80023ec:	881b      	ldrh	r3, [r3, #0]
 80023ee:	ee07 3a90 	vmov	s15, r3
 80023f2:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80023f6:	ed9f 6baa 	vldr	d6, [pc, #680]	; 80026a0 <bottomBarScreen+0x2c0>
 80023fa:	ee27 7b06 	vmul.f64	d7, d7, d6
 80023fe:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8002402:	edc7 7a01 	vstr	s15, [r7, #4]
 8002406:	793b      	ldrb	r3, [r7, #4]
 8002408:	73bb      	strb	r3, [r7, #14]
	uint8_t bottomWidth1 = maxWidth * 0 + 51;
 800240a:	2333      	movs	r3, #51	; 0x33
 800240c:	737b      	strb	r3, [r7, #13]
	uint8_t bottomWidth2 = maxWidth * 0.25 + 51;
 800240e:	4bab      	ldr	r3, [pc, #684]	; (80026bc <bottomBarScreen+0x2dc>)
 8002410:	881b      	ldrh	r3, [r3, #0]
 8002412:	ee07 3a90 	vmov	s15, r3
 8002416:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800241a:	eeb5 6b00 	vmov.f64	d6, #80	; 0x3e800000  0.250
 800241e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8002422:	ed9f 6ba1 	vldr	d6, [pc, #644]	; 80026a8 <bottomBarScreen+0x2c8>
 8002426:	ee37 7b06 	vadd.f64	d7, d7, d6
 800242a:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800242e:	edc7 7a01 	vstr	s15, [r7, #4]
 8002432:	793b      	ldrb	r3, [r7, #4]
 8002434:	733b      	strb	r3, [r7, #12]
	uint8_t bottomWidth3 = maxWidth * 0.50 + 51;
 8002436:	4ba1      	ldr	r3, [pc, #644]	; (80026bc <bottomBarScreen+0x2dc>)
 8002438:	881b      	ldrh	r3, [r3, #0]
 800243a:	ee07 3a90 	vmov	s15, r3
 800243e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8002442:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
 8002446:	ee27 7b06 	vmul.f64	d7, d7, d6
 800244a:	ed9f 6b97 	vldr	d6, [pc, #604]	; 80026a8 <bottomBarScreen+0x2c8>
 800244e:	ee37 7b06 	vadd.f64	d7, d7, d6
 8002452:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8002456:	edc7 7a01 	vstr	s15, [r7, #4]
 800245a:	793b      	ldrb	r3, [r7, #4]
 800245c:	72fb      	strb	r3, [r7, #11]
	uint8_t bottomWidth4 = maxWidth * 0.75 + 51;
 800245e:	4b97      	ldr	r3, [pc, #604]	; (80026bc <bottomBarScreen+0x2dc>)
 8002460:	881b      	ldrh	r3, [r3, #0]
 8002462:	ee07 3a90 	vmov	s15, r3
 8002466:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800246a:	eeb6 6b08 	vmov.f64	d6, #104	; 0x3f400000  0.750
 800246e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8002472:	ed9f 6b8d 	vldr	d6, [pc, #564]	; 80026a8 <bottomBarScreen+0x2c8>
 8002476:	ee37 7b06 	vadd.f64	d7, d7, d6
 800247a:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800247e:	edc7 7a01 	vstr	s15, [r7, #4]
 8002482:	793b      	ldrb	r3, [r7, #4]
 8002484:	72bb      	strb	r3, [r7, #10]
	uint8_t bottomWidth = 55;
 8002486:	2337      	movs	r3, #55	; 0x37
 8002488:	727b      	strb	r3, [r7, #9]

	//Rectangle Background Color
	ILI9341_Draw_Filled_Rectangle_Coord(bottomWidth1, bottomHeight, bottomWidth1 + bottomWidth, maxHeight, RED);
 800248a:	7b7b      	ldrb	r3, [r7, #13]
 800248c:	b298      	uxth	r0, r3
 800248e:	7bbb      	ldrb	r3, [r7, #14]
 8002490:	b299      	uxth	r1, r3
 8002492:	7b7b      	ldrb	r3, [r7, #13]
 8002494:	b29a      	uxth	r2, r3
 8002496:	7a7b      	ldrb	r3, [r7, #9]
 8002498:	b29b      	uxth	r3, r3
 800249a:	4413      	add	r3, r2
 800249c:	b29a      	uxth	r2, r3
 800249e:	4b86      	ldr	r3, [pc, #536]	; (80026b8 <bottomBarScreen+0x2d8>)
 80024a0:	881b      	ldrh	r3, [r3, #0]
 80024a2:	f44f 4478 	mov.w	r4, #63488	; 0xf800
 80024a6:	9400      	str	r4, [sp, #0]
 80024a8:	f001 ff54 	bl	8004354 <ILI9341_Draw_Filled_Rectangle_Coord>
	ILI9341_Draw_Filled_Rectangle_Coord(bottomWidth2, bottomHeight, bottomWidth2 + bottomWidth, maxHeight, YELLOW);
 80024ac:	7b3b      	ldrb	r3, [r7, #12]
 80024ae:	b298      	uxth	r0, r3
 80024b0:	7bbb      	ldrb	r3, [r7, #14]
 80024b2:	b299      	uxth	r1, r3
 80024b4:	7b3b      	ldrb	r3, [r7, #12]
 80024b6:	b29a      	uxth	r2, r3
 80024b8:	7a7b      	ldrb	r3, [r7, #9]
 80024ba:	b29b      	uxth	r3, r3
 80024bc:	4413      	add	r3, r2
 80024be:	b29a      	uxth	r2, r3
 80024c0:	4b7d      	ldr	r3, [pc, #500]	; (80026b8 <bottomBarScreen+0x2d8>)
 80024c2:	881b      	ldrh	r3, [r3, #0]
 80024c4:	f64f 74e0 	movw	r4, #65504	; 0xffe0
 80024c8:	9400      	str	r4, [sp, #0]
 80024ca:	f001 ff43 	bl	8004354 <ILI9341_Draw_Filled_Rectangle_Coord>
	ILI9341_Draw_Filled_Rectangle_Coord(bottomWidth3, bottomHeight, bottomWidth3 + bottomWidth, maxHeight, CYAN);
 80024ce:	7afb      	ldrb	r3, [r7, #11]
 80024d0:	b298      	uxth	r0, r3
 80024d2:	7bbb      	ldrb	r3, [r7, #14]
 80024d4:	b299      	uxth	r1, r3
 80024d6:	7afb      	ldrb	r3, [r7, #11]
 80024d8:	b29a      	uxth	r2, r3
 80024da:	7a7b      	ldrb	r3, [r7, #9]
 80024dc:	b29b      	uxth	r3, r3
 80024de:	4413      	add	r3, r2
 80024e0:	b29a      	uxth	r2, r3
 80024e2:	4b75      	ldr	r3, [pc, #468]	; (80026b8 <bottomBarScreen+0x2d8>)
 80024e4:	881b      	ldrh	r3, [r3, #0]
 80024e6:	f240 74ff 	movw	r4, #2047	; 0x7ff
 80024ea:	9400      	str	r4, [sp, #0]
 80024ec:	f001 ff32 	bl	8004354 <ILI9341_Draw_Filled_Rectangle_Coord>
	ILI9341_Draw_Filled_Rectangle_Coord(bottomWidth4, bottomHeight, bottomWidth4 + bottomWidth, maxHeight, GREEN);
 80024f0:	7abb      	ldrb	r3, [r7, #10]
 80024f2:	b298      	uxth	r0, r3
 80024f4:	7bbb      	ldrb	r3, [r7, #14]
 80024f6:	b299      	uxth	r1, r3
 80024f8:	7abb      	ldrb	r3, [r7, #10]
 80024fa:	b29a      	uxth	r2, r3
 80024fc:	7a7b      	ldrb	r3, [r7, #9]
 80024fe:	b29b      	uxth	r3, r3
 8002500:	4413      	add	r3, r2
 8002502:	b29a      	uxth	r2, r3
 8002504:	4b6c      	ldr	r3, [pc, #432]	; (80026b8 <bottomBarScreen+0x2d8>)
 8002506:	881b      	ldrh	r3, [r3, #0]
 8002508:	f44f 64fc 	mov.w	r4, #2016	; 0x7e0
 800250c:	9400      	str	r4, [sp, #0]
 800250e:	f001 ff21 	bl	8004354 <ILI9341_Draw_Filled_Rectangle_Coord>

	//Text Layout
	sprintf(Temp_Buffer_text, "MOD");
 8002512:	496b      	ldr	r1, [pc, #428]	; (80026c0 <bottomBarScreen+0x2e0>)
 8002514:	486b      	ldr	r0, [pc, #428]	; (80026c4 <bottomBarScreen+0x2e4>)
 8002516:	f008 f96d 	bl	800a7f4 <siprintf>
	ILI9341_Draw_Text(Temp_Buffer_text, maxWidth * 0 + offsetWidth, maxHeight * 0.9, BLACK, size, RED);
 800251a:	4b6b      	ldr	r3, [pc, #428]	; (80026c8 <bottomBarScreen+0x2e8>)
 800251c:	881b      	ldrh	r3, [r3, #0]
 800251e:	b2d9      	uxtb	r1, r3
 8002520:	4b65      	ldr	r3, [pc, #404]	; (80026b8 <bottomBarScreen+0x2d8>)
 8002522:	881b      	ldrh	r3, [r3, #0]
 8002524:	ee07 3a90 	vmov	s15, r3
 8002528:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800252c:	ed9f 6b60 	vldr	d6, [pc, #384]	; 80026b0 <bottomBarScreen+0x2d0>
 8002530:	ee27 7b06 	vmul.f64	d7, d7, d6
 8002534:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8002538:	edc7 7a01 	vstr	s15, [r7, #4]
 800253c:	793b      	ldrb	r3, [r7, #4]
 800253e:	b2da      	uxtb	r2, r3
 8002540:	7bfb      	ldrb	r3, [r7, #15]
 8002542:	b29b      	uxth	r3, r3
 8002544:	f44f 4078 	mov.w	r0, #63488	; 0xf800
 8002548:	9001      	str	r0, [sp, #4]
 800254a:	9300      	str	r3, [sp, #0]
 800254c:	2300      	movs	r3, #0
 800254e:	485d      	ldr	r0, [pc, #372]	; (80026c4 <bottomBarScreen+0x2e4>)
 8002550:	f001 fffa 	bl	8004548 <ILI9341_Draw_Text>
	sprintf(Temp_Buffer_text, "ADJ");
 8002554:	495d      	ldr	r1, [pc, #372]	; (80026cc <bottomBarScreen+0x2ec>)
 8002556:	485b      	ldr	r0, [pc, #364]	; (80026c4 <bottomBarScreen+0x2e4>)
 8002558:	f008 f94c 	bl	800a7f4 <siprintf>
	ILI9341_Draw_Text(Temp_Buffer_text, maxWidth * 0.25 + offsetWidth, maxHeight * 0.9, BLACK, size, YELLOW);
 800255c:	4b57      	ldr	r3, [pc, #348]	; (80026bc <bottomBarScreen+0x2dc>)
 800255e:	881b      	ldrh	r3, [r3, #0]
 8002560:	ee07 3a90 	vmov	s15, r3
 8002564:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8002568:	eeb5 6b00 	vmov.f64	d6, #80	; 0x3e800000  0.250
 800256c:	ee27 6b06 	vmul.f64	d6, d7, d6
 8002570:	4b55      	ldr	r3, [pc, #340]	; (80026c8 <bottomBarScreen+0x2e8>)
 8002572:	881b      	ldrh	r3, [r3, #0]
 8002574:	ee07 3a90 	vmov	s15, r3
 8002578:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800257c:	ee36 7b07 	vadd.f64	d7, d6, d7
 8002580:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8002584:	edc7 7a01 	vstr	s15, [r7, #4]
 8002588:	793b      	ldrb	r3, [r7, #4]
 800258a:	b2d9      	uxtb	r1, r3
 800258c:	4b4a      	ldr	r3, [pc, #296]	; (80026b8 <bottomBarScreen+0x2d8>)
 800258e:	881b      	ldrh	r3, [r3, #0]
 8002590:	ee07 3a90 	vmov	s15, r3
 8002594:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8002598:	ed9f 6b45 	vldr	d6, [pc, #276]	; 80026b0 <bottomBarScreen+0x2d0>
 800259c:	ee27 7b06 	vmul.f64	d7, d7, d6
 80025a0:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80025a4:	edc7 7a01 	vstr	s15, [r7, #4]
 80025a8:	793b      	ldrb	r3, [r7, #4]
 80025aa:	b2da      	uxtb	r2, r3
 80025ac:	7bfb      	ldrb	r3, [r7, #15]
 80025ae:	b29b      	uxth	r3, r3
 80025b0:	f64f 70e0 	movw	r0, #65504	; 0xffe0
 80025b4:	9001      	str	r0, [sp, #4]
 80025b6:	9300      	str	r3, [sp, #0]
 80025b8:	2300      	movs	r3, #0
 80025ba:	4842      	ldr	r0, [pc, #264]	; (80026c4 <bottomBarScreen+0x2e4>)
 80025bc:	f001 ffc4 	bl	8004548 <ILI9341_Draw_Text>
	sprintf(Temp_Buffer_text, "FWD");
 80025c0:	4943      	ldr	r1, [pc, #268]	; (80026d0 <bottomBarScreen+0x2f0>)
 80025c2:	4840      	ldr	r0, [pc, #256]	; (80026c4 <bottomBarScreen+0x2e4>)
 80025c4:	f008 f916 	bl	800a7f4 <siprintf>
	ILI9341_Draw_Text(Temp_Buffer_text, maxWidth * 0.5 + offsetWidth, maxHeight * 0.9, BLACK, size, CYAN);
 80025c8:	4b3c      	ldr	r3, [pc, #240]	; (80026bc <bottomBarScreen+0x2dc>)
 80025ca:	881b      	ldrh	r3, [r3, #0]
 80025cc:	ee07 3a90 	vmov	s15, r3
 80025d0:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80025d4:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
 80025d8:	ee27 6b06 	vmul.f64	d6, d7, d6
 80025dc:	4b3a      	ldr	r3, [pc, #232]	; (80026c8 <bottomBarScreen+0x2e8>)
 80025de:	881b      	ldrh	r3, [r3, #0]
 80025e0:	ee07 3a90 	vmov	s15, r3
 80025e4:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80025e8:	ee36 7b07 	vadd.f64	d7, d6, d7
 80025ec:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80025f0:	edc7 7a01 	vstr	s15, [r7, #4]
 80025f4:	793b      	ldrb	r3, [r7, #4]
 80025f6:	b2d9      	uxtb	r1, r3
 80025f8:	4b2f      	ldr	r3, [pc, #188]	; (80026b8 <bottomBarScreen+0x2d8>)
 80025fa:	881b      	ldrh	r3, [r3, #0]
 80025fc:	ee07 3a90 	vmov	s15, r3
 8002600:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8002604:	ed9f 6b2a 	vldr	d6, [pc, #168]	; 80026b0 <bottomBarScreen+0x2d0>
 8002608:	ee27 7b06 	vmul.f64	d7, d7, d6
 800260c:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8002610:	edc7 7a01 	vstr	s15, [r7, #4]
 8002614:	793b      	ldrb	r3, [r7, #4]
 8002616:	b2da      	uxtb	r2, r3
 8002618:	7bfb      	ldrb	r3, [r7, #15]
 800261a:	b29b      	uxth	r3, r3
 800261c:	f240 70ff 	movw	r0, #2047	; 0x7ff
 8002620:	9001      	str	r0, [sp, #4]
 8002622:	9300      	str	r3, [sp, #0]
 8002624:	2300      	movs	r3, #0
 8002626:	4827      	ldr	r0, [pc, #156]	; (80026c4 <bottomBarScreen+0x2e4>)
 8002628:	f001 ff8e 	bl	8004548 <ILI9341_Draw_Text>
	sprintf(Temp_Buffer_text, "BWD");
 800262c:	4929      	ldr	r1, [pc, #164]	; (80026d4 <bottomBarScreen+0x2f4>)
 800262e:	4825      	ldr	r0, [pc, #148]	; (80026c4 <bottomBarScreen+0x2e4>)
 8002630:	f008 f8e0 	bl	800a7f4 <siprintf>
	ILI9341_Draw_Text(Temp_Buffer_text, maxWidth * 0.75 + offsetWidth, maxHeight * 0.9, BLACK, size, GREEN);
 8002634:	4b21      	ldr	r3, [pc, #132]	; (80026bc <bottomBarScreen+0x2dc>)
 8002636:	881b      	ldrh	r3, [r3, #0]
 8002638:	ee07 3a90 	vmov	s15, r3
 800263c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8002640:	eeb6 6b08 	vmov.f64	d6, #104	; 0x3f400000  0.750
 8002644:	ee27 6b06 	vmul.f64	d6, d7, d6
 8002648:	4b1f      	ldr	r3, [pc, #124]	; (80026c8 <bottomBarScreen+0x2e8>)
 800264a:	881b      	ldrh	r3, [r3, #0]
 800264c:	ee07 3a90 	vmov	s15, r3
 8002650:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8002654:	ee36 7b07 	vadd.f64	d7, d6, d7
 8002658:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800265c:	edc7 7a01 	vstr	s15, [r7, #4]
 8002660:	793b      	ldrb	r3, [r7, #4]
 8002662:	b2d9      	uxtb	r1, r3
 8002664:	4b14      	ldr	r3, [pc, #80]	; (80026b8 <bottomBarScreen+0x2d8>)
 8002666:	881b      	ldrh	r3, [r3, #0]
 8002668:	ee07 3a90 	vmov	s15, r3
 800266c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8002670:	ed9f 6b0f 	vldr	d6, [pc, #60]	; 80026b0 <bottomBarScreen+0x2d0>
 8002674:	ee27 7b06 	vmul.f64	d7, d7, d6
 8002678:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800267c:	edc7 7a01 	vstr	s15, [r7, #4]
 8002680:	793b      	ldrb	r3, [r7, #4]
 8002682:	b2da      	uxtb	r2, r3
 8002684:	7bfb      	ldrb	r3, [r7, #15]
 8002686:	b29b      	uxth	r3, r3
 8002688:	f44f 60fc 	mov.w	r0, #2016	; 0x7e0
 800268c:	9001      	str	r0, [sp, #4]
 800268e:	9300      	str	r3, [sp, #0]
 8002690:	2300      	movs	r3, #0
 8002692:	480c      	ldr	r0, [pc, #48]	; (80026c4 <bottomBarScreen+0x2e4>)
 8002694:	f001 ff58 	bl	8004548 <ILI9341_Draw_Text>
}
 8002698:	bf00      	nop
 800269a:	3714      	adds	r7, #20
 800269c:	46bd      	mov	sp, r7
 800269e:	bd90      	pop	{r4, r7, pc}
 80026a0:	3d70a3d7 	.word	0x3d70a3d7
 80026a4:	3febd70a 	.word	0x3febd70a
 80026a8:	00000000 	.word	0x00000000
 80026ac:	40498000 	.word	0x40498000
 80026b0:	cccccccd 	.word	0xcccccccd
 80026b4:	3feccccc 	.word	0x3feccccc
 80026b8:	2000003e 	.word	0x2000003e
 80026bc:	2000003a 	.word	0x2000003a
 80026c0:	0800cc24 	.word	0x0800cc24
 80026c4:	200003ec 	.word	0x200003ec
 80026c8:	2000003c 	.word	0x2000003c
 80026cc:	0800cc28 	.word	0x0800cc28
 80026d0:	0800cc2c 	.word	0x0800cc2c
 80026d4:	0800cc30 	.word	0x0800cc30

080026d8 <BottomBarScreenUpdate>:
void BottomBarScreenUpdate(){
 80026d8:	b590      	push	{r4, r7, lr}
 80026da:	b087      	sub	sp, #28
 80026dc:	af02      	add	r7, sp, #8

	uint8_t size = 2;
 80026de:	2302      	movs	r3, #2
 80026e0:	73fb      	strb	r3, [r7, #15]
	uint8_t bottomWidth1 = maxWidth * 0 + 51;
 80026e2:	2333      	movs	r3, #51	; 0x33
 80026e4:	73bb      	strb	r3, [r7, #14]
	uint8_t bottomHeight = maxHeight * 0.87;
 80026e6:	4bc6      	ldr	r3, [pc, #792]	; (8002a00 <BottomBarScreenUpdate+0x328>)
 80026e8:	881b      	ldrh	r3, [r3, #0]
 80026ea:	ee07 3a90 	vmov	s15, r3
 80026ee:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80026f2:	ed9f 6bb9 	vldr	d6, [pc, #740]	; 80029d8 <BottomBarScreenUpdate+0x300>
 80026f6:	ee27 7b06 	vmul.f64	d7, d7, d6
 80026fa:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80026fe:	edc7 7a01 	vstr	s15, [r7, #4]
 8002702:	793b      	ldrb	r3, [r7, #4]
 8002704:	737b      	strb	r3, [r7, #13]
	uint8_t bottomWidth4 = maxWidth * 0.75 + 51;
 8002706:	4bbf      	ldr	r3, [pc, #764]	; (8002a04 <BottomBarScreenUpdate+0x32c>)
 8002708:	881b      	ldrh	r3, [r3, #0]
 800270a:	ee07 3a90 	vmov	s15, r3
 800270e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8002712:	eeb6 6b08 	vmov.f64	d6, #104	; 0x3f400000  0.750
 8002716:	ee27 7b06 	vmul.f64	d7, d7, d6
 800271a:	ed9f 6bb1 	vldr	d6, [pc, #708]	; 80029e0 <BottomBarScreenUpdate+0x308>
 800271e:	ee37 7b06 	vadd.f64	d7, d7, d6
 8002722:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8002726:	edc7 7a01 	vstr	s15, [r7, #4]
 800272a:	793b      	ldrb	r3, [r7, #4]
 800272c:	733b      	strb	r3, [r7, #12]
	uint8_t bottomWidth = 55;
 800272e:	2337      	movs	r3, #55	; 0x37
 8002730:	72fb      	strb	r3, [r7, #11]

	//Update Temperature
	if(prevTemp != temp){
 8002732:	4bb5      	ldr	r3, [pc, #724]	; (8002a08 <BottomBarScreenUpdate+0x330>)
 8002734:	ed93 7a00 	vldr	s14, [r3]
 8002738:	4bb4      	ldr	r3, [pc, #720]	; (8002a0c <BottomBarScreenUpdate+0x334>)
 800273a:	edd3 7a00 	vldr	s15, [r3]
 800273e:	eeb4 7a67 	vcmp.f32	s14, s15
 8002742:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002746:	d059      	beq.n	80027fc <BottomBarScreenUpdate+0x124>
		sprintf(Temp_Buffer_text, "%0.1f 'C", temp);
 8002748:	4bb0      	ldr	r3, [pc, #704]	; (8002a0c <BottomBarScreenUpdate+0x334>)
 800274a:	edd3 7a00 	vldr	s15, [r3]
 800274e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002752:	ec53 2b17 	vmov	r2, r3, d7
 8002756:	49ae      	ldr	r1, [pc, #696]	; (8002a10 <BottomBarScreenUpdate+0x338>)
 8002758:	48ae      	ldr	r0, [pc, #696]	; (8002a14 <BottomBarScreenUpdate+0x33c>)
 800275a:	f008 f84b 	bl	800a7f4 <siprintf>
		ILI9341_Draw_Text(Temp_Buffer_text, maxWidth * 0.0 + offsetWidth, maxHeight * 0.7-10, WHITE, size, BLACK);
 800275e:	4ba9      	ldr	r3, [pc, #676]	; (8002a04 <BottomBarScreenUpdate+0x32c>)
 8002760:	881b      	ldrh	r3, [r3, #0]
 8002762:	ee07 3a90 	vmov	s15, r3
 8002766:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800276a:	ed9f 6b9f 	vldr	d6, [pc, #636]	; 80029e8 <BottomBarScreenUpdate+0x310>
 800276e:	ee27 6b06 	vmul.f64	d6, d7, d6
 8002772:	4ba9      	ldr	r3, [pc, #676]	; (8002a18 <BottomBarScreenUpdate+0x340>)
 8002774:	881b      	ldrh	r3, [r3, #0]
 8002776:	ee07 3a90 	vmov	s15, r3
 800277a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800277e:	ee36 7b07 	vadd.f64	d7, d6, d7
 8002782:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8002786:	edc7 7a01 	vstr	s15, [r7, #4]
 800278a:	793b      	ldrb	r3, [r7, #4]
 800278c:	b2d9      	uxtb	r1, r3
 800278e:	4b9c      	ldr	r3, [pc, #624]	; (8002a00 <BottomBarScreenUpdate+0x328>)
 8002790:	881b      	ldrh	r3, [r3, #0]
 8002792:	ee07 3a90 	vmov	s15, r3
 8002796:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800279a:	ed9f 6b95 	vldr	d6, [pc, #596]	; 80029f0 <BottomBarScreenUpdate+0x318>
 800279e:	ee27 7b06 	vmul.f64	d7, d7, d6
 80027a2:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 80027a6:	ee37 7b46 	vsub.f64	d7, d7, d6
 80027aa:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80027ae:	edc7 7a01 	vstr	s15, [r7, #4]
 80027b2:	793b      	ldrb	r3, [r7, #4]
 80027b4:	b2da      	uxtb	r2, r3
 80027b6:	7bfb      	ldrb	r3, [r7, #15]
 80027b8:	b29b      	uxth	r3, r3
 80027ba:	2000      	movs	r0, #0
 80027bc:	9001      	str	r0, [sp, #4]
 80027be:	9300      	str	r3, [sp, #0]
 80027c0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80027c4:	4893      	ldr	r0, [pc, #588]	; (8002a14 <BottomBarScreenUpdate+0x33c>)
 80027c6:	f001 febf 	bl	8004548 <ILI9341_Draw_Text>
		prevTemp = temp;
 80027ca:	4b90      	ldr	r3, [pc, #576]	; (8002a0c <BottomBarScreenUpdate+0x334>)
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	4a8e      	ldr	r2, [pc, #568]	; (8002a08 <BottomBarScreenUpdate+0x330>)
 80027d0:	6013      	str	r3, [r2, #0]
		ILI9341_Draw_Hollow_Rectangle_Coord(bottomWidth1, bottomHeight-45-10, bottomWidth4 + bottomWidth, maxHeight-52-10, WHITE);
 80027d2:	7bbb      	ldrb	r3, [r7, #14]
 80027d4:	b298      	uxth	r0, r3
 80027d6:	7b7b      	ldrb	r3, [r7, #13]
 80027d8:	b29b      	uxth	r3, r3
 80027da:	3b37      	subs	r3, #55	; 0x37
 80027dc:	b299      	uxth	r1, r3
 80027de:	7b3b      	ldrb	r3, [r7, #12]
 80027e0:	b29a      	uxth	r2, r3
 80027e2:	7afb      	ldrb	r3, [r7, #11]
 80027e4:	b29b      	uxth	r3, r3
 80027e6:	4413      	add	r3, r2
 80027e8:	b29a      	uxth	r2, r3
 80027ea:	4b85      	ldr	r3, [pc, #532]	; (8002a00 <BottomBarScreenUpdate+0x328>)
 80027ec:	881b      	ldrh	r3, [r3, #0]
 80027ee:	3b3e      	subs	r3, #62	; 0x3e
 80027f0:	b29b      	uxth	r3, r3
 80027f2:	f64f 74ff 	movw	r4, #65535	; 0xffff
 80027f6:	9400      	str	r4, [sp, #0]
 80027f8:	f001 fd2b 	bl	8004252 <ILI9341_Draw_Hollow_Rectangle_Coord>
	}
	//Update Humidity
	if(prevHumid != humid){
 80027fc:	4b87      	ldr	r3, [pc, #540]	; (8002a1c <BottomBarScreenUpdate+0x344>)
 80027fe:	ed93 7a00 	vldr	s14, [r3]
 8002802:	4b87      	ldr	r3, [pc, #540]	; (8002a20 <BottomBarScreenUpdate+0x348>)
 8002804:	edd3 7a00 	vldr	s15, [r3]
 8002808:	eeb4 7a67 	vcmp.f32	s14, s15
 800280c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002810:	d059      	beq.n	80028c6 <BottomBarScreenUpdate+0x1ee>
		sprintf(Temp_Buffer_text, "%0.1f %%", humid);
 8002812:	4b83      	ldr	r3, [pc, #524]	; (8002a20 <BottomBarScreenUpdate+0x348>)
 8002814:	edd3 7a00 	vldr	s15, [r3]
 8002818:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800281c:	ec53 2b17 	vmov	r2, r3, d7
 8002820:	4980      	ldr	r1, [pc, #512]	; (8002a24 <BottomBarScreenUpdate+0x34c>)
 8002822:	487c      	ldr	r0, [pc, #496]	; (8002a14 <BottomBarScreenUpdate+0x33c>)
 8002824:	f007 ffe6 	bl	800a7f4 <siprintf>
		ILI9341_Draw_Text(Temp_Buffer_text, maxWidth * 0.55 + offsetWidth, maxHeight * 0.7-10, WHITE, size, BLACK);
 8002828:	4b76      	ldr	r3, [pc, #472]	; (8002a04 <BottomBarScreenUpdate+0x32c>)
 800282a:	881b      	ldrh	r3, [r3, #0]
 800282c:	ee07 3a90 	vmov	s15, r3
 8002830:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8002834:	ed9f 6b70 	vldr	d6, [pc, #448]	; 80029f8 <BottomBarScreenUpdate+0x320>
 8002838:	ee27 6b06 	vmul.f64	d6, d7, d6
 800283c:	4b76      	ldr	r3, [pc, #472]	; (8002a18 <BottomBarScreenUpdate+0x340>)
 800283e:	881b      	ldrh	r3, [r3, #0]
 8002840:	ee07 3a90 	vmov	s15, r3
 8002844:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8002848:	ee36 7b07 	vadd.f64	d7, d6, d7
 800284c:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8002850:	edc7 7a01 	vstr	s15, [r7, #4]
 8002854:	793b      	ldrb	r3, [r7, #4]
 8002856:	b2d9      	uxtb	r1, r3
 8002858:	4b69      	ldr	r3, [pc, #420]	; (8002a00 <BottomBarScreenUpdate+0x328>)
 800285a:	881b      	ldrh	r3, [r3, #0]
 800285c:	ee07 3a90 	vmov	s15, r3
 8002860:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8002864:	ed9f 6b62 	vldr	d6, [pc, #392]	; 80029f0 <BottomBarScreenUpdate+0x318>
 8002868:	ee27 7b06 	vmul.f64	d7, d7, d6
 800286c:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8002870:	ee37 7b46 	vsub.f64	d7, d7, d6
 8002874:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8002878:	edc7 7a01 	vstr	s15, [r7, #4]
 800287c:	793b      	ldrb	r3, [r7, #4]
 800287e:	b2da      	uxtb	r2, r3
 8002880:	7bfb      	ldrb	r3, [r7, #15]
 8002882:	b29b      	uxth	r3, r3
 8002884:	2000      	movs	r0, #0
 8002886:	9001      	str	r0, [sp, #4]
 8002888:	9300      	str	r3, [sp, #0]
 800288a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800288e:	4861      	ldr	r0, [pc, #388]	; (8002a14 <BottomBarScreenUpdate+0x33c>)
 8002890:	f001 fe5a 	bl	8004548 <ILI9341_Draw_Text>
		prevHumid = humid;
 8002894:	4b62      	ldr	r3, [pc, #392]	; (8002a20 <BottomBarScreenUpdate+0x348>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4a60      	ldr	r2, [pc, #384]	; (8002a1c <BottomBarScreenUpdate+0x344>)
 800289a:	6013      	str	r3, [r2, #0]
		ILI9341_Draw_Hollow_Rectangle_Coord(bottomWidth1, bottomHeight-45-10, bottomWidth4 + bottomWidth, maxHeight-52-10, WHITE);
 800289c:	7bbb      	ldrb	r3, [r7, #14]
 800289e:	b298      	uxth	r0, r3
 80028a0:	7b7b      	ldrb	r3, [r7, #13]
 80028a2:	b29b      	uxth	r3, r3
 80028a4:	3b37      	subs	r3, #55	; 0x37
 80028a6:	b299      	uxth	r1, r3
 80028a8:	7b3b      	ldrb	r3, [r7, #12]
 80028aa:	b29a      	uxth	r2, r3
 80028ac:	7afb      	ldrb	r3, [r7, #11]
 80028ae:	b29b      	uxth	r3, r3
 80028b0:	4413      	add	r3, r2
 80028b2:	b29a      	uxth	r2, r3
 80028b4:	4b52      	ldr	r3, [pc, #328]	; (8002a00 <BottomBarScreenUpdate+0x328>)
 80028b6:	881b      	ldrh	r3, [r3, #0]
 80028b8:	3b3e      	subs	r3, #62	; 0x3e
 80028ba:	b29b      	uxth	r3, r3
 80028bc:	f64f 74ff 	movw	r4, #65535	; 0xffff
 80028c0:	9400      	str	r4, [sp, #0]
 80028c2:	f001 fcc6 	bl	8004252 <ILI9341_Draw_Hollow_Rectangle_Coord>
	}
	//Update PM2.5
	if(prevPmTwoPointFive != pmTwoPointFive){ // update this value please
 80028c6:	4b58      	ldr	r3, [pc, #352]	; (8002a28 <BottomBarScreenUpdate+0x350>)
 80028c8:	ed93 7a00 	vldr	s14, [r3]
 80028cc:	4b57      	ldr	r3, [pc, #348]	; (8002a2c <BottomBarScreenUpdate+0x354>)
 80028ce:	edd3 7a00 	vldr	s15, [r3]
 80028d2:	eeb4 7a67 	vcmp.f32	s14, s15
 80028d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028da:	f000 80c6 	beq.w	8002a6a <BottomBarScreenUpdate+0x392>
		sprintf(Temp_Buffer_text, "      %03d ug/m^3", (int)pmTwoPointFive);
 80028de:	4b53      	ldr	r3, [pc, #332]	; (8002a2c <BottomBarScreenUpdate+0x354>)
 80028e0:	edd3 7a00 	vldr	s15, [r3]
 80028e4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80028e8:	ee17 2a90 	vmov	r2, s15
 80028ec:	4950      	ldr	r1, [pc, #320]	; (8002a30 <BottomBarScreenUpdate+0x358>)
 80028ee:	4849      	ldr	r0, [pc, #292]	; (8002a14 <BottomBarScreenUpdate+0x33c>)
 80028f0:	f007 ff80 	bl	800a7f4 <siprintf>
		ILI9341_Draw_Text(Temp_Buffer_text, maxWidth * 0.0 + offsetWidth, maxHeight * 0.7+18, WHITE, size, BLACK); // Change color
 80028f4:	4b43      	ldr	r3, [pc, #268]	; (8002a04 <BottomBarScreenUpdate+0x32c>)
 80028f6:	881b      	ldrh	r3, [r3, #0]
 80028f8:	ee07 3a90 	vmov	s15, r3
 80028fc:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8002900:	ed9f 6b39 	vldr	d6, [pc, #228]	; 80029e8 <BottomBarScreenUpdate+0x310>
 8002904:	ee27 6b06 	vmul.f64	d6, d7, d6
 8002908:	4b43      	ldr	r3, [pc, #268]	; (8002a18 <BottomBarScreenUpdate+0x340>)
 800290a:	881b      	ldrh	r3, [r3, #0]
 800290c:	ee07 3a90 	vmov	s15, r3
 8002910:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8002914:	ee36 7b07 	vadd.f64	d7, d6, d7
 8002918:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800291c:	edc7 7a01 	vstr	s15, [r7, #4]
 8002920:	793b      	ldrb	r3, [r7, #4]
 8002922:	b2d9      	uxtb	r1, r3
 8002924:	4b36      	ldr	r3, [pc, #216]	; (8002a00 <BottomBarScreenUpdate+0x328>)
 8002926:	881b      	ldrh	r3, [r3, #0]
 8002928:	ee07 3a90 	vmov	s15, r3
 800292c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8002930:	ed9f 6b2f 	vldr	d6, [pc, #188]	; 80029f0 <BottomBarScreenUpdate+0x318>
 8002934:	ee27 7b06 	vmul.f64	d7, d7, d6
 8002938:	eeb3 6b02 	vmov.f64	d6, #50	; 0x41900000  18.0
 800293c:	ee37 7b06 	vadd.f64	d7, d7, d6
 8002940:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8002944:	edc7 7a01 	vstr	s15, [r7, #4]
 8002948:	793b      	ldrb	r3, [r7, #4]
 800294a:	b2da      	uxtb	r2, r3
 800294c:	7bfb      	ldrb	r3, [r7, #15]
 800294e:	b29b      	uxth	r3, r3
 8002950:	2000      	movs	r0, #0
 8002952:	9001      	str	r0, [sp, #4]
 8002954:	9300      	str	r3, [sp, #0]
 8002956:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800295a:	482e      	ldr	r0, [pc, #184]	; (8002a14 <BottomBarScreenUpdate+0x33c>)
 800295c:	f001 fdf4 	bl	8004548 <ILI9341_Draw_Text>

		sprintf(Temp_Buffer_text, "PM2.5");
 8002960:	4934      	ldr	r1, [pc, #208]	; (8002a34 <BottomBarScreenUpdate+0x35c>)
 8002962:	482c      	ldr	r0, [pc, #176]	; (8002a14 <BottomBarScreenUpdate+0x33c>)
 8002964:	f007 ff46 	bl	800a7f4 <siprintf>
		ILI9341_Draw_Text(Temp_Buffer_text, maxWidth * 0.0 + offsetWidth, maxHeight * 0.7+18, WHITE, size, BLACK);
 8002968:	4b26      	ldr	r3, [pc, #152]	; (8002a04 <BottomBarScreenUpdate+0x32c>)
 800296a:	881b      	ldrh	r3, [r3, #0]
 800296c:	ee07 3a90 	vmov	s15, r3
 8002970:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8002974:	ed9f 6b1c 	vldr	d6, [pc, #112]	; 80029e8 <BottomBarScreenUpdate+0x310>
 8002978:	ee27 6b06 	vmul.f64	d6, d7, d6
 800297c:	4b26      	ldr	r3, [pc, #152]	; (8002a18 <BottomBarScreenUpdate+0x340>)
 800297e:	881b      	ldrh	r3, [r3, #0]
 8002980:	ee07 3a90 	vmov	s15, r3
 8002984:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8002988:	ee36 7b07 	vadd.f64	d7, d6, d7
 800298c:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8002990:	edc7 7a01 	vstr	s15, [r7, #4]
 8002994:	793b      	ldrb	r3, [r7, #4]
 8002996:	b2d9      	uxtb	r1, r3
 8002998:	4b19      	ldr	r3, [pc, #100]	; (8002a00 <BottomBarScreenUpdate+0x328>)
 800299a:	881b      	ldrh	r3, [r3, #0]
 800299c:	ee07 3a90 	vmov	s15, r3
 80029a0:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80029a4:	ed9f 6b12 	vldr	d6, [pc, #72]	; 80029f0 <BottomBarScreenUpdate+0x318>
 80029a8:	ee27 7b06 	vmul.f64	d7, d7, d6
 80029ac:	eeb3 6b02 	vmov.f64	d6, #50	; 0x41900000  18.0
 80029b0:	ee37 7b06 	vadd.f64	d7, d7, d6
 80029b4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80029b8:	edc7 7a01 	vstr	s15, [r7, #4]
 80029bc:	793b      	ldrb	r3, [r7, #4]
 80029be:	b2da      	uxtb	r2, r3
 80029c0:	7bfb      	ldrb	r3, [r7, #15]
 80029c2:	b29b      	uxth	r3, r3
 80029c4:	2000      	movs	r0, #0
 80029c6:	9001      	str	r0, [sp, #4]
 80029c8:	9300      	str	r3, [sp, #0]
 80029ca:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80029ce:	4811      	ldr	r0, [pc, #68]	; (8002a14 <BottomBarScreenUpdate+0x33c>)
 80029d0:	f001 fdba 	bl	8004548 <ILI9341_Draw_Text>
 80029d4:	e030      	b.n	8002a38 <BottomBarScreenUpdate+0x360>
 80029d6:	bf00      	nop
 80029d8:	3d70a3d7 	.word	0x3d70a3d7
 80029dc:	3febd70a 	.word	0x3febd70a
 80029e0:	00000000 	.word	0x00000000
 80029e4:	40498000 	.word	0x40498000
	...
 80029f0:	66666666 	.word	0x66666666
 80029f4:	3fe66666 	.word	0x3fe66666
 80029f8:	9999999a 	.word	0x9999999a
 80029fc:	3fe19999 	.word	0x3fe19999
 8002a00:	2000003e 	.word	0x2000003e
 8002a04:	2000003a 	.word	0x2000003a
 8002a08:	200002a4 	.word	0x200002a4
 8002a0c:	20000014 	.word	0x20000014
 8002a10:	0800cc34 	.word	0x0800cc34
 8002a14:	200003ec 	.word	0x200003ec
 8002a18:	2000003c 	.word	0x2000003c
 8002a1c:	200002a8 	.word	0x200002a8
 8002a20:	20000018 	.word	0x20000018
 8002a24:	0800cc40 	.word	0x0800cc40
 8002a28:	200002ac 	.word	0x200002ac
 8002a2c:	2000001c 	.word	0x2000001c
 8002a30:	0800cc4c 	.word	0x0800cc4c
 8002a34:	0800cc60 	.word	0x0800cc60

		prevPmTwoPointFive = pmTwoPointFive;
 8002a38:	4b0e      	ldr	r3, [pc, #56]	; (8002a74 <BottomBarScreenUpdate+0x39c>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	4a0e      	ldr	r2, [pc, #56]	; (8002a78 <BottomBarScreenUpdate+0x3a0>)
 8002a3e:	6013      	str	r3, [r2, #0]
		ILI9341_Draw_Hollow_Rectangle_Coord(bottomWidth1, bottomHeight-45+18, bottomWidth4 + bottomWidth, maxHeight-52+18, WHITE);
 8002a40:	7bbb      	ldrb	r3, [r7, #14]
 8002a42:	b298      	uxth	r0, r3
 8002a44:	7b7b      	ldrb	r3, [r7, #13]
 8002a46:	b29b      	uxth	r3, r3
 8002a48:	3b1b      	subs	r3, #27
 8002a4a:	b299      	uxth	r1, r3
 8002a4c:	7b3b      	ldrb	r3, [r7, #12]
 8002a4e:	b29a      	uxth	r2, r3
 8002a50:	7afb      	ldrb	r3, [r7, #11]
 8002a52:	b29b      	uxth	r3, r3
 8002a54:	4413      	add	r3, r2
 8002a56:	b29a      	uxth	r2, r3
 8002a58:	4b08      	ldr	r3, [pc, #32]	; (8002a7c <BottomBarScreenUpdate+0x3a4>)
 8002a5a:	881b      	ldrh	r3, [r3, #0]
 8002a5c:	3b22      	subs	r3, #34	; 0x22
 8002a5e:	b29b      	uxth	r3, r3
 8002a60:	f64f 74ff 	movw	r4, #65535	; 0xffff
 8002a64:	9400      	str	r4, [sp, #0]
 8002a66:	f001 fbf4 	bl	8004252 <ILI9341_Draw_Hollow_Rectangle_Coord>
	}
}
 8002a6a:	bf00      	nop
 8002a6c:	3714      	adds	r7, #20
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	bd90      	pop	{r4, r7, pc}
 8002a72:	bf00      	nop
 8002a74:	2000001c 	.word	0x2000001c
 8002a78:	200002ac 	.word	0x200002ac
 8002a7c:	2000003e 	.word	0x2000003e

08002a80 <buzzerSound>:

//Buzzer Sound
void buzzerSound(){
 8002a80:	b580      	push	{r7, lr}
 8002a82:	af00      	add	r7, sp, #0
	htim3.Instance->CCR1 = (1000 - 1) * 0.5;
 8002a84:	4b08      	ldr	r3, [pc, #32]	; (8002aa8 <buzzerSound+0x28>)
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f240 12f3 	movw	r2, #499	; 0x1f3
 8002a8c:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8002a8e:	2100      	movs	r1, #0
 8002a90:	4805      	ldr	r0, [pc, #20]	; (8002aa8 <buzzerSound+0x28>)
 8002a92:	f005 fbb1 	bl	80081f8 <HAL_TIM_PWM_Start>
	HAL_Delay(70);
 8002a96:	2046      	movs	r0, #70	; 0x46
 8002a98:	f002 faac 	bl	8004ff4 <HAL_Delay>
	HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1);
 8002a9c:	2100      	movs	r1, #0
 8002a9e:	4802      	ldr	r0, [pc, #8]	; (8002aa8 <buzzerSound+0x28>)
 8002aa0:	f005 fca4 	bl	80083ec <HAL_TIM_PWM_Stop>
}
 8002aa4:	bf00      	nop
 8002aa6:	bd80      	pop	{r7, pc}
 8002aa8:	200004c4 	.word	0x200004c4

08002aac <notifyPm>:

void notifyPm(){
 8002aac:	b5b0      	push	{r4, r5, r7, lr}
 8002aae:	ed2d 8b06 	vpush	{d8-d10}
 8002ab2:	f5ad 7d12 	sub.w	sp, sp, #584	; 0x248
 8002ab6:	af14      	add	r7, sp, #80	; 0x50
	float *respondRead;
	respondRead = read_sensirion();
 8002ab8:	f7fe f9c4 	bl	8000e44 <read_sensirion>
 8002abc:	f8c7 01f4 	str.w	r0, [r7, #500]	; 0x1f4

	if(millisecondHAL - pmPrevMillisecondHAL >= 20000 && respondRead[1] >= 0 && respondRead[1] <= 9999){
 8002ac0:	4b72      	ldr	r3, [pc, #456]	; (8002c8c <notifyPm+0x1e0>)
 8002ac2:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002ac6:	4b72      	ldr	r3, [pc, #456]	; (8002c90 <notifyPm+0x1e4>)
 8002ac8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002acc:	1a84      	subs	r4, r0, r2
 8002ace:	eb61 0503 	sbc.w	r5, r1, r3
 8002ad2:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8002ad6:	f04f 0300 	mov.w	r3, #0
 8002ada:	42ab      	cmp	r3, r5
 8002adc:	bf08      	it	eq
 8002ade:	42a2      	cmpeq	r2, r4
 8002ae0:	f080 80cd 	bcs.w	8002c7e <notifyPm+0x1d2>
 8002ae4:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8002ae8:	3304      	adds	r3, #4
 8002aea:	edd3 7a00 	vldr	s15, [r3]
 8002aee:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002af2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002af6:	da00      	bge.n	8002afa <notifyPm+0x4e>

		pmPrevMillisecondHAL = millisecondHAL;
	}


}
 8002af8:	e0c1      	b.n	8002c7e <notifyPm+0x1d2>
	if(millisecondHAL - pmPrevMillisecondHAL >= 20000 && respondRead[1] >= 0 && respondRead[1] <= 9999){
 8002afa:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8002afe:	3304      	adds	r3, #4
 8002b00:	edd3 7a00 	vldr	s15, [r3]
 8002b04:	ed9f 7a63 	vldr	s14, [pc, #396]	; 8002c94 <notifyPm+0x1e8>
 8002b08:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b10:	d900      	bls.n	8002b14 <notifyPm+0x68>
}
 8002b12:	e0b4      	b.n	8002c7e <notifyPm+0x1d2>
		if(respondRead[1]>=250){
 8002b14:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8002b18:	3304      	adds	r3, #4
 8002b1a:	edd3 7a00 	vldr	s15, [r3]
 8002b1e:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 8002c98 <notifyPm+0x1ec>
 8002b22:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b2a:	db03      	blt.n	8002b34 <notifyPm+0x88>
			sent_string_to_mcu("HAZ");
 8002b2c:	485b      	ldr	r0, [pc, #364]	; (8002c9c <notifyPm+0x1f0>)
 8002b2e:	f7fe fa7b 	bl	8001028 <sent_string_to_mcu>
 8002b32:	e01e      	b.n	8002b72 <notifyPm+0xc6>
		else if(respondRead[1]>=150){
 8002b34:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8002b38:	3304      	adds	r3, #4
 8002b3a:	edd3 7a00 	vldr	s15, [r3]
 8002b3e:	ed9f 7a58 	vldr	s14, [pc, #352]	; 8002ca0 <notifyPm+0x1f4>
 8002b42:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b4a:	db03      	blt.n	8002b54 <notifyPm+0xa8>
			sent_string_to_mcu("VUH");
 8002b4c:	4855      	ldr	r0, [pc, #340]	; (8002ca4 <notifyPm+0x1f8>)
 8002b4e:	f7fe fa6b 	bl	8001028 <sent_string_to_mcu>
 8002b52:	e00e      	b.n	8002b72 <notifyPm+0xc6>
		else if(respondRead[1]>=55){
 8002b54:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8002b58:	3304      	adds	r3, #4
 8002b5a:	edd3 7a00 	vldr	s15, [r3]
 8002b5e:	ed9f 7a52 	vldr	s14, [pc, #328]	; 8002ca8 <notifyPm+0x1fc>
 8002b62:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b6a:	db02      	blt.n	8002b72 <notifyPm+0xc6>
			sent_string_to_mcu("UHT");
 8002b6c:	484f      	ldr	r0, [pc, #316]	; (8002cac <notifyPm+0x200>)
 8002b6e:	f7fe fa5b 	bl	8001028 <sent_string_to_mcu>
		if(respondRead[1]>=55){
 8002b72:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8002b76:	3304      	adds	r3, #4
 8002b78:	edd3 7a00 	vldr	s15, [r3]
 8002b7c:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 8002ca8 <notifyPm+0x1fc>
 8002b80:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b88:	db70      	blt.n	8002c6c <notifyPm+0x1c0>
			println("Danger Air");
 8002b8a:	4849      	ldr	r0, [pc, #292]	; (8002cb0 <notifyPm+0x204>)
 8002b8c:	f7fe f8f0 	bl	8000d70 <println>
			println("Sending");
 8002b90:	4848      	ldr	r0, [pc, #288]	; (8002cb4 <notifyPm+0x208>)
 8002b92:	f7fe f8ed 	bl	8000d70 <println>
			sprintf(stringBuffer, "EXC %.2f %.2f %.2f %.2f %.2f %.2f %.2f %.2f %.2f %.2f" , respondRead[0], respondRead[1], respondRead[2], respondRead[3], respondRead[4], respondRead[5], respondRead[6], respondRead[7], respondRead[8], respondRead[9], respondRead[10]);
 8002b96:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8002b9a:	edd3 7a00 	vldr	s15, [r3]
 8002b9e:	eeb7 aae7 	vcvt.f64.f32	d10, s15
 8002ba2:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8002ba6:	3304      	adds	r3, #4
 8002ba8:	edd3 7a00 	vldr	s15, [r3]
 8002bac:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002bb0:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8002bb4:	3308      	adds	r3, #8
 8002bb6:	edd3 6a00 	vldr	s13, [r3]
 8002bba:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8002bbe:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8002bc2:	330c      	adds	r3, #12
 8002bc4:	edd3 5a00 	vldr	s11, [r3]
 8002bc8:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
 8002bcc:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8002bd0:	3310      	adds	r3, #16
 8002bd2:	edd3 4a00 	vldr	s9, [r3]
 8002bd6:	eeb7 4ae4 	vcvt.f64.f32	d4, s9
 8002bda:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8002bde:	3314      	adds	r3, #20
 8002be0:	edd3 3a00 	vldr	s7, [r3]
 8002be4:	eeb7 3ae3 	vcvt.f64.f32	d3, s7
 8002be8:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8002bec:	3318      	adds	r3, #24
 8002bee:	edd3 2a00 	vldr	s5, [r3]
 8002bf2:	eeb7 2ae2 	vcvt.f64.f32	d2, s5
 8002bf6:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8002bfa:	331c      	adds	r3, #28
 8002bfc:	edd3 1a00 	vldr	s3, [r3]
 8002c00:	eeb7 1ae1 	vcvt.f64.f32	d1, s3
 8002c04:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8002c08:	3320      	adds	r3, #32
 8002c0a:	edd3 0a00 	vldr	s1, [r3]
 8002c0e:	eeb7 0ae0 	vcvt.f64.f32	d0, s1
 8002c12:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8002c16:	3324      	adds	r3, #36	; 0x24
 8002c18:	ed93 8a00 	vldr	s16, [r3]
 8002c1c:	eeb7 8ac8 	vcvt.f64.f32	d8, s16
 8002c20:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8002c24:	3328      	adds	r3, #40	; 0x28
 8002c26:	ed93 9a00 	vldr	s18, [r3]
 8002c2a:	eeb7 9ac9 	vcvt.f64.f32	d9, s18
 8002c2e:	4638      	mov	r0, r7
 8002c30:	ed8d 9b12 	vstr	d9, [sp, #72]	; 0x48
 8002c34:	ed8d 8b10 	vstr	d8, [sp, #64]	; 0x40
 8002c38:	ed8d 0b0e 	vstr	d0, [sp, #56]	; 0x38
 8002c3c:	ed8d 1b0c 	vstr	d1, [sp, #48]	; 0x30
 8002c40:	ed8d 2b0a 	vstr	d2, [sp, #40]	; 0x28
 8002c44:	ed8d 3b08 	vstr	d3, [sp, #32]
 8002c48:	ed8d 4b06 	vstr	d4, [sp, #24]
 8002c4c:	ed8d 5b04 	vstr	d5, [sp, #16]
 8002c50:	ed8d 6b02 	vstr	d6, [sp, #8]
 8002c54:	ed8d 7b00 	vstr	d7, [sp]
 8002c58:	ec53 2b1a 	vmov	r2, r3, d10
 8002c5c:	4916      	ldr	r1, [pc, #88]	; (8002cb8 <notifyPm+0x20c>)
 8002c5e:	f007 fdc9 	bl	800a7f4 <siprintf>
			sent_string_to_mcu(stringBuffer);
 8002c62:	463b      	mov	r3, r7
 8002c64:	4618      	mov	r0, r3
 8002c66:	f7fe f9df 	bl	8001028 <sent_string_to_mcu>
 8002c6a:	e002      	b.n	8002c72 <notifyPm+0x1c6>
			println("Normal Air");
 8002c6c:	4813      	ldr	r0, [pc, #76]	; (8002cbc <notifyPm+0x210>)
 8002c6e:	f7fe f87f 	bl	8000d70 <println>
		pmPrevMillisecondHAL = millisecondHAL;
 8002c72:	4b06      	ldr	r3, [pc, #24]	; (8002c8c <notifyPm+0x1e0>)
 8002c74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c78:	4905      	ldr	r1, [pc, #20]	; (8002c90 <notifyPm+0x1e4>)
 8002c7a:	e9c1 2300 	strd	r2, r3, [r1]
}
 8002c7e:	bf00      	nop
 8002c80:	f507 77fc 	add.w	r7, r7, #504	; 0x1f8
 8002c84:	46bd      	mov	sp, r7
 8002c86:	ecbd 8b06 	vpop	{d8-d10}
 8002c8a:	bdb0      	pop	{r4, r5, r7, pc}
 8002c8c:	200002d0 	.word	0x200002d0
 8002c90:	200002d8 	.word	0x200002d8
 8002c94:	461c3c00 	.word	0x461c3c00
 8002c98:	437a0000 	.word	0x437a0000
 8002c9c:	0800cc68 	.word	0x0800cc68
 8002ca0:	43160000 	.word	0x43160000
 8002ca4:	0800cc6c 	.word	0x0800cc6c
 8002ca8:	425c0000 	.word	0x425c0000
 8002cac:	0800cc70 	.word	0x0800cc70
 8002cb0:	0800cc74 	.word	0x0800cc74
 8002cb4:	0800cc80 	.word	0x0800cc80
 8002cb8:	0800cc88 	.word	0x0800cc88
 8002cbc:	0800ccc0 	.word	0x0800ccc0

08002cc0 <tempMonitor>:

char str[50];
uint8_t cmdBuffer[3];
uint8_t dataBuffer[8];

void tempMonitor(){
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b084      	sub	sp, #16
 8002cc4:	af02      	add	r7, sp, #8
	//Temperature
	cmdBuffer[0] = 0x03;
 8002cc6:	4b52      	ldr	r3, [pc, #328]	; (8002e10 <tempMonitor+0x150>)
 8002cc8:	2203      	movs	r2, #3
 8002cca:	701a      	strb	r2, [r3, #0]
	cmdBuffer[1] = 0x00;
 8002ccc:	4b50      	ldr	r3, [pc, #320]	; (8002e10 <tempMonitor+0x150>)
 8002cce:	2200      	movs	r2, #0
 8002cd0:	705a      	strb	r2, [r3, #1]
	cmdBuffer[2] = 0x04;
 8002cd2:	4b4f      	ldr	r3, [pc, #316]	; (8002e10 <tempMonitor+0x150>)
 8002cd4:	2204      	movs	r2, #4
 8002cd6:	709a      	strb	r2, [r3, #2]

	//Send Temp & Humid via UART3
	sprintf(str, "Temperature = %4.1f\tHumidity = %4.1f\n\r", temp, humid);
 8002cd8:	4b4e      	ldr	r3, [pc, #312]	; (8002e14 <tempMonitor+0x154>)
 8002cda:	edd3 7a00 	vldr	s15, [r3]
 8002cde:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8002ce2:	4b4d      	ldr	r3, [pc, #308]	; (8002e18 <tempMonitor+0x158>)
 8002ce4:	edd3 7a00 	vldr	s15, [r3]
 8002ce8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002cec:	ed8d 7b00 	vstr	d7, [sp]
 8002cf0:	ec53 2b16 	vmov	r2, r3, d6
 8002cf4:	4949      	ldr	r1, [pc, #292]	; (8002e1c <tempMonitor+0x15c>)
 8002cf6:	484a      	ldr	r0, [pc, #296]	; (8002e20 <tempMonitor+0x160>)
 8002cf8:	f007 fd7c 	bl	800a7f4 <siprintf>
	while(__HAL_UART_GET_FLAG(&huart3,UART_FLAG_TC)==RESET){}
 8002cfc:	bf00      	nop
 8002cfe:	4b49      	ldr	r3, [pc, #292]	; (8002e24 <tempMonitor+0x164>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	69db      	ldr	r3, [r3, #28]
 8002d04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d08:	2b40      	cmp	r3, #64	; 0x40
 8002d0a:	d1f8      	bne.n	8002cfe <tempMonitor+0x3e>
	HAL_UART_Transmit(&huart3, (uint8_t*) str, strlen(str),200);
 8002d0c:	4844      	ldr	r0, [pc, #272]	; (8002e20 <tempMonitor+0x160>)
 8002d0e:	f7fd fa97 	bl	8000240 <strlen>
 8002d12:	4603      	mov	r3, r0
 8002d14:	b29a      	uxth	r2, r3
 8002d16:	23c8      	movs	r3, #200	; 0xc8
 8002d18:	4941      	ldr	r1, [pc, #260]	; (8002e20 <tempMonitor+0x160>)
 8002d1a:	4842      	ldr	r0, [pc, #264]	; (8002e24 <tempMonitor+0x164>)
 8002d1c:	f006 fbc6 	bl	80094ac <HAL_UART_Transmit>

	//HAL_Delay(5000); //>3000 ms
	//HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);

	//Wake up sensor
	HAL_I2C_Master_Transmit(&hi2c1, 0x5c<<1, cmdBuffer, 3, 200);
 8002d20:	23c8      	movs	r3, #200	; 0xc8
 8002d22:	9300      	str	r3, [sp, #0]
 8002d24:	2303      	movs	r3, #3
 8002d26:	4a3a      	ldr	r2, [pc, #232]	; (8002e10 <tempMonitor+0x150>)
 8002d28:	21b8      	movs	r1, #184	; 0xb8
 8002d2a:	483f      	ldr	r0, [pc, #252]	; (8002e28 <tempMonitor+0x168>)
 8002d2c:	f002 fd1e 	bl	800576c <HAL_I2C_Master_Transmit>
	//Send reading command
	HAL_I2C_Master_Transmit(&hi2c1, 0x5c<<1, cmdBuffer, 3, 200);
 8002d30:	23c8      	movs	r3, #200	; 0xc8
 8002d32:	9300      	str	r3, [sp, #0]
 8002d34:	2303      	movs	r3, #3
 8002d36:	4a36      	ldr	r2, [pc, #216]	; (8002e10 <tempMonitor+0x150>)
 8002d38:	21b8      	movs	r1, #184	; 0xb8
 8002d3a:	483b      	ldr	r0, [pc, #236]	; (8002e28 <tempMonitor+0x168>)
 8002d3c:	f002 fd16 	bl	800576c <HAL_I2C_Master_Transmit>

	HAL_Delay(80); // 50 is too low, 80 is okay
 8002d40:	2050      	movs	r0, #80	; 0x50
 8002d42:	f002 f957 	bl	8004ff4 <HAL_Delay>

	//Receive sensor data
	HAL_I2C_Master_Receive(&hi2c1, 0x5c<<1, dataBuffer, 8, 200);
 8002d46:	23c8      	movs	r3, #200	; 0xc8
 8002d48:	9300      	str	r3, [sp, #0]
 8002d4a:	2308      	movs	r3, #8
 8002d4c:	4a37      	ldr	r2, [pc, #220]	; (8002e2c <tempMonitor+0x16c>)
 8002d4e:	21b8      	movs	r1, #184	; 0xb8
 8002d50:	4835      	ldr	r0, [pc, #212]	; (8002e28 <tempMonitor+0x168>)
 8002d52:	f002 fdff 	bl	8005954 <HAL_I2C_Master_Receive>

	uint16_t Rcrc = dataBuffer[7] << 8;
 8002d56:	4b35      	ldr	r3, [pc, #212]	; (8002e2c <tempMonitor+0x16c>)
 8002d58:	79db      	ldrb	r3, [r3, #7]
 8002d5a:	b29b      	uxth	r3, r3
 8002d5c:	021b      	lsls	r3, r3, #8
 8002d5e:	80fb      	strh	r3, [r7, #6]
	Rcrc += dataBuffer[6];
 8002d60:	4b32      	ldr	r3, [pc, #200]	; (8002e2c <tempMonitor+0x16c>)
 8002d62:	799b      	ldrb	r3, [r3, #6]
 8002d64:	b29a      	uxth	r2, r3
 8002d66:	88fb      	ldrh	r3, [r7, #6]
 8002d68:	4413      	add	r3, r2
 8002d6a:	80fb      	strh	r3, [r7, #6]
	if (Rcrc == CRC16_2(dataBuffer, 6)) {
 8002d6c:	2106      	movs	r1, #6
 8002d6e:	482f      	ldr	r0, [pc, #188]	; (8002e2c <tempMonitor+0x16c>)
 8002d70:	f000 fc68 	bl	8003644 <CRC16_2>
 8002d74:	4603      	mov	r3, r0
 8002d76:	461a      	mov	r2, r3
 8002d78:	88fb      	ldrh	r3, [r7, #6]
 8002d7a:	4293      	cmp	r3, r2
 8002d7c:	d143      	bne.n	8002e06 <tempMonitor+0x146>
		uint16_t temperature = ((dataBuffer[4] & 0x7F) << 8) + dataBuffer[5];
 8002d7e:	4b2b      	ldr	r3, [pc, #172]	; (8002e2c <tempMonitor+0x16c>)
 8002d80:	791b      	ldrb	r3, [r3, #4]
 8002d82:	021b      	lsls	r3, r3, #8
 8002d84:	b29b      	uxth	r3, r3
 8002d86:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8002d8a:	b29a      	uxth	r2, r3
 8002d8c:	4b27      	ldr	r3, [pc, #156]	; (8002e2c <tempMonitor+0x16c>)
 8002d8e:	795b      	ldrb	r3, [r3, #5]
 8002d90:	b29b      	uxth	r3, r3
 8002d92:	4413      	add	r3, r2
 8002d94:	80bb      	strh	r3, [r7, #4]
		temp = temperature / 10.0;
 8002d96:	88bb      	ldrh	r3, [r7, #4]
 8002d98:	ee07 3a90 	vmov	s15, r3
 8002d9c:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8002da0:	eeb2 5b04 	vmov.f64	d5, #36	; 0x41200000  10.0
 8002da4:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8002da8:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002dac:	4b19      	ldr	r3, [pc, #100]	; (8002e14 <tempMonitor+0x154>)
 8002dae:	edc3 7a00 	vstr	s15, [r3]
		temp = (((dataBuffer[4] & 0x80) >> 7)== 1) ? (temp * (-1)) : temp ; // the temperature can be negative
 8002db2:	4b1e      	ldr	r3, [pc, #120]	; (8002e2c <tempMonitor+0x16c>)
 8002db4:	791b      	ldrb	r3, [r3, #4]
 8002db6:	09db      	lsrs	r3, r3, #7
 8002db8:	b2db      	uxtb	r3, r3
 8002dba:	2b01      	cmp	r3, #1
 8002dbc:	d105      	bne.n	8002dca <tempMonitor+0x10a>
 8002dbe:	4b15      	ldr	r3, [pc, #84]	; (8002e14 <tempMonitor+0x154>)
 8002dc0:	edd3 7a00 	vldr	s15, [r3]
 8002dc4:	eef1 7a67 	vneg.f32	s15, s15
 8002dc8:	e002      	b.n	8002dd0 <tempMonitor+0x110>
 8002dca:	4b12      	ldr	r3, [pc, #72]	; (8002e14 <tempMonitor+0x154>)
 8002dcc:	edd3 7a00 	vldr	s15, [r3]
 8002dd0:	4b10      	ldr	r3, [pc, #64]	; (8002e14 <tempMonitor+0x154>)
 8002dd2:	edc3 7a00 	vstr	s15, [r3]

		uint16_t humidity = (dataBuffer[2] << 8) + dataBuffer[3];
 8002dd6:	4b15      	ldr	r3, [pc, #84]	; (8002e2c <tempMonitor+0x16c>)
 8002dd8:	789b      	ldrb	r3, [r3, #2]
 8002dda:	b29b      	uxth	r3, r3
 8002ddc:	021b      	lsls	r3, r3, #8
 8002dde:	b29a      	uxth	r2, r3
 8002de0:	4b12      	ldr	r3, [pc, #72]	; (8002e2c <tempMonitor+0x16c>)
 8002de2:	78db      	ldrb	r3, [r3, #3]
 8002de4:	b29b      	uxth	r3, r3
 8002de6:	4413      	add	r3, r2
 8002de8:	807b      	strh	r3, [r7, #2]
		humid = humidity / 10.0;
 8002dea:	887b      	ldrh	r3, [r7, #2]
 8002dec:	ee07 3a90 	vmov	s15, r3
 8002df0:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8002df4:	eeb2 5b04 	vmov.f64	d5, #36	; 0x41200000  10.0
 8002df8:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8002dfc:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002e00:	4b05      	ldr	r3, [pc, #20]	; (8002e18 <tempMonitor+0x158>)
 8002e02:	edc3 7a00 	vstr	s15, [r3]
	}
}
 8002e06:	bf00      	nop
 8002e08:	3708      	adds	r7, #8
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	bd80      	pop	{r7, pc}
 8002e0e:	bf00      	nop
 8002e10:	200003ac 	.word	0x200003ac
 8002e14:	20000014 	.word	0x20000014
 8002e18:	20000018 	.word	0x20000018
 8002e1c:	0800cccc 	.word	0x0800cccc
 8002e20:	200003b8 	.word	0x200003b8
 8002e24:	200005a8 	.word	0x200005a8
 8002e28:	20000360 	.word	0x20000360
 8002e2c:	200003b0 	.word	0x200003b0

08002e30 <assignmentTwo>:


void assignmentTwo(){
 8002e30:	b580      	push	{r7, lr}
 8002e32:	af00      	add	r7, sp, #0

	calculationClock(millisecond);
 8002e34:	4b3e      	ldr	r3, [pc, #248]	; (8002f30 <assignmentTwo+0x100>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	4618      	mov	r0, r3
 8002e3a:	f7fe faab 	bl	8001394 <calculationClock>
	checkResetData();
 8002e3e:	f7fe fa1d 	bl	800127c <checkResetData>
	tempMonitor();
 8002e42:	f7ff ff3d 	bl	8002cc0 <tempMonitor>
	notifyPm();
 8002e46:	f7ff fe31 	bl	8002aac <notifyPm>

	if (prevMode != mode || prevModeEdit != modeEdit){
 8002e4a:	4b3a      	ldr	r3, [pc, #232]	; (8002f34 <assignmentTwo+0x104>)
 8002e4c:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002e50:	4b39      	ldr	r3, [pc, #228]	; (8002f38 <assignmentTwo+0x108>)
 8002e52:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002e56:	429a      	cmp	r2, r3
 8002e58:	d107      	bne.n	8002e6a <assignmentTwo+0x3a>
 8002e5a:	4b38      	ldr	r3, [pc, #224]	; (8002f3c <assignmentTwo+0x10c>)
 8002e5c:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002e60:	4b37      	ldr	r3, [pc, #220]	; (8002f40 <assignmentTwo+0x110>)
 8002e62:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002e66:	429a      	cmp	r2, r3
 8002e68:	d006      	beq.n	8002e78 <assignmentTwo+0x48>
		prevModeEdit = modeEdit;
 8002e6a:	4b35      	ldr	r3, [pc, #212]	; (8002f40 <assignmentTwo+0x110>)
 8002e6c:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002e70:	4b32      	ldr	r3, [pc, #200]	; (8002f3c <assignmentTwo+0x10c>)
 8002e72:	801a      	strh	r2, [r3, #0]
		resetPrevNum();
 8002e74:	f7fe ff5e 	bl	8001d34 <resetPrevNum>
	}
	if (prevMode != mode){
 8002e78:	4b2e      	ldr	r3, [pc, #184]	; (8002f34 <assignmentTwo+0x104>)
 8002e7a:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002e7e:	4b2e      	ldr	r3, [pc, #184]	; (8002f38 <assignmentTwo+0x108>)
 8002e80:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002e84:	429a      	cmp	r2, r3
 8002e86:	d009      	beq.n	8002e9c <assignmentTwo+0x6c>
		prevMode = mode;
 8002e88:	4b2b      	ldr	r3, [pc, #172]	; (8002f38 <assignmentTwo+0x108>)
 8002e8a:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002e8e:	4b29      	ldr	r3, [pc, #164]	; (8002f34 <assignmentTwo+0x104>)
 8002e90:	801a      	strh	r2, [r3, #0]
		setHorizontalScreen(BLACK);
 8002e92:	2000      	movs	r0, #0
 8002e94:	f7fe fa02 	bl	800129c <setHorizontalScreen>
		bottomBarScreen();
 8002e98:	f7ff faa2 	bl	80023e0 <bottomBarScreen>
	}
	if (mode == 0){
 8002e9c:	4b26      	ldr	r3, [pc, #152]	; (8002f38 <assignmentTwo+0x108>)
 8002e9e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d106      	bne.n	8002eb4 <assignmentTwo+0x84>
		topBarScreen();
 8002ea6:	f7fe fe07 	bl	8001ab8 <topBarScreen>
		displayClockScreen();
 8002eaa:	f7ff f971 	bl	8002190 <displayClockScreen>
		BottomBarScreenUpdate();
 8002eae:	f7ff fc13 	bl	80026d8 <BottomBarScreenUpdate>
	}

	//Test huart1 UART PB6 TX - PB15 RX
	//	sprintf(Temp_Buffer_text, "AA");
	//	HAL_UART_Transmit(&huart1, (uint8_t*) Temp_Buffer_text, strlen(Temp_Buffer_text), 1000);
}
 8002eb2:	e03b      	b.n	8002f2c <assignmentTwo+0xfc>
	else if (mode == 100){ // Adjust modeEdit 1-year, 2-month, 3-date, 4-day, 5-hour, 6-minute, 7-second
 8002eb4:	4b20      	ldr	r3, [pc, #128]	; (8002f38 <assignmentTwo+0x108>)
 8002eb6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002eba:	2b64      	cmp	r3, #100	; 0x64
 8002ebc:	d136      	bne.n	8002f2c <assignmentTwo+0xfc>
		if(modeEdit == 1){
 8002ebe:	4b20      	ldr	r3, [pc, #128]	; (8002f40 <assignmentTwo+0x110>)
 8002ec0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002ec4:	2b01      	cmp	r3, #1
 8002ec6:	d102      	bne.n	8002ece <assignmentTwo+0x9e>
			editYearScreen();
 8002ec8:	f7ff fa64 	bl	8002394 <editYearScreen>
}
 8002ecc:	e02e      	b.n	8002f2c <assignmentTwo+0xfc>
		else if (modeEdit == 2){
 8002ece:	4b1c      	ldr	r3, [pc, #112]	; (8002f40 <assignmentTwo+0x110>)
 8002ed0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002ed4:	2b02      	cmp	r3, #2
 8002ed6:	d102      	bne.n	8002ede <assignmentTwo+0xae>
			editMonthScreen();
 8002ed8:	f7ff fa3a 	bl	8002350 <editMonthScreen>
}
 8002edc:	e026      	b.n	8002f2c <assignmentTwo+0xfc>
		else if (modeEdit == 3){
 8002ede:	4b18      	ldr	r3, [pc, #96]	; (8002f40 <assignmentTwo+0x110>)
 8002ee0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002ee4:	2b03      	cmp	r3, #3
 8002ee6:	d102      	bne.n	8002eee <assignmentTwo+0xbe>
			editDateScreen();
 8002ee8:	f7ff fa10 	bl	800230c <editDateScreen>
}
 8002eec:	e01e      	b.n	8002f2c <assignmentTwo+0xfc>
		else if (modeEdit == 4){
 8002eee:	4b14      	ldr	r3, [pc, #80]	; (8002f40 <assignmentTwo+0x110>)
 8002ef0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002ef4:	2b04      	cmp	r3, #4
 8002ef6:	d102      	bne.n	8002efe <assignmentTwo+0xce>
			editDayScreen();
 8002ef8:	f7ff f9e6 	bl	80022c8 <editDayScreen>
}
 8002efc:	e016      	b.n	8002f2c <assignmentTwo+0xfc>
		else if (modeEdit == 5){
 8002efe:	4b10      	ldr	r3, [pc, #64]	; (8002f40 <assignmentTwo+0x110>)
 8002f00:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002f04:	2b05      	cmp	r3, #5
 8002f06:	d102      	bne.n	8002f0e <assignmentTwo+0xde>
			editHourScreen();
 8002f08:	f7ff f976 	bl	80021f8 <editHourScreen>
}
 8002f0c:	e00e      	b.n	8002f2c <assignmentTwo+0xfc>
		else if (modeEdit == 6){
 8002f0e:	4b0c      	ldr	r3, [pc, #48]	; (8002f40 <assignmentTwo+0x110>)
 8002f10:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002f14:	2b06      	cmp	r3, #6
 8002f16:	d102      	bne.n	8002f1e <assignmentTwo+0xee>
			editMinuteScreen();
 8002f18:	f7ff f992 	bl	8002240 <editMinuteScreen>
}
 8002f1c:	e006      	b.n	8002f2c <assignmentTwo+0xfc>
		else if (modeEdit == 7){
 8002f1e:	4b08      	ldr	r3, [pc, #32]	; (8002f40 <assignmentTwo+0x110>)
 8002f20:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002f24:	2b07      	cmp	r3, #7
 8002f26:	d101      	bne.n	8002f2c <assignmentTwo+0xfc>
			editSecondScreen();
 8002f28:	f7ff f9ac 	bl	8002284 <editSecondScreen>
}
 8002f2c:	bf00      	nop
 8002f2e:	bd80      	pop	{r7, pc}
 8002f30:	200002b0 	.word	0x200002b0
 8002f34:	20000044 	.word	0x20000044
 8002f38:	200002b8 	.word	0x200002b8
 8002f3c:	20000046 	.word	0x20000046
 8002f40:	20000042 	.word	0x20000042

08002f44 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002f44:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002f48:	b082      	sub	sp, #8
 8002f4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  /* USER CODE END 1 */

  /* Enable I-Cache---------------------------------------------------------*/
  SCB_EnableICache();
 8002f4c:	f7fd fea6 	bl	8000c9c <SCB_EnableICache>

  /* Enable D-Cache---------------------------------------------------------*/
  SCB_EnableDCache();
 8002f50:	f7fd feca 	bl	8000ce8 <SCB_EnableDCache>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002f54:	f001 ffe2 	bl	8004f1c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002f58:	f000 fad6 	bl	8003508 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002f5c:	f7fd fcd0 	bl	8000900 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8002f60:	f000 ffde 	bl	8003f20 <MX_USART3_UART_Init>
  MX_SPI5_Init();
 8002f64:	f000 fc08 	bl	8003778 <MX_SPI5_Init>
  MX_TIM1_Init();
 8002f68:	f000 fdd4 	bl	8003b14 <MX_TIM1_Init>
  MX_RNG_Init();
 8002f6c:	f000 fbd0 	bl	8003710 <MX_RNG_Init>
  MX_I2C1_Init();
 8002f70:	f7fd fe10 	bl	8000b94 <MX_I2C1_Init>
  MX_TIM2_Init();
 8002f74:	f000 fe22 	bl	8003bbc <MX_TIM2_Init>
  MX_TIM3_Init();
 8002f78:	f000 fe6e 	bl	8003c58 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8002f7c:	f000 ffa0 	bl	8003ec0 <MX_USART1_UART_Init>
  MX_UART4_Init();
 8002f80:	f000 ff6e 	bl	8003e60 <MX_UART4_Init>
  /* USER CODE BEGIN 2 */

	//Temp but not has code in here yet
	cmdBuffer[0] = 0x03;
 8002f84:	4b63      	ldr	r3, [pc, #396]	; (8003114 <main+0x1d0>)
 8002f86:	2203      	movs	r2, #3
 8002f88:	701a      	strb	r2, [r3, #0]
	cmdBuffer[1] = 0x00;
 8002f8a:	4b62      	ldr	r3, [pc, #392]	; (8003114 <main+0x1d0>)
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	705a      	strb	r2, [r3, #1]
	cmdBuffer[2] = 0x04;
 8002f90:	4b60      	ldr	r3, [pc, #384]	; (8003114 <main+0x1d0>)
 8002f92:	2204      	movs	r2, #4
 8002f94:	709a      	strb	r2, [r3, #2]

	//initial driver setup to drive ili9341
	ILI9341_Init();
 8002f96:	f001 fc35 	bl	8004804 <ILI9341_Init>

	//Interrupt millisecond
	HAL_TIM_Base_Start_IT(&htim1);
 8002f9a:	485f      	ldr	r0, [pc, #380]	; (8003118 <main+0x1d4>)
 8002f9c:	f005 f852 	bl	8008044 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim2);
 8002fa0:	485e      	ldr	r0, [pc, #376]	; (800311c <main+0x1d8>)
 8002fa2:	f005 f84f 	bl	8008044 <HAL_TIM_Base_Start_IT>

	//Reset Screen
	setHorizontalScreen(BLACK);
 8002fa6:	2000      	movs	r0, #0
 8002fa8:	f7fe f978 	bl	800129c <setHorizontalScreen>

	//Read EEPROM First Time
	readData();
 8002fac:	f7fe f8ca 	bl	8001144 <readData>

	// Setup PM Sensor
	uint8_t *respondStart;
	respondStart = wake_sensirion();
 8002fb0:	f7fd ff0e 	bl	8000dd0 <wake_sensirion>
 8002fb4:	6078      	str	r0, [r7, #4]
	sent_string_to_mcu("STA");
 8002fb6:	485a      	ldr	r0, [pc, #360]	; (8003120 <main+0x1dc>)
 8002fb8:	f7fe f836 	bl	8001028 <sent_string_to_mcu>

		//	  char stringBuffer[30];
		//	  sprintf(stringBuffer, "%d\r\n" , millisecond);
		//	  HAL_UART_Transmit(&huart3, (uint8_t*) stringBuffer, strlen(stringBuffer), 200);

		if (halfsecond == 1){	// interupt every 500 ms
 8002fbc:	4b59      	ldr	r3, [pc, #356]	; (8003124 <main+0x1e0>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	2b01      	cmp	r3, #1
 8002fc2:	d113      	bne.n	8002fec <main+0xa8>
			halfsecondState = !halfsecondState; // check appearing of colon (:) in clock
 8002fc4:	4b58      	ldr	r3, [pc, #352]	; (8003128 <main+0x1e4>)
 8002fc6:	781b      	ldrb	r3, [r3, #0]
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	bf14      	ite	ne
 8002fcc:	2301      	movne	r3, #1
 8002fce:	2300      	moveq	r3, #0
 8002fd0:	b2db      	uxtb	r3, r3
 8002fd2:	f083 0301 	eor.w	r3, r3, #1
 8002fd6:	b2db      	uxtb	r3, r3
 8002fd8:	f003 0301 	and.w	r3, r3, #1
 8002fdc:	b2da      	uxtb	r2, r3
 8002fde:	4b52      	ldr	r3, [pc, #328]	; (8003128 <main+0x1e4>)
 8002fe0:	701a      	strb	r2, [r3, #0]
			//displayClock(millisecond);
			halfsecond = 0;
 8002fe2:	4b50      	ldr	r3, [pc, #320]	; (8003124 <main+0x1e0>)
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	601a      	str	r2, [r3, #0]
			assignmentTwo();
 8002fe8:	f7ff ff22 	bl	8002e30 <assignmentTwo>
		}

		pressButton1 = !HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_7); // pressButton1 is "true" when press, is "false" when not press
 8002fec:	2180      	movs	r1, #128	; 0x80
 8002fee:	484f      	ldr	r0, [pc, #316]	; (800312c <main+0x1e8>)
 8002ff0:	f002 fae2 	bl	80055b8 <HAL_GPIO_ReadPin>
 8002ff4:	4603      	mov	r3, r0
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	bf0c      	ite	eq
 8002ffa:	2301      	moveq	r3, #1
 8002ffc:	2300      	movne	r3, #0
 8002ffe:	b2da      	uxtb	r2, r3
 8003000:	4b4b      	ldr	r3, [pc, #300]	; (8003130 <main+0x1ec>)
 8003002:	701a      	strb	r2, [r3, #0]
		pressButton2 = !HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_6); // pressButton1 is "true" when press, is "false" when not press
 8003004:	2140      	movs	r1, #64	; 0x40
 8003006:	4849      	ldr	r0, [pc, #292]	; (800312c <main+0x1e8>)
 8003008:	f002 fad6 	bl	80055b8 <HAL_GPIO_ReadPin>
 800300c:	4603      	mov	r3, r0
 800300e:	2b00      	cmp	r3, #0
 8003010:	bf0c      	ite	eq
 8003012:	2301      	moveq	r3, #1
 8003014:	2300      	movne	r3, #0
 8003016:	b2da      	uxtb	r2, r3
 8003018:	4b46      	ldr	r3, [pc, #280]	; (8003134 <main+0x1f0>)
 800301a:	701a      	strb	r2, [r3, #0]
		pressButton3 = !HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_5); // pressButton1 is "true" when press, is "false" when not press
 800301c:	2120      	movs	r1, #32
 800301e:	4843      	ldr	r0, [pc, #268]	; (800312c <main+0x1e8>)
 8003020:	f002 faca 	bl	80055b8 <HAL_GPIO_ReadPin>
 8003024:	4603      	mov	r3, r0
 8003026:	2b00      	cmp	r3, #0
 8003028:	bf0c      	ite	eq
 800302a:	2301      	moveq	r3, #1
 800302c:	2300      	movne	r3, #0
 800302e:	b2da      	uxtb	r2, r3
 8003030:	4b41      	ldr	r3, [pc, #260]	; (8003138 <main+0x1f4>)
 8003032:	701a      	strb	r2, [r3, #0]
		pressButton4 = !HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_4); // pressButton1 is "true" when press, is "false" when not press
 8003034:	2110      	movs	r1, #16
 8003036:	483d      	ldr	r0, [pc, #244]	; (800312c <main+0x1e8>)
 8003038:	f002 fabe 	bl	80055b8 <HAL_GPIO_ReadPin>
 800303c:	4603      	mov	r3, r0
 800303e:	2b00      	cmp	r3, #0
 8003040:	bf0c      	ite	eq
 8003042:	2301      	moveq	r3, #1
 8003044:	2300      	movne	r3, #0
 8003046:	b2da      	uxtb	r2, r3
 8003048:	4b3c      	ldr	r3, [pc, #240]	; (800313c <main+0x1f8>)
 800304a:	701a      	strb	r2, [r3, #0]
//		pressButton2 = 0;
//		pressButton3 = 0;
//		pressButton4 = 0;

		//Buzzer
		if ((pressButton1 == true && isPressButton1 == false) ||
 800304c:	4b38      	ldr	r3, [pc, #224]	; (8003130 <main+0x1ec>)
 800304e:	781b      	ldrb	r3, [r3, #0]
 8003050:	2b00      	cmp	r3, #0
 8003052:	d006      	beq.n	8003062 <main+0x11e>
 8003054:	4b3a      	ldr	r3, [pc, #232]	; (8003140 <main+0x1fc>)
 8003056:	781b      	ldrb	r3, [r3, #0]
 8003058:	f083 0301 	eor.w	r3, r3, #1
 800305c:	b2db      	uxtb	r3, r3
 800305e:	2b00      	cmp	r3, #0
 8003060:	d120      	bne.n	80030a4 <main+0x160>
			(pressButton2 == true && isPressButton2 == false) ||
 8003062:	4b34      	ldr	r3, [pc, #208]	; (8003134 <main+0x1f0>)
 8003064:	781b      	ldrb	r3, [r3, #0]
		if ((pressButton1 == true && isPressButton1 == false) ||
 8003066:	2b00      	cmp	r3, #0
 8003068:	d006      	beq.n	8003078 <main+0x134>
			(pressButton2 == true && isPressButton2 == false) ||
 800306a:	4b36      	ldr	r3, [pc, #216]	; (8003144 <main+0x200>)
 800306c:	781b      	ldrb	r3, [r3, #0]
 800306e:	f083 0301 	eor.w	r3, r3, #1
 8003072:	b2db      	uxtb	r3, r3
 8003074:	2b00      	cmp	r3, #0
 8003076:	d115      	bne.n	80030a4 <main+0x160>
			(pressButton3 == true && isPressButton3 == false) ||
 8003078:	4b2f      	ldr	r3, [pc, #188]	; (8003138 <main+0x1f4>)
 800307a:	781b      	ldrb	r3, [r3, #0]
			(pressButton2 == true && isPressButton2 == false) ||
 800307c:	2b00      	cmp	r3, #0
 800307e:	d006      	beq.n	800308e <main+0x14a>
			(pressButton3 == true && isPressButton3 == false) ||
 8003080:	4b31      	ldr	r3, [pc, #196]	; (8003148 <main+0x204>)
 8003082:	781b      	ldrb	r3, [r3, #0]
 8003084:	f083 0301 	eor.w	r3, r3, #1
 8003088:	b2db      	uxtb	r3, r3
 800308a:	2b00      	cmp	r3, #0
 800308c:	d10a      	bne.n	80030a4 <main+0x160>
			(pressButton4 == true && isPressButton4 == false)){
 800308e:	4b2b      	ldr	r3, [pc, #172]	; (800313c <main+0x1f8>)
 8003090:	781b      	ldrb	r3, [r3, #0]
			(pressButton3 == true && isPressButton3 == false) ||
 8003092:	2b00      	cmp	r3, #0
 8003094:	d008      	beq.n	80030a8 <main+0x164>
			(pressButton4 == true && isPressButton4 == false)){
 8003096:	4b2d      	ldr	r3, [pc, #180]	; (800314c <main+0x208>)
 8003098:	781b      	ldrb	r3, [r3, #0]
 800309a:	f083 0301 	eor.w	r3, r3, #1
 800309e:	b2db      	uxtb	r3, r3
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d001      	beq.n	80030a8 <main+0x164>
			buzzerSound();
 80030a4:	f7ff fcec 	bl	8002a80 <buzzerSound>
		}

		//General Mode
		if (pressButton1 == true && isPressButton1 == false && mode == 0){ // increase mode only once
 80030a8:	4b21      	ldr	r3, [pc, #132]	; (8003130 <main+0x1ec>)
 80030aa:	781b      	ldrb	r3, [r3, #0]
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d017      	beq.n	80030e0 <main+0x19c>
 80030b0:	4b23      	ldr	r3, [pc, #140]	; (8003140 <main+0x1fc>)
 80030b2:	781b      	ldrb	r3, [r3, #0]
 80030b4:	f083 0301 	eor.w	r3, r3, #1
 80030b8:	b2db      	uxtb	r3, r3
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d010      	beq.n	80030e0 <main+0x19c>
 80030be:	4b24      	ldr	r3, [pc, #144]	; (8003150 <main+0x20c>)
 80030c0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d10b      	bne.n	80030e0 <main+0x19c>
			mode++;
 80030c8:	4b21      	ldr	r3, [pc, #132]	; (8003150 <main+0x20c>)
 80030ca:	f9b3 3000 	ldrsh.w	r3, [r3]
 80030ce:	b29b      	uxth	r3, r3
 80030d0:	3301      	adds	r3, #1
 80030d2:	b29b      	uxth	r3, r3
 80030d4:	b21a      	sxth	r2, r3
 80030d6:	4b1e      	ldr	r3, [pc, #120]	; (8003150 <main+0x20c>)
 80030d8:	801a      	strh	r2, [r3, #0]
			isPressButton1 = true;
 80030da:	4b19      	ldr	r3, [pc, #100]	; (8003140 <main+0x1fc>)
 80030dc:	2201      	movs	r2, #1
 80030de:	701a      	strb	r2, [r3, #0]
		}

		//Adjust Time Mode
		if (pressButton2 == true && isPressButton2 == false && mode == 0){ // initial time when pressButton2
 80030e0:	4b14      	ldr	r3, [pc, #80]	; (8003134 <main+0x1f0>)
 80030e2:	781b      	ldrb	r3, [r3, #0]
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d039      	beq.n	800315c <main+0x218>
 80030e8:	4b16      	ldr	r3, [pc, #88]	; (8003144 <main+0x200>)
 80030ea:	781b      	ldrb	r3, [r3, #0]
 80030ec:	f083 0301 	eor.w	r3, r3, #1
 80030f0:	b2db      	uxtb	r3, r3
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d032      	beq.n	800315c <main+0x218>
 80030f6:	4b16      	ldr	r3, [pc, #88]	; (8003150 <main+0x20c>)
 80030f8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d12d      	bne.n	800315c <main+0x218>
			isPressButton2 = true;
 8003100:	4b10      	ldr	r3, [pc, #64]	; (8003144 <main+0x200>)
 8003102:	2201      	movs	r2, #1
 8003104:	701a      	strb	r2, [r3, #0]
			prevSecondCounter = millisecondHAL;
 8003106:	4b13      	ldr	r3, [pc, #76]	; (8003154 <main+0x210>)
 8003108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800310c:	4912      	ldr	r1, [pc, #72]	; (8003158 <main+0x214>)
 800310e:	e9c1 2300 	strd	r2, r3, [r1]
 8003112:	e04f      	b.n	80031b4 <main+0x270>
 8003114:	200003ac 	.word	0x200003ac
 8003118:	20000510 	.word	0x20000510
 800311c:	2000055c 	.word	0x2000055c
 8003120:	0800ccf4 	.word	0x0800ccf4
 8003124:	200002b4 	.word	0x200002b4
 8003128:	20000038 	.word	0x20000038
 800312c:	40020c00 	.word	0x40020c00
 8003130:	200002ba 	.word	0x200002ba
 8003134:	200002bb 	.word	0x200002bb
 8003138:	200002bc 	.word	0x200002bc
 800313c:	200002bd 	.word	0x200002bd
 8003140:	200002be 	.word	0x200002be
 8003144:	200002bf 	.word	0x200002bf
 8003148:	200002c0 	.word	0x200002c0
 800314c:	200002c1 	.word	0x200002c1
 8003150:	200002b8 	.word	0x200002b8
 8003154:	200002d0 	.word	0x200002d0
 8003158:	200002c8 	.word	0x200002c8
		}
		else if (pressButton2 == true && isPressButton2 == true && mode == 0 && millisecondHAL - prevSecondCounter >= 3000){ // hold for 3 seconds
 800315c:	4ba7      	ldr	r3, [pc, #668]	; (80033fc <main+0x4b8>)
 800315e:	781b      	ldrb	r3, [r3, #0]
 8003160:	2b00      	cmp	r3, #0
 8003162:	d027      	beq.n	80031b4 <main+0x270>
 8003164:	4ba6      	ldr	r3, [pc, #664]	; (8003400 <main+0x4bc>)
 8003166:	781b      	ldrb	r3, [r3, #0]
 8003168:	2b00      	cmp	r3, #0
 800316a:	d023      	beq.n	80031b4 <main+0x270>
 800316c:	4ba5      	ldr	r3, [pc, #660]	; (8003404 <main+0x4c0>)
 800316e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003172:	2b00      	cmp	r3, #0
 8003174:	d11e      	bne.n	80031b4 <main+0x270>
 8003176:	4ba4      	ldr	r3, [pc, #656]	; (8003408 <main+0x4c4>)
 8003178:	e9d3 0100 	ldrd	r0, r1, [r3]
 800317c:	4ba3      	ldr	r3, [pc, #652]	; (800340c <main+0x4c8>)
 800317e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003182:	1a84      	subs	r4, r0, r2
 8003184:	eb61 0503 	sbc.w	r5, r1, r3
 8003188:	f640 32b7 	movw	r2, #2999	; 0xbb7
 800318c:	f04f 0300 	mov.w	r3, #0
 8003190:	42ab      	cmp	r3, r5
 8003192:	bf08      	it	eq
 8003194:	42a2      	cmpeq	r2, r4
 8003196:	d20d      	bcs.n	80031b4 <main+0x270>
			buzzerSound();
 8003198:	f7ff fc72 	bl	8002a80 <buzzerSound>
			modeEdit = 1; // Reset to Year First time
 800319c:	4b9c      	ldr	r3, [pc, #624]	; (8003410 <main+0x4cc>)
 800319e:	2201      	movs	r2, #1
 80031a0:	801a      	strh	r2, [r3, #0]
			mode = 100;
 80031a2:	4b98      	ldr	r3, [pc, #608]	; (8003404 <main+0x4c0>)
 80031a4:	2264      	movs	r2, #100	; 0x64
 80031a6:	801a      	strh	r2, [r3, #0]
			prevSecondCounter = millisecondHAL;
 80031a8:	4b97      	ldr	r3, [pc, #604]	; (8003408 <main+0x4c4>)
 80031aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031ae:	4997      	ldr	r1, [pc, #604]	; (800340c <main+0x4c8>)
 80031b0:	e9c1 2300 	strd	r2, r3, [r1]
		}

		//Exit Adjust Time Mode
		if (pressButton2 == true && isPressButton2 == false && millisecondHAL - prevSecondCounter >= 1000 && mode == 100){
 80031b4:	4b91      	ldr	r3, [pc, #580]	; (80033fc <main+0x4b8>)
 80031b6:	781b      	ldrb	r3, [r3, #0]
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d02c      	beq.n	8003216 <main+0x2d2>
 80031bc:	4b90      	ldr	r3, [pc, #576]	; (8003400 <main+0x4bc>)
 80031be:	781b      	ldrb	r3, [r3, #0]
 80031c0:	f083 0301 	eor.w	r3, r3, #1
 80031c4:	b2db      	uxtb	r3, r3
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d025      	beq.n	8003216 <main+0x2d2>
 80031ca:	4b8f      	ldr	r3, [pc, #572]	; (8003408 <main+0x4c4>)
 80031cc:	e9d3 0100 	ldrd	r0, r1, [r3]
 80031d0:	4b8e      	ldr	r3, [pc, #568]	; (800340c <main+0x4c8>)
 80031d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031d6:	ebb0 0802 	subs.w	r8, r0, r2
 80031da:	eb61 0903 	sbc.w	r9, r1, r3
 80031de:	f240 32e7 	movw	r2, #999	; 0x3e7
 80031e2:	f04f 0300 	mov.w	r3, #0
 80031e6:	454b      	cmp	r3, r9
 80031e8:	bf08      	it	eq
 80031ea:	4542      	cmpeq	r2, r8
 80031ec:	d213      	bcs.n	8003216 <main+0x2d2>
 80031ee:	4b85      	ldr	r3, [pc, #532]	; (8003404 <main+0x4c0>)
 80031f0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80031f4:	2b64      	cmp	r3, #100	; 0x64
 80031f6:	d10e      	bne.n	8003216 <main+0x2d2>
			isPressButton2 = true;
 80031f8:	4b81      	ldr	r3, [pc, #516]	; (8003400 <main+0x4bc>)
 80031fa:	2201      	movs	r2, #1
 80031fc:	701a      	strb	r2, [r3, #0]
			modeEdit = 1;  // Reset to Year First time
 80031fe:	4b84      	ldr	r3, [pc, #528]	; (8003410 <main+0x4cc>)
 8003200:	2201      	movs	r2, #1
 8003202:	801a      	strh	r2, [r3, #0]
			mode = 0;
 8003204:	4b7f      	ldr	r3, [pc, #508]	; (8003404 <main+0x4c0>)
 8003206:	2200      	movs	r2, #0
 8003208:	801a      	strh	r2, [r3, #0]
			prevSecondCounter = millisecondHAL;
 800320a:	4b7f      	ldr	r3, [pc, #508]	; (8003408 <main+0x4c4>)
 800320c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003210:	497e      	ldr	r1, [pc, #504]	; (800340c <main+0x4c8>)
 8003212:	e9c1 2300 	strd	r2, r3, [r1]
		}

		//Edit Mode
		if (pressButton1 == true && isPressButton1 == false && mode == 100){ // increase mode only once
 8003216:	4b7f      	ldr	r3, [pc, #508]	; (8003414 <main+0x4d0>)
 8003218:	781b      	ldrb	r3, [r3, #0]
 800321a:	2b00      	cmp	r3, #0
 800321c:	d022      	beq.n	8003264 <main+0x320>
 800321e:	4b7e      	ldr	r3, [pc, #504]	; (8003418 <main+0x4d4>)
 8003220:	781b      	ldrb	r3, [r3, #0]
 8003222:	f083 0301 	eor.w	r3, r3, #1
 8003226:	b2db      	uxtb	r3, r3
 8003228:	2b00      	cmp	r3, #0
 800322a:	d01b      	beq.n	8003264 <main+0x320>
 800322c:	4b75      	ldr	r3, [pc, #468]	; (8003404 <main+0x4c0>)
 800322e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003232:	2b64      	cmp	r3, #100	; 0x64
 8003234:	d116      	bne.n	8003264 <main+0x320>
			modeEdit++;
 8003236:	4b76      	ldr	r3, [pc, #472]	; (8003410 <main+0x4cc>)
 8003238:	f9b3 3000 	ldrsh.w	r3, [r3]
 800323c:	b29b      	uxth	r3, r3
 800323e:	3301      	adds	r3, #1
 8003240:	b29b      	uxth	r3, r3
 8003242:	b21a      	sxth	r2, r3
 8003244:	4b72      	ldr	r3, [pc, #456]	; (8003410 <main+0x4cc>)
 8003246:	801a      	strh	r2, [r3, #0]
			isPressButton1 = true;
 8003248:	4b73      	ldr	r3, [pc, #460]	; (8003418 <main+0x4d4>)
 800324a:	2201      	movs	r2, #1
 800324c:	701a      	strb	r2, [r3, #0]
			if (modeEdit == 8){	 // finish loop edit
 800324e:	4b70      	ldr	r3, [pc, #448]	; (8003410 <main+0x4cc>)
 8003250:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003254:	2b08      	cmp	r3, #8
 8003256:	d105      	bne.n	8003264 <main+0x320>
				modeEdit = 1; // Reset to Year
 8003258:	4b6d      	ldr	r3, [pc, #436]	; (8003410 <main+0x4cc>)
 800325a:	2201      	movs	r2, #1
 800325c:	801a      	strh	r2, [r3, #0]
				mode = 0;	  // Back to General Mode
 800325e:	4b69      	ldr	r3, [pc, #420]	; (8003404 <main+0x4c0>)
 8003260:	2200      	movs	r2, #0
 8003262:	801a      	strh	r2, [r3, #0]
			}
		}

		//Forward
		if (pressButton3 == true && isPressButton3 == false && mode == 100){ // increase value
 8003264:	4b6d      	ldr	r3, [pc, #436]	; (800341c <main+0x4d8>)
 8003266:	781b      	ldrb	r3, [r3, #0]
 8003268:	2b00      	cmp	r3, #0
 800326a:	d06d      	beq.n	8003348 <main+0x404>
 800326c:	4b6c      	ldr	r3, [pc, #432]	; (8003420 <main+0x4dc>)
 800326e:	781b      	ldrb	r3, [r3, #0]
 8003270:	f083 0301 	eor.w	r3, r3, #1
 8003274:	b2db      	uxtb	r3, r3
 8003276:	2b00      	cmp	r3, #0
 8003278:	d066      	beq.n	8003348 <main+0x404>
 800327a:	4b62      	ldr	r3, [pc, #392]	; (8003404 <main+0x4c0>)
 800327c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003280:	2b64      	cmp	r3, #100	; 0x64
 8003282:	d161      	bne.n	8003348 <main+0x404>
			if (modeEdit == 1){
 8003284:	4b62      	ldr	r3, [pc, #392]	; (8003410 <main+0x4cc>)
 8003286:	f9b3 3000 	ldrsh.w	r3, [r3]
 800328a:	2b01      	cmp	r3, #1
 800328c:	d109      	bne.n	80032a2 <main+0x35e>
				year--;
 800328e:	4b65      	ldr	r3, [pc, #404]	; (8003424 <main+0x4e0>)
 8003290:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003294:	b29b      	uxth	r3, r3
 8003296:	3b01      	subs	r3, #1
 8003298:	b29b      	uxth	r3, r3
 800329a:	b21a      	sxth	r2, r3
 800329c:	4b61      	ldr	r3, [pc, #388]	; (8003424 <main+0x4e0>)
 800329e:	801a      	strh	r2, [r3, #0]
 80032a0:	e04a      	b.n	8003338 <main+0x3f4>
			}
			else if (modeEdit == 2){
 80032a2:	4b5b      	ldr	r3, [pc, #364]	; (8003410 <main+0x4cc>)
 80032a4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80032a8:	2b02      	cmp	r3, #2
 80032aa:	d109      	bne.n	80032c0 <main+0x37c>
				monthIndex--;
 80032ac:	4b5e      	ldr	r3, [pc, #376]	; (8003428 <main+0x4e4>)
 80032ae:	f993 3000 	ldrsb.w	r3, [r3]
 80032b2:	b2db      	uxtb	r3, r3
 80032b4:	3b01      	subs	r3, #1
 80032b6:	b2db      	uxtb	r3, r3
 80032b8:	b25a      	sxtb	r2, r3
 80032ba:	4b5b      	ldr	r3, [pc, #364]	; (8003428 <main+0x4e4>)
 80032bc:	701a      	strb	r2, [r3, #0]
 80032be:	e03b      	b.n	8003338 <main+0x3f4>
			}
			else if (modeEdit == 3){
 80032c0:	4b53      	ldr	r3, [pc, #332]	; (8003410 <main+0x4cc>)
 80032c2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80032c6:	2b03      	cmp	r3, #3
 80032c8:	d109      	bne.n	80032de <main+0x39a>
				date--;
 80032ca:	4b58      	ldr	r3, [pc, #352]	; (800342c <main+0x4e8>)
 80032cc:	f993 3000 	ldrsb.w	r3, [r3]
 80032d0:	b2db      	uxtb	r3, r3
 80032d2:	3b01      	subs	r3, #1
 80032d4:	b2db      	uxtb	r3, r3
 80032d6:	b25a      	sxtb	r2, r3
 80032d8:	4b54      	ldr	r3, [pc, #336]	; (800342c <main+0x4e8>)
 80032da:	701a      	strb	r2, [r3, #0]
 80032dc:	e02c      	b.n	8003338 <main+0x3f4>
			}
			else if (modeEdit == 4){
 80032de:	4b4c      	ldr	r3, [pc, #304]	; (8003410 <main+0x4cc>)
 80032e0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80032e4:	2b04      	cmp	r3, #4
 80032e6:	d109      	bne.n	80032fc <main+0x3b8>
				dayIndex--;
 80032e8:	4b51      	ldr	r3, [pc, #324]	; (8003430 <main+0x4ec>)
 80032ea:	f993 3000 	ldrsb.w	r3, [r3]
 80032ee:	b2db      	uxtb	r3, r3
 80032f0:	3b01      	subs	r3, #1
 80032f2:	b2db      	uxtb	r3, r3
 80032f4:	b25a      	sxtb	r2, r3
 80032f6:	4b4e      	ldr	r3, [pc, #312]	; (8003430 <main+0x4ec>)
 80032f8:	701a      	strb	r2, [r3, #0]
 80032fa:	e01d      	b.n	8003338 <main+0x3f4>
			}
			else if (modeEdit == 5){
 80032fc:	4b44      	ldr	r3, [pc, #272]	; (8003410 <main+0x4cc>)
 80032fe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003302:	2b05      	cmp	r3, #5
 8003304:	d105      	bne.n	8003312 <main+0x3ce>
				hourNum--;
 8003306:	4b4b      	ldr	r3, [pc, #300]	; (8003434 <main+0x4f0>)
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	3b01      	subs	r3, #1
 800330c:	4a49      	ldr	r2, [pc, #292]	; (8003434 <main+0x4f0>)
 800330e:	6013      	str	r3, [r2, #0]
 8003310:	e012      	b.n	8003338 <main+0x3f4>
			}
			else if (modeEdit == 6){
 8003312:	4b3f      	ldr	r3, [pc, #252]	; (8003410 <main+0x4cc>)
 8003314:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003318:	2b06      	cmp	r3, #6
 800331a:	d105      	bne.n	8003328 <main+0x3e4>
				minuteNum--;
 800331c:	4b46      	ldr	r3, [pc, #280]	; (8003438 <main+0x4f4>)
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	3b01      	subs	r3, #1
 8003322:	4a45      	ldr	r2, [pc, #276]	; (8003438 <main+0x4f4>)
 8003324:	6013      	str	r3, [r2, #0]
 8003326:	e007      	b.n	8003338 <main+0x3f4>
			}
			else if (modeEdit == 7){
 8003328:	4b39      	ldr	r3, [pc, #228]	; (8003410 <main+0x4cc>)
 800332a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800332e:	2b07      	cmp	r3, #7
 8003330:	d102      	bne.n	8003338 <main+0x3f4>
				secondNum = 0;
 8003332:	4b42      	ldr	r3, [pc, #264]	; (800343c <main+0x4f8>)
 8003334:	2200      	movs	r2, #0
 8003336:	601a      	str	r2, [r3, #0]
			}
			halfsecondState = false;
 8003338:	4b41      	ldr	r3, [pc, #260]	; (8003440 <main+0x4fc>)
 800333a:	2200      	movs	r2, #0
 800333c:	701a      	strb	r2, [r3, #0]
			resetPrevNum();
 800333e:	f7fe fcf9 	bl	8001d34 <resetPrevNum>
			isPressButton3 = true;
 8003342:	4b37      	ldr	r3, [pc, #220]	; (8003420 <main+0x4dc>)
 8003344:	2201      	movs	r2, #1
 8003346:	701a      	strb	r2, [r3, #0]
		}

		//Backward
		if (pressButton4 == true && isPressButton4 == false && mode == 100){ // decrease value
 8003348:	4b3e      	ldr	r3, [pc, #248]	; (8003444 <main+0x500>)
 800334a:	781b      	ldrb	r3, [r3, #0]
 800334c:	2b00      	cmp	r3, #0
 800334e:	f000 8098 	beq.w	8003482 <main+0x53e>
 8003352:	4b3d      	ldr	r3, [pc, #244]	; (8003448 <main+0x504>)
 8003354:	781b      	ldrb	r3, [r3, #0]
 8003356:	f083 0301 	eor.w	r3, r3, #1
 800335a:	b2db      	uxtb	r3, r3
 800335c:	2b00      	cmp	r3, #0
 800335e:	f000 8090 	beq.w	8003482 <main+0x53e>
 8003362:	4b28      	ldr	r3, [pc, #160]	; (8003404 <main+0x4c0>)
 8003364:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003368:	2b64      	cmp	r3, #100	; 0x64
 800336a:	f040 808a 	bne.w	8003482 <main+0x53e>
			if (modeEdit == 1){
 800336e:	4b28      	ldr	r3, [pc, #160]	; (8003410 <main+0x4cc>)
 8003370:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003374:	2b01      	cmp	r3, #1
 8003376:	d109      	bne.n	800338c <main+0x448>
				year++;
 8003378:	4b2a      	ldr	r3, [pc, #168]	; (8003424 <main+0x4e0>)
 800337a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800337e:	b29b      	uxth	r3, r3
 8003380:	3301      	adds	r3, #1
 8003382:	b29b      	uxth	r3, r3
 8003384:	b21a      	sxth	r2, r3
 8003386:	4b27      	ldr	r3, [pc, #156]	; (8003424 <main+0x4e0>)
 8003388:	801a      	strh	r2, [r3, #0]
 800338a:	e072      	b.n	8003472 <main+0x52e>
			}
			else if (modeEdit == 2){
 800338c:	4b20      	ldr	r3, [pc, #128]	; (8003410 <main+0x4cc>)
 800338e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003392:	2b02      	cmp	r3, #2
 8003394:	d109      	bne.n	80033aa <main+0x466>
				monthIndex++;
 8003396:	4b24      	ldr	r3, [pc, #144]	; (8003428 <main+0x4e4>)
 8003398:	f993 3000 	ldrsb.w	r3, [r3]
 800339c:	b2db      	uxtb	r3, r3
 800339e:	3301      	adds	r3, #1
 80033a0:	b2db      	uxtb	r3, r3
 80033a2:	b25a      	sxtb	r2, r3
 80033a4:	4b20      	ldr	r3, [pc, #128]	; (8003428 <main+0x4e4>)
 80033a6:	701a      	strb	r2, [r3, #0]
 80033a8:	e063      	b.n	8003472 <main+0x52e>
			}
			else if (modeEdit == 3){
 80033aa:	4b19      	ldr	r3, [pc, #100]	; (8003410 <main+0x4cc>)
 80033ac:	f9b3 3000 	ldrsh.w	r3, [r3]
 80033b0:	2b03      	cmp	r3, #3
 80033b2:	d109      	bne.n	80033c8 <main+0x484>
				date++;
 80033b4:	4b1d      	ldr	r3, [pc, #116]	; (800342c <main+0x4e8>)
 80033b6:	f993 3000 	ldrsb.w	r3, [r3]
 80033ba:	b2db      	uxtb	r3, r3
 80033bc:	3301      	adds	r3, #1
 80033be:	b2db      	uxtb	r3, r3
 80033c0:	b25a      	sxtb	r2, r3
 80033c2:	4b1a      	ldr	r3, [pc, #104]	; (800342c <main+0x4e8>)
 80033c4:	701a      	strb	r2, [r3, #0]
 80033c6:	e054      	b.n	8003472 <main+0x52e>
			}
			else if (modeEdit == 4){
 80033c8:	4b11      	ldr	r3, [pc, #68]	; (8003410 <main+0x4cc>)
 80033ca:	f9b3 3000 	ldrsh.w	r3, [r3]
 80033ce:	2b04      	cmp	r3, #4
 80033d0:	d109      	bne.n	80033e6 <main+0x4a2>
				dayIndex++;
 80033d2:	4b17      	ldr	r3, [pc, #92]	; (8003430 <main+0x4ec>)
 80033d4:	f993 3000 	ldrsb.w	r3, [r3]
 80033d8:	b2db      	uxtb	r3, r3
 80033da:	3301      	adds	r3, #1
 80033dc:	b2db      	uxtb	r3, r3
 80033de:	b25a      	sxtb	r2, r3
 80033e0:	4b13      	ldr	r3, [pc, #76]	; (8003430 <main+0x4ec>)
 80033e2:	701a      	strb	r2, [r3, #0]
 80033e4:	e045      	b.n	8003472 <main+0x52e>
			}
			else if (modeEdit == 5){
 80033e6:	4b0a      	ldr	r3, [pc, #40]	; (8003410 <main+0x4cc>)
 80033e8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80033ec:	2b05      	cmp	r3, #5
 80033ee:	d12d      	bne.n	800344c <main+0x508>
				hourNum++;
 80033f0:	4b10      	ldr	r3, [pc, #64]	; (8003434 <main+0x4f0>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	3301      	adds	r3, #1
 80033f6:	4a0f      	ldr	r2, [pc, #60]	; (8003434 <main+0x4f0>)
 80033f8:	6013      	str	r3, [r2, #0]
 80033fa:	e03a      	b.n	8003472 <main+0x52e>
 80033fc:	200002bb 	.word	0x200002bb
 8003400:	200002bf 	.word	0x200002bf
 8003404:	200002b8 	.word	0x200002b8
 8003408:	200002d0 	.word	0x200002d0
 800340c:	200002c8 	.word	0x200002c8
 8003410:	20000042 	.word	0x20000042
 8003414:	200002ba 	.word	0x200002ba
 8003418:	200002be 	.word	0x200002be
 800341c:	200002bc 	.word	0x200002bc
 8003420:	200002c0 	.word	0x200002c0
 8003424:	2000009a 	.word	0x2000009a
 8003428:	20000099 	.word	0x20000099
 800342c:	20000048 	.word	0x20000048
 8003430:	20000098 	.word	0x20000098
 8003434:	20000028 	.word	0x20000028
 8003438:	20000024 	.word	0x20000024
 800343c:	20000020 	.word	0x20000020
 8003440:	20000038 	.word	0x20000038
 8003444:	200002bd 	.word	0x200002bd
 8003448:	200002c1 	.word	0x200002c1
			}
			else if (modeEdit == 6){
 800344c:	4b22      	ldr	r3, [pc, #136]	; (80034d8 <main+0x594>)
 800344e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003452:	2b06      	cmp	r3, #6
 8003454:	d105      	bne.n	8003462 <main+0x51e>
				minuteNum++;
 8003456:	4b21      	ldr	r3, [pc, #132]	; (80034dc <main+0x598>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	3301      	adds	r3, #1
 800345c:	4a1f      	ldr	r2, [pc, #124]	; (80034dc <main+0x598>)
 800345e:	6013      	str	r3, [r2, #0]
 8003460:	e007      	b.n	8003472 <main+0x52e>
			}
			else if (modeEdit == 7){
 8003462:	4b1d      	ldr	r3, [pc, #116]	; (80034d8 <main+0x594>)
 8003464:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003468:	2b07      	cmp	r3, #7
 800346a:	d102      	bne.n	8003472 <main+0x52e>
				secondNum = 0;
 800346c:	4b1c      	ldr	r3, [pc, #112]	; (80034e0 <main+0x59c>)
 800346e:	2200      	movs	r2, #0
 8003470:	601a      	str	r2, [r3, #0]
			}
			halfsecondState = false;
 8003472:	4b1c      	ldr	r3, [pc, #112]	; (80034e4 <main+0x5a0>)
 8003474:	2200      	movs	r2, #0
 8003476:	701a      	strb	r2, [r3, #0]
			resetPrevNum();
 8003478:	f7fe fc5c 	bl	8001d34 <resetPrevNum>
			isPressButton4 = true;
 800347c:	4b1a      	ldr	r3, [pc, #104]	; (80034e8 <main+0x5a4>)
 800347e:	2201      	movs	r2, #1
 8003480:	701a      	strb	r2, [r3, #0]
		}

		//Reset isPressButton
		if (pressButton1 == false){
 8003482:	4b1a      	ldr	r3, [pc, #104]	; (80034ec <main+0x5a8>)
 8003484:	781b      	ldrb	r3, [r3, #0]
 8003486:	f083 0301 	eor.w	r3, r3, #1
 800348a:	b2db      	uxtb	r3, r3
 800348c:	2b00      	cmp	r3, #0
 800348e:	d002      	beq.n	8003496 <main+0x552>
			isPressButton1 = false;
 8003490:	4b17      	ldr	r3, [pc, #92]	; (80034f0 <main+0x5ac>)
 8003492:	2200      	movs	r2, #0
 8003494:	701a      	strb	r2, [r3, #0]
		}
		if (pressButton2 == false){
 8003496:	4b17      	ldr	r3, [pc, #92]	; (80034f4 <main+0x5b0>)
 8003498:	781b      	ldrb	r3, [r3, #0]
 800349a:	f083 0301 	eor.w	r3, r3, #1
 800349e:	b2db      	uxtb	r3, r3
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d002      	beq.n	80034aa <main+0x566>
			isPressButton2 = false;
 80034a4:	4b14      	ldr	r3, [pc, #80]	; (80034f8 <main+0x5b4>)
 80034a6:	2200      	movs	r2, #0
 80034a8:	701a      	strb	r2, [r3, #0]
		}
		if (pressButton3 == false){
 80034aa:	4b14      	ldr	r3, [pc, #80]	; (80034fc <main+0x5b8>)
 80034ac:	781b      	ldrb	r3, [r3, #0]
 80034ae:	f083 0301 	eor.w	r3, r3, #1
 80034b2:	b2db      	uxtb	r3, r3
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d002      	beq.n	80034be <main+0x57a>
			isPressButton3 = false;
 80034b8:	4b11      	ldr	r3, [pc, #68]	; (8003500 <main+0x5bc>)
 80034ba:	2200      	movs	r2, #0
 80034bc:	701a      	strb	r2, [r3, #0]
		}
		if (pressButton4 == false){
 80034be:	4b11      	ldr	r3, [pc, #68]	; (8003504 <main+0x5c0>)
 80034c0:	781b      	ldrb	r3, [r3, #0]
 80034c2:	f083 0301 	eor.w	r3, r3, #1
 80034c6:	b2db      	uxtb	r3, r3
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	f43f ad77 	beq.w	8002fbc <main+0x78>
			isPressButton4 = false;
 80034ce:	4b06      	ldr	r3, [pc, #24]	; (80034e8 <main+0x5a4>)
 80034d0:	2200      	movs	r2, #0
 80034d2:	701a      	strb	r2, [r3, #0]
		if (halfsecond == 1){	// interupt every 500 ms
 80034d4:	e572      	b.n	8002fbc <main+0x78>
 80034d6:	bf00      	nop
 80034d8:	20000042 	.word	0x20000042
 80034dc:	20000024 	.word	0x20000024
 80034e0:	20000020 	.word	0x20000020
 80034e4:	20000038 	.word	0x20000038
 80034e8:	200002c1 	.word	0x200002c1
 80034ec:	200002ba 	.word	0x200002ba
 80034f0:	200002be 	.word	0x200002be
 80034f4:	200002bb 	.word	0x200002bb
 80034f8:	200002bf 	.word	0x200002bf
 80034fc:	200002bc 	.word	0x200002bc
 8003500:	200002c0 	.word	0x200002c0
 8003504:	200002bd 	.word	0x200002bd

08003508 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b0b8      	sub	sp, #224	; 0xe0
 800350c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800350e:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8003512:	2234      	movs	r2, #52	; 0x34
 8003514:	2100      	movs	r1, #0
 8003516:	4618      	mov	r0, r3
 8003518:	f006 fd20 	bl	8009f5c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800351c:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8003520:	2200      	movs	r2, #0
 8003522:	601a      	str	r2, [r3, #0]
 8003524:	605a      	str	r2, [r3, #4]
 8003526:	609a      	str	r2, [r3, #8]
 8003528:	60da      	str	r2, [r3, #12]
 800352a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800352c:	f107 0308 	add.w	r3, r7, #8
 8003530:	2290      	movs	r2, #144	; 0x90
 8003532:	2100      	movs	r1, #0
 8003534:	4618      	mov	r0, r3
 8003536:	f006 fd11 	bl	8009f5c <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800353a:	f003 f84f 	bl	80065dc <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800353e:	4b3e      	ldr	r3, [pc, #248]	; (8003638 <SystemClock_Config+0x130>)
 8003540:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003542:	4a3d      	ldr	r2, [pc, #244]	; (8003638 <SystemClock_Config+0x130>)
 8003544:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003548:	6413      	str	r3, [r2, #64]	; 0x40
 800354a:	4b3b      	ldr	r3, [pc, #236]	; (8003638 <SystemClock_Config+0x130>)
 800354c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800354e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003552:	607b      	str	r3, [r7, #4]
 8003554:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003556:	4b39      	ldr	r3, [pc, #228]	; (800363c <SystemClock_Config+0x134>)
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	4a38      	ldr	r2, [pc, #224]	; (800363c <SystemClock_Config+0x134>)
 800355c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003560:	6013      	str	r3, [r2, #0]
 8003562:	4b36      	ldr	r3, [pc, #216]	; (800363c <SystemClock_Config+0x134>)
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800356a:	603b      	str	r3, [r7, #0]
 800356c:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800356e:	2301      	movs	r3, #1
 8003570:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8003574:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8003578:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800357c:	2302      	movs	r3, #2
 800357e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003582:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003586:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 4;
 800358a:	2304      	movs	r3, #4
 800358c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 200;
 8003590:	23c8      	movs	r3, #200	; 0xc8
 8003592:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003596:	2302      	movs	r3, #2
 8003598:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = 9;
 800359c:	2309      	movs	r3, #9
 800359e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = 2;
 80035a2:	2302      	movs	r3, #2
 80035a4:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80035a8:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80035ac:	4618      	mov	r0, r3
 80035ae:	f003 f875 	bl	800669c <HAL_RCC_OscConfig>
 80035b2:	4603      	mov	r3, r0
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d001      	beq.n	80035bc <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80035b8:	f000 f8a6 	bl	8003708 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80035bc:	f003 f81e 	bl	80065fc <HAL_PWREx_EnableOverDrive>
 80035c0:	4603      	mov	r3, r0
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d001      	beq.n	80035ca <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80035c6:	f000 f89f 	bl	8003708 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80035ca:	230f      	movs	r3, #15
 80035cc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80035d0:	2302      	movs	r3, #2
 80035d2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80035d6:	2300      	movs	r3, #0
 80035d8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80035dc:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80035e0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80035e4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80035e8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 80035ec:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80035f0:	2106      	movs	r1, #6
 80035f2:	4618      	mov	r0, r3
 80035f4:	f003 fb00 	bl	8006bf8 <HAL_RCC_ClockConfig>
 80035f8:	4603      	mov	r3, r0
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d001      	beq.n	8003602 <SystemClock_Config+0xfa>
  {
    Error_Handler();
 80035fe:	f000 f883 	bl	8003708 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART3
 8003602:	4b0f      	ldr	r3, [pc, #60]	; (8003640 <SystemClock_Config+0x138>)
 8003604:	60bb      	str	r3, [r7, #8]
                              |RCC_PERIPHCLK_UART4|RCC_PERIPHCLK_I2C1
                              |RCC_PERIPHCLK_CLK48;
  PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8003606:	2300      	movs	r3, #0
 8003608:	64fb      	str	r3, [r7, #76]	; 0x4c
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800360a:	2300      	movs	r3, #0
 800360c:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInitStruct.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 800360e:	2300      	movs	r3, #0
 8003610:	65bb      	str	r3, [r7, #88]	; 0x58
  PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003612:	2300      	movs	r3, #0
 8003614:	66fb      	str	r3, [r7, #108]	; 0x6c
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8003616:	2300      	movs	r3, #0
 8003618:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800361c:	f107 0308 	add.w	r3, r7, #8
 8003620:	4618      	mov	r0, r3
 8003622:	f003 fceb 	bl	8006ffc <HAL_RCCEx_PeriphCLKConfig>
 8003626:	4603      	mov	r3, r0
 8003628:	2b00      	cmp	r3, #0
 800362a:	d001      	beq.n	8003630 <SystemClock_Config+0x128>
  {
    Error_Handler();
 800362c:	f000 f86c 	bl	8003708 <Error_Handler>
  }
}
 8003630:	bf00      	nop
 8003632:	37e0      	adds	r7, #224	; 0xe0
 8003634:	46bd      	mov	sp, r7
 8003636:	bd80      	pop	{r7, pc}
 8003638:	40023800 	.word	0x40023800
 800363c:	40007000 	.word	0x40007000
 8003640:	00204340 	.word	0x00204340

08003644 <CRC16_2>:

/* USER CODE BEGIN 4 */
uint16_t CRC16_2(uint8_t *ptr, uint8_t length){
 8003644:	b480      	push	{r7}
 8003646:	b085      	sub	sp, #20
 8003648:	af00      	add	r7, sp, #0
 800364a:	6078      	str	r0, [r7, #4]
 800364c:	460b      	mov	r3, r1
 800364e:	70fb      	strb	r3, [r7, #3]
	uint16_t crc = 0xFFFF;
 8003650:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003654:	81fb      	strh	r3, [r7, #14]
	uint8_t s = 0x00;
 8003656:	2300      	movs	r3, #0
 8003658:	737b      	strb	r3, [r7, #13]

	while (length--){
 800365a:	e023      	b.n	80036a4 <CRC16_2+0x60>
		crc ^= *ptr++;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	1c5a      	adds	r2, r3, #1
 8003660:	607a      	str	r2, [r7, #4]
 8003662:	781b      	ldrb	r3, [r3, #0]
 8003664:	b29a      	uxth	r2, r3
 8003666:	89fb      	ldrh	r3, [r7, #14]
 8003668:	4053      	eors	r3, r2
 800366a:	81fb      	strh	r3, [r7, #14]
		for (s = 0; s < 8; s++){
 800366c:	2300      	movs	r3, #0
 800366e:	737b      	strb	r3, [r7, #13]
 8003670:	e015      	b.n	800369e <CRC16_2+0x5a>
			if ((crc & 0x01) != 0){
 8003672:	89fb      	ldrh	r3, [r7, #14]
 8003674:	f003 0301 	and.w	r3, r3, #1
 8003678:	2b00      	cmp	r3, #0
 800367a:	d00a      	beq.n	8003692 <CRC16_2+0x4e>
				crc >>= 1;
 800367c:	89fb      	ldrh	r3, [r7, #14]
 800367e:	085b      	lsrs	r3, r3, #1
 8003680:	81fb      	strh	r3, [r7, #14]
				crc ^= 0xA001;
 8003682:	89fb      	ldrh	r3, [r7, #14]
 8003684:	f483 43bf 	eor.w	r3, r3, #24448	; 0x5f80
 8003688:	f083 037e 	eor.w	r3, r3, #126	; 0x7e
 800368c:	43db      	mvns	r3, r3
 800368e:	81fb      	strh	r3, [r7, #14]
 8003690:	e002      	b.n	8003698 <CRC16_2+0x54>
			}
			else
				crc >>= 1;
 8003692:	89fb      	ldrh	r3, [r7, #14]
 8003694:	085b      	lsrs	r3, r3, #1
 8003696:	81fb      	strh	r3, [r7, #14]
		for (s = 0; s < 8; s++){
 8003698:	7b7b      	ldrb	r3, [r7, #13]
 800369a:	3301      	adds	r3, #1
 800369c:	737b      	strb	r3, [r7, #13]
 800369e:	7b7b      	ldrb	r3, [r7, #13]
 80036a0:	2b07      	cmp	r3, #7
 80036a2:	d9e6      	bls.n	8003672 <CRC16_2+0x2e>
	while (length--){
 80036a4:	78fb      	ldrb	r3, [r7, #3]
 80036a6:	1e5a      	subs	r2, r3, #1
 80036a8:	70fa      	strb	r2, [r7, #3]
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d1d6      	bne.n	800365c <CRC16_2+0x18>
		}
	}
	return crc;
 80036ae:	89fb      	ldrh	r3, [r7, #14]
}
 80036b0:	4618      	mov	r0, r3
 80036b2:	3714      	adds	r7, #20
 80036b4:	46bd      	mov	sp, r7
 80036b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ba:	4770      	bx	lr

080036bc <HAL_GPIO_EXTI_Callback>:
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	b082      	sub	sp, #8
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	4603      	mov	r3, r0
 80036c4:	80fb      	strh	r3, [r7, #6]

	//On Board
	//Blue
	if (GPIO_Pin == GPIO_PIN_13){
 80036c6:	88fb      	ldrh	r3, [r7, #6]
 80036c8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80036cc:	d110      	bne.n	80036f0 <HAL_GPIO_EXTI_Callback+0x34>
		userResetButton = 1;
 80036ce:	4b0a      	ldr	r3, [pc, #40]	; (80036f8 <HAL_GPIO_EXTI_Callback+0x3c>)
 80036d0:	2201      	movs	r2, #1
 80036d2:	701a      	strb	r2, [r3, #0]
		sprintf(str, "Interrupt pin13 \n\r");
 80036d4:	4909      	ldr	r1, [pc, #36]	; (80036fc <HAL_GPIO_EXTI_Callback+0x40>)
 80036d6:	480a      	ldr	r0, [pc, #40]	; (8003700 <HAL_GPIO_EXTI_Callback+0x44>)
 80036d8:	f007 f88c 	bl	800a7f4 <siprintf>
		HAL_UART_Transmit(&huart3, (uint8_t*) str, strlen(str),200);
 80036dc:	4808      	ldr	r0, [pc, #32]	; (8003700 <HAL_GPIO_EXTI_Callback+0x44>)
 80036de:	f7fc fdaf 	bl	8000240 <strlen>
 80036e2:	4603      	mov	r3, r0
 80036e4:	b29a      	uxth	r2, r3
 80036e6:	23c8      	movs	r3, #200	; 0xc8
 80036e8:	4905      	ldr	r1, [pc, #20]	; (8003700 <HAL_GPIO_EXTI_Callback+0x44>)
 80036ea:	4806      	ldr	r0, [pc, #24]	; (8003704 <HAL_GPIO_EXTI_Callback+0x48>)
 80036ec:	f005 fede 	bl	80094ac <HAL_UART_Transmit>
	}

}
 80036f0:	bf00      	nop
 80036f2:	3708      	adds	r7, #8
 80036f4:	46bd      	mov	sp, r7
 80036f6:	bd80      	pop	{r7, pc}
 80036f8:	200002c2 	.word	0x200002c2
 80036fc:	0800ccf8 	.word	0x0800ccf8
 8003700:	200003b8 	.word	0x200003b8
 8003704:	200005a8 	.word	0x200005a8

08003708 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003708:	b480      	push	{r7}
 800370a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	while (1)
 800370c:	e7fe      	b.n	800370c <Error_Handler+0x4>
	...

08003710 <MX_RNG_Init>:

RNG_HandleTypeDef hrng;

/* RNG init function */
void MX_RNG_Init(void)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 8003714:	4b06      	ldr	r3, [pc, #24]	; (8003730 <MX_RNG_Init+0x20>)
 8003716:	4a07      	ldr	r2, [pc, #28]	; (8003734 <MX_RNG_Init+0x24>)
 8003718:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 800371a:	4805      	ldr	r0, [pc, #20]	; (8003730 <MX_RNG_Init+0x20>)
 800371c:	f004 f896 	bl	800784c <HAL_RNG_Init>
 8003720:	4603      	mov	r3, r0
 8003722:	2b00      	cmp	r3, #0
 8003724:	d001      	beq.n	800372a <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 8003726:	f7ff ffef 	bl	8003708 <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 800372a:	bf00      	nop
 800372c:	bd80      	pop	{r7, pc}
 800372e:	bf00      	nop
 8003730:	20000450 	.word	0x20000450
 8003734:	50060800 	.word	0x50060800

08003738 <HAL_RNG_MspInit>:

void HAL_RNG_MspInit(RNG_HandleTypeDef* rngHandle)
{
 8003738:	b480      	push	{r7}
 800373a:	b085      	sub	sp, #20
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]

  if(rngHandle->Instance==RNG)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	4a0a      	ldr	r2, [pc, #40]	; (8003770 <HAL_RNG_MspInit+0x38>)
 8003746:	4293      	cmp	r3, r2
 8003748:	d10b      	bne.n	8003762 <HAL_RNG_MspInit+0x2a>
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* RNG clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 800374a:	4b0a      	ldr	r3, [pc, #40]	; (8003774 <HAL_RNG_MspInit+0x3c>)
 800374c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800374e:	4a09      	ldr	r2, [pc, #36]	; (8003774 <HAL_RNG_MspInit+0x3c>)
 8003750:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003754:	6353      	str	r3, [r2, #52]	; 0x34
 8003756:	4b07      	ldr	r3, [pc, #28]	; (8003774 <HAL_RNG_MspInit+0x3c>)
 8003758:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800375a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800375e:	60fb      	str	r3, [r7, #12]
 8003760:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }
}
 8003762:	bf00      	nop
 8003764:	3714      	adds	r7, #20
 8003766:	46bd      	mov	sp, r7
 8003768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376c:	4770      	bx	lr
 800376e:	bf00      	nop
 8003770:	50060800 	.word	0x50060800
 8003774:	40023800 	.word	0x40023800

08003778 <MX_SPI5_Init>:

SPI_HandleTypeDef hspi5;

/* SPI5 init function */
void MX_SPI5_Init(void)
{
 8003778:	b580      	push	{r7, lr}
 800377a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI5_Init 0 */

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  hspi5.Instance = SPI5;
 800377c:	4b1b      	ldr	r3, [pc, #108]	; (80037ec <MX_SPI5_Init+0x74>)
 800377e:	4a1c      	ldr	r2, [pc, #112]	; (80037f0 <MX_SPI5_Init+0x78>)
 8003780:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8003782:	4b1a      	ldr	r3, [pc, #104]	; (80037ec <MX_SPI5_Init+0x74>)
 8003784:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003788:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 800378a:	4b18      	ldr	r3, [pc, #96]	; (80037ec <MX_SPI5_Init+0x74>)
 800378c:	2200      	movs	r2, #0
 800378e:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8003790:	4b16      	ldr	r3, [pc, #88]	; (80037ec <MX_SPI5_Init+0x74>)
 8003792:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8003796:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003798:	4b14      	ldr	r3, [pc, #80]	; (80037ec <MX_SPI5_Init+0x74>)
 800379a:	2200      	movs	r2, #0
 800379c:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 800379e:	4b13      	ldr	r3, [pc, #76]	; (80037ec <MX_SPI5_Init+0x74>)
 80037a0:	2200      	movs	r2, #0
 80037a2:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 80037a4:	4b11      	ldr	r3, [pc, #68]	; (80037ec <MX_SPI5_Init+0x74>)
 80037a6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80037aa:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80037ac:	4b0f      	ldr	r3, [pc, #60]	; (80037ec <MX_SPI5_Init+0x74>)
 80037ae:	2200      	movs	r2, #0
 80037b0:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80037b2:	4b0e      	ldr	r3, [pc, #56]	; (80037ec <MX_SPI5_Init+0x74>)
 80037b4:	2200      	movs	r2, #0
 80037b6:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 80037b8:	4b0c      	ldr	r3, [pc, #48]	; (80037ec <MX_SPI5_Init+0x74>)
 80037ba:	2200      	movs	r2, #0
 80037bc:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80037be:	4b0b      	ldr	r3, [pc, #44]	; (80037ec <MX_SPI5_Init+0x74>)
 80037c0:	2200      	movs	r2, #0
 80037c2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 7;
 80037c4:	4b09      	ldr	r3, [pc, #36]	; (80037ec <MX_SPI5_Init+0x74>)
 80037c6:	2207      	movs	r2, #7
 80037c8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi5.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80037ca:	4b08      	ldr	r3, [pc, #32]	; (80037ec <MX_SPI5_Init+0x74>)
 80037cc:	2200      	movs	r2, #0
 80037ce:	631a      	str	r2, [r3, #48]	; 0x30
  hspi5.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80037d0:	4b06      	ldr	r3, [pc, #24]	; (80037ec <MX_SPI5_Init+0x74>)
 80037d2:	2200      	movs	r2, #0
 80037d4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 80037d6:	4805      	ldr	r0, [pc, #20]	; (80037ec <MX_SPI5_Init+0x74>)
 80037d8:	f004 f862 	bl	80078a0 <HAL_SPI_Init>
 80037dc:	4603      	mov	r3, r0
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d001      	beq.n	80037e6 <MX_SPI5_Init+0x6e>
  {
    Error_Handler();
 80037e2:	f7ff ff91 	bl	8003708 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 80037e6:	bf00      	nop
 80037e8:	bd80      	pop	{r7, pc}
 80037ea:	bf00      	nop
 80037ec:	20000460 	.word	0x20000460
 80037f0:	40015000 	.word	0x40015000

080037f4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80037f4:	b580      	push	{r7, lr}
 80037f6:	b08a      	sub	sp, #40	; 0x28
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037fc:	f107 0314 	add.w	r3, r7, #20
 8003800:	2200      	movs	r2, #0
 8003802:	601a      	str	r2, [r3, #0]
 8003804:	605a      	str	r2, [r3, #4]
 8003806:	609a      	str	r2, [r3, #8]
 8003808:	60da      	str	r2, [r3, #12]
 800380a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI5)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	4a17      	ldr	r2, [pc, #92]	; (8003870 <HAL_SPI_MspInit+0x7c>)
 8003812:	4293      	cmp	r3, r2
 8003814:	d128      	bne.n	8003868 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* SPI5 clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8003816:	4b17      	ldr	r3, [pc, #92]	; (8003874 <HAL_SPI_MspInit+0x80>)
 8003818:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800381a:	4a16      	ldr	r2, [pc, #88]	; (8003874 <HAL_SPI_MspInit+0x80>)
 800381c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003820:	6453      	str	r3, [r2, #68]	; 0x44
 8003822:	4b14      	ldr	r3, [pc, #80]	; (8003874 <HAL_SPI_MspInit+0x80>)
 8003824:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003826:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800382a:	613b      	str	r3, [r7, #16]
 800382c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 800382e:	4b11      	ldr	r3, [pc, #68]	; (8003874 <HAL_SPI_MspInit+0x80>)
 8003830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003832:	4a10      	ldr	r2, [pc, #64]	; (8003874 <HAL_SPI_MspInit+0x80>)
 8003834:	f043 0320 	orr.w	r3, r3, #32
 8003838:	6313      	str	r3, [r2, #48]	; 0x30
 800383a:	4b0e      	ldr	r3, [pc, #56]	; (8003874 <HAL_SPI_MspInit+0x80>)
 800383c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800383e:	f003 0320 	and.w	r3, r3, #32
 8003842:	60fb      	str	r3, [r7, #12]
 8003844:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8003846:	f44f 7360 	mov.w	r3, #896	; 0x380
 800384a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800384c:	2302      	movs	r3, #2
 800384e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003850:	2300      	movs	r3, #0
 8003852:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003854:	2303      	movs	r3, #3
 8003856:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8003858:	2305      	movs	r3, #5
 800385a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800385c:	f107 0314 	add.w	r3, r7, #20
 8003860:	4619      	mov	r1, r3
 8003862:	4805      	ldr	r0, [pc, #20]	; (8003878 <HAL_SPI_MspInit+0x84>)
 8003864:	f001 fcfc 	bl	8005260 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
 8003868:	bf00      	nop
 800386a:	3728      	adds	r7, #40	; 0x28
 800386c:	46bd      	mov	sp, r7
 800386e:	bd80      	pop	{r7, pc}
 8003870:	40015000 	.word	0x40015000
 8003874:	40023800 	.word	0x40023800
 8003878:	40021400 	.word	0x40021400

0800387c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800387c:	b480      	push	{r7}
 800387e:	b083      	sub	sp, #12
 8003880:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8003882:	4b0f      	ldr	r3, [pc, #60]	; (80038c0 <HAL_MspInit+0x44>)
 8003884:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003886:	4a0e      	ldr	r2, [pc, #56]	; (80038c0 <HAL_MspInit+0x44>)
 8003888:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800388c:	6413      	str	r3, [r2, #64]	; 0x40
 800388e:	4b0c      	ldr	r3, [pc, #48]	; (80038c0 <HAL_MspInit+0x44>)
 8003890:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003892:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003896:	607b      	str	r3, [r7, #4]
 8003898:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800389a:	4b09      	ldr	r3, [pc, #36]	; (80038c0 <HAL_MspInit+0x44>)
 800389c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800389e:	4a08      	ldr	r2, [pc, #32]	; (80038c0 <HAL_MspInit+0x44>)
 80038a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80038a4:	6453      	str	r3, [r2, #68]	; 0x44
 80038a6:	4b06      	ldr	r3, [pc, #24]	; (80038c0 <HAL_MspInit+0x44>)
 80038a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80038ae:	603b      	str	r3, [r7, #0]
 80038b0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80038b2:	bf00      	nop
 80038b4:	370c      	adds	r7, #12
 80038b6:	46bd      	mov	sp, r7
 80038b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038bc:	4770      	bx	lr
 80038be:	bf00      	nop
 80038c0:	40023800 	.word	0x40023800

080038c4 <SysTick_Handler>:
/******************************************************************************/
/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80038c8:	f001 fb74 	bl	8004fb4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80038cc:	bf00      	nop
 80038ce:	bd80      	pop	{r7, pc}

080038d0 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80038d4:	4804      	ldr	r0, [pc, #16]	; (80038e8 <TIM1_UP_TIM10_IRQHandler+0x18>)
 80038d6:	f004 fe09 	bl	80084ec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  millisecond++;
 80038da:	4b04      	ldr	r3, [pc, #16]	; (80038ec <TIM1_UP_TIM10_IRQHandler+0x1c>)
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	3301      	adds	r3, #1
 80038e0:	4a02      	ldr	r2, [pc, #8]	; (80038ec <TIM1_UP_TIM10_IRQHandler+0x1c>)
 80038e2:	6013      	str	r3, [r2, #0]

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80038e4:	bf00      	nop
 80038e6:	bd80      	pop	{r7, pc}
 80038e8:	20000510 	.word	0x20000510
 80038ec:	200002b0 	.word	0x200002b0

080038f0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80038f4:	4803      	ldr	r0, [pc, #12]	; (8003904 <TIM2_IRQHandler+0x14>)
 80038f6:	f004 fdf9 	bl	80084ec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
  halfsecond = 1;
 80038fa:	4b03      	ldr	r3, [pc, #12]	; (8003908 <TIM2_IRQHandler+0x18>)
 80038fc:	2201      	movs	r2, #1
 80038fe:	601a      	str	r2, [r3, #0]

  /* USER CODE END TIM2_IRQn 1 */
}
 8003900:	bf00      	nop
 8003902:	bd80      	pop	{r7, pc}
 8003904:	2000055c 	.word	0x2000055c
 8003908:	200002b4 	.word	0x200002b4

0800390c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800390c:	b580      	push	{r7, lr}
 800390e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8003910:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003914:	f001 fe82 	bl	800561c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003918:	bf00      	nop
 800391a:	bd80      	pop	{r7, pc}

0800391c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800391c:	b480      	push	{r7}
 800391e:	af00      	add	r7, sp, #0
	return 1;
 8003920:	2301      	movs	r3, #1
}
 8003922:	4618      	mov	r0, r3
 8003924:	46bd      	mov	sp, r7
 8003926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392a:	4770      	bx	lr

0800392c <_kill>:

int _kill(int pid, int sig)
{
 800392c:	b580      	push	{r7, lr}
 800392e:	b082      	sub	sp, #8
 8003930:	af00      	add	r7, sp, #0
 8003932:	6078      	str	r0, [r7, #4]
 8003934:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003936:	f006 fae7 	bl	8009f08 <__errno>
 800393a:	4603      	mov	r3, r0
 800393c:	2216      	movs	r2, #22
 800393e:	601a      	str	r2, [r3, #0]
	return -1;
 8003940:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003944:	4618      	mov	r0, r3
 8003946:	3708      	adds	r7, #8
 8003948:	46bd      	mov	sp, r7
 800394a:	bd80      	pop	{r7, pc}

0800394c <_exit>:

void _exit (int status)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b082      	sub	sp, #8
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003954:	f04f 31ff 	mov.w	r1, #4294967295
 8003958:	6878      	ldr	r0, [r7, #4]
 800395a:	f7ff ffe7 	bl	800392c <_kill>
	while (1) {}		/* Make sure we hang here */
 800395e:	e7fe      	b.n	800395e <_exit+0x12>

08003960 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003960:	b580      	push	{r7, lr}
 8003962:	b086      	sub	sp, #24
 8003964:	af00      	add	r7, sp, #0
 8003966:	60f8      	str	r0, [r7, #12]
 8003968:	60b9      	str	r1, [r7, #8]
 800396a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800396c:	2300      	movs	r3, #0
 800396e:	617b      	str	r3, [r7, #20]
 8003970:	e00a      	b.n	8003988 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003972:	f3af 8000 	nop.w
 8003976:	4601      	mov	r1, r0
 8003978:	68bb      	ldr	r3, [r7, #8]
 800397a:	1c5a      	adds	r2, r3, #1
 800397c:	60ba      	str	r2, [r7, #8]
 800397e:	b2ca      	uxtb	r2, r1
 8003980:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003982:	697b      	ldr	r3, [r7, #20]
 8003984:	3301      	adds	r3, #1
 8003986:	617b      	str	r3, [r7, #20]
 8003988:	697a      	ldr	r2, [r7, #20]
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	429a      	cmp	r2, r3
 800398e:	dbf0      	blt.n	8003972 <_read+0x12>
	}

return len;
 8003990:	687b      	ldr	r3, [r7, #4]
}
 8003992:	4618      	mov	r0, r3
 8003994:	3718      	adds	r7, #24
 8003996:	46bd      	mov	sp, r7
 8003998:	bd80      	pop	{r7, pc}

0800399a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800399a:	b580      	push	{r7, lr}
 800399c:	b086      	sub	sp, #24
 800399e:	af00      	add	r7, sp, #0
 80039a0:	60f8      	str	r0, [r7, #12]
 80039a2:	60b9      	str	r1, [r7, #8]
 80039a4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80039a6:	2300      	movs	r3, #0
 80039a8:	617b      	str	r3, [r7, #20]
 80039aa:	e009      	b.n	80039c0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80039ac:	68bb      	ldr	r3, [r7, #8]
 80039ae:	1c5a      	adds	r2, r3, #1
 80039b0:	60ba      	str	r2, [r7, #8]
 80039b2:	781b      	ldrb	r3, [r3, #0]
 80039b4:	4618      	mov	r0, r3
 80039b6:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80039ba:	697b      	ldr	r3, [r7, #20]
 80039bc:	3301      	adds	r3, #1
 80039be:	617b      	str	r3, [r7, #20]
 80039c0:	697a      	ldr	r2, [r7, #20]
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	429a      	cmp	r2, r3
 80039c6:	dbf1      	blt.n	80039ac <_write+0x12>
	}
	return len;
 80039c8:	687b      	ldr	r3, [r7, #4]
}
 80039ca:	4618      	mov	r0, r3
 80039cc:	3718      	adds	r7, #24
 80039ce:	46bd      	mov	sp, r7
 80039d0:	bd80      	pop	{r7, pc}

080039d2 <_close>:

int _close(int file)
{
 80039d2:	b480      	push	{r7}
 80039d4:	b083      	sub	sp, #12
 80039d6:	af00      	add	r7, sp, #0
 80039d8:	6078      	str	r0, [r7, #4]
	return -1;
 80039da:	f04f 33ff 	mov.w	r3, #4294967295
}
 80039de:	4618      	mov	r0, r3
 80039e0:	370c      	adds	r7, #12
 80039e2:	46bd      	mov	sp, r7
 80039e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e8:	4770      	bx	lr

080039ea <_fstat>:


int _fstat(int file, struct stat *st)
{
 80039ea:	b480      	push	{r7}
 80039ec:	b083      	sub	sp, #12
 80039ee:	af00      	add	r7, sp, #0
 80039f0:	6078      	str	r0, [r7, #4]
 80039f2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80039f4:	683b      	ldr	r3, [r7, #0]
 80039f6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80039fa:	605a      	str	r2, [r3, #4]
	return 0;
 80039fc:	2300      	movs	r3, #0
}
 80039fe:	4618      	mov	r0, r3
 8003a00:	370c      	adds	r7, #12
 8003a02:	46bd      	mov	sp, r7
 8003a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a08:	4770      	bx	lr

08003a0a <_isatty>:

int _isatty(int file)
{
 8003a0a:	b480      	push	{r7}
 8003a0c:	b083      	sub	sp, #12
 8003a0e:	af00      	add	r7, sp, #0
 8003a10:	6078      	str	r0, [r7, #4]
	return 1;
 8003a12:	2301      	movs	r3, #1
}
 8003a14:	4618      	mov	r0, r3
 8003a16:	370c      	adds	r7, #12
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1e:	4770      	bx	lr

08003a20 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003a20:	b480      	push	{r7}
 8003a22:	b085      	sub	sp, #20
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	60f8      	str	r0, [r7, #12]
 8003a28:	60b9      	str	r1, [r7, #8]
 8003a2a:	607a      	str	r2, [r7, #4]
	return 0;
 8003a2c:	2300      	movs	r3, #0
}
 8003a2e:	4618      	mov	r0, r3
 8003a30:	3714      	adds	r7, #20
 8003a32:	46bd      	mov	sp, r7
 8003a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a38:	4770      	bx	lr
	...

08003a3c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	b086      	sub	sp, #24
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003a44:	4a14      	ldr	r2, [pc, #80]	; (8003a98 <_sbrk+0x5c>)
 8003a46:	4b15      	ldr	r3, [pc, #84]	; (8003a9c <_sbrk+0x60>)
 8003a48:	1ad3      	subs	r3, r2, r3
 8003a4a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003a4c:	697b      	ldr	r3, [r7, #20]
 8003a4e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003a50:	4b13      	ldr	r3, [pc, #76]	; (8003aa0 <_sbrk+0x64>)
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d102      	bne.n	8003a5e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003a58:	4b11      	ldr	r3, [pc, #68]	; (8003aa0 <_sbrk+0x64>)
 8003a5a:	4a12      	ldr	r2, [pc, #72]	; (8003aa4 <_sbrk+0x68>)
 8003a5c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003a5e:	4b10      	ldr	r3, [pc, #64]	; (8003aa0 <_sbrk+0x64>)
 8003a60:	681a      	ldr	r2, [r3, #0]
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	4413      	add	r3, r2
 8003a66:	693a      	ldr	r2, [r7, #16]
 8003a68:	429a      	cmp	r2, r3
 8003a6a:	d207      	bcs.n	8003a7c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003a6c:	f006 fa4c 	bl	8009f08 <__errno>
 8003a70:	4603      	mov	r3, r0
 8003a72:	220c      	movs	r2, #12
 8003a74:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003a76:	f04f 33ff 	mov.w	r3, #4294967295
 8003a7a:	e009      	b.n	8003a90 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003a7c:	4b08      	ldr	r3, [pc, #32]	; (8003aa0 <_sbrk+0x64>)
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003a82:	4b07      	ldr	r3, [pc, #28]	; (8003aa0 <_sbrk+0x64>)
 8003a84:	681a      	ldr	r2, [r3, #0]
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	4413      	add	r3, r2
 8003a8a:	4a05      	ldr	r2, [pc, #20]	; (8003aa0 <_sbrk+0x64>)
 8003a8c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003a8e:	68fb      	ldr	r3, [r7, #12]
}
 8003a90:	4618      	mov	r0, r3
 8003a92:	3718      	adds	r7, #24
 8003a94:	46bd      	mov	sp, r7
 8003a96:	bd80      	pop	{r7, pc}
 8003a98:	20080000 	.word	0x20080000
 8003a9c:	00000400 	.word	0x00000400
 8003aa0:	20000350 	.word	0x20000350
 8003aa4:	20000748 	.word	0x20000748

08003aa8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003aa8:	b480      	push	{r7}
 8003aaa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003aac:	4b15      	ldr	r3, [pc, #84]	; (8003b04 <SystemInit+0x5c>)
 8003aae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ab2:	4a14      	ldr	r2, [pc, #80]	; (8003b04 <SystemInit+0x5c>)
 8003ab4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003ab8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003abc:	4b12      	ldr	r3, [pc, #72]	; (8003b08 <SystemInit+0x60>)
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	4a11      	ldr	r2, [pc, #68]	; (8003b08 <SystemInit+0x60>)
 8003ac2:	f043 0301 	orr.w	r3, r3, #1
 8003ac6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003ac8:	4b0f      	ldr	r3, [pc, #60]	; (8003b08 <SystemInit+0x60>)
 8003aca:	2200      	movs	r2, #0
 8003acc:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8003ace:	4b0e      	ldr	r3, [pc, #56]	; (8003b08 <SystemInit+0x60>)
 8003ad0:	681a      	ldr	r2, [r3, #0]
 8003ad2:	490d      	ldr	r1, [pc, #52]	; (8003b08 <SystemInit+0x60>)
 8003ad4:	4b0d      	ldr	r3, [pc, #52]	; (8003b0c <SystemInit+0x64>)
 8003ad6:	4013      	ands	r3, r2
 8003ad8:	600b      	str	r3, [r1, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8003ada:	4b0b      	ldr	r3, [pc, #44]	; (8003b08 <SystemInit+0x60>)
 8003adc:	4a0c      	ldr	r2, [pc, #48]	; (8003b10 <SystemInit+0x68>)
 8003ade:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003ae0:	4b09      	ldr	r3, [pc, #36]	; (8003b08 <SystemInit+0x60>)
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	4a08      	ldr	r2, [pc, #32]	; (8003b08 <SystemInit+0x60>)
 8003ae6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003aea:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8003aec:	4b06      	ldr	r3, [pc, #24]	; (8003b08 <SystemInit+0x60>)
 8003aee:	2200      	movs	r2, #0
 8003af0:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003af2:	4b04      	ldr	r3, [pc, #16]	; (8003b04 <SystemInit+0x5c>)
 8003af4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003af8:	609a      	str	r2, [r3, #8]
#endif
}
 8003afa:	bf00      	nop
 8003afc:	46bd      	mov	sp, r7
 8003afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b02:	4770      	bx	lr
 8003b04:	e000ed00 	.word	0xe000ed00
 8003b08:	40023800 	.word	0x40023800
 8003b0c:	fef6ffff 	.word	0xfef6ffff
 8003b10:	24003010 	.word	0x24003010

08003b14 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b088      	sub	sp, #32
 8003b18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003b1a:	f107 0310 	add.w	r3, r7, #16
 8003b1e:	2200      	movs	r2, #0
 8003b20:	601a      	str	r2, [r3, #0]
 8003b22:	605a      	str	r2, [r3, #4]
 8003b24:	609a      	str	r2, [r3, #8]
 8003b26:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003b28:	1d3b      	adds	r3, r7, #4
 8003b2a:	2200      	movs	r2, #0
 8003b2c:	601a      	str	r2, [r3, #0]
 8003b2e:	605a      	str	r2, [r3, #4]
 8003b30:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003b32:	4b20      	ldr	r3, [pc, #128]	; (8003bb4 <MX_TIM1_Init+0xa0>)
 8003b34:	4a20      	ldr	r2, [pc, #128]	; (8003bb8 <MX_TIM1_Init+0xa4>)
 8003b36:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 200-1;
 8003b38:	4b1e      	ldr	r3, [pc, #120]	; (8003bb4 <MX_TIM1_Init+0xa0>)
 8003b3a:	22c7      	movs	r2, #199	; 0xc7
 8003b3c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003b3e:	4b1d      	ldr	r3, [pc, #116]	; (8003bb4 <MX_TIM1_Init+0xa0>)
 8003b40:	2200      	movs	r2, #0
 8003b42:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 8003b44:	4b1b      	ldr	r3, [pc, #108]	; (8003bb4 <MX_TIM1_Init+0xa0>)
 8003b46:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003b4a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003b4c:	4b19      	ldr	r3, [pc, #100]	; (8003bb4 <MX_TIM1_Init+0xa0>)
 8003b4e:	2200      	movs	r2, #0
 8003b50:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003b52:	4b18      	ldr	r3, [pc, #96]	; (8003bb4 <MX_TIM1_Init+0xa0>)
 8003b54:	2200      	movs	r2, #0
 8003b56:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003b58:	4b16      	ldr	r3, [pc, #88]	; (8003bb4 <MX_TIM1_Init+0xa0>)
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003b5e:	4815      	ldr	r0, [pc, #84]	; (8003bb4 <MX_TIM1_Init+0xa0>)
 8003b60:	f004 fa18 	bl	8007f94 <HAL_TIM_Base_Init>
 8003b64:	4603      	mov	r3, r0
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d001      	beq.n	8003b6e <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8003b6a:	f7ff fdcd 	bl	8003708 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003b6e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003b72:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8003b74:	f107 0310 	add.w	r3, r7, #16
 8003b78:	4619      	mov	r1, r3
 8003b7a:	480e      	ldr	r0, [pc, #56]	; (8003bb4 <MX_TIM1_Init+0xa0>)
 8003b7c:	f004 fee6 	bl	800894c <HAL_TIM_ConfigClockSource>
 8003b80:	4603      	mov	r3, r0
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d001      	beq.n	8003b8a <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8003b86:	f7ff fdbf 	bl	8003708 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003b8a:	2300      	movs	r3, #0
 8003b8c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8003b8e:	2300      	movs	r3, #0
 8003b90:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003b92:	2300      	movs	r3, #0
 8003b94:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003b96:	1d3b      	adds	r3, r7, #4
 8003b98:	4619      	mov	r1, r3
 8003b9a:	4806      	ldr	r0, [pc, #24]	; (8003bb4 <MX_TIM1_Init+0xa0>)
 8003b9c:	f005 fb8c 	bl	80092b8 <HAL_TIMEx_MasterConfigSynchronization>
 8003ba0:	4603      	mov	r3, r0
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d001      	beq.n	8003baa <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8003ba6:	f7ff fdaf 	bl	8003708 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8003baa:	bf00      	nop
 8003bac:	3720      	adds	r7, #32
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	bd80      	pop	{r7, pc}
 8003bb2:	bf00      	nop
 8003bb4:	20000510 	.word	0x20000510
 8003bb8:	40010000 	.word	0x40010000

08003bbc <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	b088      	sub	sp, #32
 8003bc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003bc2:	f107 0310 	add.w	r3, r7, #16
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	601a      	str	r2, [r3, #0]
 8003bca:	605a      	str	r2, [r3, #4]
 8003bcc:	609a      	str	r2, [r3, #8]
 8003bce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003bd0:	1d3b      	adds	r3, r7, #4
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	601a      	str	r2, [r3, #0]
 8003bd6:	605a      	str	r2, [r3, #4]
 8003bd8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003bda:	4b1e      	ldr	r3, [pc, #120]	; (8003c54 <MX_TIM2_Init+0x98>)
 8003bdc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003be0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1000-1;
 8003be2:	4b1c      	ldr	r3, [pc, #112]	; (8003c54 <MX_TIM2_Init+0x98>)
 8003be4:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003be8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003bea:	4b1a      	ldr	r3, [pc, #104]	; (8003c54 <MX_TIM2_Init+0x98>)
 8003bec:	2200      	movs	r2, #0
 8003bee:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 50000-1;
 8003bf0:	4b18      	ldr	r3, [pc, #96]	; (8003c54 <MX_TIM2_Init+0x98>)
 8003bf2:	f24c 324f 	movw	r2, #49999	; 0xc34f
 8003bf6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003bf8:	4b16      	ldr	r3, [pc, #88]	; (8003c54 <MX_TIM2_Init+0x98>)
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003bfe:	4b15      	ldr	r3, [pc, #84]	; (8003c54 <MX_TIM2_Init+0x98>)
 8003c00:	2200      	movs	r2, #0
 8003c02:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003c04:	4813      	ldr	r0, [pc, #76]	; (8003c54 <MX_TIM2_Init+0x98>)
 8003c06:	f004 f9c5 	bl	8007f94 <HAL_TIM_Base_Init>
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d001      	beq.n	8003c14 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8003c10:	f7ff fd7a 	bl	8003708 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003c14:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003c18:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003c1a:	f107 0310 	add.w	r3, r7, #16
 8003c1e:	4619      	mov	r1, r3
 8003c20:	480c      	ldr	r0, [pc, #48]	; (8003c54 <MX_TIM2_Init+0x98>)
 8003c22:	f004 fe93 	bl	800894c <HAL_TIM_ConfigClockSource>
 8003c26:	4603      	mov	r3, r0
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d001      	beq.n	8003c30 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8003c2c:	f7ff fd6c 	bl	8003708 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003c30:	2300      	movs	r3, #0
 8003c32:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003c34:	2300      	movs	r3, #0
 8003c36:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003c38:	1d3b      	adds	r3, r7, #4
 8003c3a:	4619      	mov	r1, r3
 8003c3c:	4805      	ldr	r0, [pc, #20]	; (8003c54 <MX_TIM2_Init+0x98>)
 8003c3e:	f005 fb3b 	bl	80092b8 <HAL_TIMEx_MasterConfigSynchronization>
 8003c42:	4603      	mov	r3, r0
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d001      	beq.n	8003c4c <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8003c48:	f7ff fd5e 	bl	8003708 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003c4c:	bf00      	nop
 8003c4e:	3720      	adds	r7, #32
 8003c50:	46bd      	mov	sp, r7
 8003c52:	bd80      	pop	{r7, pc}
 8003c54:	2000055c 	.word	0x2000055c

08003c58 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	b08e      	sub	sp, #56	; 0x38
 8003c5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003c5e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003c62:	2200      	movs	r2, #0
 8003c64:	601a      	str	r2, [r3, #0]
 8003c66:	605a      	str	r2, [r3, #4]
 8003c68:	609a      	str	r2, [r3, #8]
 8003c6a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003c6c:	f107 031c 	add.w	r3, r7, #28
 8003c70:	2200      	movs	r2, #0
 8003c72:	601a      	str	r2, [r3, #0]
 8003c74:	605a      	str	r2, [r3, #4]
 8003c76:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003c78:	463b      	mov	r3, r7
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	601a      	str	r2, [r3, #0]
 8003c7e:	605a      	str	r2, [r3, #4]
 8003c80:	609a      	str	r2, [r3, #8]
 8003c82:	60da      	str	r2, [r3, #12]
 8003c84:	611a      	str	r2, [r3, #16]
 8003c86:	615a      	str	r2, [r3, #20]
 8003c88:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003c8a:	4b2d      	ldr	r3, [pc, #180]	; (8003d40 <MX_TIM3_Init+0xe8>)
 8003c8c:	4a2d      	ldr	r2, [pc, #180]	; (8003d44 <MX_TIM3_Init+0xec>)
 8003c8e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 250-1;
 8003c90:	4b2b      	ldr	r3, [pc, #172]	; (8003d40 <MX_TIM3_Init+0xe8>)
 8003c92:	22f9      	movs	r2, #249	; 0xf9
 8003c94:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003c96:	4b2a      	ldr	r3, [pc, #168]	; (8003d40 <MX_TIM3_Init+0xe8>)
 8003c98:	2200      	movs	r2, #0
 8003c9a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 8003c9c:	4b28      	ldr	r3, [pc, #160]	; (8003d40 <MX_TIM3_Init+0xe8>)
 8003c9e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003ca2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003ca4:	4b26      	ldr	r3, [pc, #152]	; (8003d40 <MX_TIM3_Init+0xe8>)
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003caa:	4b25      	ldr	r3, [pc, #148]	; (8003d40 <MX_TIM3_Init+0xe8>)
 8003cac:	2200      	movs	r2, #0
 8003cae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003cb0:	4823      	ldr	r0, [pc, #140]	; (8003d40 <MX_TIM3_Init+0xe8>)
 8003cb2:	f004 f96f 	bl	8007f94 <HAL_TIM_Base_Init>
 8003cb6:	4603      	mov	r3, r0
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d001      	beq.n	8003cc0 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8003cbc:	f7ff fd24 	bl	8003708 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003cc0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003cc4:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003cc6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003cca:	4619      	mov	r1, r3
 8003ccc:	481c      	ldr	r0, [pc, #112]	; (8003d40 <MX_TIM3_Init+0xe8>)
 8003cce:	f004 fe3d 	bl	800894c <HAL_TIM_ConfigClockSource>
 8003cd2:	4603      	mov	r3, r0
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d001      	beq.n	8003cdc <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8003cd8:	f7ff fd16 	bl	8003708 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8003cdc:	4818      	ldr	r0, [pc, #96]	; (8003d40 <MX_TIM3_Init+0xe8>)
 8003cde:	f004 fa29 	bl	8008134 <HAL_TIM_PWM_Init>
 8003ce2:	4603      	mov	r3, r0
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d001      	beq.n	8003cec <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8003ce8:	f7ff fd0e 	bl	8003708 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003cec:	2300      	movs	r3, #0
 8003cee:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003cf0:	2300      	movs	r3, #0
 8003cf2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003cf4:	f107 031c 	add.w	r3, r7, #28
 8003cf8:	4619      	mov	r1, r3
 8003cfa:	4811      	ldr	r0, [pc, #68]	; (8003d40 <MX_TIM3_Init+0xe8>)
 8003cfc:	f005 fadc 	bl	80092b8 <HAL_TIMEx_MasterConfigSynchronization>
 8003d00:	4603      	mov	r3, r0
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d001      	beq.n	8003d0a <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8003d06:	f7ff fcff 	bl	8003708 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003d0a:	2360      	movs	r3, #96	; 0x60
 8003d0c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 1000-1;
 8003d0e:	f240 33e7 	movw	r3, #999	; 0x3e7
 8003d12:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003d14:	2300      	movs	r3, #0
 8003d16:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003d18:	2300      	movs	r3, #0
 8003d1a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003d1c:	463b      	mov	r3, r7
 8003d1e:	2200      	movs	r2, #0
 8003d20:	4619      	mov	r1, r3
 8003d22:	4807      	ldr	r0, [pc, #28]	; (8003d40 <MX_TIM3_Init+0xe8>)
 8003d24:	f004 fd02 	bl	800872c <HAL_TIM_PWM_ConfigChannel>
 8003d28:	4603      	mov	r3, r0
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d001      	beq.n	8003d32 <MX_TIM3_Init+0xda>
  {
    Error_Handler();
 8003d2e:	f7ff fceb 	bl	8003708 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8003d32:	4803      	ldr	r0, [pc, #12]	; (8003d40 <MX_TIM3_Init+0xe8>)
 8003d34:	f000 f85c 	bl	8003df0 <HAL_TIM_MspPostInit>

}
 8003d38:	bf00      	nop
 8003d3a:	3738      	adds	r7, #56	; 0x38
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	bd80      	pop	{r7, pc}
 8003d40:	200004c4 	.word	0x200004c4
 8003d44:	40000400 	.word	0x40000400

08003d48 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	b086      	sub	sp, #24
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	4a23      	ldr	r2, [pc, #140]	; (8003de4 <HAL_TIM_Base_MspInit+0x9c>)
 8003d56:	4293      	cmp	r3, r2
 8003d58:	d114      	bne.n	8003d84 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003d5a:	4b23      	ldr	r3, [pc, #140]	; (8003de8 <HAL_TIM_Base_MspInit+0xa0>)
 8003d5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d5e:	4a22      	ldr	r2, [pc, #136]	; (8003de8 <HAL_TIM_Base_MspInit+0xa0>)
 8003d60:	f043 0301 	orr.w	r3, r3, #1
 8003d64:	6453      	str	r3, [r2, #68]	; 0x44
 8003d66:	4b20      	ldr	r3, [pc, #128]	; (8003de8 <HAL_TIM_Base_MspInit+0xa0>)
 8003d68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d6a:	f003 0301 	and.w	r3, r3, #1
 8003d6e:	617b      	str	r3, [r7, #20]
 8003d70:	697b      	ldr	r3, [r7, #20]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 1, 0);
 8003d72:	2200      	movs	r2, #0
 8003d74:	2101      	movs	r1, #1
 8003d76:	2019      	movs	r0, #25
 8003d78:	f001 fa3b 	bl	80051f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8003d7c:	2019      	movs	r0, #25
 8003d7e:	f001 fa54 	bl	800522a <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8003d82:	e02a      	b.n	8003dda <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM2)
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d8c:	d114      	bne.n	8003db8 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003d8e:	4b16      	ldr	r3, [pc, #88]	; (8003de8 <HAL_TIM_Base_MspInit+0xa0>)
 8003d90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d92:	4a15      	ldr	r2, [pc, #84]	; (8003de8 <HAL_TIM_Base_MspInit+0xa0>)
 8003d94:	f043 0301 	orr.w	r3, r3, #1
 8003d98:	6413      	str	r3, [r2, #64]	; 0x40
 8003d9a:	4b13      	ldr	r3, [pc, #76]	; (8003de8 <HAL_TIM_Base_MspInit+0xa0>)
 8003d9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d9e:	f003 0301 	and.w	r3, r3, #1
 8003da2:	613b      	str	r3, [r7, #16]
 8003da4:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 2, 0);
 8003da6:	2200      	movs	r2, #0
 8003da8:	2102      	movs	r1, #2
 8003daa:	201c      	movs	r0, #28
 8003dac:	f001 fa21 	bl	80051f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003db0:	201c      	movs	r0, #28
 8003db2:	f001 fa3a 	bl	800522a <HAL_NVIC_EnableIRQ>
}
 8003db6:	e010      	b.n	8003dda <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM3)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	4a0b      	ldr	r2, [pc, #44]	; (8003dec <HAL_TIM_Base_MspInit+0xa4>)
 8003dbe:	4293      	cmp	r3, r2
 8003dc0:	d10b      	bne.n	8003dda <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003dc2:	4b09      	ldr	r3, [pc, #36]	; (8003de8 <HAL_TIM_Base_MspInit+0xa0>)
 8003dc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dc6:	4a08      	ldr	r2, [pc, #32]	; (8003de8 <HAL_TIM_Base_MspInit+0xa0>)
 8003dc8:	f043 0302 	orr.w	r3, r3, #2
 8003dcc:	6413      	str	r3, [r2, #64]	; 0x40
 8003dce:	4b06      	ldr	r3, [pc, #24]	; (8003de8 <HAL_TIM_Base_MspInit+0xa0>)
 8003dd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dd2:	f003 0302 	and.w	r3, r3, #2
 8003dd6:	60fb      	str	r3, [r7, #12]
 8003dd8:	68fb      	ldr	r3, [r7, #12]
}
 8003dda:	bf00      	nop
 8003ddc:	3718      	adds	r7, #24
 8003dde:	46bd      	mov	sp, r7
 8003de0:	bd80      	pop	{r7, pc}
 8003de2:	bf00      	nop
 8003de4:	40010000 	.word	0x40010000
 8003de8:	40023800 	.word	0x40023800
 8003dec:	40000400 	.word	0x40000400

08003df0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003df0:	b580      	push	{r7, lr}
 8003df2:	b088      	sub	sp, #32
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003df8:	f107 030c 	add.w	r3, r7, #12
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	601a      	str	r2, [r3, #0]
 8003e00:	605a      	str	r2, [r3, #4]
 8003e02:	609a      	str	r2, [r3, #8]
 8003e04:	60da      	str	r2, [r3, #12]
 8003e06:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	4a11      	ldr	r2, [pc, #68]	; (8003e54 <HAL_TIM_MspPostInit+0x64>)
 8003e0e:	4293      	cmp	r3, r2
 8003e10:	d11b      	bne.n	8003e4a <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e12:	4b11      	ldr	r3, [pc, #68]	; (8003e58 <HAL_TIM_MspPostInit+0x68>)
 8003e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e16:	4a10      	ldr	r2, [pc, #64]	; (8003e58 <HAL_TIM_MspPostInit+0x68>)
 8003e18:	f043 0301 	orr.w	r3, r3, #1
 8003e1c:	6313      	str	r3, [r2, #48]	; 0x30
 8003e1e:	4b0e      	ldr	r3, [pc, #56]	; (8003e58 <HAL_TIM_MspPostInit+0x68>)
 8003e20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e22:	f003 0301 	and.w	r3, r3, #1
 8003e26:	60bb      	str	r3, [r7, #8]
 8003e28:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003e2a:	2340      	movs	r3, #64	; 0x40
 8003e2c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e2e:	2302      	movs	r3, #2
 8003e30:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e32:	2300      	movs	r3, #0
 8003e34:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e36:	2300      	movs	r3, #0
 8003e38:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003e3a:	2302      	movs	r3, #2
 8003e3c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e3e:	f107 030c 	add.w	r3, r7, #12
 8003e42:	4619      	mov	r1, r3
 8003e44:	4805      	ldr	r0, [pc, #20]	; (8003e5c <HAL_TIM_MspPostInit+0x6c>)
 8003e46:	f001 fa0b 	bl	8005260 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8003e4a:	bf00      	nop
 8003e4c:	3720      	adds	r7, #32
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	bd80      	pop	{r7, pc}
 8003e52:	bf00      	nop
 8003e54:	40000400 	.word	0x40000400
 8003e58:	40023800 	.word	0x40023800
 8003e5c:	40020000 	.word	0x40020000

08003e60 <MX_UART4_Init>:
UART_HandleTypeDef huart1;
UART_HandleTypeDef huart3;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8003e64:	4b14      	ldr	r3, [pc, #80]	; (8003eb8 <MX_UART4_Init+0x58>)
 8003e66:	4a15      	ldr	r2, [pc, #84]	; (8003ebc <MX_UART4_Init+0x5c>)
 8003e68:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8003e6a:	4b13      	ldr	r3, [pc, #76]	; (8003eb8 <MX_UART4_Init+0x58>)
 8003e6c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003e70:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8003e72:	4b11      	ldr	r3, [pc, #68]	; (8003eb8 <MX_UART4_Init+0x58>)
 8003e74:	2200      	movs	r2, #0
 8003e76:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8003e78:	4b0f      	ldr	r3, [pc, #60]	; (8003eb8 <MX_UART4_Init+0x58>)
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8003e7e:	4b0e      	ldr	r3, [pc, #56]	; (8003eb8 <MX_UART4_Init+0x58>)
 8003e80:	2200      	movs	r2, #0
 8003e82:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8003e84:	4b0c      	ldr	r3, [pc, #48]	; (8003eb8 <MX_UART4_Init+0x58>)
 8003e86:	220c      	movs	r2, #12
 8003e88:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003e8a:	4b0b      	ldr	r3, [pc, #44]	; (8003eb8 <MX_UART4_Init+0x58>)
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8003e90:	4b09      	ldr	r3, [pc, #36]	; (8003eb8 <MX_UART4_Init+0x58>)
 8003e92:	2200      	movs	r2, #0
 8003e94:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003e96:	4b08      	ldr	r3, [pc, #32]	; (8003eb8 <MX_UART4_Init+0x58>)
 8003e98:	2200      	movs	r2, #0
 8003e9a:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003e9c:	4b06      	ldr	r3, [pc, #24]	; (8003eb8 <MX_UART4_Init+0x58>)
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8003ea2:	4805      	ldr	r0, [pc, #20]	; (8003eb8 <MX_UART4_Init+0x58>)
 8003ea4:	f005 fab4 	bl	8009410 <HAL_UART_Init>
 8003ea8:	4603      	mov	r3, r0
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d001      	beq.n	8003eb2 <MX_UART4_Init+0x52>
  {
    Error_Handler();
 8003eae:	f7ff fc2b 	bl	8003708 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8003eb2:	bf00      	nop
 8003eb4:	bd80      	pop	{r7, pc}
 8003eb6:	bf00      	nop
 8003eb8:	200006b0 	.word	0x200006b0
 8003ebc:	40004c00 	.word	0x40004c00

08003ec0 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003ec4:	4b14      	ldr	r3, [pc, #80]	; (8003f18 <MX_USART1_UART_Init+0x58>)
 8003ec6:	4a15      	ldr	r2, [pc, #84]	; (8003f1c <MX_USART1_UART_Init+0x5c>)
 8003ec8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003eca:	4b13      	ldr	r3, [pc, #76]	; (8003f18 <MX_USART1_UART_Init+0x58>)
 8003ecc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003ed0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003ed2:	4b11      	ldr	r3, [pc, #68]	; (8003f18 <MX_USART1_UART_Init+0x58>)
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003ed8:	4b0f      	ldr	r3, [pc, #60]	; (8003f18 <MX_USART1_UART_Init+0x58>)
 8003eda:	2200      	movs	r2, #0
 8003edc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003ede:	4b0e      	ldr	r3, [pc, #56]	; (8003f18 <MX_USART1_UART_Init+0x58>)
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003ee4:	4b0c      	ldr	r3, [pc, #48]	; (8003f18 <MX_USART1_UART_Init+0x58>)
 8003ee6:	220c      	movs	r2, #12
 8003ee8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003eea:	4b0b      	ldr	r3, [pc, #44]	; (8003f18 <MX_USART1_UART_Init+0x58>)
 8003eec:	2200      	movs	r2, #0
 8003eee:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003ef0:	4b09      	ldr	r3, [pc, #36]	; (8003f18 <MX_USART1_UART_Init+0x58>)
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003ef6:	4b08      	ldr	r3, [pc, #32]	; (8003f18 <MX_USART1_UART_Init+0x58>)
 8003ef8:	2200      	movs	r2, #0
 8003efa:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003efc:	4b06      	ldr	r3, [pc, #24]	; (8003f18 <MX_USART1_UART_Init+0x58>)
 8003efe:	2200      	movs	r2, #0
 8003f00:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003f02:	4805      	ldr	r0, [pc, #20]	; (8003f18 <MX_USART1_UART_Init+0x58>)
 8003f04:	f005 fa84 	bl	8009410 <HAL_UART_Init>
 8003f08:	4603      	mov	r3, r0
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d001      	beq.n	8003f12 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8003f0e:	f7ff fbfb 	bl	8003708 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003f12:	bf00      	nop
 8003f14:	bd80      	pop	{r7, pc}
 8003f16:	bf00      	nop
 8003f18:	2000062c 	.word	0x2000062c
 8003f1c:	40011000 	.word	0x40011000

08003f20 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8003f20:	b580      	push	{r7, lr}
 8003f22:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003f24:	4b14      	ldr	r3, [pc, #80]	; (8003f78 <MX_USART3_UART_Init+0x58>)
 8003f26:	4a15      	ldr	r2, [pc, #84]	; (8003f7c <MX_USART3_UART_Init+0x5c>)
 8003f28:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8003f2a:	4b13      	ldr	r3, [pc, #76]	; (8003f78 <MX_USART3_UART_Init+0x58>)
 8003f2c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003f30:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8003f32:	4b11      	ldr	r3, [pc, #68]	; (8003f78 <MX_USART3_UART_Init+0x58>)
 8003f34:	2200      	movs	r2, #0
 8003f36:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003f38:	4b0f      	ldr	r3, [pc, #60]	; (8003f78 <MX_USART3_UART_Init+0x58>)
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8003f3e:	4b0e      	ldr	r3, [pc, #56]	; (8003f78 <MX_USART3_UART_Init+0x58>)
 8003f40:	2200      	movs	r2, #0
 8003f42:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003f44:	4b0c      	ldr	r3, [pc, #48]	; (8003f78 <MX_USART3_UART_Init+0x58>)
 8003f46:	220c      	movs	r2, #12
 8003f48:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003f4a:	4b0b      	ldr	r3, [pc, #44]	; (8003f78 <MX_USART3_UART_Init+0x58>)
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003f50:	4b09      	ldr	r3, [pc, #36]	; (8003f78 <MX_USART3_UART_Init+0x58>)
 8003f52:	2200      	movs	r2, #0
 8003f54:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003f56:	4b08      	ldr	r3, [pc, #32]	; (8003f78 <MX_USART3_UART_Init+0x58>)
 8003f58:	2200      	movs	r2, #0
 8003f5a:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003f5c:	4b06      	ldr	r3, [pc, #24]	; (8003f78 <MX_USART3_UART_Init+0x58>)
 8003f5e:	2200      	movs	r2, #0
 8003f60:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003f62:	4805      	ldr	r0, [pc, #20]	; (8003f78 <MX_USART3_UART_Init+0x58>)
 8003f64:	f005 fa54 	bl	8009410 <HAL_UART_Init>
 8003f68:	4603      	mov	r3, r0
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d001      	beq.n	8003f72 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8003f6e:	f7ff fbcb 	bl	8003708 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003f72:	bf00      	nop
 8003f74:	bd80      	pop	{r7, pc}
 8003f76:	bf00      	nop
 8003f78:	200005a8 	.word	0x200005a8
 8003f7c:	40004800 	.word	0x40004800

08003f80 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	b08e      	sub	sp, #56	; 0x38
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f88:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	601a      	str	r2, [r3, #0]
 8003f90:	605a      	str	r2, [r3, #4]
 8003f92:	609a      	str	r2, [r3, #8]
 8003f94:	60da      	str	r2, [r3, #12]
 8003f96:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART4)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	4a4e      	ldr	r2, [pc, #312]	; (80040d8 <HAL_UART_MspInit+0x158>)
 8003f9e:	4293      	cmp	r3, r2
 8003fa0:	d128      	bne.n	8003ff4 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8003fa2:	4b4e      	ldr	r3, [pc, #312]	; (80040dc <HAL_UART_MspInit+0x15c>)
 8003fa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fa6:	4a4d      	ldr	r2, [pc, #308]	; (80040dc <HAL_UART_MspInit+0x15c>)
 8003fa8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8003fac:	6413      	str	r3, [r2, #64]	; 0x40
 8003fae:	4b4b      	ldr	r3, [pc, #300]	; (80040dc <HAL_UART_MspInit+0x15c>)
 8003fb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fb2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003fb6:	623b      	str	r3, [r7, #32]
 8003fb8:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003fba:	4b48      	ldr	r3, [pc, #288]	; (80040dc <HAL_UART_MspInit+0x15c>)
 8003fbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fbe:	4a47      	ldr	r2, [pc, #284]	; (80040dc <HAL_UART_MspInit+0x15c>)
 8003fc0:	f043 0308 	orr.w	r3, r3, #8
 8003fc4:	6313      	str	r3, [r2, #48]	; 0x30
 8003fc6:	4b45      	ldr	r3, [pc, #276]	; (80040dc <HAL_UART_MspInit+0x15c>)
 8003fc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fca:	f003 0308 	and.w	r3, r3, #8
 8003fce:	61fb      	str	r3, [r7, #28]
 8003fd0:	69fb      	ldr	r3, [r7, #28]
    /**UART4 GPIO Configuration
    PD0     ------> UART4_RX
    PD1     ------> UART4_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003fd2:	2303      	movs	r3, #3
 8003fd4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fd6:	2302      	movs	r3, #2
 8003fd8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fda:	2300      	movs	r3, #0
 8003fdc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003fde:	2303      	movs	r3, #3
 8003fe0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8003fe2:	2308      	movs	r3, #8
 8003fe4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003fe6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003fea:	4619      	mov	r1, r3
 8003fec:	483c      	ldr	r0, [pc, #240]	; (80040e0 <HAL_UART_MspInit+0x160>)
 8003fee:	f001 f937 	bl	8005260 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8003ff2:	e06c      	b.n	80040ce <HAL_UART_MspInit+0x14e>
  else if(uartHandle->Instance==USART1)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	4a3a      	ldr	r2, [pc, #232]	; (80040e4 <HAL_UART_MspInit+0x164>)
 8003ffa:	4293      	cmp	r3, r2
 8003ffc:	d139      	bne.n	8004072 <HAL_UART_MspInit+0xf2>
    __HAL_RCC_USART1_CLK_ENABLE();
 8003ffe:	4b37      	ldr	r3, [pc, #220]	; (80040dc <HAL_UART_MspInit+0x15c>)
 8004000:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004002:	4a36      	ldr	r2, [pc, #216]	; (80040dc <HAL_UART_MspInit+0x15c>)
 8004004:	f043 0310 	orr.w	r3, r3, #16
 8004008:	6453      	str	r3, [r2, #68]	; 0x44
 800400a:	4b34      	ldr	r3, [pc, #208]	; (80040dc <HAL_UART_MspInit+0x15c>)
 800400c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800400e:	f003 0310 	and.w	r3, r3, #16
 8004012:	61bb      	str	r3, [r7, #24]
 8004014:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004016:	4b31      	ldr	r3, [pc, #196]	; (80040dc <HAL_UART_MspInit+0x15c>)
 8004018:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800401a:	4a30      	ldr	r2, [pc, #192]	; (80040dc <HAL_UART_MspInit+0x15c>)
 800401c:	f043 0302 	orr.w	r3, r3, #2
 8004020:	6313      	str	r3, [r2, #48]	; 0x30
 8004022:	4b2e      	ldr	r3, [pc, #184]	; (80040dc <HAL_UART_MspInit+0x15c>)
 8004024:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004026:	f003 0302 	and.w	r3, r3, #2
 800402a:	617b      	str	r3, [r7, #20]
 800402c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800402e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004032:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004034:	2302      	movs	r3, #2
 8004036:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004038:	2300      	movs	r3, #0
 800403a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800403c:	2303      	movs	r3, #3
 800403e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8004040:	2304      	movs	r3, #4
 8004042:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004044:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004048:	4619      	mov	r1, r3
 800404a:	4827      	ldr	r0, [pc, #156]	; (80040e8 <HAL_UART_MspInit+0x168>)
 800404c:	f001 f908 	bl	8005260 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8004050:	2340      	movs	r3, #64	; 0x40
 8004052:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004054:	2302      	movs	r3, #2
 8004056:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004058:	2300      	movs	r3, #0
 800405a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800405c:	2303      	movs	r3, #3
 800405e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004060:	2307      	movs	r3, #7
 8004062:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004064:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004068:	4619      	mov	r1, r3
 800406a:	481f      	ldr	r0, [pc, #124]	; (80040e8 <HAL_UART_MspInit+0x168>)
 800406c:	f001 f8f8 	bl	8005260 <HAL_GPIO_Init>
}
 8004070:	e02d      	b.n	80040ce <HAL_UART_MspInit+0x14e>
  else if(uartHandle->Instance==USART3)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	4a1d      	ldr	r2, [pc, #116]	; (80040ec <HAL_UART_MspInit+0x16c>)
 8004078:	4293      	cmp	r3, r2
 800407a:	d128      	bne.n	80040ce <HAL_UART_MspInit+0x14e>
    __HAL_RCC_USART3_CLK_ENABLE();
 800407c:	4b17      	ldr	r3, [pc, #92]	; (80040dc <HAL_UART_MspInit+0x15c>)
 800407e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004080:	4a16      	ldr	r2, [pc, #88]	; (80040dc <HAL_UART_MspInit+0x15c>)
 8004082:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004086:	6413      	str	r3, [r2, #64]	; 0x40
 8004088:	4b14      	ldr	r3, [pc, #80]	; (80040dc <HAL_UART_MspInit+0x15c>)
 800408a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800408c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004090:	613b      	str	r3, [r7, #16]
 8004092:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004094:	4b11      	ldr	r3, [pc, #68]	; (80040dc <HAL_UART_MspInit+0x15c>)
 8004096:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004098:	4a10      	ldr	r2, [pc, #64]	; (80040dc <HAL_UART_MspInit+0x15c>)
 800409a:	f043 0308 	orr.w	r3, r3, #8
 800409e:	6313      	str	r3, [r2, #48]	; 0x30
 80040a0:	4b0e      	ldr	r3, [pc, #56]	; (80040dc <HAL_UART_MspInit+0x15c>)
 80040a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040a4:	f003 0308 	and.w	r3, r3, #8
 80040a8:	60fb      	str	r3, [r7, #12]
 80040aa:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80040ac:	f44f 7340 	mov.w	r3, #768	; 0x300
 80040b0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040b2:	2302      	movs	r3, #2
 80040b4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040b6:	2300      	movs	r3, #0
 80040b8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80040ba:	2303      	movs	r3, #3
 80040bc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80040be:	2307      	movs	r3, #7
 80040c0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80040c2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80040c6:	4619      	mov	r1, r3
 80040c8:	4805      	ldr	r0, [pc, #20]	; (80040e0 <HAL_UART_MspInit+0x160>)
 80040ca:	f001 f8c9 	bl	8005260 <HAL_GPIO_Init>
}
 80040ce:	bf00      	nop
 80040d0:	3738      	adds	r7, #56	; 0x38
 80040d2:	46bd      	mov	sp, r7
 80040d4:	bd80      	pop	{r7, pc}
 80040d6:	bf00      	nop
 80040d8:	40004c00 	.word	0x40004c00
 80040dc:	40023800 	.word	0x40023800
 80040e0:	40020c00 	.word	0x40020c00
 80040e4:	40011000 	.word	0x40011000
 80040e8:	40020400 	.word	0x40020400
 80040ec:	40004800 	.word	0x40004800

080040f0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80040f0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004128 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80040f4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80040f6:	e003      	b.n	8004100 <LoopCopyDataInit>

080040f8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80040f8:	4b0c      	ldr	r3, [pc, #48]	; (800412c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80040fa:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80040fc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80040fe:	3104      	adds	r1, #4

08004100 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8004100:	480b      	ldr	r0, [pc, #44]	; (8004130 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8004102:	4b0c      	ldr	r3, [pc, #48]	; (8004134 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8004104:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8004106:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8004108:	d3f6      	bcc.n	80040f8 <CopyDataInit>
  ldr  r2, =_sbss
 800410a:	4a0b      	ldr	r2, [pc, #44]	; (8004138 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800410c:	e002      	b.n	8004114 <LoopFillZerobss>

0800410e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800410e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8004110:	f842 3b04 	str.w	r3, [r2], #4

08004114 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8004114:	4b09      	ldr	r3, [pc, #36]	; (800413c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8004116:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8004118:	d3f9      	bcc.n	800410e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800411a:	f7ff fcc5 	bl	8003aa8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800411e:	f005 fef9 	bl	8009f14 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004122:	f7fe ff0f 	bl	8002f44 <main>
  bx  lr    
 8004126:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004128:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 800412c:	0800d354 	.word	0x0800d354
  ldr  r0, =_sdata
 8004130:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8004134:	20000284 	.word	0x20000284
  ldr  r2, =_sbss
 8004138:	20000288 	.word	0x20000288
  ldr  r3, = _ebss
 800413c:	20000748 	.word	0x20000748

08004140 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004140:	e7fe      	b.n	8004140 <ADC_IRQHandler>

08004142 <ILI9341_Draw_Filled_Circle>:
    }
}

/*Draw filled circle at X,Y location with specified radius and colour. X and Y represent circles center */
void ILI9341_Draw_Filled_Circle(uint16_t X, uint16_t Y, uint16_t Radius, uint16_t Colour)
{
 8004142:	b590      	push	{r4, r7, lr}
 8004144:	b08b      	sub	sp, #44	; 0x2c
 8004146:	af00      	add	r7, sp, #0
 8004148:	4604      	mov	r4, r0
 800414a:	4608      	mov	r0, r1
 800414c:	4611      	mov	r1, r2
 800414e:	461a      	mov	r2, r3
 8004150:	4623      	mov	r3, r4
 8004152:	80fb      	strh	r3, [r7, #6]
 8004154:	4603      	mov	r3, r0
 8004156:	80bb      	strh	r3, [r7, #4]
 8004158:	460b      	mov	r3, r1
 800415a:	807b      	strh	r3, [r7, #2]
 800415c:	4613      	mov	r3, r2
 800415e:	803b      	strh	r3, [r7, #0]
	
		int x = Radius;
 8004160:	887b      	ldrh	r3, [r7, #2]
 8004162:	627b      	str	r3, [r7, #36]	; 0x24
    int y = 0;
 8004164:	2300      	movs	r3, #0
 8004166:	623b      	str	r3, [r7, #32]
    int xChange = 1 - (Radius << 1);
 8004168:	887b      	ldrh	r3, [r7, #2]
 800416a:	005b      	lsls	r3, r3, #1
 800416c:	f1c3 0301 	rsb	r3, r3, #1
 8004170:	61fb      	str	r3, [r7, #28]
    int yChange = 0;
 8004172:	2300      	movs	r3, #0
 8004174:	61bb      	str	r3, [r7, #24]
    int radiusError = 0;
 8004176:	2300      	movs	r3, #0
 8004178:	617b      	str	r3, [r7, #20]

    while (x >= y)
 800417a:	e061      	b.n	8004240 <ILI9341_Draw_Filled_Circle+0xfe>
    {
        for (int i = X - x; i <= X + x; i++)
 800417c:	88fa      	ldrh	r2, [r7, #6]
 800417e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004180:	1ad3      	subs	r3, r2, r3
 8004182:	613b      	str	r3, [r7, #16]
 8004184:	e018      	b.n	80041b8 <ILI9341_Draw_Filled_Circle+0x76>
        {
            ILI9341_Draw_Pixel(i, Y + y,Colour);
 8004186:	693b      	ldr	r3, [r7, #16]
 8004188:	b298      	uxth	r0, r3
 800418a:	6a3b      	ldr	r3, [r7, #32]
 800418c:	b29a      	uxth	r2, r3
 800418e:	88bb      	ldrh	r3, [r7, #4]
 8004190:	4413      	add	r3, r2
 8004192:	b29b      	uxth	r3, r3
 8004194:	883a      	ldrh	r2, [r7, #0]
 8004196:	4619      	mov	r1, r3
 8004198:	f000 fd02 	bl	8004ba0 <ILI9341_Draw_Pixel>
            ILI9341_Draw_Pixel(i, Y - y,Colour);
 800419c:	693b      	ldr	r3, [r7, #16]
 800419e:	b298      	uxth	r0, r3
 80041a0:	6a3b      	ldr	r3, [r7, #32]
 80041a2:	b29b      	uxth	r3, r3
 80041a4:	88ba      	ldrh	r2, [r7, #4]
 80041a6:	1ad3      	subs	r3, r2, r3
 80041a8:	b29b      	uxth	r3, r3
 80041aa:	883a      	ldrh	r2, [r7, #0]
 80041ac:	4619      	mov	r1, r3
 80041ae:	f000 fcf7 	bl	8004ba0 <ILI9341_Draw_Pixel>
        for (int i = X - x; i <= X + x; i++)
 80041b2:	693b      	ldr	r3, [r7, #16]
 80041b4:	3301      	adds	r3, #1
 80041b6:	613b      	str	r3, [r7, #16]
 80041b8:	88fa      	ldrh	r2, [r7, #6]
 80041ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041bc:	4413      	add	r3, r2
 80041be:	693a      	ldr	r2, [r7, #16]
 80041c0:	429a      	cmp	r2, r3
 80041c2:	dde0      	ble.n	8004186 <ILI9341_Draw_Filled_Circle+0x44>
        }
        for (int i = X - y; i <= X + y; i++)
 80041c4:	88fa      	ldrh	r2, [r7, #6]
 80041c6:	6a3b      	ldr	r3, [r7, #32]
 80041c8:	1ad3      	subs	r3, r2, r3
 80041ca:	60fb      	str	r3, [r7, #12]
 80041cc:	e018      	b.n	8004200 <ILI9341_Draw_Filled_Circle+0xbe>
        {
            ILI9341_Draw_Pixel(i, Y + x,Colour);
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	b298      	uxth	r0, r3
 80041d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041d4:	b29a      	uxth	r2, r3
 80041d6:	88bb      	ldrh	r3, [r7, #4]
 80041d8:	4413      	add	r3, r2
 80041da:	b29b      	uxth	r3, r3
 80041dc:	883a      	ldrh	r2, [r7, #0]
 80041de:	4619      	mov	r1, r3
 80041e0:	f000 fcde 	bl	8004ba0 <ILI9341_Draw_Pixel>
            ILI9341_Draw_Pixel(i, Y - x,Colour);
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	b298      	uxth	r0, r3
 80041e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041ea:	b29b      	uxth	r3, r3
 80041ec:	88ba      	ldrh	r2, [r7, #4]
 80041ee:	1ad3      	subs	r3, r2, r3
 80041f0:	b29b      	uxth	r3, r3
 80041f2:	883a      	ldrh	r2, [r7, #0]
 80041f4:	4619      	mov	r1, r3
 80041f6:	f000 fcd3 	bl	8004ba0 <ILI9341_Draw_Pixel>
        for (int i = X - y; i <= X + y; i++)
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	3301      	adds	r3, #1
 80041fe:	60fb      	str	r3, [r7, #12]
 8004200:	88fa      	ldrh	r2, [r7, #6]
 8004202:	6a3b      	ldr	r3, [r7, #32]
 8004204:	4413      	add	r3, r2
 8004206:	68fa      	ldr	r2, [r7, #12]
 8004208:	429a      	cmp	r2, r3
 800420a:	dde0      	ble.n	80041ce <ILI9341_Draw_Filled_Circle+0x8c>
        }

        y++;
 800420c:	6a3b      	ldr	r3, [r7, #32]
 800420e:	3301      	adds	r3, #1
 8004210:	623b      	str	r3, [r7, #32]
        radiusError += yChange;
 8004212:	697a      	ldr	r2, [r7, #20]
 8004214:	69bb      	ldr	r3, [r7, #24]
 8004216:	4413      	add	r3, r2
 8004218:	617b      	str	r3, [r7, #20]
        yChange += 2;
 800421a:	69bb      	ldr	r3, [r7, #24]
 800421c:	3302      	adds	r3, #2
 800421e:	61bb      	str	r3, [r7, #24]
        if (((radiusError << 1) + xChange) > 0)
 8004220:	697b      	ldr	r3, [r7, #20]
 8004222:	005a      	lsls	r2, r3, #1
 8004224:	69fb      	ldr	r3, [r7, #28]
 8004226:	4413      	add	r3, r2
 8004228:	2b00      	cmp	r3, #0
 800422a:	dd09      	ble.n	8004240 <ILI9341_Draw_Filled_Circle+0xfe>
        {
            x--;
 800422c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800422e:	3b01      	subs	r3, #1
 8004230:	627b      	str	r3, [r7, #36]	; 0x24
            radiusError += xChange;
 8004232:	697a      	ldr	r2, [r7, #20]
 8004234:	69fb      	ldr	r3, [r7, #28]
 8004236:	4413      	add	r3, r2
 8004238:	617b      	str	r3, [r7, #20]
            xChange += 2;
 800423a:	69fb      	ldr	r3, [r7, #28]
 800423c:	3302      	adds	r3, #2
 800423e:	61fb      	str	r3, [r7, #28]
    while (x >= y)
 8004240:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004242:	6a3b      	ldr	r3, [r7, #32]
 8004244:	429a      	cmp	r2, r3
 8004246:	da99      	bge.n	800417c <ILI9341_Draw_Filled_Circle+0x3a>
        }
    }
		//Really slow implementation, will require future overhaul
		//TODO:	https://stackoverflow.com/questions/1201200/fast-algorithm-for-drawing-filled-circles	
}
 8004248:	bf00      	nop
 800424a:	bf00      	nop
 800424c:	372c      	adds	r7, #44	; 0x2c
 800424e:	46bd      	mov	sp, r7
 8004250:	bd90      	pop	{r4, r7, pc}

08004252 <ILI9341_Draw_Hollow_Rectangle_Coord>:

/*Draw a hollow rectangle between positions X0,Y0 and X1,Y1 with specified colour*/
void ILI9341_Draw_Hollow_Rectangle_Coord(uint16_t X0, uint16_t Y0, uint16_t X1, uint16_t Y1, uint16_t Colour)
{
 8004252:	b590      	push	{r4, r7, lr}
 8004254:	b087      	sub	sp, #28
 8004256:	af00      	add	r7, sp, #0
 8004258:	4604      	mov	r4, r0
 800425a:	4608      	mov	r0, r1
 800425c:	4611      	mov	r1, r2
 800425e:	461a      	mov	r2, r3
 8004260:	4623      	mov	r3, r4
 8004262:	80fb      	strh	r3, [r7, #6]
 8004264:	4603      	mov	r3, r0
 8004266:	80bb      	strh	r3, [r7, #4]
 8004268:	460b      	mov	r3, r1
 800426a:	807b      	strh	r3, [r7, #2]
 800426c:	4613      	mov	r3, r2
 800426e:	803b      	strh	r3, [r7, #0]
	uint16_t 	X_length = 0;
 8004270:	2300      	movs	r3, #0
 8004272:	82fb      	strh	r3, [r7, #22]
	uint16_t 	Y_length = 0;
 8004274:	2300      	movs	r3, #0
 8004276:	82bb      	strh	r3, [r7, #20]
	uint8_t		Negative_X = 0;
 8004278:	2300      	movs	r3, #0
 800427a:	74fb      	strb	r3, [r7, #19]
	uint8_t 	Negative_Y = 0;
 800427c:	2300      	movs	r3, #0
 800427e:	74bb      	strb	r3, [r7, #18]
	float 		Calc_Negative = 0;
 8004280:	f04f 0300 	mov.w	r3, #0
 8004284:	60fb      	str	r3, [r7, #12]
	
	Calc_Negative = X1 - X0;
 8004286:	887a      	ldrh	r2, [r7, #2]
 8004288:	88fb      	ldrh	r3, [r7, #6]
 800428a:	1ad3      	subs	r3, r2, r3
 800428c:	ee07 3a90 	vmov	s15, r3
 8004290:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004294:	edc7 7a03 	vstr	s15, [r7, #12]
	if(Calc_Negative < 0) Negative_X = 1;
 8004298:	edd7 7a03 	vldr	s15, [r7, #12]
 800429c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80042a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042a4:	d501      	bpl.n	80042aa <ILI9341_Draw_Hollow_Rectangle_Coord+0x58>
 80042a6:	2301      	movs	r3, #1
 80042a8:	74fb      	strb	r3, [r7, #19]
	Calc_Negative = 0;
 80042aa:	f04f 0300 	mov.w	r3, #0
 80042ae:	60fb      	str	r3, [r7, #12]
	
	Calc_Negative = Y1 - Y0;
 80042b0:	883a      	ldrh	r2, [r7, #0]
 80042b2:	88bb      	ldrh	r3, [r7, #4]
 80042b4:	1ad3      	subs	r3, r2, r3
 80042b6:	ee07 3a90 	vmov	s15, r3
 80042ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80042be:	edc7 7a03 	vstr	s15, [r7, #12]
	if(Calc_Negative < 0) Negative_Y = 1;
 80042c2:	edd7 7a03 	vldr	s15, [r7, #12]
 80042c6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80042ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042ce:	d501      	bpl.n	80042d4 <ILI9341_Draw_Hollow_Rectangle_Coord+0x82>
 80042d0:	2301      	movs	r3, #1
 80042d2:	74bb      	strb	r3, [r7, #18]
	
	
	//DRAW HORIZONTAL!
	if(!Negative_X)
 80042d4:	7cfb      	ldrb	r3, [r7, #19]
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d104      	bne.n	80042e4 <ILI9341_Draw_Hollow_Rectangle_Coord+0x92>
	{
		X_length = X1 - X0;		
 80042da:	887a      	ldrh	r2, [r7, #2]
 80042dc:	88fb      	ldrh	r3, [r7, #6]
 80042de:	1ad3      	subs	r3, r2, r3
 80042e0:	82fb      	strh	r3, [r7, #22]
 80042e2:	e003      	b.n	80042ec <ILI9341_Draw_Hollow_Rectangle_Coord+0x9a>
	}
	else
	{
		X_length = X0 - X1;		
 80042e4:	88fa      	ldrh	r2, [r7, #6]
 80042e6:	887b      	ldrh	r3, [r7, #2]
 80042e8:	1ad3      	subs	r3, r2, r3
 80042ea:	82fb      	strh	r3, [r7, #22]
	}
	ILI9341_Draw_Horizontal_Line(X0, Y0, X_length, Colour);
 80042ec:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80042ee:	8afa      	ldrh	r2, [r7, #22]
 80042f0:	88b9      	ldrh	r1, [r7, #4]
 80042f2:	88f8      	ldrh	r0, [r7, #6]
 80042f4:	f000 fd8a 	bl	8004e0c <ILI9341_Draw_Horizontal_Line>
	ILI9341_Draw_Horizontal_Line(X0, Y1, X_length, Colour);
 80042f8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80042fa:	8afa      	ldrh	r2, [r7, #22]
 80042fc:	8839      	ldrh	r1, [r7, #0]
 80042fe:	88f8      	ldrh	r0, [r7, #6]
 8004300:	f000 fd84 	bl	8004e0c <ILI9341_Draw_Horizontal_Line>
	
	
	
	//DRAW VERTICAL!
	if(!Negative_Y)
 8004304:	7cbb      	ldrb	r3, [r7, #18]
 8004306:	2b00      	cmp	r3, #0
 8004308:	d104      	bne.n	8004314 <ILI9341_Draw_Hollow_Rectangle_Coord+0xc2>
	{
		Y_length = Y1 - Y0;		
 800430a:	883a      	ldrh	r2, [r7, #0]
 800430c:	88bb      	ldrh	r3, [r7, #4]
 800430e:	1ad3      	subs	r3, r2, r3
 8004310:	82bb      	strh	r3, [r7, #20]
 8004312:	e003      	b.n	800431c <ILI9341_Draw_Hollow_Rectangle_Coord+0xca>
	}
	else
	{
		Y_length = Y0 - Y1;		
 8004314:	88ba      	ldrh	r2, [r7, #4]
 8004316:	883b      	ldrh	r3, [r7, #0]
 8004318:	1ad3      	subs	r3, r2, r3
 800431a:	82bb      	strh	r3, [r7, #20]
	}
	ILI9341_Draw_Vertical_Line(X0, Y0, Y_length, Colour);
 800431c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800431e:	8aba      	ldrh	r2, [r7, #20]
 8004320:	88b9      	ldrh	r1, [r7, #4]
 8004322:	88f8      	ldrh	r0, [r7, #6]
 8004324:	f000 fdb6 	bl	8004e94 <ILI9341_Draw_Vertical_Line>
	ILI9341_Draw_Vertical_Line(X1, Y0, Y_length, Colour);
 8004328:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800432a:	8aba      	ldrh	r2, [r7, #20]
 800432c:	88b9      	ldrh	r1, [r7, #4]
 800432e:	8878      	ldrh	r0, [r7, #2]
 8004330:	f000 fdb0 	bl	8004e94 <ILI9341_Draw_Vertical_Line>
	
	if((X_length > 0)||(Y_length > 0)) 
 8004334:	8afb      	ldrh	r3, [r7, #22]
 8004336:	2b00      	cmp	r3, #0
 8004338:	d102      	bne.n	8004340 <ILI9341_Draw_Hollow_Rectangle_Coord+0xee>
 800433a:	8abb      	ldrh	r3, [r7, #20]
 800433c:	2b00      	cmp	r3, #0
 800433e:	d005      	beq.n	800434c <ILI9341_Draw_Hollow_Rectangle_Coord+0xfa>
	{
		ILI9341_Draw_Pixel(X1, Y1, Colour);
 8004340:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8004342:	8839      	ldrh	r1, [r7, #0]
 8004344:	887b      	ldrh	r3, [r7, #2]
 8004346:	4618      	mov	r0, r3
 8004348:	f000 fc2a 	bl	8004ba0 <ILI9341_Draw_Pixel>
	}
	
}
 800434c:	bf00      	nop
 800434e:	371c      	adds	r7, #28
 8004350:	46bd      	mov	sp, r7
 8004352:	bd90      	pop	{r4, r7, pc}

08004354 <ILI9341_Draw_Filled_Rectangle_Coord>:

/*Draw a filled rectangle between positions X0,Y0 and X1,Y1 with specified colour*/
void ILI9341_Draw_Filled_Rectangle_Coord(uint16_t X0, uint16_t Y0, uint16_t X1, uint16_t Y1, uint16_t Colour)
{
 8004354:	b590      	push	{r4, r7, lr}
 8004356:	b089      	sub	sp, #36	; 0x24
 8004358:	af02      	add	r7, sp, #8
 800435a:	4604      	mov	r4, r0
 800435c:	4608      	mov	r0, r1
 800435e:	4611      	mov	r1, r2
 8004360:	461a      	mov	r2, r3
 8004362:	4623      	mov	r3, r4
 8004364:	80fb      	strh	r3, [r7, #6]
 8004366:	4603      	mov	r3, r0
 8004368:	80bb      	strh	r3, [r7, #4]
 800436a:	460b      	mov	r3, r1
 800436c:	807b      	strh	r3, [r7, #2]
 800436e:	4613      	mov	r3, r2
 8004370:	803b      	strh	r3, [r7, #0]
	uint16_t 	X_length = 0;
 8004372:	2300      	movs	r3, #0
 8004374:	82fb      	strh	r3, [r7, #22]
	uint16_t 	Y_length = 0;
 8004376:	2300      	movs	r3, #0
 8004378:	82bb      	strh	r3, [r7, #20]
	uint8_t		Negative_X = 0;
 800437a:	2300      	movs	r3, #0
 800437c:	74fb      	strb	r3, [r7, #19]
	uint8_t 	Negative_Y = 0;
 800437e:	2300      	movs	r3, #0
 8004380:	74bb      	strb	r3, [r7, #18]
	int32_t 	Calc_Negative = 0;
 8004382:	2300      	movs	r3, #0
 8004384:	60bb      	str	r3, [r7, #8]
	
	uint16_t X0_true = 0;
 8004386:	2300      	movs	r3, #0
 8004388:	823b      	strh	r3, [r7, #16]
	uint16_t Y0_true = 0;
 800438a:	2300      	movs	r3, #0
 800438c:	81fb      	strh	r3, [r7, #14]
	
	Calc_Negative = X1 - X0;
 800438e:	887a      	ldrh	r2, [r7, #2]
 8004390:	88fb      	ldrh	r3, [r7, #6]
 8004392:	1ad3      	subs	r3, r2, r3
 8004394:	60bb      	str	r3, [r7, #8]
	if(Calc_Negative < 0) Negative_X = 1;
 8004396:	68bb      	ldr	r3, [r7, #8]
 8004398:	2b00      	cmp	r3, #0
 800439a:	da01      	bge.n	80043a0 <ILI9341_Draw_Filled_Rectangle_Coord+0x4c>
 800439c:	2301      	movs	r3, #1
 800439e:	74fb      	strb	r3, [r7, #19]
	Calc_Negative = 0;
 80043a0:	2300      	movs	r3, #0
 80043a2:	60bb      	str	r3, [r7, #8]
	
	Calc_Negative = Y1 - Y0;
 80043a4:	883a      	ldrh	r2, [r7, #0]
 80043a6:	88bb      	ldrh	r3, [r7, #4]
 80043a8:	1ad3      	subs	r3, r2, r3
 80043aa:	60bb      	str	r3, [r7, #8]
	if(Calc_Negative < 0) Negative_Y = 1;
 80043ac:	68bb      	ldr	r3, [r7, #8]
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	da01      	bge.n	80043b6 <ILI9341_Draw_Filled_Rectangle_Coord+0x62>
 80043b2:	2301      	movs	r3, #1
 80043b4:	74bb      	strb	r3, [r7, #18]
	
	
	//DRAW HORIZONTAL!
	if(!Negative_X)
 80043b6:	7cfb      	ldrb	r3, [r7, #19]
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d106      	bne.n	80043ca <ILI9341_Draw_Filled_Rectangle_Coord+0x76>
	{
		X_length = X1 - X0;
 80043bc:	887a      	ldrh	r2, [r7, #2]
 80043be:	88fb      	ldrh	r3, [r7, #6]
 80043c0:	1ad3      	subs	r3, r2, r3
 80043c2:	82fb      	strh	r3, [r7, #22]
		X0_true = X0;
 80043c4:	88fb      	ldrh	r3, [r7, #6]
 80043c6:	823b      	strh	r3, [r7, #16]
 80043c8:	e005      	b.n	80043d6 <ILI9341_Draw_Filled_Rectangle_Coord+0x82>
	}
	else
	{
		X_length = X0 - X1;
 80043ca:	88fa      	ldrh	r2, [r7, #6]
 80043cc:	887b      	ldrh	r3, [r7, #2]
 80043ce:	1ad3      	subs	r3, r2, r3
 80043d0:	82fb      	strh	r3, [r7, #22]
		X0_true = X1;
 80043d2:	887b      	ldrh	r3, [r7, #2]
 80043d4:	823b      	strh	r3, [r7, #16]
	}
	
	//DRAW VERTICAL!
	if(!Negative_Y)
 80043d6:	7cbb      	ldrb	r3, [r7, #18]
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d106      	bne.n	80043ea <ILI9341_Draw_Filled_Rectangle_Coord+0x96>
	{
		Y_length = Y1 - Y0;
 80043dc:	883a      	ldrh	r2, [r7, #0]
 80043de:	88bb      	ldrh	r3, [r7, #4]
 80043e0:	1ad3      	subs	r3, r2, r3
 80043e2:	82bb      	strh	r3, [r7, #20]
		Y0_true = Y0;		
 80043e4:	88bb      	ldrh	r3, [r7, #4]
 80043e6:	81fb      	strh	r3, [r7, #14]
 80043e8:	e005      	b.n	80043f6 <ILI9341_Draw_Filled_Rectangle_Coord+0xa2>
	}
	else
	{
		Y_length = Y0 - Y1;
 80043ea:	88ba      	ldrh	r2, [r7, #4]
 80043ec:	883b      	ldrh	r3, [r7, #0]
 80043ee:	1ad3      	subs	r3, r2, r3
 80043f0:	82bb      	strh	r3, [r7, #20]
		Y0_true = Y1;	
 80043f2:	883b      	ldrh	r3, [r7, #0]
 80043f4:	81fb      	strh	r3, [r7, #14]
	}
	
	ILI9341_Draw_Rectangle(X0_true, Y0_true, X_length, Y_length, Colour);	
 80043f6:	8abc      	ldrh	r4, [r7, #20]
 80043f8:	8afa      	ldrh	r2, [r7, #22]
 80043fa:	89f9      	ldrh	r1, [r7, #14]
 80043fc:	8a38      	ldrh	r0, [r7, #16]
 80043fe:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8004400:	9300      	str	r3, [sp, #0]
 8004402:	4623      	mov	r3, r4
 8004404:	f000 fca6 	bl	8004d54 <ILI9341_Draw_Rectangle>
}
 8004408:	bf00      	nop
 800440a:	371c      	adds	r7, #28
 800440c:	46bd      	mov	sp, r7
 800440e:	bd90      	pop	{r4, r7, pc}

08004410 <ILI9341_Draw_Char>:

/*Draws a character (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Char(char Character, uint8_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour) 
{
 8004410:	b590      	push	{r4, r7, lr}
 8004412:	b089      	sub	sp, #36	; 0x24
 8004414:	af02      	add	r7, sp, #8
 8004416:	4604      	mov	r4, r0
 8004418:	4608      	mov	r0, r1
 800441a:	4611      	mov	r1, r2
 800441c:	461a      	mov	r2, r3
 800441e:	4623      	mov	r3, r4
 8004420:	71fb      	strb	r3, [r7, #7]
 8004422:	4603      	mov	r3, r0
 8004424:	71bb      	strb	r3, [r7, #6]
 8004426:	460b      	mov	r3, r1
 8004428:	717b      	strb	r3, [r7, #5]
 800442a:	4613      	mov	r3, r2
 800442c:	807b      	strh	r3, [r7, #2]
		uint8_t 	function_char;
    uint8_t 	i,j;
		
		function_char = Character;
 800442e:	79fb      	ldrb	r3, [r7, #7]
 8004430:	75fb      	strb	r3, [r7, #23]
		
    if (function_char < ' ') {
 8004432:	7dfb      	ldrb	r3, [r7, #23]
 8004434:	2b1f      	cmp	r3, #31
 8004436:	d802      	bhi.n	800443e <ILI9341_Draw_Char+0x2e>
        Character = 0;
 8004438:	2300      	movs	r3, #0
 800443a:	71fb      	strb	r3, [r7, #7]
 800443c:	e002      	b.n	8004444 <ILI9341_Draw_Char+0x34>
    } else {
        function_char -= 32;
 800443e:	7dfb      	ldrb	r3, [r7, #23]
 8004440:	3b20      	subs	r3, #32
 8004442:	75fb      	strb	r3, [r7, #23]
		}
   	
		char temp[CHAR_WIDTH];
		for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 8004444:	2300      	movs	r3, #0
 8004446:	753b      	strb	r3, [r7, #20]
 8004448:	e012      	b.n	8004470 <ILI9341_Draw_Char+0x60>
		{
		temp[k] = font[function_char][k];
 800444a:	7dfa      	ldrb	r2, [r7, #23]
 800444c:	7d38      	ldrb	r0, [r7, #20]
 800444e:	7d39      	ldrb	r1, [r7, #20]
 8004450:	4c3c      	ldr	r4, [pc, #240]	; (8004544 <ILI9341_Draw_Char+0x134>)
 8004452:	4613      	mov	r3, r2
 8004454:	005b      	lsls	r3, r3, #1
 8004456:	4413      	add	r3, r2
 8004458:	005b      	lsls	r3, r3, #1
 800445a:	4423      	add	r3, r4
 800445c:	4403      	add	r3, r0
 800445e:	781a      	ldrb	r2, [r3, #0]
 8004460:	f107 0318 	add.w	r3, r7, #24
 8004464:	440b      	add	r3, r1
 8004466:	f803 2c0c 	strb.w	r2, [r3, #-12]
		for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 800446a:	7d3b      	ldrb	r3, [r7, #20]
 800446c:	3301      	adds	r3, #1
 800446e:	753b      	strb	r3, [r7, #20]
 8004470:	7d3b      	ldrb	r3, [r7, #20]
 8004472:	2b05      	cmp	r3, #5
 8004474:	d9e9      	bls.n	800444a <ILI9341_Draw_Char+0x3a>
		}
		
    // Draw pixels
		ILI9341_Draw_Rectangle(X, Y, CHAR_WIDTH*Size, CHAR_HEIGHT*Size, Background_Colour);
 8004476:	79bb      	ldrb	r3, [r7, #6]
 8004478:	b298      	uxth	r0, r3
 800447a:	797b      	ldrb	r3, [r7, #5]
 800447c:	b299      	uxth	r1, r3
 800447e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8004480:	461a      	mov	r2, r3
 8004482:	0052      	lsls	r2, r2, #1
 8004484:	4413      	add	r3, r2
 8004486:	005b      	lsls	r3, r3, #1
 8004488:	b29a      	uxth	r2, r3
 800448a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800448c:	00db      	lsls	r3, r3, #3
 800448e:	b29c      	uxth	r4, r3
 8004490:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8004492:	9300      	str	r3, [sp, #0]
 8004494:	4623      	mov	r3, r4
 8004496:	f000 fc5d 	bl	8004d54 <ILI9341_Draw_Rectangle>
    for (j=0; j<CHAR_WIDTH; j++) {
 800449a:	2300      	movs	r3, #0
 800449c:	757b      	strb	r3, [r7, #21]
 800449e:	e048      	b.n	8004532 <ILI9341_Draw_Char+0x122>
        for (i=0; i<CHAR_HEIGHT; i++) {
 80044a0:	2300      	movs	r3, #0
 80044a2:	75bb      	strb	r3, [r7, #22]
 80044a4:	e03f      	b.n	8004526 <ILI9341_Draw_Char+0x116>
            if (temp[j] & (1<<i)) {			
 80044a6:	7d7b      	ldrb	r3, [r7, #21]
 80044a8:	f107 0218 	add.w	r2, r7, #24
 80044ac:	4413      	add	r3, r2
 80044ae:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80044b2:	461a      	mov	r2, r3
 80044b4:	7dbb      	ldrb	r3, [r7, #22]
 80044b6:	fa42 f303 	asr.w	r3, r2, r3
 80044ba:	f003 0301 	and.w	r3, r3, #1
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d02e      	beq.n	8004520 <ILI9341_Draw_Char+0x110>
							if(Size == 1)
 80044c2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80044c4:	2b01      	cmp	r3, #1
 80044c6:	d110      	bne.n	80044ea <ILI9341_Draw_Char+0xda>
							{
              ILI9341_Draw_Pixel(X+j, Y+i, Colour);
 80044c8:	79bb      	ldrb	r3, [r7, #6]
 80044ca:	b29a      	uxth	r2, r3
 80044cc:	7d7b      	ldrb	r3, [r7, #21]
 80044ce:	b29b      	uxth	r3, r3
 80044d0:	4413      	add	r3, r2
 80044d2:	b298      	uxth	r0, r3
 80044d4:	797b      	ldrb	r3, [r7, #5]
 80044d6:	b29a      	uxth	r2, r3
 80044d8:	7dbb      	ldrb	r3, [r7, #22]
 80044da:	b29b      	uxth	r3, r3
 80044dc:	4413      	add	r3, r2
 80044de:	b29b      	uxth	r3, r3
 80044e0:	887a      	ldrh	r2, [r7, #2]
 80044e2:	4619      	mov	r1, r3
 80044e4:	f000 fb5c 	bl	8004ba0 <ILI9341_Draw_Pixel>
 80044e8:	e01a      	b.n	8004520 <ILI9341_Draw_Char+0x110>
							}
							else
							{
							ILI9341_Draw_Rectangle(X+(j*Size), Y+(i*Size), Size, Size, Colour);
 80044ea:	79bb      	ldrb	r3, [r7, #6]
 80044ec:	b29a      	uxth	r2, r3
 80044ee:	7d7b      	ldrb	r3, [r7, #21]
 80044f0:	b29b      	uxth	r3, r3
 80044f2:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 80044f4:	fb11 f303 	smulbb	r3, r1, r3
 80044f8:	b29b      	uxth	r3, r3
 80044fa:	4413      	add	r3, r2
 80044fc:	b298      	uxth	r0, r3
 80044fe:	797b      	ldrb	r3, [r7, #5]
 8004500:	b29a      	uxth	r2, r3
 8004502:	7dbb      	ldrb	r3, [r7, #22]
 8004504:	b29b      	uxth	r3, r3
 8004506:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 8004508:	fb11 f303 	smulbb	r3, r1, r3
 800450c:	b29b      	uxth	r3, r3
 800450e:	4413      	add	r3, r2
 8004510:	b299      	uxth	r1, r3
 8004512:	8d3c      	ldrh	r4, [r7, #40]	; 0x28
 8004514:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8004516:	887b      	ldrh	r3, [r7, #2]
 8004518:	9300      	str	r3, [sp, #0]
 800451a:	4623      	mov	r3, r4
 800451c:	f000 fc1a 	bl	8004d54 <ILI9341_Draw_Rectangle>
        for (i=0; i<CHAR_HEIGHT; i++) {
 8004520:	7dbb      	ldrb	r3, [r7, #22]
 8004522:	3301      	adds	r3, #1
 8004524:	75bb      	strb	r3, [r7, #22]
 8004526:	7dbb      	ldrb	r3, [r7, #22]
 8004528:	2b07      	cmp	r3, #7
 800452a:	d9bc      	bls.n	80044a6 <ILI9341_Draw_Char+0x96>
    for (j=0; j<CHAR_WIDTH; j++) {
 800452c:	7d7b      	ldrb	r3, [r7, #21]
 800452e:	3301      	adds	r3, #1
 8004530:	757b      	strb	r3, [r7, #21]
 8004532:	7d7b      	ldrb	r3, [r7, #21]
 8004534:	2b05      	cmp	r3, #5
 8004536:	d9b3      	bls.n	80044a0 <ILI9341_Draw_Char+0x90>
							}
            }						
        }
    }
}
 8004538:	bf00      	nop
 800453a:	bf00      	nop
 800453c:	371c      	adds	r7, #28
 800453e:	46bd      	mov	sp, r7
 8004540:	bd90      	pop	{r4, r7, pc}
 8004542:	bf00      	nop
 8004544:	0800cd24 	.word	0x0800cd24

08004548 <ILI9341_Draw_Text>:

/*Draws an array of characters (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Text(const char* Text, uint8_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour)
{
 8004548:	b590      	push	{r4, r7, lr}
 800454a:	b085      	sub	sp, #20
 800454c:	af02      	add	r7, sp, #8
 800454e:	6078      	str	r0, [r7, #4]
 8004550:	4608      	mov	r0, r1
 8004552:	4611      	mov	r1, r2
 8004554:	461a      	mov	r2, r3
 8004556:	4603      	mov	r3, r0
 8004558:	70fb      	strb	r3, [r7, #3]
 800455a:	460b      	mov	r3, r1
 800455c:	70bb      	strb	r3, [r7, #2]
 800455e:	4613      	mov	r3, r2
 8004560:	803b      	strh	r3, [r7, #0]
    while (*Text) {
 8004562:	e017      	b.n	8004594 <ILI9341_Draw_Text+0x4c>
        ILI9341_Draw_Char(*Text++, X, Y, Colour, Size, Background_Colour);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	1c5a      	adds	r2, r3, #1
 8004568:	607a      	str	r2, [r7, #4]
 800456a:	7818      	ldrb	r0, [r3, #0]
 800456c:	883c      	ldrh	r4, [r7, #0]
 800456e:	78ba      	ldrb	r2, [r7, #2]
 8004570:	78f9      	ldrb	r1, [r7, #3]
 8004572:	8bbb      	ldrh	r3, [r7, #28]
 8004574:	9301      	str	r3, [sp, #4]
 8004576:	8b3b      	ldrh	r3, [r7, #24]
 8004578:	9300      	str	r3, [sp, #0]
 800457a:	4623      	mov	r3, r4
 800457c:	f7ff ff48 	bl	8004410 <ILI9341_Draw_Char>
        X += CHAR_WIDTH*Size;
 8004580:	8b3b      	ldrh	r3, [r7, #24]
 8004582:	b2db      	uxtb	r3, r3
 8004584:	461a      	mov	r2, r3
 8004586:	0052      	lsls	r2, r2, #1
 8004588:	4413      	add	r3, r2
 800458a:	005b      	lsls	r3, r3, #1
 800458c:	b2da      	uxtb	r2, r3
 800458e:	78fb      	ldrb	r3, [r7, #3]
 8004590:	4413      	add	r3, r2
 8004592:	70fb      	strb	r3, [r7, #3]
    while (*Text) {
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	781b      	ldrb	r3, [r3, #0]
 8004598:	2b00      	cmp	r3, #0
 800459a:	d1e3      	bne.n	8004564 <ILI9341_Draw_Text+0x1c>
    }
}
 800459c:	bf00      	nop
 800459e:	bf00      	nop
 80045a0:	370c      	adds	r7, #12
 80045a2:	46bd      	mov	sp, r7
 80045a4:	bd90      	pop	{r4, r7, pc}
	...

080045a8 <ILI9341_SPI_Init>:
volatile uint16_t LCD_HEIGHT = ILI9341_SCREEN_HEIGHT;
volatile uint16_t LCD_WIDTH	 = ILI9341_SCREEN_WIDTH;

/* Initialize SPI */
void ILI9341_SPI_Init(void)
{
 80045a8:	b580      	push	{r7, lr}
 80045aa:	af00      	add	r7, sp, #0
MX_SPI5_Init();																							//SPI INIT
 80045ac:	f7ff f8e4 	bl	8003778 <MX_SPI5_Init>
MX_GPIO_Init();																							//GPIO INIT
 80045b0:	f7fc f9a6 	bl	8000900 <MX_GPIO_Init>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//CS OFF
 80045b4:	2200      	movs	r2, #0
 80045b6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80045ba:	4802      	ldr	r0, [pc, #8]	; (80045c4 <ILI9341_SPI_Init+0x1c>)
 80045bc:	f001 f814 	bl	80055e8 <HAL_GPIO_WritePin>
}
 80045c0:	bf00      	nop
 80045c2:	bd80      	pop	{r7, pc}
 80045c4:	40020800 	.word	0x40020800

080045c8 <ILI9341_SPI_Send>:

/*Send data (char) to LCD*/
void ILI9341_SPI_Send(unsigned char SPI_Data)
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	b082      	sub	sp, #8
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	4603      	mov	r3, r0
 80045d0:	71fb      	strb	r3, [r7, #7]
HAL_SPI_Transmit(HSPI_INSTANCE, &SPI_Data, 1, 1);
 80045d2:	1df9      	adds	r1, r7, #7
 80045d4:	2301      	movs	r3, #1
 80045d6:	2201      	movs	r2, #1
 80045d8:	4803      	ldr	r0, [pc, #12]	; (80045e8 <ILI9341_SPI_Send+0x20>)
 80045da:	f003 fa0c 	bl	80079f6 <HAL_SPI_Transmit>
}
 80045de:	bf00      	nop
 80045e0:	3708      	adds	r7, #8
 80045e2:	46bd      	mov	sp, r7
 80045e4:	bd80      	pop	{r7, pc}
 80045e6:	bf00      	nop
 80045e8:	20000460 	.word	0x20000460

080045ec <ILI9341_Write_Command>:

/* Send command (char) to LCD */
void ILI9341_Write_Command(uint8_t Command)
{
 80045ec:	b580      	push	{r7, lr}
 80045ee:	b082      	sub	sp, #8
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	4603      	mov	r3, r0
 80045f4:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80045f6:	2200      	movs	r2, #0
 80045f8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80045fc:	480b      	ldr	r0, [pc, #44]	; (800462c <ILI9341_Write_Command+0x40>)
 80045fe:	f000 fff3 	bl	80055e8 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8004602:	2200      	movs	r2, #0
 8004604:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004608:	4808      	ldr	r0, [pc, #32]	; (800462c <ILI9341_Write_Command+0x40>)
 800460a:	f000 ffed 	bl	80055e8 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Command);
 800460e:	79fb      	ldrb	r3, [r7, #7]
 8004610:	4618      	mov	r0, r3
 8004612:	f7ff ffd9 	bl	80045c8 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);		
 8004616:	2201      	movs	r2, #1
 8004618:	f44f 7180 	mov.w	r1, #256	; 0x100
 800461c:	4803      	ldr	r0, [pc, #12]	; (800462c <ILI9341_Write_Command+0x40>)
 800461e:	f000 ffe3 	bl	80055e8 <HAL_GPIO_WritePin>
}
 8004622:	bf00      	nop
 8004624:	3708      	adds	r7, #8
 8004626:	46bd      	mov	sp, r7
 8004628:	bd80      	pop	{r7, pc}
 800462a:	bf00      	nop
 800462c:	40020800 	.word	0x40020800

08004630 <ILI9341_Write_Data>:

/* Send Data (char) to LCD */
void ILI9341_Write_Data(uint8_t Data)
{
 8004630:	b580      	push	{r7, lr}
 8004632:	b082      	sub	sp, #8
 8004634:	af00      	add	r7, sp, #0
 8004636:	4603      	mov	r3, r0
 8004638:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 800463a:	2201      	movs	r2, #1
 800463c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004640:	480b      	ldr	r0, [pc, #44]	; (8004670 <ILI9341_Write_Data+0x40>)
 8004642:	f000 ffd1 	bl	80055e8 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8004646:	2200      	movs	r2, #0
 8004648:	f44f 7180 	mov.w	r1, #256	; 0x100
 800464c:	4808      	ldr	r0, [pc, #32]	; (8004670 <ILI9341_Write_Data+0x40>)
 800464e:	f000 ffcb 	bl	80055e8 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Data);	
 8004652:	79fb      	ldrb	r3, [r7, #7]
 8004654:	4618      	mov	r0, r3
 8004656:	f7ff ffb7 	bl	80045c8 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 800465a:	2201      	movs	r2, #1
 800465c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004660:	4803      	ldr	r0, [pc, #12]	; (8004670 <ILI9341_Write_Data+0x40>)
 8004662:	f000 ffc1 	bl	80055e8 <HAL_GPIO_WritePin>
}
 8004666:	bf00      	nop
 8004668:	3708      	adds	r7, #8
 800466a:	46bd      	mov	sp, r7
 800466c:	bd80      	pop	{r7, pc}
 800466e:	bf00      	nop
 8004670:	40020800 	.word	0x40020800

08004674 <ILI9341_Set_Address>:

/* Set Address - Location block - to draw into */
void ILI9341_Set_Address(uint16_t X1, uint16_t Y1, uint16_t X2, uint16_t Y2)
{
 8004674:	b590      	push	{r4, r7, lr}
 8004676:	b083      	sub	sp, #12
 8004678:	af00      	add	r7, sp, #0
 800467a:	4604      	mov	r4, r0
 800467c:	4608      	mov	r0, r1
 800467e:	4611      	mov	r1, r2
 8004680:	461a      	mov	r2, r3
 8004682:	4623      	mov	r3, r4
 8004684:	80fb      	strh	r3, [r7, #6]
 8004686:	4603      	mov	r3, r0
 8004688:	80bb      	strh	r3, [r7, #4]
 800468a:	460b      	mov	r3, r1
 800468c:	807b      	strh	r3, [r7, #2]
 800468e:	4613      	mov	r3, r2
 8004690:	803b      	strh	r3, [r7, #0]
ILI9341_Write_Command(0x2A);
 8004692:	202a      	movs	r0, #42	; 0x2a
 8004694:	f7ff ffaa 	bl	80045ec <ILI9341_Write_Command>
ILI9341_Write_Data(X1>>8);
 8004698:	88fb      	ldrh	r3, [r7, #6]
 800469a:	0a1b      	lsrs	r3, r3, #8
 800469c:	b29b      	uxth	r3, r3
 800469e:	b2db      	uxtb	r3, r3
 80046a0:	4618      	mov	r0, r3
 80046a2:	f7ff ffc5 	bl	8004630 <ILI9341_Write_Data>
ILI9341_Write_Data(X1);
 80046a6:	88fb      	ldrh	r3, [r7, #6]
 80046a8:	b2db      	uxtb	r3, r3
 80046aa:	4618      	mov	r0, r3
 80046ac:	f7ff ffc0 	bl	8004630 <ILI9341_Write_Data>
ILI9341_Write_Data(X2>>8);
 80046b0:	887b      	ldrh	r3, [r7, #2]
 80046b2:	0a1b      	lsrs	r3, r3, #8
 80046b4:	b29b      	uxth	r3, r3
 80046b6:	b2db      	uxtb	r3, r3
 80046b8:	4618      	mov	r0, r3
 80046ba:	f7ff ffb9 	bl	8004630 <ILI9341_Write_Data>
ILI9341_Write_Data(X2);
 80046be:	887b      	ldrh	r3, [r7, #2]
 80046c0:	b2db      	uxtb	r3, r3
 80046c2:	4618      	mov	r0, r3
 80046c4:	f7ff ffb4 	bl	8004630 <ILI9341_Write_Data>

ILI9341_Write_Command(0x2B);
 80046c8:	202b      	movs	r0, #43	; 0x2b
 80046ca:	f7ff ff8f 	bl	80045ec <ILI9341_Write_Command>
ILI9341_Write_Data(Y1>>8);
 80046ce:	88bb      	ldrh	r3, [r7, #4]
 80046d0:	0a1b      	lsrs	r3, r3, #8
 80046d2:	b29b      	uxth	r3, r3
 80046d4:	b2db      	uxtb	r3, r3
 80046d6:	4618      	mov	r0, r3
 80046d8:	f7ff ffaa 	bl	8004630 <ILI9341_Write_Data>
ILI9341_Write_Data(Y1);
 80046dc:	88bb      	ldrh	r3, [r7, #4]
 80046de:	b2db      	uxtb	r3, r3
 80046e0:	4618      	mov	r0, r3
 80046e2:	f7ff ffa5 	bl	8004630 <ILI9341_Write_Data>
ILI9341_Write_Data(Y2>>8);
 80046e6:	883b      	ldrh	r3, [r7, #0]
 80046e8:	0a1b      	lsrs	r3, r3, #8
 80046ea:	b29b      	uxth	r3, r3
 80046ec:	b2db      	uxtb	r3, r3
 80046ee:	4618      	mov	r0, r3
 80046f0:	f7ff ff9e 	bl	8004630 <ILI9341_Write_Data>
ILI9341_Write_Data(Y2);
 80046f4:	883b      	ldrh	r3, [r7, #0]
 80046f6:	b2db      	uxtb	r3, r3
 80046f8:	4618      	mov	r0, r3
 80046fa:	f7ff ff99 	bl	8004630 <ILI9341_Write_Data>

ILI9341_Write_Command(0x2C);
 80046fe:	202c      	movs	r0, #44	; 0x2c
 8004700:	f7ff ff74 	bl	80045ec <ILI9341_Write_Command>
}
 8004704:	bf00      	nop
 8004706:	370c      	adds	r7, #12
 8004708:	46bd      	mov	sp, r7
 800470a:	bd90      	pop	{r4, r7, pc}

0800470c <ILI9341_Reset>:

/*HARDWARE RESET*/
void ILI9341_Reset(void)
{
 800470c:	b580      	push	{r7, lr}
 800470e:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 8004710:	2201      	movs	r2, #1
 8004712:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004716:	480b      	ldr	r0, [pc, #44]	; (8004744 <ILI9341_Reset+0x38>)
 8004718:	f000 ff66 	bl	80055e8 <HAL_GPIO_WritePin>
HAL_Delay(200);
 800471c:	20c8      	movs	r0, #200	; 0xc8
 800471e:	f000 fc69 	bl	8004ff4 <HAL_Delay>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8004722:	2200      	movs	r2, #0
 8004724:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004728:	4806      	ldr	r0, [pc, #24]	; (8004744 <ILI9341_Reset+0x38>)
 800472a:	f000 ff5d 	bl	80055e8 <HAL_GPIO_WritePin>
HAL_Delay(200);
 800472e:	20c8      	movs	r0, #200	; 0xc8
 8004730:	f000 fc60 	bl	8004ff4 <HAL_Delay>
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);	
 8004734:	2201      	movs	r2, #1
 8004736:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800473a:	4802      	ldr	r0, [pc, #8]	; (8004744 <ILI9341_Reset+0x38>)
 800473c:	f000 ff54 	bl	80055e8 <HAL_GPIO_WritePin>
}
 8004740:	bf00      	nop
 8004742:	bd80      	pop	{r7, pc}
 8004744:	40020800 	.word	0x40020800

08004748 <ILI9341_Set_Rotation>:

/*Ser rotation of the screen - changes x0 and y0*/
void ILI9341_Set_Rotation(uint8_t Rotation) 
{
 8004748:	b580      	push	{r7, lr}
 800474a:	b084      	sub	sp, #16
 800474c:	af00      	add	r7, sp, #0
 800474e:	4603      	mov	r3, r0
 8004750:	71fb      	strb	r3, [r7, #7]
	
uint8_t screen_rotation = Rotation;
 8004752:	79fb      	ldrb	r3, [r7, #7]
 8004754:	73fb      	strb	r3, [r7, #15]

ILI9341_Write_Command(0x36);
 8004756:	2036      	movs	r0, #54	; 0x36
 8004758:	f7ff ff48 	bl	80045ec <ILI9341_Write_Command>
HAL_Delay(1);
 800475c:	2001      	movs	r0, #1
 800475e:	f000 fc49 	bl	8004ff4 <HAL_Delay>
	
switch(screen_rotation) 
 8004762:	7bfb      	ldrb	r3, [r7, #15]
 8004764:	2b03      	cmp	r3, #3
 8004766:	d837      	bhi.n	80047d8 <ILI9341_Set_Rotation+0x90>
 8004768:	a201      	add	r2, pc, #4	; (adr r2, 8004770 <ILI9341_Set_Rotation+0x28>)
 800476a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800476e:	bf00      	nop
 8004770:	08004781 	.word	0x08004781
 8004774:	08004797 	.word	0x08004797
 8004778:	080047ad 	.word	0x080047ad
 800477c:	080047c3 	.word	0x080047c3
	{
		case SCREEN_VERTICAL_1:
			ILI9341_Write_Data(0x40|0x08);
 8004780:	2048      	movs	r0, #72	; 0x48
 8004782:	f7ff ff55 	bl	8004630 <ILI9341_Write_Data>
			LCD_WIDTH = 240;
 8004786:	4b17      	ldr	r3, [pc, #92]	; (80047e4 <ILI9341_Set_Rotation+0x9c>)
 8004788:	22f0      	movs	r2, #240	; 0xf0
 800478a:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 800478c:	4b16      	ldr	r3, [pc, #88]	; (80047e8 <ILI9341_Set_Rotation+0xa0>)
 800478e:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8004792:	801a      	strh	r2, [r3, #0]
			break;
 8004794:	e021      	b.n	80047da <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_1:
			ILI9341_Write_Data(0x20|0x08);
 8004796:	2028      	movs	r0, #40	; 0x28
 8004798:	f7ff ff4a 	bl	8004630 <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 800479c:	4b11      	ldr	r3, [pc, #68]	; (80047e4 <ILI9341_Set_Rotation+0x9c>)
 800479e:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80047a2:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 80047a4:	4b10      	ldr	r3, [pc, #64]	; (80047e8 <ILI9341_Set_Rotation+0xa0>)
 80047a6:	22f0      	movs	r2, #240	; 0xf0
 80047a8:	801a      	strh	r2, [r3, #0]
			break;
 80047aa:	e016      	b.n	80047da <ILI9341_Set_Rotation+0x92>
		case SCREEN_VERTICAL_2:
			ILI9341_Write_Data(0x80|0x08);
 80047ac:	2088      	movs	r0, #136	; 0x88
 80047ae:	f7ff ff3f 	bl	8004630 <ILI9341_Write_Data>
			LCD_WIDTH  = 240;
 80047b2:	4b0c      	ldr	r3, [pc, #48]	; (80047e4 <ILI9341_Set_Rotation+0x9c>)
 80047b4:	22f0      	movs	r2, #240	; 0xf0
 80047b6:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 80047b8:	4b0b      	ldr	r3, [pc, #44]	; (80047e8 <ILI9341_Set_Rotation+0xa0>)
 80047ba:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80047be:	801a      	strh	r2, [r3, #0]
			break;
 80047c0:	e00b      	b.n	80047da <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_2:
			ILI9341_Write_Data(0x40|0x80|0x20|0x08);
 80047c2:	20e8      	movs	r0, #232	; 0xe8
 80047c4:	f7ff ff34 	bl	8004630 <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 80047c8:	4b06      	ldr	r3, [pc, #24]	; (80047e4 <ILI9341_Set_Rotation+0x9c>)
 80047ca:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80047ce:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 80047d0:	4b05      	ldr	r3, [pc, #20]	; (80047e8 <ILI9341_Set_Rotation+0xa0>)
 80047d2:	22f0      	movs	r2, #240	; 0xf0
 80047d4:	801a      	strh	r2, [r3, #0]
			break;
 80047d6:	e000      	b.n	80047da <ILI9341_Set_Rotation+0x92>
		default:
			//EXIT IF SCREEN ROTATION NOT VALID!
			break;
 80047d8:	bf00      	nop
	}
}
 80047da:	bf00      	nop
 80047dc:	3710      	adds	r7, #16
 80047de:	46bd      	mov	sp, r7
 80047e0:	bd80      	pop	{r7, pc}
 80047e2:	bf00      	nop
 80047e4:	200000aa 	.word	0x200000aa
 80047e8:	200000a8 	.word	0x200000a8

080047ec <ILI9341_Enable>:

/*Enable LCD display*/
void ILI9341_Enable(void)
{
 80047ec:	b580      	push	{r7, lr}
 80047ee:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 80047f0:	2201      	movs	r2, #1
 80047f2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80047f6:	4802      	ldr	r0, [pc, #8]	; (8004800 <ILI9341_Enable+0x14>)
 80047f8:	f000 fef6 	bl	80055e8 <HAL_GPIO_WritePin>
}
 80047fc:	bf00      	nop
 80047fe:	bd80      	pop	{r7, pc}
 8004800:	40020800 	.word	0x40020800

08004804 <ILI9341_Init>:

/*Initialize LCD display*/
void ILI9341_Init(void)
{
 8004804:	b580      	push	{r7, lr}
 8004806:	af00      	add	r7, sp, #0

ILI9341_Enable();
 8004808:	f7ff fff0 	bl	80047ec <ILI9341_Enable>
ILI9341_SPI_Init();
 800480c:	f7ff fecc 	bl	80045a8 <ILI9341_SPI_Init>
ILI9341_Reset();
 8004810:	f7ff ff7c 	bl	800470c <ILI9341_Reset>

//SOFTWARE RESET
ILI9341_Write_Command(0x01);
 8004814:	2001      	movs	r0, #1
 8004816:	f7ff fee9 	bl	80045ec <ILI9341_Write_Command>
HAL_Delay(1000);
 800481a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800481e:	f000 fbe9 	bl	8004ff4 <HAL_Delay>
	
//POWER CONTROL A
ILI9341_Write_Command(0xCB);
 8004822:	20cb      	movs	r0, #203	; 0xcb
 8004824:	f7ff fee2 	bl	80045ec <ILI9341_Write_Command>
ILI9341_Write_Data(0x39);
 8004828:	2039      	movs	r0, #57	; 0x39
 800482a:	f7ff ff01 	bl	8004630 <ILI9341_Write_Data>
ILI9341_Write_Data(0x2C);
 800482e:	202c      	movs	r0, #44	; 0x2c
 8004830:	f7ff fefe 	bl	8004630 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8004834:	2000      	movs	r0, #0
 8004836:	f7ff fefb 	bl	8004630 <ILI9341_Write_Data>
ILI9341_Write_Data(0x34);
 800483a:	2034      	movs	r0, #52	; 0x34
 800483c:	f7ff fef8 	bl	8004630 <ILI9341_Write_Data>
ILI9341_Write_Data(0x02);
 8004840:	2002      	movs	r0, #2
 8004842:	f7ff fef5 	bl	8004630 <ILI9341_Write_Data>

//POWER CONTROL B
ILI9341_Write_Command(0xCF);
 8004846:	20cf      	movs	r0, #207	; 0xcf
 8004848:	f7ff fed0 	bl	80045ec <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 800484c:	2000      	movs	r0, #0
 800484e:	f7ff feef 	bl	8004630 <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 8004852:	20c1      	movs	r0, #193	; 0xc1
 8004854:	f7ff feec 	bl	8004630 <ILI9341_Write_Data>
ILI9341_Write_Data(0x30);
 8004858:	2030      	movs	r0, #48	; 0x30
 800485a:	f7ff fee9 	bl	8004630 <ILI9341_Write_Data>

//DRIVER TIMING CONTROL A
ILI9341_Write_Command(0xE8);
 800485e:	20e8      	movs	r0, #232	; 0xe8
 8004860:	f7ff fec4 	bl	80045ec <ILI9341_Write_Command>
ILI9341_Write_Data(0x85);
 8004864:	2085      	movs	r0, #133	; 0x85
 8004866:	f7ff fee3 	bl	8004630 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 800486a:	2000      	movs	r0, #0
 800486c:	f7ff fee0 	bl	8004630 <ILI9341_Write_Data>
ILI9341_Write_Data(0x78);
 8004870:	2078      	movs	r0, #120	; 0x78
 8004872:	f7ff fedd 	bl	8004630 <ILI9341_Write_Data>

//DRIVER TIMING CONTROL B
ILI9341_Write_Command(0xEA);
 8004876:	20ea      	movs	r0, #234	; 0xea
 8004878:	f7ff feb8 	bl	80045ec <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 800487c:	2000      	movs	r0, #0
 800487e:	f7ff fed7 	bl	8004630 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8004882:	2000      	movs	r0, #0
 8004884:	f7ff fed4 	bl	8004630 <ILI9341_Write_Data>

//POWER ON SEQUENCE CONTROL
ILI9341_Write_Command(0xED);
 8004888:	20ed      	movs	r0, #237	; 0xed
 800488a:	f7ff feaf 	bl	80045ec <ILI9341_Write_Command>
ILI9341_Write_Data(0x64);
 800488e:	2064      	movs	r0, #100	; 0x64
 8004890:	f7ff fece 	bl	8004630 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8004894:	2003      	movs	r0, #3
 8004896:	f7ff fecb 	bl	8004630 <ILI9341_Write_Data>
ILI9341_Write_Data(0x12);
 800489a:	2012      	movs	r0, #18
 800489c:	f7ff fec8 	bl	8004630 <ILI9341_Write_Data>
ILI9341_Write_Data(0x81);
 80048a0:	2081      	movs	r0, #129	; 0x81
 80048a2:	f7ff fec5 	bl	8004630 <ILI9341_Write_Data>

//PUMP RATIO CONTROL
ILI9341_Write_Command(0xF7);
 80048a6:	20f7      	movs	r0, #247	; 0xf7
 80048a8:	f7ff fea0 	bl	80045ec <ILI9341_Write_Command>
ILI9341_Write_Data(0x20);
 80048ac:	2020      	movs	r0, #32
 80048ae:	f7ff febf 	bl	8004630 <ILI9341_Write_Data>

//POWER CONTROL,VRH[5:0]
ILI9341_Write_Command(0xC0);
 80048b2:	20c0      	movs	r0, #192	; 0xc0
 80048b4:	f7ff fe9a 	bl	80045ec <ILI9341_Write_Command>
ILI9341_Write_Data(0x23);
 80048b8:	2023      	movs	r0, #35	; 0x23
 80048ba:	f7ff feb9 	bl	8004630 <ILI9341_Write_Data>

//POWER CONTROL,SAP[2:0];BT[3:0]
ILI9341_Write_Command(0xC1);
 80048be:	20c1      	movs	r0, #193	; 0xc1
 80048c0:	f7ff fe94 	bl	80045ec <ILI9341_Write_Command>
ILI9341_Write_Data(0x10);
 80048c4:	2010      	movs	r0, #16
 80048c6:	f7ff feb3 	bl	8004630 <ILI9341_Write_Data>

//VCM CONTROL
ILI9341_Write_Command(0xC5);
 80048ca:	20c5      	movs	r0, #197	; 0xc5
 80048cc:	f7ff fe8e 	bl	80045ec <ILI9341_Write_Command>
ILI9341_Write_Data(0x3E);
 80048d0:	203e      	movs	r0, #62	; 0x3e
 80048d2:	f7ff fead 	bl	8004630 <ILI9341_Write_Data>
ILI9341_Write_Data(0x28);
 80048d6:	2028      	movs	r0, #40	; 0x28
 80048d8:	f7ff feaa 	bl	8004630 <ILI9341_Write_Data>

//VCM CONTROL 2
ILI9341_Write_Command(0xC7);
 80048dc:	20c7      	movs	r0, #199	; 0xc7
 80048de:	f7ff fe85 	bl	80045ec <ILI9341_Write_Command>
ILI9341_Write_Data(0x86);
 80048e2:	2086      	movs	r0, #134	; 0x86
 80048e4:	f7ff fea4 	bl	8004630 <ILI9341_Write_Data>

//MEMORY ACCESS CONTROL
ILI9341_Write_Command(0x36);
 80048e8:	2036      	movs	r0, #54	; 0x36
 80048ea:	f7ff fe7f 	bl	80045ec <ILI9341_Write_Command>
ILI9341_Write_Data(0x48);
 80048ee:	2048      	movs	r0, #72	; 0x48
 80048f0:	f7ff fe9e 	bl	8004630 <ILI9341_Write_Data>

//PIXEL FORMAT
ILI9341_Write_Command(0x3A);
 80048f4:	203a      	movs	r0, #58	; 0x3a
 80048f6:	f7ff fe79 	bl	80045ec <ILI9341_Write_Command>
ILI9341_Write_Data(0x55);
 80048fa:	2055      	movs	r0, #85	; 0x55
 80048fc:	f7ff fe98 	bl	8004630 <ILI9341_Write_Data>

//FRAME RATIO CONTROL, STANDARD RGB COLOR
ILI9341_Write_Command(0xB1);
 8004900:	20b1      	movs	r0, #177	; 0xb1
 8004902:	f7ff fe73 	bl	80045ec <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8004906:	2000      	movs	r0, #0
 8004908:	f7ff fe92 	bl	8004630 <ILI9341_Write_Data>
ILI9341_Write_Data(0x18);
 800490c:	2018      	movs	r0, #24
 800490e:	f7ff fe8f 	bl	8004630 <ILI9341_Write_Data>

//DISPLAY FUNCTION CONTROL
ILI9341_Write_Command(0xB6);
 8004912:	20b6      	movs	r0, #182	; 0xb6
 8004914:	f7ff fe6a 	bl	80045ec <ILI9341_Write_Command>
ILI9341_Write_Data(0x08);
 8004918:	2008      	movs	r0, #8
 800491a:	f7ff fe89 	bl	8004630 <ILI9341_Write_Data>
ILI9341_Write_Data(0x82);
 800491e:	2082      	movs	r0, #130	; 0x82
 8004920:	f7ff fe86 	bl	8004630 <ILI9341_Write_Data>
ILI9341_Write_Data(0x27);
 8004924:	2027      	movs	r0, #39	; 0x27
 8004926:	f7ff fe83 	bl	8004630 <ILI9341_Write_Data>

//3GAMMA FUNCTION DISABLE
ILI9341_Write_Command(0xF2);
 800492a:	20f2      	movs	r0, #242	; 0xf2
 800492c:	f7ff fe5e 	bl	80045ec <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8004930:	2000      	movs	r0, #0
 8004932:	f7ff fe7d 	bl	8004630 <ILI9341_Write_Data>

//GAMMA CURVE SELECTED
ILI9341_Write_Command(0x26);
 8004936:	2026      	movs	r0, #38	; 0x26
 8004938:	f7ff fe58 	bl	80045ec <ILI9341_Write_Command>
ILI9341_Write_Data(0x01);
 800493c:	2001      	movs	r0, #1
 800493e:	f7ff fe77 	bl	8004630 <ILI9341_Write_Data>

//POSITIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE0);
 8004942:	20e0      	movs	r0, #224	; 0xe0
 8004944:	f7ff fe52 	bl	80045ec <ILI9341_Write_Command>
ILI9341_Write_Data(0x0F);
 8004948:	200f      	movs	r0, #15
 800494a:	f7ff fe71 	bl	8004630 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 800494e:	2031      	movs	r0, #49	; 0x31
 8004950:	f7ff fe6e 	bl	8004630 <ILI9341_Write_Data>
ILI9341_Write_Data(0x2B);
 8004954:	202b      	movs	r0, #43	; 0x2b
 8004956:	f7ff fe6b 	bl	8004630 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 800495a:	200c      	movs	r0, #12
 800495c:	f7ff fe68 	bl	8004630 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8004960:	200e      	movs	r0, #14
 8004962:	f7ff fe65 	bl	8004630 <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 8004966:	2008      	movs	r0, #8
 8004968:	f7ff fe62 	bl	8004630 <ILI9341_Write_Data>
ILI9341_Write_Data(0x4E);
 800496c:	204e      	movs	r0, #78	; 0x4e
 800496e:	f7ff fe5f 	bl	8004630 <ILI9341_Write_Data>
ILI9341_Write_Data(0xF1);
 8004972:	20f1      	movs	r0, #241	; 0xf1
 8004974:	f7ff fe5c 	bl	8004630 <ILI9341_Write_Data>
ILI9341_Write_Data(0x37);
 8004978:	2037      	movs	r0, #55	; 0x37
 800497a:	f7ff fe59 	bl	8004630 <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 800497e:	2007      	movs	r0, #7
 8004980:	f7ff fe56 	bl	8004630 <ILI9341_Write_Data>
ILI9341_Write_Data(0x10);
 8004984:	2010      	movs	r0, #16
 8004986:	f7ff fe53 	bl	8004630 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 800498a:	2003      	movs	r0, #3
 800498c:	f7ff fe50 	bl	8004630 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8004990:	200e      	movs	r0, #14
 8004992:	f7ff fe4d 	bl	8004630 <ILI9341_Write_Data>
ILI9341_Write_Data(0x09);
 8004996:	2009      	movs	r0, #9
 8004998:	f7ff fe4a 	bl	8004630 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 800499c:	2000      	movs	r0, #0
 800499e:	f7ff fe47 	bl	8004630 <ILI9341_Write_Data>

//NEGATIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE1);
 80049a2:	20e1      	movs	r0, #225	; 0xe1
 80049a4:	f7ff fe22 	bl	80045ec <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 80049a8:	2000      	movs	r0, #0
 80049aa:	f7ff fe41 	bl	8004630 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 80049ae:	200e      	movs	r0, #14
 80049b0:	f7ff fe3e 	bl	8004630 <ILI9341_Write_Data>
ILI9341_Write_Data(0x14);
 80049b4:	2014      	movs	r0, #20
 80049b6:	f7ff fe3b 	bl	8004630 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 80049ba:	2003      	movs	r0, #3
 80049bc:	f7ff fe38 	bl	8004630 <ILI9341_Write_Data>
ILI9341_Write_Data(0x11);
 80049c0:	2011      	movs	r0, #17
 80049c2:	f7ff fe35 	bl	8004630 <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 80049c6:	2007      	movs	r0, #7
 80049c8:	f7ff fe32 	bl	8004630 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 80049cc:	2031      	movs	r0, #49	; 0x31
 80049ce:	f7ff fe2f 	bl	8004630 <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 80049d2:	20c1      	movs	r0, #193	; 0xc1
 80049d4:	f7ff fe2c 	bl	8004630 <ILI9341_Write_Data>
ILI9341_Write_Data(0x48);
 80049d8:	2048      	movs	r0, #72	; 0x48
 80049da:	f7ff fe29 	bl	8004630 <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 80049de:	2008      	movs	r0, #8
 80049e0:	f7ff fe26 	bl	8004630 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 80049e4:	200f      	movs	r0, #15
 80049e6:	f7ff fe23 	bl	8004630 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 80049ea:	200c      	movs	r0, #12
 80049ec:	f7ff fe20 	bl	8004630 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 80049f0:	2031      	movs	r0, #49	; 0x31
 80049f2:	f7ff fe1d 	bl	8004630 <ILI9341_Write_Data>
ILI9341_Write_Data(0x36);
 80049f6:	2036      	movs	r0, #54	; 0x36
 80049f8:	f7ff fe1a 	bl	8004630 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 80049fc:	200f      	movs	r0, #15
 80049fe:	f7ff fe17 	bl	8004630 <ILI9341_Write_Data>

//EXIT SLEEP
ILI9341_Write_Command(0x11);
 8004a02:	2011      	movs	r0, #17
 8004a04:	f7ff fdf2 	bl	80045ec <ILI9341_Write_Command>
HAL_Delay(120);
 8004a08:	2078      	movs	r0, #120	; 0x78
 8004a0a:	f000 faf3 	bl	8004ff4 <HAL_Delay>

//TURN ON DISPLAY
ILI9341_Write_Command(0x29);
 8004a0e:	2029      	movs	r0, #41	; 0x29
 8004a10:	f7ff fdec 	bl	80045ec <ILI9341_Write_Command>

//STARTING ROTATION
ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 8004a14:	2000      	movs	r0, #0
 8004a16:	f7ff fe97 	bl	8004748 <ILI9341_Set_Rotation>
}
 8004a1a:	bf00      	nop
 8004a1c:	bd80      	pop	{r7, pc}
	...

08004a20 <ILI9341_Draw_Colour_Burst>:
}

//INTERNAL FUNCTION OF LIBRARY
/*Sends block colour information to LCD*/
void ILI9341_Draw_Colour_Burst(uint16_t Colour, uint32_t Size)
{
 8004a20:	b5b0      	push	{r4, r5, r7, lr}
 8004a22:	b08c      	sub	sp, #48	; 0x30
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	4603      	mov	r3, r0
 8004a28:	6039      	str	r1, [r7, #0]
 8004a2a:	80fb      	strh	r3, [r7, #6]
 8004a2c:	466b      	mov	r3, sp
 8004a2e:	461d      	mov	r5, r3
//SENDS COLOUR
uint32_t Buffer_Size = 0;
 8004a30:	2300      	movs	r3, #0
 8004a32:	627b      	str	r3, [r7, #36]	; 0x24
if((Size*2) < BURST_MAX_SIZE)
 8004a34:	683b      	ldr	r3, [r7, #0]
 8004a36:	005b      	lsls	r3, r3, #1
 8004a38:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8004a3c:	d202      	bcs.n	8004a44 <ILI9341_Draw_Colour_Burst+0x24>
{
	Buffer_Size = Size;
 8004a3e:	683b      	ldr	r3, [r7, #0]
 8004a40:	627b      	str	r3, [r7, #36]	; 0x24
 8004a42:	e002      	b.n	8004a4a <ILI9341_Draw_Colour_Burst+0x2a>
}
else
{
	Buffer_Size = BURST_MAX_SIZE;
 8004a44:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8004a48:	627b      	str	r3, [r7, #36]	; 0x24
}
	
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 8004a4a:	2201      	movs	r2, #1
 8004a4c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004a50:	483e      	ldr	r0, [pc, #248]	; (8004b4c <ILI9341_Draw_Colour_Burst+0x12c>)
 8004a52:	f000 fdc9 	bl	80055e8 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8004a56:	2200      	movs	r2, #0
 8004a58:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004a5c:	483b      	ldr	r0, [pc, #236]	; (8004b4c <ILI9341_Draw_Colour_Burst+0x12c>)
 8004a5e:	f000 fdc3 	bl	80055e8 <HAL_GPIO_WritePin>

unsigned char chifted = 	Colour>>8;;
 8004a62:	88fb      	ldrh	r3, [r7, #6]
 8004a64:	0a1b      	lsrs	r3, r3, #8
 8004a66:	b29b      	uxth	r3, r3
 8004a68:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
unsigned char burst_buffer[Buffer_Size];
 8004a6c:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8004a6e:	4623      	mov	r3, r4
 8004a70:	3b01      	subs	r3, #1
 8004a72:	61fb      	str	r3, [r7, #28]
 8004a74:	4620      	mov	r0, r4
 8004a76:	f04f 0100 	mov.w	r1, #0
 8004a7a:	f04f 0200 	mov.w	r2, #0
 8004a7e:	f04f 0300 	mov.w	r3, #0
 8004a82:	00cb      	lsls	r3, r1, #3
 8004a84:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8004a88:	00c2      	lsls	r2, r0, #3
 8004a8a:	4620      	mov	r0, r4
 8004a8c:	f04f 0100 	mov.w	r1, #0
 8004a90:	f04f 0200 	mov.w	r2, #0
 8004a94:	f04f 0300 	mov.w	r3, #0
 8004a98:	00cb      	lsls	r3, r1, #3
 8004a9a:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8004a9e:	00c2      	lsls	r2, r0, #3
 8004aa0:	1de3      	adds	r3, r4, #7
 8004aa2:	08db      	lsrs	r3, r3, #3
 8004aa4:	00db      	lsls	r3, r3, #3
 8004aa6:	ebad 0d03 	sub.w	sp, sp, r3
 8004aaa:	466b      	mov	r3, sp
 8004aac:	3300      	adds	r3, #0
 8004aae:	61bb      	str	r3, [r7, #24]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	62bb      	str	r3, [r7, #40]	; 0x28
 8004ab4:	e00e      	b.n	8004ad4 <ILI9341_Draw_Colour_Burst+0xb4>
	{
		burst_buffer[j] = 	chifted;
 8004ab6:	69ba      	ldr	r2, [r7, #24]
 8004ab8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004aba:	4413      	add	r3, r2
 8004abc:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8004ac0:	701a      	strb	r2, [r3, #0]
		burst_buffer[j+1] = Colour;
 8004ac2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ac4:	3301      	adds	r3, #1
 8004ac6:	88fa      	ldrh	r2, [r7, #6]
 8004ac8:	b2d1      	uxtb	r1, r2
 8004aca:	69ba      	ldr	r2, [r7, #24]
 8004acc:	54d1      	strb	r1, [r2, r3]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 8004ace:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ad0:	3302      	adds	r3, #2
 8004ad2:	62bb      	str	r3, [r7, #40]	; 0x28
 8004ad4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004ad6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ad8:	429a      	cmp	r2, r3
 8004ada:	d3ec      	bcc.n	8004ab6 <ILI9341_Draw_Colour_Burst+0x96>
	}

uint32_t Sending_Size = Size*2;
 8004adc:	683b      	ldr	r3, [r7, #0]
 8004ade:	005b      	lsls	r3, r3, #1
 8004ae0:	617b      	str	r3, [r7, #20]
uint32_t Sending_in_Block = Sending_Size/Buffer_Size;
 8004ae2:	697a      	ldr	r2, [r7, #20]
 8004ae4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ae6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004aea:	613b      	str	r3, [r7, #16]
uint32_t Remainder_from_block = Sending_Size%Buffer_Size;
 8004aec:	697b      	ldr	r3, [r7, #20]
 8004aee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004af0:	fbb3 f2f2 	udiv	r2, r3, r2
 8004af4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004af6:	fb01 f202 	mul.w	r2, r1, r2
 8004afa:	1a9b      	subs	r3, r3, r2
 8004afc:	60fb      	str	r3, [r7, #12]

if(Sending_in_Block != 0)
 8004afe:	693b      	ldr	r3, [r7, #16]
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d010      	beq.n	8004b26 <ILI9341_Draw_Colour_Burst+0x106>
{
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8004b04:	2300      	movs	r3, #0
 8004b06:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004b08:	e009      	b.n	8004b1e <ILI9341_Draw_Colour_Burst+0xfe>
		{
		HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Buffer_Size, 10);	
 8004b0a:	69b9      	ldr	r1, [r7, #24]
 8004b0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b0e:	b29a      	uxth	r2, r3
 8004b10:	230a      	movs	r3, #10
 8004b12:	480f      	ldr	r0, [pc, #60]	; (8004b50 <ILI9341_Draw_Colour_Burst+0x130>)
 8004b14:	f002 ff6f 	bl	80079f6 <HAL_SPI_Transmit>
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8004b18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b1a:	3301      	adds	r3, #1
 8004b1c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004b1e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004b20:	693b      	ldr	r3, [r7, #16]
 8004b22:	429a      	cmp	r2, r3
 8004b24:	d3f1      	bcc.n	8004b0a <ILI9341_Draw_Colour_Burst+0xea>
		}
}

//REMAINDER!
HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Remainder_from_block, 10);	
 8004b26:	69b9      	ldr	r1, [r7, #24]
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	b29a      	uxth	r2, r3
 8004b2c:	230a      	movs	r3, #10
 8004b2e:	4808      	ldr	r0, [pc, #32]	; (8004b50 <ILI9341_Draw_Colour_Burst+0x130>)
 8004b30:	f002 ff61 	bl	80079f6 <HAL_SPI_Transmit>
	
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8004b34:	2201      	movs	r2, #1
 8004b36:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004b3a:	4804      	ldr	r0, [pc, #16]	; (8004b4c <ILI9341_Draw_Colour_Burst+0x12c>)
 8004b3c:	f000 fd54 	bl	80055e8 <HAL_GPIO_WritePin>
 8004b40:	46ad      	mov	sp, r5
}
 8004b42:	bf00      	nop
 8004b44:	3730      	adds	r7, #48	; 0x30
 8004b46:	46bd      	mov	sp, r7
 8004b48:	bdb0      	pop	{r4, r5, r7, pc}
 8004b4a:	bf00      	nop
 8004b4c:	40020800 	.word	0x40020800
 8004b50:	20000460 	.word	0x20000460

08004b54 <ILI9341_Fill_Screen>:

//FILL THE ENTIRE SCREEN WITH SELECTED COLOUR (either #define-d ones or custom 16bit)
/*Sets address (entire screen) and Sends Height*Width ammount of colour information to LCD*/
void ILI9341_Fill_Screen(uint16_t Colour)
{
 8004b54:	b580      	push	{r7, lr}
 8004b56:	b082      	sub	sp, #8
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	4603      	mov	r3, r0
 8004b5c:	80fb      	strh	r3, [r7, #6]
ILI9341_Set_Address(0,0,LCD_WIDTH,LCD_HEIGHT);	
 8004b5e:	4b0e      	ldr	r3, [pc, #56]	; (8004b98 <ILI9341_Fill_Screen+0x44>)
 8004b60:	881b      	ldrh	r3, [r3, #0]
 8004b62:	b29a      	uxth	r2, r3
 8004b64:	4b0d      	ldr	r3, [pc, #52]	; (8004b9c <ILI9341_Fill_Screen+0x48>)
 8004b66:	881b      	ldrh	r3, [r3, #0]
 8004b68:	b29b      	uxth	r3, r3
 8004b6a:	2100      	movs	r1, #0
 8004b6c:	2000      	movs	r0, #0
 8004b6e:	f7ff fd81 	bl	8004674 <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, LCD_WIDTH*LCD_HEIGHT);	
 8004b72:	4b09      	ldr	r3, [pc, #36]	; (8004b98 <ILI9341_Fill_Screen+0x44>)
 8004b74:	881b      	ldrh	r3, [r3, #0]
 8004b76:	b29b      	uxth	r3, r3
 8004b78:	461a      	mov	r2, r3
 8004b7a:	4b08      	ldr	r3, [pc, #32]	; (8004b9c <ILI9341_Fill_Screen+0x48>)
 8004b7c:	881b      	ldrh	r3, [r3, #0]
 8004b7e:	b29b      	uxth	r3, r3
 8004b80:	fb03 f302 	mul.w	r3, r3, r2
 8004b84:	461a      	mov	r2, r3
 8004b86:	88fb      	ldrh	r3, [r7, #6]
 8004b88:	4611      	mov	r1, r2
 8004b8a:	4618      	mov	r0, r3
 8004b8c:	f7ff ff48 	bl	8004a20 <ILI9341_Draw_Colour_Burst>
}
 8004b90:	bf00      	nop
 8004b92:	3708      	adds	r7, #8
 8004b94:	46bd      	mov	sp, r7
 8004b96:	bd80      	pop	{r7, pc}
 8004b98:	200000aa 	.word	0x200000aa
 8004b9c:	200000a8 	.word	0x200000a8

08004ba0 <ILI9341_Draw_Pixel>:
//Location is dependant on screen orientation. x0 and y0 locations change with orientations.
//Using pixels to draw big simple structures is not recommended as it is really slow
//Try using either rectangles or lines if possible
//
void ILI9341_Draw_Pixel(uint16_t X,uint16_t Y,uint16_t Colour) 
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	b086      	sub	sp, #24
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	4603      	mov	r3, r0
 8004ba8:	80fb      	strh	r3, [r7, #6]
 8004baa:	460b      	mov	r3, r1
 8004bac:	80bb      	strh	r3, [r7, #4]
 8004bae:	4613      	mov	r3, r2
 8004bb0:	807b      	strh	r3, [r7, #2]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 8004bb2:	4b64      	ldr	r3, [pc, #400]	; (8004d44 <ILI9341_Draw_Pixel+0x1a4>)
 8004bb4:	881b      	ldrh	r3, [r3, #0]
 8004bb6:	b29b      	uxth	r3, r3
 8004bb8:	88fa      	ldrh	r2, [r7, #6]
 8004bba:	429a      	cmp	r2, r3
 8004bbc:	f080 80be 	bcs.w	8004d3c <ILI9341_Draw_Pixel+0x19c>
 8004bc0:	4b61      	ldr	r3, [pc, #388]	; (8004d48 <ILI9341_Draw_Pixel+0x1a8>)
 8004bc2:	881b      	ldrh	r3, [r3, #0]
 8004bc4:	b29b      	uxth	r3, r3
 8004bc6:	88ba      	ldrh	r2, [r7, #4]
 8004bc8:	429a      	cmp	r2, r3
 8004bca:	f080 80b7 	bcs.w	8004d3c <ILI9341_Draw_Pixel+0x19c>
	
//ADDRESS
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8004bce:	2200      	movs	r2, #0
 8004bd0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004bd4:	485d      	ldr	r0, [pc, #372]	; (8004d4c <ILI9341_Draw_Pixel+0x1ac>)
 8004bd6:	f000 fd07 	bl	80055e8 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8004bda:	2200      	movs	r2, #0
 8004bdc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004be0:	485a      	ldr	r0, [pc, #360]	; (8004d4c <ILI9341_Draw_Pixel+0x1ac>)
 8004be2:	f000 fd01 	bl	80055e8 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2A);
 8004be6:	202a      	movs	r0, #42	; 0x2a
 8004be8:	f7ff fcee 	bl	80045c8 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 8004bec:	2201      	movs	r2, #1
 8004bee:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004bf2:	4856      	ldr	r0, [pc, #344]	; (8004d4c <ILI9341_Draw_Pixel+0x1ac>)
 8004bf4:	f000 fcf8 	bl	80055e8 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);		
 8004bf8:	2201      	movs	r2, #1
 8004bfa:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004bfe:	4853      	ldr	r0, [pc, #332]	; (8004d4c <ILI9341_Draw_Pixel+0x1ac>)
 8004c00:	f000 fcf2 	bl	80055e8 <HAL_GPIO_WritePin>

//XDATA
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 8004c04:	2200      	movs	r2, #0
 8004c06:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004c0a:	4850      	ldr	r0, [pc, #320]	; (8004d4c <ILI9341_Draw_Pixel+0x1ac>)
 8004c0c:	f000 fcec 	bl	80055e8 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer[4] = {X>>8,X, (X+1)>>8, (X+1)};
 8004c10:	88fb      	ldrh	r3, [r7, #6]
 8004c12:	0a1b      	lsrs	r3, r3, #8
 8004c14:	b29b      	uxth	r3, r3
 8004c16:	b2db      	uxtb	r3, r3
 8004c18:	753b      	strb	r3, [r7, #20]
 8004c1a:	88fb      	ldrh	r3, [r7, #6]
 8004c1c:	b2db      	uxtb	r3, r3
 8004c1e:	757b      	strb	r3, [r7, #21]
 8004c20:	88fb      	ldrh	r3, [r7, #6]
 8004c22:	3301      	adds	r3, #1
 8004c24:	121b      	asrs	r3, r3, #8
 8004c26:	b2db      	uxtb	r3, r3
 8004c28:	75bb      	strb	r3, [r7, #22]
 8004c2a:	88fb      	ldrh	r3, [r7, #6]
 8004c2c:	b2db      	uxtb	r3, r3
 8004c2e:	3301      	adds	r3, #1
 8004c30:	b2db      	uxtb	r3, r3
 8004c32:	75fb      	strb	r3, [r7, #23]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer, 4, 1);
 8004c34:	f107 0114 	add.w	r1, r7, #20
 8004c38:	2301      	movs	r3, #1
 8004c3a:	2204      	movs	r2, #4
 8004c3c:	4844      	ldr	r0, [pc, #272]	; (8004d50 <ILI9341_Draw_Pixel+0x1b0>)
 8004c3e:	f002 feda 	bl	80079f6 <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8004c42:	2201      	movs	r2, #1
 8004c44:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004c48:	4840      	ldr	r0, [pc, #256]	; (8004d4c <ILI9341_Draw_Pixel+0x1ac>)
 8004c4a:	f000 fccd 	bl	80055e8 <HAL_GPIO_WritePin>

//ADDRESS
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8004c4e:	2200      	movs	r2, #0
 8004c50:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004c54:	483d      	ldr	r0, [pc, #244]	; (8004d4c <ILI9341_Draw_Pixel+0x1ac>)
 8004c56:	f000 fcc7 	bl	80055e8 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 8004c5a:	2200      	movs	r2, #0
 8004c5c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004c60:	483a      	ldr	r0, [pc, #232]	; (8004d4c <ILI9341_Draw_Pixel+0x1ac>)
 8004c62:	f000 fcc1 	bl	80055e8 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2B);
 8004c66:	202b      	movs	r0, #43	; 0x2b
 8004c68:	f7ff fcae 	bl	80045c8 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);			
 8004c6c:	2201      	movs	r2, #1
 8004c6e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004c72:	4836      	ldr	r0, [pc, #216]	; (8004d4c <ILI9341_Draw_Pixel+0x1ac>)
 8004c74:	f000 fcb8 	bl	80055e8 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);			
 8004c78:	2201      	movs	r2, #1
 8004c7a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004c7e:	4833      	ldr	r0, [pc, #204]	; (8004d4c <ILI9341_Draw_Pixel+0x1ac>)
 8004c80:	f000 fcb2 	bl	80055e8 <HAL_GPIO_WritePin>

//YDATA
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8004c84:	2200      	movs	r2, #0
 8004c86:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004c8a:	4830      	ldr	r0, [pc, #192]	; (8004d4c <ILI9341_Draw_Pixel+0x1ac>)
 8004c8c:	f000 fcac 	bl	80055e8 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer1[4] = {Y>>8,Y, (Y+1)>>8, (Y+1)};
 8004c90:	88bb      	ldrh	r3, [r7, #4]
 8004c92:	0a1b      	lsrs	r3, r3, #8
 8004c94:	b29b      	uxth	r3, r3
 8004c96:	b2db      	uxtb	r3, r3
 8004c98:	743b      	strb	r3, [r7, #16]
 8004c9a:	88bb      	ldrh	r3, [r7, #4]
 8004c9c:	b2db      	uxtb	r3, r3
 8004c9e:	747b      	strb	r3, [r7, #17]
 8004ca0:	88bb      	ldrh	r3, [r7, #4]
 8004ca2:	3301      	adds	r3, #1
 8004ca4:	121b      	asrs	r3, r3, #8
 8004ca6:	b2db      	uxtb	r3, r3
 8004ca8:	74bb      	strb	r3, [r7, #18]
 8004caa:	88bb      	ldrh	r3, [r7, #4]
 8004cac:	b2db      	uxtb	r3, r3
 8004cae:	3301      	adds	r3, #1
 8004cb0:	b2db      	uxtb	r3, r3
 8004cb2:	74fb      	strb	r3, [r7, #19]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer1, 4, 1);
 8004cb4:	f107 0110 	add.w	r1, r7, #16
 8004cb8:	2301      	movs	r3, #1
 8004cba:	2204      	movs	r2, #4
 8004cbc:	4824      	ldr	r0, [pc, #144]	; (8004d50 <ILI9341_Draw_Pixel+0x1b0>)
 8004cbe:	f002 fe9a 	bl	80079f6 <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8004cc2:	2201      	movs	r2, #1
 8004cc4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004cc8:	4820      	ldr	r0, [pc, #128]	; (8004d4c <ILI9341_Draw_Pixel+0x1ac>)
 8004cca:	f000 fc8d 	bl	80055e8 <HAL_GPIO_WritePin>

//ADDRESS	
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8004cce:	2200      	movs	r2, #0
 8004cd0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004cd4:	481d      	ldr	r0, [pc, #116]	; (8004d4c <ILI9341_Draw_Pixel+0x1ac>)
 8004cd6:	f000 fc87 	bl	80055e8 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 8004cda:	2200      	movs	r2, #0
 8004cdc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004ce0:	481a      	ldr	r0, [pc, #104]	; (8004d4c <ILI9341_Draw_Pixel+0x1ac>)
 8004ce2:	f000 fc81 	bl	80055e8 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2C);
 8004ce6:	202c      	movs	r0, #44	; 0x2c
 8004ce8:	f7ff fc6e 	bl	80045c8 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);			
 8004cec:	2201      	movs	r2, #1
 8004cee:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004cf2:	4816      	ldr	r0, [pc, #88]	; (8004d4c <ILI9341_Draw_Pixel+0x1ac>)
 8004cf4:	f000 fc78 	bl	80055e8 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);			
 8004cf8:	2201      	movs	r2, #1
 8004cfa:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004cfe:	4813      	ldr	r0, [pc, #76]	; (8004d4c <ILI9341_Draw_Pixel+0x1ac>)
 8004d00:	f000 fc72 	bl	80055e8 <HAL_GPIO_WritePin>

//COLOUR	
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8004d04:	2200      	movs	r2, #0
 8004d06:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004d0a:	4810      	ldr	r0, [pc, #64]	; (8004d4c <ILI9341_Draw_Pixel+0x1ac>)
 8004d0c:	f000 fc6c 	bl	80055e8 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer2[2] = {Colour>>8, Colour};
 8004d10:	887b      	ldrh	r3, [r7, #2]
 8004d12:	0a1b      	lsrs	r3, r3, #8
 8004d14:	b29b      	uxth	r3, r3
 8004d16:	b2db      	uxtb	r3, r3
 8004d18:	733b      	strb	r3, [r7, #12]
 8004d1a:	887b      	ldrh	r3, [r7, #2]
 8004d1c:	b2db      	uxtb	r3, r3
 8004d1e:	737b      	strb	r3, [r7, #13]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer2, 2, 1);
 8004d20:	f107 010c 	add.w	r1, r7, #12
 8004d24:	2301      	movs	r3, #1
 8004d26:	2202      	movs	r2, #2
 8004d28:	4809      	ldr	r0, [pc, #36]	; (8004d50 <ILI9341_Draw_Pixel+0x1b0>)
 8004d2a:	f002 fe64 	bl	80079f6 <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8004d2e:	2201      	movs	r2, #1
 8004d30:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004d34:	4805      	ldr	r0, [pc, #20]	; (8004d4c <ILI9341_Draw_Pixel+0x1ac>)
 8004d36:	f000 fc57 	bl	80055e8 <HAL_GPIO_WritePin>
 8004d3a:	e000      	b.n	8004d3e <ILI9341_Draw_Pixel+0x19e>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 8004d3c:	bf00      	nop
	
}
 8004d3e:	3718      	adds	r7, #24
 8004d40:	46bd      	mov	sp, r7
 8004d42:	bd80      	pop	{r7, pc}
 8004d44:	200000aa 	.word	0x200000aa
 8004d48:	200000a8 	.word	0x200000a8
 8004d4c:	40020800 	.word	0x40020800
 8004d50:	20000460 	.word	0x20000460

08004d54 <ILI9341_Draw_Rectangle>:
//Rectangle is hollow. X and Y positions mark the upper left corner of rectangle
//As with all other draw calls x0 and y0 locations dependant on screen orientation
//

void ILI9341_Draw_Rectangle(uint16_t X, uint16_t Y, uint16_t Width, uint16_t Height, uint16_t Colour)
{
 8004d54:	b590      	push	{r4, r7, lr}
 8004d56:	b083      	sub	sp, #12
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	4604      	mov	r4, r0
 8004d5c:	4608      	mov	r0, r1
 8004d5e:	4611      	mov	r1, r2
 8004d60:	461a      	mov	r2, r3
 8004d62:	4623      	mov	r3, r4
 8004d64:	80fb      	strh	r3, [r7, #6]
 8004d66:	4603      	mov	r3, r0
 8004d68:	80bb      	strh	r3, [r7, #4]
 8004d6a:	460b      	mov	r3, r1
 8004d6c:	807b      	strh	r3, [r7, #2]
 8004d6e:	4613      	mov	r3, r2
 8004d70:	803b      	strh	r3, [r7, #0]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 8004d72:	4b24      	ldr	r3, [pc, #144]	; (8004e04 <ILI9341_Draw_Rectangle+0xb0>)
 8004d74:	881b      	ldrh	r3, [r3, #0]
 8004d76:	b29b      	uxth	r3, r3
 8004d78:	88fa      	ldrh	r2, [r7, #6]
 8004d7a:	429a      	cmp	r2, r3
 8004d7c:	d23d      	bcs.n	8004dfa <ILI9341_Draw_Rectangle+0xa6>
 8004d7e:	4b22      	ldr	r3, [pc, #136]	; (8004e08 <ILI9341_Draw_Rectangle+0xb4>)
 8004d80:	881b      	ldrh	r3, [r3, #0]
 8004d82:	b29b      	uxth	r3, r3
 8004d84:	88ba      	ldrh	r2, [r7, #4]
 8004d86:	429a      	cmp	r2, r3
 8004d88:	d237      	bcs.n	8004dfa <ILI9341_Draw_Rectangle+0xa6>
if((X+Width-1)>=LCD_WIDTH)
 8004d8a:	88fa      	ldrh	r2, [r7, #6]
 8004d8c:	887b      	ldrh	r3, [r7, #2]
 8004d8e:	4413      	add	r3, r2
 8004d90:	4a1c      	ldr	r2, [pc, #112]	; (8004e04 <ILI9341_Draw_Rectangle+0xb0>)
 8004d92:	8812      	ldrh	r2, [r2, #0]
 8004d94:	b292      	uxth	r2, r2
 8004d96:	4293      	cmp	r3, r2
 8004d98:	dd05      	ble.n	8004da6 <ILI9341_Draw_Rectangle+0x52>
	{
		Width=LCD_WIDTH-X;
 8004d9a:	4b1a      	ldr	r3, [pc, #104]	; (8004e04 <ILI9341_Draw_Rectangle+0xb0>)
 8004d9c:	881b      	ldrh	r3, [r3, #0]
 8004d9e:	b29a      	uxth	r2, r3
 8004da0:	88fb      	ldrh	r3, [r7, #6]
 8004da2:	1ad3      	subs	r3, r2, r3
 8004da4:	807b      	strh	r3, [r7, #2]
	}
if((Y+Height-1)>=LCD_HEIGHT)
 8004da6:	88ba      	ldrh	r2, [r7, #4]
 8004da8:	883b      	ldrh	r3, [r7, #0]
 8004daa:	4413      	add	r3, r2
 8004dac:	4a16      	ldr	r2, [pc, #88]	; (8004e08 <ILI9341_Draw_Rectangle+0xb4>)
 8004dae:	8812      	ldrh	r2, [r2, #0]
 8004db0:	b292      	uxth	r2, r2
 8004db2:	4293      	cmp	r3, r2
 8004db4:	dd05      	ble.n	8004dc2 <ILI9341_Draw_Rectangle+0x6e>
	{
		Height=LCD_HEIGHT-Y;
 8004db6:	4b14      	ldr	r3, [pc, #80]	; (8004e08 <ILI9341_Draw_Rectangle+0xb4>)
 8004db8:	881b      	ldrh	r3, [r3, #0]
 8004dba:	b29a      	uxth	r2, r3
 8004dbc:	88bb      	ldrh	r3, [r7, #4]
 8004dbe:	1ad3      	subs	r3, r2, r3
 8004dc0:	803b      	strh	r3, [r7, #0]
	}
ILI9341_Set_Address(X, Y, X+Width-1, Y+Height-1);
 8004dc2:	88fa      	ldrh	r2, [r7, #6]
 8004dc4:	887b      	ldrh	r3, [r7, #2]
 8004dc6:	4413      	add	r3, r2
 8004dc8:	b29b      	uxth	r3, r3
 8004dca:	3b01      	subs	r3, #1
 8004dcc:	b29c      	uxth	r4, r3
 8004dce:	88ba      	ldrh	r2, [r7, #4]
 8004dd0:	883b      	ldrh	r3, [r7, #0]
 8004dd2:	4413      	add	r3, r2
 8004dd4:	b29b      	uxth	r3, r3
 8004dd6:	3b01      	subs	r3, #1
 8004dd8:	b29b      	uxth	r3, r3
 8004dda:	88b9      	ldrh	r1, [r7, #4]
 8004ddc:	88f8      	ldrh	r0, [r7, #6]
 8004dde:	4622      	mov	r2, r4
 8004de0:	f7ff fc48 	bl	8004674 <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, Height*Width);
 8004de4:	883b      	ldrh	r3, [r7, #0]
 8004de6:	887a      	ldrh	r2, [r7, #2]
 8004de8:	fb02 f303 	mul.w	r3, r2, r3
 8004dec:	461a      	mov	r2, r3
 8004dee:	8b3b      	ldrh	r3, [r7, #24]
 8004df0:	4611      	mov	r1, r2
 8004df2:	4618      	mov	r0, r3
 8004df4:	f7ff fe14 	bl	8004a20 <ILI9341_Draw_Colour_Burst>
 8004df8:	e000      	b.n	8004dfc <ILI9341_Draw_Rectangle+0xa8>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 8004dfa:	bf00      	nop
}
 8004dfc:	370c      	adds	r7, #12
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	bd90      	pop	{r4, r7, pc}
 8004e02:	bf00      	nop
 8004e04:	200000aa 	.word	0x200000aa
 8004e08:	200000a8 	.word	0x200000a8

08004e0c <ILI9341_Draw_Horizontal_Line>:

//DRAW LINE FROM X,Y LOCATION to X+Width,Y LOCATION
void ILI9341_Draw_Horizontal_Line(uint16_t X, uint16_t Y, uint16_t Width, uint16_t Colour)
{
 8004e0c:	b590      	push	{r4, r7, lr}
 8004e0e:	b083      	sub	sp, #12
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	4604      	mov	r4, r0
 8004e14:	4608      	mov	r0, r1
 8004e16:	4611      	mov	r1, r2
 8004e18:	461a      	mov	r2, r3
 8004e1a:	4623      	mov	r3, r4
 8004e1c:	80fb      	strh	r3, [r7, #6]
 8004e1e:	4603      	mov	r3, r0
 8004e20:	80bb      	strh	r3, [r7, #4]
 8004e22:	460b      	mov	r3, r1
 8004e24:	807b      	strh	r3, [r7, #2]
 8004e26:	4613      	mov	r3, r2
 8004e28:	803b      	strh	r3, [r7, #0]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 8004e2a:	4b18      	ldr	r3, [pc, #96]	; (8004e8c <ILI9341_Draw_Horizontal_Line+0x80>)
 8004e2c:	881b      	ldrh	r3, [r3, #0]
 8004e2e:	b29b      	uxth	r3, r3
 8004e30:	88fa      	ldrh	r2, [r7, #6]
 8004e32:	429a      	cmp	r2, r3
 8004e34:	d225      	bcs.n	8004e82 <ILI9341_Draw_Horizontal_Line+0x76>
 8004e36:	4b16      	ldr	r3, [pc, #88]	; (8004e90 <ILI9341_Draw_Horizontal_Line+0x84>)
 8004e38:	881b      	ldrh	r3, [r3, #0]
 8004e3a:	b29b      	uxth	r3, r3
 8004e3c:	88ba      	ldrh	r2, [r7, #4]
 8004e3e:	429a      	cmp	r2, r3
 8004e40:	d21f      	bcs.n	8004e82 <ILI9341_Draw_Horizontal_Line+0x76>
if((X+Width-1)>=LCD_WIDTH)
 8004e42:	88fa      	ldrh	r2, [r7, #6]
 8004e44:	887b      	ldrh	r3, [r7, #2]
 8004e46:	4413      	add	r3, r2
 8004e48:	4a10      	ldr	r2, [pc, #64]	; (8004e8c <ILI9341_Draw_Horizontal_Line+0x80>)
 8004e4a:	8812      	ldrh	r2, [r2, #0]
 8004e4c:	b292      	uxth	r2, r2
 8004e4e:	4293      	cmp	r3, r2
 8004e50:	dd05      	ble.n	8004e5e <ILI9341_Draw_Horizontal_Line+0x52>
	{
		Width=LCD_WIDTH-X;
 8004e52:	4b0e      	ldr	r3, [pc, #56]	; (8004e8c <ILI9341_Draw_Horizontal_Line+0x80>)
 8004e54:	881b      	ldrh	r3, [r3, #0]
 8004e56:	b29a      	uxth	r2, r3
 8004e58:	88fb      	ldrh	r3, [r7, #6]
 8004e5a:	1ad3      	subs	r3, r2, r3
 8004e5c:	807b      	strh	r3, [r7, #2]
	}
ILI9341_Set_Address(X, Y, X+Width-1, Y);
 8004e5e:	88fa      	ldrh	r2, [r7, #6]
 8004e60:	887b      	ldrh	r3, [r7, #2]
 8004e62:	4413      	add	r3, r2
 8004e64:	b29b      	uxth	r3, r3
 8004e66:	3b01      	subs	r3, #1
 8004e68:	b29a      	uxth	r2, r3
 8004e6a:	88bb      	ldrh	r3, [r7, #4]
 8004e6c:	88b9      	ldrh	r1, [r7, #4]
 8004e6e:	88f8      	ldrh	r0, [r7, #6]
 8004e70:	f7ff fc00 	bl	8004674 <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, Width);
 8004e74:	887a      	ldrh	r2, [r7, #2]
 8004e76:	883b      	ldrh	r3, [r7, #0]
 8004e78:	4611      	mov	r1, r2
 8004e7a:	4618      	mov	r0, r3
 8004e7c:	f7ff fdd0 	bl	8004a20 <ILI9341_Draw_Colour_Burst>
 8004e80:	e000      	b.n	8004e84 <ILI9341_Draw_Horizontal_Line+0x78>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 8004e82:	bf00      	nop
}
 8004e84:	370c      	adds	r7, #12
 8004e86:	46bd      	mov	sp, r7
 8004e88:	bd90      	pop	{r4, r7, pc}
 8004e8a:	bf00      	nop
 8004e8c:	200000aa 	.word	0x200000aa
 8004e90:	200000a8 	.word	0x200000a8

08004e94 <ILI9341_Draw_Vertical_Line>:

//DRAW LINE FROM X,Y LOCATION to X,Y+Height LOCATION
void ILI9341_Draw_Vertical_Line(uint16_t X, uint16_t Y, uint16_t Height, uint16_t Colour)
{
 8004e94:	b590      	push	{r4, r7, lr}
 8004e96:	b083      	sub	sp, #12
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	4604      	mov	r4, r0
 8004e9c:	4608      	mov	r0, r1
 8004e9e:	4611      	mov	r1, r2
 8004ea0:	461a      	mov	r2, r3
 8004ea2:	4623      	mov	r3, r4
 8004ea4:	80fb      	strh	r3, [r7, #6]
 8004ea6:	4603      	mov	r3, r0
 8004ea8:	80bb      	strh	r3, [r7, #4]
 8004eaa:	460b      	mov	r3, r1
 8004eac:	807b      	strh	r3, [r7, #2]
 8004eae:	4613      	mov	r3, r2
 8004eb0:	803b      	strh	r3, [r7, #0]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 8004eb2:	4b18      	ldr	r3, [pc, #96]	; (8004f14 <ILI9341_Draw_Vertical_Line+0x80>)
 8004eb4:	881b      	ldrh	r3, [r3, #0]
 8004eb6:	b29b      	uxth	r3, r3
 8004eb8:	88fa      	ldrh	r2, [r7, #6]
 8004eba:	429a      	cmp	r2, r3
 8004ebc:	d225      	bcs.n	8004f0a <ILI9341_Draw_Vertical_Line+0x76>
 8004ebe:	4b16      	ldr	r3, [pc, #88]	; (8004f18 <ILI9341_Draw_Vertical_Line+0x84>)
 8004ec0:	881b      	ldrh	r3, [r3, #0]
 8004ec2:	b29b      	uxth	r3, r3
 8004ec4:	88ba      	ldrh	r2, [r7, #4]
 8004ec6:	429a      	cmp	r2, r3
 8004ec8:	d21f      	bcs.n	8004f0a <ILI9341_Draw_Vertical_Line+0x76>
if((Y+Height-1)>=LCD_HEIGHT)
 8004eca:	88ba      	ldrh	r2, [r7, #4]
 8004ecc:	887b      	ldrh	r3, [r7, #2]
 8004ece:	4413      	add	r3, r2
 8004ed0:	4a11      	ldr	r2, [pc, #68]	; (8004f18 <ILI9341_Draw_Vertical_Line+0x84>)
 8004ed2:	8812      	ldrh	r2, [r2, #0]
 8004ed4:	b292      	uxth	r2, r2
 8004ed6:	4293      	cmp	r3, r2
 8004ed8:	dd05      	ble.n	8004ee6 <ILI9341_Draw_Vertical_Line+0x52>
	{
		Height=LCD_HEIGHT-Y;
 8004eda:	4b0f      	ldr	r3, [pc, #60]	; (8004f18 <ILI9341_Draw_Vertical_Line+0x84>)
 8004edc:	881b      	ldrh	r3, [r3, #0]
 8004ede:	b29a      	uxth	r2, r3
 8004ee0:	88bb      	ldrh	r3, [r7, #4]
 8004ee2:	1ad3      	subs	r3, r2, r3
 8004ee4:	807b      	strh	r3, [r7, #2]
	}
ILI9341_Set_Address(X, Y, X, Y+Height-1);
 8004ee6:	88ba      	ldrh	r2, [r7, #4]
 8004ee8:	887b      	ldrh	r3, [r7, #2]
 8004eea:	4413      	add	r3, r2
 8004eec:	b29b      	uxth	r3, r3
 8004eee:	3b01      	subs	r3, #1
 8004ef0:	b29b      	uxth	r3, r3
 8004ef2:	88fa      	ldrh	r2, [r7, #6]
 8004ef4:	88b9      	ldrh	r1, [r7, #4]
 8004ef6:	88f8      	ldrh	r0, [r7, #6]
 8004ef8:	f7ff fbbc 	bl	8004674 <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, Height);
 8004efc:	887a      	ldrh	r2, [r7, #2]
 8004efe:	883b      	ldrh	r3, [r7, #0]
 8004f00:	4611      	mov	r1, r2
 8004f02:	4618      	mov	r0, r3
 8004f04:	f7ff fd8c 	bl	8004a20 <ILI9341_Draw_Colour_Burst>
 8004f08:	e000      	b.n	8004f0c <ILI9341_Draw_Vertical_Line+0x78>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 8004f0a:	bf00      	nop
}
 8004f0c:	370c      	adds	r7, #12
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	bd90      	pop	{r4, r7, pc}
 8004f12:	bf00      	nop
 8004f14:	200000aa 	.word	0x200000aa
 8004f18:	200000a8 	.word	0x200000a8

08004f1c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004f1c:	b580      	push	{r7, lr}
 8004f1e:	af00      	add	r7, sp, #0
  /* Configure Instruction cache through ART accelerator */ 
#if (ART_ACCLERATOR_ENABLE != 0)
   __HAL_FLASH_ART_ENABLE();
 8004f20:	4b0b      	ldr	r3, [pc, #44]	; (8004f50 <HAL_Init+0x34>)
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	4a0a      	ldr	r2, [pc, #40]	; (8004f50 <HAL_Init+0x34>)
 8004f26:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004f2a:	6013      	str	r3, [r2, #0]
#endif /* ART_ACCLERATOR_ENABLE */

  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004f2c:	4b08      	ldr	r3, [pc, #32]	; (8004f50 <HAL_Init+0x34>)
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	4a07      	ldr	r2, [pc, #28]	; (8004f50 <HAL_Init+0x34>)
 8004f32:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f36:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004f38:	2003      	movs	r0, #3
 8004f3a:	f000 f94f 	bl	80051dc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004f3e:	2000      	movs	r0, #0
 8004f40:	f000 f808 	bl	8004f54 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8004f44:	f7fe fc9a 	bl	800387c <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8004f48:	2300      	movs	r3, #0
}
 8004f4a:	4618      	mov	r0, r3
 8004f4c:	bd80      	pop	{r7, pc}
 8004f4e:	bf00      	nop
 8004f50:	40023c00 	.word	0x40023c00

08004f54 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004f54:	b580      	push	{r7, lr}
 8004f56:	b082      	sub	sp, #8
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004f5c:	4b12      	ldr	r3, [pc, #72]	; (8004fa8 <HAL_InitTick+0x54>)
 8004f5e:	681a      	ldr	r2, [r3, #0]
 8004f60:	4b12      	ldr	r3, [pc, #72]	; (8004fac <HAL_InitTick+0x58>)
 8004f62:	781b      	ldrb	r3, [r3, #0]
 8004f64:	4619      	mov	r1, r3
 8004f66:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004f6a:	fbb3 f3f1 	udiv	r3, r3, r1
 8004f6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f72:	4618      	mov	r0, r3
 8004f74:	f000 f967 	bl	8005246 <HAL_SYSTICK_Config>
 8004f78:	4603      	mov	r3, r0
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d001      	beq.n	8004f82 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004f7e:	2301      	movs	r3, #1
 8004f80:	e00e      	b.n	8004fa0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	2b0f      	cmp	r3, #15
 8004f86:	d80a      	bhi.n	8004f9e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004f88:	2200      	movs	r2, #0
 8004f8a:	6879      	ldr	r1, [r7, #4]
 8004f8c:	f04f 30ff 	mov.w	r0, #4294967295
 8004f90:	f000 f92f 	bl	80051f2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004f94:	4a06      	ldr	r2, [pc, #24]	; (8004fb0 <HAL_InitTick+0x5c>)
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004f9a:	2300      	movs	r3, #0
 8004f9c:	e000      	b.n	8004fa0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004f9e:	2301      	movs	r3, #1
}
 8004fa0:	4618      	mov	r0, r3
 8004fa2:	3708      	adds	r7, #8
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	bd80      	pop	{r7, pc}
 8004fa8:	200000a4 	.word	0x200000a4
 8004fac:	200000b0 	.word	0x200000b0
 8004fb0:	200000ac 	.word	0x200000ac

08004fb4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004fb4:	b480      	push	{r7}
 8004fb6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004fb8:	4b06      	ldr	r3, [pc, #24]	; (8004fd4 <HAL_IncTick+0x20>)
 8004fba:	781b      	ldrb	r3, [r3, #0]
 8004fbc:	461a      	mov	r2, r3
 8004fbe:	4b06      	ldr	r3, [pc, #24]	; (8004fd8 <HAL_IncTick+0x24>)
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	4413      	add	r3, r2
 8004fc4:	4a04      	ldr	r2, [pc, #16]	; (8004fd8 <HAL_IncTick+0x24>)
 8004fc6:	6013      	str	r3, [r2, #0]
}
 8004fc8:	bf00      	nop
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd0:	4770      	bx	lr
 8004fd2:	bf00      	nop
 8004fd4:	200000b0 	.word	0x200000b0
 8004fd8:	20000734 	.word	0x20000734

08004fdc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004fdc:	b480      	push	{r7}
 8004fde:	af00      	add	r7, sp, #0
  return uwTick;
 8004fe0:	4b03      	ldr	r3, [pc, #12]	; (8004ff0 <HAL_GetTick+0x14>)
 8004fe2:	681b      	ldr	r3, [r3, #0]
}
 8004fe4:	4618      	mov	r0, r3
 8004fe6:	46bd      	mov	sp, r7
 8004fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fec:	4770      	bx	lr
 8004fee:	bf00      	nop
 8004ff0:	20000734 	.word	0x20000734

08004ff4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004ff4:	b580      	push	{r7, lr}
 8004ff6:	b084      	sub	sp, #16
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004ffc:	f7ff ffee 	bl	8004fdc <HAL_GetTick>
 8005000:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	f1b3 3fff 	cmp.w	r3, #4294967295
 800500c:	d005      	beq.n	800501a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800500e:	4b0a      	ldr	r3, [pc, #40]	; (8005038 <HAL_Delay+0x44>)
 8005010:	781b      	ldrb	r3, [r3, #0]
 8005012:	461a      	mov	r2, r3
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	4413      	add	r3, r2
 8005018:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800501a:	bf00      	nop
 800501c:	f7ff ffde 	bl	8004fdc <HAL_GetTick>
 8005020:	4602      	mov	r2, r0
 8005022:	68bb      	ldr	r3, [r7, #8]
 8005024:	1ad3      	subs	r3, r2, r3
 8005026:	68fa      	ldr	r2, [r7, #12]
 8005028:	429a      	cmp	r2, r3
 800502a:	d8f7      	bhi.n	800501c <HAL_Delay+0x28>
  {
  }
}
 800502c:	bf00      	nop
 800502e:	bf00      	nop
 8005030:	3710      	adds	r7, #16
 8005032:	46bd      	mov	sp, r7
 8005034:	bd80      	pop	{r7, pc}
 8005036:	bf00      	nop
 8005038:	200000b0 	.word	0x200000b0

0800503c <__NVIC_SetPriorityGrouping>:
{
 800503c:	b480      	push	{r7}
 800503e:	b085      	sub	sp, #20
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	f003 0307 	and.w	r3, r3, #7
 800504a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800504c:	4b0b      	ldr	r3, [pc, #44]	; (800507c <__NVIC_SetPriorityGrouping+0x40>)
 800504e:	68db      	ldr	r3, [r3, #12]
 8005050:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005052:	68ba      	ldr	r2, [r7, #8]
 8005054:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005058:	4013      	ands	r3, r2
 800505a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005060:	68bb      	ldr	r3, [r7, #8]
 8005062:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8005064:	4b06      	ldr	r3, [pc, #24]	; (8005080 <__NVIC_SetPriorityGrouping+0x44>)
 8005066:	4313      	orrs	r3, r2
 8005068:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800506a:	4a04      	ldr	r2, [pc, #16]	; (800507c <__NVIC_SetPriorityGrouping+0x40>)
 800506c:	68bb      	ldr	r3, [r7, #8]
 800506e:	60d3      	str	r3, [r2, #12]
}
 8005070:	bf00      	nop
 8005072:	3714      	adds	r7, #20
 8005074:	46bd      	mov	sp, r7
 8005076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507a:	4770      	bx	lr
 800507c:	e000ed00 	.word	0xe000ed00
 8005080:	05fa0000 	.word	0x05fa0000

08005084 <__NVIC_GetPriorityGrouping>:
{
 8005084:	b480      	push	{r7}
 8005086:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005088:	4b04      	ldr	r3, [pc, #16]	; (800509c <__NVIC_GetPriorityGrouping+0x18>)
 800508a:	68db      	ldr	r3, [r3, #12]
 800508c:	0a1b      	lsrs	r3, r3, #8
 800508e:	f003 0307 	and.w	r3, r3, #7
}
 8005092:	4618      	mov	r0, r3
 8005094:	46bd      	mov	sp, r7
 8005096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800509a:	4770      	bx	lr
 800509c:	e000ed00 	.word	0xe000ed00

080050a0 <__NVIC_EnableIRQ>:
{
 80050a0:	b480      	push	{r7}
 80050a2:	b083      	sub	sp, #12
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	4603      	mov	r3, r0
 80050a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80050aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	db0b      	blt.n	80050ca <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80050b2:	79fb      	ldrb	r3, [r7, #7]
 80050b4:	f003 021f 	and.w	r2, r3, #31
 80050b8:	4907      	ldr	r1, [pc, #28]	; (80050d8 <__NVIC_EnableIRQ+0x38>)
 80050ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050be:	095b      	lsrs	r3, r3, #5
 80050c0:	2001      	movs	r0, #1
 80050c2:	fa00 f202 	lsl.w	r2, r0, r2
 80050c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80050ca:	bf00      	nop
 80050cc:	370c      	adds	r7, #12
 80050ce:	46bd      	mov	sp, r7
 80050d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d4:	4770      	bx	lr
 80050d6:	bf00      	nop
 80050d8:	e000e100 	.word	0xe000e100

080050dc <__NVIC_SetPriority>:
{
 80050dc:	b480      	push	{r7}
 80050de:	b083      	sub	sp, #12
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	4603      	mov	r3, r0
 80050e4:	6039      	str	r1, [r7, #0]
 80050e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80050e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	db0a      	blt.n	8005106 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80050f0:	683b      	ldr	r3, [r7, #0]
 80050f2:	b2da      	uxtb	r2, r3
 80050f4:	490c      	ldr	r1, [pc, #48]	; (8005128 <__NVIC_SetPriority+0x4c>)
 80050f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050fa:	0112      	lsls	r2, r2, #4
 80050fc:	b2d2      	uxtb	r2, r2
 80050fe:	440b      	add	r3, r1
 8005100:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8005104:	e00a      	b.n	800511c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005106:	683b      	ldr	r3, [r7, #0]
 8005108:	b2da      	uxtb	r2, r3
 800510a:	4908      	ldr	r1, [pc, #32]	; (800512c <__NVIC_SetPriority+0x50>)
 800510c:	79fb      	ldrb	r3, [r7, #7]
 800510e:	f003 030f 	and.w	r3, r3, #15
 8005112:	3b04      	subs	r3, #4
 8005114:	0112      	lsls	r2, r2, #4
 8005116:	b2d2      	uxtb	r2, r2
 8005118:	440b      	add	r3, r1
 800511a:	761a      	strb	r2, [r3, #24]
}
 800511c:	bf00      	nop
 800511e:	370c      	adds	r7, #12
 8005120:	46bd      	mov	sp, r7
 8005122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005126:	4770      	bx	lr
 8005128:	e000e100 	.word	0xe000e100
 800512c:	e000ed00 	.word	0xe000ed00

08005130 <NVIC_EncodePriority>:
{
 8005130:	b480      	push	{r7}
 8005132:	b089      	sub	sp, #36	; 0x24
 8005134:	af00      	add	r7, sp, #0
 8005136:	60f8      	str	r0, [r7, #12]
 8005138:	60b9      	str	r1, [r7, #8]
 800513a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	f003 0307 	and.w	r3, r3, #7
 8005142:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005144:	69fb      	ldr	r3, [r7, #28]
 8005146:	f1c3 0307 	rsb	r3, r3, #7
 800514a:	2b04      	cmp	r3, #4
 800514c:	bf28      	it	cs
 800514e:	2304      	movcs	r3, #4
 8005150:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005152:	69fb      	ldr	r3, [r7, #28]
 8005154:	3304      	adds	r3, #4
 8005156:	2b06      	cmp	r3, #6
 8005158:	d902      	bls.n	8005160 <NVIC_EncodePriority+0x30>
 800515a:	69fb      	ldr	r3, [r7, #28]
 800515c:	3b03      	subs	r3, #3
 800515e:	e000      	b.n	8005162 <NVIC_EncodePriority+0x32>
 8005160:	2300      	movs	r3, #0
 8005162:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005164:	f04f 32ff 	mov.w	r2, #4294967295
 8005168:	69bb      	ldr	r3, [r7, #24]
 800516a:	fa02 f303 	lsl.w	r3, r2, r3
 800516e:	43da      	mvns	r2, r3
 8005170:	68bb      	ldr	r3, [r7, #8]
 8005172:	401a      	ands	r2, r3
 8005174:	697b      	ldr	r3, [r7, #20]
 8005176:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005178:	f04f 31ff 	mov.w	r1, #4294967295
 800517c:	697b      	ldr	r3, [r7, #20]
 800517e:	fa01 f303 	lsl.w	r3, r1, r3
 8005182:	43d9      	mvns	r1, r3
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005188:	4313      	orrs	r3, r2
}
 800518a:	4618      	mov	r0, r3
 800518c:	3724      	adds	r7, #36	; 0x24
 800518e:	46bd      	mov	sp, r7
 8005190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005194:	4770      	bx	lr
	...

08005198 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005198:	b580      	push	{r7, lr}
 800519a:	b082      	sub	sp, #8
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	3b01      	subs	r3, #1
 80051a4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80051a8:	d301      	bcc.n	80051ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80051aa:	2301      	movs	r3, #1
 80051ac:	e00f      	b.n	80051ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80051ae:	4a0a      	ldr	r2, [pc, #40]	; (80051d8 <SysTick_Config+0x40>)
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	3b01      	subs	r3, #1
 80051b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80051b6:	210f      	movs	r1, #15
 80051b8:	f04f 30ff 	mov.w	r0, #4294967295
 80051bc:	f7ff ff8e 	bl	80050dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80051c0:	4b05      	ldr	r3, [pc, #20]	; (80051d8 <SysTick_Config+0x40>)
 80051c2:	2200      	movs	r2, #0
 80051c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80051c6:	4b04      	ldr	r3, [pc, #16]	; (80051d8 <SysTick_Config+0x40>)
 80051c8:	2207      	movs	r2, #7
 80051ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80051cc:	2300      	movs	r3, #0
}
 80051ce:	4618      	mov	r0, r3
 80051d0:	3708      	adds	r7, #8
 80051d2:	46bd      	mov	sp, r7
 80051d4:	bd80      	pop	{r7, pc}
 80051d6:	bf00      	nop
 80051d8:	e000e010 	.word	0xe000e010

080051dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80051dc:	b580      	push	{r7, lr}
 80051de:	b082      	sub	sp, #8
 80051e0:	af00      	add	r7, sp, #0
 80051e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80051e4:	6878      	ldr	r0, [r7, #4]
 80051e6:	f7ff ff29 	bl	800503c <__NVIC_SetPriorityGrouping>
}
 80051ea:	bf00      	nop
 80051ec:	3708      	adds	r7, #8
 80051ee:	46bd      	mov	sp, r7
 80051f0:	bd80      	pop	{r7, pc}

080051f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80051f2:	b580      	push	{r7, lr}
 80051f4:	b086      	sub	sp, #24
 80051f6:	af00      	add	r7, sp, #0
 80051f8:	4603      	mov	r3, r0
 80051fa:	60b9      	str	r1, [r7, #8]
 80051fc:	607a      	str	r2, [r7, #4]
 80051fe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8005200:	2300      	movs	r3, #0
 8005202:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005204:	f7ff ff3e 	bl	8005084 <__NVIC_GetPriorityGrouping>
 8005208:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800520a:	687a      	ldr	r2, [r7, #4]
 800520c:	68b9      	ldr	r1, [r7, #8]
 800520e:	6978      	ldr	r0, [r7, #20]
 8005210:	f7ff ff8e 	bl	8005130 <NVIC_EncodePriority>
 8005214:	4602      	mov	r2, r0
 8005216:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800521a:	4611      	mov	r1, r2
 800521c:	4618      	mov	r0, r3
 800521e:	f7ff ff5d 	bl	80050dc <__NVIC_SetPriority>
}
 8005222:	bf00      	nop
 8005224:	3718      	adds	r7, #24
 8005226:	46bd      	mov	sp, r7
 8005228:	bd80      	pop	{r7, pc}

0800522a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800522a:	b580      	push	{r7, lr}
 800522c:	b082      	sub	sp, #8
 800522e:	af00      	add	r7, sp, #0
 8005230:	4603      	mov	r3, r0
 8005232:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005234:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005238:	4618      	mov	r0, r3
 800523a:	f7ff ff31 	bl	80050a0 <__NVIC_EnableIRQ>
}
 800523e:	bf00      	nop
 8005240:	3708      	adds	r7, #8
 8005242:	46bd      	mov	sp, r7
 8005244:	bd80      	pop	{r7, pc}

08005246 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005246:	b580      	push	{r7, lr}
 8005248:	b082      	sub	sp, #8
 800524a:	af00      	add	r7, sp, #0
 800524c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800524e:	6878      	ldr	r0, [r7, #4]
 8005250:	f7ff ffa2 	bl	8005198 <SysTick_Config>
 8005254:	4603      	mov	r3, r0
}
 8005256:	4618      	mov	r0, r3
 8005258:	3708      	adds	r7, #8
 800525a:	46bd      	mov	sp, r7
 800525c:	bd80      	pop	{r7, pc}
	...

08005260 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005260:	b480      	push	{r7}
 8005262:	b089      	sub	sp, #36	; 0x24
 8005264:	af00      	add	r7, sp, #0
 8005266:	6078      	str	r0, [r7, #4]
 8005268:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800526a:	2300      	movs	r3, #0
 800526c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800526e:	2300      	movs	r3, #0
 8005270:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8005272:	2300      	movs	r3, #0
 8005274:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8005276:	2300      	movs	r3, #0
 8005278:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800527a:	2300      	movs	r3, #0
 800527c:	61fb      	str	r3, [r7, #28]
 800527e:	e175      	b.n	800556c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8005280:	2201      	movs	r2, #1
 8005282:	69fb      	ldr	r3, [r7, #28]
 8005284:	fa02 f303 	lsl.w	r3, r2, r3
 8005288:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800528a:	683b      	ldr	r3, [r7, #0]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	697a      	ldr	r2, [r7, #20]
 8005290:	4013      	ands	r3, r2
 8005292:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005294:	693a      	ldr	r2, [r7, #16]
 8005296:	697b      	ldr	r3, [r7, #20]
 8005298:	429a      	cmp	r2, r3
 800529a:	f040 8164 	bne.w	8005566 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800529e:	683b      	ldr	r3, [r7, #0]
 80052a0:	685b      	ldr	r3, [r3, #4]
 80052a2:	2b01      	cmp	r3, #1
 80052a4:	d00b      	beq.n	80052be <HAL_GPIO_Init+0x5e>
 80052a6:	683b      	ldr	r3, [r7, #0]
 80052a8:	685b      	ldr	r3, [r3, #4]
 80052aa:	2b02      	cmp	r3, #2
 80052ac:	d007      	beq.n	80052be <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80052ae:	683b      	ldr	r3, [r7, #0]
 80052b0:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80052b2:	2b11      	cmp	r3, #17
 80052b4:	d003      	beq.n	80052be <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80052b6:	683b      	ldr	r3, [r7, #0]
 80052b8:	685b      	ldr	r3, [r3, #4]
 80052ba:	2b12      	cmp	r3, #18
 80052bc:	d130      	bne.n	8005320 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	689b      	ldr	r3, [r3, #8]
 80052c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80052c4:	69fb      	ldr	r3, [r7, #28]
 80052c6:	005b      	lsls	r3, r3, #1
 80052c8:	2203      	movs	r2, #3
 80052ca:	fa02 f303 	lsl.w	r3, r2, r3
 80052ce:	43db      	mvns	r3, r3
 80052d0:	69ba      	ldr	r2, [r7, #24]
 80052d2:	4013      	ands	r3, r2
 80052d4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80052d6:	683b      	ldr	r3, [r7, #0]
 80052d8:	68da      	ldr	r2, [r3, #12]
 80052da:	69fb      	ldr	r3, [r7, #28]
 80052dc:	005b      	lsls	r3, r3, #1
 80052de:	fa02 f303 	lsl.w	r3, r2, r3
 80052e2:	69ba      	ldr	r2, [r7, #24]
 80052e4:	4313      	orrs	r3, r2
 80052e6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	69ba      	ldr	r2, [r7, #24]
 80052ec:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	685b      	ldr	r3, [r3, #4]
 80052f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80052f4:	2201      	movs	r2, #1
 80052f6:	69fb      	ldr	r3, [r7, #28]
 80052f8:	fa02 f303 	lsl.w	r3, r2, r3
 80052fc:	43db      	mvns	r3, r3
 80052fe:	69ba      	ldr	r2, [r7, #24]
 8005300:	4013      	ands	r3, r2
 8005302:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8005304:	683b      	ldr	r3, [r7, #0]
 8005306:	685b      	ldr	r3, [r3, #4]
 8005308:	091b      	lsrs	r3, r3, #4
 800530a:	f003 0201 	and.w	r2, r3, #1
 800530e:	69fb      	ldr	r3, [r7, #28]
 8005310:	fa02 f303 	lsl.w	r3, r2, r3
 8005314:	69ba      	ldr	r2, [r7, #24]
 8005316:	4313      	orrs	r3, r2
 8005318:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	69ba      	ldr	r2, [r7, #24]
 800531e:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	68db      	ldr	r3, [r3, #12]
 8005324:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8005326:	69fb      	ldr	r3, [r7, #28]
 8005328:	005b      	lsls	r3, r3, #1
 800532a:	2203      	movs	r2, #3
 800532c:	fa02 f303 	lsl.w	r3, r2, r3
 8005330:	43db      	mvns	r3, r3
 8005332:	69ba      	ldr	r2, [r7, #24]
 8005334:	4013      	ands	r3, r2
 8005336:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8005338:	683b      	ldr	r3, [r7, #0]
 800533a:	689a      	ldr	r2, [r3, #8]
 800533c:	69fb      	ldr	r3, [r7, #28]
 800533e:	005b      	lsls	r3, r3, #1
 8005340:	fa02 f303 	lsl.w	r3, r2, r3
 8005344:	69ba      	ldr	r2, [r7, #24]
 8005346:	4313      	orrs	r3, r2
 8005348:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	69ba      	ldr	r2, [r7, #24]
 800534e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005350:	683b      	ldr	r3, [r7, #0]
 8005352:	685b      	ldr	r3, [r3, #4]
 8005354:	2b02      	cmp	r3, #2
 8005356:	d003      	beq.n	8005360 <HAL_GPIO_Init+0x100>
 8005358:	683b      	ldr	r3, [r7, #0]
 800535a:	685b      	ldr	r3, [r3, #4]
 800535c:	2b12      	cmp	r3, #18
 800535e:	d123      	bne.n	80053a8 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8005360:	69fb      	ldr	r3, [r7, #28]
 8005362:	08da      	lsrs	r2, r3, #3
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	3208      	adds	r2, #8
 8005368:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800536c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800536e:	69fb      	ldr	r3, [r7, #28]
 8005370:	f003 0307 	and.w	r3, r3, #7
 8005374:	009b      	lsls	r3, r3, #2
 8005376:	220f      	movs	r2, #15
 8005378:	fa02 f303 	lsl.w	r3, r2, r3
 800537c:	43db      	mvns	r3, r3
 800537e:	69ba      	ldr	r2, [r7, #24]
 8005380:	4013      	ands	r3, r2
 8005382:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8005384:	683b      	ldr	r3, [r7, #0]
 8005386:	691a      	ldr	r2, [r3, #16]
 8005388:	69fb      	ldr	r3, [r7, #28]
 800538a:	f003 0307 	and.w	r3, r3, #7
 800538e:	009b      	lsls	r3, r3, #2
 8005390:	fa02 f303 	lsl.w	r3, r2, r3
 8005394:	69ba      	ldr	r2, [r7, #24]
 8005396:	4313      	orrs	r3, r2
 8005398:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800539a:	69fb      	ldr	r3, [r7, #28]
 800539c:	08da      	lsrs	r2, r3, #3
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	3208      	adds	r2, #8
 80053a2:	69b9      	ldr	r1, [r7, #24]
 80053a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80053ae:	69fb      	ldr	r3, [r7, #28]
 80053b0:	005b      	lsls	r3, r3, #1
 80053b2:	2203      	movs	r2, #3
 80053b4:	fa02 f303 	lsl.w	r3, r2, r3
 80053b8:	43db      	mvns	r3, r3
 80053ba:	69ba      	ldr	r2, [r7, #24]
 80053bc:	4013      	ands	r3, r2
 80053be:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80053c0:	683b      	ldr	r3, [r7, #0]
 80053c2:	685b      	ldr	r3, [r3, #4]
 80053c4:	f003 0203 	and.w	r2, r3, #3
 80053c8:	69fb      	ldr	r3, [r7, #28]
 80053ca:	005b      	lsls	r3, r3, #1
 80053cc:	fa02 f303 	lsl.w	r3, r2, r3
 80053d0:	69ba      	ldr	r2, [r7, #24]
 80053d2:	4313      	orrs	r3, r2
 80053d4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	69ba      	ldr	r2, [r7, #24]
 80053da:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80053dc:	683b      	ldr	r3, [r7, #0]
 80053de:	685b      	ldr	r3, [r3, #4]
 80053e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	f000 80be 	beq.w	8005566 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80053ea:	4b66      	ldr	r3, [pc, #408]	; (8005584 <HAL_GPIO_Init+0x324>)
 80053ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053ee:	4a65      	ldr	r2, [pc, #404]	; (8005584 <HAL_GPIO_Init+0x324>)
 80053f0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80053f4:	6453      	str	r3, [r2, #68]	; 0x44
 80053f6:	4b63      	ldr	r3, [pc, #396]	; (8005584 <HAL_GPIO_Init+0x324>)
 80053f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80053fe:	60fb      	str	r3, [r7, #12]
 8005400:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8005402:	4a61      	ldr	r2, [pc, #388]	; (8005588 <HAL_GPIO_Init+0x328>)
 8005404:	69fb      	ldr	r3, [r7, #28]
 8005406:	089b      	lsrs	r3, r3, #2
 8005408:	3302      	adds	r3, #2
 800540a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800540e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8005410:	69fb      	ldr	r3, [r7, #28]
 8005412:	f003 0303 	and.w	r3, r3, #3
 8005416:	009b      	lsls	r3, r3, #2
 8005418:	220f      	movs	r2, #15
 800541a:	fa02 f303 	lsl.w	r3, r2, r3
 800541e:	43db      	mvns	r3, r3
 8005420:	69ba      	ldr	r2, [r7, #24]
 8005422:	4013      	ands	r3, r2
 8005424:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	4a58      	ldr	r2, [pc, #352]	; (800558c <HAL_GPIO_Init+0x32c>)
 800542a:	4293      	cmp	r3, r2
 800542c:	d037      	beq.n	800549e <HAL_GPIO_Init+0x23e>
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	4a57      	ldr	r2, [pc, #348]	; (8005590 <HAL_GPIO_Init+0x330>)
 8005432:	4293      	cmp	r3, r2
 8005434:	d031      	beq.n	800549a <HAL_GPIO_Init+0x23a>
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	4a56      	ldr	r2, [pc, #344]	; (8005594 <HAL_GPIO_Init+0x334>)
 800543a:	4293      	cmp	r3, r2
 800543c:	d02b      	beq.n	8005496 <HAL_GPIO_Init+0x236>
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	4a55      	ldr	r2, [pc, #340]	; (8005598 <HAL_GPIO_Init+0x338>)
 8005442:	4293      	cmp	r3, r2
 8005444:	d025      	beq.n	8005492 <HAL_GPIO_Init+0x232>
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	4a54      	ldr	r2, [pc, #336]	; (800559c <HAL_GPIO_Init+0x33c>)
 800544a:	4293      	cmp	r3, r2
 800544c:	d01f      	beq.n	800548e <HAL_GPIO_Init+0x22e>
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	4a53      	ldr	r2, [pc, #332]	; (80055a0 <HAL_GPIO_Init+0x340>)
 8005452:	4293      	cmp	r3, r2
 8005454:	d019      	beq.n	800548a <HAL_GPIO_Init+0x22a>
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	4a52      	ldr	r2, [pc, #328]	; (80055a4 <HAL_GPIO_Init+0x344>)
 800545a:	4293      	cmp	r3, r2
 800545c:	d013      	beq.n	8005486 <HAL_GPIO_Init+0x226>
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	4a51      	ldr	r2, [pc, #324]	; (80055a8 <HAL_GPIO_Init+0x348>)
 8005462:	4293      	cmp	r3, r2
 8005464:	d00d      	beq.n	8005482 <HAL_GPIO_Init+0x222>
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	4a50      	ldr	r2, [pc, #320]	; (80055ac <HAL_GPIO_Init+0x34c>)
 800546a:	4293      	cmp	r3, r2
 800546c:	d007      	beq.n	800547e <HAL_GPIO_Init+0x21e>
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	4a4f      	ldr	r2, [pc, #316]	; (80055b0 <HAL_GPIO_Init+0x350>)
 8005472:	4293      	cmp	r3, r2
 8005474:	d101      	bne.n	800547a <HAL_GPIO_Init+0x21a>
 8005476:	2309      	movs	r3, #9
 8005478:	e012      	b.n	80054a0 <HAL_GPIO_Init+0x240>
 800547a:	230a      	movs	r3, #10
 800547c:	e010      	b.n	80054a0 <HAL_GPIO_Init+0x240>
 800547e:	2308      	movs	r3, #8
 8005480:	e00e      	b.n	80054a0 <HAL_GPIO_Init+0x240>
 8005482:	2307      	movs	r3, #7
 8005484:	e00c      	b.n	80054a0 <HAL_GPIO_Init+0x240>
 8005486:	2306      	movs	r3, #6
 8005488:	e00a      	b.n	80054a0 <HAL_GPIO_Init+0x240>
 800548a:	2305      	movs	r3, #5
 800548c:	e008      	b.n	80054a0 <HAL_GPIO_Init+0x240>
 800548e:	2304      	movs	r3, #4
 8005490:	e006      	b.n	80054a0 <HAL_GPIO_Init+0x240>
 8005492:	2303      	movs	r3, #3
 8005494:	e004      	b.n	80054a0 <HAL_GPIO_Init+0x240>
 8005496:	2302      	movs	r3, #2
 8005498:	e002      	b.n	80054a0 <HAL_GPIO_Init+0x240>
 800549a:	2301      	movs	r3, #1
 800549c:	e000      	b.n	80054a0 <HAL_GPIO_Init+0x240>
 800549e:	2300      	movs	r3, #0
 80054a0:	69fa      	ldr	r2, [r7, #28]
 80054a2:	f002 0203 	and.w	r2, r2, #3
 80054a6:	0092      	lsls	r2, r2, #2
 80054a8:	4093      	lsls	r3, r2
 80054aa:	69ba      	ldr	r2, [r7, #24]
 80054ac:	4313      	orrs	r3, r2
 80054ae:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80054b0:	4935      	ldr	r1, [pc, #212]	; (8005588 <HAL_GPIO_Init+0x328>)
 80054b2:	69fb      	ldr	r3, [r7, #28]
 80054b4:	089b      	lsrs	r3, r3, #2
 80054b6:	3302      	adds	r3, #2
 80054b8:	69ba      	ldr	r2, [r7, #24]
 80054ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80054be:	4b3d      	ldr	r3, [pc, #244]	; (80055b4 <HAL_GPIO_Init+0x354>)
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80054c4:	693b      	ldr	r3, [r7, #16]
 80054c6:	43db      	mvns	r3, r3
 80054c8:	69ba      	ldr	r2, [r7, #24]
 80054ca:	4013      	ands	r3, r2
 80054cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80054ce:	683b      	ldr	r3, [r7, #0]
 80054d0:	685b      	ldr	r3, [r3, #4]
 80054d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d003      	beq.n	80054e2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80054da:	69ba      	ldr	r2, [r7, #24]
 80054dc:	693b      	ldr	r3, [r7, #16]
 80054de:	4313      	orrs	r3, r2
 80054e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80054e2:	4a34      	ldr	r2, [pc, #208]	; (80055b4 <HAL_GPIO_Init+0x354>)
 80054e4:	69bb      	ldr	r3, [r7, #24]
 80054e6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80054e8:	4b32      	ldr	r3, [pc, #200]	; (80055b4 <HAL_GPIO_Init+0x354>)
 80054ea:	685b      	ldr	r3, [r3, #4]
 80054ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80054ee:	693b      	ldr	r3, [r7, #16]
 80054f0:	43db      	mvns	r3, r3
 80054f2:	69ba      	ldr	r2, [r7, #24]
 80054f4:	4013      	ands	r3, r2
 80054f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80054f8:	683b      	ldr	r3, [r7, #0]
 80054fa:	685b      	ldr	r3, [r3, #4]
 80054fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005500:	2b00      	cmp	r3, #0
 8005502:	d003      	beq.n	800550c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8005504:	69ba      	ldr	r2, [r7, #24]
 8005506:	693b      	ldr	r3, [r7, #16]
 8005508:	4313      	orrs	r3, r2
 800550a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800550c:	4a29      	ldr	r2, [pc, #164]	; (80055b4 <HAL_GPIO_Init+0x354>)
 800550e:	69bb      	ldr	r3, [r7, #24]
 8005510:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005512:	4b28      	ldr	r3, [pc, #160]	; (80055b4 <HAL_GPIO_Init+0x354>)
 8005514:	689b      	ldr	r3, [r3, #8]
 8005516:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005518:	693b      	ldr	r3, [r7, #16]
 800551a:	43db      	mvns	r3, r3
 800551c:	69ba      	ldr	r2, [r7, #24]
 800551e:	4013      	ands	r3, r2
 8005520:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005522:	683b      	ldr	r3, [r7, #0]
 8005524:	685b      	ldr	r3, [r3, #4]
 8005526:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800552a:	2b00      	cmp	r3, #0
 800552c:	d003      	beq.n	8005536 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800552e:	69ba      	ldr	r2, [r7, #24]
 8005530:	693b      	ldr	r3, [r7, #16]
 8005532:	4313      	orrs	r3, r2
 8005534:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005536:	4a1f      	ldr	r2, [pc, #124]	; (80055b4 <HAL_GPIO_Init+0x354>)
 8005538:	69bb      	ldr	r3, [r7, #24]
 800553a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800553c:	4b1d      	ldr	r3, [pc, #116]	; (80055b4 <HAL_GPIO_Init+0x354>)
 800553e:	68db      	ldr	r3, [r3, #12]
 8005540:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005542:	693b      	ldr	r3, [r7, #16]
 8005544:	43db      	mvns	r3, r3
 8005546:	69ba      	ldr	r2, [r7, #24]
 8005548:	4013      	ands	r3, r2
 800554a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800554c:	683b      	ldr	r3, [r7, #0]
 800554e:	685b      	ldr	r3, [r3, #4]
 8005550:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005554:	2b00      	cmp	r3, #0
 8005556:	d003      	beq.n	8005560 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8005558:	69ba      	ldr	r2, [r7, #24]
 800555a:	693b      	ldr	r3, [r7, #16]
 800555c:	4313      	orrs	r3, r2
 800555e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005560:	4a14      	ldr	r2, [pc, #80]	; (80055b4 <HAL_GPIO_Init+0x354>)
 8005562:	69bb      	ldr	r3, [r7, #24]
 8005564:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8005566:	69fb      	ldr	r3, [r7, #28]
 8005568:	3301      	adds	r3, #1
 800556a:	61fb      	str	r3, [r7, #28]
 800556c:	69fb      	ldr	r3, [r7, #28]
 800556e:	2b0f      	cmp	r3, #15
 8005570:	f67f ae86 	bls.w	8005280 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8005574:	bf00      	nop
 8005576:	bf00      	nop
 8005578:	3724      	adds	r7, #36	; 0x24
 800557a:	46bd      	mov	sp, r7
 800557c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005580:	4770      	bx	lr
 8005582:	bf00      	nop
 8005584:	40023800 	.word	0x40023800
 8005588:	40013800 	.word	0x40013800
 800558c:	40020000 	.word	0x40020000
 8005590:	40020400 	.word	0x40020400
 8005594:	40020800 	.word	0x40020800
 8005598:	40020c00 	.word	0x40020c00
 800559c:	40021000 	.word	0x40021000
 80055a0:	40021400 	.word	0x40021400
 80055a4:	40021800 	.word	0x40021800
 80055a8:	40021c00 	.word	0x40021c00
 80055ac:	40022000 	.word	0x40022000
 80055b0:	40022400 	.word	0x40022400
 80055b4:	40013c00 	.word	0x40013c00

080055b8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80055b8:	b480      	push	{r7}
 80055ba:	b085      	sub	sp, #20
 80055bc:	af00      	add	r7, sp, #0
 80055be:	6078      	str	r0, [r7, #4]
 80055c0:	460b      	mov	r3, r1
 80055c2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	691a      	ldr	r2, [r3, #16]
 80055c8:	887b      	ldrh	r3, [r7, #2]
 80055ca:	4013      	ands	r3, r2
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d002      	beq.n	80055d6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80055d0:	2301      	movs	r3, #1
 80055d2:	73fb      	strb	r3, [r7, #15]
 80055d4:	e001      	b.n	80055da <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80055d6:	2300      	movs	r3, #0
 80055d8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80055da:	7bfb      	ldrb	r3, [r7, #15]
}
 80055dc:	4618      	mov	r0, r3
 80055de:	3714      	adds	r7, #20
 80055e0:	46bd      	mov	sp, r7
 80055e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e6:	4770      	bx	lr

080055e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80055e8:	b480      	push	{r7}
 80055ea:	b083      	sub	sp, #12
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	6078      	str	r0, [r7, #4]
 80055f0:	460b      	mov	r3, r1
 80055f2:	807b      	strh	r3, [r7, #2]
 80055f4:	4613      	mov	r3, r2
 80055f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80055f8:	787b      	ldrb	r3, [r7, #1]
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d003      	beq.n	8005606 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80055fe:	887a      	ldrh	r2, [r7, #2]
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8005604:	e003      	b.n	800560e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8005606:	887b      	ldrh	r3, [r7, #2]
 8005608:	041a      	lsls	r2, r3, #16
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	619a      	str	r2, [r3, #24]
}
 800560e:	bf00      	nop
 8005610:	370c      	adds	r7, #12
 8005612:	46bd      	mov	sp, r7
 8005614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005618:	4770      	bx	lr
	...

0800561c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800561c:	b580      	push	{r7, lr}
 800561e:	b082      	sub	sp, #8
 8005620:	af00      	add	r7, sp, #0
 8005622:	4603      	mov	r3, r0
 8005624:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8005626:	4b08      	ldr	r3, [pc, #32]	; (8005648 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005628:	695a      	ldr	r2, [r3, #20]
 800562a:	88fb      	ldrh	r3, [r7, #6]
 800562c:	4013      	ands	r3, r2
 800562e:	2b00      	cmp	r3, #0
 8005630:	d006      	beq.n	8005640 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005632:	4a05      	ldr	r2, [pc, #20]	; (8005648 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005634:	88fb      	ldrh	r3, [r7, #6]
 8005636:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005638:	88fb      	ldrh	r3, [r7, #6]
 800563a:	4618      	mov	r0, r3
 800563c:	f7fe f83e 	bl	80036bc <HAL_GPIO_EXTI_Callback>
  }
}
 8005640:	bf00      	nop
 8005642:	3708      	adds	r7, #8
 8005644:	46bd      	mov	sp, r7
 8005646:	bd80      	pop	{r7, pc}
 8005648:	40013c00 	.word	0x40013c00

0800564c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800564c:	b580      	push	{r7, lr}
 800564e:	b082      	sub	sp, #8
 8005650:	af00      	add	r7, sp, #0
 8005652:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2b00      	cmp	r3, #0
 8005658:	d101      	bne.n	800565e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800565a:	2301      	movs	r3, #1
 800565c:	e07f      	b.n	800575e <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005664:	b2db      	uxtb	r3, r3
 8005666:	2b00      	cmp	r3, #0
 8005668:	d106      	bne.n	8005678 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	2200      	movs	r2, #0
 800566e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005672:	6878      	ldr	r0, [r7, #4]
 8005674:	f7fb face 	bl	8000c14 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2224      	movs	r2, #36	; 0x24
 800567c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	681a      	ldr	r2, [r3, #0]
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f022 0201 	bic.w	r2, r2, #1
 800568e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	685a      	ldr	r2, [r3, #4]
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800569c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	689a      	ldr	r2, [r3, #8]
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80056ac:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	68db      	ldr	r3, [r3, #12]
 80056b2:	2b01      	cmp	r3, #1
 80056b4:	d107      	bne.n	80056c6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	689a      	ldr	r2, [r3, #8]
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80056c2:	609a      	str	r2, [r3, #8]
 80056c4:	e006      	b.n	80056d4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	689a      	ldr	r2, [r3, #8]
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80056d2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	68db      	ldr	r3, [r3, #12]
 80056d8:	2b02      	cmp	r3, #2
 80056da:	d104      	bne.n	80056e6 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80056e4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	6859      	ldr	r1, [r3, #4]
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681a      	ldr	r2, [r3, #0]
 80056f0:	4b1d      	ldr	r3, [pc, #116]	; (8005768 <HAL_I2C_Init+0x11c>)
 80056f2:	430b      	orrs	r3, r1
 80056f4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	68da      	ldr	r2, [r3, #12]
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005704:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	691a      	ldr	r2, [r3, #16]
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	695b      	ldr	r3, [r3, #20]
 800570e:	ea42 0103 	orr.w	r1, r2, r3
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	699b      	ldr	r3, [r3, #24]
 8005716:	021a      	lsls	r2, r3, #8
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	430a      	orrs	r2, r1
 800571e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	69d9      	ldr	r1, [r3, #28]
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	6a1a      	ldr	r2, [r3, #32]
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	430a      	orrs	r2, r1
 800572e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	681a      	ldr	r2, [r3, #0]
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f042 0201 	orr.w	r2, r2, #1
 800573e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2200      	movs	r2, #0
 8005744:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	2220      	movs	r2, #32
 800574a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	2200      	movs	r2, #0
 8005752:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	2200      	movs	r2, #0
 8005758:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800575c:	2300      	movs	r3, #0
}
 800575e:	4618      	mov	r0, r3
 8005760:	3708      	adds	r7, #8
 8005762:	46bd      	mov	sp, r7
 8005764:	bd80      	pop	{r7, pc}
 8005766:	bf00      	nop
 8005768:	02008000 	.word	0x02008000

0800576c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                          uint32_t Timeout)
{
 800576c:	b580      	push	{r7, lr}
 800576e:	b088      	sub	sp, #32
 8005770:	af02      	add	r7, sp, #8
 8005772:	60f8      	str	r0, [r7, #12]
 8005774:	607a      	str	r2, [r7, #4]
 8005776:	461a      	mov	r2, r3
 8005778:	460b      	mov	r3, r1
 800577a:	817b      	strh	r3, [r7, #10]
 800577c:	4613      	mov	r3, r2
 800577e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005786:	b2db      	uxtb	r3, r3
 8005788:	2b20      	cmp	r3, #32
 800578a:	f040 80da 	bne.w	8005942 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005794:	2b01      	cmp	r3, #1
 8005796:	d101      	bne.n	800579c <HAL_I2C_Master_Transmit+0x30>
 8005798:	2302      	movs	r3, #2
 800579a:	e0d3      	b.n	8005944 <HAL_I2C_Master_Transmit+0x1d8>
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	2201      	movs	r2, #1
 80057a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80057a4:	f7ff fc1a 	bl	8004fdc <HAL_GetTick>
 80057a8:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80057aa:	697b      	ldr	r3, [r7, #20]
 80057ac:	9300      	str	r3, [sp, #0]
 80057ae:	2319      	movs	r3, #25
 80057b0:	2201      	movs	r2, #1
 80057b2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80057b6:	68f8      	ldr	r0, [r7, #12]
 80057b8:	f000 fcbc 	bl	8006134 <I2C_WaitOnFlagUntilTimeout>
 80057bc:	4603      	mov	r3, r0
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d001      	beq.n	80057c6 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80057c2:	2301      	movs	r3, #1
 80057c4:	e0be      	b.n	8005944 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	2221      	movs	r2, #33	; 0x21
 80057ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	2210      	movs	r2, #16
 80057d2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	2200      	movs	r2, #0
 80057da:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	687a      	ldr	r2, [r7, #4]
 80057e0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	893a      	ldrh	r2, [r7, #8]
 80057e6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	2200      	movs	r2, #0
 80057ec:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057f2:	b29b      	uxth	r3, r3
 80057f4:	2bff      	cmp	r3, #255	; 0xff
 80057f6:	d90e      	bls.n	8005816 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	22ff      	movs	r2, #255	; 0xff
 80057fc:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005802:	b2da      	uxtb	r2, r3
 8005804:	8979      	ldrh	r1, [r7, #10]
 8005806:	4b51      	ldr	r3, [pc, #324]	; (800594c <HAL_I2C_Master_Transmit+0x1e0>)
 8005808:	9300      	str	r3, [sp, #0]
 800580a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800580e:	68f8      	ldr	r0, [r7, #12]
 8005810:	f000 fe1e 	bl	8006450 <I2C_TransferConfig>
 8005814:	e06c      	b.n	80058f0 <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800581a:	b29a      	uxth	r2, r3
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005824:	b2da      	uxtb	r2, r3
 8005826:	8979      	ldrh	r1, [r7, #10]
 8005828:	4b48      	ldr	r3, [pc, #288]	; (800594c <HAL_I2C_Master_Transmit+0x1e0>)
 800582a:	9300      	str	r3, [sp, #0]
 800582c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005830:	68f8      	ldr	r0, [r7, #12]
 8005832:	f000 fe0d 	bl	8006450 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8005836:	e05b      	b.n	80058f0 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005838:	697a      	ldr	r2, [r7, #20]
 800583a:	6a39      	ldr	r1, [r7, #32]
 800583c:	68f8      	ldr	r0, [r7, #12]
 800583e:	f000 fcb9 	bl	80061b4 <I2C_WaitOnTXISFlagUntilTimeout>
 8005842:	4603      	mov	r3, r0
 8005844:	2b00      	cmp	r3, #0
 8005846:	d001      	beq.n	800584c <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8005848:	2301      	movs	r3, #1
 800584a:	e07b      	b.n	8005944 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005850:	781a      	ldrb	r2, [r3, #0]
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800585c:	1c5a      	adds	r2, r3, #1
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005866:	b29b      	uxth	r3, r3
 8005868:	3b01      	subs	r3, #1
 800586a:	b29a      	uxth	r2, r3
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005874:	3b01      	subs	r3, #1
 8005876:	b29a      	uxth	r2, r3
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005880:	b29b      	uxth	r3, r3
 8005882:	2b00      	cmp	r3, #0
 8005884:	d034      	beq.n	80058f0 <HAL_I2C_Master_Transmit+0x184>
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800588a:	2b00      	cmp	r3, #0
 800588c:	d130      	bne.n	80058f0 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800588e:	697b      	ldr	r3, [r7, #20]
 8005890:	9300      	str	r3, [sp, #0]
 8005892:	6a3b      	ldr	r3, [r7, #32]
 8005894:	2200      	movs	r2, #0
 8005896:	2180      	movs	r1, #128	; 0x80
 8005898:	68f8      	ldr	r0, [r7, #12]
 800589a:	f000 fc4b 	bl	8006134 <I2C_WaitOnFlagUntilTimeout>
 800589e:	4603      	mov	r3, r0
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d001      	beq.n	80058a8 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 80058a4:	2301      	movs	r3, #1
 80058a6:	e04d      	b.n	8005944 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80058ac:	b29b      	uxth	r3, r3
 80058ae:	2bff      	cmp	r3, #255	; 0xff
 80058b0:	d90e      	bls.n	80058d0 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	22ff      	movs	r2, #255	; 0xff
 80058b6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80058bc:	b2da      	uxtb	r2, r3
 80058be:	8979      	ldrh	r1, [r7, #10]
 80058c0:	2300      	movs	r3, #0
 80058c2:	9300      	str	r3, [sp, #0]
 80058c4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80058c8:	68f8      	ldr	r0, [r7, #12]
 80058ca:	f000 fdc1 	bl	8006450 <I2C_TransferConfig>
 80058ce:	e00f      	b.n	80058f0 <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80058d4:	b29a      	uxth	r2, r3
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80058de:	b2da      	uxtb	r2, r3
 80058e0:	8979      	ldrh	r1, [r7, #10]
 80058e2:	2300      	movs	r3, #0
 80058e4:	9300      	str	r3, [sp, #0]
 80058e6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80058ea:	68f8      	ldr	r0, [r7, #12]
 80058ec:	f000 fdb0 	bl	8006450 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80058f4:	b29b      	uxth	r3, r3
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d19e      	bne.n	8005838 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80058fa:	697a      	ldr	r2, [r7, #20]
 80058fc:	6a39      	ldr	r1, [r7, #32]
 80058fe:	68f8      	ldr	r0, [r7, #12]
 8005900:	f000 fc98 	bl	8006234 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005904:	4603      	mov	r3, r0
 8005906:	2b00      	cmp	r3, #0
 8005908:	d001      	beq.n	800590e <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 800590a:	2301      	movs	r3, #1
 800590c:	e01a      	b.n	8005944 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	2220      	movs	r2, #32
 8005914:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	6859      	ldr	r1, [r3, #4]
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	681a      	ldr	r2, [r3, #0]
 8005920:	4b0b      	ldr	r3, [pc, #44]	; (8005950 <HAL_I2C_Master_Transmit+0x1e4>)
 8005922:	400b      	ands	r3, r1
 8005924:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	2220      	movs	r2, #32
 800592a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	2200      	movs	r2, #0
 8005932:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	2200      	movs	r2, #0
 800593a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800593e:	2300      	movs	r3, #0
 8005940:	e000      	b.n	8005944 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8005942:	2302      	movs	r3, #2
  }
}
 8005944:	4618      	mov	r0, r3
 8005946:	3718      	adds	r7, #24
 8005948:	46bd      	mov	sp, r7
 800594a:	bd80      	pop	{r7, pc}
 800594c:	80002000 	.word	0x80002000
 8005950:	fe00e800 	.word	0xfe00e800

08005954 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                         uint32_t Timeout)
{
 8005954:	b580      	push	{r7, lr}
 8005956:	b088      	sub	sp, #32
 8005958:	af02      	add	r7, sp, #8
 800595a:	60f8      	str	r0, [r7, #12]
 800595c:	607a      	str	r2, [r7, #4]
 800595e:	461a      	mov	r2, r3
 8005960:	460b      	mov	r3, r1
 8005962:	817b      	strh	r3, [r7, #10]
 8005964:	4613      	mov	r3, r2
 8005966:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800596e:	b2db      	uxtb	r3, r3
 8005970:	2b20      	cmp	r3, #32
 8005972:	f040 80db 	bne.w	8005b2c <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800597c:	2b01      	cmp	r3, #1
 800597e:	d101      	bne.n	8005984 <HAL_I2C_Master_Receive+0x30>
 8005980:	2302      	movs	r3, #2
 8005982:	e0d4      	b.n	8005b2e <HAL_I2C_Master_Receive+0x1da>
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	2201      	movs	r2, #1
 8005988:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800598c:	f7ff fb26 	bl	8004fdc <HAL_GetTick>
 8005990:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005992:	697b      	ldr	r3, [r7, #20]
 8005994:	9300      	str	r3, [sp, #0]
 8005996:	2319      	movs	r3, #25
 8005998:	2201      	movs	r2, #1
 800599a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800599e:	68f8      	ldr	r0, [r7, #12]
 80059a0:	f000 fbc8 	bl	8006134 <I2C_WaitOnFlagUntilTimeout>
 80059a4:	4603      	mov	r3, r0
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d001      	beq.n	80059ae <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 80059aa:	2301      	movs	r3, #1
 80059ac:	e0bf      	b.n	8005b2e <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	2222      	movs	r2, #34	; 0x22
 80059b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	2210      	movs	r2, #16
 80059ba:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	2200      	movs	r2, #0
 80059c2:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	687a      	ldr	r2, [r7, #4]
 80059c8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	893a      	ldrh	r2, [r7, #8]
 80059ce:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	2200      	movs	r2, #0
 80059d4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059da:	b29b      	uxth	r3, r3
 80059dc:	2bff      	cmp	r3, #255	; 0xff
 80059de:	d90e      	bls.n	80059fe <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	22ff      	movs	r2, #255	; 0xff
 80059e4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80059ea:	b2da      	uxtb	r2, r3
 80059ec:	8979      	ldrh	r1, [r7, #10]
 80059ee:	4b52      	ldr	r3, [pc, #328]	; (8005b38 <HAL_I2C_Master_Receive+0x1e4>)
 80059f0:	9300      	str	r3, [sp, #0]
 80059f2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80059f6:	68f8      	ldr	r0, [r7, #12]
 80059f8:	f000 fd2a 	bl	8006450 <I2C_TransferConfig>
 80059fc:	e06d      	b.n	8005ada <HAL_I2C_Master_Receive+0x186>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a02:	b29a      	uxth	r2, r3
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a0c:	b2da      	uxtb	r2, r3
 8005a0e:	8979      	ldrh	r1, [r7, #10]
 8005a10:	4b49      	ldr	r3, [pc, #292]	; (8005b38 <HAL_I2C_Master_Receive+0x1e4>)
 8005a12:	9300      	str	r3, [sp, #0]
 8005a14:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005a18:	68f8      	ldr	r0, [r7, #12]
 8005a1a:	f000 fd19 	bl	8006450 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8005a1e:	e05c      	b.n	8005ada <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005a20:	697a      	ldr	r2, [r7, #20]
 8005a22:	6a39      	ldr	r1, [r7, #32]
 8005a24:	68f8      	ldr	r0, [r7, #12]
 8005a26:	f000 fc41 	bl	80062ac <I2C_WaitOnRXNEFlagUntilTimeout>
 8005a2a:	4603      	mov	r3, r0
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d001      	beq.n	8005a34 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8005a30:	2301      	movs	r3, #1
 8005a32:	e07c      	b.n	8005b2e <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a3e:	b2d2      	uxtb	r2, r2
 8005a40:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a46:	1c5a      	adds	r2, r3, #1
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a50:	3b01      	subs	r3, #1
 8005a52:	b29a      	uxth	r2, r3
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a5c:	b29b      	uxth	r3, r3
 8005a5e:	3b01      	subs	r3, #1
 8005a60:	b29a      	uxth	r2, r3
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a6a:	b29b      	uxth	r3, r3
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d034      	beq.n	8005ada <HAL_I2C_Master_Receive+0x186>
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d130      	bne.n	8005ada <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005a78:	697b      	ldr	r3, [r7, #20]
 8005a7a:	9300      	str	r3, [sp, #0]
 8005a7c:	6a3b      	ldr	r3, [r7, #32]
 8005a7e:	2200      	movs	r2, #0
 8005a80:	2180      	movs	r1, #128	; 0x80
 8005a82:	68f8      	ldr	r0, [r7, #12]
 8005a84:	f000 fb56 	bl	8006134 <I2C_WaitOnFlagUntilTimeout>
 8005a88:	4603      	mov	r3, r0
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d001      	beq.n	8005a92 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8005a8e:	2301      	movs	r3, #1
 8005a90:	e04d      	b.n	8005b2e <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a96:	b29b      	uxth	r3, r3
 8005a98:	2bff      	cmp	r3, #255	; 0xff
 8005a9a:	d90e      	bls.n	8005aba <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	22ff      	movs	r2, #255	; 0xff
 8005aa0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005aa6:	b2da      	uxtb	r2, r3
 8005aa8:	8979      	ldrh	r1, [r7, #10]
 8005aaa:	2300      	movs	r3, #0
 8005aac:	9300      	str	r3, [sp, #0]
 8005aae:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005ab2:	68f8      	ldr	r0, [r7, #12]
 8005ab4:	f000 fccc 	bl	8006450 <I2C_TransferConfig>
 8005ab8:	e00f      	b.n	8005ada <HAL_I2C_Master_Receive+0x186>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005abe:	b29a      	uxth	r2, r3
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ac8:	b2da      	uxtb	r2, r3
 8005aca:	8979      	ldrh	r1, [r7, #10]
 8005acc:	2300      	movs	r3, #0
 8005ace:	9300      	str	r3, [sp, #0]
 8005ad0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005ad4:	68f8      	ldr	r0, [r7, #12]
 8005ad6:	f000 fcbb 	bl	8006450 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ade:	b29b      	uxth	r3, r3
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d19d      	bne.n	8005a20 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005ae4:	697a      	ldr	r2, [r7, #20]
 8005ae6:	6a39      	ldr	r1, [r7, #32]
 8005ae8:	68f8      	ldr	r0, [r7, #12]
 8005aea:	f000 fba3 	bl	8006234 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005aee:	4603      	mov	r3, r0
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d001      	beq.n	8005af8 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8005af4:	2301      	movs	r3, #1
 8005af6:	e01a      	b.n	8005b2e <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	2220      	movs	r2, #32
 8005afe:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	6859      	ldr	r1, [r3, #4]
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	681a      	ldr	r2, [r3, #0]
 8005b0a:	4b0c      	ldr	r3, [pc, #48]	; (8005b3c <HAL_I2C_Master_Receive+0x1e8>)
 8005b0c:	400b      	ands	r3, r1
 8005b0e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	2220      	movs	r2, #32
 8005b14:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	2200      	movs	r2, #0
 8005b1c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	2200      	movs	r2, #0
 8005b24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005b28:	2300      	movs	r3, #0
 8005b2a:	e000      	b.n	8005b2e <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8005b2c:	2302      	movs	r3, #2
  }
}
 8005b2e:	4618      	mov	r0, r3
 8005b30:	3718      	adds	r7, #24
 8005b32:	46bd      	mov	sp, r7
 8005b34:	bd80      	pop	{r7, pc}
 8005b36:	bf00      	nop
 8005b38:	80002400 	.word	0x80002400
 8005b3c:	fe00e800 	.word	0xfe00e800

08005b40 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b40:	b580      	push	{r7, lr}
 8005b42:	b088      	sub	sp, #32
 8005b44:	af02      	add	r7, sp, #8
 8005b46:	60f8      	str	r0, [r7, #12]
 8005b48:	4608      	mov	r0, r1
 8005b4a:	4611      	mov	r1, r2
 8005b4c:	461a      	mov	r2, r3
 8005b4e:	4603      	mov	r3, r0
 8005b50:	817b      	strh	r3, [r7, #10]
 8005b52:	460b      	mov	r3, r1
 8005b54:	813b      	strh	r3, [r7, #8]
 8005b56:	4613      	mov	r3, r2
 8005b58:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005b60:	b2db      	uxtb	r3, r3
 8005b62:	2b20      	cmp	r3, #32
 8005b64:	f040 80f9 	bne.w	8005d5a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005b68:	6a3b      	ldr	r3, [r7, #32]
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d002      	beq.n	8005b74 <HAL_I2C_Mem_Write+0x34>
 8005b6e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d105      	bne.n	8005b80 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005b7a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8005b7c:	2301      	movs	r3, #1
 8005b7e:	e0ed      	b.n	8005d5c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005b86:	2b01      	cmp	r3, #1
 8005b88:	d101      	bne.n	8005b8e <HAL_I2C_Mem_Write+0x4e>
 8005b8a:	2302      	movs	r3, #2
 8005b8c:	e0e6      	b.n	8005d5c <HAL_I2C_Mem_Write+0x21c>
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	2201      	movs	r2, #1
 8005b92:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005b96:	f7ff fa21 	bl	8004fdc <HAL_GetTick>
 8005b9a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005b9c:	697b      	ldr	r3, [r7, #20]
 8005b9e:	9300      	str	r3, [sp, #0]
 8005ba0:	2319      	movs	r3, #25
 8005ba2:	2201      	movs	r2, #1
 8005ba4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005ba8:	68f8      	ldr	r0, [r7, #12]
 8005baa:	f000 fac3 	bl	8006134 <I2C_WaitOnFlagUntilTimeout>
 8005bae:	4603      	mov	r3, r0
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d001      	beq.n	8005bb8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8005bb4:	2301      	movs	r3, #1
 8005bb6:	e0d1      	b.n	8005d5c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	2221      	movs	r2, #33	; 0x21
 8005bbc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	2240      	movs	r2, #64	; 0x40
 8005bc4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	2200      	movs	r2, #0
 8005bcc:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	6a3a      	ldr	r2, [r7, #32]
 8005bd2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8005bd8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	2200      	movs	r2, #0
 8005bde:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005be0:	88f8      	ldrh	r0, [r7, #6]
 8005be2:	893a      	ldrh	r2, [r7, #8]
 8005be4:	8979      	ldrh	r1, [r7, #10]
 8005be6:	697b      	ldr	r3, [r7, #20]
 8005be8:	9301      	str	r3, [sp, #4]
 8005bea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bec:	9300      	str	r3, [sp, #0]
 8005bee:	4603      	mov	r3, r0
 8005bf0:	68f8      	ldr	r0, [r7, #12]
 8005bf2:	f000 f9d3 	bl	8005f9c <I2C_RequestMemoryWrite>
 8005bf6:	4603      	mov	r3, r0
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d005      	beq.n	8005c08 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	2200      	movs	r2, #0
 8005c00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8005c04:	2301      	movs	r3, #1
 8005c06:	e0a9      	b.n	8005d5c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c0c:	b29b      	uxth	r3, r3
 8005c0e:	2bff      	cmp	r3, #255	; 0xff
 8005c10:	d90e      	bls.n	8005c30 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	22ff      	movs	r2, #255	; 0xff
 8005c16:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c1c:	b2da      	uxtb	r2, r3
 8005c1e:	8979      	ldrh	r1, [r7, #10]
 8005c20:	2300      	movs	r3, #0
 8005c22:	9300      	str	r3, [sp, #0]
 8005c24:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005c28:	68f8      	ldr	r0, [r7, #12]
 8005c2a:	f000 fc11 	bl	8006450 <I2C_TransferConfig>
 8005c2e:	e00f      	b.n	8005c50 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c34:	b29a      	uxth	r2, r3
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c3e:	b2da      	uxtb	r2, r3
 8005c40:	8979      	ldrh	r1, [r7, #10]
 8005c42:	2300      	movs	r3, #0
 8005c44:	9300      	str	r3, [sp, #0]
 8005c46:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005c4a:	68f8      	ldr	r0, [r7, #12]
 8005c4c:	f000 fc00 	bl	8006450 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005c50:	697a      	ldr	r2, [r7, #20]
 8005c52:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005c54:	68f8      	ldr	r0, [r7, #12]
 8005c56:	f000 faad 	bl	80061b4 <I2C_WaitOnTXISFlagUntilTimeout>
 8005c5a:	4603      	mov	r3, r0
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d001      	beq.n	8005c64 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8005c60:	2301      	movs	r3, #1
 8005c62:	e07b      	b.n	8005d5c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c68:	781a      	ldrb	r2, [r3, #0]
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c74:	1c5a      	adds	r2, r3, #1
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c7e:	b29b      	uxth	r3, r3
 8005c80:	3b01      	subs	r3, #1
 8005c82:	b29a      	uxth	r2, r3
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c8c:	3b01      	subs	r3, #1
 8005c8e:	b29a      	uxth	r2, r3
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c98:	b29b      	uxth	r3, r3
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d034      	beq.n	8005d08 <HAL_I2C_Mem_Write+0x1c8>
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d130      	bne.n	8005d08 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005ca6:	697b      	ldr	r3, [r7, #20]
 8005ca8:	9300      	str	r3, [sp, #0]
 8005caa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cac:	2200      	movs	r2, #0
 8005cae:	2180      	movs	r1, #128	; 0x80
 8005cb0:	68f8      	ldr	r0, [r7, #12]
 8005cb2:	f000 fa3f 	bl	8006134 <I2C_WaitOnFlagUntilTimeout>
 8005cb6:	4603      	mov	r3, r0
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d001      	beq.n	8005cc0 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8005cbc:	2301      	movs	r3, #1
 8005cbe:	e04d      	b.n	8005d5c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005cc4:	b29b      	uxth	r3, r3
 8005cc6:	2bff      	cmp	r3, #255	; 0xff
 8005cc8:	d90e      	bls.n	8005ce8 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	22ff      	movs	r2, #255	; 0xff
 8005cce:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005cd4:	b2da      	uxtb	r2, r3
 8005cd6:	8979      	ldrh	r1, [r7, #10]
 8005cd8:	2300      	movs	r3, #0
 8005cda:	9300      	str	r3, [sp, #0]
 8005cdc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005ce0:	68f8      	ldr	r0, [r7, #12]
 8005ce2:	f000 fbb5 	bl	8006450 <I2C_TransferConfig>
 8005ce6:	e00f      	b.n	8005d08 <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005cec:	b29a      	uxth	r2, r3
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005cf6:	b2da      	uxtb	r2, r3
 8005cf8:	8979      	ldrh	r1, [r7, #10]
 8005cfa:	2300      	movs	r3, #0
 8005cfc:	9300      	str	r3, [sp, #0]
 8005cfe:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005d02:	68f8      	ldr	r0, [r7, #12]
 8005d04:	f000 fba4 	bl	8006450 <I2C_TransferConfig>
        }
      }

    } while (hi2c->XferCount > 0U);
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d0c:	b29b      	uxth	r3, r3
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d19e      	bne.n	8005c50 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005d12:	697a      	ldr	r2, [r7, #20]
 8005d14:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005d16:	68f8      	ldr	r0, [r7, #12]
 8005d18:	f000 fa8c 	bl	8006234 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005d1c:	4603      	mov	r3, r0
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d001      	beq.n	8005d26 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8005d22:	2301      	movs	r3, #1
 8005d24:	e01a      	b.n	8005d5c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	2220      	movs	r2, #32
 8005d2c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	6859      	ldr	r1, [r3, #4]
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	681a      	ldr	r2, [r3, #0]
 8005d38:	4b0a      	ldr	r3, [pc, #40]	; (8005d64 <HAL_I2C_Mem_Write+0x224>)
 8005d3a:	400b      	ands	r3, r1
 8005d3c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	2220      	movs	r2, #32
 8005d42:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	2200      	movs	r2, #0
 8005d4a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	2200      	movs	r2, #0
 8005d52:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005d56:	2300      	movs	r3, #0
 8005d58:	e000      	b.n	8005d5c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8005d5a:	2302      	movs	r3, #2
  }
}
 8005d5c:	4618      	mov	r0, r3
 8005d5e:	3718      	adds	r7, #24
 8005d60:	46bd      	mov	sp, r7
 8005d62:	bd80      	pop	{r7, pc}
 8005d64:	fe00e800 	.word	0xfe00e800

08005d68 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d68:	b580      	push	{r7, lr}
 8005d6a:	b088      	sub	sp, #32
 8005d6c:	af02      	add	r7, sp, #8
 8005d6e:	60f8      	str	r0, [r7, #12]
 8005d70:	4608      	mov	r0, r1
 8005d72:	4611      	mov	r1, r2
 8005d74:	461a      	mov	r2, r3
 8005d76:	4603      	mov	r3, r0
 8005d78:	817b      	strh	r3, [r7, #10]
 8005d7a:	460b      	mov	r3, r1
 8005d7c:	813b      	strh	r3, [r7, #8]
 8005d7e:	4613      	mov	r3, r2
 8005d80:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005d88:	b2db      	uxtb	r3, r3
 8005d8a:	2b20      	cmp	r3, #32
 8005d8c:	f040 80fd 	bne.w	8005f8a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8005d90:	6a3b      	ldr	r3, [r7, #32]
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d002      	beq.n	8005d9c <HAL_I2C_Mem_Read+0x34>
 8005d96:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d105      	bne.n	8005da8 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005da2:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8005da4:	2301      	movs	r3, #1
 8005da6:	e0f1      	b.n	8005f8c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005dae:	2b01      	cmp	r3, #1
 8005db0:	d101      	bne.n	8005db6 <HAL_I2C_Mem_Read+0x4e>
 8005db2:	2302      	movs	r3, #2
 8005db4:	e0ea      	b.n	8005f8c <HAL_I2C_Mem_Read+0x224>
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	2201      	movs	r2, #1
 8005dba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005dbe:	f7ff f90d 	bl	8004fdc <HAL_GetTick>
 8005dc2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005dc4:	697b      	ldr	r3, [r7, #20]
 8005dc6:	9300      	str	r3, [sp, #0]
 8005dc8:	2319      	movs	r3, #25
 8005dca:	2201      	movs	r2, #1
 8005dcc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005dd0:	68f8      	ldr	r0, [r7, #12]
 8005dd2:	f000 f9af 	bl	8006134 <I2C_WaitOnFlagUntilTimeout>
 8005dd6:	4603      	mov	r3, r0
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d001      	beq.n	8005de0 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8005ddc:	2301      	movs	r3, #1
 8005dde:	e0d5      	b.n	8005f8c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	2222      	movs	r2, #34	; 0x22
 8005de4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	2240      	movs	r2, #64	; 0x40
 8005dec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	2200      	movs	r2, #0
 8005df4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	6a3a      	ldr	r2, [r7, #32]
 8005dfa:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8005e00:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	2200      	movs	r2, #0
 8005e06:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005e08:	88f8      	ldrh	r0, [r7, #6]
 8005e0a:	893a      	ldrh	r2, [r7, #8]
 8005e0c:	8979      	ldrh	r1, [r7, #10]
 8005e0e:	697b      	ldr	r3, [r7, #20]
 8005e10:	9301      	str	r3, [sp, #4]
 8005e12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e14:	9300      	str	r3, [sp, #0]
 8005e16:	4603      	mov	r3, r0
 8005e18:	68f8      	ldr	r0, [r7, #12]
 8005e1a:	f000 f913 	bl	8006044 <I2C_RequestMemoryRead>
 8005e1e:	4603      	mov	r3, r0
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d005      	beq.n	8005e30 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	2200      	movs	r2, #0
 8005e28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8005e2c:	2301      	movs	r3, #1
 8005e2e:	e0ad      	b.n	8005f8c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e34:	b29b      	uxth	r3, r3
 8005e36:	2bff      	cmp	r3, #255	; 0xff
 8005e38:	d90e      	bls.n	8005e58 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	22ff      	movs	r2, #255	; 0xff
 8005e3e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e44:	b2da      	uxtb	r2, r3
 8005e46:	8979      	ldrh	r1, [r7, #10]
 8005e48:	4b52      	ldr	r3, [pc, #328]	; (8005f94 <HAL_I2C_Mem_Read+0x22c>)
 8005e4a:	9300      	str	r3, [sp, #0]
 8005e4c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005e50:	68f8      	ldr	r0, [r7, #12]
 8005e52:	f000 fafd 	bl	8006450 <I2C_TransferConfig>
 8005e56:	e00f      	b.n	8005e78 <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e5c:	b29a      	uxth	r2, r3
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e66:	b2da      	uxtb	r2, r3
 8005e68:	8979      	ldrh	r1, [r7, #10]
 8005e6a:	4b4a      	ldr	r3, [pc, #296]	; (8005f94 <HAL_I2C_Mem_Read+0x22c>)
 8005e6c:	9300      	str	r3, [sp, #0]
 8005e6e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005e72:	68f8      	ldr	r0, [r7, #12]
 8005e74:	f000 faec 	bl	8006450 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8005e78:	697b      	ldr	r3, [r7, #20]
 8005e7a:	9300      	str	r3, [sp, #0]
 8005e7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e7e:	2200      	movs	r2, #0
 8005e80:	2104      	movs	r1, #4
 8005e82:	68f8      	ldr	r0, [r7, #12]
 8005e84:	f000 f956 	bl	8006134 <I2C_WaitOnFlagUntilTimeout>
 8005e88:	4603      	mov	r3, r0
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d001      	beq.n	8005e92 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8005e8e:	2301      	movs	r3, #1
 8005e90:	e07c      	b.n	8005f8c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e9c:	b2d2      	uxtb	r2, r2
 8005e9e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ea4:	1c5a      	adds	r2, r3, #1
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005eae:	3b01      	subs	r3, #1
 8005eb0:	b29a      	uxth	r2, r3
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005eba:	b29b      	uxth	r3, r3
 8005ebc:	3b01      	subs	r3, #1
 8005ebe:	b29a      	uxth	r2, r3
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ec8:	b29b      	uxth	r3, r3
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d034      	beq.n	8005f38 <HAL_I2C_Mem_Read+0x1d0>
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d130      	bne.n	8005f38 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005ed6:	697b      	ldr	r3, [r7, #20]
 8005ed8:	9300      	str	r3, [sp, #0]
 8005eda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005edc:	2200      	movs	r2, #0
 8005ede:	2180      	movs	r1, #128	; 0x80
 8005ee0:	68f8      	ldr	r0, [r7, #12]
 8005ee2:	f000 f927 	bl	8006134 <I2C_WaitOnFlagUntilTimeout>
 8005ee6:	4603      	mov	r3, r0
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d001      	beq.n	8005ef0 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8005eec:	2301      	movs	r3, #1
 8005eee:	e04d      	b.n	8005f8c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ef4:	b29b      	uxth	r3, r3
 8005ef6:	2bff      	cmp	r3, #255	; 0xff
 8005ef8:	d90e      	bls.n	8005f18 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	22ff      	movs	r2, #255	; 0xff
 8005efe:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f04:	b2da      	uxtb	r2, r3
 8005f06:	8979      	ldrh	r1, [r7, #10]
 8005f08:	2300      	movs	r3, #0
 8005f0a:	9300      	str	r3, [sp, #0]
 8005f0c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005f10:	68f8      	ldr	r0, [r7, #12]
 8005f12:	f000 fa9d 	bl	8006450 <I2C_TransferConfig>
 8005f16:	e00f      	b.n	8005f38 <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f1c:	b29a      	uxth	r2, r3
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f26:	b2da      	uxtb	r2, r3
 8005f28:	8979      	ldrh	r1, [r7, #10]
 8005f2a:	2300      	movs	r3, #0
 8005f2c:	9300      	str	r3, [sp, #0]
 8005f2e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005f32:	68f8      	ldr	r0, [r7, #12]
 8005f34:	f000 fa8c 	bl	8006450 <I2C_TransferConfig>
        }
      }
    } while (hi2c->XferCount > 0U);
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f3c:	b29b      	uxth	r3, r3
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d19a      	bne.n	8005e78 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005f42:	697a      	ldr	r2, [r7, #20]
 8005f44:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005f46:	68f8      	ldr	r0, [r7, #12]
 8005f48:	f000 f974 	bl	8006234 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005f4c:	4603      	mov	r3, r0
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d001      	beq.n	8005f56 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8005f52:	2301      	movs	r3, #1
 8005f54:	e01a      	b.n	8005f8c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	2220      	movs	r2, #32
 8005f5c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	6859      	ldr	r1, [r3, #4]
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	681a      	ldr	r2, [r3, #0]
 8005f68:	4b0b      	ldr	r3, [pc, #44]	; (8005f98 <HAL_I2C_Mem_Read+0x230>)
 8005f6a:	400b      	ands	r3, r1
 8005f6c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	2220      	movs	r2, #32
 8005f72:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	2200      	movs	r2, #0
 8005f7a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	2200      	movs	r2, #0
 8005f82:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005f86:	2300      	movs	r3, #0
 8005f88:	e000      	b.n	8005f8c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8005f8a:	2302      	movs	r3, #2
  }
}
 8005f8c:	4618      	mov	r0, r3
 8005f8e:	3718      	adds	r7, #24
 8005f90:	46bd      	mov	sp, r7
 8005f92:	bd80      	pop	{r7, pc}
 8005f94:	80002400 	.word	0x80002400
 8005f98:	fe00e800 	.word	0xfe00e800

08005f9c <I2C_RequestMemoryWrite>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                                uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005f9c:	b580      	push	{r7, lr}
 8005f9e:	b086      	sub	sp, #24
 8005fa0:	af02      	add	r7, sp, #8
 8005fa2:	60f8      	str	r0, [r7, #12]
 8005fa4:	4608      	mov	r0, r1
 8005fa6:	4611      	mov	r1, r2
 8005fa8:	461a      	mov	r2, r3
 8005faa:	4603      	mov	r3, r0
 8005fac:	817b      	strh	r3, [r7, #10]
 8005fae:	460b      	mov	r3, r1
 8005fb0:	813b      	strh	r3, [r7, #8]
 8005fb2:	4613      	mov	r3, r2
 8005fb4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8005fb6:	88fb      	ldrh	r3, [r7, #6]
 8005fb8:	b2da      	uxtb	r2, r3
 8005fba:	8979      	ldrh	r1, [r7, #10]
 8005fbc:	4b20      	ldr	r3, [pc, #128]	; (8006040 <I2C_RequestMemoryWrite+0xa4>)
 8005fbe:	9300      	str	r3, [sp, #0]
 8005fc0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005fc4:	68f8      	ldr	r0, [r7, #12]
 8005fc6:	f000 fa43 	bl	8006450 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005fca:	69fa      	ldr	r2, [r7, #28]
 8005fcc:	69b9      	ldr	r1, [r7, #24]
 8005fce:	68f8      	ldr	r0, [r7, #12]
 8005fd0:	f000 f8f0 	bl	80061b4 <I2C_WaitOnTXISFlagUntilTimeout>
 8005fd4:	4603      	mov	r3, r0
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d001      	beq.n	8005fde <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8005fda:	2301      	movs	r3, #1
 8005fdc:	e02c      	b.n	8006038 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005fde:	88fb      	ldrh	r3, [r7, #6]
 8005fe0:	2b01      	cmp	r3, #1
 8005fe2:	d105      	bne.n	8005ff0 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005fe4:	893b      	ldrh	r3, [r7, #8]
 8005fe6:	b2da      	uxtb	r2, r3
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	629a      	str	r2, [r3, #40]	; 0x28
 8005fee:	e015      	b.n	800601c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005ff0:	893b      	ldrh	r3, [r7, #8]
 8005ff2:	0a1b      	lsrs	r3, r3, #8
 8005ff4:	b29b      	uxth	r3, r3
 8005ff6:	b2da      	uxtb	r2, r3
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005ffe:	69fa      	ldr	r2, [r7, #28]
 8006000:	69b9      	ldr	r1, [r7, #24]
 8006002:	68f8      	ldr	r0, [r7, #12]
 8006004:	f000 f8d6 	bl	80061b4 <I2C_WaitOnTXISFlagUntilTimeout>
 8006008:	4603      	mov	r3, r0
 800600a:	2b00      	cmp	r3, #0
 800600c:	d001      	beq.n	8006012 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800600e:	2301      	movs	r3, #1
 8006010:	e012      	b.n	8006038 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006012:	893b      	ldrh	r3, [r7, #8]
 8006014:	b2da      	uxtb	r2, r3
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800601c:	69fb      	ldr	r3, [r7, #28]
 800601e:	9300      	str	r3, [sp, #0]
 8006020:	69bb      	ldr	r3, [r7, #24]
 8006022:	2200      	movs	r2, #0
 8006024:	2180      	movs	r1, #128	; 0x80
 8006026:	68f8      	ldr	r0, [r7, #12]
 8006028:	f000 f884 	bl	8006134 <I2C_WaitOnFlagUntilTimeout>
 800602c:	4603      	mov	r3, r0
 800602e:	2b00      	cmp	r3, #0
 8006030:	d001      	beq.n	8006036 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8006032:	2301      	movs	r3, #1
 8006034:	e000      	b.n	8006038 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8006036:	2300      	movs	r3, #0
}
 8006038:	4618      	mov	r0, r3
 800603a:	3710      	adds	r7, #16
 800603c:	46bd      	mov	sp, r7
 800603e:	bd80      	pop	{r7, pc}
 8006040:	80002000 	.word	0x80002000

08006044 <I2C_RequestMemoryRead>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                               uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006044:	b580      	push	{r7, lr}
 8006046:	b086      	sub	sp, #24
 8006048:	af02      	add	r7, sp, #8
 800604a:	60f8      	str	r0, [r7, #12]
 800604c:	4608      	mov	r0, r1
 800604e:	4611      	mov	r1, r2
 8006050:	461a      	mov	r2, r3
 8006052:	4603      	mov	r3, r0
 8006054:	817b      	strh	r3, [r7, #10]
 8006056:	460b      	mov	r3, r1
 8006058:	813b      	strh	r3, [r7, #8]
 800605a:	4613      	mov	r3, r2
 800605c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800605e:	88fb      	ldrh	r3, [r7, #6]
 8006060:	b2da      	uxtb	r2, r3
 8006062:	8979      	ldrh	r1, [r7, #10]
 8006064:	4b20      	ldr	r3, [pc, #128]	; (80060e8 <I2C_RequestMemoryRead+0xa4>)
 8006066:	9300      	str	r3, [sp, #0]
 8006068:	2300      	movs	r3, #0
 800606a:	68f8      	ldr	r0, [r7, #12]
 800606c:	f000 f9f0 	bl	8006450 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006070:	69fa      	ldr	r2, [r7, #28]
 8006072:	69b9      	ldr	r1, [r7, #24]
 8006074:	68f8      	ldr	r0, [r7, #12]
 8006076:	f000 f89d 	bl	80061b4 <I2C_WaitOnTXISFlagUntilTimeout>
 800607a:	4603      	mov	r3, r0
 800607c:	2b00      	cmp	r3, #0
 800607e:	d001      	beq.n	8006084 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8006080:	2301      	movs	r3, #1
 8006082:	e02c      	b.n	80060de <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006084:	88fb      	ldrh	r3, [r7, #6]
 8006086:	2b01      	cmp	r3, #1
 8006088:	d105      	bne.n	8006096 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800608a:	893b      	ldrh	r3, [r7, #8]
 800608c:	b2da      	uxtb	r2, r3
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	629a      	str	r2, [r3, #40]	; 0x28
 8006094:	e015      	b.n	80060c2 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006096:	893b      	ldrh	r3, [r7, #8]
 8006098:	0a1b      	lsrs	r3, r3, #8
 800609a:	b29b      	uxth	r3, r3
 800609c:	b2da      	uxtb	r2, r3
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80060a4:	69fa      	ldr	r2, [r7, #28]
 80060a6:	69b9      	ldr	r1, [r7, #24]
 80060a8:	68f8      	ldr	r0, [r7, #12]
 80060aa:	f000 f883 	bl	80061b4 <I2C_WaitOnTXISFlagUntilTimeout>
 80060ae:	4603      	mov	r3, r0
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d001      	beq.n	80060b8 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80060b4:	2301      	movs	r3, #1
 80060b6:	e012      	b.n	80060de <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80060b8:	893b      	ldrh	r3, [r7, #8]
 80060ba:	b2da      	uxtb	r2, r3
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80060c2:	69fb      	ldr	r3, [r7, #28]
 80060c4:	9300      	str	r3, [sp, #0]
 80060c6:	69bb      	ldr	r3, [r7, #24]
 80060c8:	2200      	movs	r2, #0
 80060ca:	2140      	movs	r1, #64	; 0x40
 80060cc:	68f8      	ldr	r0, [r7, #12]
 80060ce:	f000 f831 	bl	8006134 <I2C_WaitOnFlagUntilTimeout>
 80060d2:	4603      	mov	r3, r0
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d001      	beq.n	80060dc <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80060d8:	2301      	movs	r3, #1
 80060da:	e000      	b.n	80060de <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80060dc:	2300      	movs	r3, #0
}
 80060de:	4618      	mov	r0, r3
 80060e0:	3710      	adds	r7, #16
 80060e2:	46bd      	mov	sp, r7
 80060e4:	bd80      	pop	{r7, pc}
 80060e6:	bf00      	nop
 80060e8:	80002000 	.word	0x80002000

080060ec <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80060ec:	b480      	push	{r7}
 80060ee:	b083      	sub	sp, #12
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	699b      	ldr	r3, [r3, #24]
 80060fa:	f003 0302 	and.w	r3, r3, #2
 80060fe:	2b02      	cmp	r3, #2
 8006100:	d103      	bne.n	800610a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	2200      	movs	r2, #0
 8006108:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	699b      	ldr	r3, [r3, #24]
 8006110:	f003 0301 	and.w	r3, r3, #1
 8006114:	2b01      	cmp	r3, #1
 8006116:	d007      	beq.n	8006128 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	699a      	ldr	r2, [r3, #24]
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	f042 0201 	orr.w	r2, r2, #1
 8006126:	619a      	str	r2, [r3, #24]
  }
}
 8006128:	bf00      	nop
 800612a:	370c      	adds	r7, #12
 800612c:	46bd      	mov	sp, r7
 800612e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006132:	4770      	bx	lr

08006134 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006134:	b580      	push	{r7, lr}
 8006136:	b084      	sub	sp, #16
 8006138:	af00      	add	r7, sp, #0
 800613a:	60f8      	str	r0, [r7, #12]
 800613c:	60b9      	str	r1, [r7, #8]
 800613e:	603b      	str	r3, [r7, #0]
 8006140:	4613      	mov	r3, r2
 8006142:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006144:	e022      	b.n	800618c <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006146:	683b      	ldr	r3, [r7, #0]
 8006148:	f1b3 3fff 	cmp.w	r3, #4294967295
 800614c:	d01e      	beq.n	800618c <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800614e:	f7fe ff45 	bl	8004fdc <HAL_GetTick>
 8006152:	4602      	mov	r2, r0
 8006154:	69bb      	ldr	r3, [r7, #24]
 8006156:	1ad3      	subs	r3, r2, r3
 8006158:	683a      	ldr	r2, [r7, #0]
 800615a:	429a      	cmp	r2, r3
 800615c:	d302      	bcc.n	8006164 <I2C_WaitOnFlagUntilTimeout+0x30>
 800615e:	683b      	ldr	r3, [r7, #0]
 8006160:	2b00      	cmp	r3, #0
 8006162:	d113      	bne.n	800618c <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006168:	f043 0220 	orr.w	r2, r3, #32
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	2220      	movs	r2, #32
 8006174:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	2200      	movs	r2, #0
 800617c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	2200      	movs	r2, #0
 8006184:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8006188:	2301      	movs	r3, #1
 800618a:	e00f      	b.n	80061ac <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	699a      	ldr	r2, [r3, #24]
 8006192:	68bb      	ldr	r3, [r7, #8]
 8006194:	4013      	ands	r3, r2
 8006196:	68ba      	ldr	r2, [r7, #8]
 8006198:	429a      	cmp	r2, r3
 800619a:	bf0c      	ite	eq
 800619c:	2301      	moveq	r3, #1
 800619e:	2300      	movne	r3, #0
 80061a0:	b2db      	uxtb	r3, r3
 80061a2:	461a      	mov	r2, r3
 80061a4:	79fb      	ldrb	r3, [r7, #7]
 80061a6:	429a      	cmp	r2, r3
 80061a8:	d0cd      	beq.n	8006146 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80061aa:	2300      	movs	r3, #0
}
 80061ac:	4618      	mov	r0, r3
 80061ae:	3710      	adds	r7, #16
 80061b0:	46bd      	mov	sp, r7
 80061b2:	bd80      	pop	{r7, pc}

080061b4 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80061b4:	b580      	push	{r7, lr}
 80061b6:	b084      	sub	sp, #16
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	60f8      	str	r0, [r7, #12]
 80061bc:	60b9      	str	r1, [r7, #8]
 80061be:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80061c0:	e02c      	b.n	800621c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80061c2:	687a      	ldr	r2, [r7, #4]
 80061c4:	68b9      	ldr	r1, [r7, #8]
 80061c6:	68f8      	ldr	r0, [r7, #12]
 80061c8:	f000 f8dc 	bl	8006384 <I2C_IsAcknowledgeFailed>
 80061cc:	4603      	mov	r3, r0
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d001      	beq.n	80061d6 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80061d2:	2301      	movs	r3, #1
 80061d4:	e02a      	b.n	800622c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80061d6:	68bb      	ldr	r3, [r7, #8]
 80061d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061dc:	d01e      	beq.n	800621c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80061de:	f7fe fefd 	bl	8004fdc <HAL_GetTick>
 80061e2:	4602      	mov	r2, r0
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	1ad3      	subs	r3, r2, r3
 80061e8:	68ba      	ldr	r2, [r7, #8]
 80061ea:	429a      	cmp	r2, r3
 80061ec:	d302      	bcc.n	80061f4 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80061ee:	68bb      	ldr	r3, [r7, #8]
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d113      	bne.n	800621c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80061f8:	f043 0220 	orr.w	r2, r3, #32
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	2220      	movs	r2, #32
 8006204:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	2200      	movs	r2, #0
 800620c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	2200      	movs	r2, #0
 8006214:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8006218:	2301      	movs	r3, #1
 800621a:	e007      	b.n	800622c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	699b      	ldr	r3, [r3, #24]
 8006222:	f003 0302 	and.w	r3, r3, #2
 8006226:	2b02      	cmp	r3, #2
 8006228:	d1cb      	bne.n	80061c2 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800622a:	2300      	movs	r3, #0
}
 800622c:	4618      	mov	r0, r3
 800622e:	3710      	adds	r7, #16
 8006230:	46bd      	mov	sp, r7
 8006232:	bd80      	pop	{r7, pc}

08006234 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006234:	b580      	push	{r7, lr}
 8006236:	b084      	sub	sp, #16
 8006238:	af00      	add	r7, sp, #0
 800623a:	60f8      	str	r0, [r7, #12]
 800623c:	60b9      	str	r1, [r7, #8]
 800623e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006240:	e028      	b.n	8006294 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8006242:	687a      	ldr	r2, [r7, #4]
 8006244:	68b9      	ldr	r1, [r7, #8]
 8006246:	68f8      	ldr	r0, [r7, #12]
 8006248:	f000 f89c 	bl	8006384 <I2C_IsAcknowledgeFailed>
 800624c:	4603      	mov	r3, r0
 800624e:	2b00      	cmp	r3, #0
 8006250:	d001      	beq.n	8006256 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006252:	2301      	movs	r3, #1
 8006254:	e026      	b.n	80062a4 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006256:	f7fe fec1 	bl	8004fdc <HAL_GetTick>
 800625a:	4602      	mov	r2, r0
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	1ad3      	subs	r3, r2, r3
 8006260:	68ba      	ldr	r2, [r7, #8]
 8006262:	429a      	cmp	r2, r3
 8006264:	d302      	bcc.n	800626c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8006266:	68bb      	ldr	r3, [r7, #8]
 8006268:	2b00      	cmp	r3, #0
 800626a:	d113      	bne.n	8006294 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006270:	f043 0220 	orr.w	r2, r3, #32
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	2220      	movs	r2, #32
 800627c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	2200      	movs	r2, #0
 8006284:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	2200      	movs	r2, #0
 800628c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8006290:	2301      	movs	r3, #1
 8006292:	e007      	b.n	80062a4 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	699b      	ldr	r3, [r3, #24]
 800629a:	f003 0320 	and.w	r3, r3, #32
 800629e:	2b20      	cmp	r3, #32
 80062a0:	d1cf      	bne.n	8006242 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80062a2:	2300      	movs	r3, #0
}
 80062a4:	4618      	mov	r0, r3
 80062a6:	3710      	adds	r7, #16
 80062a8:	46bd      	mov	sp, r7
 80062aa:	bd80      	pop	{r7, pc}

080062ac <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80062ac:	b580      	push	{r7, lr}
 80062ae:	b084      	sub	sp, #16
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	60f8      	str	r0, [r7, #12]
 80062b4:	60b9      	str	r1, [r7, #8]
 80062b6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80062b8:	e055      	b.n	8006366 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80062ba:	687a      	ldr	r2, [r7, #4]
 80062bc:	68b9      	ldr	r1, [r7, #8]
 80062be:	68f8      	ldr	r0, [r7, #12]
 80062c0:	f000 f860 	bl	8006384 <I2C_IsAcknowledgeFailed>
 80062c4:	4603      	mov	r3, r0
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d001      	beq.n	80062ce <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80062ca:	2301      	movs	r3, #1
 80062cc:	e053      	b.n	8006376 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	699b      	ldr	r3, [r3, #24]
 80062d4:	f003 0320 	and.w	r3, r3, #32
 80062d8:	2b20      	cmp	r3, #32
 80062da:	d129      	bne.n	8006330 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	699b      	ldr	r3, [r3, #24]
 80062e2:	f003 0304 	and.w	r3, r3, #4
 80062e6:	2b04      	cmp	r3, #4
 80062e8:	d105      	bne.n	80062f6 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d001      	beq.n	80062f6 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 80062f2:	2300      	movs	r3, #0
 80062f4:	e03f      	b.n	8006376 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	2220      	movs	r2, #32
 80062fc:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	6859      	ldr	r1, [r3, #4]
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	681a      	ldr	r2, [r3, #0]
 8006308:	4b1d      	ldr	r3, [pc, #116]	; (8006380 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 800630a:	400b      	ands	r3, r1
 800630c:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	2200      	movs	r2, #0
 8006312:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	2220      	movs	r2, #32
 8006318:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	2200      	movs	r2, #0
 8006320:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	2200      	movs	r2, #0
 8006328:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800632c:	2301      	movs	r3, #1
 800632e:	e022      	b.n	8006376 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006330:	f7fe fe54 	bl	8004fdc <HAL_GetTick>
 8006334:	4602      	mov	r2, r0
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	1ad3      	subs	r3, r2, r3
 800633a:	68ba      	ldr	r2, [r7, #8]
 800633c:	429a      	cmp	r2, r3
 800633e:	d302      	bcc.n	8006346 <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 8006340:	68bb      	ldr	r3, [r7, #8]
 8006342:	2b00      	cmp	r3, #0
 8006344:	d10f      	bne.n	8006366 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800634a:	f043 0220 	orr.w	r2, r3, #32
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	2220      	movs	r2, #32
 8006356:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	2200      	movs	r2, #0
 800635e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8006362:	2301      	movs	r3, #1
 8006364:	e007      	b.n	8006376 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	699b      	ldr	r3, [r3, #24]
 800636c:	f003 0304 	and.w	r3, r3, #4
 8006370:	2b04      	cmp	r3, #4
 8006372:	d1a2      	bne.n	80062ba <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8006374:	2300      	movs	r3, #0
}
 8006376:	4618      	mov	r0, r3
 8006378:	3710      	adds	r7, #16
 800637a:	46bd      	mov	sp, r7
 800637c:	bd80      	pop	{r7, pc}
 800637e:	bf00      	nop
 8006380:	fe00e800 	.word	0xfe00e800

08006384 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006384:	b580      	push	{r7, lr}
 8006386:	b084      	sub	sp, #16
 8006388:	af00      	add	r7, sp, #0
 800638a:	60f8      	str	r0, [r7, #12]
 800638c:	60b9      	str	r1, [r7, #8]
 800638e:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	699b      	ldr	r3, [r3, #24]
 8006396:	f003 0310 	and.w	r3, r3, #16
 800639a:	2b10      	cmp	r3, #16
 800639c:	d151      	bne.n	8006442 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800639e:	e022      	b.n	80063e6 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80063a0:	68bb      	ldr	r3, [r7, #8]
 80063a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063a6:	d01e      	beq.n	80063e6 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80063a8:	f7fe fe18 	bl	8004fdc <HAL_GetTick>
 80063ac:	4602      	mov	r2, r0
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	1ad3      	subs	r3, r2, r3
 80063b2:	68ba      	ldr	r2, [r7, #8]
 80063b4:	429a      	cmp	r2, r3
 80063b6:	d302      	bcc.n	80063be <I2C_IsAcknowledgeFailed+0x3a>
 80063b8:	68bb      	ldr	r3, [r7, #8]
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d113      	bne.n	80063e6 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063c2:	f043 0220 	orr.w	r2, r3, #32
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	2220      	movs	r2, #32
 80063ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	2200      	movs	r2, #0
 80063d6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	2200      	movs	r2, #0
 80063de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80063e2:	2301      	movs	r3, #1
 80063e4:	e02e      	b.n	8006444 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	699b      	ldr	r3, [r3, #24]
 80063ec:	f003 0320 	and.w	r3, r3, #32
 80063f0:	2b20      	cmp	r3, #32
 80063f2:	d1d5      	bne.n	80063a0 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	2210      	movs	r2, #16
 80063fa:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	2220      	movs	r2, #32
 8006402:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006404:	68f8      	ldr	r0, [r7, #12]
 8006406:	f7ff fe71 	bl	80060ec <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	6859      	ldr	r1, [r3, #4]
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	681a      	ldr	r2, [r3, #0]
 8006414:	4b0d      	ldr	r3, [pc, #52]	; (800644c <I2C_IsAcknowledgeFailed+0xc8>)
 8006416:	400b      	ands	r3, r1
 8006418:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800641e:	f043 0204 	orr.w	r2, r3, #4
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	2220      	movs	r2, #32
 800642a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	2200      	movs	r2, #0
 8006432:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	2200      	movs	r2, #0
 800643a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 800643e:	2301      	movs	r3, #1
 8006440:	e000      	b.n	8006444 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8006442:	2300      	movs	r3, #0
}
 8006444:	4618      	mov	r0, r3
 8006446:	3710      	adds	r7, #16
 8006448:	46bd      	mov	sp, r7
 800644a:	bd80      	pop	{r7, pc}
 800644c:	fe00e800 	.word	0xfe00e800

08006450 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8006450:	b480      	push	{r7}
 8006452:	b085      	sub	sp, #20
 8006454:	af00      	add	r7, sp, #0
 8006456:	60f8      	str	r0, [r7, #12]
 8006458:	607b      	str	r3, [r7, #4]
 800645a:	460b      	mov	r3, r1
 800645c:	817b      	strh	r3, [r7, #10]
 800645e:	4613      	mov	r3, r2
 8006460:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	685a      	ldr	r2, [r3, #4]
 8006468:	69bb      	ldr	r3, [r7, #24]
 800646a:	0d5b      	lsrs	r3, r3, #21
 800646c:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8006470:	4b0d      	ldr	r3, [pc, #52]	; (80064a8 <I2C_TransferConfig+0x58>)
 8006472:	430b      	orrs	r3, r1
 8006474:	43db      	mvns	r3, r3
 8006476:	ea02 0103 	and.w	r1, r2, r3
 800647a:	897b      	ldrh	r3, [r7, #10]
 800647c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8006480:	7a7b      	ldrb	r3, [r7, #9]
 8006482:	041b      	lsls	r3, r3, #16
 8006484:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006488:	431a      	orrs	r2, r3
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	431a      	orrs	r2, r3
 800648e:	69bb      	ldr	r3, [r7, #24]
 8006490:	431a      	orrs	r2, r3
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	430a      	orrs	r2, r1
 8006498:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 800649a:	bf00      	nop
 800649c:	3714      	adds	r7, #20
 800649e:	46bd      	mov	sp, r7
 80064a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a4:	4770      	bx	lr
 80064a6:	bf00      	nop
 80064a8:	03ff63ff 	.word	0x03ff63ff

080064ac <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80064ac:	b480      	push	{r7}
 80064ae:	b083      	sub	sp, #12
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	6078      	str	r0, [r7, #4]
 80064b4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80064bc:	b2db      	uxtb	r3, r3
 80064be:	2b20      	cmp	r3, #32
 80064c0:	d138      	bne.n	8006534 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80064c8:	2b01      	cmp	r3, #1
 80064ca:	d101      	bne.n	80064d0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80064cc:	2302      	movs	r3, #2
 80064ce:	e032      	b.n	8006536 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	2201      	movs	r2, #1
 80064d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	2224      	movs	r2, #36	; 0x24
 80064dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	681a      	ldr	r2, [r3, #0]
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	f022 0201 	bic.w	r2, r2, #1
 80064ee:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	681a      	ldr	r2, [r3, #0]
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80064fe:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	6819      	ldr	r1, [r3, #0]
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	683a      	ldr	r2, [r7, #0]
 800650c:	430a      	orrs	r2, r1
 800650e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	681a      	ldr	r2, [r3, #0]
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	f042 0201 	orr.w	r2, r2, #1
 800651e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	2220      	movs	r2, #32
 8006524:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	2200      	movs	r2, #0
 800652c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006530:	2300      	movs	r3, #0
 8006532:	e000      	b.n	8006536 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006534:	2302      	movs	r3, #2
  }
}
 8006536:	4618      	mov	r0, r3
 8006538:	370c      	adds	r7, #12
 800653a:	46bd      	mov	sp, r7
 800653c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006540:	4770      	bx	lr

08006542 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006542:	b480      	push	{r7}
 8006544:	b085      	sub	sp, #20
 8006546:	af00      	add	r7, sp, #0
 8006548:	6078      	str	r0, [r7, #4]
 800654a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006552:	b2db      	uxtb	r3, r3
 8006554:	2b20      	cmp	r3, #32
 8006556:	d139      	bne.n	80065cc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800655e:	2b01      	cmp	r3, #1
 8006560:	d101      	bne.n	8006566 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006562:	2302      	movs	r3, #2
 8006564:	e033      	b.n	80065ce <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	2201      	movs	r2, #1
 800656a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	2224      	movs	r2, #36	; 0x24
 8006572:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	681a      	ldr	r2, [r3, #0]
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	f022 0201 	bic.w	r2, r2, #1
 8006584:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8006594:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006596:	683b      	ldr	r3, [r7, #0]
 8006598:	021b      	lsls	r3, r3, #8
 800659a:	68fa      	ldr	r2, [r7, #12]
 800659c:	4313      	orrs	r3, r2
 800659e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	68fa      	ldr	r2, [r7, #12]
 80065a6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	681a      	ldr	r2, [r3, #0]
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	f042 0201 	orr.w	r2, r2, #1
 80065b6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	2220      	movs	r2, #32
 80065bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	2200      	movs	r2, #0
 80065c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80065c8:	2300      	movs	r3, #0
 80065ca:	e000      	b.n	80065ce <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80065cc:	2302      	movs	r3, #2
  }
}
 80065ce:	4618      	mov	r0, r3
 80065d0:	3714      	adds	r7, #20
 80065d2:	46bd      	mov	sp, r7
 80065d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d8:	4770      	bx	lr
	...

080065dc <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80065dc:	b480      	push	{r7}
 80065de:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80065e0:	4b05      	ldr	r3, [pc, #20]	; (80065f8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	4a04      	ldr	r2, [pc, #16]	; (80065f8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80065e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80065ea:	6013      	str	r3, [r2, #0]
}
 80065ec:	bf00      	nop
 80065ee:	46bd      	mov	sp, r7
 80065f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f4:	4770      	bx	lr
 80065f6:	bf00      	nop
 80065f8:	40007000 	.word	0x40007000

080065fc <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80065fc:	b580      	push	{r7, lr}
 80065fe:	b082      	sub	sp, #8
 8006600:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8006602:	2300      	movs	r3, #0
 8006604:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8006606:	4b23      	ldr	r3, [pc, #140]	; (8006694 <HAL_PWREx_EnableOverDrive+0x98>)
 8006608:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800660a:	4a22      	ldr	r2, [pc, #136]	; (8006694 <HAL_PWREx_EnableOverDrive+0x98>)
 800660c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006610:	6413      	str	r3, [r2, #64]	; 0x40
 8006612:	4b20      	ldr	r3, [pc, #128]	; (8006694 <HAL_PWREx_EnableOverDrive+0x98>)
 8006614:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006616:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800661a:	603b      	str	r3, [r7, #0]
 800661c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800661e:	4b1e      	ldr	r3, [pc, #120]	; (8006698 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	4a1d      	ldr	r2, [pc, #116]	; (8006698 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006624:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006628:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800662a:	f7fe fcd7 	bl	8004fdc <HAL_GetTick>
 800662e:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8006630:	e009      	b.n	8006646 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006632:	f7fe fcd3 	bl	8004fdc <HAL_GetTick>
 8006636:	4602      	mov	r2, r0
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	1ad3      	subs	r3, r2, r3
 800663c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006640:	d901      	bls.n	8006646 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8006642:	2303      	movs	r3, #3
 8006644:	e022      	b.n	800668c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8006646:	4b14      	ldr	r3, [pc, #80]	; (8006698 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006648:	685b      	ldr	r3, [r3, #4]
 800664a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800664e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006652:	d1ee      	bne.n	8006632 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8006654:	4b10      	ldr	r3, [pc, #64]	; (8006698 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	4a0f      	ldr	r2, [pc, #60]	; (8006698 <HAL_PWREx_EnableOverDrive+0x9c>)
 800665a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800665e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006660:	f7fe fcbc 	bl	8004fdc <HAL_GetTick>
 8006664:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8006666:	e009      	b.n	800667c <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006668:	f7fe fcb8 	bl	8004fdc <HAL_GetTick>
 800666c:	4602      	mov	r2, r0
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	1ad3      	subs	r3, r2, r3
 8006672:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006676:	d901      	bls.n	800667c <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8006678:	2303      	movs	r3, #3
 800667a:	e007      	b.n	800668c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800667c:	4b06      	ldr	r3, [pc, #24]	; (8006698 <HAL_PWREx_EnableOverDrive+0x9c>)
 800667e:	685b      	ldr	r3, [r3, #4]
 8006680:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006684:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006688:	d1ee      	bne.n	8006668 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800668a:	2300      	movs	r3, #0
}
 800668c:	4618      	mov	r0, r3
 800668e:	3708      	adds	r7, #8
 8006690:	46bd      	mov	sp, r7
 8006692:	bd80      	pop	{r7, pc}
 8006694:	40023800 	.word	0x40023800
 8006698:	40007000 	.word	0x40007000

0800669c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800669c:	b580      	push	{r7, lr}
 800669e:	b086      	sub	sp, #24
 80066a0:	af00      	add	r7, sp, #0
 80066a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80066a4:	2300      	movs	r3, #0
 80066a6:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d101      	bne.n	80066b2 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80066ae:	2301      	movs	r3, #1
 80066b0:	e29b      	b.n	8006bea <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	f003 0301 	and.w	r3, r3, #1
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	f000 8087 	beq.w	80067ce <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80066c0:	4b96      	ldr	r3, [pc, #600]	; (800691c <HAL_RCC_OscConfig+0x280>)
 80066c2:	689b      	ldr	r3, [r3, #8]
 80066c4:	f003 030c 	and.w	r3, r3, #12
 80066c8:	2b04      	cmp	r3, #4
 80066ca:	d00c      	beq.n	80066e6 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80066cc:	4b93      	ldr	r3, [pc, #588]	; (800691c <HAL_RCC_OscConfig+0x280>)
 80066ce:	689b      	ldr	r3, [r3, #8]
 80066d0:	f003 030c 	and.w	r3, r3, #12
 80066d4:	2b08      	cmp	r3, #8
 80066d6:	d112      	bne.n	80066fe <HAL_RCC_OscConfig+0x62>
 80066d8:	4b90      	ldr	r3, [pc, #576]	; (800691c <HAL_RCC_OscConfig+0x280>)
 80066da:	685b      	ldr	r3, [r3, #4]
 80066dc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80066e0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80066e4:	d10b      	bne.n	80066fe <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80066e6:	4b8d      	ldr	r3, [pc, #564]	; (800691c <HAL_RCC_OscConfig+0x280>)
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d06c      	beq.n	80067cc <HAL_RCC_OscConfig+0x130>
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	685b      	ldr	r3, [r3, #4]
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d168      	bne.n	80067cc <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80066fa:	2301      	movs	r3, #1
 80066fc:	e275      	b.n	8006bea <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	685b      	ldr	r3, [r3, #4]
 8006702:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006706:	d106      	bne.n	8006716 <HAL_RCC_OscConfig+0x7a>
 8006708:	4b84      	ldr	r3, [pc, #528]	; (800691c <HAL_RCC_OscConfig+0x280>)
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	4a83      	ldr	r2, [pc, #524]	; (800691c <HAL_RCC_OscConfig+0x280>)
 800670e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006712:	6013      	str	r3, [r2, #0]
 8006714:	e02e      	b.n	8006774 <HAL_RCC_OscConfig+0xd8>
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	685b      	ldr	r3, [r3, #4]
 800671a:	2b00      	cmp	r3, #0
 800671c:	d10c      	bne.n	8006738 <HAL_RCC_OscConfig+0x9c>
 800671e:	4b7f      	ldr	r3, [pc, #508]	; (800691c <HAL_RCC_OscConfig+0x280>)
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	4a7e      	ldr	r2, [pc, #504]	; (800691c <HAL_RCC_OscConfig+0x280>)
 8006724:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006728:	6013      	str	r3, [r2, #0]
 800672a:	4b7c      	ldr	r3, [pc, #496]	; (800691c <HAL_RCC_OscConfig+0x280>)
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	4a7b      	ldr	r2, [pc, #492]	; (800691c <HAL_RCC_OscConfig+0x280>)
 8006730:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006734:	6013      	str	r3, [r2, #0]
 8006736:	e01d      	b.n	8006774 <HAL_RCC_OscConfig+0xd8>
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	685b      	ldr	r3, [r3, #4]
 800673c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006740:	d10c      	bne.n	800675c <HAL_RCC_OscConfig+0xc0>
 8006742:	4b76      	ldr	r3, [pc, #472]	; (800691c <HAL_RCC_OscConfig+0x280>)
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	4a75      	ldr	r2, [pc, #468]	; (800691c <HAL_RCC_OscConfig+0x280>)
 8006748:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800674c:	6013      	str	r3, [r2, #0]
 800674e:	4b73      	ldr	r3, [pc, #460]	; (800691c <HAL_RCC_OscConfig+0x280>)
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	4a72      	ldr	r2, [pc, #456]	; (800691c <HAL_RCC_OscConfig+0x280>)
 8006754:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006758:	6013      	str	r3, [r2, #0]
 800675a:	e00b      	b.n	8006774 <HAL_RCC_OscConfig+0xd8>
 800675c:	4b6f      	ldr	r3, [pc, #444]	; (800691c <HAL_RCC_OscConfig+0x280>)
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	4a6e      	ldr	r2, [pc, #440]	; (800691c <HAL_RCC_OscConfig+0x280>)
 8006762:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006766:	6013      	str	r3, [r2, #0]
 8006768:	4b6c      	ldr	r3, [pc, #432]	; (800691c <HAL_RCC_OscConfig+0x280>)
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	4a6b      	ldr	r2, [pc, #428]	; (800691c <HAL_RCC_OscConfig+0x280>)
 800676e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006772:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	685b      	ldr	r3, [r3, #4]
 8006778:	2b00      	cmp	r3, #0
 800677a:	d013      	beq.n	80067a4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800677c:	f7fe fc2e 	bl	8004fdc <HAL_GetTick>
 8006780:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006782:	e008      	b.n	8006796 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006784:	f7fe fc2a 	bl	8004fdc <HAL_GetTick>
 8006788:	4602      	mov	r2, r0
 800678a:	693b      	ldr	r3, [r7, #16]
 800678c:	1ad3      	subs	r3, r2, r3
 800678e:	2b64      	cmp	r3, #100	; 0x64
 8006790:	d901      	bls.n	8006796 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006792:	2303      	movs	r3, #3
 8006794:	e229      	b.n	8006bea <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006796:	4b61      	ldr	r3, [pc, #388]	; (800691c <HAL_RCC_OscConfig+0x280>)
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d0f0      	beq.n	8006784 <HAL_RCC_OscConfig+0xe8>
 80067a2:	e014      	b.n	80067ce <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067a4:	f7fe fc1a 	bl	8004fdc <HAL_GetTick>
 80067a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80067aa:	e008      	b.n	80067be <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80067ac:	f7fe fc16 	bl	8004fdc <HAL_GetTick>
 80067b0:	4602      	mov	r2, r0
 80067b2:	693b      	ldr	r3, [r7, #16]
 80067b4:	1ad3      	subs	r3, r2, r3
 80067b6:	2b64      	cmp	r3, #100	; 0x64
 80067b8:	d901      	bls.n	80067be <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80067ba:	2303      	movs	r3, #3
 80067bc:	e215      	b.n	8006bea <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80067be:	4b57      	ldr	r3, [pc, #348]	; (800691c <HAL_RCC_OscConfig+0x280>)
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d1f0      	bne.n	80067ac <HAL_RCC_OscConfig+0x110>
 80067ca:	e000      	b.n	80067ce <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80067cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	f003 0302 	and.w	r3, r3, #2
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d069      	beq.n	80068ae <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80067da:	4b50      	ldr	r3, [pc, #320]	; (800691c <HAL_RCC_OscConfig+0x280>)
 80067dc:	689b      	ldr	r3, [r3, #8]
 80067de:	f003 030c 	and.w	r3, r3, #12
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d00b      	beq.n	80067fe <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80067e6:	4b4d      	ldr	r3, [pc, #308]	; (800691c <HAL_RCC_OscConfig+0x280>)
 80067e8:	689b      	ldr	r3, [r3, #8]
 80067ea:	f003 030c 	and.w	r3, r3, #12
 80067ee:	2b08      	cmp	r3, #8
 80067f0:	d11c      	bne.n	800682c <HAL_RCC_OscConfig+0x190>
 80067f2:	4b4a      	ldr	r3, [pc, #296]	; (800691c <HAL_RCC_OscConfig+0x280>)
 80067f4:	685b      	ldr	r3, [r3, #4]
 80067f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d116      	bne.n	800682c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80067fe:	4b47      	ldr	r3, [pc, #284]	; (800691c <HAL_RCC_OscConfig+0x280>)
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	f003 0302 	and.w	r3, r3, #2
 8006806:	2b00      	cmp	r3, #0
 8006808:	d005      	beq.n	8006816 <HAL_RCC_OscConfig+0x17a>
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	68db      	ldr	r3, [r3, #12]
 800680e:	2b01      	cmp	r3, #1
 8006810:	d001      	beq.n	8006816 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8006812:	2301      	movs	r3, #1
 8006814:	e1e9      	b.n	8006bea <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006816:	4b41      	ldr	r3, [pc, #260]	; (800691c <HAL_RCC_OscConfig+0x280>)
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	691b      	ldr	r3, [r3, #16]
 8006822:	00db      	lsls	r3, r3, #3
 8006824:	493d      	ldr	r1, [pc, #244]	; (800691c <HAL_RCC_OscConfig+0x280>)
 8006826:	4313      	orrs	r3, r2
 8006828:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800682a:	e040      	b.n	80068ae <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	68db      	ldr	r3, [r3, #12]
 8006830:	2b00      	cmp	r3, #0
 8006832:	d023      	beq.n	800687c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006834:	4b39      	ldr	r3, [pc, #228]	; (800691c <HAL_RCC_OscConfig+0x280>)
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	4a38      	ldr	r2, [pc, #224]	; (800691c <HAL_RCC_OscConfig+0x280>)
 800683a:	f043 0301 	orr.w	r3, r3, #1
 800683e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006840:	f7fe fbcc 	bl	8004fdc <HAL_GetTick>
 8006844:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006846:	e008      	b.n	800685a <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006848:	f7fe fbc8 	bl	8004fdc <HAL_GetTick>
 800684c:	4602      	mov	r2, r0
 800684e:	693b      	ldr	r3, [r7, #16]
 8006850:	1ad3      	subs	r3, r2, r3
 8006852:	2b02      	cmp	r3, #2
 8006854:	d901      	bls.n	800685a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8006856:	2303      	movs	r3, #3
 8006858:	e1c7      	b.n	8006bea <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800685a:	4b30      	ldr	r3, [pc, #192]	; (800691c <HAL_RCC_OscConfig+0x280>)
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	f003 0302 	and.w	r3, r3, #2
 8006862:	2b00      	cmp	r3, #0
 8006864:	d0f0      	beq.n	8006848 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006866:	4b2d      	ldr	r3, [pc, #180]	; (800691c <HAL_RCC_OscConfig+0x280>)
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	691b      	ldr	r3, [r3, #16]
 8006872:	00db      	lsls	r3, r3, #3
 8006874:	4929      	ldr	r1, [pc, #164]	; (800691c <HAL_RCC_OscConfig+0x280>)
 8006876:	4313      	orrs	r3, r2
 8006878:	600b      	str	r3, [r1, #0]
 800687a:	e018      	b.n	80068ae <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800687c:	4b27      	ldr	r3, [pc, #156]	; (800691c <HAL_RCC_OscConfig+0x280>)
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	4a26      	ldr	r2, [pc, #152]	; (800691c <HAL_RCC_OscConfig+0x280>)
 8006882:	f023 0301 	bic.w	r3, r3, #1
 8006886:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006888:	f7fe fba8 	bl	8004fdc <HAL_GetTick>
 800688c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800688e:	e008      	b.n	80068a2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006890:	f7fe fba4 	bl	8004fdc <HAL_GetTick>
 8006894:	4602      	mov	r2, r0
 8006896:	693b      	ldr	r3, [r7, #16]
 8006898:	1ad3      	subs	r3, r2, r3
 800689a:	2b02      	cmp	r3, #2
 800689c:	d901      	bls.n	80068a2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800689e:	2303      	movs	r3, #3
 80068a0:	e1a3      	b.n	8006bea <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80068a2:	4b1e      	ldr	r3, [pc, #120]	; (800691c <HAL_RCC_OscConfig+0x280>)
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	f003 0302 	and.w	r3, r3, #2
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d1f0      	bne.n	8006890 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	f003 0308 	and.w	r3, r3, #8
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d038      	beq.n	800692c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	695b      	ldr	r3, [r3, #20]
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d019      	beq.n	80068f6 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80068c2:	4b16      	ldr	r3, [pc, #88]	; (800691c <HAL_RCC_OscConfig+0x280>)
 80068c4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80068c6:	4a15      	ldr	r2, [pc, #84]	; (800691c <HAL_RCC_OscConfig+0x280>)
 80068c8:	f043 0301 	orr.w	r3, r3, #1
 80068cc:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80068ce:	f7fe fb85 	bl	8004fdc <HAL_GetTick>
 80068d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80068d4:	e008      	b.n	80068e8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80068d6:	f7fe fb81 	bl	8004fdc <HAL_GetTick>
 80068da:	4602      	mov	r2, r0
 80068dc:	693b      	ldr	r3, [r7, #16]
 80068de:	1ad3      	subs	r3, r2, r3
 80068e0:	2b02      	cmp	r3, #2
 80068e2:	d901      	bls.n	80068e8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80068e4:	2303      	movs	r3, #3
 80068e6:	e180      	b.n	8006bea <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80068e8:	4b0c      	ldr	r3, [pc, #48]	; (800691c <HAL_RCC_OscConfig+0x280>)
 80068ea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80068ec:	f003 0302 	and.w	r3, r3, #2
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d0f0      	beq.n	80068d6 <HAL_RCC_OscConfig+0x23a>
 80068f4:	e01a      	b.n	800692c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80068f6:	4b09      	ldr	r3, [pc, #36]	; (800691c <HAL_RCC_OscConfig+0x280>)
 80068f8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80068fa:	4a08      	ldr	r2, [pc, #32]	; (800691c <HAL_RCC_OscConfig+0x280>)
 80068fc:	f023 0301 	bic.w	r3, r3, #1
 8006900:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006902:	f7fe fb6b 	bl	8004fdc <HAL_GetTick>
 8006906:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006908:	e00a      	b.n	8006920 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800690a:	f7fe fb67 	bl	8004fdc <HAL_GetTick>
 800690e:	4602      	mov	r2, r0
 8006910:	693b      	ldr	r3, [r7, #16]
 8006912:	1ad3      	subs	r3, r2, r3
 8006914:	2b02      	cmp	r3, #2
 8006916:	d903      	bls.n	8006920 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8006918:	2303      	movs	r3, #3
 800691a:	e166      	b.n	8006bea <HAL_RCC_OscConfig+0x54e>
 800691c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006920:	4b92      	ldr	r3, [pc, #584]	; (8006b6c <HAL_RCC_OscConfig+0x4d0>)
 8006922:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006924:	f003 0302 	and.w	r3, r3, #2
 8006928:	2b00      	cmp	r3, #0
 800692a:	d1ee      	bne.n	800690a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	f003 0304 	and.w	r3, r3, #4
 8006934:	2b00      	cmp	r3, #0
 8006936:	f000 80a4 	beq.w	8006a82 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800693a:	4b8c      	ldr	r3, [pc, #560]	; (8006b6c <HAL_RCC_OscConfig+0x4d0>)
 800693c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800693e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006942:	2b00      	cmp	r3, #0
 8006944:	d10d      	bne.n	8006962 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8006946:	4b89      	ldr	r3, [pc, #548]	; (8006b6c <HAL_RCC_OscConfig+0x4d0>)
 8006948:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800694a:	4a88      	ldr	r2, [pc, #544]	; (8006b6c <HAL_RCC_OscConfig+0x4d0>)
 800694c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006950:	6413      	str	r3, [r2, #64]	; 0x40
 8006952:	4b86      	ldr	r3, [pc, #536]	; (8006b6c <HAL_RCC_OscConfig+0x4d0>)
 8006954:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006956:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800695a:	60bb      	str	r3, [r7, #8]
 800695c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800695e:	2301      	movs	r3, #1
 8006960:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006962:	4b83      	ldr	r3, [pc, #524]	; (8006b70 <HAL_RCC_OscConfig+0x4d4>)
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800696a:	2b00      	cmp	r3, #0
 800696c:	d118      	bne.n	80069a0 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800696e:	4b80      	ldr	r3, [pc, #512]	; (8006b70 <HAL_RCC_OscConfig+0x4d4>)
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	4a7f      	ldr	r2, [pc, #508]	; (8006b70 <HAL_RCC_OscConfig+0x4d4>)
 8006974:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006978:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800697a:	f7fe fb2f 	bl	8004fdc <HAL_GetTick>
 800697e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006980:	e008      	b.n	8006994 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006982:	f7fe fb2b 	bl	8004fdc <HAL_GetTick>
 8006986:	4602      	mov	r2, r0
 8006988:	693b      	ldr	r3, [r7, #16]
 800698a:	1ad3      	subs	r3, r2, r3
 800698c:	2b64      	cmp	r3, #100	; 0x64
 800698e:	d901      	bls.n	8006994 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8006990:	2303      	movs	r3, #3
 8006992:	e12a      	b.n	8006bea <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006994:	4b76      	ldr	r3, [pc, #472]	; (8006b70 <HAL_RCC_OscConfig+0x4d4>)
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800699c:	2b00      	cmp	r3, #0
 800699e:	d0f0      	beq.n	8006982 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	689b      	ldr	r3, [r3, #8]
 80069a4:	2b01      	cmp	r3, #1
 80069a6:	d106      	bne.n	80069b6 <HAL_RCC_OscConfig+0x31a>
 80069a8:	4b70      	ldr	r3, [pc, #448]	; (8006b6c <HAL_RCC_OscConfig+0x4d0>)
 80069aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80069ac:	4a6f      	ldr	r2, [pc, #444]	; (8006b6c <HAL_RCC_OscConfig+0x4d0>)
 80069ae:	f043 0301 	orr.w	r3, r3, #1
 80069b2:	6713      	str	r3, [r2, #112]	; 0x70
 80069b4:	e02d      	b.n	8006a12 <HAL_RCC_OscConfig+0x376>
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	689b      	ldr	r3, [r3, #8]
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d10c      	bne.n	80069d8 <HAL_RCC_OscConfig+0x33c>
 80069be:	4b6b      	ldr	r3, [pc, #428]	; (8006b6c <HAL_RCC_OscConfig+0x4d0>)
 80069c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80069c2:	4a6a      	ldr	r2, [pc, #424]	; (8006b6c <HAL_RCC_OscConfig+0x4d0>)
 80069c4:	f023 0301 	bic.w	r3, r3, #1
 80069c8:	6713      	str	r3, [r2, #112]	; 0x70
 80069ca:	4b68      	ldr	r3, [pc, #416]	; (8006b6c <HAL_RCC_OscConfig+0x4d0>)
 80069cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80069ce:	4a67      	ldr	r2, [pc, #412]	; (8006b6c <HAL_RCC_OscConfig+0x4d0>)
 80069d0:	f023 0304 	bic.w	r3, r3, #4
 80069d4:	6713      	str	r3, [r2, #112]	; 0x70
 80069d6:	e01c      	b.n	8006a12 <HAL_RCC_OscConfig+0x376>
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	689b      	ldr	r3, [r3, #8]
 80069dc:	2b05      	cmp	r3, #5
 80069de:	d10c      	bne.n	80069fa <HAL_RCC_OscConfig+0x35e>
 80069e0:	4b62      	ldr	r3, [pc, #392]	; (8006b6c <HAL_RCC_OscConfig+0x4d0>)
 80069e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80069e4:	4a61      	ldr	r2, [pc, #388]	; (8006b6c <HAL_RCC_OscConfig+0x4d0>)
 80069e6:	f043 0304 	orr.w	r3, r3, #4
 80069ea:	6713      	str	r3, [r2, #112]	; 0x70
 80069ec:	4b5f      	ldr	r3, [pc, #380]	; (8006b6c <HAL_RCC_OscConfig+0x4d0>)
 80069ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80069f0:	4a5e      	ldr	r2, [pc, #376]	; (8006b6c <HAL_RCC_OscConfig+0x4d0>)
 80069f2:	f043 0301 	orr.w	r3, r3, #1
 80069f6:	6713      	str	r3, [r2, #112]	; 0x70
 80069f8:	e00b      	b.n	8006a12 <HAL_RCC_OscConfig+0x376>
 80069fa:	4b5c      	ldr	r3, [pc, #368]	; (8006b6c <HAL_RCC_OscConfig+0x4d0>)
 80069fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80069fe:	4a5b      	ldr	r2, [pc, #364]	; (8006b6c <HAL_RCC_OscConfig+0x4d0>)
 8006a00:	f023 0301 	bic.w	r3, r3, #1
 8006a04:	6713      	str	r3, [r2, #112]	; 0x70
 8006a06:	4b59      	ldr	r3, [pc, #356]	; (8006b6c <HAL_RCC_OscConfig+0x4d0>)
 8006a08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a0a:	4a58      	ldr	r2, [pc, #352]	; (8006b6c <HAL_RCC_OscConfig+0x4d0>)
 8006a0c:	f023 0304 	bic.w	r3, r3, #4
 8006a10:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	689b      	ldr	r3, [r3, #8]
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d015      	beq.n	8006a46 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a1a:	f7fe fadf 	bl	8004fdc <HAL_GetTick>
 8006a1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006a20:	e00a      	b.n	8006a38 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006a22:	f7fe fadb 	bl	8004fdc <HAL_GetTick>
 8006a26:	4602      	mov	r2, r0
 8006a28:	693b      	ldr	r3, [r7, #16]
 8006a2a:	1ad3      	subs	r3, r2, r3
 8006a2c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006a30:	4293      	cmp	r3, r2
 8006a32:	d901      	bls.n	8006a38 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8006a34:	2303      	movs	r3, #3
 8006a36:	e0d8      	b.n	8006bea <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006a38:	4b4c      	ldr	r3, [pc, #304]	; (8006b6c <HAL_RCC_OscConfig+0x4d0>)
 8006a3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a3c:	f003 0302 	and.w	r3, r3, #2
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d0ee      	beq.n	8006a22 <HAL_RCC_OscConfig+0x386>
 8006a44:	e014      	b.n	8006a70 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a46:	f7fe fac9 	bl	8004fdc <HAL_GetTick>
 8006a4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006a4c:	e00a      	b.n	8006a64 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006a4e:	f7fe fac5 	bl	8004fdc <HAL_GetTick>
 8006a52:	4602      	mov	r2, r0
 8006a54:	693b      	ldr	r3, [r7, #16]
 8006a56:	1ad3      	subs	r3, r2, r3
 8006a58:	f241 3288 	movw	r2, #5000	; 0x1388
 8006a5c:	4293      	cmp	r3, r2
 8006a5e:	d901      	bls.n	8006a64 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8006a60:	2303      	movs	r3, #3
 8006a62:	e0c2      	b.n	8006bea <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006a64:	4b41      	ldr	r3, [pc, #260]	; (8006b6c <HAL_RCC_OscConfig+0x4d0>)
 8006a66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a68:	f003 0302 	and.w	r3, r3, #2
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d1ee      	bne.n	8006a4e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006a70:	7dfb      	ldrb	r3, [r7, #23]
 8006a72:	2b01      	cmp	r3, #1
 8006a74:	d105      	bne.n	8006a82 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006a76:	4b3d      	ldr	r3, [pc, #244]	; (8006b6c <HAL_RCC_OscConfig+0x4d0>)
 8006a78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a7a:	4a3c      	ldr	r2, [pc, #240]	; (8006b6c <HAL_RCC_OscConfig+0x4d0>)
 8006a7c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006a80:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	699b      	ldr	r3, [r3, #24]
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	f000 80ae 	beq.w	8006be8 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006a8c:	4b37      	ldr	r3, [pc, #220]	; (8006b6c <HAL_RCC_OscConfig+0x4d0>)
 8006a8e:	689b      	ldr	r3, [r3, #8]
 8006a90:	f003 030c 	and.w	r3, r3, #12
 8006a94:	2b08      	cmp	r3, #8
 8006a96:	d06d      	beq.n	8006b74 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	699b      	ldr	r3, [r3, #24]
 8006a9c:	2b02      	cmp	r3, #2
 8006a9e:	d14b      	bne.n	8006b38 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006aa0:	4b32      	ldr	r3, [pc, #200]	; (8006b6c <HAL_RCC_OscConfig+0x4d0>)
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	4a31      	ldr	r2, [pc, #196]	; (8006b6c <HAL_RCC_OscConfig+0x4d0>)
 8006aa6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006aaa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006aac:	f7fe fa96 	bl	8004fdc <HAL_GetTick>
 8006ab0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006ab2:	e008      	b.n	8006ac6 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006ab4:	f7fe fa92 	bl	8004fdc <HAL_GetTick>
 8006ab8:	4602      	mov	r2, r0
 8006aba:	693b      	ldr	r3, [r7, #16]
 8006abc:	1ad3      	subs	r3, r2, r3
 8006abe:	2b02      	cmp	r3, #2
 8006ac0:	d901      	bls.n	8006ac6 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8006ac2:	2303      	movs	r3, #3
 8006ac4:	e091      	b.n	8006bea <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006ac6:	4b29      	ldr	r3, [pc, #164]	; (8006b6c <HAL_RCC_OscConfig+0x4d0>)
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d1f0      	bne.n	8006ab4 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	69da      	ldr	r2, [r3, #28]
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	6a1b      	ldr	r3, [r3, #32]
 8006ada:	431a      	orrs	r2, r3
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ae0:	019b      	lsls	r3, r3, #6
 8006ae2:	431a      	orrs	r2, r3
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ae8:	085b      	lsrs	r3, r3, #1
 8006aea:	3b01      	subs	r3, #1
 8006aec:	041b      	lsls	r3, r3, #16
 8006aee:	431a      	orrs	r2, r3
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006af4:	061b      	lsls	r3, r3, #24
 8006af6:	431a      	orrs	r2, r3
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006afc:	071b      	lsls	r3, r3, #28
 8006afe:	491b      	ldr	r1, [pc, #108]	; (8006b6c <HAL_RCC_OscConfig+0x4d0>)
 8006b00:	4313      	orrs	r3, r2
 8006b02:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006b04:	4b19      	ldr	r3, [pc, #100]	; (8006b6c <HAL_RCC_OscConfig+0x4d0>)
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	4a18      	ldr	r2, [pc, #96]	; (8006b6c <HAL_RCC_OscConfig+0x4d0>)
 8006b0a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006b0e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b10:	f7fe fa64 	bl	8004fdc <HAL_GetTick>
 8006b14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006b16:	e008      	b.n	8006b2a <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006b18:	f7fe fa60 	bl	8004fdc <HAL_GetTick>
 8006b1c:	4602      	mov	r2, r0
 8006b1e:	693b      	ldr	r3, [r7, #16]
 8006b20:	1ad3      	subs	r3, r2, r3
 8006b22:	2b02      	cmp	r3, #2
 8006b24:	d901      	bls.n	8006b2a <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8006b26:	2303      	movs	r3, #3
 8006b28:	e05f      	b.n	8006bea <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006b2a:	4b10      	ldr	r3, [pc, #64]	; (8006b6c <HAL_RCC_OscConfig+0x4d0>)
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d0f0      	beq.n	8006b18 <HAL_RCC_OscConfig+0x47c>
 8006b36:	e057      	b.n	8006be8 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006b38:	4b0c      	ldr	r3, [pc, #48]	; (8006b6c <HAL_RCC_OscConfig+0x4d0>)
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	4a0b      	ldr	r2, [pc, #44]	; (8006b6c <HAL_RCC_OscConfig+0x4d0>)
 8006b3e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006b42:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b44:	f7fe fa4a 	bl	8004fdc <HAL_GetTick>
 8006b48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b4a:	e008      	b.n	8006b5e <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006b4c:	f7fe fa46 	bl	8004fdc <HAL_GetTick>
 8006b50:	4602      	mov	r2, r0
 8006b52:	693b      	ldr	r3, [r7, #16]
 8006b54:	1ad3      	subs	r3, r2, r3
 8006b56:	2b02      	cmp	r3, #2
 8006b58:	d901      	bls.n	8006b5e <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8006b5a:	2303      	movs	r3, #3
 8006b5c:	e045      	b.n	8006bea <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b5e:	4b03      	ldr	r3, [pc, #12]	; (8006b6c <HAL_RCC_OscConfig+0x4d0>)
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d1f0      	bne.n	8006b4c <HAL_RCC_OscConfig+0x4b0>
 8006b6a:	e03d      	b.n	8006be8 <HAL_RCC_OscConfig+0x54c>
 8006b6c:	40023800 	.word	0x40023800
 8006b70:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8006b74:	4b1f      	ldr	r3, [pc, #124]	; (8006bf4 <HAL_RCC_OscConfig+0x558>)
 8006b76:	685b      	ldr	r3, [r3, #4]
 8006b78:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	699b      	ldr	r3, [r3, #24]
 8006b7e:	2b01      	cmp	r3, #1
 8006b80:	d030      	beq.n	8006be4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006b8c:	429a      	cmp	r2, r3
 8006b8e:	d129      	bne.n	8006be4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006b9a:	429a      	cmp	r2, r3
 8006b9c:	d122      	bne.n	8006be4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006b9e:	68fa      	ldr	r2, [r7, #12]
 8006ba0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006ba4:	4013      	ands	r3, r2
 8006ba6:	687a      	ldr	r2, [r7, #4]
 8006ba8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006baa:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006bac:	4293      	cmp	r3, r2
 8006bae:	d119      	bne.n	8006be4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006bba:	085b      	lsrs	r3, r3, #1
 8006bbc:	3b01      	subs	r3, #1
 8006bbe:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006bc0:	429a      	cmp	r2, r3
 8006bc2:	d10f      	bne.n	8006be4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bce:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8006bd0:	429a      	cmp	r2, r3
 8006bd2:	d107      	bne.n	8006be4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bde:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006be0:	429a      	cmp	r2, r3
 8006be2:	d001      	beq.n	8006be8 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8006be4:	2301      	movs	r3, #1
 8006be6:	e000      	b.n	8006bea <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8006be8:	2300      	movs	r3, #0
}
 8006bea:	4618      	mov	r0, r3
 8006bec:	3718      	adds	r7, #24
 8006bee:	46bd      	mov	sp, r7
 8006bf0:	bd80      	pop	{r7, pc}
 8006bf2:	bf00      	nop
 8006bf4:	40023800 	.word	0x40023800

08006bf8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006bf8:	b580      	push	{r7, lr}
 8006bfa:	b084      	sub	sp, #16
 8006bfc:	af00      	add	r7, sp, #0
 8006bfe:	6078      	str	r0, [r7, #4]
 8006c00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8006c02:	2300      	movs	r3, #0
 8006c04:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d101      	bne.n	8006c10 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006c0c:	2301      	movs	r3, #1
 8006c0e:	e0d0      	b.n	8006db2 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006c10:	4b6a      	ldr	r3, [pc, #424]	; (8006dbc <HAL_RCC_ClockConfig+0x1c4>)
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	f003 030f 	and.w	r3, r3, #15
 8006c18:	683a      	ldr	r2, [r7, #0]
 8006c1a:	429a      	cmp	r2, r3
 8006c1c:	d910      	bls.n	8006c40 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006c1e:	4b67      	ldr	r3, [pc, #412]	; (8006dbc <HAL_RCC_ClockConfig+0x1c4>)
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	f023 020f 	bic.w	r2, r3, #15
 8006c26:	4965      	ldr	r1, [pc, #404]	; (8006dbc <HAL_RCC_ClockConfig+0x1c4>)
 8006c28:	683b      	ldr	r3, [r7, #0]
 8006c2a:	4313      	orrs	r3, r2
 8006c2c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006c2e:	4b63      	ldr	r3, [pc, #396]	; (8006dbc <HAL_RCC_ClockConfig+0x1c4>)
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	f003 030f 	and.w	r3, r3, #15
 8006c36:	683a      	ldr	r2, [r7, #0]
 8006c38:	429a      	cmp	r2, r3
 8006c3a:	d001      	beq.n	8006c40 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006c3c:	2301      	movs	r3, #1
 8006c3e:	e0b8      	b.n	8006db2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	f003 0302 	and.w	r3, r3, #2
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d020      	beq.n	8006c8e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	f003 0304 	and.w	r3, r3, #4
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d005      	beq.n	8006c64 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006c58:	4b59      	ldr	r3, [pc, #356]	; (8006dc0 <HAL_RCC_ClockConfig+0x1c8>)
 8006c5a:	689b      	ldr	r3, [r3, #8]
 8006c5c:	4a58      	ldr	r2, [pc, #352]	; (8006dc0 <HAL_RCC_ClockConfig+0x1c8>)
 8006c5e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006c62:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	f003 0308 	and.w	r3, r3, #8
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d005      	beq.n	8006c7c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006c70:	4b53      	ldr	r3, [pc, #332]	; (8006dc0 <HAL_RCC_ClockConfig+0x1c8>)
 8006c72:	689b      	ldr	r3, [r3, #8]
 8006c74:	4a52      	ldr	r2, [pc, #328]	; (8006dc0 <HAL_RCC_ClockConfig+0x1c8>)
 8006c76:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006c7a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006c7c:	4b50      	ldr	r3, [pc, #320]	; (8006dc0 <HAL_RCC_ClockConfig+0x1c8>)
 8006c7e:	689b      	ldr	r3, [r3, #8]
 8006c80:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	689b      	ldr	r3, [r3, #8]
 8006c88:	494d      	ldr	r1, [pc, #308]	; (8006dc0 <HAL_RCC_ClockConfig+0x1c8>)
 8006c8a:	4313      	orrs	r3, r2
 8006c8c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	f003 0301 	and.w	r3, r3, #1
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d040      	beq.n	8006d1c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	685b      	ldr	r3, [r3, #4]
 8006c9e:	2b01      	cmp	r3, #1
 8006ca0:	d107      	bne.n	8006cb2 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006ca2:	4b47      	ldr	r3, [pc, #284]	; (8006dc0 <HAL_RCC_ClockConfig+0x1c8>)
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d115      	bne.n	8006cda <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006cae:	2301      	movs	r3, #1
 8006cb0:	e07f      	b.n	8006db2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	685b      	ldr	r3, [r3, #4]
 8006cb6:	2b02      	cmp	r3, #2
 8006cb8:	d107      	bne.n	8006cca <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006cba:	4b41      	ldr	r3, [pc, #260]	; (8006dc0 <HAL_RCC_ClockConfig+0x1c8>)
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d109      	bne.n	8006cda <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006cc6:	2301      	movs	r3, #1
 8006cc8:	e073      	b.n	8006db2 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006cca:	4b3d      	ldr	r3, [pc, #244]	; (8006dc0 <HAL_RCC_ClockConfig+0x1c8>)
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	f003 0302 	and.w	r3, r3, #2
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d101      	bne.n	8006cda <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006cd6:	2301      	movs	r3, #1
 8006cd8:	e06b      	b.n	8006db2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006cda:	4b39      	ldr	r3, [pc, #228]	; (8006dc0 <HAL_RCC_ClockConfig+0x1c8>)
 8006cdc:	689b      	ldr	r3, [r3, #8]
 8006cde:	f023 0203 	bic.w	r2, r3, #3
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	685b      	ldr	r3, [r3, #4]
 8006ce6:	4936      	ldr	r1, [pc, #216]	; (8006dc0 <HAL_RCC_ClockConfig+0x1c8>)
 8006ce8:	4313      	orrs	r3, r2
 8006cea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006cec:	f7fe f976 	bl	8004fdc <HAL_GetTick>
 8006cf0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006cf2:	e00a      	b.n	8006d0a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006cf4:	f7fe f972 	bl	8004fdc <HAL_GetTick>
 8006cf8:	4602      	mov	r2, r0
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	1ad3      	subs	r3, r2, r3
 8006cfe:	f241 3288 	movw	r2, #5000	; 0x1388
 8006d02:	4293      	cmp	r3, r2
 8006d04:	d901      	bls.n	8006d0a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8006d06:	2303      	movs	r3, #3
 8006d08:	e053      	b.n	8006db2 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006d0a:	4b2d      	ldr	r3, [pc, #180]	; (8006dc0 <HAL_RCC_ClockConfig+0x1c8>)
 8006d0c:	689b      	ldr	r3, [r3, #8]
 8006d0e:	f003 020c 	and.w	r2, r3, #12
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	685b      	ldr	r3, [r3, #4]
 8006d16:	009b      	lsls	r3, r3, #2
 8006d18:	429a      	cmp	r2, r3
 8006d1a:	d1eb      	bne.n	8006cf4 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006d1c:	4b27      	ldr	r3, [pc, #156]	; (8006dbc <HAL_RCC_ClockConfig+0x1c4>)
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	f003 030f 	and.w	r3, r3, #15
 8006d24:	683a      	ldr	r2, [r7, #0]
 8006d26:	429a      	cmp	r2, r3
 8006d28:	d210      	bcs.n	8006d4c <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006d2a:	4b24      	ldr	r3, [pc, #144]	; (8006dbc <HAL_RCC_ClockConfig+0x1c4>)
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	f023 020f 	bic.w	r2, r3, #15
 8006d32:	4922      	ldr	r1, [pc, #136]	; (8006dbc <HAL_RCC_ClockConfig+0x1c4>)
 8006d34:	683b      	ldr	r3, [r7, #0]
 8006d36:	4313      	orrs	r3, r2
 8006d38:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006d3a:	4b20      	ldr	r3, [pc, #128]	; (8006dbc <HAL_RCC_ClockConfig+0x1c4>)
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	f003 030f 	and.w	r3, r3, #15
 8006d42:	683a      	ldr	r2, [r7, #0]
 8006d44:	429a      	cmp	r2, r3
 8006d46:	d001      	beq.n	8006d4c <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8006d48:	2301      	movs	r3, #1
 8006d4a:	e032      	b.n	8006db2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	f003 0304 	and.w	r3, r3, #4
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d008      	beq.n	8006d6a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006d58:	4b19      	ldr	r3, [pc, #100]	; (8006dc0 <HAL_RCC_ClockConfig+0x1c8>)
 8006d5a:	689b      	ldr	r3, [r3, #8]
 8006d5c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	68db      	ldr	r3, [r3, #12]
 8006d64:	4916      	ldr	r1, [pc, #88]	; (8006dc0 <HAL_RCC_ClockConfig+0x1c8>)
 8006d66:	4313      	orrs	r3, r2
 8006d68:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	f003 0308 	and.w	r3, r3, #8
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d009      	beq.n	8006d8a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8006d76:	4b12      	ldr	r3, [pc, #72]	; (8006dc0 <HAL_RCC_ClockConfig+0x1c8>)
 8006d78:	689b      	ldr	r3, [r3, #8]
 8006d7a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	691b      	ldr	r3, [r3, #16]
 8006d82:	00db      	lsls	r3, r3, #3
 8006d84:	490e      	ldr	r1, [pc, #56]	; (8006dc0 <HAL_RCC_ClockConfig+0x1c8>)
 8006d86:	4313      	orrs	r3, r2
 8006d88:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006d8a:	f000 f821 	bl	8006dd0 <HAL_RCC_GetSysClockFreq>
 8006d8e:	4602      	mov	r2, r0
 8006d90:	4b0b      	ldr	r3, [pc, #44]	; (8006dc0 <HAL_RCC_ClockConfig+0x1c8>)
 8006d92:	689b      	ldr	r3, [r3, #8]
 8006d94:	091b      	lsrs	r3, r3, #4
 8006d96:	f003 030f 	and.w	r3, r3, #15
 8006d9a:	490a      	ldr	r1, [pc, #40]	; (8006dc4 <HAL_RCC_ClockConfig+0x1cc>)
 8006d9c:	5ccb      	ldrb	r3, [r1, r3]
 8006d9e:	fa22 f303 	lsr.w	r3, r2, r3
 8006da2:	4a09      	ldr	r2, [pc, #36]	; (8006dc8 <HAL_RCC_ClockConfig+0x1d0>)
 8006da4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8006da6:	4b09      	ldr	r3, [pc, #36]	; (8006dcc <HAL_RCC_ClockConfig+0x1d4>)
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	4618      	mov	r0, r3
 8006dac:	f7fe f8d2 	bl	8004f54 <HAL_InitTick>

  return HAL_OK;
 8006db0:	2300      	movs	r3, #0
}
 8006db2:	4618      	mov	r0, r3
 8006db4:	3710      	adds	r7, #16
 8006db6:	46bd      	mov	sp, r7
 8006db8:	bd80      	pop	{r7, pc}
 8006dba:	bf00      	nop
 8006dbc:	40023c00 	.word	0x40023c00
 8006dc0:	40023800 	.word	0x40023800
 8006dc4:	0800cd0c 	.word	0x0800cd0c
 8006dc8:	200000a4 	.word	0x200000a4
 8006dcc:	200000ac 	.word	0x200000ac

08006dd0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006dd0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8006dd4:	b084      	sub	sp, #16
 8006dd6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8006dd8:	2300      	movs	r3, #0
 8006dda:	607b      	str	r3, [r7, #4]
 8006ddc:	2300      	movs	r3, #0
 8006dde:	60fb      	str	r3, [r7, #12]
 8006de0:	2300      	movs	r3, #0
 8006de2:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8006de4:	2300      	movs	r3, #0
 8006de6:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006de8:	4b67      	ldr	r3, [pc, #412]	; (8006f88 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006dea:	689b      	ldr	r3, [r3, #8]
 8006dec:	f003 030c 	and.w	r3, r3, #12
 8006df0:	2b08      	cmp	r3, #8
 8006df2:	d00d      	beq.n	8006e10 <HAL_RCC_GetSysClockFreq+0x40>
 8006df4:	2b08      	cmp	r3, #8
 8006df6:	f200 80bd 	bhi.w	8006f74 <HAL_RCC_GetSysClockFreq+0x1a4>
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d002      	beq.n	8006e04 <HAL_RCC_GetSysClockFreq+0x34>
 8006dfe:	2b04      	cmp	r3, #4
 8006e00:	d003      	beq.n	8006e0a <HAL_RCC_GetSysClockFreq+0x3a>
 8006e02:	e0b7      	b.n	8006f74 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006e04:	4b61      	ldr	r3, [pc, #388]	; (8006f8c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8006e06:	60bb      	str	r3, [r7, #8]
      break;
 8006e08:	e0b7      	b.n	8006f7a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006e0a:	4b61      	ldr	r3, [pc, #388]	; (8006f90 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8006e0c:	60bb      	str	r3, [r7, #8]
      break;
 8006e0e:	e0b4      	b.n	8006f7a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006e10:	4b5d      	ldr	r3, [pc, #372]	; (8006f88 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006e12:	685b      	ldr	r3, [r3, #4]
 8006e14:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006e18:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8006e1a:	4b5b      	ldr	r3, [pc, #364]	; (8006f88 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006e1c:	685b      	ldr	r3, [r3, #4]
 8006e1e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d04d      	beq.n	8006ec2 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006e26:	4b58      	ldr	r3, [pc, #352]	; (8006f88 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006e28:	685b      	ldr	r3, [r3, #4]
 8006e2a:	099b      	lsrs	r3, r3, #6
 8006e2c:	461a      	mov	r2, r3
 8006e2e:	f04f 0300 	mov.w	r3, #0
 8006e32:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006e36:	f04f 0100 	mov.w	r1, #0
 8006e3a:	ea02 0800 	and.w	r8, r2, r0
 8006e3e:	ea03 0901 	and.w	r9, r3, r1
 8006e42:	4640      	mov	r0, r8
 8006e44:	4649      	mov	r1, r9
 8006e46:	f04f 0200 	mov.w	r2, #0
 8006e4a:	f04f 0300 	mov.w	r3, #0
 8006e4e:	014b      	lsls	r3, r1, #5
 8006e50:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006e54:	0142      	lsls	r2, r0, #5
 8006e56:	4610      	mov	r0, r2
 8006e58:	4619      	mov	r1, r3
 8006e5a:	ebb0 0008 	subs.w	r0, r0, r8
 8006e5e:	eb61 0109 	sbc.w	r1, r1, r9
 8006e62:	f04f 0200 	mov.w	r2, #0
 8006e66:	f04f 0300 	mov.w	r3, #0
 8006e6a:	018b      	lsls	r3, r1, #6
 8006e6c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006e70:	0182      	lsls	r2, r0, #6
 8006e72:	1a12      	subs	r2, r2, r0
 8006e74:	eb63 0301 	sbc.w	r3, r3, r1
 8006e78:	f04f 0000 	mov.w	r0, #0
 8006e7c:	f04f 0100 	mov.w	r1, #0
 8006e80:	00d9      	lsls	r1, r3, #3
 8006e82:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006e86:	00d0      	lsls	r0, r2, #3
 8006e88:	4602      	mov	r2, r0
 8006e8a:	460b      	mov	r3, r1
 8006e8c:	eb12 0208 	adds.w	r2, r2, r8
 8006e90:	eb43 0309 	adc.w	r3, r3, r9
 8006e94:	f04f 0000 	mov.w	r0, #0
 8006e98:	f04f 0100 	mov.w	r1, #0
 8006e9c:	0259      	lsls	r1, r3, #9
 8006e9e:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8006ea2:	0250      	lsls	r0, r2, #9
 8006ea4:	4602      	mov	r2, r0
 8006ea6:	460b      	mov	r3, r1
 8006ea8:	4610      	mov	r0, r2
 8006eaa:	4619      	mov	r1, r3
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	461a      	mov	r2, r3
 8006eb0:	f04f 0300 	mov.w	r3, #0
 8006eb4:	f7f9 fa1c 	bl	80002f0 <__aeabi_uldivmod>
 8006eb8:	4602      	mov	r2, r0
 8006eba:	460b      	mov	r3, r1
 8006ebc:	4613      	mov	r3, r2
 8006ebe:	60fb      	str	r3, [r7, #12]
 8006ec0:	e04a      	b.n	8006f58 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006ec2:	4b31      	ldr	r3, [pc, #196]	; (8006f88 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006ec4:	685b      	ldr	r3, [r3, #4]
 8006ec6:	099b      	lsrs	r3, r3, #6
 8006ec8:	461a      	mov	r2, r3
 8006eca:	f04f 0300 	mov.w	r3, #0
 8006ece:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006ed2:	f04f 0100 	mov.w	r1, #0
 8006ed6:	ea02 0400 	and.w	r4, r2, r0
 8006eda:	ea03 0501 	and.w	r5, r3, r1
 8006ede:	4620      	mov	r0, r4
 8006ee0:	4629      	mov	r1, r5
 8006ee2:	f04f 0200 	mov.w	r2, #0
 8006ee6:	f04f 0300 	mov.w	r3, #0
 8006eea:	014b      	lsls	r3, r1, #5
 8006eec:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006ef0:	0142      	lsls	r2, r0, #5
 8006ef2:	4610      	mov	r0, r2
 8006ef4:	4619      	mov	r1, r3
 8006ef6:	1b00      	subs	r0, r0, r4
 8006ef8:	eb61 0105 	sbc.w	r1, r1, r5
 8006efc:	f04f 0200 	mov.w	r2, #0
 8006f00:	f04f 0300 	mov.w	r3, #0
 8006f04:	018b      	lsls	r3, r1, #6
 8006f06:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006f0a:	0182      	lsls	r2, r0, #6
 8006f0c:	1a12      	subs	r2, r2, r0
 8006f0e:	eb63 0301 	sbc.w	r3, r3, r1
 8006f12:	f04f 0000 	mov.w	r0, #0
 8006f16:	f04f 0100 	mov.w	r1, #0
 8006f1a:	00d9      	lsls	r1, r3, #3
 8006f1c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006f20:	00d0      	lsls	r0, r2, #3
 8006f22:	4602      	mov	r2, r0
 8006f24:	460b      	mov	r3, r1
 8006f26:	1912      	adds	r2, r2, r4
 8006f28:	eb45 0303 	adc.w	r3, r5, r3
 8006f2c:	f04f 0000 	mov.w	r0, #0
 8006f30:	f04f 0100 	mov.w	r1, #0
 8006f34:	0299      	lsls	r1, r3, #10
 8006f36:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8006f3a:	0290      	lsls	r0, r2, #10
 8006f3c:	4602      	mov	r2, r0
 8006f3e:	460b      	mov	r3, r1
 8006f40:	4610      	mov	r0, r2
 8006f42:	4619      	mov	r1, r3
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	461a      	mov	r2, r3
 8006f48:	f04f 0300 	mov.w	r3, #0
 8006f4c:	f7f9 f9d0 	bl	80002f0 <__aeabi_uldivmod>
 8006f50:	4602      	mov	r2, r0
 8006f52:	460b      	mov	r3, r1
 8006f54:	4613      	mov	r3, r2
 8006f56:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8006f58:	4b0b      	ldr	r3, [pc, #44]	; (8006f88 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006f5a:	685b      	ldr	r3, [r3, #4]
 8006f5c:	0c1b      	lsrs	r3, r3, #16
 8006f5e:	f003 0303 	and.w	r3, r3, #3
 8006f62:	3301      	adds	r3, #1
 8006f64:	005b      	lsls	r3, r3, #1
 8006f66:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8006f68:	68fa      	ldr	r2, [r7, #12]
 8006f6a:	683b      	ldr	r3, [r7, #0]
 8006f6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f70:	60bb      	str	r3, [r7, #8]
      break;
 8006f72:	e002      	b.n	8006f7a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006f74:	4b05      	ldr	r3, [pc, #20]	; (8006f8c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8006f76:	60bb      	str	r3, [r7, #8]
      break;
 8006f78:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006f7a:	68bb      	ldr	r3, [r7, #8]
}
 8006f7c:	4618      	mov	r0, r3
 8006f7e:	3710      	adds	r7, #16
 8006f80:	46bd      	mov	sp, r7
 8006f82:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8006f86:	bf00      	nop
 8006f88:	40023800 	.word	0x40023800
 8006f8c:	00f42400 	.word	0x00f42400
 8006f90:	007a1200 	.word	0x007a1200

08006f94 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006f94:	b480      	push	{r7}
 8006f96:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006f98:	4b03      	ldr	r3, [pc, #12]	; (8006fa8 <HAL_RCC_GetHCLKFreq+0x14>)
 8006f9a:	681b      	ldr	r3, [r3, #0]
}
 8006f9c:	4618      	mov	r0, r3
 8006f9e:	46bd      	mov	sp, r7
 8006fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa4:	4770      	bx	lr
 8006fa6:	bf00      	nop
 8006fa8:	200000a4 	.word	0x200000a4

08006fac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006fac:	b580      	push	{r7, lr}
 8006fae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006fb0:	f7ff fff0 	bl	8006f94 <HAL_RCC_GetHCLKFreq>
 8006fb4:	4602      	mov	r2, r0
 8006fb6:	4b05      	ldr	r3, [pc, #20]	; (8006fcc <HAL_RCC_GetPCLK1Freq+0x20>)
 8006fb8:	689b      	ldr	r3, [r3, #8]
 8006fba:	0a9b      	lsrs	r3, r3, #10
 8006fbc:	f003 0307 	and.w	r3, r3, #7
 8006fc0:	4903      	ldr	r1, [pc, #12]	; (8006fd0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006fc2:	5ccb      	ldrb	r3, [r1, r3]
 8006fc4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006fc8:	4618      	mov	r0, r3
 8006fca:	bd80      	pop	{r7, pc}
 8006fcc:	40023800 	.word	0x40023800
 8006fd0:	0800cd1c 	.word	0x0800cd1c

08006fd4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006fd4:	b580      	push	{r7, lr}
 8006fd6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006fd8:	f7ff ffdc 	bl	8006f94 <HAL_RCC_GetHCLKFreq>
 8006fdc:	4602      	mov	r2, r0
 8006fde:	4b05      	ldr	r3, [pc, #20]	; (8006ff4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006fe0:	689b      	ldr	r3, [r3, #8]
 8006fe2:	0b5b      	lsrs	r3, r3, #13
 8006fe4:	f003 0307 	and.w	r3, r3, #7
 8006fe8:	4903      	ldr	r1, [pc, #12]	; (8006ff8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006fea:	5ccb      	ldrb	r3, [r1, r3]
 8006fec:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006ff0:	4618      	mov	r0, r3
 8006ff2:	bd80      	pop	{r7, pc}
 8006ff4:	40023800 	.word	0x40023800
 8006ff8:	0800cd1c 	.word	0x0800cd1c

08006ffc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006ffc:	b580      	push	{r7, lr}
 8006ffe:	b088      	sub	sp, #32
 8007000:	af00      	add	r7, sp, #0
 8007002:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8007004:	2300      	movs	r3, #0
 8007006:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8007008:	2300      	movs	r3, #0
 800700a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 800700c:	2300      	movs	r3, #0
 800700e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8007010:	2300      	movs	r3, #0
 8007012:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8007014:	2300      	movs	r3, #0
 8007016:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	f003 0301 	and.w	r3, r3, #1
 8007020:	2b00      	cmp	r3, #0
 8007022:	d012      	beq.n	800704a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007024:	4b69      	ldr	r3, [pc, #420]	; (80071cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007026:	689b      	ldr	r3, [r3, #8]
 8007028:	4a68      	ldr	r2, [pc, #416]	; (80071cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800702a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800702e:	6093      	str	r3, [r2, #8]
 8007030:	4b66      	ldr	r3, [pc, #408]	; (80071cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007032:	689a      	ldr	r2, [r3, #8]
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007038:	4964      	ldr	r1, [pc, #400]	; (80071cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800703a:	4313      	orrs	r3, r2
 800703c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007042:	2b00      	cmp	r3, #0
 8007044:	d101      	bne.n	800704a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8007046:	2301      	movs	r3, #1
 8007048:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007052:	2b00      	cmp	r3, #0
 8007054:	d017      	beq.n	8007086 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007056:	4b5d      	ldr	r3, [pc, #372]	; (80071cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007058:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800705c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007064:	4959      	ldr	r1, [pc, #356]	; (80071cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007066:	4313      	orrs	r3, r2
 8007068:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007070:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007074:	d101      	bne.n	800707a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8007076:	2301      	movs	r3, #1
 8007078:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800707e:	2b00      	cmp	r3, #0
 8007080:	d101      	bne.n	8007086 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8007082:	2301      	movs	r3, #1
 8007084:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800708e:	2b00      	cmp	r3, #0
 8007090:	d017      	beq.n	80070c2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8007092:	4b4e      	ldr	r3, [pc, #312]	; (80071cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007094:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007098:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070a0:	494a      	ldr	r1, [pc, #296]	; (80071cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80070a2:	4313      	orrs	r3, r2
 80070a4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070ac:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80070b0:	d101      	bne.n	80070b6 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80070b2:	2301      	movs	r3, #1
 80070b4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d101      	bne.n	80070c2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80070be:	2301      	movs	r3, #1
 80070c0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d001      	beq.n	80070d2 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80070ce:	2301      	movs	r3, #1
 80070d0:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	f003 0320 	and.w	r3, r3, #32
 80070da:	2b00      	cmp	r3, #0
 80070dc:	f000 808b 	beq.w	80071f6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80070e0:	4b3a      	ldr	r3, [pc, #232]	; (80071cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80070e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070e4:	4a39      	ldr	r2, [pc, #228]	; (80071cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80070e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80070ea:	6413      	str	r3, [r2, #64]	; 0x40
 80070ec:	4b37      	ldr	r3, [pc, #220]	; (80071cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80070ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80070f4:	60bb      	str	r3, [r7, #8]
 80070f6:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80070f8:	4b35      	ldr	r3, [pc, #212]	; (80071d0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	4a34      	ldr	r2, [pc, #208]	; (80071d0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80070fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007102:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007104:	f7fd ff6a 	bl	8004fdc <HAL_GetTick>
 8007108:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800710a:	e008      	b.n	800711e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800710c:	f7fd ff66 	bl	8004fdc <HAL_GetTick>
 8007110:	4602      	mov	r2, r0
 8007112:	697b      	ldr	r3, [r7, #20]
 8007114:	1ad3      	subs	r3, r2, r3
 8007116:	2b64      	cmp	r3, #100	; 0x64
 8007118:	d901      	bls.n	800711e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800711a:	2303      	movs	r3, #3
 800711c:	e38f      	b.n	800783e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800711e:	4b2c      	ldr	r3, [pc, #176]	; (80071d0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007126:	2b00      	cmp	r3, #0
 8007128:	d0f0      	beq.n	800710c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800712a:	4b28      	ldr	r3, [pc, #160]	; (80071cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800712c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800712e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007132:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007134:	693b      	ldr	r3, [r7, #16]
 8007136:	2b00      	cmp	r3, #0
 8007138:	d035      	beq.n	80071a6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800713e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007142:	693a      	ldr	r2, [r7, #16]
 8007144:	429a      	cmp	r2, r3
 8007146:	d02e      	beq.n	80071a6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007148:	4b20      	ldr	r3, [pc, #128]	; (80071cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800714a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800714c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007150:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007152:	4b1e      	ldr	r3, [pc, #120]	; (80071cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007154:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007156:	4a1d      	ldr	r2, [pc, #116]	; (80071cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007158:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800715c:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800715e:	4b1b      	ldr	r3, [pc, #108]	; (80071cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007160:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007162:	4a1a      	ldr	r2, [pc, #104]	; (80071cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007164:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007168:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800716a:	4a18      	ldr	r2, [pc, #96]	; (80071cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800716c:	693b      	ldr	r3, [r7, #16]
 800716e:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007170:	4b16      	ldr	r3, [pc, #88]	; (80071cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007172:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007174:	f003 0301 	and.w	r3, r3, #1
 8007178:	2b01      	cmp	r3, #1
 800717a:	d114      	bne.n	80071a6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800717c:	f7fd ff2e 	bl	8004fdc <HAL_GetTick>
 8007180:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007182:	e00a      	b.n	800719a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007184:	f7fd ff2a 	bl	8004fdc <HAL_GetTick>
 8007188:	4602      	mov	r2, r0
 800718a:	697b      	ldr	r3, [r7, #20]
 800718c:	1ad3      	subs	r3, r2, r3
 800718e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007192:	4293      	cmp	r3, r2
 8007194:	d901      	bls.n	800719a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8007196:	2303      	movs	r3, #3
 8007198:	e351      	b.n	800783e <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800719a:	4b0c      	ldr	r3, [pc, #48]	; (80071cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800719c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800719e:	f003 0302 	and.w	r3, r3, #2
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d0ee      	beq.n	8007184 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80071ae:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80071b2:	d111      	bne.n	80071d8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80071b4:	4b05      	ldr	r3, [pc, #20]	; (80071cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80071b6:	689b      	ldr	r3, [r3, #8]
 80071b8:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80071c0:	4b04      	ldr	r3, [pc, #16]	; (80071d4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80071c2:	400b      	ands	r3, r1
 80071c4:	4901      	ldr	r1, [pc, #4]	; (80071cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80071c6:	4313      	orrs	r3, r2
 80071c8:	608b      	str	r3, [r1, #8]
 80071ca:	e00b      	b.n	80071e4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80071cc:	40023800 	.word	0x40023800
 80071d0:	40007000 	.word	0x40007000
 80071d4:	0ffffcff 	.word	0x0ffffcff
 80071d8:	4bb3      	ldr	r3, [pc, #716]	; (80074a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80071da:	689b      	ldr	r3, [r3, #8]
 80071dc:	4ab2      	ldr	r2, [pc, #712]	; (80074a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80071de:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80071e2:	6093      	str	r3, [r2, #8]
 80071e4:	4bb0      	ldr	r3, [pc, #704]	; (80074a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80071e6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80071f0:	49ad      	ldr	r1, [pc, #692]	; (80074a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80071f2:	4313      	orrs	r3, r2
 80071f4:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	f003 0310 	and.w	r3, r3, #16
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d010      	beq.n	8007224 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007202:	4ba9      	ldr	r3, [pc, #676]	; (80074a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007204:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007208:	4aa7      	ldr	r2, [pc, #668]	; (80074a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800720a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800720e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8007212:	4ba5      	ldr	r3, [pc, #660]	; (80074a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007214:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800721c:	49a2      	ldr	r1, [pc, #648]	; (80074a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800721e:	4313      	orrs	r3, r2
 8007220:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800722c:	2b00      	cmp	r3, #0
 800722e:	d00a      	beq.n	8007246 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007230:	4b9d      	ldr	r3, [pc, #628]	; (80074a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007232:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007236:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800723e:	499a      	ldr	r1, [pc, #616]	; (80074a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007240:	4313      	orrs	r3, r2
 8007242:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800724e:	2b00      	cmp	r3, #0
 8007250:	d00a      	beq.n	8007268 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007252:	4b95      	ldr	r3, [pc, #596]	; (80074a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007254:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007258:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007260:	4991      	ldr	r1, [pc, #580]	; (80074a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007262:	4313      	orrs	r3, r2
 8007264:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007270:	2b00      	cmp	r3, #0
 8007272:	d00a      	beq.n	800728a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007274:	4b8c      	ldr	r3, [pc, #560]	; (80074a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007276:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800727a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007282:	4989      	ldr	r1, [pc, #548]	; (80074a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007284:	4313      	orrs	r3, r2
 8007286:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007292:	2b00      	cmp	r3, #0
 8007294:	d00a      	beq.n	80072ac <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007296:	4b84      	ldr	r3, [pc, #528]	; (80074a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007298:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800729c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80072a4:	4980      	ldr	r1, [pc, #512]	; (80074a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80072a6:	4313      	orrs	r3, r2
 80072a8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d00a      	beq.n	80072ce <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80072b8:	4b7b      	ldr	r3, [pc, #492]	; (80074a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80072ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80072be:	f023 0203 	bic.w	r2, r3, #3
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80072c6:	4978      	ldr	r1, [pc, #480]	; (80074a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80072c8:	4313      	orrs	r3, r2
 80072ca:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d00a      	beq.n	80072f0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80072da:	4b73      	ldr	r3, [pc, #460]	; (80074a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80072dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80072e0:	f023 020c 	bic.w	r2, r3, #12
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80072e8:	496f      	ldr	r1, [pc, #444]	; (80074a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80072ea:	4313      	orrs	r3, r2
 80072ec:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d00a      	beq.n	8007312 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80072fc:	4b6a      	ldr	r3, [pc, #424]	; (80074a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80072fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007302:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800730a:	4967      	ldr	r1, [pc, #412]	; (80074a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800730c:	4313      	orrs	r3, r2
 800730e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800731a:	2b00      	cmp	r3, #0
 800731c:	d00a      	beq.n	8007334 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800731e:	4b62      	ldr	r3, [pc, #392]	; (80074a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007320:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007324:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800732c:	495e      	ldr	r1, [pc, #376]	; (80074a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800732e:	4313      	orrs	r3, r2
 8007330:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800733c:	2b00      	cmp	r3, #0
 800733e:	d00a      	beq.n	8007356 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007340:	4b59      	ldr	r3, [pc, #356]	; (80074a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007342:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007346:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800734e:	4956      	ldr	r1, [pc, #344]	; (80074a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007350:	4313      	orrs	r3, r2
 8007352:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800735e:	2b00      	cmp	r3, #0
 8007360:	d00a      	beq.n	8007378 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8007362:	4b51      	ldr	r3, [pc, #324]	; (80074a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007364:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007368:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007370:	494d      	ldr	r1, [pc, #308]	; (80074a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007372:	4313      	orrs	r3, r2
 8007374:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007380:	2b00      	cmp	r3, #0
 8007382:	d00a      	beq.n	800739a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8007384:	4b48      	ldr	r3, [pc, #288]	; (80074a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007386:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800738a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007392:	4945      	ldr	r1, [pc, #276]	; (80074a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007394:	4313      	orrs	r3, r2
 8007396:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d00a      	beq.n	80073bc <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80073a6:	4b40      	ldr	r3, [pc, #256]	; (80074a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80073a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80073ac:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80073b4:	493c      	ldr	r1, [pc, #240]	; (80074a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80073b6:	4313      	orrs	r3, r2
 80073b8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d00a      	beq.n	80073de <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80073c8:	4b37      	ldr	r3, [pc, #220]	; (80074a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80073ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80073ce:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80073d6:	4934      	ldr	r1, [pc, #208]	; (80074a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80073d8:	4313      	orrs	r3, r2
 80073da:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d011      	beq.n	800740e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80073ea:	4b2f      	ldr	r3, [pc, #188]	; (80074a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80073ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80073f0:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80073f8:	492b      	ldr	r1, [pc, #172]	; (80074a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80073fa:	4313      	orrs	r3, r2
 80073fc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007404:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007408:	d101      	bne.n	800740e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800740a:	2301      	movs	r3, #1
 800740c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	f003 0308 	and.w	r3, r3, #8
 8007416:	2b00      	cmp	r3, #0
 8007418:	d001      	beq.n	800741e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800741a:	2301      	movs	r3, #1
 800741c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007426:	2b00      	cmp	r3, #0
 8007428:	d00a      	beq.n	8007440 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800742a:	4b1f      	ldr	r3, [pc, #124]	; (80074a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800742c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007430:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007438:	491b      	ldr	r1, [pc, #108]	; (80074a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800743a:	4313      	orrs	r3, r2
 800743c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007448:	2b00      	cmp	r3, #0
 800744a:	d00b      	beq.n	8007464 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800744c:	4b16      	ldr	r3, [pc, #88]	; (80074a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800744e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007452:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800745c:	4912      	ldr	r1, [pc, #72]	; (80074a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800745e:	4313      	orrs	r3, r2
 8007460:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800746c:	2b00      	cmp	r3, #0
 800746e:	d00b      	beq.n	8007488 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8007470:	4b0d      	ldr	r3, [pc, #52]	; (80074a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007472:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007476:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007480:	4909      	ldr	r1, [pc, #36]	; (80074a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007482:	4313      	orrs	r3, r2
 8007484:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007490:	2b00      	cmp	r3, #0
 8007492:	d00f      	beq.n	80074b4 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007494:	4b04      	ldr	r3, [pc, #16]	; (80074a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007496:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800749a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80074a4:	e002      	b.n	80074ac <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 80074a6:	bf00      	nop
 80074a8:	40023800 	.word	0x40023800
 80074ac:	4986      	ldr	r1, [pc, #536]	; (80076c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80074ae:	4313      	orrs	r3, r2
 80074b0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d00b      	beq.n	80074d8 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80074c0:	4b81      	ldr	r3, [pc, #516]	; (80076c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80074c2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80074c6:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80074d0:	497d      	ldr	r1, [pc, #500]	; (80076c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80074d2:	4313      	orrs	r3, r2
 80074d4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80074d8:	69fb      	ldr	r3, [r7, #28]
 80074da:	2b01      	cmp	r3, #1
 80074dc:	d006      	beq.n	80074ec <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	f000 80d6 	beq.w	8007698 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80074ec:	4b76      	ldr	r3, [pc, #472]	; (80076c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	4a75      	ldr	r2, [pc, #468]	; (80076c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80074f2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80074f6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80074f8:	f7fd fd70 	bl	8004fdc <HAL_GetTick>
 80074fc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80074fe:	e008      	b.n	8007512 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007500:	f7fd fd6c 	bl	8004fdc <HAL_GetTick>
 8007504:	4602      	mov	r2, r0
 8007506:	697b      	ldr	r3, [r7, #20]
 8007508:	1ad3      	subs	r3, r2, r3
 800750a:	2b64      	cmp	r3, #100	; 0x64
 800750c:	d901      	bls.n	8007512 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800750e:	2303      	movs	r3, #3
 8007510:	e195      	b.n	800783e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007512:	4b6d      	ldr	r3, [pc, #436]	; (80076c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800751a:	2b00      	cmp	r3, #0
 800751c:	d1f0      	bne.n	8007500 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	f003 0301 	and.w	r3, r3, #1
 8007526:	2b00      	cmp	r3, #0
 8007528:	d021      	beq.n	800756e <HAL_RCCEx_PeriphCLKConfig+0x572>
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800752e:	2b00      	cmp	r3, #0
 8007530:	d11d      	bne.n	800756e <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8007532:	4b65      	ldr	r3, [pc, #404]	; (80076c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007534:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007538:	0c1b      	lsrs	r3, r3, #16
 800753a:	f003 0303 	and.w	r3, r3, #3
 800753e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8007540:	4b61      	ldr	r3, [pc, #388]	; (80076c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007542:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007546:	0e1b      	lsrs	r3, r3, #24
 8007548:	f003 030f 	and.w	r3, r3, #15
 800754c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	685b      	ldr	r3, [r3, #4]
 8007552:	019a      	lsls	r2, r3, #6
 8007554:	693b      	ldr	r3, [r7, #16]
 8007556:	041b      	lsls	r3, r3, #16
 8007558:	431a      	orrs	r2, r3
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	061b      	lsls	r3, r3, #24
 800755e:	431a      	orrs	r2, r3
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	689b      	ldr	r3, [r3, #8]
 8007564:	071b      	lsls	r3, r3, #28
 8007566:	4958      	ldr	r1, [pc, #352]	; (80076c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007568:	4313      	orrs	r3, r2
 800756a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007576:	2b00      	cmp	r3, #0
 8007578:	d004      	beq.n	8007584 <HAL_RCCEx_PeriphCLKConfig+0x588>
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800757e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007582:	d00a      	beq.n	800759a <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800758c:	2b00      	cmp	r3, #0
 800758e:	d02e      	beq.n	80075ee <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007594:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007598:	d129      	bne.n	80075ee <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800759a:	4b4b      	ldr	r3, [pc, #300]	; (80076c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800759c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80075a0:	0c1b      	lsrs	r3, r3, #16
 80075a2:	f003 0303 	and.w	r3, r3, #3
 80075a6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80075a8:	4b47      	ldr	r3, [pc, #284]	; (80076c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80075aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80075ae:	0f1b      	lsrs	r3, r3, #28
 80075b0:	f003 0307 	and.w	r3, r3, #7
 80075b4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	685b      	ldr	r3, [r3, #4]
 80075ba:	019a      	lsls	r2, r3, #6
 80075bc:	693b      	ldr	r3, [r7, #16]
 80075be:	041b      	lsls	r3, r3, #16
 80075c0:	431a      	orrs	r2, r3
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	68db      	ldr	r3, [r3, #12]
 80075c6:	061b      	lsls	r3, r3, #24
 80075c8:	431a      	orrs	r2, r3
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	071b      	lsls	r3, r3, #28
 80075ce:	493e      	ldr	r1, [pc, #248]	; (80076c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80075d0:	4313      	orrs	r3, r2
 80075d2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80075d6:	4b3c      	ldr	r3, [pc, #240]	; (80076c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80075d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80075dc:	f023 021f 	bic.w	r2, r3, #31
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075e4:	3b01      	subs	r3, #1
 80075e6:	4938      	ldr	r1, [pc, #224]	; (80076c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80075e8:	4313      	orrs	r3, r2
 80075ea:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d01d      	beq.n	8007636 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80075fa:	4b33      	ldr	r3, [pc, #204]	; (80076c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80075fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007600:	0e1b      	lsrs	r3, r3, #24
 8007602:	f003 030f 	and.w	r3, r3, #15
 8007606:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007608:	4b2f      	ldr	r3, [pc, #188]	; (80076c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800760a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800760e:	0f1b      	lsrs	r3, r3, #28
 8007610:	f003 0307 	and.w	r3, r3, #7
 8007614:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	685b      	ldr	r3, [r3, #4]
 800761a:	019a      	lsls	r2, r3, #6
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	691b      	ldr	r3, [r3, #16]
 8007620:	041b      	lsls	r3, r3, #16
 8007622:	431a      	orrs	r2, r3
 8007624:	693b      	ldr	r3, [r7, #16]
 8007626:	061b      	lsls	r3, r3, #24
 8007628:	431a      	orrs	r2, r3
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	071b      	lsls	r3, r3, #28
 800762e:	4926      	ldr	r1, [pc, #152]	; (80076c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007630:	4313      	orrs	r3, r2
 8007632:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800763e:	2b00      	cmp	r3, #0
 8007640:	d011      	beq.n	8007666 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	685b      	ldr	r3, [r3, #4]
 8007646:	019a      	lsls	r2, r3, #6
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	691b      	ldr	r3, [r3, #16]
 800764c:	041b      	lsls	r3, r3, #16
 800764e:	431a      	orrs	r2, r3
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	68db      	ldr	r3, [r3, #12]
 8007654:	061b      	lsls	r3, r3, #24
 8007656:	431a      	orrs	r2, r3
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	689b      	ldr	r3, [r3, #8]
 800765c:	071b      	lsls	r3, r3, #28
 800765e:	491a      	ldr	r1, [pc, #104]	; (80076c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007660:	4313      	orrs	r3, r2
 8007662:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8007666:	4b18      	ldr	r3, [pc, #96]	; (80076c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	4a17      	ldr	r2, [pc, #92]	; (80076c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800766c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007670:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007672:	f7fd fcb3 	bl	8004fdc <HAL_GetTick>
 8007676:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007678:	e008      	b.n	800768c <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800767a:	f7fd fcaf 	bl	8004fdc <HAL_GetTick>
 800767e:	4602      	mov	r2, r0
 8007680:	697b      	ldr	r3, [r7, #20]
 8007682:	1ad3      	subs	r3, r2, r3
 8007684:	2b64      	cmp	r3, #100	; 0x64
 8007686:	d901      	bls.n	800768c <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007688:	2303      	movs	r3, #3
 800768a:	e0d8      	b.n	800783e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800768c:	4b0e      	ldr	r3, [pc, #56]	; (80076c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007694:	2b00      	cmp	r3, #0
 8007696:	d0f0      	beq.n	800767a <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8007698:	69bb      	ldr	r3, [r7, #24]
 800769a:	2b01      	cmp	r3, #1
 800769c:	f040 80ce 	bne.w	800783c <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80076a0:	4b09      	ldr	r3, [pc, #36]	; (80076c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	4a08      	ldr	r2, [pc, #32]	; (80076c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80076a6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80076aa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80076ac:	f7fd fc96 	bl	8004fdc <HAL_GetTick>
 80076b0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80076b2:	e00b      	b.n	80076cc <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80076b4:	f7fd fc92 	bl	8004fdc <HAL_GetTick>
 80076b8:	4602      	mov	r2, r0
 80076ba:	697b      	ldr	r3, [r7, #20]
 80076bc:	1ad3      	subs	r3, r2, r3
 80076be:	2b64      	cmp	r3, #100	; 0x64
 80076c0:	d904      	bls.n	80076cc <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80076c2:	2303      	movs	r3, #3
 80076c4:	e0bb      	b.n	800783e <HAL_RCCEx_PeriphCLKConfig+0x842>
 80076c6:	bf00      	nop
 80076c8:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80076cc:	4b5e      	ldr	r3, [pc, #376]	; (8007848 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80076d4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80076d8:	d0ec      	beq.n	80076b4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d003      	beq.n	80076ee <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d009      	beq.n	8007702 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d02e      	beq.n	8007758 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d12a      	bne.n	8007758 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8007702:	4b51      	ldr	r3, [pc, #324]	; (8007848 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007704:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007708:	0c1b      	lsrs	r3, r3, #16
 800770a:	f003 0303 	and.w	r3, r3, #3
 800770e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8007710:	4b4d      	ldr	r3, [pc, #308]	; (8007848 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007712:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007716:	0f1b      	lsrs	r3, r3, #28
 8007718:	f003 0307 	and.w	r3, r3, #7
 800771c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	695b      	ldr	r3, [r3, #20]
 8007722:	019a      	lsls	r2, r3, #6
 8007724:	693b      	ldr	r3, [r7, #16]
 8007726:	041b      	lsls	r3, r3, #16
 8007728:	431a      	orrs	r2, r3
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	699b      	ldr	r3, [r3, #24]
 800772e:	061b      	lsls	r3, r3, #24
 8007730:	431a      	orrs	r2, r3
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	071b      	lsls	r3, r3, #28
 8007736:	4944      	ldr	r1, [pc, #272]	; (8007848 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007738:	4313      	orrs	r3, r2
 800773a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800773e:	4b42      	ldr	r3, [pc, #264]	; (8007848 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007740:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007744:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800774c:	3b01      	subs	r3, #1
 800774e:	021b      	lsls	r3, r3, #8
 8007750:	493d      	ldr	r1, [pc, #244]	; (8007848 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007752:	4313      	orrs	r3, r2
 8007754:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007760:	2b00      	cmp	r3, #0
 8007762:	d022      	beq.n	80077aa <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007768:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800776c:	d11d      	bne.n	80077aa <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800776e:	4b36      	ldr	r3, [pc, #216]	; (8007848 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007770:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007774:	0e1b      	lsrs	r3, r3, #24
 8007776:	f003 030f 	and.w	r3, r3, #15
 800777a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800777c:	4b32      	ldr	r3, [pc, #200]	; (8007848 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800777e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007782:	0f1b      	lsrs	r3, r3, #28
 8007784:	f003 0307 	and.w	r3, r3, #7
 8007788:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	695b      	ldr	r3, [r3, #20]
 800778e:	019a      	lsls	r2, r3, #6
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	6a1b      	ldr	r3, [r3, #32]
 8007794:	041b      	lsls	r3, r3, #16
 8007796:	431a      	orrs	r2, r3
 8007798:	693b      	ldr	r3, [r7, #16]
 800779a:	061b      	lsls	r3, r3, #24
 800779c:	431a      	orrs	r2, r3
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	071b      	lsls	r3, r3, #28
 80077a2:	4929      	ldr	r1, [pc, #164]	; (8007848 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80077a4:	4313      	orrs	r3, r2
 80077a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	f003 0308 	and.w	r3, r3, #8
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d028      	beq.n	8007808 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80077b6:	4b24      	ldr	r3, [pc, #144]	; (8007848 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80077b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80077bc:	0e1b      	lsrs	r3, r3, #24
 80077be:	f003 030f 	and.w	r3, r3, #15
 80077c2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80077c4:	4b20      	ldr	r3, [pc, #128]	; (8007848 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80077c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80077ca:	0c1b      	lsrs	r3, r3, #16
 80077cc:	f003 0303 	and.w	r3, r3, #3
 80077d0:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	695b      	ldr	r3, [r3, #20]
 80077d6:	019a      	lsls	r2, r3, #6
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	041b      	lsls	r3, r3, #16
 80077dc:	431a      	orrs	r2, r3
 80077de:	693b      	ldr	r3, [r7, #16]
 80077e0:	061b      	lsls	r3, r3, #24
 80077e2:	431a      	orrs	r2, r3
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	69db      	ldr	r3, [r3, #28]
 80077e8:	071b      	lsls	r3, r3, #28
 80077ea:	4917      	ldr	r1, [pc, #92]	; (8007848 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80077ec:	4313      	orrs	r3, r2
 80077ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80077f2:	4b15      	ldr	r3, [pc, #84]	; (8007848 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80077f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80077f8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007800:	4911      	ldr	r1, [pc, #68]	; (8007848 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007802:	4313      	orrs	r3, r2
 8007804:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8007808:	4b0f      	ldr	r3, [pc, #60]	; (8007848 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	4a0e      	ldr	r2, [pc, #56]	; (8007848 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800780e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007812:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007814:	f7fd fbe2 	bl	8004fdc <HAL_GetTick>
 8007818:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800781a:	e008      	b.n	800782e <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800781c:	f7fd fbde 	bl	8004fdc <HAL_GetTick>
 8007820:	4602      	mov	r2, r0
 8007822:	697b      	ldr	r3, [r7, #20]
 8007824:	1ad3      	subs	r3, r2, r3
 8007826:	2b64      	cmp	r3, #100	; 0x64
 8007828:	d901      	bls.n	800782e <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800782a:	2303      	movs	r3, #3
 800782c:	e007      	b.n	800783e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800782e:	4b06      	ldr	r3, [pc, #24]	; (8007848 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007836:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800783a:	d1ef      	bne.n	800781c <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 800783c:	2300      	movs	r3, #0
}
 800783e:	4618      	mov	r0, r3
 8007840:	3720      	adds	r7, #32
 8007842:	46bd      	mov	sp, r7
 8007844:	bd80      	pop	{r7, pc}
 8007846:	bf00      	nop
 8007848:	40023800 	.word	0x40023800

0800784c <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 800784c:	b580      	push	{r7, lr}
 800784e:	b082      	sub	sp, #8
 8007850:	af00      	add	r7, sp, #0
 8007852:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	2b00      	cmp	r3, #0
 8007858:	d101      	bne.n	800785e <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 800785a:	2301      	movs	r3, #1
 800785c:	e01c      	b.n	8007898 <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	795b      	ldrb	r3, [r3, #5]
 8007862:	b2db      	uxtb	r3, r3
 8007864:	2b00      	cmp	r3, #0
 8007866:	d105      	bne.n	8007874 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	2200      	movs	r2, #0
 800786c:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 800786e:	6878      	ldr	r0, [r7, #4]
 8007870:	f7fb ff62 	bl	8003738 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	2202      	movs	r2, #2
 8007878:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	681a      	ldr	r2, [r3, #0]
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	f042 0204 	orr.w	r2, r2, #4
 8007888:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	2201      	movs	r2, #1
 800788e:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	2200      	movs	r2, #0
 8007894:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 8007896:	2300      	movs	r3, #0
}
 8007898:	4618      	mov	r0, r3
 800789a:	3708      	adds	r7, #8
 800789c:	46bd      	mov	sp, r7
 800789e:	bd80      	pop	{r7, pc}

080078a0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80078a0:	b580      	push	{r7, lr}
 80078a2:	b084      	sub	sp, #16
 80078a4:	af00      	add	r7, sp, #0
 80078a6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d101      	bne.n	80078b2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80078ae:	2301      	movs	r3, #1
 80078b0:	e09d      	b.n	80079ee <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d108      	bne.n	80078cc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	685b      	ldr	r3, [r3, #4]
 80078be:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80078c2:	d009      	beq.n	80078d8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	2200      	movs	r2, #0
 80078c8:	61da      	str	r2, [r3, #28]
 80078ca:	e005      	b.n	80078d8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	2200      	movs	r2, #0
 80078d0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	2200      	movs	r2, #0
 80078d6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	2200      	movs	r2, #0
 80078dc:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80078e4:	b2db      	uxtb	r3, r3
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d106      	bne.n	80078f8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	2200      	movs	r2, #0
 80078ee:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80078f2:	6878      	ldr	r0, [r7, #4]
 80078f4:	f7fb ff7e 	bl	80037f4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	2202      	movs	r2, #2
 80078fc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	681a      	ldr	r2, [r3, #0]
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800790e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	68db      	ldr	r3, [r3, #12]
 8007914:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007918:	d902      	bls.n	8007920 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800791a:	2300      	movs	r3, #0
 800791c:	60fb      	str	r3, [r7, #12]
 800791e:	e002      	b.n	8007926 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007920:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007924:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	68db      	ldr	r3, [r3, #12]
 800792a:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800792e:	d007      	beq.n	8007940 <HAL_SPI_Init+0xa0>
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	68db      	ldr	r3, [r3, #12]
 8007934:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007938:	d002      	beq.n	8007940 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	2200      	movs	r2, #0
 800793e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	685b      	ldr	r3, [r3, #4]
 8007944:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	689b      	ldr	r3, [r3, #8]
 800794c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8007950:	431a      	orrs	r2, r3
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	691b      	ldr	r3, [r3, #16]
 8007956:	f003 0302 	and.w	r3, r3, #2
 800795a:	431a      	orrs	r2, r3
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	695b      	ldr	r3, [r3, #20]
 8007960:	f003 0301 	and.w	r3, r3, #1
 8007964:	431a      	orrs	r2, r3
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	699b      	ldr	r3, [r3, #24]
 800796a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800796e:	431a      	orrs	r2, r3
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	69db      	ldr	r3, [r3, #28]
 8007974:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007978:	431a      	orrs	r2, r3
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	6a1b      	ldr	r3, [r3, #32]
 800797e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007982:	ea42 0103 	orr.w	r1, r2, r3
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800798a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	430a      	orrs	r2, r1
 8007994:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	699b      	ldr	r3, [r3, #24]
 800799a:	0c1b      	lsrs	r3, r3, #16
 800799c:	f003 0204 	and.w	r2, r3, #4
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079a4:	f003 0310 	and.w	r3, r3, #16
 80079a8:	431a      	orrs	r2, r3
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079ae:	f003 0308 	and.w	r3, r3, #8
 80079b2:	431a      	orrs	r2, r3
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	68db      	ldr	r3, [r3, #12]
 80079b8:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80079bc:	ea42 0103 	orr.w	r1, r2, r3
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	430a      	orrs	r2, r1
 80079cc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	69da      	ldr	r2, [r3, #28]
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80079dc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	2200      	movs	r2, #0
 80079e2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	2201      	movs	r2, #1
 80079e8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80079ec:	2300      	movs	r3, #0
}
 80079ee:	4618      	mov	r0, r3
 80079f0:	3710      	adds	r7, #16
 80079f2:	46bd      	mov	sp, r7
 80079f4:	bd80      	pop	{r7, pc}

080079f6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80079f6:	b580      	push	{r7, lr}
 80079f8:	b088      	sub	sp, #32
 80079fa:	af00      	add	r7, sp, #0
 80079fc:	60f8      	str	r0, [r7, #12]
 80079fe:	60b9      	str	r1, [r7, #8]
 8007a00:	603b      	str	r3, [r7, #0]
 8007a02:	4613      	mov	r3, r2
 8007a04:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007a06:	2300      	movs	r3, #0
 8007a08:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007a10:	2b01      	cmp	r3, #1
 8007a12:	d101      	bne.n	8007a18 <HAL_SPI_Transmit+0x22>
 8007a14:	2302      	movs	r3, #2
 8007a16:	e158      	b.n	8007cca <HAL_SPI_Transmit+0x2d4>
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	2201      	movs	r2, #1
 8007a1c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007a20:	f7fd fadc 	bl	8004fdc <HAL_GetTick>
 8007a24:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8007a26:	88fb      	ldrh	r3, [r7, #6]
 8007a28:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007a30:	b2db      	uxtb	r3, r3
 8007a32:	2b01      	cmp	r3, #1
 8007a34:	d002      	beq.n	8007a3c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8007a36:	2302      	movs	r3, #2
 8007a38:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007a3a:	e13d      	b.n	8007cb8 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8007a3c:	68bb      	ldr	r3, [r7, #8]
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d002      	beq.n	8007a48 <HAL_SPI_Transmit+0x52>
 8007a42:	88fb      	ldrh	r3, [r7, #6]
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d102      	bne.n	8007a4e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8007a48:	2301      	movs	r3, #1
 8007a4a:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007a4c:	e134      	b.n	8007cb8 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	2203      	movs	r2, #3
 8007a52:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	2200      	movs	r2, #0
 8007a5a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	68ba      	ldr	r2, [r7, #8]
 8007a60:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	88fa      	ldrh	r2, [r7, #6]
 8007a66:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	88fa      	ldrh	r2, [r7, #6]
 8007a6c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	2200      	movs	r2, #0
 8007a72:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	2200      	movs	r2, #0
 8007a78:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	2200      	movs	r2, #0
 8007a80:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	2200      	movs	r2, #0
 8007a88:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	2200      	movs	r2, #0
 8007a8e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	689b      	ldr	r3, [r3, #8]
 8007a94:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007a98:	d10f      	bne.n	8007aba <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	681a      	ldr	r2, [r3, #0]
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007aa8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	681a      	ldr	r2, [r3, #0]
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007ab8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ac4:	2b40      	cmp	r3, #64	; 0x40
 8007ac6:	d007      	beq.n	8007ad8 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	681a      	ldr	r2, [r3, #0]
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007ad6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	68db      	ldr	r3, [r3, #12]
 8007adc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007ae0:	d94b      	bls.n	8007b7a <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	685b      	ldr	r3, [r3, #4]
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d002      	beq.n	8007af0 <HAL_SPI_Transmit+0xfa>
 8007aea:	8afb      	ldrh	r3, [r7, #22]
 8007aec:	2b01      	cmp	r3, #1
 8007aee:	d13e      	bne.n	8007b6e <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007af4:	881a      	ldrh	r2, [r3, #0]
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b00:	1c9a      	adds	r2, r3, #2
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b0a:	b29b      	uxth	r3, r3
 8007b0c:	3b01      	subs	r3, #1
 8007b0e:	b29a      	uxth	r2, r3
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007b14:	e02b      	b.n	8007b6e <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	689b      	ldr	r3, [r3, #8]
 8007b1c:	f003 0302 	and.w	r3, r3, #2
 8007b20:	2b02      	cmp	r3, #2
 8007b22:	d112      	bne.n	8007b4a <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b28:	881a      	ldrh	r2, [r3, #0]
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b34:	1c9a      	adds	r2, r3, #2
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b3e:	b29b      	uxth	r3, r3
 8007b40:	3b01      	subs	r3, #1
 8007b42:	b29a      	uxth	r2, r3
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007b48:	e011      	b.n	8007b6e <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007b4a:	f7fd fa47 	bl	8004fdc <HAL_GetTick>
 8007b4e:	4602      	mov	r2, r0
 8007b50:	69bb      	ldr	r3, [r7, #24]
 8007b52:	1ad3      	subs	r3, r2, r3
 8007b54:	683a      	ldr	r2, [r7, #0]
 8007b56:	429a      	cmp	r2, r3
 8007b58:	d803      	bhi.n	8007b62 <HAL_SPI_Transmit+0x16c>
 8007b5a:	683b      	ldr	r3, [r7, #0]
 8007b5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b60:	d102      	bne.n	8007b68 <HAL_SPI_Transmit+0x172>
 8007b62:	683b      	ldr	r3, [r7, #0]
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d102      	bne.n	8007b6e <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8007b68:	2303      	movs	r3, #3
 8007b6a:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007b6c:	e0a4      	b.n	8007cb8 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b72:	b29b      	uxth	r3, r3
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d1ce      	bne.n	8007b16 <HAL_SPI_Transmit+0x120>
 8007b78:	e07c      	b.n	8007c74 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	685b      	ldr	r3, [r3, #4]
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d002      	beq.n	8007b88 <HAL_SPI_Transmit+0x192>
 8007b82:	8afb      	ldrh	r3, [r7, #22]
 8007b84:	2b01      	cmp	r3, #1
 8007b86:	d170      	bne.n	8007c6a <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b8c:	b29b      	uxth	r3, r3
 8007b8e:	2b01      	cmp	r3, #1
 8007b90:	d912      	bls.n	8007bb8 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b96:	881a      	ldrh	r2, [r3, #0]
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ba2:	1c9a      	adds	r2, r3, #2
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007bac:	b29b      	uxth	r3, r3
 8007bae:	3b02      	subs	r3, #2
 8007bb0:	b29a      	uxth	r2, r3
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007bb6:	e058      	b.n	8007c6a <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	330c      	adds	r3, #12
 8007bc2:	7812      	ldrb	r2, [r2, #0]
 8007bc4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bca:	1c5a      	adds	r2, r3, #1
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007bd4:	b29b      	uxth	r3, r3
 8007bd6:	3b01      	subs	r3, #1
 8007bd8:	b29a      	uxth	r2, r3
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8007bde:	e044      	b.n	8007c6a <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	689b      	ldr	r3, [r3, #8]
 8007be6:	f003 0302 	and.w	r3, r3, #2
 8007bea:	2b02      	cmp	r3, #2
 8007bec:	d12b      	bne.n	8007c46 <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007bf2:	b29b      	uxth	r3, r3
 8007bf4:	2b01      	cmp	r3, #1
 8007bf6:	d912      	bls.n	8007c1e <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bfc:	881a      	ldrh	r2, [r3, #0]
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c08:	1c9a      	adds	r2, r3, #2
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007c12:	b29b      	uxth	r3, r3
 8007c14:	3b02      	subs	r3, #2
 8007c16:	b29a      	uxth	r2, r3
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007c1c:	e025      	b.n	8007c6a <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	330c      	adds	r3, #12
 8007c28:	7812      	ldrb	r2, [r2, #0]
 8007c2a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c30:	1c5a      	adds	r2, r3, #1
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007c3a:	b29b      	uxth	r3, r3
 8007c3c:	3b01      	subs	r3, #1
 8007c3e:	b29a      	uxth	r2, r3
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007c44:	e011      	b.n	8007c6a <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007c46:	f7fd f9c9 	bl	8004fdc <HAL_GetTick>
 8007c4a:	4602      	mov	r2, r0
 8007c4c:	69bb      	ldr	r3, [r7, #24]
 8007c4e:	1ad3      	subs	r3, r2, r3
 8007c50:	683a      	ldr	r2, [r7, #0]
 8007c52:	429a      	cmp	r2, r3
 8007c54:	d803      	bhi.n	8007c5e <HAL_SPI_Transmit+0x268>
 8007c56:	683b      	ldr	r3, [r7, #0]
 8007c58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c5c:	d102      	bne.n	8007c64 <HAL_SPI_Transmit+0x26e>
 8007c5e:	683b      	ldr	r3, [r7, #0]
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d102      	bne.n	8007c6a <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8007c64:	2303      	movs	r3, #3
 8007c66:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007c68:	e026      	b.n	8007cb8 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007c6e:	b29b      	uxth	r3, r3
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d1b5      	bne.n	8007be0 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007c74:	69ba      	ldr	r2, [r7, #24]
 8007c76:	6839      	ldr	r1, [r7, #0]
 8007c78:	68f8      	ldr	r0, [r7, #12]
 8007c7a:	f000 f945 	bl	8007f08 <SPI_EndRxTxTransaction>
 8007c7e:	4603      	mov	r3, r0
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d002      	beq.n	8007c8a <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	2220      	movs	r2, #32
 8007c88:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	689b      	ldr	r3, [r3, #8]
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d10a      	bne.n	8007ca8 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007c92:	2300      	movs	r3, #0
 8007c94:	613b      	str	r3, [r7, #16]
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	68db      	ldr	r3, [r3, #12]
 8007c9c:	613b      	str	r3, [r7, #16]
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	689b      	ldr	r3, [r3, #8]
 8007ca4:	613b      	str	r3, [r7, #16]
 8007ca6:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d002      	beq.n	8007cb6 <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8007cb0:	2301      	movs	r3, #1
 8007cb2:	77fb      	strb	r3, [r7, #31]
 8007cb4:	e000      	b.n	8007cb8 <HAL_SPI_Transmit+0x2c2>
  }

error:
 8007cb6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	2201      	movs	r2, #1
 8007cbc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	2200      	movs	r2, #0
 8007cc4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8007cc8:	7ffb      	ldrb	r3, [r7, #31]
}
 8007cca:	4618      	mov	r0, r3
 8007ccc:	3720      	adds	r7, #32
 8007cce:	46bd      	mov	sp, r7
 8007cd0:	bd80      	pop	{r7, pc}
	...

08007cd4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007cd4:	b580      	push	{r7, lr}
 8007cd6:	b088      	sub	sp, #32
 8007cd8:	af00      	add	r7, sp, #0
 8007cda:	60f8      	str	r0, [r7, #12]
 8007cdc:	60b9      	str	r1, [r7, #8]
 8007cde:	603b      	str	r3, [r7, #0]
 8007ce0:	4613      	mov	r3, r2
 8007ce2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007ce4:	f7fd f97a 	bl	8004fdc <HAL_GetTick>
 8007ce8:	4602      	mov	r2, r0
 8007cea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007cec:	1a9b      	subs	r3, r3, r2
 8007cee:	683a      	ldr	r2, [r7, #0]
 8007cf0:	4413      	add	r3, r2
 8007cf2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007cf4:	f7fd f972 	bl	8004fdc <HAL_GetTick>
 8007cf8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007cfa:	4b39      	ldr	r3, [pc, #228]	; (8007de0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	015b      	lsls	r3, r3, #5
 8007d00:	0d1b      	lsrs	r3, r3, #20
 8007d02:	69fa      	ldr	r2, [r7, #28]
 8007d04:	fb02 f303 	mul.w	r3, r2, r3
 8007d08:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007d0a:	e054      	b.n	8007db6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007d0c:	683b      	ldr	r3, [r7, #0]
 8007d0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d12:	d050      	beq.n	8007db6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007d14:	f7fd f962 	bl	8004fdc <HAL_GetTick>
 8007d18:	4602      	mov	r2, r0
 8007d1a:	69bb      	ldr	r3, [r7, #24]
 8007d1c:	1ad3      	subs	r3, r2, r3
 8007d1e:	69fa      	ldr	r2, [r7, #28]
 8007d20:	429a      	cmp	r2, r3
 8007d22:	d902      	bls.n	8007d2a <SPI_WaitFlagStateUntilTimeout+0x56>
 8007d24:	69fb      	ldr	r3, [r7, #28]
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d13d      	bne.n	8007da6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	685a      	ldr	r2, [r3, #4]
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007d38:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	685b      	ldr	r3, [r3, #4]
 8007d3e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007d42:	d111      	bne.n	8007d68 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	689b      	ldr	r3, [r3, #8]
 8007d48:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007d4c:	d004      	beq.n	8007d58 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	689b      	ldr	r3, [r3, #8]
 8007d52:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007d56:	d107      	bne.n	8007d68 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	681a      	ldr	r2, [r3, #0]
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007d66:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d6c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007d70:	d10f      	bne.n	8007d92 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	681a      	ldr	r2, [r3, #0]
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007d80:	601a      	str	r2, [r3, #0]
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	681a      	ldr	r2, [r3, #0]
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007d90:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	2201      	movs	r2, #1
 8007d96:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	2200      	movs	r2, #0
 8007d9e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8007da2:	2303      	movs	r3, #3
 8007da4:	e017      	b.n	8007dd6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8007da6:	697b      	ldr	r3, [r7, #20]
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d101      	bne.n	8007db0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007dac:	2300      	movs	r3, #0
 8007dae:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007db0:	697b      	ldr	r3, [r7, #20]
 8007db2:	3b01      	subs	r3, #1
 8007db4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	689a      	ldr	r2, [r3, #8]
 8007dbc:	68bb      	ldr	r3, [r7, #8]
 8007dbe:	4013      	ands	r3, r2
 8007dc0:	68ba      	ldr	r2, [r7, #8]
 8007dc2:	429a      	cmp	r2, r3
 8007dc4:	bf0c      	ite	eq
 8007dc6:	2301      	moveq	r3, #1
 8007dc8:	2300      	movne	r3, #0
 8007dca:	b2db      	uxtb	r3, r3
 8007dcc:	461a      	mov	r2, r3
 8007dce:	79fb      	ldrb	r3, [r7, #7]
 8007dd0:	429a      	cmp	r2, r3
 8007dd2:	d19b      	bne.n	8007d0c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007dd4:	2300      	movs	r3, #0
}
 8007dd6:	4618      	mov	r0, r3
 8007dd8:	3720      	adds	r7, #32
 8007dda:	46bd      	mov	sp, r7
 8007ddc:	bd80      	pop	{r7, pc}
 8007dde:	bf00      	nop
 8007de0:	200000a4 	.word	0x200000a4

08007de4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007de4:	b580      	push	{r7, lr}
 8007de6:	b088      	sub	sp, #32
 8007de8:	af00      	add	r7, sp, #0
 8007dea:	60f8      	str	r0, [r7, #12]
 8007dec:	60b9      	str	r1, [r7, #8]
 8007dee:	607a      	str	r2, [r7, #4]
 8007df0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8007df2:	f7fd f8f3 	bl	8004fdc <HAL_GetTick>
 8007df6:	4602      	mov	r2, r0
 8007df8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007dfa:	1a9b      	subs	r3, r3, r2
 8007dfc:	683a      	ldr	r2, [r7, #0]
 8007dfe:	4413      	add	r3, r2
 8007e00:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007e02:	f7fd f8eb 	bl	8004fdc <HAL_GetTick>
 8007e06:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8007e08:	4b3e      	ldr	r3, [pc, #248]	; (8007f04 <SPI_WaitFifoStateUntilTimeout+0x120>)
 8007e0a:	681a      	ldr	r2, [r3, #0]
 8007e0c:	4613      	mov	r3, r2
 8007e0e:	009b      	lsls	r3, r3, #2
 8007e10:	4413      	add	r3, r2
 8007e12:	00da      	lsls	r2, r3, #3
 8007e14:	1ad3      	subs	r3, r2, r3
 8007e16:	0d1b      	lsrs	r3, r3, #20
 8007e18:	69fa      	ldr	r2, [r7, #28]
 8007e1a:	fb02 f303 	mul.w	r3, r2, r3
 8007e1e:	613b      	str	r3, [r7, #16]

  while ((hspi->Instance->SR & Fifo) != State)
 8007e20:	e062      	b.n	8007ee8 <SPI_WaitFifoStateUntilTimeout+0x104>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8007e22:	68bb      	ldr	r3, [r7, #8]
 8007e24:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8007e28:	d109      	bne.n	8007e3e <SPI_WaitFifoStateUntilTimeout+0x5a>
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d106      	bne.n	8007e3e <SPI_WaitFifoStateUntilTimeout+0x5a>
    {
      /* Flush Data Register by a blank read */
      tmpreg = READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	330c      	adds	r3, #12
 8007e36:	781b      	ldrb	r3, [r3, #0]
 8007e38:	b2db      	uxtb	r3, r3
 8007e3a:	617b      	str	r3, [r7, #20]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 8007e3c:	697b      	ldr	r3, [r7, #20]
    }

    if (Timeout != HAL_MAX_DELAY)
 8007e3e:	683b      	ldr	r3, [r7, #0]
 8007e40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e44:	d050      	beq.n	8007ee8 <SPI_WaitFifoStateUntilTimeout+0x104>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007e46:	f7fd f8c9 	bl	8004fdc <HAL_GetTick>
 8007e4a:	4602      	mov	r2, r0
 8007e4c:	69bb      	ldr	r3, [r7, #24]
 8007e4e:	1ad3      	subs	r3, r2, r3
 8007e50:	69fa      	ldr	r2, [r7, #28]
 8007e52:	429a      	cmp	r2, r3
 8007e54:	d902      	bls.n	8007e5c <SPI_WaitFifoStateUntilTimeout+0x78>
 8007e56:	69fb      	ldr	r3, [r7, #28]
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d13d      	bne.n	8007ed8 <SPI_WaitFifoStateUntilTimeout+0xf4>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	685a      	ldr	r2, [r3, #4]
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007e6a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	685b      	ldr	r3, [r3, #4]
 8007e70:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007e74:	d111      	bne.n	8007e9a <SPI_WaitFifoStateUntilTimeout+0xb6>
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	689b      	ldr	r3, [r3, #8]
 8007e7a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007e7e:	d004      	beq.n	8007e8a <SPI_WaitFifoStateUntilTimeout+0xa6>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	689b      	ldr	r3, [r3, #8]
 8007e84:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007e88:	d107      	bne.n	8007e9a <SPI_WaitFifoStateUntilTimeout+0xb6>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	681a      	ldr	r2, [r3, #0]
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007e98:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e9e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007ea2:	d10f      	bne.n	8007ec4 <SPI_WaitFifoStateUntilTimeout+0xe0>
        {
          SPI_RESET_CRC(hspi);
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	681a      	ldr	r2, [r3, #0]
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007eb2:	601a      	str	r2, [r3, #0]
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	681a      	ldr	r2, [r3, #0]
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007ec2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	2201      	movs	r2, #1
 8007ec8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	2200      	movs	r2, #0
 8007ed0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8007ed4:	2303      	movs	r3, #3
 8007ed6:	e010      	b.n	8007efa <SPI_WaitFifoStateUntilTimeout+0x116>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8007ed8:	693b      	ldr	r3, [r7, #16]
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d101      	bne.n	8007ee2 <SPI_WaitFifoStateUntilTimeout+0xfe>
      {
        tmp_timeout = 0U;
 8007ede:	2300      	movs	r3, #0
 8007ee0:	61fb      	str	r3, [r7, #28]
      }      
      count--;
 8007ee2:	693b      	ldr	r3, [r7, #16]
 8007ee4:	3b01      	subs	r3, #1
 8007ee6:	613b      	str	r3, [r7, #16]
  while ((hspi->Instance->SR & Fifo) != State)
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	689a      	ldr	r2, [r3, #8]
 8007eee:	68bb      	ldr	r3, [r7, #8]
 8007ef0:	4013      	ands	r3, r2
 8007ef2:	687a      	ldr	r2, [r7, #4]
 8007ef4:	429a      	cmp	r2, r3
 8007ef6:	d194      	bne.n	8007e22 <SPI_WaitFifoStateUntilTimeout+0x3e>
    }
  }

  return HAL_OK;
 8007ef8:	2300      	movs	r3, #0
}
 8007efa:	4618      	mov	r0, r3
 8007efc:	3720      	adds	r7, #32
 8007efe:	46bd      	mov	sp, r7
 8007f00:	bd80      	pop	{r7, pc}
 8007f02:	bf00      	nop
 8007f04:	200000a4 	.word	0x200000a4

08007f08 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007f08:	b580      	push	{r7, lr}
 8007f0a:	b086      	sub	sp, #24
 8007f0c:	af02      	add	r7, sp, #8
 8007f0e:	60f8      	str	r0, [r7, #12]
 8007f10:	60b9      	str	r1, [r7, #8]
 8007f12:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	9300      	str	r3, [sp, #0]
 8007f18:	68bb      	ldr	r3, [r7, #8]
 8007f1a:	2200      	movs	r2, #0
 8007f1c:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8007f20:	68f8      	ldr	r0, [r7, #12]
 8007f22:	f7ff ff5f 	bl	8007de4 <SPI_WaitFifoStateUntilTimeout>
 8007f26:	4603      	mov	r3, r0
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d007      	beq.n	8007f3c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007f30:	f043 0220 	orr.w	r2, r3, #32
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8007f38:	2303      	movs	r3, #3
 8007f3a:	e027      	b.n	8007f8c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	9300      	str	r3, [sp, #0]
 8007f40:	68bb      	ldr	r3, [r7, #8]
 8007f42:	2200      	movs	r2, #0
 8007f44:	2180      	movs	r1, #128	; 0x80
 8007f46:	68f8      	ldr	r0, [r7, #12]
 8007f48:	f7ff fec4 	bl	8007cd4 <SPI_WaitFlagStateUntilTimeout>
 8007f4c:	4603      	mov	r3, r0
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d007      	beq.n	8007f62 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007f56:	f043 0220 	orr.w	r2, r3, #32
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8007f5e:	2303      	movs	r3, #3
 8007f60:	e014      	b.n	8007f8c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	9300      	str	r3, [sp, #0]
 8007f66:	68bb      	ldr	r3, [r7, #8]
 8007f68:	2200      	movs	r2, #0
 8007f6a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8007f6e:	68f8      	ldr	r0, [r7, #12]
 8007f70:	f7ff ff38 	bl	8007de4 <SPI_WaitFifoStateUntilTimeout>
 8007f74:	4603      	mov	r3, r0
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d007      	beq.n	8007f8a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007f7e:	f043 0220 	orr.w	r2, r3, #32
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8007f86:	2303      	movs	r3, #3
 8007f88:	e000      	b.n	8007f8c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8007f8a:	2300      	movs	r3, #0
}
 8007f8c:	4618      	mov	r0, r3
 8007f8e:	3710      	adds	r7, #16
 8007f90:	46bd      	mov	sp, r7
 8007f92:	bd80      	pop	{r7, pc}

08007f94 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007f94:	b580      	push	{r7, lr}
 8007f96:	b082      	sub	sp, #8
 8007f98:	af00      	add	r7, sp, #0
 8007f9a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d101      	bne.n	8007fa6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007fa2:	2301      	movs	r3, #1
 8007fa4:	e049      	b.n	800803a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007fac:	b2db      	uxtb	r3, r3
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d106      	bne.n	8007fc0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	2200      	movs	r2, #0
 8007fb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007fba:	6878      	ldr	r0, [r7, #4]
 8007fbc:	f7fb fec4 	bl	8003d48 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	2202      	movs	r2, #2
 8007fc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681a      	ldr	r2, [r3, #0]
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	3304      	adds	r3, #4
 8007fd0:	4619      	mov	r1, r3
 8007fd2:	4610      	mov	r0, r2
 8007fd4:	f000 fdb2 	bl	8008b3c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	2201      	movs	r2, #1
 8007fdc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	2201      	movs	r2, #1
 8007fe4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	2201      	movs	r2, #1
 8007fec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	2201      	movs	r2, #1
 8007ff4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	2201      	movs	r2, #1
 8007ffc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	2201      	movs	r2, #1
 8008004:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	2201      	movs	r2, #1
 800800c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	2201      	movs	r2, #1
 8008014:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	2201      	movs	r2, #1
 800801c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	2201      	movs	r2, #1
 8008024:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	2201      	movs	r2, #1
 800802c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	2201      	movs	r2, #1
 8008034:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008038:	2300      	movs	r3, #0
}
 800803a:	4618      	mov	r0, r3
 800803c:	3708      	adds	r7, #8
 800803e:	46bd      	mov	sp, r7
 8008040:	bd80      	pop	{r7, pc}
	...

08008044 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008044:	b480      	push	{r7}
 8008046:	b085      	sub	sp, #20
 8008048:	af00      	add	r7, sp, #0
 800804a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008052:	b2db      	uxtb	r3, r3
 8008054:	2b01      	cmp	r3, #1
 8008056:	d001      	beq.n	800805c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008058:	2301      	movs	r3, #1
 800805a:	e054      	b.n	8008106 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	2202      	movs	r2, #2
 8008060:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	68da      	ldr	r2, [r3, #12]
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	f042 0201 	orr.w	r2, r2, #1
 8008072:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	4a26      	ldr	r2, [pc, #152]	; (8008114 <HAL_TIM_Base_Start_IT+0xd0>)
 800807a:	4293      	cmp	r3, r2
 800807c:	d022      	beq.n	80080c4 <HAL_TIM_Base_Start_IT+0x80>
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008086:	d01d      	beq.n	80080c4 <HAL_TIM_Base_Start_IT+0x80>
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	4a22      	ldr	r2, [pc, #136]	; (8008118 <HAL_TIM_Base_Start_IT+0xd4>)
 800808e:	4293      	cmp	r3, r2
 8008090:	d018      	beq.n	80080c4 <HAL_TIM_Base_Start_IT+0x80>
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	4a21      	ldr	r2, [pc, #132]	; (800811c <HAL_TIM_Base_Start_IT+0xd8>)
 8008098:	4293      	cmp	r3, r2
 800809a:	d013      	beq.n	80080c4 <HAL_TIM_Base_Start_IT+0x80>
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	4a1f      	ldr	r2, [pc, #124]	; (8008120 <HAL_TIM_Base_Start_IT+0xdc>)
 80080a2:	4293      	cmp	r3, r2
 80080a4:	d00e      	beq.n	80080c4 <HAL_TIM_Base_Start_IT+0x80>
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	4a1e      	ldr	r2, [pc, #120]	; (8008124 <HAL_TIM_Base_Start_IT+0xe0>)
 80080ac:	4293      	cmp	r3, r2
 80080ae:	d009      	beq.n	80080c4 <HAL_TIM_Base_Start_IT+0x80>
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	4a1c      	ldr	r2, [pc, #112]	; (8008128 <HAL_TIM_Base_Start_IT+0xe4>)
 80080b6:	4293      	cmp	r3, r2
 80080b8:	d004      	beq.n	80080c4 <HAL_TIM_Base_Start_IT+0x80>
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	4a1b      	ldr	r2, [pc, #108]	; (800812c <HAL_TIM_Base_Start_IT+0xe8>)
 80080c0:	4293      	cmp	r3, r2
 80080c2:	d115      	bne.n	80080f0 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	689a      	ldr	r2, [r3, #8]
 80080ca:	4b19      	ldr	r3, [pc, #100]	; (8008130 <HAL_TIM_Base_Start_IT+0xec>)
 80080cc:	4013      	ands	r3, r2
 80080ce:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	2b06      	cmp	r3, #6
 80080d4:	d015      	beq.n	8008102 <HAL_TIM_Base_Start_IT+0xbe>
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80080dc:	d011      	beq.n	8008102 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	681a      	ldr	r2, [r3, #0]
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	f042 0201 	orr.w	r2, r2, #1
 80080ec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80080ee:	e008      	b.n	8008102 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	681a      	ldr	r2, [r3, #0]
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	f042 0201 	orr.w	r2, r2, #1
 80080fe:	601a      	str	r2, [r3, #0]
 8008100:	e000      	b.n	8008104 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008102:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008104:	2300      	movs	r3, #0
}
 8008106:	4618      	mov	r0, r3
 8008108:	3714      	adds	r7, #20
 800810a:	46bd      	mov	sp, r7
 800810c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008110:	4770      	bx	lr
 8008112:	bf00      	nop
 8008114:	40010000 	.word	0x40010000
 8008118:	40000400 	.word	0x40000400
 800811c:	40000800 	.word	0x40000800
 8008120:	40000c00 	.word	0x40000c00
 8008124:	40010400 	.word	0x40010400
 8008128:	40014000 	.word	0x40014000
 800812c:	40001800 	.word	0x40001800
 8008130:	00010007 	.word	0x00010007

08008134 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008134:	b580      	push	{r7, lr}
 8008136:	b082      	sub	sp, #8
 8008138:	af00      	add	r7, sp, #0
 800813a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	2b00      	cmp	r3, #0
 8008140:	d101      	bne.n	8008146 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008142:	2301      	movs	r3, #1
 8008144:	e049      	b.n	80081da <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800814c:	b2db      	uxtb	r3, r3
 800814e:	2b00      	cmp	r3, #0
 8008150:	d106      	bne.n	8008160 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	2200      	movs	r2, #0
 8008156:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800815a:	6878      	ldr	r0, [r7, #4]
 800815c:	f000 f841 	bl	80081e2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	2202      	movs	r2, #2
 8008164:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681a      	ldr	r2, [r3, #0]
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	3304      	adds	r3, #4
 8008170:	4619      	mov	r1, r3
 8008172:	4610      	mov	r0, r2
 8008174:	f000 fce2 	bl	8008b3c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	2201      	movs	r2, #1
 800817c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	2201      	movs	r2, #1
 8008184:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	2201      	movs	r2, #1
 800818c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	2201      	movs	r2, #1
 8008194:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	2201      	movs	r2, #1
 800819c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	2201      	movs	r2, #1
 80081a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	2201      	movs	r2, #1
 80081ac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	2201      	movs	r2, #1
 80081b4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	2201      	movs	r2, #1
 80081bc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	2201      	movs	r2, #1
 80081c4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	2201      	movs	r2, #1
 80081cc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	2201      	movs	r2, #1
 80081d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80081d8:	2300      	movs	r3, #0
}
 80081da:	4618      	mov	r0, r3
 80081dc:	3708      	adds	r7, #8
 80081de:	46bd      	mov	sp, r7
 80081e0:	bd80      	pop	{r7, pc}

080081e2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80081e2:	b480      	push	{r7}
 80081e4:	b083      	sub	sp, #12
 80081e6:	af00      	add	r7, sp, #0
 80081e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80081ea:	bf00      	nop
 80081ec:	370c      	adds	r7, #12
 80081ee:	46bd      	mov	sp, r7
 80081f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f4:	4770      	bx	lr
	...

080081f8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80081f8:	b580      	push	{r7, lr}
 80081fa:	b084      	sub	sp, #16
 80081fc:	af00      	add	r7, sp, #0
 80081fe:	6078      	str	r0, [r7, #4]
 8008200:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008202:	683b      	ldr	r3, [r7, #0]
 8008204:	2b00      	cmp	r3, #0
 8008206:	d109      	bne.n	800821c <HAL_TIM_PWM_Start+0x24>
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800820e:	b2db      	uxtb	r3, r3
 8008210:	2b01      	cmp	r3, #1
 8008212:	bf14      	ite	ne
 8008214:	2301      	movne	r3, #1
 8008216:	2300      	moveq	r3, #0
 8008218:	b2db      	uxtb	r3, r3
 800821a:	e03c      	b.n	8008296 <HAL_TIM_PWM_Start+0x9e>
 800821c:	683b      	ldr	r3, [r7, #0]
 800821e:	2b04      	cmp	r3, #4
 8008220:	d109      	bne.n	8008236 <HAL_TIM_PWM_Start+0x3e>
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008228:	b2db      	uxtb	r3, r3
 800822a:	2b01      	cmp	r3, #1
 800822c:	bf14      	ite	ne
 800822e:	2301      	movne	r3, #1
 8008230:	2300      	moveq	r3, #0
 8008232:	b2db      	uxtb	r3, r3
 8008234:	e02f      	b.n	8008296 <HAL_TIM_PWM_Start+0x9e>
 8008236:	683b      	ldr	r3, [r7, #0]
 8008238:	2b08      	cmp	r3, #8
 800823a:	d109      	bne.n	8008250 <HAL_TIM_PWM_Start+0x58>
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008242:	b2db      	uxtb	r3, r3
 8008244:	2b01      	cmp	r3, #1
 8008246:	bf14      	ite	ne
 8008248:	2301      	movne	r3, #1
 800824a:	2300      	moveq	r3, #0
 800824c:	b2db      	uxtb	r3, r3
 800824e:	e022      	b.n	8008296 <HAL_TIM_PWM_Start+0x9e>
 8008250:	683b      	ldr	r3, [r7, #0]
 8008252:	2b0c      	cmp	r3, #12
 8008254:	d109      	bne.n	800826a <HAL_TIM_PWM_Start+0x72>
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800825c:	b2db      	uxtb	r3, r3
 800825e:	2b01      	cmp	r3, #1
 8008260:	bf14      	ite	ne
 8008262:	2301      	movne	r3, #1
 8008264:	2300      	moveq	r3, #0
 8008266:	b2db      	uxtb	r3, r3
 8008268:	e015      	b.n	8008296 <HAL_TIM_PWM_Start+0x9e>
 800826a:	683b      	ldr	r3, [r7, #0]
 800826c:	2b10      	cmp	r3, #16
 800826e:	d109      	bne.n	8008284 <HAL_TIM_PWM_Start+0x8c>
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008276:	b2db      	uxtb	r3, r3
 8008278:	2b01      	cmp	r3, #1
 800827a:	bf14      	ite	ne
 800827c:	2301      	movne	r3, #1
 800827e:	2300      	moveq	r3, #0
 8008280:	b2db      	uxtb	r3, r3
 8008282:	e008      	b.n	8008296 <HAL_TIM_PWM_Start+0x9e>
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800828a:	b2db      	uxtb	r3, r3
 800828c:	2b01      	cmp	r3, #1
 800828e:	bf14      	ite	ne
 8008290:	2301      	movne	r3, #1
 8008292:	2300      	moveq	r3, #0
 8008294:	b2db      	uxtb	r3, r3
 8008296:	2b00      	cmp	r3, #0
 8008298:	d001      	beq.n	800829e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800829a:	2301      	movs	r3, #1
 800829c:	e092      	b.n	80083c4 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800829e:	683b      	ldr	r3, [r7, #0]
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d104      	bne.n	80082ae <HAL_TIM_PWM_Start+0xb6>
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	2202      	movs	r2, #2
 80082a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80082ac:	e023      	b.n	80082f6 <HAL_TIM_PWM_Start+0xfe>
 80082ae:	683b      	ldr	r3, [r7, #0]
 80082b0:	2b04      	cmp	r3, #4
 80082b2:	d104      	bne.n	80082be <HAL_TIM_PWM_Start+0xc6>
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	2202      	movs	r2, #2
 80082b8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80082bc:	e01b      	b.n	80082f6 <HAL_TIM_PWM_Start+0xfe>
 80082be:	683b      	ldr	r3, [r7, #0]
 80082c0:	2b08      	cmp	r3, #8
 80082c2:	d104      	bne.n	80082ce <HAL_TIM_PWM_Start+0xd6>
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	2202      	movs	r2, #2
 80082c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80082cc:	e013      	b.n	80082f6 <HAL_TIM_PWM_Start+0xfe>
 80082ce:	683b      	ldr	r3, [r7, #0]
 80082d0:	2b0c      	cmp	r3, #12
 80082d2:	d104      	bne.n	80082de <HAL_TIM_PWM_Start+0xe6>
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	2202      	movs	r2, #2
 80082d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80082dc:	e00b      	b.n	80082f6 <HAL_TIM_PWM_Start+0xfe>
 80082de:	683b      	ldr	r3, [r7, #0]
 80082e0:	2b10      	cmp	r3, #16
 80082e2:	d104      	bne.n	80082ee <HAL_TIM_PWM_Start+0xf6>
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	2202      	movs	r2, #2
 80082e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80082ec:	e003      	b.n	80082f6 <HAL_TIM_PWM_Start+0xfe>
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	2202      	movs	r2, #2
 80082f2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	2201      	movs	r2, #1
 80082fc:	6839      	ldr	r1, [r7, #0]
 80082fe:	4618      	mov	r0, r3
 8008300:	f000 ffb4 	bl	800926c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	4a30      	ldr	r2, [pc, #192]	; (80083cc <HAL_TIM_PWM_Start+0x1d4>)
 800830a:	4293      	cmp	r3, r2
 800830c:	d004      	beq.n	8008318 <HAL_TIM_PWM_Start+0x120>
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	4a2f      	ldr	r2, [pc, #188]	; (80083d0 <HAL_TIM_PWM_Start+0x1d8>)
 8008314:	4293      	cmp	r3, r2
 8008316:	d101      	bne.n	800831c <HAL_TIM_PWM_Start+0x124>
 8008318:	2301      	movs	r3, #1
 800831a:	e000      	b.n	800831e <HAL_TIM_PWM_Start+0x126>
 800831c:	2300      	movs	r3, #0
 800831e:	2b00      	cmp	r3, #0
 8008320:	d007      	beq.n	8008332 <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008330:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	4a25      	ldr	r2, [pc, #148]	; (80083cc <HAL_TIM_PWM_Start+0x1d4>)
 8008338:	4293      	cmp	r3, r2
 800833a:	d022      	beq.n	8008382 <HAL_TIM_PWM_Start+0x18a>
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008344:	d01d      	beq.n	8008382 <HAL_TIM_PWM_Start+0x18a>
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	4a22      	ldr	r2, [pc, #136]	; (80083d4 <HAL_TIM_PWM_Start+0x1dc>)
 800834c:	4293      	cmp	r3, r2
 800834e:	d018      	beq.n	8008382 <HAL_TIM_PWM_Start+0x18a>
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	4a20      	ldr	r2, [pc, #128]	; (80083d8 <HAL_TIM_PWM_Start+0x1e0>)
 8008356:	4293      	cmp	r3, r2
 8008358:	d013      	beq.n	8008382 <HAL_TIM_PWM_Start+0x18a>
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	4a1f      	ldr	r2, [pc, #124]	; (80083dc <HAL_TIM_PWM_Start+0x1e4>)
 8008360:	4293      	cmp	r3, r2
 8008362:	d00e      	beq.n	8008382 <HAL_TIM_PWM_Start+0x18a>
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	4a19      	ldr	r2, [pc, #100]	; (80083d0 <HAL_TIM_PWM_Start+0x1d8>)
 800836a:	4293      	cmp	r3, r2
 800836c:	d009      	beq.n	8008382 <HAL_TIM_PWM_Start+0x18a>
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	4a1b      	ldr	r2, [pc, #108]	; (80083e0 <HAL_TIM_PWM_Start+0x1e8>)
 8008374:	4293      	cmp	r3, r2
 8008376:	d004      	beq.n	8008382 <HAL_TIM_PWM_Start+0x18a>
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	4a19      	ldr	r2, [pc, #100]	; (80083e4 <HAL_TIM_PWM_Start+0x1ec>)
 800837e:	4293      	cmp	r3, r2
 8008380:	d115      	bne.n	80083ae <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	689a      	ldr	r2, [r3, #8]
 8008388:	4b17      	ldr	r3, [pc, #92]	; (80083e8 <HAL_TIM_PWM_Start+0x1f0>)
 800838a:	4013      	ands	r3, r2
 800838c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	2b06      	cmp	r3, #6
 8008392:	d015      	beq.n	80083c0 <HAL_TIM_PWM_Start+0x1c8>
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800839a:	d011      	beq.n	80083c0 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	681a      	ldr	r2, [r3, #0]
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	f042 0201 	orr.w	r2, r2, #1
 80083aa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80083ac:	e008      	b.n	80083c0 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	681a      	ldr	r2, [r3, #0]
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	f042 0201 	orr.w	r2, r2, #1
 80083bc:	601a      	str	r2, [r3, #0]
 80083be:	e000      	b.n	80083c2 <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80083c0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80083c2:	2300      	movs	r3, #0
}
 80083c4:	4618      	mov	r0, r3
 80083c6:	3710      	adds	r7, #16
 80083c8:	46bd      	mov	sp, r7
 80083ca:	bd80      	pop	{r7, pc}
 80083cc:	40010000 	.word	0x40010000
 80083d0:	40010400 	.word	0x40010400
 80083d4:	40000400 	.word	0x40000400
 80083d8:	40000800 	.word	0x40000800
 80083dc:	40000c00 	.word	0x40000c00
 80083e0:	40014000 	.word	0x40014000
 80083e4:	40001800 	.word	0x40001800
 80083e8:	00010007 	.word	0x00010007

080083ec <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80083ec:	b580      	push	{r7, lr}
 80083ee:	b082      	sub	sp, #8
 80083f0:	af00      	add	r7, sp, #0
 80083f2:	6078      	str	r0, [r7, #4]
 80083f4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	2200      	movs	r2, #0
 80083fc:	6839      	ldr	r1, [r7, #0]
 80083fe:	4618      	mov	r0, r3
 8008400:	f000 ff34 	bl	800926c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	4a36      	ldr	r2, [pc, #216]	; (80084e4 <HAL_TIM_PWM_Stop+0xf8>)
 800840a:	4293      	cmp	r3, r2
 800840c:	d004      	beq.n	8008418 <HAL_TIM_PWM_Stop+0x2c>
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	4a35      	ldr	r2, [pc, #212]	; (80084e8 <HAL_TIM_PWM_Stop+0xfc>)
 8008414:	4293      	cmp	r3, r2
 8008416:	d101      	bne.n	800841c <HAL_TIM_PWM_Stop+0x30>
 8008418:	2301      	movs	r3, #1
 800841a:	e000      	b.n	800841e <HAL_TIM_PWM_Stop+0x32>
 800841c:	2300      	movs	r3, #0
 800841e:	2b00      	cmp	r3, #0
 8008420:	d017      	beq.n	8008452 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	6a1a      	ldr	r2, [r3, #32]
 8008428:	f241 1311 	movw	r3, #4369	; 0x1111
 800842c:	4013      	ands	r3, r2
 800842e:	2b00      	cmp	r3, #0
 8008430:	d10f      	bne.n	8008452 <HAL_TIM_PWM_Stop+0x66>
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	6a1a      	ldr	r2, [r3, #32]
 8008438:	f240 4344 	movw	r3, #1092	; 0x444
 800843c:	4013      	ands	r3, r2
 800843e:	2b00      	cmp	r3, #0
 8008440:	d107      	bne.n	8008452 <HAL_TIM_PWM_Stop+0x66>
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008450:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	6a1a      	ldr	r2, [r3, #32]
 8008458:	f241 1311 	movw	r3, #4369	; 0x1111
 800845c:	4013      	ands	r3, r2
 800845e:	2b00      	cmp	r3, #0
 8008460:	d10f      	bne.n	8008482 <HAL_TIM_PWM_Stop+0x96>
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	6a1a      	ldr	r2, [r3, #32]
 8008468:	f240 4344 	movw	r3, #1092	; 0x444
 800846c:	4013      	ands	r3, r2
 800846e:	2b00      	cmp	r3, #0
 8008470:	d107      	bne.n	8008482 <HAL_TIM_PWM_Stop+0x96>
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	681a      	ldr	r2, [r3, #0]
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	f022 0201 	bic.w	r2, r2, #1
 8008480:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8008482:	683b      	ldr	r3, [r7, #0]
 8008484:	2b00      	cmp	r3, #0
 8008486:	d104      	bne.n	8008492 <HAL_TIM_PWM_Stop+0xa6>
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	2201      	movs	r2, #1
 800848c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008490:	e023      	b.n	80084da <HAL_TIM_PWM_Stop+0xee>
 8008492:	683b      	ldr	r3, [r7, #0]
 8008494:	2b04      	cmp	r3, #4
 8008496:	d104      	bne.n	80084a2 <HAL_TIM_PWM_Stop+0xb6>
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	2201      	movs	r2, #1
 800849c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80084a0:	e01b      	b.n	80084da <HAL_TIM_PWM_Stop+0xee>
 80084a2:	683b      	ldr	r3, [r7, #0]
 80084a4:	2b08      	cmp	r3, #8
 80084a6:	d104      	bne.n	80084b2 <HAL_TIM_PWM_Stop+0xc6>
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	2201      	movs	r2, #1
 80084ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80084b0:	e013      	b.n	80084da <HAL_TIM_PWM_Stop+0xee>
 80084b2:	683b      	ldr	r3, [r7, #0]
 80084b4:	2b0c      	cmp	r3, #12
 80084b6:	d104      	bne.n	80084c2 <HAL_TIM_PWM_Stop+0xd6>
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	2201      	movs	r2, #1
 80084bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80084c0:	e00b      	b.n	80084da <HAL_TIM_PWM_Stop+0xee>
 80084c2:	683b      	ldr	r3, [r7, #0]
 80084c4:	2b10      	cmp	r3, #16
 80084c6:	d104      	bne.n	80084d2 <HAL_TIM_PWM_Stop+0xe6>
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	2201      	movs	r2, #1
 80084cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80084d0:	e003      	b.n	80084da <HAL_TIM_PWM_Stop+0xee>
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	2201      	movs	r2, #1
 80084d6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 80084da:	2300      	movs	r3, #0
}
 80084dc:	4618      	mov	r0, r3
 80084de:	3708      	adds	r7, #8
 80084e0:	46bd      	mov	sp, r7
 80084e2:	bd80      	pop	{r7, pc}
 80084e4:	40010000 	.word	0x40010000
 80084e8:	40010400 	.word	0x40010400

080084ec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80084ec:	b580      	push	{r7, lr}
 80084ee:	b082      	sub	sp, #8
 80084f0:	af00      	add	r7, sp, #0
 80084f2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	691b      	ldr	r3, [r3, #16]
 80084fa:	f003 0302 	and.w	r3, r3, #2
 80084fe:	2b02      	cmp	r3, #2
 8008500:	d122      	bne.n	8008548 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	68db      	ldr	r3, [r3, #12]
 8008508:	f003 0302 	and.w	r3, r3, #2
 800850c:	2b02      	cmp	r3, #2
 800850e:	d11b      	bne.n	8008548 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	f06f 0202 	mvn.w	r2, #2
 8008518:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	2201      	movs	r2, #1
 800851e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	699b      	ldr	r3, [r3, #24]
 8008526:	f003 0303 	and.w	r3, r3, #3
 800852a:	2b00      	cmp	r3, #0
 800852c:	d003      	beq.n	8008536 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800852e:	6878      	ldr	r0, [r7, #4]
 8008530:	f000 fae6 	bl	8008b00 <HAL_TIM_IC_CaptureCallback>
 8008534:	e005      	b.n	8008542 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008536:	6878      	ldr	r0, [r7, #4]
 8008538:	f000 fad8 	bl	8008aec <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800853c:	6878      	ldr	r0, [r7, #4]
 800853e:	f000 fae9 	bl	8008b14 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	2200      	movs	r2, #0
 8008546:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	691b      	ldr	r3, [r3, #16]
 800854e:	f003 0304 	and.w	r3, r3, #4
 8008552:	2b04      	cmp	r3, #4
 8008554:	d122      	bne.n	800859c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	68db      	ldr	r3, [r3, #12]
 800855c:	f003 0304 	and.w	r3, r3, #4
 8008560:	2b04      	cmp	r3, #4
 8008562:	d11b      	bne.n	800859c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	f06f 0204 	mvn.w	r2, #4
 800856c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	2202      	movs	r2, #2
 8008572:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	699b      	ldr	r3, [r3, #24]
 800857a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800857e:	2b00      	cmp	r3, #0
 8008580:	d003      	beq.n	800858a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008582:	6878      	ldr	r0, [r7, #4]
 8008584:	f000 fabc 	bl	8008b00 <HAL_TIM_IC_CaptureCallback>
 8008588:	e005      	b.n	8008596 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800858a:	6878      	ldr	r0, [r7, #4]
 800858c:	f000 faae 	bl	8008aec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008590:	6878      	ldr	r0, [r7, #4]
 8008592:	f000 fabf 	bl	8008b14 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	2200      	movs	r2, #0
 800859a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	691b      	ldr	r3, [r3, #16]
 80085a2:	f003 0308 	and.w	r3, r3, #8
 80085a6:	2b08      	cmp	r3, #8
 80085a8:	d122      	bne.n	80085f0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	68db      	ldr	r3, [r3, #12]
 80085b0:	f003 0308 	and.w	r3, r3, #8
 80085b4:	2b08      	cmp	r3, #8
 80085b6:	d11b      	bne.n	80085f0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	f06f 0208 	mvn.w	r2, #8
 80085c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	2204      	movs	r2, #4
 80085c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	69db      	ldr	r3, [r3, #28]
 80085ce:	f003 0303 	and.w	r3, r3, #3
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d003      	beq.n	80085de <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80085d6:	6878      	ldr	r0, [r7, #4]
 80085d8:	f000 fa92 	bl	8008b00 <HAL_TIM_IC_CaptureCallback>
 80085dc:	e005      	b.n	80085ea <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80085de:	6878      	ldr	r0, [r7, #4]
 80085e0:	f000 fa84 	bl	8008aec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80085e4:	6878      	ldr	r0, [r7, #4]
 80085e6:	f000 fa95 	bl	8008b14 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	2200      	movs	r2, #0
 80085ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	691b      	ldr	r3, [r3, #16]
 80085f6:	f003 0310 	and.w	r3, r3, #16
 80085fa:	2b10      	cmp	r3, #16
 80085fc:	d122      	bne.n	8008644 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	68db      	ldr	r3, [r3, #12]
 8008604:	f003 0310 	and.w	r3, r3, #16
 8008608:	2b10      	cmp	r3, #16
 800860a:	d11b      	bne.n	8008644 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	f06f 0210 	mvn.w	r2, #16
 8008614:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	2208      	movs	r2, #8
 800861a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	69db      	ldr	r3, [r3, #28]
 8008622:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008626:	2b00      	cmp	r3, #0
 8008628:	d003      	beq.n	8008632 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800862a:	6878      	ldr	r0, [r7, #4]
 800862c:	f000 fa68 	bl	8008b00 <HAL_TIM_IC_CaptureCallback>
 8008630:	e005      	b.n	800863e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008632:	6878      	ldr	r0, [r7, #4]
 8008634:	f000 fa5a 	bl	8008aec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008638:	6878      	ldr	r0, [r7, #4]
 800863a:	f000 fa6b 	bl	8008b14 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	2200      	movs	r2, #0
 8008642:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	691b      	ldr	r3, [r3, #16]
 800864a:	f003 0301 	and.w	r3, r3, #1
 800864e:	2b01      	cmp	r3, #1
 8008650:	d10e      	bne.n	8008670 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	68db      	ldr	r3, [r3, #12]
 8008658:	f003 0301 	and.w	r3, r3, #1
 800865c:	2b01      	cmp	r3, #1
 800865e:	d107      	bne.n	8008670 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	f06f 0201 	mvn.w	r2, #1
 8008668:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800866a:	6878      	ldr	r0, [r7, #4]
 800866c:	f000 fa34 	bl	8008ad8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	691b      	ldr	r3, [r3, #16]
 8008676:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800867a:	2b80      	cmp	r3, #128	; 0x80
 800867c:	d10e      	bne.n	800869c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	68db      	ldr	r3, [r3, #12]
 8008684:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008688:	2b80      	cmp	r3, #128	; 0x80
 800868a:	d107      	bne.n	800869c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008694:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008696:	6878      	ldr	r0, [r7, #4]
 8008698:	f000 fea6 	bl	80093e8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	691b      	ldr	r3, [r3, #16]
 80086a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80086a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80086aa:	d10e      	bne.n	80086ca <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	68db      	ldr	r3, [r3, #12]
 80086b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80086b6:	2b80      	cmp	r3, #128	; 0x80
 80086b8:	d107      	bne.n	80086ca <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80086c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80086c4:	6878      	ldr	r0, [r7, #4]
 80086c6:	f000 fe99 	bl	80093fc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	691b      	ldr	r3, [r3, #16]
 80086d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80086d4:	2b40      	cmp	r3, #64	; 0x40
 80086d6:	d10e      	bne.n	80086f6 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	68db      	ldr	r3, [r3, #12]
 80086de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80086e2:	2b40      	cmp	r3, #64	; 0x40
 80086e4:	d107      	bne.n	80086f6 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80086ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80086f0:	6878      	ldr	r0, [r7, #4]
 80086f2:	f000 fa19 	bl	8008b28 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	691b      	ldr	r3, [r3, #16]
 80086fc:	f003 0320 	and.w	r3, r3, #32
 8008700:	2b20      	cmp	r3, #32
 8008702:	d10e      	bne.n	8008722 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	68db      	ldr	r3, [r3, #12]
 800870a:	f003 0320 	and.w	r3, r3, #32
 800870e:	2b20      	cmp	r3, #32
 8008710:	d107      	bne.n	8008722 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	f06f 0220 	mvn.w	r2, #32
 800871a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800871c:	6878      	ldr	r0, [r7, #4]
 800871e:	f000 fe59 	bl	80093d4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008722:	bf00      	nop
 8008724:	3708      	adds	r7, #8
 8008726:	46bd      	mov	sp, r7
 8008728:	bd80      	pop	{r7, pc}
	...

0800872c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800872c:	b580      	push	{r7, lr}
 800872e:	b084      	sub	sp, #16
 8008730:	af00      	add	r7, sp, #0
 8008732:	60f8      	str	r0, [r7, #12]
 8008734:	60b9      	str	r1, [r7, #8]
 8008736:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800873e:	2b01      	cmp	r3, #1
 8008740:	d101      	bne.n	8008746 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8008742:	2302      	movs	r3, #2
 8008744:	e0fd      	b.n	8008942 <HAL_TIM_PWM_ConfigChannel+0x216>
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	2201      	movs	r2, #1
 800874a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	2b14      	cmp	r3, #20
 8008752:	f200 80f0 	bhi.w	8008936 <HAL_TIM_PWM_ConfigChannel+0x20a>
 8008756:	a201      	add	r2, pc, #4	; (adr r2, 800875c <HAL_TIM_PWM_ConfigChannel+0x30>)
 8008758:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800875c:	080087b1 	.word	0x080087b1
 8008760:	08008937 	.word	0x08008937
 8008764:	08008937 	.word	0x08008937
 8008768:	08008937 	.word	0x08008937
 800876c:	080087f1 	.word	0x080087f1
 8008770:	08008937 	.word	0x08008937
 8008774:	08008937 	.word	0x08008937
 8008778:	08008937 	.word	0x08008937
 800877c:	08008833 	.word	0x08008833
 8008780:	08008937 	.word	0x08008937
 8008784:	08008937 	.word	0x08008937
 8008788:	08008937 	.word	0x08008937
 800878c:	08008873 	.word	0x08008873
 8008790:	08008937 	.word	0x08008937
 8008794:	08008937 	.word	0x08008937
 8008798:	08008937 	.word	0x08008937
 800879c:	080088b5 	.word	0x080088b5
 80087a0:	08008937 	.word	0x08008937
 80087a4:	08008937 	.word	0x08008937
 80087a8:	08008937 	.word	0x08008937
 80087ac:	080088f5 	.word	0x080088f5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	68b9      	ldr	r1, [r7, #8]
 80087b6:	4618      	mov	r0, r3
 80087b8:	f000 fa60 	bl	8008c7c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	699a      	ldr	r2, [r3, #24]
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	f042 0208 	orr.w	r2, r2, #8
 80087ca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	699a      	ldr	r2, [r3, #24]
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	f022 0204 	bic.w	r2, r2, #4
 80087da:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	6999      	ldr	r1, [r3, #24]
 80087e2:	68bb      	ldr	r3, [r7, #8]
 80087e4:	691a      	ldr	r2, [r3, #16]
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	430a      	orrs	r2, r1
 80087ec:	619a      	str	r2, [r3, #24]
      break;
 80087ee:	e0a3      	b.n	8008938 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	68b9      	ldr	r1, [r7, #8]
 80087f6:	4618      	mov	r0, r3
 80087f8:	f000 fab2 	bl	8008d60 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	699a      	ldr	r2, [r3, #24]
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800880a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	699a      	ldr	r2, [r3, #24]
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800881a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	6999      	ldr	r1, [r3, #24]
 8008822:	68bb      	ldr	r3, [r7, #8]
 8008824:	691b      	ldr	r3, [r3, #16]
 8008826:	021a      	lsls	r2, r3, #8
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	430a      	orrs	r2, r1
 800882e:	619a      	str	r2, [r3, #24]
      break;
 8008830:	e082      	b.n	8008938 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	68b9      	ldr	r1, [r7, #8]
 8008838:	4618      	mov	r0, r3
 800883a:	f000 fb09 	bl	8008e50 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	69da      	ldr	r2, [r3, #28]
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	f042 0208 	orr.w	r2, r2, #8
 800884c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	69da      	ldr	r2, [r3, #28]
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	f022 0204 	bic.w	r2, r2, #4
 800885c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	69d9      	ldr	r1, [r3, #28]
 8008864:	68bb      	ldr	r3, [r7, #8]
 8008866:	691a      	ldr	r2, [r3, #16]
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	430a      	orrs	r2, r1
 800886e:	61da      	str	r2, [r3, #28]
      break;
 8008870:	e062      	b.n	8008938 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	68b9      	ldr	r1, [r7, #8]
 8008878:	4618      	mov	r0, r3
 800887a:	f000 fb5f 	bl	8008f3c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	69da      	ldr	r2, [r3, #28]
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800888c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	69da      	ldr	r2, [r3, #28]
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800889c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	69d9      	ldr	r1, [r3, #28]
 80088a4:	68bb      	ldr	r3, [r7, #8]
 80088a6:	691b      	ldr	r3, [r3, #16]
 80088a8:	021a      	lsls	r2, r3, #8
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	430a      	orrs	r2, r1
 80088b0:	61da      	str	r2, [r3, #28]
      break;
 80088b2:	e041      	b.n	8008938 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	68b9      	ldr	r1, [r7, #8]
 80088ba:	4618      	mov	r0, r3
 80088bc:	f000 fb96 	bl	8008fec <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	f042 0208 	orr.w	r2, r2, #8
 80088ce:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	f022 0204 	bic.w	r2, r2, #4
 80088de:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80088e6:	68bb      	ldr	r3, [r7, #8]
 80088e8:	691a      	ldr	r2, [r3, #16]
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	430a      	orrs	r2, r1
 80088f0:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80088f2:	e021      	b.n	8008938 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	68b9      	ldr	r1, [r7, #8]
 80088fa:	4618      	mov	r0, r3
 80088fc:	f000 fbc8 	bl	8009090 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800890e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800891e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8008926:	68bb      	ldr	r3, [r7, #8]
 8008928:	691b      	ldr	r3, [r3, #16]
 800892a:	021a      	lsls	r2, r3, #8
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	430a      	orrs	r2, r1
 8008932:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8008934:	e000      	b.n	8008938 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 8008936:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	2200      	movs	r2, #0
 800893c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008940:	2300      	movs	r3, #0
}
 8008942:	4618      	mov	r0, r3
 8008944:	3710      	adds	r7, #16
 8008946:	46bd      	mov	sp, r7
 8008948:	bd80      	pop	{r7, pc}
 800894a:	bf00      	nop

0800894c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800894c:	b580      	push	{r7, lr}
 800894e:	b084      	sub	sp, #16
 8008950:	af00      	add	r7, sp, #0
 8008952:	6078      	str	r0, [r7, #4]
 8008954:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800895c:	2b01      	cmp	r3, #1
 800895e:	d101      	bne.n	8008964 <HAL_TIM_ConfigClockSource+0x18>
 8008960:	2302      	movs	r3, #2
 8008962:	e0b3      	b.n	8008acc <HAL_TIM_ConfigClockSource+0x180>
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	2201      	movs	r2, #1
 8008968:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	2202      	movs	r2, #2
 8008970:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	689b      	ldr	r3, [r3, #8]
 800897a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800897c:	68fa      	ldr	r2, [r7, #12]
 800897e:	4b55      	ldr	r3, [pc, #340]	; (8008ad4 <HAL_TIM_ConfigClockSource+0x188>)
 8008980:	4013      	ands	r3, r2
 8008982:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800898a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	68fa      	ldr	r2, [r7, #12]
 8008992:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008994:	683b      	ldr	r3, [r7, #0]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800899c:	d03e      	beq.n	8008a1c <HAL_TIM_ConfigClockSource+0xd0>
 800899e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80089a2:	f200 8087 	bhi.w	8008ab4 <HAL_TIM_ConfigClockSource+0x168>
 80089a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80089aa:	f000 8085 	beq.w	8008ab8 <HAL_TIM_ConfigClockSource+0x16c>
 80089ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80089b2:	d87f      	bhi.n	8008ab4 <HAL_TIM_ConfigClockSource+0x168>
 80089b4:	2b70      	cmp	r3, #112	; 0x70
 80089b6:	d01a      	beq.n	80089ee <HAL_TIM_ConfigClockSource+0xa2>
 80089b8:	2b70      	cmp	r3, #112	; 0x70
 80089ba:	d87b      	bhi.n	8008ab4 <HAL_TIM_ConfigClockSource+0x168>
 80089bc:	2b60      	cmp	r3, #96	; 0x60
 80089be:	d050      	beq.n	8008a62 <HAL_TIM_ConfigClockSource+0x116>
 80089c0:	2b60      	cmp	r3, #96	; 0x60
 80089c2:	d877      	bhi.n	8008ab4 <HAL_TIM_ConfigClockSource+0x168>
 80089c4:	2b50      	cmp	r3, #80	; 0x50
 80089c6:	d03c      	beq.n	8008a42 <HAL_TIM_ConfigClockSource+0xf6>
 80089c8:	2b50      	cmp	r3, #80	; 0x50
 80089ca:	d873      	bhi.n	8008ab4 <HAL_TIM_ConfigClockSource+0x168>
 80089cc:	2b40      	cmp	r3, #64	; 0x40
 80089ce:	d058      	beq.n	8008a82 <HAL_TIM_ConfigClockSource+0x136>
 80089d0:	2b40      	cmp	r3, #64	; 0x40
 80089d2:	d86f      	bhi.n	8008ab4 <HAL_TIM_ConfigClockSource+0x168>
 80089d4:	2b30      	cmp	r3, #48	; 0x30
 80089d6:	d064      	beq.n	8008aa2 <HAL_TIM_ConfigClockSource+0x156>
 80089d8:	2b30      	cmp	r3, #48	; 0x30
 80089da:	d86b      	bhi.n	8008ab4 <HAL_TIM_ConfigClockSource+0x168>
 80089dc:	2b20      	cmp	r3, #32
 80089de:	d060      	beq.n	8008aa2 <HAL_TIM_ConfigClockSource+0x156>
 80089e0:	2b20      	cmp	r3, #32
 80089e2:	d867      	bhi.n	8008ab4 <HAL_TIM_ConfigClockSource+0x168>
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d05c      	beq.n	8008aa2 <HAL_TIM_ConfigClockSource+0x156>
 80089e8:	2b10      	cmp	r3, #16
 80089ea:	d05a      	beq.n	8008aa2 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80089ec:	e062      	b.n	8008ab4 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	6818      	ldr	r0, [r3, #0]
 80089f2:	683b      	ldr	r3, [r7, #0]
 80089f4:	6899      	ldr	r1, [r3, #8]
 80089f6:	683b      	ldr	r3, [r7, #0]
 80089f8:	685a      	ldr	r2, [r3, #4]
 80089fa:	683b      	ldr	r3, [r7, #0]
 80089fc:	68db      	ldr	r3, [r3, #12]
 80089fe:	f000 fc15 	bl	800922c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	689b      	ldr	r3, [r3, #8]
 8008a08:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008a10:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	68fa      	ldr	r2, [r7, #12]
 8008a18:	609a      	str	r2, [r3, #8]
      break;
 8008a1a:	e04e      	b.n	8008aba <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	6818      	ldr	r0, [r3, #0]
 8008a20:	683b      	ldr	r3, [r7, #0]
 8008a22:	6899      	ldr	r1, [r3, #8]
 8008a24:	683b      	ldr	r3, [r7, #0]
 8008a26:	685a      	ldr	r2, [r3, #4]
 8008a28:	683b      	ldr	r3, [r7, #0]
 8008a2a:	68db      	ldr	r3, [r3, #12]
 8008a2c:	f000 fbfe 	bl	800922c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	689a      	ldr	r2, [r3, #8]
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008a3e:	609a      	str	r2, [r3, #8]
      break;
 8008a40:	e03b      	b.n	8008aba <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	6818      	ldr	r0, [r3, #0]
 8008a46:	683b      	ldr	r3, [r7, #0]
 8008a48:	6859      	ldr	r1, [r3, #4]
 8008a4a:	683b      	ldr	r3, [r7, #0]
 8008a4c:	68db      	ldr	r3, [r3, #12]
 8008a4e:	461a      	mov	r2, r3
 8008a50:	f000 fb72 	bl	8009138 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	2150      	movs	r1, #80	; 0x50
 8008a5a:	4618      	mov	r0, r3
 8008a5c:	f000 fbcb 	bl	80091f6 <TIM_ITRx_SetConfig>
      break;
 8008a60:	e02b      	b.n	8008aba <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	6818      	ldr	r0, [r3, #0]
 8008a66:	683b      	ldr	r3, [r7, #0]
 8008a68:	6859      	ldr	r1, [r3, #4]
 8008a6a:	683b      	ldr	r3, [r7, #0]
 8008a6c:	68db      	ldr	r3, [r3, #12]
 8008a6e:	461a      	mov	r2, r3
 8008a70:	f000 fb91 	bl	8009196 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	2160      	movs	r1, #96	; 0x60
 8008a7a:	4618      	mov	r0, r3
 8008a7c:	f000 fbbb 	bl	80091f6 <TIM_ITRx_SetConfig>
      break;
 8008a80:	e01b      	b.n	8008aba <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	6818      	ldr	r0, [r3, #0]
 8008a86:	683b      	ldr	r3, [r7, #0]
 8008a88:	6859      	ldr	r1, [r3, #4]
 8008a8a:	683b      	ldr	r3, [r7, #0]
 8008a8c:	68db      	ldr	r3, [r3, #12]
 8008a8e:	461a      	mov	r2, r3
 8008a90:	f000 fb52 	bl	8009138 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	2140      	movs	r1, #64	; 0x40
 8008a9a:	4618      	mov	r0, r3
 8008a9c:	f000 fbab 	bl	80091f6 <TIM_ITRx_SetConfig>
      break;
 8008aa0:	e00b      	b.n	8008aba <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	681a      	ldr	r2, [r3, #0]
 8008aa6:	683b      	ldr	r3, [r7, #0]
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	4619      	mov	r1, r3
 8008aac:	4610      	mov	r0, r2
 8008aae:	f000 fba2 	bl	80091f6 <TIM_ITRx_SetConfig>
        break;
 8008ab2:	e002      	b.n	8008aba <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8008ab4:	bf00      	nop
 8008ab6:	e000      	b.n	8008aba <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8008ab8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	2201      	movs	r2, #1
 8008abe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	2200      	movs	r2, #0
 8008ac6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008aca:	2300      	movs	r3, #0
}
 8008acc:	4618      	mov	r0, r3
 8008ace:	3710      	adds	r7, #16
 8008ad0:	46bd      	mov	sp, r7
 8008ad2:	bd80      	pop	{r7, pc}
 8008ad4:	fffeff88 	.word	0xfffeff88

08008ad8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008ad8:	b480      	push	{r7}
 8008ada:	b083      	sub	sp, #12
 8008adc:	af00      	add	r7, sp, #0
 8008ade:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8008ae0:	bf00      	nop
 8008ae2:	370c      	adds	r7, #12
 8008ae4:	46bd      	mov	sp, r7
 8008ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aea:	4770      	bx	lr

08008aec <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008aec:	b480      	push	{r7}
 8008aee:	b083      	sub	sp, #12
 8008af0:	af00      	add	r7, sp, #0
 8008af2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008af4:	bf00      	nop
 8008af6:	370c      	adds	r7, #12
 8008af8:	46bd      	mov	sp, r7
 8008afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008afe:	4770      	bx	lr

08008b00 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008b00:	b480      	push	{r7}
 8008b02:	b083      	sub	sp, #12
 8008b04:	af00      	add	r7, sp, #0
 8008b06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008b08:	bf00      	nop
 8008b0a:	370c      	adds	r7, #12
 8008b0c:	46bd      	mov	sp, r7
 8008b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b12:	4770      	bx	lr

08008b14 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008b14:	b480      	push	{r7}
 8008b16:	b083      	sub	sp, #12
 8008b18:	af00      	add	r7, sp, #0
 8008b1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008b1c:	bf00      	nop
 8008b1e:	370c      	adds	r7, #12
 8008b20:	46bd      	mov	sp, r7
 8008b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b26:	4770      	bx	lr

08008b28 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008b28:	b480      	push	{r7}
 8008b2a:	b083      	sub	sp, #12
 8008b2c:	af00      	add	r7, sp, #0
 8008b2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008b30:	bf00      	nop
 8008b32:	370c      	adds	r7, #12
 8008b34:	46bd      	mov	sp, r7
 8008b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b3a:	4770      	bx	lr

08008b3c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008b3c:	b480      	push	{r7}
 8008b3e:	b085      	sub	sp, #20
 8008b40:	af00      	add	r7, sp, #0
 8008b42:	6078      	str	r0, [r7, #4]
 8008b44:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	4a40      	ldr	r2, [pc, #256]	; (8008c50 <TIM_Base_SetConfig+0x114>)
 8008b50:	4293      	cmp	r3, r2
 8008b52:	d013      	beq.n	8008b7c <TIM_Base_SetConfig+0x40>
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008b5a:	d00f      	beq.n	8008b7c <TIM_Base_SetConfig+0x40>
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	4a3d      	ldr	r2, [pc, #244]	; (8008c54 <TIM_Base_SetConfig+0x118>)
 8008b60:	4293      	cmp	r3, r2
 8008b62:	d00b      	beq.n	8008b7c <TIM_Base_SetConfig+0x40>
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	4a3c      	ldr	r2, [pc, #240]	; (8008c58 <TIM_Base_SetConfig+0x11c>)
 8008b68:	4293      	cmp	r3, r2
 8008b6a:	d007      	beq.n	8008b7c <TIM_Base_SetConfig+0x40>
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	4a3b      	ldr	r2, [pc, #236]	; (8008c5c <TIM_Base_SetConfig+0x120>)
 8008b70:	4293      	cmp	r3, r2
 8008b72:	d003      	beq.n	8008b7c <TIM_Base_SetConfig+0x40>
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	4a3a      	ldr	r2, [pc, #232]	; (8008c60 <TIM_Base_SetConfig+0x124>)
 8008b78:	4293      	cmp	r3, r2
 8008b7a:	d108      	bne.n	8008b8e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008b82:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008b84:	683b      	ldr	r3, [r7, #0]
 8008b86:	685b      	ldr	r3, [r3, #4]
 8008b88:	68fa      	ldr	r2, [r7, #12]
 8008b8a:	4313      	orrs	r3, r2
 8008b8c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	4a2f      	ldr	r2, [pc, #188]	; (8008c50 <TIM_Base_SetConfig+0x114>)
 8008b92:	4293      	cmp	r3, r2
 8008b94:	d02b      	beq.n	8008bee <TIM_Base_SetConfig+0xb2>
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008b9c:	d027      	beq.n	8008bee <TIM_Base_SetConfig+0xb2>
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	4a2c      	ldr	r2, [pc, #176]	; (8008c54 <TIM_Base_SetConfig+0x118>)
 8008ba2:	4293      	cmp	r3, r2
 8008ba4:	d023      	beq.n	8008bee <TIM_Base_SetConfig+0xb2>
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	4a2b      	ldr	r2, [pc, #172]	; (8008c58 <TIM_Base_SetConfig+0x11c>)
 8008baa:	4293      	cmp	r3, r2
 8008bac:	d01f      	beq.n	8008bee <TIM_Base_SetConfig+0xb2>
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	4a2a      	ldr	r2, [pc, #168]	; (8008c5c <TIM_Base_SetConfig+0x120>)
 8008bb2:	4293      	cmp	r3, r2
 8008bb4:	d01b      	beq.n	8008bee <TIM_Base_SetConfig+0xb2>
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	4a29      	ldr	r2, [pc, #164]	; (8008c60 <TIM_Base_SetConfig+0x124>)
 8008bba:	4293      	cmp	r3, r2
 8008bbc:	d017      	beq.n	8008bee <TIM_Base_SetConfig+0xb2>
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	4a28      	ldr	r2, [pc, #160]	; (8008c64 <TIM_Base_SetConfig+0x128>)
 8008bc2:	4293      	cmp	r3, r2
 8008bc4:	d013      	beq.n	8008bee <TIM_Base_SetConfig+0xb2>
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	4a27      	ldr	r2, [pc, #156]	; (8008c68 <TIM_Base_SetConfig+0x12c>)
 8008bca:	4293      	cmp	r3, r2
 8008bcc:	d00f      	beq.n	8008bee <TIM_Base_SetConfig+0xb2>
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	4a26      	ldr	r2, [pc, #152]	; (8008c6c <TIM_Base_SetConfig+0x130>)
 8008bd2:	4293      	cmp	r3, r2
 8008bd4:	d00b      	beq.n	8008bee <TIM_Base_SetConfig+0xb2>
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	4a25      	ldr	r2, [pc, #148]	; (8008c70 <TIM_Base_SetConfig+0x134>)
 8008bda:	4293      	cmp	r3, r2
 8008bdc:	d007      	beq.n	8008bee <TIM_Base_SetConfig+0xb2>
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	4a24      	ldr	r2, [pc, #144]	; (8008c74 <TIM_Base_SetConfig+0x138>)
 8008be2:	4293      	cmp	r3, r2
 8008be4:	d003      	beq.n	8008bee <TIM_Base_SetConfig+0xb2>
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	4a23      	ldr	r2, [pc, #140]	; (8008c78 <TIM_Base_SetConfig+0x13c>)
 8008bea:	4293      	cmp	r3, r2
 8008bec:	d108      	bne.n	8008c00 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008bf4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008bf6:	683b      	ldr	r3, [r7, #0]
 8008bf8:	68db      	ldr	r3, [r3, #12]
 8008bfa:	68fa      	ldr	r2, [r7, #12]
 8008bfc:	4313      	orrs	r3, r2
 8008bfe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008c06:	683b      	ldr	r3, [r7, #0]
 8008c08:	695b      	ldr	r3, [r3, #20]
 8008c0a:	4313      	orrs	r3, r2
 8008c0c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	68fa      	ldr	r2, [r7, #12]
 8008c12:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008c14:	683b      	ldr	r3, [r7, #0]
 8008c16:	689a      	ldr	r2, [r3, #8]
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008c1c:	683b      	ldr	r3, [r7, #0]
 8008c1e:	681a      	ldr	r2, [r3, #0]
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	4a0a      	ldr	r2, [pc, #40]	; (8008c50 <TIM_Base_SetConfig+0x114>)
 8008c28:	4293      	cmp	r3, r2
 8008c2a:	d003      	beq.n	8008c34 <TIM_Base_SetConfig+0xf8>
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	4a0c      	ldr	r2, [pc, #48]	; (8008c60 <TIM_Base_SetConfig+0x124>)
 8008c30:	4293      	cmp	r3, r2
 8008c32:	d103      	bne.n	8008c3c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008c34:	683b      	ldr	r3, [r7, #0]
 8008c36:	691a      	ldr	r2, [r3, #16]
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	2201      	movs	r2, #1
 8008c40:	615a      	str	r2, [r3, #20]
}
 8008c42:	bf00      	nop
 8008c44:	3714      	adds	r7, #20
 8008c46:	46bd      	mov	sp, r7
 8008c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c4c:	4770      	bx	lr
 8008c4e:	bf00      	nop
 8008c50:	40010000 	.word	0x40010000
 8008c54:	40000400 	.word	0x40000400
 8008c58:	40000800 	.word	0x40000800
 8008c5c:	40000c00 	.word	0x40000c00
 8008c60:	40010400 	.word	0x40010400
 8008c64:	40014000 	.word	0x40014000
 8008c68:	40014400 	.word	0x40014400
 8008c6c:	40014800 	.word	0x40014800
 8008c70:	40001800 	.word	0x40001800
 8008c74:	40001c00 	.word	0x40001c00
 8008c78:	40002000 	.word	0x40002000

08008c7c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008c7c:	b480      	push	{r7}
 8008c7e:	b087      	sub	sp, #28
 8008c80:	af00      	add	r7, sp, #0
 8008c82:	6078      	str	r0, [r7, #4]
 8008c84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	6a1b      	ldr	r3, [r3, #32]
 8008c8a:	f023 0201 	bic.w	r2, r3, #1
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	6a1b      	ldr	r3, [r3, #32]
 8008c96:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	685b      	ldr	r3, [r3, #4]
 8008c9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	699b      	ldr	r3, [r3, #24]
 8008ca2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008ca4:	68fa      	ldr	r2, [r7, #12]
 8008ca6:	4b2b      	ldr	r3, [pc, #172]	; (8008d54 <TIM_OC1_SetConfig+0xd8>)
 8008ca8:	4013      	ands	r3, r2
 8008caa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	f023 0303 	bic.w	r3, r3, #3
 8008cb2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008cb4:	683b      	ldr	r3, [r7, #0]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	68fa      	ldr	r2, [r7, #12]
 8008cba:	4313      	orrs	r3, r2
 8008cbc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008cbe:	697b      	ldr	r3, [r7, #20]
 8008cc0:	f023 0302 	bic.w	r3, r3, #2
 8008cc4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008cc6:	683b      	ldr	r3, [r7, #0]
 8008cc8:	689b      	ldr	r3, [r3, #8]
 8008cca:	697a      	ldr	r2, [r7, #20]
 8008ccc:	4313      	orrs	r3, r2
 8008cce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	4a21      	ldr	r2, [pc, #132]	; (8008d58 <TIM_OC1_SetConfig+0xdc>)
 8008cd4:	4293      	cmp	r3, r2
 8008cd6:	d003      	beq.n	8008ce0 <TIM_OC1_SetConfig+0x64>
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	4a20      	ldr	r2, [pc, #128]	; (8008d5c <TIM_OC1_SetConfig+0xe0>)
 8008cdc:	4293      	cmp	r3, r2
 8008cde:	d10c      	bne.n	8008cfa <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008ce0:	697b      	ldr	r3, [r7, #20]
 8008ce2:	f023 0308 	bic.w	r3, r3, #8
 8008ce6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008ce8:	683b      	ldr	r3, [r7, #0]
 8008cea:	68db      	ldr	r3, [r3, #12]
 8008cec:	697a      	ldr	r2, [r7, #20]
 8008cee:	4313      	orrs	r3, r2
 8008cf0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008cf2:	697b      	ldr	r3, [r7, #20]
 8008cf4:	f023 0304 	bic.w	r3, r3, #4
 8008cf8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	4a16      	ldr	r2, [pc, #88]	; (8008d58 <TIM_OC1_SetConfig+0xdc>)
 8008cfe:	4293      	cmp	r3, r2
 8008d00:	d003      	beq.n	8008d0a <TIM_OC1_SetConfig+0x8e>
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	4a15      	ldr	r2, [pc, #84]	; (8008d5c <TIM_OC1_SetConfig+0xe0>)
 8008d06:	4293      	cmp	r3, r2
 8008d08:	d111      	bne.n	8008d2e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008d0a:	693b      	ldr	r3, [r7, #16]
 8008d0c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008d10:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008d12:	693b      	ldr	r3, [r7, #16]
 8008d14:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008d18:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008d1a:	683b      	ldr	r3, [r7, #0]
 8008d1c:	695b      	ldr	r3, [r3, #20]
 8008d1e:	693a      	ldr	r2, [r7, #16]
 8008d20:	4313      	orrs	r3, r2
 8008d22:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008d24:	683b      	ldr	r3, [r7, #0]
 8008d26:	699b      	ldr	r3, [r3, #24]
 8008d28:	693a      	ldr	r2, [r7, #16]
 8008d2a:	4313      	orrs	r3, r2
 8008d2c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	693a      	ldr	r2, [r7, #16]
 8008d32:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	68fa      	ldr	r2, [r7, #12]
 8008d38:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008d3a:	683b      	ldr	r3, [r7, #0]
 8008d3c:	685a      	ldr	r2, [r3, #4]
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	697a      	ldr	r2, [r7, #20]
 8008d46:	621a      	str	r2, [r3, #32]
}
 8008d48:	bf00      	nop
 8008d4a:	371c      	adds	r7, #28
 8008d4c:	46bd      	mov	sp, r7
 8008d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d52:	4770      	bx	lr
 8008d54:	fffeff8f 	.word	0xfffeff8f
 8008d58:	40010000 	.word	0x40010000
 8008d5c:	40010400 	.word	0x40010400

08008d60 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008d60:	b480      	push	{r7}
 8008d62:	b087      	sub	sp, #28
 8008d64:	af00      	add	r7, sp, #0
 8008d66:	6078      	str	r0, [r7, #4]
 8008d68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	6a1b      	ldr	r3, [r3, #32]
 8008d6e:	f023 0210 	bic.w	r2, r3, #16
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	6a1b      	ldr	r3, [r3, #32]
 8008d7a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	685b      	ldr	r3, [r3, #4]
 8008d80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	699b      	ldr	r3, [r3, #24]
 8008d86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008d88:	68fa      	ldr	r2, [r7, #12]
 8008d8a:	4b2e      	ldr	r3, [pc, #184]	; (8008e44 <TIM_OC2_SetConfig+0xe4>)
 8008d8c:	4013      	ands	r3, r2
 8008d8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008d96:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008d98:	683b      	ldr	r3, [r7, #0]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	021b      	lsls	r3, r3, #8
 8008d9e:	68fa      	ldr	r2, [r7, #12]
 8008da0:	4313      	orrs	r3, r2
 8008da2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008da4:	697b      	ldr	r3, [r7, #20]
 8008da6:	f023 0320 	bic.w	r3, r3, #32
 8008daa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008dac:	683b      	ldr	r3, [r7, #0]
 8008dae:	689b      	ldr	r3, [r3, #8]
 8008db0:	011b      	lsls	r3, r3, #4
 8008db2:	697a      	ldr	r2, [r7, #20]
 8008db4:	4313      	orrs	r3, r2
 8008db6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	4a23      	ldr	r2, [pc, #140]	; (8008e48 <TIM_OC2_SetConfig+0xe8>)
 8008dbc:	4293      	cmp	r3, r2
 8008dbe:	d003      	beq.n	8008dc8 <TIM_OC2_SetConfig+0x68>
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	4a22      	ldr	r2, [pc, #136]	; (8008e4c <TIM_OC2_SetConfig+0xec>)
 8008dc4:	4293      	cmp	r3, r2
 8008dc6:	d10d      	bne.n	8008de4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008dc8:	697b      	ldr	r3, [r7, #20]
 8008dca:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008dce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008dd0:	683b      	ldr	r3, [r7, #0]
 8008dd2:	68db      	ldr	r3, [r3, #12]
 8008dd4:	011b      	lsls	r3, r3, #4
 8008dd6:	697a      	ldr	r2, [r7, #20]
 8008dd8:	4313      	orrs	r3, r2
 8008dda:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008ddc:	697b      	ldr	r3, [r7, #20]
 8008dde:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008de2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	4a18      	ldr	r2, [pc, #96]	; (8008e48 <TIM_OC2_SetConfig+0xe8>)
 8008de8:	4293      	cmp	r3, r2
 8008dea:	d003      	beq.n	8008df4 <TIM_OC2_SetConfig+0x94>
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	4a17      	ldr	r2, [pc, #92]	; (8008e4c <TIM_OC2_SetConfig+0xec>)
 8008df0:	4293      	cmp	r3, r2
 8008df2:	d113      	bne.n	8008e1c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008df4:	693b      	ldr	r3, [r7, #16]
 8008df6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008dfa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008dfc:	693b      	ldr	r3, [r7, #16]
 8008dfe:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008e02:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008e04:	683b      	ldr	r3, [r7, #0]
 8008e06:	695b      	ldr	r3, [r3, #20]
 8008e08:	009b      	lsls	r3, r3, #2
 8008e0a:	693a      	ldr	r2, [r7, #16]
 8008e0c:	4313      	orrs	r3, r2
 8008e0e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008e10:	683b      	ldr	r3, [r7, #0]
 8008e12:	699b      	ldr	r3, [r3, #24]
 8008e14:	009b      	lsls	r3, r3, #2
 8008e16:	693a      	ldr	r2, [r7, #16]
 8008e18:	4313      	orrs	r3, r2
 8008e1a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	693a      	ldr	r2, [r7, #16]
 8008e20:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	68fa      	ldr	r2, [r7, #12]
 8008e26:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008e28:	683b      	ldr	r3, [r7, #0]
 8008e2a:	685a      	ldr	r2, [r3, #4]
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	697a      	ldr	r2, [r7, #20]
 8008e34:	621a      	str	r2, [r3, #32]
}
 8008e36:	bf00      	nop
 8008e38:	371c      	adds	r7, #28
 8008e3a:	46bd      	mov	sp, r7
 8008e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e40:	4770      	bx	lr
 8008e42:	bf00      	nop
 8008e44:	feff8fff 	.word	0xfeff8fff
 8008e48:	40010000 	.word	0x40010000
 8008e4c:	40010400 	.word	0x40010400

08008e50 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008e50:	b480      	push	{r7}
 8008e52:	b087      	sub	sp, #28
 8008e54:	af00      	add	r7, sp, #0
 8008e56:	6078      	str	r0, [r7, #4]
 8008e58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	6a1b      	ldr	r3, [r3, #32]
 8008e5e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	6a1b      	ldr	r3, [r3, #32]
 8008e6a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	685b      	ldr	r3, [r3, #4]
 8008e70:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	69db      	ldr	r3, [r3, #28]
 8008e76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008e78:	68fa      	ldr	r2, [r7, #12]
 8008e7a:	4b2d      	ldr	r3, [pc, #180]	; (8008f30 <TIM_OC3_SetConfig+0xe0>)
 8008e7c:	4013      	ands	r3, r2
 8008e7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	f023 0303 	bic.w	r3, r3, #3
 8008e86:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008e88:	683b      	ldr	r3, [r7, #0]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	68fa      	ldr	r2, [r7, #12]
 8008e8e:	4313      	orrs	r3, r2
 8008e90:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008e92:	697b      	ldr	r3, [r7, #20]
 8008e94:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008e98:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008e9a:	683b      	ldr	r3, [r7, #0]
 8008e9c:	689b      	ldr	r3, [r3, #8]
 8008e9e:	021b      	lsls	r3, r3, #8
 8008ea0:	697a      	ldr	r2, [r7, #20]
 8008ea2:	4313      	orrs	r3, r2
 8008ea4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	4a22      	ldr	r2, [pc, #136]	; (8008f34 <TIM_OC3_SetConfig+0xe4>)
 8008eaa:	4293      	cmp	r3, r2
 8008eac:	d003      	beq.n	8008eb6 <TIM_OC3_SetConfig+0x66>
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	4a21      	ldr	r2, [pc, #132]	; (8008f38 <TIM_OC3_SetConfig+0xe8>)
 8008eb2:	4293      	cmp	r3, r2
 8008eb4:	d10d      	bne.n	8008ed2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008eb6:	697b      	ldr	r3, [r7, #20]
 8008eb8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008ebc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008ebe:	683b      	ldr	r3, [r7, #0]
 8008ec0:	68db      	ldr	r3, [r3, #12]
 8008ec2:	021b      	lsls	r3, r3, #8
 8008ec4:	697a      	ldr	r2, [r7, #20]
 8008ec6:	4313      	orrs	r3, r2
 8008ec8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008eca:	697b      	ldr	r3, [r7, #20]
 8008ecc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008ed0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	4a17      	ldr	r2, [pc, #92]	; (8008f34 <TIM_OC3_SetConfig+0xe4>)
 8008ed6:	4293      	cmp	r3, r2
 8008ed8:	d003      	beq.n	8008ee2 <TIM_OC3_SetConfig+0x92>
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	4a16      	ldr	r2, [pc, #88]	; (8008f38 <TIM_OC3_SetConfig+0xe8>)
 8008ede:	4293      	cmp	r3, r2
 8008ee0:	d113      	bne.n	8008f0a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008ee2:	693b      	ldr	r3, [r7, #16]
 8008ee4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008ee8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008eea:	693b      	ldr	r3, [r7, #16]
 8008eec:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008ef0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008ef2:	683b      	ldr	r3, [r7, #0]
 8008ef4:	695b      	ldr	r3, [r3, #20]
 8008ef6:	011b      	lsls	r3, r3, #4
 8008ef8:	693a      	ldr	r2, [r7, #16]
 8008efa:	4313      	orrs	r3, r2
 8008efc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008efe:	683b      	ldr	r3, [r7, #0]
 8008f00:	699b      	ldr	r3, [r3, #24]
 8008f02:	011b      	lsls	r3, r3, #4
 8008f04:	693a      	ldr	r2, [r7, #16]
 8008f06:	4313      	orrs	r3, r2
 8008f08:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	693a      	ldr	r2, [r7, #16]
 8008f0e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	68fa      	ldr	r2, [r7, #12]
 8008f14:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008f16:	683b      	ldr	r3, [r7, #0]
 8008f18:	685a      	ldr	r2, [r3, #4]
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	697a      	ldr	r2, [r7, #20]
 8008f22:	621a      	str	r2, [r3, #32]
}
 8008f24:	bf00      	nop
 8008f26:	371c      	adds	r7, #28
 8008f28:	46bd      	mov	sp, r7
 8008f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f2e:	4770      	bx	lr
 8008f30:	fffeff8f 	.word	0xfffeff8f
 8008f34:	40010000 	.word	0x40010000
 8008f38:	40010400 	.word	0x40010400

08008f3c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008f3c:	b480      	push	{r7}
 8008f3e:	b087      	sub	sp, #28
 8008f40:	af00      	add	r7, sp, #0
 8008f42:	6078      	str	r0, [r7, #4]
 8008f44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	6a1b      	ldr	r3, [r3, #32]
 8008f4a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	6a1b      	ldr	r3, [r3, #32]
 8008f56:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	685b      	ldr	r3, [r3, #4]
 8008f5c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	69db      	ldr	r3, [r3, #28]
 8008f62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008f64:	68fa      	ldr	r2, [r7, #12]
 8008f66:	4b1e      	ldr	r3, [pc, #120]	; (8008fe0 <TIM_OC4_SetConfig+0xa4>)
 8008f68:	4013      	ands	r3, r2
 8008f6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008f72:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008f74:	683b      	ldr	r3, [r7, #0]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	021b      	lsls	r3, r3, #8
 8008f7a:	68fa      	ldr	r2, [r7, #12]
 8008f7c:	4313      	orrs	r3, r2
 8008f7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008f80:	693b      	ldr	r3, [r7, #16]
 8008f82:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008f86:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008f88:	683b      	ldr	r3, [r7, #0]
 8008f8a:	689b      	ldr	r3, [r3, #8]
 8008f8c:	031b      	lsls	r3, r3, #12
 8008f8e:	693a      	ldr	r2, [r7, #16]
 8008f90:	4313      	orrs	r3, r2
 8008f92:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	4a13      	ldr	r2, [pc, #76]	; (8008fe4 <TIM_OC4_SetConfig+0xa8>)
 8008f98:	4293      	cmp	r3, r2
 8008f9a:	d003      	beq.n	8008fa4 <TIM_OC4_SetConfig+0x68>
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	4a12      	ldr	r2, [pc, #72]	; (8008fe8 <TIM_OC4_SetConfig+0xac>)
 8008fa0:	4293      	cmp	r3, r2
 8008fa2:	d109      	bne.n	8008fb8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008fa4:	697b      	ldr	r3, [r7, #20]
 8008fa6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008faa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008fac:	683b      	ldr	r3, [r7, #0]
 8008fae:	695b      	ldr	r3, [r3, #20]
 8008fb0:	019b      	lsls	r3, r3, #6
 8008fb2:	697a      	ldr	r2, [r7, #20]
 8008fb4:	4313      	orrs	r3, r2
 8008fb6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	697a      	ldr	r2, [r7, #20]
 8008fbc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	68fa      	ldr	r2, [r7, #12]
 8008fc2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008fc4:	683b      	ldr	r3, [r7, #0]
 8008fc6:	685a      	ldr	r2, [r3, #4]
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	693a      	ldr	r2, [r7, #16]
 8008fd0:	621a      	str	r2, [r3, #32]
}
 8008fd2:	bf00      	nop
 8008fd4:	371c      	adds	r7, #28
 8008fd6:	46bd      	mov	sp, r7
 8008fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fdc:	4770      	bx	lr
 8008fde:	bf00      	nop
 8008fe0:	feff8fff 	.word	0xfeff8fff
 8008fe4:	40010000 	.word	0x40010000
 8008fe8:	40010400 	.word	0x40010400

08008fec <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8008fec:	b480      	push	{r7}
 8008fee:	b087      	sub	sp, #28
 8008ff0:	af00      	add	r7, sp, #0
 8008ff2:	6078      	str	r0, [r7, #4]
 8008ff4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	6a1b      	ldr	r3, [r3, #32]
 8008ffa:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	6a1b      	ldr	r3, [r3, #32]
 8009006:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	685b      	ldr	r3, [r3, #4]
 800900c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009012:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009014:	68fa      	ldr	r2, [r7, #12]
 8009016:	4b1b      	ldr	r3, [pc, #108]	; (8009084 <TIM_OC5_SetConfig+0x98>)
 8009018:	4013      	ands	r3, r2
 800901a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800901c:	683b      	ldr	r3, [r7, #0]
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	68fa      	ldr	r2, [r7, #12]
 8009022:	4313      	orrs	r3, r2
 8009024:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8009026:	693b      	ldr	r3, [r7, #16]
 8009028:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800902c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800902e:	683b      	ldr	r3, [r7, #0]
 8009030:	689b      	ldr	r3, [r3, #8]
 8009032:	041b      	lsls	r3, r3, #16
 8009034:	693a      	ldr	r2, [r7, #16]
 8009036:	4313      	orrs	r3, r2
 8009038:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	4a12      	ldr	r2, [pc, #72]	; (8009088 <TIM_OC5_SetConfig+0x9c>)
 800903e:	4293      	cmp	r3, r2
 8009040:	d003      	beq.n	800904a <TIM_OC5_SetConfig+0x5e>
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	4a11      	ldr	r2, [pc, #68]	; (800908c <TIM_OC5_SetConfig+0xa0>)
 8009046:	4293      	cmp	r3, r2
 8009048:	d109      	bne.n	800905e <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800904a:	697b      	ldr	r3, [r7, #20]
 800904c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009050:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8009052:	683b      	ldr	r3, [r7, #0]
 8009054:	695b      	ldr	r3, [r3, #20]
 8009056:	021b      	lsls	r3, r3, #8
 8009058:	697a      	ldr	r2, [r7, #20]
 800905a:	4313      	orrs	r3, r2
 800905c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	697a      	ldr	r2, [r7, #20]
 8009062:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	68fa      	ldr	r2, [r7, #12]
 8009068:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800906a:	683b      	ldr	r3, [r7, #0]
 800906c:	685a      	ldr	r2, [r3, #4]
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	693a      	ldr	r2, [r7, #16]
 8009076:	621a      	str	r2, [r3, #32]
}
 8009078:	bf00      	nop
 800907a:	371c      	adds	r7, #28
 800907c:	46bd      	mov	sp, r7
 800907e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009082:	4770      	bx	lr
 8009084:	fffeff8f 	.word	0xfffeff8f
 8009088:	40010000 	.word	0x40010000
 800908c:	40010400 	.word	0x40010400

08009090 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8009090:	b480      	push	{r7}
 8009092:	b087      	sub	sp, #28
 8009094:	af00      	add	r7, sp, #0
 8009096:	6078      	str	r0, [r7, #4]
 8009098:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	6a1b      	ldr	r3, [r3, #32]
 800909e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	6a1b      	ldr	r3, [r3, #32]
 80090aa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	685b      	ldr	r3, [r3, #4]
 80090b0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80090b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80090b8:	68fa      	ldr	r2, [r7, #12]
 80090ba:	4b1c      	ldr	r3, [pc, #112]	; (800912c <TIM_OC6_SetConfig+0x9c>)
 80090bc:	4013      	ands	r3, r2
 80090be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80090c0:	683b      	ldr	r3, [r7, #0]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	021b      	lsls	r3, r3, #8
 80090c6:	68fa      	ldr	r2, [r7, #12]
 80090c8:	4313      	orrs	r3, r2
 80090ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80090cc:	693b      	ldr	r3, [r7, #16]
 80090ce:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80090d2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80090d4:	683b      	ldr	r3, [r7, #0]
 80090d6:	689b      	ldr	r3, [r3, #8]
 80090d8:	051b      	lsls	r3, r3, #20
 80090da:	693a      	ldr	r2, [r7, #16]
 80090dc:	4313      	orrs	r3, r2
 80090de:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	4a13      	ldr	r2, [pc, #76]	; (8009130 <TIM_OC6_SetConfig+0xa0>)
 80090e4:	4293      	cmp	r3, r2
 80090e6:	d003      	beq.n	80090f0 <TIM_OC6_SetConfig+0x60>
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	4a12      	ldr	r2, [pc, #72]	; (8009134 <TIM_OC6_SetConfig+0xa4>)
 80090ec:	4293      	cmp	r3, r2
 80090ee:	d109      	bne.n	8009104 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80090f0:	697b      	ldr	r3, [r7, #20]
 80090f2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80090f6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80090f8:	683b      	ldr	r3, [r7, #0]
 80090fa:	695b      	ldr	r3, [r3, #20]
 80090fc:	029b      	lsls	r3, r3, #10
 80090fe:	697a      	ldr	r2, [r7, #20]
 8009100:	4313      	orrs	r3, r2
 8009102:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	697a      	ldr	r2, [r7, #20]
 8009108:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	68fa      	ldr	r2, [r7, #12]
 800910e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009110:	683b      	ldr	r3, [r7, #0]
 8009112:	685a      	ldr	r2, [r3, #4]
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	693a      	ldr	r2, [r7, #16]
 800911c:	621a      	str	r2, [r3, #32]
}
 800911e:	bf00      	nop
 8009120:	371c      	adds	r7, #28
 8009122:	46bd      	mov	sp, r7
 8009124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009128:	4770      	bx	lr
 800912a:	bf00      	nop
 800912c:	feff8fff 	.word	0xfeff8fff
 8009130:	40010000 	.word	0x40010000
 8009134:	40010400 	.word	0x40010400

08009138 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009138:	b480      	push	{r7}
 800913a:	b087      	sub	sp, #28
 800913c:	af00      	add	r7, sp, #0
 800913e:	60f8      	str	r0, [r7, #12]
 8009140:	60b9      	str	r1, [r7, #8]
 8009142:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	6a1b      	ldr	r3, [r3, #32]
 8009148:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	6a1b      	ldr	r3, [r3, #32]
 800914e:	f023 0201 	bic.w	r2, r3, #1
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	699b      	ldr	r3, [r3, #24]
 800915a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800915c:	693b      	ldr	r3, [r7, #16]
 800915e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009162:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	011b      	lsls	r3, r3, #4
 8009168:	693a      	ldr	r2, [r7, #16]
 800916a:	4313      	orrs	r3, r2
 800916c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800916e:	697b      	ldr	r3, [r7, #20]
 8009170:	f023 030a 	bic.w	r3, r3, #10
 8009174:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009176:	697a      	ldr	r2, [r7, #20]
 8009178:	68bb      	ldr	r3, [r7, #8]
 800917a:	4313      	orrs	r3, r2
 800917c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	693a      	ldr	r2, [r7, #16]
 8009182:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	697a      	ldr	r2, [r7, #20]
 8009188:	621a      	str	r2, [r3, #32]
}
 800918a:	bf00      	nop
 800918c:	371c      	adds	r7, #28
 800918e:	46bd      	mov	sp, r7
 8009190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009194:	4770      	bx	lr

08009196 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009196:	b480      	push	{r7}
 8009198:	b087      	sub	sp, #28
 800919a:	af00      	add	r7, sp, #0
 800919c:	60f8      	str	r0, [r7, #12]
 800919e:	60b9      	str	r1, [r7, #8]
 80091a0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	6a1b      	ldr	r3, [r3, #32]
 80091a6:	f023 0210 	bic.w	r2, r3, #16
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	699b      	ldr	r3, [r3, #24]
 80091b2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	6a1b      	ldr	r3, [r3, #32]
 80091b8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80091ba:	697b      	ldr	r3, [r7, #20]
 80091bc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80091c0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	031b      	lsls	r3, r3, #12
 80091c6:	697a      	ldr	r2, [r7, #20]
 80091c8:	4313      	orrs	r3, r2
 80091ca:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80091cc:	693b      	ldr	r3, [r7, #16]
 80091ce:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80091d2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80091d4:	68bb      	ldr	r3, [r7, #8]
 80091d6:	011b      	lsls	r3, r3, #4
 80091d8:	693a      	ldr	r2, [r7, #16]
 80091da:	4313      	orrs	r3, r2
 80091dc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	697a      	ldr	r2, [r7, #20]
 80091e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	693a      	ldr	r2, [r7, #16]
 80091e8:	621a      	str	r2, [r3, #32]
}
 80091ea:	bf00      	nop
 80091ec:	371c      	adds	r7, #28
 80091ee:	46bd      	mov	sp, r7
 80091f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091f4:	4770      	bx	lr

080091f6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80091f6:	b480      	push	{r7}
 80091f8:	b085      	sub	sp, #20
 80091fa:	af00      	add	r7, sp, #0
 80091fc:	6078      	str	r0, [r7, #4]
 80091fe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	689b      	ldr	r3, [r3, #8]
 8009204:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800920c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800920e:	683a      	ldr	r2, [r7, #0]
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	4313      	orrs	r3, r2
 8009214:	f043 0307 	orr.w	r3, r3, #7
 8009218:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	68fa      	ldr	r2, [r7, #12]
 800921e:	609a      	str	r2, [r3, #8]
}
 8009220:	bf00      	nop
 8009222:	3714      	adds	r7, #20
 8009224:	46bd      	mov	sp, r7
 8009226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800922a:	4770      	bx	lr

0800922c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800922c:	b480      	push	{r7}
 800922e:	b087      	sub	sp, #28
 8009230:	af00      	add	r7, sp, #0
 8009232:	60f8      	str	r0, [r7, #12]
 8009234:	60b9      	str	r1, [r7, #8]
 8009236:	607a      	str	r2, [r7, #4]
 8009238:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	689b      	ldr	r3, [r3, #8]
 800923e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009240:	697b      	ldr	r3, [r7, #20]
 8009242:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009246:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009248:	683b      	ldr	r3, [r7, #0]
 800924a:	021a      	lsls	r2, r3, #8
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	431a      	orrs	r2, r3
 8009250:	68bb      	ldr	r3, [r7, #8]
 8009252:	4313      	orrs	r3, r2
 8009254:	697a      	ldr	r2, [r7, #20]
 8009256:	4313      	orrs	r3, r2
 8009258:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	697a      	ldr	r2, [r7, #20]
 800925e:	609a      	str	r2, [r3, #8]
}
 8009260:	bf00      	nop
 8009262:	371c      	adds	r7, #28
 8009264:	46bd      	mov	sp, r7
 8009266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800926a:	4770      	bx	lr

0800926c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800926c:	b480      	push	{r7}
 800926e:	b087      	sub	sp, #28
 8009270:	af00      	add	r7, sp, #0
 8009272:	60f8      	str	r0, [r7, #12]
 8009274:	60b9      	str	r1, [r7, #8]
 8009276:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009278:	68bb      	ldr	r3, [r7, #8]
 800927a:	f003 031f 	and.w	r3, r3, #31
 800927e:	2201      	movs	r2, #1
 8009280:	fa02 f303 	lsl.w	r3, r2, r3
 8009284:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	6a1a      	ldr	r2, [r3, #32]
 800928a:	697b      	ldr	r3, [r7, #20]
 800928c:	43db      	mvns	r3, r3
 800928e:	401a      	ands	r2, r3
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	6a1a      	ldr	r2, [r3, #32]
 8009298:	68bb      	ldr	r3, [r7, #8]
 800929a:	f003 031f 	and.w	r3, r3, #31
 800929e:	6879      	ldr	r1, [r7, #4]
 80092a0:	fa01 f303 	lsl.w	r3, r1, r3
 80092a4:	431a      	orrs	r2, r3
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	621a      	str	r2, [r3, #32]
}
 80092aa:	bf00      	nop
 80092ac:	371c      	adds	r7, #28
 80092ae:	46bd      	mov	sp, r7
 80092b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092b4:	4770      	bx	lr
	...

080092b8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80092b8:	b480      	push	{r7}
 80092ba:	b085      	sub	sp, #20
 80092bc:	af00      	add	r7, sp, #0
 80092be:	6078      	str	r0, [r7, #4]
 80092c0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80092c8:	2b01      	cmp	r3, #1
 80092ca:	d101      	bne.n	80092d0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80092cc:	2302      	movs	r3, #2
 80092ce:	e06d      	b.n	80093ac <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	2201      	movs	r2, #1
 80092d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	2202      	movs	r2, #2
 80092dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	685b      	ldr	r3, [r3, #4]
 80092e6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	689b      	ldr	r3, [r3, #8]
 80092ee:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	4a30      	ldr	r2, [pc, #192]	; (80093b8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80092f6:	4293      	cmp	r3, r2
 80092f8:	d004      	beq.n	8009304 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	4a2f      	ldr	r2, [pc, #188]	; (80093bc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8009300:	4293      	cmp	r3, r2
 8009302:	d108      	bne.n	8009316 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800930a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800930c:	683b      	ldr	r3, [r7, #0]
 800930e:	685b      	ldr	r3, [r3, #4]
 8009310:	68fa      	ldr	r2, [r7, #12]
 8009312:	4313      	orrs	r3, r2
 8009314:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800931c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800931e:	683b      	ldr	r3, [r7, #0]
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	68fa      	ldr	r2, [r7, #12]
 8009324:	4313      	orrs	r3, r2
 8009326:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	68fa      	ldr	r2, [r7, #12]
 800932e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	4a20      	ldr	r2, [pc, #128]	; (80093b8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8009336:	4293      	cmp	r3, r2
 8009338:	d022      	beq.n	8009380 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009342:	d01d      	beq.n	8009380 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	4a1d      	ldr	r2, [pc, #116]	; (80093c0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800934a:	4293      	cmp	r3, r2
 800934c:	d018      	beq.n	8009380 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	4a1c      	ldr	r2, [pc, #112]	; (80093c4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8009354:	4293      	cmp	r3, r2
 8009356:	d013      	beq.n	8009380 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	4a1a      	ldr	r2, [pc, #104]	; (80093c8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800935e:	4293      	cmp	r3, r2
 8009360:	d00e      	beq.n	8009380 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	4a15      	ldr	r2, [pc, #84]	; (80093bc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8009368:	4293      	cmp	r3, r2
 800936a:	d009      	beq.n	8009380 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	4a16      	ldr	r2, [pc, #88]	; (80093cc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8009372:	4293      	cmp	r3, r2
 8009374:	d004      	beq.n	8009380 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	4a15      	ldr	r2, [pc, #84]	; (80093d0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800937c:	4293      	cmp	r3, r2
 800937e:	d10c      	bne.n	800939a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009380:	68bb      	ldr	r3, [r7, #8]
 8009382:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009386:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009388:	683b      	ldr	r3, [r7, #0]
 800938a:	689b      	ldr	r3, [r3, #8]
 800938c:	68ba      	ldr	r2, [r7, #8]
 800938e:	4313      	orrs	r3, r2
 8009390:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	68ba      	ldr	r2, [r7, #8]
 8009398:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	2201      	movs	r2, #1
 800939e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	2200      	movs	r2, #0
 80093a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80093aa:	2300      	movs	r3, #0
}
 80093ac:	4618      	mov	r0, r3
 80093ae:	3714      	adds	r7, #20
 80093b0:	46bd      	mov	sp, r7
 80093b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093b6:	4770      	bx	lr
 80093b8:	40010000 	.word	0x40010000
 80093bc:	40010400 	.word	0x40010400
 80093c0:	40000400 	.word	0x40000400
 80093c4:	40000800 	.word	0x40000800
 80093c8:	40000c00 	.word	0x40000c00
 80093cc:	40014000 	.word	0x40014000
 80093d0:	40001800 	.word	0x40001800

080093d4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80093d4:	b480      	push	{r7}
 80093d6:	b083      	sub	sp, #12
 80093d8:	af00      	add	r7, sp, #0
 80093da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80093dc:	bf00      	nop
 80093de:	370c      	adds	r7, #12
 80093e0:	46bd      	mov	sp, r7
 80093e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093e6:	4770      	bx	lr

080093e8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80093e8:	b480      	push	{r7}
 80093ea:	b083      	sub	sp, #12
 80093ec:	af00      	add	r7, sp, #0
 80093ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80093f0:	bf00      	nop
 80093f2:	370c      	adds	r7, #12
 80093f4:	46bd      	mov	sp, r7
 80093f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093fa:	4770      	bx	lr

080093fc <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80093fc:	b480      	push	{r7}
 80093fe:	b083      	sub	sp, #12
 8009400:	af00      	add	r7, sp, #0
 8009402:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009404:	bf00      	nop
 8009406:	370c      	adds	r7, #12
 8009408:	46bd      	mov	sp, r7
 800940a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800940e:	4770      	bx	lr

08009410 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009410:	b580      	push	{r7, lr}
 8009412:	b082      	sub	sp, #8
 8009414:	af00      	add	r7, sp, #0
 8009416:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	2b00      	cmp	r3, #0
 800941c:	d101      	bne.n	8009422 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800941e:	2301      	movs	r3, #1
 8009420:	e040      	b.n	80094a4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009426:	2b00      	cmp	r3, #0
 8009428:	d106      	bne.n	8009438 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	2200      	movs	r2, #0
 800942e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009432:	6878      	ldr	r0, [r7, #4]
 8009434:	f7fa fda4 	bl	8003f80 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	2224      	movs	r2, #36	; 0x24
 800943c:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	681a      	ldr	r2, [r3, #0]
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	f022 0201 	bic.w	r2, r2, #1
 800944c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800944e:	6878      	ldr	r0, [r7, #4]
 8009450:	f000 f990 	bl	8009774 <UART_SetConfig>
 8009454:	4603      	mov	r3, r0
 8009456:	2b01      	cmp	r3, #1
 8009458:	d101      	bne.n	800945e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800945a:	2301      	movs	r3, #1
 800945c:	e022      	b.n	80094a4 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009462:	2b00      	cmp	r3, #0
 8009464:	d002      	beq.n	800946c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8009466:	6878      	ldr	r0, [r7, #4]
 8009468:	f000 fbe6 	bl	8009c38 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	685a      	ldr	r2, [r3, #4]
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800947a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	689a      	ldr	r2, [r3, #8]
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800948a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	681a      	ldr	r2, [r3, #0]
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	f042 0201 	orr.w	r2, r2, #1
 800949a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800949c:	6878      	ldr	r0, [r7, #4]
 800949e:	f000 fc6d 	bl	8009d7c <UART_CheckIdleState>
 80094a2:	4603      	mov	r3, r0
}
 80094a4:	4618      	mov	r0, r3
 80094a6:	3708      	adds	r7, #8
 80094a8:	46bd      	mov	sp, r7
 80094aa:	bd80      	pop	{r7, pc}

080094ac <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80094ac:	b580      	push	{r7, lr}
 80094ae:	b08a      	sub	sp, #40	; 0x28
 80094b0:	af02      	add	r7, sp, #8
 80094b2:	60f8      	str	r0, [r7, #12]
 80094b4:	60b9      	str	r1, [r7, #8]
 80094b6:	603b      	str	r3, [r7, #0]
 80094b8:	4613      	mov	r3, r2
 80094ba:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80094c0:	2b20      	cmp	r3, #32
 80094c2:	f040 8081 	bne.w	80095c8 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 80094c6:	68bb      	ldr	r3, [r7, #8]
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d002      	beq.n	80094d2 <HAL_UART_Transmit+0x26>
 80094cc:	88fb      	ldrh	r3, [r7, #6]
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d101      	bne.n	80094d6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80094d2:	2301      	movs	r3, #1
 80094d4:	e079      	b.n	80095ca <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 80094d6:	68fb      	ldr	r3, [r7, #12]
 80094d8:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80094dc:	2b01      	cmp	r3, #1
 80094de:	d101      	bne.n	80094e4 <HAL_UART_Transmit+0x38>
 80094e0:	2302      	movs	r3, #2
 80094e2:	e072      	b.n	80095ca <HAL_UART_Transmit+0x11e>
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	2201      	movs	r2, #1
 80094e8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	2200      	movs	r2, #0
 80094f0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	2221      	movs	r2, #33	; 0x21
 80094f8:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80094fa:	f7fb fd6f 	bl	8004fdc <HAL_GetTick>
 80094fe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009500:	68fb      	ldr	r3, [r7, #12]
 8009502:	88fa      	ldrh	r2, [r7, #6]
 8009504:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	88fa      	ldrh	r2, [r7, #6]
 800950c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009510:	68fb      	ldr	r3, [r7, #12]
 8009512:	689b      	ldr	r3, [r3, #8]
 8009514:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009518:	d108      	bne.n	800952c <HAL_UART_Transmit+0x80>
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	691b      	ldr	r3, [r3, #16]
 800951e:	2b00      	cmp	r3, #0
 8009520:	d104      	bne.n	800952c <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8009522:	2300      	movs	r3, #0
 8009524:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8009526:	68bb      	ldr	r3, [r7, #8]
 8009528:	61bb      	str	r3, [r7, #24]
 800952a:	e003      	b.n	8009534 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 800952c:	68bb      	ldr	r3, [r7, #8]
 800952e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009530:	2300      	movs	r3, #0
 8009532:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	2200      	movs	r2, #0
 8009538:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 800953c:	e02c      	b.n	8009598 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800953e:	683b      	ldr	r3, [r7, #0]
 8009540:	9300      	str	r3, [sp, #0]
 8009542:	697b      	ldr	r3, [r7, #20]
 8009544:	2200      	movs	r2, #0
 8009546:	2180      	movs	r1, #128	; 0x80
 8009548:	68f8      	ldr	r0, [r7, #12]
 800954a:	f000 fc60 	bl	8009e0e <UART_WaitOnFlagUntilTimeout>
 800954e:	4603      	mov	r3, r0
 8009550:	2b00      	cmp	r3, #0
 8009552:	d001      	beq.n	8009558 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8009554:	2303      	movs	r3, #3
 8009556:	e038      	b.n	80095ca <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8009558:	69fb      	ldr	r3, [r7, #28]
 800955a:	2b00      	cmp	r3, #0
 800955c:	d10b      	bne.n	8009576 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800955e:	69bb      	ldr	r3, [r7, #24]
 8009560:	881b      	ldrh	r3, [r3, #0]
 8009562:	461a      	mov	r2, r3
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800956c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800956e:	69bb      	ldr	r3, [r7, #24]
 8009570:	3302      	adds	r3, #2
 8009572:	61bb      	str	r3, [r7, #24]
 8009574:	e007      	b.n	8009586 <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009576:	69fb      	ldr	r3, [r7, #28]
 8009578:	781a      	ldrb	r2, [r3, #0]
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8009580:	69fb      	ldr	r3, [r7, #28]
 8009582:	3301      	adds	r3, #1
 8009584:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800958c:	b29b      	uxth	r3, r3
 800958e:	3b01      	subs	r3, #1
 8009590:	b29a      	uxth	r2, r3
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800959e:	b29b      	uxth	r3, r3
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	d1cc      	bne.n	800953e <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80095a4:	683b      	ldr	r3, [r7, #0]
 80095a6:	9300      	str	r3, [sp, #0]
 80095a8:	697b      	ldr	r3, [r7, #20]
 80095aa:	2200      	movs	r2, #0
 80095ac:	2140      	movs	r1, #64	; 0x40
 80095ae:	68f8      	ldr	r0, [r7, #12]
 80095b0:	f000 fc2d 	bl	8009e0e <UART_WaitOnFlagUntilTimeout>
 80095b4:	4603      	mov	r3, r0
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d001      	beq.n	80095be <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 80095ba:	2303      	movs	r3, #3
 80095bc:	e005      	b.n	80095ca <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80095be:	68fb      	ldr	r3, [r7, #12]
 80095c0:	2220      	movs	r2, #32
 80095c2:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80095c4:	2300      	movs	r3, #0
 80095c6:	e000      	b.n	80095ca <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 80095c8:	2302      	movs	r3, #2
  }
}
 80095ca:	4618      	mov	r0, r3
 80095cc:	3720      	adds	r7, #32
 80095ce:	46bd      	mov	sp, r7
 80095d0:	bd80      	pop	{r7, pc}

080095d2 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80095d2:	b580      	push	{r7, lr}
 80095d4:	b08a      	sub	sp, #40	; 0x28
 80095d6:	af02      	add	r7, sp, #8
 80095d8:	60f8      	str	r0, [r7, #12]
 80095da:	60b9      	str	r1, [r7, #8]
 80095dc:	603b      	str	r3, [r7, #0]
 80095de:	4613      	mov	r3, r2
 80095e0:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80095e2:	68fb      	ldr	r3, [r7, #12]
 80095e4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80095e6:	2b20      	cmp	r3, #32
 80095e8:	f040 80be 	bne.w	8009768 <HAL_UART_Receive+0x196>
  {
    if ((pData == NULL) || (Size == 0U))
 80095ec:	68bb      	ldr	r3, [r7, #8]
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	d002      	beq.n	80095f8 <HAL_UART_Receive+0x26>
 80095f2:	88fb      	ldrh	r3, [r7, #6]
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d101      	bne.n	80095fc <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 80095f8:	2301      	movs	r3, #1
 80095fa:	e0b6      	b.n	800976a <HAL_UART_Receive+0x198>
    }

    __HAL_LOCK(huart);
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8009602:	2b01      	cmp	r3, #1
 8009604:	d101      	bne.n	800960a <HAL_UART_Receive+0x38>
 8009606:	2302      	movs	r3, #2
 8009608:	e0af      	b.n	800976a <HAL_UART_Receive+0x198>
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	2201      	movs	r2, #1
 800960e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	2200      	movs	r2, #0
 8009616:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800961a:	68fb      	ldr	r3, [r7, #12]
 800961c:	2222      	movs	r2, #34	; 0x22
 800961e:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	2200      	movs	r2, #0
 8009624:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009626:	f7fb fcd9 	bl	8004fdc <HAL_GetTick>
 800962a:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	88fa      	ldrh	r2, [r7, #6]
 8009630:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	88fa      	ldrh	r2, [r7, #6]
 8009638:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	689b      	ldr	r3, [r3, #8]
 8009640:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009644:	d10e      	bne.n	8009664 <HAL_UART_Receive+0x92>
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	691b      	ldr	r3, [r3, #16]
 800964a:	2b00      	cmp	r3, #0
 800964c:	d105      	bne.n	800965a <HAL_UART_Receive+0x88>
 800964e:	68fb      	ldr	r3, [r7, #12]
 8009650:	f240 12ff 	movw	r2, #511	; 0x1ff
 8009654:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8009658:	e02d      	b.n	80096b6 <HAL_UART_Receive+0xe4>
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	22ff      	movs	r2, #255	; 0xff
 800965e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8009662:	e028      	b.n	80096b6 <HAL_UART_Receive+0xe4>
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	689b      	ldr	r3, [r3, #8]
 8009668:	2b00      	cmp	r3, #0
 800966a:	d10d      	bne.n	8009688 <HAL_UART_Receive+0xb6>
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	691b      	ldr	r3, [r3, #16]
 8009670:	2b00      	cmp	r3, #0
 8009672:	d104      	bne.n	800967e <HAL_UART_Receive+0xac>
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	22ff      	movs	r2, #255	; 0xff
 8009678:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800967c:	e01b      	b.n	80096b6 <HAL_UART_Receive+0xe4>
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	227f      	movs	r2, #127	; 0x7f
 8009682:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8009686:	e016      	b.n	80096b6 <HAL_UART_Receive+0xe4>
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	689b      	ldr	r3, [r3, #8]
 800968c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009690:	d10d      	bne.n	80096ae <HAL_UART_Receive+0xdc>
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	691b      	ldr	r3, [r3, #16]
 8009696:	2b00      	cmp	r3, #0
 8009698:	d104      	bne.n	80096a4 <HAL_UART_Receive+0xd2>
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	227f      	movs	r2, #127	; 0x7f
 800969e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80096a2:	e008      	b.n	80096b6 <HAL_UART_Receive+0xe4>
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	223f      	movs	r2, #63	; 0x3f
 80096a8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80096ac:	e003      	b.n	80096b6 <HAL_UART_Receive+0xe4>
 80096ae:	68fb      	ldr	r3, [r7, #12]
 80096b0:	2200      	movs	r2, #0
 80096b2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 80096b6:	68fb      	ldr	r3, [r7, #12]
 80096b8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80096bc:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	689b      	ldr	r3, [r3, #8]
 80096c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80096c6:	d108      	bne.n	80096da <HAL_UART_Receive+0x108>
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	691b      	ldr	r3, [r3, #16]
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d104      	bne.n	80096da <HAL_UART_Receive+0x108>
    {
      pdata8bits  = NULL;
 80096d0:	2300      	movs	r3, #0
 80096d2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80096d4:	68bb      	ldr	r3, [r7, #8]
 80096d6:	61bb      	str	r3, [r7, #24]
 80096d8:	e003      	b.n	80096e2 <HAL_UART_Receive+0x110>
    }
    else
    {
      pdata8bits  = pData;
 80096da:	68bb      	ldr	r3, [r7, #8]
 80096dc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80096de:	2300      	movs	r3, #0
 80096e0:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	2200      	movs	r2, #0
 80096e6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80096ea:	e032      	b.n	8009752 <HAL_UART_Receive+0x180>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80096ec:	683b      	ldr	r3, [r7, #0]
 80096ee:	9300      	str	r3, [sp, #0]
 80096f0:	697b      	ldr	r3, [r7, #20]
 80096f2:	2200      	movs	r2, #0
 80096f4:	2120      	movs	r1, #32
 80096f6:	68f8      	ldr	r0, [r7, #12]
 80096f8:	f000 fb89 	bl	8009e0e <UART_WaitOnFlagUntilTimeout>
 80096fc:	4603      	mov	r3, r0
 80096fe:	2b00      	cmp	r3, #0
 8009700:	d001      	beq.n	8009706 <HAL_UART_Receive+0x134>
      {
        return HAL_TIMEOUT;
 8009702:	2303      	movs	r3, #3
 8009704:	e031      	b.n	800976a <HAL_UART_Receive+0x198>
      }
      if (pdata8bits == NULL)
 8009706:	69fb      	ldr	r3, [r7, #28]
 8009708:	2b00      	cmp	r3, #0
 800970a:	d10c      	bne.n	8009726 <HAL_UART_Receive+0x154>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009712:	b29a      	uxth	r2, r3
 8009714:	8a7b      	ldrh	r3, [r7, #18]
 8009716:	4013      	ands	r3, r2
 8009718:	b29a      	uxth	r2, r3
 800971a:	69bb      	ldr	r3, [r7, #24]
 800971c:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800971e:	69bb      	ldr	r3, [r7, #24]
 8009720:	3302      	adds	r3, #2
 8009722:	61bb      	str	r3, [r7, #24]
 8009724:	e00c      	b.n	8009740 <HAL_UART_Receive+0x16e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800972c:	b2da      	uxtb	r2, r3
 800972e:	8a7b      	ldrh	r3, [r7, #18]
 8009730:	b2db      	uxtb	r3, r3
 8009732:	4013      	ands	r3, r2
 8009734:	b2da      	uxtb	r2, r3
 8009736:	69fb      	ldr	r3, [r7, #28]
 8009738:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800973a:	69fb      	ldr	r3, [r7, #28]
 800973c:	3301      	adds	r3, #1
 800973e:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009746:	b29b      	uxth	r3, r3
 8009748:	3b01      	subs	r3, #1
 800974a:	b29a      	uxth	r2, r3
 800974c:	68fb      	ldr	r3, [r7, #12]
 800974e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009758:	b29b      	uxth	r3, r3
 800975a:	2b00      	cmp	r3, #0
 800975c:	d1c6      	bne.n	80096ec <HAL_UART_Receive+0x11a>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	2220      	movs	r2, #32
 8009762:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8009764:	2300      	movs	r3, #0
 8009766:	e000      	b.n	800976a <HAL_UART_Receive+0x198>
  }
  else
  {
    return HAL_BUSY;
 8009768:	2302      	movs	r3, #2
  }
}
 800976a:	4618      	mov	r0, r3
 800976c:	3720      	adds	r7, #32
 800976e:	46bd      	mov	sp, r7
 8009770:	bd80      	pop	{r7, pc}
	...

08009774 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009774:	b580      	push	{r7, lr}
 8009776:	b088      	sub	sp, #32
 8009778:	af00      	add	r7, sp, #0
 800977a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800977c:	2300      	movs	r3, #0
 800977e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	689a      	ldr	r2, [r3, #8]
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	691b      	ldr	r3, [r3, #16]
 8009788:	431a      	orrs	r2, r3
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	695b      	ldr	r3, [r3, #20]
 800978e:	431a      	orrs	r2, r3
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	69db      	ldr	r3, [r3, #28]
 8009794:	4313      	orrs	r3, r2
 8009796:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	681a      	ldr	r2, [r3, #0]
 800979e:	4ba7      	ldr	r3, [pc, #668]	; (8009a3c <UART_SetConfig+0x2c8>)
 80097a0:	4013      	ands	r3, r2
 80097a2:	687a      	ldr	r2, [r7, #4]
 80097a4:	6812      	ldr	r2, [r2, #0]
 80097a6:	6979      	ldr	r1, [r7, #20]
 80097a8:	430b      	orrs	r3, r1
 80097aa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	685b      	ldr	r3, [r3, #4]
 80097b2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	68da      	ldr	r2, [r3, #12]
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	430a      	orrs	r2, r1
 80097c0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	699b      	ldr	r3, [r3, #24]
 80097c6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	6a1b      	ldr	r3, [r3, #32]
 80097cc:	697a      	ldr	r2, [r7, #20]
 80097ce:	4313      	orrs	r3, r2
 80097d0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	689b      	ldr	r3, [r3, #8]
 80097d8:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	697a      	ldr	r2, [r7, #20]
 80097e2:	430a      	orrs	r2, r1
 80097e4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	4a95      	ldr	r2, [pc, #596]	; (8009a40 <UART_SetConfig+0x2cc>)
 80097ec:	4293      	cmp	r3, r2
 80097ee:	d120      	bne.n	8009832 <UART_SetConfig+0xbe>
 80097f0:	4b94      	ldr	r3, [pc, #592]	; (8009a44 <UART_SetConfig+0x2d0>)
 80097f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80097f6:	f003 0303 	and.w	r3, r3, #3
 80097fa:	2b03      	cmp	r3, #3
 80097fc:	d816      	bhi.n	800982c <UART_SetConfig+0xb8>
 80097fe:	a201      	add	r2, pc, #4	; (adr r2, 8009804 <UART_SetConfig+0x90>)
 8009800:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009804:	08009815 	.word	0x08009815
 8009808:	08009821 	.word	0x08009821
 800980c:	0800981b 	.word	0x0800981b
 8009810:	08009827 	.word	0x08009827
 8009814:	2301      	movs	r3, #1
 8009816:	77fb      	strb	r3, [r7, #31]
 8009818:	e14f      	b.n	8009aba <UART_SetConfig+0x346>
 800981a:	2302      	movs	r3, #2
 800981c:	77fb      	strb	r3, [r7, #31]
 800981e:	e14c      	b.n	8009aba <UART_SetConfig+0x346>
 8009820:	2304      	movs	r3, #4
 8009822:	77fb      	strb	r3, [r7, #31]
 8009824:	e149      	b.n	8009aba <UART_SetConfig+0x346>
 8009826:	2308      	movs	r3, #8
 8009828:	77fb      	strb	r3, [r7, #31]
 800982a:	e146      	b.n	8009aba <UART_SetConfig+0x346>
 800982c:	2310      	movs	r3, #16
 800982e:	77fb      	strb	r3, [r7, #31]
 8009830:	e143      	b.n	8009aba <UART_SetConfig+0x346>
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	4a84      	ldr	r2, [pc, #528]	; (8009a48 <UART_SetConfig+0x2d4>)
 8009838:	4293      	cmp	r3, r2
 800983a:	d132      	bne.n	80098a2 <UART_SetConfig+0x12e>
 800983c:	4b81      	ldr	r3, [pc, #516]	; (8009a44 <UART_SetConfig+0x2d0>)
 800983e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009842:	f003 030c 	and.w	r3, r3, #12
 8009846:	2b0c      	cmp	r3, #12
 8009848:	d828      	bhi.n	800989c <UART_SetConfig+0x128>
 800984a:	a201      	add	r2, pc, #4	; (adr r2, 8009850 <UART_SetConfig+0xdc>)
 800984c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009850:	08009885 	.word	0x08009885
 8009854:	0800989d 	.word	0x0800989d
 8009858:	0800989d 	.word	0x0800989d
 800985c:	0800989d 	.word	0x0800989d
 8009860:	08009891 	.word	0x08009891
 8009864:	0800989d 	.word	0x0800989d
 8009868:	0800989d 	.word	0x0800989d
 800986c:	0800989d 	.word	0x0800989d
 8009870:	0800988b 	.word	0x0800988b
 8009874:	0800989d 	.word	0x0800989d
 8009878:	0800989d 	.word	0x0800989d
 800987c:	0800989d 	.word	0x0800989d
 8009880:	08009897 	.word	0x08009897
 8009884:	2300      	movs	r3, #0
 8009886:	77fb      	strb	r3, [r7, #31]
 8009888:	e117      	b.n	8009aba <UART_SetConfig+0x346>
 800988a:	2302      	movs	r3, #2
 800988c:	77fb      	strb	r3, [r7, #31]
 800988e:	e114      	b.n	8009aba <UART_SetConfig+0x346>
 8009890:	2304      	movs	r3, #4
 8009892:	77fb      	strb	r3, [r7, #31]
 8009894:	e111      	b.n	8009aba <UART_SetConfig+0x346>
 8009896:	2308      	movs	r3, #8
 8009898:	77fb      	strb	r3, [r7, #31]
 800989a:	e10e      	b.n	8009aba <UART_SetConfig+0x346>
 800989c:	2310      	movs	r3, #16
 800989e:	77fb      	strb	r3, [r7, #31]
 80098a0:	e10b      	b.n	8009aba <UART_SetConfig+0x346>
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	4a69      	ldr	r2, [pc, #420]	; (8009a4c <UART_SetConfig+0x2d8>)
 80098a8:	4293      	cmp	r3, r2
 80098aa:	d120      	bne.n	80098ee <UART_SetConfig+0x17a>
 80098ac:	4b65      	ldr	r3, [pc, #404]	; (8009a44 <UART_SetConfig+0x2d0>)
 80098ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80098b2:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80098b6:	2b30      	cmp	r3, #48	; 0x30
 80098b8:	d013      	beq.n	80098e2 <UART_SetConfig+0x16e>
 80098ba:	2b30      	cmp	r3, #48	; 0x30
 80098bc:	d814      	bhi.n	80098e8 <UART_SetConfig+0x174>
 80098be:	2b20      	cmp	r3, #32
 80098c0:	d009      	beq.n	80098d6 <UART_SetConfig+0x162>
 80098c2:	2b20      	cmp	r3, #32
 80098c4:	d810      	bhi.n	80098e8 <UART_SetConfig+0x174>
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	d002      	beq.n	80098d0 <UART_SetConfig+0x15c>
 80098ca:	2b10      	cmp	r3, #16
 80098cc:	d006      	beq.n	80098dc <UART_SetConfig+0x168>
 80098ce:	e00b      	b.n	80098e8 <UART_SetConfig+0x174>
 80098d0:	2300      	movs	r3, #0
 80098d2:	77fb      	strb	r3, [r7, #31]
 80098d4:	e0f1      	b.n	8009aba <UART_SetConfig+0x346>
 80098d6:	2302      	movs	r3, #2
 80098d8:	77fb      	strb	r3, [r7, #31]
 80098da:	e0ee      	b.n	8009aba <UART_SetConfig+0x346>
 80098dc:	2304      	movs	r3, #4
 80098de:	77fb      	strb	r3, [r7, #31]
 80098e0:	e0eb      	b.n	8009aba <UART_SetConfig+0x346>
 80098e2:	2308      	movs	r3, #8
 80098e4:	77fb      	strb	r3, [r7, #31]
 80098e6:	e0e8      	b.n	8009aba <UART_SetConfig+0x346>
 80098e8:	2310      	movs	r3, #16
 80098ea:	77fb      	strb	r3, [r7, #31]
 80098ec:	e0e5      	b.n	8009aba <UART_SetConfig+0x346>
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	681b      	ldr	r3, [r3, #0]
 80098f2:	4a57      	ldr	r2, [pc, #348]	; (8009a50 <UART_SetConfig+0x2dc>)
 80098f4:	4293      	cmp	r3, r2
 80098f6:	d120      	bne.n	800993a <UART_SetConfig+0x1c6>
 80098f8:	4b52      	ldr	r3, [pc, #328]	; (8009a44 <UART_SetConfig+0x2d0>)
 80098fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80098fe:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8009902:	2bc0      	cmp	r3, #192	; 0xc0
 8009904:	d013      	beq.n	800992e <UART_SetConfig+0x1ba>
 8009906:	2bc0      	cmp	r3, #192	; 0xc0
 8009908:	d814      	bhi.n	8009934 <UART_SetConfig+0x1c0>
 800990a:	2b80      	cmp	r3, #128	; 0x80
 800990c:	d009      	beq.n	8009922 <UART_SetConfig+0x1ae>
 800990e:	2b80      	cmp	r3, #128	; 0x80
 8009910:	d810      	bhi.n	8009934 <UART_SetConfig+0x1c0>
 8009912:	2b00      	cmp	r3, #0
 8009914:	d002      	beq.n	800991c <UART_SetConfig+0x1a8>
 8009916:	2b40      	cmp	r3, #64	; 0x40
 8009918:	d006      	beq.n	8009928 <UART_SetConfig+0x1b4>
 800991a:	e00b      	b.n	8009934 <UART_SetConfig+0x1c0>
 800991c:	2300      	movs	r3, #0
 800991e:	77fb      	strb	r3, [r7, #31]
 8009920:	e0cb      	b.n	8009aba <UART_SetConfig+0x346>
 8009922:	2302      	movs	r3, #2
 8009924:	77fb      	strb	r3, [r7, #31]
 8009926:	e0c8      	b.n	8009aba <UART_SetConfig+0x346>
 8009928:	2304      	movs	r3, #4
 800992a:	77fb      	strb	r3, [r7, #31]
 800992c:	e0c5      	b.n	8009aba <UART_SetConfig+0x346>
 800992e:	2308      	movs	r3, #8
 8009930:	77fb      	strb	r3, [r7, #31]
 8009932:	e0c2      	b.n	8009aba <UART_SetConfig+0x346>
 8009934:	2310      	movs	r3, #16
 8009936:	77fb      	strb	r3, [r7, #31]
 8009938:	e0bf      	b.n	8009aba <UART_SetConfig+0x346>
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	681b      	ldr	r3, [r3, #0]
 800993e:	4a45      	ldr	r2, [pc, #276]	; (8009a54 <UART_SetConfig+0x2e0>)
 8009940:	4293      	cmp	r3, r2
 8009942:	d125      	bne.n	8009990 <UART_SetConfig+0x21c>
 8009944:	4b3f      	ldr	r3, [pc, #252]	; (8009a44 <UART_SetConfig+0x2d0>)
 8009946:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800994a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800994e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009952:	d017      	beq.n	8009984 <UART_SetConfig+0x210>
 8009954:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009958:	d817      	bhi.n	800998a <UART_SetConfig+0x216>
 800995a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800995e:	d00b      	beq.n	8009978 <UART_SetConfig+0x204>
 8009960:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009964:	d811      	bhi.n	800998a <UART_SetConfig+0x216>
 8009966:	2b00      	cmp	r3, #0
 8009968:	d003      	beq.n	8009972 <UART_SetConfig+0x1fe>
 800996a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800996e:	d006      	beq.n	800997e <UART_SetConfig+0x20a>
 8009970:	e00b      	b.n	800998a <UART_SetConfig+0x216>
 8009972:	2300      	movs	r3, #0
 8009974:	77fb      	strb	r3, [r7, #31]
 8009976:	e0a0      	b.n	8009aba <UART_SetConfig+0x346>
 8009978:	2302      	movs	r3, #2
 800997a:	77fb      	strb	r3, [r7, #31]
 800997c:	e09d      	b.n	8009aba <UART_SetConfig+0x346>
 800997e:	2304      	movs	r3, #4
 8009980:	77fb      	strb	r3, [r7, #31]
 8009982:	e09a      	b.n	8009aba <UART_SetConfig+0x346>
 8009984:	2308      	movs	r3, #8
 8009986:	77fb      	strb	r3, [r7, #31]
 8009988:	e097      	b.n	8009aba <UART_SetConfig+0x346>
 800998a:	2310      	movs	r3, #16
 800998c:	77fb      	strb	r3, [r7, #31]
 800998e:	e094      	b.n	8009aba <UART_SetConfig+0x346>
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	4a30      	ldr	r2, [pc, #192]	; (8009a58 <UART_SetConfig+0x2e4>)
 8009996:	4293      	cmp	r3, r2
 8009998:	d125      	bne.n	80099e6 <UART_SetConfig+0x272>
 800999a:	4b2a      	ldr	r3, [pc, #168]	; (8009a44 <UART_SetConfig+0x2d0>)
 800999c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80099a0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80099a4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80099a8:	d017      	beq.n	80099da <UART_SetConfig+0x266>
 80099aa:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80099ae:	d817      	bhi.n	80099e0 <UART_SetConfig+0x26c>
 80099b0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80099b4:	d00b      	beq.n	80099ce <UART_SetConfig+0x25a>
 80099b6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80099ba:	d811      	bhi.n	80099e0 <UART_SetConfig+0x26c>
 80099bc:	2b00      	cmp	r3, #0
 80099be:	d003      	beq.n	80099c8 <UART_SetConfig+0x254>
 80099c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80099c4:	d006      	beq.n	80099d4 <UART_SetConfig+0x260>
 80099c6:	e00b      	b.n	80099e0 <UART_SetConfig+0x26c>
 80099c8:	2301      	movs	r3, #1
 80099ca:	77fb      	strb	r3, [r7, #31]
 80099cc:	e075      	b.n	8009aba <UART_SetConfig+0x346>
 80099ce:	2302      	movs	r3, #2
 80099d0:	77fb      	strb	r3, [r7, #31]
 80099d2:	e072      	b.n	8009aba <UART_SetConfig+0x346>
 80099d4:	2304      	movs	r3, #4
 80099d6:	77fb      	strb	r3, [r7, #31]
 80099d8:	e06f      	b.n	8009aba <UART_SetConfig+0x346>
 80099da:	2308      	movs	r3, #8
 80099dc:	77fb      	strb	r3, [r7, #31]
 80099de:	e06c      	b.n	8009aba <UART_SetConfig+0x346>
 80099e0:	2310      	movs	r3, #16
 80099e2:	77fb      	strb	r3, [r7, #31]
 80099e4:	e069      	b.n	8009aba <UART_SetConfig+0x346>
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	4a1c      	ldr	r2, [pc, #112]	; (8009a5c <UART_SetConfig+0x2e8>)
 80099ec:	4293      	cmp	r3, r2
 80099ee:	d137      	bne.n	8009a60 <UART_SetConfig+0x2ec>
 80099f0:	4b14      	ldr	r3, [pc, #80]	; (8009a44 <UART_SetConfig+0x2d0>)
 80099f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80099f6:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80099fa:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80099fe:	d017      	beq.n	8009a30 <UART_SetConfig+0x2bc>
 8009a00:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8009a04:	d817      	bhi.n	8009a36 <UART_SetConfig+0x2c2>
 8009a06:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009a0a:	d00b      	beq.n	8009a24 <UART_SetConfig+0x2b0>
 8009a0c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009a10:	d811      	bhi.n	8009a36 <UART_SetConfig+0x2c2>
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	d003      	beq.n	8009a1e <UART_SetConfig+0x2aa>
 8009a16:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009a1a:	d006      	beq.n	8009a2a <UART_SetConfig+0x2b6>
 8009a1c:	e00b      	b.n	8009a36 <UART_SetConfig+0x2c2>
 8009a1e:	2300      	movs	r3, #0
 8009a20:	77fb      	strb	r3, [r7, #31]
 8009a22:	e04a      	b.n	8009aba <UART_SetConfig+0x346>
 8009a24:	2302      	movs	r3, #2
 8009a26:	77fb      	strb	r3, [r7, #31]
 8009a28:	e047      	b.n	8009aba <UART_SetConfig+0x346>
 8009a2a:	2304      	movs	r3, #4
 8009a2c:	77fb      	strb	r3, [r7, #31]
 8009a2e:	e044      	b.n	8009aba <UART_SetConfig+0x346>
 8009a30:	2308      	movs	r3, #8
 8009a32:	77fb      	strb	r3, [r7, #31]
 8009a34:	e041      	b.n	8009aba <UART_SetConfig+0x346>
 8009a36:	2310      	movs	r3, #16
 8009a38:	77fb      	strb	r3, [r7, #31]
 8009a3a:	e03e      	b.n	8009aba <UART_SetConfig+0x346>
 8009a3c:	efff69f3 	.word	0xefff69f3
 8009a40:	40011000 	.word	0x40011000
 8009a44:	40023800 	.word	0x40023800
 8009a48:	40004400 	.word	0x40004400
 8009a4c:	40004800 	.word	0x40004800
 8009a50:	40004c00 	.word	0x40004c00
 8009a54:	40005000 	.word	0x40005000
 8009a58:	40011400 	.word	0x40011400
 8009a5c:	40007800 	.word	0x40007800
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	681b      	ldr	r3, [r3, #0]
 8009a64:	4a71      	ldr	r2, [pc, #452]	; (8009c2c <UART_SetConfig+0x4b8>)
 8009a66:	4293      	cmp	r3, r2
 8009a68:	d125      	bne.n	8009ab6 <UART_SetConfig+0x342>
 8009a6a:	4b71      	ldr	r3, [pc, #452]	; (8009c30 <UART_SetConfig+0x4bc>)
 8009a6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009a70:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8009a74:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8009a78:	d017      	beq.n	8009aaa <UART_SetConfig+0x336>
 8009a7a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8009a7e:	d817      	bhi.n	8009ab0 <UART_SetConfig+0x33c>
 8009a80:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009a84:	d00b      	beq.n	8009a9e <UART_SetConfig+0x32a>
 8009a86:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009a8a:	d811      	bhi.n	8009ab0 <UART_SetConfig+0x33c>
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	d003      	beq.n	8009a98 <UART_SetConfig+0x324>
 8009a90:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009a94:	d006      	beq.n	8009aa4 <UART_SetConfig+0x330>
 8009a96:	e00b      	b.n	8009ab0 <UART_SetConfig+0x33c>
 8009a98:	2300      	movs	r3, #0
 8009a9a:	77fb      	strb	r3, [r7, #31]
 8009a9c:	e00d      	b.n	8009aba <UART_SetConfig+0x346>
 8009a9e:	2302      	movs	r3, #2
 8009aa0:	77fb      	strb	r3, [r7, #31]
 8009aa2:	e00a      	b.n	8009aba <UART_SetConfig+0x346>
 8009aa4:	2304      	movs	r3, #4
 8009aa6:	77fb      	strb	r3, [r7, #31]
 8009aa8:	e007      	b.n	8009aba <UART_SetConfig+0x346>
 8009aaa:	2308      	movs	r3, #8
 8009aac:	77fb      	strb	r3, [r7, #31]
 8009aae:	e004      	b.n	8009aba <UART_SetConfig+0x346>
 8009ab0:	2310      	movs	r3, #16
 8009ab2:	77fb      	strb	r3, [r7, #31]
 8009ab4:	e001      	b.n	8009aba <UART_SetConfig+0x346>
 8009ab6:	2310      	movs	r3, #16
 8009ab8:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	69db      	ldr	r3, [r3, #28]
 8009abe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009ac2:	d15b      	bne.n	8009b7c <UART_SetConfig+0x408>
  {
    switch (clocksource)
 8009ac4:	7ffb      	ldrb	r3, [r7, #31]
 8009ac6:	2b08      	cmp	r3, #8
 8009ac8:	d827      	bhi.n	8009b1a <UART_SetConfig+0x3a6>
 8009aca:	a201      	add	r2, pc, #4	; (adr r2, 8009ad0 <UART_SetConfig+0x35c>)
 8009acc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ad0:	08009af5 	.word	0x08009af5
 8009ad4:	08009afd 	.word	0x08009afd
 8009ad8:	08009b05 	.word	0x08009b05
 8009adc:	08009b1b 	.word	0x08009b1b
 8009ae0:	08009b0b 	.word	0x08009b0b
 8009ae4:	08009b1b 	.word	0x08009b1b
 8009ae8:	08009b1b 	.word	0x08009b1b
 8009aec:	08009b1b 	.word	0x08009b1b
 8009af0:	08009b13 	.word	0x08009b13
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009af4:	f7fd fa5a 	bl	8006fac <HAL_RCC_GetPCLK1Freq>
 8009af8:	61b8      	str	r0, [r7, #24]
        break;
 8009afa:	e013      	b.n	8009b24 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009afc:	f7fd fa6a 	bl	8006fd4 <HAL_RCC_GetPCLK2Freq>
 8009b00:	61b8      	str	r0, [r7, #24]
        break;
 8009b02:	e00f      	b.n	8009b24 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009b04:	4b4b      	ldr	r3, [pc, #300]	; (8009c34 <UART_SetConfig+0x4c0>)
 8009b06:	61bb      	str	r3, [r7, #24]
        break;
 8009b08:	e00c      	b.n	8009b24 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009b0a:	f7fd f961 	bl	8006dd0 <HAL_RCC_GetSysClockFreq>
 8009b0e:	61b8      	str	r0, [r7, #24]
        break;
 8009b10:	e008      	b.n	8009b24 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009b12:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009b16:	61bb      	str	r3, [r7, #24]
        break;
 8009b18:	e004      	b.n	8009b24 <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 8009b1a:	2300      	movs	r3, #0
 8009b1c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8009b1e:	2301      	movs	r3, #1
 8009b20:	77bb      	strb	r3, [r7, #30]
        break;
 8009b22:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009b24:	69bb      	ldr	r3, [r7, #24]
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d074      	beq.n	8009c14 <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8009b2a:	69bb      	ldr	r3, [r7, #24]
 8009b2c:	005a      	lsls	r2, r3, #1
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	685b      	ldr	r3, [r3, #4]
 8009b32:	085b      	lsrs	r3, r3, #1
 8009b34:	441a      	add	r2, r3
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	685b      	ldr	r3, [r3, #4]
 8009b3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8009b3e:	b29b      	uxth	r3, r3
 8009b40:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009b42:	693b      	ldr	r3, [r7, #16]
 8009b44:	2b0f      	cmp	r3, #15
 8009b46:	d916      	bls.n	8009b76 <UART_SetConfig+0x402>
 8009b48:	693b      	ldr	r3, [r7, #16]
 8009b4a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009b4e:	d212      	bcs.n	8009b76 <UART_SetConfig+0x402>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009b50:	693b      	ldr	r3, [r7, #16]
 8009b52:	b29b      	uxth	r3, r3
 8009b54:	f023 030f 	bic.w	r3, r3, #15
 8009b58:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009b5a:	693b      	ldr	r3, [r7, #16]
 8009b5c:	085b      	lsrs	r3, r3, #1
 8009b5e:	b29b      	uxth	r3, r3
 8009b60:	f003 0307 	and.w	r3, r3, #7
 8009b64:	b29a      	uxth	r2, r3
 8009b66:	89fb      	ldrh	r3, [r7, #14]
 8009b68:	4313      	orrs	r3, r2
 8009b6a:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	89fa      	ldrh	r2, [r7, #14]
 8009b72:	60da      	str	r2, [r3, #12]
 8009b74:	e04e      	b.n	8009c14 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8009b76:	2301      	movs	r3, #1
 8009b78:	77bb      	strb	r3, [r7, #30]
 8009b7a:	e04b      	b.n	8009c14 <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009b7c:	7ffb      	ldrb	r3, [r7, #31]
 8009b7e:	2b08      	cmp	r3, #8
 8009b80:	d827      	bhi.n	8009bd2 <UART_SetConfig+0x45e>
 8009b82:	a201      	add	r2, pc, #4	; (adr r2, 8009b88 <UART_SetConfig+0x414>)
 8009b84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b88:	08009bad 	.word	0x08009bad
 8009b8c:	08009bb5 	.word	0x08009bb5
 8009b90:	08009bbd 	.word	0x08009bbd
 8009b94:	08009bd3 	.word	0x08009bd3
 8009b98:	08009bc3 	.word	0x08009bc3
 8009b9c:	08009bd3 	.word	0x08009bd3
 8009ba0:	08009bd3 	.word	0x08009bd3
 8009ba4:	08009bd3 	.word	0x08009bd3
 8009ba8:	08009bcb 	.word	0x08009bcb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009bac:	f7fd f9fe 	bl	8006fac <HAL_RCC_GetPCLK1Freq>
 8009bb0:	61b8      	str	r0, [r7, #24]
        break;
 8009bb2:	e013      	b.n	8009bdc <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009bb4:	f7fd fa0e 	bl	8006fd4 <HAL_RCC_GetPCLK2Freq>
 8009bb8:	61b8      	str	r0, [r7, #24]
        break;
 8009bba:	e00f      	b.n	8009bdc <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009bbc:	4b1d      	ldr	r3, [pc, #116]	; (8009c34 <UART_SetConfig+0x4c0>)
 8009bbe:	61bb      	str	r3, [r7, #24]
        break;
 8009bc0:	e00c      	b.n	8009bdc <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009bc2:	f7fd f905 	bl	8006dd0 <HAL_RCC_GetSysClockFreq>
 8009bc6:	61b8      	str	r0, [r7, #24]
        break;
 8009bc8:	e008      	b.n	8009bdc <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009bca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009bce:	61bb      	str	r3, [r7, #24]
        break;
 8009bd0:	e004      	b.n	8009bdc <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 8009bd2:	2300      	movs	r3, #0
 8009bd4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8009bd6:	2301      	movs	r3, #1
 8009bd8:	77bb      	strb	r3, [r7, #30]
        break;
 8009bda:	bf00      	nop
    }

    if (pclk != 0U)
 8009bdc:	69bb      	ldr	r3, [r7, #24]
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	d018      	beq.n	8009c14 <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	685b      	ldr	r3, [r3, #4]
 8009be6:	085a      	lsrs	r2, r3, #1
 8009be8:	69bb      	ldr	r3, [r7, #24]
 8009bea:	441a      	add	r2, r3
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	685b      	ldr	r3, [r3, #4]
 8009bf0:	fbb2 f3f3 	udiv	r3, r2, r3
 8009bf4:	b29b      	uxth	r3, r3
 8009bf6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009bf8:	693b      	ldr	r3, [r7, #16]
 8009bfa:	2b0f      	cmp	r3, #15
 8009bfc:	d908      	bls.n	8009c10 <UART_SetConfig+0x49c>
 8009bfe:	693b      	ldr	r3, [r7, #16]
 8009c00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009c04:	d204      	bcs.n	8009c10 <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = usartdiv;
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	693a      	ldr	r2, [r7, #16]
 8009c0c:	60da      	str	r2, [r3, #12]
 8009c0e:	e001      	b.n	8009c14 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8009c10:	2301      	movs	r3, #1
 8009c12:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	2200      	movs	r2, #0
 8009c18:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	2200      	movs	r2, #0
 8009c1e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8009c20:	7fbb      	ldrb	r3, [r7, #30]
}
 8009c22:	4618      	mov	r0, r3
 8009c24:	3720      	adds	r7, #32
 8009c26:	46bd      	mov	sp, r7
 8009c28:	bd80      	pop	{r7, pc}
 8009c2a:	bf00      	nop
 8009c2c:	40007c00 	.word	0x40007c00
 8009c30:	40023800 	.word	0x40023800
 8009c34:	00f42400 	.word	0x00f42400

08009c38 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009c38:	b480      	push	{r7}
 8009c3a:	b083      	sub	sp, #12
 8009c3c:	af00      	add	r7, sp, #0
 8009c3e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c44:	f003 0301 	and.w	r3, r3, #1
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	d00a      	beq.n	8009c62 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	685b      	ldr	r3, [r3, #4]
 8009c52:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	430a      	orrs	r2, r1
 8009c60:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c66:	f003 0302 	and.w	r3, r3, #2
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	d00a      	beq.n	8009c84 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	685b      	ldr	r3, [r3, #4]
 8009c74:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	430a      	orrs	r2, r1
 8009c82:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c88:	f003 0304 	and.w	r3, r3, #4
 8009c8c:	2b00      	cmp	r3, #0
 8009c8e:	d00a      	beq.n	8009ca6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	685b      	ldr	r3, [r3, #4]
 8009c96:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	430a      	orrs	r2, r1
 8009ca4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009caa:	f003 0308 	and.w	r3, r3, #8
 8009cae:	2b00      	cmp	r3, #0
 8009cb0:	d00a      	beq.n	8009cc8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	685b      	ldr	r3, [r3, #4]
 8009cb8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	430a      	orrs	r2, r1
 8009cc6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ccc:	f003 0310 	and.w	r3, r3, #16
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	d00a      	beq.n	8009cea <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	681b      	ldr	r3, [r3, #0]
 8009cd8:	689b      	ldr	r3, [r3, #8]
 8009cda:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	430a      	orrs	r2, r1
 8009ce8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cee:	f003 0320 	and.w	r3, r3, #32
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	d00a      	beq.n	8009d0c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	689b      	ldr	r3, [r3, #8]
 8009cfc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	430a      	orrs	r2, r1
 8009d0a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009d14:	2b00      	cmp	r3, #0
 8009d16:	d01a      	beq.n	8009d4e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	685b      	ldr	r3, [r3, #4]
 8009d1e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	430a      	orrs	r2, r1
 8009d2c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d32:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009d36:	d10a      	bne.n	8009d4e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	685b      	ldr	r3, [r3, #4]
 8009d3e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	430a      	orrs	r2, r1
 8009d4c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d00a      	beq.n	8009d70 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	685b      	ldr	r3, [r3, #4]
 8009d60:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	430a      	orrs	r2, r1
 8009d6e:	605a      	str	r2, [r3, #4]
  }
}
 8009d70:	bf00      	nop
 8009d72:	370c      	adds	r7, #12
 8009d74:	46bd      	mov	sp, r7
 8009d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d7a:	4770      	bx	lr

08009d7c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009d7c:	b580      	push	{r7, lr}
 8009d7e:	b086      	sub	sp, #24
 8009d80:	af02      	add	r7, sp, #8
 8009d82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	2200      	movs	r2, #0
 8009d88:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009d8c:	f7fb f926 	bl	8004fdc <HAL_GetTick>
 8009d90:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	f003 0308 	and.w	r3, r3, #8
 8009d9c:	2b08      	cmp	r3, #8
 8009d9e:	d10e      	bne.n	8009dbe <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009da0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009da4:	9300      	str	r3, [sp, #0]
 8009da6:	68fb      	ldr	r3, [r7, #12]
 8009da8:	2200      	movs	r2, #0
 8009daa:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8009dae:	6878      	ldr	r0, [r7, #4]
 8009db0:	f000 f82d 	bl	8009e0e <UART_WaitOnFlagUntilTimeout>
 8009db4:	4603      	mov	r3, r0
 8009db6:	2b00      	cmp	r3, #0
 8009db8:	d001      	beq.n	8009dbe <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009dba:	2303      	movs	r3, #3
 8009dbc:	e023      	b.n	8009e06 <UART_CheckIdleState+0x8a>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	f003 0304 	and.w	r3, r3, #4
 8009dc8:	2b04      	cmp	r3, #4
 8009dca:	d10e      	bne.n	8009dea <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009dcc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009dd0:	9300      	str	r3, [sp, #0]
 8009dd2:	68fb      	ldr	r3, [r7, #12]
 8009dd4:	2200      	movs	r2, #0
 8009dd6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8009dda:	6878      	ldr	r0, [r7, #4]
 8009ddc:	f000 f817 	bl	8009e0e <UART_WaitOnFlagUntilTimeout>
 8009de0:	4603      	mov	r3, r0
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	d001      	beq.n	8009dea <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009de6:	2303      	movs	r3, #3
 8009de8:	e00d      	b.n	8009e06 <UART_CheckIdleState+0x8a>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	2220      	movs	r2, #32
 8009dee:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	2220      	movs	r2, #32
 8009df4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	2200      	movs	r2, #0
 8009dfa:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	2200      	movs	r2, #0
 8009e00:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8009e04:	2300      	movs	r3, #0
}
 8009e06:	4618      	mov	r0, r3
 8009e08:	3710      	adds	r7, #16
 8009e0a:	46bd      	mov	sp, r7
 8009e0c:	bd80      	pop	{r7, pc}

08009e0e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009e0e:	b580      	push	{r7, lr}
 8009e10:	b084      	sub	sp, #16
 8009e12:	af00      	add	r7, sp, #0
 8009e14:	60f8      	str	r0, [r7, #12]
 8009e16:	60b9      	str	r1, [r7, #8]
 8009e18:	603b      	str	r3, [r7, #0]
 8009e1a:	4613      	mov	r3, r2
 8009e1c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009e1e:	e05e      	b.n	8009ede <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009e20:	69bb      	ldr	r3, [r7, #24]
 8009e22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e26:	d05a      	beq.n	8009ede <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009e28:	f7fb f8d8 	bl	8004fdc <HAL_GetTick>
 8009e2c:	4602      	mov	r2, r0
 8009e2e:	683b      	ldr	r3, [r7, #0]
 8009e30:	1ad3      	subs	r3, r2, r3
 8009e32:	69ba      	ldr	r2, [r7, #24]
 8009e34:	429a      	cmp	r2, r3
 8009e36:	d302      	bcc.n	8009e3e <UART_WaitOnFlagUntilTimeout+0x30>
 8009e38:	69bb      	ldr	r3, [r7, #24]
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d11b      	bne.n	8009e76 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009e3e:	68fb      	ldr	r3, [r7, #12]
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	681a      	ldr	r2, [r3, #0]
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8009e4c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009e4e:	68fb      	ldr	r3, [r7, #12]
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	689a      	ldr	r2, [r3, #8]
 8009e54:	68fb      	ldr	r3, [r7, #12]
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	f022 0201 	bic.w	r2, r2, #1
 8009e5c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8009e5e:	68fb      	ldr	r3, [r7, #12]
 8009e60:	2220      	movs	r2, #32
 8009e62:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8009e64:	68fb      	ldr	r3, [r7, #12]
 8009e66:	2220      	movs	r2, #32
 8009e68:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8009e6a:	68fb      	ldr	r3, [r7, #12]
 8009e6c:	2200      	movs	r2, #0
 8009e6e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8009e72:	2303      	movs	r3, #3
 8009e74:	e043      	b.n	8009efe <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8009e76:	68fb      	ldr	r3, [r7, #12]
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	f003 0304 	and.w	r3, r3, #4
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d02c      	beq.n	8009ede <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009e84:	68fb      	ldr	r3, [r7, #12]
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	69db      	ldr	r3, [r3, #28]
 8009e8a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009e8e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009e92:	d124      	bne.n	8009ede <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009e94:	68fb      	ldr	r3, [r7, #12]
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009e9c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009e9e:	68fb      	ldr	r3, [r7, #12]
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	681a      	ldr	r2, [r3, #0]
 8009ea4:	68fb      	ldr	r3, [r7, #12]
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8009eac:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009eae:	68fb      	ldr	r3, [r7, #12]
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	689a      	ldr	r2, [r3, #8]
 8009eb4:	68fb      	ldr	r3, [r7, #12]
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	f022 0201 	bic.w	r2, r2, #1
 8009ebc:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8009ebe:	68fb      	ldr	r3, [r7, #12]
 8009ec0:	2220      	movs	r2, #32
 8009ec2:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	2220      	movs	r2, #32
 8009ec8:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	2220      	movs	r2, #32
 8009ece:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009ed2:	68fb      	ldr	r3, [r7, #12]
 8009ed4:	2200      	movs	r2, #0
 8009ed6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8009eda:	2303      	movs	r3, #3
 8009edc:	e00f      	b.n	8009efe <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009ede:	68fb      	ldr	r3, [r7, #12]
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	69da      	ldr	r2, [r3, #28]
 8009ee4:	68bb      	ldr	r3, [r7, #8]
 8009ee6:	4013      	ands	r3, r2
 8009ee8:	68ba      	ldr	r2, [r7, #8]
 8009eea:	429a      	cmp	r2, r3
 8009eec:	bf0c      	ite	eq
 8009eee:	2301      	moveq	r3, #1
 8009ef0:	2300      	movne	r3, #0
 8009ef2:	b2db      	uxtb	r3, r3
 8009ef4:	461a      	mov	r2, r3
 8009ef6:	79fb      	ldrb	r3, [r7, #7]
 8009ef8:	429a      	cmp	r2, r3
 8009efa:	d091      	beq.n	8009e20 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009efc:	2300      	movs	r3, #0
}
 8009efe:	4618      	mov	r0, r3
 8009f00:	3710      	adds	r7, #16
 8009f02:	46bd      	mov	sp, r7
 8009f04:	bd80      	pop	{r7, pc}
	...

08009f08 <__errno>:
 8009f08:	4b01      	ldr	r3, [pc, #4]	; (8009f10 <__errno+0x8>)
 8009f0a:	6818      	ldr	r0, [r3, #0]
 8009f0c:	4770      	bx	lr
 8009f0e:	bf00      	nop
 8009f10:	200000b4 	.word	0x200000b4

08009f14 <__libc_init_array>:
 8009f14:	b570      	push	{r4, r5, r6, lr}
 8009f16:	4d0d      	ldr	r5, [pc, #52]	; (8009f4c <__libc_init_array+0x38>)
 8009f18:	4c0d      	ldr	r4, [pc, #52]	; (8009f50 <__libc_init_array+0x3c>)
 8009f1a:	1b64      	subs	r4, r4, r5
 8009f1c:	10a4      	asrs	r4, r4, #2
 8009f1e:	2600      	movs	r6, #0
 8009f20:	42a6      	cmp	r6, r4
 8009f22:	d109      	bne.n	8009f38 <__libc_init_array+0x24>
 8009f24:	4d0b      	ldr	r5, [pc, #44]	; (8009f54 <__libc_init_array+0x40>)
 8009f26:	4c0c      	ldr	r4, [pc, #48]	; (8009f58 <__libc_init_array+0x44>)
 8009f28:	f002 fe26 	bl	800cb78 <_init>
 8009f2c:	1b64      	subs	r4, r4, r5
 8009f2e:	10a4      	asrs	r4, r4, #2
 8009f30:	2600      	movs	r6, #0
 8009f32:	42a6      	cmp	r6, r4
 8009f34:	d105      	bne.n	8009f42 <__libc_init_array+0x2e>
 8009f36:	bd70      	pop	{r4, r5, r6, pc}
 8009f38:	f855 3b04 	ldr.w	r3, [r5], #4
 8009f3c:	4798      	blx	r3
 8009f3e:	3601      	adds	r6, #1
 8009f40:	e7ee      	b.n	8009f20 <__libc_init_array+0xc>
 8009f42:	f855 3b04 	ldr.w	r3, [r5], #4
 8009f46:	4798      	blx	r3
 8009f48:	3601      	adds	r6, #1
 8009f4a:	e7f2      	b.n	8009f32 <__libc_init_array+0x1e>
 8009f4c:	0800d34c 	.word	0x0800d34c
 8009f50:	0800d34c 	.word	0x0800d34c
 8009f54:	0800d34c 	.word	0x0800d34c
 8009f58:	0800d350 	.word	0x0800d350

08009f5c <memset>:
 8009f5c:	4402      	add	r2, r0
 8009f5e:	4603      	mov	r3, r0
 8009f60:	4293      	cmp	r3, r2
 8009f62:	d100      	bne.n	8009f66 <memset+0xa>
 8009f64:	4770      	bx	lr
 8009f66:	f803 1b01 	strb.w	r1, [r3], #1
 8009f6a:	e7f9      	b.n	8009f60 <memset+0x4>

08009f6c <__cvt>:
 8009f6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009f6e:	ed2d 8b02 	vpush	{d8}
 8009f72:	eeb0 8b40 	vmov.f64	d8, d0
 8009f76:	b085      	sub	sp, #20
 8009f78:	4617      	mov	r7, r2
 8009f7a:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8009f7c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8009f7e:	ee18 2a90 	vmov	r2, s17
 8009f82:	f025 0520 	bic.w	r5, r5, #32
 8009f86:	2a00      	cmp	r2, #0
 8009f88:	bfb6      	itet	lt
 8009f8a:	222d      	movlt	r2, #45	; 0x2d
 8009f8c:	2200      	movge	r2, #0
 8009f8e:	eeb1 8b40 	vneglt.f64	d8, d0
 8009f92:	2d46      	cmp	r5, #70	; 0x46
 8009f94:	460c      	mov	r4, r1
 8009f96:	701a      	strb	r2, [r3, #0]
 8009f98:	d004      	beq.n	8009fa4 <__cvt+0x38>
 8009f9a:	2d45      	cmp	r5, #69	; 0x45
 8009f9c:	d100      	bne.n	8009fa0 <__cvt+0x34>
 8009f9e:	3401      	adds	r4, #1
 8009fa0:	2102      	movs	r1, #2
 8009fa2:	e000      	b.n	8009fa6 <__cvt+0x3a>
 8009fa4:	2103      	movs	r1, #3
 8009fa6:	ab03      	add	r3, sp, #12
 8009fa8:	9301      	str	r3, [sp, #4]
 8009faa:	ab02      	add	r3, sp, #8
 8009fac:	9300      	str	r3, [sp, #0]
 8009fae:	4622      	mov	r2, r4
 8009fb0:	4633      	mov	r3, r6
 8009fb2:	eeb0 0b48 	vmov.f64	d0, d8
 8009fb6:	f000 fccb 	bl	800a950 <_dtoa_r>
 8009fba:	2d47      	cmp	r5, #71	; 0x47
 8009fbc:	d109      	bne.n	8009fd2 <__cvt+0x66>
 8009fbe:	07fb      	lsls	r3, r7, #31
 8009fc0:	d407      	bmi.n	8009fd2 <__cvt+0x66>
 8009fc2:	9b03      	ldr	r3, [sp, #12]
 8009fc4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009fc6:	1a1b      	subs	r3, r3, r0
 8009fc8:	6013      	str	r3, [r2, #0]
 8009fca:	b005      	add	sp, #20
 8009fcc:	ecbd 8b02 	vpop	{d8}
 8009fd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009fd2:	2d46      	cmp	r5, #70	; 0x46
 8009fd4:	eb00 0204 	add.w	r2, r0, r4
 8009fd8:	d10c      	bne.n	8009ff4 <__cvt+0x88>
 8009fda:	7803      	ldrb	r3, [r0, #0]
 8009fdc:	2b30      	cmp	r3, #48	; 0x30
 8009fde:	d107      	bne.n	8009ff0 <__cvt+0x84>
 8009fe0:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8009fe4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009fe8:	bf1c      	itt	ne
 8009fea:	f1c4 0401 	rsbne	r4, r4, #1
 8009fee:	6034      	strne	r4, [r6, #0]
 8009ff0:	6833      	ldr	r3, [r6, #0]
 8009ff2:	441a      	add	r2, r3
 8009ff4:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8009ff8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009ffc:	bf08      	it	eq
 8009ffe:	9203      	streq	r2, [sp, #12]
 800a000:	2130      	movs	r1, #48	; 0x30
 800a002:	9b03      	ldr	r3, [sp, #12]
 800a004:	4293      	cmp	r3, r2
 800a006:	d2dc      	bcs.n	8009fc2 <__cvt+0x56>
 800a008:	1c5c      	adds	r4, r3, #1
 800a00a:	9403      	str	r4, [sp, #12]
 800a00c:	7019      	strb	r1, [r3, #0]
 800a00e:	e7f8      	b.n	800a002 <__cvt+0x96>

0800a010 <__exponent>:
 800a010:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a012:	4603      	mov	r3, r0
 800a014:	2900      	cmp	r1, #0
 800a016:	bfb8      	it	lt
 800a018:	4249      	neglt	r1, r1
 800a01a:	f803 2b02 	strb.w	r2, [r3], #2
 800a01e:	bfb4      	ite	lt
 800a020:	222d      	movlt	r2, #45	; 0x2d
 800a022:	222b      	movge	r2, #43	; 0x2b
 800a024:	2909      	cmp	r1, #9
 800a026:	7042      	strb	r2, [r0, #1]
 800a028:	dd2a      	ble.n	800a080 <__exponent+0x70>
 800a02a:	f10d 0407 	add.w	r4, sp, #7
 800a02e:	46a4      	mov	ip, r4
 800a030:	270a      	movs	r7, #10
 800a032:	46a6      	mov	lr, r4
 800a034:	460a      	mov	r2, r1
 800a036:	fb91 f6f7 	sdiv	r6, r1, r7
 800a03a:	fb07 1516 	mls	r5, r7, r6, r1
 800a03e:	3530      	adds	r5, #48	; 0x30
 800a040:	2a63      	cmp	r2, #99	; 0x63
 800a042:	f104 34ff 	add.w	r4, r4, #4294967295
 800a046:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800a04a:	4631      	mov	r1, r6
 800a04c:	dcf1      	bgt.n	800a032 <__exponent+0x22>
 800a04e:	3130      	adds	r1, #48	; 0x30
 800a050:	f1ae 0502 	sub.w	r5, lr, #2
 800a054:	f804 1c01 	strb.w	r1, [r4, #-1]
 800a058:	1c44      	adds	r4, r0, #1
 800a05a:	4629      	mov	r1, r5
 800a05c:	4561      	cmp	r1, ip
 800a05e:	d30a      	bcc.n	800a076 <__exponent+0x66>
 800a060:	f10d 0209 	add.w	r2, sp, #9
 800a064:	eba2 020e 	sub.w	r2, r2, lr
 800a068:	4565      	cmp	r5, ip
 800a06a:	bf88      	it	hi
 800a06c:	2200      	movhi	r2, #0
 800a06e:	4413      	add	r3, r2
 800a070:	1a18      	subs	r0, r3, r0
 800a072:	b003      	add	sp, #12
 800a074:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a076:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a07a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800a07e:	e7ed      	b.n	800a05c <__exponent+0x4c>
 800a080:	2330      	movs	r3, #48	; 0x30
 800a082:	3130      	adds	r1, #48	; 0x30
 800a084:	7083      	strb	r3, [r0, #2]
 800a086:	70c1      	strb	r1, [r0, #3]
 800a088:	1d03      	adds	r3, r0, #4
 800a08a:	e7f1      	b.n	800a070 <__exponent+0x60>
 800a08c:	0000      	movs	r0, r0
	...

0800a090 <_printf_float>:
 800a090:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a094:	b08b      	sub	sp, #44	; 0x2c
 800a096:	460c      	mov	r4, r1
 800a098:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 800a09c:	4616      	mov	r6, r2
 800a09e:	461f      	mov	r7, r3
 800a0a0:	4605      	mov	r5, r0
 800a0a2:	f001 f9d7 	bl	800b454 <_localeconv_r>
 800a0a6:	f8d0 b000 	ldr.w	fp, [r0]
 800a0aa:	4658      	mov	r0, fp
 800a0ac:	f7f6 f8c8 	bl	8000240 <strlen>
 800a0b0:	2300      	movs	r3, #0
 800a0b2:	9308      	str	r3, [sp, #32]
 800a0b4:	f8d8 3000 	ldr.w	r3, [r8]
 800a0b8:	f894 9018 	ldrb.w	r9, [r4, #24]
 800a0bc:	6822      	ldr	r2, [r4, #0]
 800a0be:	3307      	adds	r3, #7
 800a0c0:	f023 0307 	bic.w	r3, r3, #7
 800a0c4:	f103 0108 	add.w	r1, r3, #8
 800a0c8:	f8c8 1000 	str.w	r1, [r8]
 800a0cc:	4682      	mov	sl, r0
 800a0ce:	e9d3 0100 	ldrd	r0, r1, [r3]
 800a0d2:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 800a0d6:	ed9f 7b98 	vldr	d7, [pc, #608]	; 800a338 <_printf_float+0x2a8>
 800a0da:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 800a0de:	eeb0 6bc0 	vabs.f64	d6, d0
 800a0e2:	eeb4 6b47 	vcmp.f64	d6, d7
 800a0e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a0ea:	dd24      	ble.n	800a136 <_printf_float+0xa6>
 800a0ec:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800a0f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a0f4:	d502      	bpl.n	800a0fc <_printf_float+0x6c>
 800a0f6:	232d      	movs	r3, #45	; 0x2d
 800a0f8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a0fc:	4b90      	ldr	r3, [pc, #576]	; (800a340 <_printf_float+0x2b0>)
 800a0fe:	4891      	ldr	r0, [pc, #580]	; (800a344 <_printf_float+0x2b4>)
 800a100:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800a104:	bf94      	ite	ls
 800a106:	4698      	movls	r8, r3
 800a108:	4680      	movhi	r8, r0
 800a10a:	2303      	movs	r3, #3
 800a10c:	6123      	str	r3, [r4, #16]
 800a10e:	f022 0204 	bic.w	r2, r2, #4
 800a112:	2300      	movs	r3, #0
 800a114:	6022      	str	r2, [r4, #0]
 800a116:	9304      	str	r3, [sp, #16]
 800a118:	9700      	str	r7, [sp, #0]
 800a11a:	4633      	mov	r3, r6
 800a11c:	aa09      	add	r2, sp, #36	; 0x24
 800a11e:	4621      	mov	r1, r4
 800a120:	4628      	mov	r0, r5
 800a122:	f000 f9d3 	bl	800a4cc <_printf_common>
 800a126:	3001      	adds	r0, #1
 800a128:	f040 808a 	bne.w	800a240 <_printf_float+0x1b0>
 800a12c:	f04f 30ff 	mov.w	r0, #4294967295
 800a130:	b00b      	add	sp, #44	; 0x2c
 800a132:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a136:	eeb4 0b40 	vcmp.f64	d0, d0
 800a13a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a13e:	d709      	bvc.n	800a154 <_printf_float+0xc4>
 800a140:	ee10 3a90 	vmov	r3, s1
 800a144:	2b00      	cmp	r3, #0
 800a146:	bfbc      	itt	lt
 800a148:	232d      	movlt	r3, #45	; 0x2d
 800a14a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800a14e:	487e      	ldr	r0, [pc, #504]	; (800a348 <_printf_float+0x2b8>)
 800a150:	4b7e      	ldr	r3, [pc, #504]	; (800a34c <_printf_float+0x2bc>)
 800a152:	e7d5      	b.n	800a100 <_printf_float+0x70>
 800a154:	6863      	ldr	r3, [r4, #4]
 800a156:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800a15a:	9104      	str	r1, [sp, #16]
 800a15c:	1c59      	adds	r1, r3, #1
 800a15e:	d13c      	bne.n	800a1da <_printf_float+0x14a>
 800a160:	2306      	movs	r3, #6
 800a162:	6063      	str	r3, [r4, #4]
 800a164:	2300      	movs	r3, #0
 800a166:	9303      	str	r3, [sp, #12]
 800a168:	ab08      	add	r3, sp, #32
 800a16a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800a16e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800a172:	ab07      	add	r3, sp, #28
 800a174:	6861      	ldr	r1, [r4, #4]
 800a176:	9300      	str	r3, [sp, #0]
 800a178:	6022      	str	r2, [r4, #0]
 800a17a:	f10d 031b 	add.w	r3, sp, #27
 800a17e:	4628      	mov	r0, r5
 800a180:	f7ff fef4 	bl	8009f6c <__cvt>
 800a184:	9b04      	ldr	r3, [sp, #16]
 800a186:	9907      	ldr	r1, [sp, #28]
 800a188:	2b47      	cmp	r3, #71	; 0x47
 800a18a:	4680      	mov	r8, r0
 800a18c:	d108      	bne.n	800a1a0 <_printf_float+0x110>
 800a18e:	1cc8      	adds	r0, r1, #3
 800a190:	db02      	blt.n	800a198 <_printf_float+0x108>
 800a192:	6863      	ldr	r3, [r4, #4]
 800a194:	4299      	cmp	r1, r3
 800a196:	dd41      	ble.n	800a21c <_printf_float+0x18c>
 800a198:	f1a9 0902 	sub.w	r9, r9, #2
 800a19c:	fa5f f989 	uxtb.w	r9, r9
 800a1a0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800a1a4:	d820      	bhi.n	800a1e8 <_printf_float+0x158>
 800a1a6:	3901      	subs	r1, #1
 800a1a8:	464a      	mov	r2, r9
 800a1aa:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800a1ae:	9107      	str	r1, [sp, #28]
 800a1b0:	f7ff ff2e 	bl	800a010 <__exponent>
 800a1b4:	9a08      	ldr	r2, [sp, #32]
 800a1b6:	9004      	str	r0, [sp, #16]
 800a1b8:	1813      	adds	r3, r2, r0
 800a1ba:	2a01      	cmp	r2, #1
 800a1bc:	6123      	str	r3, [r4, #16]
 800a1be:	dc02      	bgt.n	800a1c6 <_printf_float+0x136>
 800a1c0:	6822      	ldr	r2, [r4, #0]
 800a1c2:	07d2      	lsls	r2, r2, #31
 800a1c4:	d501      	bpl.n	800a1ca <_printf_float+0x13a>
 800a1c6:	3301      	adds	r3, #1
 800a1c8:	6123      	str	r3, [r4, #16]
 800a1ca:	f89d 301b 	ldrb.w	r3, [sp, #27]
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	d0a2      	beq.n	800a118 <_printf_float+0x88>
 800a1d2:	232d      	movs	r3, #45	; 0x2d
 800a1d4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a1d8:	e79e      	b.n	800a118 <_printf_float+0x88>
 800a1da:	9904      	ldr	r1, [sp, #16]
 800a1dc:	2947      	cmp	r1, #71	; 0x47
 800a1de:	d1c1      	bne.n	800a164 <_printf_float+0xd4>
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	d1bf      	bne.n	800a164 <_printf_float+0xd4>
 800a1e4:	2301      	movs	r3, #1
 800a1e6:	e7bc      	b.n	800a162 <_printf_float+0xd2>
 800a1e8:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800a1ec:	d118      	bne.n	800a220 <_printf_float+0x190>
 800a1ee:	2900      	cmp	r1, #0
 800a1f0:	6863      	ldr	r3, [r4, #4]
 800a1f2:	dd0b      	ble.n	800a20c <_printf_float+0x17c>
 800a1f4:	6121      	str	r1, [r4, #16]
 800a1f6:	b913      	cbnz	r3, 800a1fe <_printf_float+0x16e>
 800a1f8:	6822      	ldr	r2, [r4, #0]
 800a1fa:	07d0      	lsls	r0, r2, #31
 800a1fc:	d502      	bpl.n	800a204 <_printf_float+0x174>
 800a1fe:	3301      	adds	r3, #1
 800a200:	440b      	add	r3, r1
 800a202:	6123      	str	r3, [r4, #16]
 800a204:	2300      	movs	r3, #0
 800a206:	65a1      	str	r1, [r4, #88]	; 0x58
 800a208:	9304      	str	r3, [sp, #16]
 800a20a:	e7de      	b.n	800a1ca <_printf_float+0x13a>
 800a20c:	b913      	cbnz	r3, 800a214 <_printf_float+0x184>
 800a20e:	6822      	ldr	r2, [r4, #0]
 800a210:	07d2      	lsls	r2, r2, #31
 800a212:	d501      	bpl.n	800a218 <_printf_float+0x188>
 800a214:	3302      	adds	r3, #2
 800a216:	e7f4      	b.n	800a202 <_printf_float+0x172>
 800a218:	2301      	movs	r3, #1
 800a21a:	e7f2      	b.n	800a202 <_printf_float+0x172>
 800a21c:	f04f 0967 	mov.w	r9, #103	; 0x67
 800a220:	9b08      	ldr	r3, [sp, #32]
 800a222:	4299      	cmp	r1, r3
 800a224:	db05      	blt.n	800a232 <_printf_float+0x1a2>
 800a226:	6823      	ldr	r3, [r4, #0]
 800a228:	6121      	str	r1, [r4, #16]
 800a22a:	07d8      	lsls	r0, r3, #31
 800a22c:	d5ea      	bpl.n	800a204 <_printf_float+0x174>
 800a22e:	1c4b      	adds	r3, r1, #1
 800a230:	e7e7      	b.n	800a202 <_printf_float+0x172>
 800a232:	2900      	cmp	r1, #0
 800a234:	bfd4      	ite	le
 800a236:	f1c1 0202 	rsble	r2, r1, #2
 800a23a:	2201      	movgt	r2, #1
 800a23c:	4413      	add	r3, r2
 800a23e:	e7e0      	b.n	800a202 <_printf_float+0x172>
 800a240:	6823      	ldr	r3, [r4, #0]
 800a242:	055a      	lsls	r2, r3, #21
 800a244:	d407      	bmi.n	800a256 <_printf_float+0x1c6>
 800a246:	6923      	ldr	r3, [r4, #16]
 800a248:	4642      	mov	r2, r8
 800a24a:	4631      	mov	r1, r6
 800a24c:	4628      	mov	r0, r5
 800a24e:	47b8      	blx	r7
 800a250:	3001      	adds	r0, #1
 800a252:	d12a      	bne.n	800a2aa <_printf_float+0x21a>
 800a254:	e76a      	b.n	800a12c <_printf_float+0x9c>
 800a256:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800a25a:	f240 80e2 	bls.w	800a422 <_printf_float+0x392>
 800a25e:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800a262:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800a266:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a26a:	d133      	bne.n	800a2d4 <_printf_float+0x244>
 800a26c:	4a38      	ldr	r2, [pc, #224]	; (800a350 <_printf_float+0x2c0>)
 800a26e:	2301      	movs	r3, #1
 800a270:	4631      	mov	r1, r6
 800a272:	4628      	mov	r0, r5
 800a274:	47b8      	blx	r7
 800a276:	3001      	adds	r0, #1
 800a278:	f43f af58 	beq.w	800a12c <_printf_float+0x9c>
 800a27c:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800a280:	429a      	cmp	r2, r3
 800a282:	db02      	blt.n	800a28a <_printf_float+0x1fa>
 800a284:	6823      	ldr	r3, [r4, #0]
 800a286:	07d8      	lsls	r0, r3, #31
 800a288:	d50f      	bpl.n	800a2aa <_printf_float+0x21a>
 800a28a:	4653      	mov	r3, sl
 800a28c:	465a      	mov	r2, fp
 800a28e:	4631      	mov	r1, r6
 800a290:	4628      	mov	r0, r5
 800a292:	47b8      	blx	r7
 800a294:	3001      	adds	r0, #1
 800a296:	f43f af49 	beq.w	800a12c <_printf_float+0x9c>
 800a29a:	f04f 0800 	mov.w	r8, #0
 800a29e:	f104 091a 	add.w	r9, r4, #26
 800a2a2:	9b08      	ldr	r3, [sp, #32]
 800a2a4:	3b01      	subs	r3, #1
 800a2a6:	4543      	cmp	r3, r8
 800a2a8:	dc09      	bgt.n	800a2be <_printf_float+0x22e>
 800a2aa:	6823      	ldr	r3, [r4, #0]
 800a2ac:	079b      	lsls	r3, r3, #30
 800a2ae:	f100 8108 	bmi.w	800a4c2 <_printf_float+0x432>
 800a2b2:	68e0      	ldr	r0, [r4, #12]
 800a2b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a2b6:	4298      	cmp	r0, r3
 800a2b8:	bfb8      	it	lt
 800a2ba:	4618      	movlt	r0, r3
 800a2bc:	e738      	b.n	800a130 <_printf_float+0xa0>
 800a2be:	2301      	movs	r3, #1
 800a2c0:	464a      	mov	r2, r9
 800a2c2:	4631      	mov	r1, r6
 800a2c4:	4628      	mov	r0, r5
 800a2c6:	47b8      	blx	r7
 800a2c8:	3001      	adds	r0, #1
 800a2ca:	f43f af2f 	beq.w	800a12c <_printf_float+0x9c>
 800a2ce:	f108 0801 	add.w	r8, r8, #1
 800a2d2:	e7e6      	b.n	800a2a2 <_printf_float+0x212>
 800a2d4:	9b07      	ldr	r3, [sp, #28]
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	dc3c      	bgt.n	800a354 <_printf_float+0x2c4>
 800a2da:	4a1d      	ldr	r2, [pc, #116]	; (800a350 <_printf_float+0x2c0>)
 800a2dc:	2301      	movs	r3, #1
 800a2de:	4631      	mov	r1, r6
 800a2e0:	4628      	mov	r0, r5
 800a2e2:	47b8      	blx	r7
 800a2e4:	3001      	adds	r0, #1
 800a2e6:	f43f af21 	beq.w	800a12c <_printf_float+0x9c>
 800a2ea:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800a2ee:	4313      	orrs	r3, r2
 800a2f0:	d102      	bne.n	800a2f8 <_printf_float+0x268>
 800a2f2:	6823      	ldr	r3, [r4, #0]
 800a2f4:	07d9      	lsls	r1, r3, #31
 800a2f6:	d5d8      	bpl.n	800a2aa <_printf_float+0x21a>
 800a2f8:	4653      	mov	r3, sl
 800a2fa:	465a      	mov	r2, fp
 800a2fc:	4631      	mov	r1, r6
 800a2fe:	4628      	mov	r0, r5
 800a300:	47b8      	blx	r7
 800a302:	3001      	adds	r0, #1
 800a304:	f43f af12 	beq.w	800a12c <_printf_float+0x9c>
 800a308:	f04f 0900 	mov.w	r9, #0
 800a30c:	f104 0a1a 	add.w	sl, r4, #26
 800a310:	9b07      	ldr	r3, [sp, #28]
 800a312:	425b      	negs	r3, r3
 800a314:	454b      	cmp	r3, r9
 800a316:	dc01      	bgt.n	800a31c <_printf_float+0x28c>
 800a318:	9b08      	ldr	r3, [sp, #32]
 800a31a:	e795      	b.n	800a248 <_printf_float+0x1b8>
 800a31c:	2301      	movs	r3, #1
 800a31e:	4652      	mov	r2, sl
 800a320:	4631      	mov	r1, r6
 800a322:	4628      	mov	r0, r5
 800a324:	47b8      	blx	r7
 800a326:	3001      	adds	r0, #1
 800a328:	f43f af00 	beq.w	800a12c <_printf_float+0x9c>
 800a32c:	f109 0901 	add.w	r9, r9, #1
 800a330:	e7ee      	b.n	800a310 <_printf_float+0x280>
 800a332:	bf00      	nop
 800a334:	f3af 8000 	nop.w
 800a338:	ffffffff 	.word	0xffffffff
 800a33c:	7fefffff 	.word	0x7fefffff
 800a340:	0800cf68 	.word	0x0800cf68
 800a344:	0800cf6c 	.word	0x0800cf6c
 800a348:	0800cf74 	.word	0x0800cf74
 800a34c:	0800cf70 	.word	0x0800cf70
 800a350:	0800cf78 	.word	0x0800cf78
 800a354:	9a08      	ldr	r2, [sp, #32]
 800a356:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a358:	429a      	cmp	r2, r3
 800a35a:	bfa8      	it	ge
 800a35c:	461a      	movge	r2, r3
 800a35e:	2a00      	cmp	r2, #0
 800a360:	4691      	mov	r9, r2
 800a362:	dc38      	bgt.n	800a3d6 <_printf_float+0x346>
 800a364:	2300      	movs	r3, #0
 800a366:	9305      	str	r3, [sp, #20]
 800a368:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a36c:	f104 021a 	add.w	r2, r4, #26
 800a370:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a372:	9905      	ldr	r1, [sp, #20]
 800a374:	9304      	str	r3, [sp, #16]
 800a376:	eba3 0309 	sub.w	r3, r3, r9
 800a37a:	428b      	cmp	r3, r1
 800a37c:	dc33      	bgt.n	800a3e6 <_printf_float+0x356>
 800a37e:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800a382:	429a      	cmp	r2, r3
 800a384:	db3c      	blt.n	800a400 <_printf_float+0x370>
 800a386:	6823      	ldr	r3, [r4, #0]
 800a388:	07da      	lsls	r2, r3, #31
 800a38a:	d439      	bmi.n	800a400 <_printf_float+0x370>
 800a38c:	9a08      	ldr	r2, [sp, #32]
 800a38e:	9b04      	ldr	r3, [sp, #16]
 800a390:	9907      	ldr	r1, [sp, #28]
 800a392:	1ad3      	subs	r3, r2, r3
 800a394:	eba2 0901 	sub.w	r9, r2, r1
 800a398:	4599      	cmp	r9, r3
 800a39a:	bfa8      	it	ge
 800a39c:	4699      	movge	r9, r3
 800a39e:	f1b9 0f00 	cmp.w	r9, #0
 800a3a2:	dc35      	bgt.n	800a410 <_printf_float+0x380>
 800a3a4:	f04f 0800 	mov.w	r8, #0
 800a3a8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a3ac:	f104 0a1a 	add.w	sl, r4, #26
 800a3b0:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800a3b4:	1a9b      	subs	r3, r3, r2
 800a3b6:	eba3 0309 	sub.w	r3, r3, r9
 800a3ba:	4543      	cmp	r3, r8
 800a3bc:	f77f af75 	ble.w	800a2aa <_printf_float+0x21a>
 800a3c0:	2301      	movs	r3, #1
 800a3c2:	4652      	mov	r2, sl
 800a3c4:	4631      	mov	r1, r6
 800a3c6:	4628      	mov	r0, r5
 800a3c8:	47b8      	blx	r7
 800a3ca:	3001      	adds	r0, #1
 800a3cc:	f43f aeae 	beq.w	800a12c <_printf_float+0x9c>
 800a3d0:	f108 0801 	add.w	r8, r8, #1
 800a3d4:	e7ec      	b.n	800a3b0 <_printf_float+0x320>
 800a3d6:	4613      	mov	r3, r2
 800a3d8:	4631      	mov	r1, r6
 800a3da:	4642      	mov	r2, r8
 800a3dc:	4628      	mov	r0, r5
 800a3de:	47b8      	blx	r7
 800a3e0:	3001      	adds	r0, #1
 800a3e2:	d1bf      	bne.n	800a364 <_printf_float+0x2d4>
 800a3e4:	e6a2      	b.n	800a12c <_printf_float+0x9c>
 800a3e6:	2301      	movs	r3, #1
 800a3e8:	4631      	mov	r1, r6
 800a3ea:	4628      	mov	r0, r5
 800a3ec:	9204      	str	r2, [sp, #16]
 800a3ee:	47b8      	blx	r7
 800a3f0:	3001      	adds	r0, #1
 800a3f2:	f43f ae9b 	beq.w	800a12c <_printf_float+0x9c>
 800a3f6:	9b05      	ldr	r3, [sp, #20]
 800a3f8:	9a04      	ldr	r2, [sp, #16]
 800a3fa:	3301      	adds	r3, #1
 800a3fc:	9305      	str	r3, [sp, #20]
 800a3fe:	e7b7      	b.n	800a370 <_printf_float+0x2e0>
 800a400:	4653      	mov	r3, sl
 800a402:	465a      	mov	r2, fp
 800a404:	4631      	mov	r1, r6
 800a406:	4628      	mov	r0, r5
 800a408:	47b8      	blx	r7
 800a40a:	3001      	adds	r0, #1
 800a40c:	d1be      	bne.n	800a38c <_printf_float+0x2fc>
 800a40e:	e68d      	b.n	800a12c <_printf_float+0x9c>
 800a410:	9a04      	ldr	r2, [sp, #16]
 800a412:	464b      	mov	r3, r9
 800a414:	4442      	add	r2, r8
 800a416:	4631      	mov	r1, r6
 800a418:	4628      	mov	r0, r5
 800a41a:	47b8      	blx	r7
 800a41c:	3001      	adds	r0, #1
 800a41e:	d1c1      	bne.n	800a3a4 <_printf_float+0x314>
 800a420:	e684      	b.n	800a12c <_printf_float+0x9c>
 800a422:	9a08      	ldr	r2, [sp, #32]
 800a424:	2a01      	cmp	r2, #1
 800a426:	dc01      	bgt.n	800a42c <_printf_float+0x39c>
 800a428:	07db      	lsls	r3, r3, #31
 800a42a:	d537      	bpl.n	800a49c <_printf_float+0x40c>
 800a42c:	2301      	movs	r3, #1
 800a42e:	4642      	mov	r2, r8
 800a430:	4631      	mov	r1, r6
 800a432:	4628      	mov	r0, r5
 800a434:	47b8      	blx	r7
 800a436:	3001      	adds	r0, #1
 800a438:	f43f ae78 	beq.w	800a12c <_printf_float+0x9c>
 800a43c:	4653      	mov	r3, sl
 800a43e:	465a      	mov	r2, fp
 800a440:	4631      	mov	r1, r6
 800a442:	4628      	mov	r0, r5
 800a444:	47b8      	blx	r7
 800a446:	3001      	adds	r0, #1
 800a448:	f43f ae70 	beq.w	800a12c <_printf_float+0x9c>
 800a44c:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800a450:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800a454:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a458:	d01b      	beq.n	800a492 <_printf_float+0x402>
 800a45a:	9b08      	ldr	r3, [sp, #32]
 800a45c:	f108 0201 	add.w	r2, r8, #1
 800a460:	3b01      	subs	r3, #1
 800a462:	4631      	mov	r1, r6
 800a464:	4628      	mov	r0, r5
 800a466:	47b8      	blx	r7
 800a468:	3001      	adds	r0, #1
 800a46a:	d10e      	bne.n	800a48a <_printf_float+0x3fa>
 800a46c:	e65e      	b.n	800a12c <_printf_float+0x9c>
 800a46e:	2301      	movs	r3, #1
 800a470:	464a      	mov	r2, r9
 800a472:	4631      	mov	r1, r6
 800a474:	4628      	mov	r0, r5
 800a476:	47b8      	blx	r7
 800a478:	3001      	adds	r0, #1
 800a47a:	f43f ae57 	beq.w	800a12c <_printf_float+0x9c>
 800a47e:	f108 0801 	add.w	r8, r8, #1
 800a482:	9b08      	ldr	r3, [sp, #32]
 800a484:	3b01      	subs	r3, #1
 800a486:	4543      	cmp	r3, r8
 800a488:	dcf1      	bgt.n	800a46e <_printf_float+0x3de>
 800a48a:	9b04      	ldr	r3, [sp, #16]
 800a48c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800a490:	e6db      	b.n	800a24a <_printf_float+0x1ba>
 800a492:	f04f 0800 	mov.w	r8, #0
 800a496:	f104 091a 	add.w	r9, r4, #26
 800a49a:	e7f2      	b.n	800a482 <_printf_float+0x3f2>
 800a49c:	2301      	movs	r3, #1
 800a49e:	4642      	mov	r2, r8
 800a4a0:	e7df      	b.n	800a462 <_printf_float+0x3d2>
 800a4a2:	2301      	movs	r3, #1
 800a4a4:	464a      	mov	r2, r9
 800a4a6:	4631      	mov	r1, r6
 800a4a8:	4628      	mov	r0, r5
 800a4aa:	47b8      	blx	r7
 800a4ac:	3001      	adds	r0, #1
 800a4ae:	f43f ae3d 	beq.w	800a12c <_printf_float+0x9c>
 800a4b2:	f108 0801 	add.w	r8, r8, #1
 800a4b6:	68e3      	ldr	r3, [r4, #12]
 800a4b8:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a4ba:	1a5b      	subs	r3, r3, r1
 800a4bc:	4543      	cmp	r3, r8
 800a4be:	dcf0      	bgt.n	800a4a2 <_printf_float+0x412>
 800a4c0:	e6f7      	b.n	800a2b2 <_printf_float+0x222>
 800a4c2:	f04f 0800 	mov.w	r8, #0
 800a4c6:	f104 0919 	add.w	r9, r4, #25
 800a4ca:	e7f4      	b.n	800a4b6 <_printf_float+0x426>

0800a4cc <_printf_common>:
 800a4cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a4d0:	4616      	mov	r6, r2
 800a4d2:	4699      	mov	r9, r3
 800a4d4:	688a      	ldr	r2, [r1, #8]
 800a4d6:	690b      	ldr	r3, [r1, #16]
 800a4d8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a4dc:	4293      	cmp	r3, r2
 800a4de:	bfb8      	it	lt
 800a4e0:	4613      	movlt	r3, r2
 800a4e2:	6033      	str	r3, [r6, #0]
 800a4e4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a4e8:	4607      	mov	r7, r0
 800a4ea:	460c      	mov	r4, r1
 800a4ec:	b10a      	cbz	r2, 800a4f2 <_printf_common+0x26>
 800a4ee:	3301      	adds	r3, #1
 800a4f0:	6033      	str	r3, [r6, #0]
 800a4f2:	6823      	ldr	r3, [r4, #0]
 800a4f4:	0699      	lsls	r1, r3, #26
 800a4f6:	bf42      	ittt	mi
 800a4f8:	6833      	ldrmi	r3, [r6, #0]
 800a4fa:	3302      	addmi	r3, #2
 800a4fc:	6033      	strmi	r3, [r6, #0]
 800a4fe:	6825      	ldr	r5, [r4, #0]
 800a500:	f015 0506 	ands.w	r5, r5, #6
 800a504:	d106      	bne.n	800a514 <_printf_common+0x48>
 800a506:	f104 0a19 	add.w	sl, r4, #25
 800a50a:	68e3      	ldr	r3, [r4, #12]
 800a50c:	6832      	ldr	r2, [r6, #0]
 800a50e:	1a9b      	subs	r3, r3, r2
 800a510:	42ab      	cmp	r3, r5
 800a512:	dc26      	bgt.n	800a562 <_printf_common+0x96>
 800a514:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a518:	1e13      	subs	r3, r2, #0
 800a51a:	6822      	ldr	r2, [r4, #0]
 800a51c:	bf18      	it	ne
 800a51e:	2301      	movne	r3, #1
 800a520:	0692      	lsls	r2, r2, #26
 800a522:	d42b      	bmi.n	800a57c <_printf_common+0xb0>
 800a524:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a528:	4649      	mov	r1, r9
 800a52a:	4638      	mov	r0, r7
 800a52c:	47c0      	blx	r8
 800a52e:	3001      	adds	r0, #1
 800a530:	d01e      	beq.n	800a570 <_printf_common+0xa4>
 800a532:	6823      	ldr	r3, [r4, #0]
 800a534:	68e5      	ldr	r5, [r4, #12]
 800a536:	6832      	ldr	r2, [r6, #0]
 800a538:	f003 0306 	and.w	r3, r3, #6
 800a53c:	2b04      	cmp	r3, #4
 800a53e:	bf08      	it	eq
 800a540:	1aad      	subeq	r5, r5, r2
 800a542:	68a3      	ldr	r3, [r4, #8]
 800a544:	6922      	ldr	r2, [r4, #16]
 800a546:	bf0c      	ite	eq
 800a548:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a54c:	2500      	movne	r5, #0
 800a54e:	4293      	cmp	r3, r2
 800a550:	bfc4      	itt	gt
 800a552:	1a9b      	subgt	r3, r3, r2
 800a554:	18ed      	addgt	r5, r5, r3
 800a556:	2600      	movs	r6, #0
 800a558:	341a      	adds	r4, #26
 800a55a:	42b5      	cmp	r5, r6
 800a55c:	d11a      	bne.n	800a594 <_printf_common+0xc8>
 800a55e:	2000      	movs	r0, #0
 800a560:	e008      	b.n	800a574 <_printf_common+0xa8>
 800a562:	2301      	movs	r3, #1
 800a564:	4652      	mov	r2, sl
 800a566:	4649      	mov	r1, r9
 800a568:	4638      	mov	r0, r7
 800a56a:	47c0      	blx	r8
 800a56c:	3001      	adds	r0, #1
 800a56e:	d103      	bne.n	800a578 <_printf_common+0xac>
 800a570:	f04f 30ff 	mov.w	r0, #4294967295
 800a574:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a578:	3501      	adds	r5, #1
 800a57a:	e7c6      	b.n	800a50a <_printf_common+0x3e>
 800a57c:	18e1      	adds	r1, r4, r3
 800a57e:	1c5a      	adds	r2, r3, #1
 800a580:	2030      	movs	r0, #48	; 0x30
 800a582:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a586:	4422      	add	r2, r4
 800a588:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a58c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a590:	3302      	adds	r3, #2
 800a592:	e7c7      	b.n	800a524 <_printf_common+0x58>
 800a594:	2301      	movs	r3, #1
 800a596:	4622      	mov	r2, r4
 800a598:	4649      	mov	r1, r9
 800a59a:	4638      	mov	r0, r7
 800a59c:	47c0      	blx	r8
 800a59e:	3001      	adds	r0, #1
 800a5a0:	d0e6      	beq.n	800a570 <_printf_common+0xa4>
 800a5a2:	3601      	adds	r6, #1
 800a5a4:	e7d9      	b.n	800a55a <_printf_common+0x8e>
	...

0800a5a8 <_printf_i>:
 800a5a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a5ac:	460c      	mov	r4, r1
 800a5ae:	4691      	mov	r9, r2
 800a5b0:	7e27      	ldrb	r7, [r4, #24]
 800a5b2:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a5b4:	2f78      	cmp	r7, #120	; 0x78
 800a5b6:	4680      	mov	r8, r0
 800a5b8:	469a      	mov	sl, r3
 800a5ba:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a5be:	d807      	bhi.n	800a5d0 <_printf_i+0x28>
 800a5c0:	2f62      	cmp	r7, #98	; 0x62
 800a5c2:	d80a      	bhi.n	800a5da <_printf_i+0x32>
 800a5c4:	2f00      	cmp	r7, #0
 800a5c6:	f000 80d8 	beq.w	800a77a <_printf_i+0x1d2>
 800a5ca:	2f58      	cmp	r7, #88	; 0x58
 800a5cc:	f000 80a3 	beq.w	800a716 <_printf_i+0x16e>
 800a5d0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800a5d4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a5d8:	e03a      	b.n	800a650 <_printf_i+0xa8>
 800a5da:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a5de:	2b15      	cmp	r3, #21
 800a5e0:	d8f6      	bhi.n	800a5d0 <_printf_i+0x28>
 800a5e2:	a001      	add	r0, pc, #4	; (adr r0, 800a5e8 <_printf_i+0x40>)
 800a5e4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800a5e8:	0800a641 	.word	0x0800a641
 800a5ec:	0800a655 	.word	0x0800a655
 800a5f0:	0800a5d1 	.word	0x0800a5d1
 800a5f4:	0800a5d1 	.word	0x0800a5d1
 800a5f8:	0800a5d1 	.word	0x0800a5d1
 800a5fc:	0800a5d1 	.word	0x0800a5d1
 800a600:	0800a655 	.word	0x0800a655
 800a604:	0800a5d1 	.word	0x0800a5d1
 800a608:	0800a5d1 	.word	0x0800a5d1
 800a60c:	0800a5d1 	.word	0x0800a5d1
 800a610:	0800a5d1 	.word	0x0800a5d1
 800a614:	0800a761 	.word	0x0800a761
 800a618:	0800a685 	.word	0x0800a685
 800a61c:	0800a743 	.word	0x0800a743
 800a620:	0800a5d1 	.word	0x0800a5d1
 800a624:	0800a5d1 	.word	0x0800a5d1
 800a628:	0800a783 	.word	0x0800a783
 800a62c:	0800a5d1 	.word	0x0800a5d1
 800a630:	0800a685 	.word	0x0800a685
 800a634:	0800a5d1 	.word	0x0800a5d1
 800a638:	0800a5d1 	.word	0x0800a5d1
 800a63c:	0800a74b 	.word	0x0800a74b
 800a640:	680b      	ldr	r3, [r1, #0]
 800a642:	1d1a      	adds	r2, r3, #4
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	600a      	str	r2, [r1, #0]
 800a648:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800a64c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a650:	2301      	movs	r3, #1
 800a652:	e0a3      	b.n	800a79c <_printf_i+0x1f4>
 800a654:	6825      	ldr	r5, [r4, #0]
 800a656:	6808      	ldr	r0, [r1, #0]
 800a658:	062e      	lsls	r6, r5, #24
 800a65a:	f100 0304 	add.w	r3, r0, #4
 800a65e:	d50a      	bpl.n	800a676 <_printf_i+0xce>
 800a660:	6805      	ldr	r5, [r0, #0]
 800a662:	600b      	str	r3, [r1, #0]
 800a664:	2d00      	cmp	r5, #0
 800a666:	da03      	bge.n	800a670 <_printf_i+0xc8>
 800a668:	232d      	movs	r3, #45	; 0x2d
 800a66a:	426d      	negs	r5, r5
 800a66c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a670:	485e      	ldr	r0, [pc, #376]	; (800a7ec <_printf_i+0x244>)
 800a672:	230a      	movs	r3, #10
 800a674:	e019      	b.n	800a6aa <_printf_i+0x102>
 800a676:	f015 0f40 	tst.w	r5, #64	; 0x40
 800a67a:	6805      	ldr	r5, [r0, #0]
 800a67c:	600b      	str	r3, [r1, #0]
 800a67e:	bf18      	it	ne
 800a680:	b22d      	sxthne	r5, r5
 800a682:	e7ef      	b.n	800a664 <_printf_i+0xbc>
 800a684:	680b      	ldr	r3, [r1, #0]
 800a686:	6825      	ldr	r5, [r4, #0]
 800a688:	1d18      	adds	r0, r3, #4
 800a68a:	6008      	str	r0, [r1, #0]
 800a68c:	0628      	lsls	r0, r5, #24
 800a68e:	d501      	bpl.n	800a694 <_printf_i+0xec>
 800a690:	681d      	ldr	r5, [r3, #0]
 800a692:	e002      	b.n	800a69a <_printf_i+0xf2>
 800a694:	0669      	lsls	r1, r5, #25
 800a696:	d5fb      	bpl.n	800a690 <_printf_i+0xe8>
 800a698:	881d      	ldrh	r5, [r3, #0]
 800a69a:	4854      	ldr	r0, [pc, #336]	; (800a7ec <_printf_i+0x244>)
 800a69c:	2f6f      	cmp	r7, #111	; 0x6f
 800a69e:	bf0c      	ite	eq
 800a6a0:	2308      	moveq	r3, #8
 800a6a2:	230a      	movne	r3, #10
 800a6a4:	2100      	movs	r1, #0
 800a6a6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a6aa:	6866      	ldr	r6, [r4, #4]
 800a6ac:	60a6      	str	r6, [r4, #8]
 800a6ae:	2e00      	cmp	r6, #0
 800a6b0:	bfa2      	ittt	ge
 800a6b2:	6821      	ldrge	r1, [r4, #0]
 800a6b4:	f021 0104 	bicge.w	r1, r1, #4
 800a6b8:	6021      	strge	r1, [r4, #0]
 800a6ba:	b90d      	cbnz	r5, 800a6c0 <_printf_i+0x118>
 800a6bc:	2e00      	cmp	r6, #0
 800a6be:	d04d      	beq.n	800a75c <_printf_i+0x1b4>
 800a6c0:	4616      	mov	r6, r2
 800a6c2:	fbb5 f1f3 	udiv	r1, r5, r3
 800a6c6:	fb03 5711 	mls	r7, r3, r1, r5
 800a6ca:	5dc7      	ldrb	r7, [r0, r7]
 800a6cc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a6d0:	462f      	mov	r7, r5
 800a6d2:	42bb      	cmp	r3, r7
 800a6d4:	460d      	mov	r5, r1
 800a6d6:	d9f4      	bls.n	800a6c2 <_printf_i+0x11a>
 800a6d8:	2b08      	cmp	r3, #8
 800a6da:	d10b      	bne.n	800a6f4 <_printf_i+0x14c>
 800a6dc:	6823      	ldr	r3, [r4, #0]
 800a6de:	07df      	lsls	r7, r3, #31
 800a6e0:	d508      	bpl.n	800a6f4 <_printf_i+0x14c>
 800a6e2:	6923      	ldr	r3, [r4, #16]
 800a6e4:	6861      	ldr	r1, [r4, #4]
 800a6e6:	4299      	cmp	r1, r3
 800a6e8:	bfde      	ittt	le
 800a6ea:	2330      	movle	r3, #48	; 0x30
 800a6ec:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a6f0:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a6f4:	1b92      	subs	r2, r2, r6
 800a6f6:	6122      	str	r2, [r4, #16]
 800a6f8:	f8cd a000 	str.w	sl, [sp]
 800a6fc:	464b      	mov	r3, r9
 800a6fe:	aa03      	add	r2, sp, #12
 800a700:	4621      	mov	r1, r4
 800a702:	4640      	mov	r0, r8
 800a704:	f7ff fee2 	bl	800a4cc <_printf_common>
 800a708:	3001      	adds	r0, #1
 800a70a:	d14c      	bne.n	800a7a6 <_printf_i+0x1fe>
 800a70c:	f04f 30ff 	mov.w	r0, #4294967295
 800a710:	b004      	add	sp, #16
 800a712:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a716:	4835      	ldr	r0, [pc, #212]	; (800a7ec <_printf_i+0x244>)
 800a718:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800a71c:	6823      	ldr	r3, [r4, #0]
 800a71e:	680e      	ldr	r6, [r1, #0]
 800a720:	061f      	lsls	r7, r3, #24
 800a722:	f856 5b04 	ldr.w	r5, [r6], #4
 800a726:	600e      	str	r6, [r1, #0]
 800a728:	d514      	bpl.n	800a754 <_printf_i+0x1ac>
 800a72a:	07d9      	lsls	r1, r3, #31
 800a72c:	bf44      	itt	mi
 800a72e:	f043 0320 	orrmi.w	r3, r3, #32
 800a732:	6023      	strmi	r3, [r4, #0]
 800a734:	b91d      	cbnz	r5, 800a73e <_printf_i+0x196>
 800a736:	6823      	ldr	r3, [r4, #0]
 800a738:	f023 0320 	bic.w	r3, r3, #32
 800a73c:	6023      	str	r3, [r4, #0]
 800a73e:	2310      	movs	r3, #16
 800a740:	e7b0      	b.n	800a6a4 <_printf_i+0xfc>
 800a742:	6823      	ldr	r3, [r4, #0]
 800a744:	f043 0320 	orr.w	r3, r3, #32
 800a748:	6023      	str	r3, [r4, #0]
 800a74a:	2378      	movs	r3, #120	; 0x78
 800a74c:	4828      	ldr	r0, [pc, #160]	; (800a7f0 <_printf_i+0x248>)
 800a74e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a752:	e7e3      	b.n	800a71c <_printf_i+0x174>
 800a754:	065e      	lsls	r6, r3, #25
 800a756:	bf48      	it	mi
 800a758:	b2ad      	uxthmi	r5, r5
 800a75a:	e7e6      	b.n	800a72a <_printf_i+0x182>
 800a75c:	4616      	mov	r6, r2
 800a75e:	e7bb      	b.n	800a6d8 <_printf_i+0x130>
 800a760:	680b      	ldr	r3, [r1, #0]
 800a762:	6826      	ldr	r6, [r4, #0]
 800a764:	6960      	ldr	r0, [r4, #20]
 800a766:	1d1d      	adds	r5, r3, #4
 800a768:	600d      	str	r5, [r1, #0]
 800a76a:	0635      	lsls	r5, r6, #24
 800a76c:	681b      	ldr	r3, [r3, #0]
 800a76e:	d501      	bpl.n	800a774 <_printf_i+0x1cc>
 800a770:	6018      	str	r0, [r3, #0]
 800a772:	e002      	b.n	800a77a <_printf_i+0x1d2>
 800a774:	0671      	lsls	r1, r6, #25
 800a776:	d5fb      	bpl.n	800a770 <_printf_i+0x1c8>
 800a778:	8018      	strh	r0, [r3, #0]
 800a77a:	2300      	movs	r3, #0
 800a77c:	6123      	str	r3, [r4, #16]
 800a77e:	4616      	mov	r6, r2
 800a780:	e7ba      	b.n	800a6f8 <_printf_i+0x150>
 800a782:	680b      	ldr	r3, [r1, #0]
 800a784:	1d1a      	adds	r2, r3, #4
 800a786:	600a      	str	r2, [r1, #0]
 800a788:	681e      	ldr	r6, [r3, #0]
 800a78a:	6862      	ldr	r2, [r4, #4]
 800a78c:	2100      	movs	r1, #0
 800a78e:	4630      	mov	r0, r6
 800a790:	f7f5 fd5e 	bl	8000250 <memchr>
 800a794:	b108      	cbz	r0, 800a79a <_printf_i+0x1f2>
 800a796:	1b80      	subs	r0, r0, r6
 800a798:	6060      	str	r0, [r4, #4]
 800a79a:	6863      	ldr	r3, [r4, #4]
 800a79c:	6123      	str	r3, [r4, #16]
 800a79e:	2300      	movs	r3, #0
 800a7a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a7a4:	e7a8      	b.n	800a6f8 <_printf_i+0x150>
 800a7a6:	6923      	ldr	r3, [r4, #16]
 800a7a8:	4632      	mov	r2, r6
 800a7aa:	4649      	mov	r1, r9
 800a7ac:	4640      	mov	r0, r8
 800a7ae:	47d0      	blx	sl
 800a7b0:	3001      	adds	r0, #1
 800a7b2:	d0ab      	beq.n	800a70c <_printf_i+0x164>
 800a7b4:	6823      	ldr	r3, [r4, #0]
 800a7b6:	079b      	lsls	r3, r3, #30
 800a7b8:	d413      	bmi.n	800a7e2 <_printf_i+0x23a>
 800a7ba:	68e0      	ldr	r0, [r4, #12]
 800a7bc:	9b03      	ldr	r3, [sp, #12]
 800a7be:	4298      	cmp	r0, r3
 800a7c0:	bfb8      	it	lt
 800a7c2:	4618      	movlt	r0, r3
 800a7c4:	e7a4      	b.n	800a710 <_printf_i+0x168>
 800a7c6:	2301      	movs	r3, #1
 800a7c8:	4632      	mov	r2, r6
 800a7ca:	4649      	mov	r1, r9
 800a7cc:	4640      	mov	r0, r8
 800a7ce:	47d0      	blx	sl
 800a7d0:	3001      	adds	r0, #1
 800a7d2:	d09b      	beq.n	800a70c <_printf_i+0x164>
 800a7d4:	3501      	adds	r5, #1
 800a7d6:	68e3      	ldr	r3, [r4, #12]
 800a7d8:	9903      	ldr	r1, [sp, #12]
 800a7da:	1a5b      	subs	r3, r3, r1
 800a7dc:	42ab      	cmp	r3, r5
 800a7de:	dcf2      	bgt.n	800a7c6 <_printf_i+0x21e>
 800a7e0:	e7eb      	b.n	800a7ba <_printf_i+0x212>
 800a7e2:	2500      	movs	r5, #0
 800a7e4:	f104 0619 	add.w	r6, r4, #25
 800a7e8:	e7f5      	b.n	800a7d6 <_printf_i+0x22e>
 800a7ea:	bf00      	nop
 800a7ec:	0800cf7a 	.word	0x0800cf7a
 800a7f0:	0800cf8b 	.word	0x0800cf8b

0800a7f4 <siprintf>:
 800a7f4:	b40e      	push	{r1, r2, r3}
 800a7f6:	b500      	push	{lr}
 800a7f8:	b09c      	sub	sp, #112	; 0x70
 800a7fa:	ab1d      	add	r3, sp, #116	; 0x74
 800a7fc:	9002      	str	r0, [sp, #8]
 800a7fe:	9006      	str	r0, [sp, #24]
 800a800:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a804:	4809      	ldr	r0, [pc, #36]	; (800a82c <siprintf+0x38>)
 800a806:	9107      	str	r1, [sp, #28]
 800a808:	9104      	str	r1, [sp, #16]
 800a80a:	4909      	ldr	r1, [pc, #36]	; (800a830 <siprintf+0x3c>)
 800a80c:	f853 2b04 	ldr.w	r2, [r3], #4
 800a810:	9105      	str	r1, [sp, #20]
 800a812:	6800      	ldr	r0, [r0, #0]
 800a814:	9301      	str	r3, [sp, #4]
 800a816:	a902      	add	r1, sp, #8
 800a818:	f001 faca 	bl	800bdb0 <_svfiprintf_r>
 800a81c:	9b02      	ldr	r3, [sp, #8]
 800a81e:	2200      	movs	r2, #0
 800a820:	701a      	strb	r2, [r3, #0]
 800a822:	b01c      	add	sp, #112	; 0x70
 800a824:	f85d eb04 	ldr.w	lr, [sp], #4
 800a828:	b003      	add	sp, #12
 800a82a:	4770      	bx	lr
 800a82c:	200000b4 	.word	0x200000b4
 800a830:	ffff0208 	.word	0xffff0208

0800a834 <quorem>:
 800a834:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a838:	6903      	ldr	r3, [r0, #16]
 800a83a:	690c      	ldr	r4, [r1, #16]
 800a83c:	42a3      	cmp	r3, r4
 800a83e:	4607      	mov	r7, r0
 800a840:	f2c0 8081 	blt.w	800a946 <quorem+0x112>
 800a844:	3c01      	subs	r4, #1
 800a846:	f101 0814 	add.w	r8, r1, #20
 800a84a:	f100 0514 	add.w	r5, r0, #20
 800a84e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a852:	9301      	str	r3, [sp, #4]
 800a854:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a858:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a85c:	3301      	adds	r3, #1
 800a85e:	429a      	cmp	r2, r3
 800a860:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a864:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a868:	fbb2 f6f3 	udiv	r6, r2, r3
 800a86c:	d331      	bcc.n	800a8d2 <quorem+0x9e>
 800a86e:	f04f 0e00 	mov.w	lr, #0
 800a872:	4640      	mov	r0, r8
 800a874:	46ac      	mov	ip, r5
 800a876:	46f2      	mov	sl, lr
 800a878:	f850 2b04 	ldr.w	r2, [r0], #4
 800a87c:	b293      	uxth	r3, r2
 800a87e:	fb06 e303 	mla	r3, r6, r3, lr
 800a882:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800a886:	b29b      	uxth	r3, r3
 800a888:	ebaa 0303 	sub.w	r3, sl, r3
 800a88c:	0c12      	lsrs	r2, r2, #16
 800a88e:	f8dc a000 	ldr.w	sl, [ip]
 800a892:	fb06 e202 	mla	r2, r6, r2, lr
 800a896:	fa13 f38a 	uxtah	r3, r3, sl
 800a89a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a89e:	fa1f fa82 	uxth.w	sl, r2
 800a8a2:	f8dc 2000 	ldr.w	r2, [ip]
 800a8a6:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800a8aa:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a8ae:	b29b      	uxth	r3, r3
 800a8b0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a8b4:	4581      	cmp	r9, r0
 800a8b6:	f84c 3b04 	str.w	r3, [ip], #4
 800a8ba:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a8be:	d2db      	bcs.n	800a878 <quorem+0x44>
 800a8c0:	f855 300b 	ldr.w	r3, [r5, fp]
 800a8c4:	b92b      	cbnz	r3, 800a8d2 <quorem+0x9e>
 800a8c6:	9b01      	ldr	r3, [sp, #4]
 800a8c8:	3b04      	subs	r3, #4
 800a8ca:	429d      	cmp	r5, r3
 800a8cc:	461a      	mov	r2, r3
 800a8ce:	d32e      	bcc.n	800a92e <quorem+0xfa>
 800a8d0:	613c      	str	r4, [r7, #16]
 800a8d2:	4638      	mov	r0, r7
 800a8d4:	f001 f856 	bl	800b984 <__mcmp>
 800a8d8:	2800      	cmp	r0, #0
 800a8da:	db24      	blt.n	800a926 <quorem+0xf2>
 800a8dc:	3601      	adds	r6, #1
 800a8de:	4628      	mov	r0, r5
 800a8e0:	f04f 0c00 	mov.w	ip, #0
 800a8e4:	f858 2b04 	ldr.w	r2, [r8], #4
 800a8e8:	f8d0 e000 	ldr.w	lr, [r0]
 800a8ec:	b293      	uxth	r3, r2
 800a8ee:	ebac 0303 	sub.w	r3, ip, r3
 800a8f2:	0c12      	lsrs	r2, r2, #16
 800a8f4:	fa13 f38e 	uxtah	r3, r3, lr
 800a8f8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a8fc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a900:	b29b      	uxth	r3, r3
 800a902:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a906:	45c1      	cmp	r9, r8
 800a908:	f840 3b04 	str.w	r3, [r0], #4
 800a90c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a910:	d2e8      	bcs.n	800a8e4 <quorem+0xb0>
 800a912:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a916:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a91a:	b922      	cbnz	r2, 800a926 <quorem+0xf2>
 800a91c:	3b04      	subs	r3, #4
 800a91e:	429d      	cmp	r5, r3
 800a920:	461a      	mov	r2, r3
 800a922:	d30a      	bcc.n	800a93a <quorem+0x106>
 800a924:	613c      	str	r4, [r7, #16]
 800a926:	4630      	mov	r0, r6
 800a928:	b003      	add	sp, #12
 800a92a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a92e:	6812      	ldr	r2, [r2, #0]
 800a930:	3b04      	subs	r3, #4
 800a932:	2a00      	cmp	r2, #0
 800a934:	d1cc      	bne.n	800a8d0 <quorem+0x9c>
 800a936:	3c01      	subs	r4, #1
 800a938:	e7c7      	b.n	800a8ca <quorem+0x96>
 800a93a:	6812      	ldr	r2, [r2, #0]
 800a93c:	3b04      	subs	r3, #4
 800a93e:	2a00      	cmp	r2, #0
 800a940:	d1f0      	bne.n	800a924 <quorem+0xf0>
 800a942:	3c01      	subs	r4, #1
 800a944:	e7eb      	b.n	800a91e <quorem+0xea>
 800a946:	2000      	movs	r0, #0
 800a948:	e7ee      	b.n	800a928 <quorem+0xf4>
 800a94a:	0000      	movs	r0, r0
 800a94c:	0000      	movs	r0, r0
	...

0800a950 <_dtoa_r>:
 800a950:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a954:	ec59 8b10 	vmov	r8, r9, d0
 800a958:	b095      	sub	sp, #84	; 0x54
 800a95a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a95c:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 800a95e:	9107      	str	r1, [sp, #28]
 800a960:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800a964:	4606      	mov	r6, r0
 800a966:	9209      	str	r2, [sp, #36]	; 0x24
 800a968:	9310      	str	r3, [sp, #64]	; 0x40
 800a96a:	b975      	cbnz	r5, 800a98a <_dtoa_r+0x3a>
 800a96c:	2010      	movs	r0, #16
 800a96e:	f000 fd75 	bl	800b45c <malloc>
 800a972:	4602      	mov	r2, r0
 800a974:	6270      	str	r0, [r6, #36]	; 0x24
 800a976:	b920      	cbnz	r0, 800a982 <_dtoa_r+0x32>
 800a978:	4bab      	ldr	r3, [pc, #684]	; (800ac28 <_dtoa_r+0x2d8>)
 800a97a:	21ea      	movs	r1, #234	; 0xea
 800a97c:	48ab      	ldr	r0, [pc, #684]	; (800ac2c <_dtoa_r+0x2dc>)
 800a97e:	f001 fb27 	bl	800bfd0 <__assert_func>
 800a982:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a986:	6005      	str	r5, [r0, #0]
 800a988:	60c5      	str	r5, [r0, #12]
 800a98a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800a98c:	6819      	ldr	r1, [r3, #0]
 800a98e:	b151      	cbz	r1, 800a9a6 <_dtoa_r+0x56>
 800a990:	685a      	ldr	r2, [r3, #4]
 800a992:	604a      	str	r2, [r1, #4]
 800a994:	2301      	movs	r3, #1
 800a996:	4093      	lsls	r3, r2
 800a998:	608b      	str	r3, [r1, #8]
 800a99a:	4630      	mov	r0, r6
 800a99c:	f000 fdb4 	bl	800b508 <_Bfree>
 800a9a0:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800a9a2:	2200      	movs	r2, #0
 800a9a4:	601a      	str	r2, [r3, #0]
 800a9a6:	f1b9 0300 	subs.w	r3, r9, #0
 800a9aa:	bfbb      	ittet	lt
 800a9ac:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a9b0:	9303      	strlt	r3, [sp, #12]
 800a9b2:	2300      	movge	r3, #0
 800a9b4:	2201      	movlt	r2, #1
 800a9b6:	bfac      	ite	ge
 800a9b8:	6023      	strge	r3, [r4, #0]
 800a9ba:	6022      	strlt	r2, [r4, #0]
 800a9bc:	4b9c      	ldr	r3, [pc, #624]	; (800ac30 <_dtoa_r+0x2e0>)
 800a9be:	9c03      	ldr	r4, [sp, #12]
 800a9c0:	43a3      	bics	r3, r4
 800a9c2:	d11a      	bne.n	800a9fa <_dtoa_r+0xaa>
 800a9c4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a9c6:	f242 730f 	movw	r3, #9999	; 0x270f
 800a9ca:	6013      	str	r3, [r2, #0]
 800a9cc:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800a9d0:	ea53 0308 	orrs.w	r3, r3, r8
 800a9d4:	f000 8512 	beq.w	800b3fc <_dtoa_r+0xaac>
 800a9d8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800a9da:	b953      	cbnz	r3, 800a9f2 <_dtoa_r+0xa2>
 800a9dc:	4b95      	ldr	r3, [pc, #596]	; (800ac34 <_dtoa_r+0x2e4>)
 800a9de:	e01f      	b.n	800aa20 <_dtoa_r+0xd0>
 800a9e0:	4b95      	ldr	r3, [pc, #596]	; (800ac38 <_dtoa_r+0x2e8>)
 800a9e2:	9300      	str	r3, [sp, #0]
 800a9e4:	3308      	adds	r3, #8
 800a9e6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800a9e8:	6013      	str	r3, [r2, #0]
 800a9ea:	9800      	ldr	r0, [sp, #0]
 800a9ec:	b015      	add	sp, #84	; 0x54
 800a9ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a9f2:	4b90      	ldr	r3, [pc, #576]	; (800ac34 <_dtoa_r+0x2e4>)
 800a9f4:	9300      	str	r3, [sp, #0]
 800a9f6:	3303      	adds	r3, #3
 800a9f8:	e7f5      	b.n	800a9e6 <_dtoa_r+0x96>
 800a9fa:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a9fe:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800aa02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aa06:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800aa0a:	d10b      	bne.n	800aa24 <_dtoa_r+0xd4>
 800aa0c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800aa0e:	2301      	movs	r3, #1
 800aa10:	6013      	str	r3, [r2, #0]
 800aa12:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800aa14:	2b00      	cmp	r3, #0
 800aa16:	f000 84ee 	beq.w	800b3f6 <_dtoa_r+0xaa6>
 800aa1a:	4888      	ldr	r0, [pc, #544]	; (800ac3c <_dtoa_r+0x2ec>)
 800aa1c:	6018      	str	r0, [r3, #0]
 800aa1e:	1e43      	subs	r3, r0, #1
 800aa20:	9300      	str	r3, [sp, #0]
 800aa22:	e7e2      	b.n	800a9ea <_dtoa_r+0x9a>
 800aa24:	a913      	add	r1, sp, #76	; 0x4c
 800aa26:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800aa2a:	aa12      	add	r2, sp, #72	; 0x48
 800aa2c:	4630      	mov	r0, r6
 800aa2e:	f001 f84d 	bl	800bacc <__d2b>
 800aa32:	f3c4 510a 	ubfx	r1, r4, #20, #11
 800aa36:	4605      	mov	r5, r0
 800aa38:	9812      	ldr	r0, [sp, #72]	; 0x48
 800aa3a:	2900      	cmp	r1, #0
 800aa3c:	d047      	beq.n	800aace <_dtoa_r+0x17e>
 800aa3e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800aa40:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800aa44:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800aa48:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 800aa4c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800aa50:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800aa54:	2400      	movs	r4, #0
 800aa56:	ec43 2b16 	vmov	d6, r2, r3
 800aa5a:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 800aa5e:	ed9f 5b6c 	vldr	d5, [pc, #432]	; 800ac10 <_dtoa_r+0x2c0>
 800aa62:	ee36 7b47 	vsub.f64	d7, d6, d7
 800aa66:	ed9f 6b6c 	vldr	d6, [pc, #432]	; 800ac18 <_dtoa_r+0x2c8>
 800aa6a:	eea7 6b05 	vfma.f64	d6, d7, d5
 800aa6e:	eeb0 7b46 	vmov.f64	d7, d6
 800aa72:	ee06 1a90 	vmov	s13, r1
 800aa76:	eeb8 5be6 	vcvt.f64.s32	d5, s13
 800aa7a:	ed9f 6b69 	vldr	d6, [pc, #420]	; 800ac20 <_dtoa_r+0x2d0>
 800aa7e:	eea5 7b06 	vfma.f64	d7, d5, d6
 800aa82:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800aa86:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800aa8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aa8e:	ee16 ba90 	vmov	fp, s13
 800aa92:	9411      	str	r4, [sp, #68]	; 0x44
 800aa94:	d508      	bpl.n	800aaa8 <_dtoa_r+0x158>
 800aa96:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800aa9a:	eeb4 6b47 	vcmp.f64	d6, d7
 800aa9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aaa2:	bf18      	it	ne
 800aaa4:	f10b 3bff 	addne.w	fp, fp, #4294967295
 800aaa8:	f1bb 0f16 	cmp.w	fp, #22
 800aaac:	d832      	bhi.n	800ab14 <_dtoa_r+0x1c4>
 800aaae:	4b64      	ldr	r3, [pc, #400]	; (800ac40 <_dtoa_r+0x2f0>)
 800aab0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800aab4:	ed93 7b00 	vldr	d7, [r3]
 800aab8:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 800aabc:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800aac0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aac4:	d501      	bpl.n	800aaca <_dtoa_r+0x17a>
 800aac6:	f10b 3bff 	add.w	fp, fp, #4294967295
 800aaca:	2300      	movs	r3, #0
 800aacc:	e023      	b.n	800ab16 <_dtoa_r+0x1c6>
 800aace:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800aad0:	4401      	add	r1, r0
 800aad2:	f201 4332 	addw	r3, r1, #1074	; 0x432
 800aad6:	2b20      	cmp	r3, #32
 800aad8:	bfc3      	ittte	gt
 800aada:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800aade:	fa04 f303 	lslgt.w	r3, r4, r3
 800aae2:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 800aae6:	f1c3 0320 	rsble	r3, r3, #32
 800aaea:	bfc6      	itte	gt
 800aaec:	fa28 f804 	lsrgt.w	r8, r8, r4
 800aaf0:	ea43 0308 	orrgt.w	r3, r3, r8
 800aaf4:	fa08 f303 	lslle.w	r3, r8, r3
 800aaf8:	ee07 3a90 	vmov	s15, r3
 800aafc:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800ab00:	3901      	subs	r1, #1
 800ab02:	ed8d 7b00 	vstr	d7, [sp]
 800ab06:	9c01      	ldr	r4, [sp, #4]
 800ab08:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ab0c:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 800ab10:	2401      	movs	r4, #1
 800ab12:	e7a0      	b.n	800aa56 <_dtoa_r+0x106>
 800ab14:	2301      	movs	r3, #1
 800ab16:	930f      	str	r3, [sp, #60]	; 0x3c
 800ab18:	1a43      	subs	r3, r0, r1
 800ab1a:	1e5a      	subs	r2, r3, #1
 800ab1c:	bf45      	ittet	mi
 800ab1e:	f1c3 0301 	rsbmi	r3, r3, #1
 800ab22:	9305      	strmi	r3, [sp, #20]
 800ab24:	2300      	movpl	r3, #0
 800ab26:	2300      	movmi	r3, #0
 800ab28:	9206      	str	r2, [sp, #24]
 800ab2a:	bf54      	ite	pl
 800ab2c:	9305      	strpl	r3, [sp, #20]
 800ab2e:	9306      	strmi	r3, [sp, #24]
 800ab30:	f1bb 0f00 	cmp.w	fp, #0
 800ab34:	db18      	blt.n	800ab68 <_dtoa_r+0x218>
 800ab36:	9b06      	ldr	r3, [sp, #24]
 800ab38:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 800ab3c:	445b      	add	r3, fp
 800ab3e:	9306      	str	r3, [sp, #24]
 800ab40:	2300      	movs	r3, #0
 800ab42:	9a07      	ldr	r2, [sp, #28]
 800ab44:	2a09      	cmp	r2, #9
 800ab46:	d849      	bhi.n	800abdc <_dtoa_r+0x28c>
 800ab48:	2a05      	cmp	r2, #5
 800ab4a:	bfc4      	itt	gt
 800ab4c:	3a04      	subgt	r2, #4
 800ab4e:	9207      	strgt	r2, [sp, #28]
 800ab50:	9a07      	ldr	r2, [sp, #28]
 800ab52:	f1a2 0202 	sub.w	r2, r2, #2
 800ab56:	bfcc      	ite	gt
 800ab58:	2400      	movgt	r4, #0
 800ab5a:	2401      	movle	r4, #1
 800ab5c:	2a03      	cmp	r2, #3
 800ab5e:	d848      	bhi.n	800abf2 <_dtoa_r+0x2a2>
 800ab60:	e8df f002 	tbb	[pc, r2]
 800ab64:	3a2c2e0b 	.word	0x3a2c2e0b
 800ab68:	9b05      	ldr	r3, [sp, #20]
 800ab6a:	2200      	movs	r2, #0
 800ab6c:	eba3 030b 	sub.w	r3, r3, fp
 800ab70:	9305      	str	r3, [sp, #20]
 800ab72:	920e      	str	r2, [sp, #56]	; 0x38
 800ab74:	f1cb 0300 	rsb	r3, fp, #0
 800ab78:	e7e3      	b.n	800ab42 <_dtoa_r+0x1f2>
 800ab7a:	2200      	movs	r2, #0
 800ab7c:	9208      	str	r2, [sp, #32]
 800ab7e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ab80:	2a00      	cmp	r2, #0
 800ab82:	dc39      	bgt.n	800abf8 <_dtoa_r+0x2a8>
 800ab84:	f04f 0a01 	mov.w	sl, #1
 800ab88:	46d1      	mov	r9, sl
 800ab8a:	4652      	mov	r2, sl
 800ab8c:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800ab90:	6a77      	ldr	r7, [r6, #36]	; 0x24
 800ab92:	2100      	movs	r1, #0
 800ab94:	6079      	str	r1, [r7, #4]
 800ab96:	2004      	movs	r0, #4
 800ab98:	f100 0c14 	add.w	ip, r0, #20
 800ab9c:	4594      	cmp	ip, r2
 800ab9e:	6879      	ldr	r1, [r7, #4]
 800aba0:	d92f      	bls.n	800ac02 <_dtoa_r+0x2b2>
 800aba2:	4630      	mov	r0, r6
 800aba4:	930c      	str	r3, [sp, #48]	; 0x30
 800aba6:	f000 fc6f 	bl	800b488 <_Balloc>
 800abaa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800abac:	9000      	str	r0, [sp, #0]
 800abae:	4602      	mov	r2, r0
 800abb0:	2800      	cmp	r0, #0
 800abb2:	d149      	bne.n	800ac48 <_dtoa_r+0x2f8>
 800abb4:	4b23      	ldr	r3, [pc, #140]	; (800ac44 <_dtoa_r+0x2f4>)
 800abb6:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800abba:	e6df      	b.n	800a97c <_dtoa_r+0x2c>
 800abbc:	2201      	movs	r2, #1
 800abbe:	e7dd      	b.n	800ab7c <_dtoa_r+0x22c>
 800abc0:	2200      	movs	r2, #0
 800abc2:	9208      	str	r2, [sp, #32]
 800abc4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800abc6:	eb0b 0a02 	add.w	sl, fp, r2
 800abca:	f10a 0901 	add.w	r9, sl, #1
 800abce:	464a      	mov	r2, r9
 800abd0:	2a01      	cmp	r2, #1
 800abd2:	bfb8      	it	lt
 800abd4:	2201      	movlt	r2, #1
 800abd6:	e7db      	b.n	800ab90 <_dtoa_r+0x240>
 800abd8:	2201      	movs	r2, #1
 800abda:	e7f2      	b.n	800abc2 <_dtoa_r+0x272>
 800abdc:	2401      	movs	r4, #1
 800abde:	2200      	movs	r2, #0
 800abe0:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800abe4:	f04f 3aff 	mov.w	sl, #4294967295
 800abe8:	2100      	movs	r1, #0
 800abea:	46d1      	mov	r9, sl
 800abec:	2212      	movs	r2, #18
 800abee:	9109      	str	r1, [sp, #36]	; 0x24
 800abf0:	e7ce      	b.n	800ab90 <_dtoa_r+0x240>
 800abf2:	2201      	movs	r2, #1
 800abf4:	9208      	str	r2, [sp, #32]
 800abf6:	e7f5      	b.n	800abe4 <_dtoa_r+0x294>
 800abf8:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 800abfc:	46d1      	mov	r9, sl
 800abfe:	4652      	mov	r2, sl
 800ac00:	e7c6      	b.n	800ab90 <_dtoa_r+0x240>
 800ac02:	3101      	adds	r1, #1
 800ac04:	6079      	str	r1, [r7, #4]
 800ac06:	0040      	lsls	r0, r0, #1
 800ac08:	e7c6      	b.n	800ab98 <_dtoa_r+0x248>
 800ac0a:	bf00      	nop
 800ac0c:	f3af 8000 	nop.w
 800ac10:	636f4361 	.word	0x636f4361
 800ac14:	3fd287a7 	.word	0x3fd287a7
 800ac18:	8b60c8b3 	.word	0x8b60c8b3
 800ac1c:	3fc68a28 	.word	0x3fc68a28
 800ac20:	509f79fb 	.word	0x509f79fb
 800ac24:	3fd34413 	.word	0x3fd34413
 800ac28:	0800cfa9 	.word	0x0800cfa9
 800ac2c:	0800cfc0 	.word	0x0800cfc0
 800ac30:	7ff00000 	.word	0x7ff00000
 800ac34:	0800cfa5 	.word	0x0800cfa5
 800ac38:	0800cf9c 	.word	0x0800cf9c
 800ac3c:	0800cf79 	.word	0x0800cf79
 800ac40:	0800d0b8 	.word	0x0800d0b8
 800ac44:	0800d01f 	.word	0x0800d01f
 800ac48:	6a72      	ldr	r2, [r6, #36]	; 0x24
 800ac4a:	9900      	ldr	r1, [sp, #0]
 800ac4c:	6011      	str	r1, [r2, #0]
 800ac4e:	f1b9 0f0e 	cmp.w	r9, #14
 800ac52:	d872      	bhi.n	800ad3a <_dtoa_r+0x3ea>
 800ac54:	2c00      	cmp	r4, #0
 800ac56:	d070      	beq.n	800ad3a <_dtoa_r+0x3ea>
 800ac58:	f1bb 0f00 	cmp.w	fp, #0
 800ac5c:	f340 80a6 	ble.w	800adac <_dtoa_r+0x45c>
 800ac60:	49ca      	ldr	r1, [pc, #808]	; (800af8c <_dtoa_r+0x63c>)
 800ac62:	f00b 020f 	and.w	r2, fp, #15
 800ac66:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800ac6a:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800ac6e:	ed92 7b00 	vldr	d7, [r2]
 800ac72:	ea4f 112b 	mov.w	r1, fp, asr #4
 800ac76:	f000 808d 	beq.w	800ad94 <_dtoa_r+0x444>
 800ac7a:	4ac5      	ldr	r2, [pc, #788]	; (800af90 <_dtoa_r+0x640>)
 800ac7c:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 800ac80:	ed92 6b08 	vldr	d6, [r2, #32]
 800ac84:	ee85 6b06 	vdiv.f64	d6, d5, d6
 800ac88:	ed8d 6b02 	vstr	d6, [sp, #8]
 800ac8c:	f001 010f 	and.w	r1, r1, #15
 800ac90:	2203      	movs	r2, #3
 800ac92:	48bf      	ldr	r0, [pc, #764]	; (800af90 <_dtoa_r+0x640>)
 800ac94:	2900      	cmp	r1, #0
 800ac96:	d17f      	bne.n	800ad98 <_dtoa_r+0x448>
 800ac98:	ed9d 6b02 	vldr	d6, [sp, #8]
 800ac9c:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800aca0:	ed8d 7b02 	vstr	d7, [sp, #8]
 800aca4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800aca6:	2900      	cmp	r1, #0
 800aca8:	f000 80b2 	beq.w	800ae10 <_dtoa_r+0x4c0>
 800acac:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800acb0:	ed9d 7b02 	vldr	d7, [sp, #8]
 800acb4:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800acb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800acbc:	f140 80a8 	bpl.w	800ae10 <_dtoa_r+0x4c0>
 800acc0:	f1b9 0f00 	cmp.w	r9, #0
 800acc4:	f000 80a4 	beq.w	800ae10 <_dtoa_r+0x4c0>
 800acc8:	f1ba 0f00 	cmp.w	sl, #0
 800accc:	dd31      	ble.n	800ad32 <_dtoa_r+0x3e2>
 800acce:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 800acd2:	ee27 7b06 	vmul.f64	d7, d7, d6
 800acd6:	ed8d 7b02 	vstr	d7, [sp, #8]
 800acda:	f10b 37ff 	add.w	r7, fp, #4294967295
 800acde:	3201      	adds	r2, #1
 800ace0:	4650      	mov	r0, sl
 800ace2:	ed9d 6b02 	vldr	d6, [sp, #8]
 800ace6:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 800acea:	ee07 2a90 	vmov	s15, r2
 800acee:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800acf2:	eea7 5b06 	vfma.f64	d5, d7, d6
 800acf6:	ed8d 5b02 	vstr	d5, [sp, #8]
 800acfa:	9c03      	ldr	r4, [sp, #12]
 800acfc:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800ad00:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 800ad04:	2800      	cmp	r0, #0
 800ad06:	f040 8086 	bne.w	800ae16 <_dtoa_r+0x4c6>
 800ad0a:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800ad0e:	ee36 6b47 	vsub.f64	d6, d6, d7
 800ad12:	ec42 1b17 	vmov	d7, r1, r2
 800ad16:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800ad1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad1e:	f300 8272 	bgt.w	800b206 <_dtoa_r+0x8b6>
 800ad22:	eeb1 7b47 	vneg.f64	d7, d7
 800ad26:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800ad2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad2e:	f100 8267 	bmi.w	800b200 <_dtoa_r+0x8b0>
 800ad32:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	; 0x28
 800ad36:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800ad3a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800ad3c:	2a00      	cmp	r2, #0
 800ad3e:	f2c0 8129 	blt.w	800af94 <_dtoa_r+0x644>
 800ad42:	f1bb 0f0e 	cmp.w	fp, #14
 800ad46:	f300 8125 	bgt.w	800af94 <_dtoa_r+0x644>
 800ad4a:	4b90      	ldr	r3, [pc, #576]	; (800af8c <_dtoa_r+0x63c>)
 800ad4c:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800ad50:	ed93 6b00 	vldr	d6, [r3]
 800ad54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	f280 80c3 	bge.w	800aee2 <_dtoa_r+0x592>
 800ad5c:	f1b9 0f00 	cmp.w	r9, #0
 800ad60:	f300 80bf 	bgt.w	800aee2 <_dtoa_r+0x592>
 800ad64:	f040 824c 	bne.w	800b200 <_dtoa_r+0x8b0>
 800ad68:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800ad6c:	ee26 6b07 	vmul.f64	d6, d6, d7
 800ad70:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ad74:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800ad78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad7c:	464c      	mov	r4, r9
 800ad7e:	464f      	mov	r7, r9
 800ad80:	f280 8222 	bge.w	800b1c8 <_dtoa_r+0x878>
 800ad84:	f8dd 8000 	ldr.w	r8, [sp]
 800ad88:	2331      	movs	r3, #49	; 0x31
 800ad8a:	f808 3b01 	strb.w	r3, [r8], #1
 800ad8e:	f10b 0b01 	add.w	fp, fp, #1
 800ad92:	e21e      	b.n	800b1d2 <_dtoa_r+0x882>
 800ad94:	2202      	movs	r2, #2
 800ad96:	e77c      	b.n	800ac92 <_dtoa_r+0x342>
 800ad98:	07cc      	lsls	r4, r1, #31
 800ad9a:	d504      	bpl.n	800ada6 <_dtoa_r+0x456>
 800ad9c:	ed90 6b00 	vldr	d6, [r0]
 800ada0:	3201      	adds	r2, #1
 800ada2:	ee27 7b06 	vmul.f64	d7, d7, d6
 800ada6:	1049      	asrs	r1, r1, #1
 800ada8:	3008      	adds	r0, #8
 800adaa:	e773      	b.n	800ac94 <_dtoa_r+0x344>
 800adac:	d02e      	beq.n	800ae0c <_dtoa_r+0x4bc>
 800adae:	f1cb 0100 	rsb	r1, fp, #0
 800adb2:	4a76      	ldr	r2, [pc, #472]	; (800af8c <_dtoa_r+0x63c>)
 800adb4:	f001 000f 	and.w	r0, r1, #15
 800adb8:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800adbc:	ed92 7b00 	vldr	d7, [r2]
 800adc0:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 800adc4:	ee26 7b07 	vmul.f64	d7, d6, d7
 800adc8:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800adcc:	e9dd 780c 	ldrd	r7, r8, [sp, #48]	; 0x30
 800add0:	e9cd 7802 	strd	r7, r8, [sp, #8]
 800add4:	486e      	ldr	r0, [pc, #440]	; (800af90 <_dtoa_r+0x640>)
 800add6:	1109      	asrs	r1, r1, #4
 800add8:	2400      	movs	r4, #0
 800adda:	2202      	movs	r2, #2
 800addc:	b939      	cbnz	r1, 800adee <_dtoa_r+0x49e>
 800adde:	2c00      	cmp	r4, #0
 800ade0:	f43f af60 	beq.w	800aca4 <_dtoa_r+0x354>
 800ade4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800ade8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800adec:	e75a      	b.n	800aca4 <_dtoa_r+0x354>
 800adee:	07cf      	lsls	r7, r1, #31
 800adf0:	d509      	bpl.n	800ae06 <_dtoa_r+0x4b6>
 800adf2:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 800adf6:	ed90 7b00 	vldr	d7, [r0]
 800adfa:	ee26 7b07 	vmul.f64	d7, d6, d7
 800adfe:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800ae02:	3201      	adds	r2, #1
 800ae04:	2401      	movs	r4, #1
 800ae06:	1049      	asrs	r1, r1, #1
 800ae08:	3008      	adds	r0, #8
 800ae0a:	e7e7      	b.n	800addc <_dtoa_r+0x48c>
 800ae0c:	2202      	movs	r2, #2
 800ae0e:	e749      	b.n	800aca4 <_dtoa_r+0x354>
 800ae10:	465f      	mov	r7, fp
 800ae12:	4648      	mov	r0, r9
 800ae14:	e765      	b.n	800ace2 <_dtoa_r+0x392>
 800ae16:	ec42 1b17 	vmov	d7, r1, r2
 800ae1a:	4a5c      	ldr	r2, [pc, #368]	; (800af8c <_dtoa_r+0x63c>)
 800ae1c:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800ae20:	ed12 4b02 	vldr	d4, [r2, #-8]
 800ae24:	9a00      	ldr	r2, [sp, #0]
 800ae26:	1814      	adds	r4, r2, r0
 800ae28:	9a08      	ldr	r2, [sp, #32]
 800ae2a:	b352      	cbz	r2, 800ae82 <_dtoa_r+0x532>
 800ae2c:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 800ae30:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 800ae34:	f8dd 8000 	ldr.w	r8, [sp]
 800ae38:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800ae3c:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800ae40:	ee35 7b47 	vsub.f64	d7, d5, d7
 800ae44:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800ae48:	ee14 2a90 	vmov	r2, s9
 800ae4c:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800ae50:	3230      	adds	r2, #48	; 0x30
 800ae52:	ee36 6b45 	vsub.f64	d6, d6, d5
 800ae56:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800ae5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ae5e:	f808 2b01 	strb.w	r2, [r8], #1
 800ae62:	d439      	bmi.n	800aed8 <_dtoa_r+0x588>
 800ae64:	ee32 5b46 	vsub.f64	d5, d2, d6
 800ae68:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800ae6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ae70:	d472      	bmi.n	800af58 <_dtoa_r+0x608>
 800ae72:	45a0      	cmp	r8, r4
 800ae74:	f43f af5d 	beq.w	800ad32 <_dtoa_r+0x3e2>
 800ae78:	ee27 7b03 	vmul.f64	d7, d7, d3
 800ae7c:	ee26 6b03 	vmul.f64	d6, d6, d3
 800ae80:	e7e0      	b.n	800ae44 <_dtoa_r+0x4f4>
 800ae82:	f8dd 8000 	ldr.w	r8, [sp]
 800ae86:	ee27 7b04 	vmul.f64	d7, d7, d4
 800ae8a:	4621      	mov	r1, r4
 800ae8c:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800ae90:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800ae94:	ee14 2a90 	vmov	r2, s9
 800ae98:	3230      	adds	r2, #48	; 0x30
 800ae9a:	f808 2b01 	strb.w	r2, [r8], #1
 800ae9e:	45a0      	cmp	r8, r4
 800aea0:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800aea4:	ee36 6b45 	vsub.f64	d6, d6, d5
 800aea8:	d118      	bne.n	800aedc <_dtoa_r+0x58c>
 800aeaa:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 800aeae:	ee37 4b05 	vadd.f64	d4, d7, d5
 800aeb2:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800aeb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aeba:	dc4d      	bgt.n	800af58 <_dtoa_r+0x608>
 800aebc:	ee35 7b47 	vsub.f64	d7, d5, d7
 800aec0:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800aec4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aec8:	f57f af33 	bpl.w	800ad32 <_dtoa_r+0x3e2>
 800aecc:	4688      	mov	r8, r1
 800aece:	3901      	subs	r1, #1
 800aed0:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 800aed4:	2b30      	cmp	r3, #48	; 0x30
 800aed6:	d0f9      	beq.n	800aecc <_dtoa_r+0x57c>
 800aed8:	46bb      	mov	fp, r7
 800aeda:	e02a      	b.n	800af32 <_dtoa_r+0x5e2>
 800aedc:	ee26 6b03 	vmul.f64	d6, d6, d3
 800aee0:	e7d6      	b.n	800ae90 <_dtoa_r+0x540>
 800aee2:	ed9d 7b02 	vldr	d7, [sp, #8]
 800aee6:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 800aeea:	f8dd 8000 	ldr.w	r8, [sp]
 800aeee:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800aef2:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800aef6:	ee15 3a10 	vmov	r3, s10
 800aefa:	3330      	adds	r3, #48	; 0x30
 800aefc:	f808 3b01 	strb.w	r3, [r8], #1
 800af00:	9b00      	ldr	r3, [sp, #0]
 800af02:	eba8 0303 	sub.w	r3, r8, r3
 800af06:	4599      	cmp	r9, r3
 800af08:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800af0c:	eea3 7b46 	vfms.f64	d7, d3, d6
 800af10:	d133      	bne.n	800af7a <_dtoa_r+0x62a>
 800af12:	ee37 7b07 	vadd.f64	d7, d7, d7
 800af16:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800af1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800af1e:	dc1a      	bgt.n	800af56 <_dtoa_r+0x606>
 800af20:	eeb4 7b46 	vcmp.f64	d7, d6
 800af24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800af28:	d103      	bne.n	800af32 <_dtoa_r+0x5e2>
 800af2a:	ee15 3a10 	vmov	r3, s10
 800af2e:	07d9      	lsls	r1, r3, #31
 800af30:	d411      	bmi.n	800af56 <_dtoa_r+0x606>
 800af32:	4629      	mov	r1, r5
 800af34:	4630      	mov	r0, r6
 800af36:	f000 fae7 	bl	800b508 <_Bfree>
 800af3a:	2300      	movs	r3, #0
 800af3c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800af3e:	f888 3000 	strb.w	r3, [r8]
 800af42:	f10b 0301 	add.w	r3, fp, #1
 800af46:	6013      	str	r3, [r2, #0]
 800af48:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800af4a:	2b00      	cmp	r3, #0
 800af4c:	f43f ad4d 	beq.w	800a9ea <_dtoa_r+0x9a>
 800af50:	f8c3 8000 	str.w	r8, [r3]
 800af54:	e549      	b.n	800a9ea <_dtoa_r+0x9a>
 800af56:	465f      	mov	r7, fp
 800af58:	4643      	mov	r3, r8
 800af5a:	4698      	mov	r8, r3
 800af5c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800af60:	2a39      	cmp	r2, #57	; 0x39
 800af62:	d106      	bne.n	800af72 <_dtoa_r+0x622>
 800af64:	9a00      	ldr	r2, [sp, #0]
 800af66:	429a      	cmp	r2, r3
 800af68:	d1f7      	bne.n	800af5a <_dtoa_r+0x60a>
 800af6a:	9900      	ldr	r1, [sp, #0]
 800af6c:	2230      	movs	r2, #48	; 0x30
 800af6e:	3701      	adds	r7, #1
 800af70:	700a      	strb	r2, [r1, #0]
 800af72:	781a      	ldrb	r2, [r3, #0]
 800af74:	3201      	adds	r2, #1
 800af76:	701a      	strb	r2, [r3, #0]
 800af78:	e7ae      	b.n	800aed8 <_dtoa_r+0x588>
 800af7a:	ee27 7b04 	vmul.f64	d7, d7, d4
 800af7e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800af82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800af86:	d1b2      	bne.n	800aeee <_dtoa_r+0x59e>
 800af88:	e7d3      	b.n	800af32 <_dtoa_r+0x5e2>
 800af8a:	bf00      	nop
 800af8c:	0800d0b8 	.word	0x0800d0b8
 800af90:	0800d090 	.word	0x0800d090
 800af94:	9908      	ldr	r1, [sp, #32]
 800af96:	2900      	cmp	r1, #0
 800af98:	f000 80d1 	beq.w	800b13e <_dtoa_r+0x7ee>
 800af9c:	9907      	ldr	r1, [sp, #28]
 800af9e:	2901      	cmp	r1, #1
 800afa0:	f300 80b4 	bgt.w	800b10c <_dtoa_r+0x7bc>
 800afa4:	9911      	ldr	r1, [sp, #68]	; 0x44
 800afa6:	2900      	cmp	r1, #0
 800afa8:	f000 80ac 	beq.w	800b104 <_dtoa_r+0x7b4>
 800afac:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800afb0:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800afb4:	461c      	mov	r4, r3
 800afb6:	930a      	str	r3, [sp, #40]	; 0x28
 800afb8:	9b05      	ldr	r3, [sp, #20]
 800afba:	4413      	add	r3, r2
 800afbc:	9305      	str	r3, [sp, #20]
 800afbe:	9b06      	ldr	r3, [sp, #24]
 800afc0:	2101      	movs	r1, #1
 800afc2:	4413      	add	r3, r2
 800afc4:	4630      	mov	r0, r6
 800afc6:	9306      	str	r3, [sp, #24]
 800afc8:	f000 fb5a 	bl	800b680 <__i2b>
 800afcc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800afce:	4607      	mov	r7, r0
 800afd0:	f1b8 0f00 	cmp.w	r8, #0
 800afd4:	dd0d      	ble.n	800aff2 <_dtoa_r+0x6a2>
 800afd6:	9a06      	ldr	r2, [sp, #24]
 800afd8:	2a00      	cmp	r2, #0
 800afda:	dd0a      	ble.n	800aff2 <_dtoa_r+0x6a2>
 800afdc:	4542      	cmp	r2, r8
 800afde:	9905      	ldr	r1, [sp, #20]
 800afe0:	bfa8      	it	ge
 800afe2:	4642      	movge	r2, r8
 800afe4:	1a89      	subs	r1, r1, r2
 800afe6:	9105      	str	r1, [sp, #20]
 800afe8:	9906      	ldr	r1, [sp, #24]
 800afea:	eba8 0802 	sub.w	r8, r8, r2
 800afee:	1a8a      	subs	r2, r1, r2
 800aff0:	9206      	str	r2, [sp, #24]
 800aff2:	b303      	cbz	r3, 800b036 <_dtoa_r+0x6e6>
 800aff4:	9a08      	ldr	r2, [sp, #32]
 800aff6:	2a00      	cmp	r2, #0
 800aff8:	f000 80a6 	beq.w	800b148 <_dtoa_r+0x7f8>
 800affc:	2c00      	cmp	r4, #0
 800affe:	dd13      	ble.n	800b028 <_dtoa_r+0x6d8>
 800b000:	4639      	mov	r1, r7
 800b002:	4622      	mov	r2, r4
 800b004:	4630      	mov	r0, r6
 800b006:	930c      	str	r3, [sp, #48]	; 0x30
 800b008:	f000 fbf6 	bl	800b7f8 <__pow5mult>
 800b00c:	462a      	mov	r2, r5
 800b00e:	4601      	mov	r1, r0
 800b010:	4607      	mov	r7, r0
 800b012:	4630      	mov	r0, r6
 800b014:	f000 fb4a 	bl	800b6ac <__multiply>
 800b018:	4629      	mov	r1, r5
 800b01a:	900a      	str	r0, [sp, #40]	; 0x28
 800b01c:	4630      	mov	r0, r6
 800b01e:	f000 fa73 	bl	800b508 <_Bfree>
 800b022:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b024:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b026:	4615      	mov	r5, r2
 800b028:	1b1a      	subs	r2, r3, r4
 800b02a:	d004      	beq.n	800b036 <_dtoa_r+0x6e6>
 800b02c:	4629      	mov	r1, r5
 800b02e:	4630      	mov	r0, r6
 800b030:	f000 fbe2 	bl	800b7f8 <__pow5mult>
 800b034:	4605      	mov	r5, r0
 800b036:	2101      	movs	r1, #1
 800b038:	4630      	mov	r0, r6
 800b03a:	f000 fb21 	bl	800b680 <__i2b>
 800b03e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b040:	2b00      	cmp	r3, #0
 800b042:	4604      	mov	r4, r0
 800b044:	f340 8082 	ble.w	800b14c <_dtoa_r+0x7fc>
 800b048:	461a      	mov	r2, r3
 800b04a:	4601      	mov	r1, r0
 800b04c:	4630      	mov	r0, r6
 800b04e:	f000 fbd3 	bl	800b7f8 <__pow5mult>
 800b052:	9b07      	ldr	r3, [sp, #28]
 800b054:	2b01      	cmp	r3, #1
 800b056:	4604      	mov	r4, r0
 800b058:	dd7b      	ble.n	800b152 <_dtoa_r+0x802>
 800b05a:	2300      	movs	r3, #0
 800b05c:	930a      	str	r3, [sp, #40]	; 0x28
 800b05e:	6922      	ldr	r2, [r4, #16]
 800b060:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800b064:	6910      	ldr	r0, [r2, #16]
 800b066:	f000 fabb 	bl	800b5e0 <__hi0bits>
 800b06a:	f1c0 0020 	rsb	r0, r0, #32
 800b06e:	9b06      	ldr	r3, [sp, #24]
 800b070:	4418      	add	r0, r3
 800b072:	f010 001f 	ands.w	r0, r0, #31
 800b076:	f000 808d 	beq.w	800b194 <_dtoa_r+0x844>
 800b07a:	f1c0 0220 	rsb	r2, r0, #32
 800b07e:	2a04      	cmp	r2, #4
 800b080:	f340 8086 	ble.w	800b190 <_dtoa_r+0x840>
 800b084:	f1c0 001c 	rsb	r0, r0, #28
 800b088:	9b05      	ldr	r3, [sp, #20]
 800b08a:	4403      	add	r3, r0
 800b08c:	9305      	str	r3, [sp, #20]
 800b08e:	9b06      	ldr	r3, [sp, #24]
 800b090:	4403      	add	r3, r0
 800b092:	4480      	add	r8, r0
 800b094:	9306      	str	r3, [sp, #24]
 800b096:	9b05      	ldr	r3, [sp, #20]
 800b098:	2b00      	cmp	r3, #0
 800b09a:	dd05      	ble.n	800b0a8 <_dtoa_r+0x758>
 800b09c:	4629      	mov	r1, r5
 800b09e:	461a      	mov	r2, r3
 800b0a0:	4630      	mov	r0, r6
 800b0a2:	f000 fc03 	bl	800b8ac <__lshift>
 800b0a6:	4605      	mov	r5, r0
 800b0a8:	9b06      	ldr	r3, [sp, #24]
 800b0aa:	2b00      	cmp	r3, #0
 800b0ac:	dd05      	ble.n	800b0ba <_dtoa_r+0x76a>
 800b0ae:	4621      	mov	r1, r4
 800b0b0:	461a      	mov	r2, r3
 800b0b2:	4630      	mov	r0, r6
 800b0b4:	f000 fbfa 	bl	800b8ac <__lshift>
 800b0b8:	4604      	mov	r4, r0
 800b0ba:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b0bc:	2b00      	cmp	r3, #0
 800b0be:	d06b      	beq.n	800b198 <_dtoa_r+0x848>
 800b0c0:	4621      	mov	r1, r4
 800b0c2:	4628      	mov	r0, r5
 800b0c4:	f000 fc5e 	bl	800b984 <__mcmp>
 800b0c8:	2800      	cmp	r0, #0
 800b0ca:	da65      	bge.n	800b198 <_dtoa_r+0x848>
 800b0cc:	2300      	movs	r3, #0
 800b0ce:	4629      	mov	r1, r5
 800b0d0:	220a      	movs	r2, #10
 800b0d2:	4630      	mov	r0, r6
 800b0d4:	f000 fa3a 	bl	800b54c <__multadd>
 800b0d8:	9b08      	ldr	r3, [sp, #32]
 800b0da:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b0de:	4605      	mov	r5, r0
 800b0e0:	2b00      	cmp	r3, #0
 800b0e2:	f000 8192 	beq.w	800b40a <_dtoa_r+0xaba>
 800b0e6:	4639      	mov	r1, r7
 800b0e8:	2300      	movs	r3, #0
 800b0ea:	220a      	movs	r2, #10
 800b0ec:	4630      	mov	r0, r6
 800b0ee:	f000 fa2d 	bl	800b54c <__multadd>
 800b0f2:	f1ba 0f00 	cmp.w	sl, #0
 800b0f6:	4607      	mov	r7, r0
 800b0f8:	f300 808e 	bgt.w	800b218 <_dtoa_r+0x8c8>
 800b0fc:	9b07      	ldr	r3, [sp, #28]
 800b0fe:	2b02      	cmp	r3, #2
 800b100:	dc51      	bgt.n	800b1a6 <_dtoa_r+0x856>
 800b102:	e089      	b.n	800b218 <_dtoa_r+0x8c8>
 800b104:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b106:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800b10a:	e751      	b.n	800afb0 <_dtoa_r+0x660>
 800b10c:	f109 34ff 	add.w	r4, r9, #4294967295
 800b110:	42a3      	cmp	r3, r4
 800b112:	bfbf      	itttt	lt
 800b114:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 800b116:	1ae3      	sublt	r3, r4, r3
 800b118:	18d2      	addlt	r2, r2, r3
 800b11a:	4613      	movlt	r3, r2
 800b11c:	bfb7      	itett	lt
 800b11e:	930e      	strlt	r3, [sp, #56]	; 0x38
 800b120:	1b1c      	subge	r4, r3, r4
 800b122:	4623      	movlt	r3, r4
 800b124:	2400      	movlt	r4, #0
 800b126:	f1b9 0f00 	cmp.w	r9, #0
 800b12a:	bfb5      	itete	lt
 800b12c:	9a05      	ldrlt	r2, [sp, #20]
 800b12e:	f8dd 8014 	ldrge.w	r8, [sp, #20]
 800b132:	eba2 0809 	sublt.w	r8, r2, r9
 800b136:	464a      	movge	r2, r9
 800b138:	bfb8      	it	lt
 800b13a:	2200      	movlt	r2, #0
 800b13c:	e73b      	b.n	800afb6 <_dtoa_r+0x666>
 800b13e:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800b142:	9f08      	ldr	r7, [sp, #32]
 800b144:	461c      	mov	r4, r3
 800b146:	e743      	b.n	800afd0 <_dtoa_r+0x680>
 800b148:	461a      	mov	r2, r3
 800b14a:	e76f      	b.n	800b02c <_dtoa_r+0x6dc>
 800b14c:	9b07      	ldr	r3, [sp, #28]
 800b14e:	2b01      	cmp	r3, #1
 800b150:	dc18      	bgt.n	800b184 <_dtoa_r+0x834>
 800b152:	9b02      	ldr	r3, [sp, #8]
 800b154:	b9b3      	cbnz	r3, 800b184 <_dtoa_r+0x834>
 800b156:	9b03      	ldr	r3, [sp, #12]
 800b158:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800b15c:	b9a2      	cbnz	r2, 800b188 <_dtoa_r+0x838>
 800b15e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800b162:	0d12      	lsrs	r2, r2, #20
 800b164:	0512      	lsls	r2, r2, #20
 800b166:	b18a      	cbz	r2, 800b18c <_dtoa_r+0x83c>
 800b168:	9b05      	ldr	r3, [sp, #20]
 800b16a:	3301      	adds	r3, #1
 800b16c:	9305      	str	r3, [sp, #20]
 800b16e:	9b06      	ldr	r3, [sp, #24]
 800b170:	3301      	adds	r3, #1
 800b172:	9306      	str	r3, [sp, #24]
 800b174:	2301      	movs	r3, #1
 800b176:	930a      	str	r3, [sp, #40]	; 0x28
 800b178:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b17a:	2b00      	cmp	r3, #0
 800b17c:	f47f af6f 	bne.w	800b05e <_dtoa_r+0x70e>
 800b180:	2001      	movs	r0, #1
 800b182:	e774      	b.n	800b06e <_dtoa_r+0x71e>
 800b184:	2300      	movs	r3, #0
 800b186:	e7f6      	b.n	800b176 <_dtoa_r+0x826>
 800b188:	9b02      	ldr	r3, [sp, #8]
 800b18a:	e7f4      	b.n	800b176 <_dtoa_r+0x826>
 800b18c:	920a      	str	r2, [sp, #40]	; 0x28
 800b18e:	e7f3      	b.n	800b178 <_dtoa_r+0x828>
 800b190:	d081      	beq.n	800b096 <_dtoa_r+0x746>
 800b192:	4610      	mov	r0, r2
 800b194:	301c      	adds	r0, #28
 800b196:	e777      	b.n	800b088 <_dtoa_r+0x738>
 800b198:	f1b9 0f00 	cmp.w	r9, #0
 800b19c:	dc37      	bgt.n	800b20e <_dtoa_r+0x8be>
 800b19e:	9b07      	ldr	r3, [sp, #28]
 800b1a0:	2b02      	cmp	r3, #2
 800b1a2:	dd34      	ble.n	800b20e <_dtoa_r+0x8be>
 800b1a4:	46ca      	mov	sl, r9
 800b1a6:	f1ba 0f00 	cmp.w	sl, #0
 800b1aa:	d10d      	bne.n	800b1c8 <_dtoa_r+0x878>
 800b1ac:	4621      	mov	r1, r4
 800b1ae:	4653      	mov	r3, sl
 800b1b0:	2205      	movs	r2, #5
 800b1b2:	4630      	mov	r0, r6
 800b1b4:	f000 f9ca 	bl	800b54c <__multadd>
 800b1b8:	4601      	mov	r1, r0
 800b1ba:	4604      	mov	r4, r0
 800b1bc:	4628      	mov	r0, r5
 800b1be:	f000 fbe1 	bl	800b984 <__mcmp>
 800b1c2:	2800      	cmp	r0, #0
 800b1c4:	f73f adde 	bgt.w	800ad84 <_dtoa_r+0x434>
 800b1c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b1ca:	f8dd 8000 	ldr.w	r8, [sp]
 800b1ce:	ea6f 0b03 	mvn.w	fp, r3
 800b1d2:	f04f 0900 	mov.w	r9, #0
 800b1d6:	4621      	mov	r1, r4
 800b1d8:	4630      	mov	r0, r6
 800b1da:	f000 f995 	bl	800b508 <_Bfree>
 800b1de:	2f00      	cmp	r7, #0
 800b1e0:	f43f aea7 	beq.w	800af32 <_dtoa_r+0x5e2>
 800b1e4:	f1b9 0f00 	cmp.w	r9, #0
 800b1e8:	d005      	beq.n	800b1f6 <_dtoa_r+0x8a6>
 800b1ea:	45b9      	cmp	r9, r7
 800b1ec:	d003      	beq.n	800b1f6 <_dtoa_r+0x8a6>
 800b1ee:	4649      	mov	r1, r9
 800b1f0:	4630      	mov	r0, r6
 800b1f2:	f000 f989 	bl	800b508 <_Bfree>
 800b1f6:	4639      	mov	r1, r7
 800b1f8:	4630      	mov	r0, r6
 800b1fa:	f000 f985 	bl	800b508 <_Bfree>
 800b1fe:	e698      	b.n	800af32 <_dtoa_r+0x5e2>
 800b200:	2400      	movs	r4, #0
 800b202:	4627      	mov	r7, r4
 800b204:	e7e0      	b.n	800b1c8 <_dtoa_r+0x878>
 800b206:	46bb      	mov	fp, r7
 800b208:	4604      	mov	r4, r0
 800b20a:	4607      	mov	r7, r0
 800b20c:	e5ba      	b.n	800ad84 <_dtoa_r+0x434>
 800b20e:	9b08      	ldr	r3, [sp, #32]
 800b210:	46ca      	mov	sl, r9
 800b212:	2b00      	cmp	r3, #0
 800b214:	f000 8100 	beq.w	800b418 <_dtoa_r+0xac8>
 800b218:	f1b8 0f00 	cmp.w	r8, #0
 800b21c:	dd05      	ble.n	800b22a <_dtoa_r+0x8da>
 800b21e:	4639      	mov	r1, r7
 800b220:	4642      	mov	r2, r8
 800b222:	4630      	mov	r0, r6
 800b224:	f000 fb42 	bl	800b8ac <__lshift>
 800b228:	4607      	mov	r7, r0
 800b22a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b22c:	2b00      	cmp	r3, #0
 800b22e:	d05d      	beq.n	800b2ec <_dtoa_r+0x99c>
 800b230:	6879      	ldr	r1, [r7, #4]
 800b232:	4630      	mov	r0, r6
 800b234:	f000 f928 	bl	800b488 <_Balloc>
 800b238:	4680      	mov	r8, r0
 800b23a:	b928      	cbnz	r0, 800b248 <_dtoa_r+0x8f8>
 800b23c:	4b82      	ldr	r3, [pc, #520]	; (800b448 <_dtoa_r+0xaf8>)
 800b23e:	4602      	mov	r2, r0
 800b240:	f240 21ea 	movw	r1, #746	; 0x2ea
 800b244:	f7ff bb9a 	b.w	800a97c <_dtoa_r+0x2c>
 800b248:	693a      	ldr	r2, [r7, #16]
 800b24a:	3202      	adds	r2, #2
 800b24c:	0092      	lsls	r2, r2, #2
 800b24e:	f107 010c 	add.w	r1, r7, #12
 800b252:	300c      	adds	r0, #12
 800b254:	f000 f90a 	bl	800b46c <memcpy>
 800b258:	2201      	movs	r2, #1
 800b25a:	4641      	mov	r1, r8
 800b25c:	4630      	mov	r0, r6
 800b25e:	f000 fb25 	bl	800b8ac <__lshift>
 800b262:	9b00      	ldr	r3, [sp, #0]
 800b264:	3301      	adds	r3, #1
 800b266:	9305      	str	r3, [sp, #20]
 800b268:	9b00      	ldr	r3, [sp, #0]
 800b26a:	4453      	add	r3, sl
 800b26c:	9309      	str	r3, [sp, #36]	; 0x24
 800b26e:	9b02      	ldr	r3, [sp, #8]
 800b270:	f003 0301 	and.w	r3, r3, #1
 800b274:	46b9      	mov	r9, r7
 800b276:	9308      	str	r3, [sp, #32]
 800b278:	4607      	mov	r7, r0
 800b27a:	9b05      	ldr	r3, [sp, #20]
 800b27c:	4621      	mov	r1, r4
 800b27e:	3b01      	subs	r3, #1
 800b280:	4628      	mov	r0, r5
 800b282:	9302      	str	r3, [sp, #8]
 800b284:	f7ff fad6 	bl	800a834 <quorem>
 800b288:	4603      	mov	r3, r0
 800b28a:	3330      	adds	r3, #48	; 0x30
 800b28c:	9006      	str	r0, [sp, #24]
 800b28e:	4649      	mov	r1, r9
 800b290:	4628      	mov	r0, r5
 800b292:	930a      	str	r3, [sp, #40]	; 0x28
 800b294:	f000 fb76 	bl	800b984 <__mcmp>
 800b298:	463a      	mov	r2, r7
 800b29a:	4682      	mov	sl, r0
 800b29c:	4621      	mov	r1, r4
 800b29e:	4630      	mov	r0, r6
 800b2a0:	f000 fb8c 	bl	800b9bc <__mdiff>
 800b2a4:	68c2      	ldr	r2, [r0, #12]
 800b2a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b2a8:	4680      	mov	r8, r0
 800b2aa:	bb0a      	cbnz	r2, 800b2f0 <_dtoa_r+0x9a0>
 800b2ac:	4601      	mov	r1, r0
 800b2ae:	4628      	mov	r0, r5
 800b2b0:	f000 fb68 	bl	800b984 <__mcmp>
 800b2b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b2b6:	4602      	mov	r2, r0
 800b2b8:	4641      	mov	r1, r8
 800b2ba:	4630      	mov	r0, r6
 800b2bc:	920e      	str	r2, [sp, #56]	; 0x38
 800b2be:	930a      	str	r3, [sp, #40]	; 0x28
 800b2c0:	f000 f922 	bl	800b508 <_Bfree>
 800b2c4:	9b07      	ldr	r3, [sp, #28]
 800b2c6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b2c8:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800b2cc:	ea43 0102 	orr.w	r1, r3, r2
 800b2d0:	9b08      	ldr	r3, [sp, #32]
 800b2d2:	430b      	orrs	r3, r1
 800b2d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b2d6:	d10d      	bne.n	800b2f4 <_dtoa_r+0x9a4>
 800b2d8:	2b39      	cmp	r3, #57	; 0x39
 800b2da:	d029      	beq.n	800b330 <_dtoa_r+0x9e0>
 800b2dc:	f1ba 0f00 	cmp.w	sl, #0
 800b2e0:	dd01      	ble.n	800b2e6 <_dtoa_r+0x996>
 800b2e2:	9b06      	ldr	r3, [sp, #24]
 800b2e4:	3331      	adds	r3, #49	; 0x31
 800b2e6:	9a02      	ldr	r2, [sp, #8]
 800b2e8:	7013      	strb	r3, [r2, #0]
 800b2ea:	e774      	b.n	800b1d6 <_dtoa_r+0x886>
 800b2ec:	4638      	mov	r0, r7
 800b2ee:	e7b8      	b.n	800b262 <_dtoa_r+0x912>
 800b2f0:	2201      	movs	r2, #1
 800b2f2:	e7e1      	b.n	800b2b8 <_dtoa_r+0x968>
 800b2f4:	f1ba 0f00 	cmp.w	sl, #0
 800b2f8:	db06      	blt.n	800b308 <_dtoa_r+0x9b8>
 800b2fa:	9907      	ldr	r1, [sp, #28]
 800b2fc:	ea41 0a0a 	orr.w	sl, r1, sl
 800b300:	9908      	ldr	r1, [sp, #32]
 800b302:	ea5a 0101 	orrs.w	r1, sl, r1
 800b306:	d120      	bne.n	800b34a <_dtoa_r+0x9fa>
 800b308:	2a00      	cmp	r2, #0
 800b30a:	ddec      	ble.n	800b2e6 <_dtoa_r+0x996>
 800b30c:	4629      	mov	r1, r5
 800b30e:	2201      	movs	r2, #1
 800b310:	4630      	mov	r0, r6
 800b312:	9305      	str	r3, [sp, #20]
 800b314:	f000 faca 	bl	800b8ac <__lshift>
 800b318:	4621      	mov	r1, r4
 800b31a:	4605      	mov	r5, r0
 800b31c:	f000 fb32 	bl	800b984 <__mcmp>
 800b320:	2800      	cmp	r0, #0
 800b322:	9b05      	ldr	r3, [sp, #20]
 800b324:	dc02      	bgt.n	800b32c <_dtoa_r+0x9dc>
 800b326:	d1de      	bne.n	800b2e6 <_dtoa_r+0x996>
 800b328:	07da      	lsls	r2, r3, #31
 800b32a:	d5dc      	bpl.n	800b2e6 <_dtoa_r+0x996>
 800b32c:	2b39      	cmp	r3, #57	; 0x39
 800b32e:	d1d8      	bne.n	800b2e2 <_dtoa_r+0x992>
 800b330:	9a02      	ldr	r2, [sp, #8]
 800b332:	2339      	movs	r3, #57	; 0x39
 800b334:	7013      	strb	r3, [r2, #0]
 800b336:	4643      	mov	r3, r8
 800b338:	4698      	mov	r8, r3
 800b33a:	3b01      	subs	r3, #1
 800b33c:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 800b340:	2a39      	cmp	r2, #57	; 0x39
 800b342:	d051      	beq.n	800b3e8 <_dtoa_r+0xa98>
 800b344:	3201      	adds	r2, #1
 800b346:	701a      	strb	r2, [r3, #0]
 800b348:	e745      	b.n	800b1d6 <_dtoa_r+0x886>
 800b34a:	2a00      	cmp	r2, #0
 800b34c:	dd03      	ble.n	800b356 <_dtoa_r+0xa06>
 800b34e:	2b39      	cmp	r3, #57	; 0x39
 800b350:	d0ee      	beq.n	800b330 <_dtoa_r+0x9e0>
 800b352:	3301      	adds	r3, #1
 800b354:	e7c7      	b.n	800b2e6 <_dtoa_r+0x996>
 800b356:	9a05      	ldr	r2, [sp, #20]
 800b358:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b35a:	f802 3c01 	strb.w	r3, [r2, #-1]
 800b35e:	428a      	cmp	r2, r1
 800b360:	d02b      	beq.n	800b3ba <_dtoa_r+0xa6a>
 800b362:	4629      	mov	r1, r5
 800b364:	2300      	movs	r3, #0
 800b366:	220a      	movs	r2, #10
 800b368:	4630      	mov	r0, r6
 800b36a:	f000 f8ef 	bl	800b54c <__multadd>
 800b36e:	45b9      	cmp	r9, r7
 800b370:	4605      	mov	r5, r0
 800b372:	f04f 0300 	mov.w	r3, #0
 800b376:	f04f 020a 	mov.w	r2, #10
 800b37a:	4649      	mov	r1, r9
 800b37c:	4630      	mov	r0, r6
 800b37e:	d107      	bne.n	800b390 <_dtoa_r+0xa40>
 800b380:	f000 f8e4 	bl	800b54c <__multadd>
 800b384:	4681      	mov	r9, r0
 800b386:	4607      	mov	r7, r0
 800b388:	9b05      	ldr	r3, [sp, #20]
 800b38a:	3301      	adds	r3, #1
 800b38c:	9305      	str	r3, [sp, #20]
 800b38e:	e774      	b.n	800b27a <_dtoa_r+0x92a>
 800b390:	f000 f8dc 	bl	800b54c <__multadd>
 800b394:	4639      	mov	r1, r7
 800b396:	4681      	mov	r9, r0
 800b398:	2300      	movs	r3, #0
 800b39a:	220a      	movs	r2, #10
 800b39c:	4630      	mov	r0, r6
 800b39e:	f000 f8d5 	bl	800b54c <__multadd>
 800b3a2:	4607      	mov	r7, r0
 800b3a4:	e7f0      	b.n	800b388 <_dtoa_r+0xa38>
 800b3a6:	f1ba 0f00 	cmp.w	sl, #0
 800b3aa:	9a00      	ldr	r2, [sp, #0]
 800b3ac:	bfcc      	ite	gt
 800b3ae:	46d0      	movgt	r8, sl
 800b3b0:	f04f 0801 	movle.w	r8, #1
 800b3b4:	4490      	add	r8, r2
 800b3b6:	f04f 0900 	mov.w	r9, #0
 800b3ba:	4629      	mov	r1, r5
 800b3bc:	2201      	movs	r2, #1
 800b3be:	4630      	mov	r0, r6
 800b3c0:	9302      	str	r3, [sp, #8]
 800b3c2:	f000 fa73 	bl	800b8ac <__lshift>
 800b3c6:	4621      	mov	r1, r4
 800b3c8:	4605      	mov	r5, r0
 800b3ca:	f000 fadb 	bl	800b984 <__mcmp>
 800b3ce:	2800      	cmp	r0, #0
 800b3d0:	dcb1      	bgt.n	800b336 <_dtoa_r+0x9e6>
 800b3d2:	d102      	bne.n	800b3da <_dtoa_r+0xa8a>
 800b3d4:	9b02      	ldr	r3, [sp, #8]
 800b3d6:	07db      	lsls	r3, r3, #31
 800b3d8:	d4ad      	bmi.n	800b336 <_dtoa_r+0x9e6>
 800b3da:	4643      	mov	r3, r8
 800b3dc:	4698      	mov	r8, r3
 800b3de:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b3e2:	2a30      	cmp	r2, #48	; 0x30
 800b3e4:	d0fa      	beq.n	800b3dc <_dtoa_r+0xa8c>
 800b3e6:	e6f6      	b.n	800b1d6 <_dtoa_r+0x886>
 800b3e8:	9a00      	ldr	r2, [sp, #0]
 800b3ea:	429a      	cmp	r2, r3
 800b3ec:	d1a4      	bne.n	800b338 <_dtoa_r+0x9e8>
 800b3ee:	f10b 0b01 	add.w	fp, fp, #1
 800b3f2:	2331      	movs	r3, #49	; 0x31
 800b3f4:	e778      	b.n	800b2e8 <_dtoa_r+0x998>
 800b3f6:	4b15      	ldr	r3, [pc, #84]	; (800b44c <_dtoa_r+0xafc>)
 800b3f8:	f7ff bb12 	b.w	800aa20 <_dtoa_r+0xd0>
 800b3fc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800b3fe:	2b00      	cmp	r3, #0
 800b400:	f47f aaee 	bne.w	800a9e0 <_dtoa_r+0x90>
 800b404:	4b12      	ldr	r3, [pc, #72]	; (800b450 <_dtoa_r+0xb00>)
 800b406:	f7ff bb0b 	b.w	800aa20 <_dtoa_r+0xd0>
 800b40a:	f1ba 0f00 	cmp.w	sl, #0
 800b40e:	dc03      	bgt.n	800b418 <_dtoa_r+0xac8>
 800b410:	9b07      	ldr	r3, [sp, #28]
 800b412:	2b02      	cmp	r3, #2
 800b414:	f73f aec7 	bgt.w	800b1a6 <_dtoa_r+0x856>
 800b418:	f8dd 8000 	ldr.w	r8, [sp]
 800b41c:	4621      	mov	r1, r4
 800b41e:	4628      	mov	r0, r5
 800b420:	f7ff fa08 	bl	800a834 <quorem>
 800b424:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800b428:	f808 3b01 	strb.w	r3, [r8], #1
 800b42c:	9a00      	ldr	r2, [sp, #0]
 800b42e:	eba8 0202 	sub.w	r2, r8, r2
 800b432:	4592      	cmp	sl, r2
 800b434:	ddb7      	ble.n	800b3a6 <_dtoa_r+0xa56>
 800b436:	4629      	mov	r1, r5
 800b438:	2300      	movs	r3, #0
 800b43a:	220a      	movs	r2, #10
 800b43c:	4630      	mov	r0, r6
 800b43e:	f000 f885 	bl	800b54c <__multadd>
 800b442:	4605      	mov	r5, r0
 800b444:	e7ea      	b.n	800b41c <_dtoa_r+0xacc>
 800b446:	bf00      	nop
 800b448:	0800d01f 	.word	0x0800d01f
 800b44c:	0800cf78 	.word	0x0800cf78
 800b450:	0800cf9c 	.word	0x0800cf9c

0800b454 <_localeconv_r>:
 800b454:	4800      	ldr	r0, [pc, #0]	; (800b458 <_localeconv_r+0x4>)
 800b456:	4770      	bx	lr
 800b458:	20000208 	.word	0x20000208

0800b45c <malloc>:
 800b45c:	4b02      	ldr	r3, [pc, #8]	; (800b468 <malloc+0xc>)
 800b45e:	4601      	mov	r1, r0
 800b460:	6818      	ldr	r0, [r3, #0]
 800b462:	f000 bbef 	b.w	800bc44 <_malloc_r>
 800b466:	bf00      	nop
 800b468:	200000b4 	.word	0x200000b4

0800b46c <memcpy>:
 800b46c:	440a      	add	r2, r1
 800b46e:	4291      	cmp	r1, r2
 800b470:	f100 33ff 	add.w	r3, r0, #4294967295
 800b474:	d100      	bne.n	800b478 <memcpy+0xc>
 800b476:	4770      	bx	lr
 800b478:	b510      	push	{r4, lr}
 800b47a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b47e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b482:	4291      	cmp	r1, r2
 800b484:	d1f9      	bne.n	800b47a <memcpy+0xe>
 800b486:	bd10      	pop	{r4, pc}

0800b488 <_Balloc>:
 800b488:	b570      	push	{r4, r5, r6, lr}
 800b48a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b48c:	4604      	mov	r4, r0
 800b48e:	460d      	mov	r5, r1
 800b490:	b976      	cbnz	r6, 800b4b0 <_Balloc+0x28>
 800b492:	2010      	movs	r0, #16
 800b494:	f7ff ffe2 	bl	800b45c <malloc>
 800b498:	4602      	mov	r2, r0
 800b49a:	6260      	str	r0, [r4, #36]	; 0x24
 800b49c:	b920      	cbnz	r0, 800b4a8 <_Balloc+0x20>
 800b49e:	4b18      	ldr	r3, [pc, #96]	; (800b500 <_Balloc+0x78>)
 800b4a0:	4818      	ldr	r0, [pc, #96]	; (800b504 <_Balloc+0x7c>)
 800b4a2:	2166      	movs	r1, #102	; 0x66
 800b4a4:	f000 fd94 	bl	800bfd0 <__assert_func>
 800b4a8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b4ac:	6006      	str	r6, [r0, #0]
 800b4ae:	60c6      	str	r6, [r0, #12]
 800b4b0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800b4b2:	68f3      	ldr	r3, [r6, #12]
 800b4b4:	b183      	cbz	r3, 800b4d8 <_Balloc+0x50>
 800b4b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b4b8:	68db      	ldr	r3, [r3, #12]
 800b4ba:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b4be:	b9b8      	cbnz	r0, 800b4f0 <_Balloc+0x68>
 800b4c0:	2101      	movs	r1, #1
 800b4c2:	fa01 f605 	lsl.w	r6, r1, r5
 800b4c6:	1d72      	adds	r2, r6, #5
 800b4c8:	0092      	lsls	r2, r2, #2
 800b4ca:	4620      	mov	r0, r4
 800b4cc:	f000 fb5a 	bl	800bb84 <_calloc_r>
 800b4d0:	b160      	cbz	r0, 800b4ec <_Balloc+0x64>
 800b4d2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b4d6:	e00e      	b.n	800b4f6 <_Balloc+0x6e>
 800b4d8:	2221      	movs	r2, #33	; 0x21
 800b4da:	2104      	movs	r1, #4
 800b4dc:	4620      	mov	r0, r4
 800b4de:	f000 fb51 	bl	800bb84 <_calloc_r>
 800b4e2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b4e4:	60f0      	str	r0, [r6, #12]
 800b4e6:	68db      	ldr	r3, [r3, #12]
 800b4e8:	2b00      	cmp	r3, #0
 800b4ea:	d1e4      	bne.n	800b4b6 <_Balloc+0x2e>
 800b4ec:	2000      	movs	r0, #0
 800b4ee:	bd70      	pop	{r4, r5, r6, pc}
 800b4f0:	6802      	ldr	r2, [r0, #0]
 800b4f2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b4f6:	2300      	movs	r3, #0
 800b4f8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b4fc:	e7f7      	b.n	800b4ee <_Balloc+0x66>
 800b4fe:	bf00      	nop
 800b500:	0800cfa9 	.word	0x0800cfa9
 800b504:	0800d030 	.word	0x0800d030

0800b508 <_Bfree>:
 800b508:	b570      	push	{r4, r5, r6, lr}
 800b50a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b50c:	4605      	mov	r5, r0
 800b50e:	460c      	mov	r4, r1
 800b510:	b976      	cbnz	r6, 800b530 <_Bfree+0x28>
 800b512:	2010      	movs	r0, #16
 800b514:	f7ff ffa2 	bl	800b45c <malloc>
 800b518:	4602      	mov	r2, r0
 800b51a:	6268      	str	r0, [r5, #36]	; 0x24
 800b51c:	b920      	cbnz	r0, 800b528 <_Bfree+0x20>
 800b51e:	4b09      	ldr	r3, [pc, #36]	; (800b544 <_Bfree+0x3c>)
 800b520:	4809      	ldr	r0, [pc, #36]	; (800b548 <_Bfree+0x40>)
 800b522:	218a      	movs	r1, #138	; 0x8a
 800b524:	f000 fd54 	bl	800bfd0 <__assert_func>
 800b528:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b52c:	6006      	str	r6, [r0, #0]
 800b52e:	60c6      	str	r6, [r0, #12]
 800b530:	b13c      	cbz	r4, 800b542 <_Bfree+0x3a>
 800b532:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800b534:	6862      	ldr	r2, [r4, #4]
 800b536:	68db      	ldr	r3, [r3, #12]
 800b538:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b53c:	6021      	str	r1, [r4, #0]
 800b53e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b542:	bd70      	pop	{r4, r5, r6, pc}
 800b544:	0800cfa9 	.word	0x0800cfa9
 800b548:	0800d030 	.word	0x0800d030

0800b54c <__multadd>:
 800b54c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b550:	690e      	ldr	r6, [r1, #16]
 800b552:	4607      	mov	r7, r0
 800b554:	4698      	mov	r8, r3
 800b556:	460c      	mov	r4, r1
 800b558:	f101 0014 	add.w	r0, r1, #20
 800b55c:	2300      	movs	r3, #0
 800b55e:	6805      	ldr	r5, [r0, #0]
 800b560:	b2a9      	uxth	r1, r5
 800b562:	fb02 8101 	mla	r1, r2, r1, r8
 800b566:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800b56a:	0c2d      	lsrs	r5, r5, #16
 800b56c:	fb02 c505 	mla	r5, r2, r5, ip
 800b570:	b289      	uxth	r1, r1
 800b572:	3301      	adds	r3, #1
 800b574:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800b578:	429e      	cmp	r6, r3
 800b57a:	f840 1b04 	str.w	r1, [r0], #4
 800b57e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800b582:	dcec      	bgt.n	800b55e <__multadd+0x12>
 800b584:	f1b8 0f00 	cmp.w	r8, #0
 800b588:	d022      	beq.n	800b5d0 <__multadd+0x84>
 800b58a:	68a3      	ldr	r3, [r4, #8]
 800b58c:	42b3      	cmp	r3, r6
 800b58e:	dc19      	bgt.n	800b5c4 <__multadd+0x78>
 800b590:	6861      	ldr	r1, [r4, #4]
 800b592:	4638      	mov	r0, r7
 800b594:	3101      	adds	r1, #1
 800b596:	f7ff ff77 	bl	800b488 <_Balloc>
 800b59a:	4605      	mov	r5, r0
 800b59c:	b928      	cbnz	r0, 800b5aa <__multadd+0x5e>
 800b59e:	4602      	mov	r2, r0
 800b5a0:	4b0d      	ldr	r3, [pc, #52]	; (800b5d8 <__multadd+0x8c>)
 800b5a2:	480e      	ldr	r0, [pc, #56]	; (800b5dc <__multadd+0x90>)
 800b5a4:	21b5      	movs	r1, #181	; 0xb5
 800b5a6:	f000 fd13 	bl	800bfd0 <__assert_func>
 800b5aa:	6922      	ldr	r2, [r4, #16]
 800b5ac:	3202      	adds	r2, #2
 800b5ae:	f104 010c 	add.w	r1, r4, #12
 800b5b2:	0092      	lsls	r2, r2, #2
 800b5b4:	300c      	adds	r0, #12
 800b5b6:	f7ff ff59 	bl	800b46c <memcpy>
 800b5ba:	4621      	mov	r1, r4
 800b5bc:	4638      	mov	r0, r7
 800b5be:	f7ff ffa3 	bl	800b508 <_Bfree>
 800b5c2:	462c      	mov	r4, r5
 800b5c4:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800b5c8:	3601      	adds	r6, #1
 800b5ca:	f8c3 8014 	str.w	r8, [r3, #20]
 800b5ce:	6126      	str	r6, [r4, #16]
 800b5d0:	4620      	mov	r0, r4
 800b5d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b5d6:	bf00      	nop
 800b5d8:	0800d01f 	.word	0x0800d01f
 800b5dc:	0800d030 	.word	0x0800d030

0800b5e0 <__hi0bits>:
 800b5e0:	0c03      	lsrs	r3, r0, #16
 800b5e2:	041b      	lsls	r3, r3, #16
 800b5e4:	b9d3      	cbnz	r3, 800b61c <__hi0bits+0x3c>
 800b5e6:	0400      	lsls	r0, r0, #16
 800b5e8:	2310      	movs	r3, #16
 800b5ea:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b5ee:	bf04      	itt	eq
 800b5f0:	0200      	lsleq	r0, r0, #8
 800b5f2:	3308      	addeq	r3, #8
 800b5f4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b5f8:	bf04      	itt	eq
 800b5fa:	0100      	lsleq	r0, r0, #4
 800b5fc:	3304      	addeq	r3, #4
 800b5fe:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b602:	bf04      	itt	eq
 800b604:	0080      	lsleq	r0, r0, #2
 800b606:	3302      	addeq	r3, #2
 800b608:	2800      	cmp	r0, #0
 800b60a:	db05      	blt.n	800b618 <__hi0bits+0x38>
 800b60c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b610:	f103 0301 	add.w	r3, r3, #1
 800b614:	bf08      	it	eq
 800b616:	2320      	moveq	r3, #32
 800b618:	4618      	mov	r0, r3
 800b61a:	4770      	bx	lr
 800b61c:	2300      	movs	r3, #0
 800b61e:	e7e4      	b.n	800b5ea <__hi0bits+0xa>

0800b620 <__lo0bits>:
 800b620:	6803      	ldr	r3, [r0, #0]
 800b622:	f013 0207 	ands.w	r2, r3, #7
 800b626:	4601      	mov	r1, r0
 800b628:	d00b      	beq.n	800b642 <__lo0bits+0x22>
 800b62a:	07da      	lsls	r2, r3, #31
 800b62c:	d424      	bmi.n	800b678 <__lo0bits+0x58>
 800b62e:	0798      	lsls	r0, r3, #30
 800b630:	bf49      	itett	mi
 800b632:	085b      	lsrmi	r3, r3, #1
 800b634:	089b      	lsrpl	r3, r3, #2
 800b636:	2001      	movmi	r0, #1
 800b638:	600b      	strmi	r3, [r1, #0]
 800b63a:	bf5c      	itt	pl
 800b63c:	600b      	strpl	r3, [r1, #0]
 800b63e:	2002      	movpl	r0, #2
 800b640:	4770      	bx	lr
 800b642:	b298      	uxth	r0, r3
 800b644:	b9b0      	cbnz	r0, 800b674 <__lo0bits+0x54>
 800b646:	0c1b      	lsrs	r3, r3, #16
 800b648:	2010      	movs	r0, #16
 800b64a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800b64e:	bf04      	itt	eq
 800b650:	0a1b      	lsreq	r3, r3, #8
 800b652:	3008      	addeq	r0, #8
 800b654:	071a      	lsls	r2, r3, #28
 800b656:	bf04      	itt	eq
 800b658:	091b      	lsreq	r3, r3, #4
 800b65a:	3004      	addeq	r0, #4
 800b65c:	079a      	lsls	r2, r3, #30
 800b65e:	bf04      	itt	eq
 800b660:	089b      	lsreq	r3, r3, #2
 800b662:	3002      	addeq	r0, #2
 800b664:	07da      	lsls	r2, r3, #31
 800b666:	d403      	bmi.n	800b670 <__lo0bits+0x50>
 800b668:	085b      	lsrs	r3, r3, #1
 800b66a:	f100 0001 	add.w	r0, r0, #1
 800b66e:	d005      	beq.n	800b67c <__lo0bits+0x5c>
 800b670:	600b      	str	r3, [r1, #0]
 800b672:	4770      	bx	lr
 800b674:	4610      	mov	r0, r2
 800b676:	e7e8      	b.n	800b64a <__lo0bits+0x2a>
 800b678:	2000      	movs	r0, #0
 800b67a:	4770      	bx	lr
 800b67c:	2020      	movs	r0, #32
 800b67e:	4770      	bx	lr

0800b680 <__i2b>:
 800b680:	b510      	push	{r4, lr}
 800b682:	460c      	mov	r4, r1
 800b684:	2101      	movs	r1, #1
 800b686:	f7ff feff 	bl	800b488 <_Balloc>
 800b68a:	4602      	mov	r2, r0
 800b68c:	b928      	cbnz	r0, 800b69a <__i2b+0x1a>
 800b68e:	4b05      	ldr	r3, [pc, #20]	; (800b6a4 <__i2b+0x24>)
 800b690:	4805      	ldr	r0, [pc, #20]	; (800b6a8 <__i2b+0x28>)
 800b692:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800b696:	f000 fc9b 	bl	800bfd0 <__assert_func>
 800b69a:	2301      	movs	r3, #1
 800b69c:	6144      	str	r4, [r0, #20]
 800b69e:	6103      	str	r3, [r0, #16]
 800b6a0:	bd10      	pop	{r4, pc}
 800b6a2:	bf00      	nop
 800b6a4:	0800d01f 	.word	0x0800d01f
 800b6a8:	0800d030 	.word	0x0800d030

0800b6ac <__multiply>:
 800b6ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6b0:	4614      	mov	r4, r2
 800b6b2:	690a      	ldr	r2, [r1, #16]
 800b6b4:	6923      	ldr	r3, [r4, #16]
 800b6b6:	429a      	cmp	r2, r3
 800b6b8:	bfb8      	it	lt
 800b6ba:	460b      	movlt	r3, r1
 800b6bc:	460d      	mov	r5, r1
 800b6be:	bfbc      	itt	lt
 800b6c0:	4625      	movlt	r5, r4
 800b6c2:	461c      	movlt	r4, r3
 800b6c4:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800b6c8:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800b6cc:	68ab      	ldr	r3, [r5, #8]
 800b6ce:	6869      	ldr	r1, [r5, #4]
 800b6d0:	eb0a 0709 	add.w	r7, sl, r9
 800b6d4:	42bb      	cmp	r3, r7
 800b6d6:	b085      	sub	sp, #20
 800b6d8:	bfb8      	it	lt
 800b6da:	3101      	addlt	r1, #1
 800b6dc:	f7ff fed4 	bl	800b488 <_Balloc>
 800b6e0:	b930      	cbnz	r0, 800b6f0 <__multiply+0x44>
 800b6e2:	4602      	mov	r2, r0
 800b6e4:	4b42      	ldr	r3, [pc, #264]	; (800b7f0 <__multiply+0x144>)
 800b6e6:	4843      	ldr	r0, [pc, #268]	; (800b7f4 <__multiply+0x148>)
 800b6e8:	f240 115d 	movw	r1, #349	; 0x15d
 800b6ec:	f000 fc70 	bl	800bfd0 <__assert_func>
 800b6f0:	f100 0614 	add.w	r6, r0, #20
 800b6f4:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800b6f8:	4633      	mov	r3, r6
 800b6fa:	2200      	movs	r2, #0
 800b6fc:	4543      	cmp	r3, r8
 800b6fe:	d31e      	bcc.n	800b73e <__multiply+0x92>
 800b700:	f105 0c14 	add.w	ip, r5, #20
 800b704:	f104 0314 	add.w	r3, r4, #20
 800b708:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800b70c:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800b710:	9202      	str	r2, [sp, #8]
 800b712:	ebac 0205 	sub.w	r2, ip, r5
 800b716:	3a15      	subs	r2, #21
 800b718:	f022 0203 	bic.w	r2, r2, #3
 800b71c:	3204      	adds	r2, #4
 800b71e:	f105 0115 	add.w	r1, r5, #21
 800b722:	458c      	cmp	ip, r1
 800b724:	bf38      	it	cc
 800b726:	2204      	movcc	r2, #4
 800b728:	9201      	str	r2, [sp, #4]
 800b72a:	9a02      	ldr	r2, [sp, #8]
 800b72c:	9303      	str	r3, [sp, #12]
 800b72e:	429a      	cmp	r2, r3
 800b730:	d808      	bhi.n	800b744 <__multiply+0x98>
 800b732:	2f00      	cmp	r7, #0
 800b734:	dc55      	bgt.n	800b7e2 <__multiply+0x136>
 800b736:	6107      	str	r7, [r0, #16]
 800b738:	b005      	add	sp, #20
 800b73a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b73e:	f843 2b04 	str.w	r2, [r3], #4
 800b742:	e7db      	b.n	800b6fc <__multiply+0x50>
 800b744:	f8b3 a000 	ldrh.w	sl, [r3]
 800b748:	f1ba 0f00 	cmp.w	sl, #0
 800b74c:	d020      	beq.n	800b790 <__multiply+0xe4>
 800b74e:	f105 0e14 	add.w	lr, r5, #20
 800b752:	46b1      	mov	r9, r6
 800b754:	2200      	movs	r2, #0
 800b756:	f85e 4b04 	ldr.w	r4, [lr], #4
 800b75a:	f8d9 b000 	ldr.w	fp, [r9]
 800b75e:	b2a1      	uxth	r1, r4
 800b760:	fa1f fb8b 	uxth.w	fp, fp
 800b764:	fb0a b101 	mla	r1, sl, r1, fp
 800b768:	4411      	add	r1, r2
 800b76a:	f8d9 2000 	ldr.w	r2, [r9]
 800b76e:	0c24      	lsrs	r4, r4, #16
 800b770:	0c12      	lsrs	r2, r2, #16
 800b772:	fb0a 2404 	mla	r4, sl, r4, r2
 800b776:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800b77a:	b289      	uxth	r1, r1
 800b77c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800b780:	45f4      	cmp	ip, lr
 800b782:	f849 1b04 	str.w	r1, [r9], #4
 800b786:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800b78a:	d8e4      	bhi.n	800b756 <__multiply+0xaa>
 800b78c:	9901      	ldr	r1, [sp, #4]
 800b78e:	5072      	str	r2, [r6, r1]
 800b790:	9a03      	ldr	r2, [sp, #12]
 800b792:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b796:	3304      	adds	r3, #4
 800b798:	f1b9 0f00 	cmp.w	r9, #0
 800b79c:	d01f      	beq.n	800b7de <__multiply+0x132>
 800b79e:	6834      	ldr	r4, [r6, #0]
 800b7a0:	f105 0114 	add.w	r1, r5, #20
 800b7a4:	46b6      	mov	lr, r6
 800b7a6:	f04f 0a00 	mov.w	sl, #0
 800b7aa:	880a      	ldrh	r2, [r1, #0]
 800b7ac:	f8be b002 	ldrh.w	fp, [lr, #2]
 800b7b0:	fb09 b202 	mla	r2, r9, r2, fp
 800b7b4:	4492      	add	sl, r2
 800b7b6:	b2a4      	uxth	r4, r4
 800b7b8:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800b7bc:	f84e 4b04 	str.w	r4, [lr], #4
 800b7c0:	f851 4b04 	ldr.w	r4, [r1], #4
 800b7c4:	f8be 2000 	ldrh.w	r2, [lr]
 800b7c8:	0c24      	lsrs	r4, r4, #16
 800b7ca:	fb09 2404 	mla	r4, r9, r4, r2
 800b7ce:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800b7d2:	458c      	cmp	ip, r1
 800b7d4:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800b7d8:	d8e7      	bhi.n	800b7aa <__multiply+0xfe>
 800b7da:	9a01      	ldr	r2, [sp, #4]
 800b7dc:	50b4      	str	r4, [r6, r2]
 800b7de:	3604      	adds	r6, #4
 800b7e0:	e7a3      	b.n	800b72a <__multiply+0x7e>
 800b7e2:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b7e6:	2b00      	cmp	r3, #0
 800b7e8:	d1a5      	bne.n	800b736 <__multiply+0x8a>
 800b7ea:	3f01      	subs	r7, #1
 800b7ec:	e7a1      	b.n	800b732 <__multiply+0x86>
 800b7ee:	bf00      	nop
 800b7f0:	0800d01f 	.word	0x0800d01f
 800b7f4:	0800d030 	.word	0x0800d030

0800b7f8 <__pow5mult>:
 800b7f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b7fc:	4615      	mov	r5, r2
 800b7fe:	f012 0203 	ands.w	r2, r2, #3
 800b802:	4606      	mov	r6, r0
 800b804:	460f      	mov	r7, r1
 800b806:	d007      	beq.n	800b818 <__pow5mult+0x20>
 800b808:	4c25      	ldr	r4, [pc, #148]	; (800b8a0 <__pow5mult+0xa8>)
 800b80a:	3a01      	subs	r2, #1
 800b80c:	2300      	movs	r3, #0
 800b80e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b812:	f7ff fe9b 	bl	800b54c <__multadd>
 800b816:	4607      	mov	r7, r0
 800b818:	10ad      	asrs	r5, r5, #2
 800b81a:	d03d      	beq.n	800b898 <__pow5mult+0xa0>
 800b81c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800b81e:	b97c      	cbnz	r4, 800b840 <__pow5mult+0x48>
 800b820:	2010      	movs	r0, #16
 800b822:	f7ff fe1b 	bl	800b45c <malloc>
 800b826:	4602      	mov	r2, r0
 800b828:	6270      	str	r0, [r6, #36]	; 0x24
 800b82a:	b928      	cbnz	r0, 800b838 <__pow5mult+0x40>
 800b82c:	4b1d      	ldr	r3, [pc, #116]	; (800b8a4 <__pow5mult+0xac>)
 800b82e:	481e      	ldr	r0, [pc, #120]	; (800b8a8 <__pow5mult+0xb0>)
 800b830:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800b834:	f000 fbcc 	bl	800bfd0 <__assert_func>
 800b838:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b83c:	6004      	str	r4, [r0, #0]
 800b83e:	60c4      	str	r4, [r0, #12]
 800b840:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800b844:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b848:	b94c      	cbnz	r4, 800b85e <__pow5mult+0x66>
 800b84a:	f240 2171 	movw	r1, #625	; 0x271
 800b84e:	4630      	mov	r0, r6
 800b850:	f7ff ff16 	bl	800b680 <__i2b>
 800b854:	2300      	movs	r3, #0
 800b856:	f8c8 0008 	str.w	r0, [r8, #8]
 800b85a:	4604      	mov	r4, r0
 800b85c:	6003      	str	r3, [r0, #0]
 800b85e:	f04f 0900 	mov.w	r9, #0
 800b862:	07eb      	lsls	r3, r5, #31
 800b864:	d50a      	bpl.n	800b87c <__pow5mult+0x84>
 800b866:	4639      	mov	r1, r7
 800b868:	4622      	mov	r2, r4
 800b86a:	4630      	mov	r0, r6
 800b86c:	f7ff ff1e 	bl	800b6ac <__multiply>
 800b870:	4639      	mov	r1, r7
 800b872:	4680      	mov	r8, r0
 800b874:	4630      	mov	r0, r6
 800b876:	f7ff fe47 	bl	800b508 <_Bfree>
 800b87a:	4647      	mov	r7, r8
 800b87c:	106d      	asrs	r5, r5, #1
 800b87e:	d00b      	beq.n	800b898 <__pow5mult+0xa0>
 800b880:	6820      	ldr	r0, [r4, #0]
 800b882:	b938      	cbnz	r0, 800b894 <__pow5mult+0x9c>
 800b884:	4622      	mov	r2, r4
 800b886:	4621      	mov	r1, r4
 800b888:	4630      	mov	r0, r6
 800b88a:	f7ff ff0f 	bl	800b6ac <__multiply>
 800b88e:	6020      	str	r0, [r4, #0]
 800b890:	f8c0 9000 	str.w	r9, [r0]
 800b894:	4604      	mov	r4, r0
 800b896:	e7e4      	b.n	800b862 <__pow5mult+0x6a>
 800b898:	4638      	mov	r0, r7
 800b89a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b89e:	bf00      	nop
 800b8a0:	0800d180 	.word	0x0800d180
 800b8a4:	0800cfa9 	.word	0x0800cfa9
 800b8a8:	0800d030 	.word	0x0800d030

0800b8ac <__lshift>:
 800b8ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b8b0:	460c      	mov	r4, r1
 800b8b2:	6849      	ldr	r1, [r1, #4]
 800b8b4:	6923      	ldr	r3, [r4, #16]
 800b8b6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b8ba:	68a3      	ldr	r3, [r4, #8]
 800b8bc:	4607      	mov	r7, r0
 800b8be:	4691      	mov	r9, r2
 800b8c0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b8c4:	f108 0601 	add.w	r6, r8, #1
 800b8c8:	42b3      	cmp	r3, r6
 800b8ca:	db0b      	blt.n	800b8e4 <__lshift+0x38>
 800b8cc:	4638      	mov	r0, r7
 800b8ce:	f7ff fddb 	bl	800b488 <_Balloc>
 800b8d2:	4605      	mov	r5, r0
 800b8d4:	b948      	cbnz	r0, 800b8ea <__lshift+0x3e>
 800b8d6:	4602      	mov	r2, r0
 800b8d8:	4b28      	ldr	r3, [pc, #160]	; (800b97c <__lshift+0xd0>)
 800b8da:	4829      	ldr	r0, [pc, #164]	; (800b980 <__lshift+0xd4>)
 800b8dc:	f240 11d9 	movw	r1, #473	; 0x1d9
 800b8e0:	f000 fb76 	bl	800bfd0 <__assert_func>
 800b8e4:	3101      	adds	r1, #1
 800b8e6:	005b      	lsls	r3, r3, #1
 800b8e8:	e7ee      	b.n	800b8c8 <__lshift+0x1c>
 800b8ea:	2300      	movs	r3, #0
 800b8ec:	f100 0114 	add.w	r1, r0, #20
 800b8f0:	f100 0210 	add.w	r2, r0, #16
 800b8f4:	4618      	mov	r0, r3
 800b8f6:	4553      	cmp	r3, sl
 800b8f8:	db33      	blt.n	800b962 <__lshift+0xb6>
 800b8fa:	6920      	ldr	r0, [r4, #16]
 800b8fc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b900:	f104 0314 	add.w	r3, r4, #20
 800b904:	f019 091f 	ands.w	r9, r9, #31
 800b908:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b90c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b910:	d02b      	beq.n	800b96a <__lshift+0xbe>
 800b912:	f1c9 0e20 	rsb	lr, r9, #32
 800b916:	468a      	mov	sl, r1
 800b918:	2200      	movs	r2, #0
 800b91a:	6818      	ldr	r0, [r3, #0]
 800b91c:	fa00 f009 	lsl.w	r0, r0, r9
 800b920:	4302      	orrs	r2, r0
 800b922:	f84a 2b04 	str.w	r2, [sl], #4
 800b926:	f853 2b04 	ldr.w	r2, [r3], #4
 800b92a:	459c      	cmp	ip, r3
 800b92c:	fa22 f20e 	lsr.w	r2, r2, lr
 800b930:	d8f3      	bhi.n	800b91a <__lshift+0x6e>
 800b932:	ebac 0304 	sub.w	r3, ip, r4
 800b936:	3b15      	subs	r3, #21
 800b938:	f023 0303 	bic.w	r3, r3, #3
 800b93c:	3304      	adds	r3, #4
 800b93e:	f104 0015 	add.w	r0, r4, #21
 800b942:	4584      	cmp	ip, r0
 800b944:	bf38      	it	cc
 800b946:	2304      	movcc	r3, #4
 800b948:	50ca      	str	r2, [r1, r3]
 800b94a:	b10a      	cbz	r2, 800b950 <__lshift+0xa4>
 800b94c:	f108 0602 	add.w	r6, r8, #2
 800b950:	3e01      	subs	r6, #1
 800b952:	4638      	mov	r0, r7
 800b954:	612e      	str	r6, [r5, #16]
 800b956:	4621      	mov	r1, r4
 800b958:	f7ff fdd6 	bl	800b508 <_Bfree>
 800b95c:	4628      	mov	r0, r5
 800b95e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b962:	f842 0f04 	str.w	r0, [r2, #4]!
 800b966:	3301      	adds	r3, #1
 800b968:	e7c5      	b.n	800b8f6 <__lshift+0x4a>
 800b96a:	3904      	subs	r1, #4
 800b96c:	f853 2b04 	ldr.w	r2, [r3], #4
 800b970:	f841 2f04 	str.w	r2, [r1, #4]!
 800b974:	459c      	cmp	ip, r3
 800b976:	d8f9      	bhi.n	800b96c <__lshift+0xc0>
 800b978:	e7ea      	b.n	800b950 <__lshift+0xa4>
 800b97a:	bf00      	nop
 800b97c:	0800d01f 	.word	0x0800d01f
 800b980:	0800d030 	.word	0x0800d030

0800b984 <__mcmp>:
 800b984:	b530      	push	{r4, r5, lr}
 800b986:	6902      	ldr	r2, [r0, #16]
 800b988:	690c      	ldr	r4, [r1, #16]
 800b98a:	1b12      	subs	r2, r2, r4
 800b98c:	d10e      	bne.n	800b9ac <__mcmp+0x28>
 800b98e:	f100 0314 	add.w	r3, r0, #20
 800b992:	3114      	adds	r1, #20
 800b994:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800b998:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800b99c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800b9a0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800b9a4:	42a5      	cmp	r5, r4
 800b9a6:	d003      	beq.n	800b9b0 <__mcmp+0x2c>
 800b9a8:	d305      	bcc.n	800b9b6 <__mcmp+0x32>
 800b9aa:	2201      	movs	r2, #1
 800b9ac:	4610      	mov	r0, r2
 800b9ae:	bd30      	pop	{r4, r5, pc}
 800b9b0:	4283      	cmp	r3, r0
 800b9b2:	d3f3      	bcc.n	800b99c <__mcmp+0x18>
 800b9b4:	e7fa      	b.n	800b9ac <__mcmp+0x28>
 800b9b6:	f04f 32ff 	mov.w	r2, #4294967295
 800b9ba:	e7f7      	b.n	800b9ac <__mcmp+0x28>

0800b9bc <__mdiff>:
 800b9bc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9c0:	460c      	mov	r4, r1
 800b9c2:	4606      	mov	r6, r0
 800b9c4:	4611      	mov	r1, r2
 800b9c6:	4620      	mov	r0, r4
 800b9c8:	4617      	mov	r7, r2
 800b9ca:	f7ff ffdb 	bl	800b984 <__mcmp>
 800b9ce:	1e05      	subs	r5, r0, #0
 800b9d0:	d110      	bne.n	800b9f4 <__mdiff+0x38>
 800b9d2:	4629      	mov	r1, r5
 800b9d4:	4630      	mov	r0, r6
 800b9d6:	f7ff fd57 	bl	800b488 <_Balloc>
 800b9da:	b930      	cbnz	r0, 800b9ea <__mdiff+0x2e>
 800b9dc:	4b39      	ldr	r3, [pc, #228]	; (800bac4 <__mdiff+0x108>)
 800b9de:	4602      	mov	r2, r0
 800b9e0:	f240 2132 	movw	r1, #562	; 0x232
 800b9e4:	4838      	ldr	r0, [pc, #224]	; (800bac8 <__mdiff+0x10c>)
 800b9e6:	f000 faf3 	bl	800bfd0 <__assert_func>
 800b9ea:	2301      	movs	r3, #1
 800b9ec:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b9f0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b9f4:	bfa4      	itt	ge
 800b9f6:	463b      	movge	r3, r7
 800b9f8:	4627      	movge	r7, r4
 800b9fa:	4630      	mov	r0, r6
 800b9fc:	6879      	ldr	r1, [r7, #4]
 800b9fe:	bfa6      	itte	ge
 800ba00:	461c      	movge	r4, r3
 800ba02:	2500      	movge	r5, #0
 800ba04:	2501      	movlt	r5, #1
 800ba06:	f7ff fd3f 	bl	800b488 <_Balloc>
 800ba0a:	b920      	cbnz	r0, 800ba16 <__mdiff+0x5a>
 800ba0c:	4b2d      	ldr	r3, [pc, #180]	; (800bac4 <__mdiff+0x108>)
 800ba0e:	4602      	mov	r2, r0
 800ba10:	f44f 7110 	mov.w	r1, #576	; 0x240
 800ba14:	e7e6      	b.n	800b9e4 <__mdiff+0x28>
 800ba16:	693e      	ldr	r6, [r7, #16]
 800ba18:	60c5      	str	r5, [r0, #12]
 800ba1a:	6925      	ldr	r5, [r4, #16]
 800ba1c:	f107 0114 	add.w	r1, r7, #20
 800ba20:	f104 0914 	add.w	r9, r4, #20
 800ba24:	f100 0e14 	add.w	lr, r0, #20
 800ba28:	f107 0210 	add.w	r2, r7, #16
 800ba2c:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800ba30:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800ba34:	46f2      	mov	sl, lr
 800ba36:	2700      	movs	r7, #0
 800ba38:	f859 3b04 	ldr.w	r3, [r9], #4
 800ba3c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800ba40:	fa1f f883 	uxth.w	r8, r3
 800ba44:	fa17 f78b 	uxtah	r7, r7, fp
 800ba48:	0c1b      	lsrs	r3, r3, #16
 800ba4a:	eba7 0808 	sub.w	r8, r7, r8
 800ba4e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800ba52:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800ba56:	fa1f f888 	uxth.w	r8, r8
 800ba5a:	141f      	asrs	r7, r3, #16
 800ba5c:	454d      	cmp	r5, r9
 800ba5e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800ba62:	f84a 3b04 	str.w	r3, [sl], #4
 800ba66:	d8e7      	bhi.n	800ba38 <__mdiff+0x7c>
 800ba68:	1b2b      	subs	r3, r5, r4
 800ba6a:	3b15      	subs	r3, #21
 800ba6c:	f023 0303 	bic.w	r3, r3, #3
 800ba70:	3304      	adds	r3, #4
 800ba72:	3415      	adds	r4, #21
 800ba74:	42a5      	cmp	r5, r4
 800ba76:	bf38      	it	cc
 800ba78:	2304      	movcc	r3, #4
 800ba7a:	4419      	add	r1, r3
 800ba7c:	4473      	add	r3, lr
 800ba7e:	469e      	mov	lr, r3
 800ba80:	460d      	mov	r5, r1
 800ba82:	4565      	cmp	r5, ip
 800ba84:	d30e      	bcc.n	800baa4 <__mdiff+0xe8>
 800ba86:	f10c 0203 	add.w	r2, ip, #3
 800ba8a:	1a52      	subs	r2, r2, r1
 800ba8c:	f022 0203 	bic.w	r2, r2, #3
 800ba90:	3903      	subs	r1, #3
 800ba92:	458c      	cmp	ip, r1
 800ba94:	bf38      	it	cc
 800ba96:	2200      	movcc	r2, #0
 800ba98:	441a      	add	r2, r3
 800ba9a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800ba9e:	b17b      	cbz	r3, 800bac0 <__mdiff+0x104>
 800baa0:	6106      	str	r6, [r0, #16]
 800baa2:	e7a5      	b.n	800b9f0 <__mdiff+0x34>
 800baa4:	f855 8b04 	ldr.w	r8, [r5], #4
 800baa8:	fa17 f488 	uxtah	r4, r7, r8
 800baac:	1422      	asrs	r2, r4, #16
 800baae:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800bab2:	b2a4      	uxth	r4, r4
 800bab4:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800bab8:	f84e 4b04 	str.w	r4, [lr], #4
 800babc:	1417      	asrs	r7, r2, #16
 800babe:	e7e0      	b.n	800ba82 <__mdiff+0xc6>
 800bac0:	3e01      	subs	r6, #1
 800bac2:	e7ea      	b.n	800ba9a <__mdiff+0xde>
 800bac4:	0800d01f 	.word	0x0800d01f
 800bac8:	0800d030 	.word	0x0800d030

0800bacc <__d2b>:
 800bacc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800bad0:	4689      	mov	r9, r1
 800bad2:	2101      	movs	r1, #1
 800bad4:	ec57 6b10 	vmov	r6, r7, d0
 800bad8:	4690      	mov	r8, r2
 800bada:	f7ff fcd5 	bl	800b488 <_Balloc>
 800bade:	4604      	mov	r4, r0
 800bae0:	b930      	cbnz	r0, 800baf0 <__d2b+0x24>
 800bae2:	4602      	mov	r2, r0
 800bae4:	4b25      	ldr	r3, [pc, #148]	; (800bb7c <__d2b+0xb0>)
 800bae6:	4826      	ldr	r0, [pc, #152]	; (800bb80 <__d2b+0xb4>)
 800bae8:	f240 310a 	movw	r1, #778	; 0x30a
 800baec:	f000 fa70 	bl	800bfd0 <__assert_func>
 800baf0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800baf4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800baf8:	bb35      	cbnz	r5, 800bb48 <__d2b+0x7c>
 800bafa:	2e00      	cmp	r6, #0
 800bafc:	9301      	str	r3, [sp, #4]
 800bafe:	d028      	beq.n	800bb52 <__d2b+0x86>
 800bb00:	4668      	mov	r0, sp
 800bb02:	9600      	str	r6, [sp, #0]
 800bb04:	f7ff fd8c 	bl	800b620 <__lo0bits>
 800bb08:	9900      	ldr	r1, [sp, #0]
 800bb0a:	b300      	cbz	r0, 800bb4e <__d2b+0x82>
 800bb0c:	9a01      	ldr	r2, [sp, #4]
 800bb0e:	f1c0 0320 	rsb	r3, r0, #32
 800bb12:	fa02 f303 	lsl.w	r3, r2, r3
 800bb16:	430b      	orrs	r3, r1
 800bb18:	40c2      	lsrs	r2, r0
 800bb1a:	6163      	str	r3, [r4, #20]
 800bb1c:	9201      	str	r2, [sp, #4]
 800bb1e:	9b01      	ldr	r3, [sp, #4]
 800bb20:	61a3      	str	r3, [r4, #24]
 800bb22:	2b00      	cmp	r3, #0
 800bb24:	bf14      	ite	ne
 800bb26:	2202      	movne	r2, #2
 800bb28:	2201      	moveq	r2, #1
 800bb2a:	6122      	str	r2, [r4, #16]
 800bb2c:	b1d5      	cbz	r5, 800bb64 <__d2b+0x98>
 800bb2e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800bb32:	4405      	add	r5, r0
 800bb34:	f8c9 5000 	str.w	r5, [r9]
 800bb38:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800bb3c:	f8c8 0000 	str.w	r0, [r8]
 800bb40:	4620      	mov	r0, r4
 800bb42:	b003      	add	sp, #12
 800bb44:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bb48:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bb4c:	e7d5      	b.n	800bafa <__d2b+0x2e>
 800bb4e:	6161      	str	r1, [r4, #20]
 800bb50:	e7e5      	b.n	800bb1e <__d2b+0x52>
 800bb52:	a801      	add	r0, sp, #4
 800bb54:	f7ff fd64 	bl	800b620 <__lo0bits>
 800bb58:	9b01      	ldr	r3, [sp, #4]
 800bb5a:	6163      	str	r3, [r4, #20]
 800bb5c:	2201      	movs	r2, #1
 800bb5e:	6122      	str	r2, [r4, #16]
 800bb60:	3020      	adds	r0, #32
 800bb62:	e7e3      	b.n	800bb2c <__d2b+0x60>
 800bb64:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800bb68:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800bb6c:	f8c9 0000 	str.w	r0, [r9]
 800bb70:	6918      	ldr	r0, [r3, #16]
 800bb72:	f7ff fd35 	bl	800b5e0 <__hi0bits>
 800bb76:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800bb7a:	e7df      	b.n	800bb3c <__d2b+0x70>
 800bb7c:	0800d01f 	.word	0x0800d01f
 800bb80:	0800d030 	.word	0x0800d030

0800bb84 <_calloc_r>:
 800bb84:	b513      	push	{r0, r1, r4, lr}
 800bb86:	434a      	muls	r2, r1
 800bb88:	4611      	mov	r1, r2
 800bb8a:	9201      	str	r2, [sp, #4]
 800bb8c:	f000 f85a 	bl	800bc44 <_malloc_r>
 800bb90:	4604      	mov	r4, r0
 800bb92:	b118      	cbz	r0, 800bb9c <_calloc_r+0x18>
 800bb94:	9a01      	ldr	r2, [sp, #4]
 800bb96:	2100      	movs	r1, #0
 800bb98:	f7fe f9e0 	bl	8009f5c <memset>
 800bb9c:	4620      	mov	r0, r4
 800bb9e:	b002      	add	sp, #8
 800bba0:	bd10      	pop	{r4, pc}
	...

0800bba4 <_free_r>:
 800bba4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800bba6:	2900      	cmp	r1, #0
 800bba8:	d048      	beq.n	800bc3c <_free_r+0x98>
 800bbaa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bbae:	9001      	str	r0, [sp, #4]
 800bbb0:	2b00      	cmp	r3, #0
 800bbb2:	f1a1 0404 	sub.w	r4, r1, #4
 800bbb6:	bfb8      	it	lt
 800bbb8:	18e4      	addlt	r4, r4, r3
 800bbba:	f000 fa65 	bl	800c088 <__malloc_lock>
 800bbbe:	4a20      	ldr	r2, [pc, #128]	; (800bc40 <_free_r+0x9c>)
 800bbc0:	9801      	ldr	r0, [sp, #4]
 800bbc2:	6813      	ldr	r3, [r2, #0]
 800bbc4:	4615      	mov	r5, r2
 800bbc6:	b933      	cbnz	r3, 800bbd6 <_free_r+0x32>
 800bbc8:	6063      	str	r3, [r4, #4]
 800bbca:	6014      	str	r4, [r2, #0]
 800bbcc:	b003      	add	sp, #12
 800bbce:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800bbd2:	f000 ba5f 	b.w	800c094 <__malloc_unlock>
 800bbd6:	42a3      	cmp	r3, r4
 800bbd8:	d90b      	bls.n	800bbf2 <_free_r+0x4e>
 800bbda:	6821      	ldr	r1, [r4, #0]
 800bbdc:	1862      	adds	r2, r4, r1
 800bbde:	4293      	cmp	r3, r2
 800bbe0:	bf04      	itt	eq
 800bbe2:	681a      	ldreq	r2, [r3, #0]
 800bbe4:	685b      	ldreq	r3, [r3, #4]
 800bbe6:	6063      	str	r3, [r4, #4]
 800bbe8:	bf04      	itt	eq
 800bbea:	1852      	addeq	r2, r2, r1
 800bbec:	6022      	streq	r2, [r4, #0]
 800bbee:	602c      	str	r4, [r5, #0]
 800bbf0:	e7ec      	b.n	800bbcc <_free_r+0x28>
 800bbf2:	461a      	mov	r2, r3
 800bbf4:	685b      	ldr	r3, [r3, #4]
 800bbf6:	b10b      	cbz	r3, 800bbfc <_free_r+0x58>
 800bbf8:	42a3      	cmp	r3, r4
 800bbfa:	d9fa      	bls.n	800bbf2 <_free_r+0x4e>
 800bbfc:	6811      	ldr	r1, [r2, #0]
 800bbfe:	1855      	adds	r5, r2, r1
 800bc00:	42a5      	cmp	r5, r4
 800bc02:	d10b      	bne.n	800bc1c <_free_r+0x78>
 800bc04:	6824      	ldr	r4, [r4, #0]
 800bc06:	4421      	add	r1, r4
 800bc08:	1854      	adds	r4, r2, r1
 800bc0a:	42a3      	cmp	r3, r4
 800bc0c:	6011      	str	r1, [r2, #0]
 800bc0e:	d1dd      	bne.n	800bbcc <_free_r+0x28>
 800bc10:	681c      	ldr	r4, [r3, #0]
 800bc12:	685b      	ldr	r3, [r3, #4]
 800bc14:	6053      	str	r3, [r2, #4]
 800bc16:	4421      	add	r1, r4
 800bc18:	6011      	str	r1, [r2, #0]
 800bc1a:	e7d7      	b.n	800bbcc <_free_r+0x28>
 800bc1c:	d902      	bls.n	800bc24 <_free_r+0x80>
 800bc1e:	230c      	movs	r3, #12
 800bc20:	6003      	str	r3, [r0, #0]
 800bc22:	e7d3      	b.n	800bbcc <_free_r+0x28>
 800bc24:	6825      	ldr	r5, [r4, #0]
 800bc26:	1961      	adds	r1, r4, r5
 800bc28:	428b      	cmp	r3, r1
 800bc2a:	bf04      	itt	eq
 800bc2c:	6819      	ldreq	r1, [r3, #0]
 800bc2e:	685b      	ldreq	r3, [r3, #4]
 800bc30:	6063      	str	r3, [r4, #4]
 800bc32:	bf04      	itt	eq
 800bc34:	1949      	addeq	r1, r1, r5
 800bc36:	6021      	streq	r1, [r4, #0]
 800bc38:	6054      	str	r4, [r2, #4]
 800bc3a:	e7c7      	b.n	800bbcc <_free_r+0x28>
 800bc3c:	b003      	add	sp, #12
 800bc3e:	bd30      	pop	{r4, r5, pc}
 800bc40:	20000354 	.word	0x20000354

0800bc44 <_malloc_r>:
 800bc44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc46:	1ccd      	adds	r5, r1, #3
 800bc48:	f025 0503 	bic.w	r5, r5, #3
 800bc4c:	3508      	adds	r5, #8
 800bc4e:	2d0c      	cmp	r5, #12
 800bc50:	bf38      	it	cc
 800bc52:	250c      	movcc	r5, #12
 800bc54:	2d00      	cmp	r5, #0
 800bc56:	4606      	mov	r6, r0
 800bc58:	db01      	blt.n	800bc5e <_malloc_r+0x1a>
 800bc5a:	42a9      	cmp	r1, r5
 800bc5c:	d903      	bls.n	800bc66 <_malloc_r+0x22>
 800bc5e:	230c      	movs	r3, #12
 800bc60:	6033      	str	r3, [r6, #0]
 800bc62:	2000      	movs	r0, #0
 800bc64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bc66:	f000 fa0f 	bl	800c088 <__malloc_lock>
 800bc6a:	4921      	ldr	r1, [pc, #132]	; (800bcf0 <_malloc_r+0xac>)
 800bc6c:	680a      	ldr	r2, [r1, #0]
 800bc6e:	4614      	mov	r4, r2
 800bc70:	b99c      	cbnz	r4, 800bc9a <_malloc_r+0x56>
 800bc72:	4f20      	ldr	r7, [pc, #128]	; (800bcf4 <_malloc_r+0xb0>)
 800bc74:	683b      	ldr	r3, [r7, #0]
 800bc76:	b923      	cbnz	r3, 800bc82 <_malloc_r+0x3e>
 800bc78:	4621      	mov	r1, r4
 800bc7a:	4630      	mov	r0, r6
 800bc7c:	f000 f998 	bl	800bfb0 <_sbrk_r>
 800bc80:	6038      	str	r0, [r7, #0]
 800bc82:	4629      	mov	r1, r5
 800bc84:	4630      	mov	r0, r6
 800bc86:	f000 f993 	bl	800bfb0 <_sbrk_r>
 800bc8a:	1c43      	adds	r3, r0, #1
 800bc8c:	d123      	bne.n	800bcd6 <_malloc_r+0x92>
 800bc8e:	230c      	movs	r3, #12
 800bc90:	6033      	str	r3, [r6, #0]
 800bc92:	4630      	mov	r0, r6
 800bc94:	f000 f9fe 	bl	800c094 <__malloc_unlock>
 800bc98:	e7e3      	b.n	800bc62 <_malloc_r+0x1e>
 800bc9a:	6823      	ldr	r3, [r4, #0]
 800bc9c:	1b5b      	subs	r3, r3, r5
 800bc9e:	d417      	bmi.n	800bcd0 <_malloc_r+0x8c>
 800bca0:	2b0b      	cmp	r3, #11
 800bca2:	d903      	bls.n	800bcac <_malloc_r+0x68>
 800bca4:	6023      	str	r3, [r4, #0]
 800bca6:	441c      	add	r4, r3
 800bca8:	6025      	str	r5, [r4, #0]
 800bcaa:	e004      	b.n	800bcb6 <_malloc_r+0x72>
 800bcac:	6863      	ldr	r3, [r4, #4]
 800bcae:	42a2      	cmp	r2, r4
 800bcb0:	bf0c      	ite	eq
 800bcb2:	600b      	streq	r3, [r1, #0]
 800bcb4:	6053      	strne	r3, [r2, #4]
 800bcb6:	4630      	mov	r0, r6
 800bcb8:	f000 f9ec 	bl	800c094 <__malloc_unlock>
 800bcbc:	f104 000b 	add.w	r0, r4, #11
 800bcc0:	1d23      	adds	r3, r4, #4
 800bcc2:	f020 0007 	bic.w	r0, r0, #7
 800bcc6:	1ac2      	subs	r2, r0, r3
 800bcc8:	d0cc      	beq.n	800bc64 <_malloc_r+0x20>
 800bcca:	1a1b      	subs	r3, r3, r0
 800bccc:	50a3      	str	r3, [r4, r2]
 800bcce:	e7c9      	b.n	800bc64 <_malloc_r+0x20>
 800bcd0:	4622      	mov	r2, r4
 800bcd2:	6864      	ldr	r4, [r4, #4]
 800bcd4:	e7cc      	b.n	800bc70 <_malloc_r+0x2c>
 800bcd6:	1cc4      	adds	r4, r0, #3
 800bcd8:	f024 0403 	bic.w	r4, r4, #3
 800bcdc:	42a0      	cmp	r0, r4
 800bcde:	d0e3      	beq.n	800bca8 <_malloc_r+0x64>
 800bce0:	1a21      	subs	r1, r4, r0
 800bce2:	4630      	mov	r0, r6
 800bce4:	f000 f964 	bl	800bfb0 <_sbrk_r>
 800bce8:	3001      	adds	r0, #1
 800bcea:	d1dd      	bne.n	800bca8 <_malloc_r+0x64>
 800bcec:	e7cf      	b.n	800bc8e <_malloc_r+0x4a>
 800bcee:	bf00      	nop
 800bcf0:	20000354 	.word	0x20000354
 800bcf4:	20000358 	.word	0x20000358

0800bcf8 <__ssputs_r>:
 800bcf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bcfc:	688e      	ldr	r6, [r1, #8]
 800bcfe:	429e      	cmp	r6, r3
 800bd00:	4682      	mov	sl, r0
 800bd02:	460c      	mov	r4, r1
 800bd04:	4690      	mov	r8, r2
 800bd06:	461f      	mov	r7, r3
 800bd08:	d838      	bhi.n	800bd7c <__ssputs_r+0x84>
 800bd0a:	898a      	ldrh	r2, [r1, #12]
 800bd0c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800bd10:	d032      	beq.n	800bd78 <__ssputs_r+0x80>
 800bd12:	6825      	ldr	r5, [r4, #0]
 800bd14:	6909      	ldr	r1, [r1, #16]
 800bd16:	eba5 0901 	sub.w	r9, r5, r1
 800bd1a:	6965      	ldr	r5, [r4, #20]
 800bd1c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bd20:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bd24:	3301      	adds	r3, #1
 800bd26:	444b      	add	r3, r9
 800bd28:	106d      	asrs	r5, r5, #1
 800bd2a:	429d      	cmp	r5, r3
 800bd2c:	bf38      	it	cc
 800bd2e:	461d      	movcc	r5, r3
 800bd30:	0553      	lsls	r3, r2, #21
 800bd32:	d531      	bpl.n	800bd98 <__ssputs_r+0xa0>
 800bd34:	4629      	mov	r1, r5
 800bd36:	f7ff ff85 	bl	800bc44 <_malloc_r>
 800bd3a:	4606      	mov	r6, r0
 800bd3c:	b950      	cbnz	r0, 800bd54 <__ssputs_r+0x5c>
 800bd3e:	230c      	movs	r3, #12
 800bd40:	f8ca 3000 	str.w	r3, [sl]
 800bd44:	89a3      	ldrh	r3, [r4, #12]
 800bd46:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bd4a:	81a3      	strh	r3, [r4, #12]
 800bd4c:	f04f 30ff 	mov.w	r0, #4294967295
 800bd50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bd54:	6921      	ldr	r1, [r4, #16]
 800bd56:	464a      	mov	r2, r9
 800bd58:	f7ff fb88 	bl	800b46c <memcpy>
 800bd5c:	89a3      	ldrh	r3, [r4, #12]
 800bd5e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800bd62:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bd66:	81a3      	strh	r3, [r4, #12]
 800bd68:	6126      	str	r6, [r4, #16]
 800bd6a:	6165      	str	r5, [r4, #20]
 800bd6c:	444e      	add	r6, r9
 800bd6e:	eba5 0509 	sub.w	r5, r5, r9
 800bd72:	6026      	str	r6, [r4, #0]
 800bd74:	60a5      	str	r5, [r4, #8]
 800bd76:	463e      	mov	r6, r7
 800bd78:	42be      	cmp	r6, r7
 800bd7a:	d900      	bls.n	800bd7e <__ssputs_r+0x86>
 800bd7c:	463e      	mov	r6, r7
 800bd7e:	4632      	mov	r2, r6
 800bd80:	6820      	ldr	r0, [r4, #0]
 800bd82:	4641      	mov	r1, r8
 800bd84:	f000 f966 	bl	800c054 <memmove>
 800bd88:	68a3      	ldr	r3, [r4, #8]
 800bd8a:	6822      	ldr	r2, [r4, #0]
 800bd8c:	1b9b      	subs	r3, r3, r6
 800bd8e:	4432      	add	r2, r6
 800bd90:	60a3      	str	r3, [r4, #8]
 800bd92:	6022      	str	r2, [r4, #0]
 800bd94:	2000      	movs	r0, #0
 800bd96:	e7db      	b.n	800bd50 <__ssputs_r+0x58>
 800bd98:	462a      	mov	r2, r5
 800bd9a:	f000 f981 	bl	800c0a0 <_realloc_r>
 800bd9e:	4606      	mov	r6, r0
 800bda0:	2800      	cmp	r0, #0
 800bda2:	d1e1      	bne.n	800bd68 <__ssputs_r+0x70>
 800bda4:	6921      	ldr	r1, [r4, #16]
 800bda6:	4650      	mov	r0, sl
 800bda8:	f7ff fefc 	bl	800bba4 <_free_r>
 800bdac:	e7c7      	b.n	800bd3e <__ssputs_r+0x46>
	...

0800bdb0 <_svfiprintf_r>:
 800bdb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bdb4:	4698      	mov	r8, r3
 800bdb6:	898b      	ldrh	r3, [r1, #12]
 800bdb8:	061b      	lsls	r3, r3, #24
 800bdba:	b09d      	sub	sp, #116	; 0x74
 800bdbc:	4607      	mov	r7, r0
 800bdbe:	460d      	mov	r5, r1
 800bdc0:	4614      	mov	r4, r2
 800bdc2:	d50e      	bpl.n	800bde2 <_svfiprintf_r+0x32>
 800bdc4:	690b      	ldr	r3, [r1, #16]
 800bdc6:	b963      	cbnz	r3, 800bde2 <_svfiprintf_r+0x32>
 800bdc8:	2140      	movs	r1, #64	; 0x40
 800bdca:	f7ff ff3b 	bl	800bc44 <_malloc_r>
 800bdce:	6028      	str	r0, [r5, #0]
 800bdd0:	6128      	str	r0, [r5, #16]
 800bdd2:	b920      	cbnz	r0, 800bdde <_svfiprintf_r+0x2e>
 800bdd4:	230c      	movs	r3, #12
 800bdd6:	603b      	str	r3, [r7, #0]
 800bdd8:	f04f 30ff 	mov.w	r0, #4294967295
 800bddc:	e0d1      	b.n	800bf82 <_svfiprintf_r+0x1d2>
 800bdde:	2340      	movs	r3, #64	; 0x40
 800bde0:	616b      	str	r3, [r5, #20]
 800bde2:	2300      	movs	r3, #0
 800bde4:	9309      	str	r3, [sp, #36]	; 0x24
 800bde6:	2320      	movs	r3, #32
 800bde8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bdec:	f8cd 800c 	str.w	r8, [sp, #12]
 800bdf0:	2330      	movs	r3, #48	; 0x30
 800bdf2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800bf9c <_svfiprintf_r+0x1ec>
 800bdf6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bdfa:	f04f 0901 	mov.w	r9, #1
 800bdfe:	4623      	mov	r3, r4
 800be00:	469a      	mov	sl, r3
 800be02:	f813 2b01 	ldrb.w	r2, [r3], #1
 800be06:	b10a      	cbz	r2, 800be0c <_svfiprintf_r+0x5c>
 800be08:	2a25      	cmp	r2, #37	; 0x25
 800be0a:	d1f9      	bne.n	800be00 <_svfiprintf_r+0x50>
 800be0c:	ebba 0b04 	subs.w	fp, sl, r4
 800be10:	d00b      	beq.n	800be2a <_svfiprintf_r+0x7a>
 800be12:	465b      	mov	r3, fp
 800be14:	4622      	mov	r2, r4
 800be16:	4629      	mov	r1, r5
 800be18:	4638      	mov	r0, r7
 800be1a:	f7ff ff6d 	bl	800bcf8 <__ssputs_r>
 800be1e:	3001      	adds	r0, #1
 800be20:	f000 80aa 	beq.w	800bf78 <_svfiprintf_r+0x1c8>
 800be24:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800be26:	445a      	add	r2, fp
 800be28:	9209      	str	r2, [sp, #36]	; 0x24
 800be2a:	f89a 3000 	ldrb.w	r3, [sl]
 800be2e:	2b00      	cmp	r3, #0
 800be30:	f000 80a2 	beq.w	800bf78 <_svfiprintf_r+0x1c8>
 800be34:	2300      	movs	r3, #0
 800be36:	f04f 32ff 	mov.w	r2, #4294967295
 800be3a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800be3e:	f10a 0a01 	add.w	sl, sl, #1
 800be42:	9304      	str	r3, [sp, #16]
 800be44:	9307      	str	r3, [sp, #28]
 800be46:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800be4a:	931a      	str	r3, [sp, #104]	; 0x68
 800be4c:	4654      	mov	r4, sl
 800be4e:	2205      	movs	r2, #5
 800be50:	f814 1b01 	ldrb.w	r1, [r4], #1
 800be54:	4851      	ldr	r0, [pc, #324]	; (800bf9c <_svfiprintf_r+0x1ec>)
 800be56:	f7f4 f9fb 	bl	8000250 <memchr>
 800be5a:	9a04      	ldr	r2, [sp, #16]
 800be5c:	b9d8      	cbnz	r0, 800be96 <_svfiprintf_r+0xe6>
 800be5e:	06d0      	lsls	r0, r2, #27
 800be60:	bf44      	itt	mi
 800be62:	2320      	movmi	r3, #32
 800be64:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800be68:	0711      	lsls	r1, r2, #28
 800be6a:	bf44      	itt	mi
 800be6c:	232b      	movmi	r3, #43	; 0x2b
 800be6e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800be72:	f89a 3000 	ldrb.w	r3, [sl]
 800be76:	2b2a      	cmp	r3, #42	; 0x2a
 800be78:	d015      	beq.n	800bea6 <_svfiprintf_r+0xf6>
 800be7a:	9a07      	ldr	r2, [sp, #28]
 800be7c:	4654      	mov	r4, sl
 800be7e:	2000      	movs	r0, #0
 800be80:	f04f 0c0a 	mov.w	ip, #10
 800be84:	4621      	mov	r1, r4
 800be86:	f811 3b01 	ldrb.w	r3, [r1], #1
 800be8a:	3b30      	subs	r3, #48	; 0x30
 800be8c:	2b09      	cmp	r3, #9
 800be8e:	d94e      	bls.n	800bf2e <_svfiprintf_r+0x17e>
 800be90:	b1b0      	cbz	r0, 800bec0 <_svfiprintf_r+0x110>
 800be92:	9207      	str	r2, [sp, #28]
 800be94:	e014      	b.n	800bec0 <_svfiprintf_r+0x110>
 800be96:	eba0 0308 	sub.w	r3, r0, r8
 800be9a:	fa09 f303 	lsl.w	r3, r9, r3
 800be9e:	4313      	orrs	r3, r2
 800bea0:	9304      	str	r3, [sp, #16]
 800bea2:	46a2      	mov	sl, r4
 800bea4:	e7d2      	b.n	800be4c <_svfiprintf_r+0x9c>
 800bea6:	9b03      	ldr	r3, [sp, #12]
 800bea8:	1d19      	adds	r1, r3, #4
 800beaa:	681b      	ldr	r3, [r3, #0]
 800beac:	9103      	str	r1, [sp, #12]
 800beae:	2b00      	cmp	r3, #0
 800beb0:	bfbb      	ittet	lt
 800beb2:	425b      	neglt	r3, r3
 800beb4:	f042 0202 	orrlt.w	r2, r2, #2
 800beb8:	9307      	strge	r3, [sp, #28]
 800beba:	9307      	strlt	r3, [sp, #28]
 800bebc:	bfb8      	it	lt
 800bebe:	9204      	strlt	r2, [sp, #16]
 800bec0:	7823      	ldrb	r3, [r4, #0]
 800bec2:	2b2e      	cmp	r3, #46	; 0x2e
 800bec4:	d10c      	bne.n	800bee0 <_svfiprintf_r+0x130>
 800bec6:	7863      	ldrb	r3, [r4, #1]
 800bec8:	2b2a      	cmp	r3, #42	; 0x2a
 800beca:	d135      	bne.n	800bf38 <_svfiprintf_r+0x188>
 800becc:	9b03      	ldr	r3, [sp, #12]
 800bece:	1d1a      	adds	r2, r3, #4
 800bed0:	681b      	ldr	r3, [r3, #0]
 800bed2:	9203      	str	r2, [sp, #12]
 800bed4:	2b00      	cmp	r3, #0
 800bed6:	bfb8      	it	lt
 800bed8:	f04f 33ff 	movlt.w	r3, #4294967295
 800bedc:	3402      	adds	r4, #2
 800bede:	9305      	str	r3, [sp, #20]
 800bee0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800bfac <_svfiprintf_r+0x1fc>
 800bee4:	7821      	ldrb	r1, [r4, #0]
 800bee6:	2203      	movs	r2, #3
 800bee8:	4650      	mov	r0, sl
 800beea:	f7f4 f9b1 	bl	8000250 <memchr>
 800beee:	b140      	cbz	r0, 800bf02 <_svfiprintf_r+0x152>
 800bef0:	2340      	movs	r3, #64	; 0x40
 800bef2:	eba0 000a 	sub.w	r0, r0, sl
 800bef6:	fa03 f000 	lsl.w	r0, r3, r0
 800befa:	9b04      	ldr	r3, [sp, #16]
 800befc:	4303      	orrs	r3, r0
 800befe:	3401      	adds	r4, #1
 800bf00:	9304      	str	r3, [sp, #16]
 800bf02:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bf06:	4826      	ldr	r0, [pc, #152]	; (800bfa0 <_svfiprintf_r+0x1f0>)
 800bf08:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bf0c:	2206      	movs	r2, #6
 800bf0e:	f7f4 f99f 	bl	8000250 <memchr>
 800bf12:	2800      	cmp	r0, #0
 800bf14:	d038      	beq.n	800bf88 <_svfiprintf_r+0x1d8>
 800bf16:	4b23      	ldr	r3, [pc, #140]	; (800bfa4 <_svfiprintf_r+0x1f4>)
 800bf18:	bb1b      	cbnz	r3, 800bf62 <_svfiprintf_r+0x1b2>
 800bf1a:	9b03      	ldr	r3, [sp, #12]
 800bf1c:	3307      	adds	r3, #7
 800bf1e:	f023 0307 	bic.w	r3, r3, #7
 800bf22:	3308      	adds	r3, #8
 800bf24:	9303      	str	r3, [sp, #12]
 800bf26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bf28:	4433      	add	r3, r6
 800bf2a:	9309      	str	r3, [sp, #36]	; 0x24
 800bf2c:	e767      	b.n	800bdfe <_svfiprintf_r+0x4e>
 800bf2e:	fb0c 3202 	mla	r2, ip, r2, r3
 800bf32:	460c      	mov	r4, r1
 800bf34:	2001      	movs	r0, #1
 800bf36:	e7a5      	b.n	800be84 <_svfiprintf_r+0xd4>
 800bf38:	2300      	movs	r3, #0
 800bf3a:	3401      	adds	r4, #1
 800bf3c:	9305      	str	r3, [sp, #20]
 800bf3e:	4619      	mov	r1, r3
 800bf40:	f04f 0c0a 	mov.w	ip, #10
 800bf44:	4620      	mov	r0, r4
 800bf46:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bf4a:	3a30      	subs	r2, #48	; 0x30
 800bf4c:	2a09      	cmp	r2, #9
 800bf4e:	d903      	bls.n	800bf58 <_svfiprintf_r+0x1a8>
 800bf50:	2b00      	cmp	r3, #0
 800bf52:	d0c5      	beq.n	800bee0 <_svfiprintf_r+0x130>
 800bf54:	9105      	str	r1, [sp, #20]
 800bf56:	e7c3      	b.n	800bee0 <_svfiprintf_r+0x130>
 800bf58:	fb0c 2101 	mla	r1, ip, r1, r2
 800bf5c:	4604      	mov	r4, r0
 800bf5e:	2301      	movs	r3, #1
 800bf60:	e7f0      	b.n	800bf44 <_svfiprintf_r+0x194>
 800bf62:	ab03      	add	r3, sp, #12
 800bf64:	9300      	str	r3, [sp, #0]
 800bf66:	462a      	mov	r2, r5
 800bf68:	4b0f      	ldr	r3, [pc, #60]	; (800bfa8 <_svfiprintf_r+0x1f8>)
 800bf6a:	a904      	add	r1, sp, #16
 800bf6c:	4638      	mov	r0, r7
 800bf6e:	f7fe f88f 	bl	800a090 <_printf_float>
 800bf72:	1c42      	adds	r2, r0, #1
 800bf74:	4606      	mov	r6, r0
 800bf76:	d1d6      	bne.n	800bf26 <_svfiprintf_r+0x176>
 800bf78:	89ab      	ldrh	r3, [r5, #12]
 800bf7a:	065b      	lsls	r3, r3, #25
 800bf7c:	f53f af2c 	bmi.w	800bdd8 <_svfiprintf_r+0x28>
 800bf80:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bf82:	b01d      	add	sp, #116	; 0x74
 800bf84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf88:	ab03      	add	r3, sp, #12
 800bf8a:	9300      	str	r3, [sp, #0]
 800bf8c:	462a      	mov	r2, r5
 800bf8e:	4b06      	ldr	r3, [pc, #24]	; (800bfa8 <_svfiprintf_r+0x1f8>)
 800bf90:	a904      	add	r1, sp, #16
 800bf92:	4638      	mov	r0, r7
 800bf94:	f7fe fb08 	bl	800a5a8 <_printf_i>
 800bf98:	e7eb      	b.n	800bf72 <_svfiprintf_r+0x1c2>
 800bf9a:	bf00      	nop
 800bf9c:	0800d18c 	.word	0x0800d18c
 800bfa0:	0800d196 	.word	0x0800d196
 800bfa4:	0800a091 	.word	0x0800a091
 800bfa8:	0800bcf9 	.word	0x0800bcf9
 800bfac:	0800d192 	.word	0x0800d192

0800bfb0 <_sbrk_r>:
 800bfb0:	b538      	push	{r3, r4, r5, lr}
 800bfb2:	4d06      	ldr	r5, [pc, #24]	; (800bfcc <_sbrk_r+0x1c>)
 800bfb4:	2300      	movs	r3, #0
 800bfb6:	4604      	mov	r4, r0
 800bfb8:	4608      	mov	r0, r1
 800bfba:	602b      	str	r3, [r5, #0]
 800bfbc:	f7f7 fd3e 	bl	8003a3c <_sbrk>
 800bfc0:	1c43      	adds	r3, r0, #1
 800bfc2:	d102      	bne.n	800bfca <_sbrk_r+0x1a>
 800bfc4:	682b      	ldr	r3, [r5, #0]
 800bfc6:	b103      	cbz	r3, 800bfca <_sbrk_r+0x1a>
 800bfc8:	6023      	str	r3, [r4, #0]
 800bfca:	bd38      	pop	{r3, r4, r5, pc}
 800bfcc:	20000738 	.word	0x20000738

0800bfd0 <__assert_func>:
 800bfd0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bfd2:	4614      	mov	r4, r2
 800bfd4:	461a      	mov	r2, r3
 800bfd6:	4b09      	ldr	r3, [pc, #36]	; (800bffc <__assert_func+0x2c>)
 800bfd8:	681b      	ldr	r3, [r3, #0]
 800bfda:	4605      	mov	r5, r0
 800bfdc:	68d8      	ldr	r0, [r3, #12]
 800bfde:	b14c      	cbz	r4, 800bff4 <__assert_func+0x24>
 800bfe0:	4b07      	ldr	r3, [pc, #28]	; (800c000 <__assert_func+0x30>)
 800bfe2:	9100      	str	r1, [sp, #0]
 800bfe4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bfe8:	4906      	ldr	r1, [pc, #24]	; (800c004 <__assert_func+0x34>)
 800bfea:	462b      	mov	r3, r5
 800bfec:	f000 f80e 	bl	800c00c <fiprintf>
 800bff0:	f000 faa4 	bl	800c53c <abort>
 800bff4:	4b04      	ldr	r3, [pc, #16]	; (800c008 <__assert_func+0x38>)
 800bff6:	461c      	mov	r4, r3
 800bff8:	e7f3      	b.n	800bfe2 <__assert_func+0x12>
 800bffa:	bf00      	nop
 800bffc:	200000b4 	.word	0x200000b4
 800c000:	0800d19d 	.word	0x0800d19d
 800c004:	0800d1aa 	.word	0x0800d1aa
 800c008:	0800d1d8 	.word	0x0800d1d8

0800c00c <fiprintf>:
 800c00c:	b40e      	push	{r1, r2, r3}
 800c00e:	b503      	push	{r0, r1, lr}
 800c010:	4601      	mov	r1, r0
 800c012:	ab03      	add	r3, sp, #12
 800c014:	4805      	ldr	r0, [pc, #20]	; (800c02c <fiprintf+0x20>)
 800c016:	f853 2b04 	ldr.w	r2, [r3], #4
 800c01a:	6800      	ldr	r0, [r0, #0]
 800c01c:	9301      	str	r3, [sp, #4]
 800c01e:	f000 f88f 	bl	800c140 <_vfiprintf_r>
 800c022:	b002      	add	sp, #8
 800c024:	f85d eb04 	ldr.w	lr, [sp], #4
 800c028:	b003      	add	sp, #12
 800c02a:	4770      	bx	lr
 800c02c:	200000b4 	.word	0x200000b4

0800c030 <__ascii_mbtowc>:
 800c030:	b082      	sub	sp, #8
 800c032:	b901      	cbnz	r1, 800c036 <__ascii_mbtowc+0x6>
 800c034:	a901      	add	r1, sp, #4
 800c036:	b142      	cbz	r2, 800c04a <__ascii_mbtowc+0x1a>
 800c038:	b14b      	cbz	r3, 800c04e <__ascii_mbtowc+0x1e>
 800c03a:	7813      	ldrb	r3, [r2, #0]
 800c03c:	600b      	str	r3, [r1, #0]
 800c03e:	7812      	ldrb	r2, [r2, #0]
 800c040:	1e10      	subs	r0, r2, #0
 800c042:	bf18      	it	ne
 800c044:	2001      	movne	r0, #1
 800c046:	b002      	add	sp, #8
 800c048:	4770      	bx	lr
 800c04a:	4610      	mov	r0, r2
 800c04c:	e7fb      	b.n	800c046 <__ascii_mbtowc+0x16>
 800c04e:	f06f 0001 	mvn.w	r0, #1
 800c052:	e7f8      	b.n	800c046 <__ascii_mbtowc+0x16>

0800c054 <memmove>:
 800c054:	4288      	cmp	r0, r1
 800c056:	b510      	push	{r4, lr}
 800c058:	eb01 0402 	add.w	r4, r1, r2
 800c05c:	d902      	bls.n	800c064 <memmove+0x10>
 800c05e:	4284      	cmp	r4, r0
 800c060:	4623      	mov	r3, r4
 800c062:	d807      	bhi.n	800c074 <memmove+0x20>
 800c064:	1e43      	subs	r3, r0, #1
 800c066:	42a1      	cmp	r1, r4
 800c068:	d008      	beq.n	800c07c <memmove+0x28>
 800c06a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c06e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c072:	e7f8      	b.n	800c066 <memmove+0x12>
 800c074:	4402      	add	r2, r0
 800c076:	4601      	mov	r1, r0
 800c078:	428a      	cmp	r2, r1
 800c07a:	d100      	bne.n	800c07e <memmove+0x2a>
 800c07c:	bd10      	pop	{r4, pc}
 800c07e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c082:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c086:	e7f7      	b.n	800c078 <memmove+0x24>

0800c088 <__malloc_lock>:
 800c088:	4801      	ldr	r0, [pc, #4]	; (800c090 <__malloc_lock+0x8>)
 800c08a:	f000 bc17 	b.w	800c8bc <__retarget_lock_acquire_recursive>
 800c08e:	bf00      	nop
 800c090:	20000740 	.word	0x20000740

0800c094 <__malloc_unlock>:
 800c094:	4801      	ldr	r0, [pc, #4]	; (800c09c <__malloc_unlock+0x8>)
 800c096:	f000 bc12 	b.w	800c8be <__retarget_lock_release_recursive>
 800c09a:	bf00      	nop
 800c09c:	20000740 	.word	0x20000740

0800c0a0 <_realloc_r>:
 800c0a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c0a2:	4607      	mov	r7, r0
 800c0a4:	4614      	mov	r4, r2
 800c0a6:	460e      	mov	r6, r1
 800c0a8:	b921      	cbnz	r1, 800c0b4 <_realloc_r+0x14>
 800c0aa:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800c0ae:	4611      	mov	r1, r2
 800c0b0:	f7ff bdc8 	b.w	800bc44 <_malloc_r>
 800c0b4:	b922      	cbnz	r2, 800c0c0 <_realloc_r+0x20>
 800c0b6:	f7ff fd75 	bl	800bba4 <_free_r>
 800c0ba:	4625      	mov	r5, r4
 800c0bc:	4628      	mov	r0, r5
 800c0be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c0c0:	f000 fc62 	bl	800c988 <_malloc_usable_size_r>
 800c0c4:	42a0      	cmp	r0, r4
 800c0c6:	d20f      	bcs.n	800c0e8 <_realloc_r+0x48>
 800c0c8:	4621      	mov	r1, r4
 800c0ca:	4638      	mov	r0, r7
 800c0cc:	f7ff fdba 	bl	800bc44 <_malloc_r>
 800c0d0:	4605      	mov	r5, r0
 800c0d2:	2800      	cmp	r0, #0
 800c0d4:	d0f2      	beq.n	800c0bc <_realloc_r+0x1c>
 800c0d6:	4631      	mov	r1, r6
 800c0d8:	4622      	mov	r2, r4
 800c0da:	f7ff f9c7 	bl	800b46c <memcpy>
 800c0de:	4631      	mov	r1, r6
 800c0e0:	4638      	mov	r0, r7
 800c0e2:	f7ff fd5f 	bl	800bba4 <_free_r>
 800c0e6:	e7e9      	b.n	800c0bc <_realloc_r+0x1c>
 800c0e8:	4635      	mov	r5, r6
 800c0ea:	e7e7      	b.n	800c0bc <_realloc_r+0x1c>

0800c0ec <__sfputc_r>:
 800c0ec:	6893      	ldr	r3, [r2, #8]
 800c0ee:	3b01      	subs	r3, #1
 800c0f0:	2b00      	cmp	r3, #0
 800c0f2:	b410      	push	{r4}
 800c0f4:	6093      	str	r3, [r2, #8]
 800c0f6:	da08      	bge.n	800c10a <__sfputc_r+0x1e>
 800c0f8:	6994      	ldr	r4, [r2, #24]
 800c0fa:	42a3      	cmp	r3, r4
 800c0fc:	db01      	blt.n	800c102 <__sfputc_r+0x16>
 800c0fe:	290a      	cmp	r1, #10
 800c100:	d103      	bne.n	800c10a <__sfputc_r+0x1e>
 800c102:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c106:	f000 b94b 	b.w	800c3a0 <__swbuf_r>
 800c10a:	6813      	ldr	r3, [r2, #0]
 800c10c:	1c58      	adds	r0, r3, #1
 800c10e:	6010      	str	r0, [r2, #0]
 800c110:	7019      	strb	r1, [r3, #0]
 800c112:	4608      	mov	r0, r1
 800c114:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c118:	4770      	bx	lr

0800c11a <__sfputs_r>:
 800c11a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c11c:	4606      	mov	r6, r0
 800c11e:	460f      	mov	r7, r1
 800c120:	4614      	mov	r4, r2
 800c122:	18d5      	adds	r5, r2, r3
 800c124:	42ac      	cmp	r4, r5
 800c126:	d101      	bne.n	800c12c <__sfputs_r+0x12>
 800c128:	2000      	movs	r0, #0
 800c12a:	e007      	b.n	800c13c <__sfputs_r+0x22>
 800c12c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c130:	463a      	mov	r2, r7
 800c132:	4630      	mov	r0, r6
 800c134:	f7ff ffda 	bl	800c0ec <__sfputc_r>
 800c138:	1c43      	adds	r3, r0, #1
 800c13a:	d1f3      	bne.n	800c124 <__sfputs_r+0xa>
 800c13c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c140 <_vfiprintf_r>:
 800c140:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c144:	460d      	mov	r5, r1
 800c146:	b09d      	sub	sp, #116	; 0x74
 800c148:	4614      	mov	r4, r2
 800c14a:	4698      	mov	r8, r3
 800c14c:	4606      	mov	r6, r0
 800c14e:	b118      	cbz	r0, 800c158 <_vfiprintf_r+0x18>
 800c150:	6983      	ldr	r3, [r0, #24]
 800c152:	b90b      	cbnz	r3, 800c158 <_vfiprintf_r+0x18>
 800c154:	f000 fb14 	bl	800c780 <__sinit>
 800c158:	4b89      	ldr	r3, [pc, #548]	; (800c380 <_vfiprintf_r+0x240>)
 800c15a:	429d      	cmp	r5, r3
 800c15c:	d11b      	bne.n	800c196 <_vfiprintf_r+0x56>
 800c15e:	6875      	ldr	r5, [r6, #4]
 800c160:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c162:	07d9      	lsls	r1, r3, #31
 800c164:	d405      	bmi.n	800c172 <_vfiprintf_r+0x32>
 800c166:	89ab      	ldrh	r3, [r5, #12]
 800c168:	059a      	lsls	r2, r3, #22
 800c16a:	d402      	bmi.n	800c172 <_vfiprintf_r+0x32>
 800c16c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c16e:	f000 fba5 	bl	800c8bc <__retarget_lock_acquire_recursive>
 800c172:	89ab      	ldrh	r3, [r5, #12]
 800c174:	071b      	lsls	r3, r3, #28
 800c176:	d501      	bpl.n	800c17c <_vfiprintf_r+0x3c>
 800c178:	692b      	ldr	r3, [r5, #16]
 800c17a:	b9eb      	cbnz	r3, 800c1b8 <_vfiprintf_r+0x78>
 800c17c:	4629      	mov	r1, r5
 800c17e:	4630      	mov	r0, r6
 800c180:	f000 f96e 	bl	800c460 <__swsetup_r>
 800c184:	b1c0      	cbz	r0, 800c1b8 <_vfiprintf_r+0x78>
 800c186:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c188:	07dc      	lsls	r4, r3, #31
 800c18a:	d50e      	bpl.n	800c1aa <_vfiprintf_r+0x6a>
 800c18c:	f04f 30ff 	mov.w	r0, #4294967295
 800c190:	b01d      	add	sp, #116	; 0x74
 800c192:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c196:	4b7b      	ldr	r3, [pc, #492]	; (800c384 <_vfiprintf_r+0x244>)
 800c198:	429d      	cmp	r5, r3
 800c19a:	d101      	bne.n	800c1a0 <_vfiprintf_r+0x60>
 800c19c:	68b5      	ldr	r5, [r6, #8]
 800c19e:	e7df      	b.n	800c160 <_vfiprintf_r+0x20>
 800c1a0:	4b79      	ldr	r3, [pc, #484]	; (800c388 <_vfiprintf_r+0x248>)
 800c1a2:	429d      	cmp	r5, r3
 800c1a4:	bf08      	it	eq
 800c1a6:	68f5      	ldreq	r5, [r6, #12]
 800c1a8:	e7da      	b.n	800c160 <_vfiprintf_r+0x20>
 800c1aa:	89ab      	ldrh	r3, [r5, #12]
 800c1ac:	0598      	lsls	r0, r3, #22
 800c1ae:	d4ed      	bmi.n	800c18c <_vfiprintf_r+0x4c>
 800c1b0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c1b2:	f000 fb84 	bl	800c8be <__retarget_lock_release_recursive>
 800c1b6:	e7e9      	b.n	800c18c <_vfiprintf_r+0x4c>
 800c1b8:	2300      	movs	r3, #0
 800c1ba:	9309      	str	r3, [sp, #36]	; 0x24
 800c1bc:	2320      	movs	r3, #32
 800c1be:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c1c2:	f8cd 800c 	str.w	r8, [sp, #12]
 800c1c6:	2330      	movs	r3, #48	; 0x30
 800c1c8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800c38c <_vfiprintf_r+0x24c>
 800c1cc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c1d0:	f04f 0901 	mov.w	r9, #1
 800c1d4:	4623      	mov	r3, r4
 800c1d6:	469a      	mov	sl, r3
 800c1d8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c1dc:	b10a      	cbz	r2, 800c1e2 <_vfiprintf_r+0xa2>
 800c1de:	2a25      	cmp	r2, #37	; 0x25
 800c1e0:	d1f9      	bne.n	800c1d6 <_vfiprintf_r+0x96>
 800c1e2:	ebba 0b04 	subs.w	fp, sl, r4
 800c1e6:	d00b      	beq.n	800c200 <_vfiprintf_r+0xc0>
 800c1e8:	465b      	mov	r3, fp
 800c1ea:	4622      	mov	r2, r4
 800c1ec:	4629      	mov	r1, r5
 800c1ee:	4630      	mov	r0, r6
 800c1f0:	f7ff ff93 	bl	800c11a <__sfputs_r>
 800c1f4:	3001      	adds	r0, #1
 800c1f6:	f000 80aa 	beq.w	800c34e <_vfiprintf_r+0x20e>
 800c1fa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c1fc:	445a      	add	r2, fp
 800c1fe:	9209      	str	r2, [sp, #36]	; 0x24
 800c200:	f89a 3000 	ldrb.w	r3, [sl]
 800c204:	2b00      	cmp	r3, #0
 800c206:	f000 80a2 	beq.w	800c34e <_vfiprintf_r+0x20e>
 800c20a:	2300      	movs	r3, #0
 800c20c:	f04f 32ff 	mov.w	r2, #4294967295
 800c210:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c214:	f10a 0a01 	add.w	sl, sl, #1
 800c218:	9304      	str	r3, [sp, #16]
 800c21a:	9307      	str	r3, [sp, #28]
 800c21c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c220:	931a      	str	r3, [sp, #104]	; 0x68
 800c222:	4654      	mov	r4, sl
 800c224:	2205      	movs	r2, #5
 800c226:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c22a:	4858      	ldr	r0, [pc, #352]	; (800c38c <_vfiprintf_r+0x24c>)
 800c22c:	f7f4 f810 	bl	8000250 <memchr>
 800c230:	9a04      	ldr	r2, [sp, #16]
 800c232:	b9d8      	cbnz	r0, 800c26c <_vfiprintf_r+0x12c>
 800c234:	06d1      	lsls	r1, r2, #27
 800c236:	bf44      	itt	mi
 800c238:	2320      	movmi	r3, #32
 800c23a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c23e:	0713      	lsls	r3, r2, #28
 800c240:	bf44      	itt	mi
 800c242:	232b      	movmi	r3, #43	; 0x2b
 800c244:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c248:	f89a 3000 	ldrb.w	r3, [sl]
 800c24c:	2b2a      	cmp	r3, #42	; 0x2a
 800c24e:	d015      	beq.n	800c27c <_vfiprintf_r+0x13c>
 800c250:	9a07      	ldr	r2, [sp, #28]
 800c252:	4654      	mov	r4, sl
 800c254:	2000      	movs	r0, #0
 800c256:	f04f 0c0a 	mov.w	ip, #10
 800c25a:	4621      	mov	r1, r4
 800c25c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c260:	3b30      	subs	r3, #48	; 0x30
 800c262:	2b09      	cmp	r3, #9
 800c264:	d94e      	bls.n	800c304 <_vfiprintf_r+0x1c4>
 800c266:	b1b0      	cbz	r0, 800c296 <_vfiprintf_r+0x156>
 800c268:	9207      	str	r2, [sp, #28]
 800c26a:	e014      	b.n	800c296 <_vfiprintf_r+0x156>
 800c26c:	eba0 0308 	sub.w	r3, r0, r8
 800c270:	fa09 f303 	lsl.w	r3, r9, r3
 800c274:	4313      	orrs	r3, r2
 800c276:	9304      	str	r3, [sp, #16]
 800c278:	46a2      	mov	sl, r4
 800c27a:	e7d2      	b.n	800c222 <_vfiprintf_r+0xe2>
 800c27c:	9b03      	ldr	r3, [sp, #12]
 800c27e:	1d19      	adds	r1, r3, #4
 800c280:	681b      	ldr	r3, [r3, #0]
 800c282:	9103      	str	r1, [sp, #12]
 800c284:	2b00      	cmp	r3, #0
 800c286:	bfbb      	ittet	lt
 800c288:	425b      	neglt	r3, r3
 800c28a:	f042 0202 	orrlt.w	r2, r2, #2
 800c28e:	9307      	strge	r3, [sp, #28]
 800c290:	9307      	strlt	r3, [sp, #28]
 800c292:	bfb8      	it	lt
 800c294:	9204      	strlt	r2, [sp, #16]
 800c296:	7823      	ldrb	r3, [r4, #0]
 800c298:	2b2e      	cmp	r3, #46	; 0x2e
 800c29a:	d10c      	bne.n	800c2b6 <_vfiprintf_r+0x176>
 800c29c:	7863      	ldrb	r3, [r4, #1]
 800c29e:	2b2a      	cmp	r3, #42	; 0x2a
 800c2a0:	d135      	bne.n	800c30e <_vfiprintf_r+0x1ce>
 800c2a2:	9b03      	ldr	r3, [sp, #12]
 800c2a4:	1d1a      	adds	r2, r3, #4
 800c2a6:	681b      	ldr	r3, [r3, #0]
 800c2a8:	9203      	str	r2, [sp, #12]
 800c2aa:	2b00      	cmp	r3, #0
 800c2ac:	bfb8      	it	lt
 800c2ae:	f04f 33ff 	movlt.w	r3, #4294967295
 800c2b2:	3402      	adds	r4, #2
 800c2b4:	9305      	str	r3, [sp, #20]
 800c2b6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800c39c <_vfiprintf_r+0x25c>
 800c2ba:	7821      	ldrb	r1, [r4, #0]
 800c2bc:	2203      	movs	r2, #3
 800c2be:	4650      	mov	r0, sl
 800c2c0:	f7f3 ffc6 	bl	8000250 <memchr>
 800c2c4:	b140      	cbz	r0, 800c2d8 <_vfiprintf_r+0x198>
 800c2c6:	2340      	movs	r3, #64	; 0x40
 800c2c8:	eba0 000a 	sub.w	r0, r0, sl
 800c2cc:	fa03 f000 	lsl.w	r0, r3, r0
 800c2d0:	9b04      	ldr	r3, [sp, #16]
 800c2d2:	4303      	orrs	r3, r0
 800c2d4:	3401      	adds	r4, #1
 800c2d6:	9304      	str	r3, [sp, #16]
 800c2d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c2dc:	482c      	ldr	r0, [pc, #176]	; (800c390 <_vfiprintf_r+0x250>)
 800c2de:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c2e2:	2206      	movs	r2, #6
 800c2e4:	f7f3 ffb4 	bl	8000250 <memchr>
 800c2e8:	2800      	cmp	r0, #0
 800c2ea:	d03f      	beq.n	800c36c <_vfiprintf_r+0x22c>
 800c2ec:	4b29      	ldr	r3, [pc, #164]	; (800c394 <_vfiprintf_r+0x254>)
 800c2ee:	bb1b      	cbnz	r3, 800c338 <_vfiprintf_r+0x1f8>
 800c2f0:	9b03      	ldr	r3, [sp, #12]
 800c2f2:	3307      	adds	r3, #7
 800c2f4:	f023 0307 	bic.w	r3, r3, #7
 800c2f8:	3308      	adds	r3, #8
 800c2fa:	9303      	str	r3, [sp, #12]
 800c2fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c2fe:	443b      	add	r3, r7
 800c300:	9309      	str	r3, [sp, #36]	; 0x24
 800c302:	e767      	b.n	800c1d4 <_vfiprintf_r+0x94>
 800c304:	fb0c 3202 	mla	r2, ip, r2, r3
 800c308:	460c      	mov	r4, r1
 800c30a:	2001      	movs	r0, #1
 800c30c:	e7a5      	b.n	800c25a <_vfiprintf_r+0x11a>
 800c30e:	2300      	movs	r3, #0
 800c310:	3401      	adds	r4, #1
 800c312:	9305      	str	r3, [sp, #20]
 800c314:	4619      	mov	r1, r3
 800c316:	f04f 0c0a 	mov.w	ip, #10
 800c31a:	4620      	mov	r0, r4
 800c31c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c320:	3a30      	subs	r2, #48	; 0x30
 800c322:	2a09      	cmp	r2, #9
 800c324:	d903      	bls.n	800c32e <_vfiprintf_r+0x1ee>
 800c326:	2b00      	cmp	r3, #0
 800c328:	d0c5      	beq.n	800c2b6 <_vfiprintf_r+0x176>
 800c32a:	9105      	str	r1, [sp, #20]
 800c32c:	e7c3      	b.n	800c2b6 <_vfiprintf_r+0x176>
 800c32e:	fb0c 2101 	mla	r1, ip, r1, r2
 800c332:	4604      	mov	r4, r0
 800c334:	2301      	movs	r3, #1
 800c336:	e7f0      	b.n	800c31a <_vfiprintf_r+0x1da>
 800c338:	ab03      	add	r3, sp, #12
 800c33a:	9300      	str	r3, [sp, #0]
 800c33c:	462a      	mov	r2, r5
 800c33e:	4b16      	ldr	r3, [pc, #88]	; (800c398 <_vfiprintf_r+0x258>)
 800c340:	a904      	add	r1, sp, #16
 800c342:	4630      	mov	r0, r6
 800c344:	f7fd fea4 	bl	800a090 <_printf_float>
 800c348:	4607      	mov	r7, r0
 800c34a:	1c78      	adds	r0, r7, #1
 800c34c:	d1d6      	bne.n	800c2fc <_vfiprintf_r+0x1bc>
 800c34e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c350:	07d9      	lsls	r1, r3, #31
 800c352:	d405      	bmi.n	800c360 <_vfiprintf_r+0x220>
 800c354:	89ab      	ldrh	r3, [r5, #12]
 800c356:	059a      	lsls	r2, r3, #22
 800c358:	d402      	bmi.n	800c360 <_vfiprintf_r+0x220>
 800c35a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c35c:	f000 faaf 	bl	800c8be <__retarget_lock_release_recursive>
 800c360:	89ab      	ldrh	r3, [r5, #12]
 800c362:	065b      	lsls	r3, r3, #25
 800c364:	f53f af12 	bmi.w	800c18c <_vfiprintf_r+0x4c>
 800c368:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c36a:	e711      	b.n	800c190 <_vfiprintf_r+0x50>
 800c36c:	ab03      	add	r3, sp, #12
 800c36e:	9300      	str	r3, [sp, #0]
 800c370:	462a      	mov	r2, r5
 800c372:	4b09      	ldr	r3, [pc, #36]	; (800c398 <_vfiprintf_r+0x258>)
 800c374:	a904      	add	r1, sp, #16
 800c376:	4630      	mov	r0, r6
 800c378:	f7fe f916 	bl	800a5a8 <_printf_i>
 800c37c:	e7e4      	b.n	800c348 <_vfiprintf_r+0x208>
 800c37e:	bf00      	nop
 800c380:	0800d304 	.word	0x0800d304
 800c384:	0800d324 	.word	0x0800d324
 800c388:	0800d2e4 	.word	0x0800d2e4
 800c38c:	0800d18c 	.word	0x0800d18c
 800c390:	0800d196 	.word	0x0800d196
 800c394:	0800a091 	.word	0x0800a091
 800c398:	0800c11b 	.word	0x0800c11b
 800c39c:	0800d192 	.word	0x0800d192

0800c3a0 <__swbuf_r>:
 800c3a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c3a2:	460e      	mov	r6, r1
 800c3a4:	4614      	mov	r4, r2
 800c3a6:	4605      	mov	r5, r0
 800c3a8:	b118      	cbz	r0, 800c3b2 <__swbuf_r+0x12>
 800c3aa:	6983      	ldr	r3, [r0, #24]
 800c3ac:	b90b      	cbnz	r3, 800c3b2 <__swbuf_r+0x12>
 800c3ae:	f000 f9e7 	bl	800c780 <__sinit>
 800c3b2:	4b21      	ldr	r3, [pc, #132]	; (800c438 <__swbuf_r+0x98>)
 800c3b4:	429c      	cmp	r4, r3
 800c3b6:	d12b      	bne.n	800c410 <__swbuf_r+0x70>
 800c3b8:	686c      	ldr	r4, [r5, #4]
 800c3ba:	69a3      	ldr	r3, [r4, #24]
 800c3bc:	60a3      	str	r3, [r4, #8]
 800c3be:	89a3      	ldrh	r3, [r4, #12]
 800c3c0:	071a      	lsls	r2, r3, #28
 800c3c2:	d52f      	bpl.n	800c424 <__swbuf_r+0x84>
 800c3c4:	6923      	ldr	r3, [r4, #16]
 800c3c6:	b36b      	cbz	r3, 800c424 <__swbuf_r+0x84>
 800c3c8:	6923      	ldr	r3, [r4, #16]
 800c3ca:	6820      	ldr	r0, [r4, #0]
 800c3cc:	1ac0      	subs	r0, r0, r3
 800c3ce:	6963      	ldr	r3, [r4, #20]
 800c3d0:	b2f6      	uxtb	r6, r6
 800c3d2:	4283      	cmp	r3, r0
 800c3d4:	4637      	mov	r7, r6
 800c3d6:	dc04      	bgt.n	800c3e2 <__swbuf_r+0x42>
 800c3d8:	4621      	mov	r1, r4
 800c3da:	4628      	mov	r0, r5
 800c3dc:	f000 f93c 	bl	800c658 <_fflush_r>
 800c3e0:	bb30      	cbnz	r0, 800c430 <__swbuf_r+0x90>
 800c3e2:	68a3      	ldr	r3, [r4, #8]
 800c3e4:	3b01      	subs	r3, #1
 800c3e6:	60a3      	str	r3, [r4, #8]
 800c3e8:	6823      	ldr	r3, [r4, #0]
 800c3ea:	1c5a      	adds	r2, r3, #1
 800c3ec:	6022      	str	r2, [r4, #0]
 800c3ee:	701e      	strb	r6, [r3, #0]
 800c3f0:	6963      	ldr	r3, [r4, #20]
 800c3f2:	3001      	adds	r0, #1
 800c3f4:	4283      	cmp	r3, r0
 800c3f6:	d004      	beq.n	800c402 <__swbuf_r+0x62>
 800c3f8:	89a3      	ldrh	r3, [r4, #12]
 800c3fa:	07db      	lsls	r3, r3, #31
 800c3fc:	d506      	bpl.n	800c40c <__swbuf_r+0x6c>
 800c3fe:	2e0a      	cmp	r6, #10
 800c400:	d104      	bne.n	800c40c <__swbuf_r+0x6c>
 800c402:	4621      	mov	r1, r4
 800c404:	4628      	mov	r0, r5
 800c406:	f000 f927 	bl	800c658 <_fflush_r>
 800c40a:	b988      	cbnz	r0, 800c430 <__swbuf_r+0x90>
 800c40c:	4638      	mov	r0, r7
 800c40e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c410:	4b0a      	ldr	r3, [pc, #40]	; (800c43c <__swbuf_r+0x9c>)
 800c412:	429c      	cmp	r4, r3
 800c414:	d101      	bne.n	800c41a <__swbuf_r+0x7a>
 800c416:	68ac      	ldr	r4, [r5, #8]
 800c418:	e7cf      	b.n	800c3ba <__swbuf_r+0x1a>
 800c41a:	4b09      	ldr	r3, [pc, #36]	; (800c440 <__swbuf_r+0xa0>)
 800c41c:	429c      	cmp	r4, r3
 800c41e:	bf08      	it	eq
 800c420:	68ec      	ldreq	r4, [r5, #12]
 800c422:	e7ca      	b.n	800c3ba <__swbuf_r+0x1a>
 800c424:	4621      	mov	r1, r4
 800c426:	4628      	mov	r0, r5
 800c428:	f000 f81a 	bl	800c460 <__swsetup_r>
 800c42c:	2800      	cmp	r0, #0
 800c42e:	d0cb      	beq.n	800c3c8 <__swbuf_r+0x28>
 800c430:	f04f 37ff 	mov.w	r7, #4294967295
 800c434:	e7ea      	b.n	800c40c <__swbuf_r+0x6c>
 800c436:	bf00      	nop
 800c438:	0800d304 	.word	0x0800d304
 800c43c:	0800d324 	.word	0x0800d324
 800c440:	0800d2e4 	.word	0x0800d2e4

0800c444 <__ascii_wctomb>:
 800c444:	b149      	cbz	r1, 800c45a <__ascii_wctomb+0x16>
 800c446:	2aff      	cmp	r2, #255	; 0xff
 800c448:	bf85      	ittet	hi
 800c44a:	238a      	movhi	r3, #138	; 0x8a
 800c44c:	6003      	strhi	r3, [r0, #0]
 800c44e:	700a      	strbls	r2, [r1, #0]
 800c450:	f04f 30ff 	movhi.w	r0, #4294967295
 800c454:	bf98      	it	ls
 800c456:	2001      	movls	r0, #1
 800c458:	4770      	bx	lr
 800c45a:	4608      	mov	r0, r1
 800c45c:	4770      	bx	lr
	...

0800c460 <__swsetup_r>:
 800c460:	4b32      	ldr	r3, [pc, #200]	; (800c52c <__swsetup_r+0xcc>)
 800c462:	b570      	push	{r4, r5, r6, lr}
 800c464:	681d      	ldr	r5, [r3, #0]
 800c466:	4606      	mov	r6, r0
 800c468:	460c      	mov	r4, r1
 800c46a:	b125      	cbz	r5, 800c476 <__swsetup_r+0x16>
 800c46c:	69ab      	ldr	r3, [r5, #24]
 800c46e:	b913      	cbnz	r3, 800c476 <__swsetup_r+0x16>
 800c470:	4628      	mov	r0, r5
 800c472:	f000 f985 	bl	800c780 <__sinit>
 800c476:	4b2e      	ldr	r3, [pc, #184]	; (800c530 <__swsetup_r+0xd0>)
 800c478:	429c      	cmp	r4, r3
 800c47a:	d10f      	bne.n	800c49c <__swsetup_r+0x3c>
 800c47c:	686c      	ldr	r4, [r5, #4]
 800c47e:	89a3      	ldrh	r3, [r4, #12]
 800c480:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c484:	0719      	lsls	r1, r3, #28
 800c486:	d42c      	bmi.n	800c4e2 <__swsetup_r+0x82>
 800c488:	06dd      	lsls	r5, r3, #27
 800c48a:	d411      	bmi.n	800c4b0 <__swsetup_r+0x50>
 800c48c:	2309      	movs	r3, #9
 800c48e:	6033      	str	r3, [r6, #0]
 800c490:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c494:	81a3      	strh	r3, [r4, #12]
 800c496:	f04f 30ff 	mov.w	r0, #4294967295
 800c49a:	e03e      	b.n	800c51a <__swsetup_r+0xba>
 800c49c:	4b25      	ldr	r3, [pc, #148]	; (800c534 <__swsetup_r+0xd4>)
 800c49e:	429c      	cmp	r4, r3
 800c4a0:	d101      	bne.n	800c4a6 <__swsetup_r+0x46>
 800c4a2:	68ac      	ldr	r4, [r5, #8]
 800c4a4:	e7eb      	b.n	800c47e <__swsetup_r+0x1e>
 800c4a6:	4b24      	ldr	r3, [pc, #144]	; (800c538 <__swsetup_r+0xd8>)
 800c4a8:	429c      	cmp	r4, r3
 800c4aa:	bf08      	it	eq
 800c4ac:	68ec      	ldreq	r4, [r5, #12]
 800c4ae:	e7e6      	b.n	800c47e <__swsetup_r+0x1e>
 800c4b0:	0758      	lsls	r0, r3, #29
 800c4b2:	d512      	bpl.n	800c4da <__swsetup_r+0x7a>
 800c4b4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c4b6:	b141      	cbz	r1, 800c4ca <__swsetup_r+0x6a>
 800c4b8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c4bc:	4299      	cmp	r1, r3
 800c4be:	d002      	beq.n	800c4c6 <__swsetup_r+0x66>
 800c4c0:	4630      	mov	r0, r6
 800c4c2:	f7ff fb6f 	bl	800bba4 <_free_r>
 800c4c6:	2300      	movs	r3, #0
 800c4c8:	6363      	str	r3, [r4, #52]	; 0x34
 800c4ca:	89a3      	ldrh	r3, [r4, #12]
 800c4cc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c4d0:	81a3      	strh	r3, [r4, #12]
 800c4d2:	2300      	movs	r3, #0
 800c4d4:	6063      	str	r3, [r4, #4]
 800c4d6:	6923      	ldr	r3, [r4, #16]
 800c4d8:	6023      	str	r3, [r4, #0]
 800c4da:	89a3      	ldrh	r3, [r4, #12]
 800c4dc:	f043 0308 	orr.w	r3, r3, #8
 800c4e0:	81a3      	strh	r3, [r4, #12]
 800c4e2:	6923      	ldr	r3, [r4, #16]
 800c4e4:	b94b      	cbnz	r3, 800c4fa <__swsetup_r+0x9a>
 800c4e6:	89a3      	ldrh	r3, [r4, #12]
 800c4e8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c4ec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c4f0:	d003      	beq.n	800c4fa <__swsetup_r+0x9a>
 800c4f2:	4621      	mov	r1, r4
 800c4f4:	4630      	mov	r0, r6
 800c4f6:	f000 fa07 	bl	800c908 <__smakebuf_r>
 800c4fa:	89a0      	ldrh	r0, [r4, #12]
 800c4fc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c500:	f010 0301 	ands.w	r3, r0, #1
 800c504:	d00a      	beq.n	800c51c <__swsetup_r+0xbc>
 800c506:	2300      	movs	r3, #0
 800c508:	60a3      	str	r3, [r4, #8]
 800c50a:	6963      	ldr	r3, [r4, #20]
 800c50c:	425b      	negs	r3, r3
 800c50e:	61a3      	str	r3, [r4, #24]
 800c510:	6923      	ldr	r3, [r4, #16]
 800c512:	b943      	cbnz	r3, 800c526 <__swsetup_r+0xc6>
 800c514:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c518:	d1ba      	bne.n	800c490 <__swsetup_r+0x30>
 800c51a:	bd70      	pop	{r4, r5, r6, pc}
 800c51c:	0781      	lsls	r1, r0, #30
 800c51e:	bf58      	it	pl
 800c520:	6963      	ldrpl	r3, [r4, #20]
 800c522:	60a3      	str	r3, [r4, #8]
 800c524:	e7f4      	b.n	800c510 <__swsetup_r+0xb0>
 800c526:	2000      	movs	r0, #0
 800c528:	e7f7      	b.n	800c51a <__swsetup_r+0xba>
 800c52a:	bf00      	nop
 800c52c:	200000b4 	.word	0x200000b4
 800c530:	0800d304 	.word	0x0800d304
 800c534:	0800d324 	.word	0x0800d324
 800c538:	0800d2e4 	.word	0x0800d2e4

0800c53c <abort>:
 800c53c:	b508      	push	{r3, lr}
 800c53e:	2006      	movs	r0, #6
 800c540:	f000 fa52 	bl	800c9e8 <raise>
 800c544:	2001      	movs	r0, #1
 800c546:	f7f7 fa01 	bl	800394c <_exit>
	...

0800c54c <__sflush_r>:
 800c54c:	898a      	ldrh	r2, [r1, #12]
 800c54e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c552:	4605      	mov	r5, r0
 800c554:	0710      	lsls	r0, r2, #28
 800c556:	460c      	mov	r4, r1
 800c558:	d458      	bmi.n	800c60c <__sflush_r+0xc0>
 800c55a:	684b      	ldr	r3, [r1, #4]
 800c55c:	2b00      	cmp	r3, #0
 800c55e:	dc05      	bgt.n	800c56c <__sflush_r+0x20>
 800c560:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c562:	2b00      	cmp	r3, #0
 800c564:	dc02      	bgt.n	800c56c <__sflush_r+0x20>
 800c566:	2000      	movs	r0, #0
 800c568:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c56c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c56e:	2e00      	cmp	r6, #0
 800c570:	d0f9      	beq.n	800c566 <__sflush_r+0x1a>
 800c572:	2300      	movs	r3, #0
 800c574:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c578:	682f      	ldr	r7, [r5, #0]
 800c57a:	602b      	str	r3, [r5, #0]
 800c57c:	d032      	beq.n	800c5e4 <__sflush_r+0x98>
 800c57e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c580:	89a3      	ldrh	r3, [r4, #12]
 800c582:	075a      	lsls	r2, r3, #29
 800c584:	d505      	bpl.n	800c592 <__sflush_r+0x46>
 800c586:	6863      	ldr	r3, [r4, #4]
 800c588:	1ac0      	subs	r0, r0, r3
 800c58a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c58c:	b10b      	cbz	r3, 800c592 <__sflush_r+0x46>
 800c58e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c590:	1ac0      	subs	r0, r0, r3
 800c592:	2300      	movs	r3, #0
 800c594:	4602      	mov	r2, r0
 800c596:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c598:	6a21      	ldr	r1, [r4, #32]
 800c59a:	4628      	mov	r0, r5
 800c59c:	47b0      	blx	r6
 800c59e:	1c43      	adds	r3, r0, #1
 800c5a0:	89a3      	ldrh	r3, [r4, #12]
 800c5a2:	d106      	bne.n	800c5b2 <__sflush_r+0x66>
 800c5a4:	6829      	ldr	r1, [r5, #0]
 800c5a6:	291d      	cmp	r1, #29
 800c5a8:	d82c      	bhi.n	800c604 <__sflush_r+0xb8>
 800c5aa:	4a2a      	ldr	r2, [pc, #168]	; (800c654 <__sflush_r+0x108>)
 800c5ac:	40ca      	lsrs	r2, r1
 800c5ae:	07d6      	lsls	r6, r2, #31
 800c5b0:	d528      	bpl.n	800c604 <__sflush_r+0xb8>
 800c5b2:	2200      	movs	r2, #0
 800c5b4:	6062      	str	r2, [r4, #4]
 800c5b6:	04d9      	lsls	r1, r3, #19
 800c5b8:	6922      	ldr	r2, [r4, #16]
 800c5ba:	6022      	str	r2, [r4, #0]
 800c5bc:	d504      	bpl.n	800c5c8 <__sflush_r+0x7c>
 800c5be:	1c42      	adds	r2, r0, #1
 800c5c0:	d101      	bne.n	800c5c6 <__sflush_r+0x7a>
 800c5c2:	682b      	ldr	r3, [r5, #0]
 800c5c4:	b903      	cbnz	r3, 800c5c8 <__sflush_r+0x7c>
 800c5c6:	6560      	str	r0, [r4, #84]	; 0x54
 800c5c8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c5ca:	602f      	str	r7, [r5, #0]
 800c5cc:	2900      	cmp	r1, #0
 800c5ce:	d0ca      	beq.n	800c566 <__sflush_r+0x1a>
 800c5d0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c5d4:	4299      	cmp	r1, r3
 800c5d6:	d002      	beq.n	800c5de <__sflush_r+0x92>
 800c5d8:	4628      	mov	r0, r5
 800c5da:	f7ff fae3 	bl	800bba4 <_free_r>
 800c5de:	2000      	movs	r0, #0
 800c5e0:	6360      	str	r0, [r4, #52]	; 0x34
 800c5e2:	e7c1      	b.n	800c568 <__sflush_r+0x1c>
 800c5e4:	6a21      	ldr	r1, [r4, #32]
 800c5e6:	2301      	movs	r3, #1
 800c5e8:	4628      	mov	r0, r5
 800c5ea:	47b0      	blx	r6
 800c5ec:	1c41      	adds	r1, r0, #1
 800c5ee:	d1c7      	bne.n	800c580 <__sflush_r+0x34>
 800c5f0:	682b      	ldr	r3, [r5, #0]
 800c5f2:	2b00      	cmp	r3, #0
 800c5f4:	d0c4      	beq.n	800c580 <__sflush_r+0x34>
 800c5f6:	2b1d      	cmp	r3, #29
 800c5f8:	d001      	beq.n	800c5fe <__sflush_r+0xb2>
 800c5fa:	2b16      	cmp	r3, #22
 800c5fc:	d101      	bne.n	800c602 <__sflush_r+0xb6>
 800c5fe:	602f      	str	r7, [r5, #0]
 800c600:	e7b1      	b.n	800c566 <__sflush_r+0x1a>
 800c602:	89a3      	ldrh	r3, [r4, #12]
 800c604:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c608:	81a3      	strh	r3, [r4, #12]
 800c60a:	e7ad      	b.n	800c568 <__sflush_r+0x1c>
 800c60c:	690f      	ldr	r7, [r1, #16]
 800c60e:	2f00      	cmp	r7, #0
 800c610:	d0a9      	beq.n	800c566 <__sflush_r+0x1a>
 800c612:	0793      	lsls	r3, r2, #30
 800c614:	680e      	ldr	r6, [r1, #0]
 800c616:	bf08      	it	eq
 800c618:	694b      	ldreq	r3, [r1, #20]
 800c61a:	600f      	str	r7, [r1, #0]
 800c61c:	bf18      	it	ne
 800c61e:	2300      	movne	r3, #0
 800c620:	eba6 0807 	sub.w	r8, r6, r7
 800c624:	608b      	str	r3, [r1, #8]
 800c626:	f1b8 0f00 	cmp.w	r8, #0
 800c62a:	dd9c      	ble.n	800c566 <__sflush_r+0x1a>
 800c62c:	6a21      	ldr	r1, [r4, #32]
 800c62e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c630:	4643      	mov	r3, r8
 800c632:	463a      	mov	r2, r7
 800c634:	4628      	mov	r0, r5
 800c636:	47b0      	blx	r6
 800c638:	2800      	cmp	r0, #0
 800c63a:	dc06      	bgt.n	800c64a <__sflush_r+0xfe>
 800c63c:	89a3      	ldrh	r3, [r4, #12]
 800c63e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c642:	81a3      	strh	r3, [r4, #12]
 800c644:	f04f 30ff 	mov.w	r0, #4294967295
 800c648:	e78e      	b.n	800c568 <__sflush_r+0x1c>
 800c64a:	4407      	add	r7, r0
 800c64c:	eba8 0800 	sub.w	r8, r8, r0
 800c650:	e7e9      	b.n	800c626 <__sflush_r+0xda>
 800c652:	bf00      	nop
 800c654:	20400001 	.word	0x20400001

0800c658 <_fflush_r>:
 800c658:	b538      	push	{r3, r4, r5, lr}
 800c65a:	690b      	ldr	r3, [r1, #16]
 800c65c:	4605      	mov	r5, r0
 800c65e:	460c      	mov	r4, r1
 800c660:	b913      	cbnz	r3, 800c668 <_fflush_r+0x10>
 800c662:	2500      	movs	r5, #0
 800c664:	4628      	mov	r0, r5
 800c666:	bd38      	pop	{r3, r4, r5, pc}
 800c668:	b118      	cbz	r0, 800c672 <_fflush_r+0x1a>
 800c66a:	6983      	ldr	r3, [r0, #24]
 800c66c:	b90b      	cbnz	r3, 800c672 <_fflush_r+0x1a>
 800c66e:	f000 f887 	bl	800c780 <__sinit>
 800c672:	4b14      	ldr	r3, [pc, #80]	; (800c6c4 <_fflush_r+0x6c>)
 800c674:	429c      	cmp	r4, r3
 800c676:	d11b      	bne.n	800c6b0 <_fflush_r+0x58>
 800c678:	686c      	ldr	r4, [r5, #4]
 800c67a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c67e:	2b00      	cmp	r3, #0
 800c680:	d0ef      	beq.n	800c662 <_fflush_r+0xa>
 800c682:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c684:	07d0      	lsls	r0, r2, #31
 800c686:	d404      	bmi.n	800c692 <_fflush_r+0x3a>
 800c688:	0599      	lsls	r1, r3, #22
 800c68a:	d402      	bmi.n	800c692 <_fflush_r+0x3a>
 800c68c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c68e:	f000 f915 	bl	800c8bc <__retarget_lock_acquire_recursive>
 800c692:	4628      	mov	r0, r5
 800c694:	4621      	mov	r1, r4
 800c696:	f7ff ff59 	bl	800c54c <__sflush_r>
 800c69a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c69c:	07da      	lsls	r2, r3, #31
 800c69e:	4605      	mov	r5, r0
 800c6a0:	d4e0      	bmi.n	800c664 <_fflush_r+0xc>
 800c6a2:	89a3      	ldrh	r3, [r4, #12]
 800c6a4:	059b      	lsls	r3, r3, #22
 800c6a6:	d4dd      	bmi.n	800c664 <_fflush_r+0xc>
 800c6a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c6aa:	f000 f908 	bl	800c8be <__retarget_lock_release_recursive>
 800c6ae:	e7d9      	b.n	800c664 <_fflush_r+0xc>
 800c6b0:	4b05      	ldr	r3, [pc, #20]	; (800c6c8 <_fflush_r+0x70>)
 800c6b2:	429c      	cmp	r4, r3
 800c6b4:	d101      	bne.n	800c6ba <_fflush_r+0x62>
 800c6b6:	68ac      	ldr	r4, [r5, #8]
 800c6b8:	e7df      	b.n	800c67a <_fflush_r+0x22>
 800c6ba:	4b04      	ldr	r3, [pc, #16]	; (800c6cc <_fflush_r+0x74>)
 800c6bc:	429c      	cmp	r4, r3
 800c6be:	bf08      	it	eq
 800c6c0:	68ec      	ldreq	r4, [r5, #12]
 800c6c2:	e7da      	b.n	800c67a <_fflush_r+0x22>
 800c6c4:	0800d304 	.word	0x0800d304
 800c6c8:	0800d324 	.word	0x0800d324
 800c6cc:	0800d2e4 	.word	0x0800d2e4

0800c6d0 <std>:
 800c6d0:	2300      	movs	r3, #0
 800c6d2:	b510      	push	{r4, lr}
 800c6d4:	4604      	mov	r4, r0
 800c6d6:	e9c0 3300 	strd	r3, r3, [r0]
 800c6da:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c6de:	6083      	str	r3, [r0, #8]
 800c6e0:	8181      	strh	r1, [r0, #12]
 800c6e2:	6643      	str	r3, [r0, #100]	; 0x64
 800c6e4:	81c2      	strh	r2, [r0, #14]
 800c6e6:	6183      	str	r3, [r0, #24]
 800c6e8:	4619      	mov	r1, r3
 800c6ea:	2208      	movs	r2, #8
 800c6ec:	305c      	adds	r0, #92	; 0x5c
 800c6ee:	f7fd fc35 	bl	8009f5c <memset>
 800c6f2:	4b05      	ldr	r3, [pc, #20]	; (800c708 <std+0x38>)
 800c6f4:	6263      	str	r3, [r4, #36]	; 0x24
 800c6f6:	4b05      	ldr	r3, [pc, #20]	; (800c70c <std+0x3c>)
 800c6f8:	62a3      	str	r3, [r4, #40]	; 0x28
 800c6fa:	4b05      	ldr	r3, [pc, #20]	; (800c710 <std+0x40>)
 800c6fc:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c6fe:	4b05      	ldr	r3, [pc, #20]	; (800c714 <std+0x44>)
 800c700:	6224      	str	r4, [r4, #32]
 800c702:	6323      	str	r3, [r4, #48]	; 0x30
 800c704:	bd10      	pop	{r4, pc}
 800c706:	bf00      	nop
 800c708:	0800ca21 	.word	0x0800ca21
 800c70c:	0800ca43 	.word	0x0800ca43
 800c710:	0800ca7b 	.word	0x0800ca7b
 800c714:	0800ca9f 	.word	0x0800ca9f

0800c718 <_cleanup_r>:
 800c718:	4901      	ldr	r1, [pc, #4]	; (800c720 <_cleanup_r+0x8>)
 800c71a:	f000 b8af 	b.w	800c87c <_fwalk_reent>
 800c71e:	bf00      	nop
 800c720:	0800c659 	.word	0x0800c659

0800c724 <__sfmoreglue>:
 800c724:	b570      	push	{r4, r5, r6, lr}
 800c726:	1e4a      	subs	r2, r1, #1
 800c728:	2568      	movs	r5, #104	; 0x68
 800c72a:	4355      	muls	r5, r2
 800c72c:	460e      	mov	r6, r1
 800c72e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800c732:	f7ff fa87 	bl	800bc44 <_malloc_r>
 800c736:	4604      	mov	r4, r0
 800c738:	b140      	cbz	r0, 800c74c <__sfmoreglue+0x28>
 800c73a:	2100      	movs	r1, #0
 800c73c:	e9c0 1600 	strd	r1, r6, [r0]
 800c740:	300c      	adds	r0, #12
 800c742:	60a0      	str	r0, [r4, #8]
 800c744:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800c748:	f7fd fc08 	bl	8009f5c <memset>
 800c74c:	4620      	mov	r0, r4
 800c74e:	bd70      	pop	{r4, r5, r6, pc}

0800c750 <__sfp_lock_acquire>:
 800c750:	4801      	ldr	r0, [pc, #4]	; (800c758 <__sfp_lock_acquire+0x8>)
 800c752:	f000 b8b3 	b.w	800c8bc <__retarget_lock_acquire_recursive>
 800c756:	bf00      	nop
 800c758:	20000744 	.word	0x20000744

0800c75c <__sfp_lock_release>:
 800c75c:	4801      	ldr	r0, [pc, #4]	; (800c764 <__sfp_lock_release+0x8>)
 800c75e:	f000 b8ae 	b.w	800c8be <__retarget_lock_release_recursive>
 800c762:	bf00      	nop
 800c764:	20000744 	.word	0x20000744

0800c768 <__sinit_lock_acquire>:
 800c768:	4801      	ldr	r0, [pc, #4]	; (800c770 <__sinit_lock_acquire+0x8>)
 800c76a:	f000 b8a7 	b.w	800c8bc <__retarget_lock_acquire_recursive>
 800c76e:	bf00      	nop
 800c770:	2000073f 	.word	0x2000073f

0800c774 <__sinit_lock_release>:
 800c774:	4801      	ldr	r0, [pc, #4]	; (800c77c <__sinit_lock_release+0x8>)
 800c776:	f000 b8a2 	b.w	800c8be <__retarget_lock_release_recursive>
 800c77a:	bf00      	nop
 800c77c:	2000073f 	.word	0x2000073f

0800c780 <__sinit>:
 800c780:	b510      	push	{r4, lr}
 800c782:	4604      	mov	r4, r0
 800c784:	f7ff fff0 	bl	800c768 <__sinit_lock_acquire>
 800c788:	69a3      	ldr	r3, [r4, #24]
 800c78a:	b11b      	cbz	r3, 800c794 <__sinit+0x14>
 800c78c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c790:	f7ff bff0 	b.w	800c774 <__sinit_lock_release>
 800c794:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800c798:	6523      	str	r3, [r4, #80]	; 0x50
 800c79a:	4b13      	ldr	r3, [pc, #76]	; (800c7e8 <__sinit+0x68>)
 800c79c:	4a13      	ldr	r2, [pc, #76]	; (800c7ec <__sinit+0x6c>)
 800c79e:	681b      	ldr	r3, [r3, #0]
 800c7a0:	62a2      	str	r2, [r4, #40]	; 0x28
 800c7a2:	42a3      	cmp	r3, r4
 800c7a4:	bf04      	itt	eq
 800c7a6:	2301      	moveq	r3, #1
 800c7a8:	61a3      	streq	r3, [r4, #24]
 800c7aa:	4620      	mov	r0, r4
 800c7ac:	f000 f820 	bl	800c7f0 <__sfp>
 800c7b0:	6060      	str	r0, [r4, #4]
 800c7b2:	4620      	mov	r0, r4
 800c7b4:	f000 f81c 	bl	800c7f0 <__sfp>
 800c7b8:	60a0      	str	r0, [r4, #8]
 800c7ba:	4620      	mov	r0, r4
 800c7bc:	f000 f818 	bl	800c7f0 <__sfp>
 800c7c0:	2200      	movs	r2, #0
 800c7c2:	60e0      	str	r0, [r4, #12]
 800c7c4:	2104      	movs	r1, #4
 800c7c6:	6860      	ldr	r0, [r4, #4]
 800c7c8:	f7ff ff82 	bl	800c6d0 <std>
 800c7cc:	68a0      	ldr	r0, [r4, #8]
 800c7ce:	2201      	movs	r2, #1
 800c7d0:	2109      	movs	r1, #9
 800c7d2:	f7ff ff7d 	bl	800c6d0 <std>
 800c7d6:	68e0      	ldr	r0, [r4, #12]
 800c7d8:	2202      	movs	r2, #2
 800c7da:	2112      	movs	r1, #18
 800c7dc:	f7ff ff78 	bl	800c6d0 <std>
 800c7e0:	2301      	movs	r3, #1
 800c7e2:	61a3      	str	r3, [r4, #24]
 800c7e4:	e7d2      	b.n	800c78c <__sinit+0xc>
 800c7e6:	bf00      	nop
 800c7e8:	0800cf64 	.word	0x0800cf64
 800c7ec:	0800c719 	.word	0x0800c719

0800c7f0 <__sfp>:
 800c7f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c7f2:	4607      	mov	r7, r0
 800c7f4:	f7ff ffac 	bl	800c750 <__sfp_lock_acquire>
 800c7f8:	4b1e      	ldr	r3, [pc, #120]	; (800c874 <__sfp+0x84>)
 800c7fa:	681e      	ldr	r6, [r3, #0]
 800c7fc:	69b3      	ldr	r3, [r6, #24]
 800c7fe:	b913      	cbnz	r3, 800c806 <__sfp+0x16>
 800c800:	4630      	mov	r0, r6
 800c802:	f7ff ffbd 	bl	800c780 <__sinit>
 800c806:	3648      	adds	r6, #72	; 0x48
 800c808:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800c80c:	3b01      	subs	r3, #1
 800c80e:	d503      	bpl.n	800c818 <__sfp+0x28>
 800c810:	6833      	ldr	r3, [r6, #0]
 800c812:	b30b      	cbz	r3, 800c858 <__sfp+0x68>
 800c814:	6836      	ldr	r6, [r6, #0]
 800c816:	e7f7      	b.n	800c808 <__sfp+0x18>
 800c818:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800c81c:	b9d5      	cbnz	r5, 800c854 <__sfp+0x64>
 800c81e:	4b16      	ldr	r3, [pc, #88]	; (800c878 <__sfp+0x88>)
 800c820:	60e3      	str	r3, [r4, #12]
 800c822:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800c826:	6665      	str	r5, [r4, #100]	; 0x64
 800c828:	f000 f847 	bl	800c8ba <__retarget_lock_init_recursive>
 800c82c:	f7ff ff96 	bl	800c75c <__sfp_lock_release>
 800c830:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800c834:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800c838:	6025      	str	r5, [r4, #0]
 800c83a:	61a5      	str	r5, [r4, #24]
 800c83c:	2208      	movs	r2, #8
 800c83e:	4629      	mov	r1, r5
 800c840:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800c844:	f7fd fb8a 	bl	8009f5c <memset>
 800c848:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800c84c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800c850:	4620      	mov	r0, r4
 800c852:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c854:	3468      	adds	r4, #104	; 0x68
 800c856:	e7d9      	b.n	800c80c <__sfp+0x1c>
 800c858:	2104      	movs	r1, #4
 800c85a:	4638      	mov	r0, r7
 800c85c:	f7ff ff62 	bl	800c724 <__sfmoreglue>
 800c860:	4604      	mov	r4, r0
 800c862:	6030      	str	r0, [r6, #0]
 800c864:	2800      	cmp	r0, #0
 800c866:	d1d5      	bne.n	800c814 <__sfp+0x24>
 800c868:	f7ff ff78 	bl	800c75c <__sfp_lock_release>
 800c86c:	230c      	movs	r3, #12
 800c86e:	603b      	str	r3, [r7, #0]
 800c870:	e7ee      	b.n	800c850 <__sfp+0x60>
 800c872:	bf00      	nop
 800c874:	0800cf64 	.word	0x0800cf64
 800c878:	ffff0001 	.word	0xffff0001

0800c87c <_fwalk_reent>:
 800c87c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c880:	4606      	mov	r6, r0
 800c882:	4688      	mov	r8, r1
 800c884:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800c888:	2700      	movs	r7, #0
 800c88a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c88e:	f1b9 0901 	subs.w	r9, r9, #1
 800c892:	d505      	bpl.n	800c8a0 <_fwalk_reent+0x24>
 800c894:	6824      	ldr	r4, [r4, #0]
 800c896:	2c00      	cmp	r4, #0
 800c898:	d1f7      	bne.n	800c88a <_fwalk_reent+0xe>
 800c89a:	4638      	mov	r0, r7
 800c89c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c8a0:	89ab      	ldrh	r3, [r5, #12]
 800c8a2:	2b01      	cmp	r3, #1
 800c8a4:	d907      	bls.n	800c8b6 <_fwalk_reent+0x3a>
 800c8a6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c8aa:	3301      	adds	r3, #1
 800c8ac:	d003      	beq.n	800c8b6 <_fwalk_reent+0x3a>
 800c8ae:	4629      	mov	r1, r5
 800c8b0:	4630      	mov	r0, r6
 800c8b2:	47c0      	blx	r8
 800c8b4:	4307      	orrs	r7, r0
 800c8b6:	3568      	adds	r5, #104	; 0x68
 800c8b8:	e7e9      	b.n	800c88e <_fwalk_reent+0x12>

0800c8ba <__retarget_lock_init_recursive>:
 800c8ba:	4770      	bx	lr

0800c8bc <__retarget_lock_acquire_recursive>:
 800c8bc:	4770      	bx	lr

0800c8be <__retarget_lock_release_recursive>:
 800c8be:	4770      	bx	lr

0800c8c0 <__swhatbuf_r>:
 800c8c0:	b570      	push	{r4, r5, r6, lr}
 800c8c2:	460e      	mov	r6, r1
 800c8c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c8c8:	2900      	cmp	r1, #0
 800c8ca:	b096      	sub	sp, #88	; 0x58
 800c8cc:	4614      	mov	r4, r2
 800c8ce:	461d      	mov	r5, r3
 800c8d0:	da07      	bge.n	800c8e2 <__swhatbuf_r+0x22>
 800c8d2:	2300      	movs	r3, #0
 800c8d4:	602b      	str	r3, [r5, #0]
 800c8d6:	89b3      	ldrh	r3, [r6, #12]
 800c8d8:	061a      	lsls	r2, r3, #24
 800c8da:	d410      	bmi.n	800c8fe <__swhatbuf_r+0x3e>
 800c8dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c8e0:	e00e      	b.n	800c900 <__swhatbuf_r+0x40>
 800c8e2:	466a      	mov	r2, sp
 800c8e4:	f000 f902 	bl	800caec <_fstat_r>
 800c8e8:	2800      	cmp	r0, #0
 800c8ea:	dbf2      	blt.n	800c8d2 <__swhatbuf_r+0x12>
 800c8ec:	9a01      	ldr	r2, [sp, #4]
 800c8ee:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800c8f2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800c8f6:	425a      	negs	r2, r3
 800c8f8:	415a      	adcs	r2, r3
 800c8fa:	602a      	str	r2, [r5, #0]
 800c8fc:	e7ee      	b.n	800c8dc <__swhatbuf_r+0x1c>
 800c8fe:	2340      	movs	r3, #64	; 0x40
 800c900:	2000      	movs	r0, #0
 800c902:	6023      	str	r3, [r4, #0]
 800c904:	b016      	add	sp, #88	; 0x58
 800c906:	bd70      	pop	{r4, r5, r6, pc}

0800c908 <__smakebuf_r>:
 800c908:	898b      	ldrh	r3, [r1, #12]
 800c90a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c90c:	079d      	lsls	r5, r3, #30
 800c90e:	4606      	mov	r6, r0
 800c910:	460c      	mov	r4, r1
 800c912:	d507      	bpl.n	800c924 <__smakebuf_r+0x1c>
 800c914:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c918:	6023      	str	r3, [r4, #0]
 800c91a:	6123      	str	r3, [r4, #16]
 800c91c:	2301      	movs	r3, #1
 800c91e:	6163      	str	r3, [r4, #20]
 800c920:	b002      	add	sp, #8
 800c922:	bd70      	pop	{r4, r5, r6, pc}
 800c924:	ab01      	add	r3, sp, #4
 800c926:	466a      	mov	r2, sp
 800c928:	f7ff ffca 	bl	800c8c0 <__swhatbuf_r>
 800c92c:	9900      	ldr	r1, [sp, #0]
 800c92e:	4605      	mov	r5, r0
 800c930:	4630      	mov	r0, r6
 800c932:	f7ff f987 	bl	800bc44 <_malloc_r>
 800c936:	b948      	cbnz	r0, 800c94c <__smakebuf_r+0x44>
 800c938:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c93c:	059a      	lsls	r2, r3, #22
 800c93e:	d4ef      	bmi.n	800c920 <__smakebuf_r+0x18>
 800c940:	f023 0303 	bic.w	r3, r3, #3
 800c944:	f043 0302 	orr.w	r3, r3, #2
 800c948:	81a3      	strh	r3, [r4, #12]
 800c94a:	e7e3      	b.n	800c914 <__smakebuf_r+0xc>
 800c94c:	4b0d      	ldr	r3, [pc, #52]	; (800c984 <__smakebuf_r+0x7c>)
 800c94e:	62b3      	str	r3, [r6, #40]	; 0x28
 800c950:	89a3      	ldrh	r3, [r4, #12]
 800c952:	6020      	str	r0, [r4, #0]
 800c954:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c958:	81a3      	strh	r3, [r4, #12]
 800c95a:	9b00      	ldr	r3, [sp, #0]
 800c95c:	6163      	str	r3, [r4, #20]
 800c95e:	9b01      	ldr	r3, [sp, #4]
 800c960:	6120      	str	r0, [r4, #16]
 800c962:	b15b      	cbz	r3, 800c97c <__smakebuf_r+0x74>
 800c964:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c968:	4630      	mov	r0, r6
 800c96a:	f000 f8d1 	bl	800cb10 <_isatty_r>
 800c96e:	b128      	cbz	r0, 800c97c <__smakebuf_r+0x74>
 800c970:	89a3      	ldrh	r3, [r4, #12]
 800c972:	f023 0303 	bic.w	r3, r3, #3
 800c976:	f043 0301 	orr.w	r3, r3, #1
 800c97a:	81a3      	strh	r3, [r4, #12]
 800c97c:	89a0      	ldrh	r0, [r4, #12]
 800c97e:	4305      	orrs	r5, r0
 800c980:	81a5      	strh	r5, [r4, #12]
 800c982:	e7cd      	b.n	800c920 <__smakebuf_r+0x18>
 800c984:	0800c719 	.word	0x0800c719

0800c988 <_malloc_usable_size_r>:
 800c988:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c98c:	1f18      	subs	r0, r3, #4
 800c98e:	2b00      	cmp	r3, #0
 800c990:	bfbc      	itt	lt
 800c992:	580b      	ldrlt	r3, [r1, r0]
 800c994:	18c0      	addlt	r0, r0, r3
 800c996:	4770      	bx	lr

0800c998 <_raise_r>:
 800c998:	291f      	cmp	r1, #31
 800c99a:	b538      	push	{r3, r4, r5, lr}
 800c99c:	4604      	mov	r4, r0
 800c99e:	460d      	mov	r5, r1
 800c9a0:	d904      	bls.n	800c9ac <_raise_r+0x14>
 800c9a2:	2316      	movs	r3, #22
 800c9a4:	6003      	str	r3, [r0, #0]
 800c9a6:	f04f 30ff 	mov.w	r0, #4294967295
 800c9aa:	bd38      	pop	{r3, r4, r5, pc}
 800c9ac:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800c9ae:	b112      	cbz	r2, 800c9b6 <_raise_r+0x1e>
 800c9b0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c9b4:	b94b      	cbnz	r3, 800c9ca <_raise_r+0x32>
 800c9b6:	4620      	mov	r0, r4
 800c9b8:	f000 f830 	bl	800ca1c <_getpid_r>
 800c9bc:	462a      	mov	r2, r5
 800c9be:	4601      	mov	r1, r0
 800c9c0:	4620      	mov	r0, r4
 800c9c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c9c6:	f000 b817 	b.w	800c9f8 <_kill_r>
 800c9ca:	2b01      	cmp	r3, #1
 800c9cc:	d00a      	beq.n	800c9e4 <_raise_r+0x4c>
 800c9ce:	1c59      	adds	r1, r3, #1
 800c9d0:	d103      	bne.n	800c9da <_raise_r+0x42>
 800c9d2:	2316      	movs	r3, #22
 800c9d4:	6003      	str	r3, [r0, #0]
 800c9d6:	2001      	movs	r0, #1
 800c9d8:	e7e7      	b.n	800c9aa <_raise_r+0x12>
 800c9da:	2400      	movs	r4, #0
 800c9dc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c9e0:	4628      	mov	r0, r5
 800c9e2:	4798      	blx	r3
 800c9e4:	2000      	movs	r0, #0
 800c9e6:	e7e0      	b.n	800c9aa <_raise_r+0x12>

0800c9e8 <raise>:
 800c9e8:	4b02      	ldr	r3, [pc, #8]	; (800c9f4 <raise+0xc>)
 800c9ea:	4601      	mov	r1, r0
 800c9ec:	6818      	ldr	r0, [r3, #0]
 800c9ee:	f7ff bfd3 	b.w	800c998 <_raise_r>
 800c9f2:	bf00      	nop
 800c9f4:	200000b4 	.word	0x200000b4

0800c9f8 <_kill_r>:
 800c9f8:	b538      	push	{r3, r4, r5, lr}
 800c9fa:	4d07      	ldr	r5, [pc, #28]	; (800ca18 <_kill_r+0x20>)
 800c9fc:	2300      	movs	r3, #0
 800c9fe:	4604      	mov	r4, r0
 800ca00:	4608      	mov	r0, r1
 800ca02:	4611      	mov	r1, r2
 800ca04:	602b      	str	r3, [r5, #0]
 800ca06:	f7f6 ff91 	bl	800392c <_kill>
 800ca0a:	1c43      	adds	r3, r0, #1
 800ca0c:	d102      	bne.n	800ca14 <_kill_r+0x1c>
 800ca0e:	682b      	ldr	r3, [r5, #0]
 800ca10:	b103      	cbz	r3, 800ca14 <_kill_r+0x1c>
 800ca12:	6023      	str	r3, [r4, #0]
 800ca14:	bd38      	pop	{r3, r4, r5, pc}
 800ca16:	bf00      	nop
 800ca18:	20000738 	.word	0x20000738

0800ca1c <_getpid_r>:
 800ca1c:	f7f6 bf7e 	b.w	800391c <_getpid>

0800ca20 <__sread>:
 800ca20:	b510      	push	{r4, lr}
 800ca22:	460c      	mov	r4, r1
 800ca24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ca28:	f000 f894 	bl	800cb54 <_read_r>
 800ca2c:	2800      	cmp	r0, #0
 800ca2e:	bfab      	itete	ge
 800ca30:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800ca32:	89a3      	ldrhlt	r3, [r4, #12]
 800ca34:	181b      	addge	r3, r3, r0
 800ca36:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800ca3a:	bfac      	ite	ge
 800ca3c:	6563      	strge	r3, [r4, #84]	; 0x54
 800ca3e:	81a3      	strhlt	r3, [r4, #12]
 800ca40:	bd10      	pop	{r4, pc}

0800ca42 <__swrite>:
 800ca42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ca46:	461f      	mov	r7, r3
 800ca48:	898b      	ldrh	r3, [r1, #12]
 800ca4a:	05db      	lsls	r3, r3, #23
 800ca4c:	4605      	mov	r5, r0
 800ca4e:	460c      	mov	r4, r1
 800ca50:	4616      	mov	r6, r2
 800ca52:	d505      	bpl.n	800ca60 <__swrite+0x1e>
 800ca54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ca58:	2302      	movs	r3, #2
 800ca5a:	2200      	movs	r2, #0
 800ca5c:	f000 f868 	bl	800cb30 <_lseek_r>
 800ca60:	89a3      	ldrh	r3, [r4, #12]
 800ca62:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ca66:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ca6a:	81a3      	strh	r3, [r4, #12]
 800ca6c:	4632      	mov	r2, r6
 800ca6e:	463b      	mov	r3, r7
 800ca70:	4628      	mov	r0, r5
 800ca72:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ca76:	f000 b817 	b.w	800caa8 <_write_r>

0800ca7a <__sseek>:
 800ca7a:	b510      	push	{r4, lr}
 800ca7c:	460c      	mov	r4, r1
 800ca7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ca82:	f000 f855 	bl	800cb30 <_lseek_r>
 800ca86:	1c43      	adds	r3, r0, #1
 800ca88:	89a3      	ldrh	r3, [r4, #12]
 800ca8a:	bf15      	itete	ne
 800ca8c:	6560      	strne	r0, [r4, #84]	; 0x54
 800ca8e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ca92:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ca96:	81a3      	strheq	r3, [r4, #12]
 800ca98:	bf18      	it	ne
 800ca9a:	81a3      	strhne	r3, [r4, #12]
 800ca9c:	bd10      	pop	{r4, pc}

0800ca9e <__sclose>:
 800ca9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800caa2:	f000 b813 	b.w	800cacc <_close_r>
	...

0800caa8 <_write_r>:
 800caa8:	b538      	push	{r3, r4, r5, lr}
 800caaa:	4d07      	ldr	r5, [pc, #28]	; (800cac8 <_write_r+0x20>)
 800caac:	4604      	mov	r4, r0
 800caae:	4608      	mov	r0, r1
 800cab0:	4611      	mov	r1, r2
 800cab2:	2200      	movs	r2, #0
 800cab4:	602a      	str	r2, [r5, #0]
 800cab6:	461a      	mov	r2, r3
 800cab8:	f7f6 ff6f 	bl	800399a <_write>
 800cabc:	1c43      	adds	r3, r0, #1
 800cabe:	d102      	bne.n	800cac6 <_write_r+0x1e>
 800cac0:	682b      	ldr	r3, [r5, #0]
 800cac2:	b103      	cbz	r3, 800cac6 <_write_r+0x1e>
 800cac4:	6023      	str	r3, [r4, #0]
 800cac6:	bd38      	pop	{r3, r4, r5, pc}
 800cac8:	20000738 	.word	0x20000738

0800cacc <_close_r>:
 800cacc:	b538      	push	{r3, r4, r5, lr}
 800cace:	4d06      	ldr	r5, [pc, #24]	; (800cae8 <_close_r+0x1c>)
 800cad0:	2300      	movs	r3, #0
 800cad2:	4604      	mov	r4, r0
 800cad4:	4608      	mov	r0, r1
 800cad6:	602b      	str	r3, [r5, #0]
 800cad8:	f7f6 ff7b 	bl	80039d2 <_close>
 800cadc:	1c43      	adds	r3, r0, #1
 800cade:	d102      	bne.n	800cae6 <_close_r+0x1a>
 800cae0:	682b      	ldr	r3, [r5, #0]
 800cae2:	b103      	cbz	r3, 800cae6 <_close_r+0x1a>
 800cae4:	6023      	str	r3, [r4, #0]
 800cae6:	bd38      	pop	{r3, r4, r5, pc}
 800cae8:	20000738 	.word	0x20000738

0800caec <_fstat_r>:
 800caec:	b538      	push	{r3, r4, r5, lr}
 800caee:	4d07      	ldr	r5, [pc, #28]	; (800cb0c <_fstat_r+0x20>)
 800caf0:	2300      	movs	r3, #0
 800caf2:	4604      	mov	r4, r0
 800caf4:	4608      	mov	r0, r1
 800caf6:	4611      	mov	r1, r2
 800caf8:	602b      	str	r3, [r5, #0]
 800cafa:	f7f6 ff76 	bl	80039ea <_fstat>
 800cafe:	1c43      	adds	r3, r0, #1
 800cb00:	d102      	bne.n	800cb08 <_fstat_r+0x1c>
 800cb02:	682b      	ldr	r3, [r5, #0]
 800cb04:	b103      	cbz	r3, 800cb08 <_fstat_r+0x1c>
 800cb06:	6023      	str	r3, [r4, #0]
 800cb08:	bd38      	pop	{r3, r4, r5, pc}
 800cb0a:	bf00      	nop
 800cb0c:	20000738 	.word	0x20000738

0800cb10 <_isatty_r>:
 800cb10:	b538      	push	{r3, r4, r5, lr}
 800cb12:	4d06      	ldr	r5, [pc, #24]	; (800cb2c <_isatty_r+0x1c>)
 800cb14:	2300      	movs	r3, #0
 800cb16:	4604      	mov	r4, r0
 800cb18:	4608      	mov	r0, r1
 800cb1a:	602b      	str	r3, [r5, #0]
 800cb1c:	f7f6 ff75 	bl	8003a0a <_isatty>
 800cb20:	1c43      	adds	r3, r0, #1
 800cb22:	d102      	bne.n	800cb2a <_isatty_r+0x1a>
 800cb24:	682b      	ldr	r3, [r5, #0]
 800cb26:	b103      	cbz	r3, 800cb2a <_isatty_r+0x1a>
 800cb28:	6023      	str	r3, [r4, #0]
 800cb2a:	bd38      	pop	{r3, r4, r5, pc}
 800cb2c:	20000738 	.word	0x20000738

0800cb30 <_lseek_r>:
 800cb30:	b538      	push	{r3, r4, r5, lr}
 800cb32:	4d07      	ldr	r5, [pc, #28]	; (800cb50 <_lseek_r+0x20>)
 800cb34:	4604      	mov	r4, r0
 800cb36:	4608      	mov	r0, r1
 800cb38:	4611      	mov	r1, r2
 800cb3a:	2200      	movs	r2, #0
 800cb3c:	602a      	str	r2, [r5, #0]
 800cb3e:	461a      	mov	r2, r3
 800cb40:	f7f6 ff6e 	bl	8003a20 <_lseek>
 800cb44:	1c43      	adds	r3, r0, #1
 800cb46:	d102      	bne.n	800cb4e <_lseek_r+0x1e>
 800cb48:	682b      	ldr	r3, [r5, #0]
 800cb4a:	b103      	cbz	r3, 800cb4e <_lseek_r+0x1e>
 800cb4c:	6023      	str	r3, [r4, #0]
 800cb4e:	bd38      	pop	{r3, r4, r5, pc}
 800cb50:	20000738 	.word	0x20000738

0800cb54 <_read_r>:
 800cb54:	b538      	push	{r3, r4, r5, lr}
 800cb56:	4d07      	ldr	r5, [pc, #28]	; (800cb74 <_read_r+0x20>)
 800cb58:	4604      	mov	r4, r0
 800cb5a:	4608      	mov	r0, r1
 800cb5c:	4611      	mov	r1, r2
 800cb5e:	2200      	movs	r2, #0
 800cb60:	602a      	str	r2, [r5, #0]
 800cb62:	461a      	mov	r2, r3
 800cb64:	f7f6 fefc 	bl	8003960 <_read>
 800cb68:	1c43      	adds	r3, r0, #1
 800cb6a:	d102      	bne.n	800cb72 <_read_r+0x1e>
 800cb6c:	682b      	ldr	r3, [r5, #0]
 800cb6e:	b103      	cbz	r3, 800cb72 <_read_r+0x1e>
 800cb70:	6023      	str	r3, [r4, #0]
 800cb72:	bd38      	pop	{r3, r4, r5, pc}
 800cb74:	20000738 	.word	0x20000738

0800cb78 <_init>:
 800cb78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb7a:	bf00      	nop
 800cb7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cb7e:	bc08      	pop	{r3}
 800cb80:	469e      	mov	lr, r3
 800cb82:	4770      	bx	lr

0800cb84 <_fini>:
 800cb84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb86:	bf00      	nop
 800cb88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cb8a:	bc08      	pop	{r3}
 800cb8c:	469e      	mov	lr, r3
 800cb8e:	4770      	bx	lr
