Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top"
Output Format                      : NGC
Target Device                      : CoolRunner2 CPLDs

---- Source Options
Top Module Name                    : Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
Mux Extraction                     : Yes
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Verilog 2001                       : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/projekty_de/hc-sr04/clock_enable.vhd" in Library work.
Architecture behavioral of Entity clock_enable is up to date.
Compiling vhdl file "F:/projekty_de/hc-sr04/hex_to_7seg.vhd" in Library work.
Architecture behavioral of Entity hex_to_7seg is up to date.
Compiling vhdl file "F:/projekty_de/hc-sr04/hc_sr04.vhd" in Library work.
Architecture behavioral of Entity hc_sr04 is up to date.
Compiling vhdl file "F:/projekty_de/hc-sr04/binary_2bcd.vhd" in Library work.
Entity <binary_2bcd> compiled.
Entity <binary_2bcd> (Architecture <behavioral>) compiled.
Compiling vhdl file "F:/projekty_de/hc-sr04/driver_7seg.vhd" in Library work.
Architecture behavioral of Entity driver_7seg is up to date.
Compiling vhdl file "F:/projekty_de/hc-sr04/Top.vhd" in Library work.
Architecture behavioral of Entity top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Top> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <hc_sr04> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <binary_2bcd> in library <work> (architecture <Behavioral>) with generics.
	NBITS = 12
	NBITSBCD = 16

Analyzing hierarchy for entity <driver_7seg> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <clock_enable> in library <work> (architecture <Behavioral>) with generics.
	g_NPERIOD = "0000000000000001"

Analyzing hierarchy for entity <clock_enable> in library <work> (architecture <Behavioral>) with generics.
	g_NPERIOD = "0000000000101000"

Analyzing hierarchy for entity <hex_to_7seg> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Top> in library <work> (Architecture <behavioral>).
Entity <Top> analyzed. Unit <Top> generated.

Analyzing Entity <hc_sr04> in library <work> (Architecture <Behavioral>).
Entity <hc_sr04> analyzed. Unit <hc_sr04> generated.

Analyzing generic Entity <clock_enable.1> in library <work> (Architecture <Behavioral>).
	g_NPERIOD = "0000000000000001"
INFO:Xst:2679 - Register <s_cnt> in unit <clock_enable.1> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
Entity <clock_enable.1> analyzed. Unit <clock_enable.1> generated.

Analyzing generic Entity <binary_2bcd> in library <work> (Architecture <Behavioral>).
	NBITS = 12
	NBITSBCD = 16
INFO:Xst:2679 - Register <z<27>> in unit <binary_2bcd> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <binary_2bcd> analyzed. Unit <binary_2bcd> generated.

Analyzing Entity <driver_7seg> in library <work> (Architecture <Behavioral>).
Entity <driver_7seg> analyzed. Unit <driver_7seg> generated.

Analyzing generic Entity <clock_enable.2> in library <work> (Architecture <Behavioral>).
	g_NPERIOD = "0000000000101000"
Entity <clock_enable.2> analyzed. Unit <clock_enable.2> generated.

Analyzing Entity <hex_to_7seg> in library <work> (Architecture <Behavioral>).
Entity <hex_to_7seg> analyzed. Unit <hex_to_7seg> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <binary_2bcd>.
    Related source file is "F:/projekty_de/hc-sr04/binary_2bcd.vhd".
WARNING:Xst:1780 - Signal <z<11:0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 15-bit register for signal <z<26:12>>.
    Found 4-bit comparator greater for signal <z_15$cmp_gt0000> created at line 68.
    Found 4-bit comparator greater for signal <z_15$cmp_gt0001> created at line 68.
    Found 4-bit comparator greater for signal <z_15$cmp_gt0002> created at line 68.
    Found 4-bit comparator greater for signal <z_15$cmp_gt0003> created at line 68.
    Found 4-bit comparator greater for signal <z_15$cmp_gt0004> created at line 68.
    Found 4-bit comparator greater for signal <z_15$cmp_gt0005> created at line 68.
    Found 4-bit comparator greater for signal <z_15$cmp_gt0006> created at line 68.
    Found 4-bit comparator greater for signal <z_15$cmp_gt0007> created at line 68.
    Found 4-bit adder for signal <z_15_12$add0000> created at line 69.
    Found 4-bit adder for signal <z_15_12$add0001> created at line 69.
    Found 4-bit adder for signal <z_15_12$add0002> created at line 69.
    Found 4-bit adder for signal <z_15_12$add0003> created at line 69.
    Found 4-bit adder for signal <z_15_12$add0004> created at line 69.
    Found 4-bit adder for signal <z_15_12$add0005> created at line 69.
    Found 4-bit adder for signal <z_15_12$add0006> created at line 69.
    Found 4-bit adder for signal <z_15_12$add0007> created at line 69.
    Found 4-bit adder for signal <z_15_12$add0008> created at line 69.
    Found 4-bit comparator greater for signal <z_16$cmp_gt0000> created at line 68.
    Found 4-bit comparator greater for signal <z_17$cmp_gt0000> created at line 72.
    Found 4-bit comparator greater for signal <z_19$cmp_gt0000> created at line 72.
    Found 4-bit comparator greater for signal <z_19$cmp_gt0001> created at line 72.
    Found 4-bit comparator greater for signal <z_19$cmp_gt0002> created at line 72.
    Found 4-bit comparator greater for signal <z_19$cmp_gt0003> created at line 72.
    Found 4-bit comparator greater for signal <z_19$cmp_gt0004> created at line 72.
    Found 4-bit adder for signal <z_19_16$add0000> created at line 73.
    Found 4-bit adder for signal <z_19_16$add0001> created at line 73.
    Found 4-bit adder for signal <z_19_16$add0002> created at line 73.
    Found 4-bit adder for signal <z_19_16$add0003> created at line 73.
    Found 4-bit adder for signal <z_19_16$add0004> created at line 73.
    Found 4-bit adder for signal <z_19_16$add0005> created at line 73.
    Found 4-bit comparator greater for signal <z_21$cmp_gt0000> created at line 76.
    Found 4-bit comparator greater for signal <z_22$cmp_gt0000> created at line 76.
    Found 4-bit comparator greater for signal <z_22$cmp_gt0001> created at line 76.
    Found 4-bit adder for signal <z_23_20$add0000> created at line 77.
    Found 4-bit adder for signal <z_23_20$add0001> created at line 77.
    Found 4-bit adder for signal <z_23_20$add0002> created at line 77.
    Summary:
	inferred  15 D-type flip-flop(s).
	inferred  18 Adder/Subtractor(s).
	inferred  18 Comparator(s).
Unit <binary_2bcd> synthesized.


Synthesizing Unit <clock_enable_1>.
    Related source file is "F:/projekty_de/hc-sr04/clock_enable.vhd".
WARNING:Xst:646 - Signal <s_cnt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <clock_enable_o>.
Unit <clock_enable_1> synthesized.


Synthesizing Unit <clock_enable_2>.
    Related source file is "F:/projekty_de/hc-sr04/clock_enable.vhd".
    Found 1-bit register for signal <clock_enable_o>.
    Found 16-bit comparator less for signal <clock_enable_o$cmp_lt0000> created at line 49.
    Found 16-bit up counter for signal <s_cnt>.
    Found 16-bit comparator greatequal for signal <s_cnt$cmp_ge0000> created at line 49.
    Summary:
	inferred   1 Counter(s).
	inferred   2 Comparator(s).
Unit <clock_enable_2> synthesized.


Synthesizing Unit <hex_to_7seg>.
    Related source file is "F:/projekty_de/hc-sr04/hex_to_7seg.vhd".
    Found 16x7-bit ROM for signal <seg_o>.
    Summary:
	inferred   1 ROM(s).
Unit <hex_to_7seg> synthesized.


Synthesizing Unit <hc_sr04>.
    Related source file is "F:/projekty_de/hc-sr04/hc_sr04.vhd".
WARNING:Xst:646 - Signal <result<30:28>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <result<15:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <s_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 8                                              |
    | Clock              | clk_i                     (rising_edge)        |
    | Clock enable       | s_en                      (positive)           |
    | Reset              | srst_n_i                  (negative)           |
    | Reset type         | synchronous                                    |
    | Reset State        | trigger                                        |
    | Power Up State     | trigger                                        |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 12-bit register for signal <dstnc_o>.
    Found 1-bit register for signal <trig_o>.
    Found 31-bit register for signal <result>.
    Found 15x16-bit multiplier for signal <result$mult0000> created at line 113.
    Found 15-bit register for signal <s_cnt>.
    Found 15-bit adder for signal <s_cnt$addsub0000>.
    Found 16-bit up counter for signal <s_cntMax>.
    Found 4-bit up counter for signal <s_cntTrig>.
    Found 4-bit comparator greatequal for signal <s_cntTrig$cmp_ge0000> created at line 83.
    Found 4-bit comparator less for signal <s_state$cmp_lt0000> created at line 83.
    Found 16-bit comparator less for signal <s_state$cmp_lt0001> created at line 96.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred   3 Comparator(s).
Unit <hc_sr04> synthesized.


Synthesizing Unit <driver_7seg>.
    Related source file is "F:/projekty_de/hc-sr04/driver_7seg.vhd".
    Found 4x1-bit ROM for signal <dp_o>.
    Found 1-of-4 decoder for signal <dig_o>.
    Found 2-bit up counter for signal <s_cnt>.
    Found 4-bit 4-to-1 multiplexer for signal <s_hex>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   1 Decoder(s).
Unit <driver_7seg> synthesized.


Synthesizing Unit <Top>.
    Related source file is "F:/projekty_de/hc-sr04/Top.vhd".
WARNING:Xst:1780 - Signal <s_en> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <Top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x7-bit ROM                                          : 1
 4x1-bit ROM                                           : 1
# Multipliers                                          : 1
 15x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 19
 15-bit adder                                          : 1
 4-bit adder                                           : 18
# Counters                                             : 4
 16-bit up counter                                     : 2
 2-bit up counter                                      : 1
 4-bit up counter                                      : 1
# Registers                                            : 21
 1-bit register                                        : 18
 12-bit register                                       : 1
 15-bit register                                       : 1
 31-bit register                                       : 1
# Comparators                                          : 23
 16-bit comparator greatequal                          : 1
 16-bit comparator less                                : 2
 4-bit comparator greatequal                           : 1
 4-bit comparator greater                              : 18
 4-bit comparator less                                 : 1
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <HC_SR04/s_state/FSM> on signal <s_state[1:5]> with one-hot encoding.
---------------------
 State   | Encoding
---------------------
 trigger | 00001
 pulse   | 00010
 echo    | 00100
 calc    | 01000
 reset   | 10000
---------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 2
 16x7-bit ROM                                          : 1
 4x1-bit ROM                                           : 1
# Multipliers                                          : 1
 15x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 19
 15-bit adder                                          : 1
 4-bit adder                                           : 18
# Counters                                             : 4
 16-bit up counter                                     : 2
 2-bit up counter                                      : 1
 4-bit up counter                                      : 1
# Registers                                            : 16
 Flip-Flops                                            : 16
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <result_0> of sequential type is unconnected in block <hc_sr04>.
WARNING:Xst:2677 - Node <result_1> of sequential type is unconnected in block <hc_sr04>.
WARNING:Xst:2677 - Node <result_2> of sequential type is unconnected in block <hc_sr04>.
WARNING:Xst:2677 - Node <result_3> of sequential type is unconnected in block <hc_sr04>.
WARNING:Xst:2677 - Node <result_4> of sequential type is unconnected in block <hc_sr04>.
WARNING:Xst:2677 - Node <result_5> of sequential type is unconnected in block <hc_sr04>.
WARNING:Xst:2677 - Node <result_6> of sequential type is unconnected in block <hc_sr04>.
WARNING:Xst:2677 - Node <result_7> of sequential type is unconnected in block <hc_sr04>.
WARNING:Xst:2677 - Node <result_8> of sequential type is unconnected in block <hc_sr04>.
WARNING:Xst:2677 - Node <result_9> of sequential type is unconnected in block <hc_sr04>.
WARNING:Xst:2677 - Node <result_10> of sequential type is unconnected in block <hc_sr04>.
WARNING:Xst:2677 - Node <result_11> of sequential type is unconnected in block <hc_sr04>.
WARNING:Xst:2677 - Node <result_12> of sequential type is unconnected in block <hc_sr04>.
WARNING:Xst:2677 - Node <result_13> of sequential type is unconnected in block <hc_sr04>.
WARNING:Xst:2677 - Node <result_14> of sequential type is unconnected in block <hc_sr04>.
WARNING:Xst:2677 - Node <result_15> of sequential type is unconnected in block <hc_sr04>.
WARNING:Xst:2677 - Node <result_28> of sequential type is unconnected in block <hc_sr04>.
WARNING:Xst:2677 - Node <result_29> of sequential type is unconnected in block <hc_sr04>.
WARNING:Xst:2677 - Node <result_30> of sequential type is unconnected in block <hc_sr04>.

Optimizing unit <Top> ...

Optimizing unit <clock_enable_1> ...

Optimizing unit <hex_to_7seg> ...

Optimizing unit <binary_2bcd> ...

Optimizing unit <clock_enable_2> ...
  implementation constraint: INIT=r	 : s_cnt_15
  implementation constraint: INIT=r	 : s_cnt_0
  implementation constraint: INIT=r	 : s_cnt_1
  implementation constraint: INIT=r	 : s_cnt_2
  implementation constraint: INIT=r	 : s_cnt_3
  implementation constraint: INIT=r	 : s_cnt_4
  implementation constraint: INIT=r	 : s_cnt_5
  implementation constraint: INIT=r	 : s_cnt_6
  implementation constraint: INIT=r	 : s_cnt_7
  implementation constraint: INIT=r	 : s_cnt_8
  implementation constraint: INIT=r	 : s_cnt_9
  implementation constraint: INIT=r	 : s_cnt_10
  implementation constraint: INIT=r	 : s_cnt_11
  implementation constraint: INIT=r	 : s_cnt_12
  implementation constraint: INIT=r	 : s_cnt_13
  implementation constraint: INIT=r	 : s_cnt_14

Optimizing unit <hc_sr04> ...
  implementation constraint: INIT=r	 : s_cntMax_4
  implementation constraint: INIT=r	 : s_cnt_0
  implementation constraint: INIT=r	 : dstnc_o_11
  implementation constraint: INIT=r	 : s_cntMax_5
  implementation constraint: INIT=r	 : trig_o
  implementation constraint: INIT=r	 : s_cntMax_14
  implementation constraint: INIT=r	 : s_cntMax_3
  implementation constraint: INIT=r	 : s_cntTrig_2
  implementation constraint: INIT=r	 : s_cntMax_1
  implementation constraint: INIT=r	 : s_cntTrig_1
  implementation constraint: INIT=r	 : s_cntTrig_0
  implementation constraint: INIT=r	 : s_cntMax_13
  implementation constraint: INIT=r	 : s_cntTrig_3
  implementation constraint: INIT=r	 : result_16
  implementation constraint: INIT=r	 : result_17
  implementation constraint: INIT=r	 : result_18
  implementation constraint: INIT=r	 : result_19
  implementation constraint: INIT=r	 : result_20
  implementation constraint: INIT=r	 : result_21
  implementation constraint: INIT=r	 : result_22
  implementation constraint: INIT=r	 : result_23
  implementation constraint: INIT=r	 : result_24
  implementation constraint: INIT=r	 : result_25
  implementation constraint: INIT=r	 : result_26
  implementation constraint: INIT=r	 : result_27
  implementation constraint: INIT=r	 : dstnc_o_0
  implementation constraint: INIT=r	 : dstnc_o_1
  implementation constraint: INIT=r	 : dstnc_o_2
  implementation constraint: INIT=r	 : dstnc_o_3
  implementation constraint: INIT=r	 : dstnc_o_4
  implementation constraint: INIT=r	 : dstnc_o_5
  implementation constraint: INIT=r	 : dstnc_o_6
  implementation constraint: INIT=r	 : dstnc_o_7
  implementation constraint: INIT=r	 : dstnc_o_8
  implementation constraint: INIT=r	 : dstnc_o_9
  implementation constraint: INIT=r	 : dstnc_o_10
  implementation constraint: INIT=r	 : s_cnt_14
  implementation constraint: INIT=r	 : s_cntMax_8
  implementation constraint: INIT=r	 : s_cnt_13
  implementation constraint: INIT=r	 : s_cntMax_6
  implementation constraint: INIT=r	 : s_cnt_12
  implementation constraint: INIT=r	 : s_cnt_11
  implementation constraint: INIT=r	 : s_cntMax_7
  implementation constraint: INIT=r	 : s_cnt_10
  implementation constraint: INIT=r	 : s_cnt_9
  implementation constraint: INIT=r	 : s_cntMax_11
  implementation constraint: INIT=r	 : s_cnt_8
  implementation constraint: INIT=r	 : s_cntMax_2
  implementation constraint: INIT=r	 : s_cnt_7
  implementation constraint: INIT=r	 : s_cnt_6
  implementation constraint: INIT=r	 : s_cntMax_10
  implementation constraint: INIT=r	 : s_cnt_5
  implementation constraint: INIT=r	 : s_cnt_4
  implementation constraint: INIT=r	 : s_cnt_3
  implementation constraint: INIT=r	 : s_cntMax_9
  implementation constraint: INIT=r	 : s_cnt_2
  implementation constraint: INIT=r	 : s_cnt_1
  implementation constraint: INIT=s	 : s_state_FSM_FFd5
  implementation constraint: INIT=r	 : s_cntMax_12
  implementation constraint: INIT=r	 : s_state_FSM_FFd1
  implementation constraint: INIT=r	 : s_state_FSM_FFd2
  implementation constraint: INIT=r	 : s_state_FSM_FFd3
  implementation constraint: INIT=r	 : s_state_FSM_FFd4
  implementation constraint: INIT=r	 : s_cntMax_15
  implementation constraint: INIT=r	 : s_cntMax_0

Optimizing unit <driver_7seg> ...
  implementation constraint: INIT=r	 : s_cnt_0
  implementation constraint: INIT=r	 : s_cnt_1

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Top.ngr
Top Level Output File Name         : Top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Yes
Target Technology                  : CoolRunner2 CPLDs
Macro Preserve                     : YES
XOR Preserve                       : YES
Clock Enable                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 16

Cell Usage :
# BELS                             : 1591
#      AND2                        : 602
#      AND3                        : 13
#      AND4                        : 5
#      AND8                        : 2
#      GND                         : 3
#      INV                         : 364
#      OR2                         : 349
#      OR3                         : 7
#      XOR2                        : 246
# FlipFlops/Latches                : 100
#      FD                          : 23
#      FDCE                        : 77
# IO Buffers                       : 16
#      IBUF                        : 3
#      OBUF                        : 13
=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.47 secs
 
--> 

Total memory usage is 4537636 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   24 (   0 filtered)
Number of infos    :    3 (   0 filtered)

