clock name,max_freq(MHz),period(ns),property,uncertainty,get_pins,source,master
PLL_DDR_PHY,600,1.667,PIN_CREAT,0.1667,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_DDR,,
PLL_DDR_PHY_X4,600,1.667,PIN_CREAT,0.1667,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_DDR_X4,,
CLK_AUDIO,98.304,10.173,PIN_CREAT,1.0173,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_REF_AUDIO,,
CLK_PIX,600,1.667,PIN_CREAT,0.1667,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_PIX,,
CLK_DSP0_666M,666,1.502,PIN_CREAT,0.1502,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_DSP0_666M,,
CLK_DSP0_500M,500,2,PIN_CREAT,0.2,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_DSP0_500M,,
CLK_DSP0_400M,400,2.5,PIN_CREAT,0.25,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_DSP0_400M,,
CLK_DSP0_333M,333,3.004,PIN_CREAT,0.3004,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_DSP0_333M,,
CLK_DSP0_250M,250,4,PIN_CREAT,0.4,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_DSP0_250M,,
CLK_DSP0_200M,200,5,PIN_CREAT,0.5,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_DSP0_200M,,
CLK_DSP0_125M,125,8,PIN_CREAT,0.8,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_DSP0_125M,,
CLK_DSP0_100M,100,10,PIN_CREAT,1,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_DSP0_100M,,
CLK_DSP1_600M,600,1.667,PIN_CREAT,0.1667,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_DSP1_600M,,
CLK_DSP1_450M,450,2.223,PIN_CREAT,0.2223,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_DSP1_450M,,
CLK_DSP1_360M,360,2.778,PIN_CREAT,0.2778,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_DSP1_360M,,
CLK_DSP2_600M_VAR,600,1.667,PIN_CREAT,0.1667,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_DSP2_600M_VAR,,
CLK_EMMC,200,5,PIN_CREAT,0.5,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_EMMC,,
CLK_EMMC_DRV,200,5,PIN_CREAT,0.5,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_EMMC_DRV,,
CLK_EMMC_SAMPLE,200,5,PIN_CREAT,0.5,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_EMMC_SAMPLE,,
CLK_SDC,200,5,PIN_CREAT,0.5,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_SDC,,
CLK_SDC_DRV,200,5,PIN_CREAT,0.5,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_SDC_DRV,,
CLK_SDC_SAMPLE,200,5,PIN_CREAT,0.5,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_SDC_SAMPLE,,
CLK_PCIE_100M,100,10,PIN_CREAT,1,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_PCIE_100M,,
CLK_ADCPLL_300M,300,3.334,PIN_CREAT,0.3334,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_ADCPLL_300M,,
CLK_ADCPLL_150M,150,6.667,PIN_CREAT,0.6667,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_ADCPLL_150M,,
CLK_ADCPLL_60M,60,16.667,PIN_CREAT,1.6667,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_ADCPLL_60M,,
CLK_ADCPLL_50M,50,20,PIN_CREAT,2,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_ADCPLL_50M,,
CLK_ADCPLL_25M,25,40,PIN_CREAT,4,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_ADCPLL_25M,,
CLK_ADCPLL_24M,24,41.667,PIN_CREAT,4.1667,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_ADCPLL_24M,,
CLK_ADCPLL_12M,12,83.334,PIN_CREAT,8.3334,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_ADCPLL_12M,,
CLK_OSC_32K,0.032,31250,PIN_CREAT,3125,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_OSC_32K,,
CLK_OSC_20M,20,50,PIN_CREAT,5,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_OSC_20M,,
CLK_CFG_250,250,4,PIN_GEN,0.4,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_cgu_wrap/u_sirius_cgu/u_CLK_CFG_250/u_X/X,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_DSP0_250M,CLK_DSP0_250M
CLK_CFG_150_G0,150,6.667,PIN_GEN,0.6667,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_cgu_wrap/u_sirius_cgu/u_CLK_CFG_150_G0/u_X/X,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_ADCPLL_150M,CLK_ADCPLL_150M
CLK_CFG_150_G1,150,6.667,PIN_GEN,0.6667,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_cgu_wrap/u_sirius_cgu/u_CLK_CFG_150_G1/u_X/X,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_ADCPLL_150M,CLK_ADCPLL_150M
CLK_CFG_150_G2,150,6.667,PIN_GEN,0.6667,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_cgu_wrap/u_sirius_cgu/u_CLK_CFG_150_G2/u_X/X,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_ADCPLL_150M,CLK_ADCPLL_150M
CLK_CFG_150_G3,150,6.667,PIN_GEN,0.6667,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_cgu_wrap/u_sirius_cgu/u_CLK_CFG_150_G3/u_X/X,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_ADCPLL_150M,CLK_ADCPLL_150M
CLK_CFG_125,100,10,PIN_GEN,1,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_cgu_wrap/u_sirius_cgu/u_CLK_CFG_125/u_X/X,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_DSP0_125M,CLK_DSP0_125M
CLK_CFG_100,100,10,PIN_GEN,1,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_cgu_wrap/u_sirius_cgu/u_CLK_CFG_100/u_X/X,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_DSP0_100M,CLK_DSP0_100M
CLK_CFG_20,20,50,PIN_GEN,5,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_cgu_wrap/u_sirius_cgu/u_CLK_CFG_20/u_X/X,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_OSC_20M,CLK_OSC_20M
CLK_AXI_500_G0,500,2,PIN_GEN,0.2,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_cgu_wrap/u_sirius_cgu/u_CLK_AXI_500_G0/u_X/X,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_DSP0_500M,CLK_DSP0_500M
CLK_AXI_500_G1,500,2,PIN_GEN,0.2,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_cgu_wrap/u_sirius_cgu/u_CLK_AXI_500_G1/u_X/X,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_DSP0_500M,CLK_DSP0_500M
CLK_AXI_500_G2,500,2,PIN_GEN,0.2,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_cgu_wrap/u_sirius_cgu/u_CLK_AXI_500_G2/u_X/X,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_DSP0_500M,CLK_DSP0_500M
CLK_AXI_500_G3,500,2,PIN_GEN,0.2,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_cgu_wrap/u_sirius_cgu/u_CLK_AXI_500_G3/u_X/X,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_DSP0_500M,CLK_DSP0_500M
CLK_AXI_500_G4,500,2,PIN_GEN,0.2,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_cgu_wrap/u_sirius_cgu/u_CLK_AXI_500_G4/u_X/X,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_DSP0_500M,CLK_DSP0_500M
CLK_NOC_CORE,600,1.667,PIN_GEN,0.1667,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_cgu_wrap/u_sirius_cgu/u_NOC_CORE/u_X/X,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_DSP1_600M,CLK_DSP1_600M
CLK_NOC_M7_AHB,300,3.334,PIN_GEN,0.3334,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_cgu_wrap/u_sirius_cgu/u_CLK_NOC_M7_AHB/u_X/X,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_ADCPLL_300M,CLK_ADCPLL_300M
CLK_NOC_M7_CORE,500,2,PIN_GEN,0.2,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_cgu_wrap/u_sirius_cgu/u_CLK_NOC_M7_CORE/u_X/X,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_DSP0_500M,CLK_DSP0_500M
CLK_M7_FLASH,200,5,PIN_GEN,0.5,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_cgu_wrap/u_sirius_cgu/u_CLK_M7_FLASH/u_Q/Q,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_DSP0_200M,CLK_DSP0_200M
CLK_NOC_BB,200,5,PIN_GEN,0.5,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_cgu_wrap/u_sirius_cgu/u_CLK_NOC_BB/u_X/X,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_DSP0_200M,CLK_DSP0_200M
CLK_NOC_ISP,666,1.502,PIN_GEN,0.1502,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_cgu_wrap/u_sirius_cgu/u_CLK_NOC_ISP/u_X/X,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_DSP0_666M,CLK_DSP0_666M
CLK_SD_200,200,5,PIN_GEN,0.5,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_cgu_wrap/u_sirius_cgu/u_CLK_SD_200/u_Q/Q,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_SDC,CLK_SDC
CLK_SD_CKIN_DRV,200,5,PIN_GEN,0.5,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_cgu_wrap/u_sirius_cgu/u_CLK_CKIN_DRV/u_Q/Q,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_SDC_DRV,CLK_SDC_DRV
CLK_SD_CKIN_SAMPLE,200,5,PIN_GEN,0.5,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_cgu_wrap/u_sirius_cgu/u_CLK_CKIN_SAMPLE/u_Q/Q,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_SDC_SAMPLE,CLK_SDC_SAMPLE
CLK_BB_LDPC,300,3.334,PIN_GEN,0.3334,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_cgu_wrap/u_sirius_cgu/u_CLK_BB_LDPC/u_Q/Q,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_ADCPLL_300M,CLK_ADCPLL_300M
CLK_DMAC_CORE_CEVA,600,1.667,PIN_GEN,0.1667,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_cgu_wrap/u_sirius_cgu/u_CLK_DMAC_CORE_CEVA/u_Q/Q,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_DSP1_600M,CLK_DSP1_600M
CLK_DMAC_CORE_TOP,600,1.667,PIN_GEN,0.1667,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_cgu_wrap/u_sirius_cgu/u_CLK_DMAC_CORE_TOP/u_Q/Q,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_DSP1_600M,CLK_DSP1_600M
CLK_EMMC_PAD,200,5,PIN_GEN,0.5,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_cgu_wrap/u_sirius_cgu/u_CLK_EMMC_PAD_0/u_Q/Q,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_EMMC,CLK_EMMC
CLK_EMMC_DRV,200,5,PIN_GEN,0.5,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_cgu_wrap/u_sirius_cgu/u_CLK_EMMC_PAD_1/u_Q/Q,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_EMMC_DRV,CLK_EMMC_DRV
CLK_EMMC_SAMPLE,200,5,PIN_GEN,0.5,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_cgu_wrap/u_sirius_cgu/u_CLK_EMMC_PAD_2/u_Q/Q,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_EMMC_SAMPLE,CLK_EMMC_SAMPLE
CLK_CORE_DDR,600,1.667,PIN_GEN,0.1667,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_cgu_wrap/u_sirius_cgu/u_CLK_CORE_DDR/u_Q/Q,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_DDR,CLK_DDR
CLK_PHY_DDR_BYP,600,1.667,PIN_GEN,0.1667,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_cgu_wrap/u_sirius_cgu/u_CLK_PHY_DDR_BYP/u_Q/Q,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_DDR_X4,CLK_DDR_X4
CLK_BPU_HEVC,600,1.667,PIN_GEN,0.1667,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_cgu_wrap/u_sirius_cgu/u_CLK_BPU_HEVC/u_Q/Q,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_DSP2_600M_VAR,CLK_DSP2_600M_VAR
CLK_CORE_DISP,600,1.667,PIN_GEN,0.1667,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_cgu_wrap/u_sirius_cgu/u_CLK_CORE_DISP/u_Q/Q,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_DSP1_600M,CLK_DSP1_600M
CLK_PIXEL_DISP,600,1.667,PIN_GEN,0.1667,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_cgu_wrap/u_sirius_cgu/u_CLK_PIXEL_DISP/u_Q/Q,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_PIX,CLK_PIX
CLK_PHY_MIPI,24,41.667,PIN_GEN,4.1667,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_cgu_wrap/u_sirius_cgu/u_CLK_PHY_MIPI/u_Q/Q,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_ADCPLL_24M,CLK_ADCPLL_24M
CLK_VIDEO_MIPI,500,2,PIN_GEN,0.2,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_cgu_wrap/u_sirius_cgu/u_CLK_VIDEO_MIPI/u_Q/Q,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_DSP0_500M,CLK_DSP0_500M
CLK_AUDIO_VIF,98.304,10.173,PIN_GEN,1.0173,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_cgu_wrap/u_sirius_cgu/u_CLK_AUDIO/u_Q/Q,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_REF_AUDIO,CLK_REF_AUDIO
CLK_PHY_USB30,24,41.667,PIN_GEN,4.1667,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_cgu_wrap/u_sirius_cgu/u_CLK_PHY_USB30/u_Q/Q,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_ADCPLL_24M,CLK_ADCPLL_24M
CLK_PHY_PCIE,100,10,PIN_GEN,1,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_cgu_wrap/u_sirius_cgu/u_CLK_PHY_PCIE/u_Q/Q,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_PCIE_100M,CLK_PCIE_100M
CLK_AUDIO_HDMI,98.304,10.173,PIN_GEN,1.0173,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_cgu_wrap/u_sirius_cgu/u_CLK_AUDIO_HDMI/u_Q/Q,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_REF_AUDIO,CLK_REF_AUDIO
CLK_CFG_HDMI,50,20,PIN_GEN,2,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_cgu_wrap/u_sirius_cgu/u_CLK_CFG_HDMI/u_Q/Q,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_ADCPLL_50M,CLK_ADCPLL_50M
CLK_CEC_HDMI,0.032,31250,PIN_GEN,3125,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_cgu_wrap/u_sirius_cgu/u_CLK_CEC_HDMI/u_Q/Q,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_OSC_32K,CLK_OSC_32K
CLK_VIDEO_TYPEC,600,1.667,PIN_GEN,0.1667,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_cgu_wrap/u_sirius_cgu/u_CLK_VIDEO_TYPEC/u_Q/Q,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_PIX,CLK_PIX
CLK_CORE_TYPEC,50,20,PIN_GEN,2,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_cgu_wrap/u_sirius_cgu/u_CLK_CORE_TYPEC/u_Q/Q,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_ADCPLL_50M,CLK_ADCPLL_50M
CLK_STB_TYPEC,0.032,31250,PIN_GEN,3125,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_cgu_wrap/u_sirius_cgu/u_CLK_STB_TYPEC/u_Q/Q,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_OSC_32K,CLK_OSC_32K
CLK_12M_TYPEC,12,83.334,PIN_GEN,8.3334,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_cgu_wrap/u_sirius_cgu/u_CLK_12M_TYPEC/u_Q/Q,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_ADCPLL_12M,CLK_ADCPLL_12M
CLK_UTMI_TYPEC,60,16.667,PIN_GEN,1.6667,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_cgu_wrap/u_sirius_cgu/u_CLK_UTMI_TYPEC/u_Q/Q,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_ADCPLL_60M,CLK_ADCPLL_60M
CLK_PHY_TYPEC,24,41.667,PIN_GEN,4.1667,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_cgu_wrap/u_sirius_cgu/u_CLK_PHY_TYPEC/u_Q/Q,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_ADCPLL_24M,CLK_ADCPLL_24M
CLK_DPTX_CORE,200,5,PIN_GEN,0.5,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_cgu_wrap/u_sirius_cgu/u_CLK_DPTX_TYPEC/u_Q/Q,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_DSP0_200M,CLK_DSP0_200M
CLK_I2S_TYPEC,98.304,10.173,PIN_GEN,1.0173,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_cgu_wrap/u_sirius_cgu/u_CLK_I2S_TYPEC/u_Q/Q,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_REF_AUDIO,CLK_REF_AUDIO
CLK_PHY_GMAC,50,20,PIN_GEN,2,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_cgu_wrap/u_sirius_cgu/u_CLK_PHY_GMAC/u_Q/Q,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_ADCPLL_50M,CLK_ADCPLL_50M
CLK_CORE_GMAC,250,4,PIN_GEN,0.4,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_cgu_wrap/u_sirius_cgu/u_CLK_CORE_GMAC/u_Q/Q,sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_t28_abb_top/CLK_DSP0_250M,CLK_DSP0_250M
CLK_DVP_0,150,6.667,PORT_GEN,0.6667,,,
CLK_DVP_1,150,6.667,PORT_GEN,0.6667,,,
TCK,50,20,PORT_GEN,2,,,
