/*
 * Copyright (c) 2024, Analog Devices Incorporated, All Rights Reserved
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

#ifndef __ADI_ADRV906X_CLKGEN_REGMAP_INTERNAL_H__
#define __ADI_ADRV906X_CLKGEN_REGMAP_INTERNAL_H__

#define ABH_CLK_EN_MASK 0x00000001
#define CLKGEN_DIGCORE_1_OFFSET 0x006F
#define CLKGEN_DIGCORE_3_OFFSET 0x0071
#define CLK_CTRL_OFFSET 0x01008
#define CLK_SW_CTRL_OFFSET      0x01004
#define CLK_SW_SEL_DEVCLK_MASK  0x00000002
#define CLK_SW_SEL_DEVCLK_UNTIL_MCS_MASK        0x00000004
#define CLK_SW_SEL_ROSC_MASK    0x00000001
#define CORECLK_DIV_DEVCLK_MASK 0x0000C000
#define CORECLK_DIV_DEVCLK_SHIFT        14
#define CORECLK_DIV_PLL_MASK    0x00030000
#define CORECLK_DIV_PLL_SHIFT   16
#define CORECLK_DIV_ROSC_MASK   0x00003000
#define CORECLK_DIV_ROSC_SHIFT  12
#define CORE_MASTER_BIAS_CTRL_MBIAS_IGEN_PWRDWN0        0x1650
#define CORE_MASTER_BIAS_CTRL_MBIAS_IGEN_PWRDWN1        0x165C
#define DDRC_CORE_CLK_ENABLE_MASK       0x00000004
#define DDRC_CORE_CLK_ENABLE_SHIFT      2
#define DDR_CLK_CTRL_OFFSET     0x01044
#define DDR_CTL_ARM_CLK_ENABLE_MASK     0x00000001
#define DDR_CTL_ARM_CLK_ENABLE_SHIFT    0
#define DDR_PHY_ARM_CLK_ENABLE_MASK     0x00000002
#define DDR_PHY_ARM_CLK_ENABLE_SHIFT    1
#define DEVCLK_BUFFER_CTRL_OFFSET       0x162F
#define DEVCLK_BUFFER_ENABLE_MASK       0x01
#define DEVCLK_DIVIDER_CONTROL_OFFSET   0x162D
#define DEVCLK_DIVIDER_MCS_RESETB_MASK  0x04
#define DIGCORE_DIV1_EN_MASK    0x01
#define DIGITAL_CLOCK_DIVIDER_SYNC_EN_MASK      0x00000008
#define EMMC_ABH_CLK_EN 0x04010
#define EMMC_CARD_CLK_DIV_OFFSET        0x04004
#define MBIAS_IGEN_PD_MASK      0x01
#define OTP_CLK_CTRL_OFFSET     0x0103C
#define OTP_CLK_ENABLE_MASK     0x00000001
#define ROSC_CLK_ENABLE_MASK    0x00000001
#define ROSC_CTRL_OFFSET        0x01038
#define SD_ABH_CLK_EN   0x05008
#define SD_CARD_CLK_DIV_OFFSET  0x05000
#define SYSCLK_DIV_DEVCLK_MASK  0x00000070
#define SYSCLK_DIV_DEVCLK_SHIFT 4
#define SYSCLK_DIV_PLL_MASK     0x00000700
#define SYSCLK_DIV_PLL_SHIFT    8
#define SYSCLK_DIV_ROSC_MASK    0x00000007
#define SYSCLK_DIV_ROSC_SHIFT   0


#endif /* __ADI_ADRV906X_CLKGEN_REGMAP_INTERNAL_H__ */
