("lab4_alu:/\tlab4_alu ece4740 schematic" (("open" (nil hierarchy "/{ece4740 lab4_alu schematic }:r"))) (((-15.8 -21.04375) (29.0375 1.56875)) "r" "Schematics XL" 5))("lab4_alu:/\tlab4_alu ece4740 layout" (("open" (nil hierarchy "/{ece4740 lab4_alu layout }:a"))) (((-5.687 -18.731) (108.052 36.011)) "a" "Virtuoso XL" 4))("lab4_2_1_mux:/\tlab4_2_1_mux ece4740 schematic" (("open" (nil hierarchy "/{ece4740 lab4_2_1_mux schematic }:r"))) (((-0.8 -3.55625) (6.3625 0.05625)) "r" "Schematics XL" 23))("lab4_2_1_mux:/\tlab4_2_1_mux ece4740 layout" (("open" (nil hierarchy "/{ece4740 lab4_2_1_mux layout }:a"))) (((-1.9295 -0.249) (5.2395 3.129)) "a" "Virtuoso XL" 22))("lab4_4_input_nand:/\tlab4_4_input_nand ece4740 schematic" (("open" (nil hierarchy "/{ece4740 lab4_4_input_nand schematic }:r"))) (((-5.4875 -6.98125) (11.05 1.35625)) "r" "Schematics XL" 20))("lab4_4_input_nand:/\tlab4_4_input_nand ece4740 layout" (("open" (nil hierarchy "/{ece4740 lab4_4_input_nand layout }:a"))) (((-2.4845 -0.249) (4.6845 3.129)) "a" "Virtuoso XL" 19))("lab4_adder_1bit:/\tlab4_adder_1bit ece4740 schematic" (("open" (nil hierarchy "/{ece4740 lab4_adder_1bit schematic }:r"))) (((0.4 -5.05) (14.725 2.175)) "r" "Schematics XL" 16))("lab4_adder_1bit:/\tlab4_adder_1bit ece4740 layout" (("open" (nil hierarchy "/{ece4740 lab4_adder_1bit layout }:a"))) (((-0.4515 -0.687) (8.5765 3.567)) "a" "Virtuoso XL" 15))("lab4_xor_1bit:/\tlab4_xor_1bit ece4740 schematic" (("open" (nil hierarchy "/{ece4740 lab4_xor_1bit schematic }:r"))) (((-26.56875 -1.23125) (-12.94375 5.85625)) "r" "Schematics XL" 14))("lab4_xor_1bit:/\tlab4_xor_1bit ece4740 layout" (("open" (nil hierarchy "/{ece4740 lab4_xor_1bit layout }:a"))) (((-1.4665 -0.157) (5.7365 3.237)) "a" "Virtuoso XL" 7))