// Seed: 1846710288
module module_0;
  logic id_1;
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    input tri0 id_2,
    output uwire id_3,
    output wand id_4,
    input tri1 id_5,
    output wor id_6,
    output wire id_7,
    input wand id_8,
    input tri1 id_9,
    input wand id_10,
    output wor id_11,
    input tri1 id_12,
    output logic id_13,
    input wand id_14,
    output tri id_15,
    input wor id_16,
    input tri1 id_17,
    output supply1 id_18,
    input tri1 id_19,
    input supply0 id_20,
    input wor id_21,
    output logic id_22,
    input wor id_23,
    input tri id_24,
    output tri0 id_25,
    output tri0 id_26
);
  always @(-1 or posedge id_10) begin : LABEL_0
    if (-1)
      if (-1) id_22 <= 1 * -1'b0;
      else id_13 <= id_2;
  end
  module_0 modCall_1 ();
endmodule
