$date
	Fri Dec 09 05:58:43 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ticker $end
$var wire 4 ! out [3:0] $end
$var reg 1 " clk $end
$var reg 1 # clr $end
$var reg 1 $ preset $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
1#
0"
b0 !
$end
#2
0#
#5
1"
#10
0"
#15
1"
#20
0"
#25
1"
#30
0"
#35
1"
#40
0"
#45
1"
#50
0"
#55
1"
#60
0"
#65
1"
#70
0"
#75
1"
#80
0"
#85
1"
#90
0"
#95
1"
#100
0"
