Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Thu Apr 20 19:38:18 2017
| Host         : acs-05.cl.cam.ac.uk running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_wrapper_timing_summary_routed.rpt -rpx top_wrapper_timing_summary_routed.rpx
| Design       : top_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.327        0.000                      0                 3860        0.041        0.000                      0                 3860        1.520        0.000                       0                  1905  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.327        0.000                      0                 3860        0.041        0.000                      0                 3860        1.520        0.000                       0                  1905  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.327ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk10[0].genblk1[0].genblk1[0].m1/rB_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[0].genblk1[0].genblk1[0].m1/M_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.598ns  (logic 1.657ns (36.040%)  route 2.941ns (63.960%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 7.700 - 5.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1905, routed)        1.676     2.984    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk10[0].genblk1[0].genblk1[0].m1/s00_axi_aclk
    SLICE_X6Y36          FDRE                                         r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk10[0].genblk1[0].genblk1[0].m1/rB_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.478     3.462 r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk10[0].genblk1[0].genblk1[0].m1/rB_reg[0]/Q
                         net (fo=130, routed)         2.941     6.403    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[0].genblk1[0].genblk1[0].m1/rB[0]
    SLICE_X9Y42          LUT2 (Prop_lut2_I1_O)        0.295     6.698 r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[0].genblk1[0].genblk1[0].m1/M[0][3]_i_6__31/O
                         net (fo=1, routed)           0.000     6.698    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[0].genblk1[0].genblk1[0].m1/M[0][3]_i_6__31_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.248 r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[0].genblk1[0].genblk1[0].m1/M_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.248    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[0].genblk1[0].genblk1[0].m1/M_reg[0][3]_i_1_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.582 r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[0].genblk1[0].genblk1[0].m1/M_reg[0][7]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.582    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[0].genblk1[0].genblk1[0].m1/M_reg[0][7]_i_1_n_6
    SLICE_X9Y43          FDRE                                         r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[0].genblk1[0].genblk1[0].m1/M_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1905, routed)        1.507     7.700    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[0].genblk1[0].genblk1[0].m1/s00_axi_aclk
    SLICE_X9Y43          FDRE                                         r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[0].genblk1[0].genblk1[0].m1/M_reg[0][5]/C
                         clock pessimism              0.230     7.930    
                         clock uncertainty           -0.083     7.847    
    SLICE_X9Y43          FDRE (Setup_fdre_C_D)        0.062     7.909    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[0].genblk1[0].genblk1[0].m1/M_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.909    
                         arrival time                          -7.582    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.348ns  (required time - arrival time)
  Source:                 top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk10[0].genblk1[0].genblk1[0].m1/rB_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[0].genblk1[0].genblk1[0].m1/M_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.577ns  (logic 1.636ns (35.746%)  route 2.941ns (64.254%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 7.700 - 5.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1905, routed)        1.676     2.984    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk10[0].genblk1[0].genblk1[0].m1/s00_axi_aclk
    SLICE_X6Y36          FDRE                                         r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk10[0].genblk1[0].genblk1[0].m1/rB_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.478     3.462 r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk10[0].genblk1[0].genblk1[0].m1/rB_reg[0]/Q
                         net (fo=130, routed)         2.941     6.403    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[0].genblk1[0].genblk1[0].m1/rB[0]
    SLICE_X9Y42          LUT2 (Prop_lut2_I1_O)        0.295     6.698 r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[0].genblk1[0].genblk1[0].m1/M[0][3]_i_6__31/O
                         net (fo=1, routed)           0.000     6.698    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[0].genblk1[0].genblk1[0].m1/M[0][3]_i_6__31_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.248 r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[0].genblk1[0].genblk1[0].m1/M_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.248    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[0].genblk1[0].genblk1[0].m1/M_reg[0][3]_i_1_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.561 r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[0].genblk1[0].genblk1[0].m1/M_reg[0][7]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.561    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[0].genblk1[0].genblk1[0].m1/M_reg[0][7]_i_1_n_4
    SLICE_X9Y43          FDRE                                         r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[0].genblk1[0].genblk1[0].m1/M_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1905, routed)        1.507     7.700    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[0].genblk1[0].genblk1[0].m1/s00_axi_aclk
    SLICE_X9Y43          FDRE                                         r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[0].genblk1[0].genblk1[0].m1/M_reg[0][7]/C
                         clock pessimism              0.230     7.930    
                         clock uncertainty           -0.083     7.847    
    SLICE_X9Y43          FDRE (Setup_fdre_C_D)        0.062     7.909    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[0].genblk1[0].genblk1[0].m1/M_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.909    
                         arrival time                          -7.561    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.414ns  (required time - arrival time)
  Source:                 top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk10[0].genblk1[0].genblk1[0].m1/rB_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk8[0].genblk1[0].genblk1[0].m1/M_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 1.472ns (32.301%)  route 3.085ns (67.699%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 7.698 - 5.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1905, routed)        1.676     2.984    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk10[0].genblk1[0].genblk1[0].m1/s00_axi_aclk
    SLICE_X6Y36          FDRE                                         r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk10[0].genblk1[0].genblk1[0].m1/rB_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.478     3.462 r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk10[0].genblk1[0].genblk1[0].m1/rB_reg[0]/Q
                         net (fo=130, routed)         3.085     6.547    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk8[0].genblk1[0].genblk1[0].m1/rB[0]
    SLICE_X10Y40         LUT2 (Prop_lut2_I1_O)        0.295     6.842 r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk8[0].genblk1[0].genblk1[0].m1/M[0][3]_i_4__27/O
                         net (fo=1, routed)           0.000     6.842    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk8[0].genblk1[0].genblk1[0].m1/M[0][3]_i_4__27_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.218 r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk8[0].genblk1[0].genblk1[0].m1/M_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.218    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk8[0].genblk1[0].genblk1[0].m1/M_reg[0][3]_i_1_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.541 r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk8[0].genblk1[0].genblk1[0].m1/M_reg[0][7]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.541    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk8[0].genblk1[0].genblk1[0].m1/M_reg[0][7]_i_1_n_6
    SLICE_X10Y41         FDRE                                         r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk8[0].genblk1[0].genblk1[0].m1/M_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1905, routed)        1.506     7.698    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk8[0].genblk1[0].genblk1[0].m1/s00_axi_aclk
    SLICE_X10Y41         FDRE                                         r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk8[0].genblk1[0].genblk1[0].m1/M_reg[0][5]/C
                         clock pessimism              0.230     7.929    
                         clock uncertainty           -0.083     7.846    
    SLICE_X10Y41         FDRE (Setup_fdre_C_D)        0.109     7.955    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk8[0].genblk1[0].genblk1[0].m1/M_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.955    
                         arrival time                          -7.541    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.422ns  (required time - arrival time)
  Source:                 top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk10[0].genblk1[0].genblk1[0].m1/rB_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk8[0].genblk1[0].genblk1[0].m1/M_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.549ns  (logic 1.464ns (32.182%)  route 3.085ns (67.818%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 7.698 - 5.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1905, routed)        1.676     2.984    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk10[0].genblk1[0].genblk1[0].m1/s00_axi_aclk
    SLICE_X6Y36          FDRE                                         r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk10[0].genblk1[0].genblk1[0].m1/rB_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.478     3.462 r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk10[0].genblk1[0].genblk1[0].m1/rB_reg[0]/Q
                         net (fo=130, routed)         3.085     6.547    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk8[0].genblk1[0].genblk1[0].m1/rB[0]
    SLICE_X10Y40         LUT2 (Prop_lut2_I1_O)        0.295     6.842 r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk8[0].genblk1[0].genblk1[0].m1/M[0][3]_i_4__27/O
                         net (fo=1, routed)           0.000     6.842    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk8[0].genblk1[0].genblk1[0].m1/M[0][3]_i_4__27_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.218 r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk8[0].genblk1[0].genblk1[0].m1/M_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.218    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk8[0].genblk1[0].genblk1[0].m1/M_reg[0][3]_i_1_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.533 r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk8[0].genblk1[0].genblk1[0].m1/M_reg[0][7]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.533    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk8[0].genblk1[0].genblk1[0].m1/M_reg[0][7]_i_1_n_4
    SLICE_X10Y41         FDRE                                         r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk8[0].genblk1[0].genblk1[0].m1/M_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1905, routed)        1.506     7.698    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk8[0].genblk1[0].genblk1[0].m1/s00_axi_aclk
    SLICE_X10Y41         FDRE                                         r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk8[0].genblk1[0].genblk1[0].m1/M_reg[0][7]/C
                         clock pessimism              0.230     7.929    
                         clock uncertainty           -0.083     7.846    
    SLICE_X10Y41         FDRE (Setup_fdre_C_D)        0.109     7.955    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk8[0].genblk1[0].genblk1[0].m1/M_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.955    
                         arrival time                          -7.533    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (required time - arrival time)
  Source:                 top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk10[0].genblk1[0].genblk1[0].m1/rB_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[0].genblk1[0].genblk1[0].m1/M_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.503ns  (logic 1.562ns (34.690%)  route 2.941ns (65.310%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 7.700 - 5.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1905, routed)        1.676     2.984    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk10[0].genblk1[0].genblk1[0].m1/s00_axi_aclk
    SLICE_X6Y36          FDRE                                         r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk10[0].genblk1[0].genblk1[0].m1/rB_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.478     3.462 r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk10[0].genblk1[0].genblk1[0].m1/rB_reg[0]/Q
                         net (fo=130, routed)         2.941     6.403    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[0].genblk1[0].genblk1[0].m1/rB[0]
    SLICE_X9Y42          LUT2 (Prop_lut2_I1_O)        0.295     6.698 r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[0].genblk1[0].genblk1[0].m1/M[0][3]_i_6__31/O
                         net (fo=1, routed)           0.000     6.698    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[0].genblk1[0].genblk1[0].m1/M[0][3]_i_6__31_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.248 r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[0].genblk1[0].genblk1[0].m1/M_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.248    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[0].genblk1[0].genblk1[0].m1/M_reg[0][3]_i_1_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.487 r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[0].genblk1[0].genblk1[0].m1/M_reg[0][7]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.487    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[0].genblk1[0].genblk1[0].m1/M_reg[0][7]_i_1_n_5
    SLICE_X9Y43          FDRE                                         r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[0].genblk1[0].genblk1[0].m1/M_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1905, routed)        1.507     7.700    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[0].genblk1[0].genblk1[0].m1/s00_axi_aclk
    SLICE_X9Y43          FDRE                                         r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[0].genblk1[0].genblk1[0].m1/M_reg[0][6]/C
                         clock pessimism              0.230     7.930    
                         clock uncertainty           -0.083     7.847    
    SLICE_X9Y43          FDRE (Setup_fdre_C_D)        0.062     7.909    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[0].genblk1[0].genblk1[0].m1/M_reg[0][6]
  -------------------------------------------------------------------
                         required time                          7.909    
                         arrival time                          -7.487    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.438ns  (required time - arrival time)
  Source:                 top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk10[0].genblk1[0].genblk1[0].m1/rB_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[0].genblk1[0].genblk1[0].m1/M_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.487ns  (logic 1.546ns (34.457%)  route 2.941ns (65.543%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 7.700 - 5.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1905, routed)        1.676     2.984    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk10[0].genblk1[0].genblk1[0].m1/s00_axi_aclk
    SLICE_X6Y36          FDRE                                         r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk10[0].genblk1[0].genblk1[0].m1/rB_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.478     3.462 r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk10[0].genblk1[0].genblk1[0].m1/rB_reg[0]/Q
                         net (fo=130, routed)         2.941     6.403    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[0].genblk1[0].genblk1[0].m1/rB[0]
    SLICE_X9Y42          LUT2 (Prop_lut2_I1_O)        0.295     6.698 r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[0].genblk1[0].genblk1[0].m1/M[0][3]_i_6__31/O
                         net (fo=1, routed)           0.000     6.698    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[0].genblk1[0].genblk1[0].m1/M[0][3]_i_6__31_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.248 r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[0].genblk1[0].genblk1[0].m1/M_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.248    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[0].genblk1[0].genblk1[0].m1/M_reg[0][3]_i_1_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.471 r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[0].genblk1[0].genblk1[0].m1/M_reg[0][7]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.471    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[0].genblk1[0].genblk1[0].m1/M_reg[0][7]_i_1_n_7
    SLICE_X9Y43          FDRE                                         r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[0].genblk1[0].genblk1[0].m1/M_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1905, routed)        1.507     7.700    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[0].genblk1[0].genblk1[0].m1/s00_axi_aclk
    SLICE_X9Y43          FDRE                                         r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[0].genblk1[0].genblk1[0].m1/M_reg[0][4]/C
                         clock pessimism              0.230     7.930    
                         clock uncertainty           -0.083     7.847    
    SLICE_X9Y43          FDRE (Setup_fdre_C_D)        0.062     7.909    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[0].genblk1[0].genblk1[0].m1/M_reg[0][4]
  -------------------------------------------------------------------
                         required time                          7.909    
                         arrival time                          -7.471    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.476ns  (required time - arrival time)
  Source:                 top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.414ns  (logic 0.952ns (21.570%)  route 3.462ns (78.430%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 7.701 - 5.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1905, routed)        1.682     2.990    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X9Y49          FDRE                                         r  top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.456     3.446 f  top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/Q
                         net (fo=12, routed)          0.908     4.354    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]
    SLICE_X9Y50          LUT3 (Prop_lut3_I0_O)        0.124     4.478 r  top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1/O
                         net (fo=23, routed)          0.852     5.330    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/state_reg[1]_rep
    SLICE_X8Y48          LUT6 (Prop_lut6_I4_O)        0.124     5.454 r  top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_offset_r[1]_i_2/O
                         net (fo=7, routed)           0.810     6.264    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_offset_r_reg[3][0]
    SLICE_X9Y46          LUT6 (Prop_lut6_I0_O)        0.124     6.388 r  top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/wrap_second_len_r[2]_i_1__0/O
                         net (fo=3, routed)           0.891     7.280    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/wrap_second_len_r_reg[2][1]
    SLICE_X11Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.404 r  top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/wrap_cnt_r[2]_i_1__0/O
                         net (fo=1, routed)           0.000     7.404    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[3]_2[1]
    SLICE_X11Y47         FDRE                                         r  top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1905, routed)        1.508     7.701    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X11Y47         FDRE                                         r  top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/C
                         clock pessimism              0.230     7.931    
                         clock uncertainty           -0.083     7.848    
    SLICE_X11Y47         FDRE (Setup_fdre_C_D)        0.031     7.879    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]
  -------------------------------------------------------------------
                         required time                          7.879    
                         arrival time                          -7.404    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.968ns  (logic 0.952ns (23.990%)  route 3.016ns (76.010%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 SRL16E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 7.733 - 5.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1905, routed)        1.718     3.026    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X5Y52          FDSE                                         r  top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDSE (Prop_fdse_C_Q)         0.456     3.482 r  top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep/Q
                         net (fo=8, routed)           1.119     4.601    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep_n_0
    SLICE_X4Y52          SRL16E (Prop_srl16e_A0_Q)    0.124     4.725 f  top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/Q
                         net (fo=2, routed)           0.506     5.231    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_n_0
    SLICE_X5Y52          LUT5 (Prop_lut5_I1_O)        0.124     5.355 f  top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=1, routed)           0.550     5.906    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3_n_0
    SLICE_X2Y53          LUT6 (Prop_lut6_I4_O)        0.124     6.030 r  top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=5, routed)           0.430     6.459    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X3Y53          LUT2 (Prop_lut2_I1_O)        0.124     6.583 r  top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=10, routed)          0.411     6.994    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X3Y53          FDRE                                         r  top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1905, routed)        1.541     7.733    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X3Y53          FDRE                                         r  top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/C
                         clock pessimism              0.267     8.000    
                         clock uncertainty           -0.083     7.917    
    SLICE_X3Y53          FDRE (Setup_fdre_C_R)       -0.429     7.488    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          7.488    
                         arrival time                          -6.994    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.968ns  (logic 0.952ns (23.990%)  route 3.016ns (76.010%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 SRL16E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 7.733 - 5.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1905, routed)        1.718     3.026    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X5Y52          FDSE                                         r  top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDSE (Prop_fdse_C_Q)         0.456     3.482 r  top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep/Q
                         net (fo=8, routed)           1.119     4.601    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep_n_0
    SLICE_X4Y52          SRL16E (Prop_srl16e_A0_Q)    0.124     4.725 f  top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/Q
                         net (fo=2, routed)           0.506     5.231    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_n_0
    SLICE_X5Y52          LUT5 (Prop_lut5_I1_O)        0.124     5.355 f  top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=1, routed)           0.550     5.906    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3_n_0
    SLICE_X2Y53          LUT6 (Prop_lut6_I4_O)        0.124     6.030 r  top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=5, routed)           0.430     6.459    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X3Y53          LUT2 (Prop_lut2_I1_O)        0.124     6.583 r  top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=10, routed)          0.411     6.994    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X3Y53          FDRE                                         r  top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1905, routed)        1.541     7.733    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X3Y53          FDRE                                         r  top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/C
                         clock pessimism              0.267     8.000    
                         clock uncertainty           -0.083     7.917    
    SLICE_X3Y53          FDRE (Setup_fdre_C_R)       -0.429     7.488    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          7.488    
                         arrival time                          -6.994    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.968ns  (logic 0.952ns (23.990%)  route 3.016ns (76.010%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 SRL16E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 7.733 - 5.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1905, routed)        1.718     3.026    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X5Y52          FDSE                                         r  top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDSE (Prop_fdse_C_Q)         0.456     3.482 r  top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep/Q
                         net (fo=8, routed)           1.119     4.601    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep_n_0
    SLICE_X4Y52          SRL16E (Prop_srl16e_A0_Q)    0.124     4.725 f  top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/Q
                         net (fo=2, routed)           0.506     5.231    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_n_0
    SLICE_X5Y52          LUT5 (Prop_lut5_I1_O)        0.124     5.355 f  top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=1, routed)           0.550     5.906    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3_n_0
    SLICE_X2Y53          LUT6 (Prop_lut6_I4_O)        0.124     6.030 r  top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=5, routed)           0.430     6.459    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X3Y53          LUT2 (Prop_lut2_I1_O)        0.124     6.583 r  top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=10, routed)          0.411     6.994    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X3Y53          FDRE                                         r  top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1905, routed)        1.541     7.733    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X3Y53          FDRE                                         r  top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/C
                         clock pessimism              0.267     8.000    
                         clock uncertainty           -0.083     7.917    
    SLICE_X3Y53          FDRE (Setup_fdre_C_R)       -0.429     7.488    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          7.488    
                         arrival time                          -6.994    
  -------------------------------------------------------------------
                         slack                                  0.494    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk4[1].genblk1[0].genblk1[0].m1/M_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk4[1].genblk1[0].genblk1[0].m1/M_reg[2][7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.841%)  route 0.116ns (45.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1905, routed)        0.563     0.904    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk4[1].genblk1[0].genblk1[0].m1/s00_axi_aclk
    SLICE_X19Y43         FDRE                                         r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk4[1].genblk1[0].genblk1[0].m1/M_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk4[1].genblk1[0].genblk1[0].m1/M_reg[0][7]/Q
                         net (fo=1, routed)           0.116     1.161    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk4[1].genblk1[0].genblk1[0].m1/M_reg_n_0_[0][7]
    SLICE_X20Y42         SRL16E                                       r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk4[1].genblk1[0].genblk1[0].m1/M_reg[2][7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1905, routed)        0.829     1.199    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk4[1].genblk1[0].genblk1[0].m1/s00_axi_aclk
    SLICE_X20Y42         SRL16E                                       r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk4[1].genblk1[0].genblk1[0].m1/M_reg[2][7]_srl2/CLK
                         clock pessimism             -0.262     0.937    
    SLICE_X20Y42         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.120    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk4[1].genblk1[0].genblk1[0].m1/M_reg[2][7]_srl2
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk4[0].genblk1[1].genblk1[1].m1/M_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk4[0].genblk1[1].genblk1[1].m1/M_reg[2][7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1905, routed)        0.563     0.904    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk4[0].genblk1[1].genblk1[1].m1/s00_axi_aclk
    SLICE_X19Y45         FDRE                                         r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk4[0].genblk1[1].genblk1[1].m1/M_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk4[0].genblk1[1].genblk1[1].m1/M_reg[0][7]/Q
                         net (fo=1, routed)           0.099     1.144    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk4[0].genblk1[1].genblk1[1].m1/M_reg_n_0_[0][7]
    SLICE_X16Y44         SRL16E                                       r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk4[0].genblk1[1].genblk1[1].m1/M_reg[2][7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1905, routed)        0.831     1.201    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk4[0].genblk1[1].genblk1[1].m1/s00_axi_aclk
    SLICE_X16Y44         SRL16E                                       r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk4[0].genblk1[1].genblk1[1].m1/M_reg[2][7]_srl2/CLK
                         clock pessimism             -0.281     0.920    
    SLICE_X16Y44         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.103    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk4[0].genblk1[1].genblk1[1].m1/M_reg[2][7]_srl2
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[0].genblk1[0].genblk1[0].m1/M_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[0].genblk1[0].genblk1[0].m1/M_reg[2][7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1905, routed)        0.566     0.907    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[0].genblk1[0].genblk1[0].m1/s00_axi_aclk
    SLICE_X11Y45         FDRE                                         r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[0].genblk1[0].genblk1[0].m1/M_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[0].genblk1[0].genblk1[0].m1/M_reg[0][7]/Q
                         net (fo=1, routed)           0.100     1.148    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[0].genblk1[0].genblk1[0].m1/M_reg_n_0_[0][7]
    SLICE_X12Y46         SRL16E                                       r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[0].genblk1[0].genblk1[0].m1/M_reg[2][7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1905, routed)        0.834     1.204    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[0].genblk1[0].genblk1[0].m1/s00_axi_aclk
    SLICE_X12Y46         SRL16E                                       r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[0].genblk1[0].genblk1[0].m1/M_reg[2][7]_srl2/CLK
                         clock pessimism             -0.281     0.923    
    SLICE_X12Y46         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.105    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[0].genblk1[0].genblk1[0].m1/M_reg[2][7]_srl2
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk6[0].genblk1[1].genblk1[1].m1/rA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk6[0].genblk1[1].genblk1[1].m1/M_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.094%)  route 0.156ns (37.906%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1905, routed)        0.558     0.899    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk6[0].genblk1[1].genblk1[1].m1/s00_axi_aclk
    SLICE_X21Y39         FDRE                                         r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk6[0].genblk1[1].genblk1[1].m1/rA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y39         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk6[0].genblk1[1].genblk1[1].m1/rA_reg[0]/Q
                         net (fo=1, routed)           0.156     1.196    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk6[0].genblk1[1].genblk1[1].m1/rA[0]
    SLICE_X22Y38         LUT2 (Prop_lut2_I0_O)        0.045     1.241 r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk6[0].genblk1[1].genblk1[1].m1/M[0][3]_i_7__20/O
                         net (fo=1, routed)           0.000     1.241    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk6[0].genblk1[1].genblk1[1].m1/M[0][3]_i_7__20_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.311 r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk6[0].genblk1[1].genblk1[1].m1/M_reg[0][3]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.311    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk6[0].genblk1[1].genblk1[1].m1/M_reg[0][3]_i_1_n_7
    SLICE_X22Y38         FDRE                                         r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk6[0].genblk1[1].genblk1[1].m1/M_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1905, routed)        0.826     1.196    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk6[0].genblk1[1].genblk1[1].m1/s00_axi_aclk
    SLICE_X22Y38         FDRE                                         r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk6[0].genblk1[1].genblk1[1].m1/M_reg[0][0]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X22Y38         FDRE (Hold_fdre_C_D)         0.105     1.267    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk6[0].genblk1[1].genblk1[1].m1/M_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk6[0].genblk1[1].genblk1[1].m1/rA_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk6[0].genblk1[1].genblk1[1].m1/M_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.094%)  route 0.156ns (37.906%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1905, routed)        0.559     0.900    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk6[0].genblk1[1].genblk1[1].m1/s00_axi_aclk
    SLICE_X21Y40         FDRE                                         r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk6[0].genblk1[1].genblk1[1].m1/rA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk6[0].genblk1[1].genblk1[1].m1/rA_reg[4]/Q
                         net (fo=1, routed)           0.156     1.197    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk6[0].genblk1[1].genblk1[1].m1/rA[4]
    SLICE_X22Y39         LUT2 (Prop_lut2_I0_O)        0.045     1.242 r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk6[0].genblk1[1].genblk1[1].m1/M[0][7]_i_5__20/O
                         net (fo=1, routed)           0.000     1.242    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk6[0].genblk1[1].genblk1[1].m1/M[0][7]_i_5__20_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.312 r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk6[0].genblk1[1].genblk1[1].m1/M_reg[0][7]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.312    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk6[0].genblk1[1].genblk1[1].m1/M_reg[0][7]_i_1_n_7
    SLICE_X22Y39         FDRE                                         r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk6[0].genblk1[1].genblk1[1].m1/M_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1905, routed)        0.826     1.196    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk6[0].genblk1[1].genblk1[1].m1/s00_axi_aclk
    SLICE_X22Y39         FDRE                                         r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk6[0].genblk1[1].genblk1[1].m1/M_reg[0][4]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X22Y39         FDRE (Hold_fdre_C_D)         0.105     1.267    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk6[0].genblk1[1].genblk1[1].m1/M_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.770%)  route 0.103ns (42.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1905, routed)        0.584     0.925    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y41          FDRE                                         r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/axi_rdata_reg[7]/Q
                         net (fo=1, routed)           0.103     1.169    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X4Y42          SRLC32E                                      r  top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1905, routed)        0.852     1.222    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y42          SRLC32E                                      r  top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.281     0.941    
    SLICE_X4Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.123    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.192%)  route 0.219ns (60.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1905, routed)        0.583     0.924    top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X2Y53          FDRE                                         r  top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.141     1.065 r  top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[0]/Q
                         net (fo=1, routed)           0.219     1.283    top_i/processing_system7_0/inst/M_AXI_GP0_BRESP[0]
    PS7_X0Y0             PS7                                          r  top_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1905, routed)        0.893     1.263    top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[0])
                                                      0.000     1.234    top_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[0].genblk1[1].genblk1[1].m1/M_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[0].genblk1[1].genblk1[1].m1/M_reg[2][7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1905, routed)        0.564     0.905    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[0].genblk1[1].genblk1[1].m1/s00_axi_aclk
    SLICE_X7Y39          FDRE                                         r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[0].genblk1[1].genblk1[1].m1/M_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[0].genblk1[1].genblk1[1].m1/M_reg[0][7]/Q
                         net (fo=1, routed)           0.110     1.156    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[0].genblk1[1].genblk1[1].m1/M_reg_n_0_[0][7]
    SLICE_X6Y38          SRL16E                                       r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[0].genblk1[1].genblk1[1].m1/M_reg[2][7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1905, routed)        0.832     1.202    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[0].genblk1[1].genblk1[1].m1/s00_axi_aclk
    SLICE_X6Y38          SRL16E                                       r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[0].genblk1[1].genblk1[1].m1/M_reg[2][7]_srl2/CLK
                         clock pessimism             -0.281     0.921    
    SLICE_X6Y38          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.104    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[0].genblk1[1].genblk1[1].m1/M_reg[2][7]_srl2
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[1].genblk1[1].m1/M_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[1].genblk1[1].m1/M_reg[2][7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1905, routed)        0.566     0.907    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[1].genblk1[1].m1/s00_axi_aclk
    SLICE_X7Y46          FDRE                                         r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[1].genblk1[1].m1/M_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.141     1.048 r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[1].genblk1[1].m1/M_reg[0][7]/Q
                         net (fo=1, routed)           0.110     1.158    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[1].genblk1[1].m1/M_reg_n_0_[0][7]
    SLICE_X6Y45          SRL16E                                       r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[1].genblk1[1].m1/M_reg[2][7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1905, routed)        0.834     1.204    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[1].genblk1[1].m1/s00_axi_aclk
    SLICE_X6Y45          SRL16E                                       r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[1].genblk1[1].m1/M_reg[2][7]_srl2/CLK
                         clock pessimism             -0.281     0.923    
    SLICE_X6Y45          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.105    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[1].genblk1[1].m1/M_reg[2][7]_srl2
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk10[1].genblk1[1].genblk1[1].m1/M_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk10[1].genblk1[1].genblk1[1].m1/M_reg[2][7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1905, routed)        0.582     0.923    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk10[1].genblk1[1].genblk1[1].m1/s00_axi_aclk
    SLICE_X5Y37          FDRE                                         r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk10[1].genblk1[1].genblk1[1].m1/M_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk10[1].genblk1[1].genblk1[1].m1/M_reg[0][7]/Q
                         net (fo=1, routed)           0.112     1.176    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk10[1].genblk1[1].genblk1[1].m1/M_reg_n_0_[0][7]
    SLICE_X4Y38          SRL16E                                       r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk10[1].genblk1[1].genblk1[1].m1/M_reg[2][7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1905, routed)        0.851     1.221    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk10[1].genblk1[1].genblk1[1].m1/s00_axi_aclk
    SLICE_X4Y38          SRL16E                                       r  top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk10[1].genblk1[1].genblk1[1].m1/M_reg[2][7]_srl2/CLK
                         clock pessimism             -0.281     0.940    
    SLICE_X4Y38          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.123    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk10[1].genblk1[1].genblk1[1].m1/M_reg[2][7]_srl2
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         5.000       2.845      BUFGCTRL_X0Y15  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X9Y51     top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/STATE_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X9Y51     top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/STATE_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X5Y36     top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk10[1].genblk1[1].genblk1[1].m1/M_reg[0][0]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X5Y36     top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk10[1].genblk1[1].genblk1[1].m1/M_reg[0][1]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X5Y36     top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk10[1].genblk1[1].genblk1[1].m1/M_reg[0][2]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X5Y36     top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk10[1].genblk1[1].genblk1[1].m1/M_reg[0][3]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X5Y37     top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk10[1].genblk1[1].genblk1[1].m1/M_reg[0][4]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X5Y37     top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk10[1].genblk1[1].genblk1[1].m1/M_reg[0][5]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X5Y37     top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk10[1].genblk1[1].genblk1[1].m1/M_reg[0][6]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X0Y38     top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X0Y40     top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X0Y38     top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X0Y38     top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X0Y38     top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X0Y40     top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X0Y40     top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X0Y40     top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X16Y38    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk5[1].genblk1[1].genblk1[1].m1/M_reg[2][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X16Y38    top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk5[1].genblk1[1].genblk1[1].m1/M_reg[2][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X8Y34     top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk8[1].genblk1[0].genblk1[0].m1/M_reg[2][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X8Y34     top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk8[1].genblk1[0].genblk1[0].m1/M_reg[2][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X8Y34     top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk8[1].genblk1[0].genblk1[0].m1/M_reg[2][2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X8Y34     top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk8[1].genblk1[0].genblk1[0].m1/M_reg[2][3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X8Y34     top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk8[1].genblk1[0].genblk1[0].m1/M_reg[2][4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X8Y34     top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk8[1].genblk1[0].genblk1[0].m1/M_reg[2][5]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X4Y35     top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[1].genblk1[1].genblk1[1].m1/M_reg[2][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X4Y35     top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[1].genblk1[1].genblk1[1].m1/M_reg[2][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X4Y35     top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[1].genblk1[1].genblk1[1].m1/M_reg[2][2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X4Y35     top_i/nn0_0/inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[1].genblk1[1].genblk1[1].m1/M_reg[2][3]_srl2/CLK



