{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1406007025320 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1406007025320 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 22 01:30:25 2014 " "Processing started: Tue Jul 22 01:30:25 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1406007025320 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1406007025320 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1406007025320 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1406007025805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/pll.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1406007026273 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1406007026273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1406007026273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block3 " "Found entity 1: Block3" {  } { { "Block3.bdf" "" { Schematic "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/Block3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1406007026273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1406007026273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "md5bruteforcer.v 1 1 " "Found 1 design units, including 1 entities, in source file md5bruteforcer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Md5BruteForcer " "Found entity 1: Md5BruteForcer" {  } { { "Md5BruteForcer.v" "" { Text "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/Md5BruteForcer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1406007026273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1406007026273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "liquidcrystaldisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file liquidcrystaldisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 LiquidCrystalDisplay " "Found entity 1: LiquidCrystalDisplay" {  } { { "LiquidCrystalDisplay.v" "" { Text "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/LiquidCrystalDisplay.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1406007026273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1406007026273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay.v 1 1 " "Found 1 design units, including 1 entities, in source file delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Delay " "Found entity 1: Delay" {  } { { "Delay.v" "" { Text "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1406007026289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1406007026289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "md5chunkgenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file md5chunkgenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Md5ChunkGenerator " "Found entity 1: Md5ChunkGenerator" {  } { { "Md5ChunkGenerator.v" "" { Text "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/Md5ChunkGenerator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1406007026289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1406007026289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcdlinewriter.v 2 2 " "Found 2 design units, including 2 entities, in source file lcdlinewriter.v" { { "Info" "ISGN_ENTITY_NAME" "1 LcdLineWriter " "Found entity 1: LcdLineWriter" {  } { { "LcdLineWriter.v" "" { Text "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/LcdLineWriter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1406007026289 ""} { "Info" "ISGN_ENTITY_NAME" "2 LcdLineWriterTester " "Found entity 2: LcdLineWriterTester" {  } { { "LcdLineWriter.v" "" { Text "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/LcdLineWriter.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1406007026289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1406007026289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "md5printablechunkgenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file md5printablechunkgenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Md5PrintableChunkGenerator " "Found entity 1: Md5PrintableChunkGenerator" {  } { { "Md5PrintableChunkGenerator.v" "" { Text "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/Md5PrintableChunkGenerator.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1406007026289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1406007026289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spislave.v 1 1 " "Found 1 design units, including 1 entities, in source file spislave.v" { { "Info" "ISGN_ENTITY_NAME" "1 SpiSlave " "Found entity 1: SpiSlave" {  } { { "SpiSlave.v" "" { Text "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/SpiSlave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1406007026289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1406007026289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossdomainbuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file crossdomainbuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 CrossDomainBuffer " "Found entity 1: CrossDomainBuffer" {  } { { "CrossDomainBuffer.v" "" { Text "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/CrossDomainBuffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1406007026289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1406007026289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "md5core.v 1 1 " "Found 1 design units, including 1 entities, in source file md5core.v" { { "Info" "ISGN_ENTITY_NAME" "1 Md5Core " "Found entity 1: Md5Core" {  } { { "Md5Core.v" "" { Text "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/Md5Core.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1406007026305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1406007026305 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block3 " "Elaborating entity \"Block3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1406007026414 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "GPIO\[33..2\] " "Not all bits in bus \"GPIO\[33..2\]\" are used" {  } { { "Block3.bdf" "" { Schematic "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/Block3.bdf" { { 1072 688 864 1088 "GPIO\[5\]" "" } { 344 664 840 360 "GPIO\[2\]" "" } { 1040 688 864 1056 "GPIO\[4\]" "" } { 1056 688 864 1072 "GPIO\[6\]" "" } { 248 1984 2160 264 "GPIO\[28\]" "" } { 264 1984 2160 280 "GPIO\[29\]" "" } { 280 1984 2160 296 "GPIO\[30\]" "" } { 296 1984 2160 312 "GPIO\[31\]" "" } { 312 1984 2160 328 "GPIO\[32\]" "" } { 328 1984 2160 344 "GPIO\[33\]" "" } { 1088 688 864 1104 "GPIO\[8\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1406007026414 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "GPIO_2_IN\[2..0\] " "Not all bits in bus \"GPIO_2_IN\[2..0\]\" are used" {  } { { "Block3.bdf" "" { Schematic "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/Block3.bdf" { { 344 168 344 360 "GPIO_2_IN\[0\]" "" } { 296 -72 104 312 "GPIO_2_IN\[2\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1406007026414 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "GPIO\[5\] " "Pin \"GPIO\[5\]\" is missing source" {  } { { "Block3.bdf" "" { Schematic "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/Block3.bdf" { { 1072 688 864 1088 "GPIO\[5\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1406007026414 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "GPIO\[4\] " "Pin \"GPIO\[4\]\" is missing source" {  } { { "Block3.bdf" "" { Schematic "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/Block3.bdf" { { 1040 688 864 1056 "GPIO\[4\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1406007026414 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "GPIO\[6\] " "Pin \"GPIO\[6\]\" is missing source" {  } { { "Block3.bdf" "" { Schematic "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/Block3.bdf" { { 1056 688 864 1072 "GPIO\[6\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1406007026414 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "GPIO\[8\] " "Pin \"GPIO\[8\]\" is missing source" {  } { { "Block3.bdf" "" { Schematic "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/Block3.bdf" { { 1088 688 864 1104 "GPIO\[8\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1406007026414 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GPIO_2_IN\[2\] " "Pin \"GPIO_2_IN\[2\]\" not connected" {  } { { "Block3.bdf" "" { Schematic "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/Block3.bdf" { { 296 -72 104 312 "GPIO_2_IN\[2\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1406007026414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SpiSlave SpiSlave:inst2 " "Elaborating entity \"SpiSlave\" for hierarchy \"SpiSlave:inst2\"" {  } { { "Block3.bdf" "inst2" { Schematic "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/Block3.bdf" { { 304 344 664 416 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007026414 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 SpiSlave.v(24) " "Verilog HDL assignment warning at SpiSlave.v(24): truncated value with size 32 to match size of target (16)" {  } { { "SpiSlave.v" "" { Text "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/SpiSlave.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1406007026414 "|Block3|SpiSlave:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SpiSlave.v(43) " "Verilog HDL assignment warning at SpiSlave.v(43): truncated value with size 32 to match size of target (1)" {  } { { "SpiSlave.v" "" { Text "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/SpiSlave.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1406007026414 "|Block3|SpiSlave:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Md5BruteForcer Md5BruteForcer:inst4 " "Elaborating entity \"Md5BruteForcer\" for hierarchy \"Md5BruteForcer:inst4\"" {  } { { "Block3.bdf" "inst4" { Schematic "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/Block3.bdf" { { 240 1112 1328 352 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007026430 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "Md5BruteForcer.v(175) " "Verilog HDL Case Statement warning at Md5BruteForcer.v(175): can't check case statement for completeness because the case expression has too many possible states" {  } { { "Md5BruteForcer.v" "" { Text "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/Md5BruteForcer.v" 175 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1406007026523 "|Block3|Md5BruteForcer:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Md5PrintableChunkGenerator Md5BruteForcer:inst4\|Md5PrintableChunkGenerator:g " "Elaborating entity \"Md5PrintableChunkGenerator\" for hierarchy \"Md5BruteForcer:inst4\|Md5PrintableChunkGenerator:g\"" {  } { { "Md5BruteForcer.v" "g" { Text "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/Md5BruteForcer.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027664 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Md5PrintableChunkGenerator.v(62) " "Verilog HDL assignment warning at Md5PrintableChunkGenerator.v(62): truncated value with size 32 to match size of target (8)" {  } { { "Md5PrintableChunkGenerator.v" "" { Text "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/Md5PrintableChunkGenerator.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1406007027695 "|Block3|Md5BruteForcer:inst4|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Md5PrintableChunkGenerator.v(74) " "Verilog HDL assignment warning at Md5PrintableChunkGenerator.v(74): truncated value with size 32 to match size of target (8)" {  } { { "Md5PrintableChunkGenerator.v" "" { Text "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/Md5PrintableChunkGenerator.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1406007027695 "|Block3|Md5BruteForcer:inst4|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Md5PrintableChunkGenerator.v(86) " "Verilog HDL assignment warning at Md5PrintableChunkGenerator.v(86): truncated value with size 32 to match size of target (8)" {  } { { "Md5PrintableChunkGenerator.v" "" { Text "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/Md5PrintableChunkGenerator.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1406007027695 "|Block3|Md5BruteForcer:inst4|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Md5PrintableChunkGenerator.v(98) " "Verilog HDL assignment warning at Md5PrintableChunkGenerator.v(98): truncated value with size 32 to match size of target (8)" {  } { { "Md5PrintableChunkGenerator.v" "" { Text "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/Md5PrintableChunkGenerator.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1406007027695 "|Block3|Md5BruteForcer:inst4|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Md5PrintableChunkGenerator.v(110) " "Verilog HDL assignment warning at Md5PrintableChunkGenerator.v(110): truncated value with size 32 to match size of target (8)" {  } { { "Md5PrintableChunkGenerator.v" "" { Text "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/Md5PrintableChunkGenerator.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1406007027695 "|Block3|Md5BruteForcer:inst4|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Md5PrintableChunkGenerator.v(122) " "Verilog HDL assignment warning at Md5PrintableChunkGenerator.v(122): truncated value with size 32 to match size of target (8)" {  } { { "Md5PrintableChunkGenerator.v" "" { Text "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/Md5PrintableChunkGenerator.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1406007027695 "|Block3|Md5BruteForcer:inst4|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Md5PrintableChunkGenerator.v(134) " "Verilog HDL assignment warning at Md5PrintableChunkGenerator.v(134): truncated value with size 32 to match size of target (8)" {  } { { "Md5PrintableChunkGenerator.v" "" { Text "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/Md5PrintableChunkGenerator.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1406007027695 "|Block3|Md5BruteForcer:inst4|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Md5PrintableChunkGenerator.v(146) " "Verilog HDL assignment warning at Md5PrintableChunkGenerator.v(146): truncated value with size 32 to match size of target (8)" {  } { { "Md5PrintableChunkGenerator.v" "" { Text "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/Md5PrintableChunkGenerator.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1406007027695 "|Block3|Md5BruteForcer:inst4|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Md5PrintableChunkGenerator.v(158) " "Verilog HDL assignment warning at Md5PrintableChunkGenerator.v(158): truncated value with size 32 to match size of target (8)" {  } { { "Md5PrintableChunkGenerator.v" "" { Text "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/Md5PrintableChunkGenerator.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1406007027695 "|Block3|Md5BruteForcer:inst4|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Md5PrintableChunkGenerator.v(170) " "Verilog HDL assignment warning at Md5PrintableChunkGenerator.v(170): truncated value with size 32 to match size of target (8)" {  } { { "Md5PrintableChunkGenerator.v" "" { Text "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/Md5PrintableChunkGenerator.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1406007027695 "|Block3|Md5BruteForcer:inst4|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Md5PrintableChunkGenerator.v(182) " "Verilog HDL assignment warning at Md5PrintableChunkGenerator.v(182): truncated value with size 32 to match size of target (8)" {  } { { "Md5PrintableChunkGenerator.v" "" { Text "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/Md5PrintableChunkGenerator.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1406007027695 "|Block3|Md5BruteForcer:inst4|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Md5PrintableChunkGenerator.v(194) " "Verilog HDL assignment warning at Md5PrintableChunkGenerator.v(194): truncated value with size 32 to match size of target (8)" {  } { { "Md5PrintableChunkGenerator.v" "" { Text "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/Md5PrintableChunkGenerator.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1406007027695 "|Block3|Md5BruteForcer:inst4|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Md5PrintableChunkGenerator.v(206) " "Verilog HDL assignment warning at Md5PrintableChunkGenerator.v(206): truncated value with size 32 to match size of target (8)" {  } { { "Md5PrintableChunkGenerator.v" "" { Text "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/Md5PrintableChunkGenerator.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1406007027695 "|Block3|Md5BruteForcer:inst4|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Md5PrintableChunkGenerator.v(218) " "Verilog HDL assignment warning at Md5PrintableChunkGenerator.v(218): truncated value with size 32 to match size of target (8)" {  } { { "Md5PrintableChunkGenerator.v" "" { Text "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/Md5PrintableChunkGenerator.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1406007027695 "|Block3|Md5BruteForcer:inst4|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Md5PrintableChunkGenerator.v(230) " "Verilog HDL assignment warning at Md5PrintableChunkGenerator.v(230): truncated value with size 32 to match size of target (8)" {  } { { "Md5PrintableChunkGenerator.v" "" { Text "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/Md5PrintableChunkGenerator.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1406007027695 "|Block3|Md5BruteForcer:inst4|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Md5PrintableChunkGenerator.v(242) " "Verilog HDL assignment warning at Md5PrintableChunkGenerator.v(242): truncated value with size 32 to match size of target (8)" {  } { { "Md5PrintableChunkGenerator.v" "" { Text "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/Md5PrintableChunkGenerator.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1406007027695 "|Block3|Md5BruteForcer:inst4|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Md5PrintableChunkGenerator.v(252) " "Verilog HDL assignment warning at Md5PrintableChunkGenerator.v(252): truncated value with size 32 to match size of target (8)" {  } { { "Md5PrintableChunkGenerator.v" "" { Text "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/Md5PrintableChunkGenerator.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1406007027695 "|Block3|Md5BruteForcer:inst4|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Md5PrintableChunkGenerator.v(260) " "Verilog HDL assignment warning at Md5PrintableChunkGenerator.v(260): truncated value with size 32 to match size of target (8)" {  } { { "Md5PrintableChunkGenerator.v" "" { Text "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/Md5PrintableChunkGenerator.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1406007027695 "|Block3|Md5BruteForcer:inst4|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Md5PrintableChunkGenerator.v(268) " "Verilog HDL assignment warning at Md5PrintableChunkGenerator.v(268): truncated value with size 32 to match size of target (8)" {  } { { "Md5PrintableChunkGenerator.v" "" { Text "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/Md5PrintableChunkGenerator.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1406007027695 "|Block3|Md5BruteForcer:inst4|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Md5PrintableChunkGenerator.v(276) " "Verilog HDL assignment warning at Md5PrintableChunkGenerator.v(276): truncated value with size 32 to match size of target (8)" {  } { { "Md5PrintableChunkGenerator.v" "" { Text "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/Md5PrintableChunkGenerator.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1406007027695 "|Block3|Md5BruteForcer:inst4|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Md5PrintableChunkGenerator.v(284) " "Verilog HDL assignment warning at Md5PrintableChunkGenerator.v(284): truncated value with size 32 to match size of target (8)" {  } { { "Md5PrintableChunkGenerator.v" "" { Text "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/Md5PrintableChunkGenerator.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1406007027695 "|Block3|Md5BruteForcer:inst4|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Md5PrintableChunkGenerator.v(292) " "Verilog HDL assignment warning at Md5PrintableChunkGenerator.v(292): truncated value with size 32 to match size of target (8)" {  } { { "Md5PrintableChunkGenerator.v" "" { Text "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/Md5PrintableChunkGenerator.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1406007027695 "|Block3|Md5BruteForcer:inst4|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Md5PrintableChunkGenerator.v(300) " "Verilog HDL assignment warning at Md5PrintableChunkGenerator.v(300): truncated value with size 32 to match size of target (8)" {  } { { "Md5PrintableChunkGenerator.v" "" { Text "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/Md5PrintableChunkGenerator.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1406007027695 "|Block3|Md5BruteForcer:inst4|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Md5PrintableChunkGenerator.v(308) " "Verilog HDL assignment warning at Md5PrintableChunkGenerator.v(308): truncated value with size 32 to match size of target (8)" {  } { { "Md5PrintableChunkGenerator.v" "" { Text "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/Md5PrintableChunkGenerator.v" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1406007027695 "|Block3|Md5BruteForcer:inst4|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Md5PrintableChunkGenerator.v(316) " "Verilog HDL assignment warning at Md5PrintableChunkGenerator.v(316): truncated value with size 32 to match size of target (8)" {  } { { "Md5PrintableChunkGenerator.v" "" { Text "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/Md5PrintableChunkGenerator.v" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1406007027695 "|Block3|Md5BruteForcer:inst4|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Md5PrintableChunkGenerator.v(324) " "Verilog HDL assignment warning at Md5PrintableChunkGenerator.v(324): truncated value with size 32 to match size of target (8)" {  } { { "Md5PrintableChunkGenerator.v" "" { Text "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/Md5PrintableChunkGenerator.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1406007027695 "|Block3|Md5BruteForcer:inst4|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Md5PrintableChunkGenerator.v(332) " "Verilog HDL assignment warning at Md5PrintableChunkGenerator.v(332): truncated value with size 32 to match size of target (8)" {  } { { "Md5PrintableChunkGenerator.v" "" { Text "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/Md5PrintableChunkGenerator.v" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1406007027695 "|Block3|Md5BruteForcer:inst4|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Md5PrintableChunkGenerator.v(340) " "Verilog HDL assignment warning at Md5PrintableChunkGenerator.v(340): truncated value with size 32 to match size of target (8)" {  } { { "Md5PrintableChunkGenerator.v" "" { Text "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/Md5PrintableChunkGenerator.v" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1406007027695 "|Block3|Md5BruteForcer:inst4|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Md5PrintableChunkGenerator.v(348) " "Verilog HDL assignment warning at Md5PrintableChunkGenerator.v(348): truncated value with size 32 to match size of target (8)" {  } { { "Md5PrintableChunkGenerator.v" "" { Text "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/Md5PrintableChunkGenerator.v" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1406007027695 "|Block3|Md5BruteForcer:inst4|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Md5PrintableChunkGenerator.v(356) " "Verilog HDL assignment warning at Md5PrintableChunkGenerator.v(356): truncated value with size 32 to match size of target (8)" {  } { { "Md5PrintableChunkGenerator.v" "" { Text "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/Md5PrintableChunkGenerator.v" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1406007027695 "|Block3|Md5BruteForcer:inst4|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Md5PrintableChunkGenerator.v(364) " "Verilog HDL assignment warning at Md5PrintableChunkGenerator.v(364): truncated value with size 32 to match size of target (8)" {  } { { "Md5PrintableChunkGenerator.v" "" { Text "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/Md5PrintableChunkGenerator.v" 364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1406007027695 "|Block3|Md5BruteForcer:inst4|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Md5PrintableChunkGenerator.v(372) " "Verilog HDL assignment warning at Md5PrintableChunkGenerator.v(372): truncated value with size 32 to match size of target (8)" {  } { { "Md5PrintableChunkGenerator.v" "" { Text "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/Md5PrintableChunkGenerator.v" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1406007027695 "|Block3|Md5BruteForcer:inst4|Md5PrintableChunkGenerator:g"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:inst " "Elaborating entity \"pll\" for hierarchy \"pll:inst\"" {  } { { "Block3.bdf" "inst" { Schematic "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/Block3.bdf" { { -24 768 1008 160 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:inst\|altpll:altpll_component\"" {  } { { "pll.vhd" "altpll_component" { Text "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/pll.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027742 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:inst\|altpll:altpll_component\"" {  } { { "pll.vhd" "" { Text "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/pll.vhd" 149 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1406007027742 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:inst\|altpll:altpll_component " "Instantiated megafunction \"pll:inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 15625 " "Parameter \"clk0_divide_by\" = \"15625\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 3 " "Parameter \"clk0_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027758 ""}  } { { "pll.vhd" "" { Text "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/pll.vhd" 149 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1406007027758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll2.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll2 " "Found entity 1: pll_altpll2" {  } { { "db/pll_altpll2.v" "" { Text "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/db/pll_altpll2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1406007027836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1406007027836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll2 pll:inst\|altpll:altpll_component\|pll_altpll2:auto_generated " "Elaborating entity \"pll_altpll2\" for hierarchy \"pll:inst\|altpll:altpll_component\|pll_altpll2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CrossDomainBuffer CrossDomainBuffer:inst6 " "Elaborating entity \"CrossDomainBuffer\" for hierarchy \"CrossDomainBuffer:inst6\"" {  } { { "Block3.bdf" "inst6" { Schematic "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/Block3.bdf" { { 288 888 1056 400 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LiquidCrystalDisplay LiquidCrystalDisplay:inst5 " "Elaborating entity \"LiquidCrystalDisplay\" for hierarchy \"LiquidCrystalDisplay:inst5\"" {  } { { "Block3.bdf" "inst5" { Schematic "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/Block3.bdf" { { 224 1792 1984 400 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027836 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 LiquidCrystalDisplay.v(120) " "Verilog HDL assignment warning at LiquidCrystalDisplay.v(120): truncated value with size 32 to match size of target (3)" {  } { { "LiquidCrystalDisplay.v" "" { Text "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/LiquidCrystalDisplay.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1406007027852 "|Block3|LiquidCrystalDisplay:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Delay LiquidCrystalDisplay:inst5\|Delay:powerDelay " "Elaborating entity \"Delay\" for hierarchy \"LiquidCrystalDisplay:inst5\|Delay:powerDelay\"" {  } { { "LiquidCrystalDisplay.v" "powerDelay" { Text "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/LiquidCrystalDisplay.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Delay LiquidCrystalDisplay:inst5\|Delay:wakeupDelay " "Elaborating entity \"Delay\" for hierarchy \"LiquidCrystalDisplay:inst5\|Delay:wakeupDelay\"" {  } { { "LiquidCrystalDisplay.v" "wakeupDelay" { Text "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/LiquidCrystalDisplay.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Delay LiquidCrystalDisplay:inst5\|Delay:pulseDelay " "Elaborating entity \"Delay\" for hierarchy \"LiquidCrystalDisplay:inst5\|Delay:pulseDelay\"" {  } { { "LiquidCrystalDisplay.v" "pulseDelay" { Text "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/LiquidCrystalDisplay.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LcdLineWriter LcdLineWriter:inst9 " "Elaborating entity \"LcdLineWriter\" for hierarchy \"LcdLineWriter:inst9\"" {  } { { "Block3.bdf" "inst9" { Schematic "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/Block3.bdf" { { 240 1560 1736 352 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027883 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LcdLineWriter.v(43) " "Verilog HDL assignment warning at LcdLineWriter.v(43): truncated value with size 32 to match size of target (8)" {  } { { "LcdLineWriter.v" "" { Text "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/LcdLineWriter.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1406007027883 "|Block3|LcdLineWriter:inst9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LcdLineWriter.v(45) " "Verilog HDL assignment warning at LcdLineWriter.v(45): truncated value with size 32 to match size of target (8)" {  } { { "LcdLineWriter.v" "" { Text "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/LcdLineWriter.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1406007027883 "|Block3|LcdLineWriter:inst9"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "charArray\[16..63\] 0 LcdLineWriter.v(13) " "Net \"charArray\[16..63\]\" at LcdLineWriter.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "LcdLineWriter.v" "" { Text "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/LcdLineWriter.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1406007027883 "|Block3|LcdLineWriter:inst9"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "md5 Md5AsyncCore " "Node instance \"md5\" instantiates undefined entity \"Md5AsyncCore\"" {  } { { "Md5BruteForcer.v" "md5" { Text "C:/work/fpga/DE0-Nano/DE0-Nano_V.1.2.0_CDROM/Tools/DE0_Nano_SystemBuilder/bin/CodeGenerated/DE0_NANO/DE0_NANO/Md5BruteForcer.v" 49 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1406007027883 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  47 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 47 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "589 " "Peak virtual memory: 589 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1406007028023 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jul 22 01:30:28 2014 " "Processing ended: Tue Jul 22 01:30:28 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1406007028023 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1406007028023 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1406007028023 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1406007028023 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 47 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 47 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1406007028602 ""}
