AArch64 CoRR+posw4w0+w0
"Rfew0w4 PosRRw4w0 Frew0w0"
Cycle=Frew0w0 Rfew0w4 PosRRw4w0
Relax=
Safe=Rfew0P Frew0P PosRRw4P
Prefetch=
Com=Rf Fr
Orig=Rfew0w4 PosRRw4w0 Frew0w0
{
uint64_t x; uint64_t 1:X3; uint64_t 1:X2; uint64_t 1:X0;

0:X0=0x1010101; 0:X1=x;
1:X1=x;
}
 P0          | P1             ;
 STR W0,[X1] | LDR W0,[X1,#4] ;
             | LDR W2,[X1]    ;
             | LDR X3,[X1]    ;
locations [x;1:X3;1:X0;1:X2;]
