$date
	Fri Nov 29 17:13:39 2019
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module SimonControlTest $end
$var wire 3 ! mode_leds [2:0] $end
$var wire 1 " input_led_pattern $end
$var wire 1 # increment_n $end
$var wire 1 $ increment_i $end
$var wire 1 % clear_i $end
$var reg 1 & clk $end
$var reg 1 ' rst $end
$var reg 1 ( seq_remain $end
$var reg 1 ) valid_input $end
$var reg 1 * valid_repeat $end
$scope module ctrl $end
$var wire 1 & clk $end
$var wire 1 ' rst $end
$var wire 1 ( seq_remain $end
$var wire 1 ) valid_input $end
$var wire 1 * valid_repeat $end
$var reg 1 % clear_i $end
$var reg 1 $ increment_i $end
$var reg 1 # increment_n $end
$var reg 1 " input_led_pattern $end
$var reg 3 + mode_leds [2:0] $end
$var reg 2 , next_state [1:0] $end
$var reg 2 - state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx -
bx ,
bx +
0*
0)
0(
0'
0&
x%
0$
0#
x"
bx !
$end
#10
1'
#30
b0 ,
b1 !
b1 +
1"
0%
b0 -
1&
#40
0&
#60
0'
#100
1&
#110
0&
#130
1#
1%
b1 ,
1)
#150
b10 ,
b10 !
b10 +
0"
0#
b1 -
1&
#160
0&
#180
1$
0%
b1 ,
1(
#200
1&
#210
0&
#230
b10 ,
0$
1%
0(
#250
b100 !
b100 +
1"
b11 ,
b10 -
1&
#260
0&
#280
b11 ,
1$
1(
#300
0%
b10 ,
1*
#320
1&
#330
0&
#350
b0 ,
0$
0(
#370
b0 ,
0)
#390
b1 !
b1 +
b0 -
1&
#400
0&
#410
