#CREATETIME 26-Sep-90 9:48:49 ;

#SAVETIME 26-Sep-90 19:48:09 ;

DESIGN CHIPA ;
UNITS DISTANCE MICRONS 100 ;


DIEAREA ( 0 0 ) ( 95520 341760 ) ;

SITE IO 95040 480 S DO 1 BY 946 STEP 360 360 ;
SITE IO 0 480 N DO 1 BY 946 STEP 360 360 ;
SITE IO 480 0 W DO 262 BY 1 STEP 360 360 ;
SITE IO 480 341280 E DO 262 BY 1 STEP 360 360 ;
SITE CORE 720 6240 N DO 194 BY 1 STEP 480 3680 ;
SITE CORE 720 16320 FS DO 194 BY 1 STEP 480 3680 ;
SITE CORE 720 25440 N DO 194 BY 1 STEP 480 3680 ;
SITE CORE 720 35040 FS DO 194 BY 1 STEP 480 3680 ;
SITE CORE 720 44640 N DO 194 BY 1 STEP 480 3680 ;
SITE CORE 720 53760 FS DO 194 BY 1 STEP 480 3680 ;
SITE CORE 720 63840 N DO 194 BY 1 STEP 480 3680 ;
SITE CORE 720 72960 FS DO 182 BY 1 STEP 480 3680 ;
SITE CORE 720 83040 N DO 182 BY 1 STEP 480 3680 ;
SITE CORE 720 92640 FS DO 182 BY 1 STEP 480 3680 ;
SITE CORE 720 102240 N DO 182 BY 1 STEP 480 3680 ;
SITE CORE 720 111360 FS DO 182 BY 1 STEP 480 3680 ;
SITE CORE 720 121440 N DO 182 BY 1 STEP 480 3680 ;
SITE CORE 720 130560 FS DO 194 BY 1 STEP 480 3680 ;
SITE CORE 720 140640 N DO 194 BY 1 STEP 480 3680 ;
SITE CORE 720 149280 FS DO 194 BY 1 STEP 480 3680 ;
SITE CORE 720 159840 N DO 194 BY 1 STEP 480 3680 ;
SITE CORE 720 168960 FS DO 194 BY 1 STEP 480 3680 ;
SITE CORE 720 179040 N DO 194 BY 1 STEP 480 3680 ;
SITE CORE 720 188640 FS DO 194 BY 1 STEP 480 3680 ;
SITE CORE 720 198240 N DO 194 BY 1 STEP 480 3680 ;
SITE CORE 720 206880 FS DO 194 BY 1 STEP 480 3680 ;
SITE CORE 720 217440 N DO 191 BY 1 STEP 480 3680 ;
SITE CORE 720 226080 FS DO 194 BY 1 STEP 480 3680 ;
SITE CORE 720 236640 N DO 191 BY 1 STEP 480 3680 ;
SITE CORE 720 255840 FS DO 194 BY 1 STEP 480 3680 ;
SITE CORE 720 265440 N DO 194 BY 1 STEP 480 3680 ;
SITE CORE 720 274560 FS DO 194 BY 1 STEP 480 3680 ;
SITE CORE 720 284640 N DO 194 BY 1 STEP 480 3680 ;
SITE CORE 720 292800 FS DO 194 BY 1 STEP 480 3680 ;
SITE CORE 720 303840 N DO 194 BY 1 STEP 480 3680 ;
SITE CORE 720 312480 FS DO 194 BY 1 STEP 480 3680 ;
SITE CORE 720 323040 N DO 194 BY 1 STEP 480 3680 ;
SITE CORE 720 332160 FS DO 194 BY 1 STEP 480 3680 ;
TRACKS Y 160 DO 712 STEP 480 LAYER MET1 MET2 ;
TRACKS X 0 DO 198 STEP 480 LAYER MET1 MET2 ;
TRACKS X 95224 DO 1 STEP 480 LAYER MET1 MET2 ;
GCELLGRID Y 0 DO 1 STEP 0 ;
GCELLGRID Y 6400 DO 1 STEP 0 ;
GCELLGRID Y 9760 DO 1 STEP 0 ;
GCELLGRID Y 16480 DO 1 STEP 0 ;
GCELLGRID Y 19840 DO 1 STEP 0 ;
GCELLGRID Y 25600 DO 1 STEP 0 ;
GCELLGRID Y 28960 DO 1 STEP 0 ;
GCELLGRID Y 35200 DO 1 STEP 0 ;
GCELLGRID Y 38560 DO 1 STEP 0 ;
GCELLGRID Y 44800 DO 1 STEP 0 ;
GCELLGRID Y 48160 DO 1 STEP 0 ;
GCELLGRID Y 53920 DO 1 STEP 0 ;
GCELLGRID Y 57280 DO 1 STEP 0 ;
GCELLGRID Y 64000 DO 1 STEP 0 ;
GCELLGRID Y 67360 DO 1 STEP 0 ;
GCELLGRID Y 73120 DO 1 STEP 0 ;
GCELLGRID Y 76520 DO 1 STEP 0 ;
GCELLGRID Y 83200 DO 1 STEP 0 ;
GCELLGRID Y 86560 DO 1 STEP 0 ;
GCELLGRID Y 92800 DO 1 STEP 0 ;
GCELLGRID Y 96160 DO 1 STEP 0 ;
GCELLGRID Y 102400 DO 1 STEP 0 ;
GCELLGRID Y 105760 DO 1 STEP 0 ;
GCELLGRID Y 111520 DO 1 STEP 0 ;
GCELLGRID Y 114820 DO 1 STEP 0 ;
GCELLGRID Y 121600 DO 1 STEP 0 ;
GCELLGRID Y 124960 DO 1 STEP 0 ;
GCELLGRID Y 130720 DO 1 STEP 0 ;
GCELLGRID Y 131040 DO 1 STEP 0 ;
GCELLGRID Y 140800 DO 1 STEP 0 ;
GCELLGRID Y 144160 DO 1 STEP 0 ;
GCELLGRID Y 149440 DO 1 STEP 0 ;
GCELLGRID Y 152760 DO 1 STEP 0 ;
GCELLGRID Y 160000 DO 1 STEP 0 ;
GCELLGRID Y 163360 DO 1 STEP 0 ;
GCELLGRID Y 169120 DO 1 STEP 0 ;
GCELLGRID Y 172520 DO 1 STEP 0 ;
GCELLGRID Y 179200 DO 1 STEP 0 ;
GCELLGRID Y 182560 DO 1 STEP 0 ;
GCELLGRID Y 188800 DO 1 STEP 0 ;
GCELLGRID Y 192160 DO 1 STEP 0 ;
GCELLGRID Y 198400 DO 1 STEP 0 ;
GCELLGRID Y 201760 DO 1 STEP 0 ;
GCELLGRID Y 207040 DO 1 STEP 0 ;
GCELLGRID Y 210400 DO 1 STEP 0 ;
GCELLGRID Y 217600 DO 1 STEP 0 ;
GCELLGRID Y 220960 DO 1 STEP 0 ;
GCELLGRID Y 226240 DO 1 STEP 0 ;
GCELLGRID Y 229600 DO 1 STEP 0 ;
GCELLGRID Y 236800 DO 1 STEP 0 ;
GCELLGRID Y 240160 DO 1 STEP 0 ;
GCELLGRID Y 256000 DO 1 STEP 0 ;
GCELLGRID Y 259360 DO 1 STEP 0 ;
GCELLGRID Y 265600 DO 1 STEP 0 ;
GCELLGRID Y 268960 DO 1 STEP 0 ;
GCELLGRID Y 274720 DO 1 STEP 0 ;
GCELLGRID Y 278080 DO 1 STEP 0 ;
GCELLGRID Y 284800 DO 1 STEP 0 ;
GCELLGRID Y 288160 DO 1 STEP 0 ;
GCELLGRID Y 292960 DO 1 STEP 0 ;
GCELLGRID Y 296320 DO 1 STEP 0 ;
GCELLGRID Y 304000 DO 1 STEP 0 ;
GCELLGRID Y 307360 DO 1 STEP 0 ;
GCELLGRID Y 312640 DO 1 STEP 0 ;
GCELLGRID Y 316000 DO 1 STEP 0 ;
GCELLGRID Y 323200 DO 1 STEP 0 ;
GCELLGRID Y 326560 DO 1 STEP 0 ;
GCELLGRID Y 332320 DO 1 STEP 0 ;
GCELLGRID Y 335820 DO 1 STEP 0 ;
GCELLGRID Y 341760 DO 1 STEP 0 ;
GCELLGRID X 240 DO 10 STEP 4800 ;
GCELLGRID X 47760 DO 11 STEP 4800 ;
GCELLGRID X 0 DO 1 STEP 0 ;
GCELLGRID X 95520 DO 1 STEP 0 ;

VIAS 3 ;

- BIGM1M2 + RECT MET1 ( -170 -170 ) ( 170 170 ) + RECT VIA ( -70 -70 ) ( 70 70 )
+ RECT MET2 ( -160 -160 ) ( 160 160 ) ;
- M1M2 + RECT MET1 ( -170 -170 ) ( 170 170 ) + RECT VIA ( -70 -70 ) ( 70 70 ) +
RECT MET2 ( -160 -160 ) ( 160 160 ) ;
- PMET1 + RECT MET1 ( -140 -140 ) ( 140 140 ) + RECT CONT ( -60 -60 ) ( 60 60 )
+ RECT POLY ( -140 -140 ) ( 140 140 ) ;
END VIAS

COMPONENTS 10 ;

- /INV1 		DUMMY_1 ;
- /INV2 		DUMMY_1 ;
- /NAND1 		DUMMY_2 ;
- /NAND2 		DUMMY_2 ;
- /INV3 		DUMMY_1 ;
#
#  BOTTOM SIDE PADS
#
#
- PAD_VCC IOCELL + FIXED ( 3840 0 ) W ;
- PAD_VSS IOCELL + FIXED ( 95040 149280 ) N ;
- PAD_01  IOCELL + FIXED ( 95040 240000 ) N ;
- PAD_02  IOCELL + FIXED ( 0 140000 ) N ;
- PAD_03  IOCELL + FIXED ( 0 250000 ) N ;
#
#- POWER        BLOCK ;
#- TIE          FEED ;
END COMPONENTS

SPECIALNETS 2 ;

- VCC ( PAD_VCC IN ) ( /INV1 VCC ) ( /INV2 VCC ) ( /NAND1 VCC ) ( /NAND2 VCC ) 
( /INV3 VCC ) ;
- VSS ( PAD_VSS IN ) ( /INV1 VSS ) ( /INV2 VSS ) ( /NAND1 VSS ) ( /NAND2 VSS ) 
( /INV3 VSS ) ;
END SPECIALNETS

NETS 7 ;

- INP1 ( PAD_01 IN ) ( /INV1 I ) ;
- INP2 ( PAD_02 IN ) ( /INV2 I ) ( /INV3 I ) ; 
- SIG1 ( /INV1 O ) ( /NAND1 I1 ) ;
- SIG2 ( /INV2 O ) ( /NAND1 I2 ) ;
- SIG3 ( /NAND1 O ) ( /NAND2 I1 ) ;
- SIG4 ( /INV3 O ) ( /NAND2 I2 ) ;
- OUT1 ( /NAND2 O ) ( PAD_03 IN ) ;
END NETS

CONSTRAINTS 0 ;

END CONSTRAINTS

END DESIGN 
