module schet10(clk, _rst, n_clk);

input logic clk, _rst;
logic [3:0] Q;
output logic n_clk;


always_ff @(posedge clk, negedge _rst) begin
if (!_rst) Q <= 0;
else if (Q != 10) Q <= Q+1;
else Q <= 0;
end

assign n_clk = (Q=10) ? 1 : 0;