/*******************************************************************************
Copyright (C) Marvell International Ltd. and its affiliates

This software file (the "File") is owned and distributed by Marvell 
International Ltd. and/or its affiliates ("Marvell") under the following
alternative licensing terms.  Once you have made an election to distribute the
File under one of the following license alternatives, please (i) delete this
introductory statement regarding license alternatives, (ii) delete the two
license alternatives that you have not elected to use and (iii) preserve the
Marvell copyright notice above.

********************************************************************************
Marvell Commercial License Option

If you received this File from Marvell and you have entered into a commercial
license agreement (a "Commercial License") with Marvell, the File is licensed
to you under the terms of the applicable Commercial License.

********************************************************************************
Marvell GPL License Option

If you received this File from Marvell, you may opt to use, redistribute and/or 
modify this File in accordance with the terms and conditions of the General 
Public License Version 2, June 1991 (the "GPL License"), a copy of which is 
available along with the File in the license.txt file or by writing to the Free 
Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or 
on the worldwide web at http://www.gnu.org/licenses/gpl.txt. 

THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED 
WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY 
DISCLAIMED.  The GPL License provides additional details about this warranty 
disclaimer.
********************************************************************************
Marvell BSD License Option

If you received this File from Marvell, you may opt to use, redistribute and/or 
modify this File under the following licensing terms. 
Redistribution and use in source and binary forms, with or without modification, 
are permitted provided that the following conditions are met:

    *   Redistributions of source code must retain the above copyright notice,
	    this list of conditions and the following disclaimer. 

    *   Redistributions in binary form must reproduce the above copyright
        notice, this list of conditions and the following disclaimer in the
        documentation and/or other materials provided with the distribution. 

    *   Neither the name of Marvell nor the names of its contributors may be 
        used to endorse or promote products derived from this software without 
        specific prior written permission. 
    
THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR 
ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
********************************************************************************
* eventsCauseTypes.h
*
* DESCRIPTION:
*       This file includes all different hardware driven Event types
*
* DEPENDENCIES:
*       None.
*
* FILE REVISION NUMBER:
*       $Revision: 1.1.1.1 $
*
*******************************************************************************/
#ifndef __tapiEventsCauseTypesh
#define __tapiEventsCauseTypesh

/* Number of different interrupt causes.    */
#define GT_NUM_OF_INT_CAUSE     GT_T52_LAST_INT
/* Maximum interrupts number in system per PP   */
#define     PP_INTERRUPT_MAX_NUM        GT_NUM_OF_INT_CAUSE


/*
 * Typedef: enum GT_TWIST12_INT_CAUSE
 *
 * Description: All interrupt cause indexes, to be used for interrupts handling,
 *              and parameters change.
 *
 * NOTE : If needed, new interrupt bits can replace the XXX_RES_i bits, in case
 *        that these bits fall into the same cause registers.
 *
 * Comment:
 *      Please see the description of each of the following interrupt event
 *      cause registers in the packet processor datasheet.
 */
typedef enum
{
    /* Summary and PCI interrupts   */
    /* Indexes 0 - 31               */
    GT_T12_SUM_RES_0                       = 0,
    GT_T12_MAS_READ_ERR,
    GT_T12_SLV_WRITE_ERR,
    GT_T12_MAS_WRITE_ERR,
    GT_T12_ADDR_ERR,
    GT_T12_MAS_ABORT,
    GT_T12_TARGET_ABORT,
    GT_T12_SLV_RD_ERR,
    GT_T12_RETRY_CNTR,
    GT_T12_SUM_RES_9,
    GT_T12_SUM_RES_10,
    GT_T12_SUM_RES_11,
    GT_T12_SUM_RES_12,
    GT_T12_SUM_RES_13,
    GT_T12_SUM_RES_14,
    GT_T12_SUM_RES_15,
    GT_T12_SUM_RES_16,
    GT_T12_SUM_RES_17,
    GT_T12_SUM_RES_18,
    GT_T12_SUM_RES_19,
    GT_T12_SUM_RES_20,
    GT_T12_SUM_RES_21,
    GT_T12_SUM_RES_22,
    GT_T12_SUM_RES_23,
    GT_T12_SUM_RES_24,
    GT_T12_SUM_RES_25,
    GT_T12_SUM_RES_26,
    GT_T12_SUM_RES_27,
    GT_T12_SUM_RES_28,
    GT_T12_SUM_RES_29,
    GT_T12_SUM_RES_30,
    GT_T12_SUM_RES_31,

    /* Ethernet Bridge interrupts   */
    /* Indexes 32 - 63              */
    GT_T12_ETH_RES_0,
    GT_T12_NA_FIFO_FULL,
    GT_T12_NUM_OF_HOPS_EXP,
    GT_T12_AGE_VIA_TRIG_END,
    GT_T12_NA_LRND,
    GT_T12_NA_NOT_LRND,
    GT_T12_MAC_TBL_READ_ECC_ERR,
    GT_T12_MG_ADDR_OUT_OF_RANGE,
    GT_T12_INGRESS_FILTER_PCKT,
    GT_T12_NA_NOT_LRND_SEC_BREECH,
    GT_T12_ETH_RES_10,
    GT_T12_ETH_RES_11,
    GT_T12_ETH_RES_12,
    GT_T12_ETH_RES_13,
    GT_T12_ETH_RES_14,
    GT_T12_ETH_RES_15,
    GT_T12_ETH_RES_16,
    GT_T12_ETH_RES_17,
    GT_T12_ETH_RES_18,
    GT_T12_ETH_RES_19,
    GT_T12_ETH_RES_20,
    GT_T12_ETH_RES_21,
    GT_T12_ETH_RES_22,
    GT_T12_ETH_RES_23,
    GT_T12_ETH_RES_24,
    GT_T12_ETH_RES_25,
    GT_T12_ETH_RES_26,
    GT_T12_ETH_RES_27,
    GT_T12_ETH_RES_28,
    GT_T12_ETH_RES_29,
    GT_T12_ETH_RES_30,
    GT_T12_ETH_RES_31,


    /* Lx Unit related interrupts           */
    /* Indexes 64 - 95                      */
    GT_T12_LX_RES_0,
    GT_T12_LB_ERR,
    GT_T12_LX_RES_2,
    GT_T12_LX_RES_3,
    GT_T12_CLH_ERR,
    GT_T12_FL_ERR,
    GT_T12_KEY_ERR,
    GT_T12_TC_2_RF_CNTR_ALRM,
    GT_T12_TC_2_RF_PLC_ALRM,
    GT_T12_TC_2_RF_TBL_ERR,
    GT_T12_CTRL_MEM_2_RF_ERR,
    GT_T12_TCB_CNTR,
    GT_T12_LX_RES_12,
    GT_T12_LX_RES_13,
    GT_T12_LX_RES_14,
    GT_T12_LX_RES_15,
    GT_T12_LX_RES_16,
    GT_T12_LX_RES_17,
    GT_T12_LX_RES_18,
    GT_T12_LX_RES_19,
    GT_T12_IPV4_MC_ERR,
    GT_T12_IPV4_LPM_ERR,
    GT_T12_IPV4_ROUTE_ERR,
    GT_T12_IPV4_CNTR,
    GT_T12_LX_RES_24,
    GT_T12_MPLS_ILM_ERR,
    GT_T12_MPLS_CNTR,
    GT_T12_LX_RES_27,
    GT_T12_LX_RES_28,
    GT_T12_LX_RES_29,
    GT_T12_LX_RES_30,
    GT_T12_L3_L7_ERR_ADDR,


    /* Buffer Management related interrupts */
    /* Indexes 96 - 127                     */
    GT_T12_BM_RES_0,
    GT_T12_PORT0_BUFF_FULL,
    GT_T12_PORT1_BUFF_FULL,
    GT_T12_PORT2_BUFF_FULL,
    GT_T12_PORT3_BUFF_FULL,
    GT_T12_PORT4_BUFF_FULL,
    GT_T12_PORT5_BUFF_FULL,
    GT_T12_PORT6_BUFF_FULL,
    GT_T12_PORT7_BUFF_FULL,
    GT_T12_PORT8_BUFF_FULL,
    GT_T12_PORT9_BUFF_FULL,
    GT_T12_PORT10_BUFF_FULL,
    GT_T12_PORT11_BUFF_FULL,
    GT_T12_BM_RES_13,
    GT_T12_LOCAL_RXBUFF_FULL,
    GT_T12_BM_RES_15,
    GT_T12_BM_RES_16,
    GT_T12_BM_RES_17,
    GT_T12_BM_RES_18,
    GT_T12_BM_RES_19,
    GT_T12_BM_RES_20,
    GT_T12_BM_RES_21,
    GT_T12_BM_ADDR_OUT_OF_RANGE,
    GT_T12_BM_RES_23,
    GT_T12_BM_RES_24,
    GT_T12_RX_MEM_READ_ECC_ERROR,
    GT_T12_BM_RES_26,
    GT_T12_VLT_ECC_ERR,
    GT_T12_BM_RES_28,
    GT_T12_BM_RES_29,
    GT_T12_BM_RES_30,
    GT_T12_BM_RES_31,

    /* MAC related interrupts               */
    /* Indexes 128 - 159                    */
    GT_T12_MAC0_RES_0,
    GT_T12_LINK_CHANGE_PORT0,
    GT_T12_LINK_CHANGE_PORT1,
    GT_T12_LINK_CHANGE_PORT2,
    GT_T12_LINK_CHANGE_PORT3,
    GT_T12_LINK_CHANGE_PORT4,
    GT_T12_LINK_CHANGE_PORT5,
    GT_T12_LINK_CHANGE_PORT6,
    GT_T12_LINK_CHANGE_PORT7,
    GT_T12_LINK_CHANGE_PORT8,
    GT_T12_LINK_CHANGE_PORT9,
    GT_T12_AN_COMPLETE_PORT0,
    GT_T12_AN_COMPLETE_PORT1,
    GT_T12_AN_COMPLETE_PORT2,
    GT_T12_AN_COMPLETE_PORT3,
    GT_T12_AN_COMPLETE_PORT4,
    GT_T12_AN_COMPLETE_PORT5,
    GT_T12_AN_COMPLETE_PORT6,
    GT_T12_AN_COMPLETE_PORT7,
    GT_T12_AN_COMPLETE_PORT8,
    GT_T12_AN_COMPLETE_PORT9,
    GT_T12_LINK_CHANGE_PORT10,
    GT_T12_LINK_CHANGE_PORT11,
    GT_T12_AN_COMPLETE_PORT10,
    GT_T12_AN_COMPLETE_PORT11,
    GT_T12_MAC0_RES_25,
    GT_T12_MAC0_RES_26,
    GT_T12_GPP_INTERRUPT1,
    GT_T12_GPP_INTERRUPT2,
    GT_T12_GPP_INTERRUPT3,
    GT_T12_MAC0_ADDR_OUT_OF_RANGE,
    GT_T12_COUNT_EXPIRED,


    /* Transmit Queues related interrupts   */
    /* Cause 0                              */
    /* Indexes 160 - 191                    */
    GT_T12_TXQ_RES_0,
    GT_T12_PORT0_WD_EXPIRED,
    GT_T12_PORT1_WD_EXPIRED,
    GT_T12_PORT2_WD_EXPIRED,
    GT_T12_PORT3_WD_EXPIRED,
    GT_T12_PORT4_WD_EXPIRED,
    GT_T12_PORT5_WD_EXPIRED,
    GT_T12_PORT6_WD_EXPIRED,
    GT_T12_PORT7_WD_EXPIRED,
    GT_T12_PORT8_WD_EXPIRED,
    GT_T12_PORT9_WD_EXPIRED,
    GT_T12_PORT0_FLUSH_OCCURS,
    GT_T12_PORT1_FLUSH_OCCURS,
    GT_T12_PORT2_FLUSH_OCCURS,
    GT_T12_PORT3_FLUSH_OCCURS,
    GT_T12_PORT4_FLUSH_OCCURS,
    GT_T12_PORT5_FLUSH_OCCURS,
    GT_T12_PORT6_FLUSH_OCCURS,
    GT_T12_PORT7_FLUSH_OCCURS,
    GT_T12_PORT8_FLUSH_OCCURS,
    GT_T12_PORT9_FLUSH_OCCURS,
    GT_T12_MG_FLUSH_OCCURS,
    GT_T12_LINK_LIST_ECC_ERR_HI,
    GT_T12_LINK_LIST_ECC_ERR_LO,
    GT_T12_MLL_PARITY_ERR,
    GT_T12_MG_READ_ERR,
    GT_T12_TXQ_RES_26,
    GT_T12_TXQ_RES_27,
    GT_T12_TXQ_RES_28,
    GT_T12_TXQ_RES_29,
    GT_T12_TXQ_RES_30,
    GT_T12_TXQ_RES_31,

    /* Cause 1                             */
    /* Indexes 192 - 223                   */
    GT_T12_TXQ1_RES_0,
    GT_T12_PORT10_WD_EXPIRED,
    GT_T12_PORT11_WD_EXPIRED,
    GT_T12_PORT12_WD_EXPIRED,
    GT_T12_PORT13_WD_EXPIRED,
    GT_T12_PORT14_WD_EXPIRED,
    GT_T12_PORT15_WD_EXPIRED,
    GT_T12_PORT16_WD_EXPIRED,
    GT_T12_PORT17_WD_EXPIRED,
    GT_T12_PORT18_WD_EXPIRED,
    GT_T12_PORT19_WD_EXPIRED,
    GT_T12_PORT20_WD_EXPIRED,
    GT_T12_PORT21_WD_EXPIRED,
    GT_T12_PORT22_WD_EXPIRED,
    GT_T12_PORT23_WD_EXPIRED,
    GT_T12_PORT24_WD_EXPIRED,
    GT_T12_PORT10_FLUSH_OCCURS,
    GT_T12_PORT11_FLUSH_OCCURS,
    GT_T12_PORT12_FLUSH_OCCURS,
    GT_T12_PORT13_FLUSH_OCCURS,
    GT_T12_PORT14_FLUSH_OCCURS,
    GT_T12_PORT15_FLUSH_OCCURS,
    GT_T12_PORT16_FLUSH_OCCURS,
    GT_T12_PORT17_FLUSH_OCCURS,
    GT_T12_PORT18_FLUSH_OCCURS,
    GT_T12_PORT19_FLUSH_OCCURS,
    GT_T12_PORT20_FLUSH_OCCURS,
    GT_T12_PORT21_FLUSH_OCCURS,
    GT_T12_PORT22_FLUSH_OCCURS,
    GT_T12_PORT23_FLUSH_OCCURS,
    GT_T12_PORT24_FLUSH_OCCURS,
    GT_T12_TXQ1_RES_31,

    /* Cause 3                             */
    /* Indexes 224 - 255                   */
    GT_T12_TXQ3_RES_0,
    GT_T12_TXQ3_RES_1,
    GT_T12_TXQ3_RES_2,
    GT_T12_TXQ3_RES_3,
    GT_T12_TXQ3_RES_4,
    GT_T12_TXQ3_RES_5,
    GT_T12_TXQ3_RES_6,
    GT_T12_TXQ3_RES_7,
    GT_T12_TXQ3_RES_8,
    GT_T12_TXQ3_RES_9,
    GT_T12_TXQ3_RES_10,
    GT_T12_TXQ3_RES_11,
    GT_T12_TXQ3_RES_12,
    GT_T12_TXQ3_RES_13,
    GT_T12_TXQ3_RES_14,
    GT_T12_TXQ3_RES_15,
    GT_T12_TXQ3_RES_16,
    GT_T12_TXQ3_RES_17,
    GT_T12_TXQ3_RES_18,
    GT_T12_TXQ3_RES_19,
    GT_T12_TXQ3_RES_20,
    GT_T12_TXQ3_RES_21,
    GT_T12_TXQ3_RES_22,
    GT_T12_TXQ3_RES_23,
    GT_T12_TXQ3_RES_24,
    GT_T12_TXQ3_RES_25,
    GT_T12_TXQ3_RES_26,
    GT_T12_MC_FIFO_OVERRUN,
    GT_T12_TOTAL_DESC_UNDERFLOW,
    GT_T12_TOTAL_DESC_OVERFLOW,
    GT_T12_SNIFF_DESC_DROP,
    GT_T12_MC_FIFO_FULL,

    /* Cause 5                             */
    /* Indexes 256 - 287                   */
    GT_T12_TXQ5_RES_0,
    GT_T12_TXQ5_RES_1,
    GT_T12_TXQ5_RES_2,
    GT_T12_TXQ5_RES_3,
    GT_T12_TXQ5_RES_4,
    GT_T12_TXQ5_RES_5,
    GT_T12_TXQ5_RES_6,
    GT_T12_TXQ5_RES_7,
    GT_T12_TXQ5_RES_8,
    GT_T12_TXQ5_RES_9,
    GT_T12_TXQ5_RES_10,
    GT_T12_TXQ5_RES_11,
    GT_T12_TXQ5_RES_12,
    GT_T12_TXQ5_RES_13,
    GT_T12_TXQ5_RES_14,
    GT_T12_TXQ5_RES_15,
    GT_T12_TXQ5_RES_16,
    GT_T12_TXQ5_RES_17,
    GT_T12_TXQ5_RES_18,
    GT_T12_TXQ5_RES_19,
    GT_T12_TXQ5_RES_20,
    GT_T12_TXQ5_RES_21,
    GT_T12_TXQ5_RES_22,
    GT_T12_CPU_RED,
    GT_T12_TXQ5_RES_24,
    GT_T12_TXQ5_RES_25,
    GT_T12_TXQ5_RES_26,
    GT_T12_TXQ5_RES_27,
    GT_T12_TXQ5_RES_28,
    GT_T12_TXQ5_RES_29,
    GT_T12_TXQ5_RES_30,
    GT_T12_TXQ5_RES_31,

    /* Miscellaneous interrupts             */
    /* Indexes 288 - 319                    */
    GT_T12_MISC_RES_0,
    GT_T12_AUQ_PENDING,
    GT_T12_AU_QUEUE_FULL,
    GT_T12_MISC_RES_3,
    GT_T12_MISC_RES_4,
    GT_T12_AU_PROCESSED,
    GT_T12_C2C_W_FAR_END_UP,
    GT_T12_C2C_N_FAR_END_UP,
    GT_T12_C2C_DATA_ERR,
    GT_T12_MSG_TIME_OUT,
    GT_T12_ILLEGAL_ADDR,
    GT_T12_MISC_RES_11,
    GT_T12_MISC_RES_12,
    GT_T12_MISC_RES_13,
    GT_T12_MISC_RES_14,
    GT_T12_MISC_RES_15,
    GT_T12_MISC_RES_16,
    GT_T12_MISC_RES_17,
    GT_T12_MISC_RES_18,
    GT_T12_MISC_RES_19,
    GT_T12_MISC_RES_20,
    GT_T12_MISC_RES_21,
    GT_T12_MISC_RES_22,
    GT_T12_MISC_RES_23,
    GT_T12_MISC_RES_24,
    GT_T12_MISC_RES_25,
    GT_T12_MISC_RES_26,
    GT_T12_MISC_RES_27,
    GT_T12_MISC_RES_28,
    GT_T12_MISC_RES_29,
    GT_T12_MISC_RES_30,
    GT_T12_MISC_RES_31,


    /* Rx SDMA related interrupts           */
    /* Indexes 320 - 351                    */
    GT_T12_RX_RES_0,
    GT_T12_RX_RES_1,
    GT_T12_RX_BUFFER_QUEUE0,
    GT_T12_RX_BUFFER_QUEUE1,
    GT_T12_RX_BUFFER_QUEUE2,
    GT_T12_RX_BUFFER_QUEUE3,
    GT_T12_RX_BUFFER_QUEUE4,
    GT_T12_RX_BUFFER_QUEUE5,
    GT_T12_RX_BUFFER_QUEUE6,
    GT_T12_RX_BUFFER_QUEUE7,
    GT_T12_RX_RES_10,
    GT_T12_RX_ERR_QUEUE0,
    GT_T12_RX_ERR_QUEUE1,
    GT_T12_RX_ERR_QUEUE2,
    GT_T12_RX_ERR_QUEUE3,
    GT_T12_RX_ERR_QUEUE4,
    GT_T12_RX_ERR_QUEUE5,
    GT_T12_RX_ERR_QUEUE6,
    GT_T12_RX_ERR_QUEUE7,
    GT_T12_RX_RES_19,
    GT_T12_RX_RES_20,
    GT_T12_RX_RES_21,
    GT_T12_RX_RES_22,
    GT_T12_RX_RES_23,
    GT_T12_RX_RES_24,
    GT_T12_RX_RES_25,
    GT_T12_RX_RES_26,
    GT_T12_RX_RES_27,
    GT_T12_RX_RES_28,
    GT_T12_RX_RES_29,
    GT_T12_RX_RES_30,
    GT_T12_RX_RES_31,


    /* Tx SDMA related interrupts           */
    /* Indexes 352 - 383                    */
    GT_T12_TX_RES_0,
    GT_T12_TX_BUFFER_QUEUE0,
    GT_T12_TX_BUFFER_QUEUE1,
    GT_T12_TX_BUFFER_QUEUE2,
    GT_T12_TX_BUFFER_QUEUE3,
    GT_T12_TX_BUFFER_QUEUE4,
    GT_T12_TX_BUFFER_QUEUE5,
    GT_T12_TX_BUFFER_QUEUE6,
    GT_T12_TX_BUFFER_QUEUE7,
    GT_T12_TX_ERR_QUEUE0,
    GT_T12_TX_ERR_QUEUE1,
    GT_T12_TX_ERR_QUEUE2,
    GT_T12_TX_ERR_QUEUE3,
    GT_T12_TX_ERR_QUEUE4,
    GT_T12_TX_ERR_QUEUE5,
    GT_T12_TX_ERR_QUEUE6,
    GT_T12_TX_ERR_QUEUE7,
    GT_T12_TX_END_QUEUE0,
    GT_T12_TX_END_QUEUE1,
    GT_T12_TX_END_QUEUE2,
    GT_T12_TX_END_QUEUE3,
    GT_T12_TX_END_QUEUE4,
    GT_T12_TX_END_QUEUE5,
    GT_T12_TX_END_QUEUE6,
    GT_T12_TX_END_QUEUE7,
    GT_T12_TX_RES_25,
    GT_T12_TX_RES_26,
    GT_T12_TX_RES_27,
    GT_T12_TX_RES_28,
    GT_T12_TX_RES_29,
    GT_T12_TX_RES_30,
    GT_T12_TX_RES_31,

    /* MAC1 related interrupts.              */
    /* Indexes 384 - 415                     */
    GT_T12_MAC1_RES_0,
    GT_T12_MAC1_RES_1,
    GT_T12_MAC1_RES_2,
    GT_T12_MAC1_RES_3,
    GT_T12_MAC1_RES_4,
    GT_T12_MAC1_RES_5,
    GT_T12_MAC1_RES_6,
    GT_T12_TX_FIFO_UNDER_RUN_PORT0,
    GT_T12_TX_FIFO_UNDER_RUN_PORT1,
    GT_T12_TX_FIFO_UNDER_RUN_PORT2,
    GT_T12_TX_FIFO_UNDER_RUN_PORT3,
    GT_T12_TX_FIFO_UNDER_RUN_PORT4,
    GT_T12_TX_FIFO_UNDER_RUN_PORT5,
    GT_T12_TX_FIFO_UNDER_RUN_PORT6,
    GT_T12_TX_FIFO_UNDER_RUN_PORT7,
    GT_T12_TX_FIFO_UNDER_RUN_PORT8,
    GT_T12_TX_FIFO_UNDER_RUN_PORT9,
    GT_T12_TX_FIFO_UNDER_RUN_PORT10,
    GT_T12_TX_FIFO_UNDER_RUN_PORT11,
    GT_T12_RX_DROPPED_ON_FIFO_FULL_PORT0,
    GT_T12_RX_DROPPED_ON_FIFO_FULL_PORT1,
    GT_T12_RX_DROPPED_ON_FIFO_FULL_PORT2,
    GT_T12_RX_DROPPED_ON_FIFO_FULL_PORT3,
    GT_T12_RX_DROPPED_ON_FIFO_FULL_PORT4,
    GT_T12_RX_DROPPED_ON_FIFO_FULL_PORT5,
    GT_T12_RX_DROPPED_ON_FIFO_FULL_PORT6,
    GT_T12_RX_DROPPED_ON_FIFO_FULL_PORT7,
    GT_T12_RX_DROPPED_ON_FIFO_FULL_PORT8,
    GT_T12_RX_DROPPED_ON_FIFO_FULL_PORT9,
    GT_T12_RX_DROPPED_ON_FIFO_FULL_PORT10,
    GT_T12_RX_DROPPED_ON_FIFO_FULL_PORT11,
    GT_T12_MAC1_RES_31,

    GT_T12_LAST_INT         /* should be always last in enum */

}GT_TWIST12_INT_CAUSE;


/*
 * Typedef: enum GT_TWIST52_INT_CAUSE
 *
 * Description: All interrupt cause indexes, to be used for interrupts handling,
 *              and parameters change.
 *
 * NOTE : If needed, new interrupt bits can replace the XXX_RES_i bits, in case
 *        that these bits fall into the same cause registers.
 *
 * Comment:
 *      Please see the description of each of the following interrupt event
 *      cause registers in the packet processor datasheet.
 */
typedef enum
{
    /* Summary and PCI interrupts   */
    /* Indexes 0 - 31               */
    GT_T52_SUM_RES_0               = 0,
    GT_T52_MAS_READ_ERR,
    GT_T52_SLV_WRITE_ERR,
    GT_T52_MAS_WRITE_ERR,
    GT_T52_ADDR_ERR,
    GT_T52_MAS_ABORT,
    GT_T52_TARGET_ABORT,
    GT_T52_SLV_RD_ERR,
    GT_T52_RETRY_CNTR,
    GT_T52_SUM_RES_9,
    GT_T52_SUM_RES_10,
    GT_T52_SUM_RES_11,
    GT_T52_SUM_RES_12,
    GT_T52_SUM_RES_13,
    GT_T52_SUM_RES_14,
    GT_T52_SUM_RES_15,
    GT_T52_SUM_RES_16,
    GT_T52_SUM_RES_17,
    GT_T52_SUM_RES_18,
    GT_T52_SUM_RES_19,
    GT_T52_SUM_RES_20,
    GT_T52_SUM_RES_21,
    GT_T52_SUM_RES_22,
    GT_T52_SUM_RES_23,
    GT_T52_SUM_RES_24,
    GT_T52_SUM_RES_25,
    GT_T52_SUM_RES_26,
    GT_T52_SUM_RES_27,
    GT_T52_SUM_RES_28,
    GT_T52_SUM_RES_29,
    GT_T52_SUM_RES_30,
    GT_T52_SUM_RES_31,

    /* Ethernet Bridge interrupts   */
    /* Indexes 32 - 63              */
    GT_T52_ETH_RES_0,
    GT_T52_NA_FIFO_FULL,
    GT_T52_NUM_OF_HOPS_EXP,
    GT_T52_AGE_VIA_TRIG_END,
    GT_T52_NA_LRND,
    GT_T52_NA_NOT_LRND,
    GT_T52_MAC_TBL_READ_ECC_ERR,
    GT_T52_MG_ADDR_OUT_OF_RANGE,
    GT_T52_INGRESS_FILTER_PCKT,
    GT_T52_NA_NOT_LRND_SEC_BREECH,
    GT_T52_ETH_RES_10,
    GT_T52_ETH_RES_11,
    GT_T52_ETH_RES_12,
    GT_T52_ETH_RES_13,
    GT_T52_ETH_RES_14,
    GT_T52_ETH_RES_15,
    GT_T52_ETH_RES_16,
    GT_T52_ETH_RES_17,
    GT_T52_ETH_RES_18,
    GT_T52_ETH_RES_19,
    GT_T52_ETH_RES_20,
    GT_T52_ETH_RES_21,
    GT_T52_ETH_RES_22,
    GT_T52_ETH_RES_23,
    GT_T52_ETH_RES_24,
    GT_T52_ETH_RES_25,
    GT_T52_ETH_RES_26,
    GT_T52_ETH_RES_27,
    GT_T52_ETH_RES_28,
    GT_T52_ETH_RES_29,
    GT_T52_ETH_RES_30,
    GT_T52_ETH_RES_31,


    /* Lx Unit related interrupts           */
    /* Indexes 64 - 95                      */
    GT_T52_LX_RES_0,
    GT_T52_LB_ERR,
    GT_T52_LX_RES_2,
    GT_T52_LX_RES_3,
    GT_T52_CLH_ERR,
    GT_T52_FL_ERR,
    GT_T52_KEY_ERR,
    GT_T52_TC_2_RF_CNTR_ALRM,
    GT_T52_TC_2_RF_PLC_ALRM,
    GT_T52_TC_2_RF_TBL_ERR,
    GT_T52_CTRL_MEM_2_RF_ERR,
    GT_T52_TCB_CNTR,
    GT_T52_LX_RES_12,
    GT_T52_LX_RES_13,
    GT_T52_LX_RES_14,
    GT_T52_LX_RES_15,
    GT_T52_LX_RES_16,
    GT_T52_LX_RES_17,
    GT_T52_LX_RES_18,
    GT_T52_LX_RES_19,
    GT_T52_IPV4_MC_ERR,
    GT_T52_IPV4_LPM_ERR,
    GT_T52_IPV4_ROUTE_ERR,
    GT_T52_IPV4_CNTR,
    GT_T52_LX_RES_24,
    GT_T52_MPLS_ILM_ERR,
    GT_T52_MPLS_CNTR,
    GT_T52_LX_RES_27,
    GT_T52_LX_RES_28,
    GT_T52_LX_RES_29,
    GT_T52_LX_RES_30,
    GT_T52_L3_L7_ERR_ADDR,


    /* Buffer Management related interrupts */
    /* Indexes 96 - 127                     */
    GT_T52_BM_RES_0,                          
    GT_T52_PORT0_BUFF_FULL,
    GT_T52_PORT1_BUFF_FULL,
    GT_T52_PORT2_BUFF_FULL,
    GT_T52_PORT3_BUFF_FULL,
    GT_T52_PORT4_BUFF_FULL,
    GT_T52_PORT5_BUFF_FULL,
    GT_T52_PORT6_BUFF_FULL,
    GT_T52_PORT7_BUFF_FULL,
    GT_T52_PORT8_BUFF_FULL,
    GT_T52_PORT9_BUFF_FULL,
    GT_T52_PORT10_BUFF_FULL,
    GT_T52_PORT11_BUFF_FULL,
    GT_T52_BM_RES_13,
    GT_T52_LOCAL_RXBUFF_FULL,
    GT_T52_BM_RES_15,
    GT_T52_BM_RES_16,
    GT_T52_BM_RES_17,
    GT_T52_BM_RES_18,
    GT_T52_BM_RES_19,
    GT_T52_BM_RES_20,
    GT_T52_BM_RES_21,
    GT_T52_BM_ADDR_OUT_OF_RANGE,
    GT_T52_BM_RES_23,
    GT_T52_BM_RES_24,
    GT_T52_RX_MEM_READ_ECC_ERROR,
    GT_T52_BM_RES_26,
    GT_T52_VLT_ECC_ERR,
    GT_T52_BM_RES_28,
    GT_T52_BM_RES_29,
    GT_T52_BM_RES_30,
    GT_T52_BM_RES_31,

    /* Buffer Management related interrupts */
    /* Cause 1                              */
    /* Indexes 128 - 159                    */
    GT_T52_BM1_RES_0,
    GT_T52_PORT12_BUFF_FULL,
    GT_T52_PORT13_BUFF_FULL,
    GT_T52_PORT14_BUFF_FULL,
    GT_T52_PORT15_BUFF_FULL,
    GT_T52_PORT16_BUFF_FULL,
    GT_T52_PORT17_BUFF_FULL,
    GT_T52_PORT18_BUFF_FULL,
    GT_T52_PORT19_BUFF_FULL,
    GT_T52_PORT20_BUFF_FULL,
    GT_T52_PORT21_BUFF_FULL,
    GT_T52_PORT22_BUFF_FULL,
    GT_T52_PORT23_BUFF_FULL,
    GT_T52_PORT24_BUFF_FULL,
    GT_T52_PORT25_BUFF_FULL,
    GT_T52_PORT26_BUFF_FULL,
    GT_T52_PORT27_BUFF_FULL,
    GT_T52_PORT28_BUFF_FULL,
    GT_T52_PORT29_BUFF_FULL,
    GT_T52_PORT30_BUFF_FULL,
    GT_T52_PORT31_BUFF_FULL,
    GT_T52_PORT32_BUFF_FULL,
    GT_T52_PORT33_BUFF_FULL,
    GT_T52_PORT34_BUFF_FULL,
    GT_T52_PORT35_BUFF_FULL,
    GT_T52_PORT36_BUFF_FULL,
    GT_T52_PORT37_BUFF_FULL,
    GT_T52_PORT38_BUFF_FULL,
    GT_T52_PORT39_BUFF_FULL,
    GT_T52_PORT40_BUFF_FULL,
    GT_T52_PORT41_BUFF_FULL,
    GT_T52_PORT42_BUFF_FULL,

    /* Buffer Management related interrupts */
    /* Cause 2                              */
    /* Indexes 160 - 191                    */
    GT_T52_BM2_RES_0,
    GT_T52_PORT43_BUFF_FULL,
    GT_T52_PORT44_BUFF_FULL,
    GT_T52_PORT45_BUFF_FULL,
    GT_T52_PORT46_BUFF_FULL,
    GT_T52_PORT47_BUFF_FULL,
    GT_T52_PORT48_BUFF_FULL,
    GT_T52_PORT49_BUFF_FULL,
    GT_T52_PORT50_BUFF_FULL,
    GT_T52_PORT51_BUFF_FULL,
    GT_T52_BM2_RES_10,
    GT_T52_BM2_RES_11,
    GT_T52_BM2_RES_12,
    GT_T52_BM2_RES_13,
    GT_T52_BM2_RES_14,
    GT_T52_BM2_RES_15,
    GT_T52_BM2_RES_16,
    GT_T52_BM2_RES_17,
    GT_T52_BM2_RES_18,
    GT_T52_BM2_RES_19,
    GT_T52_BM2_RES_20,
    GT_T52_BM2_RES_21,
    GT_T52_BM2_RES_22,
    GT_T52_BM2_RES_23,
    GT_T52_BM2_RES_24,
    GT_T52_BM2_RES_25,
    GT_T52_BM2_RES_26,
    GT_T52_BM2_RES_27,
    GT_T52_BM2_RES_28,
    GT_T52_BM2_RES_29,
    GT_T52_BM2_RES_30,
    GT_T52_BM2_RES_31,


    /* MAC related interrupts               */
    /* GOP 0                                */
    /* Indexes 192 - 223                    */
    GT_T52_MAC0_RES_0,
    GT_T52_MAC0_RES_1,
    GT_T52_MAC0_RES_2,
    GT_T52_MAC0_RES_3,
    GT_T52_MAC0_RES_4,
    GT_T52_MAC0_RES_5,
    GT_T52_MAC0_RES_6,
    GT_T52_LINK_CHANGE_PORT48,
    GT_T52_LINK_CHANGE_PORT49,
    GT_T52_MAC0_RES_9,
    GT_T52_LINK_CHANGE_PORT50,
    GT_T52_MAC0_RES_11,
    GT_T52_MAC0_RES_12,
    GT_T52_MAC0_RES_13,
    GT_T52_MAC0_RES_14,
    GT_T52_MAC0_RES_15,
    GT_T52_MAC0_RES_16,
    GT_T52_AN_COMPLETE_PORT48,
    GT_T52_AN_COMPLETE_PORT49,
    GT_T52_AN_COMPLETE_PORT50,
    GT_T52_AN_COMPLETE_PORT51,
    GT_T52_LINK_CHANGE_PORT51,
    GT_T52_MAC0_RES_22,
    GT_T52_MAC0_RES_23,
    GT_T52_MAC0_RES_24,
    GT_T52_MAC0_RES_25,
    GT_T52_MAC0_RES_26,
    GT_T52_GPP_INTERRUPT1,
    GT_T52_GPP_INTERRUPT2,
    GT_T52_GPP_INTERRUPT3,
    GT_T52_MAC0_ADDR_OUT_OF_RANGE,
    GT_T52_COUNT_EXPIRED,

    /* GOP 1                                */
    /* Indexes 224 - 255                    */
    GT_T52_MAC2_GOP1_RES_0,
    GT_T52_MAC2_GOP1_RES_1,
    GT_T52_MAC2_GOP1_RES_2,
    GT_T52_MAC2_GOP1_RES_3,
    GT_T52_MAC2_GOP1_RES_4,
    GT_T52_MAC2_GOP1_RES_5,
    GT_T52_MAC2_GOP1_RES_6,
    GT_T52_MAC2_GOP1_RES_7,
    GT_T52_LINK_CHANGE_PORT0,
    GT_T52_LINK_CHANGE_PORT1,
    GT_T52_LINK_CHANGE_PORT2,
    GT_T52_LINK_CHANGE_PORT3,
    GT_T52_LINK_CHANGE_PORT4,
    GT_T52_LINK_CHANGE_PORT5,
    GT_T52_LINK_CHANGE_PORT6,
    GT_T52_LINK_CHANGE_PORT7,
    GT_T52_LINK_CHANGE_PORT8,
    GT_T52_LINK_CHANGE_PORT9,
    GT_T52_LINK_CHANGE_PORT10,
    GT_T52_LINK_CHANGE_PORT11,
    GT_T52_AN_COMPLETE_PORT0,
    GT_T52_AN_COMPLETE_PORT1,
    GT_T52_AN_COMPLETE_PORT2,
    GT_T52_AN_COMPLETE_PORT3,
    GT_T52_AN_COMPLETE_PORT4,
    GT_T52_AN_COMPLETE_PORT5,
    GT_T52_AN_COMPLETE_PORT6,
    GT_T52_AN_COMPLETE_PORT7,
    GT_T52_AN_COMPLETE_PORT8,
    GT_T52_AN_COMPLETE_PORT9,
    GT_T52_AN_COMPLETE_PORT10,
    GT_T52_AN_COMPLETE_PORT11,

    /* GOP 2                                */
    /* Indexes 256 - 287                    */
    GT_T52_MAC2_GOP2_RES_0,
    GT_T52_LINK_CHANGE_PORT12,
    GT_T52_LINK_CHANGE_PORT13,
    GT_T52_LINK_CHANGE_PORT14,
    GT_T52_LINK_CHANGE_PORT15,
    GT_T52_LINK_CHANGE_PORT16,
    GT_T52_LINK_CHANGE_PORT17,
    GT_T52_LINK_CHANGE_PORT18,
    GT_T52_LINK_CHANGE_PORT19,
    GT_T52_LINK_CHANGE_PORT20,
    GT_T52_LINK_CHANGE_PORT21,
    GT_T52_LINK_CHANGE_PORT22,
    GT_T52_LINK_CHANGE_PORT23,
    GT_T52_AN_COMPLETE_PORT12,
    GT_T52_AN_COMPLETE_PORT13,
    GT_T52_AN_COMPLETE_PORT14,
    GT_T52_AN_COMPLETE_PORT15,
    GT_T52_AN_COMPLETE_PORT16,
    GT_T52_AN_COMPLETE_PORT17,
    GT_T52_AN_COMPLETE_PORT18,
    GT_T52_AN_COMPLETE_PORT19,
    GT_T52_AN_COMPLETE_PORT20,
    GT_T52_AN_COMPLETE_PORT21,
    GT_T52_AN_COMPLETE_PORT22,
    GT_T52_AN_COMPLETE_PORT23,
    GT_T52_MAC2_GOP2_RES_25,
    GT_T52_MAC2_GOP2_RES_26,
    GT_T52_MAC2_GOP2_RES_27,
    GT_T52_MAC2_GOP2_RES_28,
    GT_T52_MAC2_GOP2_RES_29,
    GT_T52_MAC2_GOP2_RES_30,
    GT_T52_MAC2_GOP2_RES_31,

    /* GOP 3                                */
    /* Indexes 288 - 319                    */
    GT_T52_MAC2_GOP3_RES_0,
    GT_T52_LINK_CHANGE_PORT24,
    GT_T52_LINK_CHANGE_PORT25,
    GT_T52_LINK_CHANGE_PORT26,
    GT_T52_LINK_CHANGE_PORT27,
    GT_T52_LINK_CHANGE_PORT28,
    GT_T52_LINK_CHANGE_PORT29,
    GT_T52_LINK_CHANGE_PORT30,
    GT_T52_LINK_CHANGE_PORT31,
    GT_T52_LINK_CHANGE_PORT32,
    GT_T52_LINK_CHANGE_PORT33,
    GT_T52_LINK_CHANGE_PORT34,
    GT_T52_LINK_CHANGE_PORT35,
    GT_T52_AN_COMPLETE_PORT24,
    GT_T52_AN_COMPLETE_PORT25,
    GT_T52_AN_COMPLETE_PORT26,
    GT_T52_AN_COMPLETE_PORT27,
    GT_T52_AN_COMPLETE_PORT28,
    GT_T52_AN_COMPLETE_PORT29,
    GT_T52_AN_COMPLETE_PORT30,
    GT_T52_AN_COMPLETE_PORT31,
    GT_T52_AN_COMPLETE_PORT32,
    GT_T52_AN_COMPLETE_PORT33,
    GT_T52_AN_COMPLETE_PORT34,
    GT_T52_AN_COMPLETE_PORT35,
    GT_T52_MAC2_GOP3_RES_25,
    GT_T52_MAC2_GOP3_RES_26,
    GT_T52_MAC2_GOP3_RES_27,
    GT_T52_MAC2_GOP3_RES_28,
    GT_T52_MAC2_GOP3_RES_29,
    GT_T52_MAC2_GOP3_RES_30,
    GT_T52_MAC2_GOP3_RES_31,

    /* GOP 4                                */
    /* Indexes 320 - 351                    */
    GT_T52_MAC2_GOP4_RES_0,
    GT_T52_LINK_CHANGE_PORT36,
    GT_T52_LINK_CHANGE_PORT37,
    GT_T52_LINK_CHANGE_PORT38,
    GT_T52_LINK_CHANGE_PORT39,
    GT_T52_LINK_CHANGE_PORT40,
    GT_T52_LINK_CHANGE_PORT41,
    GT_T52_LINK_CHANGE_PORT42,
    GT_T52_LINK_CHANGE_PORT43,
    GT_T52_LINK_CHANGE_PORT44,
    GT_T52_LINK_CHANGE_PORT45,
    GT_T52_LINK_CHANGE_PORT46,
    GT_T52_LINK_CHANGE_PORT47,
    GT_T52_AN_COMPLETE_PORT36,
    GT_T52_AN_COMPLETE_PORT37,
    GT_T52_AN_COMPLETE_PORT38,
    GT_T52_AN_COMPLETE_PORT39,
    GT_T52_AN_COMPLETE_PORT40,
    GT_T52_AN_COMPLETE_PORT41,
    GT_T52_AN_COMPLETE_PORT42,
    GT_T52_AN_COMPLETE_PORT43,
    GT_T52_AN_COMPLETE_PORT44,
    GT_T52_AN_COMPLETE_PORT45,
    GT_T52_AN_COMPLETE_PORT46,
    GT_T52_AN_COMPLETE_PORT47,
    GT_T52_MAC2_GOP4_RES_25,
    GT_T52_MAC2_GOP4_RES_26,
    GT_T52_MAC2_GOP4_RES_27,
    GT_T52_MAC2_GOP4_RES_28,
    GT_T52_MAC2_GOP4_RES_29,
    GT_T52_MAC2_GOP4_RES_30,
    GT_T52_MAC2_GOP4_RES_31,


    /* Transmit Queues related interrupts   */
    /* Cause 0                              */
    /* Indexes 352 - 383                    */
    GT_T52_TXQ_RES_0,
    GT_T52_PORT0_WD_EXPIRED,
    GT_T52_PORT1_WD_EXPIRED,
    GT_T52_PORT2_WD_EXPIRED,
    GT_T52_PORT3_WD_EXPIRED,
    GT_T52_PORT4_WD_EXPIRED,
    GT_T52_PORT5_WD_EXPIRED,
    GT_T52_PORT6_WD_EXPIRED,
    GT_T52_PORT7_WD_EXPIRED,
    GT_T52_PORT8_WD_EXPIRED,
    GT_T52_PORT9_WD_EXPIRED,
    GT_T52_PORT0_FLUSH_OCCURS,
    GT_T52_PORT1_FLUSH_OCCURS,
    GT_T52_PORT2_FLUSH_OCCURS,
    GT_T52_PORT3_FLUSH_OCCURS,
    GT_T52_PORT4_FLUSH_OCCURS,
    GT_T52_PORT5_FLUSH_OCCURS,
    GT_T52_PORT6_FLUSH_OCCURS,
    GT_T52_PORT7_FLUSH_OCCURS,
    GT_T52_PORT8_FLUSH_OCCURS,
    GT_T52_PORT9_FLUSH_OCCURS,
    GT_T52_MG_FLUSH_OCCURS,
    GT_T52_LINK_LIST_ECC_ERR_HI,
    GT_T52_LINK_LIST_ECC_ERR_LO,
    GT_T52_MLL_PARITY_ERR,
    GT_T52_MG_READ_ERR,
    GT_T52_TXQ_RES_26,
    GT_T52_TXQ_RES_27,
    GT_T52_TXQ_RES_28,
    GT_T52_TXQ_RES_29,
    GT_T52_TXQ_RES_30,
    GT_T52_TXQ_RES_31,

    /* Cause 1                             */
    /* Indexes 384 - 415                   */
    GT_T52_TXQ1_RES_0,
    GT_T52_PORT10_WD_EXPIRED,
    GT_T52_PORT11_WD_EXPIRED,
    GT_T52_PORT12_WD_EXPIRED,
    GT_T52_PORT13_WD_EXPIRED,
    GT_T52_PORT14_WD_EXPIRED,
    GT_T52_PORT15_WD_EXPIRED,
    GT_T52_PORT16_WD_EXPIRED,
    GT_T52_PORT17_WD_EXPIRED,
    GT_T52_PORT18_WD_EXPIRED,
    GT_T52_PORT19_WD_EXPIRED,
    GT_T52_PORT20_WD_EXPIRED,
    GT_T52_PORT21_WD_EXPIRED,
    GT_T52_PORT22_WD_EXPIRED,
    GT_T52_PORT23_WD_EXPIRED,
    GT_T52_PORT24_WD_EXPIRED,
    GT_T52_PORT10_FLUSH_OCCURS,
    GT_T52_PORT11_FLUSH_OCCURS,
    GT_T52_PORT12_FLUSH_OCCURS,
    GT_T52_PORT13_FLUSH_OCCURS,
    GT_T52_PORT14_FLUSH_OCCURS,
    GT_T52_PORT15_FLUSH_OCCURS,
    GT_T52_PORT16_FLUSH_OCCURS,
    GT_T52_PORT17_FLUSH_OCCURS,
    GT_T52_PORT18_FLUSH_OCCURS,
    GT_T52_PORT19_FLUSH_OCCURS,
    GT_T52_PORT20_FLUSH_OCCURS,
    GT_T52_PORT21_FLUSH_OCCURS,
    GT_T52_PORT22_FLUSH_OCCURS,
    GT_T52_PORT23_FLUSH_OCCURS,
    GT_T52_PORT24_FLUSH_OCCURS,
    GT_T52_TXQ1_RES_31,

    /* Cause 2                             */
    /* Indexes 416 - 447                   */
    GT_T52_TXQ2_RES_0,
    GT_T52_PORT25_WD_EXPIRED,
    GT_T52_PORT26_WD_EXPIRED,
    GT_T52_PORT27_WD_EXPIRED,
    GT_T52_PORT28_WD_EXPIRED,
    GT_T52_PORT29_WD_EXPIRED,
    GT_T52_PORT30_WD_EXPIRED,
    GT_T52_PORT31_WD_EXPIRED,
    GT_T52_PORT32_WD_EXPIRED,
    GT_T52_PORT33_WD_EXPIRED,
    GT_T52_PORT34_WD_EXPIRED,
    GT_T52_PORT35_WD_EXPIRED,
    GT_T52_PORT36_WD_EXPIRED,
    GT_T52_PORT37_WD_EXPIRED,
    GT_T52_PORT38_WD_EXPIRED,
    GT_T52_PORT39_WD_EXPIRED,
    GT_T52_PORT25_FLUSH_OCCURS,
    GT_T52_PORT26_FLUSH_OCCURS,
    GT_T52_PORT27_FLUSH_OCCURS,
    GT_T52_PORT28_FLUSH_OCCURS,
    GT_T52_PORT29_FLUSH_OCCURS,
    GT_T52_PORT30_FLUSH_OCCURS,
    GT_T52_PORT31_FLUSH_OCCURS,
    GT_T52_PORT32_FLUSH_OCCURS,
    GT_T52_PORT33_FLUSH_OCCURS,
    GT_T52_PORT34_FLUSH_OCCURS,
    GT_T52_PORT35_FLUSH_OCCURS,
    GT_T52_PORT36_FLUSH_OCCURS,
    GT_T52_PORT37_FLUSH_OCCURS,
    GT_T52_PORT38_FLUSH_OCCURS,
    GT_T52_PORT39_FLUSH_OCCURS,
    GT_T52_TXQ2_RES_31,

    /* Cause 3                             */
    /* Indexes 448 - 479                   */
    GT_T52_TXQ3_RES_0,
    GT_T52_PORT40_WD_EXPIRED,
    GT_T52_PORT41_WD_EXPIRED,
    GT_T52_PORT42_WD_EXPIRED,
    GT_T52_PORT43_WD_EXPIRED,
    GT_T52_PORT44_WD_EXPIRED,
    GT_T52_PORT45_WD_EXPIRED,
    GT_T52_PORT46_WD_EXPIRED,
    GT_T52_PORT47_WD_EXPIRED,
    GT_T52_PORT48_WD_EXPIRED,
    GT_T52_PORT49_WD_EXPIRED,
    GT_T52_PORT50_WD_EXPIRED,
    GT_T52_PORT51_WD_EXPIRED,
    GT_T52_PORT52_WD_EXPIRED,
    GT_T52_PORT40_FLUSH_OCCURS,
    GT_T52_PORT41_FLUSH_OCCURS,
    GT_T52_PORT42_FLUSH_OCCURS,
    GT_T52_PORT43_FLUSH_OCCURS,
    GT_T52_PORT44_FLUSH_OCCURS,
    GT_T52_PORT45_FLUSH_OCCURS,
    GT_T52_PORT46_FLUSH_OCCURS,
    GT_T52_PORT47_FLUSH_OCCURS,
    GT_T52_PORT48_FLUSH_OCCURS,
    GT_T52_PORT49_FLUSH_OCCURS,
    GT_T52_PORT50_FLUSH_OCCURS,
    GT_T52_PORT51_FLUSH_OCCURS,
    GT_T52_PORT52_FLUSH_OCCURS,
    GT_T52_MC_FIFO_OVERRUN,
    GT_T52_TOTAL_DESC_UNDERFLOW,
    GT_T52_TOTAL_DESC_OVERFLOW,
    GT_T52_SNIFF_DESC_DROP,
    GT_T52_MC_FIFO_FULL,

    /* Cause 4                             */
    /* Indexes 480 - 511                   */
    GT_T52_TXQ4_RES_0,
    GT_T52_PORT0_RED,
    GT_T52_PORT1_RED,
    GT_T52_PORT2_RED,
    GT_T52_PORT3_RED,
    GT_T52_PORT4_RED,
    GT_T52_PORT5_RED,
    GT_T52_PORT6_RED,
    GT_T52_PORT7_RED,
    GT_T52_PORT8_RED,
    GT_T52_PORT9_RED,
    GT_T52_PORT10_RED,
    GT_T52_PORT11_RED,
    GT_T52_PORT12_RED,
    GT_T52_PORT13_RED,
    GT_T52_PORT14_RED,
    GT_T52_PORT15_RED,
    GT_T52_PORT16_RED,
    GT_T52_PORT17_RED,
    GT_T52_PORT18_RED,
    GT_T52_PORT19_RED,
    GT_T52_PORT20_RED,
    GT_T52_PORT21_RED,
    GT_T52_PORT22_RED,
    GT_T52_PORT23_RED,
    GT_T52_PORT24_RED,
    GT_T52_PORT25_RED,
    GT_T52_PORT26_RED,
    GT_T52_PORT27_RED,
    GT_T52_PORT28_RED,
    GT_T52_PORT29_RED,
    GT_T52_PORT30_RED,

    /* Cause 5                             */
    /* Indexes 512 - 543                   */
    GT_T52_TXQ5_RES_0,
    GT_T52_PORT31_RED,
    GT_T52_PORT32_RED,
    GT_T52_PORT33_RED,
    GT_T52_PORT34_RED,
    GT_T52_PORT35_RED,
    GT_T52_PORT36_RED,
    GT_T52_PORT37_RED,
    GT_T52_PORT38_RED,
    GT_T52_PORT39_RED,
    GT_T52_PORT40_RED,
    GT_T52_PORT41_RED,
    GT_T52_PORT42_RED,
    GT_T52_PORT43_RED,
    GT_T52_PORT44_RED,
    GT_T52_PORT45_RED,
    GT_T52_PORT46_RED,
    GT_T52_PORT47_RED,
    GT_T52_PORT48_RED,
    GT_T52_PORT49_RED,
    GT_T52_PORT50_RED,
    GT_T52_PORT51_RED,
    GT_T52_PORT52_RED,
    GT_T52_CPU_RED,
    GT_T52_TXQ5_RES_24,
    GT_T52_TXQ5_RES_25,
    GT_T52_TXQ5_RES_26,
    GT_T52_TXQ5_RES_27,
    GT_T52_TXQ5_RES_28,
    GT_T52_TXQ5_RES_29,
    GT_T52_TXQ5_RES_30,
    GT_T52_TXQ5_RES_31,

    /* Miscellaneous interrupts             */
    /* Indexes 544 - 575                    */
    GT_T52_MISC_RES_0,
    GT_T52_AUQ_PENDING,
    GT_T52_AU_QUEUE_FULL,
    GT_T52_MISC_RES_3,
    GT_T52_MISC_RES_4,
    GT_T52_AU_PROCESSED,
    GT_T52_C2C_W_FAR_END_UP,
    GT_T52_C2C_N_FAR_END_UP,
    GT_T52_C2C_DATA_ERR,
    GT_T52_MSG_TIME_OUT,
    GT_T52_ILLEGAL_ADDR,
    GT_T52_MISC_RES_11,
    GT_T52_MISC_RES_12,
    GT_T52_MISC_RES_13,
    GT_T52_MISC_RES_14,
    GT_T52_MISC_RES_15,
    GT_T52_MISC_RES_16,
    GT_T52_MISC_RES_17,
    GT_T52_MISC_RES_18,
    GT_T52_MISC_RES_19,
    GT_T52_MISC_RES_20,
    GT_T52_MISC_RES_21,
    GT_T52_MISC_RES_22,
    GT_T52_MISC_RES_23,
    GT_T52_MISC_RES_24,
    GT_T52_MISC_RES_25,
    GT_T52_MISC_RES_26,
    GT_T52_MISC_RES_27,
    GT_T52_MISC_RES_28,
    GT_T52_MISC_RES_29,
    GT_T52_MISC_RES_30,
    GT_T52_MISC_RES_31,


    /* Rx SDMA related interrupts           */
    /* Indexes 576 - 607                    */
    GT_T52_RX_RES_0,
    GT_T52_RX_RES_1,
    GT_T52_RX_BUFFER_QUEUE0,
    GT_T52_RX_BUFFER_QUEUE1,
    GT_T52_RX_BUFFER_QUEUE2,
    GT_T52_RX_BUFFER_QUEUE3,
    GT_T52_RX_BUFFER_QUEUE4,
    GT_T52_RX_BUFFER_QUEUE5,
    GT_T52_RX_BUFFER_QUEUE6,
    GT_T52_RX_BUFFER_QUEUE7,
    GT_T52_RX_RES_10,
    GT_T52_RX_ERR_QUEUE0,
    GT_T52_RX_ERR_QUEUE1,
    GT_T52_RX_ERR_QUEUE2,
    GT_T52_RX_ERR_QUEUE3,
    GT_T52_RX_ERR_QUEUE4,
    GT_T52_RX_ERR_QUEUE5,
    GT_T52_RX_ERR_QUEUE6,
    GT_T52_RX_ERR_QUEUE7,
    GT_T52_RX_RES_19,
    GT_T52_RX_RES_20,
    GT_T52_RX_RES_21,
    GT_T52_RX_RES_22,
    GT_T52_RX_RES_23,
    GT_T52_RX_RES_24,
    GT_T52_RX_RES_25,
    GT_T52_RX_RES_26,
    GT_T52_RX_RES_27,
    GT_T52_RX_RES_28,
    GT_T52_RX_RES_29,
    GT_T52_RX_RES_30,
    GT_T52_RX_RES_31,


    /* Tx SDMA related interrupts           */
    /* Indexes 608 - 639                    */
    GT_T52_TX_RES_0,
    GT_T52_TX_BUFFER_QUEUE0,
    GT_T52_TX_BUFFER_QUEUE1,
    GT_T52_TX_BUFFER_QUEUE2,
    GT_T52_TX_BUFFER_QUEUE3,
    GT_T52_TX_BUFFER_QUEUE4,
    GT_T52_TX_BUFFER_QUEUE5,
    GT_T52_TX_BUFFER_QUEUE6,
    GT_T52_TX_BUFFER_QUEUE7,
    GT_T52_TX_ERR_QUEUE0,
    GT_T52_TX_ERR_QUEUE1,
    GT_T52_TX_ERR_QUEUE2,
    GT_T52_TX_ERR_QUEUE3,
    GT_T52_TX_ERR_QUEUE4,
    GT_T52_TX_ERR_QUEUE5,
    GT_T52_TX_ERR_QUEUE6,
    GT_T52_TX_ERR_QUEUE7,
    GT_T52_TX_END_QUEUE0,
    GT_T52_TX_END_QUEUE1,
    GT_T52_TX_END_QUEUE2,
    GT_T52_TX_END_QUEUE3,
    GT_T52_TX_END_QUEUE4,
    GT_T52_TX_END_QUEUE5,
    GT_T52_TX_END_QUEUE6,
    GT_T52_TX_END_QUEUE7,
    GT_T52_TX_RES_25,
    GT_T52_TX_RES_26,
    GT_T52_TX_RES_27,
    GT_T52_TX_RES_28,
    GT_T52_TX_RES_29,
    GT_T52_TX_RES_30,
    GT_T52_TX_RES_31,

    /* MAC1 related interrupts.             */
    /* GOP 5                                */
    /* Indexes 640 - 671                    */
    GT_T52_MAC1_RES_0,
    GT_T52_MAC1_RES_1,
    GT_T52_MAC1_RES_2,
    GT_T52_MAC1_RES_3,
    GT_T52_MAC1_RES_4,
    GT_T52_MAC1_RES_5,
    GT_T52_MAC1_RES_6,
    GT_T52_TX_FIFO_UNDER_RUN_PORT0,
    GT_T52_TX_FIFO_UNDER_RUN_PORT1,
    GT_T52_TX_FIFOGT_T52_LAST_INT_UNDER_RUN_PORT2,
    GT_T52_TX_FIFO_UNDER_RUN_PORT3,
    GT_T52_TX_FIFO_UNDER_RUN_PORT4,
    GT_T52_TX_FIFO_UNDER_RUN_PORT5,
    GT_T52_TX_FIFO_UNDER_RUN_PORT6,
    GT_T52_TX_FIFO_UNDER_RUN_PORT7,
    GT_T52_TX_FIFO_UNDER_RUN_PORT8,
    GT_T52_TX_FIFO_UNDER_RUN_PORT9,
    GT_T52_TX_FIFO_UNDER_RUN_PORT10,
    GT_T52_TX_FIFO_UNDER_RUN_PORT11,
    GT_T52_RX_DROPPED_ON_FIFO_FULL_PORT0,
    GT_T52_RX_DROPPED_ON_FIFO_FULL_PORT1,
    GT_T52_RX_DROPPED_ON_FIFO_FULL_PORT2,
    GT_T52_RX_DROPPED_ON_FIFO_FULL_PORT3,
    GT_T52_RX_DROPPED_ON_FIFO_FULL_PORT4,
    GT_T52_RX_DROPPED_ON_FIFO_FULL_PORT5,
    GT_T52_RX_DROPPED_ON_FIFO_FULL_PORT6,
    GT_T52_RX_DROPPED_ON_FIFO_FULL_PORT7,
    GT_T52_RX_DROPPED_ON_FIFO_FULL_PORT8,
    GT_T52_RX_DROPPED_ON_FIFO_FULL_PORT9,
    GT_T52_RX_DROPPED_ON_FIFO_FULL_PORT10,
    GT_T52_RX_DROPPED_ON_FIFO_FULL_PORT11,
    GT_T52_MAC1_RES_31,

    /* GOP 6                                */
    /* Indexes 672 - 703                    */
    GT_T52_GOP6_RES_0,
    GT_T52_TX_FIFO_UNDER_RUN_PORT12,
    GT_T52_TX_FIFO_UNDER_RUN_PORT13,
    GT_T52_TX_FIFO_UNDER_RUN_PORT14,
    GT_T52_TX_FIFO_UNDER_RUN_PORT15,
    GT_T52_TX_FIFO_UNDER_RUN_PORT16,
    GT_T52_TX_FIFO_UNDER_RUN_PORT17,
    GT_T52_TX_FIFO_UNDER_RUN_PORT18,
    GT_T52_TX_FIFO_UNDER_RUN_PORT19,
    GT_T52_TX_FIFO_UNDER_RUN_PORT20,
    GT_T52_TX_FIFO_UNDER_RUN_PORT21,
    GT_T52_TX_FIFO_UNDER_RUN_PORT22,
    GT_T52_TX_FIFO_UNDER_RUN_PORT23,
    GT_T52_TX_FIFO_UNDER_RUN_PORT24,
    GT_T52_TX_FIFO_UNDER_RUN_PORT25,
    GT_T52_TX_FIFO_UNDER_RUN_PORT26,
    GT_T52_RX_DROPPED_ON_FIFO_FULL_PORT12,
    GT_T52_RX_DROPPED_ON_FIFO_FULL_PORT13,
    GT_T52_RX_DROPPED_ON_FIFO_FULL_PORT14,
    GT_T52_RX_DROPPED_ON_FIFO_FULL_PORT15,
    GT_T52_RX_DROPPED_ON_FIFO_FULL_PORT16,
    GT_T52_RX_DROPPED_ON_FIFO_FULL_PORT17,
    GT_T52_RX_DROPPED_ON_FIFO_FULL_PORT18,
    GT_T52_RX_DROPPED_ON_FIFO_FULL_PORT19,
    GT_T52_RX_DROPPED_ON_FIFO_FULL_PORT20,
    GT_T52_RX_DROPPED_ON_FIFO_FULL_PORT21,
    GT_T52_RX_DROPPED_ON_FIFO_FULL_PORT22,
    GT_T52_RX_DROPPED_ON_FIFO_FULL_PORT23,
    GT_T52_RX_DROPPED_ON_FIFO_FULL_PORT24,
    GT_T52_RX_DROPPED_ON_FIFO_FULL_PORT25,
    GT_T52_RX_DROPPED_ON_FIFO_FULL_PORT26,
    GT_T52_NOT_VALID_SEQN_PORT52,

    /* GOP 7                                */
    /* Indexes 704 - 735                    */
    GT_T52_GOP7_RES_0,
    GT_T52_TX_FIFO_UNDER_RUN_PORT27,
    GT_T52_TX_FIFO_UNDER_RUN_PORT28,
    GT_T52_TX_FIFO_UNDER_RUN_PORT29,
    GT_T52_TX_FIFO_UNDER_RUN_PORT30,
    GT_T52_TX_FIFO_UNDER_RUN_PORT31,
    GT_T52_TX_FIFO_UNDER_RUN_PORT32,
    GT_T52_TX_FIFO_UNDER_RUN_PORT33,
    GT_T52_TX_FIFO_UNDER_RUN_PORT34,
    GT_T52_TX_FIFO_UNDER_RUN_PORT35,
    GT_T52_TX_FIFO_UNDER_RUN_PORT36,
    GT_T52_TX_FIFO_UNDER_RUN_PORT37,
    GT_T52_TX_FIFO_UNDER_RUN_PORT38,
    GT_T52_TX_FIFO_UNDER_RUN_PORT39,
    GT_T52_TX_FIFO_UNDER_RUN_PORT40,
    GT_T52_TX_FIFO_UNDER_RUN_PORT41,
    GT_T52_RX_DROPPED_ON_FIFO_FULL_PORT27,
    GT_T52_RX_DROPPED_ON_FIFO_FULL_PORT28,
    GT_T52_RX_DROPPED_ON_FIFO_FULL_PORT29,
    GT_T52_RX_DROPPED_ON_FIFO_FULL_PORT30,
    GT_T52_RX_DROPPED_ON_FIFO_FULL_PORT31,
    GT_T52_RX_DROPPED_ON_FIFO_FULL_PORT32,
    GT_T52_RX_DROPPED_ON_FIFO_FULL_PORT33,
    GT_T52_RX_DROPPED_ON_FIFO_FULL_PORT34,
    GT_T52_RX_DROPPED_ON_FIFO_FULL_PORT35,
    GT_T52_RX_DROPPED_ON_FIFO_FULL_PORT36,
    GT_T52_RX_DROPPED_ON_FIFO_FULL_PORT37,
    GT_T52_RX_DROPPED_ON_FIFO_FULL_PORT38,
    GT_T52_RX_DROPPED_ON_FIFO_FULL_PORT39,
    GT_T52_RX_DROPPED_ON_FIFO_FULL_PORT40,
    GT_T52_RX_DROPPED_ON_FIFO_FULL_PORT41,
    GT_T52_NOT_VALID_SEQN_PORT53,

    /* GOP 8                                */
    /* Indexes 736 - 767                    */
    GT_T52_GOP8_RES_0,
    GT_T52_TX_FIFO_UNDER_RUN_PORT42,
    GT_T52_TX_FIFO_UNDER_RUN_PORT43,
    GT_T52_TX_FIFO_UNDER_RUN_PORT44,
    GT_T52_TX_FIFO_UNDER_RUN_PORT45,
    GT_T52_TX_FIFO_UNDER_RUN_PORT46,
    GT_T52_TX_FIFO_UNDER_RUN_PORT47,
    GT_T52_TX_FIFO_UNDER_RUN_PORT48,
    GT_T52_TX_FIFO_UNDER_RUN_PORT49,
    GT_T52_TX_FIFO_UNDER_RUN_PORT50,
    GT_T52_TX_FIFO_UNDER_RUN_PORT51,
    GT_T52_TX_FIFO_UNDER_RUN_PORT52,
    GT_T52_TX_FIFO_UNDER_RUN_PORT53,
    GT_T52_RX_DROPPED_ON_FIFO_FULL_PORT42,
    GT_T52_RX_DROPPED_ON_FIFO_FULL_PORT43,
    GT_T52_RX_DROPPED_ON_FIFO_FULL_PORT44,
    GT_T52_RX_DROPPED_ON_FIFO_FULL_PORT45,
    GT_T52_RX_DROPPED_ON_FIFO_FULL_PORT46,
    GT_T52_RX_DROPPED_ON_FIFO_FULL_PORT47,
    GT_T52_RX_DROPPED_ON_FIFO_FULL_PORT48,
    GT_T52_RX_DROPPED_ON_FIFO_FULL_PORT49,
    GT_T52_RX_DROPPED_ON_FIFO_FULL_PORT50,
    GT_T52_RX_DROPPED_ON_FIFO_FULL_PORT51,
    GT_T52_RX_DROPPED_ON_FIFO_FULL_PORT52,
    GT_T52_RX_DROPPED_ON_FIFO_FULL_PORT53,
    GT_T52_IPG_TOO_SMALL_PORT0,
    GT_T52_IPG_TOO_SMALL_PORT1,
    GT_T52_IPG_TOO_SMALL_PORT2,
    GT_T52_IPG_TOO_SMALL_PORT3,
    GT_T52_IPG_TOO_SMALL_PORT4,
    GT_T52_IPG_TOO_SMALL_PORT5,
    GT_T52_IPG_TOO_SMALL_PORT6,

    /* GOP 9                                */
    /* Indexes 768 - 799                    */
    GT_T52_GOP9_RES_0,
    GT_T52_IPG_TOO_SMALL_PORT7,
    GT_T52_IPG_TOO_SMALL_PORT8,
    GT_T52_IPG_TOO_SMALL_PORT9,
    GT_T52_IPG_TOO_SMALL_PORT10,
    GT_T52_IPG_TOO_SMALL_PORT11,
    GT_T52_IPG_TOO_SMALL_PORT12,
    GT_T52_IPG_TOO_SMALL_PORT13,
    GT_T52_IPG_TOO_SMALL_PORT14,
    GT_T52_IPG_TOO_SMALL_PORT15,
    GT_T52_IPG_TOO_SMALL_PORT16,
    GT_T52_IPG_TOO_SMALL_PORT17,
    GT_T52_IPG_TOO_SMALL_PORT18,
    GT_T52_IPG_TOO_SMALL_PORT19,
    GT_T52_IPG_TOO_SMALL_PORT20,
    GT_T52_IPG_TOO_SMALL_PORT21,
    GT_T52_IPG_TOO_SMALL_PORT22,
    GT_T52_IPG_TOO_SMALL_PORT23,
    GT_T52_IPG_TOO_SMALL_PORT24,
    GT_T52_IPG_TOO_SMALL_PORT25,
    GT_T52_IPG_TOO_SMALL_PORT26,
    GT_T52_IPG_TOO_SMALL_PORT27,
    GT_T52_IPG_TOO_SMALL_PORT28,
    GT_T52_IPG_TOO_SMALL_PORT29,
    GT_T52_IPG_TOO_SMALL_PORT30,
    GT_T52_IPG_TOO_SMALL_PORT31,
    GT_T52_IPG_TOO_SMALL_PORT32,
    GT_T52_IPG_TOO_SMALL_PORT33,
    GT_T52_IPG_TOO_SMALL_PORT34,
    GT_T52_IPG_TOO_SMALL_PORT35,
    GT_T52_IPG_TOO_SMALL_PORT36,
    GT_T52_IPG_TOO_SMALL_PORT37,

    /* GOP 10                               */
    /* Indexes 800 - 831                    */
    GT_T52_GOP10_RES_0,
    GT_T52_IPG_TOO_SMALL_PORT38,
    GT_T52_IPG_TOO_SMALL_PORT39,
    GT_T52_IPG_TOO_SMALL_PORT40,
    GT_T52_IPG_TOO_SMALL_PORT41,
    GT_T52_IPG_TOO_SMALL_PORT42,
    GT_T52_IPG_TOO_SMALL_PORT43,
    GT_T52_IPG_TOO_SMALL_PORT44,
    GT_T52_IPG_TOO_SMALL_PORT45,
    GT_T52_IPG_TOO_SMALL_PORT46,
    GT_T52_IPG_TOO_SMALL_PORT47,
    GT_T52_NOT_VALID_SEQN_PORT0,
    GT_T52_NOT_VALID_SEQN_PORT1,
    GT_T52_NOT_VALID_SEQN_PORT2,
    GT_T52_NOT_VALID_SEQN_PORT3,
    GT_T52_NOT_VALID_SEQN_PORT4,
    GT_T52_NOT_VALID_SEQN_PORT5,
    GT_T52_NOT_VALID_SEQN_PORT6,
    GT_T52_NOT_VALID_SEQN_PORT7,
    GT_T52_NOT_VALID_SEQN_PORT8,
    GT_T52_NOT_VALID_SEQN_PORT9,
    GT_T52_NOT_VALID_SEQN_PORT10,
    GT_T52_NOT_VALID_SEQN_PORT11,
    GT_T52_NOT_VALID_SEQN_PORT12,
    GT_T52_NOT_VALID_SEQN_PORT13,
    GT_T52_NOT_VALID_SEQN_PORT14,
    GT_T52_NOT_VALID_SEQN_PORT15,
    GT_T52_NOT_VALID_SEQN_PORT16,
    GT_T52_NOT_VALID_SEQN_PORT17,
    GT_T52_NOT_VALID_SEQN_PORT18,
    GT_T52_NOT_VALID_SEQN_PORT19,
    GT_T52_NOT_VALID_SEQN_PORT20,

    /* GOP 11                               */
    /* Indexes 832 - 863                    */
    GT_T52_GOP11_RES_0,
    GT_T52_NOT_VALID_SEQN_PORT21,
    GT_T52_NOT_VALID_SEQN_PORT22,
    GT_T52_NOT_VALID_SEQN_PORT23,
    GT_T52_NOT_VALID_SEQN_PORT24,
    GT_T52_NOT_VALID_SEQN_PORT25,
    GT_T52_NOT_VALID_SEQN_PORT26,
    GT_T52_NOT_VALID_SEQN_PORT27,
    GT_T52_NOT_VALID_SEQN_PORT28,
    GT_T52_NOT_VALID_SEQN_PORT29,
    GT_T52_NOT_VALID_SEQN_PORT30,
    GT_T52_NOT_VALID_SEQN_PORT31,
    GT_T52_NOT_VALID_SEQN_PORT32,
    GT_T52_NOT_VALID_SEQN_PORT33,
    GT_T52_NOT_VALID_SEQN_PORT34,
    GT_T52_NOT_VALID_SEQN_PORT35,
    GT_T52_NOT_VALID_SEQN_PORT36,
    GT_T52_NOT_VALID_SEQN_PORT37,
    GT_T52_NOT_VALID_SEQN_PORT38,
    GT_T52_NOT_VALID_SEQN_PORT39,
    GT_T52_NOT_VALID_SEQN_PORT40,
    GT_T52_NOT_VALID_SEQN_PORT41,
    GT_T52_NOT_VALID_SEQN_PORT42,
    GT_T52_NOT_VALID_SEQN_PORT43,
    GT_T52_NOT_VALID_SEQN_PORT44,
    GT_T52_NOT_VALID_SEQN_PORT45,
    GT_T52_NOT_VALID_SEQN_PORT46,
    GT_T52_NOT_VALID_SEQN_PORT47,
    GT_T52_NOT_VALID_SEQN_PORT48,
    GT_T52_NOT_VALID_SEQN_PORT49,
    GT_T52_NOT_VALID_SEQN_PORT50,
    GT_T52_NOT_VALID_SEQN_PORT51,

    GT_T52_LAST_INT         /* should be always last in enum */

}GT_TWIST52_INT_CAUSE;



/*
 * Typedef: enum GT_TWISTD_12_INT_CAUSE
 *
 * Description: All interrupt cause indexes, to be used for interrupts handling,
 *              and parameters change.
 *
 * NOTE : If needed, new interrupt bits can replace the XXX_RES_i bits, in case
 *        that these bits fall into the same cause registers.
 *
 * Comment:
 *      Please see the description of each of the following interrupt event
 *      cause registers in the packet processor datasheet.
 */
typedef enum
{
    /* Summary and PCI interrupts   */
    /* Indexes 0 - 31               */
    GT_TD_12_SUM_RES_0                       = 0,
    GT_TD_12_MAS_READ_ERR,
    GT_TD_12_SLV_WRITE_ERR,
    GT_TD_12_MAS_WRITE_ERR,
    GT_TD_12_ADDR_ERR,
    GT_TD_12_MAS_ABORT,
    GT_TD_12_TARGET_ABORT,
    GT_TD_12_SLV_RD_ERR,
    GT_TD_12_RETRY_CNTR,
    GT_TD_12_SUM_RES_9,
    GT_TD_12_SUM_RES_10,
    GT_TD_12_SUM_RES_11,
    GT_TD_12_SUM_RES_12,
    GT_TD_12_SUM_RES_13,
    GT_TD_12_SUM_RES_14,
    GT_TD_12_SUM_RES_15,
    GT_TD_12_SUM_RES_16,
    GT_TD_12_SUM_RES_17,
    GT_TD_12_SUM_RES_18,
    GT_TD_12_SUM_RES_19,
    GT_TD_12_SUM_RES_20,
    GT_TD_12_SUM_RES_21,
    GT_TD_12_SUM_RES_22,
    GT_TD_12_SUM_RES_23,
    GT_TD_12_SUM_RES_24,
    GT_TD_12_SUM_RES_25,
    GT_TD_12_SUM_RES_26,
    GT_TD_12_SUM_RES_27,
    GT_TD_12_SUM_RES_28,
    GT_TD_12_SUM_RES_29,
    GT_TD_12_SUM_RES_30,
    GT_TD_12_SUM_RES_31,

    /* Ethernet Bridge interrupts   */
    /* Indexes 32 - 63              */
    GT_TD_12_ETH_RES_0,
    GT_TD_12_NA_FIFO_FULL,
    GT_TD_12_NUM_OF_HOPS_EXP,
    GT_TD_12_AGE_VIA_TRIG_END,
    GT_TD_12_NA_LRND,
    GT_TD_12_NA_NOT_LRND,
    GT_TD_12_MAC_TBL_READ_ECC_ERR,
    GT_TD_12_MG_ADDR_OUT_OF_RANGE,
    GT_TD_12_INGRESS_FILTER_PCKT,
    GT_TD_12_NA_NOT_LRND_SEC_BREECH,
    GT_TD_12_ETH_RES_10,
    GT_TD_12_ETH_RES_11,
    GT_TD_12_ETH_RES_12,
    GT_TD_12_ETH_RES_13,
    GT_TD_12_ETH_RES_14,
    GT_TD_12_ETH_RES_15,
    GT_TD_12_ETH_RES_16,
    GT_TD_12_ETH_RES_17,
    GT_TD_12_ETH_RES_18,
    GT_TD_12_ETH_RES_19,
    GT_TD_12_ETH_RES_20,
    GT_TD_12_ETH_RES_21,
    GT_TD_12_ETH_RES_22,
    GT_TD_12_ETH_RES_23,
    GT_TD_12_ETH_RES_24,
    GT_TD_12_ETH_RES_25,
    GT_TD_12_ETH_RES_26,
    GT_TD_12_ETH_RES_27,
    GT_TD_12_ETH_RES_28,
    GT_TD_12_ETH_RES_29,
    GT_TD_12_ETH_RES_30,
    GT_TD_12_ETH_RES_31,


    /* Lx Unit related interrupts           */
    /* Indexes 64 - 95                      */
    GT_TD_12_LX_RES_0,
    GT_TD_12_LB_ERR,
    GT_TD_12_LX_RES_2,
    GT_TD_12_LX_RES_3,
    GT_TD_12_LX_RES_4,
    GT_TD_12_LX_RES_5,
    GT_TD_12_LX_RES_6,
    GT_TD_12_LX_RES_7,
    GT_TD_12_LX_RES_8,
    GT_TD_12_LX_RES_9,
    GT_TD_12_CTRL_MEM_2_RF_ERR,
    GT_TD_12_TCB_CNTR,
    GT_TD_12_LX_RES_12,
    GT_TD_12_LX_RES_13,
    GT_TD_12_LX_RES_14,
    GT_TD_12_LX_RES_15,
    GT_TD_12_LX_RES_16,
    GT_TD_12_LX_RES_17,
    GT_TD_12_LX_RES_18,
    GT_TD_12_IPV4_REFRESH_AGE_OVERRUN,
    GT_TD_12_IPV4_MC_ERR,
    GT_TD_12_IPV4_LPM_ERR,
    GT_TD_12_IPV4_ROUTE_ERR,
    GT_TD_12_IPV4_CNTR,
    GT_TD_12_TRUNK_ADDR_OUT_OFF_RANGE,
    GT_TD_12_LX_RES_25,
    GT_TD_12_LX_RES_26,
    GT_TD_12_LX_RES_27,
    GT_TD_12_LX_RES_28,
    GT_TD_12_LX_RES_29,
    GT_TD_12_PCE_PAR_ERR,
    GT_TD_12_L3_L7_ERR_ADDR,


    /* Buffer Management related interrupts */
    /* Indexes 96 - 127                     */
    GT_TD_12_BM_RES_0,
    GT_TD_12_PORT0_BUFF_FULL,
    GT_TD_12_PORT1_BUFF_FULL,
    GT_TD_12_PORT2_BUFF_FULL,
    GT_TD_12_PORT3_BUFF_FULL,
    GT_TD_12_PORT4_BUFF_FULL,
    GT_TD_12_PORT5_BUFF_FULL,
    GT_TD_12_PORT6_BUFF_FULL,
    GT_TD_12_PORT7_BUFF_FULL,
    GT_TD_12_PORT8_BUFF_FULL,
    GT_TD_12_PORT9_BUFF_FULL,
    GT_TD_12_PORT10_BUFF_FULL,
    GT_TD_12_PORT11_BUFF_FULL,
    GT_TD_12_BM_RES_13,
    GT_TD_12_LOCAL_RXBUFF_FULL,
    GT_TD_12_BM_RES_15,
    GT_TD_12_BM_RES_16,
    GT_TD_12_BM_RES_17,
    GT_TD_12_BM_RES_18,
    GT_TD_12_BM_RES_19,
    GT_TD_12_BM_RES_20,
    GT_TD_12_BM_RES_21,
    GT_TD_12_BM_ADDR_OUT_OF_RANGE,
    GT_TD_12_BM_RES_23,
    GT_TD_12_BM_RES_24,
    GT_TD_12_RX_MEM_READ_ECC_ERROR,
    GT_TD_12_BM_RES_26,
    GT_TD_12_VLT_ECC_ERR,
    GT_TD_12_BM_RES_28,
    GT_TD_12_BM_RES_29,
    GT_TD_12_BM_RES_30,
    GT_TD_12_BM_RES_31,

    /* MAC related interrupts               */
    /* Indexes 128 - 159                    */
    GT_TD_12_MAC0_RES_0,
    GT_TD_12_LINK_CHANGE_PORT0,
    GT_TD_12_LINK_CHANGE_PORT1,
    GT_TD_12_LINK_CHANGE_PORT2,
    GT_TD_12_LINK_CHANGE_PORT3,
    GT_TD_12_LINK_CHANGE_PORT4,
    GT_TD_12_LINK_CHANGE_PORT5,
    GT_TD_12_LINK_CHANGE_PORT6,
    GT_TD_12_LINK_CHANGE_PORT7,
    GT_TD_12_LINK_CHANGE_PORT8,
    GT_TD_12_LINK_CHANGE_PORT9,
    GT_TD_12_AN_COMPLETE_PORT0,
    GT_TD_12_AN_COMPLETE_PORT1,
    GT_TD_12_AN_COMPLETE_PORT2,
    GT_TD_12_AN_COMPLETE_PORT3,
    GT_TD_12_AN_COMPLETE_PORT4,
    GT_TD_12_AN_COMPLETE_PORT5,
    GT_TD_12_AN_COMPLETE_PORT6,
    GT_TD_12_AN_COMPLETE_PORT7,
    GT_TD_12_AN_COMPLETE_PORT8,
    GT_TD_12_AN_COMPLETE_PORT9,
    GT_TD_12_LINK_CHANGE_PORT10,
    GT_TD_12_LINK_CHANGE_PORT11,
    GT_TD_12_AN_COMPLETE_PORT10,
    GT_TD_12_AN_COMPLETE_PORT11,
    GT_TD_12_MAC0_RES_25,
    GT_TD_12_MAC0_RES_26,
    GT_TD_12_GPP_INTERRUPT1,
    GT_TD_12_GPP_INTERRUPT2,
    GT_TD_12_GPP_INTERRUPT3,
    GT_TD_12_MAC0_ADDR_OUT_OF_RANGE,
    GT_TD_12_COUNT_EXPIRED,


    /* Transmit Queues related interrupts   */
    /* Cause 0                              */
    /* Indexes 160 - 191                    */
    GT_TD_12_TXQ_RES_0,
    GT_TD_12_PORT0_WD_EXPIRED,
    GT_TD_12_PORT1_WD_EXPIRED,
    GT_TD_12_PORT2_WD_EXPIRED,
    GT_TD_12_PORT3_WD_EXPIRED,
    GT_TD_12_PORT4_WD_EXPIRED,
    GT_TD_12_PORT5_WD_EXPIRED,
    GT_TD_12_PORT6_WD_EXPIRED,
    GT_TD_12_PORT7_WD_EXPIRED,
    GT_TD_12_PORT8_WD_EXPIRED,
    GT_TD_12_PORT9_WD_EXPIRED,
    GT_TD_12_PORT0_FLUSH_OCCURS,
    GT_TD_12_PORT1_FLUSH_OCCURS,
    GT_TD_12_PORT2_FLUSH_OCCURS,
    GT_TD_12_PORT3_FLUSH_OCCURS,
    GT_TD_12_PORT4_FLUSH_OCCURS,
    GT_TD_12_PORT5_FLUSH_OCCURS,
    GT_TD_12_PORT6_FLUSH_OCCURS,
    GT_TD_12_PORT7_FLUSH_OCCURS,
    GT_TD_12_PORT8_FLUSH_OCCURS,
    GT_TD_12_PORT9_FLUSH_OCCURS,
    GT_TD_12_MG_FLUSH_OCCURS,
    GT_TD_12_LINK_LIST_ECC_ERR_HI,
    GT_TD_12_LINK_LIST_ECC_ERR_LO,
    GT_TD_12_MLL_PARITY_ERR,
    GT_TD_12_MG_READ_ERR,
    GT_TD_12_TXQ_RES_26,
    GT_TD_12_TXQ_RES_27,
    GT_TD_12_TXQ_RES_28,
    GT_TD_12_TXQ_RES_29,
    GT_TD_12_TXQ_RES_30,
    GT_TD_12_TXQ_RES_31,

    /* Cause 1                             */
    /* Indexes 192 - 223                   */
    GT_TD_12_TXQ1_RES_0,
    GT_TD_12_PORT10_WD_EXPIRED,
    GT_TD_12_PORT11_WD_EXPIRED,
    GT_TD_12_PORT12_WD_EXPIRED,
    GT_TD_12_PORT13_WD_EXPIRED,
    GT_TD_12_PORT14_WD_EXPIRED,
    GT_TD_12_PORT15_WD_EXPIRED,
    GT_TD_12_PORT16_WD_EXPIRED,
    GT_TD_12_PORT17_WD_EXPIRED,
    GT_TD_12_PORT18_WD_EXPIRED,
    GT_TD_12_PORT19_WD_EXPIRED,
    GT_TD_12_PORT20_WD_EXPIRED,
    GT_TD_12_PORT21_WD_EXPIRED,
    GT_TD_12_PORT22_WD_EXPIRED,
    GT_TD_12_PORT23_WD_EXPIRED,
    GT_TD_12_PORT24_WD_EXPIRED,
    GT_TD_12_PORT10_FLUSH_OCCURS,
    GT_TD_12_PORT11_FLUSH_OCCURS,
    GT_TD_12_PORT12_FLUSH_OCCURS,
    GT_TD_12_PORT13_FLUSH_OCCURS,
    GT_TD_12_PORT14_FLUSH_OCCURS,
    GT_TD_12_PORT15_FLUSH_OCCURS,
    GT_TD_12_PORT16_FLUSH_OCCURS,
    GT_TD_12_PORT17_FLUSH_OCCURS,
    GT_TD_12_PORT18_FLUSH_OCCURS,
    GT_TD_12_PORT19_FLUSH_OCCURS,
    GT_TD_12_PORT20_FLUSH_OCCURS,
    GT_TD_12_PORT21_FLUSH_OCCURS,
    GT_TD_12_PORT22_FLUSH_OCCURS,
    GT_TD_12_PORT23_FLUSH_OCCURS,
    GT_TD_12_PORT24_FLUSH_OCCURS,
    GT_TD_12_TXQ1_RES_31,

    /* Cause 3                             */
    /* Indexes 224 - 255                   */
    GT_TD_12_TXQ3_RES_0,
    GT_TD_12_TXQ3_RES_1,
    GT_TD_12_TXQ3_RES_2,
    GT_TD_12_TXQ3_RES_3,
    GT_TD_12_TXQ3_RES_4,
    GT_TD_12_TXQ3_RES_5,
    GT_TD_12_TXQ3_RES_6,
    GT_TD_12_TXQ3_RES_7,
    GT_TD_12_TXQ3_RES_8,
    GT_TD_12_TXQ3_RES_9,
    GT_TD_12_TXQ3_RES_10,
    GT_TD_12_TXQ3_RES_11,
    GT_TD_12_TXQ3_RES_12,
    GT_TD_12_TXQ3_RES_13,
    GT_TD_12_TXQ3_RES_14,
    GT_TD_12_TXQ3_RES_15,
    GT_TD_12_TXQ3_RES_16,
    GT_TD_12_TXQ3_RES_17,
    GT_TD_12_TXQ3_RES_18,
    GT_TD_12_TXQ3_RES_19,
    GT_TD_12_TXQ3_RES_20,
    GT_TD_12_TXQ3_RES_21,
    GT_TD_12_TXQ3_RES_22,
    GT_TD_12_TXQ3_RES_23,
    GT_TD_12_TXQ3_RES_24,
    GT_TD_12_TXQ3_RES_25,
    GT_TD_12_TXQ3_RES_26,
    GT_TD_12_MC_FIFO_OVERRUN,
    GT_TD_12_TOTAL_DESC_UNDERFLOW,
    GT_TD_12_TOTAL_DESC_OVERFLOW,
    GT_TD_12_SNIFF_DESC_DROP,
    GT_TD_12_MC_FIFO_FULL,

    /* Cause 5                             */
    /* Indexes 256 - 287                   */
    GT_TD_12_TXQ5_RES_0,
    GT_TD_12_TXQ5_RES_1,
    GT_TD_12_TXQ5_RES_2,
    GT_TD_12_TXQ5_RES_3,
    GT_TD_12_TXQ5_RES_4,
    GT_TD_12_TXQ5_RES_5,
    GT_TD_12_TXQ5_RES_6,
    GT_TD_12_TXQ5_RES_7,
    GT_TD_12_TXQ5_RES_8,
    GT_TD_12_TXQ5_RES_9,
    GT_TD_12_TXQ5_RES_10,
    GT_TD_12_TXQ5_RES_11,
    GT_TD_12_TXQ5_RES_12,
    GT_TD_12_TXQ5_RES_13,
    GT_TD_12_TXQ5_RES_14,
    GT_TD_12_TXQ5_RES_15,
    GT_TD_12_TXQ5_RES_16,
    GT_TD_12_TXQ5_RES_17,
    GT_TD_12_TXQ5_RES_18,
    GT_TD_12_TXQ5_RES_19,
    GT_TD_12_TXQ5_RES_20,
    GT_TD_12_TXQ5_RES_21,
    GT_TD_12_TXQ5_RES_22,
    GT_TD_12_CPU_RED,
    GT_TD_12_TXQ5_RES_24,
    GT_TD_12_TXQ5_RES_25,
    GT_TD_12_TXQ5_RES_26,
    GT_TD_12_TXQ5_RES_27,
    GT_TD_12_TXQ5_RES_28,
    GT_TD_12_TXQ5_RES_29,
    GT_TD_12_TXQ5_RES_30,
    GT_TD_12_TXQ5_RES_31,

    /* Miscellaneous interrupts             */
    /* Indexes 288 - 319                    */
    GT_TD_12_MISC_RES_0,
    GT_TD_12_AUQ_PENDING,
    GT_TD_12_AU_QUEUE_FULL,
    GT_TD_12_MISC_RES_3,
    GT_TD_12_MISC_RES_4,
    GT_TD_12_AU_PROCESSED,
    GT_TD_12_C2C_W_FAR_END_UP,
    GT_TD_12_C2C_N_FAR_END_UP,
    GT_TD_12_C2C_DATA_ERR,
    GT_TD_12_MSG_TIME_OUT,
    GT_TD_12_ILLEGAL_ADDR,
    GT_TD_12_MISC_RES_11,
    GT_TD_12_MISC_RES_12,
    GT_TD_12_MISC_RES_13,
    GT_TD_12_MISC_RES_14,
    GT_TD_12_MISC_RES_15,
    GT_TD_12_MISC_RES_16,
    GT_TD_12_MISC_RES_17,
    GT_TD_12_MISC_RES_18,
    GT_TD_12_MISC_RES_19,
    GT_TD_12_MISC_RES_20,
    GT_TD_12_MISC_RES_21,
    GT_TD_12_MISC_RES_22,
    GT_TD_12_MISC_RES_23,
    GT_TD_12_MISC_RES_24,
    GT_TD_12_MISC_RES_25,
    GT_TD_12_MISC_RES_26,
    GT_TD_12_MISC_RES_27,
    GT_TD_12_MISC_RES_28,
    GT_TD_12_MISC_RES_29,
    GT_TD_12_MISC_RES_30,
    GT_TD_12_MISC_RES_31,


    /* Rx SDMA related interrupts           */
    /* Indexes 320 - 351                    */
    GT_TD_12_RX_RES_0,
    GT_TD_12_RX_RES_1,
    GT_TD_12_RX_BUFFER_QUEUE0,
    GT_TD_12_RX_BUFFER_QUEUE1,
    GT_TD_12_RX_BUFFER_QUEUE2,
    GT_TD_12_RX_BUFFER_QUEUE3,
    GT_TD_12_RX_BUFFER_QUEUE4,
    GT_TD_12_RX_BUFFER_QUEUE5,
    GT_TD_12_RX_BUFFER_QUEUE6,
    GT_TD_12_RX_BUFFER_QUEUE7,
    GT_TD_12_RX_RES_10,
    GT_TD_12_RX_ERR_QUEUE0,
    GT_TD_12_RX_ERR_QUEUE1,
    GT_TD_12_RX_ERR_QUEUE2,
    GT_TD_12_RX_ERR_QUEUE3,
    GT_TD_12_RX_ERR_QUEUE4,
    GT_TD_12_RX_ERR_QUEUE5,
    GT_TD_12_RX_ERR_QUEUE6,
    GT_TD_12_RX_ERR_QUEUE7,
    GT_TD_12_RX_RES_19,
    GT_TD_12_RX_RES_20,
    GT_TD_12_RX_RES_21,
    GT_TD_12_RX_RES_22,
    GT_TD_12_RX_RES_23,
    GT_TD_12_RX_RES_24,
    GT_TD_12_RX_RES_25,
    GT_TD_12_RX_RES_26,
    GT_TD_12_RX_RES_27,
    GT_TD_12_RX_RES_28,
    GT_TD_12_RX_RES_29,
    GT_TD_12_RX_RES_30,
    GT_TD_12_RX_RES_31,


    /* Tx SDMA related interrupts           */
    /* Indexes 352 - 383                    */
    GT_TD_12_TX_RES_0,
    GT_TD_12_TX_BUFFER_QUEUE0,
    GT_TD_12_TX_BUFFER_QUEUE1,
    GT_TD_12_TX_BUFFER_QUEUE2,
    GT_TD_12_TX_BUFFER_QUEUE3,
    GT_TD_12_TX_BUFFER_QUEUE4,
    GT_TD_12_TX_BUFFER_QUEUE5,
    GT_TD_12_TX_BUFFER_QUEUE6,
    GT_TD_12_TX_BUFFER_QUEUE7,
    GT_TD_12_TX_ERR_QUEUE0,
    GT_TD_12_TX_ERR_QUEUE1,
    GT_TD_12_TX_ERR_QUEUE2,
    GT_TD_12_TX_ERR_QUEUE3,
    GT_TD_12_TX_ERR_QUEUE4,
    GT_TD_12_TX_ERR_QUEUE5,
    GT_TD_12_TX_ERR_QUEUE6,
    GT_TD_12_TX_ERR_QUEUE7,
    GT_TD_12_TX_END_QUEUE0,
    GT_TD_12_TX_END_QUEUE1,
    GT_TD_12_TX_END_QUEUE2,
    GT_TD_12_TX_END_QUEUE3,
    GT_TD_12_TX_END_QUEUE4,
    GT_TD_12_TX_END_QUEUE5,
    GT_TD_12_TX_END_QUEUE6,
    GT_TD_12_TX_END_QUEUE7,
    GT_TD_12_TX_RES_25,
    GT_TD_12_TX_RES_26,
    GT_TD_12_TX_RES_27,
    GT_TD_12_TX_RES_28,
    GT_TD_12_TX_RES_29,
    GT_TD_12_TX_RES_30,
    GT_TD_12_TX_RES_31,

    /* MAC1 related interrupts.              */
    /* Indexes 384 - 415                     */
    GT_TD_12_MAC1_RES_0,
    GT_TD_12_MAC1_RES_1,
    GT_TD_12_MAC1_RES_2,
    GT_TD_12_MAC1_RES_3,
    GT_TD_12_MAC1_RES_4,
    GT_TD_12_MAC1_RES_5,
    GT_TD_12_MAC1_RES_6,
    GT_TD_12_TX_FIFO_UNDER_RUN_PORT0,
    GT_TD_12_TX_FIFO_UNDER_RUN_PORT1,
    GT_TD_12_TX_FIFO_UNDER_RUN_PORT2,
    GT_TD_12_TX_FIFO_UNDER_RUN_PORT3,
    GT_TD_12_TX_FIFO_UNDER_RUN_PORT4,
    GT_TD_12_TX_FIFO_UNDER_RUN_PORT5,
    GT_TD_12_TX_FIFO_UNDER_RUN_PORT6,
    GT_TD_12_TX_FIFO_UNDER_RUN_PORT7,
    GT_TD_12_TX_FIFO_UNDER_RUN_PORT8,
    GT_TD_12_TX_FIFO_UNDER_RUN_PORT9,
    GT_TD_12_TX_FIFO_UNDER_RUN_PORT10,
    GT_TD_12_TX_FIFO_UNDER_RUN_PORT11,
    GT_TD_12_RX_DROPPED_ON_FIFO_FULL_PORT0,
    GT_TD_12_RX_DROPPED_ON_FIFO_FULL_PORT1,
    GT_TD_12_RX_DROPPED_ON_FIFO_FULL_PORT2,
    GT_TD_12_RX_DROPPED_ON_FIFO_FULL_PORT3,
    GT_TD_12_RX_DROPPED_ON_FIFO_FULL_PORT4,
    GT_TD_12_RX_DROPPED_ON_FIFO_FULL_PORT5,
    GT_TD_12_RX_DROPPED_ON_FIFO_FULL_PORT6,
    GT_TD_12_RX_DROPPED_ON_FIFO_FULL_PORT7,
    GT_TD_12_RX_DROPPED_ON_FIFO_FULL_PORT8,
    GT_TD_12_RX_DROPPED_ON_FIFO_FULL_PORT9,
    GT_TD_12_RX_DROPPED_ON_FIFO_FULL_PORT10,
    GT_TD_12_RX_DROPPED_ON_FIFO_FULL_PORT11,
    GT_TD_12_MAC1_RES_31,

    GT_TD_12_LAST_INT         /* should be always last in enum */

}GT_TWISTD_12_INT_CAUSE;


/*
 * Typedef: enum GT_TWISTD_52_INT_CAUSE
 *
 * Description: All interrupt cause indexes, to be used for interrupts handling,
 *              and parameters change.
 *
 * NOTE : If needed, new interrupt bits can replace the XXX_RES_i bits, in case
 *        that these bits fall into the same cause registers.
 *
 * Comment:
 *      Please see the description of each of the following interrupt event
 *      cause registers in the packet processor datasheet.
 */
typedef enum
{
    /* Summary and PCI interrupts   */
    /* Indexes 0 - 31               */
    GT_TD_52_SUM_RES_0               = 0,
    GT_TD_52_MAS_READ_ERR,
    GT_TD_52_SLV_WRITE_ERR,
    GT_TD_52_MAS_WRITE_ERR,
    GT_TD_52_ADDR_ERR,
    GT_TD_52_MAS_ABORT,
    GT_TD_52_TARGET_ABORT,
    GT_TD_52_SLV_RD_ERR,
    GT_TD_52_RETRY_CNTR,
    GT_TD_52_SUM_RES_9,
    GT_TD_52_SUM_RES_10,
    GT_TD_52_SUM_RES_11,
    GT_TD_52_SUM_RES_12,
    GT_TD_52_SUM_RES_13,
    GT_TD_52_SUM_RES_14,
    GT_TD_52_SUM_RES_15,
    GT_TD_52_SUM_RES_16,
    GT_TD_52_SUM_RES_17,
    GT_TD_52_SUM_RES_18,
    GT_TD_52_SUM_RES_19,
    GT_TD_52_SUM_RES_20,
    GT_TD_52_SUM_RES_21,
    GT_TD_52_SUM_RES_22,
    GT_TD_52_SUM_RES_23,
    GT_TD_52_SUM_RES_24,
    GT_TD_52_SUM_RES_25,
    GT_TD_52_SUM_RES_26,
    GT_TD_52_SUM_RES_27,
    GT_TD_52_SUM_RES_28,
    GT_TD_52_SUM_RES_29,
    GT_TD_52_SUM_RES_30,
    GT_TD_52_SUM_RES_31,

    /* Ethernet Bridge interrupts   */
    /* Indexes 32 - 63              */
    GT_TD_52_ETH_RES_0,
    GT_TD_52_NA_FIFO_FULL,
    GT_TD_52_NUM_OF_HOPS_EXP,
    GT_TD_52_AGE_VIA_TRIG_END,
    GT_TD_52_NA_LRND,
    GT_TD_52_NA_NOT_LRND,
    GT_TD_52_MAC_TBL_READ_ECC_ERR,
    GT_TD_52_MG_ADDR_OUT_OF_RANGE,
    GT_TD_52_INGRESS_FILTER_PCKT,
    GT_TD_52_NA_NOT_LRND_SEC_BREECH,
    GT_TD_52_ETH_RES_10,
    GT_TD_52_ETH_RES_11,
    GT_TD_52_ETH_RES_12,
    GT_TD_52_ETH_RES_13,
    GT_TD_52_ETH_RES_14,
    GT_TD_52_ETH_RES_15,
    GT_TD_52_ETH_RES_16,
    GT_TD_52_ETH_RES_17,
    GT_TD_52_ETH_RES_18,
    GT_TD_52_ETH_RES_19,
    GT_TD_52_ETH_RES_20,
    GT_TD_52_ETH_RES_21,
    GT_TD_52_ETH_RES_22,
    GT_TD_52_ETH_RES_23,
    GT_TD_52_ETH_RES_24,
    GT_TD_52_ETH_RES_25,
    GT_TD_52_ETH_RES_26,
    GT_TD_52_ETH_RES_27,
    GT_TD_52_ETH_RES_28,
    GT_TD_52_ETH_RES_29,
    GT_TD_52_ETH_RES_30,
    GT_TD_52_ETH_RES_31,


    /* Lx Unit related interrupts           */
    /* Indexes 64 - 95                      */
    GT_TD_52_LX_RES_0,
    GT_TD_52_LB_ERR,
    GT_TD_52_LX_RES_2,
    GT_TD_52_LX_RES_3,
    GT_TD_52_LX_RES_4,
    GT_TD_52_LX_RES_5,
    GT_TD_52_LX_RES_6,
    GT_TD_52_LX_RES_7,
    GT_TD_52_LX_RES_8,
    GT_TD_52_LX_RES_9,
    GT_TD_52_CTRL_MEM_2_RF_ERR,
    GT_TD_52_TCB_CNTR,
    GT_TD_52_LX_RES_12,
    GT_TD_52_LX_RES_13,
    GT_TD_52_LX_RES_14,
    GT_TD_52_LX_RES_15,
    GT_TD_52_LX_RES_16,
    GT_TD_52_LX_RES_17,
    GT_TD_52_LX_RES_18,
    GT_TD_52_IPV4_REFRESH_AGE_OVERRUN,
    GT_TD_52_IPV4_MC_ERR,
    GT_TD_52_IPV4_LPM_ERR,
    GT_TD_52_IPV4_ROUTE_ERR,
    GT_TD_52_IPV4_CNTR,
    GT_TD_52_TRUNK_ADDR_OUT_OF_RANGE,
    GT_TD_52_LX_RES_25,
    GT_TD_52_LX_RES_26,
    GT_TD_52_LX_RES_27,
    GT_TD_52_LX_RES_28,
    GT_TD_52_LX_RES_29,
    GT_TD_52_PCE_PAR_ERR,
    GT_TD_52_L3_L7_ERR_ADDR,


    /* Buffer Management related interrupts */
    /* Indexes 96 - 127                     */
    GT_TD_52_BM_RES_0,
    GT_TD_52_PORT0_BUFF_FULL,
    GT_TD_52_PORT1_BUFF_FULL,
    GT_TD_52_PORT2_BUFF_FULL,
    GT_TD_52_PORT3_BUFF_FULL,
    GT_TD_52_PORT4_BUFF_FULL,
    GT_TD_52_PORT5_BUFF_FULL,
    GT_TD_52_PORT6_BUFF_FULL,
    GT_TD_52_PORT7_BUFF_FULL,
    GT_TD_52_PORT8_BUFF_FULL,
    GT_TD_52_PORT9_BUFF_FULL,
    GT_TD_52_PORT10_BUFF_FULL,
    GT_TD_52_PORT11_BUFF_FULL,
    GT_TD_52_BM_RES_13,
    GT_TD_52_LOCAL_RXBUFF_FULL,
    GT_TD_52_BM_RES_15,
    GT_TD_52_BM_RES_16,
    GT_TD_52_BM_RES_17,
    GT_TD_52_BM_RES_18,
    GT_TD_52_BM_RES_19,
    GT_TD_52_BM_RES_20,
    GT_TD_52_BM_RES_21,
    GT_TD_52_BM_ADDR_OUT_OF_RANGE,
    GT_TD_52_BM_RES_23,
    GT_TD_52_BM_RES_24,
    GT_TD_52_RX_MEM_READ_ECC_ERROR,
    GT_TD_52_BM_RES_26,
    GT_TD_52_VLT_ECC_ERR,
    GT_TD_52_BM_RES_28,
    GT_TD_52_BM_RES_29,
    GT_TD_52_BM_RES_30,
    GT_TD_52_BM_RES_31,

    /* Buffer Management related interrupts */
    /* Cause 1                              */
    /* Indexes 128 - 159                    */
    GT_TD_52_BM1_RES_0,
    GT_TD_52_PORT12_BUFF_FULL,
    GT_TD_52_PORT13_BUFF_FULL,
    GT_TD_52_PORT14_BUFF_FULL,
    GT_TD_52_PORT15_BUFF_FULL,
    GT_TD_52_PORT16_BUFF_FULL,
    GT_TD_52_PORT17_BUFF_FULL,
    GT_TD_52_PORT18_BUFF_FULL,
    GT_TD_52_PORT19_BUFF_FULL,
    GT_TD_52_PORT20_BUFF_FULL,
    GT_TD_52_PORT21_BUFF_FULL,
    GT_TD_52_PORT22_BUFF_FULL,
    GT_TD_52_PORT23_BUFF_FULL,
    GT_TD_52_PORT24_BUFF_FULL,
    GT_TD_52_PORT25_BUFF_FULL,
    GT_TD_52_PORT26_BUFF_FULL,
    GT_TD_52_PORT27_BUFF_FULL,
    GT_TD_52_PORT28_BUFF_FULL,
    GT_TD_52_PORT29_BUFF_FULL,
    GT_TD_52_PORT30_BUFF_FULL,
    GT_TD_52_PORT31_BUFF_FULL,
    GT_TD_52_PORT32_BUFF_FULL,
    GT_TD_52_PORT33_BUFF_FULL,
    GT_TD_52_PORT34_BUFF_FULL,
    GT_TD_52_PORT35_BUFF_FULL,
    GT_TD_52_PORT36_BUFF_FULL,
    GT_TD_52_PORT37_BUFF_FULL,
    GT_TD_52_PORT38_BUFF_FULL,
    GT_TD_52_PORT39_BUFF_FULL,
    GT_TD_52_PORT40_BUFF_FULL,
    GT_TD_52_PORT41_BUFF_FULL,
    GT_TD_52_PORT42_BUFF_FULL,

    /* Buffer Management related interrupts */
    /* Cause 2                              */
    /* Indexes 160 - 191                    */
    GT_TD_52_BM2_RES_0,
    GT_TD_52_PORT43_BUFF_FULL,
    GT_TD_52_PORT44_BUFF_FULL,
    GT_TD_52_PORT45_BUFF_FULL,
    GT_TD_52_PORT46_BUFF_FULL,
    GT_TD_52_PORT47_BUFF_FULL,
    GT_TD_52_PORT48_BUFF_FULL,
    GT_TD_52_PORT49_BUFF_FULL,
    GT_TD_52_PORT50_BUFF_FULL,
    GT_TD_52_PORT51_BUFF_FULL,
    GT_TD_52_BM2_RES_10,
    GT_TD_52_BM2_RES_11,
    GT_TD_52_BM2_RES_12,
    GT_TD_52_BM2_RES_13,
    GT_TD_52_BM2_RES_14,
    GT_TD_52_BM2_RES_15,
    GT_TD_52_BM2_RES_16,
    GT_TD_52_BM2_RES_17,
    GT_TD_52_BM2_RES_18,
    GT_TD_52_BM2_RES_19,
    GT_TD_52_BM2_RES_20,
    GT_TD_52_BM2_RES_21,
    GT_TD_52_BM2_RES_22,
    GT_TD_52_BM2_RES_23,
    GT_TD_52_BM2_RES_24,
    GT_TD_52_BM2_RES_25,
    GT_TD_52_BM2_RES_26,
    GT_TD_52_BM2_RES_27,
    GT_TD_52_BM2_RES_28,
    GT_TD_52_BM2_RES_29,
    GT_TD_52_BM2_RES_30,
    GT_TD_52_BM2_RES_31,


    /* MAC related interrupts               */
    /* GOP 0                                */
    /* Indexes 192 - 223                    */
    GT_TD_52_MAC0_RES_0,
    GT_TD_52_MAC0_RES_1,
    GT_TD_52_MAC0_RES_2,
    GT_TD_52_MAC0_RES_3,
    GT_TD_52_MAC0_RES_4,
    GT_TD_52_MAC0_RES_5,
    GT_TD_52_MAC0_RES_6,
    GT_TD_52_LINK_CHANGE_PORT48,
    GT_TD_52_LINK_CHANGE_PORT49,
    GT_TD_52_MAC0_RES_9,
    GT_TD_52_LINK_CHANGE_PORT50,
    GT_TD_52_MAC0_RES_11,
    GT_TD_52_MAC0_RES_12,
    GT_TD_52_MAC0_RES_13,
    GT_TD_52_MAC0_RES_14,
    GT_TD_52_MAC0_RES_15,
    GT_TD_52_MAC0_RES_16,
    GT_TD_52_AN_COMPLETE_PORT48,
    GT_TD_52_AN_COMPLETE_PORT49,
    GT_TD_52_MAC0_RES_19,
    GT_TD_52_AN_COMPLETE_PORT50,
    GT_TD_52_LINK_CHANGE_PORT51,
    GT_TD_52_MAC0_RES_22,
    GT_TD_52_AN_COMPLETE_PORT51,
    GT_TD_52_MAC0_RES_24,
    GT_TD_52_MAC0_RES_25,
    GT_TD_52_MAC0_RES_26,
    GT_TD_52_GPP_INTERRUPT1,
    GT_TD_52_GPP_INTERRUPT2,
    GT_TD_52_GPP_INTERRUPT3,
    GT_TD_52_MAC0_ADDR_OUT_OF_RANGE,
    GT_TD_52_COUNT_EXPIRED,

    /* GOP 1                                */
    /* Indexes 224 - 255                    */
    GT_TD_52_MAC2_GOP1_RES_0,
    GT_TD_52_MAC2_GOP1_RES_1,
    GT_TD_52_MAC2_GOP1_RES_2,
    GT_TD_52_MAC2_GOP1_RES_3,
    GT_TD_52_MAC2_GOP1_RES_4,
    GT_TD_52_MAC2_GOP1_RES_5,
    GT_TD_52_MAC2_GOP1_RES_6,
    GT_TD_52_MAC2_GOP1_RES_7,
    GT_TD_52_LINK_CHANGE_PORT0,
    GT_TD_52_LINK_CHANGE_PORT1,
    GT_TD_52_LINK_CHANGE_PORT2,
    GT_TD_52_LINK_CHANGE_PORT3,
    GT_TD_52_LINK_CHANGE_PORT4,
    GT_TD_52_LINK_CHANGE_PORT5,
    GT_TD_52_LINK_CHANGE_PORT6,
    GT_TD_52_LINK_CHANGE_PORT7,
    GT_TD_52_LINK_CHANGE_PORT8,
    GT_TD_52_LINK_CHANGE_PORT9,
    GT_TD_52_LINK_CHANGE_PORT10,
    GT_TD_52_LINK_CHANGE_PORT11,
    GT_TD_52_AN_COMPLETE_PORT0,
    GT_TD_52_AN_COMPLETE_PORT1,
    GT_TD_52_AN_COMPLETE_PORT2,
    GT_TD_52_AN_COMPLETE_PORT3,
    GT_TD_52_AN_COMPLETE_PORT4,
    GT_TD_52_AN_COMPLETE_PORT5,
    GT_TD_52_AN_COMPLETE_PORT6,
    GT_TD_52_AN_COMPLETE_PORT7,
    GT_TD_52_AN_COMPLETE_PORT8,
    GT_TD_52_AN_COMPLETE_PORT9,
    GT_TD_52_AN_COMPLETE_PORT10,
    GT_TD_52_AN_COMPLETE_PORT11,

    /* GOP 2                                */
    /* Indexes 256 - 287                    */
    GT_TD_52_MAC2_GOP2_RES_0,
    GT_TD_52_LINK_CHANGE_PORT12,
    GT_TD_52_LINK_CHANGE_PORT13,
    GT_TD_52_LINK_CHANGE_PORT14,
    GT_TD_52_LINK_CHANGE_PORT15,
    GT_TD_52_LINK_CHANGE_PORT16,
    GT_TD_52_LINK_CHANGE_PORT17,
    GT_TD_52_LINK_CHANGE_PORT18,
    GT_TD_52_LINK_CHANGE_PORT19,
    GT_TD_52_LINK_CHANGE_PORT20,
    GT_TD_52_LINK_CHANGE_PORT21,
    GT_TD_52_LINK_CHANGE_PORT22,
    GT_TD_52_LINK_CHANGE_PORT23,
    GT_TD_52_AN_COMPLETE_PORT12,
    GT_TD_52_AN_COMPLETE_PORT13,
    GT_TD_52_AN_COMPLETE_PORT14,
    GT_TD_52_AN_COMPLETE_PORT15,
    GT_TD_52_AN_COMPLETE_PORT16,
    GT_TD_52_AN_COMPLETE_PORT17,
    GT_TD_52_AN_COMPLETE_PORT18,
    GT_TD_52_AN_COMPLETE_PORT19,
    GT_TD_52_AN_COMPLETE_PORT20,
    GT_TD_52_AN_COMPLETE_PORT21,
    GT_TD_52_AN_COMPLETE_PORT22,
    GT_TD_52_AN_COMPLETE_PORT23,
    GT_TD_52_MAC2_GOP2_RES_25,
    GT_TD_52_MAC2_GOP2_RES_26,
    GT_TD_52_MAC2_GOP2_RES_27,
    GT_TD_52_MAC2_GOP2_RES_28,
    GT_TD_52_MAC2_GOP2_RES_29,
    GT_TD_52_MAC2_GOP2_RES_30,
    GT_TD_52_MAC2_GOP2_RES_31,

    /* GOP 3                                */
    /* Indexes 288 - 319                    */
    GT_TD_52_MAC2_GOP3_RES_0,
    GT_TD_52_LINK_CHANGE_PORT24,
    GT_TD_52_LINK_CHANGE_PORT25,
    GT_TD_52_LINK_CHANGE_PORT26,
    GT_TD_52_LINK_CHANGE_PORT27,
    GT_TD_52_LINK_CHANGE_PORT28,
    GT_TD_52_LINK_CHANGE_PORT29,
    GT_TD_52_LINK_CHANGE_PORT30,
    GT_TD_52_LINK_CHANGE_PORT31,
    GT_TD_52_LINK_CHANGE_PORT32,
    GT_TD_52_LINK_CHANGE_PORT33,
    GT_TD_52_LINK_CHANGE_PORT34,
    GT_TD_52_LINK_CHANGE_PORT35,
    GT_TD_52_AN_COMPLETE_PORT24,
    GT_TD_52_AN_COMPLETE_PORT25,
    GT_TD_52_AN_COMPLETE_PORT26,
    GT_TD_52_AN_COMPLETE_PORT27,
    GT_TD_52_AN_COMPLETE_PORT28,
    GT_TD_52_AN_COMPLETE_PORT29,
    GT_TD_52_AN_COMPLETE_PORT30,
    GT_TD_52_AN_COMPLETE_PORT31,
    GT_TD_52_AN_COMPLETE_PORT32,
    GT_TD_52_AN_COMPLETE_PORT33,
    GT_TD_52_AN_COMPLETE_PORT34,
    GT_TD_52_AN_COMPLETE_PORT35,
    GT_TD_52_MAC2_GOP3_RES_25,
    GT_TD_52_MAC2_GOP3_RES_26,
    GT_TD_52_MAC2_GOP3_RES_27,
    GT_TD_52_MAC2_GOP3_RES_28,
    GT_TD_52_MAC2_GOP3_RES_29,
    GT_TD_52_MAC2_GOP3_RES_30,
    GT_TD_52_MAC2_GOP3_RES_31,

    /* GOP 4                                */
    /* Indexes 320 - 351                    */
    GT_TD_52_MAC2_GOP4_RES_0,
    GT_TD_52_LINK_CHANGE_PORT36,
    GT_TD_52_LINK_CHANGE_PORT37,
    GT_TD_52_LINK_CHANGE_PORT38,
    GT_TD_52_LINK_CHANGE_PORT39,
    GT_TD_52_LINK_CHANGE_PORT40,
    GT_TD_52_LINK_CHANGE_PORT41,
    GT_TD_52_LINK_CHANGE_PORT42,
    GT_TD_52_LINK_CHANGE_PORT43,
    GT_TD_52_LINK_CHANGE_PORT44,
    GT_TD_52_LINK_CHANGE_PORT45,
    GT_TD_52_LINK_CHANGE_PORT46,
    GT_TD_52_LINK_CHANGE_PORT47,
    GT_TD_52_AN_COMPLETE_PORT36,
    GT_TD_52_AN_COMPLETE_PORT37,
    GT_TD_52_AN_COMPLETE_PORT38,
    GT_TD_52_AN_COMPLETE_PORT39,
    GT_TD_52_AN_COMPLETE_PORT40,
    GT_TD_52_AN_COMPLETE_PORT41,
    GT_TD_52_AN_COMPLETE_PORT42,
    GT_TD_52_AN_COMPLETE_PORT43,
    GT_TD_52_AN_COMPLETE_PORT44,
    GT_TD_52_AN_COMPLETE_PORT45,
    GT_TD_52_AN_COMPLETE_PORT46,
    GT_TD_52_AN_COMPLETE_PORT47,
    GT_TD_52_MAC2_GOP4_RES_25,
    GT_TD_52_MAC2_GOP4_RES_26,
    GT_TD_52_MAC2_GOP4_RES_27,
    GT_TD_52_MAC2_GOP4_RES_28,
    GT_TD_52_MAC2_GOP4_RES_29,
    GT_TD_52_MAC2_GOP4_RES_30,
    GT_TD_52_MAC2_GOP4_RES_31,


    /* Transmit Queues related interrupts   */
    /* Cause 0                              */
    /* Indexes 352 - 383                    */
    GT_TD_52_TXQ_RES_0,
    GT_TD_52_PORT0_WD_EXPIRED,
    GT_TD_52_PORT1_WD_EXPIRED,
    GT_TD_52_PORT2_WD_EXPIRED,
    GT_TD_52_PORT3_WD_EXPIRED,
    GT_TD_52_PORT4_WD_EXPIRED,
    GT_TD_52_PORT5_WD_EXPIRED,
    GT_TD_52_PORT6_WD_EXPIRED,
    GT_TD_52_PORT7_WD_EXPIRED,
    GT_TD_52_PORT8_WD_EXPIRED,
    GT_TD_52_PORT9_WD_EXPIRED,
    GT_TD_52_PORT0_FLUSH_OCCURS,
    GT_TD_52_PORT1_FLUSH_OCCURS,
    GT_TD_52_PORT2_FLUSH_OCCURS,
    GT_TD_52_PORT3_FLUSH_OCCURS,
    GT_TD_52_PORT4_FLUSH_OCCURS,
    GT_TD_52_PORT5_FLUSH_OCCURS,
    GT_TD_52_PORT6_FLUSH_OCCURS,
    GT_TD_52_PORT7_FLUSH_OCCURS,
    GT_TD_52_PORT8_FLUSH_OCCURS,
    GT_TD_52_PORT9_FLUSH_OCCURS,
    GT_TD_52_MG_FLUSH_OCCURS,
    GT_TD_52_LINK_LIST_ECC_ERR_HI,
    GT_TD_52_LINK_LIST_ECC_ERR_LO,
    GT_TD_52_MLL_PARITY_ERR,
    GT_TD_52_MG_READ_ERR,
    GT_TD_52_TXQ_RES_26,
    GT_TD_52_TXQ_RES_27,
    GT_TD_52_TXQ_RES_28,
    GT_TD_52_TXQ_RES_29,
    GT_TD_52_TXQ_RES_30,
    GT_TD_52_TXQ_RES_31,

    /* Cause 1                             */
    /* Indexes 384 - 415                   */
    GT_TD_52_TXQ1_RES_0,
    GT_TD_52_PORT10_WD_EXPIRED,
    GT_TD_52_PORT11_WD_EXPIRED,
    GT_TD_52_PORT12_WD_EXPIRED,
    GT_TD_52_PORT13_WD_EXPIRED,
    GT_TD_52_PORT14_WD_EXPIRED,
    GT_TD_52_PORT15_WD_EXPIRED,
    GT_TD_52_PORT16_WD_EXPIRED,
    GT_TD_52_PORT17_WD_EXPIRED,
    GT_TD_52_PORT18_WD_EXPIRED,
    GT_TD_52_PORT19_WD_EXPIRED,
    GT_TD_52_PORT20_WD_EXPIRED,
    GT_TD_52_PORT21_WD_EXPIRED,
    GT_TD_52_PORT22_WD_EXPIRED,
    GT_TD_52_PORT23_WD_EXPIRED,
    GT_TD_52_PORT24_WD_EXPIRED,
    GT_TD_52_PORT10_FLUSH_OCCURS,
    GT_TD_52_PORT11_FLUSH_OCCURS,
    GT_TD_52_PORT12_FLUSH_OCCURS,
    GT_TD_52_PORT13_FLUSH_OCCURS,
    GT_TD_52_PORT14_FLUSH_OCCURS,
    GT_TD_52_PORT15_FLUSH_OCCURS,
    GT_TD_52_PORT16_FLUSH_OCCURS,
    GT_TD_52_PORT17_FLUSH_OCCURS,
    GT_TD_52_PORT18_FLUSH_OCCURS,
    GT_TD_52_PORT19_FLUSH_OCCURS,
    GT_TD_52_PORT20_FLUSH_OCCURS,
    GT_TD_52_PORT21_FLUSH_OCCURS,
    GT_TD_52_PORT22_FLUSH_OCCURS,
    GT_TD_52_PORT23_FLUSH_OCCURS,
    GT_TD_52_PORT24_FLUSH_OCCURS,
    GT_TD_52_TXQ1_RES_31,

    /* Cause 2                             */
    /* Indexes 416 - 447                   */
    GT_TD_52_TXQ2_RES_0,
    GT_TD_52_PORT25_WD_EXPIRED,
    GT_TD_52_PORT26_WD_EXPIRED,
    GT_TD_52_PORT27_WD_EXPIRED,
    GT_TD_52_PORT28_WD_EXPIRED,
    GT_TD_52_PORT29_WD_EXPIRED,
    GT_TD_52_PORT30_WD_EXPIRED,
    GT_TD_52_PORT31_WD_EXPIRED,
    GT_TD_52_PORT32_WD_EXPIRED,
    GT_TD_52_PORT33_WD_EXPIRED,
    GT_TD_52_PORT34_WD_EXPIRED,
    GT_TD_52_PORT35_WD_EXPIRED,
    GT_TD_52_PORT36_WD_EXPIRED,
    GT_TD_52_PORT37_WD_EXPIRED,
    GT_TD_52_PORT38_WD_EXPIRED,
    GT_TD_52_PORT39_WD_EXPIRED,
    GT_TD_52_PORT25_FLUSH_OCCURS,
    GT_TD_52_PORT26_FLUSH_OCCURS,
    GT_TD_52_PORT27_FLUSH_OCCURS,
    GT_TD_52_PORT28_FLUSH_OCCURS,
    GT_TD_52_PORT29_FLUSH_OCCURS,
    GT_TD_52_PORT30_FLUSH_OCCURS,
    GT_TD_52_PORT31_FLUSH_OCCURS,
    GT_TD_52_PORT32_FLUSH_OCCURS,
    GT_TD_52_PORT33_FLUSH_OCCURS,
    GT_TD_52_PORT34_FLUSH_OCCURS,
    GT_TD_52_PORT35_FLUSH_OCCURS,
    GT_TD_52_PORT36_FLUSH_OCCURS,
    GT_TD_52_PORT37_FLUSH_OCCURS,
    GT_TD_52_PORT38_FLUSH_OCCURS,
    GT_TD_52_PORT39_FLUSH_OCCURS,
    GT_TD_52_TXQ2_RES_31,

    /* Cause 3                             */
    /* Indexes 448 - 479                   */
    GT_TD_52_TXQ3_RES_0,
    GT_TD_52_PORT40_WD_EXPIRED,
    GT_TD_52_PORT41_WD_EXPIRED,
    GT_TD_52_PORT42_WD_EXPIRED,
    GT_TD_52_PORT43_WD_EXPIRED,
    GT_TD_52_PORT44_WD_EXPIRED,
    GT_TD_52_PORT45_WD_EXPIRED,
    GT_TD_52_PORT46_WD_EXPIRED,
    GT_TD_52_PORT47_WD_EXPIRED,
    GT_TD_52_PORT48_WD_EXPIRED,
    GT_TD_52_PORT49_WD_EXPIRED,
    GT_TD_52_PORT50_WD_EXPIRED,
    GT_TD_52_PORT51_WD_EXPIRED,
    GT_TD_52_PORT52_WD_EXPIRED,
    GT_TD_52_PORT40_FLUSH_OCCURS,
    GT_TD_52_PORT41_FLUSH_OCCURS,
    GT_TD_52_PORT42_FLUSH_OCCURS,
    GT_TD_52_PORT43_FLUSH_OCCURS,
    GT_TD_52_PORT44_FLUSH_OCCURS,
    GT_TD_52_PORT45_FLUSH_OCCURS,
    GT_TD_52_PORT46_FLUSH_OCCURS,
    GT_TD_52_PORT47_FLUSH_OCCURS,
    GT_TD_52_PORT48_FLUSH_OCCURS,
    GT_TD_52_PORT49_FLUSH_OCCURS,
    GT_TD_52_PORT50_FLUSH_OCCURS,
    GT_TD_52_PORT51_FLUSH_OCCURS,
    GT_TD_52_PORT52_FLUSH_OCCURS,
    GT_TD_52_MC_FIFO_OVERRUN,
    GT_TD_52_TOTAL_DESC_UNDERFLOW,
    GT_TD_52_TOTAL_DESC_OVERFLOW,
    GT_TD_52_SNIFF_DESC_DROP,
    GT_TD_52_MC_FIFO_FULL,

    /* Cause 4                             */
    /* Indexes 480 - 511                   */
    GT_TD_52_TXQ4_RES_0,
    GT_TD_52_PORT0_RED,
    GT_TD_52_PORT1_RED,
    GT_TD_52_PORT2_RED,
    GT_TD_52_PORT3_RED,
    GT_TD_52_PORT4_RED,
    GT_TD_52_PORT5_RED,
    GT_TD_52_PORT6_RED,
    GT_TD_52_PORT7_RED,
    GT_TD_52_PORT8_RED,
    GT_TD_52_PORT9_RED,
    GT_TD_52_PORT10_RED,
    GT_TD_52_PORT11_RED,
    GT_TD_52_PORT12_RED,
    GT_TD_52_PORT13_RED,
    GT_TD_52_PORT14_RED,
    GT_TD_52_PORT15_RED,
    GT_TD_52_PORT16_RED,
    GT_TD_52_PORT17_RED,
    GT_TD_52_PORT18_RED,
    GT_TD_52_PORT19_RED,
    GT_TD_52_PORT20_RED,
    GT_TD_52_PORT21_RED,
    GT_TD_52_PORT22_RED,
    GT_TD_52_PORT23_RED,
    GT_TD_52_PORT24_RED,
    GT_TD_52_PORT25_RED,
    GT_TD_52_PORT26_RED,
    GT_TD_52_PORT27_RED,
    GT_TD_52_PORT28_RED,
    GT_TD_52_PORT29_RED,
    GT_TD_52_PORT30_RED,

    /* Cause 5                             */
    /* Indexes 512 - 543                   */
    GT_TD_52_TXQ5_RES_0,
    GT_TD_52_PORT31_RED,
    GT_TD_52_PORT32_RED,
    GT_TD_52_PORT33_RED,
    GT_TD_52_PORT34_RED,
    GT_TD_52_PORT35_RED,
    GT_TD_52_PORT36_RED,
    GT_TD_52_PORT37_RED,
    GT_TD_52_PORT38_RED,
    GT_TD_52_PORT39_RED,
    GT_TD_52_PORT40_RED,
    GT_TD_52_PORT41_RED,
    GT_TD_52_PORT42_RED,
    GT_TD_52_PORT43_RED,
    GT_TD_52_PORT44_RED,
    GT_TD_52_PORT45_RED,
    GT_TD_52_PORT46_RED,
    GT_TD_52_PORT47_RED,
    GT_TD_52_PORT48_RED,
    GT_TD_52_PORT49_RED,
    GT_TD_52_PORT50_RED,
    GT_TD_52_PORT51_RED,
    GT_TD_52_PORT52_RED,
    GT_TD_52_CPU_RED,
    GT_TD_52_TXQ5_RES_24,
    GT_TD_52_TXQ5_RES_25,
    GT_TD_52_TXQ5_RES_26,
    GT_TD_52_TXQ5_RES_27,
    GT_TD_52_TXQ5_RES_28,
    GT_TD_52_TXQ5_RES_29,
    GT_TD_52_TXQ5_RES_30,
    GT_TD_52_TXQ5_RES_31,

    /* Miscellaneous interrupts             */
    /* Indexes 544 - 575                    */
    GT_TD_52_MISC_RES_0,
    GT_TD_52_AUQ_PENDING,
    GT_TD_52_AU_QUEUE_FULL,
    GT_TD_52_MISC_RES_3,
    GT_TD_52_MISC_RES_4,
    GT_TD_52_AU_PROCESSED,
    GT_TD_52_C2C_W_FAR_END_UP,
    GT_TD_52_C2C_N_FAR_END_UP,
    GT_TD_52_C2C_DATA_ERR,
    GT_TD_52_MSG_TIME_OUT,
    GT_TD_52_ILLEGAL_ADDR,
    GT_TD_52_MISC_RES_11,
    GT_TD_52_MISC_RES_12,
    GT_TD_52_MISC_RES_13,
    GT_TD_52_MISC_RES_14,
    GT_TD_52_MISC_RES_15,
    GT_TD_52_MISC_RES_16,
    GT_TD_52_MISC_RES_17,
    GT_TD_52_MISC_RES_18,
    GT_TD_52_MISC_RES_19,
    GT_TD_52_MISC_RES_20,
    GT_TD_52_MISC_RES_21,
    GT_TD_52_MISC_RES_22,
    GT_TD_52_MISC_RES_23,
    GT_TD_52_MISC_RES_24,
    GT_TD_52_MISC_RES_25,
    GT_TD_52_MISC_RES_26,
    GT_TD_52_MISC_RES_27,
    GT_TD_52_MISC_RES_28,
    GT_TD_52_MISC_RES_29,
    GT_TD_52_MISC_RES_30,
    GT_TD_52_MISC_RES_31,


    /* Rx SDMA related interrupts           */
    /* Indexes 576 - 607                    */
    GT_TD_52_RX_RES_0,
    GT_TD_52_RX_RES_1,
    GT_TD_52_RX_BUFFER_QUEUE0,
    GT_TD_52_RX_BUFFER_QUEUE1,
    GT_TD_52_RX_BUFFER_QUEUE2,
    GT_TD_52_RX_BUFFER_QUEUE3,
    GT_TD_52_RX_BUFFER_QUEUE4,
    GT_TD_52_RX_BUFFER_QUEUE5,
    GT_TD_52_RX_BUFFER_QUEUE6,
    GT_TD_52_RX_BUFFER_QUEUE7,
    GT_TD_52_RX_RES_10,
    GT_TD_52_RX_ERR_QUEUE0,
    GT_TD_52_RX_ERR_QUEUE1,
    GT_TD_52_RX_ERR_QUEUE2,
    GT_TD_52_RX_ERR_QUEUE3,
    GT_TD_52_RX_ERR_QUEUE4,
    GT_TD_52_RX_ERR_QUEUE5,
    GT_TD_52_RX_ERR_QUEUE6,
    GT_TD_52_RX_ERR_QUEUE7,
    GT_TD_52_RX_RES_19,
    GT_TD_52_RX_RES_20,
    GT_TD_52_RX_RES_21,
    GT_TD_52_RX_RES_22,
    GT_TD_52_RX_RES_23,
    GT_TD_52_RX_RES_24,
    GT_TD_52_RX_RES_25,
    GT_TD_52_RX_RES_26,
    GT_TD_52_RX_RES_27,
    GT_TD_52_RX_RES_28,
    GT_TD_52_RX_RES_29,
    GT_TD_52_RX_RES_30,
    GT_TD_52_RX_RES_31,


    /* Tx SDMA related interrupts           */
    /* Indexes 608 - 639                    */
    GT_TD_52_TX_RES_0,
    GT_TD_52_TX_BUFFER_QUEUE0,
    GT_TD_52_TX_BUFFER_QUEUE1,
    GT_TD_52_TX_BUFFER_QUEUE2,
    GT_TD_52_TX_BUFFER_QUEUE3,
    GT_TD_52_TX_BUFFER_QUEUE4,
    GT_TD_52_TX_BUFFER_QUEUE5,
    GT_TD_52_TX_BUFFER_QUEUE6,
    GT_TD_52_TX_BUFFER_QUEUE7,
    GT_TD_52_TX_ERR_QUEUE0,
    GT_TD_52_TX_ERR_QUEUE1,
    GT_TD_52_TX_ERR_QUEUE2,
    GT_TD_52_TX_ERR_QUEUE3,
    GT_TD_52_TX_ERR_QUEUE4,
    GT_TD_52_TX_ERR_QUEUE5,
    GT_TD_52_TX_ERR_QUEUE6,
    GT_TD_52_TX_ERR_QUEUE7,
    GT_TD_52_TX_END_QUEUE0,
    GT_TD_52_TX_END_QUEUE1,
    GT_TD_52_TX_END_QUEUE2,
    GT_TD_52_TX_END_QUEUE3,
    GT_TD_52_TX_END_QUEUE4,
    GT_TD_52_TX_END_QUEUE5,
    GT_TD_52_TX_END_QUEUE6,
    GT_TD_52_TX_END_QUEUE7,
    GT_TD_52_TX_RES_25,
    GT_TD_52_TX_RES_26,
    GT_TD_52_TX_RES_27,
    GT_TD_52_TX_RES_28,
    GT_TD_52_TX_RES_29,
    GT_TD_52_TX_RES_30,
    GT_TD_52_TX_RES_31,

    /* MAC1 related interrupts.             */
    /* GOP 5                                */
    /* Indexes 640 - 671                    */
    GT_TD_52_MAC1_RES_0,
    GT_TD_52_MAC1_RES_1,
    GT_TD_52_MAC1_RES_2,
    GT_TD_52_MAC1_RES_3,
    GT_TD_52_MAC1_RES_4,
    GT_TD_52_MAC1_RES_5,
    GT_TD_52_MAC1_RES_6,
    GT_TD_52_TX_FIFO_UNDER_RUN_PORT0,
    GT_TD_52_TX_FIFO_UNDER_RUN_PORT1,
    GT_TD_52_TX_FIFO_UNDER_RUN_PORT2,
    GT_TD_52_TX_FIFO_UNDER_RUN_PORT3,
    GT_TD_52_TX_FIFO_UNDER_RUN_PORT4,
    GT_TD_52_TX_FIFO_UNDER_RUN_PORT5,
    GT_TD_52_TX_FIFO_UNDER_RUN_PORT6,
    GT_TD_52_TX_FIFO_UNDER_RUN_PORT7,
    GT_TD_52_TX_FIFO_UNDER_RUN_PORT8,
    GT_TD_52_TX_FIFO_UNDER_RUN_PORT9,
    GT_TD_52_TX_FIFO_UNDER_RUN_PORT10,
    GT_TD_52_TX_FIFO_UNDER_RUN_PORT11,
    GT_TD_52_RX_DROPPED_ON_FIFO_FULL_PORT0,
    GT_TD_52_RX_DROPPED_ON_FIFO_FULL_PORT1,
    GT_TD_52_RX_DROPPED_ON_FIFO_FULL_PORT2,
    GT_TD_52_RX_DROPPED_ON_FIFO_FULL_PORT3,
    GT_TD_52_RX_DROPPED_ON_FIFO_FULL_PORT4,
    GT_TD_52_RX_DROPPED_ON_FIFO_FULL_PORT5,
    GT_TD_52_RX_DROPPED_ON_FIFO_FULL_PORT6,
    GT_TD_52_RX_DROPPED_ON_FIFO_FULL_PORT7,
    GT_TD_52_RX_DROPPED_ON_FIFO_FULL_PORT8,
    GT_TD_52_RX_DROPPED_ON_FIFO_FULL_PORT9,
    GT_TD_52_RX_DROPPED_ON_FIFO_FULL_PORT10,
    GT_TD_52_RX_DROPPED_ON_FIFO_FULL_PORT11,
    GT_TD_52_MAC1_RES_31,

    /* GOP 6                                */
    /* Indexes 672 - 703                    */
    GT_TD_52_GOP6_RES_0,
    GT_TD_52_TX_FIFO_UNDER_RUN_PORT12,
    GT_TD_52_TX_FIFO_UNDER_RUN_PORT13,
    GT_TD_52_TX_FIFO_UNDER_RUN_PORT14,
    GT_TD_52_TX_FIFO_UNDER_RUN_PORT15,
    GT_TD_52_TX_FIFO_UNDER_RUN_PORT16,
    GT_TD_52_TX_FIFO_UNDER_RUN_PORT17,
    GT_TD_52_TX_FIFO_UNDER_RUN_PORT18,
    GT_TD_52_TX_FIFO_UNDER_RUN_PORT19,
    GT_TD_52_TX_FIFO_UNDER_RUN_PORT20,
    GT_TD_52_TX_FIFO_UNDER_RUN_PORT21,
    GT_TD_52_TX_FIFO_UNDER_RUN_PORT22,
    GT_TD_52_TX_FIFO_UNDER_RUN_PORT23,
    GT_TD_52_TX_FIFO_UNDER_RUN_PORT24,
    GT_TD_52_TX_FIFO_UNDER_RUN_PORT25,
    GT_TD_52_TX_FIFO_UNDER_RUN_PORT26,
    GT_TD_52_RX_DROPPED_ON_FIFO_FULL_PORT12,
    GT_TD_52_RX_DROPPED_ON_FIFO_FULL_PORT13,
    GT_TD_52_RX_DROPPED_ON_FIFO_FULL_PORT14,
    GT_TD_52_RX_DROPPED_ON_FIFO_FULL_PORT15,
    GT_TD_52_RX_DROPPED_ON_FIFO_FULL_PORT16,
    GT_TD_52_RX_DROPPED_ON_FIFO_FULL_PORT17,
    GT_TD_52_RX_DROPPED_ON_FIFO_FULL_PORT18,
    GT_TD_52_RX_DROPPED_ON_FIFO_FULL_PORT19,
    GT_TD_52_RX_DROPPED_ON_FIFO_FULL_PORT20,
    GT_TD_52_RX_DROPPED_ON_FIFO_FULL_PORT21,
    GT_TD_52_RX_DROPPED_ON_FIFO_FULL_PORT22,
    GT_TD_52_RX_DROPPED_ON_FIFO_FULL_PORT23,
    GT_TD_52_RX_DROPPED_ON_FIFO_FULL_PORT24,
    GT_TD_52_RX_DROPPED_ON_FIFO_FULL_PORT25,
    GT_TD_52_RX_DROPPED_ON_FIFO_FULL_PORT26,
    GT_TD_52_NOT_VALID_SEQN_PORT52,

    /* GOP 7                                */
    /* Indexes 704 - 735                    */
    GT_TD_52_GOP7_RES_0,
    GT_TD_52_TX_FIFO_UNDER_RUN_PORT27,
    GT_TD_52_TX_FIFO_UNDER_RUN_PORT28,
    GT_TD_52_TX_FIFO_UNDER_RUN_PORT29,
    GT_TD_52_TX_FIFO_UNDER_RUN_PORT30,
    GT_TD_52_TX_FIFO_UNDER_RUN_PORT31,
    GT_TD_52_TX_FIFO_UNDER_RUN_PORT32,
    GT_TD_52_TX_FIFO_UNDER_RUN_PORT33,
    GT_TD_52_TX_FIFO_UNDER_RUN_PORT34,
    GT_TD_52_TX_FIFO_UNDER_RUN_PORT35,
    GT_TD_52_TX_FIFO_UNDER_RUN_PORT36,
    GT_TD_52_TX_FIFO_UNDER_RUN_PORT37,
    GT_TD_52_TX_FIFO_UNDER_RUN_PORT38,
    GT_TD_52_TX_FIFO_UNDER_RUN_PORT39,
    GT_TD_52_TX_FIFO_UNDER_RUN_PORT40,
    GT_TD_52_TX_FIFO_UNDER_RUN_PORT41,
    GT_TD_52_RX_DROPPED_ON_FIFO_FULL_PORT27,
    GT_TD_52_RX_DROPPED_ON_FIFO_FULL_PORT28,
    GT_TD_52_RX_DROPPED_ON_FIFO_FULL_PORT29,
    GT_TD_52_RX_DROPPED_ON_FIFO_FULL_PORT30,
    GT_TD_52_RX_DROPPED_ON_FIFO_FULL_PORT31,
    GT_TD_52_RX_DROPPED_ON_FIFO_FULL_PORT32,
    GT_TD_52_RX_DROPPED_ON_FIFO_FULL_PORT33,
    GT_TD_52_RX_DROPPED_ON_FIFO_FULL_PORT34,
    GT_TD_52_RX_DROPPED_ON_FIFO_FULL_PORT35,
    GT_TD_52_RX_DROPPED_ON_FIFO_FULL_PORT36,
    GT_TD_52_RX_DROPPED_ON_FIFO_FULL_PORT37,
    GT_TD_52_RX_DROPPED_ON_FIFO_FULL_PORT38,
    GT_TD_52_RX_DROPPED_ON_FIFO_FULL_PORT39,
    GT_TD_52_RX_DROPPED_ON_FIFO_FULL_PORT40,
    GT_TD_52_RX_DROPPED_ON_FIFO_FULL_PORT41,
    GT_TD_52_NOT_VALID_SEQN_PORT53,

    /* GOP 8                                */
    /* Indexes 736 - 767                    */
    GT_TD_52_GOP8_RES_0,
    GT_TD_52_TX_FIFO_UNDER_RUN_PORT42,
    GT_TD_52_TX_FIFO_UNDER_RUN_PORT43,
    GT_TD_52_TX_FIFO_UNDER_RUN_PORT44,
    GT_TD_52_TX_FIFO_UNDER_RUN_PORT45,
    GT_TD_52_TX_FIFO_UNDER_RUN_PORT46,
    GT_TD_52_TX_FIFO_UNDER_RUN_PORT47,
    GT_TD_52_TX_FIFO_UNDER_RUN_PORT48,
    GT_TD_52_TX_FIFO_UNDER_RUN_PORT49,
    GT_TD_52_TX_FIFO_UNDER_RUN_PORT50,
    GT_TD_52_TX_FIFO_UNDER_RUN_PORT51,
    GT_TD_52_TX_FIFO_UNDER_RUN_PORT52,
    GT_TD_52_TX_FIFO_UNDER_RUN_PORT53,
    GT_TD_52_RX_DROPPED_ON_FIFO_FULL_PORT42,
    GT_TD_52_RX_DROPPED_ON_FIFO_FULL_PORT43,
    GT_TD_52_RX_DROPPED_ON_FIFO_FULL_PORT44,
    GT_TD_52_RX_DROPPED_ON_FIFO_FULL_PORT45,
    GT_TD_52_RX_DROPPED_ON_FIFO_FULL_PORT46,
    GT_TD_52_RX_DROPPED_ON_FIFO_FULL_PORT47,
    GT_TD_52_RX_DROPPED_ON_FIFO_FULL_PORT48,
    GT_TD_52_RX_DROPPED_ON_FIFO_FULL_PORT49,
    GT_TD_52_RX_DROPPED_ON_FIFO_FULL_PORT50,
    GT_TD_52_RX_DROPPED_ON_FIFO_FULL_PORT51,
    GT_TD_52_RX_DROPPED_ON_FIFO_FULL_PORT52,
    GT_TD_52_RX_DROPPED_ON_FIFO_FULL_PORT53,
    GT_TD_52_IPG_TOO_SMALL_PORT0,
    GT_TD_52_IPG_TOO_SMALL_PORT1,
    GT_TD_52_IPG_TOO_SMALL_PORT2,
    GT_TD_52_IPG_TOO_SMALL_PORT3,
    GT_TD_52_IPG_TOO_SMALL_PORT4,
    GT_TD_52_IPG_TOO_SMALL_PORT5,
    GT_TD_52_IPG_TOO_SMALL_PORT6,

    /* GOP 9                                */
    /* Indexes 768 - 799                    */
    GT_TD_52_GOP9_RES_0,
    GT_TD_52_IPG_TOO_SMALL_PORT7,
    GT_TD_52_IPG_TOO_SMALL_PORT8,
    GT_TD_52_IPG_TOO_SMALL_PORT9,
    GT_TD_52_IPG_TOO_SMALL_PORT10,
    GT_TD_52_IPG_TOO_SMALL_PORT11,
    GT_TD_52_IPG_TOO_SMALL_PORT12,
    GT_TD_52_IPG_TOO_SMALL_PORT13,
    GT_TD_52_IPG_TOO_SMALL_PORT14,
    GT_TD_52_IPG_TOO_SMALL_PORT15,
    GT_TD_52_IPG_TOO_SMALL_PORT16,
    GT_TD_52_IPG_TOO_SMALL_PORT17,
    GT_TD_52_IPG_TOO_SMALL_PORT18,
    GT_TD_52_IPG_TOO_SMALL_PORT19,
    GT_TD_52_IPG_TOO_SMALL_PORT20,
    GT_TD_52_IPG_TOO_SMALL_PORT21,
    GT_TD_52_IPG_TOO_SMALL_PORT22,
    GT_TD_52_IPG_TOO_SMALL_PORT23,
    GT_TD_52_IPG_TOO_SMALL_PORT24,
    GT_TD_52_IPG_TOO_SMALL_PORT25,
    GT_TD_52_IPG_TOO_SMALL_PORT26,
    GT_TD_52_IPG_TOO_SMALL_PORT27,
    GT_TD_52_IPG_TOO_SMALL_PORT28,
    GT_TD_52_IPG_TOO_SMALL_PORT29,
    GT_TD_52_IPG_TOO_SMALL_PORT30,
    GT_TD_52_IPG_TOO_SMALL_PORT31,
    GT_TD_52_IPG_TOO_SMALL_PORT32,
    GT_TD_52_IPG_TOO_SMALL_PORT33,
    GT_TD_52_IPG_TOO_SMALL_PORT34,
    GT_TD_52_IPG_TOO_SMALL_PORT35,
    GT_TD_52_IPG_TOO_SMALL_PORT36,
    GT_TD_52_IPG_TOO_SMALL_PORT37,

    /* GOP 10                               */
    /* Indexes 800 - 831                    */
    GT_TD_52_GOP10_RES_0,
    GT_TD_52_IPG_TOO_SMALL_PORT38,
    GT_TD_52_IPG_TOO_SMALL_PORT39,
    GT_TD_52_IPG_TOO_SMALL_PORT40,
    GT_TD_52_IPG_TOO_SMALL_PORT41,
    GT_TD_52_IPG_TOO_SMALL_PORT42,
    GT_TD_52_IPG_TOO_SMALL_PORT43,
    GT_TD_52_IPG_TOO_SMALL_PORT44,
    GT_TD_52_IPG_TOO_SMALL_PORT45,
    GT_TD_52_IPG_TOO_SMALL_PORT46,
    GT_TD_52_IPG_TOO_SMALL_PORT47,
    GT_TD_52_NOT_VALID_SEQN_PORT0,
    GT_TD_52_NOT_VALID_SEQN_PORT1,
    GT_TD_52_NOT_VALID_SEQN_PORT2,
    GT_TD_52_NOT_VALID_SEQN_PORT3,
    GT_TD_52_NOT_VALID_SEQN_PORT4,
    GT_TD_52_NOT_VALID_SEQN_PORT5,
    GT_TD_52_NOT_VALID_SEQN_PORT6,
    GT_TD_52_NOT_VALID_SEQN_PORT7,
    GT_TD_52_NOT_VALID_SEQN_PORT8,
    GT_TD_52_NOT_VALID_SEQN_PORT9,
    GT_TD_52_NOT_VALID_SEQN_PORT10,
    GT_TD_52_NOT_VALID_SEQN_PORT11,
    GT_TD_52_NOT_VALID_SEQN_PORT12,
    GT_TD_52_NOT_VALID_SEQN_PORT13,
    GT_TD_52_NOT_VALID_SEQN_PORT14,
    GT_TD_52_NOT_VALID_SEQN_PORT15,
    GT_TD_52_NOT_VALID_SEQN_PORT16,
    GT_TD_52_NOT_VALID_SEQN_PORT17,
    GT_TD_52_NOT_VALID_SEQN_PORT18,
    GT_TD_52_NOT_VALID_SEQN_PORT19,
    GT_TD_52_NOT_VALID_SEQN_PORT20,

    /* GOP 11                               */
    /* Indexes 832 - 863                    */
    GT_TD_52_GOP11_RES_0,
    GT_TD_52_NOT_VALID_SEQN_PORT21,
    GT_TD_52_NOT_VALID_SEQN_PORT22,
    GT_TD_52_NOT_VALID_SEQN_PORT23,
    GT_TD_52_NOT_VALID_SEQN_PORT24,
    GT_TD_52_NOT_VALID_SEQN_PORT25,
    GT_TD_52_NOT_VALID_SEQN_PORT26,
    GT_TD_52_NOT_VALID_SEQN_PORT27,
    GT_TD_52_NOT_VALID_SEQN_PORT28,
    GT_TD_52_NOT_VALID_SEQN_PORT29,
    GT_TD_52_NOT_VALID_SEQN_PORT30,
    GT_TD_52_NOT_VALID_SEQN_PORT31,
    GT_TD_52_NOT_VALID_SEQN_PORT32,
    GT_TD_52_NOT_VALID_SEQN_PORT33,
    GT_TD_52_NOT_VALID_SEQN_PORT34,
    GT_TD_52_NOT_VALID_SEQN_PORT35,
    GT_TD_52_NOT_VALID_SEQN_PORT36,
    GT_TD_52_NOT_VALID_SEQN_PORT37,
    GT_TD_52_NOT_VALID_SEQN_PORT38,
    GT_TD_52_NOT_VALID_SEQN_PORT39,
    GT_TD_52_NOT_VALID_SEQN_PORT40,
    GT_TD_52_NOT_VALID_SEQN_PORT41,
    GT_TD_52_NOT_VALID_SEQN_PORT42,
    GT_TD_52_NOT_VALID_SEQN_PORT43,
    GT_TD_52_NOT_VALID_SEQN_PORT44,
    GT_TD_52_NOT_VALID_SEQN_PORT45,
    GT_TD_52_NOT_VALID_SEQN_PORT46,
    GT_TD_52_NOT_VALID_SEQN_PORT47,
    GT_TD_52_NOT_VALID_SEQN_PORT48,
    GT_TD_52_NOT_VALID_SEQN_PORT49,
    GT_TD_52_NOT_VALID_SEQN_PORT50,
    GT_TD_52_NOT_VALID_SEQN_PORT51,

    GT_TD_52_LAST_INT         /* should be always last in enum */

}GT_TWISTD_52_INT_CAUSE;


/*
 * Typedef: enum GT_SALSA_24_INT_TYPE
 *
 * Description: All interrupt cause indexes, to be used for interrupts handling,
 *              and parameters change.
 *
 * NOTE : If needed, new interrupt bits can replace the XXX_RES_i bits, in case
 *        that these bits fall into the same cause registers.
 *
 * Comment:
 *      Please see the description of each of the following interrupt event
 *      cause registers in the packet processor datasheet.
 */

typedef enum
{
    /* Global Interrupt Cause Register */
    /* Summary and PCI-LIKE interrupts */
    /* Indexes 0 - 31                  */
    /* Cause 0x00000030  */
    /* mask  0x00000034  */                      /* bit# */
    GT_SA_24_SUM_GLOBAL = 0,                     /*  0 */   
    GT_SA_24_SUM_MISC_SUM,                       /*  1 */   
    GT_SA_24_SUM_RES2,                           /*  2 */   
    GT_SA_24_SUM_TXQ,                            /*  3 */   
    GT_SA_24_SUM_L2,                             /*  4 */   
    GT_SA_24_SUM_BM,                             /*  5 */   
    GT_SA_24_SUM_MT,                             /*  6 */   
    GT_SA_24_SUM_GOP0_SUM0,                      /*  7 */   
    GT_SA_24_SUM_GOP0_SUM1,                      /*  8 */   
    GT_SA_24_SUM_GOP1_SUM0,                      /*  9 */   
    GT_SA_24_SUM_GOP1_SUM1,                      /* 10 */   
    GT_SA_24_SUM_GOP2_SUM0,                      /* 11 */   
    GT_SA_24_SUM_GOP2_SUM1,                      /* 12 */   
    GT_SA_24_SUM_GOP3_SUM0,                      /* 13 */   
    GT_SA_24_SUM_GOP3_SUM1,                      /* 14 */   
    GT_SA_24_SUM_GPP,                            /* 15 */   
    GT_SA_24_SUM_RES16,                          /* 16 */   
    GT_SA_24_SUM_RES17,                          /* 17 */   
    GT_SA_24_SUM_RES18,                          /* 18 */   
    GT_SA_24_SUM_RES19,                          /* 19 */   
    GT_SA_24_SUM_RES20,                          /* 20 */   
    GT_SA_24_SUM_RES21,                          /* 21 */   
    GT_SA_24_SUM_RES22,                          /* 22 */   
    GT_SA_24_SUM_RES23,                          /* 23 */   
    GT_SA_24_SUM_RES24,                          /* 24 */   
    GT_SA_24_SUM_RES25,                          /* 25 */   
    GT_SA_24_SUM_RES26,                          /* 26 */   
    GT_SA_24_SUM_RES27,                          /* 27 */   
    GT_SA_24_SUM_RES28,                          /* 28 */   
    GT_SA_24_SUM_RES29,                          /* 29 */   
    GT_SA_24_SUM_RES30,                          /* 30 */   
    GT_SA_24_SUM_RES31,                          /* 31 */   

    /* Miscellaneous Interrupt Cause Register */
    /* Indexes 32 - 63               */
    /* Cause 0x00000038  */
    /* mask  0x0000003C  */
    GT_SA_24_MISC_SUM,                           /*  0 */   
    GT_SA_24_MISC_TWSI_TIME_OUT,                 /*  1 */   
    GT_SA_24_MISC_TWSI_STATUS,                   /*  2 */   
    GT_SA_24_MISC_ILLIGAL_ADDR,                  /*  3 */   
    GT_SA_24_MISC_CPU_POORT_RX_OVERRAN,          /*  4 */   
    GT_SA_24_MISC_CPU_POORT_TX_OVERRAN,          /*  5 */   
    GT_SA_24_MISC_CPU_TX_CRC,                    /*  6 */   
    GT_SA_24_MISC_RES39,                         /*  7 */   
    GT_SA_24_MISC_RES40,                         /*  8 */   
    GT_SA_24_MISC_RES41,                         /*  9 */   
    GT_SA_24_MISC_RES42,                         /* 10 */   
    GT_SA_24_MISC_RES43,                         /* 11 */   
    GT_SA_24_MISC_RES44,                         /* 12 */   
    GT_SA_24_MISC_RES45,                         /* 13 */   
    GT_SA_24_MISC_RES46,                         /* 14 */   
    GT_SA_24_MISC_RES47,                         /* 15 */   
    GT_SA_24_MISC_RES48,                         /* 16 */   
    GT_SA_24_MISC_RES49,                         /* 17 */   
    GT_SA_24_MISC_RES50,                         /* 18 */   
    GT_SA_24_MISC_RES51,                         /* 19 */   
    GT_SA_24_MISC_RES52,                         /* 20 */   
    GT_SA_24_MISC_RES53,                         /* 21 */   
    GT_SA_24_MISC_RES54,                         /* 22 */   
    GT_SA_24_MISC_RES55,                         /* 23 */   
    GT_SA_24_MISC_RES56,                         /* 24 */   
    GT_SA_24_MISC_RES57,                         /* 25 */   
    GT_SA_24_MISC_RES58,                         /* 26 */   
    GT_SA_24_MISC_RES59,                         /* 27 */   
    GT_SA_24_MISC_RES60,                         /* 28 */   
    GT_SA_24_MISC_RES61,                         /* 29 */   
    GT_SA_24_MISC_RES62,                         /* 30 */   
    GT_SA_24_MISC_RES63,                         /* 31 */   

    /* GPP Interrupt Cause Register */
    /* Indexes 64 - 95               */
    /* Cause 0x00000090  */
    /* mask  0x0000008C  */
    GT_SA_24_GPP_SUM,                            /*  0 */   
    GT_SA_24_GPP1,                               /*  1 */   
    GT_SA_24_GPP2,                               /*  2 */   
    GT_SA_24_GPP3,                               /*  3 */   
    GT_SA_24_GPP4,                               /*  4 */   
    GT_SA_24_GPP5,                               /*  5 */   
    GT_SA_24_GPP6,                               /*  6 */   
    GT_SA_24_GPP7,                               /*  7 */   
    GT_SA_24_GPP8,                               /*  8 */   
    GT_SA_24_GPP_RES73,                          /*  9 */   
    GT_SA_24_GPP_RES74,                          /* 10 */   
    GT_SA_24_GPP_RES75,                          /* 11 */   
    GT_SA_24_GPP_RES76,                          /* 12 */   
    GT_SA_24_GPP_RES77,                          /* 13 */   
    GT_SA_24_GPP_RES78,                          /* 14 */   
    GT_SA_24_GPP_RES79,                          /* 15 */   
    GT_SA_24_GPP_RES80,                          /* 16 */   
    GT_SA_24_GPP_RES81,                          /* 17 */   
    GT_SA_24_GPP_RES82,                          /* 18 */   
    GT_SA_24_GPP_RES83,                          /* 19 */   
    GT_SA_24_GPP_RES84,                          /* 20 */   
    GT_SA_24_GPP_RES85,                          /* 21 */   
    GT_SA_24_GPP_RES86,                          /* 22 */   
    GT_SA_24_GPP_RES87,                          /* 23 */   
    GT_SA_24_GPP_RES88,                          /* 24 */   
    GT_SA_24_GPP_RES89,                          /* 25 */   
    GT_SA_24_GPP_RES90,                          /* 26 */   
    GT_SA_24_GPP_RES91,                          /* 27 */   
    GT_SA_24_GPP_RES92,                          /* 28 */   
    GT_SA_24_GPP_RES93,                          /* 29 */   
    GT_SA_24_GPP_RES94,                          /* 30 */   
    GT_SA_24_GPP_RES95,                          /* 31 */   

    /* Buffer Management Interrupt Cause Register */
    /* Indexes 96 - 127               */
    /* Cause 0x03000040  */
    /* mask  0x03000044  */
    GT_SA_24_BM_SUM,                             /*  0 */   
    GT_SA_24_BM_EMPTY_CLEAR,                     /*  1 */   
    GT_SA_24_BM_EMPTY_INC,                       /*  2 */   
    GT_SA_24_BM_AGED_PACKET,                     /*  3 */   
    GT_SA_24_BM_MAX_BUFF_REACHED,                /*  4 */   
    GT_SA_24_BM_PORT_RX_BUFFERS_CNT_UNDERRUN,    /*  5 */   
    GT_SA_24_BM_PORT_RX_BUFFERS_CNT_OVERRUN,     /*  6 */   
    GT_SA_24_BM_INVALID_ADDRESS,                 /*  7 */   
    GT_SA_24_BM_WRONG_SRC_PORT,                  /*  8 */   
    GT_SA_24_BM_MC_INC_OVERFLOW,                 /*  9 */   
    GT_SA_24_BM_TRIGGERED_AGING_FINISHED,        /* 10 */   
    GT_SA_24_BM_FLL_PARITY,                      /* 11 */   
    GT_SA_24_BM_CTRL0_PARITY,                    /* 12 */   
    GT_SA_24_BM_CTRL1_PARITY,                    /* 13 */   
    GT_SA_24_BM_RES110,                          /* 14 */   
    GT_SA_24_BM_RES111,                          /* 15 */   
    GT_SA_24_BM_RES112,                          /* 16 */   
    GT_SA_24_BM_RES113,                          /* 17 */   
    GT_SA_24_BM_RES114,                          /* 18 */   
    GT_SA_24_BM_RES115,                          /* 19 */   
    GT_SA_24_BM_RES116,                          /* 20 */   
    GT_SA_24_BM_RES117,                          /* 21 */   
    GT_SA_24_BM_RES118,                          /* 22 */   
    GT_SA_24_BM_RES119,                          /* 23 */   
    GT_SA_24_BM_RES120,                          /* 24 */   
    GT_SA_24_BM_RES121,                          /* 25 */   
    GT_SA_24_BM_RES122,                          /* 26 */   
    GT_SA_24_BM_RES123,                          /* 27 */   
    GT_SA_24_BM_RES124,                          /* 28 */   
    GT_SA_24_BM_RES125,                          /* 29 */   
    GT_SA_24_BM_RES126,                          /* 30 */   
    GT_SA_24_BM_RES127,                          /* 31 */   
                                                            
    /* GOP<n> Interrupt Cause Register0 (0<=n<4) */
    /* GOP<0> Interrupt Cause Register0 */
    /* Indexes 128 - 159               */
    /* Cause 0x04004000  */
    /* mask  0x04004004  */
    GT_SA_24_GOP0_R0_SUM,                        /*  0 */   
    GT_SA_24_GOP_LINK_STATUS_CHANGED_PORT0,      /*  1 */   
    GT_SA_24_GOP_LINK_STATUS_CHANGED_PORT1,      /*  2 */   
    GT_SA_24_GOP_LINK_STATUS_CHANGED_PORT2,      /*  3 */   
    GT_SA_24_GOP_LINK_STATUS_CHANGED_PORT3,      /*  4 */   
    GT_SA_24_GOP_LINK_STATUS_CHANGED_PORT4,      /*  5 */   
    GT_SA_24_GOP_LINK_STATUS_CHANGED_PORT5,      /*  6 */   
    GT_SA_24_GOP_AN_COMPLETED_ON_PORT0,          /*  7 */   
    GT_SA_24_GOP_AN_COMPLETED_ON_PORT1,          /*  8 */   
    GT_SA_24_GOP_AN_COMPLETED_ON_PORT2,          /*  9 */   
    GT_SA_24_GOP_AN_COMPLETED_ON_PORT3,          /* 10 */   
    GT_SA_24_GOP_AN_COMPLETED_ON_PORT4,          /* 11 */   
    GT_SA_24_GOP_AN_COMPLETED_ON_PORT5,          /* 12 */   
    GT_SA_24_GOP_RX_FIFO_OVERRUN_PORT0,          /* 13 */   
    GT_SA_24_GOP_RX_FIFO_OVERRUN_PORT1,          /* 14 */   
    GT_SA_24_GOP_RX_FIFO_OVERRUN_PORT2,          /* 15 */   
    GT_SA_24_GOP_RX_FIFO_OVERRUN_PORT3,          /* 16 */   
    GT_SA_24_GOP_RX_FIFO_OVERRUN_PORT4,          /* 17 */   
    GT_SA_24_GOP_RX_FIFO_OVERRUN_PORT5,          /* 18 */   
    GT_SA_24_GOP_TX_FIFO_UNDERRUN_PORT0,         /* 19 */   
    GT_SA_24_GOP_TX_FIFO_UNDERRUN_PORT1,         /* 20 */   
    GT_SA_24_GOP_TX_FIFO_UNDERRUN_PORT2,         /* 21 */   
    GT_SA_24_GOP_TX_FIFO_UNDERRUN_PORT3,         /* 22 */   
    GT_SA_24_GOP_TX_FIFO_UNDERRUN_PORT4,         /* 23 */   
    GT_SA_24_GOP_TX_FIFO_UNDERRUN_PORT5,         /* 24 */   
    GT_SA_24_GOP0_ADDRESS_OUT_OF_RANGE,          /* 25 */   
    GT_SA_24_GOP0_COUNT_EXPIRED,                 /* 26 */   
    GT_SA_24_GOP0_COUNT_COPY_DONE,               /* 27 */   
    GT_SA_24_GOP_RES156,                         /* 28 */   
    GT_SA_24_GOP_RES157,                         /* 29 */   
    GT_SA_24_GOP_RES158,                         /* 30 */   
    GT_SA_24_GOP_RES159,                         /* 31 */   
                                                            
    /* GOP<1> Interrupt Cause Register0 */
    /* Indexes 160 - 191               */
    /* Cause 0x04804000  */
    /* mask  0x04804004  */
    GT_SA_24_GOP1_R0_SUM,                        /*  0 */   
    GT_SA_24_GOP_LINK_STATUS_CHANGED_PORT6,      /*  1 */   
    GT_SA_24_GOP_LINK_STATUS_CHANGED_PORT7,      /*  2 */   
    GT_SA_24_GOP_LINK_STATUS_CHANGED_PORT8,      /*  3 */   
    GT_SA_24_GOP_LINK_STATUS_CHANGED_PORT9,      /*  4 */   
    GT_SA_24_GOP_LINK_STATUS_CHANGED_PORT10,     /*  5 */   
    GT_SA_24_GOP_LINK_STATUS_CHANGED_PORT11,     /*  6 */   
    GT_SA_24_GOP_AN_COMPLETED_ON_PORT6,          /*  7 */   
    GT_SA_24_GOP_AN_COMPLETED_ON_PORT7,          /*  8 */   
    GT_SA_24_GOP_AN_COMPLETED_ON_PORT8,          /*  9 */   
    GT_SA_24_GOP_AN_COMPLETED_ON_PORT9,          /* 10 */   
    GT_SA_24_GOP_AN_COMPLETED_ON_PORT10,         /* 11 */   
    GT_SA_24_GOP_AN_COMPLETED_ON_PORT11,         /* 12 */   
    GT_SA_24_GOP_RX_FIFO_OVERRUN_PORT6,          /* 13 */   
    GT_SA_24_GOP_RX_FIFO_OVERRUN_PORT7,          /* 14 */   
    GT_SA_24_GOP_RX_FIFO_OVERRUN_PORT8,          /* 15 */   
    GT_SA_24_GOP_RX_FIFO_OVERRUN_PORT9,          /* 16 */   
    GT_SA_24_GOP_RX_FIFO_OVERRUN_PORT10,         /* 17 */   
    GT_SA_24_GOP_RX_FIFO_OVERRUN_PORT11,         /* 18 */   
    GT_SA_24_GOP_TX_FIFO_UNDERRUN_PORT6,         /* 19 */   
    GT_SA_24_GOP_TX_FIFO_UNDERRUN_PORT7,         /* 20 */   
    GT_SA_24_GOP_TX_FIFO_UNDERRUN_PORT8,         /* 21 */   
    GT_SA_24_GOP_TX_FIFO_UNDERRUN_PORT9,         /* 22 */   
    GT_SA_24_GOP_TX_FIFO_UNDERRUN_PORT10,        /* 23 */   
    GT_SA_24_GOP_TX_FIFO_UNDERRUN_PORT11,        /* 24 */   
    GT_SA_24_GOP1_ADDRESS_OUT_OF_RANGE,          /* 25 */   
    GT_SA_24_GOP1_COUNT_EXPIRED,                 /* 26 */   
    GT_SA_24_GOP1_COUNT_COPY_DONE,               /* 27 */   
    GT_SA_24_GOP_RES188,                         /* 28 */   
    GT_SA_24_GOP_RES189,                         /* 29 */   
    GT_SA_24_GOP_RES190,                         /* 30 */   
    GT_SA_24_GOP_RES191,                         /* 31 */   
                                                            
    /* GOP<2> Interrupt Cause Register0 */
    /* Indexes 192 - 223               */
    /* Cause 0x05804000  */
    /* mask  0x05004004  */
    GT_SA_24_GOP2_R0_SUM,                        /*  0 */   
    GT_SA_24_GOP_LINK_STATUS_CHANGED_PORT12,     /*  1 */   
    GT_SA_24_GOP_LINK_STATUS_CHANGED_PORT13,     /*  2 */   
    GT_SA_24_GOP_LINK_STATUS_CHANGED_PORT14,     /*  3 */   
    GT_SA_24_GOP_LINK_STATUS_CHANGED_PORT15,     /*  4 */   
    GT_SA_24_GOP_LINK_STATUS_CHANGED_PORT16,     /*  5 */   
    GT_SA_24_GOP_LINK_STATUS_CHANGED_PORT17,     /*  6 */   
    GT_SA_24_GOP_AN_COMPLETED_ON_PORT12,         /*  7 */   
    GT_SA_24_GOP_AN_COMPLETED_ON_PORT13,         /*  8 */   
    GT_SA_24_GOP_AN_COMPLETED_ON_PORT14,         /*  9 */   
    GT_SA_24_GOP_AN_COMPLETED_ON_PORT15,         /* 10 */   
    GT_SA_24_GOP_AN_COMPLETED_ON_PORT16,         /* 11 */   
    GT_SA_24_GOP_AN_COMPLETED_ON_PORT17,         /* 12 */   
    GT_SA_24_GOP_RX_FIFO_OVERRUN_PORT12,         /* 13 */   
    GT_SA_24_GOP_RX_FIFO_OVERRUN_PORT13,         /* 14 */   
    GT_SA_24_GOP_RX_FIFO_OVERRUN_PORT14,         /* 15 */   
    GT_SA_24_GOP_RX_FIFO_OVERRUN_PORT15,         /* 16 */   
    GT_SA_24_GOP_RX_FIFO_OVERRUN_PORT16,         /* 17 */   
    GT_SA_24_GOP_RX_FIFO_OVERRUN_PORT17,         /* 18 */   
    GT_SA_24_GOP_TX_FIFO_UNDERRUN_PORT12,        /* 19 */   
    GT_SA_24_GOP_TX_FIFO_UNDERRUN_PORT13,        /* 20 */   
    GT_SA_24_GOP_TX_FIFO_UNDERRUN_PORT14,        /* 21 */   
    GT_SA_24_GOP_TX_FIFO_UNDERRUN_PORT15,        /* 22 */   
    GT_SA_24_GOP_TX_FIFO_UNDERRUN_PORT16,        /* 23 */   
    GT_SA_24_GOP_TX_FIFO_UNDERRUN_PORT17,        /* 24 */   
    GT_SA_24_GOP2_ADDRESS_OUT_OF_RANGE,          /* 25 */   
    GT_SA_24_GOP2_COUNT_EXPIRED,                 /* 26 */   
    GT_SA_24_GOP2_COUNT_COPY_DONE,               /* 27 */   
    GT_SA_24_GOP_RES220,                         /* 28 */   
    GT_SA_24_GOP_RES221,                         /* 29 */   
    GT_SA_24_GOP_RES222,                         /* 30 */   
    GT_SA_24_GOP_RES223,                         /* 31 */   
                                                            
    /* GOP<3> Interrupt Cause Register0 */
    /* Indexes 224 - 255               */
    /* Cause 0x05004000  */
    /* mask  0x0580400C  */
    GT_SA_24_GOP3_R0_SUM,                        /*  0 */   
    GT_SA_24_GOP_LINK_STATUS_CHANGED_PORT18,     /*  1 */   
    GT_SA_24_GOP_LINK_STATUS_CHANGED_PORT19,     /*  2 */   
    GT_SA_24_GOP_LINK_STATUS_CHANGED_PORT20,     /*  3 */   
    GT_SA_24_GOP_LINK_STATUS_CHANGED_PORT21,     /*  4 */   
    GT_SA_24_GOP_LINK_STATUS_CHANGED_PORT22,     /*  5 */   
    GT_SA_24_GOP_LINK_STATUS_CHANGED_PORT23,     /*  6 */   
    GT_SA_24_GOP_AN_COMPLETED_ON_PORT18,         /*  7 */   
    GT_SA_24_GOP_AN_COMPLETED_ON_PORT19,         /*  8 */   
    GT_SA_24_GOP_AN_COMPLETED_ON_PORT20,         /*  9 */   
    GT_SA_24_GOP_AN_COMPLETED_ON_PORT21,         /* 10 */   
    GT_SA_24_GOP_AN_COMPLETED_ON_PORT22,         /* 11 */   
    GT_SA_24_GOP_AN_COMPLETED_ON_PORT23,         /* 12 */   
    GT_SA_24_GOP_RX_FIFO_OVERRUN_PORT18,         /* 13 */   
    GT_SA_24_GOP_RX_FIFO_OVERRUN_PORT19,         /* 14 */   
    GT_SA_24_GOP_RX_FIFO_OVERRUN_PORT20,         /* 15 */   
    GT_SA_24_GOP_RX_FIFO_OVERRUN_PORT21,         /* 16 */   
    GT_SA_24_GOP_RX_FIFO_OVERRUN_PORT22,         /* 17 */   
    GT_SA_24_GOP_RX_FIFO_OVERRUN_PORT23,         /* 18 */   
    GT_SA_24_GOP_TX_FIFO_UNDERRUN_PORT18,        /* 19 */   
    GT_SA_24_GOP_TX_FIFO_UNDERRUN_PORT19,        /* 20 */   
    GT_SA_24_GOP_TX_FIFO_UNDERRUN_PORT20,        /* 21 */   
    GT_SA_24_GOP_TX_FIFO_UNDERRUN_PORT21,        /* 22 */   
    GT_SA_24_GOP_TX_FIFO_UNDERRUN_PORT22,        /* 23 */   
    GT_SA_24_GOP_TX_FIFO_UNDERRUN_PORT23,        /* 24 */   
    GT_SA_24_GOP3_ADDRESS_OUT_OF_RANGE,          /* 25 */   
    GT_SA_24_GOP3_COUNT_EXPIRED,                 /* 26 */   
    GT_SA_24_GOP3_COUNT_COPY_DONE,               /* 27 */   
    GT_SA_24_GOP_RES252,                         /* 28 */   
    GT_SA_24_GOP_RES253,                         /* 29 */   
    GT_SA_24_GOP_RES254,                         /* 30 */   
    GT_SA_24_GOP_RES255,                         /* 31 */   
                                                            
    
    /* GOP<n> Interrupt Cause Register1 (0<=n<4) */
    /* GOP<0> Interrupt Cause Register1 */
    /* Indexes 256 - 287               */
    /* Cause 0x04004008  */
    /* mask  0x0400400C  */
    GT_SA_24_GOP0_R1_SUM,                        /*  0 */   
    GT_SA_24_GOP_SYNC_STATUS_CHANGED_ON_PORT0,   /*  1 */   
    GT_SA_24_GOP_SYNC_STATUS_CHANGED_ON_PORT1,   /*  2 */   
    GT_SA_24_GOP_SYNC_STATUS_CHANGED_ON_PORT2,   /*  3 */   
    GT_SA_24_GOP_SYNC_STATUS_CHANGED_ON_PORT3,   /*  4 */   
    GT_SA_24_GOP_SYNC_STATUS_CHANGED_ON_PORT4,   /*  5 */   
    GT_SA_24_GOP_SYNC_STATUS_CHANGED_ON_PORT5,   /*  6 */   
    GT_SA_24_GOP_PRBS_ERROR_ON_PORT0,            /*  7 */   
    GT_SA_24_GOP_PRBS_ERROR_ON_PORT1,            /*  8 */   
    GT_SA_24_GOP_PRBS_ERROR_ON_PORT2,            /*  9 */   
    GT_SA_24_GOP_PRBS_ERROR_ON_PORT3,            /* 10 */   
    GT_SA_24_GOP_PRBS_ERROR_ON_PORT4,            /* 11 */   
    GT_SA_24_GOP_PRBS_ERROR_ON_PORT5,            /* 12 */   
    GT_SA_24_GOP_TX_CRC_ERROR_ON_PORT0,          /* 13 */   
    GT_SA_24_GOP_TX_CRC_ERROR_ON_PORT1,          /* 14 */   
    GT_SA_24_GOP_TX_CRC_ERROR_ON_PORT2,          /* 15 */   
    GT_SA_24_GOP_TX_CRC_ERROR_ON_PORT3,          /* 16 */   
    GT_SA_24_GOP_TX_CRC_ERROR_ON_PORT4,          /* 17 */   
    GT_SA_24_GOP_TX_CRC_ERROR_ON_PORT5,          /* 18 */   
    GT_SA_24_GOP_RES275,                         /* 19 */   
    GT_SA_24_GOP_RES276,                         /* 20 */   
    GT_SA_24_GOP_RES277,                         /* 21 */   
    GT_SA_24_GOP_RES278,                         /* 22 */   
    GT_SA_24_GOP_RES279,                         /* 23 */   
    GT_SA_24_GOP_RES280,                         /* 24 */   
    GT_SA_24_GOP_RES281,                         /* 25 */   
    GT_SA_24_GOP_RES282,                         /* 26 */   
    GT_SA_24_GOP_RES283,                         /* 27 */   
    GT_SA_24_GOP_RES284,                         /* 28 */   
    GT_SA_24_GOP_RES285,                         /* 29 */   
    GT_SA_24_GOP_RES286,                         /* 30 */   
    GT_SA_24_GOP_RES287,                         /* 31 */   
                                                            
    /* GOP<1> Interrupt Cause Register1 */
    /* Indexes 288 - 319               */
    /* Cause 0x04804008  */
    /* mask  0x0480400C  */
    GT_SA_24_GOP1_R1_SUM,                        /*  0 */   
    GT_SA_24_GOP_SYNC_STATUS_CHANGED_ON_PORT6,   /*  1 */   
    GT_SA_24_GOP_SYNC_STATUS_CHANGED_ON_PORT7,   /*  2 */   
    GT_SA_24_GOP_SYNC_STATUS_CHANGED_ON_PORT8,   /*  3 */   
    GT_SA_24_GOP_SYNC_STATUS_CHANGED_ON_PORT9,   /*  4 */   
    GT_SA_24_GOP_SYNC_STATUS_CHANGED_ON_PORT10,  /*  5 */   
    GT_SA_24_GOP_SYNC_STATUS_CHANGED_ON_PORT11,  /*  6 */   
    GT_SA_24_GOP_PRBS_ERROR_ON_PORT6,            /*  7 */   
    GT_SA_24_GOP_PRBS_ERROR_ON_PORT7,            /*  8 */   
    GT_SA_24_GOP_PRBS_ERROR_ON_PORT8,            /*  9 */   
    GT_SA_24_GOP_PRBS_ERROR_ON_PORT9,            /* 10 */   
    GT_SA_24_GOP_PRBS_ERROR_ON_PORT10,           /* 11 */   
    GT_SA_24_GOP_PRBS_ERROR_ON_PORT11,           /* 12 */   
    GT_SA_24_GOP_TX_CRC_ERROR_ON_PORT6,          /* 13 */   
    GT_SA_24_GOP_TX_CRC_ERROR_ON_PORT7,          /* 14 */   
    GT_SA_24_GOP_TX_CRC_ERROR_ON_PORT8,          /* 15 */   
    GT_SA_24_GOP_TX_CRC_ERROR_ON_PORT9,          /* 16 */   
    GT_SA_24_GOP_TX_CRC_ERROR_ON_PORT10,         /* 17 */   
    GT_SA_24_GOP_TX_CRC_ERROR_ON_PORT11,         /* 18 */   
    GT_SA_24_GOP_RES307,                         /* 19 */   
    GT_SA_24_GOP_RES308,                         /* 20 */   
    GT_SA_24_GOP_RES309,                         /* 21 */   
    GT_SA_24_GOP_RES310,                         /* 22 */   
    GT_SA_24_GOP_RES311,                         /* 23 */   
    GT_SA_24_GOP_RES312,                         /* 24 */   
    GT_SA_24_GOP_RES313,                         /* 25 */   
    GT_SA_24_GOP_RES314,                         /* 26 */   
    GT_SA_24_GOP_RES315,                         /* 27 */   
    GT_SA_24_GOP_RES316,                         /* 28 */   
    GT_SA_24_GOP_RES317,                         /* 29 */   
    GT_SA_24_GOP_RES318,                         /* 30 */   
    GT_SA_24_GOP_RES319,                         /* 31 */   
                                                            
    /* GOP<2> Interrupt Cause Register1 */
    /* Indexes 320 - 351               */
    /* Cause 0x05004008  */
    /* mask  0x0500400C  */
    GT_SA_24_GOP2_R1_SUM,                        /*  0 */   
    GT_SA_24_GOP_SYNC_STATUS_CHANGED_ON_PORT12,  /*  1 */   
    GT_SA_24_GOP_SYNC_STATUS_CHANGED_ON_PORT13,  /*  2 */   
    GT_SA_24_GOP_SYNC_STATUS_CHANGED_ON_PORT14,  /*  3 */   
    GT_SA_24_GOP_SYNC_STATUS_CHANGED_ON_PORT15,  /*  4 */   
    GT_SA_24_GOP_SYNC_STATUS_CHANGED_ON_PORT16,  /*  5 */   
    GT_SA_24_GOP_SYNC_STATUS_CHANGED_ON_PORT17,  /*  6 */   
    GT_SA_24_GOP_PRBS_ERROR_ON_PORT12,           /*  7 */   
    GT_SA_24_GOP_PRBS_ERROR_ON_PORT13,           /*  8 */   
    GT_SA_24_GOP_PRBS_ERROR_ON_PORT14,           /*  9 */   
    GT_SA_24_GOP_PRBS_ERROR_ON_PORT15,           /* 10 */   
    GT_SA_24_GOP_PRBS_ERROR_ON_PORT16,           /* 11 */   
    GT_SA_24_GOP_PRBS_ERROR_ON_PORT17,           /* 12 */   
    GT_SA_24_GOP_TX_CRC_ERROR_ON_PORT12,         /* 13 */   
    GT_SA_24_GOP_TX_CRC_ERROR_ON_PORT13,         /* 14 */   
    GT_SA_24_GOP_TX_CRC_ERROR_ON_PORT14,         /* 15 */   
    GT_SA_24_GOP_TX_CRC_ERROR_ON_PORT15,         /* 16 */   
    GT_SA_24_GOP_TX_CRC_ERROR_ON_PORT16,         /* 17 */   
    GT_SA_24_GOP_TX_CRC_ERROR_ON_PORT17,         /* 18 */   
    GT_SA_24_GOP_RES339,                         /* 19 */   
    GT_SA_24_GOP_RES340,                         /* 20 */   
    GT_SA_24_GOP_RES341,                         /* 21 */   
    GT_SA_24_GOP_RES342,                         /* 22 */   
    GT_SA_24_GOP_RES343,                         /* 23 */   
    GT_SA_24_GOP_RES344,                         /* 24 */   
    GT_SA_24_GOP_RES345,                         /* 25 */   
    GT_SA_24_GOP_RES346,                         /* 26 */   
    GT_SA_24_GOP_RES347,                         /* 27 */   
    GT_SA_24_GOP_RES348,                         /* 28 */   
    GT_SA_24_GOP_RES349,                         /* 29 */   
    GT_SA_24_GOP_RES350,                         /* 30 */   
    GT_SA_24_GOP_RES351,                         /* 31 */   
                                                            
    /* GOP<3> Interrupt Cause Register1 */
    /* Indexes 352 - 383               */
    /* Cause 0x05804008  */
    /* mask  0x0580400C  */
    GT_SA_24_GOP3_R1_SUM,                        /*  0 */   
    GT_SA_24_GOP_SYNC_STATUS_CHANGED_ON_PORT18,  /*  1 */   
    GT_SA_24_GOP_SYNC_STATUS_CHANGED_ON_PORT19,  /*  2 */   
    GT_SA_24_GOP_SYNC_STATUS_CHANGED_ON_PORT20,  /*  3 */   
    GT_SA_24_GOP_SYNC_STATUS_CHANGED_ON_PORT21,  /*  4 */   
    GT_SA_24_GOP_SYNC_STATUS_CHANGED_ON_PORT22,  /*  5 */   
    GT_SA_24_GOP_SYNC_STATUS_CHANGED_ON_PORT23,  /*  6 */   
    GT_SA_24_GOP_PRBS_ERROR_ON_PORT18,           /*  7 */   
    GT_SA_24_GOP_PRBS_ERROR_ON_PORT19,           /*  8 */   
    GT_SA_24_GOP_PRBS_ERROR_ON_PORT20,           /*  9 */   
    GT_SA_24_GOP_PRBS_ERROR_ON_PORT21,           /* 10 */   
    GT_SA_24_GOP_PRBS_ERROR_ON_PORT22,           /* 11 */   
    GT_SA_24_GOP_PRBS_ERROR_ON_PORT23,           /* 12 */   
    GT_SA_24_GOP_TX_CRC_ERROR_ON_PORT18,         /* 13 */   
    GT_SA_24_GOP_TX_CRC_ERROR_ON_PORT19,         /* 14 */   
    GT_SA_24_GOP_TX_CRC_ERROR_ON_PORT20,         /* 15 */   
    GT_SA_24_GOP_TX_CRC_ERROR_ON_PORT21,         /* 16 */   
    GT_SA_24_GOP_TX_CRC_ERROR_ON_PORT22,         /* 17 */   
    GT_SA_24_GOP_TX_CRC_ERROR_ON_PORT23,         /* 18 */   
    GT_SA_24_GOP_RES371,                         /* 19 */   
    GT_SA_24_GOP_RES372,                         /* 20 */   
    GT_SA_24_GOP_RES373,                         /* 21 */   
    GT_SA_24_GOP_RES374,                         /* 22 */   
    GT_SA_24_GOP_RES375,                         /* 23 */   
    GT_SA_24_GOP_RES376,                         /* 24 */   
    GT_SA_24_GOP_RES377,                         /* 25 */   
    GT_SA_24_GOP_RES378,                         /* 26 */   
    GT_SA_24_GOP_RES379,                         /* 27 */   
    GT_SA_24_GOP_RES380,                         /* 28 */   
    GT_SA_24_GOP_RES381,                         /* 29 */   
    GT_SA_24_GOP_RES382,                         /* 30 */   
    GT_SA_24_GOP_RES383,                         /* 31 */   
                                                            
    /* Transmit Queue Interrupt Cause Register */
    /* Indexes 384 - 415               */
    /* Cause 0x01800700  */
    /* mask  0x01800704  */
    GT_SA_24_TQ_SUM,                             /*  0 */   
    GT_SA_24_TQ_WATCHDOG_EX_PORT0,               /*  1 */   
    GT_SA_24_TQ_WATCHDOG_EX_PORT1,               /*  2 */   
    GT_SA_24_TQ_WATCHDOG_EX_PORT2,               /*  3 */   
    GT_SA_24_TQ_WATCHDOG_EX_PORT3,               /*  4 */   
    GT_SA_24_TQ_WATCHDOG_EX_PORT4,               /*  5 */   
    GT_SA_24_TQ_WATCHDOG_EX_PORT5,               /*  6 */   
    GT_SA_24_TQ_WATCHDOG_EX_PORT6,               /*  7 */   
    GT_SA_24_TQ_WATCHDOG_EX_PORT7,               /*  8 */   
    GT_SA_24_TQ_WATCHDOG_EX_PORT8,               /*  9 */   
    GT_SA_24_TQ_WATCHDOG_EX_PORT9,               /* 10 */   
    GT_SA_24_TQ_TXQ2_FLUSH_PORT0,                /* 11 */   
    GT_SA_24_TQ_TXQ2_FLUSH_PORT1,                /* 12 */   
    GT_SA_24_TQ_TXQ2_FLUSH_PORT2,                /* 13 */   
    GT_SA_24_TQ_TXQ2_FLUSH_PORT3,                /* 14 */   
    GT_SA_24_TQ_TXQ2_FLUSH_PORT4,                /* 15 */   
    GT_SA_24_TQ_TXQ2_FLUSH_PORT5,                /* 16 */   
    GT_SA_24_TQ_TXQ2_FLUSH_PORT6,                /* 17 */   
    GT_SA_24_TQ_TXQ2_FLUSH_PORT7,                /* 18 */   
    GT_SA_24_TQ_TXQ2_FLUSH_PORT8,                /* 19 */   
    GT_SA_24_TQ_TXQ2_FLUSH_PORT9,                /* 20 */   
    GT_SA_24_TQ_TXQ2_MG_FLUSH,                   /* 21 */   
    GT_SA_24_TQ_ONE_ECC_ERROR,                   /* 22 */   
    GT_SA_24_TQ_TWO_ECC_ERROR,                   /* 23 */   
    GT_SA_24_TQ_RES398,                          /* 24 */   
    GT_SA_24_TQ_MG_READ_ERR,                     /* 25 */   
    GT_SA_24_TQ_SUM1,                            /* 26 */   
    GT_SA_24_TQ_SUM2,                            /* 27 */   
    GT_SA_24_TQ_RES412,                          /* 28 */   
    GT_SA_24_TQ_RES413,                          /* 29 */   
    GT_SA_24_TQ_RES414,                          /* 30 */   
    GT_SA_24_TQ_RES415,                          /* 31 */   
                                                            
    /* Transmit Queue Interrupt Cause 1 Register */
    /* Indexes 416 - 447               */
    /* Cause 0x01800080  */
    /* mask  0x0180070C  */
    GT_SA_24_TQ1_SUM,                            /*  1 */   
    GT_SA_24_TQ_WATCHDOG_EX_PORT10,              /*  2 */   
    GT_SA_24_TQ_WATCHDOG_EX_PORT11,              /*  3 */   
    GT_SA_24_TQ_WATCHDOG_EX_PORT12,              /*  4 */   
    GT_SA_24_TQ_WATCHDOG_EX_PORT13,              /*  5 */   
    GT_SA_24_TQ_WATCHDOG_EX_PORT14,              /*  6 */   
    GT_SA_24_TQ_WATCHDOG_EX_PORT15,              /*  7 */   
    GT_SA_24_TQ_WATCHDOG_EX_PORT16,              /*  8 */   
    GT_SA_24_TQ_WATCHDOG_EX_PORT17,              /*  9 */   
    GT_SA_24_TQ_WATCHDOG_EX_PORT18,              /* 10 */   
    GT_SA_24_TQ_WATCHDOG_EX_PORT19,              /* 11 */   
    GT_SA_24_TQ_WATCHDOG_EX_PORT20,              /* 12 */   
    GT_SA_24_TQ_WATCHDOG_EX_PORT21,              /* 13 */   
    GT_SA_24_TQ_WATCHDOG_EX_PORT22,              /* 14 */   
    GT_SA_24_TQ_WATCHDOG_EX_PORT23,              /* 15 */   
    GT_SA_24_TQ_WATCHDOG_EX_CPU,                 /* 16 */   
    GT_SA_24_TQ_TXQ2_FLUSH_PORT10,               /* 17 */   
    GT_SA_24_TQ_TXQ2_FLUSH_PORT11,               /* 18 */   
    GT_SA_24_TQ_TXQ2_FLUSH_PORT12,               /* 19 */   
    GT_SA_24_TQ_TXQ2_FLUSH_PORT13,               /* 20 */   
    GT_SA_24_TQ_TXQ2_FLUSH_PORT14,               /* 21 */   
    GT_SA_24_TQ_TXQ2_FLUSH_PORT15,               /* 22 */   
    GT_SA_24_TQ_TXQ2_FLUSH_PORT16,               /* 23 */   
    GT_SA_24_TQ_TXQ2_FLUSH_PORT17,               /* 24 */   
    GT_SA_24_TQ_TXQ2_FLUSH_PORT18,               /* 25 */   
    GT_SA_24_TQ_TXQ2_FLUSH_PORT19,               /* 26 */   
    GT_SA_24_TQ_TXQ2_FLUSH_PORT20,               /* 27 */   
    GT_SA_24_TQ_TXQ2_FLUSH_PORT21,               /* 28 */   
    GT_SA_24_TQ_TXQ2_FLUSH_PORT22,               /* 29 */   
    GT_SA_24_TQ_TXQ2_FLUSH_PORT23,               /* 30 */   
    GT_SA_24_TQ_RES446,                          /* 31 */   
    GT_SA_24_TQ_RES447,                                     

    /* Transmit Queue Interrupt Cause 2 Register */
    /* Indexes 448 - 479               */
    /* Cause 0x01800184  */
    /* mask  0x01800188  */
    GT_SA_24_TQ2_SUM,                            /*  0 */   
    GT_SA_24_TQ_HOL_REACHED_PORT0,               /*  1 */   
    GT_SA_24_TQ_HOL_REACHED_PORT1,               /*  2 */   
    GT_SA_24_TQ_HOL_REACHED_PORT2,               /*  3 */   
    GT_SA_24_TQ_HOL_REACHED_PORT3,               /*  4 */   
    GT_SA_24_TQ_HOL_REACHED_PORT4,               /*  5 */   
    GT_SA_24_TQ_HOL_REACHED_PORT5,               /*  6 */   
    GT_SA_24_TQ_HOL_REACHED_PORT6,               /*  7 */   
    GT_SA_24_TQ_HOL_REACHED_PORT7,               /*  8 */   
    GT_SA_24_TQ_HOL_REACHED_PORT8,               /*  9 */   
    GT_SA_24_TQ_HOL_REACHED_PORT9,               /* 10 */   
    GT_SA_24_TQ_HOL_REACHED_PORT10,              /* 11 */   
    GT_SA_24_TQ_HOL_REACHED_PORT11,              /* 12 */   
    GT_SA_24_TQ_HOL_REACHED_PORT12,              /* 13 */   
    GT_SA_24_TQ_HOL_REACHED_PORT13,              /* 14 */   
    GT_SA_24_TQ_HOL_REACHED_PORT14,              /* 15 */   
    GT_SA_24_TQ_HOL_REACHED_PORT15,              /* 16 */   
    GT_SA_24_TQ_HOL_REACHED_PORT16,              /* 17 */   
    GT_SA_24_TQ_HOL_REACHED_PORT17,              /* 18 */   
    GT_SA_24_TQ_HOL_REACHED_PORT18,              /* 19 */   
    GT_SA_24_TQ_HOL_REACHED_PORT19,              /* 20 */   
    GT_SA_24_TQ_HOL_REACHED_PORT20,              /* 21 */   
    GT_SA_24_TQ_HOL_REACHED_PORT21,              /* 22 */   
    GT_SA_24_TQ_HOL_REACHED_PORT22,              /* 23 */   
    GT_SA_24_TQ_HOL_REACHED_PORT23,              /* 24 */   
    GT_SA_24_TQ_CPU_HOL_REACHED,                 /* 25 */   
    GT_SA_24_TQ2_RES474,                         /* 26 */   
    GT_SA_24_TQ_TOTAL_DESC_UNDERFLOW,            /* 27 */   
    GT_SA_24_TQ_TOTAL_DESC_OVERFLOW,             /* 28 */   
    GT_SA_24_TQ_SNIFF_DESC_DROP,                 /* 29 */   
    GT_SA_24_TQ2_RES478,                         /* 30 */   
    GT_SA_24_TQ2_RES479,                         /* 31 */   
                                                             
    
    /* Ethernet Bridge Interrupt Cause Register */
    /* Indexes 480 - 511               */
    /* Cause 0x02040130  */
    /* mask  0x02040134  */
    GT_SA_24_EB_SUM,                                        /*  0 */  
    GT_SA_24_EB_UPDATE_FIFO_FULL,                           /*  1 */  
    GT_SA_24_EB_MG_ADDR_OUT_OF_RANGE,                       /*  2 */  
    GT_SA_24_EB_VLAN_SECURITY_BREECH,                       /*  3 */  
    GT_SA_24_EB_NA_NOT_LEARNED_SECURITY_BREECH,             /*  4 */  
    GT_SA_24_EB_SA_MSG_DISCARDED,                           /*  5 */  
    GT_SA_24_EB_QA_MSG_DISCARDED,                           /*  6 */  
    GT_SA_24_EB_RES487,                                     /*  7 */  
    GT_SA_24_EB_RES488,                                     /*  8 */  
    GT_SA_24_EB_RES489,                                     /*  9 */  
    GT_SA_24_EB_RES490,                                     /* 10 */  
    GT_SA_24_EB_RES491,                                     /* 11 */  
    GT_SA_24_EB_RES492,                                     /* 12 */  
    GT_SA_24_EB_RES493,                                     /* 13 */  
    GT_SA_24_EB_SA_DROP_SECURITY_BREECH,                    /* 14 */  
    GT_SA_24_EB_DA_DROP_SECURITY_BREECH,                    /* 15 */  
    GT_SA_24_EB_DA_SA_DROP_SECURITY_BREECH,                 /* 16 */  
    GT_SA_24_EB_NA_ON_LOCKED_DROP_SECURITY_BREECH,          /* 17 */  
    GT_SA_24_EB_MAC_RANGE_DROP_SECURITY_BREECH,             /* 18 */  
    GT_SA_24_EB_INVALID_SA_DROP_SECURITY_BREECH,            /* 19 */  
    GT_SA_24_EB_VLAN_NOT_VALID_DROP_SECURITY_BREECH,        /* 20 */  
    GT_SA_24_EB_VLAN_NOT_MEMBER_DROP_DROP_SECURITY_BREECH,  /* 21 */  
    GT_SA_24_EB_VLAN_RANGE_DROP_SECURITY_BREECH,            /* 22 */  
    GT_SA_24_EB_RES503,                                     /* 23 */  
    GT_SA_24_EB_RES504,                                     /* 24 */  
    GT_SA_24_EB_RES505,                                     /* 25 */  
    GT_SA_24_EB_RES506,                                     /* 26 */  
    GT_SA_24_EB_RES507,                                     /* 27 */  
    GT_SA_24_EB_RES508,                                     /* 28 */  
    GT_SA_24_EB_RES509,                                     /* 29 */  
    GT_SA_24_EB_RES510,                                     /* 30 */  
    GT_SA_24_EB_RES511,                                     /* 31 */  
                                                                        
    /* MAC Table Interrupt Cause Register */
    /* Indexes 512 - 543               */
    /* Cause 0x06000018  */
    /* mask  0x0600001C  */
    GT_SA_24_MAC_SUM,                            /*  0 */ 
    GT_SA_24_MAC_NUM_OF_HOP_EXP,                 /*  1 */ 
    GT_SA_24_MAC_NA_LEARNED,                     /*  2 */ 
    GT_SA_24_MAC_NA_NOT_LEARNED,                 /*  3 */ 
    GT_SA_24_MAC_AGE_VIA_TRIGGER_ENDED,          /*  4 */ 
    GT_SA_24_MAC_RES517,                         /*  5 */ 
    GT_SA_24_MAC_MG_ADDR_OUT_OF_RANGE,           /*  6 */ 
    GT_SA_24_MAC_RES519,                         /*  7 */ 
    GT_SA_24_MAC_RES520,                         /*  8 */ 
    GT_SA_24_MAC_UPDATE_FROM_CPU_DONE,           /*  9 */ 
    GT_SA_24_MAC_MESSAGE_TO_CPU_READY,           /* 10 */ 
    GT_SA_24_MAC_RES523,                         /* 11 */ 
    GT_SA_24_MAC_NA_SELF_LEARNED,                /* 12 */ 
    GT_SA_24_MAC_NA_FROM_CPU_LEARNED,            /* 13 */ 
    GT_SA_24_MAC_NA_FROM_CPU_DROPPED,            /* 14 */ 
    GT_SA_24_MAC_AGED_OUT,                       /* 15 */ 
    GT_SA_24_MAC_FIFO_2_CPU_EXCEEDED,            /* 16 */ 
    GT_SA_24_MAC_RES529,                         /* 17 */ 
    GT_SA_24_MAC_RES530,                         /* 18 */ 
    GT_SA_24_MAC_RES531,                         /* 19 */ 
    GT_SA_24_MAC_RES532,                         /* 20 */ 
    GT_SA_24_MAC_RES533,                         /* 21 */ 
    GT_SA_24_MAC_RES534,                         /* 22 */ 
    GT_SA_24_MAC_RES535,                         /* 23 */ 
    GT_SA_24_MAC_RES536,                         /* 24 */ 
    GT_SA_24_MAC_RES537,                         /* 25 */ 
    GT_SA_24_MAC_RES538,                         /* 26 */ 
    GT_SA_24_MAC_RES539,                         /* 27 */ 
    GT_SA_24_MAC_1ECC_ERRORS_EVEN,               /* 28 */ 
    GT_SA_24_MAC_1ECC_ERRORS_ODD,                /* 29 */ 
    GT_SA_24_MAC_2ECC_ERRORS_EVEN,               /* 30 */ 
    GT_SA_24_MAC_2ECC_ERRORS_ODD,                /* 31 */ 
    /* FAKE - NIC */                                        
    GT_SA_24_AUQ_PENDING,                        /*  0 */
    GT_SA_24_RX_BUFFER_QUEUE0,                   /*  1 */
    GT_SA_24_RX_BUFFER_QUEUE1,                   /*  2 */
    GT_SA_24_RX_BUFFER_QUEUE2,                   /*  3 */
    GT_SA_24_RX_BUFFER_QUEUE3,                   /*  4 */
    GT_SA_24_RX_BUFFER_QUEUE4,                   /*  5 */
    GT_SA_24_RX_BUFFER_QUEUE5,                   /*  6 */
    GT_SA_24_RX_BUFFER_QUEUE6,                   /*  7 */
    GT_SA_24_RX_BUFFER_QUEUE7,                   /*  8 */
    GT_SA_24_TX_END,                             /*  9 */
    GT_SA_24_LAST_INT         /* should be always last in enum */
}GT_SALSA_24_INT_CAUSE;

/*
 * Typedef: enum GT_SALSA_16_INT_TYPE
 *
 * Description: All interrupt cause indexes, to be used for interrupts handling,
 *              and parameters change.
 *
 * NOTE : If needed, new interrupt bits can replace the XXX_RES_i bits, in case
 *        that these bits fall into the same cause registers.
 *
 * Comment:
 *      Please see the description of each of the following interrupt event
 *      cause registers in the packet processor datasheet.
 */
typedef enum
{
    /* Global Interrupt Cause Register */
    /* Summary and PCI-LIKE interrupts */
    /* Indexes 0 - 31               */
    GT_SA_16_SUM_GLOBAL = 0,
    GT_SA_16_SUM_MISC_SUM,
    GT_SA_16_SUM_RES2,
    GT_SA_16_SUM_TXQ,
    GT_SA_16_SUM_L2,
    GT_SA_16_SUM_BM,
    GT_SA_16_SUM_MT,
    GT_SA_16_SUM_GOP0_SUM0,
    GT_SA_16_SUM_GOP0_SUM1,
    GT_SA_16_SUM_GOP1_SUM0,
    GT_SA_16_SUM_GOP1_SUM1,
    GT_SA_16_SUM_GOP2_SUM0,
    GT_SA_16_SUM_GOP2_SUM1,
    GT_SA_16_SUM_GOP3_SUM0,
    GT_SA_16_SUM_GOP3_SUM1,
    GT_SA_16_SUM_GPP,
    GT_SA_16_SUM_RES16,
    GT_SA_16_SUM_RES17,
    GT_SA_16_SUM_RES18,
    GT_SA_16_SUM_RES19,
    GT_SA_16_SUM_RES20,
    GT_SA_16_SUM_RES21,
    GT_SA_16_SUM_RES22,
    GT_SA_16_SUM_RES23,
    GT_SA_16_SUM_RES24,
    GT_SA_16_SUM_RES25,
    GT_SA_16_SUM_RES26,
    GT_SA_16_SUM_RES27,
    GT_SA_16_SUM_RES28,
    GT_SA_16_SUM_RES29,
    GT_SA_16_SUM_RES30,
    GT_SA_16_SUM_RES31,

    /* Miscellaneous Interrupt Cause Register */
    /* Indexes 32 - 63               */
    GT_SA_16_MISC_SUM,
    GT_SA_16_MISC_TWSI_TIME_OUT,
    GT_SA_16_MISC_TWSI_STATUS,
    GT_SA_16_MISC_ILLIGAL_ADDR,
    GT_SA_16_MISC_CPU_POORT_RX_OVERRAN,
    GT_SA_16_MISC_CPU_POORT_TX_OVERRAN,
    GT_SA_16_MISC_CPU_TX_CRC,
    GT_SA_16_MISC_RES39,
    GT_SA_16_MISC_RES40,
    GT_SA_16_MISC_RES41,
    GT_SA_16_MISC_RES42,
    GT_SA_16_MISC_RES43,
    GT_SA_16_MISC_RES44,
    GT_SA_16_MISC_RES45,
    GT_SA_16_MISC_RES46,
    GT_SA_16_MISC_RES47,
    GT_SA_16_MISC_RES48,
    GT_SA_16_MISC_RES49,
    GT_SA_16_MISC_RES50,
    GT_SA_16_MISC_RES51,
    GT_SA_16_MISC_RES52,
    GT_SA_16_MISC_RES53,
    GT_SA_16_MISC_RES54,
    GT_SA_16_MISC_RES55,
    GT_SA_16_MISC_RES56,
    GT_SA_16_MISC_RES57,
    GT_SA_16_MISC_RES58,
    GT_SA_16_MISC_RES59,
    GT_SA_16_MISC_RES60,
    GT_SA_16_MISC_RES61,
    GT_SA_16_MISC_RES62,
    GT_SA_16_MISC_RES63,

    /* GPP Interrupt Cause Register */
    /* Indexes 64 - 95               */
    GT_SA_16_GPP_SUM,
    GT_SA_16_GPP1,
    GT_SA_16_GPP2,
    GT_SA_16_GPP3,
    GT_SA_16_GPP4,
    GT_SA_16_GPP5,
    GT_SA_16_GPP6,
    GT_SA_16_GPP7,
    GT_SA_16_GPP8,
    GT_SA_16_GPP_RES73,
    GT_SA_16_GPP_RES74,
    GT_SA_16_GPP_RES75,
    GT_SA_16_GPP_RES76,
    GT_SA_16_GPP_RES77,
    GT_SA_16_GPP_RES78,
    GT_SA_16_GPP_RES79,
    GT_SA_16_GPP_RES80,
    GT_SA_16_GPP_RES81,
    GT_SA_16_GPP_RES82,
    GT_SA_16_GPP_RES83,
    GT_SA_16_GPP_RES84,
    GT_SA_16_GPP_RES85,
    GT_SA_16_GPP_RES86,
    GT_SA_16_GPP_RES87,
    GT_SA_16_GPP_RES88,
    GT_SA_16_GPP_RES89,
    GT_SA_16_GPP_RES90,
    GT_SA_16_GPP_RES91,
    GT_SA_16_GPP_RES92,
    GT_SA_16_GPP_RES93,
    GT_SA_16_GPP_RES94,
    GT_SA_16_GPP_RES95,
    /* Buffer Management Interrupt Cause Register */
    /* Indexes 96 - 127               */
    
    GT_SA_16_BM_SUM,
    GT_SA_16_BM_EMPTY_CLEAR,
    GT_SA_16_BM_EMPTY_INC,
    GT_SA_16_BM_AGED_PACKET,
    GT_SA_16_BM_MAX_BUFF_REACHED,
    GT_SA_16_BM_PORT_RX_BUFFERS_CNT_UNDERRUN,
    GT_SA_16_BM_PORT_RX_BUFFERS_CNT_OVERRUN,
    GT_SA_16_BM_INVALID_ADDRESS,
    GT_SA_16_BM_WRONG_SRC_PORT,
    GT_SA_16_BM_MC_INC_OVERFLOW,
    GT_SA_16_BM_TRIGGERED_AGING_FINISHED,
    GT_SA_16_BM_FLL_PARITY,
    GT_SA_16_BM_CTRL0_PARITY,
    GT_SA_16_BM_CTRL1_PARITY,
    GT_SA_16_BM_RES110,
    GT_SA_16_BM_RES111,
    GT_SA_16_BM_RES112,
    GT_SA_16_BM_RES113,
    GT_SA_16_BM_RES114,
    GT_SA_16_BM_RES115,
    GT_SA_16_BM_RES116,
    GT_SA_16_BM_RES117,
    GT_SA_16_BM_RES118,
    GT_SA_16_BM_RES119,
    GT_SA_16_BM_RES120,
    GT_SA_16_BM_RES121,
    GT_SA_16_BM_RES122,
    GT_SA_16_BM_RES123,
    GT_SA_16_BM_RES124,
    GT_SA_16_BM_RES125,
    GT_SA_16_BM_RES126,
    GT_SA_16_BM_RES127,
    
    /* GOP<n> Interrupt Cause Register0 (0<=n<4) */
    
    /* GOP<0> Interrupt Cause Register0 */
    
    /* Indexes 128 - 159               */
    GT_SA_16_GOP0_R0_SUM,
    GT_SA_16_GOP_LINK_STATUS_CHANGED_PORT0,
    GT_SA_16_GOP_LINK_STATUS_CHANGED_PORT1,
    GT_SA_16_GOP_LINK_STATUS_CHANGED_PORT2,
    GT_SA_16_GOP_LINK_STATUS_CHANGED_PORT3,
    GT_SA_16_GOP_LINK_STATUS_CHANGED_PORT4,
    GT_SA_16_GOP_LINK_STATUS_CHANGED_PORT5,
    GT_SA_16_GOP_AN_COMPLETED_ON_PORT0,
    GT_SA_16_GOP_AN_COMPLETED_ON_PORT1,
    GT_SA_16_GOP_AN_COMPLETED_ON_PORT2,
    GT_SA_16_GOP_AN_COMPLETED_ON_PORT3,
    GT_SA_16_GOP_AN_COMPLETED_ON_PORT4,
    GT_SA_16_GOP_AN_COMPLETED_ON_PORT5,
    GT_SA_16_GOP_RX_FIFO_OVERRUN_PORT0,
    GT_SA_16_GOP_RX_FIFO_OVERRUN_PORT1,
    GT_SA_16_GOP_RX_FIFO_OVERRUN_PORT2,
    GT_SA_16_GOP_RX_FIFO_OVERRUN_PORT3,
    GT_SA_16_GOP_RX_FIFO_OVERRUN_PORT4,
    GT_SA_16_GOP_RX_FIFO_OVERRUN_PORT5,
    GT_SA_16_GOP_TX_FIFO_UNDERRUN_PORT0,
    GT_SA_16_GOP_TX_FIFO_UNDERRUN_PORT1,
    GT_SA_16_GOP_TX_FIFO_UNDERRUN_PORT2,
    GT_SA_16_GOP_TX_FIFO_UNDERRUN_PORT3,
    GT_SA_16_GOP_TX_FIFO_UNDERRUN_PORT4,
    GT_SA_16_GOP_TX_FIFO_UNDERRUN_PORT5,
    GT_SA_16_GOP0_ADDRESS_OUT_OF_RANGE,
    GT_SA_16_GOP0_COUNT_EXPIRED,
    GT_SA_16_GOP0_COUNT_COPY_DONE,
    GT_SA_16_GOP_RES156,
    GT_SA_16_GOP_RES157,
    GT_SA_16_GOP_RES158,
    GT_SA_16_GOP_RES159,
    
    /* GOP<1> Interrupt Cause Register0 */
    
    /* Indexes 160 - 191               */
    GT_SA_16_GOP1_R0_SUM,
    GT_SA_16_GOP_LINK_STATUS_CHANGED_PORT6,
    GT_SA_16_GOP_LINK_STATUS_CHANGED_PORT7,
    GT_SA_16_GOP_LINK_STATUS_CHANGED_PORT8,
    GT_SA_16_GOP_LINK_STATUS_CHANGED_PORT9,
    GT_SA_16_GOP_LINK_STATUS_CHANGED_PORT10,
    GT_SA_16_GOP_LINK_STATUS_CHANGED_PORT11,
    GT_SA_16_GOP_AN_COMPLETED_ON_PORT6,
    GT_SA_16_GOP_AN_COMPLETED_ON_PORT7,
    GT_SA_16_GOP_AN_COMPLETED_ON_PORT8,
    GT_SA_16_GOP_AN_COMPLETED_ON_PORT9,
    GT_SA_16_GOP_AN_COMPLETED_ON_PORT10,
    GT_SA_16_GOP_AN_COMPLETED_ON_PORT11,
    GT_SA_16_GOP_RX_FIFO_OVERRUN_PORT6,
    GT_SA_16_GOP_RX_FIFO_OVERRUN_PORT7,
    GT_SA_16_GOP_RX_FIFO_OVERRUN_PORT8,
    GT_SA_16_GOP_RX_FIFO_OVERRUN_PORT9,
    GT_SA_16_GOP_RX_FIFO_OVERRUN_PORT10,
    GT_SA_16_GOP_RX_FIFO_OVERRUN_PORT11,
    GT_SA_16_GOP_TX_FIFO_UNDERRUN_PORT6,
    GT_SA_16_GOP_TX_FIFO_UNDERRUN_PORT7,
    GT_SA_16_GOP_TX_FIFO_UNDERRUN_PORT8,
    GT_SA_16_GOP_TX_FIFO_UNDERRUN_PORT9,
    GT_SA_16_GOP_TX_FIFO_UNDERRUN_PORT10,
    GT_SA_16_GOP_TX_FIFO_UNDERRUN_PORT11,
    GT_SA_16_GOP1_ADDRESS_OUT_OF_RANGE,
    GT_SA_16_GOP1_COUNT_EXPIRED,
    GT_SA_16_GOP1_COUNT_COPY_DONE,
    GT_SA_16_GOP_RES188,
    GT_SA_16_GOP_RES189,
    GT_SA_16_GOP_RES190,
    GT_SA_16_GOP_RES191,
    
    /* GOP<2> Interrupt Cause Register0 */
    
    /* Indexes 192 - 223               */
    GT_SA_16_GOP2_R0_SUM,
    GT_SA_16_GOP_LINK_STATUS_CHANGED_PORT12,
    GT_SA_16_GOP_LINK_STATUS_CHANGED_PORT13,
    GT_SA_16_GOP_LINK_STATUS_CHANGED_PORT14,
    GT_SA_16_GOP_LINK_STATUS_CHANGED_PORT15,
    GT_SA_16_GOP_RES197,
    GT_SA_16_GOP_RES198,
    GT_SA_16_GOP_AN_COMPLETED_ON_PORT12,
    GT_SA_16_GOP_AN_COMPLETED_ON_PORT13,
    GT_SA_16_GOP_AN_COMPLETED_ON_PORT14,
    GT_SA_16_GOP_AN_COMPLETED_ON_PORT15,
    GT_SA_16_GOP_RES203,
    GT_SA_16_GOP_RES204,
    GT_SA_16_GOP_RX_FIFO_OVERRUN_PORT12,
    GT_SA_16_GOP_RX_FIFO_OVERRUN_PORT13,
    GT_SA_16_GOP_RX_FIFO_OVERRUN_PORT14,
    GT_SA_16_GOP_RX_FIFO_OVERRUN_PORT15,
    GT_SA_16_GOP_RES209,
    GT_SA_16_GOP_RES210,
    GT_SA_16_GOP_TX_FIFO_UNDERRUN_PORT12,
    GT_SA_16_GOP_TX_FIFO_UNDERRUN_PORT13,
    GT_SA_16_GOP_TX_FIFO_UNDERRUN_PORT14,
    GT_SA_16_GOP_TX_FIFO_UNDERRUN_PORT15,
    GT_SA_16_GOP_RES215,
    GT_SA_16_GOP_RES216,
    GT_SA_16_GOP2_ADDRESS_OUT_OF_RANGE,
    GT_SA_16_GOP2_COUNT_EXPIRED,
    GT_SA_16_GOP2_COUNT_COPY_DONE,
    GT_SA_16_GOP_RES220,
    GT_SA_16_GOP_RES221,
    GT_SA_16_GOP_RES222,
    GT_SA_16_GOP_RES223,
    
    /* GOP<3> Interrupt Cause Register0 */
    
    /* Indexes 224 - 255               */
    GT_SA_16_GOP3_R0_SUM,
    GT_SA_16_GOP_RES225,
    GT_SA_16_GOP_RES226,
    GT_SA_16_GOP_RES227,
    GT_SA_16_GOP_RES228,
    GT_SA_16_GOP_RES229,
    GT_SA_16_GOP_RES230,
    GT_SA_16_GOP_RES231,
    GT_SA_16_GOP_RES232,
    GT_SA_16_GOP_RES233,
    GT_SA_16_GOP_RES234,
    GT_SA_16_GOP_RES235,
    GT_SA_16_GOP_RES236,
    GT_SA_16_GOP_RES237,
    GT_SA_16_GOP_RES238,
    GT_SA_16_GOP_RES239,
    GT_SA_16_GOP_RES240,
    GT_SA_16_GOP_RES241,
    GT_SA_16_GOP_RES242,
    GT_SA_16_GOP_RES243,
    GT_SA_16_GOP_RES244,
    GT_SA_16_GOP_RES245,
    GT_SA_16_GOP_RES246,
    GT_SA_16_GOP_RES247,
    GT_SA_16_GOP_RES248,
    GT_SA_16_GOP3_ADDRESS_OUT_OF_RANGE,
    GT_SA_16_GOP3_COUNT_EXPIRED,
    GT_SA_16_GOP3_COUNT_COPY_DONE,
    GT_SA_16_GOP_RES252,
    GT_SA_16_GOP_RES253,
    GT_SA_16_GOP_RES254,
    GT_SA_16_GOP_RES255,
    
    
    /* GOP<n> Interrupt Cause Register1 (0<=n<4) */
    
    /* GOP<0> Interrupt Cause Register1 */
    /* Indexes 256 - 287               */
    
    GT_SA_16_GOP0_R1_SUM,
    GT_SA_16_GOP_SYNC_STATUS_CHANGED_ON_PORT0,
    GT_SA_16_GOP_SYNC_STATUS_CHANGED_ON_PORT1,
    GT_SA_16_GOP_SYNC_STATUS_CHANGED_ON_PORT2,
    GT_SA_16_GOP_SYNC_STATUS_CHANGED_ON_PORT3,
    GT_SA_16_GOP_SYNC_STATUS_CHANGED_ON_PORT4,
    GT_SA_16_GOP_SYNC_STATUS_CHANGED_ON_PORT5,
    GT_SA_16_GOP_PRBS_ERROR_ON_PORT0,
    GT_SA_16_GOP_PRBS_ERROR_ON_PORT1,
    GT_SA_16_GOP_PRBS_ERROR_ON_PORT2,
    GT_SA_16_GOP_PRBS_ERROR_ON_PORT3,
    GT_SA_16_GOP_PRBS_ERROR_ON_PORT4,
    GT_SA_16_GOP_PRBS_ERROR_ON_PORT5,
    GT_SA_16_GOP_TX_CRC_ERROR_ON_PORT0,
    GT_SA_16_GOP_TX_CRC_ERROR_ON_PORT1,
    GT_SA_16_GOP_TX_CRC_ERROR_ON_PORT2,
    GT_SA_16_GOP_TX_CRC_ERROR_ON_PORT3,
    GT_SA_16_GOP_TX_CRC_ERROR_ON_PORT4,
    GT_SA_16_GOP_TX_CRC_ERROR_ON_PORT5,
    GT_SA_16_GOP_RES275,
    GT_SA_16_GOP_RES276,
    GT_SA_16_GOP_RES277,
    GT_SA_16_GOP_RES278,
    GT_SA_16_GOP_RES279,
    GT_SA_16_GOP_RES280,
    GT_SA_16_GOP_RES281,
    GT_SA_16_GOP_RES282,
    GT_SA_16_GOP_RES283,
    GT_SA_16_GOP_RES284,
    GT_SA_16_GOP_RES285,
    GT_SA_16_GOP_RES286,
    GT_SA_16_GOP_RES287,
    
    /* GOP<1> Interrupt Cause Register1 */
    /* Indexes 288 - 319               */
    
    GT_SA_16_GOP1_R1_SUM,
    GT_SA_16_GOP_SYNC_STATUS_CHANGED_ON_PORT6,
    GT_SA_16_GOP_SYNC_STATUS_CHANGED_ON_PORT7,
    GT_SA_16_GOP_SYNC_STATUS_CHANGED_ON_PORT8,
    GT_SA_16_GOP_SYNC_STATUS_CHANGED_ON_PORT9,
    GT_SA_16_GOP_SYNC_STATUS_CHANGED_ON_PORT10,
    GT_SA_16_GOP_SYNC_STATUS_CHANGED_ON_PORT11,
    GT_SA_16_GOP_PRBS_ERROR_ON_PORT6,
    GT_SA_16_GOP_PRBS_ERROR_ON_PORT7,
    GT_SA_16_GOP_PRBS_ERROR_ON_PORT8,
    GT_SA_16_GOP_PRBS_ERROR_ON_PORT9,
    GT_SA_16_GOP_PRBS_ERROR_ON_PORT10,
    GT_SA_16_GOP_PRBS_ERROR_ON_PORT11,
    GT_SA_16_GOP_TX_CRC_ERROR_ON_PORT6,
    GT_SA_16_GOP_TX_CRC_ERROR_ON_PORT7,
    GT_SA_16_GOP_TX_CRC_ERROR_ON_PORT8,
    GT_SA_16_GOP_TX_CRC_ERROR_ON_PORT9,
    GT_SA_16_GOP_TX_CRC_ERROR_ON_PORT10,
    GT_SA_16_GOP_TX_CRC_ERROR_ON_PORT11,
    GT_SA_16_GOP_RES307,
    GT_SA_16_GOP_RES308,
    GT_SA_16_GOP_RES309,
    GT_SA_16_GOP_RES310,
    GT_SA_16_GOP_RES311,
    GT_SA_16_GOP_RES312,
    GT_SA_16_GOP_RES313,
    GT_SA_16_GOP_RES314,
    GT_SA_16_GOP_RES315,
    GT_SA_16_GOP_RES316,
    GT_SA_16_GOP_RES317,
    GT_SA_16_GOP_RES318,
    GT_SA_16_GOP_RES319,
    
    /* GOP<2> Interrupt Cause Register1 */
    /* Indexes 320 - 351               */
    
    GT_SA_16_GOP2_R1_SUM,
    GT_SA_16_GOP_SYNC_STATUS_CHANGED_ON_PORT12,
    GT_SA_16_GOP_SYNC_STATUS_CHANGED_ON_PORT13,
    GT_SA_16_GOP_SYNC_STATUS_CHANGED_ON_PORT14,
    GT_SA_16_GOP_SYNC_STATUS_CHANGED_ON_PORT15,
    GT_SA_16_GOP_RES325,
    GT_SA_16_GOP_RES326,
    GT_SA_16_GOP_PRBS_ERROR_ON_PORT12,
    GT_SA_16_GOP_PRBS_ERROR_ON_PORT13,
    GT_SA_16_GOP_PRBS_ERROR_ON_PORT14,
    GT_SA_16_GOP_PRBS_ERROR_ON_PORT15,
    GT_SA_16_GOP_RES331,
    GT_SA_16_GOP_RES332,
    GT_SA_16_GOP_TX_CRC_ERROR_ON_PORT12,
    GT_SA_16_GOP_TX_CRC_ERROR_ON_PORT13, 
    GT_SA_16_GOP_TX_CRC_ERROR_ON_PORT14,
    GT_SA_16_GOP_TX_CRC_ERROR_ON_PORT15,
    GT_SA_16_GOP_RES337,
    GT_SA_16_GOP_RES338,
    GT_SA_16_GOP_RES339,
    GT_SA_16_GOP_RES340,
    GT_SA_16_GOP_RES341,
    GT_SA_16_GOP_RES342,
    GT_SA_16_GOP_RES343,
    GT_SA_16_GOP_RES344,
    GT_SA_16_GOP_RES345,
    GT_SA_16_GOP_RES346,
    GT_SA_16_GOP_RES347,
    GT_SA_16_GOP_RES348,
    GT_SA_16_GOP_RES349,
    GT_SA_16_GOP_RES350,
    GT_SA_16_GOP_RES351,
    
    /* GOP<3> Interrupt Cause Register1 */
    /* Indexes 352 - 383               */
    
    GT_SA_16_GOP3_R1_SUM,
    GT_SA_16_GOP_RES353,
    GT_SA_16_GOP_RES354,
    GT_SA_16_GOP_RES355,
    GT_SA_16_GOP_RES356,
    GT_SA_16_GOP_RES357,
    GT_SA_16_GOP_RES358,
    GT_SA_16_GOP_RES359,
    GT_SA_16_GOP_RES360,
    GT_SA_16_GOP_RES361,
    GT_SA_16_GOP_RES362,
    GT_SA_16_GOP_RES363,
    GT_SA_16_GOP_RES364,
    GT_SA_16_GOP_RES365,
    GT_SA_16_GOP_RES366,
    GT_SA_16_GOP_RES367,
    GT_SA_16_GOP_RES368,
    GT_SA_16_GOP_RES369,
    GT_SA_16_GOP_RES370,
    GT_SA_16_GOP_RES371,
    GT_SA_16_GOP_RES372,
    GT_SA_16_GOP_RES373,
    GT_SA_16_GOP_RES374,
    GT_SA_16_GOP_RES375,
    GT_SA_16_GOP_RES376,
    GT_SA_16_GOP_RES377,
    GT_SA_16_GOP_RES378,
    GT_SA_16_GOP_RES379,
    GT_SA_16_GOP_RES380,
    GT_SA_16_GOP_RES381,
    GT_SA_16_GOP_RES382,
    GT_SA_16_GOP_RES383,
    
    /* Transmit Queue Interrupt Cause Register */
    
    /* Indexes 384 - 415               */
    
    GT_SA_16_TQ_SUM,
    GT_SA_16_TQ_WATCHDOG_EX_PORT0,
    GT_SA_16_TQ_WATCHDOG_EX_PORT1,
    GT_SA_16_TQ_WATCHDOG_EX_PORT2,
    GT_SA_16_TQ_WATCHDOG_EX_PORT3,
    GT_SA_16_TQ_WATCHDOG_EX_PORT4,
    GT_SA_16_TQ_WATCHDOG_EX_PORT5,
    GT_SA_16_TQ_WATCHDOG_EX_PORT6,
    GT_SA_16_TQ_WATCHDOG_EX_PORT7,
    GT_SA_16_TQ_WATCHDOG_EX_PORT8,
    GT_SA_16_TQ_WATCHDOG_EX_PORT9,
    GT_SA_16_TQ_TXQ2_FLUSH_PORT0,
    GT_SA_16_TQ_TXQ2_FLUSH_PORT1,
    GT_SA_16_TQ_TXQ2_FLUSH_PORT2,
    GT_SA_16_TQ_TXQ2_FLUSH_PORT3,
    GT_SA_16_TQ_TXQ2_FLUSH_PORT4,
    GT_SA_16_TQ_TXQ2_FLUSH_PORT5,
    GT_SA_16_TQ_TXQ2_FLUSH_PORT6,
    GT_SA_16_TQ_TXQ2_FLUSH_PORT7,
    GT_SA_16_TQ_TXQ2_FLUSH_PORT8,
    GT_SA_16_TQ_TXQ2_FLUSH_PORT9,
    GT_SA_16_TQ_TXQ2_MG_FLUSH,
    GT_SA_16_TQ_ONE_ECC_ERROR,
    GT_SA_16_TQ_TWO_ECC_ERROR,
    GT_SA_16_TQ_RES398,
    GT_SA_16_TQ_MG_READ_ERR,
    GT_SA_16_TQ_SUM1,
    GT_SA_16_TQ_SUM2,
    GT_SA_16_TQ_RES412,
    GT_SA_16_TQ_RES413,
    GT_SA_16_TQ_RES414,
    GT_SA_16_TQ_RES415,
    
    /* Transmit Queue Interrupt Cause 1 Register */
    
    /* Indexes 416 - 447               */
    
    GT_SA_16_TQ1_SUM,
    GT_SA_16_TQ_WATCHDOG_EX_PORT10,
    GT_SA_16_TQ_WATCHDOG_EX_PORT11,
    GT_SA_16_TQ_WATCHDOG_EX_PORT12,
    GT_SA_16_TQ_WATCHDOG_EX_PORT13,
    GT_SA_16_TQ_WATCHDOG_EX_PORT14,
    GT_SA_16_TQ_WATCHDOG_EX_PORT15,
    GT_SA_16_TQ_RES423,
    GT_SA_16_TQ_RES424,
    GT_SA_16_TQ_RES425,
    GT_SA_16_TQ_RES426,
    GT_SA_16_TQ_RES427,
    GT_SA_16_TQ_RES428,
    GT_SA_16_TQ_RES429,
    GT_SA_16_TQ_RES430,
    GT_SA_16_TQ_WATCHDOG_EX_CPU,
    GT_SA_16_TQ_TXQ2_FLUSH_PORT10,
    GT_SA_16_TQ_TXQ2_FLUSH_PORT11,
    GT_SA_16_TQ_TXQ2_FLUSH_PORT12,
    GT_SA_16_TQ_TXQ2_FLUSH_PORT13,
    GT_SA_16_TQ_TXQ2_FLUSH_PORT14,
    GT_SA_16_TQ_TXQ2_FLUSH_PORT15,
    GT_SA_16_TQ_RES438,
    GT_SA_16_TQ_RES439,
    GT_SA_16_TQ_RES440,
    GT_SA_16_TQ_RES441,
    GT_SA_16_TQ_RES442,
    GT_SA_16_TQ_RES443,
    GT_SA_16_TQ_RES444,
    GT_SA_16_TQ_RES445,
    GT_SA_16_TQ_RES446,
    GT_SA_16_TQ_RES447,

    /* Transmit Queue Interrupt Cause 2 Register */
    /* Indexes 448 - 479               */

    GT_SA_16_TQ2_SUM,
    GT_SA_16_TQ_HOL_REACHED_PORT0,
    GT_SA_16_TQ_HOL_REACHED_PORT1,
    GT_SA_16_TQ_HOL_REACHED_PORT2,
    GT_SA_16_TQ_HOL_REACHED_PORT3,
    GT_SA_16_TQ_HOL_REACHED_PORT4,
    GT_SA_16_TQ_HOL_REACHED_PORT5,
    GT_SA_16_TQ_HOL_REACHED_PORT6,
    GT_SA_16_TQ_HOL_REACHED_PORT7,
    GT_SA_16_TQ_HOL_REACHED_PORT8,
    GT_SA_16_TQ_HOL_REACHED_PORT9,
    GT_SA_16_TQ_HOL_REACHED_PORT10,
    GT_SA_16_TQ_HOL_REACHED_PORT11,
    GT_SA_16_TQ_HOL_REACHED_PORT12,
    GT_SA_16_TQ_HOL_REACHED_PORT13,
    GT_SA_16_TQ_HOL_REACHED_PORT14,
    GT_SA_16_TQ_HOL_REACHED_PORT15,
    GT_SA_16_TQ_RES465,
    GT_SA_16_TQ_RES466,
    GT_SA_16_TQ_RES467,
    GT_SA_16_TQ_RES468,
    GT_SA_16_TQ_RES469,
    GT_SA_16_TQ_RES470,
    GT_SA_16_TQ_RES471,
    GT_SA_16_TQ_RES472,
    GT_SA_16_TQ_CPU_HOL_REACHED,
    GT_SA_16_TQ2_RES474,
    GT_SA_16_TQ_TOTAL_DESC_UNDERFLOW,
    GT_SA_16_TQ_TOTAL_DESC_OVERFLOW,
    GT_SA_16_TQ_SNIFF_DESC_DROP,
    GT_SA_16_TQ2_RES478,
    GT_SA_16_TQ2_RES479,

    
    /* Ethernet Bridge Interrupt Cause Register */
    /* Indexes 480 - 511               */
    
    GT_SA_16_EB_SUM,
    GT_SA_16_EB_UPDATE_FIFO_FULL,
    GT_SA_16_EB_MG_ADDR_OUT_OF_RANGE,
    GT_SA_16_EB_VLAN_SECURITY_BREECH,
    GT_SA_16_EB_NA_NOT_LEARNED_SECURITY_BREECH,
    GT_SA_16_EB_SA_MSG_DISCARDED,
    GT_SA_16_EB_QA_MSG_DISCARDED,
    GT_SA_16_EB_RES487,
    GT_SA_16_EB_RES488,
    GT_SA_16_EB_RES489,
    GT_SA_16_EB_RES490,
    GT_SA_16_EB_RES491,
    GT_SA_16_EB_RES492,
    GT_SA_16_EB_RES493,
    GT_SA_16_EB_SA_DROP_SECURITY_BREECH,
    GT_SA_16_EB_DA_DROP_SECURITY_BREECH,
    GT_SA_16_EB_DA_SA_DROP_SECURITY_BREECH,
    GT_SA_16_EB_NA_ON_LOCKED_DROP_SECURITY_BREECH,
    GT_SA_16_EB_MAC_RANGE_DROP_SECURITY_BREECH,
    GT_SA_16_EB_INVALID_SA_DROP_SECURITY_BREECH,
    GT_SA_16_EB_VLAN_NOT_VALID_DROP_SECURITY_BREECH,
    GT_SA_16_EB_VLAN_NOT_MEMBER_DROP_DROP_SECURITY_BREECH,
    GT_SA_16_EB_VLAN_RANGE_DROP_SECURITY_BREECH,
    GT_SA_16_EB_RES503,
    GT_SA_16_EB_RES504,
    GT_SA_16_EB_RES505,
    GT_SA_16_EB_RES506,
    GT_SA_16_EB_RES507,
    GT_SA_16_EB_RES508,
    GT_SA_16_EB_RES509,
    GT_SA_16_EB_RES510,
    GT_SA_16_EB_RES511,

    /* MAC Table Interrupt Cause Register */
    /* Indexes 512 - 543               */

    GT_SA_16_MAC_SUM,
    GT_SA_16_MAC_NUM_OF_HOP_EXP,
    GT_SA_16_MAC_NA_LEARNED,
    GT_SA_16_MAC_NA_NOT_LEARNED,
    GT_SA_16_MAC_AGE_VIA_TRIGGER_ENDED,
    GT_SA_16_MAC_RES517,
    GT_SA_16_MAC_MG_ADDR_OUT_OF_RANGE,
    GT_SA_16_MAC_RES519,
    GT_SA_16_MAC_RES520,
    GT_SA_16_MAC_UPDATE_FROM_CPU_DONE,
    GT_SA_16_MAC_MESSAGE_TO_CPU_READY,
    GT_SA_16_MAC_RES523,
    GT_SA_16_MAC_NA_SELF_LEARNED,
    GT_SA_16_MAC_NA_FROM_CPU_LEARNED,
    GT_SA_16_MAC_NA_FROM_CPU_DROPPED,
    GT_SA_16_MAC_AGED_OUT,
    GT_SA_16_MAC_FIFO_2_CPU_EXCEEDED,
    GT_SA_16_MAC_RES529,
    GT_SA_16_MAC_RES530,
    GT_SA_16_MAC_RES531,
    GT_SA_16_MAC_RES532,
    GT_SA_16_MAC_RES533,
    GT_SA_16_MAC_RES534,
    GT_SA_16_MAC_RES535,
    GT_SA_16_MAC_RES536,
    GT_SA_16_MAC_RES537,
    GT_SA_16_MAC_RES538,
    GT_SA_16_MAC_RES539,
    GT_SA_16_MAC_1ECC_ERRORS_EVEN,
    GT_SA_16_MAC_1ECC_ERRORS_ODD,
    GT_SA_16_MAC_2ECC_ERRORS_EVEN,
    GT_SA_16_MAC_2ECC_ERRORS_ODD,
    /* FAKE - NIC */
    GT_SA_16_AUQ_PENDING,
    GT_SA_16_RX_BUFFER_QUEUE0,
    GT_SA_16_RX_BUFFER_QUEUE1,
    GT_SA_16_RX_BUFFER_QUEUE2,
    GT_SA_16_RX_BUFFER_QUEUE3,
    GT_SA_16_RX_BUFFER_QUEUE4,
    GT_SA_16_RX_BUFFER_QUEUE5,
    GT_SA_16_RX_BUFFER_QUEUE6,
    GT_SA_16_RX_BUFFER_QUEUE7,
    GT_SA_16_TX_END,
    GT_SA_16_LAST_INT         /* should be always last in enum */
}GT_SALSA_16_INT_CAUSE;

/*
 * Typedef: enum GT_SALSA_12_INT_TYPE
 *
 * Description: All interrupt cause indexes, to be used for interrupts handling,
 *              and parameters change.
 *
 * NOTE : If needed, new interrupt bits can replace the XXX_RES_i bits, in case
 *        that these bits fall into the same cause registers.
 *
 * Comment:
 *      Please see the description of each of the following interrupt event
 *      cause registers in the packet processor datasheet.
 */
/* GOP<n> Interrupt Cause Register0 (0<=n<4) (Continued)
Offset: GOP0: 0x04004000, GOP1: 0x04804000, GOP2: 0x05004000, GOP3: 0x05804000*/
typedef enum
{
    /* Global Interrupt Cause Register */
    /* Summary and PCI-LIKE interrupts */
    /* Indexes 0 - 31               */
    GT_SA_12_SUM_GLOBAL = 0,
    GT_SA_12_SUM_MISC_SUM,
    GT_SA_12_SUM_RES2,
    GT_SA_12_SUM_TXQ,
    GT_SA_12_SUM_L2,
    GT_SA_12_SUM_BM,
    GT_SA_12_SUM_MT,
    GT_SA_12_SUM_GOP0_SUM0,
    GT_SA_12_SUM_GOP0_SUM1,
    GT_SA_12_SUM_GOP1_SUM0,
    GT_SA_12_SUM_GOP1_SUM1,
    GT_SA_12_SUM_GOP2_SUM0,
    GT_SA_12_SUM_GOP2_SUM1,
    GT_SA_12_SUM_GOP3_SUM0,
    GT_SA_12_SUM_GOP3_SUM1,
    GT_SA_12_SUM_GPP,
    GT_SA_12_SUM_RES16,
    GT_SA_12_SUM_RES17,
    GT_SA_12_SUM_RES18,
    GT_SA_12_SUM_RES19,
    GT_SA_12_SUM_RES20,
    GT_SA_12_SUM_RES21,
    GT_SA_12_SUM_RES22,
    GT_SA_12_SUM_RES23,
    GT_SA_12_SUM_RES24,
    GT_SA_12_SUM_RES25,
    GT_SA_12_SUM_RES26,
    GT_SA_12_SUM_RES27,
    GT_SA_12_SUM_RES28,
    GT_SA_12_SUM_RES29,
    GT_SA_12_SUM_RES30,
    GT_SA_12_SUM_RES31,

    /* Miscellaneous Interrupt Cause Register */
    /* Indexes 32 - 63               */
    GT_SA_12_MISC_SUM,
    GT_SA_12_MISC_TWSI_TIME_OUT,
    GT_SA_12_MISC_TWSI_STATUS,
    GT_SA_12_MISC_ILLIGAL_ADDR,
    GT_SA_12_MISC_CPU_POORT_RX_OVERRAN,
    GT_SA_12_MISC_CPU_POORT_TX_OVERRAN,
    GT_SA_12_MISC_CPU_TX_CRC,
    GT_SA_12_MISC_RES39,
    GT_SA_12_MISC_RES40,
    GT_SA_12_MISC_RES41,
    GT_SA_12_MISC_RES42,
    GT_SA_12_MISC_RES43,
    GT_SA_12_MISC_RES44,
    GT_SA_12_MISC_RES45,
    GT_SA_12_MISC_RES46,
    GT_SA_12_MISC_RES47,
    GT_SA_12_MISC_RES48,
    GT_SA_12_MISC_RES49,
    GT_SA_12_MISC_RES50,
    GT_SA_12_MISC_RES51,
    GT_SA_12_MISC_RES52,
    GT_SA_12_MISC_RES53,
    GT_SA_12_MISC_RES54,
    GT_SA_12_MISC_RES55,
    GT_SA_12_MISC_RES56,
    GT_SA_12_MISC_RES57,
    GT_SA_12_MISC_RES58,
    GT_SA_12_MISC_RES59,
    GT_SA_12_MISC_RES60,
    GT_SA_12_MISC_RES61,
    GT_SA_12_MISC_RES62,
    GT_SA_12_MISC_RES63,

    /* GPP Interrupt Cause Register */
    /* Indexes 64 - 95               */
    GT_SA_12_GPP_SUM,
    GT_SA_12_GPP1,
    GT_SA_12_GPP2,
    GT_SA_12_GPP3,
    GT_SA_12_GPP4,
    GT_SA_12_GPP5,
    GT_SA_12_GPP6,
    GT_SA_12_GPP7,
    GT_SA_12_GPP8,
    GT_SA_12_GPP_RES73,
    GT_SA_12_GPP_RES74,
    GT_SA_12_GPP_RES75,
    GT_SA_12_GPP_RES76,
    GT_SA_12_GPP_RES77,
    GT_SA_12_GPP_RES78,
    GT_SA_12_GPP_RES79,
    GT_SA_12_GPP_RES80,
    GT_SA_12_GPP_RES81,
    GT_SA_12_GPP_RES82,
    GT_SA_12_GPP_RES83,
    GT_SA_12_GPP_RES84,
    GT_SA_12_GPP_RES85,
    GT_SA_12_GPP_RES86,
    GT_SA_12_GPP_RES87,
    GT_SA_12_GPP_RES88,
    GT_SA_12_GPP_RES89,
    GT_SA_12_GPP_RES90,
    GT_SA_12_GPP_RES91,
    GT_SA_12_GPP_RES92,
    GT_SA_12_GPP_RES93,
    GT_SA_12_GPP_RES94,
    GT_SA_12_GPP_RES95,
    /* Buffer Management Interrupt Cause Register */
    /* Indexes 96 - 127               */
    
    GT_SA_12_BM_SUM,
    GT_SA_12_BM_EMPTY_CLEAR,
    GT_SA_12_BM_EMPTY_INC,
    GT_SA_12_BM_AGED_PACKET,
    GT_SA_12_BM_MAX_BUFF_REACHED,
    GT_SA_12_BM_PORT_RX_BUFFERS_CNT_UNDERRUN,
    GT_SA_12_BM_PORT_RX_BUFFERS_CNT_OVERRUN,
    GT_SA_12_BM_INVALID_ADDRESS,
    GT_SA_12_BM_WRONG_SRC_PORT,
    GT_SA_12_BM_MC_INC_OVERFLOW,
    GT_SA_12_BM_TRIGGERED_AGING_FINISHED,
    GT_SA_12_BM_FLL_PARITY,
    GT_SA_12_BM_CTRL0_PARITY,
    GT_SA_12_BM_CTRL1_PARITY,
    GT_SA_12_BM_RES110,
    GT_SA_12_BM_RES111,
    GT_SA_12_BM_RES112,
    GT_SA_12_BM_RES113,
    GT_SA_12_BM_RES114,
    GT_SA_12_BM_RES115,
    GT_SA_12_BM_RES116,
    GT_SA_12_BM_RES117,
    GT_SA_12_BM_RES118,
    GT_SA_12_BM_RES119,
    GT_SA_12_BM_RES120,
    GT_SA_12_BM_RES121,
    GT_SA_12_BM_RES122,
    GT_SA_12_BM_RES123,
    GT_SA_12_BM_RES124,
    GT_SA_12_BM_RES125,
    GT_SA_12_BM_RES126,
    GT_SA_12_BM_RES127,
    
    /* GOP<n> Interrupt Cause Register0 (0<=n<4) */
    
    /* GOP<0> Interrupt Cause Register0 */
    
    /* Indexes 128 - 159               */
    GT_SA_12_GOP0_R0_SUM,
    GT_SA_12_GOP_LINK_STATUS_CHANGED_PORT0,
    GT_SA_12_GOP_LINK_STATUS_CHANGED_PORT1,
    GT_SA_12_GOP_LINK_STATUS_CHANGED_PORT2,
    GT_SA_12_GOP_LINK_STATUS_CHANGED_PORT3,
    GT_SA_12_GOP_LINK_STATUS_CHANGED_PORT4,
    GT_SA_12_GOP_LINK_STATUS_CHANGED_PORT5,
    GT_SA_12_GOP_AN_COMPLETED_ON_PORT0,
    GT_SA_12_GOP_AN_COMPLETED_ON_PORT1,
    GT_SA_12_GOP_AN_COMPLETED_ON_PORT2,
    GT_SA_12_GOP_AN_COMPLETED_ON_PORT3,
    GT_SA_12_GOP_AN_COMPLETED_ON_PORT4,
    GT_SA_12_GOP_AN_COMPLETED_ON_PORT5,
    GT_SA_12_GOP_RX_FIFO_OVERRUN_PORT0,
    GT_SA_12_GOP_RX_FIFO_OVERRUN_PORT1,
    GT_SA_12_GOP_RX_FIFO_OVERRUN_PORT2,
    GT_SA_12_GOP_RX_FIFO_OVERRUN_PORT3,
    GT_SA_12_GOP_RX_FIFO_OVERRUN_PORT4,
    GT_SA_12_GOP_RX_FIFO_OVERRUN_PORT5,
    GT_SA_12_GOP_TX_FIFO_UNDERRUN_PORT0,
    GT_SA_12_GOP_TX_FIFO_UNDERRUN_PORT1,
    GT_SA_12_GOP_TX_FIFO_UNDERRUN_PORT2,
    GT_SA_12_GOP_TX_FIFO_UNDERRUN_PORT3,
    GT_SA_12_GOP_TX_FIFO_UNDERRUN_PORT4,
    GT_SA_12_GOP_TX_FIFO_UNDERRUN_PORT5,
    GT_SA_12_GOP0_ADDRESS_OUT_OF_RANGE,
    GT_SA_12_GOP0_COUNT_EXPIRED,
    GT_SA_12_GOP0_COUNT_COPY_DONE,
    GT_SA_12_GOP_RES156,
    GT_SA_12_GOP_RES157,
    GT_SA_12_GOP_RES158,
    GT_SA_12_GOP_RES159,
    
    /* GOP<1> Interrupt Cause Register0 */
    
    /* Indexes 160 - 191               */
    GT_SA_12_GOP1_R0_SUM,
    GT_SA_12_GOP_LINK_STATUS_CHANGED_PORT6,
    GT_SA_12_GOP_LINK_STATUS_CHANGED_PORT7,
    GT_SA_12_GOP_LINK_STATUS_CHANGED_PORT8,
    GT_SA_12_GOP_LINK_STATUS_CHANGED_PORT9,
    GT_SA_12_GOP_LINK_STATUS_CHANGED_PORT10,
    GT_SA_12_GOP_LINK_STATUS_CHANGED_PORT11,
    GT_SA_12_GOP_AN_COMPLETED_ON_PORT6,
    GT_SA_12_GOP_AN_COMPLETED_ON_PORT7,
    GT_SA_12_GOP_AN_COMPLETED_ON_PORT8,
    GT_SA_12_GOP_AN_COMPLETED_ON_PORT9,
    GT_SA_12_GOP_AN_COMPLETED_ON_PORT10,
    GT_SA_12_GOP_AN_COMPLETED_ON_PORT11,
    GT_SA_12_GOP_RX_FIFO_OVERRUN_PORT6,
    GT_SA_12_GOP_RX_FIFO_OVERRUN_PORT7,
    GT_SA_12_GOP_RX_FIFO_OVERRUN_PORT8,
    GT_SA_12_GOP_RX_FIFO_OVERRUN_PORT9,
    GT_SA_12_GOP_RX_FIFO_OVERRUN_PORT10,
    GT_SA_12_GOP_RX_FIFO_OVERRUN_PORT11,
    GT_SA_12_GOP_TX_FIFO_UNDERRUN_PORT6,
    GT_SA_12_GOP_TX_FIFO_UNDERRUN_PORT7,
    GT_SA_12_GOP_TX_FIFO_UNDERRUN_PORT8,
    GT_SA_12_GOP_TX_FIFO_UNDERRUN_PORT9,
    GT_SA_12_GOP_TX_FIFO_UNDERRUN_PORT10,
    GT_SA_12_GOP_TX_FIFO_UNDERRUN_PORT11,
    GT_SA_12_GOP1_ADDRESS_OUT_OF_RANGE,
    GT_SA_12_GOP1_COUNT_EXPIRED,
    GT_SA_12_GOP1_COUNT_COPY_DONE,
    GT_SA_12_GOP_RES188,
    GT_SA_12_GOP_RES189,
    GT_SA_12_GOP_RES190,
    GT_SA_12_GOP_RES191,
    
    /* GOP<2> Interrupt Cause Register0 */
    
    /* Indexes 192 - 223               */
    GT_SA_12_GOP2_R0_SUM,
    GT_SA_12_GOP_RES193,
    GT_SA_12_GOP_RES194,
    GT_SA_12_GOP_RES195,
    GT_SA_12_GOP_RES196,
    GT_SA_12_GOP_RES197,
    GT_SA_12_GOP_RES198,
    GT_SA_12_GOP_RES199,
    GT_SA_12_GOP_RES200,
    GT_SA_12_GOP_RES201,
    GT_SA_12_GOP_RES202,
    GT_SA_12_GOP_RES203,
    GT_SA_12_GOP_RES204,
    GT_SA_12_GOP_RES205,
    GT_SA_12_GOP_RES206,
    GT_SA_12_GOP_RES207,
    GT_SA_12_GOP_RES208,
    GT_SA_12_GOP_RES209,
    GT_SA_12_GOP_RES210,
    GT_SA_12_GOP_RES211,
    GT_SA_12_GOP_RES212,
    GT_SA_12_GOP_RES213,
    GT_SA_12_GOP_RES214,
    GT_SA_12_GOP_RES215,
    GT_SA_12_GOP_RES216,
    GT_SA_12_GOP2_ADDRESS_OUT_OF_RANGE,
    GT_SA_12_GOP2_COUNT_EXPIRED,
    GT_SA_12_GOP2_COUNT_COPY_DONE,
    GT_SA_12_GOP_RES220,
    GT_SA_12_GOP_RES221,
    GT_SA_12_GOP_RES222,
    GT_SA_12_GOP_RES223,
    
    /* GOP<3> Interrupt Cause Register0 */
    
    /* Indexes 224 - 255               */
    GT_SA_12_GOP3_R0_SUM,
    GT_SA_12_GOP_RES225,
    GT_SA_12_GOP_RES226,
    GT_SA_12_GOP_RES227,
    GT_SA_12_GOP_RES228,
    GT_SA_12_GOP_RES229,
    GT_SA_12_GOP_RES230,
    GT_SA_12_GOP_RES231,
    GT_SA_12_GOP_RES232,
    GT_SA_12_GOP_RES233,
    GT_SA_12_GOP_RES234,
    GT_SA_12_GOP_RES235,
    GT_SA_12_GOP_RES236,
    GT_SA_12_GOP_RES237,
    GT_SA_12_GOP_RES238,
    GT_SA_12_GOP_RES239,
    GT_SA_12_GOP_RES240,
    GT_SA_12_GOP_RES241,
    GT_SA_12_GOP_RES242,
    GT_SA_12_GOP_RES243,
    GT_SA_12_GOP_RES244,
    GT_SA_12_GOP_RES245,
    GT_SA_12_GOP_RES246,
    GT_SA_12_GOP_RES247,
    GT_SA_12_GOP_RES248,
    GT_SA_12_GOP3_ADDRESS_OUT_OF_RANGE,
    GT_SA_12_GOP3_COUNT_EXPIRED,
    GT_SA_12_GOP3_COUNT_COPY_DONE,
    GT_SA_12_GOP_RES252,
    GT_SA_12_GOP_RES253,
    GT_SA_12_GOP_RES254,
    GT_SA_12_GOP_RES255,
    
    
    /* GOP<n> Interrupt Cause Register1 (0<=n<4) */
    
    /* GOP<0> Interrupt Cause Register1 */
    /* Indexes 256 - 287               */
    
    GT_SA_12_GOP0_R1_SUM,
    GT_SA_12_GOP_SYNC_STATUS_CHANGED_ON_PORT0,
    GT_SA_12_GOP_SYNC_STATUS_CHANGED_ON_PORT1,
    GT_SA_12_GOP_SYNC_STATUS_CHANGED_ON_PORT2,
    GT_SA_12_GOP_SYNC_STATUS_CHANGED_ON_PORT3,
    GT_SA_12_GOP_SYNC_STATUS_CHANGED_ON_PORT4,
    GT_SA_12_GOP_SYNC_STATUS_CHANGED_ON_PORT5,
    GT_SA_12_GOP_PRBS_ERROR_ON_PORT0,
    GT_SA_12_GOP_PRBS_ERROR_ON_PORT1,
    GT_SA_12_GOP_PRBS_ERROR_ON_PORT2,
    GT_SA_12_GOP_PRBS_ERROR_ON_PORT3,
    GT_SA_12_GOP_PRBS_ERROR_ON_PORT4,
    GT_SA_12_GOP_PRBS_ERROR_ON_PORT5,
    GT_SA_12_GOP_TX_CRC_ERROR_ON_PORT0,
    GT_SA_12_GOP_TX_CRC_ERROR_ON_PORT1,
    GT_SA_12_GOP_TX_CRC_ERROR_ON_PORT2,
    GT_SA_12_GOP_TX_CRC_ERROR_ON_PORT3,
    GT_SA_12_GOP_TX_CRC_ERROR_ON_PORT4,
    GT_SA_12_GOP_TX_CRC_ERROR_ON_PORT5,
    GT_SA_12_GOP_RES275,
    GT_SA_12_GOP_RES276,
    GT_SA_12_GOP_RES277,
    GT_SA_12_GOP_RES278,
    GT_SA_12_GOP_RES279,
    GT_SA_12_GOP_RES280,
    GT_SA_12_GOP_RES281,
    GT_SA_12_GOP_RES282,
    GT_SA_12_GOP_RES283,
    GT_SA_12_GOP_RES284,
    GT_SA_12_GOP_RES285,
    GT_SA_12_GOP_RES286,
    GT_SA_12_GOP_RES287,
    
    /* GOP<1> Interrupt Cause Register1 */
    /* Indexes 288 - 319               */
    
    GT_SA_12_GOP1_R1_SUM,
    GT_SA_12_GOP_SYNC_STATUS_CHANGED_ON_PORT6,
    GT_SA_12_GOP_SYNC_STATUS_CHANGED_ON_PORT7,
    GT_SA_12_GOP_SYNC_STATUS_CHANGED_ON_PORT8,
    GT_SA_12_GOP_SYNC_STATUS_CHANGED_ON_PORT9,
    GT_SA_12_GOP_SYNC_STATUS_CHANGED_ON_PORT10,
    GT_SA_12_GOP_SYNC_STATUS_CHANGED_ON_PORT11,
    GT_SA_12_GOP_PRBS_ERROR_ON_PORT6,
    GT_SA_12_GOP_PRBS_ERROR_ON_PORT7,
    GT_SA_12_GOP_PRBS_ERROR_ON_PORT8,
    GT_SA_12_GOP_PRBS_ERROR_ON_PORT9,
    GT_SA_12_GOP_PRBS_ERROR_ON_PORT10,
    GT_SA_12_GOP_PRBS_ERROR_ON_PORT11,
    GT_SA_12_GOP_TX_CRC_ERROR_ON_PORT6,
    GT_SA_12_GOP_TX_CRC_ERROR_ON_PORT7,
    GT_SA_12_GOP_TX_CRC_ERROR_ON_PORT8,
    GT_SA_12_GOP_TX_CRC_ERROR_ON_PORT9,
    GT_SA_12_GOP_TX_CRC_ERROR_ON_PORT10,
    GT_SA_12_GOP_TX_CRC_ERROR_ON_PORT11,
    GT_SA_12_GOP_RES307,
    GT_SA_12_GOP_RES308,
    GT_SA_12_GOP_RES309,
    GT_SA_12_GOP_RES310,
    GT_SA_12_GOP_RES311,
    GT_SA_12_GOP_RES312,
    GT_SA_12_GOP_RES313,
    GT_SA_12_GOP_RES314,
    GT_SA_12_GOP_RES315,
    GT_SA_12_GOP_RES316,
    GT_SA_12_GOP_RES317,
    GT_SA_12_GOP_RES318,
    GT_SA_12_GOP_RES319,
    
    /* GOP<2> Interrupt Cause Register1 */
    /* Indexes 320 - 351               */
    
    GT_SA_12_GOP2_R1_SUM,
    GT_SA_12_GOP_RES321,
    GT_SA_12_GOP_RES322,
    GT_SA_12_GOP_RES323,
    GT_SA_12_GOP_RES324,
    GT_SA_12_GOP_RES325,
    GT_SA_12_GOP_RES326,
    GT_SA_12_GOP_RES327,
    GT_SA_12_GOP_RES328,
    GT_SA_12_GOP_RES329,
    GT_SA_12_GOP_RES330,
    GT_SA_12_GOP_RES331,
    GT_SA_12_GOP_RES332,
    GT_SA_12_GOP_RES333,
    GT_SA_12_GOP_RES334, 
    GT_SA_12_GOP_RES335,
    GT_SA_12_GOP_RES336,
    GT_SA_12_GOP_RES337,
    GT_SA_12_GOP_RES338,
    GT_SA_12_GOP_RES339,
    GT_SA_12_GOP_RES340,
    GT_SA_12_GOP_RES341,
    GT_SA_12_GOP_RES342,
    GT_SA_12_GOP_RES343,
    GT_SA_12_GOP_RES344,
    GT_SA_12_GOP_RES345,
    GT_SA_12_GOP_RES346,
    GT_SA_12_GOP_RES347,
    GT_SA_12_GOP_RES348,
    GT_SA_12_GOP_RES349,
    GT_SA_12_GOP_RES350,
    GT_SA_12_GOP_RES351,
    
    /* GOP<3> Interrupt Cause Register1 */
    /* Indexes 352 - 383               */
    
    GT_SA_12_GOP3_R1_SUM,
    GT_SA_12_GOP_RES353,
    GT_SA_12_GOP_RES354,
    GT_SA_12_GOP_RES355,
    GT_SA_12_GOP_RES356,
    GT_SA_12_GOP_RES357,
    GT_SA_12_GOP_RES358,
    GT_SA_12_GOP_RES359,
    GT_SA_12_GOP_RES360,
    GT_SA_12_GOP_RES361,
    GT_SA_12_GOP_RES362,
    GT_SA_12_GOP_RES363,
    GT_SA_12_GOP_RES364,
    GT_SA_12_GOP_RES365,
    GT_SA_12_GOP_RES366,
    GT_SA_12_GOP_RES367,
    GT_SA_12_GOP_RES368,
    GT_SA_12_GOP_RES369,
    GT_SA_12_GOP_RES370,
    GT_SA_12_GOP_RES371,
    GT_SA_12_GOP_RES372,
    GT_SA_12_GOP_RES373,
    GT_SA_12_GOP_RES374,
    GT_SA_12_GOP_RES375,
    GT_SA_12_GOP_RES376,
    GT_SA_12_GOP_RES377,
    GT_SA_12_GOP_RES378,
    GT_SA_12_GOP_RES379,
    GT_SA_12_GOP_RES380,
    GT_SA_12_GOP_RES381,
    GT_SA_12_GOP_RES382,
    GT_SA_12_GOP_RES383,
    
    /* Transmit Queue Interrupt Cause Register */
    
    /* Indexes 384 - 415               */
    
    GT_SA_12_TQ_SUM,
    GT_SA_12_TQ_WATCHDOG_EX_PORT0,
    GT_SA_12_TQ_WATCHDOG_EX_PORT1,
    GT_SA_12_TQ_WATCHDOG_EX_PORT2,
    GT_SA_12_TQ_WATCHDOG_EX_PORT3,
    GT_SA_12_TQ_WATCHDOG_EX_PORT4,
    GT_SA_12_TQ_WATCHDOG_EX_PORT5,
    GT_SA_12_TQ_WATCHDOG_EX_PORT6,
    GT_SA_12_TQ_WATCHDOG_EX_PORT7,
    GT_SA_12_TQ_WATCHDOG_EX_PORT8,
    GT_SA_12_TQ_WATCHDOG_EX_PORT9,
    GT_SA_12_TQ_TXQ2_FLUSH_PORT0,
    GT_SA_12_TQ_TXQ2_FLUSH_PORT1,
    GT_SA_12_TQ_TXQ2_FLUSH_PORT2,
    GT_SA_12_TQ_TXQ2_FLUSH_PORT3,
    GT_SA_12_TQ_TXQ2_FLUSH_PORT4,
    GT_SA_12_TQ_TXQ2_FLUSH_PORT5,
    GT_SA_12_TQ_TXQ2_FLUSH_PORT6,
    GT_SA_12_TQ_TXQ2_FLUSH_PORT7,
    GT_SA_12_TQ_TXQ2_FLUSH_PORT8,
    GT_SA_12_TQ_TXQ2_FLUSH_PORT9,
    GT_SA_12_TQ_TXQ2_MG_FLUSH,
    GT_SA_12_TQ_ONE_ECC_ERROR,
    GT_SA_12_TQ_TWO_ECC_ERROR,
    GT_SA_12_TQ_RES398,
    GT_SA_12_TQ_MG_READ_ERR,
    GT_SA_12_TQ_SUM1,
    GT_SA_12_TQ_SUM2,
    GT_SA_12_TQ_RES412,
    GT_SA_12_TQ_RES413,
    GT_SA_12_TQ_RES414,
    GT_SA_12_TQ_RES415,
    
    /* Transmit Queue Interrupt Cause 1 Register */
    
    /* Indexes 416 - 447               */
    
    GT_SA_12_TQ1_SUM,
    GT_SA_12_TQ_WATCHDOG_EX_PORT10,
    GT_SA_12_TQ_WATCHDOG_EX_PORT11,
    GT_SA_12_TQ_RES419,
    GT_SA_12_TQ_RES420,
    GT_SA_12_TQ_RES421,
    GT_SA_12_TQ_RES422,
    GT_SA_12_TQ_RES423,
    GT_SA_12_TQ_RES424,
    GT_SA_12_TQ_RES425,
    GT_SA_12_TQ_RES426,
    GT_SA_12_TQ_RES427,
    GT_SA_12_TQ_RES428,
    GT_SA_12_TQ_RES429,
    GT_SA_12_TQ_RES430,
    GT_SA_12_TQ_WATCHDOG_EX_CPU,
    GT_SA_12_TQ_TXQ2_FLUSH_PORT10,
    GT_SA_12_TQ_TXQ2_FLUSH_PORT11,
    GT_SA_12_TQ_RES434,
    GT_SA_12_TQ_RES435,
    GT_SA_12_TQ_RES436,
    GT_SA_12_TQ_RES437,
    GT_SA_12_TQ_RES438,
    GT_SA_12_TQ_RES439,
    GT_SA_12_TQ_RES440,
    GT_SA_12_TQ_RES441,
    GT_SA_12_TQ_RES442,
    GT_SA_12_TQ_RES443,
    GT_SA_12_TQ_RES444,
    GT_SA_12_TQ_RES445,
    GT_SA_12_TQ_RES446,
    GT_SA_12_TQ_RES447,

    /* Transmit Queue Interrupt Cause 2 Register */
    /* Indexes 448 - 479               */

    GT_SA_12_TQ2_SUM,
    GT_SA_12_TQ_HOL_REACHED_PORT0,
    GT_SA_12_TQ_HOL_REACHED_PORT1,
    GT_SA_12_TQ_HOL_REACHED_PORT2,
    GT_SA_12_TQ_HOL_REACHED_PORT3,
    GT_SA_12_TQ_HOL_REACHED_PORT4,
    GT_SA_12_TQ_HOL_REACHED_PORT5,
    GT_SA_12_TQ_HOL_REACHED_PORT6,
    GT_SA_12_TQ_HOL_REACHED_PORT7,
    GT_SA_12_TQ_HOL_REACHED_PORT8,
    GT_SA_12_TQ_HOL_REACHED_PORT9,
    GT_SA_12_TQ_HOL_REACHED_PORT10,
    GT_SA_12_TQ_HOL_REACHED_PORT11,
    GT_SA_12_TQ_RES461,
    GT_SA_12_TQ_RES462,
    GT_SA_12_TQ_RES463,
    GT_SA_12_TQ_RES464,
    GT_SA_12_TQ_RES465,
    GT_SA_12_TQ_RES466,
    GT_SA_12_TQ_RES467,
    GT_SA_12_TQ_RES468,
    GT_SA_12_TQ_RES469,
    GT_SA_12_TQ_RES470,
    GT_SA_12_TQ_RES471,
    GT_SA_12_TQ_RES472,
    GT_SA_12_TQ_CPU_HOL_REACHED,
    GT_SA_12_TQ2_RES474,
    GT_SA_12_TQ_TOTAL_DESC_UNDERFLOW,
    GT_SA_12_TQ_TOTAL_DESC_OVERFLOW,
    GT_SA_12_TQ_SNIFF_DESC_DROP,
    GT_SA_12_TQ2_RES478,
    GT_SA_12_TQ2_RES479,

    
    /* Ethernet Bridge Interrupt Cause Register */
    /* Indexes 480 - 511               */
    
    GT_SA_12_EB_SUM,
    GT_SA_12_EB_UPDATE_FIFO_FULL,
    GT_SA_12_EB_MG_ADDR_OUT_OF_RANGE,
    GT_SA_12_EB_VLAN_SECURITY_BREECH,
    GT_SA_12_EB_NA_NOT_LEARNED_SECURITY_BREECH,
    GT_SA_12_EB_SA_MSG_DISCARDED,
    GT_SA_12_EB_QA_MSG_DISCARDED,
    GT_SA_12_EB_RES487,
    GT_SA_12_EB_RES488,
    GT_SA_12_EB_RES489,
    GT_SA_12_EB_RES490,
    GT_SA_12_EB_RES491,
    GT_SA_12_EB_RES492,
    GT_SA_12_EB_RES493,
    GT_SA_12_EB_SA_DROP_SECURITY_BREECH,
    GT_SA_12_EB_DA_DROP_SECURITY_BREECH,
    GT_SA_12_EB_DA_SA_DROP_SECURITY_BREECH,
    GT_SA_12_EB_NA_ON_LOCKED_DROP_SECURITY_BREECH,
    GT_SA_12_EB_MAC_RANGE_DROP_SECURITY_BREECH,
    GT_SA_12_EB_INVALID_SA_DROP_SECURITY_BREECH,
    GT_SA_12_EB_VLAN_NOT_VALID_DROP_SECURITY_BREECH,
    GT_SA_12_EB_VLAN_NOT_MEMBER_DROP_DROP_SECURITY_BREECH,
    GT_SA_12_EB_VLAN_RANGE_DROP_SECURITY_BREECH,
    GT_SA_12_EB_RES503,
    GT_SA_12_EB_RES504,
    GT_SA_12_EB_RES505,
    GT_SA_12_EB_RES506,
    GT_SA_12_EB_RES507,
    GT_SA_12_EB_RES508,
    GT_SA_12_EB_RES509,
    GT_SA_12_EB_RES510,
    GT_SA_12_EB_RES511,

    /* MAC Table Interrupt Cause Register */
    /* Indexes 512 - 543               */

    GT_SA_12_MAC_SUM,
    GT_SA_12_MAC_NUM_OF_HOP_EXP,
    GT_SA_12_MAC_NA_LEARNED,
    GT_SA_12_MAC_NA_NOT_LEARNED,
    GT_SA_12_MAC_AGE_VIA_TRIGGER_ENDED,
    GT_SA_12_MAC_RES517,
    GT_SA_12_MAC_MG_ADDR_OUT_OF_RANGE,
    GT_SA_12_MAC_RES519,
    GT_SA_12_MAC_RES520,
    GT_SA_12_MAC_UPDATE_FROM_CPU_DONE,
    GT_SA_12_MAC_MESSAGE_TO_CPU_READY,
    GT_SA_12_MAC_RES523,
    GT_SA_12_MAC_NA_SELF_LEARNED,
    GT_SA_12_MAC_NA_FROM_CPU_LEARNED,
    GT_SA_12_MAC_NA_FROM_CPU_DROPPED,
    GT_SA_12_MAC_AGED_OUT,
    GT_SA_12_MAC_FIFO_2_CPU_EXCEEDED,
    GT_SA_12_MAC_RES529,
    GT_SA_12_MAC_RES530,
    GT_SA_12_MAC_RES531,
    GT_SA_12_MAC_RES532,
    GT_SA_12_MAC_RES533,
    GT_SA_12_MAC_RES534,
    GT_SA_12_MAC_RES535,
    GT_SA_12_MAC_RES536,
    GT_SA_12_MAC_RES537,
    GT_SA_12_MAC_RES538,
    GT_SA_12_MAC_RES539,
    GT_SA_12_MAC_1ECC_ERRORS_EVEN,
    GT_SA_12_MAC_1ECC_ERRORS_ODD,
    GT_SA_12_MAC_2ECC_ERRORS_EVEN,
    GT_SA_12_MAC_2ECC_ERRORS_ODD,
    /* FAKE - NIC */
    GT_SA_12_AUQ_PENDING,
    GT_SA_12_RX_BUFFER_QUEUE0,
    GT_SA_12_RX_BUFFER_QUEUE1,
    GT_SA_12_RX_BUFFER_QUEUE2,
    GT_SA_12_RX_BUFFER_QUEUE3,
    GT_SA_12_RX_BUFFER_QUEUE4,
    GT_SA_12_RX_BUFFER_QUEUE5,
    GT_SA_12_RX_BUFFER_QUEUE6,
    GT_SA_12_RX_BUFFER_QUEUE7,
    GT_SA_12_TX_END,
    GT_SA_12_LAST_INT         /* should be always last in enum */
}GT_SALSA_12_INT_CAUSE;

/*
 * Typedef: enum GT_TWISTD_XG_INT_CAUSE
 *
 * Description: All interrupt cause indexes, to be used for interrupts
 *              handling, and parameters change.
 *
 * NOTE : If needed, new interrupt bits can replace the XXX_RES_i bits, in case
 *        that these bits fall into the same cause registers.
 *
 * Comment:
 *      Please see the description of each of the following interrupt event
 *      cause registers in the packet processor datasheet.
 */
typedef enum
{
    /* Summary and PCI interrupts   */
    /* Indexes 0 - 31               */
    GT_TD_XG_SUM_RES_0                       = 0,
    GT_TD_XG_MAS_READ_ERR,
    GT_TD_XG_SLV_WRITE_ERR,
    GT_TD_XG_MAS_WRITE_ERR,
    GT_TD_XG_ADDR_ERR,
    GT_TD_XG_MAS_ABORT,
    GT_TD_XG_TARGET_ABORT,
    GT_TD_XG_SLV_RD_ERR,
    GT_TD_XG_RETRY_CNTR,
    GT_TD_XG_SUM_RES_9,
    GT_TD_XG_SUM_RES_10,
    GT_TD_XG_SUM_RES_11,
    GT_TD_XG_SUM_RES_12,
    GT_TD_XG_SUM_RES_13,
    GT_TD_XG_SUM_RES_14,
    GT_TD_XG_SUM_RES_15,
    GT_TD_XG_SUM_RES_16,
    GT_TD_XG_SUM_RES_17,
    GT_TD_XG_SUM_RES_18,
    GT_TD_XG_SUM_RES_19,
    GT_TD_XG_SUM_RES_20,
    GT_TD_XG_SUM_RES_21,
    GT_TD_XG_SUM_RES_22,
    GT_TD_XG_SUM_RES_23,
    GT_TD_XG_SUM_RES_24,
    GT_TD_XG_SUM_RES_25,
    GT_TD_XG_SUM_RES_26,
    GT_TD_XG_SUM_RES_27,
    GT_TD_XG_SUM_RES_28,
    GT_TD_XG_SUM_RES_29,
    GT_TD_XG_SUM_RES_30,
    GT_TD_XG_SUM_RES_31,

    /* Ethernet Bridge interrupts   */
    /* Indexes 32 - 63              */
    GT_TD_XG_ETH_RES_0,
    GT_TD_XG_NA_FIFO_FULL,
    GT_TD_XG_NUM_OF_HOPS_EXP,
    GT_TD_XG_AGE_VIA_TRIG_END,
    GT_TD_XG_NA_LRND,
    GT_TD_XG_NA_NOT_LRND,
    GT_TD_XG_MAC_TBL_READ_ECC_ERR,
    GT_TD_XG_MG_ADDR_OUT_OF_RANGE,
    GT_TD_XG_INGRESS_FILTER_PCKT,
    GT_TD_XG_NA_NOT_LRND_SEC_BREECH,
    GT_TD_XG_ETH_RES_10,
    GT_TD_XG_ETH_RES_11,
    GT_TD_XG_ETH_RES_12,
    GT_TD_XG_ETH_RES_13,
    GT_TD_XG_ETH_RES_14,
    GT_TD_XG_ETH_RES_15,
    GT_TD_XG_ETH_RES_16,
    GT_TD_XG_ETH_RES_17,
    GT_TD_XG_ETH_RES_18,
    GT_TD_XG_ETH_RES_19,
    GT_TD_XG_ETH_RES_20,
    GT_TD_XG_ETH_RES_21,
    GT_TD_XG_ETH_RES_22,
    GT_TD_XG_ETH_RES_23,
    GT_TD_XG_ETH_RES_24,
    GT_TD_XG_ETH_RES_25,
    GT_TD_XG_ETH_RES_26,
    GT_TD_XG_ETH_RES_27,
    GT_TD_XG_ETH_RES_28,
    GT_TD_XG_ETH_RES_29,
    GT_TD_XG_ETH_RES_30,
    GT_TD_XG_ETH_RES_31,


    /* Lx Unit related interrupts           */
    /* Indexes 64 - 95                      */
    GT_TD_XG_LX_RES_0,
    GT_TD_XG_LB_ERR,
    GT_TD_XG_LX_RES_2,
    GT_TD_XG_LX_RES_3,
    GT_TD_XG_LX_RES_4,
    GT_TD_XG_LX_RES_5,
    GT_TD_XG_LX_RES_6,
    GT_TD_XG_LX_RES_7,
    GT_TD_XG_LX_RES_8,
    GT_TD_XG_LX_RES_9,
    GT_TD_XG_CTRL_MEM_2_RF_ERR,
    GT_TD_XG_TCB_CNTR,
    GT_TD_XG_LX_RES_12,
    GT_TD_XG_LX_RES_13,
    GT_TD_XG_LX_RES_14,
    GT_TD_XG_LX_RES_15,
    GT_TD_XG_LX_RES_16,
    GT_TD_XG_LX_RES_17,
    GT_TD_XG_LX_RES_18,
    GT_TD_XG_IPV4_REFRESH_AGE_OVERRUN,
    GT_TD_XG_IPV4_MC_ERR,
    GT_TD_XG_IPV4_LPM_ERR,
    GT_TD_XG_IPV4_ROUTE_ERR,
    GT_TD_XG_IPV4_CNTR,
    GT_TD_XG_TRUNK_ADDR_OUT_OFF_RANGE,
    GT_TD_XG_LX_RES_25,
    GT_TD_XG_LX_RES_26,
    GT_TD_XG_LX_RES_27,
    GT_TD_XG_LX_RES_28,
    GT_TD_XG_LX_RES_29,
    GT_TD_XG_PCE_PAR_ERR,
    GT_TD_XG_L3_L7_ERR_ADDR,


    /* Buffer Management related interrupts */
    /* Indexes 96 - 127                     */
    GT_TD_XG_BM_RES_0,
    GT_TD_XG_PORT0_BUFF_FULL,
    GT_TD_XG_BM_RES_2,
    GT_TD_XG_BM_RES_3,
    GT_TD_XG_BM_RES_4,
    GT_TD_XG_BM_RES_5,
    GT_TD_XG_BM_RES_6,
    GT_TD_XG_BM_RES_7,
    GT_TD_XG_BM_RES_8,
    GT_TD_XG_BM_RES_9,
    GT_TD_XG_BM_RES_10,
    GT_TD_XG_BM_RES_11,
    GT_TD_XG_BM_RES_12,
    GT_TD_XG_BM_RES_13,
    GT_TD_XG_LOCAL_RXBUFF_FULL,
    GT_TD_XG_BM_RES_15,
    GT_TD_XG_BM_RES_16,
    GT_TD_XG_BM_RES_17,
    GT_TD_XG_BM_RES_18,
    GT_TD_XG_BM_RES_19,
    GT_TD_XG_BM_RES_20,
    GT_TD_XG_BM_RES_21,
    GT_TD_XG_BM_ADDR_OUT_OF_RANGE,
    GT_TD_XG_BM_RES_23,
    GT_TD_XG_BM_RES_24,
    GT_TD_XG_RX_MEM_READ_ECC_ERROR,
    GT_TD_XG_BM_RES_26,
    GT_TD_XG_VLT_ECC_ERR,
    GT_TD_XG_BM_RES_28,
    GT_TD_XG_BM_RES_29,
    GT_TD_XG_BM_RES_30,
    GT_TD_XG_BM_RES_31,

    /* MAC 0 related interrupts        */
    /* Indexes 128 - 159                    */
    GT_TD_XG_MAC0_RES_0,
    GT_TD_XG_RX_PCKT_DROP_ON_RX_FIFO_FULL_PORT_0,
    GT_TD_XG_TX_FIFO_UNDRN_PORT_0,
    GT_TD_XG_RX_PCKT_DROP_ON_RX_FIFO_FULL_PORT_5,
    GT_TD_XG_TX_FIFO_UNDRN_PORT_5,
    GT_TD_XG_MAC0_RES_5,
    GT_TD_XG_MAC0_RES_6,
    GT_TD_XG_MAC0_RES_7,
    GT_TD_XG_MAC0_RES_8,
    GT_TD_XG_MAC0_RES_9,
    GT_TD_XG_MAC0_RES_10,
    GT_TD_XG_MAC0_RES_11,
    GT_TD_XG_MAC0_RES_12,
    GT_TD_XG_MAC0_RES_13,
    GT_TD_XG_MAC0_RES_14,
    GT_TD_XG_MAC0_RES_15,
    GT_TD_XG_MAC0_RES_16,
    GT_TD_XG_MAC0_RES_17,
    GT_TD_XG_MAC0_RES_18,
    GT_TD_XG_MAC0_RES_19,
    GT_TD_XG_FC_STAT_CHANGE,
    GT_TD_XG_SFLOW,
    GT_TD_XG_CONSECUTIVE_TERMINATE,
    GT_TD_XG_UNKNOWN_SEQUENCE,
    GT_TD_XG_FAULT_CHANGE,
    GT_TD_XG_MDIO_NOT_BUSY,
    GT_TD_XG_MAC0_RES_26,
    GT_TD_XG_GPP_INTERRUPT1,
    GT_TD_XG_GPP_INTERRUPT2,
    GT_TD_XG_GPP_INTERRUPT3,
    GT_TD_XG_MAC0_ADDR_OUT_OF_RANGE,
    GT_TD_XG_COUNT_EXPIRED,

    /* Transmit Queues related interrupts   */
    /* Cause 0                              */
    /* Indexes 160 - 191                    */
    GT_TD_XG_TXQ_RES_0,
    GT_TD_XG_PORT0_WD_EXPIRED,
    GT_TD_XG_TXQ_RES_2,
    GT_TD_XG_TXQ_RES_3,
    GT_TD_XG_TXQ_RES_4,
    GT_TD_XG_TXQ_RES_5,
    GT_TD_XG_TXQ_RES_6,
    GT_TD_XG_TXQ_RES_7,
    GT_TD_XG_TXQ_RES_8,
    GT_TD_XG_TXQ_RES_9,
    GT_TD_XG_TXQ_RES_10,
    GT_TD_XG_PORT0_FLUSH_OCCURS,
    GT_TD_XG_TXQ_RES_12,
    GT_TD_XG_TXQ_RES_13,
    GT_TD_XG_TXQ_RES_14,
    GT_TD_XG_TXQ_RES_15,
    GT_TD_XG_TXQ_RES_16,
    GT_TD_XG_TXQ_RES_17,
    GT_TD_XG_TXQ_RES_18,
    GT_TD_XG_TXQ_RES_19,
    GT_TD_XG_TXQ_RES_20,
    GT_TD_XG_MG_FLUSH_OCCURS,
    GT_TD_XG_LINK_LIST_ECC_ERR_HI,
    GT_TD_XG_LINK_LIST_ECC_ERR_LO,
    GT_TD_XG_MLL_PARITY_ERR,
    GT_TD_XG_MG_READ_ERR,
    GT_TD_XG_TXQ_RES_26,
    GT_TD_XG_TXQ_RES_27,
    GT_TD_XG_TXQ_RES_28,
    GT_TD_XG_TXQ_RES_29,
    GT_TD_XG_TXQ_RES_30,
    GT_TD_XG_TXQ_RES_31,

    /* Cause 3                             */
    /* Indexes 192 - 223                   */
    GT_TD_XG_TXQ3_RES_0,
    GT_TD_XG_TXQ3_RES_1,
    GT_TD_XG_TXQ3_RES_2,
    GT_TD_XG_TXQ3_RES_3,
    GT_TD_XG_TXQ3_RES_4,
    GT_TD_XG_TXQ3_RES_5,
    GT_TD_XG_TXQ3_RES_6,
    GT_TD_XG_TXQ3_RES_7,
    GT_TD_XG_TXQ3_RES_8,
    GT_TD_XG_TXQ3_RES_9,
    GT_TD_XG_TXQ3_RES_10,
    GT_TD_XG_TXQ3_RES_11,
    GT_TD_XG_TXQ3_RES_12,
    GT_TD_XG_TXQ3_RES_13,
    GT_TD_XG_TXQ3_RES_14,
    GT_TD_XG_TXQ3_RES_15,
    GT_TD_XG_TXQ3_RES_16,
    GT_TD_XG_TXQ3_RES_17,
    GT_TD_XG_TXQ3_RES_18,
    GT_TD_XG_TXQ3_RES_19,
    GT_TD_XG_TXQ3_RES_20,
    GT_TD_XG_TXQ3_RES_21,
    GT_TD_XG_TXQ3_RES_22,
    GT_TD_XG_TXQ3_RES_23,
    GT_TD_XG_TXQ3_RES_24,
    GT_TD_XG_TXQ3_RES_25,
    GT_TD_XG_TXQ3_RES_26,
    GT_TD_XG_MC_FIFO_OVERRUN,
    GT_TD_XG_TOTAL_DESC_UNDERFLOW,
    GT_TD_XG_TOTAL_DESC_OVERFLOW,
    GT_TD_XG_SNIFF_DESC_DROP,
    GT_TD_XG_MC_FIFO_FULL,

    /* Cause 5                             */
    /* Indexes 224 - 255                   */
    GT_TD_XG_TXQ5_RES_0,
    GT_TD_XG_TXQ5_RES_1,
    GT_TD_XG_TXQ5_RES_2,
    GT_TD_XG_TXQ5_RES_3,
    GT_TD_XG_TXQ5_RES_4,
    GT_TD_XG_TXQ5_RES_5,
    GT_TD_XG_TXQ5_RES_6,
    GT_TD_XG_TXQ5_RES_7,
    GT_TD_XG_TXQ5_RES_8,
    GT_TD_XG_TXQ5_RES_9,
    GT_TD_XG_TXQ5_RES_10,
    GT_TD_XG_TXQ5_RES_11,
    GT_TD_XG_TXQ5_RES_12,
    GT_TD_XG_TXQ5_RES_13,
    GT_TD_XG_TXQ5_RES_14,
    GT_TD_XG_TXQ5_RES_15,
    GT_TD_XG_TXQ5_RES_16,
    GT_TD_XG_TXQ5_RES_17,
    GT_TD_XG_TXQ5_RES_18,
    GT_TD_XG_TXQ5_RES_19,
    GT_TD_XG_TXQ5_RES_20,
    GT_TD_XG_TXQ5_RES_21,
    GT_TD_XG_TXQ5_RES_22,
    GT_TD_XG_CPU_RED,
    GT_TD_XG_TXQ5_RES_24,
    GT_TD_XG_TXQ5_RES_25,
    GT_TD_XG_TXQ5_RES_26,
    GT_TD_XG_TXQ5_RES_27,
    GT_TD_XG_TXQ5_RES_28,
    GT_TD_XG_TXQ5_RES_29,
    GT_TD_XG_TXQ5_RES_30,
    GT_TD_XG_TXQ5_RES_31,

    /* Miscellaneous interrupts             */
    /* Indexes 256 - 287                   */
    GT_TD_XG_MISC_RES_0,
    GT_TD_XG_AUQ_PENDING,
    GT_TD_XG_AU_QUEUE_FULL,
    GT_TD_XG_MISC_RES_3,
    GT_TD_XG_MISC_RES_4,
    GT_TD_XG_AU_PROCESSED,
    GT_TD_XG_C2C_W_FAR_END_UP,
    GT_TD_XG_C2C_N_FAR_END_UP,
    GT_TD_XG_C2C_DATA_ERR,
    GT_TD_XG_MSG_TIME_OUT,
    GT_TD_XG_ILLEGAL_ADDR,
    GT_TD_XG_MISC_RES_11,
    GT_TD_XG_MISC_RES_12,
    GT_TD_XG_MISC_RES_13,
    GT_TD_XG_MISC_RES_14,
    GT_TD_XG_MISC_RES_15,
    GT_TD_XG_MISC_RES_16,
    GT_TD_XG_MISC_RES_17,
    GT_TD_XG_MISC_RES_18,
    GT_TD_XG_MISC_RES_19,
    GT_TD_XG_MISC_RES_20,
    GT_TD_XG_MISC_RES_21,
    GT_TD_XG_MISC_RES_22,
    GT_TD_XG_MISC_RES_23,
    GT_TD_XG_MISC_RES_24,
    GT_TD_XG_MISC_RES_25,
    GT_TD_XG_MISC_RES_26,
    GT_TD_XG_MISC_RES_27,
    GT_TD_XG_MISC_RES_28,
    GT_TD_XG_MISC_RES_29,
    GT_TD_XG_MISC_RES_30,
    GT_TD_XG_MISC_RES_31,


    /* Rx SDMA related interrupts           */
    /* Indexes 288 - 319                    */
    GT_TD_XG_RX_RES_0,
    GT_TD_XG_RX_RES_1,
    GT_TD_XG_RX_BUFFER_QUEUE0,
    GT_TD_XG_RX_BUFFER_QUEUE1,
    GT_TD_XG_RX_BUFFER_QUEUE2,
    GT_TD_XG_RX_BUFFER_QUEUE3,
    GT_TD_XG_RX_BUFFER_QUEUE4,
    GT_TD_XG_RX_BUFFER_QUEUE5,
    GT_TD_XG_RX_BUFFER_QUEUE6,
    GT_TD_XG_RX_BUFFER_QUEUE7,
    GT_TD_XG_RX_RES_10,
    GT_TD_XG_RX_ERR_QUEUE0,
    GT_TD_XG_RX_ERR_QUEUE1,
    GT_TD_XG_RX_ERR_QUEUE2,
    GT_TD_XG_RX_ERR_QUEUE3,
    GT_TD_XG_RX_ERR_QUEUE4,
    GT_TD_XG_RX_ERR_QUEUE5,
    GT_TD_XG_RX_ERR_QUEUE6,
    GT_TD_XG_RX_ERR_QUEUE7,
    GT_TD_XG_RX_RES_19,
    GT_TD_XG_RX_RES_20,
    GT_TD_XG_RX_RES_21,
    GT_TD_XG_RX_RES_22,
    GT_TD_XG_RX_RES_23,
    GT_TD_XG_RX_RES_24,
    GT_TD_XG_RX_RES_25,
    GT_TD_XG_RX_RES_26,
    GT_TD_XG_RX_RES_27,
    GT_TD_XG_RX_RES_28,
    GT_TD_XG_RX_RES_29,
    GT_TD_XG_RX_RES_30,
    GT_TD_XG_RX_RES_31,


    /* Tx SDMA related interrupts           */
    /* Indexes 320 - 351                    */
    GT_TD_XG_TX_RES_0,
    GT_TD_XG_TX_BUFFER_QUEUE0,
    GT_TD_XG_TX_BUFFER_QUEUE1,
    GT_TD_XG_TX_BUFFER_QUEUE2,
    GT_TD_XG_TX_BUFFER_QUEUE3,
    GT_TD_XG_TX_BUFFER_QUEUE4,
    GT_TD_XG_TX_BUFFER_QUEUE5,
    GT_TD_XG_TX_BUFFER_QUEUE6,
    GT_TD_XG_TX_BUFFER_QUEUE7,
    GT_TD_XG_TX_ERR_QUEUE0,
    GT_TD_XG_TX_ERR_QUEUE1,
    GT_TD_XG_TX_ERR_QUEUE2,
    GT_TD_XG_TX_ERR_QUEUE3,
    GT_TD_XG_TX_ERR_QUEUE4,
    GT_TD_XG_TX_ERR_QUEUE5,
    GT_TD_XG_TX_ERR_QUEUE6,
    GT_TD_XG_TX_ERR_QUEUE7,
    GT_TD_XG_TX_END_QUEUE0,
    GT_TD_XG_TX_END_QUEUE1,
    GT_TD_XG_TX_END_QUEUE2,
    GT_TD_XG_TX_END_QUEUE3,
    GT_TD_XG_TX_END_QUEUE4,
    GT_TD_XG_TX_END_QUEUE5,
    GT_TD_XG_TX_END_QUEUE6,
    GT_TD_XG_TX_END_QUEUE7,
    GT_TD_XG_TX_RES_25,
    GT_TD_XG_TX_RES_26,
    GT_TD_XG_TX_RES_27,
    GT_TD_XG_TX_RES_28,
    GT_TD_XG_TX_RES_29,
    GT_TD_XG_TX_RES_30,
    GT_TD_XG_TX_RES_31,

    GT_TD_XG_LAST_INT         /* should be always last in enum */

} GT_TWISTD_XG_INT_CAUSE;


/*
 * Typedef: enum GT_SAMBA12_INT_CAUSE
 *
 * Description: All interrupt cause indexes, to be used for interrupts handling,
 *              and parameters change.
 *
 * NOTE : If needed, new interrupt bits can replace the XXX_RES_i bits, in case
 *        that these bits fall into the same cause registers.
 *
 * Comment:
 *      Please see the description of each of the following interrupt event
 *      cause registers in the packet processor datasheet.
 */
typedef enum
{
    /* Summary and PCI interrupts   */
    /* Indexes 0 - 31               */
    GT_S12_SUM_RES_0                       = 0,
    GT_S12_MAS_READ_ERR,
    GT_S12_SLV_WRITE_ERR,
    GT_S12_MAS_WRITE_ERR,
    GT_S12_ADDR_ERR,
    GT_S12_MAS_ABORT,
    GT_S12_TARGET_ABORT,
    GT_S12_SLV_RD_ERR,
    GT_S12_RETRY_CNTR,
    GT_S12_SUM_RES_9,
    GT_S12_SUM_RES_10,
    GT_S12_SUM_RES_11,
    GT_S12_SUM_RES_12,
    GT_S12_SUM_RES_13,
    GT_S12_SUM_RES_14,
    GT_S12_SUM_RES_15,
    GT_S12_SUM_RES_16,
    GT_S12_SUM_RES_17,
    GT_S12_SUM_RES_18,
    GT_S12_SUM_RES_19,
    GT_S12_SUM_RES_20,
    GT_S12_SUM_RES_21,
    GT_S12_SUM_RES_22,
    GT_S12_SUM_RES_23,
    GT_S12_SUM_RES_24,
    GT_S12_SUM_RES_25,
    GT_S12_SUM_RES_26,
    GT_S12_SUM_RES_27,
    GT_S12_SUM_RES_28,
    GT_S12_SUM_RES_29,
    GT_S12_SUM_RES_30,
    GT_S12_SUM_RES_31,

    /* Ethernet Bridge interrupts   */
    /* Indexes 32 - 63              */
    GT_S12_ETH_RES_0,
    GT_S12_NA_FIFO_FULL,
    GT_S12_NUM_OF_HOPS_EXP,
    GT_S12_AGE_VIA_TRIG_END,
    GT_S12_NA_LRND,
    GT_S12_NA_NOT_LRND,
    GT_S12_MAC_TBL_READ_ECC_ERR,
    GT_S12_MG_ADDR_OUT_OF_RANGE,
    GT_S12_INGRESS_FILTER_PCKT,
    GT_S12_NA_NOT_LRND_SEC_BREECH,
    GT_S12_ETH_RES_10,
    GT_S12_ETH_RES_11,
    GT_S12_ETH_RES_12,
    GT_S12_ETH_RES_13,
    GT_S12_ETH_RES_14,
    GT_S12_ETH_RES_15,
    GT_S12_ETH_RES_16,
    GT_S12_ETH_RES_17,
    GT_S12_ETH_RES_18,
    GT_S12_ETH_RES_19,
    GT_S12_ETH_RES_20,
    GT_S12_ETH_RES_21,
    GT_S12_ETH_RES_22,
    GT_S12_ETH_RES_23,
    GT_S12_ETH_RES_24,
    GT_S12_ETH_RES_25,
    GT_S12_ETH_RES_26,
    GT_S12_ETH_RES_27,
    GT_S12_ETH_RES_28,
    GT_S12_ETH_RES_29,
    GT_S12_ETH_RES_30,
    GT_S12_ETH_RES_31,


    /* Lx Unit related interrupts           */
    /* Indexes 64 - 95                      */
    GT_S12_LX_RES_0,
    GT_S12_LB_ERR,
    GT_S12_LX_RES_2,
    GT_S12_LX_RES_3,
    GT_S12_CLH_ERR,
    GT_S12_FL_ERR,
    GT_S12_KEY_ERR,
    GT_S12_TC_2_RF_CNTR_ALRM,
    GT_S12_TC_2_RF_PLC_ALRM,
    GT_S12_TC_2_RF_TBL_ERR,
    GT_S12_CTRL_MEM_2_RF_ERR,
    GT_S12_TCB_CNTR,
    GT_S12_LX_RES_12,
    GT_S12_LX_RES_13,
    GT_S12_LX_RES_14,
    GT_S12_LX_RES_15,
    GT_S12_LX_RES_16,
    GT_S12_LX_RES_17,
    GT_S12_LX_RES_18,
    GT_S12_LX_RES_19,
    GT_S12_IPV4_MC_ERR,
    GT_S12_IPV4_LPM_ERR,
    GT_S12_IPV4_ROUTE_ERR,
    GT_S12_IPV4_CNTR,
    GT_S12_LX_RES_24,
    GT_S12_MPLS_ILM_ERR,
    GT_S12_MPLS_CNTR,
    GT_S12_LX_RES_27,
    GT_S12_LX_RES_28,
    GT_S12_LX_RES_29,
    GT_S12_LX_RES_30,
    GT_S12_L3_L7_ERR_ADDR,


    /* Buffer Management related interrupts */
    /* Indexes 96 - 127                     */
    GT_S12_BM_RES_0,
    GT_S12_PORT0_BUFF_FULL,
    GT_S12_PORT1_BUFF_FULL,
    GT_S12_PORT2_BUFF_FULL,
    GT_S12_PORT3_BUFF_FULL,
    GT_S12_PORT4_BUFF_FULL,
    GT_S12_PORT5_BUFF_FULL,
    GT_S12_PORT6_BUFF_FULL,
    GT_S12_PORT7_BUFF_FULL,
    GT_S12_PORT8_BUFF_FULL,
    GT_S12_PORT9_BUFF_FULL,
    GT_S12_PORT10_BUFF_FULL,
    GT_S12_PORT11_BUFF_FULL,
    GT_S12_BM_RES_13,
    GT_S12_LOCAL_RXBUFF_FULL,
    GT_S12_BM_RES_15,
    GT_S12_BM_RES_16,
    GT_S12_BM_RES_17,
    GT_S12_BM_RES_18,
    GT_S12_BM_RES_19,
    GT_S12_BM_RES_20,
    GT_S12_BM_RES_21,
    GT_S12_BM_ADDR_OUT_OF_RANGE,
    GT_S12_BM_RES_23,
    GT_S12_BM_RES_24,
    GT_S12_RX_MEM_READ_ECC_ERROR,
    GT_S12_BM_RES_26,
    GT_S12_VLT_ECC_ERR,
    GT_S12_BM_RES_28,
    GT_S12_BM_RES_29,
    GT_S12_BM_RES_30,
    GT_S12_BM_RES_31,

    /* MAC related interrupts               */
    /* Indexes 128 - 159                    */
    GT_S12_MAC0_RES_0,
    GT_S12_LINK_CHANGE_PORT0,
    GT_S12_LINK_CHANGE_PORT1,
    GT_S12_LINK_CHANGE_PORT2,
    GT_S12_LINK_CHANGE_PORT3,
    GT_S12_LINK_CHANGE_PORT4,
    GT_S12_LINK_CHANGE_PORT5,
    GT_S12_LINK_CHANGE_PORT6,
    GT_S12_LINK_CHANGE_PORT7,
    GT_S12_LINK_CHANGE_PORT8,
    GT_S12_LINK_CHANGE_PORT9,
    GT_S12_AN_COMPLETE_PORT0,
    GT_S12_AN_COMPLETE_PORT1,
    GT_S12_AN_COMPLETE_PORT2,
    GT_S12_AN_COMPLETE_PORT3,
    GT_S12_AN_COMPLETE_PORT4,
    GT_S12_AN_COMPLETE_PORT5,
    GT_S12_AN_COMPLETE_PORT6,
    GT_S12_AN_COMPLETE_PORT7,
    GT_S12_AN_COMPLETE_PORT8,
    GT_S12_AN_COMPLETE_PORT9,
    GT_S12_LINK_CHANGE_PORT10,
    GT_S12_LINK_CHANGE_PORT11,
    GT_S12_AN_COMPLETE_PORT10,
    GT_S12_AN_COMPLETE_PORT11,
    GT_S12_MAC0_RES_25,
    GT_S12_MAC0_RES_26,
    GT_S12_GPP_INTERRUPT1,
    GT_S12_GPP_INTERRUPT2,
    GT_S12_GPP_INTERRUPT3,
    GT_S12_MAC0_ADDR_OUT_OF_RANGE,
    GT_S12_COUNT_EXPIRED,


    /* Transmit Queues related interrupts   */
    /* Cause 0                              */
    /* Indexes 160 - 191                    */
    GT_S12_TXQ_RES_0,
    GT_S12_PORT0_WD_EXPIRED,
    GT_S12_PORT1_WD_EXPIRED,
    GT_S12_PORT2_WD_EXPIRED,
    GT_S12_PORT3_WD_EXPIRED,
    GT_S12_PORT4_WD_EXPIRED,
    GT_S12_PORT5_WD_EXPIRED,
    GT_S12_PORT6_WD_EXPIRED,
    GT_S12_PORT7_WD_EXPIRED,
    GT_S12_PORT8_WD_EXPIRED,
    GT_S12_PORT9_WD_EXPIRED,
    GT_S12_PORT0_FLUSH_OCCURS,
    GT_S12_PORT1_FLUSH_OCCURS,
    GT_S12_PORT2_FLUSH_OCCURS,
    GT_S12_PORT3_FLUSH_OCCURS,
    GT_S12_PORT4_FLUSH_OCCURS,
    GT_S12_PORT5_FLUSH_OCCURS,
    GT_S12_PORT6_FLUSH_OCCURS,
    GT_S12_PORT7_FLUSH_OCCURS,
    GT_S12_PORT8_FLUSH_OCCURS,
    GT_S12_PORT9_FLUSH_OCCURS,
    GT_S12_MG_FLUSH_OCCURS,
    GT_S12_LINK_LIST_ECC_ERR_HI,
    GT_S12_LINK_LIST_ECC_ERR_LO,
    GT_S12_MLL_PARITY_ERR,
    GT_S12_MG_READ_ERR,
    GT_S12_TXQ_RES_26,
    GT_S12_TXQ_RES_27,
    GT_S12_TXQ_RES_28,
    GT_S12_TXQ_RES_29,
    GT_S12_TXQ_RES_30,
    GT_S12_TXQ_RES_31,

    /* Cause 1                             */
    /* Indexes 192 - 223                   */
    GT_S12_TXQ1_RES_0,
    GT_S12_PORT10_WD_EXPIRED,
    GT_S12_PORT11_WD_EXPIRED,
    GT_S12_PORT12_WD_EXPIRED,
    GT_S12_PORT13_WD_EXPIRED,
    GT_S12_PORT14_WD_EXPIRED,
    GT_S12_PORT15_WD_EXPIRED,
    GT_S12_PORT16_WD_EXPIRED,
    GT_S12_PORT17_WD_EXPIRED,
    GT_S12_PORT18_WD_EXPIRED,
    GT_S12_PORT19_WD_EXPIRED,
    GT_S12_PORT20_WD_EXPIRED,
    GT_S12_PORT21_WD_EXPIRED,
    GT_S12_PORT22_WD_EXPIRED,
    GT_S12_PORT23_WD_EXPIRED,
    GT_S12_PORT24_WD_EXPIRED,
    GT_S12_PORT10_FLUSH_OCCURS,
    GT_S12_PORT11_FLUSH_OCCURS,
    GT_S12_PORT12_FLUSH_OCCURS,
    GT_S12_PORT13_FLUSH_OCCURS,
    GT_S12_PORT14_FLUSH_OCCURS,
    GT_S12_PORT15_FLUSH_OCCURS,
    GT_S12_PORT16_FLUSH_OCCURS,
    GT_S12_PORT17_FLUSH_OCCURS,
    GT_S12_PORT18_FLUSH_OCCURS,
    GT_S12_PORT19_FLUSH_OCCURS,
    GT_S12_PORT20_FLUSH_OCCURS,
    GT_S12_PORT21_FLUSH_OCCURS,
    GT_S12_PORT22_FLUSH_OCCURS,
    GT_S12_PORT23_FLUSH_OCCURS,
    GT_S12_PORT24_FLUSH_OCCURS,
    GT_S12_TXQ1_RES_31,

    /* Cause 3                             */
    /* Indexes 224 - 255                   */
    GT_S12_TXQ3_RES_0,
    GT_S12_TXQ3_RES_1,
    GT_S12_TXQ3_RES_2,
    GT_S12_TXQ3_RES_3,
    GT_S12_TXQ3_RES_4,
    GT_S12_TXQ3_RES_5,
    GT_S12_TXQ3_RES_6,
    GT_S12_TXQ3_RES_7,
    GT_S12_TXQ3_RES_8,
    GT_S12_TXQ3_RES_9,
    GT_S12_TXQ3_RES_10,
    GT_S12_TXQ3_RES_11,
    GT_S12_TXQ3_RES_12,
    GT_S12_TXQ3_RES_13,
    GT_S12_TXQ3_RES_14,
    GT_S12_TXQ3_RES_15,
    GT_S12_TXQ3_RES_16,
    GT_S12_TXQ3_RES_17,
    GT_S12_TXQ3_RES_18,
    GT_S12_TXQ3_RES_19,
    GT_S12_TXQ3_RES_20,
    GT_S12_TXQ3_RES_21,
    GT_S12_TXQ3_RES_22,
    GT_S12_TXQ3_RES_23,
    GT_S12_TXQ3_RES_24,
    GT_S12_TXQ3_RES_25,
    GT_S12_TXQ3_RES_26,
    GT_S12_MC_FIFO_OVERRUN,
    GT_S12_TOTAL_DESC_UNDERFLOW,
    GT_S12_TOTAL_DESC_OVERFLOW,
    GT_S12_SNIFF_DESC_DROP,
    GT_S12_MC_FIFO_FULL,

    /* Cause 5                             */
    /* Indexes 256 - 287                   */
    GT_S12_TXQ5_RES_0,
    GT_S12_TXQ5_RES_1,
    GT_S12_TXQ5_RES_2,
    GT_S12_TXQ5_RES_3,
    GT_S12_TXQ5_RES_4,
    GT_S12_TXQ5_RES_5,
    GT_S12_TXQ5_RES_6,
    GT_S12_TXQ5_RES_7,
    GT_S12_TXQ5_RES_8,
    GT_S12_TXQ5_RES_9,
    GT_S12_TXQ5_RES_10,
    GT_S12_TXQ5_RES_11,
    GT_S12_TXQ5_RES_12,
    GT_S12_TXQ5_RES_13,
    GT_S12_TXQ5_RES_14,
    GT_S12_TXQ5_RES_15,
    GT_S12_TXQ5_RES_16,
    GT_S12_TXQ5_RES_17,
    GT_S12_TXQ5_RES_18,
    GT_S12_TXQ5_RES_19,
    GT_S12_TXQ5_RES_20,
    GT_S12_TXQ5_RES_21,
    GT_S12_TXQ5_RES_22,
    GT_S12_CPU_RED,
    GT_S12_TXQ5_RES_24,
    GT_S12_TXQ5_RES_25,
    GT_S12_TXQ5_RES_26,
    GT_S12_TXQ5_RES_27,
    GT_S12_TXQ5_RES_28,
    GT_S12_TXQ5_RES_29,
    GT_S12_TXQ5_RES_30,
    GT_S12_TXQ5_RES_31,

    /* Miscellaneous interrupts             */
    /* Indexes 288 - 319                    */
    GT_S12_MISC_RES_0,
    GT_S12_AUQ_PENDING,
    GT_S12_AU_QUEUE_FULL,
    GT_S12_MISC_RES_3,
    GT_S12_MISC_RES_4,
    GT_S12_AU_PROCESSED,
    GT_S12_C2C_W_FAR_END_UP,
    GT_S12_C2C_N_FAR_END_UP,
    GT_S12_C2C_DATA_ERR,
    GT_S12_MSG_TIME_OUT,
    GT_S12_ILLEGAL_ADDR,
    GT_S12_MISC_RES_11,
    GT_S12_MISC_RES_12,
    GT_S12_MISC_RES_13,
    GT_S12_MISC_RES_14,
    GT_S12_MISC_RES_15,
    GT_S12_MISC_RES_16,
    GT_S12_MISC_RES_17,
    GT_S12_MISC_RES_18,
    GT_S12_MISC_RES_19,
    GT_S12_MISC_RES_20,
    GT_S12_MISC_RES_21,
    GT_S12_MISC_RES_22,
    GT_S12_MISC_RES_23,
    GT_S12_MISC_RES_24,
    GT_S12_MISC_RES_25,
    GT_S12_MISC_RES_26,
    GT_S12_MISC_RES_27,
    GT_S12_MISC_RES_28,
    GT_S12_MISC_RES_29,
    GT_S12_MISC_RES_30,
    GT_S12_MISC_RES_31,


    /* Rx SDMA related interrupts           */
    /* Indexes 320 - 351                    */
    GT_S12_RX_RES_0,
    GT_S12_RX_RES_1,
    GT_S12_RX_BUFFER_QUEUE0,
    GT_S12_RX_BUFFER_QUEUE1,
    GT_S12_RX_BUFFER_QUEUE2,
    GT_S12_RX_BUFFER_QUEUE3,
    GT_S12_RX_BUFFER_QUEUE4,
    GT_S12_RX_BUFFER_QUEUE5,
    GT_S12_RX_BUFFER_QUEUE6,
    GT_S12_RX_BUFFER_QUEUE7,
    GT_S12_RX_RES_10,
    GT_S12_RX_ERR_QUEUE0,
    GT_S12_RX_ERR_QUEUE1,
    GT_S12_RX_ERR_QUEUE2,
    GT_S12_RX_ERR_QUEUE3,
    GT_S12_RX_ERR_QUEUE4,
    GT_S12_RX_ERR_QUEUE5,
    GT_S12_RX_ERR_QUEUE6,
    GT_S12_RX_ERR_QUEUE7,
    GT_S12_RX_RES_19,
    GT_S12_RX_RES_20,
    GT_S12_RX_RES_21,
    GT_S12_RX_RES_22,
    GT_S12_RX_RES_23,
    GT_S12_RX_RES_24,
    GT_S12_RX_RES_25,
    GT_S12_RX_RES_26,
    GT_S12_RX_RES_27,
    GT_S12_RX_RES_28,
    GT_S12_RX_RES_29,
    GT_S12_RX_RES_30,
    GT_S12_RX_RES_31,


    /* Tx SDMA related interrupts           */
    /* Indexes 352 - 383                    */
    GT_S12_TX_RES_0,
    GT_S12_TX_BUFFER_QUEUE0,
    GT_S12_TX_BUFFER_QUEUE1,
    GT_S12_TX_BUFFER_QUEUE2,
    GT_S12_TX_BUFFER_QUEUE3,
    GT_S12_TX_BUFFER_QUEUE4,
    GT_S12_TX_BUFFER_QUEUE5,
    GT_S12_TX_BUFFER_QUEUE6,
    GT_S12_TX_BUFFER_QUEUE7,
    GT_S12_TX_ERR_QUEUE0,
    GT_S12_TX_ERR_QUEUE1,
    GT_S12_TX_ERR_QUEUE2,
    GT_S12_TX_ERR_QUEUE3,
    GT_S12_TX_ERR_QUEUE4,
    GT_S12_TX_ERR_QUEUE5,
    GT_S12_TX_ERR_QUEUE6,
    GT_S12_TX_ERR_QUEUE7,
    GT_S12_TX_END_QUEUE0,
    GT_S12_TX_END_QUEUE1,
    GT_S12_TX_END_QUEUE2,
    GT_S12_TX_END_QUEUE3,
    GT_S12_TX_END_QUEUE4,
    GT_S12_TX_END_QUEUE5,
    GT_S12_TX_END_QUEUE6,
    GT_S12_TX_END_QUEUE7,
    GT_S12_TX_RES_25,
    GT_S12_TX_RES_26,
    GT_S12_TX_RES_27,
    GT_S12_TX_RES_28,
    GT_S12_TX_RES_29,
    GT_S12_TX_RES_30,
    GT_S12_TX_RES_31,

    /* MAC1 related interrupts.              */
    /* Indexes 384 - 415                     */
    GT_S12_MAC1_RES_0,
    GT_S12_MAC1_RES_1,
    GT_S12_MAC1_RES_2,
    GT_S12_MAC1_RES_3,
    GT_S12_MAC1_RES_4,
    GT_S12_MAC1_RES_5,
    GT_S12_MAC1_RES_6,
    GT_S12_TX_FIFO_UNDER_RUN_PORT0,
    GT_S12_TX_FIFO_UNDER_RUN_PORT1,
    GT_S12_TX_FIFO_UNDER_RUN_PORT2,
    GT_S12_TX_FIFO_UNDER_RUN_PORT3,
    GT_S12_TX_FIFO_UNDER_RUN_PORT4,
    GT_S12_TX_FIFO_UNDER_RUN_PORT5,
    GT_S12_TX_FIFO_UNDER_RUN_PORT6,
    GT_S12_TX_FIFO_UNDER_RUN_PORT7,
    GT_S12_TX_FIFO_UNDER_RUN_PORT8,
    GT_S12_TX_FIFO_UNDER_RUN_PORT9,
    GT_S12_TX_FIFO_UNDER_RUN_PORT10,
    GT_S12_TX_FIFO_UNDER_RUN_PORT11,
    GT_S12_RX_DROPPED_ON_FIFO_FULL_PORT0,
    GT_S12_RX_DROPPED_ON_FIFO_FULL_PORT1,
    GT_S12_RX_DROPPED_ON_FIFO_FULL_PORT2,
    GT_S12_RX_DROPPED_ON_FIFO_FULL_PORT3,
    GT_S12_RX_DROPPED_ON_FIFO_FULL_PORT4,
    GT_S12_RX_DROPPED_ON_FIFO_FULL_PORT5,
    GT_S12_RX_DROPPED_ON_FIFO_FULL_PORT6,
    GT_S12_RX_DROPPED_ON_FIFO_FULL_PORT7,
    GT_S12_RX_DROPPED_ON_FIFO_FULL_PORT8,
    GT_S12_RX_DROPPED_ON_FIFO_FULL_PORT9,
    GT_S12_RX_DROPPED_ON_FIFO_FULL_PORT10,
    GT_S12_RX_DROPPED_ON_FIFO_FULL_PORT11,
    GT_S12_MAC1_RES_31,

    GT_S12_LAST_INT         /* should be always last in enum */

}GT_SAMBA_12_INT_CAUSE;

/*
 * Typedef: enum GT_SAMBA_52_INT_CAUSE
 *
 * Description: All interrupt cause indexes, to be used for interrupts handling,
 *              and parameters change.
 *
 * NOTE : If needed, new interrupt bits can replace the XXX_RES_i bits, in case
 *        that these bits fall into the same cause registers.
 *
 * Comment:
 *      Please see the description of each of the following interrupt event
 *      cause registers in the packet processor datasheet.
 */
typedef enum
{
    /* Summary and PCI interrupts   */
    /* Indexes 0 - 31               */
    GT_S52_SUM_RES_0               = 0,
    GT_S52_MAS_READ_ERR,
    GT_S52_SLV_WRITE_ERR,
    GT_S52_MAS_WRITE_ERR,
    GT_S52_ADDR_ERR,
    GT_S52_MAS_ABORT,
    GT_S52_TARGET_ABORT,
    GT_S52_SLV_RD_ERR,
    GT_S52_RETRY_CNTR,
    GT_S52_SUM_RES_9,
    GT_S52_SUM_RES_10,
    GT_S52_SUM_RES_11,
    GT_S52_SUM_RES_12,
    GT_S52_SUM_RES_13,
    GT_S52_SUM_RES_14,
    GT_S52_SUM_RES_15,
    GT_S52_SUM_RES_16,
    GT_S52_SUM_RES_17,
    GT_S52_SUM_RES_18,
    GT_S52_SUM_RES_19,
    GT_S52_SUM_RES_20,
    GT_S52_SUM_RES_21,
    GT_S52_SUM_RES_22,
    GT_S52_SUM_RES_23,
    GT_S52_SUM_RES_24,
    GT_S52_SUM_RES_25,
    GT_S52_SUM_RES_26,
    GT_S52_SUM_RES_27,
    GT_S52_SUM_RES_28,
    GT_S52_SUM_RES_29,
    GT_S52_SUM_RES_30,
    GT_S52_SUM_RES_31,

    /* Ethernet Bridge interrupts   */
    /* Indexes 32 - 63              */
    GT_S52_ETH_RES_0,
    GT_S52_NA_FIFO_FULL,
    GT_S52_NUM_OF_HOPS_EXP,
    GT_S52_AGE_VIA_TRIG_END,
    GT_S52_NA_LRND,
    GT_S52_NA_NOT_LRND,
    GT_S52_MAC_TBL_READ_ECC_ERR,
    GT_S52_MG_ADDR_OUT_OF_RANGE,
    GT_S52_INGRESS_FILTER_PCKT,
    GT_S52_NA_NOT_LRND_SEC_BREECH,
    GT_S52_ETH_RES_10,
    GT_S52_ETH_RES_11,
    GT_S52_ETH_RES_12,
    GT_S52_ETH_RES_13,
    GT_S52_ETH_RES_14,
    GT_S52_ETH_RES_15,
    GT_S52_ETH_RES_16,
    GT_S52_ETH_RES_17,
    GT_S52_ETH_RES_18,
    GT_S52_ETH_RES_19,
    GT_S52_ETH_RES_20,
    GT_S52_ETH_RES_21,
    GT_S52_ETH_RES_22,
    GT_S52_ETH_RES_23,
    GT_S52_ETH_RES_24,
    GT_S52_ETH_RES_25,
    GT_S52_ETH_RES_26,
    GT_S52_ETH_RES_27,
    GT_S52_ETH_RES_28,
    GT_S52_ETH_RES_29,
    GT_S52_ETH_RES_30,
    GT_S52_ETH_RES_31,


    /* Lx Unit related interrupts           */
    /* Indexes 64 - 95                      */
    GT_S52_LX_RES_0,
    GT_S52_LB_ERR,
    GT_S52_LX_RES_2,
    GT_S52_LX_RES_3,
    GT_S52_CLH_ERR,
    GT_S52_FL_ERR,
    GT_S52_KEY_ERR,
    GT_S52_TC_2_RF_CNTR_ALRM,
    GT_S52_TC_2_RF_PLC_ALRM,
    GT_S52_TC_2_RF_TBL_ERR,
    GT_S52_CTRL_MEM_2_RF_ERR,
    GT_S52_TCB_CNTR,
    GT_S52_LX_RES_12,
    GT_S52_LX_RES_13,
    GT_S52_LX_RES_14,
    GT_S52_LX_RES_15,
    GT_S52_LX_RES_16,
    GT_S52_LX_RES_17,
    GT_S52_LX_RES_18,
    GT_S52_LX_RES_19,
    GT_S52_IPV4_MC_ERR,
    GT_S52_IPV4_LPM_ERR,
    GT_S52_IPV4_ROUTE_ERR,
    GT_S52_IPV4_CNTR,
    GT_S52_LX_RES_24,
    GT_S52_MPLS_ILM_ERR,
    GT_S52_MPLS_CNTR,
    GT_S52_LX_RES_27,
    GT_S52_LX_RES_28,
    GT_S52_LX_RES_29,
    GT_S52_LX_RES_30,
    GT_S52_L3_L7_ERR_ADDR,


    /* Buffer Management related interrupts */
    /* Indexes 96 - 127                     */
    GT_S52_BM_RES_0,
    GT_S52_PORT0_BUFF_FULL,
    GT_S52_PORT1_BUFF_FULL,
    GT_S52_PORT2_BUFF_FULL,
    GT_S52_PORT3_BUFF_FULL,
    GT_S52_PORT4_BUFF_FULL,
    GT_S52_PORT5_BUFF_FULL,
    GT_S52_PORT6_BUFF_FULL,
    GT_S52_PORT7_BUFF_FULL,
    GT_S52_PORT8_BUFF_FULL,
    GT_S52_PORT9_BUFF_FULL,
    GT_S52_PORT10_BUFF_FULL,
    GT_S52_PORT11_BUFF_FULL,
    GT_S52_BM_RES_13,
    GT_S52_LOCAL_RXBUFF_FULL,
    GT_S52_BM_RES_15,
    GT_S52_BM_RES_16,
    GT_S52_BM_RES_17,
    GT_S52_BM_RES_18,
    GT_S52_BM_RES_19,
    GT_S52_BM_RES_20,
    GT_S52_BM_RES_21,
    GT_S52_BM_ADDR_OUT_OF_RANGE,
    GT_S52_BM_RES_23,
    GT_S52_BM_RES_24,
    GT_S52_RX_MEM_READ_ECC_ERROR,
    GT_S52_BM_RES_26,
    GT_S52_VLT_ECC_ERR,
    GT_S52_BM_RES_28,
    GT_S52_BM_RES_29,
    GT_S52_BM_RES_30,
    GT_S52_BM_RES_31,

    /* Buffer Management related interrupts */
    /* Cause 1                              */
    /* Indexes 128 - 159                    */
    GT_S52_BM1_RES_0,
    GT_S52_PORT12_BUFF_FULL,
    GT_S52_PORT13_BUFF_FULL,
    GT_S52_PORT14_BUFF_FULL,
    GT_S52_PORT15_BUFF_FULL,
    GT_S52_PORT16_BUFF_FULL,
    GT_S52_PORT17_BUFF_FULL,
    GT_S52_PORT18_BUFF_FULL,
    GT_S52_PORT19_BUFF_FULL,
    GT_S52_PORT20_BUFF_FULL,
    GT_S52_PORT21_BUFF_FULL,
    GT_S52_PORT22_BUFF_FULL,
    GT_S52_PORT23_BUFF_FULL,
    GT_S52_PORT24_BUFF_FULL,
    GT_S52_PORT25_BUFF_FULL,
    GT_S52_PORT26_BUFF_FULL,
    GT_S52_PORT27_BUFF_FULL,
    GT_S52_PORT28_BUFF_FULL,
    GT_S52_PORT29_BUFF_FULL,
    GT_S52_PORT30_BUFF_FULL,
    GT_S52_PORT31_BUFF_FULL,
    GT_S52_PORT32_BUFF_FULL,
    GT_S52_PORT33_BUFF_FULL,
    GT_S52_PORT34_BUFF_FULL,
    GT_S52_PORT35_BUFF_FULL,
    GT_S52_PORT36_BUFF_FULL,
    GT_S52_PORT37_BUFF_FULL,
    GT_S52_PORT38_BUFF_FULL,
    GT_S52_PORT39_BUFF_FULL,
    GT_S52_PORT40_BUFF_FULL,
    GT_S52_PORT41_BUFF_FULL,
    GT_S52_PORT42_BUFF_FULL,

    /* Buffer Management related interrupts */
    /* Cause 2                              */
    /* Indexes 160 - 191                    */
    GT_S52_BM2_RES_0,
    GT_S52_PORT43_BUFF_FULL,
    GT_S52_PORT44_BUFF_FULL,
    GT_S52_PORT45_BUFF_FULL,
    GT_S52_PORT46_BUFF_FULL,
    GT_S52_PORT47_BUFF_FULL,
    GT_S52_PORT48_BUFF_FULL,
    GT_S52_PORT49_BUFF_FULL,
    GT_S52_PORT50_BUFF_FULL,
    GT_S52_PORT51_BUFF_FULL,
    GT_S52_BM2_RES_10,
    GT_S52_BM2_RES_11,
    GT_S52_BM2_RES_12,
    GT_S52_BM2_RES_13,
    GT_S52_BM2_RES_14,
    GT_S52_BM2_RES_15,
    GT_S52_BM2_RES_16,
    GT_S52_BM2_RES_17,
    GT_S52_BM2_RES_18,
    GT_S52_BM2_RES_19,
    GT_S52_BM2_RES_20,
    GT_S52_BM2_RES_21,
    GT_S52_BM2_RES_22,
    GT_S52_BM2_RES_23,
    GT_S52_BM2_RES_24,
    GT_S52_BM2_RES_25,
    GT_S52_BM2_RES_26,
    GT_S52_BM2_RES_27,
    GT_S52_BM2_RES_28,
    GT_S52_BM2_RES_29,
    GT_S52_BM2_RES_30,
    GT_S52_BM2_RES_31,


    /* MAC related interrupts               */
    /* GOP 0                                */
    /* Indexes 192 - 223                    */
    GT_S52_MAC0_RES_0,
    GT_S52_MAC0_RES_1,
    GT_S52_MAC0_RES_2,
    GT_S52_MAC0_RES_3,
    GT_S52_MAC0_RES_4,
    GT_S52_MAC0_RES_5,
    GT_S52_MAC0_RES_6,
    GT_S52_LINK_CHANGE_PORT48,
    GT_S52_LINK_CHANGE_PORT49,
    GT_S52_MAC0_RES_9,
    GT_S52_LINK_CHANGE_PORT50,
    GT_S52_MAC0_RES_11,
    GT_S52_MAC0_RES_12,
    GT_S52_MAC0_RES_13,
    GT_S52_MAC0_RES_14,
    GT_S52_MAC0_RES_15,
    GT_S52_MAC0_RES_16,
    GT_S52_AN_COMPLETE_PORT48,
    GT_S52_AN_COMPLETE_PORT49,
    GT_S52_AN_COMPLETE_PORT50,
    GT_S52_AN_COMPLETE_PORT51,
    GT_S52_LINK_CHANGE_PORT51,
    GT_S52_MAC0_RES_22,
    GT_S52_MAC0_RES_23,
    GT_S52_MAC0_RES_24,
    GT_S52_MAC0_RES_25,
    GT_S52_MAC0_RES_26,
    GT_S52_GPP_INTERRUPT1,
    GT_S52_GPP_INTERRUPT2,
    GT_S52_GPP_INTERRUPT3,
    GT_S52_MAC0_ADDR_OUT_OF_RANGE,
    GT_S52_COUNT_EXPIRED,

    /* GOP 1                                */
    /* Indexes 224 - 255                    */
    GT_S52_MAC2_GOP1_RES_0,
    GT_S52_MAC2_GOP1_RES_1,
    GT_S52_MAC2_GOP1_RES_2,
    GT_S52_MAC2_GOP1_RES_3,
    GT_S52_MAC2_GOP1_RES_4,
    GT_S52_MAC2_GOP1_RES_5,
    GT_S52_MAC2_GOP1_RES_6,
    GT_S52_MAC2_GOP1_RES_7,
    GT_S52_LINK_CHANGE_PORT0,
    GT_S52_LINK_CHANGE_PORT1,
    GT_S52_LINK_CHANGE_PORT2,
    GT_S52_LINK_CHANGE_PORT3,
    GT_S52_LINK_CHANGE_PORT4,
    GT_S52_LINK_CHANGE_PORT5,
    GT_S52_LINK_CHANGE_PORT6,
    GT_S52_LINK_CHANGE_PORT7,
    GT_S52_LINK_CHANGE_PORT8,
    GT_S52_LINK_CHANGE_PORT9,
    GT_S52_LINK_CHANGE_PORT10,
    GT_S52_LINK_CHANGE_PORT11,
    GT_S52_AN_COMPLETE_PORT0,
    GT_S52_AN_COMPLETE_PORT1,
    GT_S52_AN_COMPLETE_PORT2,
    GT_S52_AN_COMPLETE_PORT3,
    GT_S52_AN_COMPLETE_PORT4,
    GT_S52_AN_COMPLETE_PORT5,
    GT_S52_AN_COMPLETE_PORT6,
    GT_S52_AN_COMPLETE_PORT7,
    GT_S52_AN_COMPLETE_PORT8,
    GT_S52_AN_COMPLETE_PORT9,
    GT_S52_AN_COMPLETE_PORT10,
    GT_S52_AN_COMPLETE_PORT11,

    /* GOP 2                                */
    /* Indexes 256 - 287                    */
    GT_S52_MAC2_GOP2_RES_0,
    GT_S52_LINK_CHANGE_PORT12,
    GT_S52_LINK_CHANGE_PORT13,
    GT_S52_LINK_CHANGE_PORT14,
    GT_S52_LINK_CHANGE_PORT15,
    GT_S52_LINK_CHANGE_PORT16,
    GT_S52_LINK_CHANGE_PORT17,
    GT_S52_LINK_CHANGE_PORT18,
    GT_S52_LINK_CHANGE_PORT19,
    GT_S52_LINK_CHANGE_PORT20,
    GT_S52_LINK_CHANGE_PORT21,
    GT_S52_LINK_CHANGE_PORT22,
    GT_S52_LINK_CHANGE_PORT23,
    GT_S52_AN_COMPLETE_PORT12,
    GT_S52_AN_COMPLETE_PORT13,
    GT_S52_AN_COMPLETE_PORT14,
    GT_S52_AN_COMPLETE_PORT15,
    GT_S52_AN_COMPLETE_PORT16,
    GT_S52_AN_COMPLETE_PORT17,
    GT_S52_AN_COMPLETE_PORT18,
    GT_S52_AN_COMPLETE_PORT19,
    GT_S52_AN_COMPLETE_PORT20,
    GT_S52_AN_COMPLETE_PORT21,
    GT_S52_AN_COMPLETE_PORT22,
    GT_S52_AN_COMPLETE_PORT23,
    GT_S52_MAC2_GOP2_RES_25,
    GT_S52_MAC2_GOP2_RES_26,
    GT_S52_MAC2_GOP2_RES_27,
    GT_S52_MAC2_GOP2_RES_28,
    GT_S52_MAC2_GOP2_RES_29,
    GT_S52_MAC2_GOP2_RES_30,
    GT_S52_MAC2_GOP2_RES_31,

    /* GOP 3                                */
    /* Indexes 288 - 319                    */
    GT_S52_MAC2_GOP3_RES_0,
    GT_S52_LINK_CHANGE_PORT24,
    GT_S52_LINK_CHANGE_PORT25,
    GT_S52_LINK_CHANGE_PORT26,
    GT_S52_LINK_CHANGE_PORT27,
    GT_S52_LINK_CHANGE_PORT28,
    GT_S52_LINK_CHANGE_PORT29,
    GT_S52_LINK_CHANGE_PORT30,
    GT_S52_LINK_CHANGE_PORT31,
    GT_S52_LINK_CHANGE_PORT32,
    GT_S52_LINK_CHANGE_PORT33,
    GT_S52_LINK_CHANGE_PORT34,
    GT_S52_LINK_CHANGE_PORT35,
    GT_S52_AN_COMPLETE_PORT24,
    GT_S52_AN_COMPLETE_PORT25,
    GT_S52_AN_COMPLETE_PORT26,
    GT_S52_AN_COMPLETE_PORT27,
    GT_S52_AN_COMPLETE_PORT28,
    GT_S52_AN_COMPLETE_PORT29,
    GT_S52_AN_COMPLETE_PORT30,
    GT_S52_AN_COMPLETE_PORT31,
    GT_S52_AN_COMPLETE_PORT32,
    GT_S52_AN_COMPLETE_PORT33,
    GT_S52_AN_COMPLETE_PORT34,
    GT_S52_AN_COMPLETE_PORT35,
    GT_S52_MAC2_GOP3_RES_25,
    GT_S52_MAC2_GOP3_RES_26,
    GT_S52_MAC2_GOP3_RES_27,
    GT_S52_MAC2_GOP3_RES_28,
    GT_S52_MAC2_GOP3_RES_29,
    GT_S52_MAC2_GOP3_RES_30,
    GT_S52_MAC2_GOP3_RES_31,

    /* GOP 4                                */
    /* Indexes 320 - 351                    */
    GT_S52_MAC2_GOP4_RES_0,
    GT_S52_LINK_CHANGE_PORT36,
    GT_S52_LINK_CHANGE_PORT37,
    GT_S52_LINK_CHANGE_PORT38,
    GT_S52_LINK_CHANGE_PORT39,
    GT_S52_LINK_CHANGE_PORT40,
    GT_S52_LINK_CHANGE_PORT41,
    GT_S52_LINK_CHANGE_PORT42,
    GT_S52_LINK_CHANGE_PORT43,
    GT_S52_LINK_CHANGE_PORT44,
    GT_S52_LINK_CHANGE_PORT45,
    GT_S52_LINK_CHANGE_PORT46,
    GT_S52_LINK_CHANGE_PORT47,
    GT_S52_AN_COMPLETE_PORT36,
    GT_S52_AN_COMPLETE_PORT37,
    GT_S52_AN_COMPLETE_PORT38,
    GT_S52_AN_COMPLETE_PORT39,
    GT_S52_AN_COMPLETE_PORT40,
    GT_S52_AN_COMPLETE_PORT41,
    GT_S52_AN_COMPLETE_PORT42,
    GT_S52_AN_COMPLETE_PORT43,
    GT_S52_AN_COMPLETE_PORT44,
    GT_S52_AN_COMPLETE_PORT45,
    GT_S52_AN_COMPLETE_PORT46,
    GT_S52_AN_COMPLETE_PORT47,
    GT_S52_MAC2_GOP4_RES_25,
    GT_S52_MAC2_GOP4_RES_26,
    GT_S52_MAC2_GOP4_RES_27,
    GT_S52_MAC2_GOP4_RES_28,
    GT_S52_MAC2_GOP4_RES_29,
    GT_S52_MAC2_GOP4_RES_30,
    GT_S52_MAC2_GOP4_RES_31,


    /* Transmit Queues related interrupts   */
    /* Cause 0                              */
    /* Indexes 352 - 383                    */
    GT_S52_TXQ_RES_0,
    GT_S52_PORT0_WD_EXPIRED,
    GT_S52_PORT1_WD_EXPIRED,
    GT_S52_PORT2_WD_EXPIRED,
    GT_S52_PORT3_WD_EXPIRED,
    GT_S52_PORT4_WD_EXPIRED,
    GT_S52_PORT5_WD_EXPIRED,
    GT_S52_PORT6_WD_EXPIRED,
    GT_S52_PORT7_WD_EXPIRED,
    GT_S52_PORT8_WD_EXPIRED,
    GT_S52_PORT9_WD_EXPIRED,
    GT_S52_PORT0_FLUSH_OCCURS,
    GT_S52_PORT1_FLUSH_OCCURS,
    GT_S52_PORT2_FLUSH_OCCURS,
    GT_S52_PORT3_FLUSH_OCCURS,
    GT_S52_PORT4_FLUSH_OCCURS,
    GT_S52_PORT5_FLUSH_OCCURS,
    GT_S52_PORT6_FLUSH_OCCURS,
    GT_S52_PORT7_FLUSH_OCCURS,
    GT_S52_PORT8_FLUSH_OCCURS,
    GT_S52_PORT9_FLUSH_OCCURS,
    GT_S52_MG_FLUSH_OCCURS,
    GT_S52_LINK_LIST_ECC_ERR_HI,
    GT_S52_LINK_LIST_ECC_ERR_LO,
    GT_S52_MLL_PARITY_ERR,
    GT_S52_MG_READ_ERR,
    GT_S52_TXQ_RES_26,
    GT_S52_TXQ_RES_27,
    GT_S52_TXQ_RES_28,
    GT_S52_TXQ_RES_29,
    GT_S52_TXQ_RES_30,
    GT_S52_TXQ_RES_31,

    /* Cause 1                             */
    /* Indexes 384 - 415                   */
    GT_S52_TXQ1_RES_0,
    GT_S52_PORT10_WD_EXPIRED,
    GT_S52_PORT11_WD_EXPIRED,
    GT_S52_PORT12_WD_EXPIRED,
    GT_S52_PORT13_WD_EXPIRED,
    GT_S52_PORT14_WD_EXPIRED,
    GT_S52_PORT15_WD_EXPIRED,
    GT_S52_PORT16_WD_EXPIRED,
    GT_S52_PORT17_WD_EXPIRED,
    GT_S52_PORT18_WD_EXPIRED,
    GT_S52_PORT19_WD_EXPIRED,
    GT_S52_PORT20_WD_EXPIRED,
    GT_S52_PORT21_WD_EXPIRED,
    GT_S52_PORT22_WD_EXPIRED,
    GT_S52_PORT23_WD_EXPIRED,
    GT_S52_PORT24_WD_EXPIRED,
    GT_S52_PORT10_FLUSH_OCCURS,
    GT_S52_PORT11_FLUSH_OCCURS,
    GT_S52_PORT12_FLUSH_OCCURS,
    GT_S52_PORT13_FLUSH_OCCURS,
    GT_S52_PORT14_FLUSH_OCCURS,
    GT_S52_PORT15_FLUSH_OCCURS,
    GT_S52_PORT16_FLUSH_OCCURS,
    GT_S52_PORT17_FLUSH_OCCURS,
    GT_S52_PORT18_FLUSH_OCCURS,
    GT_S52_PORT19_FLUSH_OCCURS,
    GT_S52_PORT20_FLUSH_OCCURS,
    GT_S52_PORT21_FLUSH_OCCURS,
    GT_S52_PORT22_FLUSH_OCCURS,
    GT_S52_PORT23_FLUSH_OCCURS,
    GT_S52_PORT24_FLUSH_OCCURS,
    GT_S52_TXQ1_RES_31,

    /* Cause 2                             */
    /* Indexes 416 - 447                   */
    GT_S52_TXQ2_RES_0,
    GT_S52_PORT25_WD_EXPIRED,
    GT_S52_PORT26_WD_EXPIRED,
    GT_S52_PORT27_WD_EXPIRED,
    GT_S52_PORT28_WD_EXPIRED,
    GT_S52_PORT29_WD_EXPIRED,
    GT_S52_PORT30_WD_EXPIRED,
    GT_S52_PORT31_WD_EXPIRED,
    GT_S52_PORT32_WD_EXPIRED,
    GT_S52_PORT33_WD_EXPIRED,
    GT_S52_PORT34_WD_EXPIRED,
    GT_S52_PORT35_WD_EXPIRED,
    GT_S52_PORT36_WD_EXPIRED,
    GT_S52_PORT37_WD_EXPIRED,
    GT_S52_PORT38_WD_EXPIRED,
    GT_S52_PORT39_WD_EXPIRED,
    GT_S52_PORT25_FLUSH_OCCURS,
    GT_S52_PORT26_FLUSH_OCCURS,
    GT_S52_PORT27_FLUSH_OCCURS,
    GT_S52_PORT28_FLUSH_OCCURS,
    GT_S52_PORT29_FLUSH_OCCURS,
    GT_S52_PORT30_FLUSH_OCCURS,
    GT_S52_PORT31_FLUSH_OCCURS,
    GT_S52_PORT32_FLUSH_OCCURS,
    GT_S52_PORT33_FLUSH_OCCURS,
    GT_S52_PORT34_FLUSH_OCCURS,
    GT_S52_PORT35_FLUSH_OCCURS,
    GT_S52_PORT36_FLUSH_OCCURS,
    GT_S52_PORT37_FLUSH_OCCURS,
    GT_S52_PORT38_FLUSH_OCCURS,
    GT_S52_PORT39_FLUSH_OCCURS,
    GT_S52_TXQ2_RES_31,

    /* Cause 3                             */
    /* Indexes 448 - 479                   */
    GT_S52_TXQ3_RES_0,
    GT_S52_PORT40_WD_EXPIRED,
    GT_S52_PORT41_WD_EXPIRED,
    GT_S52_PORT42_WD_EXPIRED,
    GT_S52_PORT43_WD_EXPIRED,
    GT_S52_PORT44_WD_EXPIRED,
    GT_S52_PORT45_WD_EXPIRED,
    GT_S52_PORT46_WD_EXPIRED,
    GT_S52_PORT47_WD_EXPIRED,
    GT_S52_PORT48_WD_EXPIRED,
    GT_S52_PORT49_WD_EXPIRED,
    GT_S52_PORT50_WD_EXPIRED,
    GT_S52_PORT51_WD_EXPIRED,
    GT_S52_PORT52_WD_EXPIRED,
    GT_S52_PORT40_FLUSH_OCCURS,
    GT_S52_PORT41_FLUSH_OCCURS,
    GT_S52_PORT42_FLUSH_OCCURS,
    GT_S52_PORT43_FLUSH_OCCURS,
    GT_S52_PORT44_FLUSH_OCCURS,
    GT_S52_PORT45_FLUSH_OCCURS,
    GT_S52_PORT46_FLUSH_OCCURS,
    GT_S52_PORT47_FLUSH_OCCURS,
    GT_S52_PORT48_FLUSH_OCCURS,
    GT_S52_PORT49_FLUSH_OCCURS,
    GT_S52_PORT50_FLUSH_OCCURS,
    GT_S52_PORT51_FLUSH_OCCURS,
    GT_S52_PORT52_FLUSH_OCCURS,
    GT_S52_MC_FIFO_OVERRUN,
    GT_S52_TOTAL_DESC_UNDERFLOW,
    GT_S52_TOTAL_DESC_OVERFLOW,
    GT_S52_SNIFF_DESC_DROP,
    GT_S52_MC_FIFO_FULL,

    /* Cause 4                             */
    /* Indexes 480 - 511                   */
    GT_S52_TXQ4_RES_0,
    GT_S52_PORT0_RED,
    GT_S52_PORT1_RED,
    GT_S52_PORT2_RED,
    GT_S52_PORT3_RED,
    GT_S52_PORT4_RED,
    GT_S52_PORT5_RED,
    GT_S52_PORT6_RED,
    GT_S52_PORT7_RED,
    GT_S52_PORT8_RED,
    GT_S52_PORT9_RED,
    GT_S52_PORT10_RED,
    GT_S52_PORT11_RED,
    GT_S52_PORT12_RED,
    GT_S52_PORT13_RED,
    GT_S52_PORT14_RED,
    GT_S52_PORT15_RED,
    GT_S52_PORT16_RED,
    GT_S52_PORT17_RED,
    GT_S52_PORT18_RED,
    GT_S52_PORT19_RED,
    GT_S52_PORT20_RED,
    GT_S52_PORT21_RED,
    GT_S52_PORT22_RED,
    GT_S52_PORT23_RED,
    GT_S52_PORT24_RED,
    GT_S52_PORT25_RED,
    GT_S52_PORT26_RED,
    GT_S52_PORT27_RED,
    GT_S52_PORT28_RED,
    GT_S52_PORT29_RED,
    GT_S52_PORT30_RED,

    /* Cause 5                             */
    /* Indexes 512 - 543                   */
    GT_S52_TXQ5_RES_0,
    GT_S52_PORT31_RED,
    GT_S52_PORT32_RED,
    GT_S52_PORT33_RED,
    GT_S52_PORT34_RED,
    GT_S52_PORT35_RED,
    GT_S52_PORT36_RED,
    GT_S52_PORT37_RED,
    GT_S52_PORT38_RED,
    GT_S52_PORT39_RED,
    GT_S52_PORT40_RED,
    GT_S52_PORT41_RED,
    GT_S52_PORT42_RED,
    GT_S52_PORT43_RED,
    GT_S52_PORT44_RED,
    GT_S52_PORT45_RED,
    GT_S52_PORT46_RED,
    GT_S52_PORT47_RED,
    GT_S52_PORT48_RED,
    GT_S52_PORT49_RED,
    GT_S52_PORT50_RED,
    GT_S52_PORT51_RED,
    GT_S52_PORT52_RED,
    GT_S52_CPU_RED,
    GT_S52_TXQ5_RES_24,
    GT_S52_TXQ5_RES_25,
    GT_S52_TXQ5_RES_26,
    GT_S52_TXQ5_RES_27,
    GT_S52_TXQ5_RES_28,
    GT_S52_TXQ5_RES_29,
    GT_S52_TXQ5_RES_30,
    GT_S52_TXQ5_RES_31,

    /* Miscellaneous interrupts             */
    /* Indexes 544 - 575                    */
    GT_S52_MISC_RES_0,
    GT_S52_AUQ_PENDING,
    GT_S52_AU_QUEUE_FULL,
    GT_S52_MISC_RES_3,
    GT_S52_MISC_RES_4,
    GT_S52_AU_PROCESSED,
    GT_S52_C2C_W_FAR_END_UP,
    GT_S52_C2C_N_FAR_END_UP,
    GT_S52_C2C_DATA_ERR,
    GT_S52_MSG_TIME_OUT,
    GT_S52_ILLEGAL_ADDR,
    GT_S52_MISC_RES_11,
    GT_S52_MISC_RES_12,
    GT_S52_MISC_RES_13,
    GT_S52_MISC_RES_14,
    GT_S52_MISC_RES_15,
    GT_S52_MISC_RES_16,
    GT_S52_MISC_RES_17,
    GT_S52_MISC_RES_18,
    GT_S52_MISC_RES_19,
    GT_S52_MISC_RES_20,
    GT_S52_MISC_RES_21,
    GT_S52_MISC_RES_22,
    GT_S52_MISC_RES_23,
    GT_S52_MISC_RES_24,
    GT_S52_MISC_RES_25,
    GT_S52_MISC_RES_26,
    GT_S52_MISC_RES_27,
    GT_S52_MISC_RES_28,
    GT_S52_MISC_RES_29,
    GT_S52_MISC_RES_30,
    GT_S52_MISC_RES_31,


    /* Rx SDMA related interrupts           */
    /* Indexes 576 - 607                    */
    GT_S52_RX_RES_0,
    GT_S52_RX_RES_1,
    GT_S52_RX_BUFFER_QUEUE0,
    GT_S52_RX_BUFFER_QUEUE1,
    GT_S52_RX_BUFFER_QUEUE2,
    GT_S52_RX_BUFFER_QUEUE3,
    GT_S52_RX_BUFFER_QUEUE4,
    GT_S52_RX_BUFFER_QUEUE5,
    GT_S52_RX_BUFFER_QUEUE6,
    GT_S52_RX_BUFFER_QUEUE7,
    GT_S52_RX_RES_10,
    GT_S52_RX_ERR_QUEUE0,
    GT_S52_RX_ERR_QUEUE1,
    GT_S52_RX_ERR_QUEUE2,
    GT_S52_RX_ERR_QUEUE3,
    GT_S52_RX_ERR_QUEUE4,
    GT_S52_RX_ERR_QUEUE5,
    GT_S52_RX_ERR_QUEUE6,
    GT_S52_RX_ERR_QUEUE7,
    GT_S52_RX_RES_19,
    GT_S52_RX_RES_20,
    GT_S52_RX_RES_21,
    GT_S52_RX_RES_22,
    GT_S52_RX_RES_23,
    GT_S52_RX_RES_24,
    GT_S52_RX_RES_25,
    GT_S52_RX_RES_26,
    GT_S52_RX_RES_27,
    GT_S52_RX_RES_28,
    GT_S52_RX_RES_29,
    GT_S52_RX_RES_30,
    GT_S52_RX_RES_31,


    /* Tx SDMA related interrupts           */
    /* Indexes 608 - 639                    */
    GT_S52_TX_RES_0,
    GT_S52_TX_BUFFER_QUEUE0,
    GT_S52_TX_BUFFER_QUEUE1,
    GT_S52_TX_BUFFER_QUEUE2,
    GT_S52_TX_BUFFER_QUEUE3,
    GT_S52_TX_BUFFER_QUEUE4,
    GT_S52_TX_BUFFER_QUEUE5,
    GT_S52_TX_BUFFER_QUEUE6,
    GT_S52_TX_BUFFER_QUEUE7,
    GT_S52_TX_ERR_QUEUE0,
    GT_S52_TX_ERR_QUEUE1,
    GT_S52_TX_ERR_QUEUE2,
    GT_S52_TX_ERR_QUEUE3,
    GT_S52_TX_ERR_QUEUE4,
    GT_S52_TX_ERR_QUEUE5,
    GT_S52_TX_ERR_QUEUE6,
    GT_S52_TX_ERR_QUEUE7,
    GT_S52_TX_END_QUEUE0,
    GT_S52_TX_END_QUEUE1,
    GT_S52_TX_END_QUEUE2,
    GT_S52_TX_END_QUEUE3,
    GT_S52_TX_END_QUEUE4,
    GT_S52_TX_END_QUEUE5,
    GT_S52_TX_END_QUEUE6,
    GT_S52_TX_END_QUEUE7,
    GT_S52_TX_RES_25,
    GT_S52_TX_RES_26,
    GT_S52_TX_RES_27,
    GT_S52_TX_RES_28,
    GT_S52_TX_RES_29,
    GT_S52_TX_RES_30,
    GT_S52_TX_RES_31,

    /* MAC1 related interrupts.             */
    /* GOP 5                                */
    /* Indexes 640 - 671                    */
    GT_S52_MAC1_RES_0,
    GT_S52_MAC1_RES_1,
    GT_S52_MAC1_RES_2,
    GT_S52_MAC1_RES_3,
    GT_S52_MAC1_RES_4,
    GT_S52_MAC1_RES_5,
    GT_S52_MAC1_RES_6,
    GT_S52_TX_FIFO_UNDER_RUN_PORT0,
    GT_S52_TX_FIFO_UNDER_RUN_PORT1,
    GT_S52_TX_FIFO_UNDER_RUN_PORT2,
    GT_S52_TX_FIFO_UNDER_RUN_PORT3,
    GT_S52_TX_FIFO_UNDER_RUN_PORT4,
    GT_S52_TX_FIFO_UNDER_RUN_PORT5,
    GT_S52_TX_FIFO_UNDER_RUN_PORT6,
    GT_S52_TX_FIFO_UNDER_RUN_PORT7,
    GT_S52_TX_FIFO_UNDER_RUN_PORT8,
    GT_S52_TX_FIFO_UNDER_RUN_PORT9,
    GT_S52_TX_FIFO_UNDER_RUN_PORT10,
    GT_S52_TX_FIFO_UNDER_RUN_PORT11,
    GT_S52_RX_DROPPED_ON_FIFO_FULL_PORT0,
    GT_S52_RX_DROPPED_ON_FIFO_FULL_PORT1,
    GT_S52_RX_DROPPED_ON_FIFO_FULL_PORT2,
    GT_S52_RX_DROPPED_ON_FIFO_FULL_PORT3,
    GT_S52_RX_DROPPED_ON_FIFO_FULL_PORT4,
    GT_S52_RX_DROPPED_ON_FIFO_FULL_PORT5,
    GT_S52_RX_DROPPED_ON_FIFO_FULL_PORT6,
    GT_S52_RX_DROPPED_ON_FIFO_FULL_PORT7,
    GT_S52_RX_DROPPED_ON_FIFO_FULL_PORT8,
    GT_S52_RX_DROPPED_ON_FIFO_FULL_PORT9,
    GT_S52_RX_DROPPED_ON_FIFO_FULL_PORT10,
    GT_S52_RX_DROPPED_ON_FIFO_FULL_PORT11,
    GT_S52_MAC1_RES_31,

    /* GOP 6                                */
    /* Indexes 672 - 703                    */
    GT_S52_GOP6_RES_0,
    GT_S52_TX_FIFO_UNDER_RUN_PORT12,
    GT_S52_TX_FIFO_UNDER_RUN_PORT13,
    GT_S52_TX_FIFO_UNDER_RUN_PORT14,
    GT_S52_TX_FIFO_UNDER_RUN_PORT15,
    GT_S52_TX_FIFO_UNDER_RUN_PORT16,
    GT_S52_TX_FIFO_UNDER_RUN_PORT17,
    GT_S52_TX_FIFO_UNDER_RUN_PORT18,
    GT_S52_TX_FIFO_UNDER_RUN_PORT19,
    GT_S52_TX_FIFO_UNDER_RUN_PORT20,
    GT_S52_TX_FIFO_UNDER_RUN_PORT21,
    GT_S52_TX_FIFO_UNDER_RUN_PORT22,
    GT_S52_TX_FIFO_UNDER_RUN_PORT23,
    GT_S52_TX_FIFO_UNDER_RUN_PORT24,
    GT_S52_TX_FIFO_UNDER_RUN_PORT25,
    GT_S52_TX_FIFO_UNDER_RUN_PORT26,
    GT_S52_RX_DROPPED_ON_FIFO_FULL_PORT12,
    GT_S52_RX_DROPPED_ON_FIFO_FULL_PORT13,
    GT_S52_RX_DROPPED_ON_FIFO_FULL_PORT14,
    GT_S52_RX_DROPPED_ON_FIFO_FULL_PORT15,
    GT_S52_RX_DROPPED_ON_FIFO_FULL_PORT16,
    GT_S52_RX_DROPPED_ON_FIFO_FULL_PORT17,
    GT_S52_RX_DROPPED_ON_FIFO_FULL_PORT18,
    GT_S52_RX_DROPPED_ON_FIFO_FULL_PORT19,
    GT_S52_RX_DROPPED_ON_FIFO_FULL_PORT20,
    GT_S52_RX_DROPPED_ON_FIFO_FULL_PORT21,
    GT_S52_RX_DROPPED_ON_FIFO_FULL_PORT22,
    GT_S52_RX_DROPPED_ON_FIFO_FULL_PORT23,
    GT_S52_RX_DROPPED_ON_FIFO_FULL_PORT24,
    GT_S52_RX_DROPPED_ON_FIFO_FULL_PORT25,
    GT_S52_RX_DROPPED_ON_FIFO_FULL_PORT26,
    GT_S52_NOT_VALID_SEQN_PORT52,

    /* GOP 7                                */
    /* Indexes 704 - 735                    */
    GT_S52_GOP7_RES_0,
    GT_S52_TX_FIFO_UNDER_RUN_PORT27,
    GT_S52_TX_FIFO_UNDER_RUN_PORT28,
    GT_S52_TX_FIFO_UNDER_RUN_PORT29,
    GT_S52_TX_FIFO_UNDER_RUN_PORT30,
    GT_S52_TX_FIFO_UNDER_RUN_PORT31,
    GT_S52_TX_FIFO_UNDER_RUN_PORT32,
    GT_S52_TX_FIFO_UNDER_RUN_PORT33,
    GT_S52_TX_FIFO_UNDER_RUN_PORT34,
    GT_S52_TX_FIFO_UNDER_RUN_PORT35,
    GT_S52_TX_FIFO_UNDER_RUN_PORT36,
    GT_S52_TX_FIFO_UNDER_RUN_PORT37,
    GT_S52_TX_FIFO_UNDER_RUN_PORT38,
    GT_S52_TX_FIFO_UNDER_RUN_PORT39,
    GT_S52_TX_FIFO_UNDER_RUN_PORT40,
    GT_S52_TX_FIFO_UNDER_RUN_PORT41,
    GT_S52_RX_DROPPED_ON_FIFO_FULL_PORT27,
    GT_S52_RX_DROPPED_ON_FIFO_FULL_PORT28,
    GT_S52_RX_DROPPED_ON_FIFO_FULL_PORT29,
    GT_S52_RX_DROPPED_ON_FIFO_FULL_PORT30,
    GT_S52_RX_DROPPED_ON_FIFO_FULL_PORT31,
    GT_S52_RX_DROPPED_ON_FIFO_FULL_PORT32,
    GT_S52_RX_DROPPED_ON_FIFO_FULL_PORT33,
    GT_S52_RX_DROPPED_ON_FIFO_FULL_PORT34,
    GT_S52_RX_DROPPED_ON_FIFO_FULL_PORT35,
    GT_S52_RX_DROPPED_ON_FIFO_FULL_PORT36,
    GT_S52_RX_DROPPED_ON_FIFO_FULL_PORT37,
    GT_S52_RX_DROPPED_ON_FIFO_FULL_PORT38,
    GT_S52_RX_DROPPED_ON_FIFO_FULL_PORT39,
    GT_S52_RX_DROPPED_ON_FIFO_FULL_PORT40,
    GT_S52_RX_DROPPED_ON_FIFO_FULL_PORT41,
    GT_S52_NOT_VALID_SEQN_PORT53,

    /* GOP 8                                */
    /* Indexes 736 - 767                    */
    GT_S52_GOP8_RES_0,
    GT_S52_TX_FIFO_UNDER_RUN_PORT42,
    GT_S52_TX_FIFO_UNDER_RUN_PORT43,
    GT_S52_TX_FIFO_UNDER_RUN_PORT44,
    GT_S52_TX_FIFO_UNDER_RUN_PORT45,
    GT_S52_TX_FIFO_UNDER_RUN_PORT46,
    GT_S52_TX_FIFO_UNDER_RUN_PORT47,
    GT_S52_TX_FIFO_UNDER_RUN_PORT48,
    GT_S52_TX_FIFO_UNDER_RUN_PORT49,
    GT_S52_TX_FIFO_UNDER_RUN_PORT50,
    GT_S52_TX_FIFO_UNDER_RUN_PORT51,
    GT_S52_TX_FIFO_UNDER_RUN_PORT52,
    GT_S52_TX_FIFO_UNDER_RUN_PORT53,
    GT_S52_RX_DROPPED_ON_FIFO_FULL_PORT42,
    GT_S52_RX_DROPPED_ON_FIFO_FULL_PORT43,
    GT_S52_RX_DROPPED_ON_FIFO_FULL_PORT44,
    GT_S52_RX_DROPPED_ON_FIFO_FULL_PORT45,
    GT_S52_RX_DROPPED_ON_FIFO_FULL_PORT46,
    GT_S52_RX_DROPPED_ON_FIFO_FULL_PORT47,
    GT_S52_RX_DROPPED_ON_FIFO_FULL_PORT48,
    GT_S52_RX_DROPPED_ON_FIFO_FULL_PORT49,
    GT_S52_RX_DROPPED_ON_FIFO_FULL_PORT50,
    GT_S52_RX_DROPPED_ON_FIFO_FULL_PORT51,
    GT_S52_RX_DROPPED_ON_FIFO_FULL_PORT52,
    GT_S52_RX_DROPPED_ON_FIFO_FULL_PORT53,
    GT_S52_IPG_TOO_SMALL_PORT0,
    GT_S52_IPG_TOO_SMALL_PORT1,
    GT_S52_IPG_TOO_SMALL_PORT2,
    GT_S52_IPG_TOO_SMALL_PORT3,
    GT_S52_IPG_TOO_SMALL_PORT4,
    GT_S52_IPG_TOO_SMALL_PORT5,
    GT_S52_IPG_TOO_SMALL_PORT6,

    /* GOP 9                                */
    /* Indexes 768 - 799                    */
    GT_S52_GOP9_RES_0,
    GT_S52_IPG_TOO_SMALL_PORT7,
    GT_S52_IPG_TOO_SMALL_PORT8,
    GT_S52_IPG_TOO_SMALL_PORT9,
    GT_S52_IPG_TOO_SMALL_PORT10,
    GT_S52_IPG_TOO_SMALL_PORT11,
    GT_S52_IPG_TOO_SMALL_PORT12,
    GT_S52_IPG_TOO_SMALL_PORT13,
    GT_S52_IPG_TOO_SMALL_PORT14,
    GT_S52_IPG_TOO_SMALL_PORT15,
    GT_S52_IPG_TOO_SMALL_PORT16,
    GT_S52_IPG_TOO_SMALL_PORT17,
    GT_S52_IPG_TOO_SMALL_PORT18,
    GT_S52_IPG_TOO_SMALL_PORT19,
    GT_S52_IPG_TOO_SMALL_PORT20,
    GT_S52_IPG_TOO_SMALL_PORT21,
    GT_S52_IPG_TOO_SMALL_PORT22,
    GT_S52_IPG_TOO_SMALL_PORT23,
    GT_S52_IPG_TOO_SMALL_PORT24,
    GT_S52_IPG_TOO_SMALL_PORT25,
    GT_S52_IPG_TOO_SMALL_PORT26,
    GT_S52_IPG_TOO_SMALL_PORT27,
    GT_S52_IPG_TOO_SMALL_PORT28,
    GT_S52_IPG_TOO_SMALL_PORT29,
    GT_S52_IPG_TOO_SMALL_PORT30,
    GT_S52_IPG_TOO_SMALL_PORT31,
    GT_S52_IPG_TOO_SMALL_PORT32,
    GT_S52_IPG_TOO_SMALL_PORT33,
    GT_S52_IPG_TOO_SMALL_PORT34,
    GT_S52_IPG_TOO_SMALL_PORT35,
    GT_S52_IPG_TOO_SMALL_PORT36,
    GT_S52_IPG_TOO_SMALL_PORT37,

    /* GOP 10                               */
    /* Indexes 800 - 831                    */
    GT_S52_GOP10_RES_0,
    GT_S52_IPG_TOO_SMALL_PORT38,
    GT_S52_IPG_TOO_SMALL_PORT39,
    GT_S52_IPG_TOO_SMALL_PORT40,
    GT_S52_IPG_TOO_SMALL_PORT41,
    GT_S52_IPG_TOO_SMALL_PORT42,
    GT_S52_IPG_TOO_SMALL_PORT43,
    GT_S52_IPG_TOO_SMALL_PORT44,
    GT_S52_IPG_TOO_SMALL_PORT45,
    GT_S52_IPG_TOO_SMALL_PORT46,
    GT_S52_IPG_TOO_SMALL_PORT47,
    GT_S52_NOT_VALID_SEQN_PORT0,
    GT_S52_NOT_VALID_SEQN_PORT1,
    GT_S52_NOT_VALID_SEQN_PORT2,
    GT_S52_NOT_VALID_SEQN_PORT3,
    GT_S52_NOT_VALID_SEQN_PORT4,
    GT_S52_NOT_VALID_SEQN_PORT5,
    GT_S52_NOT_VALID_SEQN_PORT6,
    GT_S52_NOT_VALID_SEQN_PORT7,
    GT_S52_NOT_VALID_SEQN_PORT8,
    GT_S52_NOT_VALID_SEQN_PORT9,
    GT_S52_NOT_VALID_SEQN_PORT10,
    GT_S52_NOT_VALID_SEQN_PORT11,
    GT_S52_NOT_VALID_SEQN_PORT12,
    GT_S52_NOT_VALID_SEQN_PORT13,
    GT_S52_NOT_VALID_SEQN_PORT14,
    GT_S52_NOT_VALID_SEQN_PORT15,
    GT_S52_NOT_VALID_SEQN_PORT16,
    GT_S52_NOT_VALID_SEQN_PORT17,
    GT_S52_NOT_VALID_SEQN_PORT18,
    GT_S52_NOT_VALID_SEQN_PORT19,
    GT_S52_NOT_VALID_SEQN_PORT20,

    /* GOP 11                               */
    /* Indexes 832 - 863                    */
    GT_S52_GOP11_RES_0,
    GT_S52_NOT_VALID_SEQN_PORT21,
    GT_S52_NOT_VALID_SEQN_PORT22,
    GT_S52_NOT_VALID_SEQN_PORT23,
    GT_S52_NOT_VALID_SEQN_PORT24,
    GT_S52_NOT_VALID_SEQN_PORT25,
    GT_S52_NOT_VALID_SEQN_PORT26,
    GT_S52_NOT_VALID_SEQN_PORT27,
    GT_S52_NOT_VALID_SEQN_PORT28,
    GT_S52_NOT_VALID_SEQN_PORT29,
    GT_S52_NOT_VALID_SEQN_PORT30,
    GT_S52_NOT_VALID_SEQN_PORT31,
    GT_S52_NOT_VALID_SEQN_PORT32,
    GT_S52_NOT_VALID_SEQN_PORT33,
    GT_S52_NOT_VALID_SEQN_PORT34,
    GT_S52_NOT_VALID_SEQN_PORT35,
    GT_S52_NOT_VALID_SEQN_PORT36,
    GT_S52_NOT_VALID_SEQN_PORT37,
    GT_S52_NOT_VALID_SEQN_PORT38,
    GT_S52_NOT_VALID_SEQN_PORT39,
    GT_S52_NOT_VALID_SEQN_PORT40,
    GT_S52_NOT_VALID_SEQN_PORT41,
    GT_S52_NOT_VALID_SEQN_PORT42,
    GT_S52_NOT_VALID_SEQN_PORT43,
    GT_S52_NOT_VALID_SEQN_PORT44,
    GT_S52_NOT_VALID_SEQN_PORT45,
    GT_S52_NOT_VALID_SEQN_PORT46,
    GT_S52_NOT_VALID_SEQN_PORT47,
    GT_S52_NOT_VALID_SEQN_PORT48,
    GT_S52_NOT_VALID_SEQN_PORT49,
    GT_S52_NOT_VALID_SEQN_PORT50,
    GT_S52_NOT_VALID_SEQN_PORT51,

    GT_S52_LAST_INT         /* should be always last in enum */

}GT_SAMBA_52_INT_CAUSE;
/*
 * Typedef: enum GT_INT_CAUSE_TYPE
 *
 * Description: Defines the different interrupt cause types that may be
 *              received.
 *
 * Fields:
 *      GT_TWIST12_INT_TYPE     - For Twist12 interrupts.
 *      GT_TWIST52_INT_TYPE     - For Twist52 interrupts.
 *      GT_TWISTD_12_INT_TYPE   - For TwistD_12 interrupts.
 *      GT_TWISTD_52_INT_TYPE   - For TwistD_52 interrupts.
 *      GT_TWISTD_XG_INT_TYPE   - For TwistD_XG interrupts.
 *      GT_SAMBA12_INT_TYPE     - For Samba12 interrupts.
 *      GT_SAMBA52_INT_TYPE     - For Samba52 interrupts.
 *      GT_SALSA12_INT_TYPE     - For Salsa12 interrupts.
 *      GT_SALSA16_INT_TYPE     - For Salsa16 interrupts.
 *      GT_SALSA24_INT_TYPE     - For Salsa24 interrupts.
 *
 */
typedef enum
{
    GT_TWIST12_INT_TYPE,
    GT_TWIST52_INT_TYPE,
    GT_TWISTD_12_INT_TYPE,
    GT_TWISTD_52_INT_TYPE,
    GT_TWISTD_XG_INT_TYPE,
    GT_SAMBA_12_INT_TYPE,
    GT_SAMBA_52_INT_TYPE,
    GT_SALSA_12_INT_TYPE,
    GT_SALSA_16_INT_TYPE,
    GT_SALSA_24_INT_TYPE
}GT_INT_CAUSE_TYPE;


/*
 * Typedef: struct GT_INT_CAUSE
 *
 * Description: Device interrupt cause bit information.
 *
 * Fields:
 *      intType     - Interrupt type according to the device it represents.
 *      intCause    - Interrupt cause bit, selected according to the intType
 *                    field.
 *                      - tw12IntCause  : Holds Twist12 interrupt cause bits.
 *                      - tw52IntCause  : Holds Twist52 interrupt cause bits.
 *
 */
typedef struct
{
    GT_INT_CAUSE_TYPE   intType;
    union
    {
        GT_TWIST12_INT_CAUSE        tw12IntCause;
        GT_TWIST52_INT_CAUSE        tw52IntCause;
        GT_TWISTD_12_INT_CAUSE      twD12IntCause;
        GT_TWISTD_52_INT_CAUSE      twD52IntCause;
        GT_TWISTD_XG_INT_CAUSE      twDxgIntCause;
        GT_SAMBA_12_INT_CAUSE       sm12IntCause;
        GT_SAMBA_52_INT_CAUSE       sm52IntCause;
        GT_SALSA_12_INT_CAUSE       sa12IntCause;
        GT_SALSA_16_INT_CAUSE       sa16IntCause;
        GT_SALSA_24_INT_CAUSE       sa24IntCause;
    }intCause;
}GT_INT_CAUSE;


#endif /* __tapiEventsCauseTypesh */

