

================================================================
== Vitis HLS Report for 'fp2inv503_mont_Pipeline_VITIS_LOOP_28_2'
================================================================
* Date:           Tue May 20 14:32:01 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.832 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       11|       11|  0.110 us|  0.110 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_28_2  |        9|        9|         3|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_236 = alloca i32 1" [src/generic/fp_generic.c:20->src/fpx.c:319]   --->   Operation 6 'alloca' 'i_236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln20 = store i4 0, i4 %i_236" [src/generic/fp_generic.c:20->src/fpx.c:319]   --->   Operation 7 'store' 'store_ln20' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc29.i"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = load i4 %i_236" [src/generic/fp_generic.c:29->src/fpx.c:319]   --->   Operation 9 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.73ns)   --->   "%icmp_ln28 = icmp_eq  i4 %i, i4 8" [src/generic/fp_generic.c:28->src/fpx.c:319]   --->   Operation 10 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (1.73ns)   --->   "%add_ln28 = add i4 %i, i4 1" [src/generic/fp_generic.c:28->src/fpx.c:319]   --->   Operation 11 'add' 'add_ln28' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i4 %i" [src/generic/fp_generic.c:29->src/fpx.c:319]   --->   Operation 12 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln29_36 = zext i3 %trunc_ln29" [src/generic/fp_generic.c:29->src/fpx.c:319]   --->   Operation 13 'zext' 'zext_ln29_36' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%t1_addr = getelementptr i64 %t1, i32 0, i32 %zext_ln29_36" [src/generic/fp_generic.c:29->src/fpx.c:319]   --->   Operation 14 'getelementptr' 't1_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (2.32ns)   --->   "%t1_load = load i3 %t1_addr" [src/generic/fp_generic.c:29->src/fpx.c:319]   --->   Operation 15 'load' 't1_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p503x2_1_addr = getelementptr i64 %p503x2_1, i32 0, i32 %zext_ln29_36" [src/generic/fp_generic.c:29->src/fpx.c:319]   --->   Operation 16 'getelementptr' 'p503x2_1_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (2.32ns)   --->   "%p503x2_1_load = load i3 %p503x2_1_addr" [src/generic/fp_generic.c:29->src/fpx.c:319]   --->   Operation 17 'load' 'p503x2_1_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8> <ROM>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln20 = store i4 %add_ln28, i4 %i_236" [src/generic/fp_generic.c:20->src/fpx.c:319]   --->   Operation 18 'store' 'store_ln20' <Predicate = (!icmp_ln28)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.83>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%carry = phi i1 %borrowReg, void %for.inc29.i.split, i1 0, void %newFuncRoot"   --->   Operation 19 'phi' 'carry' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %for.inc29.i.split, void %for.end31.i.exitStub" [src/generic/fp_generic.c:28->src/fpx.c:319]   --->   Operation 20 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/2] ( I:2.32ns O:2.32ns )   --->   "%t1_load = load i3 %t1_addr" [src/generic/fp_generic.c:29->src/fpx.c:319]   --->   Operation 21 'load' 't1_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 22 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p503x2_1_load = load i3 %p503x2_1_addr" [src/generic/fp_generic.c:29->src/fpx.c:319]   --->   Operation 22 'load' 'p503x2_1_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8> <ROM>
ST_2 : Operation 23 [1/1] (3.52ns)   --->   "%tempReg = sub i64 %t1_load, i64 %p503x2_1_load" [src/generic/fp_generic.c:29->src/fpx.c:319]   --->   Operation 23 'sub' 'tempReg' <Predicate = (!icmp_ln28)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln105 = xor i64 %p503x2_1_load, i64 %t1_load" [src/config.h:105->src/generic/fp_generic.c:29->src/fpx.c:319]   --->   Operation 24 'xor' 'xor_ln105' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln105_192 = xor i64 %p503x2_1_load, i64 %tempReg" [src/config.h:105->src/generic/fp_generic.c:29->src/fpx.c:319]   --->   Operation 25 'xor' 'xor_ln105_192' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%or_ln105 = or i64 %xor_ln105_192, i64 %xor_ln105" [src/config.h:105->src/generic/fp_generic.c:29->src/fpx.c:319]   --->   Operation 26 'or' 'or_ln105' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln105_193 = xor i64 %t1_load, i64 %or_ln105" [src/config.h:105->src/generic/fp_generic.c:29->src/fpx.c:319]   --->   Operation 27 'xor' 'xor_ln105_193' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_193, i32 63" [src/config.h:98->src/generic/fp_generic.c:29->src/fpx.c:319]   --->   Operation 28 'bitselect' 'tmp' <Predicate = (!icmp_ln28)> <Delay = 0.99>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%write_ln29 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %carry_276_out, i1 %carry" [src/generic/fp_generic.c:29->src/fpx.c:319]   --->   Operation 42 'write' 'write_ln29' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 43 'ret' 'ret_ln0' <Predicate = (icmp_ln28)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.09>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln20 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:20->src/fpx.c:319]   --->   Operation 29 'specpipeline' 'specpipeline_ln20' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%speclooptripcount_ln20 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/generic/fp_generic.c:20->src/fpx.c:319]   --->   Operation 30 'speclooptripcount' 'speclooptripcount_ln20' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [src/generic/fp_generic.c:28->src/fpx.c:319]   --->   Operation 31 'specloopname' 'specloopname_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (3.52ns)   --->   "%sub_ln95 = sub i64 0, i64 %tempReg" [src/config.h:95->src/config.h:100->src/generic/fp_generic.c:29->src/fpx.c:319]   --->   Operation 32 'sub' 'sub_ln95' <Predicate = (!icmp_ln28)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node borrowReg)   --->   "%or_ln95 = or i64 %tempReg, i64 %sub_ln95" [src/config.h:95->src/config.h:100->src/generic/fp_generic.c:29->src/fpx.c:319]   --->   Operation 33 'or' 'or_ln95' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node borrowReg)   --->   "%tmp_297 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln95, i32 63" [src/generic/fp_generic.c:29->src/fpx.c:319]   --->   Operation 34 'bitselect' 'tmp_297' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node borrowReg)   --->   "%xor_ln29 = xor i1 %tmp_297, i1 1" [src/generic/fp_generic.c:29->src/fpx.c:319]   --->   Operation 35 'xor' 'xor_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node borrowReg)   --->   "%and_ln29 = and i1 %carry, i1 %xor_ln29" [src/generic/fp_generic.c:29->src/fpx.c:319]   --->   Operation 36 'and' 'and_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.99ns) (out node of the LUT)   --->   "%borrowReg = or i1 %and_ln29, i1 %tmp" [src/generic/fp_generic.c:29->src/fpx.c:319]   --->   Operation 37 'or' 'borrowReg' <Predicate = (!icmp_ln28)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i1 %carry" [src/generic/fp_generic.c:29->src/fpx.c:319]   --->   Operation 38 'zext' 'zext_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (3.52ns)   --->   "%sub_ln29 = sub i64 %tempReg, i64 %zext_ln29" [src/generic/fp_generic.c:29->src/fpx.c:319]   --->   Operation 39 'sub' 'sub_ln29' <Predicate = (!icmp_ln28)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln29 = store i64 %sub_ln29, i3 %t1_addr" [src/generic/fp_generic.c:29->src/fpx.c:319]   --->   Operation 40 'store' 'store_ln29' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln28 = br void %for.inc29.i" [src/generic/fp_generic.c:28->src/fpx.c:319]   --->   Operation 41 'br' 'br_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.911ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln20', src/generic/fp_generic.c:20->src/fpx.c:319) of constant 0 on local variable 'i', src/generic/fp_generic.c:20->src/fpx.c:319 [5]  (1.588 ns)
	'load' operation 4 bit ('i', src/generic/fp_generic.c:29->src/fpx.c:319) on local variable 'i', src/generic/fp_generic.c:20->src/fpx.c:319 [9]  (0.000 ns)
	'add' operation 4 bit ('add_ln28', src/generic/fp_generic.c:28->src/fpx.c:319) [11]  (1.735 ns)
	'store' operation 0 bit ('store_ln20', src/generic/fp_generic.c:20->src/fpx.c:319) of variable 'add_ln28', src/generic/fp_generic.c:28->src/fpx.c:319 on local variable 'i', src/generic/fp_generic.c:20->src/fpx.c:319 [38]  (1.588 ns)

 <State 2>: 6.832ns
The critical path consists of the following:
	'load' operation 64 bit ('x', src/generic/fp_generic.c:29->src/fpx.c:319) on array 't1' [20]  (2.322 ns)
	'sub' operation 64 bit ('tempReg', src/generic/fp_generic.c:29->src/fpx.c:319) [23]  (3.520 ns)
	'xor' operation 64 bit ('xor_ln105_192', src/config.h:105->src/generic/fp_generic.c:29->src/fpx.c:319) [25]  (0.000 ns)
	'or' operation 64 bit ('or_ln105', src/config.h:105->src/generic/fp_generic.c:29->src/fpx.c:319) [26]  (0.000 ns)
	'xor' operation 64 bit ('xor_ln105_193', src/config.h:105->src/generic/fp_generic.c:29->src/fpx.c:319) [27]  (0.000 ns)
	blocking operation 0.99 ns on control path)

 <State 3>: 6.098ns
The critical path consists of the following:
	'sub' operation 64 bit ('sub_ln95', src/config.h:95->src/config.h:100->src/generic/fp_generic.c:29->src/fpx.c:319) [29]  (3.520 ns)
	'or' operation 64 bit ('or_ln95', src/config.h:95->src/config.h:100->src/generic/fp_generic.c:29->src/fpx.c:319) [30]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln29', src/generic/fp_generic.c:29->src/fpx.c:319) [32]  (0.000 ns)
	'and' operation 1 bit ('and_ln29', src/generic/fp_generic.c:29->src/fpx.c:319) [33]  (0.000 ns)
	'or' operation 1 bit ('borrowReg', src/generic/fp_generic.c:29->src/fpx.c:319) [34]  (0.990 ns)
	multiplexor before 'phi' operation 1 bit ('borrowReg') with incoming values : ('borrowReg', src/generic/fp_generic.c:29->src/fpx.c:319) [8]  (1.588 ns)
	'phi' operation 1 bit ('borrowReg') with incoming values : ('borrowReg', src/generic/fp_generic.c:29->src/fpx.c:319) [8]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
