m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/simulation/questa
vALU
Z1 !s110 1733484593
!i10b 1
!s100 4WRI`3EozePla>RdY7;d73
IaO@CbiVjfUNecFO<[_Dnd2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1731529829
8D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v
FD:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1733484593.000000
!s107 D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA|D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work {+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA}
Z7 tCvgOpt 0
n@a@l@u
vALU_OPER
Z8 !s110 1733484595
!i10b 1
!s100 NR`fVDcBjmhe8_6LhB5WL2
I]^>:C`jRdL[k>B[zLnQ9m0
R2
R0
Z9 w1732877068
8D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v
FD:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v
Z10 FD:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/opcodes.txt
L0 15
R3
r1
!s85 0
31
Z11 !s108 1733484595.000000
!s107 D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/opcodes.txt|D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA|D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v|
!i113 1
R5
R6
R7
n@a@l@u_@o@p@e@r
vBITWISEand2
R1
!i10b 1
!s100 QDY@mCHScQW:N8AmY>Um<0
I1G^@WThEV^H2P?kgl;Eli3
R2
R0
Z12 w1731838670
Z13 8D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/MUX_4x1.v
Z14 FD:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/MUX_4x1.v
L0 2
R3
r1
!s85 0
31
R4
Z15 !s107 D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/MUX_4x1.v|
Z16 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA|D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/MUX_4x1.v|
!i113 1
R5
R6
R7
n@b@i@t@w@i@s@eand2
vBITWISEand3
R1
!i10b 1
!s100 [dZhMP3GBi7jncQ2chkle2
I9hi7]IGC1C3Xd[2UGFlX^3
R2
R0
Z17 w1731787200
Z18 8D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/MUX_8x1.v
Z19 FD:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/MUX_8x1.v
L0 2
R3
r1
!s85 0
31
R4
Z20 !s107 D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/MUX_8x1.v|
Z21 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA|D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/MUX_8x1.v|
!i113 1
R5
R6
R7
n@b@i@t@w@i@s@eand3
vBranchDecision
R8
!i10b 1
!s100 O9J:7f3Eel::i9GkTzZPG3
I9`9]Nfdg0<QM3Oob8J]eS2
R2
R0
w1732824616
8D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/branchdecision.v
FD:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/branchdecision.v
L0 1
R3
r1
!s85 0
31
R11
!s107 D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/branchdecision.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA|D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/branchdecision.v|
!i113 1
R5
R6
R7
n@branch@decision
vBranchPredictor
Z22 !s110 1733484596
!i10b 1
!s100 F]EeA7O[J[f[bkZCof2=^2
IYUigzLgF_>HOjST`JJaN]1
R2
R0
w1733210728
8D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/branchpredictor.v
FD:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/branchpredictor.v
R10
L0 1
R3
r1
!s85 0
31
Z23 !s108 1733484596.000000
!s107 D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/opcodes.txt|D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/branchpredictor.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA|D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/branchpredictor.v|
!i113 1
R5
R6
R7
n@branch@predictor
vBranchResolver
R22
!i10b 1
!s100 KDBilnfZ4UjjaAI73i:871
I?TKS`gJ]=@aGIk1Oz_6IF3
R2
R0
w1733323993
8D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/branchresolver.v
FD:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/branchresolver.v
R10
L0 2
R3
r1
!s85 0
31
R23
!s107 D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/opcodes.txt|D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/branchresolver.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA|D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/branchresolver.v|
!i113 1
R5
R6
R7
n@branch@resolver
vcompare_equal
Z24 !s110 1733484594
!i10b 1
!s100 4dGogGScLX;=DE<3o?Xnc0
I]=<ozkKJX1lXHKlA6j1UJ3
R2
R0
w1732912997
8D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/CompareEqual.v
FD:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/CompareEqual.v
L0 2
R3
r1
!s85 0
31
Z25 !s108 1733484594.000000
!s107 D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/CompareEqual.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA|D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/CompareEqual.v|
!i113 1
R5
R6
R7
vcontrol_unit
R8
!i10b 1
!s100 Z0gEhZS;ac:9:caU65=`82
IGTAKKkcLZ<ee0l23jFlmi3
R2
R0
w1733340160
8D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/control_unit.v
FD:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/control_unit.v
R10
L0 2
R3
r1
!s85 0
31
R11
!s107 D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/opcodes.txt|D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/control_unit.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA|D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/control_unit.v|
!i113 1
R5
R6
R7
vCPU5STAGE
R24
!i10b 1
!s100 imf0EU0:4?KEnJ3F3adLi3
IJFYeI:iodURJo;f2@VF483
R2
R0
w1733404433
8D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/CPU5STAGE.v
FD:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/CPU5STAGE.v
L0 2
R3
r1
!s85 0
31
R25
!s107 D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/CPU5STAGE.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA|D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/CPU5STAGE.v|
!i113 1
R5
R6
R7
n@c@p@u5@s@t@a@g@e
vDataMemory_IP
R24
!i10b 1
!s100 aSIXV[LKJ`9h`Ro<MN@;F0
ILXeE37akZZSmd62f:ezfT1
R2
R0
w1733392560
8D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/DataMemory_IP.v
FD:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/DataMemory_IP.v
L0 40
R3
r1
!s85 0
31
R25
!s107 D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/DataMemory_IP.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA|D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/DataMemory_IP.v|
!i113 1
R5
R6
R7
n@data@memory_@i@p
vDM
R24
!i10b 1
!s100 Ua[A<>66EJHP7:cllUVA62
I1ADAKhk]2UE639SIU2]dM3
R2
R0
w1733415694
8D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/DM.v
FD:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/DM.v
L0 1
R3
r1
!s85 0
31
R25
!s107 D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/DM.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA|D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/DM.v|
!i113 1
R5
R6
R7
n@d@m
vEX_MEM_buffer
R24
!i10b 1
!s100 22L38[c6bNV]Eo?jXQ11b3
I>U?HW2`H?1d;C@a5k8zn`2
R2
R0
w1732875427
8D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/EX_MEM_buffer.v
FD:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/EX_MEM_buffer.v
L0 2
R3
r1
!s85 0
31
R25
!s107 D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/EX_MEM_buffer.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA|D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/EX_MEM_buffer.v|
!i113 1
R5
R6
R7
n@e@x_@m@e@m_buffer
vEX_stage
R8
!i10b 1
!s100 6NY8:dVf0HbhS3C?9^d2>0
I6^Z_9k9XJ7D24zRgo<IJ01
R2
R0
w1733405047
8D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/EX_stage.v
FD:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/EX_stage.v
R10
L0 1
R3
r1
!s85 0
31
R11
!s107 D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/opcodes.txt|D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/EX_stage.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA|D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/EX_stage.v|
!i113 1
R5
R6
R7
n@e@x_stage
vexception_detect_unit
R22
!i10b 1
!s100 [KPY4Y2C3IJIC<]n97;]]3
ILkzkAlFgnmB3B_Z<[0cgR0
R2
R0
w1733397077
8D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/exception_detect_unit.v
FD:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/exception_detect_unit.v
R10
L0 5
R3
r1
!s85 0
31
R11
!s107 D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/opcodes.txt|D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/exception_detect_unit.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA|D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/exception_detect_unit.v|
!i113 1
R5
R6
R7
vforwardA
R22
!i10b 1
!s100 `_TOagi=_9RV[1PX5ook[1
I>Uka=SVl8WR8WH2ghdDH82
R2
R0
w1733256124
8D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/forwarda.v
FD:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/forwarda.v
R10
L0 2
R3
r1
!s85 0
31
R23
!s107 D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/opcodes.txt|D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/forwarda.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA|D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/forwarda.v|
!i113 1
R5
R6
R7
nforward@a
vforwardB
R22
!i10b 1
!s100 JoBJ<fP>o@42VU;PiXW3z2
I3l0Hl=JT]S6W]YOim8L0V2
R2
R0
w1733411669
8D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/forwardb.v
FD:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/forwardb.v
R10
L0 2
R3
r1
!s85 0
31
R23
!s107 D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/opcodes.txt|D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/forwardb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA|D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/forwardb.v|
!i113 1
R5
R6
R7
nforward@b
vforwardC
R22
!i10b 1
!s100 TgdX];JF7bZfMRGTRYm6L0
Ib4PL3@_z;i==h16Wf`kgI0
R2
R0
w1733395014
8D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/forwardc.v
FD:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/forwardc.v
R10
L0 2
R3
r1
!s85 0
31
R23
!s107 D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/opcodes.txt|D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/forwardc.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA|D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/forwardc.v|
!i113 1
R5
R6
R7
nforward@c
vID_EX_buffer
R8
!i10b 1
!s100 hN[_TLGS;[P:c2=FV>Vd>0
Ih`X^e;D?`hmz0QaP?H`9_3
R2
R0
w1733404146
8D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ID_EX_buffer.v
FD:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ID_EX_buffer.v
R10
L0 2
R3
r1
!s85 0
31
R11
!s107 D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/opcodes.txt|D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ID_EX_buffer.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA|D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ID_EX_buffer.v|
!i113 1
R5
R6
R7
n@i@d_@e@x_buffer
vID_stage
R8
!i10b 1
!s100 ?2eg?<TWlN4dgQK15d4mQ0
I_H`9W3M1k_dA3d<<@Y]<?2
R2
R0
w1733413912
8D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ID_stage.v
FD:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ID_stage.v
R10
L0 2
R3
r1
!s85 0
31
R11
!s107 D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/opcodes.txt|D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ID_stage.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA|D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ID_stage.v|
!i113 1
R5
R6
R7
n@i@d_stage
vIF_ID_buffer
R8
!i10b 1
!s100 ;?<<:[DUkSK6>1TgJgO8G0
I`XLIKS0bD>b]Ll=E8A;ZV2
R2
R0
w1732877180
8D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/IF_ID_buffer.v
FD:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/IF_ID_buffer.v
R10
L0 1
R3
r1
!s85 0
31
R11
!s107 D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/opcodes.txt|D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/IF_ID_buffer.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA|D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/IF_ID_buffer.v|
!i113 1
R5
R6
R7
n@i@f_@i@d_buffer
vIF_stage
R24
!i10b 1
!s100 UYOg[XkMTD1BiKP1TSQ;F1
I[JagSTcH;0iSi5A]53KFM2
R2
R0
w1733393897
8D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/IF_stage.v
FD:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/IF_stage.v
L0 1
R3
r1
!s85 0
31
R25
!s107 D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/IF_stage.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA|D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/IF_stage.v|
!i113 1
R5
R6
R7
n@i@f_stage
vIM
R22
!i10b 1
!s100 dRDJM@<7aIciL^QBYZMDF1
IjCI<?EXJaa0VccS<lAWLQ2
R2
R0
w1733475509
8D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/IM.v
FD:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/IM.v
FD:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/IM_INIT.INIT
L0 1
R3
r1
!s85 0
31
R23
!s107 D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/IM_INIT.INIT|D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/IM.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA|D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/IM.v|
!i113 1
R5
R6
R7
n@i@m
vImmed_Gen_unit
R8
!i10b 1
!s100 ]R4CLc6C<l_9MdbYGa>k50
IaU`Nk0d<;blafH2WMUf823
R2
R0
w1733397632
8D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/Immed_Gen_unit.v
FD:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/Immed_Gen_unit.v
R10
L0 2
R3
r1
!s85 0
31
R11
!s107 D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/opcodes.txt|D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/Immed_Gen_unit.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA|D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/Immed_Gen_unit.v|
!i113 1
R5
R6
R7
n@immed_@gen_unit
vMEM_stage
R24
!i10b 1
!s100 neQCzb5zD_7`UY_T@6nO91
ImSa:WYFfA45z0[Y2;API70
R2
R0
w1732045842
8D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/MEM_stage.v
FD:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/MEM_stage.v
L0 3
R3
r1
!s85 0
31
R25
!s107 D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/MEM_stage.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA|D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/MEM_stage.v|
!i113 1
R5
R6
R7
n@m@e@m_stage
vMEM_WB_buffer
R8
!i10b 1
!s100 IPkGHWCO;G[_DRVZ@AhSR0
IHbnSYVMl02L8ZcMoF9^NP1
R2
R0
R9
8D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/MEM_WB_buffer.v
FD:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/MEM_WB_buffer.v
R10
L0 2
R3
r1
!s85 0
31
R11
!s107 D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/opcodes.txt|D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/MEM_WB_buffer.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA|D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/MEM_WB_buffer.v|
!i113 1
R5
R6
R7
n@m@e@m_@w@b_buffer
vMUX_4x1
R1
!i10b 1
!s100 eVA3iAcDa@MoiBbI`QkUe0
IkPZbfbIhA[dPZa3dSh76K3
R2
R0
R12
R13
R14
Z26 L0 11
R3
r1
!s85 0
31
R4
R15
R16
!i113 1
R5
R6
R7
n@m@u@x_4x1
vMUX_8x1
R1
!i10b 1
!s100 ea@bmG>3hd1<kg5gGd3V=0
Ii3EDKMG6F3QG[G4bC6Vlj1
R2
R0
R17
R18
R19
R26
R3
r1
!s85 0
31
R4
R20
R21
!i113 1
R5
R6
R7
n@m@u@x_8x1
vPC_register
R24
!i10b 1
!s100 QhlP]zHkOcXPbOIX=`;972
IC1a5_1_OL20Ih5TX@moAe0
R2
R0
w1732206548
8D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/PC_register.v
FD:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/PC_register.v
L0 2
R3
r1
!s85 0
31
R25
!s107 D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/PC_register.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA|D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/PC_register.v|
!i113 1
R5
R6
R7
n@p@c_register
vPL_CPU_sim
R22
!i10b 1
!s100 C2[O_[eh[gfMGOmP9CX[z0
IN8<Q8C5KX@UK5UBTd>0b=1
R2
R0
w1733476734
8D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/PL_CPU_sim.v
FD:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/PL_CPU_sim.v
L0 45
R3
r1
!s85 0
31
R23
!s107 D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/PL_CPU_sim.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA|D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/PL_CPU_sim.v|
!i113 1
R5
R6
R7
n@p@l_@c@p@u_sim
vREG_FILE
R24
!i10b 1
!s100 <oKIi@2R8`]OE7@F<_>mQ2
IbE9P@W:ITZEGNzOienVbI3
R2
R0
w1733404811
8D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/REG_FILE.v
FD:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/REG_FILE.v
L0 2
R3
r1
!s85 0
31
R4
!s107 D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/REG_FILE.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA|D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/REG_FILE.v|
!i113 1
R5
R6
R7
n@r@e@g_@f@i@l@e
vStallDetectionUnit
R22
!i10b 1
!s100 3N3_B13PXV6_FXg1lcAWb2
Ibl`228Io_2nnO1SbIQCF>2
R2
R0
w1733325782
8D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/stalldetectionunit.v
FD:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/stalldetectionunit.v
R10
L0 5
R3
r1
!s85 0
31
R23
!s107 D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/opcodes.txt|D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/stalldetectionunit.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA|D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/stalldetectionunit.v|
!i113 1
R5
R6
R7
n@stall@detection@unit
vWB_stage
R24
!i10b 1
!s100 n[GMz6Rhm5TiRU5K>N1RF0
I>9f_EHRAenH9^bjeFQQb70
R2
R0
w1732045938
8D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/WB_stage.v
FD:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/WB_stage.v
L0 3
R3
r1
!s85 0
31
R25
!s107 D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/WB_stage.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA|D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/WB_stage.v|
!i113 1
R5
R6
R7
n@w@b_stage
