0.6
2018.1
Apr  4 2018
19:30:32
C:/Users/hrish/Downloads/Wahl_Thesis_Haris_Student_Arbeit/ReRAM_On_FPGA/ReRAM_On_FPGA.sim/sim_1/behav/xsim/glbl.v,1522801934,verilog,,,,glbl,,,,,,,,
C:/Users/hrish/Downloads/Wahl_Thesis_Haris_Student_Arbeit/ReRAM_On_FPGA/ReRAM_On_FPGA.srcs/sim_1/new/tb_twin_range_sar_adc.v,1749486925,verilog,,,,tb_twin_range_sar_adc,,,,,,,,
C:/Users/hrish/Downloads/Wahl_Thesis_Haris_Student_Arbeit/ReRAM_On_FPGA/ReRAM_On_FPGA.srcs/sources_1/new/twin_range_sar_adc.v,1749486474,verilog,,C:/Users/hrish/Downloads/Wahl_Thesis_Haris_Student_Arbeit/ReRAM_On_FPGA/ReRAM_On_FPGA.srcs/sim_1/new/tb_twin_range_sar_adc.v,,twin_range_sar_adc,,,,,,,,
