{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1549683710208 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1549683710218 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 08 19:41:50 2019 " "Processing started: Fri Feb 08 19:41:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1549683710218 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549683710218 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2binaryadder -c lab2binaryadder " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2binaryadder -c lab2binaryadder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549683710218 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1549683711000 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1549683711000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2binaryadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab2binaryadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab2binaryadder-a " "Found design unit 1: lab2binaryadder-a" {  } { { "lab2binaryadder.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2/lab2binaryadder.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549683721441 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab2binaryadder " "Found entity 1: lab2binaryadder" {  } { { "lab2binaryadder.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2/lab2binaryadder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549683721441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549683721441 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab2binaryadder " "Elaborating entity \"lab2binaryadder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1549683721481 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW9 lab2binaryadder.vhd(26) " "VHDL Process Statement warning at lab2binaryadder.vhd(26): signal \"SW9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab2binaryadder.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2/lab2binaryadder.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549683721481 "|lab2binaryadder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "KEY1 lab2binaryadder.vhd(27) " "VHDL Process Statement warning at lab2binaryadder.vhd(27): signal \"KEY1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab2binaryadder.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2/lab2binaryadder.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549683721481 "|lab2binaryadder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "KEY0 lab2binaryadder.vhd(31) " "VHDL Process Statement warning at lab2binaryadder.vhd(31): signal \"KEY0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab2binaryadder.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2/lab2binaryadder.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549683721481 "|lab2binaryadder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "KEY1 lab2binaryadder.vhd(40) " "VHDL Process Statement warning at lab2binaryadder.vhd(40): signal \"KEY1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab2binaryadder.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2/lab2binaryadder.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549683721481 "|lab2binaryadder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "KEY0 lab2binaryadder.vhd(44) " "VHDL Process Statement warning at lab2binaryadder.vhd(44): signal \"KEY0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab2binaryadder.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2/lab2binaryadder.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549683721481 "|lab2binaryadder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp1 lab2binaryadder.vhd(24) " "VHDL Process Statement warning at lab2binaryadder.vhd(24): inferring latch(es) for signal or variable \"temp1\", which holds its previous value in one or more paths through the process" {  } { { "lab2binaryadder.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2/lab2binaryadder.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1549683721481 "|lab2binaryadder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp2 lab2binaryadder.vhd(24) " "VHDL Process Statement warning at lab2binaryadder.vhd(24): inferring latch(es) for signal or variable \"temp2\", which holds its previous value in one or more paths through the process" {  } { { "lab2binaryadder.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2/lab2binaryadder.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1549683721481 "|lab2binaryadder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[0\] lab2binaryadder.vhd(24) " "Inferred latch for \"temp2\[0\]\" at lab2binaryadder.vhd(24)" {  } { { "lab2binaryadder.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2/lab2binaryadder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549683721481 "|lab2binaryadder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[1\] lab2binaryadder.vhd(24) " "Inferred latch for \"temp2\[1\]\" at lab2binaryadder.vhd(24)" {  } { { "lab2binaryadder.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2/lab2binaryadder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549683721481 "|lab2binaryadder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[2\] lab2binaryadder.vhd(24) " "Inferred latch for \"temp2\[2\]\" at lab2binaryadder.vhd(24)" {  } { { "lab2binaryadder.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2/lab2binaryadder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549683721481 "|lab2binaryadder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[3\] lab2binaryadder.vhd(24) " "Inferred latch for \"temp2\[3\]\" at lab2binaryadder.vhd(24)" {  } { { "lab2binaryadder.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2/lab2binaryadder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549683721481 "|lab2binaryadder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[4\] lab2binaryadder.vhd(24) " "Inferred latch for \"temp2\[4\]\" at lab2binaryadder.vhd(24)" {  } { { "lab2binaryadder.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2/lab2binaryadder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549683721481 "|lab2binaryadder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[5\] lab2binaryadder.vhd(24) " "Inferred latch for \"temp2\[5\]\" at lab2binaryadder.vhd(24)" {  } { { "lab2binaryadder.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2/lab2binaryadder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549683721481 "|lab2binaryadder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[6\] lab2binaryadder.vhd(24) " "Inferred latch for \"temp2\[6\]\" at lab2binaryadder.vhd(24)" {  } { { "lab2binaryadder.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2/lab2binaryadder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549683721481 "|lab2binaryadder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[7\] lab2binaryadder.vhd(24) " "Inferred latch for \"temp2\[7\]\" at lab2binaryadder.vhd(24)" {  } { { "lab2binaryadder.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2/lab2binaryadder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549683721481 "|lab2binaryadder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp2\[8\] lab2binaryadder.vhd(24) " "Inferred latch for \"temp2\[8\]\" at lab2binaryadder.vhd(24)" {  } { { "lab2binaryadder.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2/lab2binaryadder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549683721481 "|lab2binaryadder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[0\] lab2binaryadder.vhd(24) " "Inferred latch for \"temp1\[0\]\" at lab2binaryadder.vhd(24)" {  } { { "lab2binaryadder.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2/lab2binaryadder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549683721481 "|lab2binaryadder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[1\] lab2binaryadder.vhd(24) " "Inferred latch for \"temp1\[1\]\" at lab2binaryadder.vhd(24)" {  } { { "lab2binaryadder.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2/lab2binaryadder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549683721481 "|lab2binaryadder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[2\] lab2binaryadder.vhd(24) " "Inferred latch for \"temp1\[2\]\" at lab2binaryadder.vhd(24)" {  } { { "lab2binaryadder.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2/lab2binaryadder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549683721481 "|lab2binaryadder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[3\] lab2binaryadder.vhd(24) " "Inferred latch for \"temp1\[3\]\" at lab2binaryadder.vhd(24)" {  } { { "lab2binaryadder.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2/lab2binaryadder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549683721481 "|lab2binaryadder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[4\] lab2binaryadder.vhd(24) " "Inferred latch for \"temp1\[4\]\" at lab2binaryadder.vhd(24)" {  } { { "lab2binaryadder.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2/lab2binaryadder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549683721481 "|lab2binaryadder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[5\] lab2binaryadder.vhd(24) " "Inferred latch for \"temp1\[5\]\" at lab2binaryadder.vhd(24)" {  } { { "lab2binaryadder.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2/lab2binaryadder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549683721481 "|lab2binaryadder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[6\] lab2binaryadder.vhd(24) " "Inferred latch for \"temp1\[6\]\" at lab2binaryadder.vhd(24)" {  } { { "lab2binaryadder.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2/lab2binaryadder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549683721481 "|lab2binaryadder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[7\] lab2binaryadder.vhd(24) " "Inferred latch for \"temp1\[7\]\" at lab2binaryadder.vhd(24)" {  } { { "lab2binaryadder.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2/lab2binaryadder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549683721481 "|lab2binaryadder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1\[8\] lab2binaryadder.vhd(24) " "Inferred latch for \"temp1\[8\]\" at lab2binaryadder.vhd(24)" {  } { { "lab2binaryadder.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2/lab2binaryadder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549683721481 "|lab2binaryadder"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1549683721951 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1549683722191 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549683722191 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "46 " "Implemented 46 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1549683722231 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1549683722231 ""} { "Info" "ICUT_CUT_TM_LCELLS" "26 " "Implemented 26 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1549683722231 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1549683722231 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549683722241 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 08 19:42:02 2019 " "Processing ended: Fri Feb 08 19:42:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549683722241 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549683722241 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549683722241 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1549683722241 ""}
