

================================================================
== Vitis HLS Report for 'dpu_func_Pipeline_FUNC_MATMUL_LOOP5'
================================================================
* Date:           Thu Dec 29 13:25:29 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.121 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       33|       39|  0.330 us|  0.390 us|   33|   39|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+
        |                            |          |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |          Instance          |  Module  |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_read_p1_fu_118          |read_p1   |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
        |grp_read_p2_fu_125          |read_p2   |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
        |grp_dpu_unit_fu_132         |dpu_unit  |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
        |call_ln258_write_p3_fu_144  |write_p3  |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        +----------------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- FUNC_MATMUL_LOOP5  |       31|       37|         7|          6|          1|  5 ~ 6|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       48|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        4|       13|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      233|    -|
|Register             |        -|     -|    24606|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|    24610|      294|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|        2|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+----------+---------+----+---+----+-----+
    |          Instance          |  Module  | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------+----------+---------+----+---+----+-----+
    |grp_read_p1_fu_118          |read_p1   |        0|   0|  2|   2|    0|
    |grp_read_p2_fu_125          |read_p2   |        0|   0|  2|   2|    0|
    |call_ln258_write_p3_fu_144  |write_p3  |        0|   0|  0|   9|    0|
    +----------------------------+----------+---------+----+---+----+-----+
    |Total                       |          |        0|   0|  4|  13|    0|
    +----------------------------+----------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+----+---+----+------------+------------+
    |         Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+----+---+----+------------+------------+
    |add_ln254_fu_224_p2            |         +|   0|  0|  14|           7|           7|
    |i_57_fu_216_p2                 |         +|   0|  0|  10|           3|           1|
    |ap_condition_255               |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op44_call_state5  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op45_call_state5  |       and|   0|  0|   2|           1|           1|
    |icmp_ln252_fu_210_p2           |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln256_fu_235_p2           |      icmp|   0|  0|   8|           3|           1|
    |ap_enable_pp0                  |       xor|   0|  0|   2|           1|           2|
    +-------------------------------+----------+----+---+----+------------+------------+
    |Total                          |          |   0|  0|  48|          20|          17|
    +-------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+------+-----------+
    |                  Name                 | LUT| Input Size| Bits | Total Bits|
    +---------------------------------------+----+-----------+------+-----------+
    |ap_NS_fsm                              |  37|          7|     1|          7|
    |ap_done_int                            |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter0                |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter0_reg            |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|     1|          2|
    |ap_sig_allocacmp_i_56                  |   9|          2|     3|          6|
    |ap_sig_allocacmp_this_3_15_out_load_1  |   9|          2|  8192|      16384|
    |grp_dpu_unit_fu_132_type_r             |  14|          3|     8|         24|
    |grp_load_fu_152_p1                     |  14|          3|  8192|      24576|
    |i_fu_78                                |   9|          2|     3|          6|
    |this_0_address0                        |  20|          4|     8|         32|
    |this_0_ce0                             |  20|          4|     1|          4|
    |this_0_we0                             |   9|          2|  1024|       2048|
    |this_1_15_out                          |  14|          3|  8192|      24576|
    |this_2_9_out                           |  14|          3|  8192|      24576|
    |this_3_15_out_o                        |  14|          3|  8192|      24576|
    |this_4_15_out_o                        |  14|          3|  8192|      24576|
    +---------------------------------------+----+-----------+------+-----------+
    |Total                                  | 233|         49| 50204|     141399|
    +---------------------------------------+----+-----------+------+-----------+

    * Register: 
    +-----------------------------------------+------+----+------+-----------+
    |                   Name                  |  FF  | LUT| Bits | Const Bits|
    +-----------------------------------------+------+----+------+-----------+
    |ap_CS_fsm                                |     6|   0|     6|          0|
    |ap_done_reg                              |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter0_reg              |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1                  |     1|   0|     1|          0|
    |call_ln258_write_p3_fu_144_ap_start_reg  |     1|   0|     1|          0|
    |call_ret_reg_317                         |  8192|   0|  8192|          0|
    |grp_read_p1_fu_118_ap_start_reg          |     1|   0|     1|          0|
    |grp_read_p2_fu_125_ap_start_reg          |     1|   0|     1|          0|
    |i_56_reg_297                             |     3|   0|     3|          0|
    |i_57_reg_308                             |     3|   0|     3|          0|
    |i_fu_78                                  |     3|   0|     3|          0|
    |icmp_ln252_reg_304                       |     1|   0|     1|          0|
    |icmp_ln256_reg_313                       |     1|   0|     1|          0|
    |reg_166                                  |  8192|   0|  8192|          0|
    |reg_170                                  |  8192|   0|  8192|          0|
    |zext_ln252_cast_reg_291                  |     7|   0|     8|          1|
    +-----------------------------------------+------+----+------+-----------+
    |Total                                    | 24606|   0| 24607|          1|
    +-----------------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+------+------------+-------------------------------------+--------------+
|            RTL Ports           | Dir | Bits |  Protocol  |            Source Object            |    C Type    |
+--------------------------------+-----+------+------------+-------------------------------------+--------------+
|ap_clk                          |   in|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_MATMUL_LOOP5|  return value|
|ap_rst                          |   in|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_MATMUL_LOOP5|  return value|
|ap_start                        |   in|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_MATMUL_LOOP5|  return value|
|ap_done                         |  out|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_MATMUL_LOOP5|  return value|
|ap_idle                         |  out|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_MATMUL_LOOP5|  return value|
|ap_ready                        |  out|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_MATMUL_LOOP5|  return value|
|grp_dpu_unit_fu_2908_p_din1     |  out|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_MATMUL_LOOP5|  return value|
|grp_dpu_unit_fu_2908_p_din2     |  out|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_MATMUL_LOOP5|  return value|
|grp_dpu_unit_fu_2908_p_din3     |  out|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_MATMUL_LOOP5|  return value|
|grp_dpu_unit_fu_2908_p_din4     |  out|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_MATMUL_LOOP5|  return value|
|grp_dpu_unit_fu_2908_p_din5     |  out|     8|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_MATMUL_LOOP5|  return value|
|grp_dpu_unit_fu_2908_p_dout0_0  |   in|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_MATMUL_LOOP5|  return value|
|grp_dpu_unit_fu_2908_p_dout0_1  |   in|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_MATMUL_LOOP5|  return value|
|grp_dpu_unit_fu_2908_p_ce       |  out|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_MATMUL_LOOP5|  return value|
|this_3_14                       |   in|  8192|     ap_none|                            this_3_14|        scalar|
|this_4_14                       |   in|  8192|     ap_none|                            this_4_14|        scalar|
|this_1_14                       |   in|  8192|     ap_none|                            this_1_14|        scalar|
|this_2_8                        |   in|  8192|     ap_none|                             this_2_8|        scalar|
|itr_cast                        |   in|     3|     ap_none|                             itr_cast|        scalar|
|this_0_address0                 |  out|     8|   ap_memory|                               this_0|         array|
|this_0_ce0                      |  out|     1|   ap_memory|                               this_0|         array|
|this_0_we0                      |  out|  1024|   ap_memory|                               this_0|         array|
|this_0_d0                       |  out|  8192|   ap_memory|                               this_0|         array|
|this_0_q0                       |   in|  8192|   ap_memory|                               this_0|         array|
|zext_ln252                      |   in|     7|     ap_none|                           zext_ln252|        scalar|
|this_3_15_out_i                 |   in|  8192|     ap_ovld|                        this_3_15_out|       pointer|
|this_3_15_out_o                 |  out|  8192|     ap_ovld|                        this_3_15_out|       pointer|
|this_3_15_out_o_ap_vld          |  out|     1|     ap_ovld|                        this_3_15_out|       pointer|
|this_4_15_out_i                 |   in|  8192|     ap_ovld|                        this_4_15_out|       pointer|
|this_4_15_out_o                 |  out|  8192|     ap_ovld|                        this_4_15_out|       pointer|
|this_4_15_out_o_ap_vld          |  out|     1|     ap_ovld|                        this_4_15_out|       pointer|
|this_1_15_out                   |  out|  8192|      ap_vld|                        this_1_15_out|       pointer|
|this_1_15_out_ap_vld            |  out|     1|      ap_vld|                        this_1_15_out|       pointer|
|this_2_9_out                    |  out|  8192|      ap_vld|                         this_2_9_out|       pointer|
|this_2_9_out_ap_vld             |  out|     1|      ap_vld|                         this_2_9_out|       pointer|
+--------------------------------+-----+------+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 6, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.56>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i8192 %this_0"   --->   Operation 11 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln252_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %zext_ln252"   --->   Operation 12 'read' 'zext_ln252_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%itr_cast_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %itr_cast"   --->   Operation 13 'read' 'itr_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%this_2_8_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_2_8"   --->   Operation 14 'read' 'this_2_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%this_1_14_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_1_14"   --->   Operation 15 'read' 'this_1_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%this_4_14_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_4_14"   --->   Operation 16 'read' 'this_4_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%this_3_14_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_3_14"   --->   Operation 17 'read' 'this_3_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln252_cast = zext i7 %zext_ln252_read"   --->   Operation 18 'zext' 'zext_ln252_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8192 %this_0, i64 666, i64 210, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.50ns)   --->   "%store_ln0 = store i8192 %this_3_14_read, i8192 %this_3_15_out"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.50>
ST_1 : Operation 21 [1/1] (0.50ns)   --->   "%store_ln0 = store i8192 %this_4_14_read, i8192 %this_4_15_out"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.50>
ST_1 : Operation 22 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %this_1_14_read, i8192 %this_1_15_out"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 23 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %this_2_8_read, i8192 %this_2_9_out"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 24 [1/1] (0.46ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body210"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i_56 = load i3 %i" [HLS_Final_vitis_src/dpu.cpp:252]   --->   Operation 26 'load' 'i_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.56ns)   --->   "%icmp_ln252 = icmp_eq  i3 %i_56, i3 %itr_cast_read" [HLS_Final_vitis_src/dpu.cpp:252]   --->   Operation 27 'icmp' 'icmp_ln252' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln252 = br i1 %icmp_ln252, void %for.body210.split, void %for.inc226.loopexit.exitStub" [HLS_Final_vitis_src/dpu.cpp:252]   --->   Operation 28 'br' 'br_ln252' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 29 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 6, i64 0"   --->   Operation 30 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.71ns)   --->   "%i_57 = add i3 %i_56, i3 1" [HLS_Final_vitis_src/dpu.cpp:252]   --->   Operation 31 'add' 'i_57' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln254 = zext i3 %i_56" [HLS_Final_vitis_src/dpu.cpp:254]   --->   Operation 32 'zext' 'zext_ln254' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.85ns)   --->   "%add_ln254 = add i7 %zext_ln254, i7 76" [HLS_Final_vitis_src/dpu.cpp:254]   --->   Operation 33 'add' 'add_ln254' <Predicate = (!icmp_ln252)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln254_1 = zext i7 %add_ln254" [HLS_Final_vitis_src/dpu.cpp:254]   --->   Operation 34 'zext' 'zext_ln254_1' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (1.29ns)   --->   "%call_ret = call i8192 @read_p1, i8192 %this_0, i8 %zext_ln254_1" [HLS_Final_vitis_src/dpu.cpp:254]   --->   Operation 35 'call' 'call_ret' <Predicate = (!icmp_ln252)> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 36 [1/1] (0.56ns)   --->   "%icmp_ln256 = icmp_eq  i3 %i_56, i3 0" [HLS_Final_vitis_src/dpu.cpp:256]   --->   Operation 36 'icmp' 'icmp_ln256' <Predicate = (!icmp_ln252)> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln256 = br i1 %icmp_ln256, void %if.else219, void %if.then218" [HLS_Final_vitis_src/dpu.cpp:256]   --->   Operation 37 'br' 'br_ln256' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 64 'ret' 'ret_ln0' <Predicate = (icmp_ln252)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.29>
ST_3 : Operation 38 [1/2] (1.29ns)   --->   "%call_ret = call i8192 @read_p1, i8192 %this_0, i8 %zext_ln254_1" [HLS_Final_vitis_src/dpu.cpp:254]   --->   Operation 38 'call' 'call_ret' <Predicate = (!icmp_ln252)> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.29>
ST_4 : Operation 39 [2/2] (1.29ns)   --->   "%call_ret15 = call i8192 @read_p2, i8192 %this_0, i8 %zext_ln252_cast" [HLS_Final_vitis_src/dpu.cpp:255]   --->   Operation 39 'call' 'call_ret15' <Predicate = (!icmp_ln252)> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 7.12>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln252 = specloopname void @_ssdm_op_SpecLoopName, void @empty_42" [HLS_Final_vitis_src/dpu.cpp:252]   --->   Operation 40 'specloopname' 'specloopname_ln252' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_5 : Operation 41 [1/2] (1.29ns)   --->   "%call_ret15 = call i8192 @read_p2, i8192 %this_0, i8 %zext_ln252_cast" [HLS_Final_vitis_src/dpu.cpp:255]   --->   Operation 41 'call' 'call_ret15' <Predicate = (!icmp_ln252)> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%this_4_15_out_load = load i8192 %this_4_15_out" [HLS_Final_vitis_src/dpu.cpp:256]   --->   Operation 42 'load' 'this_4_15_out_load' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%this_3_15_out_load = load i8192 %this_3_15_out" [HLS_Final_vitis_src/dpu.cpp:256]   --->   Operation 43 'load' 'this_3_15_out_load' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_5 : Operation 44 [2/2] (5.82ns)   --->   "%call_ret17 = call i16384 @dpu_unit, i8192 %call_ret, i8192 %call_ret15, i8192 %this_3_15_out_load, i8192 %this_4_15_out_load, i8 0" [HLS_Final_vitis_src/dpu.cpp:257]   --->   Operation 44 'call' 'call_ret17' <Predicate = (!icmp_ln252 & !icmp_ln256)> <Delay = 5.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 45 [2/2] (5.82ns)   --->   "%call_ret16 = call i16384 @dpu_unit, i8192 %call_ret, i8192 %call_ret15, i8192 %this_3_15_out_load, i8192 %this_4_15_out_load, i8 5" [HLS_Final_vitis_src/dpu.cpp:256]   --->   Operation 45 'call' 'call_ret16' <Predicate = (!icmp_ln252 & icmp_ln256)> <Delay = 5.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 46 [1/1] (0.46ns)   --->   "%store_ln252 = store i8192 %call_ret, i8192 %this_1_15_out" [HLS_Final_vitis_src/dpu.cpp:252]   --->   Operation 46 'store' 'store_ln252' <Predicate = (!icmp_ln252)> <Delay = 0.46>
ST_5 : Operation 47 [1/1] (0.46ns)   --->   "%store_ln252 = store i8192 %call_ret15, i8192 %this_2_9_out" [HLS_Final_vitis_src/dpu.cpp:252]   --->   Operation 47 'store' 'store_ln252' <Predicate = (!icmp_ln252)> <Delay = 0.46>
ST_5 : Operation 48 [1/1] (0.46ns)   --->   "%store_ln252 = store i3 %i_57, i3 %i" [HLS_Final_vitis_src/dpu.cpp:252]   --->   Operation 48 'store' 'store_ln252' <Predicate = (!icmp_ln252)> <Delay = 0.46>

State 6 <SV = 5> <Delay = 6.91>
ST_6 : Operation 49 [1/2] (6.91ns)   --->   "%call_ret17 = call i16384 @dpu_unit, i8192 %call_ret, i8192 %call_ret15, i8192 %this_3_15_out_load, i8192 %this_4_15_out_load, i8 0" [HLS_Final_vitis_src/dpu.cpp:257]   --->   Operation 49 'call' 'call_ret17' <Predicate = (!icmp_ln252 & !icmp_ln256)> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%this_3_ret1 = extractvalue i16384 %call_ret17" [HLS_Final_vitis_src/dpu.cpp:257]   --->   Operation 50 'extractvalue' 'this_3_ret1' <Predicate = (!icmp_ln252 & !icmp_ln256)> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%this_4_ret1 = extractvalue i16384 %call_ret17" [HLS_Final_vitis_src/dpu.cpp:257]   --->   Operation 51 'extractvalue' 'this_4_ret1' <Predicate = (!icmp_ln252 & !icmp_ln256)> <Delay = 0.00>
ST_6 : Operation 52 [1/2] (6.91ns)   --->   "%call_ret16 = call i16384 @dpu_unit, i8192 %call_ret, i8192 %call_ret15, i8192 %this_3_15_out_load, i8192 %this_4_15_out_load, i8 5" [HLS_Final_vitis_src/dpu.cpp:256]   --->   Operation 52 'call' 'call_ret16' <Predicate = (!icmp_ln252 & icmp_ln256)> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%this_3_ret = extractvalue i16384 %call_ret16" [HLS_Final_vitis_src/dpu.cpp:256]   --->   Operation 53 'extractvalue' 'this_3_ret' <Predicate = (!icmp_ln252 & icmp_ln256)> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%this_4_ret = extractvalue i16384 %call_ret16" [HLS_Final_vitis_src/dpu.cpp:256]   --->   Operation 54 'extractvalue' 'this_4_ret' <Predicate = (!icmp_ln252 & icmp_ln256)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.29>
ST_7 : Operation 55 [1/1] (0.50ns)   --->   "%store_ln257 = store i8192 %this_3_ret1, i8192 %this_3_15_out" [HLS_Final_vitis_src/dpu.cpp:257]   --->   Operation 55 'store' 'store_ln257' <Predicate = (!icmp_ln256)> <Delay = 0.50>
ST_7 : Operation 56 [1/1] (0.50ns)   --->   "%store_ln257 = store i8192 %this_4_ret1, i8192 %this_4_15_out" [HLS_Final_vitis_src/dpu.cpp:257]   --->   Operation 56 'store' 'store_ln257' <Predicate = (!icmp_ln256)> <Delay = 0.50>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc223"   --->   Operation 57 'br' 'br_ln0' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.50ns)   --->   "%store_ln256 = store i8192 %this_3_ret, i8192 %this_3_15_out" [HLS_Final_vitis_src/dpu.cpp:256]   --->   Operation 58 'store' 'store_ln256' <Predicate = (icmp_ln256)> <Delay = 0.50>
ST_7 : Operation 59 [1/1] (0.50ns)   --->   "%store_ln256 = store i8192 %this_4_ret, i8192 %this_4_15_out" [HLS_Final_vitis_src/dpu.cpp:256]   --->   Operation 59 'store' 'store_ln256' <Predicate = (icmp_ln256)> <Delay = 0.50>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln256 = br void %for.inc223" [HLS_Final_vitis_src/dpu.cpp:256]   --->   Operation 60 'br' 'br_ln256' <Predicate = (icmp_ln256)> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%this_3_15_out_load_1 = load i8192 %this_3_15_out" [HLS_Final_vitis_src/dpu.cpp:258]   --->   Operation 61 'load' 'this_3_15_out_load_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (1.29ns)   --->   "%call_ln258 = call void @write_p3, i8192 %this_0, i8192 %this_3_15_out_load_1, i8 %zext_ln252_cast" [HLS_Final_vitis_src/dpu.cpp:258]   --->   Operation 62 'call' 'call_ln258' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln252 = br void %for.body210" [HLS_Final_vitis_src/dpu.cpp:252]   --->   Operation 63 'br' 'br_ln252' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ this_3_14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_4_14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_1_14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_2_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ itr_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ zext_ln252]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_3_15_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ this_4_15_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ this_1_15_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ this_2_9_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                          (alloca                ) [ 01111100]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 00000000]
zext_ln252_read            (read                  ) [ 00000000]
itr_cast_read              (read                  ) [ 00000000]
this_2_8_read              (read                  ) [ 00000000]
this_1_14_read             (read                  ) [ 00000000]
this_4_14_read             (read                  ) [ 00000000]
this_3_14_read             (read                  ) [ 00000000]
zext_ln252_cast            (zext                  ) [ 01111111]
specmemcore_ln0            (specmemcore           ) [ 00000000]
store_ln0                  (store                 ) [ 00000000]
store_ln0                  (store                 ) [ 00000000]
store_ln0                  (store                 ) [ 00000000]
store_ln0                  (store                 ) [ 00000000]
store_ln0                  (store                 ) [ 00000000]
br_ln0                     (br                    ) [ 00000000]
i_56                       (load                  ) [ 00100000]
icmp_ln252                 (icmp                  ) [ 00111110]
br_ln252                   (br                    ) [ 00000000]
specpipeline_ln0           (specpipeline          ) [ 00000000]
speclooptripcount_ln0      (speclooptripcount     ) [ 00000000]
i_57                       (add                   ) [ 00011100]
zext_ln254                 (zext                  ) [ 00000000]
add_ln254                  (add                   ) [ 00000000]
zext_ln254_1               (zext                  ) [ 00000000]
icmp_ln256                 (icmp                  ) [ 01011111]
br_ln256                   (br                    ) [ 00000000]
call_ret                   (call                  ) [ 00001100]
specloopname_ln252         (specloopname          ) [ 00000000]
call_ret15                 (call                  ) [ 00000000]
this_4_15_out_load         (load                  ) [ 00000000]
this_3_15_out_load         (load                  ) [ 00000000]
store_ln252                (store                 ) [ 00000000]
store_ln252                (store                 ) [ 00000000]
store_ln252                (store                 ) [ 00000000]
call_ret17                 (call                  ) [ 00000000]
this_3_ret1                (extractvalue          ) [ 01000001]
this_4_ret1                (extractvalue          ) [ 01000001]
call_ret16                 (call                  ) [ 00000000]
this_3_ret                 (extractvalue          ) [ 01000001]
this_4_ret                 (extractvalue          ) [ 01000001]
store_ln257                (store                 ) [ 00000000]
store_ln257                (store                 ) [ 00000000]
br_ln0                     (br                    ) [ 00000000]
store_ln256                (store                 ) [ 00000000]
store_ln256                (store                 ) [ 00000000]
br_ln256                   (br                    ) [ 00000000]
this_3_15_out_load_1       (load                  ) [ 00000000]
call_ln258                 (call                  ) [ 00000000]
br_ln252                   (br                    ) [ 00000000]
ret_ln0                    (ret                   ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="this_3_14">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_3_14"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="this_4_14">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_4_14"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="this_1_14">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_1_14"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="this_2_8">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_2_8"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="itr_cast">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="itr_cast"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="this_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="zext_ln252">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln252"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="this_3_15_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_3_15_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="this_4_15_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_4_15_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="this_1_15_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_1_15_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="this_2_9_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_2_9_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8192"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_p1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_p2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpu_unit"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_p3"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="i_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="zext_ln252_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="7" slack="0"/>
<pin id="84" dir="0" index="1" bw="7" slack="0"/>
<pin id="85" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln252_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="itr_cast_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="3" slack="0"/>
<pin id="90" dir="0" index="1" bw="3" slack="0"/>
<pin id="91" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="itr_cast_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="this_2_8_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8192" slack="0"/>
<pin id="96" dir="0" index="1" bw="8192" slack="0"/>
<pin id="97" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_2_8_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="this_1_14_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8192" slack="0"/>
<pin id="102" dir="0" index="1" bw="8192" slack="0"/>
<pin id="103" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_1_14_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="this_4_14_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8192" slack="0"/>
<pin id="108" dir="0" index="1" bw="8192" slack="0"/>
<pin id="109" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_4_14_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="this_3_14_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8192" slack="0"/>
<pin id="114" dir="0" index="1" bw="8192" slack="0"/>
<pin id="115" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_3_14_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_read_p1_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8192" slack="0"/>
<pin id="120" dir="0" index="1" bw="8192" slack="0"/>
<pin id="121" dir="0" index="2" bw="7" slack="0"/>
<pin id="122" dir="1" index="3" bw="8192" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_read_p2_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="8192" slack="0"/>
<pin id="127" dir="0" index="1" bw="8192" slack="0"/>
<pin id="128" dir="0" index="2" bw="7" slack="3"/>
<pin id="129" dir="1" index="3" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret15/4 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_dpu_unit_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16384" slack="0"/>
<pin id="134" dir="0" index="1" bw="8192" slack="2"/>
<pin id="135" dir="0" index="2" bw="8192" slack="0"/>
<pin id="136" dir="0" index="3" bw="8192" slack="0"/>
<pin id="137" dir="0" index="4" bw="8192" slack="0"/>
<pin id="138" dir="0" index="5" bw="4" slack="0"/>
<pin id="139" dir="1" index="6" bw="16384" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret17/5 call_ret16/5 "/>
</bind>
</comp>

<comp id="144" class="1004" name="call_ln258_write_p3_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="8192" slack="0"/>
<pin id="147" dir="0" index="2" bw="8192" slack="0"/>
<pin id="148" dir="0" index="3" bw="7" slack="6"/>
<pin id="149" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln258/7 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_load_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8192" slack="0"/>
<pin id="154" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_3_15_out_load/5 this_3_15_out_load_1/7 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16384" slack="0"/>
<pin id="160" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="this_3_ret1/6 this_3_ret/6 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16384" slack="0"/>
<pin id="164" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="this_4_ret1/6 this_4_ret/6 "/>
</bind>
</comp>

<comp id="166" class="1005" name="reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8192" slack="1"/>
<pin id="168" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="this_3_ret1 this_3_ret "/>
</bind>
</comp>

<comp id="170" class="1005" name="reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8192" slack="1"/>
<pin id="172" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="this_4_ret1 this_4_ret "/>
</bind>
</comp>

<comp id="174" class="1004" name="zext_ln252_cast_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="7" slack="0"/>
<pin id="176" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln252_cast/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln0_store_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8192" slack="0"/>
<pin id="180" dir="0" index="1" bw="8192" slack="0"/>
<pin id="181" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln0_store_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8192" slack="0"/>
<pin id="186" dir="0" index="1" bw="8192" slack="0"/>
<pin id="187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln0_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8192" slack="0"/>
<pin id="192" dir="0" index="1" bw="8192" slack="0"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln0_store_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8192" slack="0"/>
<pin id="198" dir="0" index="1" bw="8192" slack="0"/>
<pin id="199" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln0_store_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="3" slack="0"/>
<pin id="205" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="i_56_load_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="3" slack="0"/>
<pin id="209" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_56/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="icmp_ln252_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="3" slack="0"/>
<pin id="212" dir="0" index="1" bw="3" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln252/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="i_57_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="3" slack="1"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_57/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="zext_ln254_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="3" slack="1"/>
<pin id="223" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln254/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="add_ln254_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="3" slack="0"/>
<pin id="226" dir="0" index="1" bw="7" slack="0"/>
<pin id="227" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln254/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="zext_ln254_1_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="7" slack="0"/>
<pin id="232" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln254_1/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="icmp_ln256_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="3" slack="1"/>
<pin id="237" dir="0" index="1" bw="3" slack="0"/>
<pin id="238" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln256/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="this_4_15_out_load_load_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8192" slack="0"/>
<pin id="242" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_4_15_out_load/5 "/>
</bind>
</comp>

<comp id="245" class="1004" name="store_ln252_store_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8192" slack="2"/>
<pin id="247" dir="0" index="1" bw="8192" slack="0"/>
<pin id="248" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln252/5 "/>
</bind>
</comp>

<comp id="250" class="1004" name="store_ln252_store_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8192" slack="0"/>
<pin id="252" dir="0" index="1" bw="8192" slack="0"/>
<pin id="253" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln252/5 "/>
</bind>
</comp>

<comp id="256" class="1004" name="store_ln252_store_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="3" slack="3"/>
<pin id="258" dir="0" index="1" bw="3" slack="4"/>
<pin id="259" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln252/5 "/>
</bind>
</comp>

<comp id="260" class="1004" name="store_ln257_store_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8192" slack="1"/>
<pin id="262" dir="0" index="1" bw="8192" slack="0"/>
<pin id="263" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln257/7 "/>
</bind>
</comp>

<comp id="266" class="1004" name="store_ln257_store_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8192" slack="1"/>
<pin id="268" dir="0" index="1" bw="8192" slack="0"/>
<pin id="269" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln257/7 "/>
</bind>
</comp>

<comp id="272" class="1004" name="store_ln256_store_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8192" slack="1"/>
<pin id="274" dir="0" index="1" bw="8192" slack="0"/>
<pin id="275" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln256/7 "/>
</bind>
</comp>

<comp id="278" class="1004" name="store_ln256_store_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8192" slack="1"/>
<pin id="280" dir="0" index="1" bw="8192" slack="0"/>
<pin id="281" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln256/7 "/>
</bind>
</comp>

<comp id="284" class="1005" name="i_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="3" slack="0"/>
<pin id="286" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="291" class="1005" name="zext_ln252_cast_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="8" slack="3"/>
<pin id="293" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln252_cast "/>
</bind>
</comp>

<comp id="297" class="1005" name="i_56_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="3" slack="1"/>
<pin id="299" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_56 "/>
</bind>
</comp>

<comp id="304" class="1005" name="icmp_ln252_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="1"/>
<pin id="306" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln252 "/>
</bind>
</comp>

<comp id="308" class="1005" name="i_57_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="3" slack="3"/>
<pin id="310" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="i_57 "/>
</bind>
</comp>

<comp id="313" class="1005" name="icmp_ln256_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="3"/>
<pin id="315" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln256 "/>
</bind>
</comp>

<comp id="317" class="1005" name="call_ret_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8192" slack="2"/>
<pin id="319" dir="1" index="1" bw="8192" slack="2"/>
</pin_list>
<bind>
<opset="call_ret "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="22" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="26" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="28" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="30" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="30" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="30" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="30" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="62" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="10" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="64" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="10" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="140"><net_src comp="70" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="141"><net_src comp="125" pin="3"/><net_sink comp="132" pin=2"/></net>

<net id="142"><net_src comp="72" pin="0"/><net_sink comp="132" pin=5"/></net>

<net id="143"><net_src comp="74" pin="0"/><net_sink comp="132" pin=5"/></net>

<net id="150"><net_src comp="76" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="10" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="14" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="132" pin=3"/></net>

<net id="157"><net_src comp="152" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="161"><net_src comp="132" pin="6"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="132" pin="6"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="158" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="162" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="82" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="112" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="14" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="106" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="16" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="100" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="18" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="94" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="20" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="40" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="214"><net_src comp="207" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="88" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="58" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="221" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="60" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="233"><net_src comp="224" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="239"><net_src comp="40" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="243"><net_src comp="16" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="132" pin=4"/></net>

<net id="249"><net_src comp="18" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="254"><net_src comp="125" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="20" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="264"><net_src comp="166" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="14" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="170" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="16" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="166" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="14" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="170" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="16" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="287"><net_src comp="78" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="289"><net_src comp="284" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="290"><net_src comp="284" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="294"><net_src comp="174" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="296"><net_src comp="291" pin="1"/><net_sink comp="144" pin=3"/></net>

<net id="300"><net_src comp="207" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="302"><net_src comp="297" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="303"><net_src comp="297" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="307"><net_src comp="210" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="216" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="316"><net_src comp="235" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="118" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="322"><net_src comp="317" pin="1"/><net_sink comp="245" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: this_0 | {7 }
	Port: this_3_15_out | {1 7 }
	Port: this_4_15_out | {1 7 }
	Port: this_1_15_out | {1 5 }
	Port: this_2_9_out | {1 5 }
 - Input state : 
	Port: dpu_func_Pipeline_FUNC_MATMUL_LOOP5 : this_3_14 | {1 }
	Port: dpu_func_Pipeline_FUNC_MATMUL_LOOP5 : this_4_14 | {1 }
	Port: dpu_func_Pipeline_FUNC_MATMUL_LOOP5 : this_1_14 | {1 }
	Port: dpu_func_Pipeline_FUNC_MATMUL_LOOP5 : this_2_8 | {1 }
	Port: dpu_func_Pipeline_FUNC_MATMUL_LOOP5 : itr_cast | {1 }
	Port: dpu_func_Pipeline_FUNC_MATMUL_LOOP5 : this_0 | {2 3 4 5 }
	Port: dpu_func_Pipeline_FUNC_MATMUL_LOOP5 : zext_ln252 | {1 }
	Port: dpu_func_Pipeline_FUNC_MATMUL_LOOP5 : this_3_15_out | {5 7 }
	Port: dpu_func_Pipeline_FUNC_MATMUL_LOOP5 : this_4_15_out | {5 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_56 : 1
		icmp_ln252 : 2
		br_ln252 : 3
	State 2
		add_ln254 : 1
		zext_ln254_1 : 2
		call_ret : 3
		br_ln256 : 1
	State 3
	State 4
	State 5
		call_ret17 : 1
		call_ret16 : 1
		store_ln252 : 1
	State 6
		this_3_ret1 : 1
		this_4_ret1 : 1
		this_3_ret : 1
		this_4_ret : 1
	State 7
		call_ln258 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|---------|
|          |     grp_read_p1_fu_118     |    0    |   0.46  |    8    |    9    |
|   call   |     grp_read_p2_fu_125     |    0    |   0.46  |    8    |    9    |
|          |     grp_dpu_unit_fu_132    |   768   |    0    |  57349  |  118398 |
|          | call_ln258_write_p3_fu_144 |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|    add   |         i_57_fu_216        |    0    |    0    |    0    |    10   |
|          |      add_ln254_fu_224      |    0    |    0    |    0    |    14   |
|----------|----------------------------|---------|---------|---------|---------|
|   icmp   |      icmp_ln252_fu_210     |    0    |    0    |    0    |    8    |
|          |      icmp_ln256_fu_235     |    0    |    0    |    0    |    8    |
|----------|----------------------------|---------|---------|---------|---------|
|          | zext_ln252_read_read_fu_82 |    0    |    0    |    0    |    0    |
|          |  itr_cast_read_read_fu_88  |    0    |    0    |    0    |    0    |
|   read   |  this_2_8_read_read_fu_94  |    0    |    0    |    0    |    0    |
|          | this_1_14_read_read_fu_100 |    0    |    0    |    0    |    0    |
|          | this_4_14_read_read_fu_106 |    0    |    0    |    0    |    0    |
|          | this_3_14_read_read_fu_112 |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|extractvalue|         grp_fu_158         |    0    |    0    |    0    |    0    |
|          |         grp_fu_162         |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|          |   zext_ln252_cast_fu_174   |    0    |    0    |    0    |    0    |
|   zext   |      zext_ln254_fu_221     |    0    |    0    |    0    |    0    |
|          |     zext_ln254_1_fu_230    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   Total  |                            |   768   |   0.92  |  57365  |  118456 |
|----------|----------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    call_ret_reg_317   |  8192  |
|      i_56_reg_297     |    3   |
|      i_57_reg_308     |    3   |
|       i_reg_284       |    3   |
|   icmp_ln252_reg_304  |    1   |
|   icmp_ln256_reg_313  |    1   |
|        reg_166        |  8192  |
|        reg_170        |  8192  |
|zext_ln252_cast_reg_291|    8   |
+-----------------------+--------+
|         Total         |  24595 |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  |
|---------------------|------|------|------|--------||---------|
| grp_dpu_unit_fu_132 |  p5  |   2  |   4  |    8   |
|---------------------|------|------|------|--------||---------|
|        Total        |      |      |      |    8   ||   0.46  |
|---------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   768  |    0   |  57365 | 118456 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    -   |
|  Register |    -   |    -   |  24595 |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   768  |    1   |  81960 | 118456 |
+-----------+--------+--------+--------+--------+
