VERILOG_SOURCES += $(WORKSHOPROOT)/rtl/FunctionUnit.v
TOPLEVEL=FunctionUnit
MODULE=FunctionUnitTester

include ../common/Makefile.sim