INFO: [VRFC 10-2263] Analyzing Verilog file "D:/general/University/VHDL/learn_timing/learn_timing.sim/sim_1/synth/timing/xsim/tb_timing_example_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timing_example
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "D:/general/University/VHDL/learn_timing/learn_timing.srcs/sim_1/new/main_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_timing_example'
