{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 02 15:37:28 2016 " "Info: Processing started: Tue Feb 02 15:37:28 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off adder -c adder --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off adder -c adder --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "button\[0\] led1_dp 12.486 ns Longest " "Info: Longest tpd from source pin \"button\[0\]\" to destination pin \"led1_dp\" is 12.486 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns button\[0\] 1 PIN PIN_AB15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AB15; Fanout = 1; PIN Node = 'button\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { button[0] } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-3/adder/top_level.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns button\[0\]~input 2 COMB IOIBUF_X26_Y0_N8 5 " "Info: 2: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = IOIBUF_X26_Y0_N8; Fanout = 5; COMB Node = 'button\[0\]~input'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.872 ns" { button[0] button[0]~input } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-3/adder/top_level.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.111 ns) + CELL(0.130 ns) 5.113 ns adder:U_ADDER\|carry\[5\]~3 3 COMB LCCOMB_X3_Y25_N30 1 " "Info: 3: + IC(4.111 ns) + CELL(0.130 ns) = 5.113 ns; Loc. = LCCOMB_X3_Y25_N30; Fanout = 1; COMB Node = 'adder:U_ADDER\|carry\[5\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.241 ns" { button[0]~input adder:U_ADDER|carry[5]~3 } "NODE_NAME" } } { "adder.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-3/adder/adder.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.367 ns) 5.727 ns adder:U_ADDER\|carry\[5\]~4 4 COMB LCCOMB_X3_Y25_N24 2 " "Info: 4: + IC(0.247 ns) + CELL(0.367 ns) = 5.727 ns; Loc. = LCCOMB_X3_Y25_N24; Fanout = 2; COMB Node = 'adder:U_ADDER\|carry\[5\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.614 ns" { adder:U_ADDER|carry[5]~3 adder:U_ADDER|carry[5]~4 } "NODE_NAME" } } { "adder.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-3/adder/adder.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.130 ns) 6.066 ns adder:U_ADDER\|carry\[5\]~5 5 COMB LCCOMB_X3_Y25_N26 5 " "Info: 5: + IC(0.209 ns) + CELL(0.130 ns) = 6.066 ns; Loc. = LCCOMB_X3_Y25_N26; Fanout = 5; COMB Node = 'adder:U_ADDER\|carry\[5\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.339 ns" { adder:U_ADDER|carry[5]~4 adder:U_ADDER|carry[5]~5 } "NODE_NAME" } } { "adder.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-3/adder/adder.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.359 ns) + CELL(0.367 ns) 8.792 ns adder:U_ADDER\|carry\[5\]~6 6 COMB LCCOMB_X32_Y28_N24 3 " "Info: 6: + IC(2.359 ns) + CELL(0.367 ns) = 8.792 ns; Loc. = LCCOMB_X32_Y28_N24; Fanout = 3; COMB Node = 'adder:U_ADDER\|carry\[5\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.726 ns" { adder:U_ADDER|carry[5]~5 adder:U_ADDER|carry[5]~6 } "NODE_NAME" } } { "adder.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-3/adder/adder.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.594 ns) + CELL(2.100 ns) 12.486 ns led1_dp~output 7 COMB IOOBUF_X28_Y0_N23 1 " "Info: 7: + IC(1.594 ns) + CELL(2.100 ns) = 12.486 ns; Loc. = IOOBUF_X28_Y0_N23; Fanout = 1; COMB Node = 'led1_dp~output'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.694 ns" { adder:U_ADDER|carry[5]~6 led1_dp~output } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-3/adder/top_level.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 12.486 ns led1_dp 8 PIN PIN_AA16 0 " "Info: 8: + IC(0.000 ns) + CELL(0.000 ns) = 12.486 ns; Loc. = PIN_AA16; Fanout = 0; PIN Node = 'led1_dp'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { led1_dp~output led1_dp } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-3/adder/top_level.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.966 ns ( 31.76 % ) " "Info: Total cell delay = 3.966 ns ( 31.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.520 ns ( 68.24 % ) " "Info: Total interconnect delay = 8.520 ns ( 68.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.486 ns" { button[0] button[0]~input adder:U_ADDER|carry[5]~3 adder:U_ADDER|carry[5]~4 adder:U_ADDER|carry[5]~5 adder:U_ADDER|carry[5]~6 led1_dp~output led1_dp } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.486 ns" { button[0] {} button[0]~input {} adder:U_ADDER|carry[5]~3 {} adder:U_ADDER|carry[5]~4 {} adder:U_ADDER|carry[5]~5 {} adder:U_ADDER|carry[5]~6 {} led1_dp~output {} led1_dp {} } { 0.000ns 0.000ns 4.111ns 0.247ns 0.209ns 2.359ns 1.594ns 0.000ns } { 0.000ns 0.872ns 0.130ns 0.367ns 0.130ns 0.367ns 2.100ns 0.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "206 " "Info: Peak virtual memory: 206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 02 15:37:29 2016 " "Info: Processing ended: Tue Feb 02 15:37:29 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
