module led(A,B,D,E);
input A;
output B,D,E;
reg B,D,E;
always@(A)
begin 
B<=0;
D<=0;
E<=0;
if(A==0)
begin
B<=1;
D<=1;
E<=1;
end
end
endmodule


