0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/acets/Register_File/Register_File.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
C:/Users/acets/Register_File/Register_File.srcs/sim_1/new/register_testbench.sv,1685635172,systemVerilog,,,,register_testbench,,uvm,,,,,,
C:/Users/acets/Register_File/Register_File.srcs/sources_1/new/ALU.sv,1685626319,systemVerilog,,C:/Users/acets/Register_File/Register_File.srcs/sources_1/new/MUX2.sv,,ALU,,uvm,,,,,,
C:/Users/acets/Register_File/Register_File.srcs/sources_1/new/MUX2.sv,1685459783,systemVerilog,,C:/Users/acets/Register_File/Register_File.srcs/sources_1/new/MUX4.sv,,MUX2,,uvm,,,,,,
C:/Users/acets/Register_File/Register_File.srcs/sources_1/new/MUX4.sv,1685459783,systemVerilog,,C:/Users/acets/Register_File/Register_File.srcs/sources_1/new/NbitFulladder.sv,,MUX4,,uvm,,,,,,
C:/Users/acets/Register_File/Register_File.srcs/sources_1/new/NbitFulladder.sv,1685457473,systemVerilog,,C:/Users/acets/Register_File/Register_File.srcs/sources_1/new/fulladder.sv,,NbitFulladder,,uvm,,,,,,
C:/Users/acets/Register_File/Register_File.srcs/sources_1/new/fulladder.sv,1685455874,systemVerilog,,C:/Users/acets/Register_File/Register_File.srcs/sources_1/new/registerFile.sv,,fulladder,,uvm,,,,,,
C:/Users/acets/Register_File/Register_File.srcs/sources_1/new/registerFile.sv,1685634700,systemVerilog,,C:/Users/acets/Register_File/Register_File.srcs/sources_1/new/register_addresses.sv,,registerFile,,uvm,,,,,,
C:/Users/acets/Register_File/Register_File.srcs/sources_1/new/register_addresses.sv,1685626356,systemVerilog,,C:/Users/acets/Register_File/Register_File.srcs/sim_1/new/register_testbench.sv,,register_addresses,,uvm,,,,,,
