// Seed: 2238247753
module module_0 (
    input uwire id_0,
    output supply0 id_1,
    input tri id_2,
    input uwire id_3
);
  uwire id_5 = (1);
  assign module_2.id_5 = 0;
  wire id_6;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    output tri1 id_2,
    input tri id_3,
    input uwire id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_0,
      id_1
  );
endmodule
module module_2 (
    inout tri0 id_0,
    input tri1 id_1,
    input uwire id_2,
    input supply0 id_3
);
  tri  id_5 = 1;
  wire id_6;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_1
  );
endmodule
