INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yasem/Vivado/cn2/riscv/riscv/riscv.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yasem/Vivado/cn2/riscv/riscv/riscv.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yasem/Vivado/cn2/riscv/riscv/riscv.srcs/sources_1/new/IF_ID_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yasem/Vivado/cn2/riscv/riscv/riscv.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yasem/Vivado/cn2/riscv/riscv/riscv.srcs/sources_1/new/RISC_V_IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_IF_ID
WARNING: [VRFC 10-3676] redeclaration of ansi port 'PC_ID' is not allowed [C:/Users/yasem/Vivado/cn2/riscv/riscv/riscv.srcs/sources_1/new/RISC_V_IF_ID.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yasem/Vivado/cn2/riscv/riscv/riscv.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yasem/Vivado/cn2/riscv/riscv/riscv.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yasem/Vivado/cn2/riscv/riscv/riscv.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yasem/Vivado/cn2/riscv/riscv/riscv.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yasem/Vivado/cn2/riscv/riscv/riscv.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yasem/Vivado/cn2/riscv/riscv/riscv.srcs/sim_1/new/RISC_V_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yasem/Vivado/cn2/riscv/riscv/riscv.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
