Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Jul 18 15:43:30 2025
| Host         : DESKTOP-T2K4A01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -warn_on_violation -file route_report_timing_summary_0.rpt -pb route_report_timing_summary_0.pb -rpx route_report_timing_summary_0.rpx
| Design       : GPPU
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                 48          
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning           Missing input or output delay               17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (48)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (80)
5. checking no_input_delay (4)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (48)
-------------------------
 There are 33 register/latch pins with no clock driven by root clock pin: FC/PRECLOCK_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: clk_div2_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (80)
-------------------------------------------------
 There are 80 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.459        0.000                      0                  506        0.071        0.000                      0                  506        9.500        0.000                       0                   267  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        15.459        0.000                      0                  506        0.071        0.000                      0                  506        9.500        0.000                       0                   267  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       15.459ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.459ns  (required time - arrival time)
  Source:                 uart_inst/prog_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            im_inst/prog_addr_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.121ns  (logic 0.640ns (15.530%)  route 3.481ns (84.470%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.295ns = ( 24.295 - 20.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.366     4.566    uart_inst/CLK_IBUF_BUFG
    SLICE_X46Y37         FDCE                                         r  uart_inst/prog_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDCE (Prop_fdce_C_Q)         0.398     4.964 r  uart_inst/prog_mode_reg/Q
                         net (fo=142, routed)         2.971     7.935    uart_inst/prog_mode
    SLICE_X48Y26         LUT2 (Prop_lut2_I0_O)        0.242     8.177 r  uart_inst/prog_addr[12]_i_1/O
                         net (fo=13, routed)          0.510     8.688    im_inst/E[0]
    SLICE_X48Y29         FDRE                                         r  im_inst/prog_addr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.253    24.295    im_inst/CLK_IBUF_BUFG
    SLICE_X48Y29         FDRE                                         r  im_inst/prog_addr_reg[10]/C
                         clock pessimism              0.225    24.519    
                         clock uncertainty           -0.035    24.484    
    SLICE_X48Y29         FDRE (Setup_fdre_C_CE)      -0.338    24.146    im_inst/prog_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         24.146    
                         arrival time                          -8.688    
  -------------------------------------------------------------------
                         slack                                 15.459    

Slack (MET) :             15.459ns  (required time - arrival time)
  Source:                 uart_inst/prog_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            im_inst/prog_addr_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.121ns  (logic 0.640ns (15.530%)  route 3.481ns (84.470%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.295ns = ( 24.295 - 20.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.366     4.566    uart_inst/CLK_IBUF_BUFG
    SLICE_X46Y37         FDCE                                         r  uart_inst/prog_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDCE (Prop_fdce_C_Q)         0.398     4.964 r  uart_inst/prog_mode_reg/Q
                         net (fo=142, routed)         2.971     7.935    uart_inst/prog_mode
    SLICE_X48Y26         LUT2 (Prop_lut2_I0_O)        0.242     8.177 r  uart_inst/prog_addr[12]_i_1/O
                         net (fo=13, routed)          0.510     8.688    im_inst/E[0]
    SLICE_X48Y29         FDRE                                         r  im_inst/prog_addr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.253    24.295    im_inst/CLK_IBUF_BUFG
    SLICE_X48Y29         FDRE                                         r  im_inst/prog_addr_reg[11]/C
                         clock pessimism              0.225    24.519    
                         clock uncertainty           -0.035    24.484    
    SLICE_X48Y29         FDRE (Setup_fdre_C_CE)      -0.338    24.146    im_inst/prog_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         24.146    
                         arrival time                          -8.688    
  -------------------------------------------------------------------
                         slack                                 15.459    

Slack (MET) :             15.459ns  (required time - arrival time)
  Source:                 uart_inst/prog_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            im_inst/prog_addr_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.121ns  (logic 0.640ns (15.530%)  route 3.481ns (84.470%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.295ns = ( 24.295 - 20.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.366     4.566    uart_inst/CLK_IBUF_BUFG
    SLICE_X46Y37         FDCE                                         r  uart_inst/prog_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDCE (Prop_fdce_C_Q)         0.398     4.964 r  uart_inst/prog_mode_reg/Q
                         net (fo=142, routed)         2.971     7.935    uart_inst/prog_mode
    SLICE_X48Y26         LUT2 (Prop_lut2_I0_O)        0.242     8.177 r  uart_inst/prog_addr[12]_i_1/O
                         net (fo=13, routed)          0.510     8.688    im_inst/E[0]
    SLICE_X48Y29         FDRE                                         r  im_inst/prog_addr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.253    24.295    im_inst/CLK_IBUF_BUFG
    SLICE_X48Y29         FDRE                                         r  im_inst/prog_addr_reg[12]/C
                         clock pessimism              0.225    24.519    
                         clock uncertainty           -0.035    24.484    
    SLICE_X48Y29         FDRE (Setup_fdre_C_CE)      -0.338    24.146    im_inst/prog_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         24.146    
                         arrival time                          -8.688    
  -------------------------------------------------------------------
                         slack                                 15.459    

Slack (MET) :             15.459ns  (required time - arrival time)
  Source:                 uart_inst/prog_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            im_inst/prog_addr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.121ns  (logic 0.640ns (15.530%)  route 3.481ns (84.470%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.295ns = ( 24.295 - 20.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.366     4.566    uart_inst/CLK_IBUF_BUFG
    SLICE_X46Y37         FDCE                                         r  uart_inst/prog_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDCE (Prop_fdce_C_Q)         0.398     4.964 r  uart_inst/prog_mode_reg/Q
                         net (fo=142, routed)         2.971     7.935    uart_inst/prog_mode
    SLICE_X48Y26         LUT2 (Prop_lut2_I0_O)        0.242     8.177 r  uart_inst/prog_addr[12]_i_1/O
                         net (fo=13, routed)          0.510     8.688    im_inst/E[0]
    SLICE_X48Y29         FDRE                                         r  im_inst/prog_addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.253    24.295    im_inst/CLK_IBUF_BUFG
    SLICE_X48Y29         FDRE                                         r  im_inst/prog_addr_reg[9]/C
                         clock pessimism              0.225    24.519    
                         clock uncertainty           -0.035    24.484    
    SLICE_X48Y29         FDRE (Setup_fdre_C_CE)      -0.338    24.146    im_inst/prog_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         24.146    
                         arrival time                          -8.688    
  -------------------------------------------------------------------
                         slack                                 15.459    

Slack (MET) :             15.539ns  (required time - arrival time)
  Source:                 uart_inst/rx_clock_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_inst/FSM_onehot_rx_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.266ns  (logic 0.904ns (21.192%)  route 3.362ns (78.808%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.297ns = ( 24.297 - 20.000 ) 
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.361     4.561    uart_inst/CLK_IBUF_BUFG
    SLICE_X41Y34         FDCE                                         r  uart_inst/rx_clock_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.379     4.940 f  uart_inst/rx_clock_count_reg[1]/Q
                         net (fo=5, routed)           0.859     5.800    uart_inst/rx_clock_count_reg_n_0_[1]
    SLICE_X39Y35         LUT4 (Prop_lut4_I1_O)        0.105     5.905 f  uart_inst/rx_clock_count[15]_i_8/O
                         net (fo=2, routed)           0.694     6.598    uart_inst/rx_clock_count[15]_i_8_n_0
    SLICE_X39Y35         LUT5 (Prop_lut5_I2_O)        0.105     6.703 f  uart_inst/rx_clock_count[15]_i_3/O
                         net (fo=3, routed)           0.498     7.201    uart_inst/rx_clock_count[15]_i_3_n_0
    SLICE_X42Y35         LUT2 (Prop_lut2_I0_O)        0.105     7.306 f  uart_inst/wr_en_i_2/O
                         net (fo=2, routed)           0.407     7.714    uart_inst/wr_en_i_2_n_0
    SLICE_X43Y35         LUT2 (Prop_lut2_I1_O)        0.105     7.819 r  uart_inst/wr_en_i_1/O
                         net (fo=10, routed)          0.505     8.323    uart_inst/wr_en_i_1_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I0_O)        0.105     8.428 r  uart_inst/FSM_onehot_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.399     8.827    uart_inst/FSM_onehot_rx_state[3]_i_1_n_0
    SLICE_X42Y36         FDPE                                         r  uart_inst/FSM_onehot_rx_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.255    24.297    uart_inst/CLK_IBUF_BUFG
    SLICE_X42Y36         FDPE                                         r  uart_inst/FSM_onehot_rx_state_reg[0]/C
                         clock pessimism              0.241    24.537    
                         clock uncertainty           -0.035    24.502    
    SLICE_X42Y36         FDPE (Setup_fdpe_C_CE)      -0.136    24.366    uart_inst/FSM_onehot_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         24.366    
                         arrival time                          -8.827    
  -------------------------------------------------------------------
                         slack                                 15.539    

Slack (MET) :             15.539ns  (required time - arrival time)
  Source:                 uart_inst/rx_clock_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_inst/FSM_onehot_rx_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.266ns  (logic 0.904ns (21.192%)  route 3.362ns (78.808%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.297ns = ( 24.297 - 20.000 ) 
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.361     4.561    uart_inst/CLK_IBUF_BUFG
    SLICE_X41Y34         FDCE                                         r  uart_inst/rx_clock_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.379     4.940 f  uart_inst/rx_clock_count_reg[1]/Q
                         net (fo=5, routed)           0.859     5.800    uart_inst/rx_clock_count_reg_n_0_[1]
    SLICE_X39Y35         LUT4 (Prop_lut4_I1_O)        0.105     5.905 f  uart_inst/rx_clock_count[15]_i_8/O
                         net (fo=2, routed)           0.694     6.598    uart_inst/rx_clock_count[15]_i_8_n_0
    SLICE_X39Y35         LUT5 (Prop_lut5_I2_O)        0.105     6.703 f  uart_inst/rx_clock_count[15]_i_3/O
                         net (fo=3, routed)           0.498     7.201    uart_inst/rx_clock_count[15]_i_3_n_0
    SLICE_X42Y35         LUT2 (Prop_lut2_I0_O)        0.105     7.306 f  uart_inst/wr_en_i_2/O
                         net (fo=2, routed)           0.407     7.714    uart_inst/wr_en_i_2_n_0
    SLICE_X43Y35         LUT2 (Prop_lut2_I1_O)        0.105     7.819 r  uart_inst/wr_en_i_1/O
                         net (fo=10, routed)          0.505     8.323    uart_inst/wr_en_i_1_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I0_O)        0.105     8.428 r  uart_inst/FSM_onehot_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.399     8.827    uart_inst/FSM_onehot_rx_state[3]_i_1_n_0
    SLICE_X42Y36         FDCE                                         r  uart_inst/FSM_onehot_rx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.255    24.297    uart_inst/CLK_IBUF_BUFG
    SLICE_X42Y36         FDCE                                         r  uart_inst/FSM_onehot_rx_state_reg[1]/C
                         clock pessimism              0.241    24.537    
                         clock uncertainty           -0.035    24.502    
    SLICE_X42Y36         FDCE (Setup_fdce_C_CE)      -0.136    24.366    uart_inst/FSM_onehot_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         24.366    
                         arrival time                          -8.827    
  -------------------------------------------------------------------
                         slack                                 15.539    

Slack (MET) :             15.539ns  (required time - arrival time)
  Source:                 uart_inst/rx_clock_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_inst/FSM_onehot_rx_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.266ns  (logic 0.904ns (21.192%)  route 3.362ns (78.808%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.297ns = ( 24.297 - 20.000 ) 
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.361     4.561    uart_inst/CLK_IBUF_BUFG
    SLICE_X41Y34         FDCE                                         r  uart_inst/rx_clock_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.379     4.940 f  uart_inst/rx_clock_count_reg[1]/Q
                         net (fo=5, routed)           0.859     5.800    uart_inst/rx_clock_count_reg_n_0_[1]
    SLICE_X39Y35         LUT4 (Prop_lut4_I1_O)        0.105     5.905 f  uart_inst/rx_clock_count[15]_i_8/O
                         net (fo=2, routed)           0.694     6.598    uart_inst/rx_clock_count[15]_i_8_n_0
    SLICE_X39Y35         LUT5 (Prop_lut5_I2_O)        0.105     6.703 f  uart_inst/rx_clock_count[15]_i_3/O
                         net (fo=3, routed)           0.498     7.201    uart_inst/rx_clock_count[15]_i_3_n_0
    SLICE_X42Y35         LUT2 (Prop_lut2_I0_O)        0.105     7.306 f  uart_inst/wr_en_i_2/O
                         net (fo=2, routed)           0.407     7.714    uart_inst/wr_en_i_2_n_0
    SLICE_X43Y35         LUT2 (Prop_lut2_I1_O)        0.105     7.819 r  uart_inst/wr_en_i_1/O
                         net (fo=10, routed)          0.505     8.323    uart_inst/wr_en_i_1_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I0_O)        0.105     8.428 r  uart_inst/FSM_onehot_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.399     8.827    uart_inst/FSM_onehot_rx_state[3]_i_1_n_0
    SLICE_X42Y36         FDCE                                         r  uart_inst/FSM_onehot_rx_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.255    24.297    uart_inst/CLK_IBUF_BUFG
    SLICE_X42Y36         FDCE                                         r  uart_inst/FSM_onehot_rx_state_reg[2]/C
                         clock pessimism              0.241    24.537    
                         clock uncertainty           -0.035    24.502    
    SLICE_X42Y36         FDCE (Setup_fdce_C_CE)      -0.136    24.366    uart_inst/FSM_onehot_rx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         24.366    
                         arrival time                          -8.827    
  -------------------------------------------------------------------
                         slack                                 15.539    

Slack (MET) :             15.539ns  (required time - arrival time)
  Source:                 uart_inst/rx_clock_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_inst/FSM_onehot_rx_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.266ns  (logic 0.904ns (21.192%)  route 3.362ns (78.808%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.297ns = ( 24.297 - 20.000 ) 
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.361     4.561    uart_inst/CLK_IBUF_BUFG
    SLICE_X41Y34         FDCE                                         r  uart_inst/rx_clock_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.379     4.940 f  uart_inst/rx_clock_count_reg[1]/Q
                         net (fo=5, routed)           0.859     5.800    uart_inst/rx_clock_count_reg_n_0_[1]
    SLICE_X39Y35         LUT4 (Prop_lut4_I1_O)        0.105     5.905 f  uart_inst/rx_clock_count[15]_i_8/O
                         net (fo=2, routed)           0.694     6.598    uart_inst/rx_clock_count[15]_i_8_n_0
    SLICE_X39Y35         LUT5 (Prop_lut5_I2_O)        0.105     6.703 f  uart_inst/rx_clock_count[15]_i_3/O
                         net (fo=3, routed)           0.498     7.201    uart_inst/rx_clock_count[15]_i_3_n_0
    SLICE_X42Y35         LUT2 (Prop_lut2_I0_O)        0.105     7.306 f  uart_inst/wr_en_i_2/O
                         net (fo=2, routed)           0.407     7.714    uart_inst/wr_en_i_2_n_0
    SLICE_X43Y35         LUT2 (Prop_lut2_I1_O)        0.105     7.819 r  uart_inst/wr_en_i_1/O
                         net (fo=10, routed)          0.505     8.323    uart_inst/wr_en_i_1_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I0_O)        0.105     8.428 r  uart_inst/FSM_onehot_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.399     8.827    uart_inst/FSM_onehot_rx_state[3]_i_1_n_0
    SLICE_X42Y36         FDCE                                         r  uart_inst/FSM_onehot_rx_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.255    24.297    uart_inst/CLK_IBUF_BUFG
    SLICE_X42Y36         FDCE                                         r  uart_inst/FSM_onehot_rx_state_reg[3]/C
                         clock pessimism              0.241    24.537    
                         clock uncertainty           -0.035    24.502    
    SLICE_X42Y36         FDCE (Setup_fdce_C_CE)      -0.136    24.366    uart_inst/FSM_onehot_rx_state_reg[3]
  -------------------------------------------------------------------
                         required time                         24.366    
                         arrival time                          -8.827    
  -------------------------------------------------------------------
                         slack                                 15.539    

Slack (MET) :             15.566ns  (required time - arrival time)
  Source:                 uart_inst/prog_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            im_inst/prog_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 0.640ns (15.955%)  route 3.371ns (84.045%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.293ns = ( 24.293 - 20.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.366     4.566    uart_inst/CLK_IBUF_BUFG
    SLICE_X46Y37         FDCE                                         r  uart_inst/prog_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDCE (Prop_fdce_C_Q)         0.398     4.964 r  uart_inst/prog_mode_reg/Q
                         net (fo=142, routed)         2.971     7.935    uart_inst/prog_mode
    SLICE_X48Y26         LUT2 (Prop_lut2_I0_O)        0.242     8.177 r  uart_inst/prog_addr[12]_i_1/O
                         net (fo=13, routed)          0.400     8.578    im_inst/E[0]
    SLICE_X48Y28         FDRE                                         r  im_inst/prog_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.251    24.293    im_inst/CLK_IBUF_BUFG
    SLICE_X48Y28         FDRE                                         r  im_inst/prog_addr_reg[5]/C
                         clock pessimism              0.225    24.517    
                         clock uncertainty           -0.035    24.482    
    SLICE_X48Y28         FDRE (Setup_fdre_C_CE)      -0.338    24.144    im_inst/prog_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         24.144    
                         arrival time                          -8.578    
  -------------------------------------------------------------------
                         slack                                 15.566    

Slack (MET) :             15.566ns  (required time - arrival time)
  Source:                 uart_inst/prog_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            im_inst/prog_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 0.640ns (15.955%)  route 3.371ns (84.045%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.293ns = ( 24.293 - 20.000 ) 
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.366     4.566    uart_inst/CLK_IBUF_BUFG
    SLICE_X46Y37         FDCE                                         r  uart_inst/prog_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDCE (Prop_fdce_C_Q)         0.398     4.964 r  uart_inst/prog_mode_reg/Q
                         net (fo=142, routed)         2.971     7.935    uart_inst/prog_mode
    SLICE_X48Y26         LUT2 (Prop_lut2_I0_O)        0.242     8.177 r  uart_inst/prog_addr[12]_i_1/O
                         net (fo=13, routed)          0.400     8.578    im_inst/E[0]
    SLICE_X48Y28         FDRE                                         r  im_inst/prog_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.251    24.293    im_inst/CLK_IBUF_BUFG
    SLICE_X48Y28         FDRE                                         r  im_inst/prog_addr_reg[6]/C
                         clock pessimism              0.225    24.517    
                         clock uncertainty           -0.035    24.482    
    SLICE_X48Y28         FDRE (Setup_fdre_C_CE)      -0.338    24.144    im_inst/prog_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         24.144    
                         arrival time                          -8.578    
  -------------------------------------------------------------------
                         slack                                 15.566    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 im_inst/prog_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            im_inst/mem_reg_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.998%)  route 0.166ns (54.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.556     1.479    im_inst/CLK_IBUF_BUFG
    SLICE_X48Y28         FDRE                                         r  im_inst/prog_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y28         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  im_inst/prog_addr_reg[7]/Q
                         net (fo=3, routed)           0.166     1.786    im_inst/prog_addr_reg_n_0_[7]
    RAMB36_X1Y5          RAMB36E1                                     r  im_inst/mem_reg_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.862     2.032    im_inst/CLK_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  im_inst/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.500     1.532    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.715    im_inst/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 im_inst/prog_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            im_inst/mem_reg_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.949%)  route 0.166ns (54.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.556     1.479    im_inst/CLK_IBUF_BUFG
    SLICE_X48Y27         FDRE                                         r  im_inst/prog_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  im_inst/prog_addr_reg[3]/Q
                         net (fo=3, routed)           0.166     1.786    im_inst/prog_addr_reg_n_0_[3]
    RAMB36_X1Y5          RAMB36E1                                     r  im_inst/mem_reg_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.862     2.032    im_inst/CLK_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  im_inst/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.500     1.532    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.715    im_inst/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 im_inst/prog_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            im_inst/mem_reg_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.852%)  route 0.167ns (54.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.556     1.479    im_inst/CLK_IBUF_BUFG
    SLICE_X48Y27         FDRE                                         r  im_inst/prog_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  im_inst/prog_addr_reg[4]/Q
                         net (fo=3, routed)           0.167     1.787    im_inst/prog_addr_reg_n_0_[4]
    RAMB36_X1Y5          RAMB36E1                                     r  im_inst/mem_reg_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.862     2.032    im_inst/CLK_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  im_inst/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.500     1.532    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.715    im_inst/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 im_inst/prog_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            im_inst/mem_reg_0/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.053%)  route 0.179ns (55.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554     1.477    im_inst/CLK_IBUF_BUFG
    SLICE_X48Y26         FDRE                                         r  im_inst/prog_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  im_inst/prog_addr_reg[0]/Q
                         net (fo=4, routed)           0.179     1.797    im_inst/prog_addr_reg_n_0_[0]
    RAMB36_X1Y5          RAMB36E1                                     r  im_inst/mem_reg_0/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.862     2.032    im_inst/CLK_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  im_inst/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.500     1.532    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     1.715    im_inst/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 uart_inst/seq_buffer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_inst/seq_buffer_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.779%)  route 0.067ns (32.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.559     1.482    uart_inst/CLK_IBUF_BUFG
    SLICE_X47Y33         FDCE                                         r  uart_inst/seq_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y33         FDCE (Prop_fdce_C_Q)         0.141     1.623 r  uart_inst/seq_buffer_reg[2]/Q
                         net (fo=3, routed)           0.067     1.690    uart_inst/seq_buffer[2]
    SLICE_X46Y33         FDCE                                         r  uart_inst/seq_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.827     1.996    uart_inst/CLK_IBUF_BUFG
    SLICE_X46Y33         FDCE                                         r  uart_inst/seq_buffer_reg[10]/C
                         clock pessimism             -0.501     1.495    
    SLICE_X46Y33         FDCE (Hold_fdce_C_D)         0.075     1.570    uart_inst/seq_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 im_inst/prog_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            im_inst/mem_reg_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.582%)  route 0.224ns (61.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.557     1.480    im_inst/CLK_IBUF_BUFG
    SLICE_X48Y29         FDRE                                         r  im_inst/prog_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  im_inst/prog_addr_reg[11]/Q
                         net (fo=3, routed)           0.224     1.846    im_inst/prog_addr_reg_n_0_[11]
    RAMB36_X1Y6          RAMB36E1                                     r  im_inst/mem_reg_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.867     2.037    im_inst/CLK_IBUF_BUFG
    RAMB36_X1Y6          RAMB36E1                                     r  im_inst/mem_reg_1/CLKARDCLK
                         clock pessimism             -0.500     1.537    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.720    im_inst/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 im_inst/prog_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            im_inst/mem_reg_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.907%)  route 0.221ns (61.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.556     1.479    im_inst/CLK_IBUF_BUFG
    SLICE_X48Y27         FDRE                                         r  im_inst/prog_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  im_inst/prog_addr_reg[2]/Q
                         net (fo=3, routed)           0.221     1.842    im_inst/prog_addr_reg_n_0_[2]
    RAMB36_X1Y5          RAMB36E1                                     r  im_inst/mem_reg_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.862     2.032    im_inst/CLK_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  im_inst/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.500     1.532    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.715    im_inst/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 im_inst/prog_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            im_inst/mem_reg_0/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.816%)  route 0.222ns (61.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.556     1.479    im_inst/CLK_IBUF_BUFG
    SLICE_X48Y27         FDRE                                         r  im_inst/prog_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  im_inst/prog_addr_reg[1]/Q
                         net (fo=3, routed)           0.222     1.842    im_inst/prog_addr_reg_n_0_[1]
    RAMB36_X1Y5          RAMB36E1                                     r  im_inst/mem_reg_0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.862     2.032    im_inst/CLK_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  im_inst/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.500     1.532    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.715    im_inst/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 uart_inst/FSM_onehot_at_parser_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_inst/FSM_onehot_at_parser_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.807%)  route 0.067ns (32.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.562     1.485    uart_inst/CLK_IBUF_BUFG
    SLICE_X49Y35         FDPE                                         r  uart_inst/FSM_onehot_at_parser_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y35         FDPE (Prop_fdpe_C_Q)         0.141     1.626 r  uart_inst/FSM_onehot_at_parser_state_reg[0]/Q
                         net (fo=2, routed)           0.067     1.693    uart_inst/FSM_onehot_at_parser_state_reg_n_0_[0]
    SLICE_X49Y35         FDCE                                         r  uart_inst/FSM_onehot_at_parser_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.831     2.000    uart_inst/CLK_IBUF_BUFG
    SLICE_X49Y35         FDCE                                         r  uart_inst/FSM_onehot_at_parser_state_reg[1]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X49Y35         FDCE (Hold_fdce_C_D)         0.075     1.560    uart_inst/FSM_onehot_at_parser_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 uart_inst/seq_buffer_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_inst/seq_buffer_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.835%)  route 0.067ns (32.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.560     1.483    uart_inst/CLK_IBUF_BUFG
    SLICE_X47Y34         FDCE                                         r  uart_inst/seq_buffer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  uart_inst/seq_buffer_reg[23]/Q
                         net (fo=3, routed)           0.067     1.691    uart_inst/seq_buffer[23]
    SLICE_X47Y34         FDCE                                         r  uart_inst/seq_buffer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.828     1.997    uart_inst/CLK_IBUF_BUFG
    SLICE_X47Y34         FDCE                                         r  uart_inst/seq_buffer_reg[31]/C
                         clock pessimism             -0.514     1.483    
    SLICE_X47Y34         FDCE (Hold_fdce_C_D)         0.071     1.554    uart_inst/seq_buffer_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X1Y5    im_inst/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X1Y6    im_inst/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X1Y5    im_inst/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X1Y6    im_inst/mem_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X34Y33   clk_div2_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X34Y29   counter2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X35Y31   counter2_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X35Y31   counter2_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X35Y31   counter2_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y33   clk_div2_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y33   clk_div2_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y29   counter2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y29   counter2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y31   counter2_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y31   counter2_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y31   counter2_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y31   counter2_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y31   counter2_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y31   counter2_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y33   clk_div2_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y33   clk_div2_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y29   counter2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y29   counter2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y31   counter2_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y31   counter2_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y31   counter2_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y31   counter2_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y31   counter2_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y31   counter2_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            95 Endpoints
Min Delay            95 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            n_Flags[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.490ns  (logic 6.409ns (32.883%)  route 13.081ns (67.117%))
  Logic Levels:           12  (CARRY4=4 IBUF=1 LUT3=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    F20                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  RESET_IBUF_inst/O
                         net (fo=134, routed)         4.903     6.322    im_inst/RESET_IBUF
    SLICE_X41Y25         LUT6 (Prop_lut6_I0_O)        0.105     6.427 r  im_inst/Pc[3]_i_7/O
                         net (fo=4, routed)           0.805     7.232    im_inst/RUrs1[0]
    SLICE_X39Y23         LUT6 (Prop_lut6_I0_O)        0.105     7.337 r  im_inst/Pc[3]_i_11/O
                         net (fo=1, routed)           0.000     7.337    im_inst/Pc[3]_i_11_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.777 r  im_inst/Pc_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.777    im_inst/Pc_reg[3]_i_3_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.875 r  im_inst/Pc_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.008     7.883    im_inst/Pc_reg[7]_i_3_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.981 r  im_inst/Pc_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.981    im_inst/Pc_reg[11]_i_3_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.246 r  im_inst/Pc_reg[15]_i_3/O[1]
                         net (fo=3, routed)           0.819     9.065    im_inst/ALU/data0[13]
    SLICE_X40Y26         LUT6 (Prop_lut6_I4_O)        0.250     9.315 f  im_inst/n_Flags_OBUF[2]_inst_i_20/O
                         net (fo=1, routed)           0.774    10.089    im_inst/n_Flags_OBUF[2]_inst_i_20_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I0_O)        0.105    10.194 f  im_inst/n_Flags_OBUF[2]_inst_i_10/O
                         net (fo=1, routed)           0.813    11.007    im_inst/n_Flags_OBUF[2]_inst_i_10_n_0
    SLICE_X37Y28         LUT3 (Prop_lut3_I2_O)        0.105    11.112 f  im_inst/n_Flags_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.706    11.818    PC/n_Flags[2]
    SLICE_X43Y28         LUT6 (Prop_lut6_I0_O)        0.105    11.923 r  PC/n_Flags_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.254    16.176    n_Flags_OBUF[2]
    C20                  OBUF (Prop_obuf_I_O)         3.314    19.490 r  n_Flags_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.490    n_Flags[2]
    C20                                                               r  n_Flags[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            OUT_DP[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.942ns  (logic 6.524ns (34.441%)  route 12.418ns (65.559%))
  Logic Levels:           11  (CARRY4=2 IBUF=1 LUT4=1 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    F20                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  RESET_IBUF_inst/O
                         net (fo=134, routed)         6.046     7.466    im_inst/RESET_IBUF
    SLICE_X40Y28         LUT6 (Prop_lut6_I0_O)        0.105     7.571 r  im_inst/n_Flags_OBUF[3]_inst_i_14/O
                         net (fo=2, routed)           0.647     8.217    im_inst/RUrs1[27]
    SLICE_X39Y29         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     8.535 r  im_inst/n_Flags_OBUF[3]_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.535    im_inst/n_Flags_OBUF[3]_inst_i_5_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.735 r  im_inst/n_Flags_OBUF[3]_inst_i_2/O[2]
                         net (fo=3, routed)           0.922     9.657    im_inst/ALU/data0[30]
    SLICE_X41Y28         LUT6 (Prop_lut6_I0_O)        0.253     9.910 r  im_inst/OUT_DP_OBUF[6]_inst_i_54/O
                         net (fo=1, routed)           0.000     9.910    im_inst/DataWr[30]
    SLICE_X41Y28         MUXF7 (Prop_muxf7_I0_O)      0.178    10.088 r  im_inst/OUT_DP_OBUF[6]_inst_i_25/O
                         net (fo=7, routed)           1.078    11.166    im_inst/OUT_DP_OBUF[6]_inst_i_25_n_0
    SLICE_X39Y31         LUT4 (Prop_lut4_I3_O)        0.252    11.418 r  im_inst/OUT_DP_OBUF[4]_inst_i_8/O
                         net (fo=1, routed)           0.000    11.418    im_inst/OUT_DP_OBUF[4]_inst_i_8_n_0
    SLICE_X39Y31         MUXF7 (Prop_muxf7_I1_O)      0.182    11.600 r  im_inst/OUT_DP_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.000    11.600    im_inst/OUT_DP_OBUF[4]_inst_i_4_n_0
    SLICE_X39Y31         MUXF8 (Prop_muxf8_I1_O)      0.079    11.679 r  im_inst/OUT_DP_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.906    12.585    Vbcd/OUT_DP[4]
    SLICE_X39Y34         LUT6 (Prop_lut6_I0_O)        0.264    12.849 r  Vbcd/OUT_DP_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.820    15.669    OUT_DP_OBUF[4]
    J6                   OBUF (Prop_obuf_I_O)         3.273    18.942 r  OUT_DP_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.942    OUT_DP[4]
    J6                                                                r  OUT_DP[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            OUT_DP[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.889ns  (logic 7.309ns (38.695%)  route 11.580ns (61.305%))
  Logic Levels:           17  (CARRY4=7 IBUF=1 LUT4=1 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    F20                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  RESET_IBUF_inst/O
                         net (fo=134, routed)         4.903     6.322    im_inst/RESET_IBUF
    SLICE_X41Y25         LUT6 (Prop_lut6_I0_O)        0.105     6.427 r  im_inst/Pc[3]_i_7/O
                         net (fo=4, routed)           0.805     7.232    im_inst/RUrs1[0]
    SLICE_X39Y23         LUT6 (Prop_lut6_I0_O)        0.105     7.337 r  im_inst/Pc[3]_i_11/O
                         net (fo=1, routed)           0.000     7.337    im_inst/Pc[3]_i_11_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.777 r  im_inst/Pc_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.777    im_inst/Pc_reg[3]_i_3_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.875 r  im_inst/Pc_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.008     7.883    im_inst/Pc_reg[7]_i_3_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.981 r  im_inst/Pc_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.981    im_inst/Pc_reg[11]_i_3_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.079 r  im_inst/Pc_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.079    im_inst/Pc_reg[15]_i_3_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.177 r  im_inst/Pc_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.177    im_inst/Pc_reg[19]_i_3_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.275 r  im_inst/Pc_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.275    im_inst/Pc_reg[23]_i_3_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.540 f  im_inst/n_Flags_OBUF[3]_inst_i_5/O[1]
                         net (fo=3, routed)           0.810     9.350    im_inst/ALU/data0[25]
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.250     9.600 f  im_inst/OUT_DP_OBUF[6]_inst_i_50/O
                         net (fo=1, routed)           0.000     9.600    im_inst/DataWr[25]
    SLICE_X38Y26         MUXF7 (Prop_muxf7_I0_O)      0.173     9.773 f  im_inst/OUT_DP_OBUF[6]_inst_i_23/O
                         net (fo=7, routed)           1.210    10.983    im_inst/OUT_DP_OBUF[6]_inst_i_23_n_0
    SLICE_X41Y30         LUT4 (Prop_lut4_I1_O)        0.241    11.224 r  im_inst/OUT_DP_OBUF[2]_inst_i_10/O
                         net (fo=1, routed)           0.000    11.224    im_inst/OUT_DP_OBUF[2]_inst_i_10_n_0
    SLICE_X41Y30         MUXF7 (Prop_muxf7_I0_O)      0.178    11.402 r  im_inst/OUT_DP_OBUF[2]_inst_i_7/O
                         net (fo=1, routed)           0.000    11.402    im_inst/OUT_DP_OBUF[2]_inst_i_7_n_0
    SLICE_X41Y30         MUXF8 (Prop_muxf8_I1_O)      0.079    11.481 r  im_inst/OUT_DP_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.640    12.121    Vbcd/OUT_DP[2]
    SLICE_X39Y32         LUT6 (Prop_lut6_I2_O)        0.264    12.385 r  Vbcd/OUT_DP_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.205    15.590    OUT_DP_OBUF[2]
    G4                   OBUF (Prop_obuf_I_O)         3.300    18.889 r  OUT_DP_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.889    OUT_DP[2]
    G4                                                                r  OUT_DP[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            OUT_DP[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.779ns  (logic 7.274ns (38.738%)  route 11.504ns (61.262%))
  Logic Levels:           17  (CARRY4=7 IBUF=1 LUT4=1 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    F20                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  RESET_IBUF_inst/O
                         net (fo=134, routed)         4.903     6.322    im_inst/RESET_IBUF
    SLICE_X41Y25         LUT6 (Prop_lut6_I0_O)        0.105     6.427 r  im_inst/Pc[3]_i_7/O
                         net (fo=4, routed)           0.805     7.232    im_inst/RUrs1[0]
    SLICE_X39Y23         LUT6 (Prop_lut6_I0_O)        0.105     7.337 r  im_inst/Pc[3]_i_11/O
                         net (fo=1, routed)           0.000     7.337    im_inst/Pc[3]_i_11_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.777 r  im_inst/Pc_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.777    im_inst/Pc_reg[3]_i_3_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.875 r  im_inst/Pc_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.008     7.883    im_inst/Pc_reg[7]_i_3_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.981 r  im_inst/Pc_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.981    im_inst/Pc_reg[11]_i_3_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.079 r  im_inst/Pc_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.079    im_inst/Pc_reg[15]_i_3_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.177 r  im_inst/Pc_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.177    im_inst/Pc_reg[19]_i_3_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.275 r  im_inst/Pc_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.275    im_inst/Pc_reg[23]_i_3_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.540 r  im_inst/n_Flags_OBUF[3]_inst_i_5/O[1]
                         net (fo=3, routed)           0.810     9.350    im_inst/ALU/data0[25]
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.250     9.600 r  im_inst/OUT_DP_OBUF[6]_inst_i_50/O
                         net (fo=1, routed)           0.000     9.600    im_inst/DataWr[25]
    SLICE_X38Y26         MUXF7 (Prop_muxf7_I0_O)      0.173     9.773 r  im_inst/OUT_DP_OBUF[6]_inst_i_23/O
                         net (fo=7, routed)           1.229    11.002    im_inst/OUT_DP_OBUF[6]_inst_i_23_n_0
    SLICE_X38Y31         LUT4 (Prop_lut4_I3_O)        0.241    11.243 r  im_inst/OUT_DP_OBUF[5]_inst_i_7/O
                         net (fo=1, routed)           0.000    11.243    im_inst/OUT_DP_OBUF[5]_inst_i_7_n_0
    SLICE_X38Y31         MUXF7 (Prop_muxf7_I0_O)      0.173    11.416 r  im_inst/OUT_DP_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.000    11.416    im_inst/OUT_DP_OBUF[5]_inst_i_4_n_0
    SLICE_X38Y31         MUXF8 (Prop_muxf8_I1_O)      0.074    11.490 r  im_inst/OUT_DP_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.760    12.250    Vbcd/OUT_DP[5]
    SLICE_X39Y34         LUT6 (Prop_lut6_I0_O)        0.259    12.509 r  Vbcd/OUT_DP_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.989    15.499    OUT_DP_OBUF[5]
    M3                   OBUF (Prop_obuf_I_O)         3.280    18.779 r  OUT_DP_OBUF[5]_inst/O
                         net (fo=0)                   0.000    18.779    OUT_DP[5]
    M3                                                                r  OUT_DP[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            OUT_DP[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.774ns  (logic 7.289ns (38.826%)  route 11.485ns (61.174%))
  Logic Levels:           17  (CARRY4=7 IBUF=1 LUT4=1 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    F20                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  RESET_IBUF_inst/O
                         net (fo=134, routed)         4.903     6.322    im_inst/RESET_IBUF
    SLICE_X41Y25         LUT6 (Prop_lut6_I0_O)        0.105     6.427 r  im_inst/Pc[3]_i_7/O
                         net (fo=4, routed)           0.805     7.232    im_inst/RUrs1[0]
    SLICE_X39Y23         LUT6 (Prop_lut6_I0_O)        0.105     7.337 r  im_inst/Pc[3]_i_11/O
                         net (fo=1, routed)           0.000     7.337    im_inst/Pc[3]_i_11_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.777 r  im_inst/Pc_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.777    im_inst/Pc_reg[3]_i_3_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.875 r  im_inst/Pc_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.008     7.883    im_inst/Pc_reg[7]_i_3_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.981 r  im_inst/Pc_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.981    im_inst/Pc_reg[11]_i_3_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.079 r  im_inst/Pc_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.079    im_inst/Pc_reg[15]_i_3_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.177 r  im_inst/Pc_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.177    im_inst/Pc_reg[19]_i_3_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.275 r  im_inst/Pc_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.275    im_inst/Pc_reg[23]_i_3_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.540 r  im_inst/n_Flags_OBUF[3]_inst_i_5/O[1]
                         net (fo=3, routed)           0.810     9.350    im_inst/ALU/data0[25]
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.250     9.600 r  im_inst/OUT_DP_OBUF[6]_inst_i_50/O
                         net (fo=1, routed)           0.000     9.600    im_inst/DataWr[25]
    SLICE_X38Y26         MUXF7 (Prop_muxf7_I0_O)      0.173     9.773 r  im_inst/OUT_DP_OBUF[6]_inst_i_23/O
                         net (fo=7, routed)           1.152    10.925    im_inst/OUT_DP_OBUF[6]_inst_i_23_n_0
    SLICE_X40Y30         LUT4 (Prop_lut4_I3_O)        0.241    11.166 r  im_inst/OUT_DP_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.000    11.166    im_inst/OUT_DP_OBUF[3]_inst_i_7_n_0
    SLICE_X40Y30         MUXF7 (Prop_muxf7_I0_O)      0.178    11.344 r  im_inst/OUT_DP_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000    11.344    im_inst/OUT_DP_OBUF[3]_inst_i_4_n_0
    SLICE_X40Y30         MUXF8 (Prop_muxf8_I1_O)      0.079    11.423 r  im_inst/OUT_DP_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.584    12.007    Vbcd/OUT_DP[3]
    SLICE_X40Y33         LUT6 (Prop_lut6_I0_O)        0.264    12.271 r  Vbcd/OUT_DP_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.223    15.494    OUT_DP_OBUF[3]
    H5                   OBUF (Prop_obuf_I_O)         3.280    18.774 r  OUT_DP_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.774    OUT_DP[3]
    H5                                                                r  OUT_DP[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            OUT_DP[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.770ns  (logic 6.525ns (34.762%)  route 12.245ns (65.238%))
  Logic Levels:           11  (CARRY4=2 IBUF=1 LUT4=1 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    F20                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  RESET_IBUF_inst/O
                         net (fo=134, routed)         6.046     7.466    im_inst/RESET_IBUF
    SLICE_X40Y28         LUT6 (Prop_lut6_I0_O)        0.105     7.571 r  im_inst/n_Flags_OBUF[3]_inst_i_14/O
                         net (fo=2, routed)           0.647     8.217    im_inst/RUrs1[27]
    SLICE_X39Y29         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     8.535 r  im_inst/n_Flags_OBUF[3]_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.535    im_inst/n_Flags_OBUF[3]_inst_i_5_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.735 r  im_inst/n_Flags_OBUF[3]_inst_i_2/O[2]
                         net (fo=3, routed)           0.922     9.657    im_inst/ALU/data0[30]
    SLICE_X41Y28         LUT6 (Prop_lut6_I0_O)        0.253     9.910 r  im_inst/OUT_DP_OBUF[6]_inst_i_54/O
                         net (fo=1, routed)           0.000     9.910    im_inst/DataWr[30]
    SLICE_X41Y28         MUXF7 (Prop_muxf7_I0_O)      0.178    10.088 r  im_inst/OUT_DP_OBUF[6]_inst_i_25/O
                         net (fo=7, routed)           0.819    10.907    im_inst/OUT_DP_OBUF[6]_inst_i_25_n_0
    SLICE_X40Y31         LUT4 (Prop_lut4_I1_O)        0.252    11.159 r  im_inst/OUT_DP_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.000    11.159    im_inst/OUT_DP_OBUF[6]_inst_i_11_n_0
    SLICE_X40Y31         MUXF7 (Prop_muxf7_I1_O)      0.182    11.341 r  im_inst/OUT_DP_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000    11.341    im_inst/OUT_DP_OBUF[6]_inst_i_7_n_0
    SLICE_X40Y31         MUXF8 (Prop_muxf8_I1_O)      0.079    11.420 r  im_inst/OUT_DP_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.447    11.868    Vbcd/OUT_DP[6]
    SLICE_X40Y33         LUT6 (Prop_lut6_I2_O)        0.264    12.132 r  Vbcd/OUT_DP_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.364    15.495    OUT_DP_OBUF[6]
    J5                   OBUF (Prop_obuf_I_O)         3.274    18.770 r  OUT_DP_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.770    OUT_DP[6]
    J5                                                                r  OUT_DP[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            OUT_DP[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.532ns  (logic 6.585ns (35.531%)  route 11.947ns (64.469%))
  Logic Levels:           11  (CARRY4=2 IBUF=1 LUT4=1 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    F20                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  RESET_IBUF_inst/O
                         net (fo=134, routed)         6.046     7.466    im_inst/RESET_IBUF
    SLICE_X40Y28         LUT6 (Prop_lut6_I0_O)        0.105     7.571 r  im_inst/n_Flags_OBUF[3]_inst_i_14/O
                         net (fo=2, routed)           0.647     8.217    im_inst/RUrs1[27]
    SLICE_X39Y29         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     8.535 r  im_inst/n_Flags_OBUF[3]_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.535    im_inst/n_Flags_OBUF[3]_inst_i_5_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     8.795 r  im_inst/n_Flags_OBUF[3]_inst_i_2/O[3]
                         net (fo=5, routed)           0.699     9.494    im_inst/ALU/data0[31]
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.257     9.751 r  im_inst/OUT_DP_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.000     9.751    im_inst/DataWr[31]
    SLICE_X38Y29         MUXF7 (Prop_muxf7_I0_O)      0.173     9.924 r  im_inst/OUT_DP_OBUF[6]_inst_i_24/O
                         net (fo=7, routed)           0.937    10.861    im_inst/OUT_DP_OBUF[6]_inst_i_24_n_0
    SLICE_X41Y31         LUT4 (Prop_lut4_I0_O)        0.241    11.102 r  im_inst/OUT_DP_OBUF[1]_inst_i_8/O
                         net (fo=1, routed)           0.000    11.102    im_inst/OUT_DP_OBUF[1]_inst_i_8_n_0
    SLICE_X41Y31         MUXF7 (Prop_muxf7_I1_O)      0.182    11.284 r  im_inst/OUT_DP_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.000    11.284    im_inst/OUT_DP_OBUF[1]_inst_i_4_n_0
    SLICE_X41Y31         MUXF8 (Prop_muxf8_I1_O)      0.079    11.363 r  im_inst/OUT_DP_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.671    12.034    Vbcd/OUT_DP[1]
    SLICE_X41Y33         LUT6 (Prop_lut6_I1_O)        0.264    12.298 r  Vbcd/OUT_DP_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.947    15.246    OUT_DP_OBUF[1]
    K6                   OBUF (Prop_obuf_I_O)         3.286    18.532 r  OUT_DP_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.532    OUT_DP[1]
    K6                                                                r  OUT_DP[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            OUT_DP[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.375ns  (logic 6.608ns (35.962%)  route 11.767ns (64.038%))
  Logic Levels:           11  (CARRY4=2 IBUF=1 LUT4=1 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    F20                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  RESET_IBUF_inst/O
                         net (fo=134, routed)         6.046     7.466    im_inst/RESET_IBUF
    SLICE_X40Y28         LUT6 (Prop_lut6_I0_O)        0.105     7.571 r  im_inst/n_Flags_OBUF[3]_inst_i_14/O
                         net (fo=2, routed)           0.647     8.217    im_inst/RUrs1[27]
    SLICE_X39Y29         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     8.535 r  im_inst/n_Flags_OBUF[3]_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.535    im_inst/n_Flags_OBUF[3]_inst_i_5_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.800 r  im_inst/n_Flags_OBUF[3]_inst_i_2/O[1]
                         net (fo=3, routed)           0.357     9.157    im_inst/ALU/data0[29]
    SLICE_X37Y29         LUT6 (Prop_lut6_I0_O)        0.250     9.407 r  im_inst/OUT_DP_OBUF[6]_inst_i_58/O
                         net (fo=1, routed)           0.000     9.407    im_inst/DataWr[29]
    SLICE_X37Y29         MUXF7 (Prop_muxf7_I0_O)      0.178     9.585 r  im_inst/OUT_DP_OBUF[6]_inst_i_27/O
                         net (fo=7, routed)           1.061    10.646    im_inst/OUT_DP_OBUF[6]_inst_i_27_n_0
    SLICE_X40Y29         LUT4 (Prop_lut4_I3_O)        0.252    10.898 r  im_inst/OUT_DP_OBUF[0]_inst_i_8/O
                         net (fo=1, routed)           0.000    10.898    im_inst/OUT_DP_OBUF[0]_inst_i_8_n_0
    SLICE_X40Y29         MUXF7 (Prop_muxf7_I1_O)      0.182    11.080 r  im_inst/OUT_DP_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.000    11.080    im_inst/OUT_DP_OBUF[0]_inst_i_4_n_0
    SLICE_X40Y29         MUXF8 (Prop_muxf8_I1_O)      0.079    11.159 r  im_inst/OUT_DP_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.748    11.907    Vbcd/OUT_DP[0]
    SLICE_X40Y33         LUT6 (Prop_lut6_I0_O)        0.264    12.171 r  Vbcd/OUT_DP_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.909    15.079    OUT_DP_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         3.296    18.375 r  OUT_DP_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.375    OUT_DP[0]
    K3                                                                r  OUT_DP[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            n_Flags[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.883ns  (logic 5.668ns (33.576%)  route 11.214ns (66.424%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    F20                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  RESET_IBUF_inst/O
                         net (fo=134, routed)         6.046     7.466    im_inst/RESET_IBUF
    SLICE_X40Y28         LUT6 (Prop_lut6_I0_O)        0.105     7.571 r  im_inst/n_Flags_OBUF[3]_inst_i_14/O
                         net (fo=2, routed)           0.647     8.217    im_inst/RUrs1[27]
    SLICE_X39Y29         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     8.535 r  im_inst/n_Flags_OBUF[3]_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.535    im_inst/n_Flags_OBUF[3]_inst_i_5_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     8.795 f  im_inst/n_Flags_OBUF[3]_inst_i_2/O[3]
                         net (fo=5, routed)           0.471     9.267    im_inst/ALU/data0[31]
    SLICE_X37Y32         LUT6 (Prop_lut6_I0_O)        0.257     9.524 r  im_inst/n_Flags_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.050    13.574    n_Flags_OBUF[3]
    E21                  OBUF (Prop_obuf_I_O)         3.309    16.883 r  n_Flags_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.883    n_Flags[3]
    E21                                                               r  n_Flags[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            n_Flags[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.554ns  (logic 5.664ns (34.218%)  route 10.889ns (65.782%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    F20                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  RESET_IBUF_inst/O
                         net (fo=134, routed)         6.046     7.466    im_inst/RESET_IBUF
    SLICE_X40Y28         LUT6 (Prop_lut6_I0_O)        0.105     7.571 r  im_inst/n_Flags_OBUF[3]_inst_i_14/O
                         net (fo=2, routed)           0.647     8.217    im_inst/RUrs1[27]
    SLICE_X39Y29         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     8.535 r  im_inst/n_Flags_OBUF[3]_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.535    im_inst/n_Flags_OBUF[3]_inst_i_5_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     8.795 f  im_inst/n_Flags_OBUF[3]_inst_i_2/O[3]
                         net (fo=5, routed)           0.467     9.263    im_inst/ALU/data0[31]
    SLICE_X37Y32         LUT6 (Prop_lut6_I5_O)        0.257     9.520 r  im_inst/n_Flags_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.729    13.249    n_Flags_OBUF[0]
    D20                  OBUF (Prop_obuf_I_O)         3.305    16.554 r  n_Flags_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.554    n_Flags[0]
    D20                                                               r  n_Flags[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Vbcd/clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Vbcd/disp_sel_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.186ns (60.209%)  route 0.123ns (39.791%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE                         0.000     0.000 r  Vbcd/clk_counter_reg[2]/C
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Vbcd/clk_counter_reg[2]/Q
                         net (fo=8, routed)           0.123     0.264    Vbcd/clk_counter[2]
    SLICE_X38Y33         LUT3 (Prop_lut3_I1_O)        0.045     0.309 r  Vbcd/disp_sel[1]_i_1/O
                         net (fo=2, routed)           0.000     0.309    Vbcd/p_0_in[1]
    SLICE_X38Y33         FDRE                                         r  Vbcd/disp_sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vbcd/clk_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Vbcd/clk_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.209ns (62.677%)  route 0.124ns (37.323%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE                         0.000     0.000 r  Vbcd/clk_counter_reg[0]/C
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Vbcd/clk_counter_reg[0]/Q
                         net (fo=9, routed)           0.124     0.288    Vbcd/clk_counter[0]
    SLICE_X39Y33         LUT3 (Prop_lut3_I0_O)        0.045     0.333 r  Vbcd/clk_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.333    Vbcd/clk_counter[2]_i_1_n_0
    SLICE_X39Y33         FDRE                                         r  Vbcd/clk_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vbcd/clk_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Vbcd/clk_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.209ns (62.490%)  route 0.125ns (37.510%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE                         0.000     0.000 r  Vbcd/clk_counter_reg[0]/C
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Vbcd/clk_counter_reg[0]/Q
                         net (fo=9, routed)           0.125     0.289    Vbcd/clk_counter[0]
    SLICE_X39Y33         LUT3 (Prop_lut3_I0_O)        0.045     0.334 r  Vbcd/clk_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.334    Vbcd/clk_counter[1]_i_1_n_0
    SLICE_X39Y33         FDRE                                         r  Vbcd/clk_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/Pc_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PC/Pc_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.209ns (54.565%)  route 0.174ns (45.435%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         FDRE                         0.000     0.000 r  PC/Pc_reg[0]/C
    SLICE_X42Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  PC/Pc_reg[0]/Q
                         net (fo=5, routed)           0.174     0.338    im_inst/Q[0]
    SLICE_X42Y24         LUT3 (Prop_lut3_I1_O)        0.045     0.383 r  im_inst/Pc[0]_i_1/O
                         net (fo=1, routed)           0.000     0.383    PC/D[0]
    SLICE_X42Y24         FDRE                                         r  PC/Pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/Pc_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PC/Pc_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.231ns (56.430%)  route 0.178ns (43.570%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDRE                         0.000     0.000 r  PC/Pc_reg[17]/C
    SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC/Pc_reg[17]/Q
                         net (fo=7, routed)           0.129     0.270    im_inst/Q[17]
    SLICE_X45Y26         LUT6 (Prop_lut6_I2_O)        0.045     0.315 r  im_inst/Pc[17]_i_2/O
                         net (fo=1, routed)           0.050     0.364    im_inst/AOPB[17]
    SLICE_X45Y26         LUT3 (Prop_lut3_I0_O)        0.045     0.409 r  im_inst/Pc[17]_i_1/O
                         net (fo=1, routed)           0.000     0.409    PC/D[17]
    SLICE_X45Y26         FDRE                                         r  PC/Pc_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vbcd/clk_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Vbcd/clk_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.414ns  (logic 0.209ns (50.428%)  route 0.205ns (49.572%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE                         0.000     0.000 r  Vbcd/clk_counter_reg[0]/C
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  Vbcd/clk_counter_reg[0]/Q
                         net (fo=9, routed)           0.205     0.369    Vbcd/clk_counter[0]
    SLICE_X38Y33         LUT1 (Prop_lut1_I0_O)        0.045     0.414 r  Vbcd/clk_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.414    Vbcd/clk_counter[0]_i_1_n_0
    SLICE_X38Y33         FDRE                                         r  Vbcd/clk_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vbcd/clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Vbcd/disp_sel_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.189ns (42.834%)  route 0.252ns (57.166%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE                         0.000     0.000 r  Vbcd/clk_counter_reg[2]/C
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Vbcd/clk_counter_reg[2]/Q
                         net (fo=8, routed)           0.123     0.264    Vbcd/clk_counter[2]
    SLICE_X38Y33         LUT3 (Prop_lut3_I0_O)        0.048     0.312 r  Vbcd/disp_sel[0]_i_1/O
                         net (fo=2, routed)           0.129     0.441    Vbcd/p_0_in[0]
    SLICE_X38Y33         FDRE                                         r  Vbcd/disp_sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/Pc_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PC/Pc_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.473ns  (logic 0.231ns (48.854%)  route 0.242ns (51.146%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE                         0.000     0.000 r  PC/Pc_reg[3]/C
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC/Pc_reg[3]/Q
                         net (fo=9, routed)           0.147     0.288    im_inst/Q[3]
    SLICE_X41Y25         LUT6 (Prop_lut6_I2_O)        0.045     0.333 r  im_inst/Pc[3]_i_2/O
                         net (fo=1, routed)           0.095     0.428    im_inst/AOPB[3]
    SLICE_X43Y25         LUT3 (Prop_lut3_I0_O)        0.045     0.473 r  im_inst/Pc[3]_i_1/O
                         net (fo=1, routed)           0.000     0.473    PC/D[3]
    SLICE_X43Y25         FDRE                                         r  PC/Pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vbcd/clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Vbcd/disp_sel_reg[4]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.480ns  (logic 0.186ns (38.716%)  route 0.294ns (61.284%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE                         0.000     0.000 r  Vbcd/clk_counter_reg[2]/C
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  Vbcd/clk_counter_reg[2]/Q
                         net (fo=8, routed)           0.174     0.315    Vbcd/clk_counter[2]
    SLICE_X39Y33         LUT3 (Prop_lut3_I2_O)        0.045     0.360 r  Vbcd/disp_sel[4]_i_1/O
                         net (fo=2, routed)           0.121     0.480    Vbcd/p_0_in[4]
    SLICE_X38Y34         FDRE                                         r  Vbcd/disp_sel_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Vbcd/clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Vbcd/disp_sel_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.481ns  (logic 0.186ns (38.635%)  route 0.295ns (61.365%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE                         0.000     0.000 r  Vbcd/clk_counter_reg[2]/C
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  Vbcd/clk_counter_reg[2]/Q
                         net (fo=8, routed)           0.174     0.315    Vbcd/clk_counter[2]
    SLICE_X39Y33         LUT3 (Prop_lut3_I2_O)        0.045     0.360 r  Vbcd/disp_sel[4]_i_1/O
                         net (fo=2, routed)           0.122     0.481    Vbcd/p_0_in[4]
    SLICE_X39Y33         FDRE                                         r  Vbcd/disp_sel_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            76 Endpoints
Min Delay            76 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 im_inst/mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            n_Flags[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.512ns  (logic 7.220ns (38.999%)  route 11.292ns (61.001%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.394     4.595    im_inst/CLK_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  im_inst/mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.125     6.720 r  im_inst/mem_reg_0/DOBDO[0]
                         net (fo=1, routed)           0.801     7.521    im_inst/Inst[0]
    SLICE_X49Y27         LUT2 (Prop_lut2_I1_O)        0.105     7.626 r  im_inst/n_Flags_OBUF[3]_inst_i_13/O
                         net (fo=70, routed)          2.313     9.939    im_inst/n_Flags_OBUF[3]_inst_i_13_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I2_O)        0.105    10.044 r  im_inst/Pc[3]_i_7/O
                         net (fo=4, routed)           0.805    10.849    im_inst/RUrs1[0]
    SLICE_X39Y23         LUT6 (Prop_lut6_I0_O)        0.105    10.954 r  im_inst/Pc[3]_i_11/O
                         net (fo=1, routed)           0.000    10.954    im_inst/Pc[3]_i_11_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.394 r  im_inst/Pc_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.394    im_inst/Pc_reg[3]_i_3_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.492 r  im_inst/Pc_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.008    11.500    im_inst/Pc_reg[7]_i_3_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.598 r  im_inst/Pc_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.598    im_inst/Pc_reg[11]_i_3_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    11.863 r  im_inst/Pc_reg[15]_i_3/O[1]
                         net (fo=3, routed)           0.819    12.682    im_inst/ALU/data0[13]
    SLICE_X40Y26         LUT6 (Prop_lut6_I4_O)        0.250    12.932 f  im_inst/n_Flags_OBUF[2]_inst_i_20/O
                         net (fo=1, routed)           0.774    13.706    im_inst/n_Flags_OBUF[2]_inst_i_20_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I0_O)        0.105    13.811 f  im_inst/n_Flags_OBUF[2]_inst_i_10/O
                         net (fo=1, routed)           0.813    14.624    im_inst/n_Flags_OBUF[2]_inst_i_10_n_0
    SLICE_X37Y28         LUT3 (Prop_lut3_I2_O)        0.105    14.729 f  im_inst/n_Flags_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.706    15.435    PC/n_Flags[2]
    SLICE_X43Y28         LUT6 (Prop_lut6_I0_O)        0.105    15.540 r  PC/n_Flags_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.254    19.794    n_Flags_OBUF[2]
    C20                  OBUF (Prop_obuf_I_O)         3.314    23.107 r  n_Flags_OBUF[2]_inst/O
                         net (fo=0)                   0.000    23.107    n_Flags[2]
    C20                                                               r  n_Flags[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 im_inst/mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OUT_DP[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.912ns  (logic 8.120ns (45.333%)  route 9.792ns (54.667%))
  Logic Levels:           17  (CARRY4=7 LUT2=1 LUT4=1 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.394     4.595    im_inst/CLK_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  im_inst/mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.125     6.720 r  im_inst/mem_reg_0/DOBDO[0]
                         net (fo=1, routed)           0.801     7.521    im_inst/Inst[0]
    SLICE_X49Y27         LUT2 (Prop_lut2_I1_O)        0.105     7.626 r  im_inst/n_Flags_OBUF[3]_inst_i_13/O
                         net (fo=70, routed)          2.313     9.939    im_inst/n_Flags_OBUF[3]_inst_i_13_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I2_O)        0.105    10.044 r  im_inst/Pc[3]_i_7/O
                         net (fo=4, routed)           0.805    10.849    im_inst/RUrs1[0]
    SLICE_X39Y23         LUT6 (Prop_lut6_I0_O)        0.105    10.954 r  im_inst/Pc[3]_i_11/O
                         net (fo=1, routed)           0.000    10.954    im_inst/Pc[3]_i_11_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.394 r  im_inst/Pc_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.394    im_inst/Pc_reg[3]_i_3_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.492 r  im_inst/Pc_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.008    11.500    im_inst/Pc_reg[7]_i_3_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.598 r  im_inst/Pc_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.598    im_inst/Pc_reg[11]_i_3_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.696 r  im_inst/Pc_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.696    im_inst/Pc_reg[15]_i_3_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.794 r  im_inst/Pc_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.794    im_inst/Pc_reg[19]_i_3_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.892 r  im_inst/Pc_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.892    im_inst/Pc_reg[23]_i_3_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    12.157 f  im_inst/n_Flags_OBUF[3]_inst_i_5/O[1]
                         net (fo=3, routed)           0.810    12.967    im_inst/ALU/data0[25]
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.250    13.217 f  im_inst/OUT_DP_OBUF[6]_inst_i_50/O
                         net (fo=1, routed)           0.000    13.217    im_inst/DataWr[25]
    SLICE_X38Y26         MUXF7 (Prop_muxf7_I0_O)      0.173    13.390 f  im_inst/OUT_DP_OBUF[6]_inst_i_23/O
                         net (fo=7, routed)           1.210    14.600    im_inst/OUT_DP_OBUF[6]_inst_i_23_n_0
    SLICE_X41Y30         LUT4 (Prop_lut4_I1_O)        0.241    14.841 r  im_inst/OUT_DP_OBUF[2]_inst_i_10/O
                         net (fo=1, routed)           0.000    14.841    im_inst/OUT_DP_OBUF[2]_inst_i_10_n_0
    SLICE_X41Y30         MUXF7 (Prop_muxf7_I0_O)      0.178    15.019 r  im_inst/OUT_DP_OBUF[2]_inst_i_7/O
                         net (fo=1, routed)           0.000    15.019    im_inst/OUT_DP_OBUF[2]_inst_i_7_n_0
    SLICE_X41Y30         MUXF8 (Prop_muxf8_I1_O)      0.079    15.098 r  im_inst/OUT_DP_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.640    15.738    Vbcd/OUT_DP[2]
    SLICE_X39Y32         LUT6 (Prop_lut6_I2_O)        0.264    16.002 r  Vbcd/OUT_DP_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.205    19.207    OUT_DP_OBUF[2]
    G4                   OBUF (Prop_obuf_I_O)         3.300    22.507 r  OUT_DP_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.507    OUT_DP[2]
    G4                                                                r  OUT_DP[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 im_inst/mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OUT_DP[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.801ns  (logic 8.149ns (45.780%)  route 9.652ns (54.220%))
  Logic Levels:           18  (CARRY4=8 LUT2=1 LUT4=1 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.394     4.595    im_inst/CLK_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  im_inst/mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.125     6.720 r  im_inst/mem_reg_0/DOBDO[0]
                         net (fo=1, routed)           0.801     7.521    im_inst/Inst[0]
    SLICE_X49Y27         LUT2 (Prop_lut2_I1_O)        0.105     7.626 r  im_inst/n_Flags_OBUF[3]_inst_i_13/O
                         net (fo=70, routed)          2.313     9.939    im_inst/n_Flags_OBUF[3]_inst_i_13_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I2_O)        0.105    10.044 r  im_inst/Pc[3]_i_7/O
                         net (fo=4, routed)           0.805    10.849    im_inst/RUrs1[0]
    SLICE_X39Y23         LUT6 (Prop_lut6_I0_O)        0.105    10.954 r  im_inst/Pc[3]_i_11/O
                         net (fo=1, routed)           0.000    10.954    im_inst/Pc[3]_i_11_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.394 r  im_inst/Pc_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.394    im_inst/Pc_reg[3]_i_3_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.492 r  im_inst/Pc_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.008    11.500    im_inst/Pc_reg[7]_i_3_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.598 r  im_inst/Pc_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.598    im_inst/Pc_reg[11]_i_3_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.696 r  im_inst/Pc_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.696    im_inst/Pc_reg[15]_i_3_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.794 r  im_inst/Pc_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.794    im_inst/Pc_reg[19]_i_3_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.892 r  im_inst/Pc_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.892    im_inst/Pc_reg[23]_i_3_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.990 r  im_inst/n_Flags_OBUF[3]_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.990    im_inst/n_Flags_OBUF[3]_inst_i_5_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    12.190 r  im_inst/n_Flags_OBUF[3]_inst_i_2/O[2]
                         net (fo=3, routed)           0.922    13.111    im_inst/ALU/data0[30]
    SLICE_X41Y28         LUT6 (Prop_lut6_I0_O)        0.253    13.364 r  im_inst/OUT_DP_OBUF[6]_inst_i_54/O
                         net (fo=1, routed)           0.000    13.364    im_inst/DataWr[30]
    SLICE_X41Y28         MUXF7 (Prop_muxf7_I0_O)      0.178    13.542 r  im_inst/OUT_DP_OBUF[6]_inst_i_25/O
                         net (fo=7, routed)           1.078    14.620    im_inst/OUT_DP_OBUF[6]_inst_i_25_n_0
    SLICE_X39Y31         LUT4 (Prop_lut4_I3_O)        0.252    14.872 r  im_inst/OUT_DP_OBUF[4]_inst_i_8/O
                         net (fo=1, routed)           0.000    14.872    im_inst/OUT_DP_OBUF[4]_inst_i_8_n_0
    SLICE_X39Y31         MUXF7 (Prop_muxf7_I1_O)      0.182    15.054 r  im_inst/OUT_DP_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.000    15.054    im_inst/OUT_DP_OBUF[4]_inst_i_4_n_0
    SLICE_X39Y31         MUXF8 (Prop_muxf8_I1_O)      0.079    15.133 r  im_inst/OUT_DP_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.906    16.039    Vbcd/OUT_DP[4]
    SLICE_X39Y34         LUT6 (Prop_lut6_I0_O)        0.264    16.303 r  Vbcd/OUT_DP_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.820    19.123    OUT_DP_OBUF[4]
    J6                   OBUF (Prop_obuf_I_O)         3.273    22.397 r  OUT_DP_OBUF[4]_inst/O
                         net (fo=0)                   0.000    22.397    OUT_DP[4]
    J6                                                                r  OUT_DP[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 im_inst/mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OUT_DP[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.801ns  (logic 8.085ns (45.420%)  route 9.716ns (54.580%))
  Logic Levels:           17  (CARRY4=7 LUT2=1 LUT4=1 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.394     4.595    im_inst/CLK_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  im_inst/mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.125     6.720 r  im_inst/mem_reg_0/DOBDO[0]
                         net (fo=1, routed)           0.801     7.521    im_inst/Inst[0]
    SLICE_X49Y27         LUT2 (Prop_lut2_I1_O)        0.105     7.626 r  im_inst/n_Flags_OBUF[3]_inst_i_13/O
                         net (fo=70, routed)          2.313     9.939    im_inst/n_Flags_OBUF[3]_inst_i_13_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I2_O)        0.105    10.044 r  im_inst/Pc[3]_i_7/O
                         net (fo=4, routed)           0.805    10.849    im_inst/RUrs1[0]
    SLICE_X39Y23         LUT6 (Prop_lut6_I0_O)        0.105    10.954 r  im_inst/Pc[3]_i_11/O
                         net (fo=1, routed)           0.000    10.954    im_inst/Pc[3]_i_11_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.394 r  im_inst/Pc_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.394    im_inst/Pc_reg[3]_i_3_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.492 r  im_inst/Pc_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.008    11.500    im_inst/Pc_reg[7]_i_3_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.598 r  im_inst/Pc_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.598    im_inst/Pc_reg[11]_i_3_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.696 r  im_inst/Pc_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.696    im_inst/Pc_reg[15]_i_3_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.794 r  im_inst/Pc_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.794    im_inst/Pc_reg[19]_i_3_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.892 r  im_inst/Pc_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.892    im_inst/Pc_reg[23]_i_3_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    12.157 r  im_inst/n_Flags_OBUF[3]_inst_i_5/O[1]
                         net (fo=3, routed)           0.810    12.967    im_inst/ALU/data0[25]
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.250    13.217 r  im_inst/OUT_DP_OBUF[6]_inst_i_50/O
                         net (fo=1, routed)           0.000    13.217    im_inst/DataWr[25]
    SLICE_X38Y26         MUXF7 (Prop_muxf7_I0_O)      0.173    13.390 r  im_inst/OUT_DP_OBUF[6]_inst_i_23/O
                         net (fo=7, routed)           1.229    14.619    im_inst/OUT_DP_OBUF[6]_inst_i_23_n_0
    SLICE_X38Y31         LUT4 (Prop_lut4_I3_O)        0.241    14.860 r  im_inst/OUT_DP_OBUF[5]_inst_i_7/O
                         net (fo=1, routed)           0.000    14.860    im_inst/OUT_DP_OBUF[5]_inst_i_7_n_0
    SLICE_X38Y31         MUXF7 (Prop_muxf7_I0_O)      0.173    15.033 r  im_inst/OUT_DP_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.000    15.033    im_inst/OUT_DP_OBUF[5]_inst_i_4_n_0
    SLICE_X38Y31         MUXF8 (Prop_muxf8_I1_O)      0.074    15.107 r  im_inst/OUT_DP_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.760    15.868    Vbcd/OUT_DP[5]
    SLICE_X39Y34         LUT6 (Prop_lut6_I0_O)        0.259    16.127 r  Vbcd/OUT_DP_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.989    19.116    OUT_DP_OBUF[5]
    M3                   OBUF (Prop_obuf_I_O)         3.280    22.396 r  OUT_DP_OBUF[5]_inst/O
                         net (fo=0)                   0.000    22.396    OUT_DP[5]
    M3                                                                r  OUT_DP[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 im_inst/mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OUT_DP[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.796ns  (logic 8.100ns (45.515%)  route 9.696ns (54.485%))
  Logic Levels:           17  (CARRY4=7 LUT2=1 LUT4=1 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.394     4.595    im_inst/CLK_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  im_inst/mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.125     6.720 r  im_inst/mem_reg_0/DOBDO[0]
                         net (fo=1, routed)           0.801     7.521    im_inst/Inst[0]
    SLICE_X49Y27         LUT2 (Prop_lut2_I1_O)        0.105     7.626 r  im_inst/n_Flags_OBUF[3]_inst_i_13/O
                         net (fo=70, routed)          2.313     9.939    im_inst/n_Flags_OBUF[3]_inst_i_13_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I2_O)        0.105    10.044 r  im_inst/Pc[3]_i_7/O
                         net (fo=4, routed)           0.805    10.849    im_inst/RUrs1[0]
    SLICE_X39Y23         LUT6 (Prop_lut6_I0_O)        0.105    10.954 r  im_inst/Pc[3]_i_11/O
                         net (fo=1, routed)           0.000    10.954    im_inst/Pc[3]_i_11_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.394 r  im_inst/Pc_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.394    im_inst/Pc_reg[3]_i_3_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.492 r  im_inst/Pc_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.008    11.500    im_inst/Pc_reg[7]_i_3_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.598 r  im_inst/Pc_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.598    im_inst/Pc_reg[11]_i_3_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.696 r  im_inst/Pc_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.696    im_inst/Pc_reg[15]_i_3_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.794 r  im_inst/Pc_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.794    im_inst/Pc_reg[19]_i_3_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.892 r  im_inst/Pc_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.892    im_inst/Pc_reg[23]_i_3_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    12.157 r  im_inst/n_Flags_OBUF[3]_inst_i_5/O[1]
                         net (fo=3, routed)           0.810    12.967    im_inst/ALU/data0[25]
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.250    13.217 r  im_inst/OUT_DP_OBUF[6]_inst_i_50/O
                         net (fo=1, routed)           0.000    13.217    im_inst/DataWr[25]
    SLICE_X38Y26         MUXF7 (Prop_muxf7_I0_O)      0.173    13.390 r  im_inst/OUT_DP_OBUF[6]_inst_i_23/O
                         net (fo=7, routed)           1.152    14.542    im_inst/OUT_DP_OBUF[6]_inst_i_23_n_0
    SLICE_X40Y30         LUT4 (Prop_lut4_I3_O)        0.241    14.783 r  im_inst/OUT_DP_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.000    14.783    im_inst/OUT_DP_OBUF[3]_inst_i_7_n_0
    SLICE_X40Y30         MUXF7 (Prop_muxf7_I0_O)      0.178    14.961 r  im_inst/OUT_DP_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000    14.961    im_inst/OUT_DP_OBUF[3]_inst_i_4_n_0
    SLICE_X40Y30         MUXF8 (Prop_muxf8_I1_O)      0.079    15.040 r  im_inst/OUT_DP_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.584    15.624    Vbcd/OUT_DP[3]
    SLICE_X40Y33         LUT6 (Prop_lut6_I0_O)        0.264    15.888 r  Vbcd/OUT_DP_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.223    19.111    OUT_DP_OBUF[3]
    H5                   OBUF (Prop_obuf_I_O)         3.280    22.391 r  OUT_DP_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.391    OUT_DP[3]
    H5                                                                r  OUT_DP[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 im_inst/mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OUT_DP[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.629ns  (logic 8.150ns (46.233%)  route 9.479ns (53.767%))
  Logic Levels:           18  (CARRY4=8 LUT2=1 LUT4=1 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.394     4.595    im_inst/CLK_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  im_inst/mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.125     6.720 r  im_inst/mem_reg_0/DOBDO[0]
                         net (fo=1, routed)           0.801     7.521    im_inst/Inst[0]
    SLICE_X49Y27         LUT2 (Prop_lut2_I1_O)        0.105     7.626 r  im_inst/n_Flags_OBUF[3]_inst_i_13/O
                         net (fo=70, routed)          2.313     9.939    im_inst/n_Flags_OBUF[3]_inst_i_13_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I2_O)        0.105    10.044 r  im_inst/Pc[3]_i_7/O
                         net (fo=4, routed)           0.805    10.849    im_inst/RUrs1[0]
    SLICE_X39Y23         LUT6 (Prop_lut6_I0_O)        0.105    10.954 r  im_inst/Pc[3]_i_11/O
                         net (fo=1, routed)           0.000    10.954    im_inst/Pc[3]_i_11_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.394 r  im_inst/Pc_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.394    im_inst/Pc_reg[3]_i_3_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.492 r  im_inst/Pc_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.008    11.500    im_inst/Pc_reg[7]_i_3_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.598 r  im_inst/Pc_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.598    im_inst/Pc_reg[11]_i_3_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.696 r  im_inst/Pc_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.696    im_inst/Pc_reg[15]_i_3_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.794 r  im_inst/Pc_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.794    im_inst/Pc_reg[19]_i_3_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.892 r  im_inst/Pc_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.892    im_inst/Pc_reg[23]_i_3_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.990 r  im_inst/n_Flags_OBUF[3]_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.990    im_inst/n_Flags_OBUF[3]_inst_i_5_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    12.190 r  im_inst/n_Flags_OBUF[3]_inst_i_2/O[2]
                         net (fo=3, routed)           0.922    13.111    im_inst/ALU/data0[30]
    SLICE_X41Y28         LUT6 (Prop_lut6_I0_O)        0.253    13.364 r  im_inst/OUT_DP_OBUF[6]_inst_i_54/O
                         net (fo=1, routed)           0.000    13.364    im_inst/DataWr[30]
    SLICE_X41Y28         MUXF7 (Prop_muxf7_I0_O)      0.178    13.542 r  im_inst/OUT_DP_OBUF[6]_inst_i_25/O
                         net (fo=7, routed)           0.819    14.362    im_inst/OUT_DP_OBUF[6]_inst_i_25_n_0
    SLICE_X40Y31         LUT4 (Prop_lut4_I1_O)        0.252    14.614 r  im_inst/OUT_DP_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.000    14.614    im_inst/OUT_DP_OBUF[6]_inst_i_11_n_0
    SLICE_X40Y31         MUXF7 (Prop_muxf7_I1_O)      0.182    14.796 r  im_inst/OUT_DP_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000    14.796    im_inst/OUT_DP_OBUF[6]_inst_i_7_n_0
    SLICE_X40Y31         MUXF8 (Prop_muxf8_I1_O)      0.079    14.875 r  im_inst/OUT_DP_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.447    15.322    Vbcd/OUT_DP[6]
    SLICE_X40Y33         LUT6 (Prop_lut6_I2_O)        0.264    15.586 r  Vbcd/OUT_DP_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.364    18.950    OUT_DP_OBUF[6]
    J5                   OBUF (Prop_obuf_I_O)         3.274    22.224 r  OUT_DP_OBUF[6]_inst/O
                         net (fo=0)                   0.000    22.224    OUT_DP[6]
    J5                                                                r  OUT_DP[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 im_inst/mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OUT_DP[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.392ns  (logic 8.210ns (47.209%)  route 9.181ns (52.791%))
  Logic Levels:           18  (CARRY4=8 LUT2=1 LUT4=1 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.394     4.595    im_inst/CLK_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  im_inst/mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.125     6.720 r  im_inst/mem_reg_0/DOBDO[0]
                         net (fo=1, routed)           0.801     7.521    im_inst/Inst[0]
    SLICE_X49Y27         LUT2 (Prop_lut2_I1_O)        0.105     7.626 r  im_inst/n_Flags_OBUF[3]_inst_i_13/O
                         net (fo=70, routed)          2.313     9.939    im_inst/n_Flags_OBUF[3]_inst_i_13_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I2_O)        0.105    10.044 r  im_inst/Pc[3]_i_7/O
                         net (fo=4, routed)           0.805    10.849    im_inst/RUrs1[0]
    SLICE_X39Y23         LUT6 (Prop_lut6_I0_O)        0.105    10.954 r  im_inst/Pc[3]_i_11/O
                         net (fo=1, routed)           0.000    10.954    im_inst/Pc[3]_i_11_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.394 r  im_inst/Pc_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.394    im_inst/Pc_reg[3]_i_3_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.492 r  im_inst/Pc_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.008    11.500    im_inst/Pc_reg[7]_i_3_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.598 r  im_inst/Pc_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.598    im_inst/Pc_reg[11]_i_3_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.696 r  im_inst/Pc_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.696    im_inst/Pc_reg[15]_i_3_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.794 r  im_inst/Pc_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.794    im_inst/Pc_reg[19]_i_3_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.892 r  im_inst/Pc_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.892    im_inst/Pc_reg[23]_i_3_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.990 r  im_inst/n_Flags_OBUF[3]_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.990    im_inst/n_Flags_OBUF[3]_inst_i_5_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    12.250 r  im_inst/n_Flags_OBUF[3]_inst_i_2/O[3]
                         net (fo=5, routed)           0.699    12.949    im_inst/ALU/data0[31]
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.257    13.206 r  im_inst/OUT_DP_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.000    13.206    im_inst/DataWr[31]
    SLICE_X38Y29         MUXF7 (Prop_muxf7_I0_O)      0.173    13.379 r  im_inst/OUT_DP_OBUF[6]_inst_i_24/O
                         net (fo=7, routed)           0.937    14.316    im_inst/OUT_DP_OBUF[6]_inst_i_24_n_0
    SLICE_X41Y31         LUT4 (Prop_lut4_I0_O)        0.241    14.557 r  im_inst/OUT_DP_OBUF[1]_inst_i_8/O
                         net (fo=1, routed)           0.000    14.557    im_inst/OUT_DP_OBUF[1]_inst_i_8_n_0
    SLICE_X41Y31         MUXF7 (Prop_muxf7_I1_O)      0.182    14.739 r  im_inst/OUT_DP_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.000    14.739    im_inst/OUT_DP_OBUF[1]_inst_i_4_n_0
    SLICE_X41Y31         MUXF8 (Prop_muxf8_I1_O)      0.079    14.818 r  im_inst/OUT_DP_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.671    15.489    Vbcd/OUT_DP[1]
    SLICE_X41Y33         LUT6 (Prop_lut6_I1_O)        0.264    15.753 r  Vbcd/OUT_DP_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.947    18.700    OUT_DP_OBUF[1]
    K6                   OBUF (Prop_obuf_I_O)         3.286    21.987 r  OUT_DP_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.987    OUT_DP[1]
    K6                                                                r  OUT_DP[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 im_inst/mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OUT_DP[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.234ns  (logic 8.234ns (47.774%)  route 9.001ns (52.226%))
  Logic Levels:           18  (CARRY4=8 LUT2=1 LUT4=1 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.394     4.595    im_inst/CLK_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  im_inst/mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.125     6.720 r  im_inst/mem_reg_0/DOBDO[0]
                         net (fo=1, routed)           0.801     7.521    im_inst/Inst[0]
    SLICE_X49Y27         LUT2 (Prop_lut2_I1_O)        0.105     7.626 r  im_inst/n_Flags_OBUF[3]_inst_i_13/O
                         net (fo=70, routed)          2.313     9.939    im_inst/n_Flags_OBUF[3]_inst_i_13_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I2_O)        0.105    10.044 r  im_inst/Pc[3]_i_7/O
                         net (fo=4, routed)           0.805    10.849    im_inst/RUrs1[0]
    SLICE_X39Y23         LUT6 (Prop_lut6_I0_O)        0.105    10.954 r  im_inst/Pc[3]_i_11/O
                         net (fo=1, routed)           0.000    10.954    im_inst/Pc[3]_i_11_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.394 r  im_inst/Pc_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.394    im_inst/Pc_reg[3]_i_3_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.492 r  im_inst/Pc_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.008    11.500    im_inst/Pc_reg[7]_i_3_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.598 r  im_inst/Pc_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.598    im_inst/Pc_reg[11]_i_3_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.696 r  im_inst/Pc_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.696    im_inst/Pc_reg[15]_i_3_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.794 r  im_inst/Pc_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.794    im_inst/Pc_reg[19]_i_3_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.892 r  im_inst/Pc_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.892    im_inst/Pc_reg[23]_i_3_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.990 r  im_inst/n_Flags_OBUF[3]_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.990    im_inst/n_Flags_OBUF[3]_inst_i_5_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    12.255 r  im_inst/n_Flags_OBUF[3]_inst_i_2/O[1]
                         net (fo=3, routed)           0.357    12.612    im_inst/ALU/data0[29]
    SLICE_X37Y29         LUT6 (Prop_lut6_I0_O)        0.250    12.862 r  im_inst/OUT_DP_OBUF[6]_inst_i_58/O
                         net (fo=1, routed)           0.000    12.862    im_inst/DataWr[29]
    SLICE_X37Y29         MUXF7 (Prop_muxf7_I0_O)      0.178    13.040 r  im_inst/OUT_DP_OBUF[6]_inst_i_27/O
                         net (fo=7, routed)           1.061    14.100    im_inst/OUT_DP_OBUF[6]_inst_i_27_n_0
    SLICE_X40Y29         LUT4 (Prop_lut4_I3_O)        0.252    14.352 r  im_inst/OUT_DP_OBUF[0]_inst_i_8/O
                         net (fo=1, routed)           0.000    14.352    im_inst/OUT_DP_OBUF[0]_inst_i_8_n_0
    SLICE_X40Y29         MUXF7 (Prop_muxf7_I1_O)      0.182    14.534 r  im_inst/OUT_DP_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.000    14.534    im_inst/OUT_DP_OBUF[0]_inst_i_4_n_0
    SLICE_X40Y29         MUXF8 (Prop_muxf8_I1_O)      0.079    14.613 r  im_inst/OUT_DP_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.748    15.361    Vbcd/OUT_DP[0]
    SLICE_X40Y33         LUT6 (Prop_lut6_I0_O)        0.264    15.625 r  Vbcd/OUT_DP_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.909    18.534    OUT_DP_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         3.296    21.830 r  OUT_DP_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.830    OUT_DP[0]
    K3                                                                r  OUT_DP[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 im_inst/mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            n_Flags[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.742ns  (logic 7.294ns (46.335%)  route 8.448ns (53.665%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.394     4.595    im_inst/CLK_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  im_inst/mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.125     6.720 r  im_inst/mem_reg_0/DOBDO[0]
                         net (fo=1, routed)           0.801     7.521    im_inst/Inst[0]
    SLICE_X49Y27         LUT2 (Prop_lut2_I1_O)        0.105     7.626 r  im_inst/n_Flags_OBUF[3]_inst_i_13/O
                         net (fo=70, routed)          2.313     9.939    im_inst/n_Flags_OBUF[3]_inst_i_13_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I2_O)        0.105    10.044 r  im_inst/Pc[3]_i_7/O
                         net (fo=4, routed)           0.805    10.849    im_inst/RUrs1[0]
    SLICE_X39Y23         LUT6 (Prop_lut6_I0_O)        0.105    10.954 r  im_inst/Pc[3]_i_11/O
                         net (fo=1, routed)           0.000    10.954    im_inst/Pc[3]_i_11_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.394 r  im_inst/Pc_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.394    im_inst/Pc_reg[3]_i_3_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.492 r  im_inst/Pc_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.008    11.500    im_inst/Pc_reg[7]_i_3_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.598 r  im_inst/Pc_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.598    im_inst/Pc_reg[11]_i_3_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.696 r  im_inst/Pc_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.696    im_inst/Pc_reg[15]_i_3_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.794 r  im_inst/Pc_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.794    im_inst/Pc_reg[19]_i_3_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.892 r  im_inst/Pc_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.892    im_inst/Pc_reg[23]_i_3_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.990 r  im_inst/n_Flags_OBUF[3]_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.990    im_inst/n_Flags_OBUF[3]_inst_i_5_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    12.250 f  im_inst/n_Flags_OBUF[3]_inst_i_2/O[3]
                         net (fo=5, routed)           0.471    12.721    im_inst/ALU/data0[31]
    SLICE_X37Y32         LUT6 (Prop_lut6_I0_O)        0.257    12.978 r  im_inst/n_Flags_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.050    17.028    n_Flags_OBUF[3]
    E21                  OBUF (Prop_obuf_I_O)         3.309    20.337 r  n_Flags_OBUF[3]_inst/O
                         net (fo=0)                   0.000    20.337    n_Flags[3]
    E21                                                               r  n_Flags[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 im_inst/mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            n_Flags[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.413ns  (logic 7.290ns (47.296%)  route 8.123ns (52.704%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.394     4.595    im_inst/CLK_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  im_inst/mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.125     6.720 r  im_inst/mem_reg_0/DOBDO[0]
                         net (fo=1, routed)           0.801     7.521    im_inst/Inst[0]
    SLICE_X49Y27         LUT2 (Prop_lut2_I1_O)        0.105     7.626 r  im_inst/n_Flags_OBUF[3]_inst_i_13/O
                         net (fo=70, routed)          2.313     9.939    im_inst/n_Flags_OBUF[3]_inst_i_13_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I2_O)        0.105    10.044 r  im_inst/Pc[3]_i_7/O
                         net (fo=4, routed)           0.805    10.849    im_inst/RUrs1[0]
    SLICE_X39Y23         LUT6 (Prop_lut6_I0_O)        0.105    10.954 r  im_inst/Pc[3]_i_11/O
                         net (fo=1, routed)           0.000    10.954    im_inst/Pc[3]_i_11_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.394 r  im_inst/Pc_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.394    im_inst/Pc_reg[3]_i_3_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.492 r  im_inst/Pc_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.008    11.500    im_inst/Pc_reg[7]_i_3_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.598 r  im_inst/Pc_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.598    im_inst/Pc_reg[11]_i_3_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.696 r  im_inst/Pc_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.696    im_inst/Pc_reg[15]_i_3_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.794 r  im_inst/Pc_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.794    im_inst/Pc_reg[19]_i_3_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.892 r  im_inst/Pc_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.892    im_inst/Pc_reg[23]_i_3_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.990 r  im_inst/n_Flags_OBUF[3]_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.990    im_inst/n_Flags_OBUF[3]_inst_i_5_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    12.250 f  im_inst/n_Flags_OBUF[3]_inst_i_2/O[3]
                         net (fo=5, routed)           0.467    12.717    im_inst/ALU/data0[31]
    SLICE_X37Y32         LUT6 (Prop_lut6_I5_O)        0.257    12.974 r  im_inst/n_Flags_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.729    16.703    n_Flags_OBUF[0]
    D20                  OBUF (Prop_obuf_I_O)         3.305    20.008 r  n_Flags_OBUF[0]_inst/O
                         net (fo=0)                   0.000    20.008    n_Flags[0]
    D20                                                               r  n_Flags[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_inst/prog_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC/prev_mod_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.575ns  (logic 0.148ns (25.751%)  route 0.427ns (74.249%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.561     1.484    uart_inst/CLK_IBUF_BUFG
    SLICE_X46Y37         FDCE                                         r  uart_inst/prog_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDCE (Prop_fdce_C_Q)         0.148     1.632 r  uart_inst/prog_mode_reg/Q
                         net (fo=142, routed)         0.427     2.059    PC/prog_mode
    SLICE_X46Y32         FDRE                                         r  PC/prev_mod_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/prog_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC/Pc_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.804ns  (logic 0.291ns (36.187%)  route 0.513ns (63.813%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.561     1.484    uart_inst/CLK_IBUF_BUFG
    SLICE_X46Y37         FDCE                                         r  uart_inst/prog_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDCE (Prop_fdce_C_Q)         0.148     1.632 f  uart_inst/prog_mode_reg/Q
                         net (fo=142, routed)         0.380     2.012    im_inst/prog_mode
    SLICE_X43Y32         LUT6 (Prop_lut6_I3_O)        0.098     2.110 r  im_inst/Pc[28]_i_2/O
                         net (fo=1, routed)           0.134     2.243    im_inst/AOPB[28]
    SLICE_X43Y32         LUT3 (Prop_lut3_I0_O)        0.045     2.288 r  im_inst/Pc[28]_i_1/O
                         net (fo=1, routed)           0.000     2.288    PC/D[28]
    SLICE_X43Y32         FDRE                                         r  PC/Pc_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/prog_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC/Pc_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.028ns  (logic 0.291ns (28.305%)  route 0.737ns (71.695%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.561     1.484    uart_inst/CLK_IBUF_BUFG
    SLICE_X46Y37         FDCE                                         r  uart_inst/prog_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDCE (Prop_fdce_C_Q)         0.148     1.632 f  uart_inst/prog_mode_reg/Q
                         net (fo=142, routed)         0.559     2.191    im_inst/prog_mode
    SLICE_X40Y32         LUT6 (Prop_lut6_I3_O)        0.098     2.289 r  im_inst/Pc[27]_i_2/O
                         net (fo=1, routed)           0.178     2.467    im_inst/AOPB[27]
    SLICE_X43Y31         LUT3 (Prop_lut3_I0_O)        0.045     2.512 r  im_inst/Pc[27]_i_1/O
                         net (fo=1, routed)           0.000     2.512    PC/D[27]
    SLICE_X43Y31         FDRE                                         r  PC/Pc_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/prog_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC/Pc_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.037ns  (logic 0.291ns (28.075%)  route 0.746ns (71.925%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.561     1.484    uart_inst/CLK_IBUF_BUFG
    SLICE_X46Y37         FDCE                                         r  uart_inst/prog_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDCE (Prop_fdce_C_Q)         0.148     1.632 f  uart_inst/prog_mode_reg/Q
                         net (fo=142, routed)         0.469     2.101    im_inst/prog_mode
    SLICE_X43Y29         LUT6 (Prop_lut6_I3_O)        0.098     2.199 r  im_inst/Pc[26]_i_2/O
                         net (fo=1, routed)           0.277     2.476    im_inst/AOPB[26]
    SLICE_X43Y31         LUT3 (Prop_lut3_I0_O)        0.045     2.521 r  im_inst/Pc[26]_i_1/O
                         net (fo=1, routed)           0.000     2.521    PC/D[26]
    SLICE_X43Y31         FDRE                                         r  PC/Pc_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/prog_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC/Pc_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.066ns  (logic 0.291ns (27.303%)  route 0.775ns (72.697%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.561     1.484    uart_inst/CLK_IBUF_BUFG
    SLICE_X46Y37         FDCE                                         r  uart_inst/prog_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDCE (Prop_fdce_C_Q)         0.148     1.632 f  uart_inst/prog_mode_reg/Q
                         net (fo=142, routed)         0.495     2.127    im_inst/prog_mode
    SLICE_X38Y30         LUT6 (Prop_lut6_I3_O)        0.098     2.225 r  im_inst/Pc[23]_i_2/O
                         net (fo=1, routed)           0.280     2.505    im_inst/AOPB[23]
    SLICE_X43Y30         LUT3 (Prop_lut3_I0_O)        0.045     2.550 r  im_inst/Pc[23]_i_1/O
                         net (fo=1, routed)           0.000     2.550    PC/D[23]
    SLICE_X43Y30         FDRE                                         r  PC/Pc_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/prog_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC/Pc_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.070ns  (logic 0.291ns (27.191%)  route 0.779ns (72.809%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.561     1.484    uart_inst/CLK_IBUF_BUFG
    SLICE_X46Y37         FDCE                                         r  uart_inst/prog_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDCE (Prop_fdce_C_Q)         0.148     1.632 f  uart_inst/prog_mode_reg/Q
                         net (fo=142, routed)         0.646     2.278    im_inst/prog_mode
    SLICE_X45Y29         LUT6 (Prop_lut6_I3_O)        0.098     2.376 r  im_inst/Pc[20]_i_2/O
                         net (fo=1, routed)           0.134     2.509    im_inst/AOPB[20]
    SLICE_X45Y29         LUT3 (Prop_lut3_I0_O)        0.045     2.554 r  im_inst/Pc[20]_i_1/O
                         net (fo=1, routed)           0.000     2.554    PC/D[20]
    SLICE_X45Y29         FDRE                                         r  PC/Pc_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/prog_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC/Pc_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.074ns  (logic 0.291ns (27.089%)  route 0.783ns (72.911%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.561     1.484    uart_inst/CLK_IBUF_BUFG
    SLICE_X46Y37         FDCE                                         r  uart_inst/prog_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDCE (Prop_fdce_C_Q)         0.148     1.632 f  uart_inst/prog_mode_reg/Q
                         net (fo=142, routed)         0.556     2.188    im_inst/prog_mode
    SLICE_X40Y32         LUT6 (Prop_lut6_I3_O)        0.098     2.286 r  im_inst/Pc[30]_i_2/O
                         net (fo=1, routed)           0.227     2.513    im_inst/AOPB[30]
    SLICE_X40Y32         LUT3 (Prop_lut3_I0_O)        0.045     2.558 r  im_inst/Pc[30]_i_1/O
                         net (fo=1, routed)           0.000     2.558    PC/D[30]
    SLICE_X40Y32         FDRE                                         r  PC/Pc_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/prog_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC/Pc_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.086ns  (logic 0.291ns (26.789%)  route 0.795ns (73.211%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.561     1.484    uart_inst/CLK_IBUF_BUFG
    SLICE_X46Y37         FDCE                                         r  uart_inst/prog_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDCE (Prop_fdce_C_Q)         0.148     1.632 f  uart_inst/prog_mode_reg/Q
                         net (fo=142, routed)         0.745     2.378    im_inst/prog_mode
    SLICE_X45Y26         LUT6 (Prop_lut6_I3_O)        0.098     2.476 r  im_inst/Pc[17]_i_2/O
                         net (fo=1, routed)           0.050     2.525    im_inst/AOPB[17]
    SLICE_X45Y26         LUT3 (Prop_lut3_I0_O)        0.045     2.570 r  im_inst/Pc[17]_i_1/O
                         net (fo=1, routed)           0.000     2.570    PC/D[17]
    SLICE_X45Y26         FDRE                                         r  PC/Pc_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/prog_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC/Pc_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.106ns  (logic 0.291ns (26.307%)  route 0.815ns (73.693%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.561     1.484    uart_inst/CLK_IBUF_BUFG
    SLICE_X46Y37         FDCE                                         r  uart_inst/prog_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDCE (Prop_fdce_C_Q)         0.148     1.632 f  uart_inst/prog_mode_reg/Q
                         net (fo=142, routed)         0.759     2.392    im_inst/prog_mode
    SLICE_X44Y26         LUT6 (Prop_lut6_I3_O)        0.098     2.490 r  im_inst/Pc[15]_i_2/O
                         net (fo=1, routed)           0.056     2.545    im_inst/AOPB[15]
    SLICE_X44Y26         LUT3 (Prop_lut3_I0_O)        0.045     2.590 r  im_inst/Pc[15]_i_1/O
                         net (fo=1, routed)           0.000     2.590    PC/D[15]
    SLICE_X44Y26         FDRE                                         r  PC/Pc_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/prog_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC/Pc_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.114ns  (logic 0.291ns (26.123%)  route 0.823ns (73.877%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.561     1.484    uart_inst/CLK_IBUF_BUFG
    SLICE_X46Y37         FDCE                                         r  uart_inst/prog_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDCE (Prop_fdce_C_Q)         0.148     1.632 f  uart_inst/prog_mode_reg/Q
                         net (fo=142, routed)         0.541     2.173    im_inst/prog_mode
    SLICE_X38Y32         LUT6 (Prop_lut6_I3_O)        0.098     2.271 r  im_inst/Pc[31]_i_3/O
                         net (fo=1, routed)           0.282     2.553    im_inst/N_F
    SLICE_X40Y32         LUT3 (Prop_lut3_I0_O)        0.045     2.598 r  im_inst/Pc[31]_i_2/O
                         net (fo=1, routed)           0.000     2.598    PC/D[31]
    SLICE_X40Y32         FDRE                                         r  PC/Pc_reg[31]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           323 Endpoints
Min Delay           323 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FC/CUENTITAS_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.253ns  (logic 1.527ns (18.507%)  route 6.726ns (81.493%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.295ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    F20                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  RESET_IBUF_inst/O
                         net (fo=134, routed)         4.047     5.466    uart_inst/RESET_IBUF
    SLICE_X44Y31         LUT1 (Prop_lut1_I0_O)        0.108     5.574 f  uart_inst/CUENTITAS[32]_i_3/O
                         net (fo=204, routed)         2.679     8.253    FC/AS[0]
    SLICE_X32Y35         FDPE                                         f  FC/CUENTITAS_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     1.361 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.965    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.042 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.253     4.295    FC/CLK_IBUF_BUFG
    SLICE_X32Y35         FDPE                                         r  FC/CUENTITAS_reg[0]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FC/CUENTITAS_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.099ns  (logic 1.527ns (18.860%)  route 6.571ns (81.140%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    F20                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  RESET_IBUF_inst/O
                         net (fo=134, routed)         4.047     5.466    uart_inst/RESET_IBUF
    SLICE_X44Y31         LUT1 (Prop_lut1_I0_O)        0.108     5.574 f  uart_inst/CUENTITAS[32]_i_3/O
                         net (fo=204, routed)         2.524     8.099    FC/AS[0]
    SLICE_X28Y41         FDCE                                         f  FC/CUENTITAS_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     1.361 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.965    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.042 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.258     4.300    FC/CLK_IBUF_BUFG
    SLICE_X28Y41         FDCE                                         r  FC/CUENTITAS_reg[25]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FC/CUENTITAS_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.097ns  (logic 1.527ns (18.865%)  route 6.569ns (81.135%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.299ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    F20                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  RESET_IBUF_inst/O
                         net (fo=134, routed)         4.047     5.466    uart_inst/RESET_IBUF
    SLICE_X44Y31         LUT1 (Prop_lut1_I0_O)        0.108     5.574 f  uart_inst/CUENTITAS[32]_i_3/O
                         net (fo=204, routed)         2.522     8.097    FC/AS[0]
    SLICE_X32Y41         FDCE                                         f  FC/CUENTITAS_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     1.361 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.965    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.042 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.257     4.299    FC/CLK_IBUF_BUFG
    SLICE_X32Y41         FDCE                                         r  FC/CUENTITAS_reg[28]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FC/CUENTITAS_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.097ns  (logic 1.527ns (18.865%)  route 6.569ns (81.135%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.299ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    F20                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  RESET_IBUF_inst/O
                         net (fo=134, routed)         4.047     5.466    uart_inst/RESET_IBUF
    SLICE_X44Y31         LUT1 (Prop_lut1_I0_O)        0.108     5.574 f  uart_inst/CUENTITAS[32]_i_3/O
                         net (fo=204, routed)         2.522     8.097    FC/AS[0]
    SLICE_X32Y41         FDCE                                         f  FC/CUENTITAS_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     1.361 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.965    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.042 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.257     4.299    FC/CLK_IBUF_BUFG
    SLICE_X32Y41         FDCE                                         r  FC/CUENTITAS_reg[30]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FC/CUENTITAS_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.097ns  (logic 1.527ns (18.865%)  route 6.569ns (81.135%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.299ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    F20                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  RESET_IBUF_inst/O
                         net (fo=134, routed)         4.047     5.466    uart_inst/RESET_IBUF
    SLICE_X44Y31         LUT1 (Prop_lut1_I0_O)        0.108     5.574 f  uart_inst/CUENTITAS[32]_i_3/O
                         net (fo=204, routed)         2.522     8.097    FC/AS[0]
    SLICE_X32Y41         FDCE                                         f  FC/CUENTITAS_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     1.361 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.965    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.042 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.257     4.299    FC/CLK_IBUF_BUFG
    SLICE_X32Y41         FDCE                                         r  FC/CUENTITAS_reg[31]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FC/CUENTITAS_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.998ns  (logic 1.527ns (19.098%)  route 6.470ns (80.902%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.295ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    F20                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  RESET_IBUF_inst/O
                         net (fo=134, routed)         4.047     5.466    uart_inst/RESET_IBUF
    SLICE_X44Y31         LUT1 (Prop_lut1_I0_O)        0.108     5.574 f  uart_inst/CUENTITAS[32]_i_3/O
                         net (fo=204, routed)         2.423     7.998    FC/AS[0]
    SLICE_X30Y35         FDCE                                         f  FC/CUENTITAS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     1.361 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.965    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.042 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.253     4.295    FC/CLK_IBUF_BUFG
    SLICE_X30Y35         FDCE                                         r  FC/CUENTITAS_reg[1]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FC/CUENTITAS_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.998ns  (logic 1.527ns (19.098%)  route 6.470ns (80.902%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.295ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    F20                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  RESET_IBUF_inst/O
                         net (fo=134, routed)         4.047     5.466    uart_inst/RESET_IBUF
    SLICE_X44Y31         LUT1 (Prop_lut1_I0_O)        0.108     5.574 f  uart_inst/CUENTITAS[32]_i_3/O
                         net (fo=204, routed)         2.423     7.998    FC/AS[0]
    SLICE_X30Y35         FDCE                                         f  FC/CUENTITAS_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     1.361 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.965    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.042 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.253     4.295    FC/CLK_IBUF_BUFG
    SLICE_X30Y35         FDCE                                         r  FC/CUENTITAS_reg[2]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FC/CUENTITAS_reg[3]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.998ns  (logic 1.527ns (19.098%)  route 6.470ns (80.902%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.295ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    F20                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  RESET_IBUF_inst/O
                         net (fo=134, routed)         4.047     5.466    uart_inst/RESET_IBUF
    SLICE_X44Y31         LUT1 (Prop_lut1_I0_O)        0.108     5.574 f  uart_inst/CUENTITAS[32]_i_3/O
                         net (fo=204, routed)         2.423     7.998    FC/AS[0]
    SLICE_X30Y35         FDPE                                         f  FC/CUENTITAS_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     1.361 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.965    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.042 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.253     4.295    FC/CLK_IBUF_BUFG
    SLICE_X30Y35         FDPE                                         r  FC/CUENTITAS_reg[3]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FC/CUENTITAS_reg[4]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.998ns  (logic 1.527ns (19.098%)  route 6.470ns (80.902%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.295ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    F20                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  RESET_IBUF_inst/O
                         net (fo=134, routed)         4.047     5.466    uart_inst/RESET_IBUF
    SLICE_X44Y31         LUT1 (Prop_lut1_I0_O)        0.108     5.574 f  uart_inst/CUENTITAS[32]_i_3/O
                         net (fo=204, routed)         2.423     7.998    FC/AS[0]
    SLICE_X30Y35         FDPE                                         f  FC/CUENTITAS_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     1.361 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.965    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.042 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.253     4.295    FC/CLK_IBUF_BUFG
    SLICE_X30Y35         FDPE                                         r  FC/CUENTITAS_reg[4]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FC/CUENTITAS_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.977ns  (logic 1.527ns (19.148%)  route 6.449ns (80.852%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.299ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    F20                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  RESET_IBUF_inst/O
                         net (fo=134, routed)         4.047     5.466    uart_inst/RESET_IBUF
    SLICE_X44Y31         LUT1 (Prop_lut1_I0_O)        0.108     5.574 f  uart_inst/CUENTITAS[32]_i_3/O
                         net (fo=204, routed)         2.403     7.977    FC/AS[0]
    SLICE_X30Y40         FDCE                                         f  FC/CUENTITAS_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         1.361     1.361 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.965    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.042 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.257     4.299    FC/CLK_IBUF_BUFG
    SLICE_X30Y40         FDCE                                         r  FC/CUENTITAS_reg[21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PC/Pc_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            im_inst/mem_reg_0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.472ns  (logic 0.164ns (34.779%)  route 0.308ns (65.221%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y26         FDRE                         0.000     0.000 r  PC/Pc_reg[11]/C
    SLICE_X46Y26         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  PC/Pc_reg[11]/Q
                         net (fo=9, routed)           0.308     0.472    im_inst/Q[11]
    RAMB36_X1Y5          RAMB36E1                                     r  im_inst/mem_reg_0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.859     2.029    im_inst/CLK_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  im_inst/mem_reg_0/CLKBWRCLK

Slack:                    inf
  Source:                 PC/Pc_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            im_inst/mem_reg_0/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.964%)  route 0.382ns (73.036%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDRE                         0.000     0.000 r  PC/Pc_reg[2]/C
    SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC/Pc_reg[2]/Q
                         net (fo=10, routed)          0.382     0.523    im_inst/Q[2]
    RAMB36_X1Y5          RAMB36E1                                     r  im_inst/mem_reg_0/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.859     2.029    im_inst/CLK_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  im_inst/mem_reg_0/CLKBWRCLK

Slack:                    inf
  Source:                 PC/Pc_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            im_inst/mem_reg_0/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.526ns  (logic 0.141ns (26.815%)  route 0.385ns (73.185%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE                         0.000     0.000 r  PC/Pc_reg[13]/C
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC/Pc_reg[13]/Q
                         net (fo=9, routed)           0.385     0.526    im_inst/Q[13]
    RAMB36_X1Y5          RAMB36E1                                     r  im_inst/mem_reg_0/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.859     2.029    im_inst/CLK_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  im_inst/mem_reg_0/CLKBWRCLK

Slack:                    inf
  Source:                 PC/Pc_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            im_inst/mem_reg_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.536ns  (logic 0.141ns (26.300%)  route 0.395ns (73.700%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDRE                         0.000     0.000 r  PC/Pc_reg[10]/C
    SLICE_X44Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC/Pc_reg[10]/Q
                         net (fo=9, routed)           0.395     0.536    im_inst/Q[10]
    RAMB36_X1Y5          RAMB36E1                                     r  im_inst/mem_reg_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.859     2.029    im_inst/CLK_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  im_inst/mem_reg_0/CLKBWRCLK

Slack:                    inf
  Source:                 PC/Pc_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            im_inst/mem_reg_0/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.546ns  (logic 0.164ns (30.028%)  route 0.382ns (69.972%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y26         FDRE                         0.000     0.000 r  PC/Pc_reg[12]/C
    SLICE_X46Y26         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  PC/Pc_reg[12]/Q
                         net (fo=7, routed)           0.382     0.546    im_inst/Q[12]
    RAMB36_X1Y5          RAMB36E1                                     r  im_inst/mem_reg_0/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.859     2.029    im_inst/CLK_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  im_inst/mem_reg_0/CLKBWRCLK

Slack:                    inf
  Source:                 PC/Pc_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            im_inst/mem_reg_1/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.578ns  (logic 0.164ns (28.396%)  route 0.414ns (71.604%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y26         FDRE                         0.000     0.000 r  PC/Pc_reg[11]/C
    SLICE_X46Y26         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  PC/Pc_reg[11]/Q
                         net (fo=9, routed)           0.414     0.578    im_inst/Q[11]
    RAMB36_X1Y6          RAMB36E1                                     r  im_inst/mem_reg_1/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.865     2.035    im_inst/CLK_IBUF_BUFG
    RAMB36_X1Y6          RAMB36E1                                     r  im_inst/mem_reg_1/CLKBWRCLK

Slack:                    inf
  Source:                 PC/Pc_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            im_inst/mem_reg_0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.590ns  (logic 0.141ns (23.902%)  route 0.449ns (76.098%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE                         0.000     0.000 r  PC/Pc_reg[8]/C
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC/Pc_reg[8]/Q
                         net (fo=9, routed)           0.449     0.590    im_inst/Q[8]
    RAMB36_X1Y5          RAMB36E1                                     r  im_inst/mem_reg_0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.859     2.029    im_inst/CLK_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  im_inst/mem_reg_0/CLKBWRCLK

Slack:                    inf
  Source:                 PC/Pc_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            im_inst/mem_reg_0/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.594ns  (logic 0.141ns (23.732%)  route 0.453ns (76.268%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE                         0.000     0.000 r  PC/Pc_reg[9]/C
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC/Pc_reg[9]/Q
                         net (fo=9, routed)           0.453     0.594    im_inst/Q[9]
    RAMB36_X1Y5          RAMB36E1                                     r  im_inst/mem_reg_0/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.859     2.029    im_inst/CLK_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  im_inst/mem_reg_0/CLKBWRCLK

Slack:                    inf
  Source:                 PC/Pc_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            im_inst/mem_reg_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.608ns  (logic 0.141ns (23.209%)  route 0.467ns (76.791%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE                         0.000     0.000 r  PC/Pc_reg[5]/C
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC/Pc_reg[5]/Q
                         net (fo=9, routed)           0.467     0.608    im_inst/Q[5]
    RAMB36_X1Y5          RAMB36E1                                     r  im_inst/mem_reg_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.859     2.029    im_inst/CLK_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  im_inst/mem_reg_0/CLKBWRCLK

Slack:                    inf
  Source:                 PC/Pc_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            im_inst/mem_reg_1/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.629ns  (logic 0.141ns (22.419%)  route 0.488ns (77.581%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDRE                         0.000     0.000 r  PC/Pc_reg[2]/C
    SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC/Pc_reg[2]/Q
                         net (fo=10, routed)          0.488     0.629    im_inst/Q[2]
    RAMB36_X1Y6          RAMB36E1                                     r  im_inst/mem_reg_1/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  CLK_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.865     2.035    im_inst/CLK_IBUF_BUFG
    RAMB36_X1Y6          RAMB36E1                                     r  im_inst/mem_reg_1/CLKBWRCLK





