$date
	Mon Jun 16 09:54:33 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module inverter_tb $end
$var wire 1 ! y_tb $end
$var reg 1 " a_tb $end
$scope module dut $end
$var wire 1 " a $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
1!
$end
#2000
0!
1"
#7000
1!
0"
#13000
0!
1"
#17000
1!
0"
#23000
0!
1"
#27000
1!
0"
#33000
0!
1"
#37000
1!
0"
#43000
0!
1"
#47000
1!
0"
