// Seed: 759360151
`endcelldefine
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout id_5;
  input id_4;
  input id_3;
  inout id_2;
  input id_1;
  type_5(
      id_1, 1 + id_2 + id_2
  );
endmodule
