Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: proc_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "proc_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "proc_top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : proc_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab6\Lab6\mux2to1.vhd" into library work
Parsing entity <mux2to1>.
Parsing architecture <dataflow> of entity <mux2to1>.
Parsing VHDL file "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab6\Lab6\FA.vhd" into library work
Parsing entity <fa>.
Parsing architecture <dataflow> of entity <fa>.
Parsing VHDL file "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab6\Lab6\RCA.vhd" into library work
Parsing entity <rca>.
Parsing architecture <structural> of entity <rca>.
Parsing VHDL file "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab6\Lab6\mux4to1.vhd" into library work
Parsing entity <mux4to1>.
Parsing architecture <structural> of entity <mux4to1>.
Parsing VHDL file "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab6\Lab6\mux2to1_bit.vhdl" into library work
Parsing entity <mux2to1_bit>.
Parsing architecture <dataflow> of entity <mux2to1_bit>.
Parsing VHDL file "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab6\Lab6\cmp.vhd" into library work
Parsing entity <cmp>.
Parsing architecture <dataflow> of entity <cmp>.
Parsing VHDL file "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab6\Lab6\sseg_decode.vhdl" into library work
Parsing entity <sseg_decode>.
Parsing architecture <Behavioral> of entity <sseg_decode>.
Parsing VHDL file "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab6\Lab6\reggister.vhd" into library work
Parsing entity <reggister>.
Parsing architecture <behavioral> of entity <reggister>.
Parsing VHDL file "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab6\Lab6\procController.vhd" into library work
Parsing entity <procController>.
Parsing architecture <mixed> of entity <proccontroller>.
Parsing VHDL file "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab6\Lab6\procbus.vhd" into library work
Parsing entity <procBus>.
Parsing architecture <dataflow> of entity <procbus>.
Parsing VHDL file "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab6\Lab6\pcinc.vhd" into library work
Parsing entity <pcinc>.
Parsing architecture <structural> of entity <pcinc>.
Parsing VHDL file "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab6\Lab6\mux2to1_8wide.vhd" into library work
Parsing entity <mux2to1_8wide>.
Parsing architecture <structural> of entity <mux2to1_8wide>.
Parsing VHDL file "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab6\Lab6\mem_array.vhd" into library work
Parsing entity <mem_array>.
Parsing architecture <behavioral> of entity <mem_array>.
Parsing VHDL file "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab6\Lab6\alu_wRCA.vhd" into library work
Parsing entity <alu_wRCA>.
Parsing architecture <dataflow> of entity <alu_wrca>.
Parsing VHDL file "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab6\Lab6\synch_1bit.vhd" into library work
Parsing entity <synch_1bit>.
Parsing architecture <Behavioral> of entity <synch_1bit>.
Parsing VHDL file "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab6\Lab6\ssd_driver.vhd" into library work
Parsing entity <sseg_driver>.
Parsing architecture <structural> of entity <sseg_driver>.
Parsing VHDL file "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab6\Lab6\pulse_on_edge.vhd" into library work
Parsing entity <pulse_on_edge>.
Parsing architecture <Behavioral> of entity <pulse_on_edge>.
Parsing VHDL file "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab6\Lab6\EDA322_processor.vhd" into library work
Parsing entity <EDA322_processor>.
Parsing architecture <structural> of entity <eda322_processor>.
Parsing VHDL file "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab6\Lab6\debugmux.vhd" into library work
Parsing entity <debugmux>.
Parsing architecture <Behavioral> of entity <debugmux>.
Parsing VHDL file "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab6\Lab6\async_reset_deassert_sync.vhd" into library work
Parsing entity <async_reset_deassert_sync>.
Parsing architecture <Behavioral> of entity <async_reset_deassert_sync>.
Parsing VHDL file "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab6\Lab6\proc_top.vhd" into library work
Parsing entity <proc_top>.
Parsing architecture <Behavioral> of entity <proc_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <proc_top> (architecture <Behavioral>) from library <work>.

Elaborating entity <EDA322_processor> (architecture <structural>) from library <work>.

Elaborating entity <procController> (architecture <mixed>) from library <work>.
INFO:HDLCompiler:679 - "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab6\Lab6\procController.vhd" Line 58. Case statement is complete. others clause is never selected

Elaborating entity <mux2to1_8wide> (architecture <structural>) from library <work>.

Elaborating entity <mux2to1_bit> (architecture <dataflow>) from library <work>.

Elaborating entity <pcinc> (architecture <structural>) from library <work>.

Elaborating entity <rca> (architecture <structural>) from library <work>.

Elaborating entity <fa> (architecture <dataflow>) from library <work>.

Elaborating entity <reggister> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <mem_array> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <reggister> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <mem_array> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <alu_wRCA> (architecture <dataflow>) from library <work>.

Elaborating entity <cmp> (architecture <dataflow>) from library <work>.

Elaborating entity <reggister> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <procBus> (architecture <dataflow>) from library <work>.

Elaborating entity <mux4to1> (architecture <structural>) from library <work>.

Elaborating entity <mux2to1> (architecture <dataflow>) from library <work>.

Elaborating entity <sseg_driver> (architecture <structural>) from library <work>.

Elaborating entity <sseg_decode> (architecture <Behavioral>) from library <work>.

Elaborating entity <synch_1bit> (architecture <Behavioral>) from library <work>.

Elaborating entity <pulse_on_edge> (architecture <Behavioral>) from library <work>.

Elaborating entity <async_reset_deassert_sync> (architecture <Behavioral>) from library <work>.

Elaborating entity <debugmux> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <proc_top>.
    Related source file is "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab6\Lab6\proc_top.vhd".
INFO:Xst:3210 - "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab6\Lab6\proc_top.vhd" line 137: Output port <aluOut2seg> of the instance <EDA322_processor_inst1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <proc_top> synthesized.

Synthesizing Unit <EDA322_processor>.
    Related source file is "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab6\Lab6\EDA322_processor.vhd".
    Summary:
	no macro.
Unit <EDA322_processor> synthesized.

Synthesizing Unit <procController>.
    Related source file is "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab6\Lab6\procController.vhd".
    Found 3-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 25                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | ARESETN (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | fe                                             |
    | Power Up State     | fe                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   9 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <procController> synthesized.

Synthesizing Unit <mux2to1_8wide>.
    Related source file is "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab6\Lab6\mux2to1_8wide.vhd".
    Summary:
	no macro.
Unit <mux2to1_8wide> synthesized.

Synthesizing Unit <mux2to1_bit>.
    Related source file is "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab6\Lab6\mux2to1_bit.vhdl".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux2to1_bit> synthesized.

Synthesizing Unit <pcinc>.
    Related source file is "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab6\Lab6\pcinc.vhd".
INFO:Xst:3210 - "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab6\Lab6\pcinc.vhd" line 19: Output port <cout> of the instance <rca> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <pcinc> synthesized.

Synthesizing Unit <rca>.
    Related source file is "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab6\Lab6\RCA.vhd".
    Summary:
	no macro.
Unit <rca> synthesized.

Synthesizing Unit <fa>.
    Related source file is "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab6\Lab6\FA.vhd".
    Summary:
Unit <fa> synthesized.

Synthesizing Unit <reggister_1>.
    Related source file is "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab6\Lab6\reggister.vhd".
        data_width = 8
    Found 8-bit register for signal <res>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <reggister_1> synthesized.

Synthesizing Unit <mem_array_1>.
    Related source file is "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab6\Lab6\mem_array.vhd".
        data_width = 12
        addr_width = 8
        init_file = "inst_mem.mif"
    Found 256x12-bit single-port RAM <Mram_memory> for signal <memory>.
    Summary:
	inferred   1 RAM(s).
Unit <mem_array_1> synthesized.

Synthesizing Unit <reggister_2>.
    Related source file is "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab6\Lab6\reggister.vhd".
        data_width = 12
    Found 12-bit register for signal <res>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <reggister_2> synthesized.

Synthesizing Unit <mem_array_2>.
    Related source file is "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab6\Lab6\mem_array.vhd".
        data_width = 8
        addr_width = 8
        init_file = "data_mem.mif"
    Found 256x8-bit single-port RAM <Mram_memory> for signal <memory>.
    Summary:
	inferred   1 RAM(s).
Unit <mem_array_2> synthesized.

Synthesizing Unit <alu_wRCA>.
    Related source file is "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab6\Lab6\alu_wRCA.vhd".
INFO:Xst:3210 - "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab6\Lab6\alu_wRCA.vhd" line 84: Output port <neq> of the instance <cmpZero> is unconnected or connected to loadless signal.
    Found 8-bit 3-to-1 multiplexer for signal <ALU_Out_int> created at line 68.
    Summary:
	inferred   1 Multiplexer(s).
Unit <alu_wRCA> synthesized.

Synthesizing Unit <cmp>.
    Related source file is "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab6\Lab6\cmp.vhd".
    Summary:
Unit <cmp> synthesized.

Synthesizing Unit <reggister_3>.
    Related source file is "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab6\Lab6\reggister.vhd".
        data_width = 4
    Found 4-bit register for signal <res>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reggister_3> synthesized.

Synthesizing Unit <procBus>.
    Related source file is "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab6\Lab6\procbus.vhd".
    Found 16x3-bit Read Only RAM for signal <_n0051>
    Summary:
	inferred   1 RAM(s).
Unit <procBus> synthesized.

Synthesizing Unit <mux4to1>.
    Related source file is "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab6\Lab6\mux4to1.vhd".
    Summary:
	no macro.
Unit <mux4to1> synthesized.

Synthesizing Unit <mux2to1>.
    Related source file is "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab6\Lab6\mux2to1.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux2to1> synthesized.

Synthesizing Unit <sseg_driver>.
    Related source file is "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab6\Lab6\ssd_driver.vhd".
    Found 14-bit register for signal <TMRCOUNTER>.
    Found 4-bit register for signal <SSEG_AN_INT>.
    Found 14-bit adder for signal <TMRCOUNTER[13]_GND_62_o_add_2_OUT> created at line 90.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <sseg_driver> synthesized.

Synthesizing Unit <sseg_decode>.
    Related source file is "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab6\Lab6\sseg_decode.vhdl".
    Found 16x8-bit Read Only RAM for signal <SSEG_CA>
    Summary:
	inferred   1 RAM(s).
Unit <sseg_decode> synthesized.

Synthesizing Unit <synch_1bit>.
    Related source file is "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab6\Lab6\synch_1bit.vhd".
    Found 1-bit register for signal <int_level2>.
    Found 1-bit register for signal <int_level1>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <synch_1bit> synthesized.

Synthesizing Unit <pulse_on_edge>.
    Related source file is "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab6\Lab6\pulse_on_edge.vhd".
    Found 1-bit register for signal <last_value>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <pulse_on_edge> synthesized.

Synthesizing Unit <async_reset_deassert_sync>.
    Related source file is "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab6\Lab6\async_reset_deassert_sync.vhd".
    Found 1-bit register for signal <ff2>.
    Found 1-bit register for signal <ff1>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <async_reset_deassert_sync> synthesized.

Synthesizing Unit <debugmux>.
    Related source file is "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab6\Lab6\debugmux.vhd".
    Found 4-bit 4-to-1 multiplexer for signal <sseg_dbg_o> created at line 29.
    Summary:
	inferred   1 Multiplexer(s).
Unit <debugmux> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x3-bit single-port Read Only RAM                    : 1
 16x8-bit single-port Read Only RAM                    : 1
 256x12-bit single-port RAM                            : 1
 256x8-bit single-port RAM                             : 1
# Adders/Subtractors                                   : 1
 14-bit adder                                          : 1
# Registers                                            : 21
 1-bit register                                        : 13
 12-bit register                                       : 1
 14-bit register                                       : 1
 4-bit register                                        : 2
 8-bit register                                        : 4
# Multiplexers                                         : 73
 1-bit 2-to-1 multiplexer                              : 56
 14-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 10
 4-bit 4-to-1 multiplexer                              : 4
 8-bit 3-to-1 multiplexer                              : 1
# FSMs                                                 : 1
# Xors                                                 : 43
 1-bit xor2                                            : 41
 8-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <mem_array_1>.
INFO:Xst:3217 - HDL ADVISOR - Register <res> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_memory> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 12-bit                   |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_memory> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
Unit <mem_array_1> synthesized (advanced).

Synthesizing (advanced) Unit <mem_array_2>.
INFO:Xst:3217 - HDL ADVISOR - Register <res> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_memory> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <datain>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_memory> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
Unit <mem_array_2> synthesized (advanced).

Synthesizing (advanced) Unit <procBus>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0051> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 3-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(instrSEL,dataSEL,accSEL,extdataSEL)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <procBus> synthesized (advanced).

Synthesizing (advanced) Unit <sseg_decode>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_SSEG_CA> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <HEX_DATA>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <SSEG_CA>       |          |
    -----------------------------------------------------------------------
Unit <sseg_decode> synthesized (advanced).

Synthesizing (advanced) Unit <sseg_driver>.
The following registers are absorbed into counter <TMRCOUNTER>: 1 register on signal <TMRCOUNTER>.
Unit <sseg_driver> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x3-bit single-port distributed Read Only RAM        : 1
 16x8-bit single-port distributed Read Only RAM        : 1
 256x12-bit single-port distributed RAM                : 1
 256x8-bit single-port distributed RAM                 : 1
# Counters                                             : 1
 14-bit up counter                                     : 1
# Registers                                            : 65
 Flip-Flops                                            : 65
# Multiplexers                                         : 72
 1-bit 2-to-1 multiplexer                              : 56
 2-bit 2-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 10
 4-bit 4-to-1 multiplexer                              : 4
 8-bit 3-to-1 multiplexer                              : 1
# FSMs                                                 : 1
# Xors                                                 : 43
 1-bit xor2                                            : 41
 8-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <EDA322_processor_inst1/controller/FSM_0> on signal <state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 fe    | 000
 de    | 110
 de2   | 010
 ex    | 001
 me    | 011
-------------------

Optimizing unit <proc_top> ...

Optimizing unit <EDA322_processor> ...

Optimizing unit <procController> ...

Optimizing unit <reggister_1> ...

Optimizing unit <reggister_2> ...

Optimizing unit <alu_wRCA> ...

Optimizing unit <rca> ...

Optimizing unit <sseg_driver> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block proc_top, actual ratio is 2.
FlipFlop EDA322_processor_inst1/fe_de_register/res_10 has been replicated 2 time(s)
FlipFlop EDA322_processor_inst1/fe_de_register/res_11 has been replicated 1 time(s)
FlipFlop EDA322_processor_inst1/fe_de_register/res_8 has been replicated 2 time(s)
FlipFlop EDA322_processor_inst1/fe_de_register/res_9 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 88
 Flip-Flops                                            : 88

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : proc_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 246
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 13
#      LUT2                        : 5
#      LUT3                        : 26
#      LUT4                        : 28
#      LUT5                        : 54
#      LUT6                        : 79
#      MUXCY                       : 13
#      MUXF7                       : 9
#      VCC                         : 1
#      XORCY                       : 14
# FlipFlops/Latches                : 88
#      FDC                         : 30
#      FDCE                        : 55
#      FDPE                        : 3
# RAMS                             : 20
#      RAM256X1S                   : 20
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 21
#      IBUF                        : 6
#      OBUF                        : 15

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              88  out of  18224     0%  
 Number of Slice LUTs:                  288  out of   9112     3%  
    Number used as Logic:               208  out of   9112     2%  
    Number used as Memory:               80  out of   2176     3%  
       Number used as RAM:               80

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    308
   Number with an unused Flip Flop:     220  out of    308    71%  
   Number with an unused LUT:            20  out of    308     6%  
   Number of fully used LUT-FF pairs:    68  out of    308    22%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                          22
 Number of bonded IOBs:                  22  out of    232     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK100MEG                          | BUFGP                  | 108   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.719ns (Maximum Frequency: 148.841MHz)
   Minimum input arrival time before clock: 3.053ns
   Maximum output required time after clock: 10.811ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK100MEG'
  Clock period: 6.719ns (frequency: 148.841MHz)
  Total number of paths / destination ports: 4516 / 376
-------------------------------------------------------------------------
Delay:               6.719ns (Levels of Logic = 6)
  Source:            EDA322_processor_inst1/fe_de_register/res_9_1 (FF)
  Destination:       EDA322_processor_inst1/freg/res_0 (FF)
  Source Clock:      CLK100MEG rising
  Destination Clock: CLK100MEG rising

  Data Path: EDA322_processor_inst1/fe_de_register/res_9_1 to EDA322_processor_inst1/freg/res_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.447   0.931  EDA322_processor_inst1/fe_de_register/res_9_1 (EDA322_processor_inst1/fe_de_register/res_9_1)
     LUT4:I0->O           19   0.203   1.072  EDA322_processor_inst1/buss/Mram__n005112 (EDA322_processor_inst1/buss/Mram__n0051)
     LUT5:I4->O           14   0.205   1.062  EDA322_processor_inst1/buss/G1[6].muxes/mux3/Mmux_y11 (busOut2seg<6>)
     LUT6:I4->O            2   0.203   0.617  EDA322_processor_inst1/alu/adder/fa5/co1_SW0 (N20)
     LUT6:I5->O            1   0.205   0.580  EDA322_processor_inst1/alu/Mmux_ALU_Out_int81_SW0 (N27)
     LUT5:I4->O            1   0.205   0.684  EDA322_processor_inst1/alu/Mmux_ALU_Out_int82 (EDA322_processor_inst1/ALUResult<7>)
     LUT6:I4->O            1   0.203   0.000  EDA322_processor_inst1/alu/cmpZero/eq (EDA322_processor_inst1/FlagInp<0>)
     FDCE:D                    0.102          EDA322_processor_inst1/freg/res_0
    ----------------------------------------
    Total                      6.719ns (1.773ns logic, 4.946ns route)
                                       (26.4% logic, 73.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK100MEG'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              3.053ns (Levels of Logic = 2)
  Source:            ARESETN_RAW (PAD)
  Destination:       async_reset_deassert_sync_inst1/ff2 (FF)
  Destination Clock: CLK100MEG rising

  Data Path: ARESETN_RAW to async_reset_deassert_sync_inst1/ff2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  ARESETN_RAW_IBUF (ARESETN_RAW_IBUF)
     INV:I->O              2   0.206   0.616  async_reset_deassert_sync_inst1/aresetn_in_inv1_INV_0 (async_reset_deassert_sync_inst1/aresetn_in_inv)
     FDC:CLR                   0.430          async_reset_deassert_sync_inst1/ff1
    ----------------------------------------
    Total                      3.053ns (1.858ns logic, 1.195ns route)
                                       (60.9% logic, 39.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK100MEG'
  Total number of paths / destination ports: 2348 / 14
-------------------------------------------------------------------------
Offset:              10.811ns (Levels of Logic = 7)
  Source:            EDA322_processor_inst1/fe_de_register/res_10 (FF)
  Destination:       SSEG_CA<6> (PAD)
  Source Clock:      CLK100MEG rising

  Data Path: EDA322_processor_inst1/fe_de_register/res_10 to SSEG_CA<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            23   0.447   1.258  EDA322_processor_inst1/fe_de_register/res_10 (EDA322_processor_inst1/fe_de_register/res_10)
     LUT2:I0->O            1   0.203   0.924  EDA322_processor_inst1/controller/addrMd_SW0 (N6)
     LUT6:I1->O            8   0.203   1.031  EDA322_processor_inst1/controller/addrMd (EDA322_processor_inst1/addrMd)
     LUT3:I0->O            9   0.205   1.077  EDA322_processor_inst1/data_memory_mux/G1[3].muxes/Mmux_f11 (addr2seg<3>)
     LUT6:I2->O            1   0.203   0.684  sseg_driver1/Mmux_HEX_DATA46 (sseg_driver1/Mmux_HEX_DATA45)
     LUT6:I4->O            7   0.203   1.021  sseg_driver1/Mmux_HEX_DATA413 (sseg_driver1/HEX_DATA<3>)
     LUT4:I0->O            1   0.203   0.579  sseg_driver1/sseg_decode1/Mram_SSEG_CA51 (SSEG_CA_5_OBUF)
     OBUF:I->O                 2.571          SSEG_CA_5_OBUF (SSEG_CA<5>)
    ----------------------------------------
    Total                     10.811ns (4.238ns logic, 6.573ns route)
                                       (39.2% logic, 60.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK100MEG
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK100MEG      |    6.719|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.79 secs
 
--> 

Total memory usage is 263676 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    9 (   0 filtered)

