// Seed: 5106012
module module_0;
  logic id_1;
  ;
  wire  id_2 = id_2;
  logic id_3;
  tri0  id_4;
  genvar id_5, id_6;
  logic id_7;
  ;
  logic id_8[1 : -1], id_9;
  assign id_4 = 'h0;
endmodule
module module_1 (
    input  wand id_0,
    output tri  id_1
    , id_3
);
  assign id_1 = id_0;
  logic id_4;
  logic id_5;
  ;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input uwire id_0,
    input wor id_1,
    output wand id_2,
    input tri1 id_3,
    input wire id_4,
    input supply0 id_5,
    input tri0 id_6,
    input supply1 void id_7
);
  logic id_9;
  ;
  module_0 modCall_1 ();
  wire id_10[-1 : 1];
  integer id_11 = -1;
  struct packed {integer id_12;} id_13 = id_11;
  logic id_14;
  ;
endmodule
