<?xml version="1.0" encoding="utf-8"?>
<DeviceLibrary FamilyName="QLAL3S2">
  <Library>
    <inv mcell="LOGIC">
      <input libport="A" port0="FS" />
      <inputGND pwrport="GND" port0="BA1" port1="BA2" port2="BAB" port3="BAS1" port4="BAS2" port5="BB1" port6="BB2" port7="BBS1" port8="BBS2" port9="BSL" port10="F2" port11="QCK" port12="QDI" port13="QEN" port14="QRT" port15="QST" port16="TA1" port17="TA2" port18="TAB" port19="TAS1" port20="TAS2" port21="TB1" port22="TB2" port23="TBS1" port24="TBS2" port25="TSL" />
      <inputVCC pwrport="VCC" port0="F1" port1="QCKS" port2="QDS" port3="TBS" />
      <output libport="Q" port0="FZ" />
    </inv>
    <buff mcell="LOGIC">
      <input libport="A" port0="F1" />
      <inputGND pwrport="GND" port0="BA1" port1="BA2" port2="BAB" port3="BAS1" port4="BAS2" port5="BB1" port6="BB2" port7="BBS1" port8="BBS2" port9="BSL" port10="F2" port11="FS" port12="QCK" port13="QDI" port14="QEN" port15="QRT" port16="QST" port17="TA1" port18="TA2" port19="TAB" port20="TAS1" port21="TAS2" port22="TB1" port23="TB2" port24="TBS1" port25="TBS2" port26="TSL" />
      <inputVCC pwrport="VCC" port0="QCKS" port1="QDS" port2="TBS" />
      <output libport="Q" port0="FZ" />
    </buff>
    <logic_1 mcell="VCC">
      <output libport="a" port0="VCC" />
    </logic_1>
    <logic_0 mcell="GND">
      <output libport="a" port0="GND" />
    </logic_0>
    <mux2x0 mcell="LOGIC">
      <input libport="S" port0="FS" />
      <input libport="A" port0="F1" />
      <input libport="B" port0="F2" />
      <output libport="Q" port0="FZ" />
    </mux2x0>
	<AND2I0 mcell="LOGIC">
      <input libport="A" port0="FS" />     
      <input libport="B" port0="F2" />
	  <inputGND pwrport="GND" port0="F1" />
      <output libport="Q" port0="FZ" />
    </AND2I0>
    <mux2x1 mcell="LOGIC">
      <input libport="S" port0="TSL" />
      <input libport="A" port0="TA1" />
      <input libport="B" port0="TA2" />
      <inputGND pwrport="GND" port0="BA1" port1="BA2" port2="BAB" port3="BAS1" port4="BAS2" port5="BB1" port6="BB2" port7="BBS1" port8="BBS2" port9="BSL" port10="F1" port11="F2" port12="FS" port13="QCK" port14="QDI" port15="QEN" port16="QRT" port17="QST"  port18="TAS2" port19="TBS1" port20="TBS2" />
      <inputVCC pwrport="VCC" port0="QCKS" port1="QDS" port2="TBS" port3="TAS1" />
      <output libport="Q" port0="TZ" />
    </mux2x1>
    <mux4x0 mcell="LOGIC">
      <input libport="S0" port0="TSL" />
      <input libport="S1" port0="TAB" />
      <input libport="A" port0="TA1" />
      <input libport="B" port0="TA2" />
      <input libport="C" port0="TB1" />
      <input libport="D" port0="TB2" />
      <inputGND pwrport="GND" port0="BA1" port1="BA2" port2="BAB" port3="BAS1" port4="BAS2" port5="BB1" port6="BB2" port7="BBS1" port8="BBS2" port9="BSL" port10="F1" port11="F2" port12="FS" port13="QCK" port14="QDI" port15="QEN" port16="QRT" port17="QST" port18="TAS1" port19="TAS2" port20="TBS1" port21="TBS2" />
      <inputVCC pwrport="VCC" port0="QCKS" port1="QDS" port2="TBS" />
      <output libport="Q" port0="TZ" />
    </mux4x0>
    <mux8x0 mcell="LOGIC">
      <input libport="S0" port0="BSL" port1="TSL" />
      <input libport="S1" port0="BAB" port1="TAB" />
      <input libport="S2" port0="TBS" />
      <input libport="A" port0="TA1" />
      <input libport="B" port0="TA2" />
      <input libport="C" port0="TB1" />
      <input libport="D" port0="TB2" />
      <input libport="E" port0="BA1" />
      <input libport="F" port0="BA2" />
      <input libport="G" port0="BB1" />
      <input libport="H" port0="BB2" />
      <inputGND pwrport="GND" port0="BAS1" port1="BAS2" port2="BBS1" port3="BBS2" port4="F1" port5="F2" port6="FS" port7="QCK" port8="QDI" port9="QEN" port10="QRT" port11="QST" port12="TAS1" port13="TAS2" port14="TBS1" port15="TBS2" />
      <inputVCC pwrport="VCC" port0="QCKS" port1="QDS" />
      <output libport="Q" port0="CZ" />
    </mux8x0>
    <logic_cell_macro mcell="LOGIC">
      <input libport="BA1" port0="BA1" />
      <input libport="BA2" port0="BA2" />
      <input libport="BAB" port0="BAB" />
      <input libport="BAS1" port0="BAS1" />
      <input libport="BAS2" port0="BAS2" />
      <input libport="BB1" port0="BB1" />
      <input libport="BB2" port0="BB2" />
      <input libport="BBS1" port0="BBS1" />
      <input libport="BBS2" port0="BBS2" />
      <input libport="BSL" port0="BSL" />
      <input libport="F1" port0="F1" />
      <input libport="F2" port0="F2" />
      <input libport="FS" port0="FS" />
      <input libport="QCK" port0="QCK" />
      <input libport="QCKS" port0="QCKS" />
      <input libport="QDI" port0="QDI" />
      <input libport="QDS" port0="QDS" />
      <input libport="QEN" port0="QEN" />
      <input libport="QRT" port0="QRT" />
      <input libport="QST" port0="QST" />
      <input libport="TA1" port0="TA1" />
      <input libport="TA2" port0="TA2" />
      <input libport="TAB" port0="TAB" />
      <input libport="TAS1" port0="TAS1" />
      <input libport="TAS2" port0="TAS2" />
      <input libport="TB1" port0="TB1" />
      <input libport="TB2" port0="TB2" />
      <input libport="TBS" port0="TBS" />
      <input libport="TBS1" port0="TBS1" />
      <input libport="TBS2" port0="TBS2" />
      <input libport="TSL" port0="TSL" />
      <output libport="TZ" port0="TZ" />
      <output libport="CZ" port0="CZ" />
      <output libport="FZ" port0="FZ" />
      <output libport="QZ" port0="QZ" />
    </logic_cell_macro>
    <tfrag_macro mcell="LOGIC">
      <input libport="TA1" port0="TA1" />
      <input libport="TA2" port0="TA2" />
      <input libport="TB1" port0="TB1" />
      <input libport="TB2" port0="TB2" />
      <input libport="TAB" port0="TAB" />
      <input libport="TSL" port0="TSL" />
      <input libport="TAS1" port0="TAS1" />
      <input libport="TAS2" port0="TAS2" />
      <input libport="TBS1" port0="TBS1" />
      <input libport="TBS2" port0="TBS2" />
      <output libport="TZ" port0="TZ" />
    </tfrag_macro>
    <bfrag_macro mcell="LOGIC">
      <input libport="BA1" port0="BA1" />
      <input libport="BA2" port0="BA2" />
      <input libport="BB1" port0="BB1" />
      <input libport="BB2" port0="BB2" />
      <input libport="BAB" port0="BAB" />
      <input libport="BSL" port0="BSL" />
      <input libport="BAS1" port0="BAS1" />
      <input libport="BAS2" port0="BAS2" />
      <input libport="BBS1" port0="BBS1" />
      <input libport="BBS2" port0="BBS2" />
      <inputVCC pwrport="VCC" port0="TBS" />
      <output libport="CZ" port0="CZ" />
    </bfrag_macro>
    <qfrag_macro mcell="LOGIC">
      <input libport="QST" port0="QST" />
      <input libport="QRT" port0="QRT" />
      <input libport="QDS" port0="QDS" />
      <input libport="QDI" port0="QDI" />
      <input libport="QEN" port0="QEN" />
      <input libport="QCK" port0="QCK" />
      <input libport="QCKS" port0="QCKS" />
      <output libport="QZ" port0="QZ" />
    </qfrag_macro>
    <ffrag_macro mcell="LOGIC">
      <input libport="F1" port0="F1" />
      <input libport="F2" port0="F2" />
      <input libport="FS" port0="FS" />
      <output libport="FZ" port0="FZ" />
    </ffrag_macro>
    <btfrag_macro mcell="LOGIC">
      <input libport="TA1" port0="TA1" />
      <input libport="TA2" port0="TA2" />
      <input libport="TB1" port0="TB1" />
      <input libport="TB2" port0="TB2" />
      <input libport="TAB" port0="TAB" />
      <input libport="TSL" port0="TSL" />
      <input libport="TAS1" port0="TAS1" />
      <input libport="TAS2" port0="TAS2" />
      <input libport="TBS1" port0="TBS1" />
      <input libport="TBS2" port0="TBS2" />
      <input libport="BA1" port0="BA1" />
      <input libport="BA2" port0="BA2" />
      <input libport="BB1" port0="BB1" />
      <input libport="BB2" port0="BB2" />
      <input libport="BAB" port0="BAB" />
      <input libport="BSL" port0="BSL" />
      <input libport="BAS1" port0="BAS1" />
      <input libport="BAS2" port0="BAS2" />
      <input libport="BBS1" port0="BBS1" />
      <input libport="BBS2" port0="BBS2" />
      <input libport="TBS" port0="TBS" />
      <output libport="CZ" port0="CZ" />
      <output libport="TZ" port0="TZ" />
    </btfrag_macro>
    <bqfrag_macro mcell="LOGIC">
      <input libport="BA1" port0="BA1" />
      <input libport="BA2" port0="BA2" />
      <input libport="BB1" port0="BB1" />
      <input libport="BB2" port0="BB2" />
      <input libport="BAB" port0="BAB" />
      <input libport="BSL" port0="BSL" />
      <input libport="BAS1" port0="BAS1" />
      <input libport="BAS2" port0="BAS2" />
      <input libport="BBS1" port0="BBS1" />
      <input libport="BBS2" port0="BBS2" />
      <input libport="QST" port0="QST" />
      <input libport="QRT" port0="QRT" />
      <input libport="QDS" port0="QDS" />
      <input libport="QDI" port0="QDI" />
      <input libport="QEN" port0="QEN" />
      <input libport="QCK" port0="QCK" />
      <input libport="QCKS" port0="QCKS" />
      <inputVCC pwrport="VCC" port0="TBS" />
      <output libport="CZ" port0="CZ" />
      <output libport="QZ" port0="QZ" />
    </bqfrag_macro>
    <tqfrag_macro mcell="LOGIC">
      <input libport="TA1" port0="TA1" />
      <input libport="TA2" port0="TA2" />
      <input libport="TB1" port0="TB1" />
      <input libport="TB2" port0="TB2" />
      <input libport="TAB" port0="TAB" />
      <input libport="TSL" port0="TSL" />
      <input libport="TAS1" port0="TAS1" />
      <input libport="TAS2" port0="TAS2" />
      <input libport="TBS1" port0="TBS1" />
      <input libport="TBS2" port0="TBS2" />
      <input libport="QST" port0="QST" />
      <input libport="QRT" port0="QRT" />
      <input libport="QDS" port0="QDS" />
      <input libport="QDI" port0="QDI" />
      <input libport="QEN" port0="QEN" />
      <input libport="QCK" port0="QCK" />
      <input libport="QCKS" port0="QCKS" />
      <inputGND pwrport="GND" port0="TBS" />
      <output libport="QZ" port0="QZ" />
      <output libport="TZ" port0="TZ" />
    </tqfrag_macro>
    <bqtfrag_macro mcell="LOGIC">
      <input libport="TA1" port0="TA1" />
      <input libport="TA2" port0="TA2" />
      <input libport="TB1" port0="TB1" />
      <input libport="TB2" port0="TB2" />
      <input libport="TAB" port0="TAB" />
      <input libport="TSL" port0="TSL" />
      <input libport="TAS1" port0="TAS1" />
      <input libport="TAS2" port0="TAS2" />
      <input libport="TBS1" port0="TBS1" />
      <input libport="TBS2" port0="TBS2" />
      <input libport="BA1" port0="BA1" />
      <input libport="BA2" port0="BA2" />
      <input libport="BB1" port0="BB1" />
      <input libport="BB2" port0="BB2" />
      <input libport="BAB" port0="BAB" />
      <input libport="BSL" port0="BSL" />
      <input libport="BAS1" port0="BAS1" />
      <input libport="BAS2" port0="BAS2" />
      <input libport="BBS1" port0="BBS1" />
      <input libport="BBS2" port0="BBS2" />
      <input libport="QST" port0="QST" />
      <input libport="QRT" port0="QRT" />
      <input libport="QDS" port0="QDS" />
      <input libport="QDI" port0="QDI" />
      <input libport="QEN" port0="QEN" />
      <input libport="QCK" port0="QCK" />
      <input libport="QCKS" port0="QCKS" />
      <input libport="TBS" port0="TBS" />
      <output libport="CZ" port0="CZ" />
      <output libport="TZ" port0="TZ" />
      <output libport="QZ" port0="QZ" />
    </bqtfrag_macro>
    <fqfrag_macro mcell="LOGIC">
      <input libport="F1" port0="F1" />
      <input libport="F2" port0="F2" />
      <input libport="FS" port0="FS" />
      <input libport="QST" port0="QST" />
      <input libport="QRT" port0="QRT" />
      <input libport="QDS" port0="QDS" />
      <input libport="QDI" port0="QDI" />
      <input libport="QEN" port0="QEN" />
      <input libport="QCK" port0="QCK" />
      <input libport="QCKS" port0="QCKS" />
      <output libport="FZ" port0="FZ" />
      <output libport="QZ" port0="QZ" />
    </fqfrag_macro>
    <dff mcell="LOGIC">
      <input libport="D" port0="QDI" />
      <input libport="CLK" port0="QCK" />
      <inputGND pwrport="GND" port0="BA1" port1="BA2" port2="BAB" port3="BAS1" port4="BAS2" port5="BB1" port6="BB2" port7="BBS1" port8="BBS2" port9="BSL" port10="F1" port11="F2" port12="FS" port13="QRT" port14="QST" port15="TA1" port16="TA2" port17="TAB" port18="TAS1" port19="TAS2" port20="TB1" port21="TB2" port22="TBS1" port23="TBS2" port24="TSL" />
      <inputVCC pwrport="VCC" port0="QCKS" port1="QDS" port2="QEN" port3="TBS" />
      <output libport="Q" port0="QZ" />
    </dff>
    <dffc mcell="LOGIC">
      <input libport="D" port0="QDI" />
      <input libport="CLK" port0="QCK" />
      <input libport="CLR" port0="QRT" />
      <inputGND pwrport="GND" port0="BA1" port1="BA2" port2="BAB" port3="BAS1" port4="BAS2" port5="BB1" port6="BB2" port7="BBS1" port8="BBS2" port9="BSL" port10="F1" port11="F2" port12="FS" port13="QST" port14="TA1" port15="TA2" port16="TAB" port17="TAS1" port18="TAS2" port19="TB1" port20="TB2" port21="TBS1" port22="TBS2" port23="TSL" />
      <inputVCC pwrport="VCC" port0="QCKS" port1="QDS" port2="QEN" port3="TBS" />
      <output libport="Q" port0="QZ" />
    </dffc>
    <dffp mcell="LOGIC">
      <input libport="D" port0="QDI" />
      <input libport="CLK" port0="QCK" />
      <input libport="PRE" port0="QST" />
      <inputGND pwrport="GND" port0="BA1" port1="BA2" port2="BAB" port3="BAS1" port4="BAS2" port5="BB1" port6="BB2" port7="BBS1" port8="BBS2" port9="BSL" port10="F1" port11="F2" port12="FS" port13="QRT" port14="TA1" port15="TA2" port16="TAB" port17="TAS1" port18="TAS2" port19="TB1" port20="TB2" port21="TBS1" port22="TBS2" port23="TSL" />
      <inputVCC pwrport="VCC" port0="QCKS" port1="QDS" port2="QEN" port3="TBS" />
      <output libport="Q" port0="QZ" />
    </dffp>
    <dffpc mcell="LOGIC">
      <input libport="D" port0="QDI" />
      <input libport="CLK" port0="QCK" />
      <input libport="CLR" port0="QRT" />
      <input libport="PRE" port0="QST" />
      <inputGND pwrport="GND" port0="BA1" port1="BA2" port2="BAB" port3="BAS1" port4="BAS2" port5="BB1" port6="BB2" port7="BBS1" port8="BBS2" port9="BSL" port10="F1" port11="F2" port12="FS" port13="TA1" port14="TA2" port15="TAB" port16="TAS1" port17="TAS2" port18="TB1" port19="TB2" port20="TBS1" port21="TBS2" port22="TSL" />
      <inputVCC pwrport="VCC" port0="QCKS" port1="QDS" port2="QEN" port3="TBS" />
      <output libport="Q" port0="QZ" />
    </dffpc>
    <dffe mcell="LOGIC">
      <input libport="D" port0="QDI" />
      <input libport="CLK" port0="QCK" />
      <input libport="EN" port0="QEN" />
      <inputGND pwrport="GND" port0="BA1" port1="BA2" port2="BAB" port3="BAS1" port4="BAS2" port5="BB1" port6="BB2" port7="BBS1" port8="BBS2" port9="BSL" port10="F1" port11="F2" port12="FS" port13="QRT" port14="QST" port15="TA1" port16="TA2" port17="TAB" port18="TAS1" port19="TAS2" port20="TB1" port21="TB2" port22="TBS1" port23="TBS2" port24="TSL" />
      <inputVCC pwrport="VCC" port0="QCKS" port1="QDS" port2="TBS" />
      <output libport="Q" port0="QZ" />
    </dffe>
    <dffepc mcell="LOGIC">
      <input libport="D" port0="QDI" />
      <input libport="CLK" port0="QCK" />
      <input libport="EN" port0="QEN" />
      <input libport="CLR" port0="QRT" />
      <input libport="PRE" port0="QST" />
      <inputGND pwrport="GND" port0="BA1" port1="BA2" port2="BAB" port3="BAS1" port4="BAS2" port5="BB1" port6="BB2" port7="BBS1" port8="BBS2" port9="BSL" port10="F1" port11="F2" port12="FS" port13="TA1" port14="TA2" port15="TAB" port16="TAS1" port17="TAS2" port18="TB1" port19="TB2" port20="TBS1" port21="TBS2" port22="TSL" />
      <inputVCC pwrport="VCC" port0="QCKS" port1="QDS" port2="TBS" />
      <output libport="Q" port0="QZ" />
    </dffepc>
    <!-- Intport ?? -->
    <dffsec mcell="LOGIC">
      <input libport="D" port0="F1" />
      <input libport="CLR" port0="FS" />
      <input libport="EN" port0="QEN" />
      <input libport="CLK" port0="QCK" />
      <input intport="N_11" port0="FZ" port1="QDI" />
      <inputGND pwrport="GND" port0="BA1" port1="BA2" port2="BAB" port3="BAS1" port4="BAS2" port5="BB1" port6="BB2" port7="BBS1" port8="BBS2" port9="BSL" port10="F2" port11="QRT" port12="QST" port13="TA1" port14="TA2" port15="TAB" port16="TAS1" port17="TAS2" port18="TB1" port19="TB2" port20="TBS1" port21="TBS2" port22="TSL" />
      <inputVCC pwrport="VCC" port0="QCKS" port1="QDS" port2="TBS" />
      <output libport="Q" port0="QZ" />
    </dffsec>
    <dffsep mcell="LOGIC">
      <input libport="P" port0="FS" />
      <input libport="D" port0="F1" />
      <input libport="CLK" port0="QCK" />
      <input libport="EN" port0="QEN" />
      <input intport="N_11" port0="FZ" port1="QDI" />
      <inputGND pwrport="GND" port0="BA1" port1="BA2" port2="BAB" port3="BAS1" port4="BAS2" port5="BB1" port6="BB2" port7="BBS1" port8="BBS2" port9="BSL" port10="QRT" port11="QST" port12="TA1" port13="TA2" port14="TAB" port15="TAS1" port16="TAS2" port17="TB1" port18="TB2" port19="TBS1" port20="TBS2" port21="TSL" />
      <inputVCC pwrport="VCC" port0="F2" port1="QCKS" port2="QDS" port3="TBS" />
      <output libport="Q" port0="QZ" />
    </dffsep>
    <dffsle mcell="LOGIC">
      <input libport="LD" port0="FS" />
      <input libport="D" port0="F1" />
      <input libport="DATA" port0="F2" />
      <input libport="CLK" port0="QCK" />
      <input libport="EN" port0="QEN" />
      <input intport="Q1" port0="FZ" port1="QDI" />
      <inputGND pwrport="GND" port0="BA1" port1="BA2" port2="BAB" port3="BAS1" port4="BAS2" port5="BB1" port6="BB2" port7="BBS1" port8="BBS2" port9="BSL" port10="QRT" port11="QST" port12="TA1" port13="TA2" port14="TAB" port15="TAS1" port16="TAS2" port17="TB1" port18="TB2" port19="TBS1" port20="TBS2" port21="TSL" />
      <inputVCC pwrport="VCC" port0="QCKS" port1="QDS" port2="TBS" />
      <output libport="Q" port0="QZ" />
    </dffsle>
    <dffsep_apc mcell="LOGIC">
      <input libport="P" port0="FS" />
      <input libport="D" port0="F1" />
      <input libport="CLK" port0="QCK" />
      <input libport="EN" port0="QEN" />
      <input libport="ASET" port0="QST" />
      <input libport="ARST" port0="QRT" />
      <input intport="N_11" port0="FZ" port1="QDI" />
      <inputGND pwrport="GND" port0="BA1" port1="BA2" port2="BAB" port3="BAS1" port4="BAS2" port5="BB1" port6="BB2" port7="BBS1" port8="BBS2" port9="BSL" port10="TA1" port11="TA2" port12="TAB" port13="TAS1" port14="TAS2" port15="TB1" port16="TB2" port17="TBS1" port18="TBS2" port19="TSL" />
      <inputVCC pwrport="VCC" port0="F2" port1="QCKS" port2="QDS" port3="TBS" />
      <output libport="Q" port0="QZ" />
    </dffsep_apc>
    <dffsec_apc mcell="LOGIC">
      <input libport="D" port0="F1" />
      <input libport="CLR" port0="FS" />
      <input libport="EN" port0="QEN" />
      <input libport="CLK" port0="QCK" />
      <input libport="ASET" port0="QST" />
      <input libport="ARST" port0="QRT" />
      <input intport="N_11" port0="FZ" port1="QDI" />
      <inputGND pwrport="GND" port0="BA1" port1="BA2" port2="BAB" port3="BAS1" port4="BAS2" port5="BB1" port6="BB2" port7="BBS1" port8="BBS2" port9="BSL" port10="F2" port11="TA1" port12="TA2" port13="TAB" port14="TAS1" port15="TAS2" port16="TB1" port17="TB2" port18="TBS1" port19="TBS2" port20="TSL" />
      <inputVCC pwrport="VCC" port0="QCKS" port1="QDS" port2="TBS" />
      <output libport="Q" port0="QZ" />
    </dffsec_apc>
    <dffsle_apc mcell="LOGIC">
      <input libport="LD" port0="FS" />
      <input libport="D" port0="F1" />
      <input libport="DATA" port0="F2" />
      <input libport="ASET" port0="QST" />
      <input libport="ARST" port0="QRT" />
      <input libport="CLK" port0="QCK" />
      <input libport="EN" port0="QEN" />
      <input intport="Q1" port0="FZ" port1="QDI" />
      <inputGND pwrport="GND" port0="BA1" port1="BA2" port2="BAB" port3="BAS1" port4="BAS2" port5="BB1" port6="BB2" port7="BBS1" port8="BBS2" port9="BSL" port10="TA1" port11="TA2" port12="TAB" port13="TAS1" port14="TAS2" port15="TB1" port16="TB2" port17="TBS1" port18="TBS2" port19="TSL" />
      <inputVCC pwrport="VCC" port0="QCKS" port1="QDS" port2="TBS" />
      <output libport="Q" port0="QZ" />
    </dffsle_apc>
    <dla mcell="LOGIC">
      <input libport="G" port0="TSL" />
      <input libport="D" port0="TA2" />
      <inputGND pwrport="GND" port0="BA1" port1="BA2" port2="BAB" port3="BAS1" port4="BAS2" port5="BB1" port6="BB2" port7="BBS1" port8="BBS2" port9="BSL" port10="F1" port11="F2" port12="FS" port13="QCK" port14="QDI" port15="QEN" port16="QRT" port17="QST" port18="TAB" port19="TAS1" port20="TAS2" port21="TB1" port22="TB2" port23="TBS1" port24="TBS2" />
      <inputVCC pwrport="VCC" port0="QCKS" port1="QDS" port2="TBS" />
      <output libport="Q" port0="TA1" />
    </dla>
    <dlae mcell="LOGIC">
      <input libport="EN" port0="TAB" />
      <input libport="G" port0="TSL" />
      <input libport="D" port0="TB2" />
      <inputGND pwrport="GND" port0="BA1" port1="BA2" port2="BAB" port3="BAS1" port4="BAS2" port5="BB1" port6="BB2" port7="BBS1" port8="BBS2" port9="BSL" port10="F1" port11="F2" port12="FS" port13="QCK" port14="QDI" port15="QEN" port16="QRT" port17="QST" port18="TAS1" port19="TAS2" port20="TBS1" port21="TBS2" />
      <inputVCC pwrport="VCC" port0="QCKS" port1="QDS" port2="TBS" />
      <output libport="Q" port0="TA1" port1="TA2" port2="TB1" port3="TZ" />
    </dlae>
    <dlac mcell="LOGIC">
      <input libport="CLR" port0="TAB" />
      <input libport="G" port0="TSL" />
      <input libport="D" port0="TA2" />
      <inputGND pwrport="GND" port0="BA1" port1="BA2" port2="BAB" port3="BAS1" port4="BAS2" port5="BB1" port6="BB2" port7="BBS1" port8="BBS2" port9="BSL" port10="F1" port11="F2" port12="FS" port13="QCK" port14="QDI" port15="QEN" port16="QRT" port17="QST" port18="TAS1" port19="TAS2" port20="TB1" port21="TB2" port22="TBS1" port23="TBS2" />
      <inputVCC pwrport="VCC" port0="QCKS" port1="QDS" port2="TBS" />
      <output libport="Q" port0="TA1" port1="TZ" />
    </dlac>
    <dlaec mcell="LOGIC">
      <input libport="EN" port0="TAB" />
      <input libport="G" port0="TSL" />
      <input libport="D" port0="TB2" />
      <input libport="CLR" port0="TBS" />
      <inputGND pwrport="GND" port0="BA1" port1="BA2" port2="BAB" port3="BAS1" port4="BAS2" port5="BB1" port6="BB2" port7="BBS1" port8="BBS2" port9="BSL" port10="F1" port11="F2" port12="FS" port13="QCK" port14="QDI" port15="QEN" port16="QRT" port17="QST" port18="TAS1" port19="TAS2" port20="TBS1" port21="TBS2" />
      <inputVCC pwrport="VCC" port0="QCKS" port1="QDS" />
      <output libport="Q" port0="TA1" port1="TA2" port2="TB1" port3="TZ" />
    </dlaec>
    <dlad mcell="LOGIC">
      <input libport="G" port0="BAB" port1="TAB" />
      <input libport="D1" port0="TB1" />
      <input libport="D2" port0="BB1" />
      <inputGND pwrport="GND" port0="BA2" port1="BAS1" port2="BAS2" port3="BB2" port4="BBS1" port5="BBS2" port6="BSL" port7="F1" port8="F2" port9="FS" port10="QCK" port11="QDI" port12="QEN" port13="QRT" port14="QST" port15="TA2" port16="TAS1" port17="TAS2" port18="TB2" port19="TBS1" port20="TBS2" port21="TSL" />
      <inputVCC pwrport="VCC" port0="QCKS" port1="QDS" port2="TBS" />
      <output libport="Q1" port0="TA1" port1="TZ" />
      <output libport="Q2" port0="BA1" port1="CZ" />
    </dlad>
    <gpio_cell_macro mcell="BIDIR">
      <input libport="ESEL" port0="ESEL" />
      <input libport="IE" port0="IE" />
      <input libport="OSEL" port0="OSEL" />
      <input libport="OQI" port0="OQI" />
      <input libport="OQE" port0="OQE" />
      <input libport="DS" port0="DS" />
      <input libport="FIXHOLD" port0="FIXHOLD" />
      <input libport="IQE" port0="IQE" />
      <input libport="IQC" port0="IQC" />
      <input libport="IQCS" port0="IQCS" />
      <input libport="INEN" port0="INEN" />
      <input libport="IQR" port0="IQR" />
      <input libport="WPD" port0="WPD" />
      <output libport="IQZ" port0="IQZ" />
      <output libport="IZ" port0="IZ" />
      <inout libport="IP" port0="IP" />
    </gpio_cell_macro>
    <inpad mcell="BIDIR">
      <input libport="P" port0="IP" />
      <inputVCC pwrport="VCC" port0="ESEL" port1="OSEL" port2="INEN" />
      <inputGND pwrport="GND" port0="DS" port1="FIXHOLD" port2="IE" port3="IQC" port4="IQCS" port5="IQE" port6="IQR" port7="OQE" port8="OQI" port9="WPD" />
      <output libport="Q" port0="IZ" />
    </inpad>
    <inpadff mcell="BIDIR">
      <input libport="P" port0="IP" />
      <input libport="FFEN" port0="IQE" />
      <input libport="FFCLR" port0="IQR" />
      <input libport="FFCLK" port0="IQC" />
      <inputVCC pwrport="VCC" port0="ESEL" port1="OSEL" port2="INEN" />
      <inputGND pwrport="GND" port0="IE" port1="OQI" port2="OQE" port3="DS" port4="FIXHOLD" port5="IQCS" port6="WPD" />
      <output libport="Q" port0="IZ" />
      <output libport="FFQ" port0="IQZ" />
    </inpadff>
    <outpad mcell="BIDIR">
      <input libport="A" port0="OQI" />
      <inputVCC pwrport="VCC" port0="ESEL" port1="IE" port2="OSEL" />
      <inputGND pwrport="GND" port0="WPD" port1="INEN" port2="OQE" port3="DS" port4="FIXHOLD" port5="IQE" port6="IQR" port7="IQCS" port8="IQC" />
      <output libport="P" port0="IP" />
    </outpad>
    <outpadff mcell="BIDIR">
      <input libport="A" port0="OQI" />
      <input libport="FFEN" port0="OQE" />
      <input libport="FFCLR" port0="IQR" />
      <input libport="FFCLK" port0="IQC" />
      <inputVCC pwrport="VCC" port0="ESEL" port1="IE" />
      <inputGND pwrport="GND" port0="INEN" port1="OSEL" port2="IQE" port3="DS" port4="FIXHOLD" port5="IQCS" port6="WPD" />
      <output libport="P" port0="IP" />
    </outpadff>
    <tripad mcell="BIDIR">
      <input libport="A" port0="OQI" />
      <input libport="EN" port0="IE" />
      <inputVCC pwrport="VCC" port0="ESEL" port1="OSEL" />
      <inputGND pwrport="GND" port0="INEN" port1="WPD" port2="OQE" port3="DS" port4="FIXHOLD" port5="IQE" port6="IQR" port7="IQCS" port8="IQC" />
      <output libport="P" port0="IP" />
    </tripad>
    <tripadff mcell="BIDIR">
      <input libport="A" port0="OQI" />
      <input libport="EN" port0="IE" />
      <input libport="FFEN" port0="OQE" />
      <input libport="FFCLR" port0="IQR" />
      <input libport="FFCLK" port0="IQC" />
      <inputVCC pwrport="VCC" port0="ESEL" />
      <inputGND pwrport="GND" port0="OSEL" port1="DS" port2="FIXHOLD" port3="IQE" port4="IQCS" port5="INEN" port6="WPD" />
      <output libport="P" port0="IP" />
    </tripadff>
    <bipad mcell="BIDIR">
      <inout libport="P" port0="IP" />
      <input libport="EN" port0="IE" />
      <input libport="A" port0="OQI" />
      <inputVCC pwrport="VCC" port0="ESEL" port1="OSEL" port2="INEN" />
      <inputGND pwrport="GND" port0="IQC" port1="WPD" port2="OQE" port3="DS" port4="FIXHOLD" port5="IQE" port6="IQR" port7="IQCS" />
      <output libport="Q" port0="IZ" />
    </bipad>
    <CLOCK_Cell mcell="CLOCK">
      <output clkport="IC" port0="IC" />
      <input clkport="IP" port0="IP" />
    </CLOCK_Cell>
    <ckpad mcell="CLOCK">
      <output clkport="Q" port0="IC" />
      <input clkport="P" port0="IP" />
    </ckpad>
    <QMUX mcell="QMUX">
      <input clkport="HSCKIN" port0="HSCKIN" />
      <input libport="IS0" port0="IS0" />
      <input libport="IS1" port0="IS1" />
      <input clkport="QCLKIN0" port0="QCLKIN0" />      
      <output clkport="IZ" port0="IZ" />
    </QMUX>
    <GMUX mcell="GMUX">
      <input clkport="IP" port0="IP" />
      <input libport="IS0" port0="IS0" />
      <input libport="IS1" port0="IS1" />
      <input clkport="IC" port0="IC" />
      <output clkport="IZ" port0="IZ" />
    </GMUX>
    <CAND mcell="CAND">
      <input clkport="CLK" port0="IC" />
      <input libport="EN" port0="EN" />     
      <output clkport="Z" port0="IZ" />
    </CAND>
    <GCLKBUFF mcell="QMUX">
      <input clkport="A" port0="HSCKIN" />    
      <inputVCC pwrport="VCC" port0="IS0" port1="IS1" />
      <inputGND pwrport="GND" port0="QCLKIN0" />  
      <output clkport="Z" port0="IZ" />
    </GCLKBUFF>
    <ram8k_2x1_cell_macro mcell="RAM">
      <input libport="WD_0[17:0]" port0="WD_0" >
        <bus name="WD_0" msb="17" lsb="0" step="1" />
      </input>
      <input libport="FIFO_EN_0" port0="FIFO_EN_0" />
      <input libport="SYNC_FIFO_0" port0="SYNC_FIFO_0" />
      <input libport="CLK1EN_0" port0="CLK1EN_0"  />
      <input libport="PIPELINE_RD_0" port0="PIPELINE_RD_0"  />
      <input libport="CLK1_0" port0="CLK1_0" />
      <input libport="CLK1S_0" port0="CLK1S_0" />
      <input libport="CLK2_0" port0="CLK2_0" />
      <input libport="CLK2S_0" port0="CLK2S_0" />
      <input libport="A1_0[11:0]" port0="A1_0">
        <bus name="A1_0" msb="11" lsb="0" step="1" />
      </input>
      <input libport="CONCAT_EN_0" port0="CONCAT_EN_0" />
      <input libport="CLK2EN_0"  port0="CLK2EN_0"/>
      <input libport="ASYNC_FLUSH_0" port0="ASYNC_FLUSH_0" />
      <input libport="ASYNC_FLUSH_S0" port0="ASYNC_FLUSH_S0" />
      <input libport="CS1_0" port0="CS1_0" />
      <input libport="WEN1_0[1:0]" port0="WEN1_0" >
        <bus name="WEN1_0" msb="1" lsb="0" step="1" />
      </input>
      <input libport="WIDTH_SELECT1_0[1:0]" port0="WIDTH_SELECT1_0" >
        <bus name="WIDTH_SELECT1_0" msb="1" lsb="0" step="1" />
      </input>
      <input libport="P2_0" port0="P2_0" />
      <input libport="P1_0" port0="P1_0" />
      <input libport="DIR_0" port0="DIR_0" />
      <input libport="CS2_0" port0="CS2_0" />
      <input libport="A2_0[11:0]" port0="A2_0" >
        <bus name="A2_0" msb="11" lsb="0" step="1" />
      </input>
      <input libport="WIDTH_SELECT2_0[1:0]" port0="WIDTH_SELECT2_0" >
        <bus name="WIDTH_SELECT2_0" msb="1" lsb="0" step="1" />
      </input>
      <input libport="WD_1[17:0]" port0="WD_1" >
        <bus name="WD_1" msb="17" lsb="0" step="1" />
      </input>
      <input libport="FIFO_EN_1" port0="FIFO_EN_1"  />
      <input libport="SYNC_FIFO_1" port0="SYNC_FIFO_1" />
      <input libport="CLK1EN_1" port0="CLK1EN_1" />
      <input libport="PIPELINE_RD_1" port0="PIPELINE_RD_1" />
      <input libport="CLK1_1" port0="CLK1_1" />
      <input libport="CLK1S_1" port0="CLK1S_1" />
      <input libport="CLK2_1"  port0="CLK2_1" />
      <input libport="CLK2S_1"  port0="CLK2S_1" />
      <input libport="A1_1[11:0]" port0="A1_1" >
        <bus name="A1_1" msb="11" lsb="0" step="1" />
      </input>
      <input libport="CONCAT_EN_1" port0="CONCAT_EN_1"  />
      <input libport="CLK2EN_1"  port0="CLK2EN_1" />
      <input libport="ASYNC_FLUSH_1"  port0="ASYNC_FLUSH_1"  />
      <input libport="ASYNC_FLUSH_S1"  port0="ASYNC_FLUSH_S1" />
      <input libport="WIDTH_SELECT1_1[1:0]" port0="WIDTH_SELECT1_1" >
        <bus name="WIDTH_SELECT1_1" msb="1" lsb="0" step="1" />
      </input>
      <input libport="CS1_1"  port0="CS1_1" />
      <input libport="WEN1_1[1:0]" port0="WEN1_1" >
        <bus name="WEN1_1" msb="1" lsb="0" step="1" />
      </input>
      <input libport="P2_1"  port0="P2_1" />
      <input libport="P1_1" port0="P1_1"  />
      <input libport="DIR_1" port0="DIR_1"  />
      <input libport="CS2_1"  port0="CS2_1" />
      <input libport="A2_1[11:0]" port0="A2_1" >
        <bus name="A2_1" msb="11" lsb="0" step="1" />
      </input>
      <input libport="WIDTH_SELECT2_1[1:0]" port0="WIDTH_SELECT2_1" >
        <bus name="WIDTH_SELECT2_1" msb="1" lsb="0" step="1" />
      </input>
      <output libport="PUSH_FLAG_0[3:0]" port0="PUSH_FLAG_0" >
        <bus name="PUSH_FLAG_0" msb="3" lsb="0" step="1" />
      </output>
      <output libport="Almost_Full_0" port0="Almost_Full_0" />
      <output libport="POP_FLAG_0[3:0]" port0="POP_FLAG_0" >
        <bus name="POP_FLAG_0" msb="3" lsb="0" step="1" />
      </output>
      <output libport="Almost_Empty_0" port0="Almost_Empty_0" />
      <output libport="RD_0[17:0]" port0="RD_0" >
        <bus name="RD_0" msb="17" lsb="0" step="1" />
      </output>
      <output libport="PUSH_FLAG_1[3:0]" port0="PUSH_FLAG_1" >
        <bus name="PUSH_FLAG_1" msb="3" lsb="0" step="1" />
      </output>
      <output libport="Almost_Full_1" port0="Almost_Full_1" />
      <output libport="POP_FLAG_1[3:0]" port0="POP_FLAG_1" >
        <bus name="POP_FLAG_1" msb="3" lsb="0" step="1" />
      </output>
      <output libport="Almost_Empty_1" port0="Almost_Empty_1" />
      <output libport="RD_1[17:0]" port0="RD_1" >
        <bus name="RD_1" msb="17" lsb="0" step="1" />
      </output>
      <!--  /* TO BE DISCUSSED WITH VISHNU, What about CellFunctions? */ -->
      
      <!--  /* TO BE DISCUSSED END   */  -->
    </ram8k_2x1_cell_macro>
    <dlamux mcell="LOGIC">
      <input libport="D0" port0="TB1" />
      <input libport="D1" port0="TB2" />
      <input libport="G" port0="TAB" />
      <input libport="SEL" port0="TSL" />
      <inputGND pwrport="GND" port0="BA1" port1="BA2" port2="BAB" port3="BAS1" port4="BAS2" port5="BB1" port6="BB2" port7="BBS1" port8="BBS2" port9="BSL" port10="F1" port11="F2" port12="FS" port13="QCK" port14="QDI" port15="QEN" port16="QRT" port17="QST" port18="TAS1" port19="TAS2" port20="TBS1" port21="TBS2" />
      <inputVCC pwrport="VCC" port0="QCKS" port1="QDS" port2="TBS" />
      <output libport="Q" port0="TA1" port1="TA2" port2="TZ" />
    </dlamux>
    <dlaemux mcell="LOGIC">
      <input libport="D0" port0="BB1" />
      <input libport="D1" port0="BB2" />
      <input libport="EN" port0="TBS" />
      <input libport="G" port0="BAB" />
      <input libport="SEL" port0="BSL" />
      <inputGND pwrport="GND" port0="BAS1" port1="BAS2" port2="BBS1" port3="BBS2" port4="F1" port5="F2" port6="FS" port7="QCK" port8="QDI" port9="QEN" port10="QRT" port11="QST" port12="TA2" port13="TAB" port14="TAS1" port15="TAS2" port16="TB1" port17="TB2" port18="TBS1" port19="TBS2" port20="TSL" />
      <inputVCC pwrport="VCC" port0="QCKS" port1="QDS" />
      <output libport="Q" port0="BA1" port1="BA2" port2="TA1" port3="CZ" />
    </dlaemux>
    <dlade mcell="LOGIC">
      <input libport="D2" port0="BB2" />
      <input libport="D1" port0="TB2" />
      <input libport="EN" port0="TSL" port1="BSL" />
      <input libport="G" port0="TAB" port1="BAB" />
      <inputGND pwrport="GND" port0="BAS1" port1="BAS2" port2="BBS1" port3="BBS2" port4="F1" port5="F2" port6="FS" port7="QCK" port8="QDI" port9="QEN" port10="QRT" port11="QST" port12="TAS1" port13="TAS2" port14="TBS1" port15="TBS2" />
      <inputVCC pwrport="VCC" port0="QCKS" port1="QDS" port2="TBS" />
      <output libport="Q1" port0="TA1" port1="TA2" port2="TB1" port3="TZ" />
      <output libport="Q2" port0="BA1" port1="BA2" port2="BB1" port3="CZ" />
    </dlade>
    <bipadod mcell="BIDIR">
      <input libport="P" port0="IP" />
      <input libport="EN" port0="IE" />
      <inputVCC pwrport="VCC" port0="ESEL" port1="OSEL" port2="INEN" port3="OQI" />
      <inputGND pwrport="GND" port0="DS" port1="FIXHOLD" port2="IQC" port3="IQCS" port4="IQE" port5="IQR" port6="OQE" port7="WPD" />
      <output libport="Q" port0="IZ" />
    </bipadod>
    <bipados mcell="BIDIR">
      <input libport="P" port0="IP" />
      <input libport="EN" port0="IE" />
      <inputVCC pwrport="VCC" port0="ESEL" port1="OSEL" port2="INEN" />
      <inputGND pwrport="GND" port0="DS" port1="FIXHOLD" port2="IQC" port3="IQCS" port4="IQE" port5="IQR" port6="OQE" port7="OQI" port8="WPD" />
      <output libport="Q" port0="IZ" />
    </bipados>
    <!--
	<ckpad2_dyn_en>
	This is not supported in the current flow, as this uses two different types( i.e ckpad and cand ) for its implementation. The user should bifurcate ckpad2_dyn_en into these two types for implementation.
	</ckpad2_dyn_en>                                                                    
	-->
    <LUT1 mcell="LOGIC">
      <input libport="I0" port0="FS" />
      <output libport="O" port0="FZ" />
      <inputVCC pwrport="VCC" port0="F1" />
      <inputGND pwrport="GND" port0="F2" />
    </LUT1>
    <LUT2 mcell="LOGIC">
      <input libport="I0" port0="TSL" />
      <input libport="I1" port0="TAB" />
      <output libport="O" port0="TZ" />
      <inputVCC pwrport="VCC" port0="TA1" port1="TA2" port2="TB1" port3="TB2" />
      <inputGND pwrport="GND" port0="TAS1" port1="TAS2" port2="TBS1" port3="TBS2" />
    </LUT2>
    <LUT3 mcell="LOGIC">
      <input libport="I0" port0="TA1" port1="TA2" port2="TB1" port3="TB2" />
      <input libport="I1" port0="TSL" />
      <input libport="I2" port0="TAB" />
      <output libport="O" port0="TZ" />
      <inputVCC pwrport="VCC" port0="TAS1" port1="TAS2" />
      <inputGND pwrport="GND" port0="TBS1" port1="TBS2" />
    </LUT3>
    <LUT4 mcell="LOGIC">
      <input libport="I0" port0="TA1" port1="TA2" port2="TB1" port3="TB2" port4="BA1" port5="BA2" port6="BB1" port7="BB2" />
      <input libport="I1" port0="TSL" port1="BSL" />
      <input libport="I2" port0="TAB" port1="BAB" />
      <input libport="I3" port0="TBS" />
      <output libport="O" port0="CZ" />
      <inputVCC pwrport="VCC" port0="TAS1" port1="TAS2" port2="BAS1" port3="BAS2" />
      <inputGND pwrport="GND" port0="TBS1" port1="TBS2" port2="BBS1" port3="BBS2" />
    </LUT4>
    <qlal3_left_assp_macro mcell="ASSPL">
      <input libport="SPI_CLKS" port0="SPI_CLKS" />
      <input libport="RAM8K_P0_CLKS" port0="RAM8K_P0_CLKS" />
      <input libport="RAM8K_P1_CLKS" port0="RAM8K_P1_CLKS" />
      <input libport="RESET_nS" port0="RESET_nS" />
      <input libport="reg_clk_intS" port0="reg_clk_intS" />
      <input libport="RAM0_CLKS" port0="RAM0_CLKS" />
      <input libport="SEL_18_top" port0="SEL_18_top" />
      <input libport="SEL_18_bottom" port0="SEL_18_bottom" />
      <input libport="SEL_18_left" port0="SEL_18_left" />
      <input libport="SEL_18_right" port0="SEL_18_right" />
      <input libport="SPI_CLK" port0="SPI_CLK" />
      <input libport="default_SPI_IO_mux" port0="default_SPI_IO_mux" />
      <input libport="SPI_SSn" port0="SPI_SSn" />
      <input libport="SPI_MOSI" port0="SPI_MOSI" />
      <input libport="RAM8K_P1_mux" port0="RAM8K_P1_mux" />
      <input libport="RAM8K_RM_af[3:0]" port0="RAM8K_RM_af" >
        <bus name="RAM8K_RM_af" msb="3" lsb="0" step="1" />
      </input>
      <input libport="RAM8K_RME_af" port0="RAM8K_RME_af" />
      <input libport="RAM8K_P0_CLK" port0="RAM8K_P0_CLK" />
      <input libport="af_burnin_mode[3:0]" port0="af_burnin_mode" >
        <bus name="af_burnin_mode" msb="3" lsb="0" step="1" />
      </input>
      <input libport="osc_en" port0="osc_en" />
      <input libport="osc_fsel" port0="osc_fsel" />
      <input libport="osc_sel[2:0]" port0="osc_sel" >
        <bus name="osc_sel" msb="2" lsb="0" step="1" />
      </input>
      <input libport="RAM8K_P0_WR_DATA[16:0]" port0="RAM8K_P0_WR_DATA" >
        <bus name="RAM8K_P0_WR_DATA" msb="16" lsb="0" step="1" />
      </input>
      <input libport="RAM8K_P0_WR_BE[1:0]" port0="RAM8K_P0_WR_BE" >
        <bus name="RAM8K_P0_WR_BE" msb="1" lsb="0" step="1" />
      </input>
      <input libport="af_spi_cpha" port0="af_spi_cpha" />
      <input libport="af_spi_cpol" port0="af_spi_cpol" />
      <input libport="af_spi_lsbf" port0="af_spi_lsbf" />
      <input libport="RAM8K_P0_WR_EN" port0="RAM8K_P0_WR_EN" />
      <input libport="RAM8K_TEST1_af" port0="RAM8K_TEST1_af" />
      <input libport="RAM8K_P0_ADDR[11:0]" port0="RAM8K_P0_ADDR" >
        <bus name="RAM8K_P0_ADDR" msb="11" lsb="0" step="1" />
      </input>
      <input libport="RAM8K_P1_CLK" port0="RAM8K_P1_CLK" />
      <input libport="RAM8K_P1_ADDR[11:0]" port0="RAM8K_P1_ADDR" >
        <bus name="RAM8K_P1_ADDR" msb="11" lsb="0" step="1" />
      </input>
      <input libport="RAM8K_P1_RD_EN" port0="RAM8K_P1_RD_EN" />
      <input libport="RESET_n" port0="RESET_n" />
      <input libport="RAM8K_fifo_en" port0="RAM8K_fifo_en" />
      <input libport="int_i[7:0]" port0="int_i" >
        <bus name="int_i" msb="7" lsb="0" step="1" />
      </input>
      <input libport="reg_clk_int" port0="reg_clk_int" />
      <input libport="reg_wr_en_int" port0="reg_wr_en_int" />
      <input libport="reg_rd_en_int" port0="reg_rd_en_int" />
      <input libport="reg_wr_data_int[7:0]" port0="reg_wr_data_int" >
        <bus name="reg_wr_data_int" msb="7" lsb="0" step="1" />
      </input>
      <input libport="drive_io_en_4" port0="drive_io_en_4" />
      <input libport="drive_io_en_5" port0="drive_io_en_5" />
      <input libport="reg_addr_int[1:0]" port0="reg_addr_int" >
        <bus name="reg_addr_int" msb="1" lsb="0" step="1" />
      </input>
      <input libport="A2F_Status[6:0]" port0="A2F_Status" >
        <bus name="A2F_Status" msb="6" lsb="0" step="1" />
      </input>
      <input libport="af_fpga_int_en" port0="af_fpga_int_en" />
      <input libport="af_dev_id[31:0]" port0="af_dev_id" >
        <bus name="af_dev_id" msb="31" lsb="0" step="1" />
      </input>
      <input libport="A2F_GP_IN[7:0]" port0="A2F_GP_IN" >
        <bus name="A2F_GP_IN" msb="7" lsb="0" step="1" />
      </input>
      <input libport="A2F_RD_DATA[7:0]" port0="A2F_RD_DATA" >
        <bus name="A2F_RD_DATA" msb="7" lsb="0" step="1" />
      </input>
      <input libport="A2F_ACK"  port0="A2F_ACK" />
      <input libport="Amult0[31:0]" port0="Amult0" >
        <bus name="Amult0" msb="31" lsb="0" step="1" />
      </input>
      <input libport="drive_io_en_2" port0="drive_io_en_2" />
      <input libport="drive_io_en_3" port0="drive_io_en_3" />
      <input libport="drive_io_en_0" port0="drive_io_en_0" />
      <input libport="drive_io_en_1" port0="drive_io_en_1" />
      <input libport="Bmult0[31:0]" port0="Bmult0" >
        <bus name="Bmult0" msb="31" lsb="0" step="1" />
      </input>
      <input libport="RAM0_CLK" port0="RAM0_CLK" />
      <input libport="Valid_mult0" port0="Valid_mult0" />
      <input libport="af_opt_0" port0="af_opt_0" />
      <input libport="af_opt_1" port0="af_opt_1" />
      <input libport="RAM0_RM_af[3:0]" port0="RAM0_RM_af" >
        <bus name="RAM0_RM_af" msb="3" lsb="0" step="1" />
      </input>
      <input libport="RAM0_RME_af" port0="RAM0_RME_af" />
     <!--> <input libport="af_plat_id[7:0]" port0="af_plat_id" >
        <bus name="af_plat_id" msb="7" lsb="0" step="1" />
      </input> -->
      <input libport="af_plat_id[0]" port0="af_plat_id[0]" />
      <input libport="af_plat_id[1]" port0="af_plat_id[1]" />
      <input libport="af_plat_id[2]" port0="af_plat_id[2]" />
      <input libport="af_plat_id[3]" port0="af_plat_id[3]" />
      <input libport="af_plat_id[4]" port0="af_plat_id[4]" />
      <input libport="af_plat_id[5]" port0="af_plat_id[5]" />
      <input libport="af_plat_id[6]" port0="af_plat_id[6]" />
      <input libport="af_plat_id[7]" port0="af_plat_id[7]" />

      <input libport="RAM0_WR_DATA[35:0]" port0="RAM0_WR_DATA" >
        <bus name="RAM0_WR_DATA" msb="35" lsb="0" step="1" />
      </input>
      <input libport="RAM0_WR_BE[3:0]" port0="RAM0_WR_BE" >
        <bus name="RAM0_WR_BE" msb="3" lsb="0" step="1" />
      </input>
      <input libport="RAM0_RD_EN" port0="RAM0_RD_EN" />
      <input libport="RAM0_WR_EN" port0="RAM0_WR_EN" />
      <input libport="RAM0_TEST1_af" port0="RAM0_TEST1_af" />
      <input libport="RAM0_ADDR[8:0]" port0="RAM0_ADDR" >
        <bus name="RAM0_ADDR" msb="8" lsb="0" step="1" />
      </input>
      <output libport="SPI_MISO" port0="SPI_MISO" />
      <output libport="SPI_MISOe" port0="SPI_MISOe" />
      <output libport="RAM8K_P1_RD_DATA[16:0]" port0="RAM8K_P1_RD_DATA" >
        <bus name="RAM8K_P1_RD_DATA" msb="16" lsb="0" step="1" />
      </output>
      <output libport="SYSCLK_x2" port0="SYSCLK_x2" />
      <output libport="SYSCLK" port0="SYSCLK" />
      <output libport="fast_clk_out" port0="fast_clk_out" />
      <output libport="RAM8K_fifo_almost_full" port0="RAM8K_fifo_almost_full" />
      <output libport="RAM8K_fifo_full_flag[3:0]" port0="RAM8K_fifo_full_flag" >
        <bus name="RAM8K_fifo_full_flag" msb="3" lsb="0" step="1" />
      </output>
      <output libport="RAM8K_fifo_almost_empty" port0="RAM8K_fifo_almost_empty" />
      <output libport="RAM8K_fifo_empty_flag[3:0]" port0="RAM8K_fifo_empty_flag" >
        <bus name="RAM8K_fifo_empty_flag" msb="3" lsb="0" step="1" />
      </output>
      <output libport="int_o" port0="int_o" />
      <output libport="reg_rd_data_int[7:0]" port0="reg_rd_data_int" >
        <bus name="reg_rd_data_int" msb="7" lsb="0" step="1" />
      </output>
      <output libport="A2F_Control[7:0]" port0="A2F_Control" >
        <bus name="A2F_Control" msb="7" lsb="0" step="1" />
      </output>
      <output libport="A2F_GP_OUT[7:0]" port0="A2F_GP_OUT" >
        <bus name="A2F_GP_OUT" msb="7" lsb="0" step="1" />
      </output>
      <output libport="A2F_REQ" port0="A2F_REQ" />
      <output libport="A2F_RWn" port0="A2F_RWn" />
      <output libport="A2F_WR_DATA[7:0]" port0="A2F_WR_DATA" >
        <bus name="A2F_WR_DATA" msb="7" lsb="0" step="1" />
      </output>
      <output libport="A2F_ADDR[7:0]" port0="A2F_ADDR" >
        <bus name="A2F_ADDR" msb="7" lsb="0" step="1" />
      </output>
      <output libport="Cmult0[63:0]" port0="Cmult0" >
        <bus name="Cmult0" msb="63" lsb="0" step="1" />
      </output>
      <output libport="RAM0_RD_DATA[35:0]" port0="RAM0_RD_DATA" >
        <bus name="RAM0_RD_DATA" msb="35" lsb="0" step="1" />
      </output>
    </qlal3_left_assp_macro>
    <qlal3_right_assp_macro mcell="ASSPR">
      <input libport= "RAM1_CLK" port0="RAM1_CLK"/>
      <input libport="RAM1_RM_af[3:0]" port0="RAM1_RM_af">
        <bus name="RAM1_RM_af" msb="3" lsb="0" step="1" />
      </input>
      <input libport= "RAM1_RME_af" port0="RAM1_RME_af"/>
      <input libport="RAM1_WR_DATA[35:0]" port0="RAM1_WR_DATA">
        <bus name="RAM1_WR_DATA" msb="35" lsb="0" step="1" />
      </input>
      <input libport="RAM1_WR_BE[3:0]" port0="RAM1_WR_BE">
        <bus name="RAM1_WR_BE" msb="3" lsb="0" step="1" />
      </input>
      <input libport= "RAM1_RD_EN" port0="RAM1_RD_EN" />
      <input libport= "RAM1_WR_EN" port0="RAM1_WR_EN" />
      <input libport= "RAM1_TEST1_af" port0="RAM1_TEST1_af" />
      <input libport="RAM1_ADDR[8:0]" port0="RAM1_ADDR" >
        <bus name="RAM1_ADDR" msb="8" lsb="0" step="1" />
      </input>
      <input libport="Amult1[31:0]" port0="Amult1" >
        <bus name="Amult1" msb="31" lsb="0" step="1" />
      </input>
      <input libport="Bmult1[31:0]" port0="Bmult1" >
        <bus name="Bmult1" msb="31" lsb="0" step="1" />
      </input>
      <input libport= "wb_rst" port0="wb_rst" />
      <input libport= "Valid_mult1" port0="Valid_mult1" />
      <input libport="wb_adr[2:0]" port0="wb_adr" >
        <bus name="wb_adr" msb="2" lsb="0" step="1" />
      </input>
      <input libport= "arst" port0="arst" />
      <input libport="wb_dat_i[7:0]" port0="wb_dat_i" >
        <bus name="wb_dat_i" msb="7" lsb="0" step="1" />
      </input>
      <input libport= "wb_we" port0="wb_we" />
      <input libport= "wb_stb" port0="wb_stb" />
      <input libport= "wb_cyc" port0="wb_cyc" />
      <input libport= "rxack_stick_en_i" port0="rxack_stick_en_i" />
      <input libport= "rxack_clr_i" port0="rxack_clr_i" />
      <input libport= "al_stick_en_i" port0="al_stick_en_i" />
      <input libport= "RAM2_P0_CLK" port0="RAM2_P0_CLK" />
      <input libport= "al_clr_i" port0="al_clr_i" />
      <input libport="RAM2_RM_af[3:0]" port0="RAM2_RM_af" >
        <bus name="RAM2_RM_af" msb="3" lsb="0" step="1" />
      </input>
      <input libport= "RAM2_RME_af" port0="RAM2_RME_af" />
      <input libport="RAM2_P0_WR_DATA[31:0]" port0="RAM2_P0_WR_DATA" >
        <bus name="RAM2_P0_WR_DATA" msb="31" lsb="0" step="1" />
      </input>
      <input libport="RAM2_P0_WR_BE[3:0]" port0="RAM2_P0_WR_BE" >
        <bus name="RAM2_P0_WR_BE" msb="3" lsb="0" step="1" />
      </input>
      <input libport= "RAM2_P0_WR_EN" port0="RAM2_P0_WR_EN" />
      <input libport= "RAM2_TEST1_af" port0="RAM2_TEST1_af" />
      <input libport="RAM2_P0_ADDR[8:0]" port0="RAM2_P0_ADDR" >
        <bus name="RAM2_P0_ADDR" msb="8" lsb="0" step="1" />
      </input>
      <input libport= "wb_clk" port0="wb_clk" />
      <input libport="RAM2_P1_ADDR[8:0]" port0="RAM2_P1_ADDR" >
        <bus name="RAM2_P1_ADDR" msb="8" lsb="0" step="1" />
      </input>
      <input libport= "RAM2_P1_CLK" port0="RAM2_P1_CLK" />
      <input libport= "RAM2_P1_RD_EN" port0="RAM2_P1_RD_EN" />
      <input libport= "RAM3_P0_CLK" port0="RAM3_P0_CLK" />
      <input libport="RAM3_RM_af[3:0]" port0="RAM3_RM_af" >
        <bus name="RAM3_RM_af" msb="3" lsb="0" step="1" />
      </input>
      <input libport= "RAM3_RME_af" port0="RAM3_RME_af" />
      <input libport="RAM3_P0_WR_DATA[31:0]" port0="RAM3_P0_WR_DATA" >
        <bus name="RAM3_P0_WR_DATA" msb="31" lsb="0" step="1" />
      </input>
      <input libport="RAM3_P0_WR_EN[3:0]" port0="RAM3_P0_WR_EN" >
        <bus name="RAM3_P0_WR_EN" msb="3" lsb="0" step="1" />
      </input>
      <input libport= "RAM3_TEST1_af" port0="RAM3_TEST1_af" />
      <input libport="RAM3_P0_ADDR[8:0]" port0="RAM3_P0_ADDR" >
        <bus name="RAM3_P0_ADDR" msb="8" lsb="0" step="1" />
      </input>
      <input libport= "RAM3_P1_CLK" port0="RAM3_P1_CLK" />
      <input libport="RAM3_P1_ADDR[8:0]" port0="RAM3_P1_ADDR" >
        <bus name="RAM3_P1_ADDR" msb="8" lsb="0" step="1" />
      </input>
      <input libport= "RAM3_P1_RD_EN" port0="RAM3_P1_RD_EN" />
      <input libport= "SDA_i" port0="SDA_i" />
      <input libport= "SCL_i" port0="SCL_i" />
      <input libport= "wb_rstS" port0="wb_rstS" />
      <input libport= "arstS" port0="arstS" />
      <input libport= "RAM2_P0_CLKS" port0="RAM2_P0_CLKS" />
      <input libport= "wb_clkS" port0="wb_clkS" />
      <input libport= "RAM2_P1_CLKS" port0="RAM2_P1_CLKS" />
      <input libport= "RAM3_P0_CLKS" port0="RAM3_P0_CLKS" />
      <input libport= "RAM3_P1_CLKS" port0="RAM3_P1_CLKS" />
      <input libport= "RAM1_CLKS" port0="RAM1_CLKS" />
      <output libport="RAM1_RD_DATA[35:0]" port0="RAM1_RD_DATA" >
        <bus name="RAM1_RD_DATA" msb="35" lsb="0" step="1" />
      </output>
      <output libport="Cmult1[63:0]" port0="Cmult1" >
        <bus name="Cmult1" msb="63" lsb="0" step="1" />
      </output>
      <output libport="wb_dat_o[7:0]" port0="wb_dat_o" >
        <bus name="wb_dat_o" msb="7" lsb="0" step="1" />
      </output>
      <output libport="wb_ack" port0="wb_ack" />
      <output libport="wb_inta" port0="wb_inta" />
      <output libport="rxack_o" port0="rxack_o" />
      <output libport="al_o" port0="al_o" />
      <output libport="tip_o" port0="tip_o" />
      <output libport="i2c_busy_o" port0="i2c_busy_o" />
      <output libport="RAM2_P1_RD_DATA[31:0]" port0="RAM2_P1_RD_DATA" >
        <bus name="RAM2_P1_RD_DATA" msb="31" lsb="0" step="1" />
      </output>
      <output libport="RAM3_P1_RD_DATA[31:0]" port0="RAM3_P1_RD_DATA" >
        <bus name="RAM3_P1_RD_DATA" msb="31" lsb="0" step="1" />
      </output>
      <output libport="SDA_oen" port0="SDA_oen" />
      <output libport="SDA_o" port0="SDA_o" />
      <output libport="SCL_oen" port0="SCL_oen" />
      <output libport="SCL_o" port0="SCL_o" />
      <output libport="DrivingI2cBusOut" port0="DrivingI2cBusOut" />
    </qlal3_right_assp_macro>
  </Library>
</DeviceLibrary>
