===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 2.3812 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.4086 ( 14.9%)    0.4086 ( 17.2%)  FIR Parser
    1.8722 ( 68.2%)    1.5225 ( 63.9%)  'firrtl.circuit' Pipeline
    1.0061 ( 36.6%)    1.0061 ( 42.3%)    LowerFIRRTLTypes
    0.7349 ( 26.8%)    0.3863 ( 16.2%)    'firrtl.module' Pipeline
    0.0993 (  3.6%)    0.0543 (  2.3%)      ExpandWhens
    0.1211 (  4.4%)    0.0659 (  2.8%)      CSE
    0.0020 (  0.1%)    0.0011 (  0.0%)        (A) DominanceInfo
    0.5144 ( 18.7%)    0.2660 ( 11.2%)      SimpleCanonicalizer
    0.0341 (  1.2%)    0.0341 (  1.4%)    IMConstProp
    0.0124 (  0.5%)    0.0124 (  0.5%)    BlackBoxReader
    0.0162 (  0.6%)    0.0150 (  0.6%)    'firrtl.module' Pipeline
    0.0161 (  0.6%)    0.0150 (  0.6%)      CheckWidths
    0.1266 (  4.6%)    0.1266 (  5.3%)  LowerFIRRTLToHW
    0.0224 (  0.8%)    0.0224 (  0.9%)  HWMemSimImpl
    0.1504 (  5.5%)    0.1367 (  5.7%)  'hw.module' Pipeline
    0.0266 (  1.0%)    0.0242 (  1.0%)    HWCleanup
    0.0659 (  2.4%)    0.0600 (  2.5%)    CSE
    0.0023 (  0.1%)    0.0022 (  0.1%)      (A) DominanceInfo
    0.0580 (  2.1%)    0.0525 (  2.2%)    SimpleCanonicalizer
    0.0426 (  1.5%)    0.0426 (  1.8%)  HWLegalizeNames
    0.0174 (  0.6%)    0.0166 (  0.7%)  'hw.module' Pipeline
    0.0174 (  0.6%)    0.0166 (  0.7%)    PrettifyVerilog
    0.0584 (  2.1%)    0.0584 (  2.5%)  Output
    0.0009 (  0.0%)    0.0009 (  0.0%)  Rest
    2.7454 (100.0%)    2.3812 (100.0%)  Total

{
  totalTime: 2.393,
  maxMemory: 89841664
}
