Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/SoftwareRoot/Vivado2019.1/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c295c62ac13d42a78963495f3d5d871b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/github_repo/Shaking_Patting/source_code/SimTop.v" Line 2. Module SimTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/github_repo/Shaking_Patting/source_code/master_interface.v" Line 1. Module master_interface doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/github_repo/Shaking_Patting/source_code/handshake_pipe_ready_patting.v" Line 1. Module handshake_pipe_ready_patting doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/github_repo/Shaking_Patting/source_code/slave_interface.v" Line 1. Module slave_interface doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.master_interface
Compiling module xil_defaultlib.handshake_pipe_ready_patting
Compiling module xil_defaultlib.slave_interface
Compiling module xil_defaultlib.SimTop
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
