###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       445094   # Number of WRITE/WRITEP commands
num_reads_done                 =      1599294   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1330633   # Number of read row buffer hits
num_read_cmds                  =      1599285   # Number of READ/READP commands
num_writes_done                =       445152   # Number of read requests issued
num_write_row_hits             =       384668   # Number of write row buffer hits
num_act_cmds                   =       332737   # Number of ACT commands
num_pre_cmds                   =       332707   # Number of PRE commands
num_ondemand_pres              =       305651   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9618197   # Cyles of rank active rank.0
rank_active_cycles.1           =      9500507   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       381803   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       499493   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1987992   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        24884   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3409   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2828   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1494   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1189   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          972   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          837   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          827   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          707   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19406   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           87   # Write cmd latency (cycles)
write_latency[20-39]           =          663   # Write cmd latency (cycles)
write_latency[40-59]           =          691   # Write cmd latency (cycles)
write_latency[60-79]           =         1110   # Write cmd latency (cycles)
write_latency[80-99]           =         1362   # Write cmd latency (cycles)
write_latency[100-119]         =         1689   # Write cmd latency (cycles)
write_latency[120-139]         =         2094   # Write cmd latency (cycles)
write_latency[140-159]         =         2472   # Write cmd latency (cycles)
write_latency[160-179]         =         2860   # Write cmd latency (cycles)
write_latency[180-199]         =         3511   # Write cmd latency (cycles)
write_latency[200-]            =       428555   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           15   # Read request latency (cycles)
read_latency[20-39]            =       260733   # Read request latency (cycles)
read_latency[40-59]            =       124689   # Read request latency (cycles)
read_latency[60-79]            =       114179   # Read request latency (cycles)
read_latency[80-99]            =        85172   # Read request latency (cycles)
read_latency[100-119]          =        74526   # Read request latency (cycles)
read_latency[120-139]          =        68135   # Read request latency (cycles)
read_latency[140-159]          =        59828   # Read request latency (cycles)
read_latency[160-179]          =        54713   # Read request latency (cycles)
read_latency[180-199]          =        49736   # Read request latency (cycles)
read_latency[200-]             =       707568   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.22191e+09   # Write energy
read_energy                    =  6.44832e+09   # Read energy
act_energy                     =  9.10368e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.83265e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.39757e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.00175e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.92832e+09   # Active standby energy rank.1
average_read_latency           =      288.698   # Average read request latency (cycles)
average_interarrival           =      4.89104   # Average request interarrival latency (cycles)
total_energy                   =  2.26383e+10   # Total energy (pJ)
average_power                  =      2263.83   # Average power (mW)
average_bandwidth              =      17.4459   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       436370   # Number of WRITE/WRITEP commands
num_reads_done                 =      1593069   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1287038   # Number of read row buffer hits
num_read_cmds                  =      1593066   # Number of READ/READP commands
num_writes_done                =       436442   # Number of read requests issued
num_write_row_hits             =       376117   # Number of write row buffer hits
num_act_cmds                   =       370165   # Number of ACT commands
num_pre_cmds                   =       370135   # Number of PRE commands
num_ondemand_pres              =       344421   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9585831   # Cyles of rank active rank.0
rank_active_cycles.1           =      9549867   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       414169   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       450133   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1972345   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        25483   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3631   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2910   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1448   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1172   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          938   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          834   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          799   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          710   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19323   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           79   # Write cmd latency (cycles)
write_latency[20-39]           =          570   # Write cmd latency (cycles)
write_latency[40-59]           =          577   # Write cmd latency (cycles)
write_latency[60-79]           =          941   # Write cmd latency (cycles)
write_latency[80-99]           =         1153   # Write cmd latency (cycles)
write_latency[100-119]         =         1467   # Write cmd latency (cycles)
write_latency[120-139]         =         1813   # Write cmd latency (cycles)
write_latency[140-159]         =         2187   # Write cmd latency (cycles)
write_latency[160-179]         =         2595   # Write cmd latency (cycles)
write_latency[180-199]         =         3092   # Write cmd latency (cycles)
write_latency[200-]            =       421896   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            8   # Read request latency (cycles)
read_latency[20-39]            =       254948   # Read request latency (cycles)
read_latency[40-59]            =       122165   # Read request latency (cycles)
read_latency[60-79]            =       116058   # Read request latency (cycles)
read_latency[80-99]            =        85620   # Read request latency (cycles)
read_latency[100-119]          =        74841   # Read request latency (cycles)
read_latency[120-139]          =        68609   # Read request latency (cycles)
read_latency[140-159]          =        60043   # Read request latency (cycles)
read_latency[160-179]          =        54315   # Read request latency (cycles)
read_latency[180-199]          =        49822   # Read request latency (cycles)
read_latency[200-]             =       706640   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.17836e+09   # Write energy
read_energy                    =  6.42324e+09   # Read energy
act_energy                     =  1.01277e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.98801e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.16064e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.98156e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.95912e+09   # Active standby energy rank.1
average_read_latency           =       295.47   # Average read request latency (cycles)
average_interarrival           =      4.92707   # Average request interarrival latency (cycles)
total_energy                   =  2.26746e+10   # Total energy (pJ)
average_power                  =      2267.46   # Average power (mW)
average_bandwidth              =      17.3185   # Average bandwidth
