Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: test.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "test.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "test"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" into library work
Parsing module <cordic>.
Parsing module <test>.
WARNING:HDLCompiler:1142 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 273: Compiler directive `timescale is not allowed here

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <test>.
WARNING:HDLCompiler:872 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 278: Using initial value of in since it is never assigned
WARNING:HDLCompiler:413 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 283: Result of 8-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:872 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 283: Using initial value of in since it is never assigned

Elaborating module <cordic(n=7)>.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 30: Signal <in> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 35: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 37: Signal <x> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 38: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 39: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 44: Signal <x> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 45: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 46: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 53: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 55: Signal <x> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 56: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 57: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 62: Signal <x> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 63: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 64: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 71: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 73: Signal <x> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 74: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 75: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 80: Signal <x> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 81: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 82: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 89: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 91: Signal <x> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 92: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 93: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 98: Signal <x> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 99: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 100: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 107: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 109: Signal <x> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 110: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 111: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 116: Signal <x> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 117: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 118: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 125: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 127: Signal <x> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 128: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 129: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 134: Signal <x> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 135: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 136: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 143: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 145: Signal <x> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 146: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 147: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 152: Signal <x> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 153: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 154: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 161: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 163: Signal <x> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 164: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 169: Signal <x> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 170: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 178: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 180: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 181: Signal <zt> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 184: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 185: Signal <zt> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 190: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 192: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 193: Signal <zt> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 196: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 197: Signal <zt> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 202: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 204: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 205: Signal <zt> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 208: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 209: Signal <zt> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 214: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 216: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 217: Signal <zt> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 220: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 221: Signal <zt> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 226: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 228: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 229: Signal <zt> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 232: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 233: Signal <zt> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 238: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 240: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 241: Signal <zt> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 244: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 245: Signal <zt> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 250: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 252: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 253: Signal <zt> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 256: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 257: Signal <zt> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:189 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 276: Size mismatch in connection of port <in>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 276: Assignment to Out ignored, since the identifier is never used
WARNING:Xst:2972 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" line 276. All outputs of instance <DUT> of block <cordic> are unconnected in block <test>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <test>.
    Related source file is "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v".
INFO:Xst:3210 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" line 276: Output port <tanh> of the instance <DUT> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <test> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : test.ngc

Primitive and Black Box Usage:
------------------------------

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:      0
   Number with an unused Flip Flop:       0  out of      0         
   Number with an unused LUT:             0  out of      0         
   Number of fully used LUT-FF pairs:     0  out of      0         
   Number of unique control sets:         0

IO Utilization: 
 Number of IOs:                           0
 Number of bonded IOBs:                   0  out of    102     0%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.85 secs
 
--> 

Total memory usage is 259076 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   97 (   0 filtered)
Number of infos    :    1 (   0 filtered)

