{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713814958120 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713814958120 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 22 16:42:38 2024 " "Processing started: Mon Apr 22 16:42:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713814958120 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713814958120 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto1 -c Projeto1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto1 -c Projeto1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713814958120 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713814958360 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713814958361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comportamento " "Found design unit 1: ULA-comportamento" {  } { { "ULA.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/ULA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713814965044 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713814965044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713814965044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switchs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file switchs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 switchs-comportamento " "Found design unit 1: switchs-comportamento" {  } { { "switchs.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/switchs.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713814965045 ""} { "Info" "ISGN_ENTITY_NAME" "1 switchs " "Found entity 1: switchs" {  } { { "switchs.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/switchs.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713814965045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713814965045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713814965045 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713814965045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713814965045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713814965046 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713814965046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713814965046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projeto1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Projeto1-arquitetura " "Found design unit 1: Projeto1-arquitetura" {  } { { "Projeto1.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/Projeto1.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713814965047 ""} { "Info" "ISGN_ENTITY_NAME" "1 Projeto1 " "Found entity 1: Projeto1" {  } { { "Projeto1.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/Projeto1.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713814965047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713814965047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-Behavioral " "Found design unit 1: muxGenerico4x1-Behavioral" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/muxGenerico4x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713814965048 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/muxGenerico4x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713814965048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713814965048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713814965048 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713814965048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713814965048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/memoriaROM.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713814965050 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/memoriaROM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713814965050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713814965050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/memoriaRAM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713814965050 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/memoriaRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713814965050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713814965050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicadesvio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicadesvio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logicaDesvio-comportamento " "Found design unit 1: logicaDesvio-comportamento" {  } { { "logicaDesvio.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/logicaDesvio.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713814965051 ""} { "Info" "ISGN_ENTITY_NAME" "1 logicaDesvio " "Found entity 1: logicaDesvio" {  } { { "logicaDesvio.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/logicaDesvio.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713814965051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713814965051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file leds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leds-comportamento " "Found design unit 1: leds-comportamento" {  } { { "leds.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/leds.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713814965052 ""} { "Info" "ISGN_ENTITY_NAME" "1 leds " "Found entity 1: leds" {  } { { "leds.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/leds.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713814965052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713814965052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keys-comportamento " "Found design unit 1: keys-comportamento" {  } { { "keys.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/keys.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713814965052 ""} { "Info" "ISGN_ENTITY_NAME" "1 keys " "Found entity 1: keys" {  } { { "keys.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/keys.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713814965052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713814965052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlipFlop-comportamento " "Found design unit 1: FlipFlop-comportamento" {  } { { "FlipFlop.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/FlipFlop.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713814965053 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlipFlop " "Found entity 1: FlipFlop" {  } { { "FlipFlop.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/FlipFlop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713814965053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713814965053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713814965054 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713814965054 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713814965054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713814965054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displays.vhd 2 1 " "Found 2 design units, including 1 entities, in source file displays.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displays-comportamento " "Found design unit 1: displays-comportamento" {  } { { "displays.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/displays.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713814965054 ""} { "Info" "ISGN_ENTITY_NAME" "1 displays " "Found entity 1: displays" {  } { { "displays.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/displays.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713814965054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713814965054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderinstru.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderinstru.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderInstru-comportamento " "Found design unit 1: decoderInstru-comportamento" {  } { { "decoderInstru.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/decoderInstru.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713814965055 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderInstru " "Found entity 1: decoderInstru" {  } { { "decoderInstru.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/decoderInstru.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713814965055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713814965055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder3x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder3x8-comportamento " "Found design unit 1: decoder3x8-comportamento" {  } { { "decoder3x8.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/decoder3x8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713814965056 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder3x8 " "Found entity 1: decoder3x8" {  } { { "decoder3x8.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/decoder3x8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713814965056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713814965056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-arch " "Found design unit 1: CPU-arch" {  } { { "CPU.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/CPU.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713814965056 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/CPU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713814965056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713814965056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713814965057 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713814965057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713814965057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_8portas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer_8portas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_8portas-comportamento " "Found design unit 1: buffer_8portas-comportamento" {  } { { "buffer_8portas.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/buffer_8portas.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713814965058 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_8portas " "Found entity 1: buffer_8portas" {  } { { "buffer_8portas.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/buffer_8portas.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713814965058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713814965058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_1porta.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer_1porta.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_1porta-comportamento " "Found design unit 1: buffer_1porta-comportamento" {  } { { "buffer_1porta.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/buffer_1porta.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713814965059 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_1porta " "Found entity 1: buffer_1porta" {  } { { "buffer_1porta.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/buffer_1porta.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713814965059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713814965059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradoresarqregmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradoresarqregmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradoresArqRegMem-comportamento " "Found design unit 1: bancoRegistradoresArqRegMem-comportamento" {  } { { "bancoRegistradoresArqRegMem.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/bancoRegistradoresArqRegMem.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713814965059 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradoresArqRegMem " "Found entity 1: bancoRegistradoresArqRegMem" {  } { { "bancoRegistradoresArqRegMem.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/bancoRegistradoresArqRegMem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713814965059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713814965059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorgenerico_e_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorgenerico_e_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico_e_Interface-interface " "Found design unit 1: divisorGenerico_e_Interface-interface" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/divisorGenerico_e_Interface.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713814965060 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico_e_Interface " "Found entity 1: divisorGenerico_e_Interface" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/divisorGenerico_e_Interface.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713814965060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713814965060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico-divInteiro " "Found design unit 1: divisorGenerico-divInteiro" {  } { { "divisorGenerico.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/divisorGenerico.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713814965062 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico " "Found entity 1: divisorGenerico" {  } { { "divisorGenerico.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/divisorGenerico.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713814965062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713814965062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxnat4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxnat4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxNat4x1-Behavioral " "Found design unit 1: muxNat4x1-Behavioral" {  } { { "muxNat4x1.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/muxNat4x1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713814965063 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxNat4x1 " "Found entity 1: muxNat4x1" {  } { { "muxNat4x1.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/muxNat4x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713814965063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713814965063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inc_or_dec_addr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inc_or_dec_addr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inc_or_dec_addr-comportamento " "Found design unit 1: inc_or_dec_addr-comportamento" {  } { { "inc_or_dec_addr.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/inc_or_dec_addr.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713814965064 ""} { "Info" "ISGN_ENTITY_NAME" "1 inc_or_dec_addr " "Found entity 1: inc_or_dec_addr" {  } { { "inc_or_dec_addr.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/inc_or_dec_addr.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713814965064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713814965064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorgenericooriginal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorgenericooriginal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenericoORIGINAL-divInteiro " "Found design unit 1: divisorGenericoORIGINAL-divInteiro" {  } { { "divisorGenericoORIGINAL.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/divisorGenericoORIGINAL.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713814965064 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenericoORIGINAL " "Found entity 1: divisorGenericoORIGINAL" {  } { { "divisorGenericoORIGINAL.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/divisorGenericoORIGINAL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713814965064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713814965064 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Projeto1 " "Elaborating entity \"Projeto1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713814965120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:CPU " "Elaborating entity \"CPU\" for hierarchy \"CPU:CPU\"" {  } { { "Projeto1.vhd" "CPU" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/Projeto1.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713814965133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradoresArqRegMem CPU:CPU\|bancoRegistradoresArqRegMem:bancoReg " "Elaborating entity \"bancoRegistradoresArqRegMem\" for hierarchy \"CPU:CPU\|bancoRegistradoresArqRegMem:bancoReg\"" {  } { { "CPU.vhd" "bancoReg" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/CPU.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713814965135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 CPU:CPU\|muxGenerico2x1:MUX1 " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"CPU:CPU\|muxGenerico2x1:MUX1\"" {  } { { "CPU.vhd" "MUX1" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/CPU.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713814965136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 CPU:CPU\|muxGenerico2x1:MUX_SR " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"CPU:CPU\|muxGenerico2x1:MUX_SR\"" {  } { { "CPU.vhd" "MUX_SR" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/CPU.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713814965137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inc_or_dec_addr CPU:CPU\|inc_or_dec_addr:incDecAddr " "Elaborating entity \"inc_or_dec_addr\" for hierarchy \"CPU:CPU\|inc_or_dec_addr:incDecAddr\"" {  } { { "CPU.vhd" "incDecAddr" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/CPU.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713814965137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico CPU:CPU\|registradorGenerico:stackPointer " "Elaborating entity \"registradorGenerico\" for hierarchy \"CPU:CPU\|registradorGenerico:stackPointer\"" {  } { { "CPU.vhd" "stackPointer" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/CPU.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713814965138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM CPU:CPU\|memoriaRAM:Stack " "Elaborating entity \"memoriaRAM\" for hierarchy \"CPU:CPU\|memoriaRAM:Stack\"" {  } { { "CPU.vhd" "Stack" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/CPU.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713814965139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 CPU:CPU\|muxGenerico4x1:MUXProxPC " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"CPU:CPU\|muxGenerico4x1:MUXProxPC\"" {  } { { "CPU.vhd" "MUXProxPC" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/CPU.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713814965139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipFlop CPU:CPU\|FlipFlop:FF_Equal " "Elaborating entity \"FlipFlop\" for hierarchy \"CPU:CPU\|FlipFlop:FF_Equal\"" {  } { { "CPU.vhd" "FF_Equal" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/CPU.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713814965140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico CPU:CPU\|registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"CPU:CPU\|registradorGenerico:PC\"" {  } { { "CPU.vhd" "PC" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/CPU.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713814965141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante CPU:CPU\|somaConstante:incrementaPC " "Elaborating entity \"somaConstante\" for hierarchy \"CPU:CPU\|somaConstante:incrementaPC\"" {  } { { "CPU.vhd" "incrementaPC" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/CPU.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713814965142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA CPU:CPU\|ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"CPU:CPU\|ULA:ULA\"" {  } { { "CPU.vhd" "ULA" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/CPU.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713814965143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderInstru CPU:CPU\|decoderInstru:DEC_Instrucao " "Elaborating entity \"decoderInstru\" for hierarchy \"CPU:CPU\|decoderInstru:DEC_Instrucao\"" {  } { { "CPU.vhd" "DEC_Instrucao" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/CPU.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713814965143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logicaDesvio CPU:CPU\|logicaDesvio:BranchLogic " "Elaborating entity \"logicaDesvio\" for hierarchy \"CPU:CPU\|logicaDesvio:BranchLogic\"" {  } { { "CPU.vhd" "BranchLogic" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/CPU.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713814965144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM memoriaROM:ROM " "Elaborating entity \"memoriaROM\" for hierarchy \"memoriaROM:ROM\"" {  } { { "Projeto1.vhd" "ROM" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/Projeto1.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713814965144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM memoriaRAM:RAM " "Elaborating entity \"memoriaRAM\" for hierarchy \"memoriaRAM:RAM\"" {  } { { "Projeto1.vhd" "RAM" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/Projeto1.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713814965145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3x8 decoder3x8:DecBloc " "Elaborating entity \"decoder3x8\" for hierarchy \"decoder3x8:DecBloc\"" {  } { { "Projeto1.vhd" "DecBloc" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/Projeto1.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713814965146 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "saida\[8\] decoder3x8.vhd(6) " "Using initial value X (don't care) for net \"saida\[8\]\" at decoder3x8.vhd(6)" {  } { { "decoder3x8.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/decoder3x8.vhd" 6 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713814965146 "|Projeto1|decoder3x8:DecBloc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leds leds:LEDs " "Elaborating entity \"leds\" for hierarchy \"leds:LEDs\"" {  } { { "Projeto1.vhd" "LEDs" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/Projeto1.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713814965146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico leds:LEDs\|registradorGenerico:RegistradorLedsV " "Elaborating entity \"registradorGenerico\" for hierarchy \"leds:LEDs\|registradorGenerico:RegistradorLedsV\"" {  } { { "leds.vhd" "RegistradorLedsV" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/leds.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713814965147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displays displays:DISPLAYs " "Elaborating entity \"displays\" for hierarchy \"displays:DISPLAYs\"" {  } { { "Projeto1.vhd" "DISPLAYs" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/Projeto1.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713814965147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico displays:DISPLAYs\|registradorGenerico:registrador0 " "Elaborating entity \"registradorGenerico\" for hierarchy \"displays:DISPLAYs\|registradorGenerico:registrador0\"" {  } { { "displays.vhd" "registrador0" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/displays.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713814965148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg displays:DISPLAYs\|conversorHex7Seg:conversor0 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"displays:DISPLAYs\|conversorHex7Seg:conversor0\"" {  } { { "displays.vhd" "conversor0" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/displays.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713814965148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_8portas buffer_8portas:bufferSW " "Elaborating entity \"buffer_8portas\" for hierarchy \"buffer_8portas:bufferSW\"" {  } { { "Projeto1.vhd" "bufferSW" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/Projeto1.vhd" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713814965151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "edgeDetector edgeDetector:detector_Borda_Key0 A:bordasubida " "Elaborating entity \"edgeDetector\" using architecture \"A:bordasubida\" for hierarchy \"edgeDetector:detector_Borda_Key0\"" {  } { { "Projeto1.vhd" "detector_Borda_Key0" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/Projeto1.vhd" 233 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713814965151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_1porta buffer_1porta:buffer_Key0 " "Elaborating entity \"buffer_1porta\" for hierarchy \"buffer_1porta:buffer_Key0\"" {  } { { "Projeto1.vhd" "buffer_Key0" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/Projeto1.vhd" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713814965152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxNat4x1 muxNat4x1:muxVel " "Elaborating entity \"muxNat4x1\" for hierarchy \"muxNat4x1:muxVel\"" {  } { { "Projeto1.vhd" "muxVel" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/Projeto1.vhd" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713814965153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico_e_Interface divisorGenerico_e_Interface:interfaceBaseTempo " "Elaborating entity \"divisorGenerico_e_Interface\" for hierarchy \"divisorGenerico_e_Interface:interfaceBaseTempo\"" {  } { { "Projeto1.vhd" "interfaceBaseTempo" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/Projeto1.vhd" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713814965154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo " "Elaborating entity \"divisorGenerico\" for hierarchy \"divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\"" {  } { { "divisorGenerico_e_Interface.vhd" "baseTempo" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/divisorGenerico_e_Interface.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713814965154 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memoriaRAM:RAM\|ram " "RAM logic \"memoriaRAM:RAM\|ram\" is uninferred due to asynchronous read logic" {  } { { "memoriaRAM.vhd" "ram" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/memoriaRAM.vhd" 27 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1713814965376 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "CPU:CPU\|memoriaRAM:Stack\|ram " "RAM logic \"CPU:CPU\|memoriaRAM:Stack\|ram\" is uninferred due to asynchronous read logic" {  } { { "memoriaRAM.vhd" "ram" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/memoriaRAM.vhd" 27 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1713814965376 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "CPU:CPU\|bancoRegistradoresArqRegMem:bancoReg\|registrador " "RAM logic \"CPU:CPU\|bancoRegistradoresArqRegMem:bancoReg\|registrador\" is uninferred due to asynchronous read logic" {  } { { "bancoRegistradoresArqRegMem.vhd" "registrador" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/bancoRegistradoresArqRegMem.vhd" 29 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1713814965376 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1713814965376 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:CPU\|memoriaRAM:Stack\|dado_out\[0\] " "Converted tri-state buffer \"CPU:CPU\|memoriaRAM:Stack\|dado_out\[0\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1713814965385 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:CPU\|memoriaRAM:Stack\|dado_out\[1\] " "Converted tri-state buffer \"CPU:CPU\|memoriaRAM:Stack\|dado_out\[1\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1713814965385 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:CPU\|memoriaRAM:Stack\|dado_out\[2\] " "Converted tri-state buffer \"CPU:CPU\|memoriaRAM:Stack\|dado_out\[2\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1713814965385 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:CPU\|memoriaRAM:Stack\|dado_out\[3\] " "Converted tri-state buffer \"CPU:CPU\|memoriaRAM:Stack\|dado_out\[3\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1713814965385 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:CPU\|memoriaRAM:Stack\|dado_out\[4\] " "Converted tri-state buffer \"CPU:CPU\|memoriaRAM:Stack\|dado_out\[4\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1713814965385 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:CPU\|memoriaRAM:Stack\|dado_out\[5\] " "Converted tri-state buffer \"CPU:CPU\|memoriaRAM:Stack\|dado_out\[5\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1713814965385 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:CPU\|memoriaRAM:Stack\|dado_out\[6\] " "Converted tri-state buffer \"CPU:CPU\|memoriaRAM:Stack\|dado_out\[6\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1713814965385 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:CPU\|memoriaRAM:Stack\|dado_out\[7\] " "Converted tri-state buffer \"CPU:CPU\|memoriaRAM:Stack\|dado_out\[7\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1713814965385 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:CPU\|memoriaRAM:Stack\|dado_out\[8\] " "Converted tri-state buffer \"CPU:CPU\|memoriaRAM:Stack\|dado_out\[8\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1713814965385 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:CPU\|memoriaRAM:Stack\|dado_out\[9\] " "Converted tri-state buffer \"CPU:CPU\|memoriaRAM:Stack\|dado_out\[9\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1713814965385 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1713814965385 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM\|dado_out\[0\] CPU:CPU\|muxGenerico2x1:MUX1\|saida_MUX\[0\] " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM\|dado_out\[0\]\" to the node \"CPU:CPU\|muxGenerico2x1:MUX1\|saida_MUX\[0\]\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713814965923 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM\|dado_out\[1\] CPU:CPU\|muxGenerico2x1:MUX1\|saida_MUX\[1\] " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM\|dado_out\[1\]\" to the node \"CPU:CPU\|muxGenerico2x1:MUX1\|saida_MUX\[1\]\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713814965923 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM\|dado_out\[2\] CPU:CPU\|muxGenerico2x1:MUX1\|saida_MUX\[2\] " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM\|dado_out\[2\]\" to the node \"CPU:CPU\|muxGenerico2x1:MUX1\|saida_MUX\[2\]\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713814965923 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM\|dado_out\[3\] CPU:CPU\|muxGenerico2x1:MUX1\|saida_MUX\[3\] " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM\|dado_out\[3\]\" to the node \"CPU:CPU\|muxGenerico2x1:MUX1\|saida_MUX\[3\]\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713814965923 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM\|dado_out\[4\] CPU:CPU\|muxGenerico2x1:MUX1\|saida_MUX\[4\] " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM\|dado_out\[4\]\" to the node \"CPU:CPU\|muxGenerico2x1:MUX1\|saida_MUX\[4\]\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713814965923 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM\|dado_out\[5\] CPU:CPU\|muxGenerico2x1:MUX1\|saida_MUX\[5\] " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM\|dado_out\[5\]\" to the node \"CPU:CPU\|muxGenerico2x1:MUX1\|saida_MUX\[5\]\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713814965923 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM\|dado_out\[6\] CPU:CPU\|muxGenerico2x1:MUX1\|saida_MUX\[6\] " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM\|dado_out\[6\]\" to the node \"CPU:CPU\|muxGenerico2x1:MUX1\|saida_MUX\[6\]\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713814965923 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM\|dado_out\[7\] CPU:CPU\|muxGenerico2x1:MUX1\|saida_MUX\[7\] " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM\|dado_out\[7\]\" to the node \"CPU:CPU\|muxGenerico2x1:MUX1\|saida_MUX\[7\]\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713814965923 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "buffer_8portas:bufferSW\|saida\[8\] CPU:CPU\|muxGenerico2x1:MUX1\|saida_MUX\[8\] " "Converted the fan-out from the tri-state buffer \"buffer_8portas:bufferSW\|saida\[8\]\" to the node \"CPU:CPU\|muxGenerico2x1:MUX1\|saida_MUX\[8\]\" into an OR gate" {  } { { "buffer_8portas.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/buffer_8portas.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713814965923 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1713814965923 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "BLOCO_out\[8\] GND " "Pin \"BLOCO_out\[8\]\" is stuck at GND" {  } { { "Projeto1.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/Projeto1.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713814966421 "|Projeto1|BLOCO_out[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1713814966421 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713814966507 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713814967343 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713814967343 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1753 " "Implemented 1753 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713814967420 ""} { "Info" "ICUT_CUT_TM_OPINS" "146 " "Implemented 146 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713814967420 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1591 " "Implemented 1591 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713814967420 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713814967420 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4909 " "Peak virtual memory: 4909 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713814967433 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 22 16:42:47 2024 " "Processing ended: Mon Apr 22 16:42:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713814967433 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713814967433 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713814967433 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713814967433 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1713814968421 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713814968422 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 22 16:42:48 2024 " "Processing started: Mon Apr 22 16:42:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713814968422 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1713814968422 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Projeto1 -c Projeto1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Projeto1 -c Projeto1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1713814968422 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1713814968468 ""}
{ "Info" "0" "" "Project  = Projeto1" {  } {  } 0 0 "Project  = Projeto1" 0 0 "Fitter" 0 0 1713814968468 ""}
{ "Info" "0" "" "Revision = Projeto1" {  } {  } 0 0 "Revision = Projeto1" 0 0 "Fitter" 0 0 1713814968468 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1713814968560 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1713814968560 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Projeto1 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"Projeto1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1713814968569 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1713814968599 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1713814968599 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1713814968745 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1713814968754 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1713814968814 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "94 162 " "No exact pin location assignment(s) for 94 pins of 162 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1713814968953 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1713814971723 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 808 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 808 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1713814971950 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1713814971950 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713814971950 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1713814971956 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1713814971957 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1713814971960 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1713814971962 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1713814971962 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1713814971963 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Projeto1.sdc " "Synopsys Design Constraints File file not found: 'Projeto1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1713814972730 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1713814972730 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1713814972753 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1713814972753 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1713814972754 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1713814972829 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1713814972831 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1713814972831 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713814972896 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1713814974596 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1713814975029 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:38 " "Fitter placement preparation operations ending: elapsed time is 00:00:38" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713815012712 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1713815073151 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1713815076339 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713815076339 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1713815077827 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X44_Y0 X54_Y10 " "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X44_Y0 to location X54_Y10" {  } { { "loc" "" { Generic "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/" { { 1 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X44_Y0 to location X54_Y10"} { { 12 { 0 ""} 44 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1713815081566 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1713815081566 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1713815097331 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1713815097331 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:18 " "Fitter routing operations ending: elapsed time is 00:00:18" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713815097335 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.46 " "Total time spent on timing analysis during the Fitter is 3.46 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1713815099936 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1713815099956 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1713815100644 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1713815100644 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1713815101302 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713815106586 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/output_files/Projeto1.fit.smsg " "Generated suppressed messages file C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/output_files/Projeto1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1713815106924 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6975 " "Peak virtual memory: 6975 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713815107531 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 22 16:45:07 2024 " "Processing ended: Mon Apr 22 16:45:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713815107531 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:19 " "Elapsed time: 00:02:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713815107531 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:31 " "Total CPU time (on all processors): 00:01:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713815107531 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1713815107531 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1713815108642 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713815108642 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 22 16:45:08 2024 " "Processing started: Mon Apr 22 16:45:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713815108642 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1713815108642 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Projeto1 -c Projeto1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Projeto1 -c Projeto1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1713815108642 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1713815109167 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1713815110802 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713815110989 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 22 16:45:10 2024 " "Processing ended: Mon Apr 22 16:45:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713815110989 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713815110989 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713815110989 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1713815110989 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1713815111660 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1713815112096 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713815112097 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 22 16:45:11 2024 " "Processing started: Mon Apr 22 16:45:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713815112097 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1713815112097 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Projeto1 -c Projeto1 " "Command: quartus_sta Projeto1 -c Projeto1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1713815112097 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1713815112159 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1713815112555 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1713815112555 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713815112594 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713815112594 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Projeto1.sdc " "Synopsys Design Constraints File file not found: 'Projeto1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1713815112874 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1713815112874 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713815112877 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[2\] KEY\[2\] " "create_clock -period 1.000 -name KEY\[2\] KEY\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713815112877 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[1\] KEY\[1\] " "create_clock -period 1.000 -name KEY\[1\] KEY\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713815112877 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[3\] KEY\[3\] " "create_clock -period 1.000 -name KEY\[3\] KEY\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713815112877 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[0\] KEY\[0\] " "create_clock -period 1.000 -name KEY\[0\] KEY\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713815112877 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick " "create_clock -period 1.000 -name divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713815112877 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713815112877 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1713815112885 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713815112885 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1713815112887 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1713815112895 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1713815113025 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713815113025 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.830 " "Worst-case setup slack is -10.830" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815113027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815113027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.830           -6236.195 CLOCK_50  " "  -10.830           -6236.195 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815113027 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713815113027 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.427 " "Worst-case hold slack is 0.427" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815113036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815113036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.427               0.000 CLOCK_50  " "    0.427               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815113036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713815113036 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.439 " "Worst-case recovery slack is -7.439" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815113042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815113042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.439              -7.439 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick  " "   -7.439              -7.439 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815113042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.305             -10.607 KEY\[3\]  " "   -5.305             -10.607 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815113042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.075              -5.075 KEY\[2\]  " "   -5.075              -5.075 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815113042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.012              -5.012 KEY\[1\]  " "   -5.012              -5.012 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815113042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.858              -4.858 KEY\[0\]  " "   -4.858              -4.858 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815113042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.501             -32.369 CLOCK_50  " "   -1.501             -32.369 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815113042 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713815113042 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.949 " "Worst-case removal slack is 0.949" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815113047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815113047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.949               0.000 CLOCK_50  " "    0.949               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815113047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.117               0.000 KEY\[0\]  " "    1.117               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815113047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.196               0.000 KEY\[1\]  " "    1.196               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815113047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.288               0.000 KEY\[2\]  " "    1.288               0.000 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815113047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.487               0.000 KEY\[3\]  " "    1.487               0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815113047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.931               0.000 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick  " "    3.931               0.000 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815113047 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713815113047 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.544 " "Worst-case minimum pulse width slack is -0.544" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815113050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815113050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.544            -723.204 CLOCK_50  " "   -0.544            -723.204 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815113050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -1.740 KEY\[3\]  " "   -0.538              -1.740 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815113050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.938 KEY\[1\]  " "   -0.538              -0.938 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815113050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.901 KEY\[2\]  " "   -0.538              -0.901 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815113050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.878 KEY\[0\]  " "   -0.538              -0.878 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815113050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.869 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick  " "   -0.538              -0.869 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815113050 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713815113050 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1713815113064 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1713815113088 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1713815114073 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713815114179 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1713815114199 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713815114199 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.878 " "Worst-case setup slack is -10.878" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815114201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815114201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.878           -6082.895 CLOCK_50  " "  -10.878           -6082.895 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815114201 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713815114201 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.431 " "Worst-case hold slack is 0.431" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815114212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815114212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 CLOCK_50  " "    0.431               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815114212 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713815114212 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.696 " "Worst-case recovery slack is -7.696" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815114219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815114219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.696              -7.696 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick  " "   -7.696              -7.696 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815114219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.481             -10.958 KEY\[3\]  " "   -5.481             -10.958 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815114219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.295              -5.295 KEY\[2\]  " "   -5.295              -5.295 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815114219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.236              -5.236 KEY\[1\]  " "   -5.236              -5.236 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815114219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.002              -5.002 KEY\[0\]  " "   -5.002              -5.002 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815114219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.399             -30.253 CLOCK_50  " "   -1.399             -30.253 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815114219 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713815114219 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.894 " "Worst-case removal slack is 0.894" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815114226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815114226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.894               0.000 CLOCK_50  " "    0.894               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815114226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.252               0.000 KEY\[0\]  " "    1.252               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815114226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.336               0.000 KEY\[1\]  " "    1.336               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815114226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.381               0.000 KEY\[2\]  " "    1.381               0.000 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815114226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.635               0.000 KEY\[3\]  " "    1.635               0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815114226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.092               0.000 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick  " "    4.092               0.000 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815114226 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713815114226 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.578 " "Worst-case minimum pulse width slack is -0.578" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815114228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815114228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.578            -644.072 CLOCK_50  " "   -0.578            -644.072 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815114228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -1.755 KEY\[3\]  " "   -0.538              -1.755 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815114228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.947 KEY\[1\]  " "   -0.538              -0.947 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815114228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.894 KEY\[2\]  " "   -0.538              -0.894 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815114228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.878 KEY\[0\]  " "   -0.538              -0.878 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815114228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.871 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick  " "   -0.538              -0.871 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815114228 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713815114228 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1713815114242 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1713815114363 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1713815115330 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713815115483 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1713815115494 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713815115494 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.381 " "Worst-case setup slack is -5.381" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815115497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815115497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.381           -3061.825 CLOCK_50  " "   -5.381           -3061.825 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815115497 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713815115497 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.185 " "Worst-case hold slack is 0.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815115508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815115508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 CLOCK_50  " "    0.185               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815115508 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713815115508 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.439 " "Worst-case recovery slack is -3.439" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815115515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815115515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.439              -3.439 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick  " "   -3.439              -3.439 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815115515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.272              -4.544 KEY\[3\]  " "   -2.272              -4.544 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815115515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.089              -2.089 KEY\[2\]  " "   -2.089              -2.089 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815115515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.998              -1.998 KEY\[1\]  " "   -1.998              -1.998 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815115515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941              -1.941 KEY\[0\]  " "   -1.941              -1.941 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815115515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.414              -7.037 CLOCK_50  " "   -0.414              -7.037 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815115515 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713815115515 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.011 " "Worst-case removal slack is 0.011" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815115527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815115527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.011               0.000 KEY\[0\]  " "    0.011               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815115527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.071               0.000 KEY\[1\]  " "    0.071               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815115527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.216               0.000 KEY\[2\]  " "    0.216               0.000 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815115527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373               0.000 KEY\[3\]  " "    0.373               0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815115527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 CLOCK_50  " "    0.431               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815115527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.674               0.000 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick  " "    1.674               0.000 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815115527 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713815115527 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.657 " "Worst-case minimum pulse width slack is -0.657" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815115530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815115530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.657            -370.861 CLOCK_50  " "   -0.657            -370.861 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815115530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.437              -1.407 KEY\[0\]  " "   -0.437              -1.407 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815115530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.425              -1.298 KEY\[2\]  " "   -0.425              -1.298 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815115530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.421              -1.423 KEY\[1\]  " "   -0.421              -1.423 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815115530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.401              -1.654 KEY\[3\]  " "   -0.401              -1.654 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815115530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.051              -0.051 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick  " "   -0.051              -0.051 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815115530 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713815115530 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1713815115546 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713815115756 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1713815115764 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713815115764 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.764 " "Worst-case setup slack is -4.764" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815115768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815115768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.764           -2665.843 CLOCK_50  " "   -4.764           -2665.843 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815115768 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713815115768 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.129 " "Worst-case hold slack is 0.129" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815115781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815115781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.129               0.000 CLOCK_50  " "    0.129               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815115781 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713815115781 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.222 " "Worst-case recovery slack is -3.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815115791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815115791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.222              -3.222 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick  " "   -3.222              -3.222 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815115791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.005              -4.010 KEY\[3\]  " "   -2.005              -4.010 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815115791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.858              -1.858 KEY\[2\]  " "   -1.858              -1.858 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815115791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.764              -1.764 KEY\[1\]  " "   -1.764              -1.764 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815115791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.693              -1.693 KEY\[0\]  " "   -1.693              -1.693 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815115791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.294              -4.652 CLOCK_50  " "   -0.294              -4.652 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815115791 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713815115791 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.011 " "Worst-case removal slack is 0.011" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815115799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815115799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.011               0.000 KEY\[0\]  " "    0.011               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815115799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.024               0.000 KEY\[1\]  " "    0.024               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815115799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 KEY\[2\]  " "    0.182               0.000 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815115799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.326               0.000 KEY\[3\]  " "    0.326               0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815115799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.389               0.000 CLOCK_50  " "    0.389               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815115799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.646               0.000 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick  " "    1.646               0.000 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815115799 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713815115799 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.696 " "Worst-case minimum pulse width slack is -0.696" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815115802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815115802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.696            -443.574 CLOCK_50  " "   -0.696            -443.574 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815115802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.482              -1.527 KEY\[2\]  " "   -0.482              -1.527 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815115802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.480              -1.623 KEY\[1\]  " "   -0.480              -1.623 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815115802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.476              -1.562 KEY\[0\]  " "   -0.476              -1.562 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815115802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.468              -2.056 KEY\[3\]  " "   -0.468              -2.056 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815115802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.029              -0.029 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick  " "   -0.029              -0.029 divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713815115802 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713815115802 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1713815118488 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1713815118510 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5205 " "Peak virtual memory: 5205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713815118606 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 22 16:45:18 2024 " "Processing ended: Mon Apr 22 16:45:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713815118606 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713815118606 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713815118606 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1713815118606 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 37 s " "Quartus Prime Full Compilation was successful. 0 errors, 37 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1713815119502 ""}
