{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570673965752 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570673965768 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 09 20:19:25 2019 " "Processing started: Wed Oct 09 20:19:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570673965768 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570673965768 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off oled_i2c -c oled_i2c " "Command: quartus_map --read_settings_files=on --write_settings_files=off oled_i2c -c oled_i2c" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570673965768 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570673967072 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570673967072 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "I2C.v(30) " "Verilog HDL information at I2C.v(30): always construct contains both blocking and non-blocking assignments" {  } { { "../I2C/I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 30 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1570673983129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/i2c/i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/i2c/i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C " "Found entity 1: I2C" {  } { { "../I2C/I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570673983129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570673983129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/i2c/bidirec.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/i2c/bidirec.v" { { "Info" "ISGN_ENTITY_NAME" "1 bidirec " "Found entity 1: bidirec" {  } { { "../I2C/bidirec.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/bidirec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570673983145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570673983145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oled_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file oled_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 oled_i2c " "Found entity 1: oled_i2c" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570673983148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570673983148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/divider.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "output_files/divider.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/output_files/divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570673983158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570673983158 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "oled_i2c " "Elaborating entity \"oled_i2c\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570673983227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider divider:div " "Elaborating entity \"divider\" for hierarchy \"divider:div\"" {  } { { "oled_i2c.v" "div" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570673983237 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 divider.v(19) " "Verilog HDL assignment warning at divider.v(19): truncated value with size 32 to match size of target (26)" {  } { { "output_files/divider.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/output_files/divider.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570673983237 "|oled_i2c|divider:div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C I2C:U1 " "Elaborating entity \"I2C\" for hierarchy \"I2C:U1\"" {  } { { "oled_i2c.v" "U1" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570673983237 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C.v(67) " "Verilog HDL assignment warning at I2C.v(67): truncated value with size 32 to match size of target (6)" {  } { { "../I2C/I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570673983237 "|oled_i2c|I2C:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C.v(99) " "Verilog HDL assignment warning at I2C.v(99): truncated value with size 32 to match size of target (6)" {  } { { "../I2C/I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570673983237 "|oled_i2c|I2C:U1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "I2C.v(30) " "Verilog HDL Case Statement warning at I2C.v(30): incomplete case statement has no default case item" {  } { { "../I2C/I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 30 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1570673983237 "|oled_i2c|I2C:U1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NS I2C.v(30) " "Verilog HDL Always Construct warning at I2C.v(30): inferring latch(es) for variable \"NS\", which holds its previous value in one or more paths through the always construct" {  } { { "../I2C/I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570673983237 "|oled_i2c|I2C:U1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SCL I2C.v(30) " "Verilog HDL Always Construct warning at I2C.v(30): inferring latch(es) for variable \"SCL\", which holds its previous value in one or more paths through the always construct" {  } { { "../I2C/I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570673983237 "|oled_i2c|I2C:U1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "inp I2C.v(30) " "Verilog HDL Always Construct warning at I2C.v(30): inferring latch(es) for variable \"inp\", which holds its previous value in one or more paths through the always construct" {  } { { "../I2C/I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570673983237 "|oled_i2c|I2C:U1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "counter I2C.v(30) " "Verilog HDL Always Construct warning at I2C.v(30): inferring latch(es) for variable \"counter\", which holds its previous value in one or more paths through the always construct" {  } { { "../I2C/I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570673983237 "|oled_i2c|I2C:U1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "direction I2C.v(30) " "Verilog HDL Always Construct warning at I2C.v(30): inferring latch(es) for variable \"direction\", which holds its previous value in one or more paths through the always construct" {  } { { "../I2C/I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570673983237 "|oled_i2c|I2C:U1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addrw I2C.v(30) " "Verilog HDL Always Construct warning at I2C.v(30): inferring latch(es) for variable \"addrw\", which holds its previous value in one or more paths through the always construct" {  } { { "../I2C/I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570673983237 "|oled_i2c|I2C:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrw\[0\] I2C.v(30) " "Inferred latch for \"addrw\[0\]\" at I2C.v(30)" {  } { { "../I2C/I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570673983237 "|oled_i2c|I2C:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrw\[1\] I2C.v(30) " "Inferred latch for \"addrw\[1\]\" at I2C.v(30)" {  } { { "../I2C/I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570673983237 "|oled_i2c|I2C:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrw\[2\] I2C.v(30) " "Inferred latch for \"addrw\[2\]\" at I2C.v(30)" {  } { { "../I2C/I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570673983237 "|oled_i2c|I2C:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrw\[3\] I2C.v(30) " "Inferred latch for \"addrw\[3\]\" at I2C.v(30)" {  } { { "../I2C/I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570673983237 "|oled_i2c|I2C:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrw\[4\] I2C.v(30) " "Inferred latch for \"addrw\[4\]\" at I2C.v(30)" {  } { { "../I2C/I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570673983237 "|oled_i2c|I2C:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrw\[5\] I2C.v(30) " "Inferred latch for \"addrw\[5\]\" at I2C.v(30)" {  } { { "../I2C/I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570673983237 "|oled_i2c|I2C:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrw\[6\] I2C.v(30) " "Inferred latch for \"addrw\[6\]\" at I2C.v(30)" {  } { { "../I2C/I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570673983237 "|oled_i2c|I2C:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrw\[7\] I2C.v(30) " "Inferred latch for \"addrw\[7\]\" at I2C.v(30)" {  } { { "../I2C/I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570673983237 "|oled_i2c|I2C:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direction I2C.v(30) " "Inferred latch for \"direction\" at I2C.v(30)" {  } { { "../I2C/I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570673983237 "|oled_i2c|I2C:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[0\] I2C.v(30) " "Inferred latch for \"counter\[0\]\" at I2C.v(30)" {  } { { "../I2C/I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570673983237 "|oled_i2c|I2C:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[1\] I2C.v(30) " "Inferred latch for \"counter\[1\]\" at I2C.v(30)" {  } { { "../I2C/I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570673983237 "|oled_i2c|I2C:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[2\] I2C.v(30) " "Inferred latch for \"counter\[2\]\" at I2C.v(30)" {  } { { "../I2C/I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570673983237 "|oled_i2c|I2C:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[3\] I2C.v(30) " "Inferred latch for \"counter\[3\]\" at I2C.v(30)" {  } { { "../I2C/I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570673983237 "|oled_i2c|I2C:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[4\] I2C.v(30) " "Inferred latch for \"counter\[4\]\" at I2C.v(30)" {  } { { "../I2C/I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570673983237 "|oled_i2c|I2C:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[5\] I2C.v(30) " "Inferred latch for \"counter\[5\]\" at I2C.v(30)" {  } { { "../I2C/I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570673983237 "|oled_i2c|I2C:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inp I2C.v(30) " "Inferred latch for \"inp\" at I2C.v(30)" {  } { { "../I2C/I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570673983237 "|oled_i2c|I2C:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SCL I2C.v(30) " "Inferred latch for \"SCL\" at I2C.v(30)" {  } { { "../I2C/I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570673983237 "|oled_i2c|I2C:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[0\] I2C.v(30) " "Inferred latch for \"NS\[0\]\" at I2C.v(30)" {  } { { "../I2C/I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570673983237 "|oled_i2c|I2C:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[1\] I2C.v(30) " "Inferred latch for \"NS\[1\]\" at I2C.v(30)" {  } { { "../I2C/I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570673983237 "|oled_i2c|I2C:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[2\] I2C.v(30) " "Inferred latch for \"NS\[2\]\" at I2C.v(30)" {  } { { "../I2C/I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570673983237 "|oled_i2c|I2C:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[3\] I2C.v(30) " "Inferred latch for \"NS\[3\]\" at I2C.v(30)" {  } { { "../I2C/I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570673983237 "|oled_i2c|I2C:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[4\] I2C.v(30) " "Inferred latch for \"NS\[4\]\" at I2C.v(30)" {  } { { "../I2C/I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570673983237 "|oled_i2c|I2C:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[5\] I2C.v(30) " "Inferred latch for \"NS\[5\]\" at I2C.v(30)" {  } { { "../I2C/I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570673983237 "|oled_i2c|I2C:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bidirec I2C:U1\|bidirec:b1 " "Elaborating entity \"bidirec\" for hierarchy \"I2C:U1\|bidirec:b1\"" {  } { { "../I2C/I2C.v" "b1" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570673983247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C:U1\|SCL " "Latch I2C:U1\|SCL has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C:U1\|CS\[0\] " "Ports D and ENA on the latch are fed by the same signal I2C:U1\|CS\[0\]" {  } { { "../I2C/I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 121 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570673984020 ""}  } { { "../I2C/I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570673984020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C:U1\|NS\[0\] " "Latch I2C:U1\|NS\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C:U1\|CS\[1\] " "Ports D and ENA on the latch are fed by the same signal I2C:U1\|CS\[1\]" {  } { { "../I2C/I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 121 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570673984020 ""}  } { { "../I2C/I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570673984020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C:U1\|NS\[1\] " "Latch I2C:U1\|NS\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C:U1\|CS\[3\] " "Ports D and ENA on the latch are fed by the same signal I2C:U1\|CS\[3\]" {  } { { "../I2C/I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 121 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570673984020 ""}  } { { "../I2C/I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570673984020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C:U1\|NS\[2\] " "Latch I2C:U1\|NS\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C:U1\|CS\[1\] " "Ports D and ENA on the latch are fed by the same signal I2C:U1\|CS\[1\]" {  } { { "../I2C/I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 121 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570673984020 ""}  } { { "../I2C/I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570673984020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C:U1\|NS\[3\] " "Latch I2C:U1\|NS\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C:U1\|CS\[2\] " "Ports D and ENA on the latch are fed by the same signal I2C:U1\|CS\[2\]" {  } { { "../I2C/I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 121 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570673984020 ""}  } { { "../I2C/I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570673984020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C:U1\|counter\[5\] " "Latch I2C:U1\|counter\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C:U1\|CS\[2\] " "Ports D and ENA on the latch are fed by the same signal I2C:U1\|CS\[2\]" {  } { { "../I2C/I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 121 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570673984020 ""}  } { { "../I2C/I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570673984020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C:U1\|counter\[4\] " "Latch I2C:U1\|counter\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C:U1\|CS\[2\] " "Ports D and ENA on the latch are fed by the same signal I2C:U1\|CS\[2\]" {  } { { "../I2C/I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 121 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570673984020 ""}  } { { "../I2C/I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570673984020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C:U1\|counter\[3\] " "Latch I2C:U1\|counter\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C:U1\|CS\[2\] " "Ports D and ENA on the latch are fed by the same signal I2C:U1\|CS\[2\]" {  } { { "../I2C/I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 121 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570673984020 ""}  } { { "../I2C/I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570673984020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C:U1\|counter\[2\] " "Latch I2C:U1\|counter\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C:U1\|CS\[2\] " "Ports D and ENA on the latch are fed by the same signal I2C:U1\|CS\[2\]" {  } { { "../I2C/I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 121 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570673984020 ""}  } { { "../I2C/I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570673984020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C:U1\|counter\[1\] " "Latch I2C:U1\|counter\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C:U1\|CS\[2\] " "Ports D and ENA on the latch are fed by the same signal I2C:U1\|CS\[2\]" {  } { { "../I2C/I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 121 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570673984020 ""}  } { { "../I2C/I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570673984020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C:U1\|counter\[0\] " "Latch I2C:U1\|counter\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C:U1\|CS\[2\] " "Ports D and ENA on the latch are fed by the same signal I2C:U1\|CS\[2\]" {  } { { "../I2C/I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 121 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570673984020 ""}  } { { "../I2C/I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570673984020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C:U1\|direction " "Latch I2C:U1\|direction has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C:U1\|CS\[2\] " "Ports D and ENA on the latch are fed by the same signal I2C:U1\|CS\[2\]" {  } { { "../I2C/I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 121 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570673984020 ""}  } { { "../I2C/I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570673984020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C:U1\|inp " "Latch I2C:U1\|inp has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C:U1\|CS\[0\] " "Ports D and ENA on the latch are fed by the same signal I2C:U1\|CS\[0\]" {  } { { "../I2C/I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 121 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570673984020 ""}  } { { "../I2C/I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570673984020 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "CS\[4\] GND " "Pin \"CS\[4\]\" is stuck at GND" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570673984050 "|oled_i2c|CS[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CS\[5\] GND " "Pin \"CS\[5\]\" is stuck at GND" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570673984050 "|oled_i2c|CS[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1570673984050 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1570673984180 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/oled_i2c/output_files/oled_i2c.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/oled_i2c/output_files/oled_i2c.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570673984517 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1570673984686 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570673984686 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "91 " "Implemented 91 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1570673984766 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1570673984766 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1570673984766 ""} { "Info" "ICUT_CUT_TM_LCELLS" "74 " "Implemented 74 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1570673984766 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1570673984766 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4827 " "Peak virtual memory: 4827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570673984866 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 09 20:19:44 2019 " "Processing ended: Wed Oct 09 20:19:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570673984866 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570673984866 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570673984866 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570673984866 ""}
