<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags="INTERNAL_COMPONENT=true"
   categories="" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element $${FILENAME}
   {
   }
   element master_0
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="5CGXFC3B6F23C6" />
 <parameter name="deviceFamily" value="Cyclone V" />
 <parameter name="deviceSpeedGrade" value="6_H6" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="true" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface name="clk" internal="master_0.clk" type="clock" dir="end">
  <port name="clk_clk" internal="clk_clk" />
 </interface>
 <interface name="clk_reset" internal="master_0.clk_reset" type="reset" dir="end">
  <port name="clk_reset_reset" internal="clk_reset_reset" />
 </interface>
 <interface name="master" internal="master_0.master" type="avalon" dir="start">
  <port name="master_address" internal="master_address" />
  <port name="master_readdata" internal="master_readdata" />
  <port name="master_read" internal="master_read" />
  <port name="master_write" internal="master_write" />
  <port name="master_writedata" internal="master_writedata" />
  <port name="master_waitrequest" internal="master_waitrequest" />
  <port name="master_readdatavalid" internal="master_readdatavalid" />
  <port name="master_byteenable" internal="master_byteenable" />
 </interface>
 <interface
   name="master_reset"
   internal="master_0.master_reset"
   type="reset"
   dir="start">
  <port name="master_reset_reset" internal="master_reset_reset" />
 </interface>
 <module
   name="master_0"
   kind="altera_jtag_avalon_master"
   version="15.0"
   enabled="1"
   autoexport="1">
  <parameter name="AUTO_DEVICE" value="5CGXFC3B6F23C6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6_H6" />
  <parameter name="COMPONENT_CLOCK" value="0" />
  <parameter name="FAST_VER" value="0" />
  <parameter name="FIFO_DEPTHS" value="2" />
  <parameter name="PLI_PORT" value="50000" />
  <parameter name="USE_PLI" value="0" />
 </module>
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.enableEccProtection" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
