<?xml version="1.0"?>
<device_data lib="dnx_data" device="jr2_b0"  module="field">

    <includes>
        <include>bcm_int/dnx/field/field_map.h</include>
    </includes>
    
    <sub_module name="efes" doc="EFES data">
        <defines>
            <!--
                This value represents the maximum number of key_selects that can access a single field IO.
                Determined by the biggest field_io, a double key direct extraction (that is 320 bits).                
            -->
            <define name="max_nof_key_selects_per_field_io" value="11"></define>
        </defines>
        <tables>
            <table name="key_select_properties">
                <key name="stage" size="DNX_FIELD_STAGE_NOF"></key>
                <key name="field_io" size="DBAL_NOF_ENUM_FIELD_IO_VALUES"></key>
                <value name="key_select" default="-1"/>
                <value name="num_bits" default="0"></value>
                <value name="lsb" default="0"></value>
                <value name="num_bits_not_on_key" default="0"></value>
                <entries>
                    <!--
                        Each entry in this table represents a field IO (for example, the result of the second TCAM lookup in the stage,
                        or of th first key that can be used be direct extraction.
                        For each field IO, we have arrays, with each index relevant for a single key select that can access the field IO.
                        For each key select, we provide 3 parameters: 
                            num_bits: The number of bits of the field IO that the key select can read.
                            lsb: The first bit on the field IO read by the key_select.
                            num_bits_not_on_key: The number of bits on the LSB of the key select before the first bit on the field_io.
                                                 Note that bits on the MSB of the key select not on the field io are not counted here.
                        For example, let's take DBAL_ENUM_FVAL_FIELD_IO_LEXEM. It is composed of 60 bits (we do not count zero padding)
                        and can be Accessed by 3 key selects:
                        
                             <______________________IELD_IO_LEXEM______________________________> 
           <________KEY_SELECT_LEXEM_27_0_4_B0_TCAM_7_63_32________> 
                        <_______KEY_SELECT_LEXEM_59_0_4_B0_____________________________________>
                                                                    <__________KEY_SELECT_SEXEM_27_0_4_B0_LEXEM_59_28________>                             
                        KEY_SELECT_LEXEM_27_0_4_B0_TCAM_7_63_32 includes 32 bits from an earlier field_io, 4 bits of zero padding and then 
                        28 bits from the beginning of the field_io. So num_bits=28, lsb=0 and num_bits_not_on_key=32+4=36.
                        KEY_SELECT_LEXEM_59_0_4_B0 includes 4 bytes of zero padding,and then the entire field io, so
                        num_bits=60 lsb=0 num_bits_not_on_key=4.
                        KEY_SELECT_SEXEM_27_0_4_B0_LEXEM_59_28 includes 32 bits from the field_io starting from bit 28, plus 4 bits zero padding,
                        plus 28 bits from the next field_io. So num_bits=32 lsb=28 and num_bits_not_on_key=0
                        Note that the names of the key selects indicate what they contain, from MSB to LSB.
                        Also note that each key select contains 64 bits, and is another 32 bits displacement from the last key select.
                    -->
                    <!-- Entries for iPMF1/2  -->
                    <entry stage="DNX_FIELD_STAGE_IPMF2" field_io="DBAL_ENUM_FVAL_FIELD_IO_INTERNAL_TCAM_0" 
                        key_select="DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_TCAM_0_63_0, 
                                    DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_TCAM_1_31_0_TCAM_0_63_32"
                        num_bits="64, 32" lsb= "0, 32" num_bits_not_on_key="0, 0"></entry>
                    <entry stage="DNX_FIELD_STAGE_IPMF2" field_io="DBAL_ENUM_FVAL_FIELD_IO_INTERNAL_TCAM_1" 
                        key_select="DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_TCAM_1_63_0, 
                                    DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_TCAM_2_31_0_TCAM_1_63_32,
                                    DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_TCAM_1_31_0_TCAM_0_63_32"
                        num_bits="64, 32, 32" lsb= "0, 32, 0" num_bits_not_on_key="0, 0, 32"></entry>
                    <entry stage="DNX_FIELD_STAGE_IPMF2" field_io="DBAL_ENUM_FVAL_FIELD_IO_INTERNAL_TCAM_2" 
                        key_select="DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_TCAM_2_63_0, 
                                    DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_TCAM_3_31_0_TCAM_2_63_32,
                                    DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_TCAM_2_31_0_TCAM_1_63_32"
                        num_bits="64, 32, 32" lsb= "0, 32, 0" num_bits_not_on_key="0, 0, 32"></entry>
                    <entry stage="DNX_FIELD_STAGE_IPMF2" field_io="DBAL_ENUM_FVAL_FIELD_IO_INTERNAL_TCAM_3" 
                        key_select="DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_TCAM_3_63_0, 
                                    DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_TCAM_4_31_0_TCAM_3_63_32,
                                    DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_TCAM_3_31_0_TCAM_2_63_32"
                        num_bits="64, 32, 32" lsb= "0, 32, 0" num_bits_not_on_key="0, 0, 32"></entry>
                    <entry stage="DNX_FIELD_STAGE_IPMF2" field_io="DBAL_ENUM_FVAL_FIELD_IO_INTERNAL_TCAM_4" 
                        key_select="DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_TCAM_4_63_0, 
                                    DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_TCAM_5_31_0_TCAM_4_63_32,
                                    DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_TCAM_4_31_0_TCAM_3_63_32"
                        num_bits="64, 32, 32" lsb= "0, 32, 0" num_bits_not_on_key="0, 0, 32"></entry>
                    <entry stage="DNX_FIELD_STAGE_IPMF2" field_io="DBAL_ENUM_FVAL_FIELD_IO_INTERNAL_TCAM_5" 
                        key_select="DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_TCAM_5_63_0, 
                                    DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_TCAM_6_31_0_TCAM_5_63_32,
                                    DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_TCAM_5_31_0_TCAM_4_63_32"
                        num_bits="64, 32, 32" lsb= "0, 32, 0" num_bits_not_on_key="0, 0, 32"></entry>
                    <entry stage="DNX_FIELD_STAGE_IPMF2" field_io="DBAL_ENUM_FVAL_FIELD_IO_INTERNAL_TCAM_6" 
                        key_select="DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_TCAM_6_63_0, 
                                    DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_TCAM_7_31_0_TCAM_6_63_32,
                                    DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_TCAM_6_31_0_TCAM_5_63_32"
                        num_bits="64, 32, 32" lsb= "0, 32, 0" num_bits_not_on_key="0, 0, 32"></entry>
                    <entry stage="DNX_FIELD_STAGE_IPMF2" field_io="DBAL_ENUM_FVAL_FIELD_IO_INTERNAL_TCAM_7" 
                        key_select="DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_TCAM_7_63_0, 
                                    DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_LEXEM_27_0_4_B0_TCAM_7_63_32,
                                    DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_TCAM_7_31_0_TCAM_6_63_32"
                        num_bits="64, 32, 32" lsb= "0, 32, 0" num_bits_not_on_key="0, 0, 32"></entry>
                        
                    <entry stage="DNX_FIELD_STAGE_IPMF2" field_io="DBAL_ENUM_FVAL_FIELD_IO_INTERNAL_TCAM_0_1" 
                        key_select="DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_TCAM_0_63_0, 
                                    DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_TCAM_1_31_0_TCAM_0_63_32, 
                                    DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_TCAM_1_63_0,
                                    DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_TCAM_2_31_0_TCAM_1_63_32"
                        num_bits="64, 64, 64, 32" lsb= "0, 32, 64, 96" num_bits_not_on_key="0, 0, 0, 0"></entry>
                    <entry stage="DNX_FIELD_STAGE_IPMF2" field_io="DBAL_ENUM_FVAL_FIELD_IO_INTERNAL_TCAM_1_2" 
                        key_select="DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_TCAM_1_63_0, 
                                    DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_TCAM_2_31_0_TCAM_1_63_32,
                                    DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_TCAM_2_63_0,
                                    DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_TCAM_3_31_0_TCAM_2_63_32,
                                    DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_TCAM_1_31_0_TCAM_0_63_32"
                        num_bits="64, 64, 64, 32, 32" lsb= "0, 32, 64, 96, 0" num_bits_not_on_key="0, 0, 0, 0, 32"></entry>
                    <entry stage="DNX_FIELD_STAGE_IPMF2" field_io="DBAL_ENUM_FVAL_FIELD_IO_INTERNAL_TCAM_2_3" 
                        key_select="DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_TCAM_2_63_0, 
                                    DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_TCAM_3_31_0_TCAM_2_63_32,
                                    DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_TCAM_3_63_0,
                                    DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_TCAM_4_31_0_TCAM_3_63_32,
                                    DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_TCAM_2_31_0_TCAM_1_63_32"
                        num_bits="64, 64, 64, 32, 32" lsb= "0, 32, 64, 96, 0" num_bits_not_on_key="0, 0, 0, 0, 32"></entry>
                    <entry stage="DNX_FIELD_STAGE_IPMF2" field_io="DBAL_ENUM_FVAL_FIELD_IO_INTERNAL_TCAM_4_5" 
                        key_select="DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_TCAM_4_63_0, 
                                    DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_TCAM_5_31_0_TCAM_4_63_32,
                                    DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_TCAM_5_63_0,
                                    DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_TCAM_6_31_0_TCAM_5_63_32,
                                    DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_TCAM_4_31_0_TCAM_3_63_32"
                        num_bits="64, 64, 64, 32, 32" lsb= "0, 32, 64, 96, 0" num_bits_not_on_key="0, 0, 0, 0, 32"></entry>
                    <entry stage="DNX_FIELD_STAGE_IPMF2" field_io="DBAL_ENUM_FVAL_FIELD_IO_INTERNAL_TCAM_5_6" 
                        key_select="DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_TCAM_5_63_0, 
                                    DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_TCAM_6_31_0_TCAM_5_63_32,
                                    DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_TCAM_6_63_0,
                                    DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_TCAM_7_31_0_TCAM_6_63_32,
                                    DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_TCAM_5_31_0_TCAM_4_63_32"
                        num_bits="64, 64, 64, 32, 32" lsb= "0, 32, 64, 96, 0" num_bits_not_on_key="0, 0, 0, 0, 32"></entry>
                    <entry stage="DNX_FIELD_STAGE_IPMF2" field_io="DBAL_ENUM_FVAL_FIELD_IO_INTERNAL_TCAM_6_7" 
                        key_select="DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_TCAM_6_63_0, 
                                    DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_TCAM_7_31_0_TCAM_6_63_32,
                                    DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_TCAM_7_63_0,
                                    DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_LEXEM_27_0_4_B0_TCAM_7_63_32,
                                    DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_TCAM_6_31_0_TCAM_5_63_32"
                        num_bits="64, 64, 64, 32, 32" lsb= "0, 32, 64, 96, 0" num_bits_not_on_key="0, 0, 0, 0, 32"></entry>
                    
                    <entry stage="DNX_FIELD_STAGE_IPMF2" field_io="DBAL_ENUM_FVAL_FIELD_IO_LEXEM" 
                        key_select="DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_LEXEM_27_0_4_B0_TCAM_7_63_32, 
                                    DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_LEXEM_59_0_4_B0, 
                                    DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_SEXEM_27_0_4_B0_LEXEM_59_28"
                        num_bits="28, 60, 32" lsb= "0, 0, 28" num_bits_not_on_key="36, 4, 0"></entry>
                    <entry stage="DNX_FIELD_STAGE_IPMF2" field_io="DBAL_ENUM_FVAL_FIELD_IO_SEXEM" 
                        key_select="DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_SEXEM_27_0_4_B0_LEXEM_59_28, 
                                    DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_SEXEM_59_0_4_B0, 
                                    DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_KEY_I_31_0_SEXEM_59_28"
                        num_bits="28, 60, 32" lsb= "0, 0, 28" num_bits_not_on_key="36, 4, 0"></entry>
                        
                    <entry stage="DNX_FIELD_STAGE_IPMF2" field_io="DBAL_ENUM_FVAL_FIELD_IO_DIRECT_0" 
                        key_select="DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_DIRECT_0_23_0_8_B0_KEY_J_159_128, 
                                    DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_DIRECT_0_55_0_8_B0, 
                                    DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_DIRECT_0_87_24,
                                    DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_DIRECT_0_119_56,
                                    DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_DIRECT_1_23_0_8_B0_DIRECT_0_119_88"
                        num_bits="24, 56, 64, 64, 32" lsb= "0, 0, 24, 56, 88" num_bits_not_on_key="40, 8, 0, 0, 0"></entry>
                    <entry stage="DNX_FIELD_STAGE_IPMF2" field_io="DBAL_ENUM_FVAL_FIELD_IO_DIRECT_1" 
                        key_select="DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_DIRECT_1_23_0_8_B0_DIRECT_0_119_88, 
                                    DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_DIRECT_1_55_0_8_B0, 
                                    DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_DIRECT_1_87_24,
                                    DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_DIRECT_1_119_56,
                                    DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_DIRECT_1_119_88"
                        num_bits="24, 56, 64, 64, 32" lsb= "0, 0, 24, 56, 88" num_bits_not_on_key="40, 8, 0, 0, 0"></entry>
                        
                    <entry stage="DNX_FIELD_STAGE_IPMF2" field_io="DBAL_ENUM_FVAL_FIELD_IO_DIR_EXT_KEY_0" 
                        key_select="DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_KEY_I_31_0_SEXEM_59_28, 
                                    DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_KEY_I_63_0, 
                                    DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_KEY_I_95_32,
                                    DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_KEY_I_127_64,
                                    DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_KEY_I_159_96,
                                    DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_KEY_J_31_0_KEY_I_159_128"
                        num_bits="32, 64, 64, 64, 64, 32" lsb= "0, 0, 32, 64, 96, 128" num_bits_not_on_key="32, 0, 0, 0, 0, 0"></entry>
                    <entry stage="DNX_FIELD_STAGE_IPMF2" field_io="DBAL_ENUM_FVAL_FIELD_IO_DIR_EXT_KEY_1" 
                        key_select="DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_KEY_J_31_0_KEY_I_159_128, 
                                    DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_KEY_J_63_0, 
                                    DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_KEY_J_95_32,
                                    DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_KEY_J_127_64,
                                    DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_KEY_J_159_96,
                                    DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_DIRECT_0_23_0_8_B0_KEY_J_159_128"
                        num_bits="32, 64, 64, 64, 64, 32" lsb= "0, 0, 32, 64, 96, 128" num_bits_not_on_key="32, 0, 0, 0, 0, 0"></entry>
                        
                    <entry stage="DNX_FIELD_STAGE_IPMF2" field_io="DBAL_ENUM_FVAL_FIELD_IO_DIR_EXT_KEY_0_1" 
                        key_select="DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_KEY_I_31_0_SEXEM_59_28, 
                                    DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_KEY_I_63_0, 
                                    DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_KEY_I_95_32,
                                    DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_KEY_I_127_64,
                                    DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_KEY_I_159_96,
                                    DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_KEY_J_31_0_KEY_I_159_128,
                                    DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_KEY_J_63_0,
                                    DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_KEY_J_95_32,
                                    DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_KEY_J_127_64,
                                    DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_KEY_J_159_96,
                                    DBAL_ENUM_FVAL_FIELD_PMF_A_FES_KEY_SELECT_DIRECT_0_23_0_8_B0_KEY_J_159_128"
                        num_bits="32, 64, 64, 64, 64, 64, 64, 64, 64, 64, 32" lsb= "0, 0, 32, 64, 96, 128, 160, 192, 224, 256, 288" num_bits_not_on_key="32, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0"></entry>
                    
                    <!-- Entries for iPMF3  -->
                    <entry stage="DNX_FIELD_STAGE_IPMF3" field_io="DBAL_ENUM_FVAL_FIELD_IO_INTERNAL_TCAM_0" 
                        key_select="DBAL_ENUM_FVAL_FIELD_PMF_B_FES_KEY_SELECT_TCAM_0_63_0, 
                                    DBAL_ENUM_FVAL_FIELD_PMF_B_FES_KEY_SELECT_TCAM_1_31_0_TCAM_0_63_32"
                        num_bits="64, 32" lsb= "0, 32" num_bits_not_on_key="0, 0"></entry>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" field_io="DBAL_ENUM_FVAL_FIELD_IO_INTERNAL_TCAM_1" 
                        key_select="DBAL_ENUM_FVAL_FIELD_PMF_B_FES_KEY_SELECT_TCAM_1_63_0,
                                    DBAL_ENUM_FVAL_FIELD_PMF_B_FES_KEY_SELECT_SEXEM_27_0_4_B0_TCAM_1_63_32,
                                    DBAL_ENUM_FVAL_FIELD_PMF_B_FES_KEY_SELECT_TCAM_1_31_0_TCAM_0_63_32"
                        num_bits="64, 32, 32" lsb= "0, 32, 0" num_bits_not_on_key="0, 0, 32"></entry>
                        
                    <entry stage="DNX_FIELD_STAGE_IPMF3" field_io="DBAL_ENUM_FVAL_FIELD_IO_INTERNAL_TCAM_0_1" 
                        key_select="DBAL_ENUM_FVAL_FIELD_PMF_B_FES_KEY_SELECT_TCAM_0_63_0, 
                                    DBAL_ENUM_FVAL_FIELD_PMF_B_FES_KEY_SELECT_TCAM_1_31_0_TCAM_0_63_32,
                                    DBAL_ENUM_FVAL_FIELD_PMF_B_FES_KEY_SELECT_TCAM_1_63_0,
                                    DBAL_ENUM_FVAL_FIELD_PMF_B_FES_KEY_SELECT_SEXEM_27_0_4_B0_TCAM_1_63_32"
                        num_bits="64, 64, 64, 32" lsb= "0, 32, 64, 96" num_bits_not_on_key="0, 0, 0, 0"></entry>
                        
                    <entry stage="DNX_FIELD_STAGE_IPMF3" field_io="DBAL_ENUM_FVAL_FIELD_IO_SEXEM" 
                        key_select="DBAL_ENUM_FVAL_FIELD_PMF_B_FES_KEY_SELECT_SEXEM_27_0_4_B0_TCAM_1_63_32, 
                                    DBAL_ENUM_FVAL_FIELD_PMF_B_FES_KEY_SELECT_SEXEM_59_0_4_B0,
                                    DBAL_ENUM_FVAL_FIELD_PMF_B_FES_KEY_SELECT_KEY_A_31_0_SEXEM_59_28"
                        num_bits="28, 60, 32" lsb= "0, 0, 28" num_bits_not_on_key="36, 4, 0"></entry>
                        
                    <entry stage="DNX_FIELD_STAGE_IPMF3" field_io="DBAL_ENUM_FVAL_FIELD_IO_DIRECT_0" 
                        key_select="DBAL_ENUM_FVAL_FIELD_PMF_B_FES_KEY_SELECT_DIRECT_31_0_KEY_B_159_128, 
                                    DBAL_ENUM_FVAL_FIELD_PMF_B_FES_KEY_SELECT_DIRECT_55_0_8_B0,
                                    DBAL_ENUM_FVAL_FIELD_PMF_B_FES_KEY_SELECT_DIRECT_87_24,
                                    DBAL_ENUM_FVAL_FIELD_PMF_B_FES_KEY_SELECT_DIRECT_119_56"
                        num_bits="24, 56, 64, 64" lsb= "0, 0, 24, 56" num_bits_not_on_key="40, 8, 0, 0"></entry>
                        
                    <entry stage="DNX_FIELD_STAGE_IPMF3" field_io="DBAL_ENUM_FVAL_FIELD_IO_DIR_EXT_KEY_0" 
                        key_select="DBAL_ENUM_FVAL_FIELD_PMF_B_FES_KEY_SELECT_KEY_A_31_0_SEXEM_59_28, 
                                    DBAL_ENUM_FVAL_FIELD_PMF_B_FES_KEY_SELECT_KEY_A_63_0,
                                    DBAL_ENUM_FVAL_FIELD_PMF_B_FES_KEY_SELECT_KEY_A_95_32,
                                    DBAL_ENUM_FVAL_FIELD_PMF_B_FES_KEY_SELECT_KEY_A_127_64,
                                    DBAL_ENUM_FVAL_FIELD_PMF_B_FES_KEY_SELECT_KEY_A_159_96,
                                    DBAL_ENUM_FVAL_FIELD_PMF_B_FES_KEY_SELECT_KEY_B_31_0_KEY_A_159_128"
                        num_bits="32, 64, 64, 64, 64, 32" lsb= "0, 0, 32, 64, 96, 128" num_bits_not_on_key="32, 0, 0, 0, 0, 0"></entry>
                        
                    <entry stage="DNX_FIELD_STAGE_IPMF3" field_io="DBAL_ENUM_FVAL_FIELD_IO_DIR_EXT_KEY_1" 
                        key_select="DBAL_ENUM_FVAL_FIELD_PMF_B_FES_KEY_SELECT_KEY_B_31_0_KEY_A_159_128, 
                                    DBAL_ENUM_FVAL_FIELD_PMF_B_FES_KEY_SELECT_KEY_B_63_0,
                                    DBAL_ENUM_FVAL_FIELD_PMF_B_FES_KEY_SELECT_KEY_B_95_32,
                                    DBAL_ENUM_FVAL_FIELD_PMF_B_FES_KEY_SELECT_KEY_B_127_64,
                                    DBAL_ENUM_FVAL_FIELD_PMF_B_FES_KEY_SELECT_KEY_B_159_96,
                                    DBAL_ENUM_FVAL_FIELD_PMF_B_FES_KEY_SELECT_DIRECT_31_0_KEY_B_159_128"
                        num_bits="32, 64, 64, 64, 64, 32" lsb= "0, 0, 32, 64, 96, 128" num_bits_not_on_key="32, 0, 0, 0, 0, 0"></entry>
                        
                    <entry stage="DNX_FIELD_STAGE_IPMF3" field_io="DBAL_ENUM_FVAL_FIELD_IO_DIR_EXT_KEY_0_1" 
                        key_select="DBAL_ENUM_FVAL_FIELD_PMF_B_FES_KEY_SELECT_KEY_A_31_0_SEXEM_59_28, 
                                    DBAL_ENUM_FVAL_FIELD_PMF_B_FES_KEY_SELECT_KEY_A_63_0,
                                    DBAL_ENUM_FVAL_FIELD_PMF_B_FES_KEY_SELECT_KEY_A_95_32,
                                    DBAL_ENUM_FVAL_FIELD_PMF_B_FES_KEY_SELECT_KEY_A_127_64,
                                    DBAL_ENUM_FVAL_FIELD_PMF_B_FES_KEY_SELECT_KEY_A_159_96,
                                    DBAL_ENUM_FVAL_FIELD_PMF_B_FES_KEY_SELECT_KEY_B_31_0_KEY_A_159_128,
                                    DBAL_ENUM_FVAL_FIELD_PMF_B_FES_KEY_SELECT_KEY_B_63_0,
                                    DBAL_ENUM_FVAL_FIELD_PMF_B_FES_KEY_SELECT_KEY_B_95_32,
                                    DBAL_ENUM_FVAL_FIELD_PMF_B_FES_KEY_SELECT_KEY_B_127_64,
                                    DBAL_ENUM_FVAL_FIELD_PMF_B_FES_KEY_SELECT_KEY_B_159_96,
                                    DBAL_ENUM_FVAL_FIELD_PMF_B_FES_KEY_SELECT_DIRECT_31_0_KEY_B_159_128"
                        num_bits="32, 64, 64, 64, 64, 64, 64, 64, 64, 64, 32" lsb= "0, 0, 32, 64, 96, 128, 160, 192, 224, 256, 288" num_bits_not_on_key="32, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0"></entry>
                        
                    <!-- Entries for ePMF  -->
                    <entry stage="DNX_FIELD_STAGE_EPMF" field_io="DBAL_ENUM_FVAL_FIELD_IO_LEXEM" 
                        key_select="DBAL_ENUM_FVAL_FIELD_E_PMF_FES_KEY_SELECT_LEXEM_4_B0_59_0, 
                                    DBAL_ENUM_FVAL_FIELD_E_PMF_FES_KEY_SELECT_TCAM_0_PAYLOAD_31_0_4_B0_LEXEM_59_32"
                        num_bits="60, 32" 
                        lsb= "0, 28" 
                        num_bits_not_on_key="4, 0"></entry>
                        
                    <entry stage="DNX_FIELD_STAGE_EPMF" field_io="DBAL_ENUM_FVAL_FIELD_IO_INTERNAL_TCAM_0" 
                        key_select="DBAL_ENUM_FVAL_FIELD_E_PMF_FES_KEY_SELECT_TCAM_0_PAYLOAD_63_0,
                                    DBAL_ENUM_FVAL_FIELD_E_PMF_FES_KEY_SELECT_TCAM_1_PAYLOAD_31_0_TCAM_0_PAYLOAD_63_32,
                                    DBAL_ENUM_FVAL_FIELD_E_PMF_FES_KEY_SELECT_TCAM_0_PAYLOAD_31_0_4_B0_LEXEM_59_32"
                        num_bits="64, 32, 32" lsb= "0, 32, 0" num_bits_not_on_key="0, 0, 32"></entry>
                    <entry stage="DNX_FIELD_STAGE_EPMF" field_io="DBAL_ENUM_FVAL_FIELD_IO_INTERNAL_TCAM_1" 
                        key_select="DBAL_ENUM_FVAL_FIELD_E_PMF_FES_KEY_SELECT_TCAM_1_PAYLOAD_63_0,
                                    DBAL_ENUM_FVAL_FIELD_E_PMF_FES_KEY_SELECT_TCAM_1_PAYLOAD_31_0_TCAM_0_PAYLOAD_63_32"
                        num_bits="64, 32" lsb= "0, 0" num_bits_not_on_key="0, 32"></entry>
                        
                    <entry stage="DNX_FIELD_STAGE_EPMF" field_io="DBAL_ENUM_FVAL_FIELD_IO_INTERNAL_TCAM_0_1" 
                        key_select="DBAL_ENUM_FVAL_FIELD_E_PMF_FES_KEY_SELECT_TCAM_0_PAYLOAD_63_0,
                                    DBAL_ENUM_FVAL_FIELD_E_PMF_FES_KEY_SELECT_TCAM_1_PAYLOAD_31_0_TCAM_0_PAYLOAD_63_32,
                                    DBAL_ENUM_FVAL_FIELD_E_PMF_FES_KEY_SELECT_TCAM_1_PAYLOAD_63_0,
                                    DBAL_ENUM_FVAL_FIELD_E_PMF_FES_KEY_SELECT_TCAM_0_PAYLOAD_31_0_4_B0_LEXEM_59_32"
                        num_bits="64, 64, 64, 32" lsb= "0, 32, 64, 0" num_bits_not_on_key="0, 0, 0, 32"></entry>
                        
                    <!-- Entries for ACE  -->
                    <entry stage="DNX_FIELD_STAGE_ACE" field_io="DBAL_ENUM_FVAL_FIELD_IO_ACE" 
                        key_select="0"
                        num_bits="104" lsb= "0" num_bits_not_on_key="0"></entry>
                </entries>
            </table>
        </tables>
    </sub_module>

    <sub_module name="qual">
        <tables>
            <table name="params">
                <key name="stage" size="DNX_FIELD_STAGE_NOF"/>
                <key name="qual" size="256"/>
                <value name="offset" default="-1"/>
                <value name="signal" default="unsupported"/>
                <entries>
                <!-- Entries for IFWD2  -->
                    <!-- FIXME SDK-150529: change the offset by adding first bit used by PMF -->
                    
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_PMF_ETH_RIF_PROFILE"                offset="1734"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_FWD_LAYER_INDEX"                    offset="1408"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_RPF_ROUTE_VALID"                    offset="1411"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_FWD1_PRIORITY_DECODER_FWD_PROFILE"  offset="1412"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_FWD1_PRIORITY_DECODER_FWD_RESULT"   offset="1419"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_FWD1_PRIORITY_DECODER_RPF_PROFILE"  offset="1515"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_FWD1_PRIORITY_DECODER_RPF_RESULT"   offset="1522"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_MP_PROFILE_SEL"                     offset="1618"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_RPF_DEFAULT_ROUTE_FOUND"            offset="1619"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_ACL_CONTEXT"                        offset="1620"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_CONTEXT"                            offset="1626"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_NASID"                              offset="1632"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_ENABLE_PP_INJECT"                   offset="1637"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_EEI"                                offset="1638"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_EGRESS_LEARN_ENABLE"                offset="1662"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_FWD_ACTION_CPU_TRAP_CODE"           offset="1663"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_FWD_ACTION_CPU_TRAP_QUAL"           offset="1672"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_FWD_ACTION_DESTINATION"             offset="1691"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_FWD_ACTION_STRENGTH"                offset="1712"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_FWD_DOMAIN"                         offset="1716"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_VRF_VALUE"                         offset="1716"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_FWD_DOMAIN_PROFILE"                 offset="1734"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_FWD_LAYER_ADDITIONAL_INFO"          offset="1744"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_GENERAL_DATA_0"                     offset="1748"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_GENERAL_DATA_1"                     offset="1876"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_GENERAL_DATA_2"                     offset="1904"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_GENERAL_DATA_3"                     offset="2032"/>
                    <!-- FIXME: SDK-179446 currently assumed that virtual wires allocated only on General data which has start offset of DNX_FIELD_IFWD2_QUAL_GENERAL_DATA_0-->
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_AC_IN_LIF_WIDE_DATA"                offset="1748"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_IEEE1588_COMMAND"                   offset="2258"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_IEEE1588_COMPENSATE_TIME_STAMP"     offset="2260"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_IEEE1588_ENCAPSULATION"             offset="2261"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_IEEE1588_HEADER_OFFSET"             offset="2262"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_IN_LIF_PROFILE_0"                   offset="2270"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_IN_LIF_PROFILE_1"                   offset="2278"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_GLOB_IN_LIF_0"                      offset="2286"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_GLOB_IN_LIF_1"                      offset="2308"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_PP_PORT"                            offset="2330"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_INCOMING_TAG_STRUCTURE"             offset="2338"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_INGRESS_LEARN_ENABLE"               offset="2343"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_LEARN_INFO"                         offset="2344"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_MEM_SOFT_ERR"                       offset="2504"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_NWK_QOS"                            offset="2505"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_OAM_OFFSET"                         offset="2513"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_OAM_STAMP_OFFSET"                   offset="2521"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_OAM_OPCODE"                         offset="2529"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_OAM_YOUR_DISCR"                     offset="2533"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_MY_CFM_MAC"                         offset="2534"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_PACKET_IS_OAM"                      offset="2535"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_PACKET_IS_BFD"                      offset="2536"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_MDL"                                offset="2537"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_VTT_OAM_LIF_0"                      offset="2540"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_VTT_OAM_LIF_0_VALID"                offset="2562"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_VTT_OAM_LIF_1"                      offset="2563"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_VTT_OAM_LIF_1_VALID"                offset="2585"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_VTT_OAM_LIF_2"                      offset="2586"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_VTT_OAM_LIF_2_VALID"                offset="2608"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_VTT_OAM_PCP_0"                      offset="2609"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_VTT_OAM_PCP_1"                      offset="2612"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_VTT_OAM_PCP_2"                      offset="2615"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_GLOB_OUT_LIF_0"                     offset="2618"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_GLOB_OUT_LIF_1"                     offset="2640"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_PRT_QUALIFIER"                      offset="2662"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_PACKET_HEADER_SIZE"                 offset="2665"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_PACKET_IS_APPLET"                   offset="2673"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_PACKET_IS_COMPATIBLE_MC"            offset="2674"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_PACKET_IS_IEEE1588"                 offset="2675"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_DP"                                 offset="2676"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_ECN"                                offset="2678"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_TC"                                 offset="2680"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_PTC"                                offset="2683"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_RPF_DST"                            offset="2691"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_RPF_DST_VALID"                      offset="2712"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_SNOOP_CODE"                         offset="2713"/>,
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_SNOOP_STRENGTH"                     offset="2722"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_MIRROR_CODE"                        offset="2725"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_STATISTICAL_SAMPLING_CODE"          offset="2734"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_SRC_SYS_PORT"                       offset="2743"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_FLP_STATISTICS_ID_0"                offset="2759"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_FLP_STATISTICS_ID_1"                offset="2779"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_FLP_STATISTICS_ID_2"                offset="2799"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_FLP_STATISTICS_ID_3"                offset="2819"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_FLP_STATISTICS_ID_4"                offset="2839"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_FLP_STATISTICS_ID_5"                offset="2859"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_FLP_STATISTICS_ATR_0"               offset="2879"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_FLP_STATISTICS_ATR_1"               offset="2884"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_FLP_STATISTICS_ATR_2"               offset="2889"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_FLP_STATISTICS_ATR_3"               offset="2894"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_FLP_STATISTICS_ATR_4"               offset="2899"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_FLP_STATISTICS_ATR_5"               offset="2904"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_VLAN_EDIT_CMD"                      offset="2909"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_TRACE_PACKET"                       offset="2948"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_IN_TTL"                             offset="2949"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_LIF_OAM_TRAP_PROFILE"               offset="2957"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_VISIBILITY_CLEAR"                   offset="2959"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_VISIBILITY"                         offset="2960"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_RPF_OUT_LIF"                        offset="2961"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_ACTION_PROFILE_SA_DROP_INDEX"       offset="2983"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_ACTION_PROFILE_SA_NOT_FOUND_INDEX"  offset="2985"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_ACTION_PROFILE_DA_NOT_FOUND_INDEX"  offset="2987"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_SAVED_CONTEXT_PROFILE"              offset="2988"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_IPV4_VERSION_ERROR"                 offset="2994"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_IPV4_CHECKSUM_ERROR"                offset="2995"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_IPV4_TOTAL_LENGTH_ERROR"            offset="2996"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_IPV4_OPTIONS_ERROR"                 offset="2997"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_IPV4_SIP_EQUAL_DIP_ERROR"           offset="2998"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_IPV4_DIP_ZERO_ERROR"                offset="2999"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_IPV4_SIP_IS_MC_ERROR"               offset="3000"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_IPV4_HEADER_LENGTH_ERROR"           offset="3001"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_IN_LIF_UNKNOWN_DA_PROFILE"          offset="3002"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_NOF_VALID_LM_LIFS"                  offset="3004"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_IS_IN_LIF_VALID_FOR_LM"             offset="3006"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_FWD1_PRIORITY_DECODER_FWD_STRENGTH" offset="3007"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_FWD1_PRIORITY_DECODER_RPF_STRENGTH" offset="3012"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_FWD1_PRIORITY_DECODER_FWD_FOUND"    offset="3017"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_FWD1_PRIORITY_DECODER_RPF_FOUND"    offset="3018"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_STATISTICS_META_DATA"               offset="3019"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_FWD_STAT_ATTRIBUTE_OBJ_CMD"         offset="3035"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_FWD_STAT_ATTRIBUTE_OBJ"             offset="3040"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_VSI_UNKNOWN_DA_DESTINATION"         offset="3060"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_ECMP_LB_KEY_0"                      offset="3081"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_ECMP_LB_KEY_1"                      offset="3097"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_ECMP_LB_KEY_2"                      offset="3113"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_LAG_LB_KEY"                         offset="3129"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_NWK_LB_KEY"                         offset="3145"/>
                    <entry stage="DNX_FIELD_STAGE_EXTERNAL" qual="DNX_FIELD_IFWD2_QUAL_CONTEXT_CONSTANTS"                  offset="3161"/>
                <!-- Entries for IPMF1 -->
                    <!-- FIXME SDK-150529: change the offset by adding first bit used by PMF -->
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_PMF_ETH_RIF_PROFILE"            offset="2884"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_TM_PORT_PMF_PROFILE"            offset="1866"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_PP_PORT_PMF_GENERAL_DATA"       offset="1907+DATA(field, profile_bits, nof_bits_in_port_profile)"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_PP_PORT_PMF_PROFILE"            offset="1907"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_ALL_ONES"                       offset="3339"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_MEM_SOFT_ERR"                   offset="3338"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_ACL_CONTEXT"                    offset="3332"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_NASID"                          offset="3327"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_FWD_CONTEXT"                    offset="3321"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_RPF_OUT_LIF"                    offset="3299"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_RPF_DEFAULT_ROUTE_FOUND"        offset="3298"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_RPF_ROUTE_VALID"                offset="3297"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_PACKET_IS_APPLET"               offset="3296"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_GENERAL_DATA_2"                 offset="3168"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_GENERAL_DATA_1"                 offset="3040"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_GENERAL_DATA_0"                 offset="2912"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_FWD_DOMAIN"                     offset="2894"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_VRF_VALUE"                      offset="2894"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_FWD_DOMAIN_PROFILE"             offset="2884"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_VLAN_EDIT_PCP_2"                offset="2881"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_VLAN_EDIT_DEI_2"                offset="2880"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_VLAN_EDIT_PCP_DEI_2"            offset="2880"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_VLAN_EDIT_VID_2"                offset="2868"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_VLAN_EDIT_PCP_1"                offset="2865"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_VLAN_EDIT_DEI_1"                offset="2864"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_VLAN_EDIT_PCP_DEI_1"            offset="2864"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_VLAN_EDIT_VID_1"                offset="2852"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_VLAN_EDIT_CMD_INDEX"            offset="2845"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_VLAN_EDIT_CMD"                  offset="2845"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_SRC_SYS_PORT"                   offset="2829"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_SNOOP_CODE"                     offset="2820"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_SNOOP_STRENGTH"                 offset="2817"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_FWD_LAYER_ADDITIONAL_INFO"      offset="2813"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_UNKNOWN_ADDRESS"                offset="2813"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_RPF_DST"                        offset="2792"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_RPF_DST_VALID"                  offset="2791"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_PACKET_IS_IEEE1588"             offset="2790"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_IEEE1588_COMPENSATE_TIME_STAMP" offset="2789"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_IEEE1588_COMMAND"               offset="2787"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_IEEE1588_ENCAPSULATION"         offset="2786"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_IEEE1588_HEADER_OFFSET"         offset="2778"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_PACKET_IS_COMPATIBLE_MC"        offset="2777"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_PRT_QUALIFIER"                  offset="2774"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_PACKET_HEADER_SIZE"             offset="2766"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_OAM_ID"                         offset="2747"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_OAM_UP_MEP"                     offset="2746"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_OAM_SUB_TYPE"                   offset="2742"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_OAM_OFFSET"                     offset="2734"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_OAM_STAMP_OFFSET"               offset="2726"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_MIRROR_CODE"                    offset="2717"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_VISIBILITY"                     offset="2716"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_LEARN_EXPECTED_WON"            offset="2711"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_LEARN_FOUND"                    offset="2710"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_LEARN_MATCH"                    offset="2709"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_LEARN_STATION_MOVE"             offset="2708"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_LEARN_VLAN"                     offset="2691"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_LEARN_VSI"                      offset="2673"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_LEARN_SRC_MAC"                  offset="2625"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_LEARN_DATA"                     offset="2559"/>                                                                                                                                                                                   
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_LEARN_INFO"                     offset="2556"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_INGRESS_LEARN_ENABLE"           offset="2555"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_EGRESS_LEARN_ENABLE"            offset="2554"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_GLOB_IN_LIF_1"                  offset="2532"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_GLOB_IN_LIF_0"                  offset="2510"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_IN_LIF_PROFILE_1"               offset="2502"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_IN_LIF_PROFILE_0"               offset="2494"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_FWD_ACTION_STRENGTH"            offset="2490"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_FWD_ACTION_DESTINATION"         offset="2469"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_FWD_ACTION_CPU_TRAP_CODE"       offset="2460"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_FWD_ACTION_CPU_TRAP_QUAL"       offset="2441"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_EEI"                            offset="2417"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_ELK_LKP_HIT_0"                  offset="2416"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_ELK_LKP_HIT_1"                  offset="2415"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_ELK_LKP_HIT_2"                  offset="2414"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_ELK_LKP_HIT_3"                  offset="2413"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_ELK_LKP_HIT_4"                  offset="2412"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_ELK_LKP_HIT_5"                  offset="2411"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_ELK_LKP_HIT_6"                  offset="2410"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_ELK_LKP_HIT_7"                  offset="2409"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_ELK_LKP_PAYLOAD_ALL_PART_1"     offset="2321"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_ELK_LKP_PAYLOAD_ALL_PART_0"     offset="2161"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_PP_PORT"                        offset="2153"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_CORE_ID"                        offset="2152"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_IN_PORT"                        offset="2152"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_PTC"                            offset="2144"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_LAG_LB_KEY"                     offset="2128"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_NWK_LB_KEY"                     offset="2112"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_ECMP_LB_KEY_2"                  offset="2096"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_ECMP_LB_KEY_1"                  offset="2080"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_ECMP_LB_KEY_0"                  offset="2064"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_GLOB_OUT_LIF_1"                 offset="2042"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_GLOB_OUT_LIF_0"                 offset="2020"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_IN_TTL"                         offset="2012"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_BIER_STR_OFFSET"                offset="2004"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_BIER_STR_SIZE"                  offset="2002"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_PACKET_IS_BIER"                 offset="2001"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_SAVED_CONTEXT_PROFILE"          offset="1995"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_OAM_METER_DISABLE"              offset="1994"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_INCOMING_TAG_STRUCTURE"         offset="1989"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_TC"                             offset="1986"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_DP"                             offset="1984"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_ECN"                            offset="1982"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_NWK_QOS"                        offset="1974"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_TRACE_PACKET"                   offset="1973"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_PACKET_HEADER_SIZE_RANGE"       offset="1971"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_IN_PORT_KEY_GEN_VAR"            offset="1907"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_IN_PORT_MAPPED_PP_PORT"         offset="1898"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_PTC_KEY_GEN_VAR"                offset="1866"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_VID_VALID"                      offset="1865"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_L4OPS"                          offset="1841"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_STATISTICS_OBJECT10"            offset="1838"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_CPU_TRAP_CODE_PROFILE"          offset="1837"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_TM_FLOW_ID"                     offset="1817"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_EXT_STATISTICS_ID_3"            offset="1797"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_EXT_STATISTICS_ID_2"            offset="1777"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_EXT_STATISTICS_ID_1"            offset="1757"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_EXT_STATISTICS_ID_0"            offset="1737"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_STATISTICS_ID_9"                offset="1717"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_STATISTICS_ID_8"                offset="1697"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_STATISTICS_ID_7"                offset="1677"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_STATISTICS_ID_6"                offset="1657"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_STATISTICS_ID_5"                offset="1637"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_STATISTICS_ID_4"                offset="1617"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_STATISTICS_ID_3"                offset="1597"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_STATISTICS_ID_2"                offset="1577"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_STATISTICS_ID_1"                offset="1557"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_STATISTICS_ID_0"                offset="1537"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_TM_FLOW_ATR"                    offset="1532"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_EXT_STATISTICS_ATR_3"           offset="1527"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_EXT_STATISTICS_ATR_2"           offset="1522"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_EXT_STATISTICS_ATR_1"           offset="1517"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_EXT_STATISTICS_ATR_0"           offset="1512"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_STATISTICS_ATR_9"               offset="1507"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_STATISTICS_ATR_8"               offset="1502"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_STATISTICS_ATR_7"               offset="1497"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_STATISTICS_ATR_6"               offset="1492"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_STATISTICS_ATR_5"               offset="1487"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_STATISTICS_ATR_4"               offset="1482"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_STATISTICS_ATR_3"               offset="1477"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_STATISTICS_ATR_2"               offset="1472"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_STATISTICS_ATR_1"               offset="1467"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_STATISTICS_ATR_0"               offset="1462"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_STATISTICS_META_DATA"           offset="1446"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_CONTEXT_KEY_GEN_VAR"            offset="1414"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_EGRESS_PARSING_INDEX"           offset="1411"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_FWD_LAYER_INDEX"                offset="1408"/>
                    <!-- FIXME: SDK-179446 currently assumed that virtual wires allocated only on General data which has start offset of DNX_FIELD_IPMF1_QUAL_GENERAL_DATA_0-->
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_AC_IN_LIF_WIDE_DATA"            offset="2912"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF1" qual="DNX_FIELD_IPMF1_QUAL_NATIVE_AC_IN_LIF_WIDE_DATA"     offset="2912"/>
                <!-- Entries for IPMF2 -->
                    <entry stage="DNX_FIELD_STAGE_IPMF2" qual="DNX_FIELD_IPMF2_QUAL_PMF1_TCAM_ACTION_0"             offset="1320"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF2" qual="DNX_FIELD_IPMF2_QUAL_PMF1_TCAM_ACTION_1"             offset="1256"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF2" qual="DNX_FIELD_IPMF2_QUAL_PMF1_TCAM_ACTION_2"             offset="1192"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF2" qual="DNX_FIELD_IPMF2_QUAL_PMF1_TCAM_ACTION_3"             offset="1128"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF2" qual="DNX_FIELD_IPMF2_QUAL_PMF1_EXEM_ACTION"               offset="1068"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF2" qual="DNX_FIELD_IPMF2_QUAL_PMF1_DIRECT_ACTION"             offset="944"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF2" qual="DNX_FIELD_IPMF2_QUAL_STATE_DATA"                     offset="935"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF2" qual="DNX_FIELD_IPMF2_QUAL_STATE_ADDRESS"                  offset="925"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF2" qual="DNX_FIELD_IPMF2_QUAL_KEY_F_INITIAL"                  offset="765"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF2" qual="DNX_FIELD_IPMF2_QUAL_KEY_G_INITIAL"                  offset="605"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF2" qual="DNX_FIELD_IPMF2_QUAL_KEY_H_INITIAL"                  offset="445"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF2" qual="DNX_FIELD_IPMF2_QUAL_KEY_I_INITIAL"                  offset="285"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF2" qual="DNX_FIELD_IPMF2_QUAL_KEY_J_INITIAL"                  offset="125"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF2" qual="DNX_FIELD_IPMF2_QUAL_LAG_LB_KEY"                     offset="109"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF2" qual="DNX_FIELD_IPMF2_QUAL_NWK_LB_KEY"                     offset="93"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF2" qual="DNX_FIELD_IPMF2_QUAL_ECMP_LB_KEY_2"                  offset="77"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF2" qual="DNX_FIELD_IPMF2_QUAL_ECMP_LB_KEY_1"                  offset="61"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF2" qual="DNX_FIELD_IPMF2_QUAL_ECMP_LB_KEY_0"                  offset="45"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF2" qual="DNX_FIELD_IPMF2_QUAL_TRJ_HASH"                       offset="29"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF2" qual="DNX_FIELD_IPMF2_QUAL_CMP_KEY_0_DECODED"              offset="23"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF2" qual="DNX_FIELD_IPMF2_QUAL_CMP_KEY_1_DECODED"              offset="17"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF2" qual="DNX_FIELD_IPMF2_QUAL_CMP_KEY_TCAM_0_DECODED"         offset="11"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF2" qual="DNX_FIELD_IPMF2_QUAL_CMP_KEY_TCAM_1_DECODED"         offset="5"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF2" qual="DNX_FIELD_IPMF2_QUAL_NASID"                          offset="0"/>
                <!-- Entries for IPMF3 -->
                    <!-- FIXME SDK-150529: change the offset by adding first bit used by PMF -->
                  
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_PMF_ETH_RIF_PROFILE"            offset="1369"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_TM_PORT_PMF_PROFILE"            offset="436"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_PP_PORT_PMF_GENERAL_DATA"       offset="372+DATA(field, profile_bits, nof_bits_in_port_profile)"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_PP_PORT_PMF_PROFILE"            offset="372"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_ALL_ONES"                       offset="1698"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_LEARN_EXPECTED_WON"            offset="1693"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_LEARN_FOUND"                    offset="1692"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_LEARN_MATCH"                    offset="1691"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_LEARN_STATION_MOVE"             offset="1690"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_LEARN_VLAN"                     offset="1673"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_LEARN_VSI"                      offset="1655"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_LEARN_SRC_MAC"                  offset="1607"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_LEARN_DATA"                     offset="1541"/>                      
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_LEARN_INFO"                     offset="1538"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_RPF_ECMP_MODE"                  offset="1536"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_RPF_ECMP_GROUP"                 offset="1520"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_ADMT_PROFILE"                   offset="1517"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_BIER_STR_OFFSET"                offset="1509"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_BIER_STR_SIZE"                  offset="1507"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_BYTES_TO_REMOVE"                offset="1498"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_WEAK_TM_VALID"                  offset="1497"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_WEAK_TM_PROFILE"                offset="1491"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_STAT_OBJ_LM_READ_INDEX"         offset="1489"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_CONGESTION_INFO"                offset="1487"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_END_OF_PACKET_EDITING"          offset="1484"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_EEI"                            offset="1460"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_EGRESS_LEARN_ENABLE"            offset="1459"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_FWD_ACTION_CPU_TRAP_QUAL"       offset="1440"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_FWD_ACTION_CPU_TRAP_CODE"       offset="1431"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_FWD_ACTION_DP_METER_COMMAND"    offset="1427"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_FWD_ACTION_DP"                  offset="1425"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_FWD_ACTION_TC"                  offset="1422"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_FWD_ACTION_DESTINATION"         offset="1401"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_FWD_ACTION_STRENGTH"            offset="1397"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_FWD_PAYLOAD"                    offset="1397"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_VRF_VALUE"                      offset="1379"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_FWD_DOMAIN"                     offset="1379"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_FWD_DOMAIN_PROFILE"             offset="1369"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_GENERAL_DATA_PMF_CONTAINER"     offset="1337"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_GENERAL_DATA"                   offset="1241"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_IEEE1588_COMMAND"               offset="1239"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_IEEE1588_COMPENSATE_TIME_STAMP" offset="1238"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_IEEE1588_ENCAPSULATION"         offset="1237"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_IEEE1588_HEADER_OFFSET"         offset="1229"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_IN_LIF_PROFILE_1"               offset="1221"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_IN_LIF_PROFILE_0"               offset="1213"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_GLOB_IN_LIF_1"                  offset="1191"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_GLOB_IN_LIF_0"                  offset="1169"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_PP_PORT"                        offset="1161"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_CORE_ID"                        offset="1160"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_IN_PORT"                        offset="1160"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_IN_TTL"                         offset="1152"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_INGRESS_LEARN_ENABLE"           offset="1151"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_ITPP_DELTA"                     offset="1143"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_LAG_LB_KEY"                     offset="1127"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_LATENCY_FLOW_ID_VALID"          offset="1126"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_LATENCY_FLOW_ID"                offset="1107"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_MIRROR_CODE"                    offset="1098"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_MIRROR_QUALIFIER"               offset="1090"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_NWK_LB_KEY"                     offset="1074"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_NWK_QOS"                        offset="1066"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_OAM_ID"                         offset="1047"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_OAM_OFFSET"                     offset="1039"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_OAM_STAMP_OFFSET"               offset="1031"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_OAM_SUB_TYPE"                   offset="1027"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_OAM_UP_MEP"                     offset="1026"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_GLOB_OUT_LIF_3"                 offset="1004"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_GLOB_OUT_LIF_2"                 offset="982"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_GLOB_OUT_LIF_1"                 offset="960"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_GLOB_OUT_LIF_0"                 offset="938"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_PACKET_IS_APPLET"               offset="937"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_NASID"                          offset="932"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_PACKET_IS_BIER"                 offset="931"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_PACKET_IS_IEEE1588"             offset="930"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_EGRESS_PARSING_INDEX"           offset="927"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_PTC"                            offset="919"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_EXT_STATISTICS_VALID"           offset="918"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_PPH_RESERVED"                   offset="915"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_PPH_TYPE"                       offset="913"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_RPF_DST"                        offset="892"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_RPF_DST_VALID"                  offset="891"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_SNOOP_CODE"                     offset="882"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_SNOOP_STRENGTH"                 offset="879"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_SNOOP_QUALIFIER"                offset="871"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_SRC_SYS_PORT"                   offset="855"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_ST_VSQ_PTR"                     offset="847"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_STATISTICAL_SAMPLING_CODE"      offset="838"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_STATISTICAL_SAMPLING_QUALIFIER" offset="830"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_STACKING_ROUTE_HISTORY_BITMAP"  offset="814"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_STATISTICS_META_DATA"           offset="798"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_STATISTICS_OBJECT10"            offset="795"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_SYSTEM_HEADER_PROFILE_INDEX"    offset="791"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_TM_PROFILE"                     offset="789"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_USER_HEADER_1"                  offset="757"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_USER_HEADER_2"                  offset="725"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_USER_HEADER_3"                  offset="693"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_USER_HEADER_4"                  offset="661"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_USER_HEADER_1_TYPE"             offset="659"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_USER_HEADER_2_TYPE"             offset="657"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_USER_HEADER_3_TYPE"             offset="655"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_USER_HEADER_4_TYPE"             offset="653"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_USER_HEADERS_TYPE"              offset="653"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_VISIBILITY"                     offset="652"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_VLAN_EDIT_VID_2"                offset="640"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_VLAN_EDIT_VID_1"                offset="628"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_VLAN_EDIT_DEI_2"                offset="627"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_VLAN_EDIT_PCP_2"                offset="624"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_VLAN_EDIT_PCP_DEI_2"            offset="624"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_VLAN_EDIT_DEI_1"                offset="623"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_VLAN_EDIT_PCP_1"                offset="620"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_VLAN_EDIT_PCP_DEI_1"            offset="620"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_VLAN_EDIT_CMD_INDEX"            offset="613"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_VLAN_EDIT_CMD"                  offset="613"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_FWD_LAYER_ADDITIONAL_INFO"      offset="609"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_SLB_LEARN_NEEDED"               offset="608"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_SLB_KEY"                        offset="528"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_SLB_PAYLOAD"                    offset="468"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_PTC_KEY_GEN_VAR"                offset="436"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_IN_PORT_KEY_GEN_VAR"            offset="372"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_IN_PORT_MAPPED_PP_PORT"         offset="363"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_CONTEXT_KEY_GEN_VAR"            offset="331"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_FER_STATISTICS_OBJ"             offset="259"/>
                    <entry stage="DNX_FIELD_STAGE_IPMF3" qual="DNX_FIELD_IPMF3_QUAL_FWD_LAYER_INDEX"                offset="256"/>
                <!-- Entries for EPMF -->
                    <!-- FIXME SDK-150529: change the offset by adding first bit used by PMF -->
                    
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_TM_PORT_PMF_PROFILE"                   offset="2453"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_PP_PORT_PMF_PROFILE"                   offset="2501"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_FTMH_RESERVED"                         offset="1167"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_FTMH_VISIBILITY"                       offset="1168"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_FTMH_TM_PROFILE"                       offset="1169"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_FTMH_ECN_ENABLE"                       offset="1171"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_FTMH_CNI"                              offset="1172"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_FTMH_BIER_BFR_EXT_PRESENT"             offset="1173"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_FTMH_FLOW_ID_EXT_PRESENT"              offset="1174"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_FTMH_APPLICATION_SPECIFIC_EXT_PRESENT" offset="1175"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_FTMH_TM_DESTINATION_EXT_PRESENT"       offset="1176"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_FTMH_MCID_OR_OUTLIF_0_OR_MCDB_PTR"     offset="1177"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_FTMH_TM_ACTION_IS_MC"                  offset="1199"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_FTMH_PPH_PRESENT"                      offset="1200"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_FTMH_TSH_EXT_PRESENT"                  offset="1201"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_FTMH_TM_ACTION_TYPE"                   offset="1202"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_FTMH_DP"                               offset="1204"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_PP_DSP"                                offset="1206"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_FTMH_SRC_SYS_PORT"                     offset="1214"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_FTMH_TC"                               offset="1230"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_FTMH_PACKET_SIZE"                      offset="1233"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_LB_KEY"                                offset="1247"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_NWK_KEY"                               offset="1255"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_STACKING_EXT"                          offset="1271"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_BIER_BFR_EXT"                          offset="1287"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_TM_DESTINATION_EXT"                    offset="1303"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_APPLICATION_SPECIFIC_EXT"              offset="1327"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_TSH_EXT"                               offset="1375"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_FWD_STRENGTH"                          offset="1431"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_PPH_PARSING_START_TYPE"                offset="1435"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_PPH_PARSING_START_OFFSET"              offset="1440"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_PPH_LIF_EXT_TYPE"                      offset="1447"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_PPH_FHEI_SIZE"                         offset="1450"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_PPH_LEARN_EXT_PRESENT"                 offset="1452"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_PPH_TTL"                               offset="1453"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_PPH_NWK_QOS"                           offset="1461"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_PPH_IN_LIF"                            offset="1469"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_PPH_FWD_DOMAIN"                        offset="1491"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_PPH_VRF_VALUE"                         offset="1491"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_PPH_IN_LIF_PROFILE"                    offset="1509"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_PPH_END_OF_PACKET_EDITING"             offset="1517"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_PPH_FWD_LAYER_ADDITIONAL_INFO"         offset="1520"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_PPH_VALUE1"                            offset="1524"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_PPH_VALUE2"                            offset="1532"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_FHEI_EXT"                              offset="1540"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_LEARN_EXT"                             offset="1604"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_LEARN_EXT_DATA"                        offset="1607"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_LEARN_EXT_SRC_MAC"                     offset="1673"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_LEARN_EXT_VSI"                         offset="1721"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_LEARN_EXT_VLAN"                        offset="1739"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_LIF_EXT"                               offset="1756"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_USER_HEADER_4"                         offset="1828"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_USER_HEADER_3"                         offset="1860"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_USER_HEADER_2"                         offset="1892"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_USER_HEADER_1"                         offset="1924"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_USER_HEADER_4_TYPE"                    offset="1956"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_USER_HEADER_3_TYPE"                    offset="1958"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_USER_HEADER_2_TYPE"                    offset="1960"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_USER_HEADER_1_TYPE"                    offset="1962"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_IS_TDM"                                offset="1964"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_CUD_OUTLIF_OR_MCDB_PTR"                offset="1965"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_DISCARD"                               offset="1987"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_OUT_LIF_PROFILE"                       offset="1988"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_PMF_ETH_RIF_PROFILE"                   offset="1991"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_ETH_TAG_FORMAT"                        offset="1992"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_UPDATED_TPIDS_PACKET_DATA"             offset="2002"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_IVE_BYTES_TO_ADD"                      offset="2146"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_IVE_BYTES_TO_REMOVE"                   offset="2151"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_ETHER_TYPE_CODE"                       offset="2156"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_FABRIC_OR_EGRESS_MC"                   offset="2172"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_ESTIMATED_BTR"                         offset="2173"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_FWD_CONTEXT"                           offset="2181"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_GLOB_OUT_LIF_0"                        offset="2187"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_GLOB_OUT_LIF_1"                        offset="2209"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_GLOB_OUT_LIF_2"                        offset="2231"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_GLOB_OUT_LIF_3"                        offset="2253"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_GLOB_IN_LIF_0"                         offset="2275"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_IN_LIF_PROFILE_0"                      offset="2297"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_IP_MC_ELIGIBLE"                        offset="2305"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_IP_MC_SHOULD_BE_BRIDGED"               offset="2306"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_LEARN_VALID"                           offset="2307"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_LOCAL_OUT_LIF"                         offset="2308"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_FWD_ACTION_PROFILE_INDEX"              offset="2328"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_SNOOP_ACTION_PROFILE_INDEX"            offset="2331"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_SNOOP_STRENGTH"                        offset="2333"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_SYSTEM_HEADERS_SIZE"                   offset="2336"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_DST_SYS_PORT"                          offset="2343"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_OUT_TM_PORT"                           offset="2359"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_OUT_PP_PORT"                           offset="2367"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_PACKET_IS_APPLET"                      offset="2375"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_MEM_SOFT_ERR"                          offset="2376"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_TC_MAP_PROFILE"                        offset="2377"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_L4_PORT_IN_RANGE"                      offset="2381"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_PROGRAM_INDEX"                         offset="2405"/>
                    <entry stage="DNX_FIELD_STAGE_EPMF" qual="DNX_FIELD_EPMF_QUAL_PER_PORT_TABLE_DATA"                   offset="2411"/>
                 </entries>
            </table>
        </tables>
    </sub_module>

    <sub_module name="init" doc="Field defines and features related to init.">
        <defines>
            <define name="wa_fec_dest" value="1"></define>
            <define name="wa_l4_trap" value="0"></define>
            <define name="wa_oam_layer_index" value="1"></define>
            <define name="wa_oam_stat" value="0"></define>
            <define name="wa_flow_id" value="1"></define>
            <define name="wa_roo" value="1"></define>
            <define name="wa_jr1_ipmc_inlif" value="1"></define>
            <define name="wa_j1_same_port" value="1"></define>
            <define name="wa_learn_limit" value="1"></define>
        </defines>
    </sub_module>
    
    <sub_module name="features">
        <defines>
            <!-- FIXME SDK-155362: Enable tcam_result_flip_eco when ECO gets supported by C-model -->
            <define name="tcam_result_flip_eco" value="1"></define>
            <define name="per_pp_port_pmf_profile_cs_offset" value="83"></define>
        </defines>
    </sub_module>
    
    <sub_module name="dnx_data_internal">
        <defines>
            <define name="lr_eth_is_da_mac_valid" value="1"></define>
        </defines>
    </sub_module>
    
</device_data>
