Task "Create Project" unsuccessful. See log for details.
Generated logfile: 
Info: *******************************************************************
Info: Running Quartus Prime Shell
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Tue Sep 16 15:13:31 2025
Info: Command: quartus_sh -t quartus_create_prj.tcl
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition
    Info: Processing started: Tue Sep 16 15:13:34 2025
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off system -c system --plan
Info: qfit2_default_script.tcl version: #1
Info: Project  = system
Info: Revision = system
Warning (11747): Analysis and Synthesis (quartus_map) with top-level entity name "system" was not run before running I/O Assignment Analysis -- I/O Assignment Analysis will check only I/O assignments on the reserved pins
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (119006): Selected device 5CSXFC6D6F31C8 for design "system"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (184020): Starting Fitter periphery placement operations
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:10
Info: Quartus Prime I/O Assignment Analysis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 5411 megabytes
    Info: Processing ended: Tue Sep 16 15:13:46 2025
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:12

INFO: Quartus license check was successful.

Info (125061): Changed top-level design entity name to "system_soc"
Info (23030): Evaluation of Tcl script quartus_create_prj.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4635 megabytes
    Info: Processing ended: Tue Sep 16 15:13:49 2025
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:04

Elapsed time is 18.0933 seconds.
2025.09.16.15:13:51 Info: Doing: <b>qsys-script --script=qsys_create_system.tcl</b>
2025.09.16.15:13:53 Info: load_system system_soc.qsys
2025.09.16.15:14:06 Info: set_project_property DEVICE_FAMILY Cyclone V
2025.09.16.15:14:06 Info: set_project_property DEVICE 5CSXFC6D6F31C8
2025.09.16.15:14:13 Info: validate_system 
2025.09.16.15:14:13 Info: save_system system_soc.qsys

Elapsed time is 23.6548 seconds.
2025.09.16.15:14:14 Info: Doing: <b>qsys-script --script=qsys_insert_ip.tcl</b>
2025.09.16.15:14:17 Info: load_system system_soc.qsys
2025.09.16.15:14:30 Info: add_instance filter_lo_ip_0 filter_lo_ip 1.0
2025.09.16.15:14:30 Info: add_connection pll_0.outclk0 filter_lo_ip_0.ip_clk
2025.09.16.15:14:30 Info: add_connection hps_0.h2f_reset filter_lo_ip_0.ip_rst
2025.09.16.15:14:30 Info: set_instance_parameter_value pll_0 gui_output_clock_frequency0 50.000000
2025.09.16.15:14:30 Info: add_connection hps_0.h2f_axi_master filter_lo_ip_0.s_axi
2025.09.16.15:14:30 Info: set_connection_parameter_value hps_0.h2f_axi_master/filter_lo_ip_0.s_axi baseAddress 0x0000
2025.09.16.15:14:30 Info: add_connection pll_0.outclk0 filter_lo_ip_0.axi_clk
2025.09.16.15:14:30 Info: add_connection hps_0.h2f_reset filter_lo_ip_0.axi_reset
2025.09.16.15:14:30 Info: validate_system 
2025.09.16.15:14:30 Info: save_system system_soc.qsys

Elapsed time is 16.837 seconds.
2025.09.16.15:14:47 Info: Saving generation log to C:/curso_HDL_Vanderlei/Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL/1_LINGUAGENS_HDL_E_VHDL/6_EXEMPLO_FILTRO_FIR_HDL_CODER/quartus_prj/qsys_prj/system_soc/system_soc_generation.rpt
2025.09.16.15:14:47 Info: Starting: <b>Create HDL design files for synthesis</b>
2025.09.16.15:14:47 Info: qsys-generate C:\curso_HDL_Vanderlei\Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL\1_LINGUAGENS_HDL_E_VHDL\6_EXEMPLO_FILTRO_FIR_HDL_CODER\quartus_prj\qsys_prj\system_soc.qsys --synthesis=VHDL --output-directory=C:\curso_HDL_Vanderlei\Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL\1_LINGUAGENS_HDL_E_VHDL\6_EXEMPLO_FILTRO_FIR_HDL_CODER\quartus_prj\qsys_prj\system_soc\synthesis --family="Cyclone V" --part=5CSXFC6D6F31C8
2025.09.16.15:14:47 Info: Loading qsys_prj/system_soc.qsys
2025.09.16.15:14:48 Info: Reading input file
2025.09.16.15:14:48 Info: Adding filter_lo_ip_0 [filter_lo_ip 1.0]
2025.09.16.15:14:48 Info: Parameterizing module filter_lo_ip_0
2025.09.16.15:14:48 Info: Adding hps_0 [altera_hps 20.1]
2025.09.16.15:14:48 Info: Parameterizing module hps_0
2025.09.16.15:14:48 Info: Adding pll_0 [altera_pll 20.1]
2025.09.16.15:14:48 Info: Parameterizing module pll_0
2025.09.16.15:14:48 Info: Building connections
2025.09.16.15:14:48 Info: Parameterizing connections
2025.09.16.15:14:48 Info: Validating
2025.09.16.15:14:53 Info: Done reading input file
2025.09.16.15:14:56 Info: system_soc.hps_0: HPS Main PLL counter settings: n = 0  m = 47
2025.09.16.15:14:56 Info: system_soc.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
2025.09.16.15:14:56 Info: system_soc.hps_0: ECC will be enabled in the preloader because an interface width of 24 or 40 has been chosen.
2025.09.16.15:14:56 Info: system_soc.pll_0: The legal reference clock frequency is 5.0 MHz..650.0 MHz
2025.09.16.15:14:56 Info: system_soc.pll_0: Able to implement PLL with user settings
2025.09.16.15:14:56 Warning: system_soc.filter_lo_ip_0: <b>filter_lo_ip_0.In1</b> must be exported, or connected to a matching conduit.
2025.09.16.15:14:56 Warning: system_soc.filter_lo_ip_0: <b>filter_lo_ip_0.Out1</b> must be exported, or connected to a matching conduit.
2025.09.16.15:14:57 Info: system_soc: Generating <b>system_soc</b> "<b>system_soc</b>" for QUARTUS_SYNTH
2025.09.16.15:15:01 Info: Interconnect is inserted between master hps_0.h2f_axi_master and slave filter_lo_ip_0.s_axi because the master is of type axi and the slave is of type axi4lite.
2025.09.16.15:15:02 Warning: hps_0.f2h_irq0: Cannot connect clock for <b>irq_mapper.sender</b>
2025.09.16.15:15:02 Warning: hps_0.f2h_irq0: Cannot connect reset for <b>irq_mapper.sender</b>
2025.09.16.15:15:02 Warning: hps_0.f2h_irq1: Cannot connect clock for <b>irq_mapper_001.sender</b>
2025.09.16.15:15:02 Warning: hps_0.f2h_irq1: Cannot connect reset for <b>irq_mapper_001.sender</b>
2025.09.16.15:15:05 Info: filter_lo_ip_0: "<b>system_soc</b>" instantiated <b>filter_lo_ip</b> "<b>filter_lo_ip_0</b>"
2025.09.16.15:15:06 Info: hps_0: "Running  for module: hps_0"
2025.09.16.15:15:06 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 47
2025.09.16.15:15:06 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
2025.09.16.15:15:07 Info: hps_0: ECC will be enabled in the preloader because an interface width of 24 or 40 has been chosen.
2025.09.16.15:15:10 Info: hps_0: "<b>system_soc</b>" instantiated <b>altera_hps</b> "<b>hps_0</b>"
2025.09.16.15:15:10 Info: pll_0: "<b>system_soc</b>" instantiated <b>altera_pll</b> "<b>pll_0</b>"
2025.09.16.15:15:11 Info: mm_interconnect_0: "<b>system_soc</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"
2025.09.16.15:15:11 Info: irq_mapper: "<b>system_soc</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"
2025.09.16.15:15:11 Info: rst_controller: "<b>system_soc</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"
2025.09.16.15:15:11 Info: fpga_interfaces: "<b>hps_0</b>" instantiated <b>altera_interface_generator</b> "<b>fpga_interfaces</b>"
2025.09.16.15:15:12 Info: hps_io: "<b>hps_0</b>" instantiated <b>altera_hps_io</b> "<b>hps_io</b>"
2025.09.16.15:15:12 Info: hps_0_h2f_axi_master_agent: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_axi_master_ni</b> "<b>hps_0_h2f_axi_master_agent</b>"
2025.09.16.15:15:12 Info: filter_lo_ip_0_s_axi_agent: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_axi_slave_ni</b> "<b>filter_lo_ip_0_s_axi_agent</b>"
2025.09.16.15:15:12 Info: Reusing file <b>C:/curso_HDL_Vanderlei/Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL/1_LINGUAGENS_HDL_E_VHDL/6_EXEMPLO_FILTRO_FIR_HDL_CODER/quartus_prj/qsys_prj/system_soc/synthesis/submodules/altera_merlin_address_alignment.sv</b>
2025.09.16.15:15:12 Info: router: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"
2025.09.16.15:15:12 Info: router_001: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"
2025.09.16.15:15:12 Info: router_002: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"
2025.09.16.15:15:12 Info: router_003: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"
2025.09.16.15:15:12 Info: filter_lo_ip_0_s_axi_wr_burst_adapter: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>filter_lo_ip_0_s_axi_wr_burst_adapter</b>"
2025.09.16.15:15:12 Info: Reusing file <b>C:/curso_HDL_Vanderlei/Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL/1_LINGUAGENS_HDL_E_VHDL/6_EXEMPLO_FILTRO_FIR_HDL_CODER/quartus_prj/qsys_prj/system_soc/synthesis/submodules/altera_merlin_address_alignment.sv</b>
2025.09.16.15:15:12 Info: cmd_demux: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"
2025.09.16.15:15:12 Info: cmd_mux: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"
2025.09.16.15:15:12 Info: rsp_mux: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"
2025.09.16.15:15:12 Info: Reusing file <b>C:/curso_HDL_Vanderlei/Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL/1_LINGUAGENS_HDL_E_VHDL/6_EXEMPLO_FILTRO_FIR_HDL_CODER/quartus_prj/qsys_prj/system_soc/synthesis/submodules/altera_merlin_arbitrator.sv</b>
2025.09.16.15:15:35 Error: border: Error during execution of script generate_hps_sdram.tcl: seq: Error during execution of "{C:/intelfpga/20.1/quartus/../nios2eds/Nios II Command Shell.bat} make all 2>> stderr.txt": child process exited abnormally
2025.09.16.15:15:35 Error: border: Error during execution of script generate_hps_sdram.tcl: seq: Execution of command "{C:/intelfpga/20.1/quartus/../nios2eds/Nios II Command Shell.bat} make all 2>> stderr.txt" failed
2025.09.16.15:15:35 Error: border: Error during execution of script generate_hps_sdram.tcl: seq: child process exited abnormally
2025.09.16.15:15:35 Error: border: Error during execution of script generate_hps_sdram.tcl: seq: add_fileset_file: No such file C:/Users/thiag/AppData/Local/Temp/alt0347_4099166886688102788.dir/0004_seq_gen/hps_AC_ROM.hex
2025.09.16.15:15:35 Error: border: Error during execution of script generate_hps_sdram.tcl: Generation stopped, 3 or more modules remaining
2025.09.16.15:15:35 Error: border: Execution of script generate_hps_sdram.tcl failed
2025.09.16.15:15:35 Error: border: 2025.09.16.15:15:15 Info:
2025.09.16.15:15:35 Error: border: ********************************************************************************************************************
2025.09.16.15:15:35 Error: border: 
2025.09.16.15:15:35 Error: border: Use qsys-generate for a simpler command-line interface for generating IP.
2025.09.16.15:15:35 Error: border: 
2025.09.16.15:15:35 Error: border: Run ip-generate with switch --remove-qsys-generate-warning to prevent this notice from appearing in subsequent runs.
2025.09.16.15:15:35 Error: border: 
2025.09.16.15:15:35 Error: border: ********************************************************************************************************************
2025.09.16.15:15:35 Error: border: 2025.09.16.15:15:17 Warning: Ignored parameter assignment device=5CSXFC6D6F31C8
2025.09.16.15:15:35 Error: border: 2025.09.16.15:15:17 Warning: Ignored parameter assignment extended_family_support=true
2025.09.16.15:15:35 Error: border: 2025.09.16.15:15:20 Warning: hps_sdram: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors
2025.09.16.15:15:35 Error: border: 2025.09.16.15:15:20 Info: hps_sdram: ECC will be enabled in the preloader because an interface width of 24 or 40 has been chosen.
2025.09.16.15:15:35 Error: border: 2025.09.16.15:15:20 Warning: hps_sdram.seq: This module has no ports or interfaces
2025.09.16.15:15:35 Error: border: 2025.09.16.15:15:20 Warning: hps_sdram.p0: p0.scc must be exported, or connected to a matching conduit.
2025.09.16.15:15:35 Error: border: 2025.09.16.15:15:20 Warning: hps_sdram.as: as.afi_init_cal_req must be exported, or connected to a matching conduit.
2025.09.16.15:15:35 Error: border: 2025.09.16.15:15:20 Warning: hps_sdram.as: as.tracking must be exported, or connected to a matching conduit.
2025.09.16.15:15:35 Error: border: 2025.09.16.15:15:20 Warning: hps_sdram.c0: c0.status must be exported, or connected to a matching conduit.
2025.09.16.15:15:35 Error: border: 2025.09.16.15:15:20 Warning: hps_sdram.p0: p0.avl must be connected to an Avalon-MM master
2025.09.16.15:15:35 Error: border: 2025.09.16.15:15:20 Info: hps_sdram: Generating altera_mem_if_hps_emif "hps_sdram" for QUARTUS_SYNTH
2025.09.16.15:15:35 Error: border: 2025.09.16.15:15:22 Info: pll: "hps_sdram" instantiated altera_mem_if_hps_pll "pll"
2025.09.16.15:15:35 Error: border: 2025.09.16.15:15:22 Info: p0: Generating clock pair generator
2025.09.16.15:15:35 Error: border: 2025.09.16.15:15:23 Info: p0: Generating hps_sdram_p0_altdqdqs
2025.09.16.15:15:35 Error: border: 2025.09.16.15:15:27 Info: p0:
2025.09.16.15:15:35 Error: border: 2025.09.16.15:15:27 Info: p0: *****************************
2025.09.16.15:15:35 Error: border: 2025.09.16.15:15:27 Info: p0:
2025.09.16.15:15:35 Error: border: 2025.09.16.15:15:27 Info: p0: Remember to run the hps_sdram_p0_pin_assignments.tcl
2025.09.16.15:15:35 Error: border: 2025.09.16.15:15:27 Info: p0: script after running Synthesis and before Fitting.
2025.09.16.15:15:35 Error: border: 2025.09.16.15:15:27 Info: p0:
2025.09.16.15:15:35 Error: border: 2025.09.16.15:15:27 Info: p0: *****************************
2025.09.16.15:15:35 Error: border: 2025.09.16.15:15:27 Info: p0:
2025.09.16.15:15:35 Error: border: 2025.09.16.15:15:27 Info: p0: "hps_sdram" instantiated altera_mem_if_ddr3_hard_phy_core "p0"
2025.09.16.15:15:35 Error: border: 2025.09.16.15:15:35 Error: seq: Error during execution of "{C:/intelfpga/20.1/quartus/../nios2eds/Nios II Command Shell.bat} make all 2>> stderr.txt": child process exited abnormally
2025.09.16.15:15:35 Error: border: 2025.09.16.15:15:35 Error: seq: Execution of command "{C:/intelfpga/20.1/quartus/../nios2eds/Nios II Command Shell.bat} make all 2>> stderr.txt" failed
2025.09.16.15:15:35 Error: border: 2025.09.16.15:15:35 Error: seq: child process exited abnormally
2025.09.16.15:15:35 Error: border: 2025.09.16.15:15:35 Error: seq: add_fileset_file: No such file C:/Users/thiag/AppData/Local/Temp/alt0347_4099166886688102788.dir/0004_seq_gen/hps_AC_ROM.hex
2025.09.16.15:15:35 Error: border: while executing
2025.09.16.15:15:35 Error: border: "add_fileset_file $file_name [::alt_mem_if::util::hwtcl_utils::get_file_type $file_name 0] PATH $file_pathname"
2025.09.16.15:15:35 Error: border: ("foreach" body line 4)
2025.09.16.15:15:35 Error: border: invoked from within
2025.09.16.15:15:35 Error: border: "foreach file_pathname $return_files_sw {
2025.09.16.15:15:35 Error: border: 		_dprint 1 "Preparing to add $file_pathname"
2025.09.16.15:15:35 Error: border: 		set file_name [file tail $file_pathname]
2025.09.16.15:15:35 Error: border: 		add_fileset_file $..."
2025.09.16.15:15:35 Error: border: (procedure "generate_sw" line 18)
2025.09.16.15:15:35 Error: border: invoked from within
2025.09.16.15:15:35 Error: border: "generate_sw $name $fileset"
2025.09.16.15:15:35 Error: border: ("if" then script line 4)
2025.09.16.15:15:35 Error: border: invoked from within
2025.09.16.15:15:35 Error: border: "if {[string compare -nocase $fileset QUARTUS_SYNTH] == 0} {
2025.09.16.15:15:35 Error: border: 		set top_level_file "altera_mem_if_hhp_qseq_synth_top.v"
2025.09.16.15:15:35 Error: border: 		add_fileset_file $top_level_fi..."
2025.09.16.15:15:35 Error: border: (procedure "generate_files" line 4)
2025.09.16.15:15:35 Error: border: invoked from within
2025.09.16.15:15:35 Error: border: "generate_files $name QUARTUS_SYNTH"
2025.09.16.15:15:35 Error: border: (procedure "generate_synth" line 3)
2025.09.16.15:15:35 Error: border: invoked from within
2025.09.16.15:15:35 Error: border: "generate_synth altera_mem_if_hhp_qseq_synth_top"
2025.09.16.15:15:35 Error: border: 2025.09.16.15:15:35 Info: seq: "hps_sdram" instantiated altera_mem_if_hhp_ddr3_qseq "seq"
2025.09.16.15:15:35 Error: border: 2025.09.16.15:15:35 Error: Generation stopped, 3 or more modules remaining
2025.09.16.15:15:35 Error: border: 2025.09.16.15:15:35 Info: hps_sdram: Done "hps_sdram" with 7 modules, 33 files
2025.09.16.15:15:35 Info: border: "<b>hps_io</b>" instantiated <b>altera_interface_generator</b> "<b>border</b>"
2025.09.16.15:15:36 Info: system_soc: Done "<b>system_soc</b>" with 20 modules, 83 files
2025.09.16.15:15:36 Error: qsys-generate failed with exit code 1: 66 Errors, 6 Warnings
2025.09.16.15:15:36 Info: Finished: <b>Create HDL design files for synthesis</b>

Elapsed time is 66.5375 seconds.
