# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"dflipfloptb_time_impl.v" \
"../../../../../dff.srcs/sim_1/imports/src/dff_test.v" \

# Do not sort compile order
nosort
