#ifndef REG_EIM_H
#define REG_EIM_H

#define EIM_CS0GCR1	(0x0)
#define EIM_CS0GCR2     (0x4)
#define EIM_CS0RCR1     (0x8)
#define EIM_CS0RCR2     (0xC)
#define EIM_CS0WCR1     (0x10)
#define EIM_CS0WCR2     (0x14)

#define EIM_CS1GCR1     (0x18)
#define EIM_CS1GCR2     (0x1C)
#define EIM_CS1RCR1     (0x20)
#define EIM_CS1RCR2     (0x24)
#define EIM_CS1WCR1     (0x28)
#define EIM_CS1WCR2     (0x2C)

#define EIM_CS2GCR1     (0x30)
#define EIM_CS2GCR2     (0x34)
#define EIM_CS2RCR1     (0x38)
#define EIM_CS2RCR2     (0x3C)
#define EIM_CS2WCR1     (0x40)
#define EIM_CS2WCR2     (0x44)

#define EIM_CS3GCR1     (0x48)
#define EIM_CS3GCR2     (0x4C)
#define EIM_CS3RCR1     (0x50)
#define EIM_CS3RCR2     (0x54)
#define EIM_CS3WCR1     (0x58)
#define EIM_CS3WCR2     (0x5C)

#define EIM_WCR		(0x90)
#define EIM_WIAR	(0x94)
#define EIM_EAR		(0x98)

// reg  EIM_CSnGCR1
#define GCR1_PSZ_8      (0x00000000)
#define GCR1_PSZ_16     (0x10000000)
#define GCR1_PSZ_32     (0x20000000)
#define GCR1_PSZ_64     (0x30000000)
#define GCR1_PSZ_128    (0x40000000)
#define GCR1_PSZ_256    (0x50000000)
#define GCR1_PSZ_512    (0x60000000)
#define GCR1_PSZ_1024   (0x70000000)
#define GCR1_PSZ_2048   (0x80000000)
#define GCR1_WP_ALLOW   (0x00000000)
#define GCR1_WP_PROH    (0x08000000)
#define GCR1_GBC_0      (0x00000000)
#define GCR1_GBC_1      (0x01000000)
#define GCR1_GBC_2      (0x02000000)
#define GCR1_GBC_3      (0x03000000)
#define GCR1_GBC_4      (0x04000000)
#define GCR1_GBC_5      (0x05000000)
#define GCR1_GBC_6      (0x06000000)
#define GCR1_GBC_7      (0x07000000)
#define GCR1_AUS_0      (0x00000000)
#define GCR1_AUS_1      (0x00800000)
#define GCR1_CSREC_0      (0x00000000)
#define GCR1_CSREC_1      (0x00100000)
#define GCR1_CSREC_2      (0x00200000)
#define GCR1_CSREC_3      (0x00300000)
#define GCR1_CSREC_4      (0x00400000)
#define GCR1_CSREC_5      (0x00500000)
#define GCR1_CSREC_6      (0x00600000)
#define GCR1_CSREC_7      (0x00700000)
#define GCR1_SP_0       (0x00000000)
#define GCR1_SP_1       (0x00080000)
#define GCR1_DSZ_0       (0x00000000)
#define GCR1_DSZ_1       (0x00010000)
#define GCR1_DSZ_2       (0x00020000)
#define GCR1_DSZ_3       (0x00030000)
#define GCR1_DSZ_4       (0x00040000)
#define GCR1_DSZ_5       (0x00050000)
#define GCR1_DSZ_6       (0x00060000)
#define GCR1_DSZ_7       (0x00070000)
#define GCR1_BCS_0       (0x00000000)
#define GCR1_BCS_1       (0x00004000)
#define GCR1_BCS_2       (0x00008000)
#define GCR1_BCS_3       (0x0000C000)
#define GCR1_BCD_DIV_1       (0x00000000)
#define GCR1_BCD_DIV_2       (0x00001000)
#define GCR1_BCD_DIV_3       (0x00002000)
#define GCR1_BCD_DIV_4       (0x00003000)
#define GCR1_WC_0       (0x00000000)
#define GCR1_WC_1       (0x00000800)
#define GCR1_BL_4WORDS  (0x00000000)
#define GCR1_BL_8WORDS  (0x00000100)
#define GCR1_BL_16WORDS  (0x00000200)
#define GCR1_BL_32WORDS  (0x00000300)
#define GCR1_BL_CONTI   (0x00000400)
#define GCR1_CREP_LOW   (0x00000000)
#define GCR1_CREP_HIGH  (0x00000080)
#define GCR1_CRE_DIS    (0x00000000)
#define GCR1_CRE_EN     (0x00000040)
#define GCR1_RFL_0      (0x00000000)
#define GCR1_RFL_1      (0x00000020)
#define GCR1_WFL_0      (0x00000000)
#define GCR1_WFL_1      (0x00000010)
#define GCR1_MUM_DIS    (0x00000000)
#define GCR1_MUM_EN     (0x00000008)
#define GCR1_SRD_ASYNC  (0x00000000)
#define GCR1_SRD_SYNC   (0x00000004)
#define GCR1_SWR_ASYNC  (0x00000000)
#define GCR1_SWR_SYNC   (0x00000002)
#define GCR1_CSEN_DIS   (0x00000000)
#define GCR1_CSEN_EN    (0x00000001)

// REG EIM_CSnGCR2
#define GCR2_MUX_BYP_DIS    (0x00000000)
#define GCR2_MUX_BYP_EN     (0x00001000)
#define GCR2_DAP_ACTIVE_HIGH     (0x00000000)
#define GCR2_DAP_ACTIVE_LOW     (0x00000200)
#define GCR2_DAE_DIS    (0x00000000)
#define GCR2_DAE_EN     (0x00000100)
#define GCR2_DAPS_0    (0x00000000)
#define GCR2_DAPS_1    (0x00000010)
#define GCR2_DAPS_2    (0x00000020)
#define GCR2_DAPS_3    (0x00000030)
#define GCR2_DAPS_4    (0x00000040)
#define GCR2_DAPS_5    (0x00000050)
#define GCR2_DAPS_6    (0x00000060)
#define GCR2_DAPS_7    (0x00000070)
#define GCR2_DAPS_8    (0x00000080)
#define GCR2_DAPS_9    (0x00000090)
#define GCR2_DAPS_10    (0x000000A0)
#define GCR2_DAPS_11    (0x000000B0)
#define GCR2_DAPS_12    (0x000000C0)
#define GCR2_DAPS_13    (0x000000D0)
#define GCR2_DAPS_14    (0x000000E0)
#define GCR2_DAPS_15    (0x000000F0)
#define GCR2_ADH_0      (0x00000000)
#define GCR2_ADH_1      (0x00000001)
#define GCR2_ADH_2      (0x00000002)

// reg EIM_CSnRCR1
#define RCR1_RWSC_0      (0x00000000)
#define RCR1_RWSC_1      (0x01000000)
#define RCR1_RWSC_2      (0x02000000)
#define RCR1_RWSC_3      (0x03000000)
#define RCR1_RWSC_4      (0x04000000)
#define RCR1_RWSC_5      (0x05000000)
#define RCR1_RWSC_6      (0x06000000)
#define RCR1_RWSC_7      (0x07000000)
#define RCR1_RWSC_8      (0x08000000)
#define RCR1_RWSC_9      (0x09000000)
#define RCR1_RWSC_10      (0x0A000000)
#define RCR1_RWSC_11      (0x0B000000)
#define RCR1_RWSC_12      (0x0C000000)
#define RCR1_RWSC_13      (0x0D000000)
#define RCR1_RWSC_14      (0x0E000000)
#define RCR1_RWSC_15      (0x0F000000)
#define RCR1_RWSC_16      (0x10000000)
#define RCR1_RWSC_17      (0x11000000)
#define RCR1_RWSC_18      (0x12000000)
#define RCR1_RWSC_19      (0x13000000)
#define RCR1_RWSC_20      (0x14000000)
#define RCR1_RWSC_21      (0x15000000)
#define RCR1_RWSC_22      (0x16000000)
#define RCR1_RWSC_23      (0x17000000)
#define RCR1_RWSC_24      (0x18000000)
#define RCR1_RWSC_25      (0x19000000)
#define RCR1_RWSC_26      (0x1A000000)
#define RCR1_RWSC_27      (0x1B000000)
#define RCR1_RWSC_28      (0x1C000000)
#define RCR1_RWSC_29      (0x1D000000)
#define RCR1_RWSC_30      (0x1E000000)
#define RCR1_RWSC_31      (0x1F000000)
#define RCR1_RWSC_32      (0x20000000)
#define RCR1_RWSC_33      (0x21000000)
#define RCR1_RWSC_34      (0x22000000)
#define RCR1_RWSC_35      (0x23000000)
#define RCR1_RWSC_36      (0x24000000)
#define RCR1_RWSC_37      (0x25000000)
#define RCR1_RWSC_38      (0x26000000)
#define RCR1_RWSC_39      (0x27000000)
#define RCR1_RWSC_40      (0x28000000)
#define RCR1_RWSC_41      (0x29000000)
#define RCR1_RWSC_42      (0x2A000000)
#define RCR1_RWSC_43      (0x2B000000)
#define RCR1_RWSC_44      (0x2C000000)
#define RCR1_RWSC_45      (0x2D000000)
#define RCR1_RWSC_46      (0x2E000000)
#define RCR1_RWSC_47      (0x2F000000)
#define RCR1_RWSC_48      (0x30000000)
#define RCR1_RWSC_49      (0x31000000)
#define RCR1_RWSC_50      (0x32000000)
#define RCR1_RWSC_51      (0x33000000)
#define RCR1_RWSC_52      (0x34000000)
#define RCR1_RWSC_53      (0x35000000)
#define RCR1_RWSC_54      (0x36000000)
#define RCR1_RWSC_55      (0x37000000)
#define RCR1_RWSC_56      (0x38000000)
#define RCR1_RWSC_57      (0x39000000)
#define RCR1_RWSC_58      (0x3A000000)
#define RCR1_RWSC_59      (0x3B000000)
#define RCR1_RWSC_60      (0x3C000000)
#define RCR1_RWSC_61      (0x3D000000)
#define RCR1_RWSC_62      (0x3E000000)
#define RCR1_RWSC_63      (0x3F000000)
#define RCR1_RADVA_0      (0x00000000)
#define RCR1_RADVA_1      (0x00100000)
#define RCR1_RADVA_2      (0x00200000)
#define RCR1_RADVA_3      (0x00300000)
#define RCR1_RADVA_4      (0x00400000)
#define RCR1_RADVA_5      (0x00500000)
#define RCR1_RADVA_6      (0x00600000)
#define RCR1_RADVA_7      (0x00700000)

#define RCR1_RAL_DIS      (0x00000000)
#define RCR1_RAL_EN       (0x00080000)
#define RCR1_RADVN_0      (0x00000000)
#define RCR1_RADVN_1      (0x00010000)
#define RCR1_RADVN_2      (0x00020000)
#define RCR1_RADVN_3      (0x00030000)
#define RCR1_RADVN_4      (0x00040000)
#define RCR1_RADVN_5      (0x00050000)
#define RCR1_RADVN_6      (0x00060000)
#define RCR1_RADVN_7      (0x00070000)

#define RCR1_OEA_0      (0x00000000)
#define RCR1_OEA_1      (0x00001000)
#define RCR1_OEA_2      (0x00002000)
#define RCR1_OEA_3      (0x00003000)
#define RCR1_OEA_4      (0x00004000)
#define RCR1_OEA_5      (0x00005000)
#define RCR1_OEA_6      (0x00006000)
#define RCR1_OEA_7      (0x00007000)
#define RCR1_OEN_0      (0x00000000)
#define RCR1_OEN_1      (0x00000100)
#define RCR1_OEN_2      (0x00000200)
#define RCR1_OEN_3      (0x00000300)
#define RCR1_OEN_4      (0x00000400)
#define RCR1_OEN_5      (0x00000500)
#define RCR1_OEN_6      (0x00000600)
#define RCR1_OEN_7      (0x00000700)
#define RCR1_RCSA_0      (0x00000000)
#define RCR1_RCSA_1      (0x00000010)
#define RCR1_RCSA_2      (0x00000020)
#define RCR1_RCSA_3      (0x00000030)
#define RCR1_RCSA_4      (0x00000040)
#define RCR1_RCSA_5      (0x00000050)
#define RCR1_RCSA_6      (0x00000060)
#define RCR1_RCSA_7      (0x00000070)
#define RCR1_RCSN_0      (0x00000000)
#define RCR1_RCSN_1      (0x00000001)
#define RCR1_RCSN_2      (0x00000002)
#define RCR1_RCSN_3      (0x00000003)
#define RCR1_RCSN_4      (0x00000004)
#define RCR1_RCSN_5      (0x00000005)
#define RCR1_RCSN_6      (0x00000006)
#define RCR1_RCSN_7      (0x00000007)

// reg EIM_CSnRCR2
#define RCR2_APR_DIS    (0x00000000)
#define RCR2_APR_EN     (0x00008000)
#define RCR2_PAT_0      (0x00000000)
#define RCR2_PAT_1      (0x00001000)
#define RCR2_PAT_2      (0x00002000)
#define RCR2_PAT_3      (0x00003000)
#define RCR2_PAT_4      (0x00004000)
#define RCR2_PAT_5      (0x00005000)
#define RCR2_PAT_6      (0x00006000)
#define RCR2_PAT_7      (0x00007000)
#define RCR2_RL_0       (0x00000000)
#define RCR2_RL_1       (0x00000100)
#define RCR2_RL_2       (0x00000200)
#define RCR2_RL_3       (0x00000300)
#define RCR2_RBEA_0      (0x00000000)
#define RCR2_RBEA_1      (0x00000010)
#define RCR2_RBEA_2      (0x00000020)
#define RCR2_RBEA_3      (0x00000030)
#define RCR2_RBEA_4      (0x00000040)
#define RCR2_RBEA_5      (0x00000050)
#define RCR2_RBEA_6      (0x00000060)
#define RCR2_RBEA_7      (0x00000070)
#define RCR2_RBE_DIS    (0x00000000)
#define RCR2_RBE_EN     (0x00000008)

#define RCR2_RBEN_0      (0x00000000)
#define RCR2_RBEN_1      (0x00000001)
#define RCR2_RBEN_2      (0x00000002)
#define RCR2_RBEN_3      (0x00000003)
#define RCR2_RBEN_4      (0x00000004)
#define RCR2_RBEN_5      (0x00000005)
#define RCR2_RBEN_6      (0x00000006)
#define RCR2_RBEN_7      (0x00000007)

/**********************************************************/
/* register IOMUXC */
#define IOMUXC_DATA_READY   (0x154)
#define IOMUXC_SPI_SCLK     (0x114)
#define IOMUXC_SPI_MISO     (0x118)
#define IOMUXC_SPI_MOSI     (0x11C)
#define IOMUXC_SPI_NSS      (0x120)

#define IOMUXC_EIM_BCLK (0x158)
#define IOMUXC_EIM_OE   (0x100)
#define IOMUXC_EIM_CS0  (0xF8)
#define IOMUXC_EIM_RW   (0x104)
#define IOMUXC_EIM_D0   (0x260)
#define IOMUXC_EIM_D1   (0x264)
#define IOMUXC_EIM_D2   (0x268)
#define IOMUXC_EIM_D3   (0x26C)
#define IOMUXC_EIM_D4   (0x270)
#define IOMUXC_EIM_D5   (0x274)
#define IOMUXC_EIM_D6   (0x278)
#define IOMUXC_EIM_D7   (0x27C)
#define IOMUXC_EIM_D8   (0x288)
#define IOMUXC_EIM_D9   (0x28C)
#define IOMUXC_EIM_D10   (0x290)
#define IOMUXC_EIM_D11   (0x294)
#define IOMUXC_EIM_D12   (0x298)
#define IOMUXC_EIM_D13   (0x29C)
#define IOMUXC_EIM_D14   (0x2A0)
#define IOMUXC_EIM_D15   (0x2A4)

#endif
