// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module srcnn_conv1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_input_r_AWVALID,
        m_axi_input_r_AWREADY,
        m_axi_input_r_AWADDR,
        m_axi_input_r_AWID,
        m_axi_input_r_AWLEN,
        m_axi_input_r_AWSIZE,
        m_axi_input_r_AWBURST,
        m_axi_input_r_AWLOCK,
        m_axi_input_r_AWCACHE,
        m_axi_input_r_AWPROT,
        m_axi_input_r_AWQOS,
        m_axi_input_r_AWREGION,
        m_axi_input_r_AWUSER,
        m_axi_input_r_WVALID,
        m_axi_input_r_WREADY,
        m_axi_input_r_WDATA,
        m_axi_input_r_WSTRB,
        m_axi_input_r_WLAST,
        m_axi_input_r_WID,
        m_axi_input_r_WUSER,
        m_axi_input_r_ARVALID,
        m_axi_input_r_ARREADY,
        m_axi_input_r_ARADDR,
        m_axi_input_r_ARID,
        m_axi_input_r_ARLEN,
        m_axi_input_r_ARSIZE,
        m_axi_input_r_ARBURST,
        m_axi_input_r_ARLOCK,
        m_axi_input_r_ARCACHE,
        m_axi_input_r_ARPROT,
        m_axi_input_r_ARQOS,
        m_axi_input_r_ARREGION,
        m_axi_input_r_ARUSER,
        m_axi_input_r_RVALID,
        m_axi_input_r_RREADY,
        m_axi_input_r_RDATA,
        m_axi_input_r_RLAST,
        m_axi_input_r_RID,
        m_axi_input_r_RFIFONUM,
        m_axi_input_r_RUSER,
        m_axi_input_r_RRESP,
        m_axi_input_r_BVALID,
        m_axi_input_r_BREADY,
        m_axi_input_r_BRESP,
        m_axi_input_r_BID,
        m_axi_input_r_BUSER,
        input_ftmap,
        m_axi_params_AWVALID,
        m_axi_params_AWREADY,
        m_axi_params_AWADDR,
        m_axi_params_AWID,
        m_axi_params_AWLEN,
        m_axi_params_AWSIZE,
        m_axi_params_AWBURST,
        m_axi_params_AWLOCK,
        m_axi_params_AWCACHE,
        m_axi_params_AWPROT,
        m_axi_params_AWQOS,
        m_axi_params_AWREGION,
        m_axi_params_AWUSER,
        m_axi_params_WVALID,
        m_axi_params_WREADY,
        m_axi_params_WDATA,
        m_axi_params_WSTRB,
        m_axi_params_WLAST,
        m_axi_params_WID,
        m_axi_params_WUSER,
        m_axi_params_ARVALID,
        m_axi_params_ARREADY,
        m_axi_params_ARADDR,
        m_axi_params_ARID,
        m_axi_params_ARLEN,
        m_axi_params_ARSIZE,
        m_axi_params_ARBURST,
        m_axi_params_ARLOCK,
        m_axi_params_ARCACHE,
        m_axi_params_ARPROT,
        m_axi_params_ARQOS,
        m_axi_params_ARREGION,
        m_axi_params_ARUSER,
        m_axi_params_RVALID,
        m_axi_params_RREADY,
        m_axi_params_RDATA,
        m_axi_params_RLAST,
        m_axi_params_RID,
        m_axi_params_RFIFONUM,
        m_axi_params_RUSER,
        m_axi_params_RRESP,
        m_axi_params_BVALID,
        m_axi_params_BREADY,
        m_axi_params_BRESP,
        m_axi_params_BID,
        m_axi_params_BUSER,
        conv1_weights,
        conv1_biases_address0,
        conv1_biases_ce0,
        conv1_biases_q0,
        m_axi_output_r_AWVALID,
        m_axi_output_r_AWREADY,
        m_axi_output_r_AWADDR,
        m_axi_output_r_AWID,
        m_axi_output_r_AWLEN,
        m_axi_output_r_AWSIZE,
        m_axi_output_r_AWBURST,
        m_axi_output_r_AWLOCK,
        m_axi_output_r_AWCACHE,
        m_axi_output_r_AWPROT,
        m_axi_output_r_AWQOS,
        m_axi_output_r_AWREGION,
        m_axi_output_r_AWUSER,
        m_axi_output_r_WVALID,
        m_axi_output_r_WREADY,
        m_axi_output_r_WDATA,
        m_axi_output_r_WSTRB,
        m_axi_output_r_WLAST,
        m_axi_output_r_WID,
        m_axi_output_r_WUSER,
        m_axi_output_r_ARVALID,
        m_axi_output_r_ARREADY,
        m_axi_output_r_ARADDR,
        m_axi_output_r_ARID,
        m_axi_output_r_ARLEN,
        m_axi_output_r_ARSIZE,
        m_axi_output_r_ARBURST,
        m_axi_output_r_ARLOCK,
        m_axi_output_r_ARCACHE,
        m_axi_output_r_ARPROT,
        m_axi_output_r_ARQOS,
        m_axi_output_r_ARREGION,
        m_axi_output_r_ARUSER,
        m_axi_output_r_RVALID,
        m_axi_output_r_RREADY,
        m_axi_output_r_RDATA,
        m_axi_output_r_RLAST,
        m_axi_output_r_RID,
        m_axi_output_r_RFIFONUM,
        m_axi_output_r_RUSER,
        m_axi_output_r_RRESP,
        m_axi_output_r_BVALID,
        m_axi_output_r_BREADY,
        m_axi_output_r_BRESP,
        m_axi_output_r_BID,
        m_axi_output_r_BUSER,
        output_ftmap,
        grp_fu_437_p_din0,
        grp_fu_437_p_din1,
        grp_fu_437_p_opcode,
        grp_fu_437_p_dout0,
        grp_fu_437_p_ce,
        grp_fu_441_p_din0,
        grp_fu_441_p_din1,
        grp_fu_441_p_dout0,
        grp_fu_441_p_ce,
        grp_fu_445_p_din0,
        grp_fu_445_p_din1,
        grp_fu_445_p_opcode,
        grp_fu_445_p_dout0,
        grp_fu_445_p_ce
);

parameter    ap_ST_fsm_state1 = 32'd1;
parameter    ap_ST_fsm_state2 = 32'd2;
parameter    ap_ST_fsm_state3 = 32'd4;
parameter    ap_ST_fsm_state4 = 32'd8;
parameter    ap_ST_fsm_state5 = 32'd16;
parameter    ap_ST_fsm_state6 = 32'd32;
parameter    ap_ST_fsm_state7 = 32'd64;
parameter    ap_ST_fsm_state8 = 32'd128;
parameter    ap_ST_fsm_state9 = 32'd256;
parameter    ap_ST_fsm_state10 = 32'd512;
parameter    ap_ST_fsm_state11 = 32'd1024;
parameter    ap_ST_fsm_state12 = 32'd2048;
parameter    ap_ST_fsm_state13 = 32'd4096;
parameter    ap_ST_fsm_state14 = 32'd8192;
parameter    ap_ST_fsm_state15 = 32'd16384;
parameter    ap_ST_fsm_state16 = 32'd32768;
parameter    ap_ST_fsm_state17 = 32'd65536;
parameter    ap_ST_fsm_state18 = 32'd131072;
parameter    ap_ST_fsm_state19 = 32'd262144;
parameter    ap_ST_fsm_state20 = 32'd524288;
parameter    ap_ST_fsm_state21 = 32'd1048576;
parameter    ap_ST_fsm_state22 = 32'd2097152;
parameter    ap_ST_fsm_state23 = 32'd4194304;
parameter    ap_ST_fsm_state24 = 32'd8388608;
parameter    ap_ST_fsm_state25 = 32'd16777216;
parameter    ap_ST_fsm_state26 = 32'd33554432;
parameter    ap_ST_fsm_state27 = 32'd67108864;
parameter    ap_ST_fsm_state28 = 32'd134217728;
parameter    ap_ST_fsm_state29 = 32'd268435456;
parameter    ap_ST_fsm_state30 = 32'd536870912;
parameter    ap_ST_fsm_state31 = 32'd1073741824;
parameter    ap_ST_fsm_state32 = 32'd2147483648;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_input_r_AWVALID;
input   m_axi_input_r_AWREADY;
output  [63:0] m_axi_input_r_AWADDR;
output  [0:0] m_axi_input_r_AWID;
output  [31:0] m_axi_input_r_AWLEN;
output  [2:0] m_axi_input_r_AWSIZE;
output  [1:0] m_axi_input_r_AWBURST;
output  [1:0] m_axi_input_r_AWLOCK;
output  [3:0] m_axi_input_r_AWCACHE;
output  [2:0] m_axi_input_r_AWPROT;
output  [3:0] m_axi_input_r_AWQOS;
output  [3:0] m_axi_input_r_AWREGION;
output  [0:0] m_axi_input_r_AWUSER;
output   m_axi_input_r_WVALID;
input   m_axi_input_r_WREADY;
output  [31:0] m_axi_input_r_WDATA;
output  [3:0] m_axi_input_r_WSTRB;
output   m_axi_input_r_WLAST;
output  [0:0] m_axi_input_r_WID;
output  [0:0] m_axi_input_r_WUSER;
output   m_axi_input_r_ARVALID;
input   m_axi_input_r_ARREADY;
output  [63:0] m_axi_input_r_ARADDR;
output  [0:0] m_axi_input_r_ARID;
output  [31:0] m_axi_input_r_ARLEN;
output  [2:0] m_axi_input_r_ARSIZE;
output  [1:0] m_axi_input_r_ARBURST;
output  [1:0] m_axi_input_r_ARLOCK;
output  [3:0] m_axi_input_r_ARCACHE;
output  [2:0] m_axi_input_r_ARPROT;
output  [3:0] m_axi_input_r_ARQOS;
output  [3:0] m_axi_input_r_ARREGION;
output  [0:0] m_axi_input_r_ARUSER;
input   m_axi_input_r_RVALID;
output   m_axi_input_r_RREADY;
input  [31:0] m_axi_input_r_RDATA;
input   m_axi_input_r_RLAST;
input  [0:0] m_axi_input_r_RID;
input  [8:0] m_axi_input_r_RFIFONUM;
input  [0:0] m_axi_input_r_RUSER;
input  [1:0] m_axi_input_r_RRESP;
input   m_axi_input_r_BVALID;
output   m_axi_input_r_BREADY;
input  [1:0] m_axi_input_r_BRESP;
input  [0:0] m_axi_input_r_BID;
input  [0:0] m_axi_input_r_BUSER;
input  [63:0] input_ftmap;
output   m_axi_params_AWVALID;
input   m_axi_params_AWREADY;
output  [63:0] m_axi_params_AWADDR;
output  [0:0] m_axi_params_AWID;
output  [31:0] m_axi_params_AWLEN;
output  [2:0] m_axi_params_AWSIZE;
output  [1:0] m_axi_params_AWBURST;
output  [1:0] m_axi_params_AWLOCK;
output  [3:0] m_axi_params_AWCACHE;
output  [2:0] m_axi_params_AWPROT;
output  [3:0] m_axi_params_AWQOS;
output  [3:0] m_axi_params_AWREGION;
output  [0:0] m_axi_params_AWUSER;
output   m_axi_params_WVALID;
input   m_axi_params_WREADY;
output  [31:0] m_axi_params_WDATA;
output  [3:0] m_axi_params_WSTRB;
output   m_axi_params_WLAST;
output  [0:0] m_axi_params_WID;
output  [0:0] m_axi_params_WUSER;
output   m_axi_params_ARVALID;
input   m_axi_params_ARREADY;
output  [63:0] m_axi_params_ARADDR;
output  [0:0] m_axi_params_ARID;
output  [31:0] m_axi_params_ARLEN;
output  [2:0] m_axi_params_ARSIZE;
output  [1:0] m_axi_params_ARBURST;
output  [1:0] m_axi_params_ARLOCK;
output  [3:0] m_axi_params_ARCACHE;
output  [2:0] m_axi_params_ARPROT;
output  [3:0] m_axi_params_ARQOS;
output  [3:0] m_axi_params_ARREGION;
output  [0:0] m_axi_params_ARUSER;
input   m_axi_params_RVALID;
output   m_axi_params_RREADY;
input  [31:0] m_axi_params_RDATA;
input   m_axi_params_RLAST;
input  [0:0] m_axi_params_RID;
input  [8:0] m_axi_params_RFIFONUM;
input  [0:0] m_axi_params_RUSER;
input  [1:0] m_axi_params_RRESP;
input   m_axi_params_BVALID;
output   m_axi_params_BREADY;
input  [1:0] m_axi_params_BRESP;
input  [0:0] m_axi_params_BID;
input  [0:0] m_axi_params_BUSER;
input  [63:0] conv1_weights;
output  [5:0] conv1_biases_address0;
output   conv1_biases_ce0;
input  [31:0] conv1_biases_q0;
output   m_axi_output_r_AWVALID;
input   m_axi_output_r_AWREADY;
output  [63:0] m_axi_output_r_AWADDR;
output  [0:0] m_axi_output_r_AWID;
output  [31:0] m_axi_output_r_AWLEN;
output  [2:0] m_axi_output_r_AWSIZE;
output  [1:0] m_axi_output_r_AWBURST;
output  [1:0] m_axi_output_r_AWLOCK;
output  [3:0] m_axi_output_r_AWCACHE;
output  [2:0] m_axi_output_r_AWPROT;
output  [3:0] m_axi_output_r_AWQOS;
output  [3:0] m_axi_output_r_AWREGION;
output  [0:0] m_axi_output_r_AWUSER;
output   m_axi_output_r_WVALID;
input   m_axi_output_r_WREADY;
output  [31:0] m_axi_output_r_WDATA;
output  [3:0] m_axi_output_r_WSTRB;
output   m_axi_output_r_WLAST;
output  [0:0] m_axi_output_r_WID;
output  [0:0] m_axi_output_r_WUSER;
output   m_axi_output_r_ARVALID;
input   m_axi_output_r_ARREADY;
output  [63:0] m_axi_output_r_ARADDR;
output  [0:0] m_axi_output_r_ARID;
output  [31:0] m_axi_output_r_ARLEN;
output  [2:0] m_axi_output_r_ARSIZE;
output  [1:0] m_axi_output_r_ARBURST;
output  [1:0] m_axi_output_r_ARLOCK;
output  [3:0] m_axi_output_r_ARCACHE;
output  [2:0] m_axi_output_r_ARPROT;
output  [3:0] m_axi_output_r_ARQOS;
output  [3:0] m_axi_output_r_ARREGION;
output  [0:0] m_axi_output_r_ARUSER;
input   m_axi_output_r_RVALID;
output   m_axi_output_r_RREADY;
input  [31:0] m_axi_output_r_RDATA;
input   m_axi_output_r_RLAST;
input  [0:0] m_axi_output_r_RID;
input  [8:0] m_axi_output_r_RFIFONUM;
input  [0:0] m_axi_output_r_RUSER;
input  [1:0] m_axi_output_r_RRESP;
input   m_axi_output_r_BVALID;
output   m_axi_output_r_BREADY;
input  [1:0] m_axi_output_r_BRESP;
input  [0:0] m_axi_output_r_BID;
input  [0:0] m_axi_output_r_BUSER;
input  [63:0] output_ftmap;
output  [31:0] grp_fu_437_p_din0;
output  [31:0] grp_fu_437_p_din1;
output  [1:0] grp_fu_437_p_opcode;
input  [31:0] grp_fu_437_p_dout0;
output   grp_fu_437_p_ce;
output  [31:0] grp_fu_441_p_din0;
output  [31:0] grp_fu_441_p_din1;
input  [31:0] grp_fu_441_p_dout0;
output   grp_fu_441_p_ce;
output  [31:0] grp_fu_445_p_din0;
output  [31:0] grp_fu_445_p_din1;
output  [4:0] grp_fu_445_p_opcode;
input  [0:0] grp_fu_445_p_dout0;
output   grp_fu_445_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_input_r_ARVALID;
reg m_axi_input_r_RREADY;
reg m_axi_params_ARVALID;
reg m_axi_params_RREADY;
reg m_axi_output_r_AWVALID;
reg m_axi_output_r_WVALID;
reg m_axi_output_r_BREADY;

(* fsm_encoding = "none" *) reg   [31:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [7:0] conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_address0;
reg    conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_ce0;
reg    conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_we0;
reg   [31:0] conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_d0;
wire   [31:0] conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_q0;
reg   [7:0] conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_address0;
reg    conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_ce0;
reg    conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_we0;
reg   [31:0] conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_d0;
wire   [31:0] conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_q0;
reg   [7:0] conv1_float_255_255_float_1_9_9_float_float_255_255_we_address0;
reg    conv1_float_255_255_float_1_9_9_float_float_255_255_we_ce0;
reg    conv1_float_255_255_float_1_9_9_float_float_255_255_we_we0;
reg   [31:0] conv1_float_255_255_float_1_9_9_float_float_255_255_we_d0;
wire   [31:0] conv1_float_255_255_float_1_9_9_float_float_255_255_we_q0;
reg   [7:0] conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_address0;
reg    conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_ce0;
reg    conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_we0;
reg   [31:0] conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_d0;
wire   [31:0] conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_q0;
reg   [13:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0;
reg    conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0;
reg    conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0;
reg   [31:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0;
wire   [31:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q0;
reg   [13:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address1;
reg    conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1;
reg    conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we1;
reg   [31:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d1;
wire   [31:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q1;
reg   [9:0] conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_address0;
reg    conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_ce0;
reg    conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_we0;
wire   [31:0] conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_q0;
reg    conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_ce1;
reg    conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_we1;
reg   [9:0] conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_address0;
reg    conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_ce0;
reg    conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_we0;
wire   [31:0] conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_q0;
reg   [9:0] conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_address0;
reg    conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_ce0;
reg    conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_we0;
wire   [31:0] conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_q0;
reg   [9:0] conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_address0;
reg    conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_ce0;
reg    conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_we0;
wire   [31:0] conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_q0;
reg   [9:0] conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_address0;
reg    conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_ce0;
reg    conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_we0;
wire   [31:0] conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_q0;
reg   [9:0] conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_address0;
reg    conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_ce0;
reg    conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_we0;
wire   [31:0] conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_q0;
reg   [9:0] conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_address0;
reg    conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_ce0;
reg    conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_we0;
wire   [31:0] conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_q0;
reg   [9:0] conv1_float_255_255_float_1_9_9_float_float_255_255_in_address0;
reg    conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce0;
reg    conv1_float_255_255_float_1_9_9_float_float_255_255_in_we0;
wire   [31:0] conv1_float_255_255_float_1_9_9_float_float_255_255_in_q0;
reg    conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce1;
reg    conv1_float_255_255_float_1_9_9_float_float_255_255_in_we1;
reg   [13:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0;
reg    conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0;
reg    conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0;
reg   [31:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0;
wire   [31:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q0;
reg   [13:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address1;
reg    conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce1;
reg    conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we1;
reg   [31:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d1;
wire   [31:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q1;
reg    params_blk_n_R;
wire    ap_CS_fsm_state13;
reg    params_blk_n_AR;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state15;
reg   [31:0] reg_729;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state23;
reg   [31:0] reg_735;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state26;
wire   [7:0] add_ln24_2_fu_765_p2;
reg   [7:0] add_ln24_2_reg_1389;
wire    ap_CS_fsm_state2;
wire   [7:0] select_ln24_fu_789_p3;
reg   [7:0] select_ln24_reg_1394;
wire   [0:0] icmp_ln24_fu_759_p2;
wire   [6:0] select_ln24_1_fu_798_p3;
reg   [6:0] select_ln24_1_reg_1401;
wire   [5:0] trunc_ln24_fu_806_p1;
reg   [5:0] trunc_ln24_reg_1406;
reg   [63:0] params_addr42_reg_1411;
wire   [3:0] add_ln106_fu_859_p2;
reg   [3:0] add_ln106_reg_1420;
wire    ap_CS_fsm_state11;
wire   [4:0] select_ln106_fu_865_p3;
reg   [4:0] select_ln106_reg_1425;
wire   [0:0] icmp_ln106_fu_853_p2;
reg   [1:0] trunc_ln_reg_1430;
wire   [7:0] add_ln112_1_fu_904_p2;
reg   [7:0] add_ln112_1_reg_1434;
wire    ap_CS_fsm_state12;
wire   [3:0] add_ln108_fu_916_p2;
reg   [3:0] add_ln108_reg_1443;
reg   [31:0] params_addr42_read_reg_1448;
reg   [7:0] conv1_float_255_255_float_1_9_9_float_float_255_255_we_40_reg_1453;
wire    ap_CS_fsm_state14;
reg   [7:0] conv1_float_255_255_float_1_9_9_float_float_255_255_we_41_reg_1458;
reg   [7:0] conv1_float_255_255_float_1_9_9_float_float_255_255_we_42_reg_1463;
reg   [7:0] conv1_float_255_255_float_1_9_9_float_float_255_255_we_43_reg_1468;
wire   [31:0] bitcast_ln112_1_fu_967_p1;
reg   [31:0] bitcast_ln112_1_reg_1476;
wire   [7:0] add_ln109_fu_971_p2;
wire    ap_CS_fsm_state16;
wire   [6:0] add_ln31_2_fu_983_p2;
reg   [6:0] add_ln31_2_reg_1492;
wire    ap_CS_fsm_state17;
wire   [3:0] select_ln31_fu_1001_p3;
reg   [3:0] select_ln31_reg_1497;
wire   [0:0] icmp_ln31_fu_977_p2;
wire   [3:0] select_ln31_3_fu_1009_p3;
reg   [3:0] select_ln31_3_reg_1506;
wire   [3:0] select_ln42_fu_1043_p3;
reg   [3:0] select_ln42_reg_1511;
reg   [1:0] trunc_ln31_mid2_reg_1519;
wire   [6:0] empty_121_fu_1065_p2;
reg   [6:0] empty_121_reg_1527;
wire   [13:0] tmp_s_fu_1071_p3;
reg   [13:0] tmp_s_reg_1532;
wire   [7:0] trunc_ln35_fu_1079_p1;
reg   [7:0] trunc_ln35_reg_1537;
wire    ap_CS_fsm_state18;
wire   [0:0] icmp_ln35_fu_1083_p2;
reg   [0:0] icmp_ln35_reg_1545;
reg   [13:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_22_reg_1549;
reg   [13:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_23_reg_1554;
wire   [7:0] or_ln35_fu_1118_p2;
reg   [7:0] or_ln35_reg_1559;
reg   [13:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_26_reg_1564;
wire    ap_CS_fsm_state22;
reg   [13:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_27_reg_1569;
wire   [7:0] or_ln35_1_fu_1157_p2;
reg   [7:0] or_ln35_1_reg_1574;
wire   [7:0] or_ln35_2_fu_1167_p2;
reg   [7:0] or_ln35_2_reg_1579;
wire    ap_CS_fsm_state25;
wire   [8:0] add_ln35_fu_1178_p2;
reg   [8:0] add_ln35_reg_1587;
wire   [0:0] icmp_ln35_1_fu_1172_p2;
wire   [3:0] add_ln34_fu_1184_p2;
wire   [6:0] sub_ln62_fu_1209_p2;
reg   [6:0] sub_ln62_reg_1597;
wire    ap_CS_fsm_state30;
wire   [3:0] add_ln57_fu_1221_p2;
reg   [3:0] add_ln57_reg_1605;
wire   [6:0] add_ln62_fu_1249_p2;
reg   [6:0] add_ln62_reg_1610;
wire    ap_CS_fsm_state31;
wire   [3:0] add_ln58_fu_1260_p2;
reg   [3:0] add_ln58_reg_1619;
wire   [7:0] add_ln59_fu_1320_p2;
wire    ap_CS_fsm_state32;
wire   [0:0] icmp_ln59_fu_1314_p2;
wire    grp_load_input_buffer_c1_fu_550_ap_start;
wire    grp_load_input_buffer_c1_fu_550_ap_done;
wire    grp_load_input_buffer_c1_fu_550_ap_idle;
wire    grp_load_input_buffer_c1_fu_550_ap_ready;
wire    grp_load_input_buffer_c1_fu_550_m_axi_input_r_AWVALID;
wire   [63:0] grp_load_input_buffer_c1_fu_550_m_axi_input_r_AWADDR;
wire   [0:0] grp_load_input_buffer_c1_fu_550_m_axi_input_r_AWID;
wire   [31:0] grp_load_input_buffer_c1_fu_550_m_axi_input_r_AWLEN;
wire   [2:0] grp_load_input_buffer_c1_fu_550_m_axi_input_r_AWSIZE;
wire   [1:0] grp_load_input_buffer_c1_fu_550_m_axi_input_r_AWBURST;
wire   [1:0] grp_load_input_buffer_c1_fu_550_m_axi_input_r_AWLOCK;
wire   [3:0] grp_load_input_buffer_c1_fu_550_m_axi_input_r_AWCACHE;
wire   [2:0] grp_load_input_buffer_c1_fu_550_m_axi_input_r_AWPROT;
wire   [3:0] grp_load_input_buffer_c1_fu_550_m_axi_input_r_AWQOS;
wire   [3:0] grp_load_input_buffer_c1_fu_550_m_axi_input_r_AWREGION;
wire   [0:0] grp_load_input_buffer_c1_fu_550_m_axi_input_r_AWUSER;
wire    grp_load_input_buffer_c1_fu_550_m_axi_input_r_WVALID;
wire   [31:0] grp_load_input_buffer_c1_fu_550_m_axi_input_r_WDATA;
wire   [3:0] grp_load_input_buffer_c1_fu_550_m_axi_input_r_WSTRB;
wire    grp_load_input_buffer_c1_fu_550_m_axi_input_r_WLAST;
wire   [0:0] grp_load_input_buffer_c1_fu_550_m_axi_input_r_WID;
wire   [0:0] grp_load_input_buffer_c1_fu_550_m_axi_input_r_WUSER;
wire    grp_load_input_buffer_c1_fu_550_m_axi_input_r_ARVALID;
wire   [63:0] grp_load_input_buffer_c1_fu_550_m_axi_input_r_ARADDR;
wire   [0:0] grp_load_input_buffer_c1_fu_550_m_axi_input_r_ARID;
wire   [31:0] grp_load_input_buffer_c1_fu_550_m_axi_input_r_ARLEN;
wire   [2:0] grp_load_input_buffer_c1_fu_550_m_axi_input_r_ARSIZE;
wire   [1:0] grp_load_input_buffer_c1_fu_550_m_axi_input_r_ARBURST;
wire   [1:0] grp_load_input_buffer_c1_fu_550_m_axi_input_r_ARLOCK;
wire   [3:0] grp_load_input_buffer_c1_fu_550_m_axi_input_r_ARCACHE;
wire   [2:0] grp_load_input_buffer_c1_fu_550_m_axi_input_r_ARPROT;
wire   [3:0] grp_load_input_buffer_c1_fu_550_m_axi_input_r_ARQOS;
wire   [3:0] grp_load_input_buffer_c1_fu_550_m_axi_input_r_ARREGION;
wire   [0:0] grp_load_input_buffer_c1_fu_550_m_axi_input_r_ARUSER;
wire    grp_load_input_buffer_c1_fu_550_m_axi_input_r_RREADY;
wire    grp_load_input_buffer_c1_fu_550_m_axi_input_r_BREADY;
wire   [9:0] grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_address0;
wire    grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_ce0;
wire    grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_we0;
wire   [31:0] grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_d0;
wire   [9:0] grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_address1;
wire    grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_ce1;
wire    grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_we1;
wire   [31:0] grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_d1;
wire   [9:0] grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_address0;
wire    grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_ce0;
wire    grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_we0;
wire   [31:0] grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_d0;
wire   [9:0] grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_address0;
wire    grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_ce0;
wire    grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_we0;
wire   [31:0] grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_d0;
wire   [9:0] grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_address0;
wire    grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_ce0;
wire    grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_we0;
wire   [31:0] grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_d0;
wire   [9:0] grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_address0;
wire    grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_ce0;
wire    grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_we0;
wire   [31:0] grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_d0;
wire   [9:0] grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_address0;
wire    grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_ce0;
wire    grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_we0;
wire   [31:0] grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_d0;
wire   [9:0] grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_address0;
wire    grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_ce0;
wire    grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_we0;
wire   [31:0] grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_d0;
wire   [9:0] grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_address0;
wire    grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce0;
wire    grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_we0;
wire   [31:0] grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_d0;
wire   [9:0] grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_address1;
wire    grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce1;
wire    grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_we1;
wire   [31:0] grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_d1;
wire    grp_export_output_buffer_c1_fu_574_ap_start;
wire    grp_export_output_buffer_c1_fu_574_ap_done;
wire    grp_export_output_buffer_c1_fu_574_ap_idle;
wire    grp_export_output_buffer_c1_fu_574_ap_ready;
wire    grp_export_output_buffer_c1_fu_574_m_axi_output_r_AWVALID;
wire   [63:0] grp_export_output_buffer_c1_fu_574_m_axi_output_r_AWADDR;
wire   [0:0] grp_export_output_buffer_c1_fu_574_m_axi_output_r_AWID;
wire   [31:0] grp_export_output_buffer_c1_fu_574_m_axi_output_r_AWLEN;
wire   [2:0] grp_export_output_buffer_c1_fu_574_m_axi_output_r_AWSIZE;
wire   [1:0] grp_export_output_buffer_c1_fu_574_m_axi_output_r_AWBURST;
wire   [1:0] grp_export_output_buffer_c1_fu_574_m_axi_output_r_AWLOCK;
wire   [3:0] grp_export_output_buffer_c1_fu_574_m_axi_output_r_AWCACHE;
wire   [2:0] grp_export_output_buffer_c1_fu_574_m_axi_output_r_AWPROT;
wire   [3:0] grp_export_output_buffer_c1_fu_574_m_axi_output_r_AWQOS;
wire   [3:0] grp_export_output_buffer_c1_fu_574_m_axi_output_r_AWREGION;
wire   [0:0] grp_export_output_buffer_c1_fu_574_m_axi_output_r_AWUSER;
wire    grp_export_output_buffer_c1_fu_574_m_axi_output_r_WVALID;
wire   [31:0] grp_export_output_buffer_c1_fu_574_m_axi_output_r_WDATA;
wire   [3:0] grp_export_output_buffer_c1_fu_574_m_axi_output_r_WSTRB;
wire    grp_export_output_buffer_c1_fu_574_m_axi_output_r_WLAST;
wire   [0:0] grp_export_output_buffer_c1_fu_574_m_axi_output_r_WID;
wire   [0:0] grp_export_output_buffer_c1_fu_574_m_axi_output_r_WUSER;
wire    grp_export_output_buffer_c1_fu_574_m_axi_output_r_ARVALID;
wire   [63:0] grp_export_output_buffer_c1_fu_574_m_axi_output_r_ARADDR;
wire   [0:0] grp_export_output_buffer_c1_fu_574_m_axi_output_r_ARID;
wire   [31:0] grp_export_output_buffer_c1_fu_574_m_axi_output_r_ARLEN;
wire   [2:0] grp_export_output_buffer_c1_fu_574_m_axi_output_r_ARSIZE;
wire   [1:0] grp_export_output_buffer_c1_fu_574_m_axi_output_r_ARBURST;
wire   [1:0] grp_export_output_buffer_c1_fu_574_m_axi_output_r_ARLOCK;
wire   [3:0] grp_export_output_buffer_c1_fu_574_m_axi_output_r_ARCACHE;
wire   [2:0] grp_export_output_buffer_c1_fu_574_m_axi_output_r_ARPROT;
wire   [3:0] grp_export_output_buffer_c1_fu_574_m_axi_output_r_ARQOS;
wire   [3:0] grp_export_output_buffer_c1_fu_574_m_axi_output_r_ARREGION;
wire   [0:0] grp_export_output_buffer_c1_fu_574_m_axi_output_r_ARUSER;
wire    grp_export_output_buffer_c1_fu_574_m_axi_output_r_RREADY;
wire    grp_export_output_buffer_c1_fu_574_m_axi_output_r_BREADY;
wire   [5:0] grp_export_output_buffer_c1_fu_574_conv1_biases_address0;
wire    grp_export_output_buffer_c1_fu_574_conv1_biases_ce0;
wire   [13:0] grp_export_output_buffer_c1_fu_574_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0;
wire    grp_export_output_buffer_c1_fu_574_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0;
wire    grp_export_output_buffer_c1_fu_574_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0;
wire   [31:0] grp_export_output_buffer_c1_fu_574_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0;
wire   [13:0] grp_export_output_buffer_c1_fu_574_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address1;
wire    grp_export_output_buffer_c1_fu_574_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce1;
wire    grp_export_output_buffer_c1_fu_574_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we1;
wire   [31:0] grp_export_output_buffer_c1_fu_574_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d1;
wire   [13:0] grp_export_output_buffer_c1_fu_574_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0;
wire    grp_export_output_buffer_c1_fu_574_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0;
wire    grp_export_output_buffer_c1_fu_574_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0;
wire   [31:0] grp_export_output_buffer_c1_fu_574_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0;
wire   [13:0] grp_export_output_buffer_c1_fu_574_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address1;
wire    grp_export_output_buffer_c1_fu_574_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1;
wire    grp_export_output_buffer_c1_fu_574_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we1;
wire   [31:0] grp_export_output_buffer_c1_fu_574_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d1;
wire   [31:0] grp_export_output_buffer_c1_fu_574_grp_fu_1632_p_din0;
wire   [31:0] grp_export_output_buffer_c1_fu_574_grp_fu_1632_p_din1;
wire   [1:0] grp_export_output_buffer_c1_fu_574_grp_fu_1632_p_opcode;
wire    grp_export_output_buffer_c1_fu_574_grp_fu_1632_p_ce;
wire   [31:0] grp_export_output_buffer_c1_fu_574_grp_fu_1640_p_din0;
wire   [31:0] grp_export_output_buffer_c1_fu_574_grp_fu_1640_p_din1;
wire   [4:0] grp_export_output_buffer_c1_fu_574_grp_fu_1640_p_opcode;
wire    grp_export_output_buffer_c1_fu_574_grp_fu_1640_p_ce;
wire    grp_conv1_Pipeline_KR_KC_fu_589_ap_start;
wire    grp_conv1_Pipeline_KR_KC_fu_589_ap_done;
wire    grp_conv1_Pipeline_KR_KC_fu_589_ap_idle;
wire    grp_conv1_Pipeline_KR_KC_fu_589_ap_ready;
wire   [31:0] grp_conv1_Pipeline_KR_KC_fu_589_p_out;
wire    grp_conv1_Pipeline_KR_KC_fu_589_p_out_ap_vld;
wire   [7:0] grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_address0;
wire    grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_ce0;
wire   [7:0] grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_address0;
wire    grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_ce0;
wire   [7:0] grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_we_address0;
wire    grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_we_ce0;
wire   [7:0] grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_address0;
wire    grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_ce0;
wire   [9:0] grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_address0;
wire    grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_ce0;
wire   [9:0] grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_address0;
wire    grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_ce0;
wire   [9:0] grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_address0;
wire    grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_ce0;
wire   [9:0] grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_address0;
wire    grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_ce0;
wire   [9:0] grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_address0;
wire    grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_ce0;
wire   [9:0] grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_address0;
wire    grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_ce0;
wire   [9:0] grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_address0;
wire    grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_ce0;
wire   [9:0] grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_in_address0;
wire    grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce0;
wire   [31:0] grp_conv1_Pipeline_KR_KC_fu_589_grp_fu_1632_p_din0;
wire   [31:0] grp_conv1_Pipeline_KR_KC_fu_589_grp_fu_1632_p_din1;
wire   [1:0] grp_conv1_Pipeline_KR_KC_fu_589_grp_fu_1632_p_opcode;
wire    grp_conv1_Pipeline_KR_KC_fu_589_grp_fu_1632_p_ce;
wire   [31:0] grp_conv1_Pipeline_KR_KC_fu_589_grp_fu_1636_p_din0;
wire   [31:0] grp_conv1_Pipeline_KR_KC_fu_589_grp_fu_1636_p_din1;
wire    grp_conv1_Pipeline_KR_KC_fu_589_grp_fu_1636_p_ce;
wire    grp_conv1_Pipeline_KR_KC1_fu_624_ap_start;
wire    grp_conv1_Pipeline_KR_KC1_fu_624_ap_done;
wire    grp_conv1_Pipeline_KR_KC1_fu_624_ap_idle;
wire    grp_conv1_Pipeline_KR_KC1_fu_624_ap_ready;
wire   [31:0] grp_conv1_Pipeline_KR_KC1_fu_624_add52_119_out;
wire    grp_conv1_Pipeline_KR_KC1_fu_624_add52_119_out_ap_vld;
wire   [7:0] grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_address0;
wire    grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_ce0;
wire   [7:0] grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_address0;
wire    grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_ce0;
wire   [7:0] grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_we_address0;
wire    grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_we_ce0;
wire   [7:0] grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_address0;
wire    grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_ce0;
wire   [9:0] grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_address0;
wire    grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_ce0;
wire   [9:0] grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_address0;
wire    grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_ce0;
wire   [9:0] grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_address0;
wire    grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_ce0;
wire   [9:0] grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_address0;
wire    grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_ce0;
wire   [9:0] grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_address0;
wire    grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_ce0;
wire   [9:0] grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_address0;
wire    grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_ce0;
wire   [9:0] grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_address0;
wire    grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_ce0;
wire   [9:0] grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_in_address0;
wire    grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce0;
wire   [31:0] grp_conv1_Pipeline_KR_KC1_fu_624_grp_fu_1632_p_din0;
wire   [31:0] grp_conv1_Pipeline_KR_KC1_fu_624_grp_fu_1632_p_din1;
wire   [1:0] grp_conv1_Pipeline_KR_KC1_fu_624_grp_fu_1632_p_opcode;
wire    grp_conv1_Pipeline_KR_KC1_fu_624_grp_fu_1632_p_ce;
wire   [31:0] grp_conv1_Pipeline_KR_KC1_fu_624_grp_fu_1636_p_din0;
wire   [31:0] grp_conv1_Pipeline_KR_KC1_fu_624_grp_fu_1636_p_din1;
wire    grp_conv1_Pipeline_KR_KC1_fu_624_grp_fu_1636_p_ce;
wire    grp_conv1_Pipeline_KR_KC2_fu_659_ap_start;
wire    grp_conv1_Pipeline_KR_KC2_fu_659_ap_done;
wire    grp_conv1_Pipeline_KR_KC2_fu_659_ap_idle;
wire    grp_conv1_Pipeline_KR_KC2_fu_659_ap_ready;
wire   [31:0] grp_conv1_Pipeline_KR_KC2_fu_659_add52_222_out;
wire    grp_conv1_Pipeline_KR_KC2_fu_659_add52_222_out_ap_vld;
wire   [7:0] grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_address0;
wire    grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_ce0;
wire   [7:0] grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_address0;
wire    grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_ce0;
wire   [7:0] grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_we_address0;
wire    grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_we_ce0;
wire   [7:0] grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_address0;
wire    grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_ce0;
wire   [9:0] grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_address0;
wire    grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_ce0;
wire   [9:0] grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_address0;
wire    grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_ce0;
wire   [9:0] grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_address0;
wire    grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_ce0;
wire   [9:0] grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_address0;
wire    grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_ce0;
wire   [9:0] grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_address0;
wire    grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_ce0;
wire   [9:0] grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_address0;
wire    grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_ce0;
wire   [9:0] grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_address0;
wire    grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_ce0;
wire   [9:0] grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_in_address0;
wire    grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce0;
wire   [31:0] grp_conv1_Pipeline_KR_KC2_fu_659_grp_fu_1632_p_din0;
wire   [31:0] grp_conv1_Pipeline_KR_KC2_fu_659_grp_fu_1632_p_din1;
wire   [1:0] grp_conv1_Pipeline_KR_KC2_fu_659_grp_fu_1632_p_opcode;
wire    grp_conv1_Pipeline_KR_KC2_fu_659_grp_fu_1632_p_ce;
wire   [31:0] grp_conv1_Pipeline_KR_KC2_fu_659_grp_fu_1636_p_din0;
wire   [31:0] grp_conv1_Pipeline_KR_KC2_fu_659_grp_fu_1636_p_din1;
wire    grp_conv1_Pipeline_KR_KC2_fu_659_grp_fu_1636_p_ce;
wire    grp_conv1_Pipeline_KR_KC3_fu_694_ap_start;
wire    grp_conv1_Pipeline_KR_KC3_fu_694_ap_done;
wire    grp_conv1_Pipeline_KR_KC3_fu_694_ap_idle;
wire    grp_conv1_Pipeline_KR_KC3_fu_694_ap_ready;
wire   [31:0] grp_conv1_Pipeline_KR_KC3_fu_694_add52_325_out;
wire    grp_conv1_Pipeline_KR_KC3_fu_694_add52_325_out_ap_vld;
wire   [7:0] grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_address0;
wire    grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_ce0;
wire   [7:0] grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_address0;
wire    grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_ce0;
wire   [7:0] grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_we_address0;
wire    grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_we_ce0;
wire   [7:0] grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_address0;
wire    grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_ce0;
wire   [9:0] grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_address0;
wire    grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_ce0;
wire   [9:0] grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_address0;
wire    grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_ce0;
wire   [9:0] grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_address0;
wire    grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_ce0;
wire   [9:0] grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_address0;
wire    grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_ce0;
wire   [9:0] grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_address0;
wire    grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_ce0;
wire   [9:0] grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_address0;
wire    grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_ce0;
wire   [9:0] grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_address0;
wire    grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_ce0;
wire   [9:0] grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_in_address0;
wire    grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce0;
wire   [31:0] grp_conv1_Pipeline_KR_KC3_fu_694_grp_fu_1632_p_din0;
wire   [31:0] grp_conv1_Pipeline_KR_KC3_fu_694_grp_fu_1632_p_din1;
wire   [1:0] grp_conv1_Pipeline_KR_KC3_fu_694_grp_fu_1632_p_opcode;
wire    grp_conv1_Pipeline_KR_KC3_fu_694_grp_fu_1632_p_ce;
wire   [31:0] grp_conv1_Pipeline_KR_KC3_fu_694_grp_fu_1636_p_din0;
wire   [31:0] grp_conv1_Pipeline_KR_KC3_fu_694_grp_fu_1636_p_din1;
wire    grp_conv1_Pipeline_KR_KC3_fu_694_grp_fu_1636_p_ce;
reg   [3:0] bout_reg_438;
wire   [0:0] icmp_ln108_fu_910_p2;
wire    ap_CS_fsm_state10;
reg   [3:0] kh_reg_449;
wire   [0:0] icmp_ln109_fu_961_p2;
reg   [7:0] kw_reg_460;
reg   [6:0] indvar_flatten37_reg_472;
reg   [3:0] o_reg_483;
reg   [3:0] r_reg_494;
reg   [8:0] c_reg_505;
wire    ap_CS_fsm_state28;
reg   [3:0] o_1_reg_517;
wire   [0:0] icmp_ln58_fu_1254_p2;
wire    ap_CS_fsm_state29;
reg   [3:0] h_2_reg_528;
wire   [0:0] icmp_ln57_fu_1215_p2;
reg   [7:0] w_reg_539;
reg    grp_load_input_buffer_c1_fu_550_ap_start_reg;
reg    grp_export_output_buffer_c1_fu_574_ap_start_reg;
reg    grp_conv1_Pipeline_KR_KC_fu_589_ap_start_reg;
wire    ap_CS_fsm_state20;
reg    grp_conv1_Pipeline_KR_KC1_fu_624_ap_start_reg;
reg    grp_conv1_Pipeline_KR_KC2_fu_659_ap_start_reg;
wire    ap_CS_fsm_state24;
reg    grp_conv1_Pipeline_KR_KC3_fu_694_ap_start_reg;
wire    ap_CS_fsm_state27;
wire   [63:0] zext_ln112_2_fu_927_p1;
wire   [63:0] zext_ln112_3_fu_953_p1;
wire   [63:0] p_cast467_fu_1108_p1;
wire   [63:0] tmp_43_cast_fu_1147_p1;
wire   [63:0] zext_ln62_2_fu_1283_p1;
wire   [63:0] zext_ln62_3_fu_1302_p1;
wire  signed [63:0] sext_ln24_fu_839_p1;
reg   [7:0] h_fu_216;
wire   [7:0] h_1_fu_1227_p2;
reg   [6:0] out_fu_220;
reg   [7:0] indvar_flatten47_fu_224;
wire   [31:0] bitcast_ln112_fu_935_p1;
wire   [0:0] icmp_ln25_fu_783_p2;
wire   [6:0] add_ln24_fu_777_p2;
wire   [6:0] mul_ln24_fu_814_p0;
wire   [9:0] mul_ln24_fu_814_p1;
wire   [15:0] mul_ln24_fu_814_p2;
wire   [63:0] zext_ln24_1_fu_820_p1;
wire   [63:0] add_ln24_1_fu_824_p2;
wire   [61:0] sext_ln106_mid2_v_fu_829_p4;
wire   [0:0] trunc_ln106_fu_849_p1;
wire   [4:0] zext_ln112_fu_883_p1;
wire   [4:0] add_ln112_fu_887_p2;
wire   [7:0] p_shl_fu_896_p3;
wire   [7:0] zext_ln112_1_fu_892_p1;
wire   [7:0] add_ln112_2_fu_922_p2;
wire   [7:0] kw_1_fu_942_p2;
wire   [7:0] add_ln112_3_fu_948_p2;
wire   [0:0] icmp_ln34_fu_995_p2;
wire   [3:0] add_ln31_fu_989_p2;
wire   [2:0] empty_119_fu_1021_p1;
wire   [6:0] tmp_33_cast_fu_1025_p3;
wire   [6:0] select_ln31_3_cast_fu_1017_p1;
wire   [0:0] trunc_ln31_fu_1039_p1;
wire   [6:0] empty_120_fu_1033_p2;
wire   [6:0] select_ln31_cast_fu_1061_p1;
wire   [7:0] lshr_ln_fu_1089_p4;
wire   [13:0] lshr_ln_cast_fu_1099_p1;
wire   [13:0] empty_fu_1103_p2;
wire   [6:0] trunc_ln35_1_fu_1124_p4;
wire   [6:0] or_ln38_fu_1134_p2;
wire   [13:0] tmp_12_fu_1140_p3;
wire   [2:0] trunc_ln62_fu_1197_p1;
wire   [6:0] tmp_36_cast_fu_1201_p3;
wire   [6:0] zext_ln62_fu_1193_p1;
wire   [6:0] zext_ln62_1_fu_1245_p1;
wire   [6:0] lshr_ln1_fu_1266_p4;
wire   [13:0] tmp_13_fu_1276_p3;
wire   [6:0] or_ln62_fu_1289_p2;
wire   [13:0] tmp_14_fu_1295_p3;
wire   [7:0] or_ln59_fu_1308_p2;
reg   [31:0] grp_fu_1632_p0;
reg   [31:0] grp_fu_1632_p1;
reg    grp_fu_1632_ce;
reg   [31:0] grp_fu_1636_p0;
reg   [31:0] grp_fu_1636_p1;
reg    grp_fu_1636_ce;
reg    grp_fu_1640_ce;
reg   [31:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
reg    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
reg    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
reg    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
reg    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
reg    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire   [15:0] mul_ln24_fu_814_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 32'd1;
#0 grp_load_input_buffer_c1_fu_550_ap_start_reg = 1'b0;
#0 grp_export_output_buffer_c1_fu_574_ap_start_reg = 1'b0;
#0 grp_conv1_Pipeline_KR_KC_fu_589_ap_start_reg = 1'b0;
#0 grp_conv1_Pipeline_KR_KC1_fu_624_ap_start_reg = 1'b0;
#0 grp_conv1_Pipeline_KR_KC2_fu_659_ap_start_reg = 1'b0;
#0 grp_conv1_Pipeline_KR_KC3_fu_694_ap_start_reg = 1'b0;
end

srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 162 ),
    .AddressWidth( 8 ))
conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_address0),
    .ce0(conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_ce0),
    .we0(conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_we0),
    .d0(conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_d0),
    .q0(conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_q0)
);

srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 162 ),
    .AddressWidth( 8 ))
conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_address0),
    .ce0(conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_ce0),
    .we0(conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_we0),
    .d0(conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_d0),
    .q0(conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_q0)
);

srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 162 ),
    .AddressWidth( 8 ))
conv1_float_255_255_float_1_9_9_float_float_255_255_we_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_float_255_255_float_1_9_9_float_float_255_255_we_address0),
    .ce0(conv1_float_255_255_float_1_9_9_float_float_255_255_we_ce0),
    .we0(conv1_float_255_255_float_1_9_9_float_float_255_255_we_we0),
    .d0(conv1_float_255_255_float_1_9_9_float_float_255_255_we_d0),
    .q0(conv1_float_255_255_float_1_9_9_float_float_255_255_we_q0)
);

srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 162 ),
    .AddressWidth( 8 ))
conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_address0),
    .ce0(conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_ce0),
    .we0(conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_we0),
    .d0(conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_d0),
    .q0(conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_q0)
);

srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 15360 ),
    .AddressWidth( 14 ))
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0),
    .ce0(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0),
    .we0(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0),
    .d0(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0),
    .q0(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q0),
    .address1(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address1),
    .ce1(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1),
    .we1(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we1),
    .d1(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d1),
    .q1(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q1)
);

srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 759 ),
    .AddressWidth( 10 ))
conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_address0),
    .ce0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_ce0),
    .we0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_we0),
    .d0(grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_d0),
    .q0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_q0),
    .address1(grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_address1),
    .ce1(conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_ce1),
    .we1(conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_we1),
    .d1(grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_d1)
);

srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 759 ),
    .AddressWidth( 10 ))
conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_address0),
    .ce0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_ce0),
    .we0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_we0),
    .d0(grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_d0),
    .q0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_q0)
);

srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 759 ),
    .AddressWidth( 10 ))
conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_address0),
    .ce0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_ce0),
    .we0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_we0),
    .d0(grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_d0),
    .q0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_q0)
);

srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 759 ),
    .AddressWidth( 10 ))
conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_address0),
    .ce0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_ce0),
    .we0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_we0),
    .d0(grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_d0),
    .q0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_q0)
);

srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 759 ),
    .AddressWidth( 10 ))
conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_address0),
    .ce0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_ce0),
    .we0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_we0),
    .d0(grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_d0),
    .q0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_q0)
);

srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 759 ),
    .AddressWidth( 10 ))
conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_address0),
    .ce0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_ce0),
    .we0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_we0),
    .d0(grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_d0),
    .q0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_q0)
);

srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 759 ),
    .AddressWidth( 10 ))
conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_address0),
    .ce0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_ce0),
    .we0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_we0),
    .d0(grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_d0),
    .q0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_q0)
);

srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 759 ),
    .AddressWidth( 10 ))
conv1_float_255_255_float_1_9_9_float_float_255_255_in_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_address0),
    .ce0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce0),
    .we0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_we0),
    .d0(grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_d0),
    .q0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_q0),
    .address1(grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_address1),
    .ce1(conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce1),
    .we1(conv1_float_255_255_float_1_9_9_float_float_255_255_in_we1),
    .d1(grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_d1)
);

srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 15360 ),
    .AddressWidth( 14 ))
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0),
    .ce0(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0),
    .we0(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0),
    .d0(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0),
    .q0(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q0),
    .address1(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address1),
    .ce1(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce1),
    .we1(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we1),
    .d1(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d1),
    .q1(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q1)
);

srcnn_load_input_buffer_c1 grp_load_input_buffer_c1_fu_550(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_load_input_buffer_c1_fu_550_ap_start),
    .ap_done(grp_load_input_buffer_c1_fu_550_ap_done),
    .ap_idle(grp_load_input_buffer_c1_fu_550_ap_idle),
    .ap_ready(grp_load_input_buffer_c1_fu_550_ap_ready),
    .m_axi_input_r_AWVALID(grp_load_input_buffer_c1_fu_550_m_axi_input_r_AWVALID),
    .m_axi_input_r_AWREADY(1'b0),
    .m_axi_input_r_AWADDR(grp_load_input_buffer_c1_fu_550_m_axi_input_r_AWADDR),
    .m_axi_input_r_AWID(grp_load_input_buffer_c1_fu_550_m_axi_input_r_AWID),
    .m_axi_input_r_AWLEN(grp_load_input_buffer_c1_fu_550_m_axi_input_r_AWLEN),
    .m_axi_input_r_AWSIZE(grp_load_input_buffer_c1_fu_550_m_axi_input_r_AWSIZE),
    .m_axi_input_r_AWBURST(grp_load_input_buffer_c1_fu_550_m_axi_input_r_AWBURST),
    .m_axi_input_r_AWLOCK(grp_load_input_buffer_c1_fu_550_m_axi_input_r_AWLOCK),
    .m_axi_input_r_AWCACHE(grp_load_input_buffer_c1_fu_550_m_axi_input_r_AWCACHE),
    .m_axi_input_r_AWPROT(grp_load_input_buffer_c1_fu_550_m_axi_input_r_AWPROT),
    .m_axi_input_r_AWQOS(grp_load_input_buffer_c1_fu_550_m_axi_input_r_AWQOS),
    .m_axi_input_r_AWREGION(grp_load_input_buffer_c1_fu_550_m_axi_input_r_AWREGION),
    .m_axi_input_r_AWUSER(grp_load_input_buffer_c1_fu_550_m_axi_input_r_AWUSER),
    .m_axi_input_r_WVALID(grp_load_input_buffer_c1_fu_550_m_axi_input_r_WVALID),
    .m_axi_input_r_WREADY(1'b0),
    .m_axi_input_r_WDATA(grp_load_input_buffer_c1_fu_550_m_axi_input_r_WDATA),
    .m_axi_input_r_WSTRB(grp_load_input_buffer_c1_fu_550_m_axi_input_r_WSTRB),
    .m_axi_input_r_WLAST(grp_load_input_buffer_c1_fu_550_m_axi_input_r_WLAST),
    .m_axi_input_r_WID(grp_load_input_buffer_c1_fu_550_m_axi_input_r_WID),
    .m_axi_input_r_WUSER(grp_load_input_buffer_c1_fu_550_m_axi_input_r_WUSER),
    .m_axi_input_r_ARVALID(grp_load_input_buffer_c1_fu_550_m_axi_input_r_ARVALID),
    .m_axi_input_r_ARREADY(m_axi_input_r_ARREADY),
    .m_axi_input_r_ARADDR(grp_load_input_buffer_c1_fu_550_m_axi_input_r_ARADDR),
    .m_axi_input_r_ARID(grp_load_input_buffer_c1_fu_550_m_axi_input_r_ARID),
    .m_axi_input_r_ARLEN(grp_load_input_buffer_c1_fu_550_m_axi_input_r_ARLEN),
    .m_axi_input_r_ARSIZE(grp_load_input_buffer_c1_fu_550_m_axi_input_r_ARSIZE),
    .m_axi_input_r_ARBURST(grp_load_input_buffer_c1_fu_550_m_axi_input_r_ARBURST),
    .m_axi_input_r_ARLOCK(grp_load_input_buffer_c1_fu_550_m_axi_input_r_ARLOCK),
    .m_axi_input_r_ARCACHE(grp_load_input_buffer_c1_fu_550_m_axi_input_r_ARCACHE),
    .m_axi_input_r_ARPROT(grp_load_input_buffer_c1_fu_550_m_axi_input_r_ARPROT),
    .m_axi_input_r_ARQOS(grp_load_input_buffer_c1_fu_550_m_axi_input_r_ARQOS),
    .m_axi_input_r_ARREGION(grp_load_input_buffer_c1_fu_550_m_axi_input_r_ARREGION),
    .m_axi_input_r_ARUSER(grp_load_input_buffer_c1_fu_550_m_axi_input_r_ARUSER),
    .m_axi_input_r_RVALID(m_axi_input_r_RVALID),
    .m_axi_input_r_RREADY(grp_load_input_buffer_c1_fu_550_m_axi_input_r_RREADY),
    .m_axi_input_r_RDATA(m_axi_input_r_RDATA),
    .m_axi_input_r_RLAST(m_axi_input_r_RLAST),
    .m_axi_input_r_RID(m_axi_input_r_RID),
    .m_axi_input_r_RFIFONUM(m_axi_input_r_RFIFONUM),
    .m_axi_input_r_RUSER(m_axi_input_r_RUSER),
    .m_axi_input_r_RRESP(m_axi_input_r_RRESP),
    .m_axi_input_r_BVALID(1'b0),
    .m_axi_input_r_BREADY(grp_load_input_buffer_c1_fu_550_m_axi_input_r_BREADY),
    .m_axi_input_r_BRESP(2'd0),
    .m_axi_input_r_BID(1'd0),
    .m_axi_input_r_BUSER(1'd0),
    .input_ftmap(input_ftmap),
    .h(select_ln24_reg_1394),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_address0(grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_ce0(grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_we0(grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_we0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_d0(grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_d0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_address1(grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_address1),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_ce1(grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_ce1),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_we1(grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_we1),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_d1(grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_d1),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_address0(grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_ce0(grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_we0(grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_we0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_d0(grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_d0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_address0(grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_ce0(grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_we0(grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_we0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_d0(grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_d0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_address0(grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_ce0(grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_we0(grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_we0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_d0(grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_d0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_address0(grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_ce0(grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_we0(grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_we0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_d0(grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_d0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_address0(grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_ce0(grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_we0(grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_we0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_d0(grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_d0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_address0(grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_ce0(grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_we0(grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_we0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_d0(grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_d0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_address0(grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce0(grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_we0(grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_we0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_d0(grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_d0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_address1(grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_address1),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce1(grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce1),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_we1(grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_we1),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_d1(grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_d1)
);

srcnn_export_output_buffer_c1 grp_export_output_buffer_c1_fu_574(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_export_output_buffer_c1_fu_574_ap_start),
    .ap_done(grp_export_output_buffer_c1_fu_574_ap_done),
    .ap_idle(grp_export_output_buffer_c1_fu_574_ap_idle),
    .ap_ready(grp_export_output_buffer_c1_fu_574_ap_ready),
    .m_axi_output_r_AWVALID(grp_export_output_buffer_c1_fu_574_m_axi_output_r_AWVALID),
    .m_axi_output_r_AWREADY(m_axi_output_r_AWREADY),
    .m_axi_output_r_AWADDR(grp_export_output_buffer_c1_fu_574_m_axi_output_r_AWADDR),
    .m_axi_output_r_AWID(grp_export_output_buffer_c1_fu_574_m_axi_output_r_AWID),
    .m_axi_output_r_AWLEN(grp_export_output_buffer_c1_fu_574_m_axi_output_r_AWLEN),
    .m_axi_output_r_AWSIZE(grp_export_output_buffer_c1_fu_574_m_axi_output_r_AWSIZE),
    .m_axi_output_r_AWBURST(grp_export_output_buffer_c1_fu_574_m_axi_output_r_AWBURST),
    .m_axi_output_r_AWLOCK(grp_export_output_buffer_c1_fu_574_m_axi_output_r_AWLOCK),
    .m_axi_output_r_AWCACHE(grp_export_output_buffer_c1_fu_574_m_axi_output_r_AWCACHE),
    .m_axi_output_r_AWPROT(grp_export_output_buffer_c1_fu_574_m_axi_output_r_AWPROT),
    .m_axi_output_r_AWQOS(grp_export_output_buffer_c1_fu_574_m_axi_output_r_AWQOS),
    .m_axi_output_r_AWREGION(grp_export_output_buffer_c1_fu_574_m_axi_output_r_AWREGION),
    .m_axi_output_r_AWUSER(grp_export_output_buffer_c1_fu_574_m_axi_output_r_AWUSER),
    .m_axi_output_r_WVALID(grp_export_output_buffer_c1_fu_574_m_axi_output_r_WVALID),
    .m_axi_output_r_WREADY(m_axi_output_r_WREADY),
    .m_axi_output_r_WDATA(grp_export_output_buffer_c1_fu_574_m_axi_output_r_WDATA),
    .m_axi_output_r_WSTRB(grp_export_output_buffer_c1_fu_574_m_axi_output_r_WSTRB),
    .m_axi_output_r_WLAST(grp_export_output_buffer_c1_fu_574_m_axi_output_r_WLAST),
    .m_axi_output_r_WID(grp_export_output_buffer_c1_fu_574_m_axi_output_r_WID),
    .m_axi_output_r_WUSER(grp_export_output_buffer_c1_fu_574_m_axi_output_r_WUSER),
    .m_axi_output_r_ARVALID(grp_export_output_buffer_c1_fu_574_m_axi_output_r_ARVALID),
    .m_axi_output_r_ARREADY(1'b0),
    .m_axi_output_r_ARADDR(grp_export_output_buffer_c1_fu_574_m_axi_output_r_ARADDR),
    .m_axi_output_r_ARID(grp_export_output_buffer_c1_fu_574_m_axi_output_r_ARID),
    .m_axi_output_r_ARLEN(grp_export_output_buffer_c1_fu_574_m_axi_output_r_ARLEN),
    .m_axi_output_r_ARSIZE(grp_export_output_buffer_c1_fu_574_m_axi_output_r_ARSIZE),
    .m_axi_output_r_ARBURST(grp_export_output_buffer_c1_fu_574_m_axi_output_r_ARBURST),
    .m_axi_output_r_ARLOCK(grp_export_output_buffer_c1_fu_574_m_axi_output_r_ARLOCK),
    .m_axi_output_r_ARCACHE(grp_export_output_buffer_c1_fu_574_m_axi_output_r_ARCACHE),
    .m_axi_output_r_ARPROT(grp_export_output_buffer_c1_fu_574_m_axi_output_r_ARPROT),
    .m_axi_output_r_ARQOS(grp_export_output_buffer_c1_fu_574_m_axi_output_r_ARQOS),
    .m_axi_output_r_ARREGION(grp_export_output_buffer_c1_fu_574_m_axi_output_r_ARREGION),
    .m_axi_output_r_ARUSER(grp_export_output_buffer_c1_fu_574_m_axi_output_r_ARUSER),
    .m_axi_output_r_RVALID(1'b0),
    .m_axi_output_r_RREADY(grp_export_output_buffer_c1_fu_574_m_axi_output_r_RREADY),
    .m_axi_output_r_RDATA(32'd0),
    .m_axi_output_r_RLAST(1'b0),
    .m_axi_output_r_RID(1'd0),
    .m_axi_output_r_RFIFONUM(9'd0),
    .m_axi_output_r_RUSER(1'd0),
    .m_axi_output_r_RRESP(2'd0),
    .m_axi_output_r_BVALID(m_axi_output_r_BVALID),
    .m_axi_output_r_BREADY(grp_export_output_buffer_c1_fu_574_m_axi_output_r_BREADY),
    .m_axi_output_r_BRESP(m_axi_output_r_BRESP),
    .m_axi_output_r_BID(m_axi_output_r_BID),
    .m_axi_output_r_BUSER(m_axi_output_r_BUSER),
    .output_ftmap(output_ftmap),
    .conv1_biases_address0(grp_export_output_buffer_c1_fu_574_conv1_biases_address0),
    .conv1_biases_ce0(grp_export_output_buffer_c1_fu_574_conv1_biases_ce0),
    .conv1_biases_q0(conv1_biases_q0),
    .out_r(trunc_ln24_reg_1406),
    .h(select_ln24_reg_1394),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0(grp_export_output_buffer_c1_fu_574_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0(grp_export_output_buffer_c1_fu_574_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0(grp_export_output_buffer_c1_fu_574_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0(grp_export_output_buffer_c1_fu_574_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address1(grp_export_output_buffer_c1_fu_574_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address1),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce1(grp_export_output_buffer_c1_fu_574_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce1),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we1(grp_export_output_buffer_c1_fu_574_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we1),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d1(grp_export_output_buffer_c1_fu_574_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d1),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q1(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q1),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0(grp_export_output_buffer_c1_fu_574_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0(grp_export_output_buffer_c1_fu_574_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0(grp_export_output_buffer_c1_fu_574_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0(grp_export_output_buffer_c1_fu_574_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address1(grp_export_output_buffer_c1_fu_574_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address1),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1(grp_export_output_buffer_c1_fu_574_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we1(grp_export_output_buffer_c1_fu_574_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we1),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d1(grp_export_output_buffer_c1_fu_574_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d1),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q1(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q1),
    .grp_fu_1632_p_din0(grp_export_output_buffer_c1_fu_574_grp_fu_1632_p_din0),
    .grp_fu_1632_p_din1(grp_export_output_buffer_c1_fu_574_grp_fu_1632_p_din1),
    .grp_fu_1632_p_opcode(grp_export_output_buffer_c1_fu_574_grp_fu_1632_p_opcode),
    .grp_fu_1632_p_dout0(grp_fu_437_p_dout0),
    .grp_fu_1632_p_ce(grp_export_output_buffer_c1_fu_574_grp_fu_1632_p_ce),
    .grp_fu_1640_p_din0(grp_export_output_buffer_c1_fu_574_grp_fu_1640_p_din0),
    .grp_fu_1640_p_din1(grp_export_output_buffer_c1_fu_574_grp_fu_1640_p_din1),
    .grp_fu_1640_p_opcode(grp_export_output_buffer_c1_fu_574_grp_fu_1640_p_opcode),
    .grp_fu_1640_p_dout0(grp_fu_445_p_dout0),
    .grp_fu_1640_p_ce(grp_export_output_buffer_c1_fu_574_grp_fu_1640_p_ce)
);

srcnn_conv1_Pipeline_KR_KC grp_conv1_Pipeline_KR_KC_fu_589(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv1_Pipeline_KR_KC_fu_589_ap_start),
    .ap_done(grp_conv1_Pipeline_KR_KC_fu_589_ap_done),
    .ap_idle(grp_conv1_Pipeline_KR_KC_fu_589_ap_idle),
    .ap_ready(grp_conv1_Pipeline_KR_KC_fu_589_ap_ready),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_20(reg_729),
    .select_ln42(select_ln42_reg_1511),
    .zext_ln34_1(select_ln31_reg_1497),
    .trunc_ln31_mid2(trunc_ln31_mid2_reg_1519),
    .c(trunc_ln35_reg_1537),
    .p_out(grp_conv1_Pipeline_KR_KC_fu_589_p_out),
    .p_out_ap_vld(grp_conv1_Pipeline_KR_KC_fu_589_p_out_ap_vld),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_address0(grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_ce0(grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_q0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_address0(grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_ce0(grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_q0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_we_address0(grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_we_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_we_ce0(grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_we_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_we_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_we_q0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_address0(grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_ce0(grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_q0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_address0(grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_ce0(grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_q0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_address0(grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_ce0(grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_q0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_address0(grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_ce0(grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_q0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_address0(grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_ce0(grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_q0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_address0(grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_ce0(grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_q0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_address0(grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_ce0(grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_q0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_address0(grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_ce0(grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_q0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_address0(grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_in_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce0(grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_q0),
    .grp_fu_1632_p_din0(grp_conv1_Pipeline_KR_KC_fu_589_grp_fu_1632_p_din0),
    .grp_fu_1632_p_din1(grp_conv1_Pipeline_KR_KC_fu_589_grp_fu_1632_p_din1),
    .grp_fu_1632_p_opcode(grp_conv1_Pipeline_KR_KC_fu_589_grp_fu_1632_p_opcode),
    .grp_fu_1632_p_dout0(grp_fu_437_p_dout0),
    .grp_fu_1632_p_ce(grp_conv1_Pipeline_KR_KC_fu_589_grp_fu_1632_p_ce),
    .grp_fu_1636_p_din0(grp_conv1_Pipeline_KR_KC_fu_589_grp_fu_1636_p_din0),
    .grp_fu_1636_p_din1(grp_conv1_Pipeline_KR_KC_fu_589_grp_fu_1636_p_din1),
    .grp_fu_1636_p_dout0(grp_fu_441_p_dout0),
    .grp_fu_1636_p_ce(grp_conv1_Pipeline_KR_KC_fu_589_grp_fu_1636_p_ce)
);

srcnn_conv1_Pipeline_KR_KC1 grp_conv1_Pipeline_KR_KC1_fu_624(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv1_Pipeline_KR_KC1_fu_624_ap_start),
    .ap_done(grp_conv1_Pipeline_KR_KC1_fu_624_ap_done),
    .ap_idle(grp_conv1_Pipeline_KR_KC1_fu_624_ap_idle),
    .ap_ready(grp_conv1_Pipeline_KR_KC1_fu_624_ap_ready),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_21(reg_735),
    .select_ln42(select_ln42_reg_1511),
    .zext_ln34_1(select_ln31_reg_1497),
    .trunc_ln31_mid2(trunc_ln31_mid2_reg_1519),
    .or_ln35_cast(or_ln35_reg_1559),
    .add52_119_out(grp_conv1_Pipeline_KR_KC1_fu_624_add52_119_out),
    .add52_119_out_ap_vld(grp_conv1_Pipeline_KR_KC1_fu_624_add52_119_out_ap_vld),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_address0(grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_ce0(grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_q0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_address0(grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_ce0(grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_q0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_we_address0(grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_we_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_we_ce0(grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_we_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_we_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_we_q0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_address0(grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_ce0(grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_q0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_address0(grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_ce0(grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_q0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_address0(grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_ce0(grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_q0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_address0(grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_ce0(grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_q0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_address0(grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_ce0(grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_q0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_address0(grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_ce0(grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_q0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_address0(grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_ce0(grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_q0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_address0(grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_ce0(grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_q0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_address0(grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_in_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce0(grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_q0),
    .grp_fu_1632_p_din0(grp_conv1_Pipeline_KR_KC1_fu_624_grp_fu_1632_p_din0),
    .grp_fu_1632_p_din1(grp_conv1_Pipeline_KR_KC1_fu_624_grp_fu_1632_p_din1),
    .grp_fu_1632_p_opcode(grp_conv1_Pipeline_KR_KC1_fu_624_grp_fu_1632_p_opcode),
    .grp_fu_1632_p_dout0(grp_fu_437_p_dout0),
    .grp_fu_1632_p_ce(grp_conv1_Pipeline_KR_KC1_fu_624_grp_fu_1632_p_ce),
    .grp_fu_1636_p_din0(grp_conv1_Pipeline_KR_KC1_fu_624_grp_fu_1636_p_din0),
    .grp_fu_1636_p_din1(grp_conv1_Pipeline_KR_KC1_fu_624_grp_fu_1636_p_din1),
    .grp_fu_1636_p_dout0(grp_fu_441_p_dout0),
    .grp_fu_1636_p_ce(grp_conv1_Pipeline_KR_KC1_fu_624_grp_fu_1636_p_ce)
);

srcnn_conv1_Pipeline_KR_KC2 grp_conv1_Pipeline_KR_KC2_fu_659(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv1_Pipeline_KR_KC2_fu_659_ap_start),
    .ap_done(grp_conv1_Pipeline_KR_KC2_fu_659_ap_done),
    .ap_idle(grp_conv1_Pipeline_KR_KC2_fu_659_ap_idle),
    .ap_ready(grp_conv1_Pipeline_KR_KC2_fu_659_ap_ready),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_28(reg_729),
    .select_ln42(select_ln42_reg_1511),
    .zext_ln34_1(select_ln31_reg_1497),
    .trunc_ln31_mid2(trunc_ln31_mid2_reg_1519),
    .zext_ln38_3(or_ln35_1_reg_1574),
    .add52_222_out(grp_conv1_Pipeline_KR_KC2_fu_659_add52_222_out),
    .add52_222_out_ap_vld(grp_conv1_Pipeline_KR_KC2_fu_659_add52_222_out_ap_vld),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_address0(grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_ce0(grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_q0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_address0(grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_ce0(grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_q0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_we_address0(grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_we_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_we_ce0(grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_we_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_we_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_we_q0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_address0(grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_ce0(grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_q0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_address0(grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_ce0(grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_q0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_address0(grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_ce0(grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_q0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_address0(grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_ce0(grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_q0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_address0(grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_ce0(grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_q0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_address0(grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_ce0(grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_q0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_address0(grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_ce0(grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_q0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_address0(grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_ce0(grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_q0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_address0(grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_in_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce0(grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_q0),
    .grp_fu_1632_p_din0(grp_conv1_Pipeline_KR_KC2_fu_659_grp_fu_1632_p_din0),
    .grp_fu_1632_p_din1(grp_conv1_Pipeline_KR_KC2_fu_659_grp_fu_1632_p_din1),
    .grp_fu_1632_p_opcode(grp_conv1_Pipeline_KR_KC2_fu_659_grp_fu_1632_p_opcode),
    .grp_fu_1632_p_dout0(grp_fu_437_p_dout0),
    .grp_fu_1632_p_ce(grp_conv1_Pipeline_KR_KC2_fu_659_grp_fu_1632_p_ce),
    .grp_fu_1636_p_din0(grp_conv1_Pipeline_KR_KC2_fu_659_grp_fu_1636_p_din0),
    .grp_fu_1636_p_din1(grp_conv1_Pipeline_KR_KC2_fu_659_grp_fu_1636_p_din1),
    .grp_fu_1636_p_dout0(grp_fu_441_p_dout0),
    .grp_fu_1636_p_ce(grp_conv1_Pipeline_KR_KC2_fu_659_grp_fu_1636_p_ce)
);

srcnn_conv1_Pipeline_KR_KC3 grp_conv1_Pipeline_KR_KC3_fu_694(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv1_Pipeline_KR_KC3_fu_694_ap_start),
    .ap_done(grp_conv1_Pipeline_KR_KC3_fu_694_ap_done),
    .ap_idle(grp_conv1_Pipeline_KR_KC3_fu_694_ap_idle),
    .ap_ready(grp_conv1_Pipeline_KR_KC3_fu_694_ap_ready),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_29(reg_735),
    .select_ln42(select_ln42_reg_1511),
    .zext_ln34_1(select_ln31_reg_1497),
    .trunc_ln31_mid2(trunc_ln31_mid2_reg_1519),
    .zext_ln35_1(or_ln35_2_reg_1579),
    .add52_325_out(grp_conv1_Pipeline_KR_KC3_fu_694_add52_325_out),
    .add52_325_out_ap_vld(grp_conv1_Pipeline_KR_KC3_fu_694_add52_325_out_ap_vld),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_address0(grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_ce0(grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_q0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_address0(grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_ce0(grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_q0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_we_address0(grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_we_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_we_ce0(grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_we_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_we_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_we_q0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_address0(grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_ce0(grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_q0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_address0(grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_ce0(grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_q0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_address0(grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_ce0(grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_q0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_address0(grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_ce0(grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_q0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_address0(grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_ce0(grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_q0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_address0(grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_ce0(grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_q0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_address0(grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_ce0(grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_q0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_address0(grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_ce0(grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_q0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_address0(grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_in_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce0(grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_in_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_in_q0),
    .grp_fu_1632_p_din0(grp_conv1_Pipeline_KR_KC3_fu_694_grp_fu_1632_p_din0),
    .grp_fu_1632_p_din1(grp_conv1_Pipeline_KR_KC3_fu_694_grp_fu_1632_p_din1),
    .grp_fu_1632_p_opcode(grp_conv1_Pipeline_KR_KC3_fu_694_grp_fu_1632_p_opcode),
    .grp_fu_1632_p_dout0(grp_fu_437_p_dout0),
    .grp_fu_1632_p_ce(grp_conv1_Pipeline_KR_KC3_fu_694_grp_fu_1632_p_ce),
    .grp_fu_1636_p_din0(grp_conv1_Pipeline_KR_KC3_fu_694_grp_fu_1636_p_din0),
    .grp_fu_1636_p_din1(grp_conv1_Pipeline_KR_KC3_fu_694_grp_fu_1636_p_din1),
    .grp_fu_1636_p_dout0(grp_fu_441_p_dout0),
    .grp_fu_1636_p_ce(grp_conv1_Pipeline_KR_KC3_fu_694_grp_fu_1636_p_ce)
);

srcnn_mul_7ns_10ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 16 ))
mul_7ns_10ns_16_1_1_U146(
    .din0(mul_ln24_fu_814_p0),
    .din1(mul_ln24_fu_814_p1),
    .dout(mul_ln24_fu_814_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv1_Pipeline_KR_KC1_fu_624_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state21)) begin
            grp_conv1_Pipeline_KR_KC1_fu_624_ap_start_reg <= 1'b1;
        end else if ((grp_conv1_Pipeline_KR_KC1_fu_624_ap_ready == 1'b1)) begin
            grp_conv1_Pipeline_KR_KC1_fu_624_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv1_Pipeline_KR_KC2_fu_659_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state23)) begin
            grp_conv1_Pipeline_KR_KC2_fu_659_ap_start_reg <= 1'b1;
        end else if ((grp_conv1_Pipeline_KR_KC2_fu_659_ap_ready == 1'b1)) begin
            grp_conv1_Pipeline_KR_KC2_fu_659_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv1_Pipeline_KR_KC3_fu_694_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state26)) begin
            grp_conv1_Pipeline_KR_KC3_fu_694_ap_start_reg <= 1'b1;
        end else if ((grp_conv1_Pipeline_KR_KC3_fu_694_ap_ready == 1'b1)) begin
            grp_conv1_Pipeline_KR_KC3_fu_694_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv1_Pipeline_KR_KC_fu_589_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state19)) begin
            grp_conv1_Pipeline_KR_KC_fu_589_ap_start_reg <= 1'b1;
        end else if ((grp_conv1_Pipeline_KR_KC_fu_589_ap_ready == 1'b1)) begin
            grp_conv1_Pipeline_KR_KC_fu_589_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_export_output_buffer_c1_fu_574_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln31_fu_977_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
            grp_export_output_buffer_c1_fu_574_ap_start_reg <= 1'b1;
        end else if ((grp_export_output_buffer_c1_fu_574_ap_ready == 1'b1)) begin
            grp_export_output_buffer_c1_fu_574_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_load_input_buffer_c1_fu_550_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln24_fu_759_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_load_input_buffer_c1_fu_550_ap_start_reg <= 1'b1;
        end else if ((grp_load_input_buffer_c1_fu_550_ap_ready == 1'b1)) begin
            grp_load_input_buffer_c1_fu_550_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        bout_reg_438 <= 4'd0;
    end else if (((icmp_ln108_fu_910_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        bout_reg_438 <= add_ln106_reg_1420;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln31_fu_977_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state17))) begin
        c_reg_505 <= 9'd0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        c_reg_505 <= add_ln35_reg_1587;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state30) & (icmp_ln57_fu_1215_p2 == 1'd0))) begin
        h_2_reg_528 <= 4'd0;
    end else if (((icmp_ln59_fu_1314_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state32))) begin
        h_2_reg_528 <= add_ln58_reg_1619;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        h_fu_216 <= 8'd0;
    end else if (((1'b1 == ap_CS_fsm_state30) & (icmp_ln57_fu_1215_p2 == 1'd1))) begin
        h_fu_216 <= h_1_fu_1227_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln106_fu_853_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        indvar_flatten37_reg_472 <= 7'd0;
    end else if (((1'b1 == ap_CS_fsm_state25) & ((icmp_ln35_1_fu_1172_p2 == 1'd1) | (icmp_ln35_reg_1545 == 1'd0)))) begin
        indvar_flatten37_reg_472 <= add_ln31_2_reg_1492;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten47_fu_224 <= 8'd0;
    end else if (((1'b1 == ap_CS_fsm_state30) & (icmp_ln57_fu_1215_p2 == 1'd1))) begin
        indvar_flatten47_fu_224 <= add_ln24_2_reg_1389;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln106_fu_853_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        kh_reg_449 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state14) & (icmp_ln109_fu_961_p2 == 1'd1))) begin
        kh_reg_449 <= add_ln108_reg_1443;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        kw_reg_460 <= add_ln109_fu_971_p2;
    end else if (((icmp_ln108_fu_910_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        kw_reg_460 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_export_output_buffer_c1_fu_574_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state29))) begin
        o_1_reg_517 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state31) & (icmp_ln58_fu_1254_p2 == 1'd1))) begin
        o_1_reg_517 <= add_ln57_reg_1605;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln106_fu_853_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        o_reg_483 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state25) & ((icmp_ln35_1_fu_1172_p2 == 1'd1) | (icmp_ln35_reg_1545 == 1'd0)))) begin
        o_reg_483 <= select_ln31_3_reg_1506;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        out_fu_220 <= 7'd0;
    end else if (((1'b1 == ap_CS_fsm_state30) & (icmp_ln57_fu_1215_p2 == 1'd1))) begin
        out_fu_220 <= select_ln24_1_reg_1401;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln106_fu_853_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        r_reg_494 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state25) & ((icmp_ln35_1_fu_1172_p2 == 1'd1) | (icmp_ln35_reg_1545 == 1'd0)))) begin
        r_reg_494 <= add_ln34_fu_1184_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state31) & (icmp_ln58_fu_1254_p2 == 1'd0))) begin
        w_reg_539 <= 8'd0;
    end else if (((icmp_ln59_fu_1314_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state32))) begin
        w_reg_539 <= add_ln59_fu_1320_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        add_ln106_reg_1420 <= add_ln106_fu_859_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        add_ln108_reg_1443 <= add_ln108_fu_916_p2;
        add_ln112_1_reg_1434 <= add_ln112_1_fu_904_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln24_2_reg_1389 <= add_ln24_2_fu_765_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        add_ln31_2_reg_1492 <= add_ln31_2_fu_983_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln35_1_fu_1172_p2 == 1'd0) & (icmp_ln35_reg_1545 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
        add_ln35_reg_1587 <= add_ln35_fu_1178_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        add_ln57_reg_1605 <= add_ln57_fu_1221_p2;
        sub_ln62_reg_1597 <= sub_ln62_fu_1209_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        add_ln58_reg_1619 <= add_ln58_fu_1260_p2;
        add_ln62_reg_1610 <= add_ln62_fu_1249_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        bitcast_ln112_1_reg_1476 <= bitcast_ln112_1_fu_967_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln35_fu_1083_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_22_reg_1549 <= p_cast467_fu_1108_p1;
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_23_reg_1554 <= p_cast467_fu_1108_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_26_reg_1564[13 : 1] <= tmp_43_cast_fu_1147_p1[13 : 1];
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_27_reg_1569[13 : 1] <= tmp_43_cast_fu_1147_p1[13 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_40_reg_1453 <= zext_ln112_3_fu_953_p1;
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_41_reg_1458 <= zext_ln112_3_fu_953_p1;
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_42_reg_1463 <= zext_ln112_3_fu_953_p1;
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_43_reg_1468 <= zext_ln112_3_fu_953_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln31_fu_977_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state17))) begin
        empty_121_reg_1527 <= empty_121_fu_1065_p2;
        select_ln31_3_reg_1506 <= select_ln31_3_fu_1009_p3;
        select_ln31_reg_1497 <= select_ln31_fu_1001_p3;
        select_ln42_reg_1511[0] <= select_ln42_fu_1043_p3[0];
select_ln42_reg_1511[3] <= select_ln42_fu_1043_p3[3];
        tmp_s_reg_1532[13 : 7] <= tmp_s_fu_1071_p3[13 : 7];
        trunc_ln31_mid2_reg_1519 <= {{select_ln31_3_fu_1009_p3[2:1]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        icmp_ln35_reg_1545 <= icmp_ln35_fu_1083_p2;
        trunc_ln35_reg_1537 <= trunc_ln35_fu_1079_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        or_ln35_1_reg_1574[0] <= or_ln35_1_fu_1157_p2[0];
or_ln35_1_reg_1574[7 : 2] <= or_ln35_1_fu_1157_p2[7 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln35_reg_1545 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
        or_ln35_2_reg_1579[7 : 2] <= or_ln35_2_fu_1167_p2[7 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        or_ln35_reg_1559[7 : 1] <= or_ln35_fu_1118_p2[7 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        params_addr42_read_reg_1448 <= m_axi_params_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_fu_759_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        params_addr42_reg_1411 <= sext_ln24_fu_839_p1;
        select_ln24_1_reg_1401 <= select_ln24_1_fu_798_p3;
        select_ln24_reg_1394 <= select_ln24_fu_789_p3;
        trunc_ln24_reg_1406 <= trunc_ln24_fu_806_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state19))) begin
        reg_729 <= conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state21))) begin
        reg_735 <= conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln106_fu_853_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        select_ln106_reg_1425[0] <= select_ln106_fu_865_p3[0];
select_ln106_reg_1425[3] <= select_ln106_fu_865_p3[3];
        trunc_ln_reg_1430 <= {{bout_reg_438[2:1]}};
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

always @ (*) begin
    if ((m_axi_params_RVALID == 1'b0)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if ((m_axi_params_RVALID == 1'b0)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_conv1_Pipeline_KR_KC_fu_589_ap_done == 1'b0)) begin
        ap_ST_fsm_state20_blk = 1'b1;
    end else begin
        ap_ST_fsm_state20_blk = 1'b0;
    end
end

assign ap_ST_fsm_state21_blk = 1'b0;

always @ (*) begin
    if ((grp_conv1_Pipeline_KR_KC1_fu_624_ap_done == 1'b0)) begin
        ap_ST_fsm_state22_blk = 1'b1;
    end else begin
        ap_ST_fsm_state22_blk = 1'b0;
    end
end

assign ap_ST_fsm_state23_blk = 1'b0;

always @ (*) begin
    if ((grp_conv1_Pipeline_KR_KC2_fu_659_ap_done == 1'b0)) begin
        ap_ST_fsm_state24_blk = 1'b1;
    end else begin
        ap_ST_fsm_state24_blk = 1'b0;
    end
end

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

always @ (*) begin
    if ((grp_conv1_Pipeline_KR_KC3_fu_694_ap_done == 1'b0)) begin
        ap_ST_fsm_state27_blk = 1'b1;
    end else begin
        ap_ST_fsm_state27_blk = 1'b0;
    end
end

assign ap_ST_fsm_state28_blk = 1'b0;

always @ (*) begin
    if ((grp_export_output_buffer_c1_fu_574_ap_done == 1'b0)) begin
        ap_ST_fsm_state29_blk = 1'b1;
    end else begin
        ap_ST_fsm_state29_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

always @ (*) begin
    if (((grp_load_input_buffer_c1_fu_550_ap_done == 1'b0) | (m_axi_params_ARREADY == 1'b0))) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((icmp_ln24_fu_759_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln24_fu_759_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_address0 = grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_address0 = grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_address0 = grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_address0 = grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_address0 = grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_address0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_ce0 = grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_ce0 = grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_ce0 = grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_ce0 = grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_ce0 = grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_ce0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_we0 = grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_we0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_address0 = grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_address0 = grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_address0 = grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_address0 = grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_address0 = grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_address0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_ce0 = grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_ce0 = grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_ce0 = grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_ce0 = grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_ce0 = grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_ce0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_we0 = grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_we0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_address0 = grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_address0 = grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_address0 = grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_address0 = grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_address0 = grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_address0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_ce0 = grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_ce0 = grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_ce0 = grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_ce0 = grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_ce0 = grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_ce0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_we0 = grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_we0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_address0 = grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_address0 = grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_address0 = grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_address0 = grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_address0 = grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_address0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_ce0 = grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_ce0 = grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_ce0 = grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_ce0 = grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_ce0 = grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_ce0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_we0 = grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_we0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_address0 = grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_address0 = grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_address0 = grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_address0 = grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_address0 = grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_address0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_ce0 = grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_ce0 = grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_ce0 = grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_ce0 = grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_ce0 = grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_ce0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_we0 = grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_we0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_address0 = grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_address0 = grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_address0 = grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_address0 = grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_address0 = grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_address0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_ce0 = grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_ce0 = grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_ce0 = grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_ce0 = grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_ce0 = grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_ce0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_we0 = grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_we0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_address0 = grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_address0 = grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_address0 = grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_address0 = grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_address0 = grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_address0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_ce0 = grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_ce0 = grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_ce0 = grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_ce0 = grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_ce0 = grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_ce0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_ce1 = grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_ce1;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_we0 = grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_we0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_we1 = grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_we1;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_address0 = grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_in_address0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_address0 = grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_in_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_address0 = grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_in_address0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_address0 = grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_in_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_address0 = grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_address0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce0 = grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce0 = grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce0 = grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce0 = grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce0 = grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce1 = grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce1;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_we0 = grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_we0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_we1 = grp_load_input_buffer_c1_fu_550_conv1_float_255_255_float_1_9_9_float_float_255_255_in_we1;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_in_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0 = zext_ln62_3_fu_1302_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0 = conv1_float_255_255_float_1_9_9_float_float_255_255_ou_26_reg_1564;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0 = tmp_43_cast_fu_1147_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0 = conv1_float_255_255_float_1_9_9_float_float_255_255_ou_22_reg_1549;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0 = p_cast467_fu_1108_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0 = grp_export_output_buffer_c1_fu_574_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address1 = zext_ln62_2_fu_1283_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address1 = grp_export_output_buffer_c1_fu_574_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address1;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state21) | ((grp_conv1_Pipeline_KR_KC1_fu_624_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state22)))) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0 = grp_export_output_buffer_c1_fu_574_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1 = grp_export_output_buffer_c1_fu_574_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0 = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0 = grp_conv1_Pipeline_KR_KC2_fu_659_add52_222_out;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0 = grp_conv1_Pipeline_KR_KC_fu_589_p_out;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0 = grp_export_output_buffer_c1_fu_574_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d1 = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d1 = grp_export_output_buffer_c1_fu_574_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d1;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state21) | ((icmp_ln35_reg_1545 == 1'd1) & (1'b1 == ap_CS_fsm_state25)))) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0 = grp_export_output_buffer_c1_fu_574_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we1 = grp_export_output_buffer_c1_fu_574_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we1;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0 = zext_ln62_3_fu_1302_p1;
    end else if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state28))) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0 = conv1_float_255_255_float_1_9_9_float_float_255_255_ou_27_reg_1569;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state20))) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0 = conv1_float_255_255_float_1_9_9_float_float_255_255_ou_23_reg_1554;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0 = grp_export_output_buffer_c1_fu_574_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address1 = zext_ln62_2_fu_1283_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address1 = grp_export_output_buffer_c1_fu_574_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address1;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state28) | ((grp_conv1_Pipeline_KR_KC_fu_589_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state20)))) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0 = grp_export_output_buffer_c1_fu_574_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce1 = grp_export_output_buffer_c1_fu_574_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce1;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0 = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0 = grp_conv1_Pipeline_KR_KC3_fu_694_add52_325_out;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0 = grp_conv1_Pipeline_KR_KC1_fu_624_add52_119_out;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0 = grp_export_output_buffer_c1_fu_574_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d1 = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d1 = grp_export_output_buffer_c1_fu_574_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d1;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state28) | ((icmp_ln59_fu_1314_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state32)))) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0 = grp_export_output_buffer_c1_fu_574_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we1 = grp_export_output_buffer_c1_fu_574_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we1;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_address0 = conv1_float_255_255_float_1_9_9_float_float_255_255_we_42_reg_1463;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_address0 = zext_ln112_2_fu_927_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_address0 = grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_address0 = grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_address0 = grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_address0 = grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_address0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14))) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_ce0 = grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_ce0 = grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_ce0 = grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_ce0 = grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_ce0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_d0 = bitcast_ln112_1_reg_1476;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_d0 = bitcast_ln112_fu_935_p1;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln_reg_1430 == 2'd1) & (1'b1 == ap_CS_fsm_state16)) | ((trunc_ln_reg_1430 == 2'd1) & (1'b1 == ap_CS_fsm_state14)))) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_we0 = 1'b1;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_address0 = conv1_float_255_255_float_1_9_9_float_float_255_255_we_41_reg_1458;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_address0 = zext_ln112_2_fu_927_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_address0 = grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_address0 = grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_address0 = grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_address0 = grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_address0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14))) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_ce0 = grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_ce0 = grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_ce0 = grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_ce0 = grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_ce0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_d0 = bitcast_ln112_1_reg_1476;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_d0 = bitcast_ln112_fu_935_p1;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln_reg_1430 == 2'd3) & (1'b1 == ap_CS_fsm_state16)) | ((trunc_ln_reg_1430 == 2'd3) & (1'b1 == ap_CS_fsm_state14)))) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_we0 = 1'b1;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_address0 = conv1_float_255_255_float_1_9_9_float_float_255_255_we_40_reg_1453;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_address0 = zext_ln112_2_fu_927_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_address0 = grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_address0 = grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_address0 = grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_address0 = grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_address0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14))) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_ce0 = grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_ce0 = grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_ce0 = grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_ce0 = grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_ce0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_d0 = bitcast_ln112_1_reg_1476;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_d0 = bitcast_ln112_fu_935_p1;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln_reg_1430 == 2'd0) & (1'b1 == ap_CS_fsm_state16)) | ((trunc_ln_reg_1430 == 2'd0) & (1'b1 == ap_CS_fsm_state14)))) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_we0 = 1'b1;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_address0 = conv1_float_255_255_float_1_9_9_float_float_255_255_we_43_reg_1468;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_address0 = zext_ln112_2_fu_927_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_address0 = grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_we_address0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_address0 = grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_we_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_address0 = grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_we_address0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_address0 = grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_we_address0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14))) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_ce0 = grp_conv1_Pipeline_KR_KC3_fu_694_conv1_float_255_255_float_1_9_9_float_float_255_255_we_ce0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_ce0 = grp_conv1_Pipeline_KR_KC2_fu_659_conv1_float_255_255_float_1_9_9_float_float_255_255_we_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_ce0 = grp_conv1_Pipeline_KR_KC1_fu_624_conv1_float_255_255_float_1_9_9_float_float_255_255_we_ce0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_ce0 = grp_conv1_Pipeline_KR_KC_fu_589_conv1_float_255_255_float_1_9_9_float_float_255_255_we_ce0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_d0 = bitcast_ln112_1_reg_1476;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_d0 = bitcast_ln112_fu_935_p1;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln_reg_1430 == 2'd2) & (1'b1 == ap_CS_fsm_state16)) | ((trunc_ln_reg_1430 == 2'd2) & (1'b1 == ap_CS_fsm_state14)))) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_we0 = 1'b1;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_we_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1632_ce = grp_conv1_Pipeline_KR_KC3_fu_694_grp_fu_1632_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_1632_ce = grp_conv1_Pipeline_KR_KC2_fu_659_grp_fu_1632_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_1632_ce = grp_conv1_Pipeline_KR_KC1_fu_624_grp_fu_1632_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_fu_1632_ce = grp_conv1_Pipeline_KR_KC_fu_589_grp_fu_1632_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        grp_fu_1632_ce = grp_export_output_buffer_c1_fu_574_grp_fu_1632_p_ce;
    end else begin
        grp_fu_1632_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1632_p0 = grp_conv1_Pipeline_KR_KC3_fu_694_grp_fu_1632_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_1632_p0 = grp_conv1_Pipeline_KR_KC2_fu_659_grp_fu_1632_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_1632_p0 = grp_conv1_Pipeline_KR_KC1_fu_624_grp_fu_1632_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_fu_1632_p0 = grp_conv1_Pipeline_KR_KC_fu_589_grp_fu_1632_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        grp_fu_1632_p0 = grp_export_output_buffer_c1_fu_574_grp_fu_1632_p_din0;
    end else begin
        grp_fu_1632_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1632_p1 = grp_conv1_Pipeline_KR_KC3_fu_694_grp_fu_1632_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_1632_p1 = grp_conv1_Pipeline_KR_KC2_fu_659_grp_fu_1632_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_1632_p1 = grp_conv1_Pipeline_KR_KC1_fu_624_grp_fu_1632_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_fu_1632_p1 = grp_conv1_Pipeline_KR_KC_fu_589_grp_fu_1632_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        grp_fu_1632_p1 = grp_export_output_buffer_c1_fu_574_grp_fu_1632_p_din1;
    end else begin
        grp_fu_1632_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1636_ce = grp_conv1_Pipeline_KR_KC3_fu_694_grp_fu_1636_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_1636_ce = grp_conv1_Pipeline_KR_KC2_fu_659_grp_fu_1636_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_1636_ce = grp_conv1_Pipeline_KR_KC1_fu_624_grp_fu_1636_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_fu_1636_ce = grp_conv1_Pipeline_KR_KC_fu_589_grp_fu_1636_p_ce;
    end else begin
        grp_fu_1636_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1636_p0 = grp_conv1_Pipeline_KR_KC3_fu_694_grp_fu_1636_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_1636_p0 = grp_conv1_Pipeline_KR_KC2_fu_659_grp_fu_1636_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_1636_p0 = grp_conv1_Pipeline_KR_KC1_fu_624_grp_fu_1636_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_fu_1636_p0 = grp_conv1_Pipeline_KR_KC_fu_589_grp_fu_1636_p_din0;
    end else begin
        grp_fu_1636_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1636_p1 = grp_conv1_Pipeline_KR_KC3_fu_694_grp_fu_1636_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_1636_p1 = grp_conv1_Pipeline_KR_KC2_fu_659_grp_fu_1636_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_1636_p1 = grp_conv1_Pipeline_KR_KC1_fu_624_grp_fu_1636_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_fu_1636_p1 = grp_conv1_Pipeline_KR_KC_fu_589_grp_fu_1636_p_din1;
    end else begin
        grp_fu_1636_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        grp_fu_1640_ce = grp_export_output_buffer_c1_fu_574_grp_fu_1640_p_ce;
    end else begin
        grp_fu_1640_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((icmp_ln24_fu_759_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        m_axi_input_r_ARVALID = grp_load_input_buffer_c1_fu_550_m_axi_input_r_ARVALID;
    end else begin
        m_axi_input_r_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((icmp_ln24_fu_759_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        m_axi_input_r_RREADY = grp_load_input_buffer_c1_fu_550_m_axi_input_r_RREADY;
    end else begin
        m_axi_input_r_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | ((icmp_ln31_fu_977_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17)))) begin
        m_axi_output_r_AWVALID = grp_export_output_buffer_c1_fu_574_m_axi_output_r_AWVALID;
    end else begin
        m_axi_output_r_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | ((icmp_ln31_fu_977_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17)))) begin
        m_axi_output_r_BREADY = grp_export_output_buffer_c1_fu_574_m_axi_output_r_BREADY;
    end else begin
        m_axi_output_r_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | ((icmp_ln31_fu_977_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17)))) begin
        m_axi_output_r_WVALID = grp_export_output_buffer_c1_fu_574_m_axi_output_r_WVALID;
    end else begin
        m_axi_output_r_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((~((grp_load_input_buffer_c1_fu_550_ap_done == 1'b0) | (m_axi_params_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_params_ARVALID = 1'b1;
    end else begin
        m_axi_params_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state15) & (m_axi_params_RVALID == 1'b1)) | ((1'b1 == ap_CS_fsm_state13) & (m_axi_params_RVALID == 1'b1)))) begin
        m_axi_params_RREADY = 1'b1;
    end else begin
        m_axi_params_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        params_blk_n_AR = m_axi_params_ARREADY;
    end else begin
        params_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state13))) begin
        params_blk_n_R = m_axi_params_RVALID;
    end else begin
        params_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln24_fu_759_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if ((~((grp_load_input_buffer_c1_fu_550_ap_done == 1'b0) | (m_axi_params_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((icmp_ln106_fu_853_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((icmp_ln108_fu_910_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((1'b1 == ap_CS_fsm_state13) & (m_axi_params_RVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == ap_CS_fsm_state14) & (icmp_ln109_fu_961_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state15 : begin
            if (((1'b1 == ap_CS_fsm_state15) & (m_axi_params_RVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state17 : begin
            if (((icmp_ln31_fu_977_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state18 : begin
            if (((icmp_ln35_fu_1083_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            if (((grp_conv1_Pipeline_KR_KC_fu_589_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            if (((grp_conv1_Pipeline_KR_KC1_fu_624_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            if (((grp_conv1_Pipeline_KR_KC2_fu_659_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state25 : begin
            if (((1'b1 == ap_CS_fsm_state25) & ((icmp_ln35_1_fu_1172_p2 == 1'd1) | (icmp_ln35_reg_1545 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            if (((grp_conv1_Pipeline_KR_KC3_fu_694_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state27))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state29 : begin
            if (((grp_export_output_buffer_c1_fu_574_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state30 : begin
            if (((1'b1 == ap_CS_fsm_state30) & (icmp_ln57_fu_1215_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state31 : begin
            if (((1'b1 == ap_CS_fsm_state31) & (icmp_ln58_fu_1254_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state32 : begin
            if (((icmp_ln59_fu_1314_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state32))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln106_fu_859_p2 = (bout_reg_438 + 4'd1);

assign add_ln108_fu_916_p2 = (kh_reg_449 + 4'd1);

assign add_ln109_fu_971_p2 = (kw_reg_460 + 8'd2);

assign add_ln112_1_fu_904_p2 = (p_shl_fu_896_p3 + zext_ln112_1_fu_892_p1);

assign add_ln112_2_fu_922_p2 = (add_ln112_1_reg_1434 + kw_reg_460);

assign add_ln112_3_fu_948_p2 = (add_ln112_1_reg_1434 + kw_1_fu_942_p2);

assign add_ln112_fu_887_p2 = (select_ln106_reg_1425 + zext_ln112_fu_883_p1);

assign add_ln24_1_fu_824_p2 = (zext_ln24_1_fu_820_p1 + conv1_weights);

assign add_ln24_2_fu_765_p2 = (indvar_flatten47_fu_224 + 8'd1);

assign add_ln24_fu_777_p2 = (out_fu_220 + 7'd8);

assign add_ln31_2_fu_983_p2 = (indvar_flatten37_reg_472 + 7'd1);

assign add_ln31_fu_989_p2 = (o_reg_483 + 4'd1);

assign add_ln34_fu_1184_p2 = (select_ln31_reg_1497 + 4'd1);

assign add_ln35_fu_1178_p2 = (c_reg_505 + 9'd4);

assign add_ln57_fu_1221_p2 = (o_1_reg_517 + 4'd1);

assign add_ln58_fu_1260_p2 = (h_2_reg_528 + 4'd1);

assign add_ln59_fu_1320_p2 = (w_reg_539 + 8'd4);

assign add_ln62_fu_1249_p2 = (sub_ln62_reg_1597 + zext_ln62_1_fu_1245_p1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign bitcast_ln112_1_fu_967_p1 = m_axi_params_RDATA;

assign bitcast_ln112_fu_935_p1 = params_addr42_read_reg_1448;

assign conv1_biases_address0 = grp_export_output_buffer_c1_fu_574_conv1_biases_address0;

assign conv1_biases_ce0 = grp_export_output_buffer_c1_fu_574_conv1_biases_ce0;

assign empty_119_fu_1021_p1 = select_ln31_3_fu_1009_p3[2:0];

assign empty_120_fu_1033_p2 = (tmp_33_cast_fu_1025_p3 - select_ln31_3_cast_fu_1017_p1);

assign empty_121_fu_1065_p2 = (empty_120_fu_1033_p2 + select_ln31_cast_fu_1061_p1);

assign empty_fu_1103_p2 = (tmp_s_reg_1532 + lshr_ln_cast_fu_1099_p1);

assign grp_conv1_Pipeline_KR_KC1_fu_624_ap_start = grp_conv1_Pipeline_KR_KC1_fu_624_ap_start_reg;

assign grp_conv1_Pipeline_KR_KC2_fu_659_ap_start = grp_conv1_Pipeline_KR_KC2_fu_659_ap_start_reg;

assign grp_conv1_Pipeline_KR_KC3_fu_694_ap_start = grp_conv1_Pipeline_KR_KC3_fu_694_ap_start_reg;

assign grp_conv1_Pipeline_KR_KC_fu_589_ap_start = grp_conv1_Pipeline_KR_KC_fu_589_ap_start_reg;

assign grp_export_output_buffer_c1_fu_574_ap_start = grp_export_output_buffer_c1_fu_574_ap_start_reg;

assign grp_fu_437_p_ce = grp_fu_1632_ce;

assign grp_fu_437_p_din0 = grp_fu_1632_p0;

assign grp_fu_437_p_din1 = grp_fu_1632_p1;

assign grp_fu_437_p_opcode = 2'd0;

assign grp_fu_441_p_ce = grp_fu_1636_ce;

assign grp_fu_441_p_din0 = grp_fu_1636_p0;

assign grp_fu_441_p_din1 = grp_fu_1636_p1;

assign grp_fu_445_p_ce = grp_fu_1640_ce;

assign grp_fu_445_p_din0 = grp_export_output_buffer_c1_fu_574_grp_fu_1640_p_din0;

assign grp_fu_445_p_din1 = grp_export_output_buffer_c1_fu_574_grp_fu_1640_p_din1;

assign grp_fu_445_p_opcode = grp_export_output_buffer_c1_fu_574_grp_fu_1640_p_opcode;

assign grp_load_input_buffer_c1_fu_550_ap_start = grp_load_input_buffer_c1_fu_550_ap_start_reg;

assign h_1_fu_1227_p2 = (select_ln24_reg_1394 + 8'd15);

assign icmp_ln106_fu_853_p2 = ((bout_reg_438 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln108_fu_910_p2 = ((kh_reg_449 == 4'd9) ? 1'b1 : 1'b0);

assign icmp_ln109_fu_961_p2 = ((kw_1_fu_942_p2 == 8'd9) ? 1'b1 : 1'b0);

assign icmp_ln24_fu_759_p2 = ((indvar_flatten47_fu_224 == 8'd136) ? 1'b1 : 1'b0);

assign icmp_ln25_fu_783_p2 = ((h_fu_216 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln31_fu_977_p2 = ((indvar_flatten37_reg_472 == 7'd120) ? 1'b1 : 1'b0);

assign icmp_ln34_fu_995_p2 = ((r_reg_494 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln35_1_fu_1172_p2 = ((or_ln35_2_fu_1167_p2 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln35_fu_1083_p2 = ((c_reg_505 < 9'd255) ? 1'b1 : 1'b0);

assign icmp_ln57_fu_1215_p2 = ((o_1_reg_517 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln58_fu_1254_p2 = ((h_2_reg_528 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln59_fu_1314_p2 = ((or_ln59_fu_1308_p2 == 8'd255) ? 1'b1 : 1'b0);

assign kw_1_fu_942_p2 = (kw_reg_460 | 8'd1);

assign lshr_ln1_fu_1266_p4 = {{w_reg_539[7:1]}};

assign lshr_ln_cast_fu_1099_p1 = lshr_ln_fu_1089_p4;

assign lshr_ln_fu_1089_p4 = {{c_reg_505[8:1]}};

assign m_axi_input_r_ARADDR = grp_load_input_buffer_c1_fu_550_m_axi_input_r_ARADDR;

assign m_axi_input_r_ARBURST = grp_load_input_buffer_c1_fu_550_m_axi_input_r_ARBURST;

assign m_axi_input_r_ARCACHE = grp_load_input_buffer_c1_fu_550_m_axi_input_r_ARCACHE;

assign m_axi_input_r_ARID = grp_load_input_buffer_c1_fu_550_m_axi_input_r_ARID;

assign m_axi_input_r_ARLEN = grp_load_input_buffer_c1_fu_550_m_axi_input_r_ARLEN;

assign m_axi_input_r_ARLOCK = grp_load_input_buffer_c1_fu_550_m_axi_input_r_ARLOCK;

assign m_axi_input_r_ARPROT = grp_load_input_buffer_c1_fu_550_m_axi_input_r_ARPROT;

assign m_axi_input_r_ARQOS = grp_load_input_buffer_c1_fu_550_m_axi_input_r_ARQOS;

assign m_axi_input_r_ARREGION = grp_load_input_buffer_c1_fu_550_m_axi_input_r_ARREGION;

assign m_axi_input_r_ARSIZE = grp_load_input_buffer_c1_fu_550_m_axi_input_r_ARSIZE;

assign m_axi_input_r_ARUSER = grp_load_input_buffer_c1_fu_550_m_axi_input_r_ARUSER;

assign m_axi_input_r_AWADDR = 64'd0;

assign m_axi_input_r_AWBURST = 2'd0;

assign m_axi_input_r_AWCACHE = 4'd0;

assign m_axi_input_r_AWID = 1'd0;

assign m_axi_input_r_AWLEN = 32'd0;

assign m_axi_input_r_AWLOCK = 2'd0;

assign m_axi_input_r_AWPROT = 3'd0;

assign m_axi_input_r_AWQOS = 4'd0;

assign m_axi_input_r_AWREGION = 4'd0;

assign m_axi_input_r_AWSIZE = 3'd0;

assign m_axi_input_r_AWUSER = 1'd0;

assign m_axi_input_r_AWVALID = 1'b0;

assign m_axi_input_r_BREADY = 1'b0;

assign m_axi_input_r_WDATA = 32'd0;

assign m_axi_input_r_WID = 1'd0;

assign m_axi_input_r_WLAST = 1'b0;

assign m_axi_input_r_WSTRB = 4'd0;

assign m_axi_input_r_WUSER = 1'd0;

assign m_axi_input_r_WVALID = 1'b0;

assign m_axi_output_r_ARADDR = 64'd0;

assign m_axi_output_r_ARBURST = 2'd0;

assign m_axi_output_r_ARCACHE = 4'd0;

assign m_axi_output_r_ARID = 1'd0;

assign m_axi_output_r_ARLEN = 32'd0;

assign m_axi_output_r_ARLOCK = 2'd0;

assign m_axi_output_r_ARPROT = 3'd0;

assign m_axi_output_r_ARQOS = 4'd0;

assign m_axi_output_r_ARREGION = 4'd0;

assign m_axi_output_r_ARSIZE = 3'd0;

assign m_axi_output_r_ARUSER = 1'd0;

assign m_axi_output_r_ARVALID = 1'b0;

assign m_axi_output_r_AWADDR = grp_export_output_buffer_c1_fu_574_m_axi_output_r_AWADDR;

assign m_axi_output_r_AWBURST = grp_export_output_buffer_c1_fu_574_m_axi_output_r_AWBURST;

assign m_axi_output_r_AWCACHE = grp_export_output_buffer_c1_fu_574_m_axi_output_r_AWCACHE;

assign m_axi_output_r_AWID = grp_export_output_buffer_c1_fu_574_m_axi_output_r_AWID;

assign m_axi_output_r_AWLEN = grp_export_output_buffer_c1_fu_574_m_axi_output_r_AWLEN;

assign m_axi_output_r_AWLOCK = grp_export_output_buffer_c1_fu_574_m_axi_output_r_AWLOCK;

assign m_axi_output_r_AWPROT = grp_export_output_buffer_c1_fu_574_m_axi_output_r_AWPROT;

assign m_axi_output_r_AWQOS = grp_export_output_buffer_c1_fu_574_m_axi_output_r_AWQOS;

assign m_axi_output_r_AWREGION = grp_export_output_buffer_c1_fu_574_m_axi_output_r_AWREGION;

assign m_axi_output_r_AWSIZE = grp_export_output_buffer_c1_fu_574_m_axi_output_r_AWSIZE;

assign m_axi_output_r_AWUSER = grp_export_output_buffer_c1_fu_574_m_axi_output_r_AWUSER;

assign m_axi_output_r_RREADY = 1'b0;

assign m_axi_output_r_WDATA = grp_export_output_buffer_c1_fu_574_m_axi_output_r_WDATA;

assign m_axi_output_r_WID = grp_export_output_buffer_c1_fu_574_m_axi_output_r_WID;

assign m_axi_output_r_WLAST = grp_export_output_buffer_c1_fu_574_m_axi_output_r_WLAST;

assign m_axi_output_r_WSTRB = grp_export_output_buffer_c1_fu_574_m_axi_output_r_WSTRB;

assign m_axi_output_r_WUSER = grp_export_output_buffer_c1_fu_574_m_axi_output_r_WUSER;

assign m_axi_params_ARADDR = params_addr42_reg_1411;

assign m_axi_params_ARBURST = 2'd0;

assign m_axi_params_ARCACHE = 4'd0;

assign m_axi_params_ARID = 1'd0;

assign m_axi_params_ARLEN = 32'd648;

assign m_axi_params_ARLOCK = 2'd0;

assign m_axi_params_ARPROT = 3'd0;

assign m_axi_params_ARQOS = 4'd0;

assign m_axi_params_ARREGION = 4'd0;

assign m_axi_params_ARSIZE = 3'd0;

assign m_axi_params_ARUSER = 1'd0;

assign m_axi_params_AWADDR = 64'd0;

assign m_axi_params_AWBURST = 2'd0;

assign m_axi_params_AWCACHE = 4'd0;

assign m_axi_params_AWID = 1'd0;

assign m_axi_params_AWLEN = 32'd0;

assign m_axi_params_AWLOCK = 2'd0;

assign m_axi_params_AWPROT = 3'd0;

assign m_axi_params_AWQOS = 4'd0;

assign m_axi_params_AWREGION = 4'd0;

assign m_axi_params_AWSIZE = 3'd0;

assign m_axi_params_AWUSER = 1'd0;

assign m_axi_params_AWVALID = 1'b0;

assign m_axi_params_BREADY = 1'b0;

assign m_axi_params_WDATA = 32'd0;

assign m_axi_params_WID = 1'd0;

assign m_axi_params_WLAST = 1'b0;

assign m_axi_params_WSTRB = 4'd0;

assign m_axi_params_WUSER = 1'd0;

assign m_axi_params_WVALID = 1'b0;

assign mul_ln24_fu_814_p0 = mul_ln24_fu_814_p00;

assign mul_ln24_fu_814_p00 = select_ln24_1_fu_798_p3;

assign mul_ln24_fu_814_p1 = 16'd324;

assign or_ln35_1_fu_1157_p2 = (trunc_ln35_reg_1537 | 8'd2);

assign or_ln35_2_fu_1167_p2 = (trunc_ln35_reg_1537 | 8'd3);

assign or_ln35_fu_1118_p2 = (trunc_ln35_reg_1537 | 8'd1);

assign or_ln38_fu_1134_p2 = (trunc_ln35_1_fu_1124_p4 | 7'd1);

assign or_ln59_fu_1308_p2 = (w_reg_539 | 8'd3);

assign or_ln62_fu_1289_p2 = (lshr_ln1_fu_1266_p4 | 7'd1);

assign p_cast467_fu_1108_p1 = empty_fu_1103_p2;

assign p_shl_fu_896_p3 = {{add_ln112_fu_887_p2}, {3'd0}};

assign select_ln106_fu_865_p3 = ((trunc_ln106_fu_849_p1[0:0] == 1'b1) ? 5'd9 : 5'd0);

assign select_ln24_1_fu_798_p3 = ((icmp_ln25_fu_783_p2[0:0] == 1'b1) ? add_ln24_fu_777_p2 : out_fu_220);

assign select_ln24_fu_789_p3 = ((icmp_ln25_fu_783_p2[0:0] == 1'b1) ? 8'd0 : h_fu_216);

assign select_ln31_3_cast_fu_1017_p1 = select_ln31_3_fu_1009_p3;

assign select_ln31_3_fu_1009_p3 = ((icmp_ln34_fu_995_p2[0:0] == 1'b1) ? add_ln31_fu_989_p2 : o_reg_483);

assign select_ln31_cast_fu_1061_p1 = select_ln31_fu_1001_p3;

assign select_ln31_fu_1001_p3 = ((icmp_ln34_fu_995_p2[0:0] == 1'b1) ? 4'd0 : r_reg_494);

assign select_ln42_fu_1043_p3 = ((trunc_ln31_fu_1039_p1[0:0] == 1'b1) ? 4'd9 : 4'd0);

assign sext_ln106_mid2_v_fu_829_p4 = {{add_ln24_1_fu_824_p2[63:2]}};

assign sext_ln24_fu_839_p1 = $signed(sext_ln106_mid2_v_fu_829_p4);

assign sub_ln62_fu_1209_p2 = (tmp_36_cast_fu_1201_p3 - zext_ln62_fu_1193_p1);

assign tmp_12_fu_1140_p3 = {{empty_121_reg_1527}, {or_ln38_fu_1134_p2}};

assign tmp_13_fu_1276_p3 = {{add_ln62_reg_1610}, {lshr_ln1_fu_1266_p4}};

assign tmp_14_fu_1295_p3 = {{add_ln62_reg_1610}, {or_ln62_fu_1289_p2}};

assign tmp_33_cast_fu_1025_p3 = {{empty_119_fu_1021_p1}, {4'd0}};

assign tmp_36_cast_fu_1201_p3 = {{trunc_ln62_fu_1197_p1}, {4'd0}};

assign tmp_43_cast_fu_1147_p1 = tmp_12_fu_1140_p3;

assign tmp_s_fu_1071_p3 = {{empty_121_fu_1065_p2}, {7'd0}};

assign trunc_ln106_fu_849_p1 = bout_reg_438[0:0];

assign trunc_ln24_fu_806_p1 = select_ln24_1_fu_798_p3[5:0];

assign trunc_ln31_fu_1039_p1 = select_ln31_3_fu_1009_p3[0:0];

assign trunc_ln35_1_fu_1124_p4 = {{c_reg_505[7:1]}};

assign trunc_ln35_fu_1079_p1 = c_reg_505[7:0];

assign trunc_ln62_fu_1197_p1 = o_1_reg_517[2:0];

assign zext_ln112_1_fu_892_p1 = add_ln112_fu_887_p2;

assign zext_ln112_2_fu_927_p1 = add_ln112_2_fu_922_p2;

assign zext_ln112_3_fu_953_p1 = add_ln112_3_fu_948_p2;

assign zext_ln112_fu_883_p1 = kh_reg_449;

assign zext_ln24_1_fu_820_p1 = mul_ln24_fu_814_p2;

assign zext_ln62_1_fu_1245_p1 = h_2_reg_528;

assign zext_ln62_2_fu_1283_p1 = tmp_13_fu_1276_p3;

assign zext_ln62_3_fu_1302_p1 = tmp_14_fu_1295_p3;

assign zext_ln62_fu_1193_p1 = o_1_reg_517;

always @ (posedge ap_clk) begin
    select_ln106_reg_1425[2:1] <= 2'b00;
    select_ln106_reg_1425[4] <= 1'b0;
    select_ln42_reg_1511[2:1] <= 2'b00;
    tmp_s_reg_1532[6:0] <= 7'b0000000;
    or_ln35_reg_1559[0] <= 1'b1;
    conv1_float_255_255_float_1_9_9_float_float_255_255_ou_26_reg_1564[0] <= 1'b1;
    conv1_float_255_255_float_1_9_9_float_float_255_255_ou_27_reg_1569[0] <= 1'b1;
    or_ln35_1_reg_1574[1] <= 1'b1;
    or_ln35_2_reg_1579[1:0] <= 2'b11;
end

endmodule //srcnn_conv1
