

================================================================
== Vivado HLS Report for 'gmul_hw'
================================================================
* Date:           Tue Apr  9 20:29:30 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        AES_HLS_ECE1155
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     1.769|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    9|    9|    9|    9|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    8|    8|         1|          -|          -|     8|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond)

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%b_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %b) nounwind"   --->   Operation 3 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%a_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %a) nounwind"   --->   Operation 4 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.76ns)   --->   "br label %1" [AES_HLS_ECE1155/src/aes_hw.cpp:11]   --->   Operation 5 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.73>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%i = phi i4 [ 0, %0 ], [ %i_1, %2 ]"   --->   Operation 6 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%rslt = phi i8 [ 0, %0 ], [ %rslt_0_s, %2 ]" [AES_HLS_ECE1155/src/aes_hw.cpp:13]   --->   Operation 7 'phi' 'rslt' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%b_assign_1 = phi i3 [ %b_read, %0 ], [ %tmp_1, %2 ]" [AES_HLS_ECE1155/src/aes_hw.cpp:20]   --->   Operation 8 'phi' 'b_assign_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%p_0 = phi i8 [ %a_read, %0 ], [ %a_assign_2, %2 ]" [AES_HLS_ECE1155/src/aes_hw.cpp:15]   --->   Operation 9 'phi' 'p_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.30ns)   --->   "%exitcond = icmp eq i4 %i, -8" [AES_HLS_ECE1155/src/aes_hw.cpp:11]   --->   Operation 10 'icmp' 'exitcond' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.73ns)   --->   "%i_1 = add i4 %i, 1" [AES_HLS_ECE1155/src/aes_hw.cpp:11]   --->   Operation 12 'add' 'i_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %3, label %2" [AES_HLS_ECE1155/src/aes_hw.cpp:11]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node rslt_0_s)   --->   "%tmp = trunc i3 %b_assign_1 to i1" [AES_HLS_ECE1155/src/aes_hw.cpp:11]   --->   Operation 14 'trunc' 'tmp' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node rslt_0_s)   --->   "%tmp_5 = select i1 %tmp, i8 %p_0, i8 0" [AES_HLS_ECE1155/src/aes_hw.cpp:13]   --->   Operation 15 'select' 'tmp_5' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (1.24ns) (out node of the LUT)   --->   "%rslt_0_s = xor i8 %tmp_5, %rslt" [AES_HLS_ECE1155/src/aes_hw.cpp:13]   --->   Operation 16 'xor' 'rslt_0_s' <Predicate = (!exitcond)> <Delay = 1.24> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node a_assign_2)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_0, i32 7)" [AES_HLS_ECE1155/src/aes_hw.cpp:15]   --->   Operation 17 'bitselect' 'tmp_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_3 = shl i8 %p_0, 1" [AES_HLS_ECE1155/src/aes_hw.cpp:16]   --->   Operation 18 'shl' 'tmp_3' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node a_assign_2)   --->   "%a_assign = xor i8 %tmp_3, 27" [AES_HLS_ECE1155/src/aes_hw.cpp:16]   --->   Operation 19 'xor' 'a_assign' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.24ns) (out node of the LUT)   --->   "%a_assign_2 = select i1 %tmp_2, i8 %a_assign, i8 %tmp_3" [AES_HLS_ECE1155/src/aes_hw.cpp:15]   --->   Operation 20 'select' 'a_assign_2' <Predicate = (!exitcond)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%b_assign = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %b_assign_1, i32 1, i32 2)" [AES_HLS_ECE1155/src/aes_hw.cpp:20]   --->   Operation 21 'partselect' 'b_assign' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_1 = zext i2 %b_assign to i3" [AES_HLS_ECE1155/src/aes_hw.cpp:20]   --->   Operation 22 'zext' 'tmp_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br label %1" [AES_HLS_ECE1155/src/aes_hw.cpp:11]   --->   Operation 23 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "ret i8 %rslt" [AES_HLS_ECE1155/src/aes_hw.cpp:22]   --->   Operation 24 'ret' <Predicate = (exitcond)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', AES_HLS_ECE1155/src/aes_hw.cpp:11) [7]  (1.77 ns)

 <State 2>: 1.74ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', AES_HLS_ECE1155/src/aes_hw.cpp:11) [7]  (0 ns)
	'add' operation ('i', AES_HLS_ECE1155/src/aes_hw.cpp:11) [13]  (1.74 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
