   

wire  latch_enable;
reg   latch_output;

assign latch_enable = enable | atg_clk_mode;

always @(latch_enable or clk_in)
begin
  if (~clk_in)
     latch_output = latch_enable;
  else
     latch_output = latch_output;
end

assign clk_out = latch_output && clk_in;



