xpm_cdc.sv,systemverilog,xpm,../../../../../../Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
xpm_memory.sv,systemverilog,xpm,../../../../../../Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../Xilinx/Vivado/2022.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
encode.v,verilog,xil_defaultlib,../../../../Lab7.gen/sources_1/ip/hdmi_text_controller_0_3/src/hdmi_tx_0_1/hdl/encode.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
serdes_10_to_1.v,verilog,xil_defaultlib,../../../../Lab7.gen/sources_1/ip/hdmi_text_controller_0_3/src/hdmi_tx_0_1/hdl/serdes_10_to_1.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
srldelay.v,verilog,xil_defaultlib,../../../../Lab7.gen/sources_1/ip/hdmi_text_controller_0_3/src/hdmi_tx_0_1/hdl/srldelay.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
hdmi_tx_v1_0.v,verilog,xil_defaultlib,../../../../Lab7.gen/sources_1/ip/hdmi_text_controller_0_3/src/hdmi_tx_0_1/hdl/hdmi_tx_v1_0.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
hdmi_tx_0.v,verilog,xil_defaultlib,../../../../Lab7.gen/sources_1/ip/hdmi_text_controller_0_3/src/hdmi_tx_0_1/sim/hdmi_tx_0.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
clk_wiz_0_clk_wiz.v,verilog,xil_defaultlib,../../../../Lab7.gen/sources_1/ip/hdmi_text_controller_0_3/src/clk_wiz_0_1/clk_wiz_0_clk_wiz.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
clk_wiz_0.v,verilog,xil_defaultlib,../../../../Lab7.gen/sources_1/ip/hdmi_text_controller_0_3/src/clk_wiz_0_1/clk_wiz_0.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
font_rom.sv,systemverilog,xil_defaultlib,../../../../Lab7.gen/sources_1/ip/hdmi_text_controller_0_3/src/font_rom.sv,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
hdmi_text_controller_0.sv,systemverilog,xil_defaultlib,../../../../Lab7.gen/sources_1/ip/hdmi_text_controller_0_3/sim/hdmi_text_controller_0.sv,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
glbl.v,Verilog,xil_defaultlib,glbl.v
