library IEEE; 
use IEEE.STD_LOGIC_1164.ALL; 
use IEEE.NUMERIC_STD.ALL; 

entity Adder is
    port (
	  INPUT_A : in std_logic_vector(3 downto 0);
	  INPUT_B : in std_logic_vector(3 downto 0);
	  SUM    : out std_logic_vector(3 downto 0);
end Adder;

architecture Behavior of Adder is
begin
	SUM <= INPUT_A + INPUT_B;
end structural;