\subsection{S\+YN Architecture Reference}
\label{classfpga__outfifo_1_1SYN}\index{S\+YN@{S\+YN}}


Collaboration diagram for S\+YN\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=195pt]{d7/d97/classfpga__outfifo_1_1SYN__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Components}
 \begin{DoxyCompactItemize}
\item 
{\bf dcfifo\+\_\+mixed\+\_\+widths}  {\bfseries }  
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf sub\+\_\+wire0} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf sub\+\_\+wire1} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf sub\+\_\+wire2} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{13} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf sub\+\_\+wire3} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf sub\+\_\+wire4} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
{\bf dcfifo\+\_\+mixed\+\_\+widths\+\_\+component}  {\bfseries dcfifo\+\_\+mixed\+\_\+widths}   
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 61} of file {\bf fpga\+\_\+outfifo.\+vhd}.



\subsubsection{Member Data Documentation}
\index{fpga\+\_\+outfifo\+::\+S\+YN@{fpga\+\_\+outfifo\+::\+S\+YN}!dcfifo\+\_\+mixed\+\_\+widths@{dcfifo\+\_\+mixed\+\_\+widths}}
\index{dcfifo\+\_\+mixed\+\_\+widths@{dcfifo\+\_\+mixed\+\_\+widths}!fpga\+\_\+outfifo\+::\+S\+YN@{fpga\+\_\+outfifo\+::\+S\+YN}}
\paragraph[{dcfifo\+\_\+mixed\+\_\+widths}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dcfifo\+\_\+mixed\+\_\+widths} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{classfpga__outfifo_1_1SYN_a4e43f755c8710023ef8afdef8cf3d07a}


Definition at line {\bf 71} of file {\bf fpga\+\_\+outfifo.\+vhd}.

\index{fpga\+\_\+outfifo\+::\+S\+YN@{fpga\+\_\+outfifo\+::\+S\+YN}!dcfifo\+\_\+mixed\+\_\+widths\+\_\+component@{dcfifo\+\_\+mixed\+\_\+widths\+\_\+component}}
\index{dcfifo\+\_\+mixed\+\_\+widths\+\_\+component@{dcfifo\+\_\+mixed\+\_\+widths\+\_\+component}!fpga\+\_\+outfifo\+::\+S\+YN@{fpga\+\_\+outfifo\+::\+S\+YN}}
\paragraph[{dcfifo\+\_\+mixed\+\_\+widths\+\_\+component}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dcfifo\+\_\+mixed\+\_\+widths\+\_\+component} {\bfseries \textcolor{vhdlchar}{dcfifo\+\_\+mixed\+\_\+widths}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classfpga__outfifo_1_1SYN_a26bb08bead295960c5a436842e8db123}


Definition at line {\bf 143} of file {\bf fpga\+\_\+outfifo.\+vhd}.

\index{fpga\+\_\+outfifo\+::\+S\+YN@{fpga\+\_\+outfifo\+::\+S\+YN}!sub\+\_\+wire0@{sub\+\_\+wire0}}
\index{sub\+\_\+wire0@{sub\+\_\+wire0}!fpga\+\_\+outfifo\+::\+S\+YN@{fpga\+\_\+outfifo\+::\+S\+YN}}
\paragraph[{sub\+\_\+wire0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sub\+\_\+wire0} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classfpga__outfifo_1_1SYN_a8b3791b90f4599898b227bcb6baf52d5}


Definition at line {\bf 63} of file {\bf fpga\+\_\+outfifo.\+vhd}.

\index{fpga\+\_\+outfifo\+::\+S\+YN@{fpga\+\_\+outfifo\+::\+S\+YN}!sub\+\_\+wire1@{sub\+\_\+wire1}}
\index{sub\+\_\+wire1@{sub\+\_\+wire1}!fpga\+\_\+outfifo\+::\+S\+YN@{fpga\+\_\+outfifo\+::\+S\+YN}}
\paragraph[{sub\+\_\+wire1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sub\+\_\+wire1} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classfpga__outfifo_1_1SYN_a17dd32744e7223a428c475303567018e}


Definition at line {\bf 64} of file {\bf fpga\+\_\+outfifo.\+vhd}.

\index{fpga\+\_\+outfifo\+::\+S\+YN@{fpga\+\_\+outfifo\+::\+S\+YN}!sub\+\_\+wire2@{sub\+\_\+wire2}}
\index{sub\+\_\+wire2@{sub\+\_\+wire2}!fpga\+\_\+outfifo\+::\+S\+YN@{fpga\+\_\+outfifo\+::\+S\+YN}}
\paragraph[{sub\+\_\+wire2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sub\+\_\+wire2} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{13} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classfpga__outfifo_1_1SYN_acb41b992761e829cf6d34ceda70329b9}


Definition at line {\bf 65} of file {\bf fpga\+\_\+outfifo.\+vhd}.

\index{fpga\+\_\+outfifo\+::\+S\+YN@{fpga\+\_\+outfifo\+::\+S\+YN}!sub\+\_\+wire3@{sub\+\_\+wire3}}
\index{sub\+\_\+wire3@{sub\+\_\+wire3}!fpga\+\_\+outfifo\+::\+S\+YN@{fpga\+\_\+outfifo\+::\+S\+YN}}
\paragraph[{sub\+\_\+wire3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sub\+\_\+wire3} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classfpga__outfifo_1_1SYN_a0787f387a1b32ddcff294933578a1298}


Definition at line {\bf 66} of file {\bf fpga\+\_\+outfifo.\+vhd}.

\index{fpga\+\_\+outfifo\+::\+S\+YN@{fpga\+\_\+outfifo\+::\+S\+YN}!sub\+\_\+wire4@{sub\+\_\+wire4}}
\index{sub\+\_\+wire4@{sub\+\_\+wire4}!fpga\+\_\+outfifo\+::\+S\+YN@{fpga\+\_\+outfifo\+::\+S\+YN}}
\paragraph[{sub\+\_\+wire4}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sub\+\_\+wire4} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classfpga__outfifo_1_1SYN_a98e6b671c3a0d8bf71d968818d8a2084}


Definition at line {\bf 67} of file {\bf fpga\+\_\+outfifo.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/fpga\+\_\+outfifo/{\bf fpga\+\_\+outfifo.\+vhd}\end{DoxyCompactItemize}
