Loading db file '/mnt/hgfs/SAED14nm_EDK_CORE_RVT_v_062020/stdcell_rvt/db_nldm/saed14rvt_ss0p6vm40c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : riscv_core
Version: O-2018.06-SP1
Date   : Fri Mar  1 01:24:55 2024
****************************************


Library(s) Used:

    saed14rvt_ss0p6vm40c (File: /mnt/hgfs/SAED14nm_EDK_CORE_RVT_v_062020/stdcell_rvt/db_nldm/saed14rvt_ss0p6vm40c.db)


Operating Conditions: ss0p6vm40c   Library: saed14rvt_ss0p6vm40c
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
riscv_core             16000             saed14rvt_ss0p6vm40c


Global Operating Voltage = 0.6  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
riscv_core                               87.317  222.329 5.03e+04  309.696 100.0
  debug_unit_i (riscv_debug_unit)         0.520    8.323  983.029    8.844   2.9
  cs_registers_i (riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0)
                                          0.251    8.776 1.62e+03    9.029   2.9
    add_775 (riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0_DW01_inc_0)
                                       9.55e-06 2.39e-05  110.259 1.44e-04   0.0
  load_store_unit_i (riscv_load_store_unit)
                                          0.794    4.521 1.06e+03    5.316   1.7
    add_463_aco (riscv_load_store_unit_DW01_add_0)
                                       1.10e-03 9.19e-03  225.214 1.05e-02   0.0
    mult_add_463_aco (riscv_load_store_unit_DW02_mult_0)
                                       4.09e-02 9.43e-03   68.418 5.04e-02   0.0
  ex_stage_i (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                          0.488   11.775 1.97e+04   12.283   4.0
    mult_i (riscv_mult_SHARED_DSP_MULT0)
                                       6.67e-04    0.384 1.47e+04    0.400   0.1
      add_0_root_add_0_root_add_283_2 (riscv_mult_SHARED_DSP_MULT0_DW01_add_0)
                                          0.000    0.000  225.513 2.26e-04   0.0
      add_1_root_add_0_root_add_283_2 (riscv_mult_SHARED_DSP_MULT0_DW01_add_1)
                                          0.000    0.000  225.513 2.26e-04   0.0
      mult_280 (riscv_mult_SHARED_DSP_MULT0_DW02_mult_0)
                                          0.000    0.000 2.00e+03 2.00e-03   0.0
      mult_281 (riscv_mult_SHARED_DSP_MULT0_DW02_mult_1)
                                          0.000    0.000 2.00e+03 2.00e-03   0.0
      add_0_root_add_0_root_add_269_4 (riscv_mult_SHARED_DSP_MULT0_DW01_add_4)
                                          0.000    0.000  226.120 2.26e-04   0.0
      add_1_root_add_0_root_add_269_4 (riscv_mult_SHARED_DSP_MULT0_DW01_add_5)
                                          0.000    0.000  226.120 2.26e-04   0.0
      add_3_root_add_269_4 (riscv_mult_SHARED_DSP_MULT0_DW01_add_6)
                                          0.000    0.000  131.913 1.32e-04   0.0
      add_2_root_add_269_4 (riscv_mult_SHARED_DSP_MULT0_DW01_add_7)
                                          0.000    0.000  139.113 1.39e-04   0.0
      mult_264 (riscv_mult_SHARED_DSP_MULT0_DW02_mult_2)
                                          0.000    0.000  547.069 5.47e-04   0.0
      mult_265 (riscv_mult_SHARED_DSP_MULT0_DW02_mult_3)
                                          0.000    0.000  547.069 5.47e-04   0.0
      mult_266 (riscv_mult_SHARED_DSP_MULT0_DW02_mult_4)
                                          0.000    0.000  547.069 5.47e-04   0.0
      mult_267 (riscv_mult_SHARED_DSP_MULT0_DW02_mult_5)
                                          0.000    0.000  547.069 5.47e-04   0.0
      add_0_root_add_0_root_add_230_2 (riscv_mult_SHARED_DSP_MULT0_DW01_add_12)
                                          0.000    0.000  225.513 2.26e-04   0.0
      mult_230 (riscv_mult_SHARED_DSP_MULT0_DW02_mult_6)
                                          0.000    0.000 3.63e+03 3.63e-03   0.0
      add_1_root_add_0_root_add_230_2 (riscv_mult_SHARED_DSP_MULT0_DW01_add_14)
                                          0.000    0.000  225.513 2.26e-04   0.0
      add_0_root_add_0_root_add_114_2 (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                       1.78e-06 2.70e-06  239.913 2.44e-04   0.0
      add_1_root_add_0_root_add_114_2 (riscv_mult_SHARED_DSP_MULT0_DW01_add_16)
                                       2.14e-06 2.74e-06  228.084 2.33e-04   0.0
      mult_113 (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                          0.000    0.000 2.02e+03 2.02e-03   0.0
      sll_101 (riscv_mult_SHARED_DSP_MULT0_DW01_ash_0)
                                       9.17e-05 2.18e-05   82.226 1.96e-04   0.0
      sra_117 (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                       2.20e-04 5.85e-05  230.285 5.09e-04   0.0
    alu_i (riscv_alu_SHARED_INT_DIV0_FPU0)
                                          0.454   10.681 4.89e+03   11.140   3.6
      add_168 (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                       1.03e-02 1.06e-02  241.121 2.11e-02   0.0
      sll_881 (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_ash_1)
                                       1.82e-04 5.75e-05   48.840 2.88e-04   0.0
      sll_882 (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_ash_0)
                                       5.75e-04 5.21e-04  232.632 1.33e-03   0.0
      add_182 (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                       1.68e-03 9.00e-03  220.416 1.09e-02   0.0
      srl_283 (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                       3.43e-02 2.32e-02  348.198 5.78e-02   0.0
      int_div_div_i (riscv_alu_div)       0.226   10.536 1.69e+03   10.763   3.5
        r76 (riscv_alu_div_DW01_cmp6_0)
                                          0.000    0.000   86.975 8.70e-05   0.0
        sub_100 (riscv_alu_div_DW01_sub_1)
                                          0.000    0.000   84.147 8.41e-05   0.0
        add_107 (riscv_alu_div_DW01_add_0)
                                          0.000    0.000  226.120 2.26e-04   0.0
        sub_107 (riscv_alu_div_DW01_sub_0)
                                          0.000    0.000  152.468 1.52e-04   0.0
      alu_ff_i (alu_ff)                   0.000    0.000   72.724 7.27e-05   0.0
      alu_popcnt_i (alu_popcnt)        6.63e-03 6.75e-03  193.907 1.36e-02   0.0
  id_stage_i (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                          5.666  156.354 2.24e+04  162.043  52.3
    r162 (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_4)
                                       6.06e-03 1.68e-02  225.496 2.31e-02   0.0
    sll_468 (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_ash_0)
                                       1.45e-02 3.56e-03   92.449 1.82e-02   0.0
    sub_468 (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_dec_0)
                                       1.48e-02 7.21e-03   69.233 2.21e-02   0.0
    add_536 (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_3)
                                       9.59e-03 2.28e-02  148.329 3.25e-02   0.0
    add_537 (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_2)
                                       7.12e-03 1.40e-02  124.006 2.12e-02   0.0
    add_580 (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_1)
                                       1.38e-02 4.48e-02  216.336 5.88e-02   0.0
    add_581 (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_0)
                                       1.30e-02 4.26e-02  216.401 5.58e-02   0.0
    hwloop_regs_i (riscv_hwloop_regs_N_REGS2)
                                          0.425   18.902 1.80e+03   19.328   6.2
      sub_103 (riscv_hwloop_regs_N_REGS2_DW01_dec_1)
                                          0.000    0.000   85.046 8.50e-05   0.0
      sub_103_G2 (riscv_hwloop_regs_N_REGS2_DW01_dec_0)
                                          0.000    0.000   85.046 8.50e-05   0.0
    int_controller_i (riscv_int_controller_PULP_SECURE0)
                                       1.58e-02    0.789   72.170    0.805   0.3
    controller_i (riscv_controller_FPU0)
                                          0.256    0.858  278.870    1.114   0.4
    decoder_i (riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6)
                                          0.119 4.86e-02  582.784    0.169   0.1
    registers_i (riscv_register_file_ADDR_WIDTH6_FPU0)
                                          3.446   98.041 1.40e+04  101.500  32.8
  if_stage_i (riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0)
                                          3.163   32.115 4.33e+03   35.282  11.4
    compressed_decoder_i (riscv_compressed_decoder_FPU0)
                                          0.421    0.241  211.303    0.662   0.2
    hwloop_controller_i (riscv_hwloop_controller_N_REGS2)
                                       4.13e-02    0.107  267.860    0.149   0.0
      eq_64 (riscv_hwloop_controller_N_REGS2_DW01_cmp6_1)
                                       2.07e-02 5.32e-02   70.271 7.39e-02   0.0
      eq_64_G2 (riscv_hwloop_controller_N_REGS2_DW01_cmp6_0)
                                       2.07e-02 5.32e-02   70.283 7.40e-02   0.0
    prefetch_32_prefetch_buffer_i (riscv_prefetch_buffer)
                                          2.178   24.161 2.91e+03   26.341   8.5
      add_115 (riscv_prefetch_buffer_DW01_add_0)
                                       1.47e-02 2.80e-02  101.169 4.27e-02   0.0
      fifo_i (riscv_fetch_fifo)           1.589   20.192 2.22e+03   21.783   7.0
        add_182 (riscv_fetch_fifo_DW01_inc_0)
                                       6.32e-03 1.67e-02  102.045 2.32e-02   0.0
  core_clock_gate_i (cluster_clock_gating)
                                         76.398    0.336   18.437   76.733  24.8
1
