INFO-FLOW: Workspace F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls opened at Mon Feb 09 17:14:46 -0500 2026
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 0.238 sec.
Execute   apply_ini F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=divide_by_13.cpp' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=divide_by_13.cpp' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(9)
Execute     add_files F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13.cpp 
INFO: [HLS 200-10] Adding design file 'F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=divide_by_13.h' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.file=divide_by_13.h' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(10)
Execute     add_files F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13.h 
INFO: [HLS 200-10] Adding design file 'F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=divide_tb.cpp' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'tb.file=divide_tb.cpp' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(8)
Execute     add_files -tb F:/EECE4632/HW5/HLS/divide_by_13/divide_tb.cpp 
INFO: [HLS 200-10] Adding test bench file 'F:/EECE4632/HW5/HLS/divide_by_13/divide_tb.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=divide_by_13' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=divide_by_13' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(7)
Execute     set_top divide_by_13 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xczu3eg-sfvc784-2-e' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xczu3eg-sfvc784-2-e' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(1)
Execute     set_part xczu3eg-sfvc784-2-e 
Execute       create_platform xczu3eg-sfvc784-2-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx\Vitis_HLS\2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sfvc784-2-e'
Command       create_platform done; 2.117 sec.
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu3eg-sfvc784-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.312 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 2.52 sec.
Execute   apply_ini F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/config.cmdline 
Execute   csynth_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 2 seconds. CPU system time: 2 seconds. Elapsed time: 9.614 seconds; current allocated memory: 246.297 MB.
Execute       set_directive_top divide_by_13 -name=divide_by_13 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file 'divide_by_13.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling divide_by_13.cpp as C++
Execute       ap_part_info -name xczu3eg-sfvc784-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang divide_by_13.cpp -foptimization-record-file=F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/divide_by_13.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/divide_by_13.pp.0.cpp {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-2-e > F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/divide_by_13.cpp.clang.out.log 2> F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/divide_by_13.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.7 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/divide_by_13.pp.0.cpp {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-2-e > F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/clang.out.log 2> F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/divide_by_13.pp.0.cpp std=gnu++14 -target fpga  -directive=F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/.systemc_flag -fix-errors F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/divide_by_13.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.591 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/divide_by_13.pp.0.cpp std=gnu++14 -target fpga  -directive=F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/all.directive.json -fix-errors F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/divide_by_13.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.144 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/divide_by_13.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/divide_by_13.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/divide_by_13.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/divide_by_13.pp.0.cpp.clang-tidy.loop-label.out.log 2> F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/divide_by_13.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.833 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/divide_by_13.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/divide_by_13.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/divide_by_13.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/divide_by_13.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu3eg-sfvc784-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/divide_by_13.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/divide_by_13.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/divide_by_13.bc {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-2-e > F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/divide_by_13.pp.0.cpp.clang.out.log 2> F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/divide_by_13.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 6.952 seconds; current allocated memory: 248.949 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/a.g.ld.0.bc -args  "F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/divide_by_13.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/llvm-link F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/divide_by_13.g.bc -o F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/a.g.ld.0.bc > F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/a.g.ld.1.lower.bc -args F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/a.g.ld.1.lower.bc > F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/a.g.ld.2.m1.bc -args F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/llvm-link F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libhlsmc++_39.bc -o F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/a.g.ld.2.m1.bc > F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 2.161 sec.
Execute       run_link_or_opt -opt -out F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/a.g.ld.3.fpc.bc -args F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=divide_by_13 -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=divide_by_13 -reflow-float-conversion -o F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/a.g.ld.3.fpc.bc > F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.702 sec.
Execute       run_link_or_opt -out F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/a.g.ld.4.m2.bc -args F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/llvm-link F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libfloatconversion_39.bc -o F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/a.g.ld.4.m2.bc > F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/a.g.ld.5.gdce.bc -args F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=divide_by_13 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=divide_by_13 -o F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/a.g.ld.5.gdce.bc > F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.111 sec.
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=divide_by_13 -mllvm -hls-db-dir -mllvm F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/a.g.ld.5.gdce.bc -o F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-2-e 2> F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 180 Compile/Link F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 180 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 127 Unroll/Inline (step 1) F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 127 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 111 Unroll/Inline (step 2) F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 111 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 111 Unroll/Inline (step 3) F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 111 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 111 Unroll/Inline (step 4) F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 111 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 111 Array/Struct (step 1) F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 111 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 111 Array/Struct (step 2) F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 111 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 111 Array/Struct (step 3) F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 111 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 111 Array/Struct (step 4) F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 111 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 223 Array/Struct (step 5) F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 223 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 237 Performance (step 1) F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 237 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 223 Performance (step 2) F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 223 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 125 Performance (step 3) F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 125 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 125 Performance (step 4) F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 125 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 71 HW Transforms (step 1) F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 71 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 60 HW Transforms (step 2) F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 60 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_11_1> at divide_by_13.cpp:11:22 
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 10.111 seconds; current allocated memory: 250.691 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 250.691 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top divide_by_13 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/a.g.0.bc -o F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.278 seconds; current allocated memory: 256.109 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/a.g.1.bc -o F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/a.g.2.prechk.bc -o F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 258.934 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/a.g.1.bc to F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/a.o.1.bc -o F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/a.o.1.tmp.bc -o F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 280.777 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/a.o.2.bc -o F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute           auto_get_db
Command         transform done; 0.106 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/a.o.3.bc -o F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 280.785 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.073 sec.
Command     elaborate done; 19.13 sec.
Execute     ap_eval exec zip -j F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.261 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'divide_by_13' ...
Execute       ap_set_top_model divide_by_13 
Execute       get_model_list divide_by_13 -filter all-wo-channel -topdown 
Execute       preproc_iomode -model divide_by_13 
Execute       create_clock 
Execute         ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       get_model_list divide_by_13 -filter all-wo-channel 
INFO-FLOW: Model list for configure: divide_by_13
INFO-FLOW: Configuring Module : divide_by_13 ...
Execute       set_default_model divide_by_13 
Execute       apply_spec_resource_limit divide_by_13 
INFO-FLOW: Model list for preprocess: divide_by_13
INFO-FLOW: Preprocessing Module: divide_by_13 ...
Execute       set_default_model divide_by_13 
Execute       cdfg_preprocess -model divide_by_13 
Execute       rtl_gen_preprocess divide_by_13 
INFO-FLOW: Model list for synthesis: divide_by_13
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'divide_by_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model divide_by_13 
Execute       schedule -model divide_by_13 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 37, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.208 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.938 seconds; current allocated memory: 280.785 MB.
Execute       syn_report -verbosereport -o F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/divide_by_13.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-2-e 
Execute           ap_family_info -name xczu3eg-sfvc784-2-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-2-e -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -o F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/divide_by_13.sched.adb -f 
Command       db_write done; 0.582 sec.
INFO-FLOW: Finish scheduling divide_by_13.
Execute       set_default_model divide_by_13 
Execute       bind -model divide_by_13 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.23 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.95 seconds; current allocated memory: 281.043 MB.
Execute       syn_report -verbosereport -o F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/divide_by_13.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-2-e 
Execute           ap_family_info -name xczu3eg-sfvc784-2-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-2-e -data family 
Command       syn_report done; 0.131 sec.
Execute       db_write -o F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/divide_by_13.bind.adb -f 
Command       db_write done; 0.198 sec.
INFO-FLOW: Finish binding divide_by_13.
Execute       get_model_list divide_by_13 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess divide_by_13 
INFO-FLOW: Model list for RTL generation: divide_by_13
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'divide_by_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model divide_by_13 -top_prefix  -sub_prefix divide_by_13_ -mg_file F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/divide_by_13.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'divide_by_13/A_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'divide_by_13/A_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'divide_by_13/A_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'divide_by_13/A_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'divide_by_13/A_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'divide_by_13/A_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'divide_by_13/A_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'divide_by_13/B_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'divide_by_13/B_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'divide_by_13/B_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'divide_by_13/B_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'divide_by_13/B_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'divide_by_13/B_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'divide_by_13/B_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'divide_by_13' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'divide_by_13' pipeline 'VITIS_LOOP_11_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'srem_32ns_5ns_5_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'divide_by_13'.
Command       create_rtl_model done; 2.145 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.701 seconds; current allocated memory: 283.148 MB.
Execute       source F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/divide_by_13.rtl_wrap.cfg.tcl 
Execute       gen_rtl divide_by_13 -istop -style xilinx -f -lang vhdl -o F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/syn/vhdl/divide_by_13 
Execute       gen_rtl divide_by_13 -istop -style xilinx -f -lang vlog -o F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/syn/verilog/divide_by_13 
Execute       syn_report -csynth -model divide_by_13 -o F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/syn/report/divide_by_13_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-2-e 
Execute           ap_family_info -name xczu3eg-sfvc784-2-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-2-e -data family 
Execute       syn_report -rtlxml -model divide_by_13 -o F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/syn/report/divide_by_13_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-2-e 
Execute           ap_family_info -name xczu3eg-sfvc784-2-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-2-e -data family 
Execute       syn_report -verbosereport -model divide_by_13 -o F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/divide_by_13.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-2-e 
Execute           ap_family_info -name xczu3eg-sfvc784-2-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-2-e -data family 
Command       syn_report done; 0.107 sec.
Execute       db_write -model divide_by_13 -f -o F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/divide_by_13.adb 
Command       db_write done; 0.271 sec.
Execute       db_write -model divide_by_13 -bindview -o F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info divide_by_13 -p F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db -o F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/divide_by_13 
Command       gen_tb_info done; 0.216 sec.
Execute       export_constraint_db -f -tool general -o F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/divide_by_13.constraint.tcl 
Execute       syn_report -designview -model divide_by_13 -o F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/divide_by_13.design.xml 
Command       syn_report done; 0.481 sec.
Execute       syn_report -csynthDesign -model divide_by_13 -o F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/syn/report/csynth.rpt -MHOut F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xczu3eg-sfvc784-2-e 
Execute           ap_family_info -name xczu3eg-sfvc784-2-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-2-e -data family 
Execute       syn_report -wcfg -model divide_by_13 -o F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/divide_by_13_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model divide_by_13 -o F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/divide_by_13.protoinst 
Execute       sc_get_clocks divide_by_13 
Execute       sc_get_portdomain divide_by_13 
INFO-FLOW: Model list for RTL component generation: divide_by_13
INFO-FLOW: Handling components in module [divide_by_13] ... 
Execute       source F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/divide_by_13.compgen.tcl 
INFO-FLOW: Found component divide_by_13_srem_32ns_5ns_5_36_1.
INFO-FLOW: Append model divide_by_13_srem_32ns_5ns_5_36_1
INFO-FLOW: Found component divide_by_13_control_s_axi.
INFO-FLOW: Append model divide_by_13_control_s_axi
INFO-FLOW: Found component divide_by_13_regslice_both.
INFO-FLOW: Append model divide_by_13_regslice_both
INFO-FLOW: Found component divide_by_13_regslice_both.
INFO-FLOW: Append model divide_by_13_regslice_both
INFO-FLOW: Found component divide_by_13_regslice_both.
INFO-FLOW: Append model divide_by_13_regslice_both
INFO-FLOW: Found component divide_by_13_regslice_both.
INFO-FLOW: Append model divide_by_13_regslice_both
INFO-FLOW: Found component divide_by_13_regslice_both.
INFO-FLOW: Append model divide_by_13_regslice_both
INFO-FLOW: Found component divide_by_13_regslice_both.
INFO-FLOW: Append model divide_by_13_regslice_both
INFO-FLOW: Found component divide_by_13_regslice_both.
INFO-FLOW: Append model divide_by_13_regslice_both
INFO-FLOW: Found component divide_by_13_regslice_both.
INFO-FLOW: Append model divide_by_13_regslice_both
INFO-FLOW: Found component divide_by_13_regslice_both.
INFO-FLOW: Append model divide_by_13_regslice_both
INFO-FLOW: Found component divide_by_13_regslice_both.
INFO-FLOW: Append model divide_by_13_regslice_both
INFO-FLOW: Found component divide_by_13_regslice_both.
INFO-FLOW: Append model divide_by_13_regslice_both
INFO-FLOW: Found component divide_by_13_regslice_both.
INFO-FLOW: Append model divide_by_13_regslice_both
INFO-FLOW: Found component divide_by_13_regslice_both.
INFO-FLOW: Append model divide_by_13_regslice_both
INFO-FLOW: Found component divide_by_13_regslice_both.
INFO-FLOW: Append model divide_by_13_regslice_both
INFO-FLOW: Found component divide_by_13_flow_control_loop_pipe.
INFO-FLOW: Append model divide_by_13_flow_control_loop_pipe
INFO-FLOW: Append model divide_by_13
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: divide_by_13_srem_32ns_5ns_5_36_1 divide_by_13_control_s_axi divide_by_13_regslice_both divide_by_13_regslice_both divide_by_13_regslice_both divide_by_13_regslice_both divide_by_13_regslice_both divide_by_13_regslice_both divide_by_13_regslice_both divide_by_13_regslice_both divide_by_13_regslice_both divide_by_13_regslice_both divide_by_13_regslice_both divide_by_13_regslice_both divide_by_13_regslice_both divide_by_13_regslice_both divide_by_13_flow_control_loop_pipe divide_by_13
INFO-FLOW: Generating F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model divide_by_13_srem_32ns_5ns_5_36_1
INFO-FLOW: To file: write model divide_by_13_control_s_axi
INFO-FLOW: To file: write model divide_by_13_regslice_both
INFO-FLOW: To file: write model divide_by_13_regslice_both
INFO-FLOW: To file: write model divide_by_13_regslice_both
INFO-FLOW: To file: write model divide_by_13_regslice_both
INFO-FLOW: To file: write model divide_by_13_regslice_both
INFO-FLOW: To file: write model divide_by_13_regslice_both
INFO-FLOW: To file: write model divide_by_13_regslice_both
INFO-FLOW: To file: write model divide_by_13_regslice_both
INFO-FLOW: To file: write model divide_by_13_regslice_both
INFO-FLOW: To file: write model divide_by_13_regslice_both
INFO-FLOW: To file: write model divide_by_13_regslice_both
INFO-FLOW: To file: write model divide_by_13_regslice_both
INFO-FLOW: To file: write model divide_by_13_regslice_both
INFO-FLOW: To file: write model divide_by_13_regslice_both
INFO-FLOW: To file: write model divide_by_13_flow_control_loop_pipe
INFO-FLOW: To file: write model divide_by_13
INFO-FLOW: Generating F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute       source F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/vhdl' dstVlogDir='F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/vlog' tclDir='F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db' modelList='divide_by_13_srem_32ns_5ns_5_36_1
divide_by_13_control_s_axi
divide_by_13_regslice_both
divide_by_13_regslice_both
divide_by_13_regslice_both
divide_by_13_regslice_both
divide_by_13_regslice_both
divide_by_13_regslice_both
divide_by_13_regslice_both
divide_by_13_regslice_both
divide_by_13_regslice_both
divide_by_13_regslice_both
divide_by_13_regslice_both
divide_by_13_regslice_both
divide_by_13_regslice_both
divide_by_13_regslice_both
divide_by_13_flow_control_loop_pipe
divide_by_13
' expOnly='0'
Execute       source F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sfvc784-2-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sfvc784-2-e -data info -quiet 
Execute       source F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/global.setting.tcl 
Execute       source F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/global.setting.tcl 
Execute       source F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/divide_by_13.compgen.tcl 
Execute         source ./control.slave.tcl 
Command       ap_source done; 0.853 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 4.789 seconds; current allocated memory: 288.016 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='divide_by_13_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 2.6 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='divide_by_13_srem_32ns_5ns_5_36_1
divide_by_13_control_s_axi
divide_by_13_regslice_both
divide_by_13_regslice_both
divide_by_13_regslice_both
divide_by_13_regslice_both
divide_by_13_regslice_both
divide_by_13_regslice_both
divide_by_13_regslice_both
divide_by_13_regslice_both
divide_by_13_regslice_both
divide_by_13_regslice_both
divide_by_13_regslice_both
divide_by_13_regslice_both
divide_by_13_regslice_both
divide_by_13_regslice_both
divide_by_13_flow_control_loop_pipe
divide_by_13
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/global.setting.tcl 
Execute       source F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/global.setting.tcl 
Execute       source F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/top-io-be.tcl 
Execute       source F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/divide_by_13.tbgen.tcl 
Execute       source F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/divide_by_13.compgen.dataonly.tcl 
Execute       source F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/divide_by_13.compgen.dataonly.tcl 
Execute       source F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/divide_by_13.rtl_wrap.cfg.tcl 
Execute       source F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/divide_by_13.compgen.dataonly.tcl 
Execute       source F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/divide_by_13.tbgen.tcl 
Execute       source F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sfvc784-2-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sfvc784-2-e -data info -quiet 
Execute       source F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/divide_by_13.constraint.tcl 
Execute       sc_get_clocks divide_by_13 
Execute       source F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST divide_by_13 MODULE2INSTS {divide_by_13 divide_by_13} INST2MODULE {divide_by_13 divide_by_13} INSTDATA {divide_by_13 {DEPTH 1 CHILDREN {}}} MODULEDATA {divide_by_13 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 35 OPTYPE srem PRAGMA {} RTLNAME srem_32ns_5ns_5_36_1_U1 SOURCE divide_by_13.cpp:14 VARIABLE srem_ln14 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op srem} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME tmp_data_1_fu_153_p2 SOURCE divide_by_13.cpp:14 VARIABLE tmp_data_1 LOOP VITIS_LOOP_11_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 3 seconds. Elapsed time: 4.495 seconds; current allocated memory: 290.883 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for divide_by_13.
INFO: [VLOG 209-307] Generating Verilog RTL for divide_by_13.
Execute       syn_report -model divide_by_13 -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 365.10 MHz
Command       syn_report done; 0.248 sec.
Command     autosyn done; 14.383 sec.
Command   csynth_design done; 34.251 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls opened at Mon Feb 09 17:15:38 -0500 2026
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 0.176 sec.
Execute   apply_ini F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=divide_by_13.cpp' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=divide_by_13.cpp' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(9)
Execute     add_files F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13.cpp 
INFO: [HLS 200-10] Adding design file 'F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=divide_by_13.h' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.file=divide_by_13.h' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(10)
Execute     add_files F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13.h 
INFO: [HLS 200-10] Adding design file 'F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=divide_tb.cpp' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'tb.file=divide_tb.cpp' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(8)
Execute     add_files -tb F:/EECE4632/HW5/HLS/divide_by_13/divide_tb.cpp 
INFO: [HLS 200-10] Adding test bench file 'F:/EECE4632/HW5/HLS/divide_by_13/divide_tb.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=divide_by_13' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=divide_by_13' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(7)
Execute     set_top divide_by_13 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xczu3eg-sfvc784-2-e' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xczu3eg-sfvc784-2-e' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(1)
Execute     set_part xczu3eg-sfvc784-2-e 
Execute       create_platform xczu3eg-sfvc784-2-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx\Vitis_HLS\2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sfvc784-2-e'
Command       create_platform done; 2.117 sec.
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu3eg-sfvc784-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.336 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 2.573 sec.
Execute   apply_ini F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/config.cmdline 
Execute   csim_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     ap_part_info -name xczu3eg-sfvc784-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.18 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 7.352 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls opened at Mon Feb 09 17:16:39 -0500 2026
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 0.166 sec.
Execute   apply_ini F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=divide_by_13.cpp' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=divide_by_13.cpp' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(9)
Execute     add_files F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13.cpp 
INFO: [HLS 200-10] Adding design file 'F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=divide_by_13.h' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.file=divide_by_13.h' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(10)
Execute     add_files F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13.h 
INFO: [HLS 200-10] Adding design file 'F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=divide_tb.cpp' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'tb.file=divide_tb.cpp' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(8)
Execute     add_files -tb F:/EECE4632/HW5/HLS/divide_by_13/divide_tb.cpp 
INFO: [HLS 200-10] Adding test bench file 'F:/EECE4632/HW5/HLS/divide_by_13/divide_tb.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=divide_by_13' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=divide_by_13' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(7)
Execute     set_top divide_by_13 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xczu3eg-sfvc784-2-e' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xczu3eg-sfvc784-2-e' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(1)
Execute     set_part xczu3eg-sfvc784-2-e 
Execute       create_platform xczu3eg-sfvc784-2-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx\Vitis_HLS\2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sfvc784-2-e'
Command       create_platform done; 2.073 sec.
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.117 sec.
Execute       ap_part_info -name xczu3eg-sfvc784-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.335 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 2.546 sec.
Execute   apply_ini F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/config.cmdline 
Execute   csim_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     ap_part_info -name xczu3eg-sfvc784-2-e -data info 
INFO-FLOW: AESL_CSIM::c_sim errorInfo:

    while executing
"::AESL_CSIM::c_sim "$argn" "
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 4.018 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls opened at Mon Feb 09 17:17:12 -0500 2026
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 0.167 sec.
Execute   apply_ini F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=divide_by_13.cpp' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=divide_by_13.cpp' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(9)
Execute     add_files F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13.cpp 
INFO: [HLS 200-10] Adding design file 'F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=divide_by_13.h' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.file=divide_by_13.h' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(10)
Execute     add_files F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13.h 
INFO: [HLS 200-10] Adding design file 'F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=divide_tb.cpp' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'tb.file=divide_tb.cpp' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(8)
Execute     add_files -tb F:/EECE4632/HW5/HLS/divide_by_13/divide_tb.cpp 
INFO: [HLS 200-10] Adding test bench file 'F:/EECE4632/HW5/HLS/divide_by_13/divide_tb.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=divide_by_13' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=divide_by_13' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(7)
Execute     set_top divide_by_13 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xczu3eg-sfvc784-2-e' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xczu3eg-sfvc784-2-e' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(1)
Execute     set_part xczu3eg-sfvc784-2-e 
Execute       create_platform xczu3eg-sfvc784-2-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx\Vitis_HLS\2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sfvc784-2-e'
Command       create_platform done; 2.101 sec.
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu3eg-sfvc784-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.333 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 2.541 sec.
Execute   apply_ini F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/config.cmdline 
Execute   csim_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     ap_part_info -name xczu3eg-sfvc784-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.183 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.86 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls opened at Mon Feb 09 17:20:30 -0500 2026
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 0.174 sec.
Execute   apply_ini F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=divide_by_13.cpp' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=divide_by_13.cpp' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(9)
Execute     add_files F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13.cpp 
INFO: [HLS 200-10] Adding design file 'F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=divide_by_13.h' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.file=divide_by_13.h' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(10)
Execute     add_files F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13.h 
INFO: [HLS 200-10] Adding design file 'F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=divide_tb.cpp' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'tb.file=divide_tb.cpp' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(8)
Execute     add_files -tb F:/EECE4632/HW5/HLS/divide_by_13/divide_tb.cpp 
INFO: [HLS 200-10] Adding test bench file 'F:/EECE4632/HW5/HLS/divide_by_13/divide_tb.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=divide_by_13' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=divide_by_13' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(7)
Execute     set_top divide_by_13 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xczu3eg-sfvc784-2-e' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xczu3eg-sfvc784-2-e' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(1)
Execute     set_part xczu3eg-sfvc784-2-e 
Execute       create_platform xczu3eg-sfvc784-2-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx\Vitis_HLS\2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sfvc784-2-e'
Command       create_platform done; 2.147 sec.
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu3eg-sfvc784-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.376 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 2.578 sec.
Execute   apply_ini F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/config.cmdline 
Execute   csim_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     ap_part_info -name xczu3eg-sfvc784-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.209 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 5.322 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls opened at Mon Feb 09 17:22:24 -0500 2026
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 0.179 sec.
Execute   apply_ini F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=divide_by_13.cpp' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=divide_by_13.cpp' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(9)
Execute     add_files F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13.cpp 
INFO: [HLS 200-10] Adding design file 'F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=divide_by_13.h' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.file=divide_by_13.h' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(10)
Execute     add_files F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13.h 
INFO: [HLS 200-10] Adding design file 'F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=divide_tb.cpp' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'tb.file=divide_tb.cpp' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(8)
Execute     add_files -tb F:/EECE4632/HW5/HLS/divide_by_13/divide_tb.cpp 
INFO: [HLS 200-10] Adding test bench file 'F:/EECE4632/HW5/HLS/divide_by_13/divide_tb.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=divide_by_13' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=divide_by_13' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(7)
Execute     set_top divide_by_13 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xczu3eg-sfvc784-2-e' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xczu3eg-sfvc784-2-e' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(1)
Execute     set_part xczu3eg-sfvc784-2-e 
Execute       create_platform xczu3eg-sfvc784-2-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx\Vitis_HLS\2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sfvc784-2-e'
Command       create_platform done; 2.095 sec.
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu3eg-sfvc784-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.309 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 2.519 sec.
Execute   apply_ini F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/config.cmdline 
Execute   csim_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     ap_part_info -name xczu3eg-sfvc784-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 1.157 sec.
INFO-FLOW: AESL_CSIM::c_sim errorInfo:

    while executing
"::AESL_CSIM::c_sim "$argn" "
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 5.859 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls opened at Mon Feb 09 17:28:37 -0500 2026
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 0.173 sec.
Execute   apply_ini F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=divide_by_13.cpp' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=divide_by_13.cpp' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(9)
Execute     add_files F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13.cpp 
INFO: [HLS 200-10] Adding design file 'F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=divide_by_13.h' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.file=divide_by_13.h' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(10)
Execute     add_files F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13.h 
INFO: [HLS 200-10] Adding design file 'F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=divide_tb.cpp' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'tb.file=divide_tb.cpp' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(8)
Execute     add_files -tb F:/EECE4632/HW5/HLS/divide_by_13/divide_tb.cpp 
INFO: [HLS 200-10] Adding test bench file 'F:/EECE4632/HW5/HLS/divide_by_13/divide_tb.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=divide_by_13' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=divide_by_13' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(7)
Execute     set_top divide_by_13 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xczu3eg-sfvc784-2-e' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xczu3eg-sfvc784-2-e' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(1)
Execute     set_part xczu3eg-sfvc784-2-e 
Execute       create_platform xczu3eg-sfvc784-2-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx\Vitis_HLS\2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sfvc784-2-e'
Command       create_platform done; 2.115 sec.
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu3eg-sfvc784-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.341 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 2.56 sec.
Execute   apply_ini F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/config.cmdline 
Execute   csim_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     ap_part_info -name xczu3eg-sfvc784-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.248 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 8.445 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls opened at Wed Feb 11 14:53:37 -0500 2026
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 0.258 sec.
Execute   apply_ini F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=divide_by_13.cpp' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=divide_by_13.cpp' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(9)
Execute     add_files F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13.cpp 
INFO: [HLS 200-10] Adding design file 'F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=divide_by_13.h' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.file=divide_by_13.h' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(10)
Execute     add_files F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13.h 
INFO: [HLS 200-10] Adding design file 'F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=divide_tb.cpp' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'tb.file=divide_tb.cpp' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(8)
Execute     add_files -tb F:/EECE4632/HW5/HLS/divide_by_13/divide_tb.cpp 
INFO: [HLS 200-10] Adding test bench file 'F:/EECE4632/HW5/HLS/divide_by_13/divide_tb.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=divide_by_13' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=divide_by_13' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(7)
Execute     set_top divide_by_13 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xczu3eg-sfvc784-2-e' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xczu3eg-sfvc784-2-e' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(1)
Execute     set_part xczu3eg-sfvc784-2-e 
Execute       create_platform xczu3eg-sfvc784-2-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx\Vitis_HLS\2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sfvc784-2-e'
Command       create_platform done; 4.723 sec.
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.215 sec.
Execute       ap_part_info -name xczu3eg-sfvc784-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.11 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 5.25 sec.
Execute   apply_ini F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/config.cmdline 
Execute   csim_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     ap_part_info -name xczu3eg-sfvc784-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.245 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 9.974 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls opened at Wed Feb 11 14:57:00 -0500 2026
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 0.176 sec.
Execute   apply_ini F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=divide_by_13.cpp' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=divide_by_13.cpp' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(9)
Execute     add_files F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13.cpp 
INFO: [HLS 200-10] Adding design file 'F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=divide_by_13.h' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.file=divide_by_13.h' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(10)
Execute     add_files F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13.h 
INFO: [HLS 200-10] Adding design file 'F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=divide_tb.cpp' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'tb.file=divide_tb.cpp' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(8)
Execute     add_files -tb F:/EECE4632/HW5/HLS/divide_by_13/divide_tb.cpp 
INFO: [HLS 200-10] Adding test bench file 'F:/EECE4632/HW5/HLS/divide_by_13/divide_tb.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=divide_by_13' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=divide_by_13' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(7)
Execute     set_top divide_by_13 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xczu3eg-sfvc784-2-e' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xczu3eg-sfvc784-2-e' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(1)
Execute     set_part xczu3eg-sfvc784-2-e 
Execute       create_platform xczu3eg-sfvc784-2-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx\Vitis_HLS\2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sfvc784-2-e'
Command       create_platform done; 1.884 sec.
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu3eg-sfvc784-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.18 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 2.307 sec.
Execute   apply_ini F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/config.cmdline 
Execute   csim_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     ap_part_info -name xczu3eg-sfvc784-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.194 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.97 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls opened at Wed Feb 11 15:07:57 -0500 2026
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 0.208 sec.
Execute   apply_ini F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=divide_by_13.cpp' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=divide_by_13.cpp' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(9)
Execute     add_files F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13.cpp 
INFO: [HLS 200-10] Adding design file 'F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=divide_by_13.h' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.file=divide_by_13.h' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(10)
Execute     add_files F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13.h 
INFO: [HLS 200-10] Adding design file 'F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=divide_tb.cpp' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'tb.file=divide_tb.cpp' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(8)
Execute     add_files -tb F:/EECE4632/HW5/HLS/divide_by_13/divide_tb.cpp 
INFO: [HLS 200-10] Adding test bench file 'F:/EECE4632/HW5/HLS/divide_by_13/divide_tb.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=divide_by_13' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=divide_by_13' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(7)
Execute     set_top divide_by_13 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xczu3eg-sfvc784-2-e' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xczu3eg-sfvc784-2-e' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(1)
Execute     set_part xczu3eg-sfvc784-2-e 
Execute       create_platform xczu3eg-sfvc784-2-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx\Vitis_HLS\2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sfvc784-2-e'
Command       create_platform done; 1.892 sec.
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.117 sec.
Execute       ap_part_info -name xczu3eg-sfvc784-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.147 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 2.273 sec.
Execute   apply_ini F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/config.cmdline 
Execute   csim_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     ap_part_info -name xczu3eg-sfvc784-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.194 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.377 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls opened at Wed Feb 11 15:47:52 -0500 2026
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 0.144 sec.
Execute   apply_ini F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=divide_by_13.cpp' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=divide_by_13.cpp' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(9)
Execute     add_files F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13.cpp 
INFO: [HLS 200-10] Adding design file 'F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=divide_by_13.h' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.file=divide_by_13.h' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(10)
Execute     add_files F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13.h 
INFO: [HLS 200-10] Adding design file 'F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=divide_tb.cpp' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'tb.file=divide_tb.cpp' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(8)
Execute     add_files -tb F:/EECE4632/HW5/HLS/divide_by_13/divide_tb.cpp 
INFO: [HLS 200-10] Adding test bench file 'F:/EECE4632/HW5/HLS/divide_by_13/divide_tb.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=divide_by_13' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=divide_by_13' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(7)
Execute     set_top divide_by_13 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xczu3eg-sfvc784-2-e' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xczu3eg-sfvc784-2-e' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(1)
Execute     set_part xczu3eg-sfvc784-2-e 
Execute       create_platform xczu3eg-sfvc784-2-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx\Vitis_HLS\2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sfvc784-2-e'
Command       create_platform done; 1.877 sec.
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xczu3eg-sfvc784-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.125 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 2.246 sec.
Execute   apply_ini F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/config.cmdline 
Execute   csim_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     ap_part_info -name xczu3eg-sfvc784-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.225 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.958 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls opened at Wed Feb 11 15:50:08 -0500 2026
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 0.114 sec.
Execute   apply_ini F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=divide_by_13.cpp' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=divide_by_13.cpp' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(9)
Execute     add_files F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13.cpp 
INFO: [HLS 200-10] Adding design file 'F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=divide_by_13.h' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.file=divide_by_13.h' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(10)
Execute     add_files F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13.h 
INFO: [HLS 200-10] Adding design file 'F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=divide_tb.cpp' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'tb.file=divide_tb.cpp' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(8)
Execute     add_files -tb F:/EECE4632/HW5/HLS/divide_by_13/divide_tb.cpp 
INFO: [HLS 200-10] Adding test bench file 'F:/EECE4632/HW5/HLS/divide_by_13/divide_tb.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=divide_by_13' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=divide_by_13' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(7)
Execute     set_top divide_by_13 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xczu3eg-sfvc784-2-e' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xczu3eg-sfvc784-2-e' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(1)
Execute     set_part xczu3eg-sfvc784-2-e 
Execute       create_platform xczu3eg-sfvc784-2-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx\Vitis_HLS\2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sfvc784-2-e'
Command       create_platform done; 1.911 sec.
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu3eg-sfvc784-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.121 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 2.215 sec.
Execute   apply_ini F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/config.cmdline 
Execute   csim_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     ap_part_info -name xczu3eg-sfvc784-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.166 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.096 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
