
24_DADC_H_C.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000267e  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000018  00800060  0000267e  000026f2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .stab         00001bcc  00000000  00000000  0000270c  2**2
                  CONTENTS, READONLY, DEBUGGING
  3 .stabstr      00000a4d  00000000  00000000  000042d8  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_aranges 00000140  00000000  00000000  00004d25  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_pubnames 00000170  00000000  00000000  00004e65  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001c49  00000000  00000000  00004fd5  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000eeb  00000000  00000000  00006c1e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000dad  00000000  00000000  00007b09  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000160  00000000  00000000  000088b8  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000028d  00000000  00000000  00008a18  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000007ce  00000000  00000000  00008ca5  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000050  00000000  00000000  00009473  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       8:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      10:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      14:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      18:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      1c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      20:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      24:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      28:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      2c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      30:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      34:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      38:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      3c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      40:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      44:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      48:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      4c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      50:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ee e7       	ldi	r30, 0x7E	; 126
      68:	f6 e2       	ldi	r31, 0x26	; 38
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a8 37       	cpi	r26, 0x78	; 120
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>
      76:	0e 94 f2 12 	call	0x25e4	; 0x25e4 <main>
      7a:	0c 94 3d 13 	jmp	0x267a	; 0x267a <_exit>

0000007e <__bad_interrupt>:
      7e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000082 <__fixunssfsi>:
      82:	ef 92       	push	r14
      84:	ff 92       	push	r15
      86:	0f 93       	push	r16
      88:	1f 93       	push	r17
      8a:	7b 01       	movw	r14, r22
      8c:	8c 01       	movw	r16, r24
      8e:	20 e0       	ldi	r18, 0x00	; 0
      90:	30 e0       	ldi	r19, 0x00	; 0
      92:	40 e0       	ldi	r20, 0x00	; 0
      94:	5f e4       	ldi	r21, 0x4F	; 79
      96:	0e 94 41 03 	call	0x682	; 0x682 <__gesf2>
      9a:	88 23       	and	r24, r24
      9c:	8c f0       	brlt	.+34     	; 0xc0 <__fixunssfsi+0x3e>
      9e:	c8 01       	movw	r24, r16
      a0:	b7 01       	movw	r22, r14
      a2:	20 e0       	ldi	r18, 0x00	; 0
      a4:	30 e0       	ldi	r19, 0x00	; 0
      a6:	40 e0       	ldi	r20, 0x00	; 0
      a8:	5f e4       	ldi	r21, 0x4F	; 79
      aa:	0e 94 b9 01 	call	0x372	; 0x372 <__subsf3>
      ae:	0e 94 a1 03 	call	0x742	; 0x742 <__fixsfsi>
      b2:	9b 01       	movw	r18, r22
      b4:	ac 01       	movw	r20, r24
      b6:	20 50       	subi	r18, 0x00	; 0
      b8:	30 40       	sbci	r19, 0x00	; 0
      ba:	40 40       	sbci	r20, 0x00	; 0
      bc:	50 48       	sbci	r21, 0x80	; 128
      be:	06 c0       	rjmp	.+12     	; 0xcc <__fixunssfsi+0x4a>
      c0:	c8 01       	movw	r24, r16
      c2:	b7 01       	movw	r22, r14
      c4:	0e 94 a1 03 	call	0x742	; 0x742 <__fixsfsi>
      c8:	9b 01       	movw	r18, r22
      ca:	ac 01       	movw	r20, r24
      cc:	b9 01       	movw	r22, r18
      ce:	ca 01       	movw	r24, r20
      d0:	1f 91       	pop	r17
      d2:	0f 91       	pop	r16
      d4:	ff 90       	pop	r15
      d6:	ef 90       	pop	r14
      d8:	08 95       	ret

000000da <_fpadd_parts>:
      da:	a0 e0       	ldi	r26, 0x00	; 0
      dc:	b0 e0       	ldi	r27, 0x00	; 0
      de:	e3 e7       	ldi	r30, 0x73	; 115
      e0:	f0 e0       	ldi	r31, 0x00	; 0
      e2:	0c 94 06 13 	jmp	0x260c	; 0x260c <__prologue_saves__>
      e6:	dc 01       	movw	r26, r24
      e8:	2b 01       	movw	r4, r22
      ea:	fa 01       	movw	r30, r20
      ec:	9c 91       	ld	r25, X
      ee:	92 30       	cpi	r25, 0x02	; 2
      f0:	08 f4       	brcc	.+2      	; 0xf4 <_fpadd_parts+0x1a>
      f2:	39 c1       	rjmp	.+626    	; 0x366 <_fpadd_parts+0x28c>
      f4:	eb 01       	movw	r28, r22
      f6:	88 81       	ld	r24, Y
      f8:	82 30       	cpi	r24, 0x02	; 2
      fa:	08 f4       	brcc	.+2      	; 0xfe <_fpadd_parts+0x24>
      fc:	33 c1       	rjmp	.+614    	; 0x364 <_fpadd_parts+0x28a>
      fe:	94 30       	cpi	r25, 0x04	; 4
     100:	69 f4       	brne	.+26     	; 0x11c <_fpadd_parts+0x42>
     102:	84 30       	cpi	r24, 0x04	; 4
     104:	09 f0       	breq	.+2      	; 0x108 <_fpadd_parts+0x2e>
     106:	2f c1       	rjmp	.+606    	; 0x366 <_fpadd_parts+0x28c>
     108:	11 96       	adiw	r26, 0x01	; 1
     10a:	9c 91       	ld	r25, X
     10c:	11 97       	sbiw	r26, 0x01	; 1
     10e:	89 81       	ldd	r24, Y+1	; 0x01
     110:	98 17       	cp	r25, r24
     112:	09 f4       	brne	.+2      	; 0x116 <_fpadd_parts+0x3c>
     114:	28 c1       	rjmp	.+592    	; 0x366 <_fpadd_parts+0x28c>
     116:	a0 e6       	ldi	r26, 0x60	; 96
     118:	b0 e0       	ldi	r27, 0x00	; 0
     11a:	25 c1       	rjmp	.+586    	; 0x366 <_fpadd_parts+0x28c>
     11c:	84 30       	cpi	r24, 0x04	; 4
     11e:	09 f4       	brne	.+2      	; 0x122 <_fpadd_parts+0x48>
     120:	21 c1       	rjmp	.+578    	; 0x364 <_fpadd_parts+0x28a>
     122:	82 30       	cpi	r24, 0x02	; 2
     124:	a9 f4       	brne	.+42     	; 0x150 <_fpadd_parts+0x76>
     126:	92 30       	cpi	r25, 0x02	; 2
     128:	09 f0       	breq	.+2      	; 0x12c <_fpadd_parts+0x52>
     12a:	1d c1       	rjmp	.+570    	; 0x366 <_fpadd_parts+0x28c>
     12c:	9a 01       	movw	r18, r20
     12e:	ad 01       	movw	r20, r26
     130:	88 e0       	ldi	r24, 0x08	; 8
     132:	ea 01       	movw	r28, r20
     134:	09 90       	ld	r0, Y+
     136:	ae 01       	movw	r20, r28
     138:	e9 01       	movw	r28, r18
     13a:	09 92       	st	Y+, r0
     13c:	9e 01       	movw	r18, r28
     13e:	81 50       	subi	r24, 0x01	; 1
     140:	c1 f7       	brne	.-16     	; 0x132 <_fpadd_parts+0x58>
     142:	e2 01       	movw	r28, r4
     144:	89 81       	ldd	r24, Y+1	; 0x01
     146:	11 96       	adiw	r26, 0x01	; 1
     148:	9c 91       	ld	r25, X
     14a:	89 23       	and	r24, r25
     14c:	81 83       	std	Z+1, r24	; 0x01
     14e:	08 c1       	rjmp	.+528    	; 0x360 <_fpadd_parts+0x286>
     150:	92 30       	cpi	r25, 0x02	; 2
     152:	09 f4       	brne	.+2      	; 0x156 <_fpadd_parts+0x7c>
     154:	07 c1       	rjmp	.+526    	; 0x364 <_fpadd_parts+0x28a>
     156:	12 96       	adiw	r26, 0x02	; 2
     158:	2d 90       	ld	r2, X+
     15a:	3c 90       	ld	r3, X
     15c:	13 97       	sbiw	r26, 0x03	; 3
     15e:	eb 01       	movw	r28, r22
     160:	8a 81       	ldd	r24, Y+2	; 0x02
     162:	9b 81       	ldd	r25, Y+3	; 0x03
     164:	14 96       	adiw	r26, 0x04	; 4
     166:	ad 90       	ld	r10, X+
     168:	bd 90       	ld	r11, X+
     16a:	cd 90       	ld	r12, X+
     16c:	dc 90       	ld	r13, X
     16e:	17 97       	sbiw	r26, 0x07	; 7
     170:	ec 80       	ldd	r14, Y+4	; 0x04
     172:	fd 80       	ldd	r15, Y+5	; 0x05
     174:	0e 81       	ldd	r16, Y+6	; 0x06
     176:	1f 81       	ldd	r17, Y+7	; 0x07
     178:	91 01       	movw	r18, r2
     17a:	28 1b       	sub	r18, r24
     17c:	39 0b       	sbc	r19, r25
     17e:	b9 01       	movw	r22, r18
     180:	37 ff       	sbrs	r19, 7
     182:	04 c0       	rjmp	.+8      	; 0x18c <_fpadd_parts+0xb2>
     184:	66 27       	eor	r22, r22
     186:	77 27       	eor	r23, r23
     188:	62 1b       	sub	r22, r18
     18a:	73 0b       	sbc	r23, r19
     18c:	60 32       	cpi	r22, 0x20	; 32
     18e:	71 05       	cpc	r23, r1
     190:	0c f0       	brlt	.+2      	; 0x194 <_fpadd_parts+0xba>
     192:	61 c0       	rjmp	.+194    	; 0x256 <_fpadd_parts+0x17c>
     194:	12 16       	cp	r1, r18
     196:	13 06       	cpc	r1, r19
     198:	6c f5       	brge	.+90     	; 0x1f4 <_fpadd_parts+0x11a>
     19a:	37 01       	movw	r6, r14
     19c:	48 01       	movw	r8, r16
     19e:	06 2e       	mov	r0, r22
     1a0:	04 c0       	rjmp	.+8      	; 0x1aa <_fpadd_parts+0xd0>
     1a2:	96 94       	lsr	r9
     1a4:	87 94       	ror	r8
     1a6:	77 94       	ror	r7
     1a8:	67 94       	ror	r6
     1aa:	0a 94       	dec	r0
     1ac:	d2 f7       	brpl	.-12     	; 0x1a2 <_fpadd_parts+0xc8>
     1ae:	21 e0       	ldi	r18, 0x01	; 1
     1b0:	30 e0       	ldi	r19, 0x00	; 0
     1b2:	40 e0       	ldi	r20, 0x00	; 0
     1b4:	50 e0       	ldi	r21, 0x00	; 0
     1b6:	04 c0       	rjmp	.+8      	; 0x1c0 <_fpadd_parts+0xe6>
     1b8:	22 0f       	add	r18, r18
     1ba:	33 1f       	adc	r19, r19
     1bc:	44 1f       	adc	r20, r20
     1be:	55 1f       	adc	r21, r21
     1c0:	6a 95       	dec	r22
     1c2:	d2 f7       	brpl	.-12     	; 0x1b8 <_fpadd_parts+0xde>
     1c4:	21 50       	subi	r18, 0x01	; 1
     1c6:	30 40       	sbci	r19, 0x00	; 0
     1c8:	40 40       	sbci	r20, 0x00	; 0
     1ca:	50 40       	sbci	r21, 0x00	; 0
     1cc:	2e 21       	and	r18, r14
     1ce:	3f 21       	and	r19, r15
     1d0:	40 23       	and	r20, r16
     1d2:	51 23       	and	r21, r17
     1d4:	21 15       	cp	r18, r1
     1d6:	31 05       	cpc	r19, r1
     1d8:	41 05       	cpc	r20, r1
     1da:	51 05       	cpc	r21, r1
     1dc:	21 f0       	breq	.+8      	; 0x1e6 <_fpadd_parts+0x10c>
     1de:	21 e0       	ldi	r18, 0x01	; 1
     1e0:	30 e0       	ldi	r19, 0x00	; 0
     1e2:	40 e0       	ldi	r20, 0x00	; 0
     1e4:	50 e0       	ldi	r21, 0x00	; 0
     1e6:	79 01       	movw	r14, r18
     1e8:	8a 01       	movw	r16, r20
     1ea:	e6 28       	or	r14, r6
     1ec:	f7 28       	or	r15, r7
     1ee:	08 29       	or	r16, r8
     1f0:	19 29       	or	r17, r9
     1f2:	3c c0       	rjmp	.+120    	; 0x26c <_fpadd_parts+0x192>
     1f4:	23 2b       	or	r18, r19
     1f6:	d1 f1       	breq	.+116    	; 0x26c <_fpadd_parts+0x192>
     1f8:	26 0e       	add	r2, r22
     1fa:	37 1e       	adc	r3, r23
     1fc:	35 01       	movw	r6, r10
     1fe:	46 01       	movw	r8, r12
     200:	06 2e       	mov	r0, r22
     202:	04 c0       	rjmp	.+8      	; 0x20c <_fpadd_parts+0x132>
     204:	96 94       	lsr	r9
     206:	87 94       	ror	r8
     208:	77 94       	ror	r7
     20a:	67 94       	ror	r6
     20c:	0a 94       	dec	r0
     20e:	d2 f7       	brpl	.-12     	; 0x204 <_fpadd_parts+0x12a>
     210:	21 e0       	ldi	r18, 0x01	; 1
     212:	30 e0       	ldi	r19, 0x00	; 0
     214:	40 e0       	ldi	r20, 0x00	; 0
     216:	50 e0       	ldi	r21, 0x00	; 0
     218:	04 c0       	rjmp	.+8      	; 0x222 <_fpadd_parts+0x148>
     21a:	22 0f       	add	r18, r18
     21c:	33 1f       	adc	r19, r19
     21e:	44 1f       	adc	r20, r20
     220:	55 1f       	adc	r21, r21
     222:	6a 95       	dec	r22
     224:	d2 f7       	brpl	.-12     	; 0x21a <_fpadd_parts+0x140>
     226:	21 50       	subi	r18, 0x01	; 1
     228:	30 40       	sbci	r19, 0x00	; 0
     22a:	40 40       	sbci	r20, 0x00	; 0
     22c:	50 40       	sbci	r21, 0x00	; 0
     22e:	2a 21       	and	r18, r10
     230:	3b 21       	and	r19, r11
     232:	4c 21       	and	r20, r12
     234:	5d 21       	and	r21, r13
     236:	21 15       	cp	r18, r1
     238:	31 05       	cpc	r19, r1
     23a:	41 05       	cpc	r20, r1
     23c:	51 05       	cpc	r21, r1
     23e:	21 f0       	breq	.+8      	; 0x248 <_fpadd_parts+0x16e>
     240:	21 e0       	ldi	r18, 0x01	; 1
     242:	30 e0       	ldi	r19, 0x00	; 0
     244:	40 e0       	ldi	r20, 0x00	; 0
     246:	50 e0       	ldi	r21, 0x00	; 0
     248:	59 01       	movw	r10, r18
     24a:	6a 01       	movw	r12, r20
     24c:	a6 28       	or	r10, r6
     24e:	b7 28       	or	r11, r7
     250:	c8 28       	or	r12, r8
     252:	d9 28       	or	r13, r9
     254:	0b c0       	rjmp	.+22     	; 0x26c <_fpadd_parts+0x192>
     256:	82 15       	cp	r24, r2
     258:	93 05       	cpc	r25, r3
     25a:	2c f0       	brlt	.+10     	; 0x266 <_fpadd_parts+0x18c>
     25c:	1c 01       	movw	r2, r24
     25e:	aa 24       	eor	r10, r10
     260:	bb 24       	eor	r11, r11
     262:	65 01       	movw	r12, r10
     264:	03 c0       	rjmp	.+6      	; 0x26c <_fpadd_parts+0x192>
     266:	ee 24       	eor	r14, r14
     268:	ff 24       	eor	r15, r15
     26a:	87 01       	movw	r16, r14
     26c:	11 96       	adiw	r26, 0x01	; 1
     26e:	9c 91       	ld	r25, X
     270:	d2 01       	movw	r26, r4
     272:	11 96       	adiw	r26, 0x01	; 1
     274:	8c 91       	ld	r24, X
     276:	98 17       	cp	r25, r24
     278:	09 f4       	brne	.+2      	; 0x27c <_fpadd_parts+0x1a2>
     27a:	45 c0       	rjmp	.+138    	; 0x306 <_fpadd_parts+0x22c>
     27c:	99 23       	and	r25, r25
     27e:	39 f0       	breq	.+14     	; 0x28e <_fpadd_parts+0x1b4>
     280:	a8 01       	movw	r20, r16
     282:	97 01       	movw	r18, r14
     284:	2a 19       	sub	r18, r10
     286:	3b 09       	sbc	r19, r11
     288:	4c 09       	sbc	r20, r12
     28a:	5d 09       	sbc	r21, r13
     28c:	06 c0       	rjmp	.+12     	; 0x29a <_fpadd_parts+0x1c0>
     28e:	a6 01       	movw	r20, r12
     290:	95 01       	movw	r18, r10
     292:	2e 19       	sub	r18, r14
     294:	3f 09       	sbc	r19, r15
     296:	40 0b       	sbc	r20, r16
     298:	51 0b       	sbc	r21, r17
     29a:	57 fd       	sbrc	r21, 7
     29c:	08 c0       	rjmp	.+16     	; 0x2ae <_fpadd_parts+0x1d4>
     29e:	11 82       	std	Z+1, r1	; 0x01
     2a0:	33 82       	std	Z+3, r3	; 0x03
     2a2:	22 82       	std	Z+2, r2	; 0x02
     2a4:	24 83       	std	Z+4, r18	; 0x04
     2a6:	35 83       	std	Z+5, r19	; 0x05
     2a8:	46 83       	std	Z+6, r20	; 0x06
     2aa:	57 83       	std	Z+7, r21	; 0x07
     2ac:	1d c0       	rjmp	.+58     	; 0x2e8 <_fpadd_parts+0x20e>
     2ae:	81 e0       	ldi	r24, 0x01	; 1
     2b0:	81 83       	std	Z+1, r24	; 0x01
     2b2:	33 82       	std	Z+3, r3	; 0x03
     2b4:	22 82       	std	Z+2, r2	; 0x02
     2b6:	88 27       	eor	r24, r24
     2b8:	99 27       	eor	r25, r25
     2ba:	dc 01       	movw	r26, r24
     2bc:	82 1b       	sub	r24, r18
     2be:	93 0b       	sbc	r25, r19
     2c0:	a4 0b       	sbc	r26, r20
     2c2:	b5 0b       	sbc	r27, r21
     2c4:	84 83       	std	Z+4, r24	; 0x04
     2c6:	95 83       	std	Z+5, r25	; 0x05
     2c8:	a6 83       	std	Z+6, r26	; 0x06
     2ca:	b7 83       	std	Z+7, r27	; 0x07
     2cc:	0d c0       	rjmp	.+26     	; 0x2e8 <_fpadd_parts+0x20e>
     2ce:	22 0f       	add	r18, r18
     2d0:	33 1f       	adc	r19, r19
     2d2:	44 1f       	adc	r20, r20
     2d4:	55 1f       	adc	r21, r21
     2d6:	24 83       	std	Z+4, r18	; 0x04
     2d8:	35 83       	std	Z+5, r19	; 0x05
     2da:	46 83       	std	Z+6, r20	; 0x06
     2dc:	57 83       	std	Z+7, r21	; 0x07
     2de:	82 81       	ldd	r24, Z+2	; 0x02
     2e0:	93 81       	ldd	r25, Z+3	; 0x03
     2e2:	01 97       	sbiw	r24, 0x01	; 1
     2e4:	93 83       	std	Z+3, r25	; 0x03
     2e6:	82 83       	std	Z+2, r24	; 0x02
     2e8:	24 81       	ldd	r18, Z+4	; 0x04
     2ea:	35 81       	ldd	r19, Z+5	; 0x05
     2ec:	46 81       	ldd	r20, Z+6	; 0x06
     2ee:	57 81       	ldd	r21, Z+7	; 0x07
     2f0:	da 01       	movw	r26, r20
     2f2:	c9 01       	movw	r24, r18
     2f4:	01 97       	sbiw	r24, 0x01	; 1
     2f6:	a1 09       	sbc	r26, r1
     2f8:	b1 09       	sbc	r27, r1
     2fa:	8f 5f       	subi	r24, 0xFF	; 255
     2fc:	9f 4f       	sbci	r25, 0xFF	; 255
     2fe:	af 4f       	sbci	r26, 0xFF	; 255
     300:	bf 43       	sbci	r27, 0x3F	; 63
     302:	28 f3       	brcs	.-54     	; 0x2ce <_fpadd_parts+0x1f4>
     304:	0b c0       	rjmp	.+22     	; 0x31c <_fpadd_parts+0x242>
     306:	91 83       	std	Z+1, r25	; 0x01
     308:	33 82       	std	Z+3, r3	; 0x03
     30a:	22 82       	std	Z+2, r2	; 0x02
     30c:	ea 0c       	add	r14, r10
     30e:	fb 1c       	adc	r15, r11
     310:	0c 1d       	adc	r16, r12
     312:	1d 1d       	adc	r17, r13
     314:	e4 82       	std	Z+4, r14	; 0x04
     316:	f5 82       	std	Z+5, r15	; 0x05
     318:	06 83       	std	Z+6, r16	; 0x06
     31a:	17 83       	std	Z+7, r17	; 0x07
     31c:	83 e0       	ldi	r24, 0x03	; 3
     31e:	80 83       	st	Z, r24
     320:	24 81       	ldd	r18, Z+4	; 0x04
     322:	35 81       	ldd	r19, Z+5	; 0x05
     324:	46 81       	ldd	r20, Z+6	; 0x06
     326:	57 81       	ldd	r21, Z+7	; 0x07
     328:	57 ff       	sbrs	r21, 7
     32a:	1a c0       	rjmp	.+52     	; 0x360 <_fpadd_parts+0x286>
     32c:	c9 01       	movw	r24, r18
     32e:	aa 27       	eor	r26, r26
     330:	97 fd       	sbrc	r25, 7
     332:	a0 95       	com	r26
     334:	ba 2f       	mov	r27, r26
     336:	81 70       	andi	r24, 0x01	; 1
     338:	90 70       	andi	r25, 0x00	; 0
     33a:	a0 70       	andi	r26, 0x00	; 0
     33c:	b0 70       	andi	r27, 0x00	; 0
     33e:	56 95       	lsr	r21
     340:	47 95       	ror	r20
     342:	37 95       	ror	r19
     344:	27 95       	ror	r18
     346:	82 2b       	or	r24, r18
     348:	93 2b       	or	r25, r19
     34a:	a4 2b       	or	r26, r20
     34c:	b5 2b       	or	r27, r21
     34e:	84 83       	std	Z+4, r24	; 0x04
     350:	95 83       	std	Z+5, r25	; 0x05
     352:	a6 83       	std	Z+6, r26	; 0x06
     354:	b7 83       	std	Z+7, r27	; 0x07
     356:	82 81       	ldd	r24, Z+2	; 0x02
     358:	93 81       	ldd	r25, Z+3	; 0x03
     35a:	01 96       	adiw	r24, 0x01	; 1
     35c:	93 83       	std	Z+3, r25	; 0x03
     35e:	82 83       	std	Z+2, r24	; 0x02
     360:	df 01       	movw	r26, r30
     362:	01 c0       	rjmp	.+2      	; 0x366 <_fpadd_parts+0x28c>
     364:	d2 01       	movw	r26, r4
     366:	cd 01       	movw	r24, r26
     368:	cd b7       	in	r28, 0x3d	; 61
     36a:	de b7       	in	r29, 0x3e	; 62
     36c:	e2 e1       	ldi	r30, 0x12	; 18
     36e:	0c 94 22 13 	jmp	0x2644	; 0x2644 <__epilogue_restores__>

00000372 <__subsf3>:
     372:	a0 e2       	ldi	r26, 0x20	; 32
     374:	b0 e0       	ldi	r27, 0x00	; 0
     376:	ef eb       	ldi	r30, 0xBF	; 191
     378:	f1 e0       	ldi	r31, 0x01	; 1
     37a:	0c 94 12 13 	jmp	0x2624	; 0x2624 <__prologue_saves__+0x18>
     37e:	69 83       	std	Y+1, r22	; 0x01
     380:	7a 83       	std	Y+2, r23	; 0x02
     382:	8b 83       	std	Y+3, r24	; 0x03
     384:	9c 83       	std	Y+4, r25	; 0x04
     386:	2d 83       	std	Y+5, r18	; 0x05
     388:	3e 83       	std	Y+6, r19	; 0x06
     38a:	4f 83       	std	Y+7, r20	; 0x07
     38c:	58 87       	std	Y+8, r21	; 0x08
     38e:	e9 e0       	ldi	r30, 0x09	; 9
     390:	ee 2e       	mov	r14, r30
     392:	f1 2c       	mov	r15, r1
     394:	ec 0e       	add	r14, r28
     396:	fd 1e       	adc	r15, r29
     398:	ce 01       	movw	r24, r28
     39a:	01 96       	adiw	r24, 0x01	; 1
     39c:	b7 01       	movw	r22, r14
     39e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     3a2:	8e 01       	movw	r16, r28
     3a4:	0f 5e       	subi	r16, 0xEF	; 239
     3a6:	1f 4f       	sbci	r17, 0xFF	; 255
     3a8:	ce 01       	movw	r24, r28
     3aa:	05 96       	adiw	r24, 0x05	; 5
     3ac:	b8 01       	movw	r22, r16
     3ae:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     3b2:	8a 89       	ldd	r24, Y+18	; 0x12
     3b4:	91 e0       	ldi	r25, 0x01	; 1
     3b6:	89 27       	eor	r24, r25
     3b8:	8a 8b       	std	Y+18, r24	; 0x12
     3ba:	c7 01       	movw	r24, r14
     3bc:	b8 01       	movw	r22, r16
     3be:	ae 01       	movw	r20, r28
     3c0:	47 5e       	subi	r20, 0xE7	; 231
     3c2:	5f 4f       	sbci	r21, 0xFF	; 255
     3c4:	0e 94 6d 00 	call	0xda	; 0xda <_fpadd_parts>
     3c8:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     3cc:	a0 96       	adiw	r28, 0x20	; 32
     3ce:	e6 e0       	ldi	r30, 0x06	; 6
     3d0:	0c 94 2e 13 	jmp	0x265c	; 0x265c <__epilogue_restores__+0x18>

000003d4 <__addsf3>:
     3d4:	a0 e2       	ldi	r26, 0x20	; 32
     3d6:	b0 e0       	ldi	r27, 0x00	; 0
     3d8:	e0 ef       	ldi	r30, 0xF0	; 240
     3da:	f1 e0       	ldi	r31, 0x01	; 1
     3dc:	0c 94 12 13 	jmp	0x2624	; 0x2624 <__prologue_saves__+0x18>
     3e0:	69 83       	std	Y+1, r22	; 0x01
     3e2:	7a 83       	std	Y+2, r23	; 0x02
     3e4:	8b 83       	std	Y+3, r24	; 0x03
     3e6:	9c 83       	std	Y+4, r25	; 0x04
     3e8:	2d 83       	std	Y+5, r18	; 0x05
     3ea:	3e 83       	std	Y+6, r19	; 0x06
     3ec:	4f 83       	std	Y+7, r20	; 0x07
     3ee:	58 87       	std	Y+8, r21	; 0x08
     3f0:	f9 e0       	ldi	r31, 0x09	; 9
     3f2:	ef 2e       	mov	r14, r31
     3f4:	f1 2c       	mov	r15, r1
     3f6:	ec 0e       	add	r14, r28
     3f8:	fd 1e       	adc	r15, r29
     3fa:	ce 01       	movw	r24, r28
     3fc:	01 96       	adiw	r24, 0x01	; 1
     3fe:	b7 01       	movw	r22, r14
     400:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     404:	8e 01       	movw	r16, r28
     406:	0f 5e       	subi	r16, 0xEF	; 239
     408:	1f 4f       	sbci	r17, 0xFF	; 255
     40a:	ce 01       	movw	r24, r28
     40c:	05 96       	adiw	r24, 0x05	; 5
     40e:	b8 01       	movw	r22, r16
     410:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     414:	c7 01       	movw	r24, r14
     416:	b8 01       	movw	r22, r16
     418:	ae 01       	movw	r20, r28
     41a:	47 5e       	subi	r20, 0xE7	; 231
     41c:	5f 4f       	sbci	r21, 0xFF	; 255
     41e:	0e 94 6d 00 	call	0xda	; 0xda <_fpadd_parts>
     422:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     426:	a0 96       	adiw	r28, 0x20	; 32
     428:	e6 e0       	ldi	r30, 0x06	; 6
     42a:	0c 94 2e 13 	jmp	0x265c	; 0x265c <__epilogue_restores__+0x18>

0000042e <__mulsf3>:
     42e:	a0 e2       	ldi	r26, 0x20	; 32
     430:	b0 e0       	ldi	r27, 0x00	; 0
     432:	ed e1       	ldi	r30, 0x1D	; 29
     434:	f2 e0       	ldi	r31, 0x02	; 2
     436:	0c 94 06 13 	jmp	0x260c	; 0x260c <__prologue_saves__>
     43a:	69 83       	std	Y+1, r22	; 0x01
     43c:	7a 83       	std	Y+2, r23	; 0x02
     43e:	8b 83       	std	Y+3, r24	; 0x03
     440:	9c 83       	std	Y+4, r25	; 0x04
     442:	2d 83       	std	Y+5, r18	; 0x05
     444:	3e 83       	std	Y+6, r19	; 0x06
     446:	4f 83       	std	Y+7, r20	; 0x07
     448:	58 87       	std	Y+8, r21	; 0x08
     44a:	ce 01       	movw	r24, r28
     44c:	01 96       	adiw	r24, 0x01	; 1
     44e:	be 01       	movw	r22, r28
     450:	67 5f       	subi	r22, 0xF7	; 247
     452:	7f 4f       	sbci	r23, 0xFF	; 255
     454:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     458:	ce 01       	movw	r24, r28
     45a:	05 96       	adiw	r24, 0x05	; 5
     45c:	be 01       	movw	r22, r28
     45e:	6f 5e       	subi	r22, 0xEF	; 239
     460:	7f 4f       	sbci	r23, 0xFF	; 255
     462:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     466:	99 85       	ldd	r25, Y+9	; 0x09
     468:	92 30       	cpi	r25, 0x02	; 2
     46a:	88 f0       	brcs	.+34     	; 0x48e <__mulsf3+0x60>
     46c:	89 89       	ldd	r24, Y+17	; 0x11
     46e:	82 30       	cpi	r24, 0x02	; 2
     470:	c8 f0       	brcs	.+50     	; 0x4a4 <__mulsf3+0x76>
     472:	94 30       	cpi	r25, 0x04	; 4
     474:	19 f4       	brne	.+6      	; 0x47c <__mulsf3+0x4e>
     476:	82 30       	cpi	r24, 0x02	; 2
     478:	51 f4       	brne	.+20     	; 0x48e <__mulsf3+0x60>
     47a:	04 c0       	rjmp	.+8      	; 0x484 <__mulsf3+0x56>
     47c:	84 30       	cpi	r24, 0x04	; 4
     47e:	29 f4       	brne	.+10     	; 0x48a <__mulsf3+0x5c>
     480:	92 30       	cpi	r25, 0x02	; 2
     482:	81 f4       	brne	.+32     	; 0x4a4 <__mulsf3+0x76>
     484:	80 e6       	ldi	r24, 0x60	; 96
     486:	90 e0       	ldi	r25, 0x00	; 0
     488:	c6 c0       	rjmp	.+396    	; 0x616 <__mulsf3+0x1e8>
     48a:	92 30       	cpi	r25, 0x02	; 2
     48c:	49 f4       	brne	.+18     	; 0x4a0 <__mulsf3+0x72>
     48e:	20 e0       	ldi	r18, 0x00	; 0
     490:	9a 85       	ldd	r25, Y+10	; 0x0a
     492:	8a 89       	ldd	r24, Y+18	; 0x12
     494:	98 13       	cpse	r25, r24
     496:	21 e0       	ldi	r18, 0x01	; 1
     498:	2a 87       	std	Y+10, r18	; 0x0a
     49a:	ce 01       	movw	r24, r28
     49c:	09 96       	adiw	r24, 0x09	; 9
     49e:	bb c0       	rjmp	.+374    	; 0x616 <__mulsf3+0x1e8>
     4a0:	82 30       	cpi	r24, 0x02	; 2
     4a2:	49 f4       	brne	.+18     	; 0x4b6 <__mulsf3+0x88>
     4a4:	20 e0       	ldi	r18, 0x00	; 0
     4a6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a8:	8a 89       	ldd	r24, Y+18	; 0x12
     4aa:	98 13       	cpse	r25, r24
     4ac:	21 e0       	ldi	r18, 0x01	; 1
     4ae:	2a 8b       	std	Y+18, r18	; 0x12
     4b0:	ce 01       	movw	r24, r28
     4b2:	41 96       	adiw	r24, 0x11	; 17
     4b4:	b0 c0       	rjmp	.+352    	; 0x616 <__mulsf3+0x1e8>
     4b6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4b8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ba:	4f 84       	ldd	r4, Y+15	; 0x0f
     4bc:	58 88       	ldd	r5, Y+16	; 0x10
     4be:	6d 88       	ldd	r6, Y+21	; 0x15
     4c0:	7e 88       	ldd	r7, Y+22	; 0x16
     4c2:	8f 88       	ldd	r8, Y+23	; 0x17
     4c4:	98 8c       	ldd	r9, Y+24	; 0x18
     4c6:	ee 24       	eor	r14, r14
     4c8:	ff 24       	eor	r15, r15
     4ca:	87 01       	movw	r16, r14
     4cc:	aa 24       	eor	r10, r10
     4ce:	bb 24       	eor	r11, r11
     4d0:	65 01       	movw	r12, r10
     4d2:	40 e0       	ldi	r20, 0x00	; 0
     4d4:	50 e0       	ldi	r21, 0x00	; 0
     4d6:	60 e0       	ldi	r22, 0x00	; 0
     4d8:	70 e0       	ldi	r23, 0x00	; 0
     4da:	e0 e0       	ldi	r30, 0x00	; 0
     4dc:	f0 e0       	ldi	r31, 0x00	; 0
     4de:	c1 01       	movw	r24, r2
     4e0:	81 70       	andi	r24, 0x01	; 1
     4e2:	90 70       	andi	r25, 0x00	; 0
     4e4:	89 2b       	or	r24, r25
     4e6:	e9 f0       	breq	.+58     	; 0x522 <__mulsf3+0xf4>
     4e8:	e6 0c       	add	r14, r6
     4ea:	f7 1c       	adc	r15, r7
     4ec:	08 1d       	adc	r16, r8
     4ee:	19 1d       	adc	r17, r9
     4f0:	9a 01       	movw	r18, r20
     4f2:	ab 01       	movw	r20, r22
     4f4:	2a 0d       	add	r18, r10
     4f6:	3b 1d       	adc	r19, r11
     4f8:	4c 1d       	adc	r20, r12
     4fa:	5d 1d       	adc	r21, r13
     4fc:	80 e0       	ldi	r24, 0x00	; 0
     4fe:	90 e0       	ldi	r25, 0x00	; 0
     500:	a0 e0       	ldi	r26, 0x00	; 0
     502:	b0 e0       	ldi	r27, 0x00	; 0
     504:	e6 14       	cp	r14, r6
     506:	f7 04       	cpc	r15, r7
     508:	08 05       	cpc	r16, r8
     50a:	19 05       	cpc	r17, r9
     50c:	20 f4       	brcc	.+8      	; 0x516 <__mulsf3+0xe8>
     50e:	81 e0       	ldi	r24, 0x01	; 1
     510:	90 e0       	ldi	r25, 0x00	; 0
     512:	a0 e0       	ldi	r26, 0x00	; 0
     514:	b0 e0       	ldi	r27, 0x00	; 0
     516:	ba 01       	movw	r22, r20
     518:	a9 01       	movw	r20, r18
     51a:	48 0f       	add	r20, r24
     51c:	59 1f       	adc	r21, r25
     51e:	6a 1f       	adc	r22, r26
     520:	7b 1f       	adc	r23, r27
     522:	aa 0c       	add	r10, r10
     524:	bb 1c       	adc	r11, r11
     526:	cc 1c       	adc	r12, r12
     528:	dd 1c       	adc	r13, r13
     52a:	97 fe       	sbrs	r9, 7
     52c:	08 c0       	rjmp	.+16     	; 0x53e <__mulsf3+0x110>
     52e:	81 e0       	ldi	r24, 0x01	; 1
     530:	90 e0       	ldi	r25, 0x00	; 0
     532:	a0 e0       	ldi	r26, 0x00	; 0
     534:	b0 e0       	ldi	r27, 0x00	; 0
     536:	a8 2a       	or	r10, r24
     538:	b9 2a       	or	r11, r25
     53a:	ca 2a       	or	r12, r26
     53c:	db 2a       	or	r13, r27
     53e:	31 96       	adiw	r30, 0x01	; 1
     540:	e0 32       	cpi	r30, 0x20	; 32
     542:	f1 05       	cpc	r31, r1
     544:	49 f0       	breq	.+18     	; 0x558 <__mulsf3+0x12a>
     546:	66 0c       	add	r6, r6
     548:	77 1c       	adc	r7, r7
     54a:	88 1c       	adc	r8, r8
     54c:	99 1c       	adc	r9, r9
     54e:	56 94       	lsr	r5
     550:	47 94       	ror	r4
     552:	37 94       	ror	r3
     554:	27 94       	ror	r2
     556:	c3 cf       	rjmp	.-122    	; 0x4de <__mulsf3+0xb0>
     558:	fa 85       	ldd	r31, Y+10	; 0x0a
     55a:	ea 89       	ldd	r30, Y+18	; 0x12
     55c:	2b 89       	ldd	r18, Y+19	; 0x13
     55e:	3c 89       	ldd	r19, Y+20	; 0x14
     560:	8b 85       	ldd	r24, Y+11	; 0x0b
     562:	9c 85       	ldd	r25, Y+12	; 0x0c
     564:	28 0f       	add	r18, r24
     566:	39 1f       	adc	r19, r25
     568:	2e 5f       	subi	r18, 0xFE	; 254
     56a:	3f 4f       	sbci	r19, 0xFF	; 255
     56c:	17 c0       	rjmp	.+46     	; 0x59c <__mulsf3+0x16e>
     56e:	ca 01       	movw	r24, r20
     570:	81 70       	andi	r24, 0x01	; 1
     572:	90 70       	andi	r25, 0x00	; 0
     574:	89 2b       	or	r24, r25
     576:	61 f0       	breq	.+24     	; 0x590 <__mulsf3+0x162>
     578:	16 95       	lsr	r17
     57a:	07 95       	ror	r16
     57c:	f7 94       	ror	r15
     57e:	e7 94       	ror	r14
     580:	80 e0       	ldi	r24, 0x00	; 0
     582:	90 e0       	ldi	r25, 0x00	; 0
     584:	a0 e0       	ldi	r26, 0x00	; 0
     586:	b0 e8       	ldi	r27, 0x80	; 128
     588:	e8 2a       	or	r14, r24
     58a:	f9 2a       	or	r15, r25
     58c:	0a 2b       	or	r16, r26
     58e:	1b 2b       	or	r17, r27
     590:	76 95       	lsr	r23
     592:	67 95       	ror	r22
     594:	57 95       	ror	r21
     596:	47 95       	ror	r20
     598:	2f 5f       	subi	r18, 0xFF	; 255
     59a:	3f 4f       	sbci	r19, 0xFF	; 255
     59c:	77 fd       	sbrc	r23, 7
     59e:	e7 cf       	rjmp	.-50     	; 0x56e <__mulsf3+0x140>
     5a0:	0c c0       	rjmp	.+24     	; 0x5ba <__mulsf3+0x18c>
     5a2:	44 0f       	add	r20, r20
     5a4:	55 1f       	adc	r21, r21
     5a6:	66 1f       	adc	r22, r22
     5a8:	77 1f       	adc	r23, r23
     5aa:	17 fd       	sbrc	r17, 7
     5ac:	41 60       	ori	r20, 0x01	; 1
     5ae:	ee 0c       	add	r14, r14
     5b0:	ff 1c       	adc	r15, r15
     5b2:	00 1f       	adc	r16, r16
     5b4:	11 1f       	adc	r17, r17
     5b6:	21 50       	subi	r18, 0x01	; 1
     5b8:	30 40       	sbci	r19, 0x00	; 0
     5ba:	40 30       	cpi	r20, 0x00	; 0
     5bc:	90 e0       	ldi	r25, 0x00	; 0
     5be:	59 07       	cpc	r21, r25
     5c0:	90 e0       	ldi	r25, 0x00	; 0
     5c2:	69 07       	cpc	r22, r25
     5c4:	90 e4       	ldi	r25, 0x40	; 64
     5c6:	79 07       	cpc	r23, r25
     5c8:	60 f3       	brcs	.-40     	; 0x5a2 <__mulsf3+0x174>
     5ca:	2b 8f       	std	Y+27, r18	; 0x1b
     5cc:	3c 8f       	std	Y+28, r19	; 0x1c
     5ce:	db 01       	movw	r26, r22
     5d0:	ca 01       	movw	r24, r20
     5d2:	8f 77       	andi	r24, 0x7F	; 127
     5d4:	90 70       	andi	r25, 0x00	; 0
     5d6:	a0 70       	andi	r26, 0x00	; 0
     5d8:	b0 70       	andi	r27, 0x00	; 0
     5da:	80 34       	cpi	r24, 0x40	; 64
     5dc:	91 05       	cpc	r25, r1
     5de:	a1 05       	cpc	r26, r1
     5e0:	b1 05       	cpc	r27, r1
     5e2:	61 f4       	brne	.+24     	; 0x5fc <__mulsf3+0x1ce>
     5e4:	47 fd       	sbrc	r20, 7
     5e6:	0a c0       	rjmp	.+20     	; 0x5fc <__mulsf3+0x1ce>
     5e8:	e1 14       	cp	r14, r1
     5ea:	f1 04       	cpc	r15, r1
     5ec:	01 05       	cpc	r16, r1
     5ee:	11 05       	cpc	r17, r1
     5f0:	29 f0       	breq	.+10     	; 0x5fc <__mulsf3+0x1ce>
     5f2:	40 5c       	subi	r20, 0xC0	; 192
     5f4:	5f 4f       	sbci	r21, 0xFF	; 255
     5f6:	6f 4f       	sbci	r22, 0xFF	; 255
     5f8:	7f 4f       	sbci	r23, 0xFF	; 255
     5fa:	40 78       	andi	r20, 0x80	; 128
     5fc:	1a 8e       	std	Y+26, r1	; 0x1a
     5fe:	fe 17       	cp	r31, r30
     600:	11 f0       	breq	.+4      	; 0x606 <__mulsf3+0x1d8>
     602:	81 e0       	ldi	r24, 0x01	; 1
     604:	8a 8f       	std	Y+26, r24	; 0x1a
     606:	4d 8f       	std	Y+29, r20	; 0x1d
     608:	5e 8f       	std	Y+30, r21	; 0x1e
     60a:	6f 8f       	std	Y+31, r22	; 0x1f
     60c:	78 a3       	std	Y+32, r23	; 0x20
     60e:	83 e0       	ldi	r24, 0x03	; 3
     610:	89 8f       	std	Y+25, r24	; 0x19
     612:	ce 01       	movw	r24, r28
     614:	49 96       	adiw	r24, 0x19	; 25
     616:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     61a:	a0 96       	adiw	r28, 0x20	; 32
     61c:	e2 e1       	ldi	r30, 0x12	; 18
     61e:	0c 94 22 13 	jmp	0x2644	; 0x2644 <__epilogue_restores__>

00000622 <__gtsf2>:
     622:	a8 e1       	ldi	r26, 0x18	; 24
     624:	b0 e0       	ldi	r27, 0x00	; 0
     626:	e7 e1       	ldi	r30, 0x17	; 23
     628:	f3 e0       	ldi	r31, 0x03	; 3
     62a:	0c 94 12 13 	jmp	0x2624	; 0x2624 <__prologue_saves__+0x18>
     62e:	69 83       	std	Y+1, r22	; 0x01
     630:	7a 83       	std	Y+2, r23	; 0x02
     632:	8b 83       	std	Y+3, r24	; 0x03
     634:	9c 83       	std	Y+4, r25	; 0x04
     636:	2d 83       	std	Y+5, r18	; 0x05
     638:	3e 83       	std	Y+6, r19	; 0x06
     63a:	4f 83       	std	Y+7, r20	; 0x07
     63c:	58 87       	std	Y+8, r21	; 0x08
     63e:	89 e0       	ldi	r24, 0x09	; 9
     640:	e8 2e       	mov	r14, r24
     642:	f1 2c       	mov	r15, r1
     644:	ec 0e       	add	r14, r28
     646:	fd 1e       	adc	r15, r29
     648:	ce 01       	movw	r24, r28
     64a:	01 96       	adiw	r24, 0x01	; 1
     64c:	b7 01       	movw	r22, r14
     64e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     652:	8e 01       	movw	r16, r28
     654:	0f 5e       	subi	r16, 0xEF	; 239
     656:	1f 4f       	sbci	r17, 0xFF	; 255
     658:	ce 01       	movw	r24, r28
     65a:	05 96       	adiw	r24, 0x05	; 5
     65c:	b8 01       	movw	r22, r16
     65e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     662:	89 85       	ldd	r24, Y+9	; 0x09
     664:	82 30       	cpi	r24, 0x02	; 2
     666:	40 f0       	brcs	.+16     	; 0x678 <__gtsf2+0x56>
     668:	89 89       	ldd	r24, Y+17	; 0x11
     66a:	82 30       	cpi	r24, 0x02	; 2
     66c:	28 f0       	brcs	.+10     	; 0x678 <__gtsf2+0x56>
     66e:	c7 01       	movw	r24, r14
     670:	b8 01       	movw	r22, r16
     672:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     676:	01 c0       	rjmp	.+2      	; 0x67a <__gtsf2+0x58>
     678:	8f ef       	ldi	r24, 0xFF	; 255
     67a:	68 96       	adiw	r28, 0x18	; 24
     67c:	e6 e0       	ldi	r30, 0x06	; 6
     67e:	0c 94 2e 13 	jmp	0x265c	; 0x265c <__epilogue_restores__+0x18>

00000682 <__gesf2>:
     682:	a8 e1       	ldi	r26, 0x18	; 24
     684:	b0 e0       	ldi	r27, 0x00	; 0
     686:	e7 e4       	ldi	r30, 0x47	; 71
     688:	f3 e0       	ldi	r31, 0x03	; 3
     68a:	0c 94 12 13 	jmp	0x2624	; 0x2624 <__prologue_saves__+0x18>
     68e:	69 83       	std	Y+1, r22	; 0x01
     690:	7a 83       	std	Y+2, r23	; 0x02
     692:	8b 83       	std	Y+3, r24	; 0x03
     694:	9c 83       	std	Y+4, r25	; 0x04
     696:	2d 83       	std	Y+5, r18	; 0x05
     698:	3e 83       	std	Y+6, r19	; 0x06
     69a:	4f 83       	std	Y+7, r20	; 0x07
     69c:	58 87       	std	Y+8, r21	; 0x08
     69e:	89 e0       	ldi	r24, 0x09	; 9
     6a0:	e8 2e       	mov	r14, r24
     6a2:	f1 2c       	mov	r15, r1
     6a4:	ec 0e       	add	r14, r28
     6a6:	fd 1e       	adc	r15, r29
     6a8:	ce 01       	movw	r24, r28
     6aa:	01 96       	adiw	r24, 0x01	; 1
     6ac:	b7 01       	movw	r22, r14
     6ae:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     6b2:	8e 01       	movw	r16, r28
     6b4:	0f 5e       	subi	r16, 0xEF	; 239
     6b6:	1f 4f       	sbci	r17, 0xFF	; 255
     6b8:	ce 01       	movw	r24, r28
     6ba:	05 96       	adiw	r24, 0x05	; 5
     6bc:	b8 01       	movw	r22, r16
     6be:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     6c2:	89 85       	ldd	r24, Y+9	; 0x09
     6c4:	82 30       	cpi	r24, 0x02	; 2
     6c6:	40 f0       	brcs	.+16     	; 0x6d8 <__gesf2+0x56>
     6c8:	89 89       	ldd	r24, Y+17	; 0x11
     6ca:	82 30       	cpi	r24, 0x02	; 2
     6cc:	28 f0       	brcs	.+10     	; 0x6d8 <__gesf2+0x56>
     6ce:	c7 01       	movw	r24, r14
     6d0:	b8 01       	movw	r22, r16
     6d2:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     6d6:	01 c0       	rjmp	.+2      	; 0x6da <__gesf2+0x58>
     6d8:	8f ef       	ldi	r24, 0xFF	; 255
     6da:	68 96       	adiw	r28, 0x18	; 24
     6dc:	e6 e0       	ldi	r30, 0x06	; 6
     6de:	0c 94 2e 13 	jmp	0x265c	; 0x265c <__epilogue_restores__+0x18>

000006e2 <__ltsf2>:
     6e2:	a8 e1       	ldi	r26, 0x18	; 24
     6e4:	b0 e0       	ldi	r27, 0x00	; 0
     6e6:	e7 e7       	ldi	r30, 0x77	; 119
     6e8:	f3 e0       	ldi	r31, 0x03	; 3
     6ea:	0c 94 12 13 	jmp	0x2624	; 0x2624 <__prologue_saves__+0x18>
     6ee:	69 83       	std	Y+1, r22	; 0x01
     6f0:	7a 83       	std	Y+2, r23	; 0x02
     6f2:	8b 83       	std	Y+3, r24	; 0x03
     6f4:	9c 83       	std	Y+4, r25	; 0x04
     6f6:	2d 83       	std	Y+5, r18	; 0x05
     6f8:	3e 83       	std	Y+6, r19	; 0x06
     6fa:	4f 83       	std	Y+7, r20	; 0x07
     6fc:	58 87       	std	Y+8, r21	; 0x08
     6fe:	89 e0       	ldi	r24, 0x09	; 9
     700:	e8 2e       	mov	r14, r24
     702:	f1 2c       	mov	r15, r1
     704:	ec 0e       	add	r14, r28
     706:	fd 1e       	adc	r15, r29
     708:	ce 01       	movw	r24, r28
     70a:	01 96       	adiw	r24, 0x01	; 1
     70c:	b7 01       	movw	r22, r14
     70e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     712:	8e 01       	movw	r16, r28
     714:	0f 5e       	subi	r16, 0xEF	; 239
     716:	1f 4f       	sbci	r17, 0xFF	; 255
     718:	ce 01       	movw	r24, r28
     71a:	05 96       	adiw	r24, 0x05	; 5
     71c:	b8 01       	movw	r22, r16
     71e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     722:	89 85       	ldd	r24, Y+9	; 0x09
     724:	82 30       	cpi	r24, 0x02	; 2
     726:	40 f0       	brcs	.+16     	; 0x738 <__ltsf2+0x56>
     728:	89 89       	ldd	r24, Y+17	; 0x11
     72a:	82 30       	cpi	r24, 0x02	; 2
     72c:	28 f0       	brcs	.+10     	; 0x738 <__ltsf2+0x56>
     72e:	c7 01       	movw	r24, r14
     730:	b8 01       	movw	r22, r16
     732:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     736:	01 c0       	rjmp	.+2      	; 0x73a <__ltsf2+0x58>
     738:	81 e0       	ldi	r24, 0x01	; 1
     73a:	68 96       	adiw	r28, 0x18	; 24
     73c:	e6 e0       	ldi	r30, 0x06	; 6
     73e:	0c 94 2e 13 	jmp	0x265c	; 0x265c <__epilogue_restores__+0x18>

00000742 <__fixsfsi>:
     742:	ac e0       	ldi	r26, 0x0C	; 12
     744:	b0 e0       	ldi	r27, 0x00	; 0
     746:	e7 ea       	ldi	r30, 0xA7	; 167
     748:	f3 e0       	ldi	r31, 0x03	; 3
     74a:	0c 94 16 13 	jmp	0x262c	; 0x262c <__prologue_saves__+0x20>
     74e:	69 83       	std	Y+1, r22	; 0x01
     750:	7a 83       	std	Y+2, r23	; 0x02
     752:	8b 83       	std	Y+3, r24	; 0x03
     754:	9c 83       	std	Y+4, r25	; 0x04
     756:	ce 01       	movw	r24, r28
     758:	01 96       	adiw	r24, 0x01	; 1
     75a:	be 01       	movw	r22, r28
     75c:	6b 5f       	subi	r22, 0xFB	; 251
     75e:	7f 4f       	sbci	r23, 0xFF	; 255
     760:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     764:	8d 81       	ldd	r24, Y+5	; 0x05
     766:	82 30       	cpi	r24, 0x02	; 2
     768:	61 f1       	breq	.+88     	; 0x7c2 <__fixsfsi+0x80>
     76a:	82 30       	cpi	r24, 0x02	; 2
     76c:	50 f1       	brcs	.+84     	; 0x7c2 <__fixsfsi+0x80>
     76e:	84 30       	cpi	r24, 0x04	; 4
     770:	21 f4       	brne	.+8      	; 0x77a <__fixsfsi+0x38>
     772:	8e 81       	ldd	r24, Y+6	; 0x06
     774:	88 23       	and	r24, r24
     776:	51 f1       	breq	.+84     	; 0x7cc <__fixsfsi+0x8a>
     778:	2e c0       	rjmp	.+92     	; 0x7d6 <__fixsfsi+0x94>
     77a:	2f 81       	ldd	r18, Y+7	; 0x07
     77c:	38 85       	ldd	r19, Y+8	; 0x08
     77e:	37 fd       	sbrc	r19, 7
     780:	20 c0       	rjmp	.+64     	; 0x7c2 <__fixsfsi+0x80>
     782:	6e 81       	ldd	r22, Y+6	; 0x06
     784:	2f 31       	cpi	r18, 0x1F	; 31
     786:	31 05       	cpc	r19, r1
     788:	1c f0       	brlt	.+6      	; 0x790 <__fixsfsi+0x4e>
     78a:	66 23       	and	r22, r22
     78c:	f9 f0       	breq	.+62     	; 0x7cc <__fixsfsi+0x8a>
     78e:	23 c0       	rjmp	.+70     	; 0x7d6 <__fixsfsi+0x94>
     790:	8e e1       	ldi	r24, 0x1E	; 30
     792:	90 e0       	ldi	r25, 0x00	; 0
     794:	82 1b       	sub	r24, r18
     796:	93 0b       	sbc	r25, r19
     798:	29 85       	ldd	r18, Y+9	; 0x09
     79a:	3a 85       	ldd	r19, Y+10	; 0x0a
     79c:	4b 85       	ldd	r20, Y+11	; 0x0b
     79e:	5c 85       	ldd	r21, Y+12	; 0x0c
     7a0:	04 c0       	rjmp	.+8      	; 0x7aa <__fixsfsi+0x68>
     7a2:	56 95       	lsr	r21
     7a4:	47 95       	ror	r20
     7a6:	37 95       	ror	r19
     7a8:	27 95       	ror	r18
     7aa:	8a 95       	dec	r24
     7ac:	d2 f7       	brpl	.-12     	; 0x7a2 <__fixsfsi+0x60>
     7ae:	66 23       	and	r22, r22
     7b0:	b1 f0       	breq	.+44     	; 0x7de <__fixsfsi+0x9c>
     7b2:	50 95       	com	r21
     7b4:	40 95       	com	r20
     7b6:	30 95       	com	r19
     7b8:	21 95       	neg	r18
     7ba:	3f 4f       	sbci	r19, 0xFF	; 255
     7bc:	4f 4f       	sbci	r20, 0xFF	; 255
     7be:	5f 4f       	sbci	r21, 0xFF	; 255
     7c0:	0e c0       	rjmp	.+28     	; 0x7de <__fixsfsi+0x9c>
     7c2:	20 e0       	ldi	r18, 0x00	; 0
     7c4:	30 e0       	ldi	r19, 0x00	; 0
     7c6:	40 e0       	ldi	r20, 0x00	; 0
     7c8:	50 e0       	ldi	r21, 0x00	; 0
     7ca:	09 c0       	rjmp	.+18     	; 0x7de <__fixsfsi+0x9c>
     7cc:	2f ef       	ldi	r18, 0xFF	; 255
     7ce:	3f ef       	ldi	r19, 0xFF	; 255
     7d0:	4f ef       	ldi	r20, 0xFF	; 255
     7d2:	5f e7       	ldi	r21, 0x7F	; 127
     7d4:	04 c0       	rjmp	.+8      	; 0x7de <__fixsfsi+0x9c>
     7d6:	20 e0       	ldi	r18, 0x00	; 0
     7d8:	30 e0       	ldi	r19, 0x00	; 0
     7da:	40 e0       	ldi	r20, 0x00	; 0
     7dc:	50 e8       	ldi	r21, 0x80	; 128
     7de:	b9 01       	movw	r22, r18
     7e0:	ca 01       	movw	r24, r20
     7e2:	2c 96       	adiw	r28, 0x0c	; 12
     7e4:	e2 e0       	ldi	r30, 0x02	; 2
     7e6:	0c 94 32 13 	jmp	0x2664	; 0x2664 <__epilogue_restores__+0x20>

000007ea <__pack_f>:
     7ea:	df 92       	push	r13
     7ec:	ef 92       	push	r14
     7ee:	ff 92       	push	r15
     7f0:	0f 93       	push	r16
     7f2:	1f 93       	push	r17
     7f4:	fc 01       	movw	r30, r24
     7f6:	e4 80       	ldd	r14, Z+4	; 0x04
     7f8:	f5 80       	ldd	r15, Z+5	; 0x05
     7fa:	06 81       	ldd	r16, Z+6	; 0x06
     7fc:	17 81       	ldd	r17, Z+7	; 0x07
     7fe:	d1 80       	ldd	r13, Z+1	; 0x01
     800:	80 81       	ld	r24, Z
     802:	82 30       	cpi	r24, 0x02	; 2
     804:	48 f4       	brcc	.+18     	; 0x818 <__pack_f+0x2e>
     806:	80 e0       	ldi	r24, 0x00	; 0
     808:	90 e0       	ldi	r25, 0x00	; 0
     80a:	a0 e1       	ldi	r26, 0x10	; 16
     80c:	b0 e0       	ldi	r27, 0x00	; 0
     80e:	e8 2a       	or	r14, r24
     810:	f9 2a       	or	r15, r25
     812:	0a 2b       	or	r16, r26
     814:	1b 2b       	or	r17, r27
     816:	a5 c0       	rjmp	.+330    	; 0x962 <__stack+0x103>
     818:	84 30       	cpi	r24, 0x04	; 4
     81a:	09 f4       	brne	.+2      	; 0x81e <__pack_f+0x34>
     81c:	9f c0       	rjmp	.+318    	; 0x95c <__stack+0xfd>
     81e:	82 30       	cpi	r24, 0x02	; 2
     820:	21 f4       	brne	.+8      	; 0x82a <__pack_f+0x40>
     822:	ee 24       	eor	r14, r14
     824:	ff 24       	eor	r15, r15
     826:	87 01       	movw	r16, r14
     828:	05 c0       	rjmp	.+10     	; 0x834 <__pack_f+0x4a>
     82a:	e1 14       	cp	r14, r1
     82c:	f1 04       	cpc	r15, r1
     82e:	01 05       	cpc	r16, r1
     830:	11 05       	cpc	r17, r1
     832:	19 f4       	brne	.+6      	; 0x83a <__pack_f+0x50>
     834:	e0 e0       	ldi	r30, 0x00	; 0
     836:	f0 e0       	ldi	r31, 0x00	; 0
     838:	96 c0       	rjmp	.+300    	; 0x966 <__stack+0x107>
     83a:	62 81       	ldd	r22, Z+2	; 0x02
     83c:	73 81       	ldd	r23, Z+3	; 0x03
     83e:	9f ef       	ldi	r25, 0xFF	; 255
     840:	62 38       	cpi	r22, 0x82	; 130
     842:	79 07       	cpc	r23, r25
     844:	0c f0       	brlt	.+2      	; 0x848 <__pack_f+0x5e>
     846:	5b c0       	rjmp	.+182    	; 0x8fe <__stack+0x9f>
     848:	22 e8       	ldi	r18, 0x82	; 130
     84a:	3f ef       	ldi	r19, 0xFF	; 255
     84c:	26 1b       	sub	r18, r22
     84e:	37 0b       	sbc	r19, r23
     850:	2a 31       	cpi	r18, 0x1A	; 26
     852:	31 05       	cpc	r19, r1
     854:	2c f0       	brlt	.+10     	; 0x860 <__stack+0x1>
     856:	20 e0       	ldi	r18, 0x00	; 0
     858:	30 e0       	ldi	r19, 0x00	; 0
     85a:	40 e0       	ldi	r20, 0x00	; 0
     85c:	50 e0       	ldi	r21, 0x00	; 0
     85e:	2a c0       	rjmp	.+84     	; 0x8b4 <__stack+0x55>
     860:	b8 01       	movw	r22, r16
     862:	a7 01       	movw	r20, r14
     864:	02 2e       	mov	r0, r18
     866:	04 c0       	rjmp	.+8      	; 0x870 <__stack+0x11>
     868:	76 95       	lsr	r23
     86a:	67 95       	ror	r22
     86c:	57 95       	ror	r21
     86e:	47 95       	ror	r20
     870:	0a 94       	dec	r0
     872:	d2 f7       	brpl	.-12     	; 0x868 <__stack+0x9>
     874:	81 e0       	ldi	r24, 0x01	; 1
     876:	90 e0       	ldi	r25, 0x00	; 0
     878:	a0 e0       	ldi	r26, 0x00	; 0
     87a:	b0 e0       	ldi	r27, 0x00	; 0
     87c:	04 c0       	rjmp	.+8      	; 0x886 <__stack+0x27>
     87e:	88 0f       	add	r24, r24
     880:	99 1f       	adc	r25, r25
     882:	aa 1f       	adc	r26, r26
     884:	bb 1f       	adc	r27, r27
     886:	2a 95       	dec	r18
     888:	d2 f7       	brpl	.-12     	; 0x87e <__stack+0x1f>
     88a:	01 97       	sbiw	r24, 0x01	; 1
     88c:	a1 09       	sbc	r26, r1
     88e:	b1 09       	sbc	r27, r1
     890:	8e 21       	and	r24, r14
     892:	9f 21       	and	r25, r15
     894:	a0 23       	and	r26, r16
     896:	b1 23       	and	r27, r17
     898:	00 97       	sbiw	r24, 0x00	; 0
     89a:	a1 05       	cpc	r26, r1
     89c:	b1 05       	cpc	r27, r1
     89e:	21 f0       	breq	.+8      	; 0x8a8 <__stack+0x49>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	90 e0       	ldi	r25, 0x00	; 0
     8a4:	a0 e0       	ldi	r26, 0x00	; 0
     8a6:	b0 e0       	ldi	r27, 0x00	; 0
     8a8:	9a 01       	movw	r18, r20
     8aa:	ab 01       	movw	r20, r22
     8ac:	28 2b       	or	r18, r24
     8ae:	39 2b       	or	r19, r25
     8b0:	4a 2b       	or	r20, r26
     8b2:	5b 2b       	or	r21, r27
     8b4:	da 01       	movw	r26, r20
     8b6:	c9 01       	movw	r24, r18
     8b8:	8f 77       	andi	r24, 0x7F	; 127
     8ba:	90 70       	andi	r25, 0x00	; 0
     8bc:	a0 70       	andi	r26, 0x00	; 0
     8be:	b0 70       	andi	r27, 0x00	; 0
     8c0:	80 34       	cpi	r24, 0x40	; 64
     8c2:	91 05       	cpc	r25, r1
     8c4:	a1 05       	cpc	r26, r1
     8c6:	b1 05       	cpc	r27, r1
     8c8:	39 f4       	brne	.+14     	; 0x8d8 <__stack+0x79>
     8ca:	27 ff       	sbrs	r18, 7
     8cc:	09 c0       	rjmp	.+18     	; 0x8e0 <__stack+0x81>
     8ce:	20 5c       	subi	r18, 0xC0	; 192
     8d0:	3f 4f       	sbci	r19, 0xFF	; 255
     8d2:	4f 4f       	sbci	r20, 0xFF	; 255
     8d4:	5f 4f       	sbci	r21, 0xFF	; 255
     8d6:	04 c0       	rjmp	.+8      	; 0x8e0 <__stack+0x81>
     8d8:	21 5c       	subi	r18, 0xC1	; 193
     8da:	3f 4f       	sbci	r19, 0xFF	; 255
     8dc:	4f 4f       	sbci	r20, 0xFF	; 255
     8de:	5f 4f       	sbci	r21, 0xFF	; 255
     8e0:	e0 e0       	ldi	r30, 0x00	; 0
     8e2:	f0 e0       	ldi	r31, 0x00	; 0
     8e4:	20 30       	cpi	r18, 0x00	; 0
     8e6:	a0 e0       	ldi	r26, 0x00	; 0
     8e8:	3a 07       	cpc	r19, r26
     8ea:	a0 e0       	ldi	r26, 0x00	; 0
     8ec:	4a 07       	cpc	r20, r26
     8ee:	a0 e4       	ldi	r26, 0x40	; 64
     8f0:	5a 07       	cpc	r21, r26
     8f2:	10 f0       	brcs	.+4      	; 0x8f8 <__stack+0x99>
     8f4:	e1 e0       	ldi	r30, 0x01	; 1
     8f6:	f0 e0       	ldi	r31, 0x00	; 0
     8f8:	79 01       	movw	r14, r18
     8fa:	8a 01       	movw	r16, r20
     8fc:	27 c0       	rjmp	.+78     	; 0x94c <__stack+0xed>
     8fe:	60 38       	cpi	r22, 0x80	; 128
     900:	71 05       	cpc	r23, r1
     902:	64 f5       	brge	.+88     	; 0x95c <__stack+0xfd>
     904:	fb 01       	movw	r30, r22
     906:	e1 58       	subi	r30, 0x81	; 129
     908:	ff 4f       	sbci	r31, 0xFF	; 255
     90a:	d8 01       	movw	r26, r16
     90c:	c7 01       	movw	r24, r14
     90e:	8f 77       	andi	r24, 0x7F	; 127
     910:	90 70       	andi	r25, 0x00	; 0
     912:	a0 70       	andi	r26, 0x00	; 0
     914:	b0 70       	andi	r27, 0x00	; 0
     916:	80 34       	cpi	r24, 0x40	; 64
     918:	91 05       	cpc	r25, r1
     91a:	a1 05       	cpc	r26, r1
     91c:	b1 05       	cpc	r27, r1
     91e:	39 f4       	brne	.+14     	; 0x92e <__stack+0xcf>
     920:	e7 fe       	sbrs	r14, 7
     922:	0d c0       	rjmp	.+26     	; 0x93e <__stack+0xdf>
     924:	80 e4       	ldi	r24, 0x40	; 64
     926:	90 e0       	ldi	r25, 0x00	; 0
     928:	a0 e0       	ldi	r26, 0x00	; 0
     92a:	b0 e0       	ldi	r27, 0x00	; 0
     92c:	04 c0       	rjmp	.+8      	; 0x936 <__stack+0xd7>
     92e:	8f e3       	ldi	r24, 0x3F	; 63
     930:	90 e0       	ldi	r25, 0x00	; 0
     932:	a0 e0       	ldi	r26, 0x00	; 0
     934:	b0 e0       	ldi	r27, 0x00	; 0
     936:	e8 0e       	add	r14, r24
     938:	f9 1e       	adc	r15, r25
     93a:	0a 1f       	adc	r16, r26
     93c:	1b 1f       	adc	r17, r27
     93e:	17 ff       	sbrs	r17, 7
     940:	05 c0       	rjmp	.+10     	; 0x94c <__stack+0xed>
     942:	16 95       	lsr	r17
     944:	07 95       	ror	r16
     946:	f7 94       	ror	r15
     948:	e7 94       	ror	r14
     94a:	31 96       	adiw	r30, 0x01	; 1
     94c:	87 e0       	ldi	r24, 0x07	; 7
     94e:	16 95       	lsr	r17
     950:	07 95       	ror	r16
     952:	f7 94       	ror	r15
     954:	e7 94       	ror	r14
     956:	8a 95       	dec	r24
     958:	d1 f7       	brne	.-12     	; 0x94e <__stack+0xef>
     95a:	05 c0       	rjmp	.+10     	; 0x966 <__stack+0x107>
     95c:	ee 24       	eor	r14, r14
     95e:	ff 24       	eor	r15, r15
     960:	87 01       	movw	r16, r14
     962:	ef ef       	ldi	r30, 0xFF	; 255
     964:	f0 e0       	ldi	r31, 0x00	; 0
     966:	6e 2f       	mov	r22, r30
     968:	67 95       	ror	r22
     96a:	66 27       	eor	r22, r22
     96c:	67 95       	ror	r22
     96e:	90 2f       	mov	r25, r16
     970:	9f 77       	andi	r25, 0x7F	; 127
     972:	d7 94       	ror	r13
     974:	dd 24       	eor	r13, r13
     976:	d7 94       	ror	r13
     978:	8e 2f       	mov	r24, r30
     97a:	86 95       	lsr	r24
     97c:	49 2f       	mov	r20, r25
     97e:	46 2b       	or	r20, r22
     980:	58 2f       	mov	r21, r24
     982:	5d 29       	or	r21, r13
     984:	b7 01       	movw	r22, r14
     986:	ca 01       	movw	r24, r20
     988:	1f 91       	pop	r17
     98a:	0f 91       	pop	r16
     98c:	ff 90       	pop	r15
     98e:	ef 90       	pop	r14
     990:	df 90       	pop	r13
     992:	08 95       	ret

00000994 <__unpack_f>:
     994:	fc 01       	movw	r30, r24
     996:	db 01       	movw	r26, r22
     998:	40 81       	ld	r20, Z
     99a:	51 81       	ldd	r21, Z+1	; 0x01
     99c:	22 81       	ldd	r18, Z+2	; 0x02
     99e:	62 2f       	mov	r22, r18
     9a0:	6f 77       	andi	r22, 0x7F	; 127
     9a2:	70 e0       	ldi	r23, 0x00	; 0
     9a4:	22 1f       	adc	r18, r18
     9a6:	22 27       	eor	r18, r18
     9a8:	22 1f       	adc	r18, r18
     9aa:	93 81       	ldd	r25, Z+3	; 0x03
     9ac:	89 2f       	mov	r24, r25
     9ae:	88 0f       	add	r24, r24
     9b0:	82 2b       	or	r24, r18
     9b2:	28 2f       	mov	r18, r24
     9b4:	30 e0       	ldi	r19, 0x00	; 0
     9b6:	99 1f       	adc	r25, r25
     9b8:	99 27       	eor	r25, r25
     9ba:	99 1f       	adc	r25, r25
     9bc:	11 96       	adiw	r26, 0x01	; 1
     9be:	9c 93       	st	X, r25
     9c0:	11 97       	sbiw	r26, 0x01	; 1
     9c2:	21 15       	cp	r18, r1
     9c4:	31 05       	cpc	r19, r1
     9c6:	a9 f5       	brne	.+106    	; 0xa32 <__unpack_f+0x9e>
     9c8:	41 15       	cp	r20, r1
     9ca:	51 05       	cpc	r21, r1
     9cc:	61 05       	cpc	r22, r1
     9ce:	71 05       	cpc	r23, r1
     9d0:	11 f4       	brne	.+4      	; 0x9d6 <__unpack_f+0x42>
     9d2:	82 e0       	ldi	r24, 0x02	; 2
     9d4:	37 c0       	rjmp	.+110    	; 0xa44 <__unpack_f+0xb0>
     9d6:	82 e8       	ldi	r24, 0x82	; 130
     9d8:	9f ef       	ldi	r25, 0xFF	; 255
     9da:	13 96       	adiw	r26, 0x03	; 3
     9dc:	9c 93       	st	X, r25
     9de:	8e 93       	st	-X, r24
     9e0:	12 97       	sbiw	r26, 0x02	; 2
     9e2:	9a 01       	movw	r18, r20
     9e4:	ab 01       	movw	r20, r22
     9e6:	67 e0       	ldi	r22, 0x07	; 7
     9e8:	22 0f       	add	r18, r18
     9ea:	33 1f       	adc	r19, r19
     9ec:	44 1f       	adc	r20, r20
     9ee:	55 1f       	adc	r21, r21
     9f0:	6a 95       	dec	r22
     9f2:	d1 f7       	brne	.-12     	; 0x9e8 <__unpack_f+0x54>
     9f4:	83 e0       	ldi	r24, 0x03	; 3
     9f6:	8c 93       	st	X, r24
     9f8:	0d c0       	rjmp	.+26     	; 0xa14 <__unpack_f+0x80>
     9fa:	22 0f       	add	r18, r18
     9fc:	33 1f       	adc	r19, r19
     9fe:	44 1f       	adc	r20, r20
     a00:	55 1f       	adc	r21, r21
     a02:	12 96       	adiw	r26, 0x02	; 2
     a04:	8d 91       	ld	r24, X+
     a06:	9c 91       	ld	r25, X
     a08:	13 97       	sbiw	r26, 0x03	; 3
     a0a:	01 97       	sbiw	r24, 0x01	; 1
     a0c:	13 96       	adiw	r26, 0x03	; 3
     a0e:	9c 93       	st	X, r25
     a10:	8e 93       	st	-X, r24
     a12:	12 97       	sbiw	r26, 0x02	; 2
     a14:	20 30       	cpi	r18, 0x00	; 0
     a16:	80 e0       	ldi	r24, 0x00	; 0
     a18:	38 07       	cpc	r19, r24
     a1a:	80 e0       	ldi	r24, 0x00	; 0
     a1c:	48 07       	cpc	r20, r24
     a1e:	80 e4       	ldi	r24, 0x40	; 64
     a20:	58 07       	cpc	r21, r24
     a22:	58 f3       	brcs	.-42     	; 0x9fa <__unpack_f+0x66>
     a24:	14 96       	adiw	r26, 0x04	; 4
     a26:	2d 93       	st	X+, r18
     a28:	3d 93       	st	X+, r19
     a2a:	4d 93       	st	X+, r20
     a2c:	5c 93       	st	X, r21
     a2e:	17 97       	sbiw	r26, 0x07	; 7
     a30:	08 95       	ret
     a32:	2f 3f       	cpi	r18, 0xFF	; 255
     a34:	31 05       	cpc	r19, r1
     a36:	79 f4       	brne	.+30     	; 0xa56 <__unpack_f+0xc2>
     a38:	41 15       	cp	r20, r1
     a3a:	51 05       	cpc	r21, r1
     a3c:	61 05       	cpc	r22, r1
     a3e:	71 05       	cpc	r23, r1
     a40:	19 f4       	brne	.+6      	; 0xa48 <__unpack_f+0xb4>
     a42:	84 e0       	ldi	r24, 0x04	; 4
     a44:	8c 93       	st	X, r24
     a46:	08 95       	ret
     a48:	64 ff       	sbrs	r22, 4
     a4a:	03 c0       	rjmp	.+6      	; 0xa52 <__unpack_f+0xbe>
     a4c:	81 e0       	ldi	r24, 0x01	; 1
     a4e:	8c 93       	st	X, r24
     a50:	12 c0       	rjmp	.+36     	; 0xa76 <__unpack_f+0xe2>
     a52:	1c 92       	st	X, r1
     a54:	10 c0       	rjmp	.+32     	; 0xa76 <__unpack_f+0xe2>
     a56:	2f 57       	subi	r18, 0x7F	; 127
     a58:	30 40       	sbci	r19, 0x00	; 0
     a5a:	13 96       	adiw	r26, 0x03	; 3
     a5c:	3c 93       	st	X, r19
     a5e:	2e 93       	st	-X, r18
     a60:	12 97       	sbiw	r26, 0x02	; 2
     a62:	83 e0       	ldi	r24, 0x03	; 3
     a64:	8c 93       	st	X, r24
     a66:	87 e0       	ldi	r24, 0x07	; 7
     a68:	44 0f       	add	r20, r20
     a6a:	55 1f       	adc	r21, r21
     a6c:	66 1f       	adc	r22, r22
     a6e:	77 1f       	adc	r23, r23
     a70:	8a 95       	dec	r24
     a72:	d1 f7       	brne	.-12     	; 0xa68 <__unpack_f+0xd4>
     a74:	70 64       	ori	r23, 0x40	; 64
     a76:	14 96       	adiw	r26, 0x04	; 4
     a78:	4d 93       	st	X+, r20
     a7a:	5d 93       	st	X+, r21
     a7c:	6d 93       	st	X+, r22
     a7e:	7c 93       	st	X, r23
     a80:	17 97       	sbiw	r26, 0x07	; 7
     a82:	08 95       	ret

00000a84 <__fpcmp_parts_f>:
     a84:	1f 93       	push	r17
     a86:	dc 01       	movw	r26, r24
     a88:	fb 01       	movw	r30, r22
     a8a:	9c 91       	ld	r25, X
     a8c:	92 30       	cpi	r25, 0x02	; 2
     a8e:	08 f4       	brcc	.+2      	; 0xa92 <__fpcmp_parts_f+0xe>
     a90:	47 c0       	rjmp	.+142    	; 0xb20 <__fpcmp_parts_f+0x9c>
     a92:	80 81       	ld	r24, Z
     a94:	82 30       	cpi	r24, 0x02	; 2
     a96:	08 f4       	brcc	.+2      	; 0xa9a <__fpcmp_parts_f+0x16>
     a98:	43 c0       	rjmp	.+134    	; 0xb20 <__fpcmp_parts_f+0x9c>
     a9a:	94 30       	cpi	r25, 0x04	; 4
     a9c:	51 f4       	brne	.+20     	; 0xab2 <__fpcmp_parts_f+0x2e>
     a9e:	11 96       	adiw	r26, 0x01	; 1
     aa0:	1c 91       	ld	r17, X
     aa2:	84 30       	cpi	r24, 0x04	; 4
     aa4:	99 f5       	brne	.+102    	; 0xb0c <__fpcmp_parts_f+0x88>
     aa6:	81 81       	ldd	r24, Z+1	; 0x01
     aa8:	68 2f       	mov	r22, r24
     aaa:	70 e0       	ldi	r23, 0x00	; 0
     aac:	61 1b       	sub	r22, r17
     aae:	71 09       	sbc	r23, r1
     ab0:	3f c0       	rjmp	.+126    	; 0xb30 <__fpcmp_parts_f+0xac>
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	21 f0       	breq	.+8      	; 0xabe <__fpcmp_parts_f+0x3a>
     ab6:	92 30       	cpi	r25, 0x02	; 2
     ab8:	31 f4       	brne	.+12     	; 0xac6 <__fpcmp_parts_f+0x42>
     aba:	82 30       	cpi	r24, 0x02	; 2
     abc:	b9 f1       	breq	.+110    	; 0xb2c <__fpcmp_parts_f+0xa8>
     abe:	81 81       	ldd	r24, Z+1	; 0x01
     ac0:	88 23       	and	r24, r24
     ac2:	89 f1       	breq	.+98     	; 0xb26 <__fpcmp_parts_f+0xa2>
     ac4:	2d c0       	rjmp	.+90     	; 0xb20 <__fpcmp_parts_f+0x9c>
     ac6:	11 96       	adiw	r26, 0x01	; 1
     ac8:	1c 91       	ld	r17, X
     aca:	11 97       	sbiw	r26, 0x01	; 1
     acc:	82 30       	cpi	r24, 0x02	; 2
     ace:	f1 f0       	breq	.+60     	; 0xb0c <__fpcmp_parts_f+0x88>
     ad0:	81 81       	ldd	r24, Z+1	; 0x01
     ad2:	18 17       	cp	r17, r24
     ad4:	d9 f4       	brne	.+54     	; 0xb0c <__fpcmp_parts_f+0x88>
     ad6:	12 96       	adiw	r26, 0x02	; 2
     ad8:	2d 91       	ld	r18, X+
     ada:	3c 91       	ld	r19, X
     adc:	13 97       	sbiw	r26, 0x03	; 3
     ade:	82 81       	ldd	r24, Z+2	; 0x02
     ae0:	93 81       	ldd	r25, Z+3	; 0x03
     ae2:	82 17       	cp	r24, r18
     ae4:	93 07       	cpc	r25, r19
     ae6:	94 f0       	brlt	.+36     	; 0xb0c <__fpcmp_parts_f+0x88>
     ae8:	28 17       	cp	r18, r24
     aea:	39 07       	cpc	r19, r25
     aec:	bc f0       	brlt	.+46     	; 0xb1c <__fpcmp_parts_f+0x98>
     aee:	14 96       	adiw	r26, 0x04	; 4
     af0:	8d 91       	ld	r24, X+
     af2:	9d 91       	ld	r25, X+
     af4:	0d 90       	ld	r0, X+
     af6:	bc 91       	ld	r27, X
     af8:	a0 2d       	mov	r26, r0
     afa:	24 81       	ldd	r18, Z+4	; 0x04
     afc:	35 81       	ldd	r19, Z+5	; 0x05
     afe:	46 81       	ldd	r20, Z+6	; 0x06
     b00:	57 81       	ldd	r21, Z+7	; 0x07
     b02:	28 17       	cp	r18, r24
     b04:	39 07       	cpc	r19, r25
     b06:	4a 07       	cpc	r20, r26
     b08:	5b 07       	cpc	r21, r27
     b0a:	18 f4       	brcc	.+6      	; 0xb12 <__fpcmp_parts_f+0x8e>
     b0c:	11 23       	and	r17, r17
     b0e:	41 f0       	breq	.+16     	; 0xb20 <__fpcmp_parts_f+0x9c>
     b10:	0a c0       	rjmp	.+20     	; 0xb26 <__fpcmp_parts_f+0xa2>
     b12:	82 17       	cp	r24, r18
     b14:	93 07       	cpc	r25, r19
     b16:	a4 07       	cpc	r26, r20
     b18:	b5 07       	cpc	r27, r21
     b1a:	40 f4       	brcc	.+16     	; 0xb2c <__fpcmp_parts_f+0xa8>
     b1c:	11 23       	and	r17, r17
     b1e:	19 f0       	breq	.+6      	; 0xb26 <__fpcmp_parts_f+0xa2>
     b20:	61 e0       	ldi	r22, 0x01	; 1
     b22:	70 e0       	ldi	r23, 0x00	; 0
     b24:	05 c0       	rjmp	.+10     	; 0xb30 <__fpcmp_parts_f+0xac>
     b26:	6f ef       	ldi	r22, 0xFF	; 255
     b28:	7f ef       	ldi	r23, 0xFF	; 255
     b2a:	02 c0       	rjmp	.+4      	; 0xb30 <__fpcmp_parts_f+0xac>
     b2c:	60 e0       	ldi	r22, 0x00	; 0
     b2e:	70 e0       	ldi	r23, 0x00	; 0
     b30:	cb 01       	movw	r24, r22
     b32:	1f 91       	pop	r17
     b34:	08 95       	ret

00000b36 <ADC_Init>:
#include"DDIO.h" // This header file includes the appropriate IO definitions for the device that has been specified by the -MCU= compiler command-line switch.
#include"DADC.h" // This header file includes the appropriate definitions and functions used to initialize the ADC with a pre-specified configurations and to get the data back from the ADC after conversion


void ADC_Init(ADC_CONFIG Config) // This Function used to configure settings of ADC: Reference voltage, Adjustment (Left, Right), Channel (Single: 0, 1...7, Differential), Prescaler (2, 4, 8...128). It takes a structure object of the data type defined as ADC_CONFIG which has 4 variables to be specified (Ref, Adjustment, Channel, Prescaler)
{
     b36:	df 93       	push	r29
     b38:	cf 93       	push	r28
     b3a:	cd b7       	in	r28, 0x3d	; 61
     b3c:	de b7       	in	r29, 0x3e	; 62
     b3e:	2c 97       	sbiw	r28, 0x0c	; 12
     b40:	0f b6       	in	r0, 0x3f	; 63
     b42:	f8 94       	cli
     b44:	de bf       	out	0x3e, r29	; 62
     b46:	0f be       	out	0x3f, r0	; 63
     b48:	cd bf       	out	0x3d, r28	; 61
     b4a:	69 83       	std	Y+1, r22	; 0x01
     b4c:	7a 83       	std	Y+2, r23	; 0x02
     b4e:	8b 83       	std	Y+3, r24	; 0x03
     b50:	9c 83       	std	Y+4, r25	; 0x04

// Switching on REF (use AREF, AVCC, Internal 2.56V)
	switch(Config.Ref)
     b52:	89 81       	ldd	r24, Y+1	; 0x01
     b54:	28 2f       	mov	r18, r24
     b56:	30 e0       	ldi	r19, 0x00	; 0
     b58:	3c 87       	std	Y+12, r19	; 0x0c
     b5a:	2b 87       	std	Y+11, r18	; 0x0b
     b5c:	8b 85       	ldd	r24, Y+11	; 0x0b
     b5e:	9c 85       	ldd	r25, Y+12	; 0x0c
     b60:	81 30       	cpi	r24, 0x01	; 1
     b62:	91 05       	cpc	r25, r1
     b64:	c1 f0       	breq	.+48     	; 0xb96 <ADC_Init+0x60>
     b66:	2b 85       	ldd	r18, Y+11	; 0x0b
     b68:	3c 85       	ldd	r19, Y+12	; 0x0c
     b6a:	22 30       	cpi	r18, 0x02	; 2
     b6c:	31 05       	cpc	r19, r1
     b6e:	11 f1       	breq	.+68     	; 0xbb4 <ADC_Init+0x7e>
     b70:	8b 85       	ldd	r24, Y+11	; 0x0b
     b72:	9c 85       	ldd	r25, Y+12	; 0x0c
     b74:	00 97       	sbiw	r24, 0x00	; 0
     b76:	61 f5       	brne	.+88     	; 0xbd0 <ADC_Init+0x9a>
	{
	// REFS1 | REFS0 	0 | 0           // VREF = Input Voltage on AREF pin
	case (REF_AREF):
	CLR_BIT(ADMUX, REFS1);
     b78:	a7 e2       	ldi	r26, 0x27	; 39
     b7a:	b0 e0       	ldi	r27, 0x00	; 0
     b7c:	e7 e2       	ldi	r30, 0x27	; 39
     b7e:	f0 e0       	ldi	r31, 0x00	; 0
     b80:	80 81       	ld	r24, Z
     b82:	8f 77       	andi	r24, 0x7F	; 127
     b84:	8c 93       	st	X, r24
	CLR_BIT(ADMUX, REFS0);
     b86:	a7 e2       	ldi	r26, 0x27	; 39
     b88:	b0 e0       	ldi	r27, 0x00	; 0
     b8a:	e7 e2       	ldi	r30, 0x27	; 39
     b8c:	f0 e0       	ldi	r31, 0x00	; 0
     b8e:	80 81       	ld	r24, Z
     b90:	8f 7b       	andi	r24, 0xBF	; 191
     b92:	8c 93       	st	X, r24
     b94:	1d c0       	rjmp	.+58     	; 0xbd0 <ADC_Init+0x9a>
	break;

	// REFS1 | REFS0 	0 | 1           // VREF = Input Voltage on AVCC pin + cap. on AFER
	case (REF_AVCC):
	CLR_BIT(ADMUX, REFS1);
     b96:	a7 e2       	ldi	r26, 0x27	; 39
     b98:	b0 e0       	ldi	r27, 0x00	; 0
     b9a:	e7 e2       	ldi	r30, 0x27	; 39
     b9c:	f0 e0       	ldi	r31, 0x00	; 0
     b9e:	80 81       	ld	r24, Z
     ba0:	8f 77       	andi	r24, 0x7F	; 127
     ba2:	8c 93       	st	X, r24
	SET_BIT(ADMUX, REFS0);
     ba4:	a7 e2       	ldi	r26, 0x27	; 39
     ba6:	b0 e0       	ldi	r27, 0x00	; 0
     ba8:	e7 e2       	ldi	r30, 0x27	; 39
     baa:	f0 e0       	ldi	r31, 0x00	; 0
     bac:	80 81       	ld	r24, Z
     bae:	80 64       	ori	r24, 0x40	; 64
     bb0:	8c 93       	st	X, r24
     bb2:	0e c0       	rjmp	.+28     	; 0xbd0 <ADC_Init+0x9a>
	break;

	// REFS1 | REFS0 	1 | 1           // VREF = Internal 2.56V + cap. on AFER
	case (REF_INTERNAL):
	SET_BIT(ADMUX, REFS1);
     bb4:	a7 e2       	ldi	r26, 0x27	; 39
     bb6:	b0 e0       	ldi	r27, 0x00	; 0
     bb8:	e7 e2       	ldi	r30, 0x27	; 39
     bba:	f0 e0       	ldi	r31, 0x00	; 0
     bbc:	80 81       	ld	r24, Z
     bbe:	80 68       	ori	r24, 0x80	; 128
     bc0:	8c 93       	st	X, r24
	SET_BIT(ADMUX, REFS0);
     bc2:	a7 e2       	ldi	r26, 0x27	; 39
     bc4:	b0 e0       	ldi	r27, 0x00	; 0
     bc6:	e7 e2       	ldi	r30, 0x27	; 39
     bc8:	f0 e0       	ldi	r31, 0x00	; 0
     bca:	80 81       	ld	r24, Z
     bcc:	80 64       	ori	r24, 0x40	; 64
     bce:	8c 93       	st	X, r24
	break;
	}

// Switching on ADJUSTMENT (Left or Right)
	switch(Config.Adjustment)
     bd0:	8a 81       	ldd	r24, Y+2	; 0x02
     bd2:	28 2f       	mov	r18, r24
     bd4:	30 e0       	ldi	r19, 0x00	; 0
     bd6:	3a 87       	std	Y+10, r19	; 0x0a
     bd8:	29 87       	std	Y+9, r18	; 0x09
     bda:	89 85       	ldd	r24, Y+9	; 0x09
     bdc:	9a 85       	ldd	r25, Y+10	; 0x0a
     bde:	00 97       	sbiw	r24, 0x00	; 0
     be0:	69 f0       	breq	.+26     	; 0xbfc <ADC_Init+0xc6>
     be2:	29 85       	ldd	r18, Y+9	; 0x09
     be4:	3a 85       	ldd	r19, Y+10	; 0x0a
     be6:	21 30       	cpi	r18, 0x01	; 1
     be8:	31 05       	cpc	r19, r1
     bea:	79 f4       	brne	.+30     	; 0xc0a <ADC_Init+0xd4>
	{
	// Left: Arrange data in this option as: [ADCH(8)] [ADCL(2) 00 0000]
	case (ADJUSTMENT_LEFT):
	SET_BIT(ADMUX, ADLAR);
     bec:	a7 e2       	ldi	r26, 0x27	; 39
     bee:	b0 e0       	ldi	r27, 0x00	; 0
     bf0:	e7 e2       	ldi	r30, 0x27	; 39
     bf2:	f0 e0       	ldi	r31, 0x00	; 0
     bf4:	80 81       	ld	r24, Z
     bf6:	80 62       	ori	r24, 0x20	; 32
     bf8:	8c 93       	st	X, r24
     bfa:	07 c0       	rjmp	.+14     	; 0xc0a <ADC_Init+0xd4>
	break;

	// Right: Arrange data in this option as: [ADCH(2) 00 0000] [ADCL(8)]
	case (ADJUSTMENT_RIGHT):
	CLR_BIT(ADMUX, ADLAR);
     bfc:	a7 e2       	ldi	r26, 0x27	; 39
     bfe:	b0 e0       	ldi	r27, 0x00	; 0
     c00:	e7 e2       	ldi	r30, 0x27	; 39
     c02:	f0 e0       	ldi	r31, 0x00	; 0
     c04:	80 81       	ld	r24, Z
     c06:	8f 7d       	andi	r24, 0xDF	; 223
     c08:	8c 93       	st	X, r24
	}

// Switching on CHANNEL (Single Conversion: ADC0, ADC1...ADC7, Differential: )

	// Single Conversion Channels
		switch(Config.Channel)
     c0a:	8b 81       	ldd	r24, Y+3	; 0x03
     c0c:	28 2f       	mov	r18, r24
     c0e:	30 e0       	ldi	r19, 0x00	; 0
     c10:	38 87       	std	Y+8, r19	; 0x08
     c12:	2f 83       	std	Y+7, r18	; 0x07
     c14:	8f 81       	ldd	r24, Y+7	; 0x07
     c16:	98 85       	ldd	r25, Y+8	; 0x08
     c18:	84 30       	cpi	r24, 0x04	; 4
     c1a:	91 05       	cpc	r25, r1
     c1c:	09 f4       	brne	.+2      	; 0xc20 <ADC_Init+0xea>
     c1e:	cb c0       	rjmp	.+406    	; 0xdb6 <ADC_Init+0x280>
     c20:	2f 81       	ldd	r18, Y+7	; 0x07
     c22:	38 85       	ldd	r19, Y+8	; 0x08
     c24:	25 30       	cpi	r18, 0x05	; 5
     c26:	31 05       	cpc	r19, r1
     c28:	ec f4       	brge	.+58     	; 0xc64 <ADC_Init+0x12e>
     c2a:	8f 81       	ldd	r24, Y+7	; 0x07
     c2c:	98 85       	ldd	r25, Y+8	; 0x08
     c2e:	81 30       	cpi	r24, 0x01	; 1
     c30:	91 05       	cpc	r25, r1
     c32:	09 f4       	brne	.+2      	; 0xc36 <ADC_Init+0x100>
     c34:	54 c0       	rjmp	.+168    	; 0xcde <ADC_Init+0x1a8>
     c36:	2f 81       	ldd	r18, Y+7	; 0x07
     c38:	38 85       	ldd	r19, Y+8	; 0x08
     c3a:	22 30       	cpi	r18, 0x02	; 2
     c3c:	31 05       	cpc	r19, r1
     c3e:	2c f4       	brge	.+10     	; 0xc4a <ADC_Init+0x114>
     c40:	8f 81       	ldd	r24, Y+7	; 0x07
     c42:	98 85       	ldd	r25, Y+8	; 0x08
     c44:	00 97       	sbiw	r24, 0x00	; 0
     c46:	39 f1       	breq	.+78     	; 0xc96 <ADC_Init+0x160>
     c48:	69 c1       	rjmp	.+722    	; 0xf1c <ADC_Init+0x3e6>
     c4a:	2f 81       	ldd	r18, Y+7	; 0x07
     c4c:	38 85       	ldd	r19, Y+8	; 0x08
     c4e:	22 30       	cpi	r18, 0x02	; 2
     c50:	31 05       	cpc	r19, r1
     c52:	09 f4       	brne	.+2      	; 0xc56 <ADC_Init+0x120>
     c54:	68 c0       	rjmp	.+208    	; 0xd26 <ADC_Init+0x1f0>
     c56:	8f 81       	ldd	r24, Y+7	; 0x07
     c58:	98 85       	ldd	r25, Y+8	; 0x08
     c5a:	83 30       	cpi	r24, 0x03	; 3
     c5c:	91 05       	cpc	r25, r1
     c5e:	09 f4       	brne	.+2      	; 0xc62 <ADC_Init+0x12c>
     c60:	86 c0       	rjmp	.+268    	; 0xd6e <ADC_Init+0x238>
     c62:	5c c1       	rjmp	.+696    	; 0xf1c <ADC_Init+0x3e6>
     c64:	2f 81       	ldd	r18, Y+7	; 0x07
     c66:	38 85       	ldd	r19, Y+8	; 0x08
     c68:	26 30       	cpi	r18, 0x06	; 6
     c6a:	31 05       	cpc	r19, r1
     c6c:	09 f4       	brne	.+2      	; 0xc70 <ADC_Init+0x13a>
     c6e:	eb c0       	rjmp	.+470    	; 0xe46 <ADC_Init+0x310>
     c70:	8f 81       	ldd	r24, Y+7	; 0x07
     c72:	98 85       	ldd	r25, Y+8	; 0x08
     c74:	86 30       	cpi	r24, 0x06	; 6
     c76:	91 05       	cpc	r25, r1
     c78:	0c f4       	brge	.+2      	; 0xc7c <ADC_Init+0x146>
     c7a:	c1 c0       	rjmp	.+386    	; 0xdfe <ADC_Init+0x2c8>
     c7c:	2f 81       	ldd	r18, Y+7	; 0x07
     c7e:	38 85       	ldd	r19, Y+8	; 0x08
     c80:	27 30       	cpi	r18, 0x07	; 7
     c82:	31 05       	cpc	r19, r1
     c84:	09 f4       	brne	.+2      	; 0xc88 <ADC_Init+0x152>
     c86:	03 c1       	rjmp	.+518    	; 0xe8e <ADC_Init+0x358>
     c88:	8f 81       	ldd	r24, Y+7	; 0x07
     c8a:	98 85       	ldd	r25, Y+8	; 0x08
     c8c:	88 30       	cpi	r24, 0x08	; 8
     c8e:	91 05       	cpc	r25, r1
     c90:	09 f4       	brne	.+2      	; 0xc94 <ADC_Init+0x15e>
     c92:	21 c1       	rjmp	.+578    	; 0xed6 <ADC_Init+0x3a0>
     c94:	43 c1       	rjmp	.+646    	; 0xf1c <ADC_Init+0x3e6>
		{
		//  MUX4 | MUX3 | MUX2 | MUX1 | MUX0 		0 | 0 | 0 | 0 | 0		Channel: ADC0
		case (CHANNEL_ADC0):
		CLR_BIT(ADMUX, MUX4); CLR_BIT(ADMUX, MUX3); CLR_BIT(ADMUX, MUX2); CLR_BIT(ADMUX, MUX1); CLR_BIT(ADMUX, MUX0);
     c96:	a7 e2       	ldi	r26, 0x27	; 39
     c98:	b0 e0       	ldi	r27, 0x00	; 0
     c9a:	e7 e2       	ldi	r30, 0x27	; 39
     c9c:	f0 e0       	ldi	r31, 0x00	; 0
     c9e:	80 81       	ld	r24, Z
     ca0:	8f 7e       	andi	r24, 0xEF	; 239
     ca2:	8c 93       	st	X, r24
     ca4:	a7 e2       	ldi	r26, 0x27	; 39
     ca6:	b0 e0       	ldi	r27, 0x00	; 0
     ca8:	e7 e2       	ldi	r30, 0x27	; 39
     caa:	f0 e0       	ldi	r31, 0x00	; 0
     cac:	80 81       	ld	r24, Z
     cae:	87 7f       	andi	r24, 0xF7	; 247
     cb0:	8c 93       	st	X, r24
     cb2:	a7 e2       	ldi	r26, 0x27	; 39
     cb4:	b0 e0       	ldi	r27, 0x00	; 0
     cb6:	e7 e2       	ldi	r30, 0x27	; 39
     cb8:	f0 e0       	ldi	r31, 0x00	; 0
     cba:	80 81       	ld	r24, Z
     cbc:	8b 7f       	andi	r24, 0xFB	; 251
     cbe:	8c 93       	st	X, r24
     cc0:	a7 e2       	ldi	r26, 0x27	; 39
     cc2:	b0 e0       	ldi	r27, 0x00	; 0
     cc4:	e7 e2       	ldi	r30, 0x27	; 39
     cc6:	f0 e0       	ldi	r31, 0x00	; 0
     cc8:	80 81       	ld	r24, Z
     cca:	8d 7f       	andi	r24, 0xFD	; 253
     ccc:	8c 93       	st	X, r24
     cce:	a7 e2       	ldi	r26, 0x27	; 39
     cd0:	b0 e0       	ldi	r27, 0x00	; 0
     cd2:	e7 e2       	ldi	r30, 0x27	; 39
     cd4:	f0 e0       	ldi	r31, 0x00	; 0
     cd6:	80 81       	ld	r24, Z
     cd8:	8e 7f       	andi	r24, 0xFE	; 254
     cda:	8c 93       	st	X, r24
     cdc:	1f c1       	rjmp	.+574    	; 0xf1c <ADC_Init+0x3e6>
		break;

		//  MUX4 | MUX3 | MUX2 | MUX1 | MUX0 		0 | 0 | 0 | 0 | 1		Channel: ADC1
		case (CHANNEL_ADC1):
		CLR_BIT(ADMUX, MUX4); CLR_BIT(ADMUX, MUX3); CLR_BIT(ADMUX, MUX2); CLR_BIT(ADMUX, MUX1); SET_BIT(ADMUX, MUX0);
     cde:	a7 e2       	ldi	r26, 0x27	; 39
     ce0:	b0 e0       	ldi	r27, 0x00	; 0
     ce2:	e7 e2       	ldi	r30, 0x27	; 39
     ce4:	f0 e0       	ldi	r31, 0x00	; 0
     ce6:	80 81       	ld	r24, Z
     ce8:	8f 7e       	andi	r24, 0xEF	; 239
     cea:	8c 93       	st	X, r24
     cec:	a7 e2       	ldi	r26, 0x27	; 39
     cee:	b0 e0       	ldi	r27, 0x00	; 0
     cf0:	e7 e2       	ldi	r30, 0x27	; 39
     cf2:	f0 e0       	ldi	r31, 0x00	; 0
     cf4:	80 81       	ld	r24, Z
     cf6:	87 7f       	andi	r24, 0xF7	; 247
     cf8:	8c 93       	st	X, r24
     cfa:	a7 e2       	ldi	r26, 0x27	; 39
     cfc:	b0 e0       	ldi	r27, 0x00	; 0
     cfe:	e7 e2       	ldi	r30, 0x27	; 39
     d00:	f0 e0       	ldi	r31, 0x00	; 0
     d02:	80 81       	ld	r24, Z
     d04:	8b 7f       	andi	r24, 0xFB	; 251
     d06:	8c 93       	st	X, r24
     d08:	a7 e2       	ldi	r26, 0x27	; 39
     d0a:	b0 e0       	ldi	r27, 0x00	; 0
     d0c:	e7 e2       	ldi	r30, 0x27	; 39
     d0e:	f0 e0       	ldi	r31, 0x00	; 0
     d10:	80 81       	ld	r24, Z
     d12:	8d 7f       	andi	r24, 0xFD	; 253
     d14:	8c 93       	st	X, r24
     d16:	a7 e2       	ldi	r26, 0x27	; 39
     d18:	b0 e0       	ldi	r27, 0x00	; 0
     d1a:	e7 e2       	ldi	r30, 0x27	; 39
     d1c:	f0 e0       	ldi	r31, 0x00	; 0
     d1e:	80 81       	ld	r24, Z
     d20:	81 60       	ori	r24, 0x01	; 1
     d22:	8c 93       	st	X, r24
     d24:	fb c0       	rjmp	.+502    	; 0xf1c <ADC_Init+0x3e6>
		break;

		//  MUX4 | MUX3 | MUX2 | MUX1 | MUX0 		0 | 0 | 0 | 1 | 0		Channel: ADC2
		case (CHANNEL_ADC2):
		CLR_BIT(ADMUX, MUX4); CLR_BIT(ADMUX, MUX3); CLR_BIT(ADMUX, MUX2); SET_BIT(ADMUX, MUX1); CLR_BIT(ADMUX, MUX0);
     d26:	a7 e2       	ldi	r26, 0x27	; 39
     d28:	b0 e0       	ldi	r27, 0x00	; 0
     d2a:	e7 e2       	ldi	r30, 0x27	; 39
     d2c:	f0 e0       	ldi	r31, 0x00	; 0
     d2e:	80 81       	ld	r24, Z
     d30:	8f 7e       	andi	r24, 0xEF	; 239
     d32:	8c 93       	st	X, r24
     d34:	a7 e2       	ldi	r26, 0x27	; 39
     d36:	b0 e0       	ldi	r27, 0x00	; 0
     d38:	e7 e2       	ldi	r30, 0x27	; 39
     d3a:	f0 e0       	ldi	r31, 0x00	; 0
     d3c:	80 81       	ld	r24, Z
     d3e:	87 7f       	andi	r24, 0xF7	; 247
     d40:	8c 93       	st	X, r24
     d42:	a7 e2       	ldi	r26, 0x27	; 39
     d44:	b0 e0       	ldi	r27, 0x00	; 0
     d46:	e7 e2       	ldi	r30, 0x27	; 39
     d48:	f0 e0       	ldi	r31, 0x00	; 0
     d4a:	80 81       	ld	r24, Z
     d4c:	8b 7f       	andi	r24, 0xFB	; 251
     d4e:	8c 93       	st	X, r24
     d50:	a7 e2       	ldi	r26, 0x27	; 39
     d52:	b0 e0       	ldi	r27, 0x00	; 0
     d54:	e7 e2       	ldi	r30, 0x27	; 39
     d56:	f0 e0       	ldi	r31, 0x00	; 0
     d58:	80 81       	ld	r24, Z
     d5a:	82 60       	ori	r24, 0x02	; 2
     d5c:	8c 93       	st	X, r24
     d5e:	a7 e2       	ldi	r26, 0x27	; 39
     d60:	b0 e0       	ldi	r27, 0x00	; 0
     d62:	e7 e2       	ldi	r30, 0x27	; 39
     d64:	f0 e0       	ldi	r31, 0x00	; 0
     d66:	80 81       	ld	r24, Z
     d68:	8e 7f       	andi	r24, 0xFE	; 254
     d6a:	8c 93       	st	X, r24
     d6c:	d7 c0       	rjmp	.+430    	; 0xf1c <ADC_Init+0x3e6>
		break;

		//  MUX4 | MUX3 | MUX2 | MUX1 | MUX0 		0 | 0 | 0 | 1 | 1		Channel: ADC3
		case (CHANNEL_ADC3):
		CLR_BIT(ADMUX, MUX4); CLR_BIT(ADMUX, MUX3); CLR_BIT(ADMUX, MUX2); SET_BIT(ADMUX, MUX1); SET_BIT(ADMUX, MUX0);
     d6e:	a7 e2       	ldi	r26, 0x27	; 39
     d70:	b0 e0       	ldi	r27, 0x00	; 0
     d72:	e7 e2       	ldi	r30, 0x27	; 39
     d74:	f0 e0       	ldi	r31, 0x00	; 0
     d76:	80 81       	ld	r24, Z
     d78:	8f 7e       	andi	r24, 0xEF	; 239
     d7a:	8c 93       	st	X, r24
     d7c:	a7 e2       	ldi	r26, 0x27	; 39
     d7e:	b0 e0       	ldi	r27, 0x00	; 0
     d80:	e7 e2       	ldi	r30, 0x27	; 39
     d82:	f0 e0       	ldi	r31, 0x00	; 0
     d84:	80 81       	ld	r24, Z
     d86:	87 7f       	andi	r24, 0xF7	; 247
     d88:	8c 93       	st	X, r24
     d8a:	a7 e2       	ldi	r26, 0x27	; 39
     d8c:	b0 e0       	ldi	r27, 0x00	; 0
     d8e:	e7 e2       	ldi	r30, 0x27	; 39
     d90:	f0 e0       	ldi	r31, 0x00	; 0
     d92:	80 81       	ld	r24, Z
     d94:	8b 7f       	andi	r24, 0xFB	; 251
     d96:	8c 93       	st	X, r24
     d98:	a7 e2       	ldi	r26, 0x27	; 39
     d9a:	b0 e0       	ldi	r27, 0x00	; 0
     d9c:	e7 e2       	ldi	r30, 0x27	; 39
     d9e:	f0 e0       	ldi	r31, 0x00	; 0
     da0:	80 81       	ld	r24, Z
     da2:	82 60       	ori	r24, 0x02	; 2
     da4:	8c 93       	st	X, r24
     da6:	a7 e2       	ldi	r26, 0x27	; 39
     da8:	b0 e0       	ldi	r27, 0x00	; 0
     daa:	e7 e2       	ldi	r30, 0x27	; 39
     dac:	f0 e0       	ldi	r31, 0x00	; 0
     dae:	80 81       	ld	r24, Z
     db0:	81 60       	ori	r24, 0x01	; 1
     db2:	8c 93       	st	X, r24
     db4:	b3 c0       	rjmp	.+358    	; 0xf1c <ADC_Init+0x3e6>
		break;

		//  MUX4 | MUX3 | MUX2 | MUX1 | MUX0 		0 | 0 | 1 | 0 | 0		Channel: ADC4
		case (CHANNEL_ADC4):
		CLR_BIT(ADMUX, MUX4); CLR_BIT(ADMUX, MUX3); SET_BIT(ADMUX, MUX2); CLR_BIT(ADMUX, MUX1); CLR_BIT(ADMUX, MUX0);
     db6:	a7 e2       	ldi	r26, 0x27	; 39
     db8:	b0 e0       	ldi	r27, 0x00	; 0
     dba:	e7 e2       	ldi	r30, 0x27	; 39
     dbc:	f0 e0       	ldi	r31, 0x00	; 0
     dbe:	80 81       	ld	r24, Z
     dc0:	8f 7e       	andi	r24, 0xEF	; 239
     dc2:	8c 93       	st	X, r24
     dc4:	a7 e2       	ldi	r26, 0x27	; 39
     dc6:	b0 e0       	ldi	r27, 0x00	; 0
     dc8:	e7 e2       	ldi	r30, 0x27	; 39
     dca:	f0 e0       	ldi	r31, 0x00	; 0
     dcc:	80 81       	ld	r24, Z
     dce:	87 7f       	andi	r24, 0xF7	; 247
     dd0:	8c 93       	st	X, r24
     dd2:	a7 e2       	ldi	r26, 0x27	; 39
     dd4:	b0 e0       	ldi	r27, 0x00	; 0
     dd6:	e7 e2       	ldi	r30, 0x27	; 39
     dd8:	f0 e0       	ldi	r31, 0x00	; 0
     dda:	80 81       	ld	r24, Z
     ddc:	84 60       	ori	r24, 0x04	; 4
     dde:	8c 93       	st	X, r24
     de0:	a7 e2       	ldi	r26, 0x27	; 39
     de2:	b0 e0       	ldi	r27, 0x00	; 0
     de4:	e7 e2       	ldi	r30, 0x27	; 39
     de6:	f0 e0       	ldi	r31, 0x00	; 0
     de8:	80 81       	ld	r24, Z
     dea:	8d 7f       	andi	r24, 0xFD	; 253
     dec:	8c 93       	st	X, r24
     dee:	a7 e2       	ldi	r26, 0x27	; 39
     df0:	b0 e0       	ldi	r27, 0x00	; 0
     df2:	e7 e2       	ldi	r30, 0x27	; 39
     df4:	f0 e0       	ldi	r31, 0x00	; 0
     df6:	80 81       	ld	r24, Z
     df8:	8e 7f       	andi	r24, 0xFE	; 254
     dfa:	8c 93       	st	X, r24
     dfc:	8f c0       	rjmp	.+286    	; 0xf1c <ADC_Init+0x3e6>
		break;

		//  MUX4 | MUX3 | MUX2 | MUX1 | MUX0 		0 | 0 | 0 | 0 | 0		Channel: ADC5
		case (CHANNEL_ADC5):
		CLR_BIT(ADMUX, MUX4); CLR_BIT(ADMUX, MUX3); SET_BIT(ADMUX, MUX2); CLR_BIT(ADMUX, MUX1); SET_BIT(ADMUX, MUX0);
     dfe:	a7 e2       	ldi	r26, 0x27	; 39
     e00:	b0 e0       	ldi	r27, 0x00	; 0
     e02:	e7 e2       	ldi	r30, 0x27	; 39
     e04:	f0 e0       	ldi	r31, 0x00	; 0
     e06:	80 81       	ld	r24, Z
     e08:	8f 7e       	andi	r24, 0xEF	; 239
     e0a:	8c 93       	st	X, r24
     e0c:	a7 e2       	ldi	r26, 0x27	; 39
     e0e:	b0 e0       	ldi	r27, 0x00	; 0
     e10:	e7 e2       	ldi	r30, 0x27	; 39
     e12:	f0 e0       	ldi	r31, 0x00	; 0
     e14:	80 81       	ld	r24, Z
     e16:	87 7f       	andi	r24, 0xF7	; 247
     e18:	8c 93       	st	X, r24
     e1a:	a7 e2       	ldi	r26, 0x27	; 39
     e1c:	b0 e0       	ldi	r27, 0x00	; 0
     e1e:	e7 e2       	ldi	r30, 0x27	; 39
     e20:	f0 e0       	ldi	r31, 0x00	; 0
     e22:	80 81       	ld	r24, Z
     e24:	84 60       	ori	r24, 0x04	; 4
     e26:	8c 93       	st	X, r24
     e28:	a7 e2       	ldi	r26, 0x27	; 39
     e2a:	b0 e0       	ldi	r27, 0x00	; 0
     e2c:	e7 e2       	ldi	r30, 0x27	; 39
     e2e:	f0 e0       	ldi	r31, 0x00	; 0
     e30:	80 81       	ld	r24, Z
     e32:	8d 7f       	andi	r24, 0xFD	; 253
     e34:	8c 93       	st	X, r24
     e36:	a7 e2       	ldi	r26, 0x27	; 39
     e38:	b0 e0       	ldi	r27, 0x00	; 0
     e3a:	e7 e2       	ldi	r30, 0x27	; 39
     e3c:	f0 e0       	ldi	r31, 0x00	; 0
     e3e:	80 81       	ld	r24, Z
     e40:	81 60       	ori	r24, 0x01	; 1
     e42:	8c 93       	st	X, r24
     e44:	6b c0       	rjmp	.+214    	; 0xf1c <ADC_Init+0x3e6>
		break;

		//  MUX4 | MUX3 | MUX2 | MUX1 | MUX0 		0 | 0 | 1 | 1 | 0		Channel: ADC6
		case (CHANNEL_ADC6):
		CLR_BIT(ADMUX, MUX4); CLR_BIT(ADMUX, MUX3); SET_BIT(ADMUX, MUX2); SET_BIT(ADMUX, MUX1); CLR_BIT(ADMUX, MUX0);
     e46:	a7 e2       	ldi	r26, 0x27	; 39
     e48:	b0 e0       	ldi	r27, 0x00	; 0
     e4a:	e7 e2       	ldi	r30, 0x27	; 39
     e4c:	f0 e0       	ldi	r31, 0x00	; 0
     e4e:	80 81       	ld	r24, Z
     e50:	8f 7e       	andi	r24, 0xEF	; 239
     e52:	8c 93       	st	X, r24
     e54:	a7 e2       	ldi	r26, 0x27	; 39
     e56:	b0 e0       	ldi	r27, 0x00	; 0
     e58:	e7 e2       	ldi	r30, 0x27	; 39
     e5a:	f0 e0       	ldi	r31, 0x00	; 0
     e5c:	80 81       	ld	r24, Z
     e5e:	87 7f       	andi	r24, 0xF7	; 247
     e60:	8c 93       	st	X, r24
     e62:	a7 e2       	ldi	r26, 0x27	; 39
     e64:	b0 e0       	ldi	r27, 0x00	; 0
     e66:	e7 e2       	ldi	r30, 0x27	; 39
     e68:	f0 e0       	ldi	r31, 0x00	; 0
     e6a:	80 81       	ld	r24, Z
     e6c:	84 60       	ori	r24, 0x04	; 4
     e6e:	8c 93       	st	X, r24
     e70:	a7 e2       	ldi	r26, 0x27	; 39
     e72:	b0 e0       	ldi	r27, 0x00	; 0
     e74:	e7 e2       	ldi	r30, 0x27	; 39
     e76:	f0 e0       	ldi	r31, 0x00	; 0
     e78:	80 81       	ld	r24, Z
     e7a:	82 60       	ori	r24, 0x02	; 2
     e7c:	8c 93       	st	X, r24
     e7e:	a7 e2       	ldi	r26, 0x27	; 39
     e80:	b0 e0       	ldi	r27, 0x00	; 0
     e82:	e7 e2       	ldi	r30, 0x27	; 39
     e84:	f0 e0       	ldi	r31, 0x00	; 0
     e86:	80 81       	ld	r24, Z
     e88:	8e 7f       	andi	r24, 0xFE	; 254
     e8a:	8c 93       	st	X, r24
     e8c:	47 c0       	rjmp	.+142    	; 0xf1c <ADC_Init+0x3e6>
		break;

		//  MUX4 | MUX3 | MUX2 | MUX1 | MUX0 		0 | 0 | 1 | 1 | 1		Channel: ADC7
		case (CHANNEL_ADC7): // 00111
		CLR_BIT(ADMUX, MUX4); CLR_BIT(ADMUX, MUX3); SET_BIT(ADMUX, MUX2); SET_BIT(ADMUX, MUX1); SET_BIT(ADMUX, MUX0);
     e8e:	a7 e2       	ldi	r26, 0x27	; 39
     e90:	b0 e0       	ldi	r27, 0x00	; 0
     e92:	e7 e2       	ldi	r30, 0x27	; 39
     e94:	f0 e0       	ldi	r31, 0x00	; 0
     e96:	80 81       	ld	r24, Z
     e98:	8f 7e       	andi	r24, 0xEF	; 239
     e9a:	8c 93       	st	X, r24
     e9c:	a7 e2       	ldi	r26, 0x27	; 39
     e9e:	b0 e0       	ldi	r27, 0x00	; 0
     ea0:	e7 e2       	ldi	r30, 0x27	; 39
     ea2:	f0 e0       	ldi	r31, 0x00	; 0
     ea4:	80 81       	ld	r24, Z
     ea6:	87 7f       	andi	r24, 0xF7	; 247
     ea8:	8c 93       	st	X, r24
     eaa:	a7 e2       	ldi	r26, 0x27	; 39
     eac:	b0 e0       	ldi	r27, 0x00	; 0
     eae:	e7 e2       	ldi	r30, 0x27	; 39
     eb0:	f0 e0       	ldi	r31, 0x00	; 0
     eb2:	80 81       	ld	r24, Z
     eb4:	84 60       	ori	r24, 0x04	; 4
     eb6:	8c 93       	st	X, r24
     eb8:	a7 e2       	ldi	r26, 0x27	; 39
     eba:	b0 e0       	ldi	r27, 0x00	; 0
     ebc:	e7 e2       	ldi	r30, 0x27	; 39
     ebe:	f0 e0       	ldi	r31, 0x00	; 0
     ec0:	80 81       	ld	r24, Z
     ec2:	82 60       	ori	r24, 0x02	; 2
     ec4:	8c 93       	st	X, r24
     ec6:	a7 e2       	ldi	r26, 0x27	; 39
     ec8:	b0 e0       	ldi	r27, 0x00	; 0
     eca:	e7 e2       	ldi	r30, 0x27	; 39
     ecc:	f0 e0       	ldi	r31, 0x00	; 0
     ece:	80 81       	ld	r24, Z
     ed0:	81 60       	ori	r24, 0x01	; 1
     ed2:	8c 93       	st	X, r24
     ed4:	23 c0       	rjmp	.+70     	; 0xf1c <ADC_Init+0x3e6>


	// Differential (1st Signal - 2nd Signal) * Gain
		//  MUX4 | MUX3 | MUX2 | MUX1 | MUX0 		0 | 0 | 1 | 1 | 1		Channel: ADC7
		case (CHANNEL_ADC0_ADC0_10):
		CLR_BIT(ADMUX, MUX4); CLR_BIT(ADMUX, MUX3); SET_BIT(ADMUX, MUX2); SET_BIT(ADMUX, MUX1); SET_BIT(ADMUX, MUX0);
     ed6:	a7 e2       	ldi	r26, 0x27	; 39
     ed8:	b0 e0       	ldi	r27, 0x00	; 0
     eda:	e7 e2       	ldi	r30, 0x27	; 39
     edc:	f0 e0       	ldi	r31, 0x00	; 0
     ede:	80 81       	ld	r24, Z
     ee0:	8f 7e       	andi	r24, 0xEF	; 239
     ee2:	8c 93       	st	X, r24
     ee4:	a7 e2       	ldi	r26, 0x27	; 39
     ee6:	b0 e0       	ldi	r27, 0x00	; 0
     ee8:	e7 e2       	ldi	r30, 0x27	; 39
     eea:	f0 e0       	ldi	r31, 0x00	; 0
     eec:	80 81       	ld	r24, Z
     eee:	87 7f       	andi	r24, 0xF7	; 247
     ef0:	8c 93       	st	X, r24
     ef2:	a7 e2       	ldi	r26, 0x27	; 39
     ef4:	b0 e0       	ldi	r27, 0x00	; 0
     ef6:	e7 e2       	ldi	r30, 0x27	; 39
     ef8:	f0 e0       	ldi	r31, 0x00	; 0
     efa:	80 81       	ld	r24, Z
     efc:	84 60       	ori	r24, 0x04	; 4
     efe:	8c 93       	st	X, r24
     f00:	a7 e2       	ldi	r26, 0x27	; 39
     f02:	b0 e0       	ldi	r27, 0x00	; 0
     f04:	e7 e2       	ldi	r30, 0x27	; 39
     f06:	f0 e0       	ldi	r31, 0x00	; 0
     f08:	80 81       	ld	r24, Z
     f0a:	82 60       	ori	r24, 0x02	; 2
     f0c:	8c 93       	st	X, r24
     f0e:	a7 e2       	ldi	r26, 0x27	; 39
     f10:	b0 e0       	ldi	r27, 0x00	; 0
     f12:	e7 e2       	ldi	r30, 0x27	; 39
     f14:	f0 e0       	ldi	r31, 0x00	; 0
     f16:	80 81       	ld	r24, Z
     f18:	81 60       	ori	r24, 0x01	; 1
     f1a:	8c 93       	st	X, r24
		}



// Switching on PRESCALER (2, 4, 8, 16, 32, 64, 128)
	switch(Config.Prescaler)
     f1c:	8c 81       	ldd	r24, Y+4	; 0x04
     f1e:	28 2f       	mov	r18, r24
     f20:	30 e0       	ldi	r19, 0x00	; 0
     f22:	3e 83       	std	Y+6, r19	; 0x06
     f24:	2d 83       	std	Y+5, r18	; 0x05
     f26:	8d 81       	ldd	r24, Y+5	; 0x05
     f28:	9e 81       	ldd	r25, Y+6	; 0x06
     f2a:	83 30       	cpi	r24, 0x03	; 3
     f2c:	91 05       	cpc	r25, r1
     f2e:	09 f4       	brne	.+2      	; 0xf32 <ADC_Init+0x3fc>
     f30:	6a c0       	rjmp	.+212    	; 0x1006 <ADC_Init+0x4d0>
     f32:	2d 81       	ldd	r18, Y+5	; 0x05
     f34:	3e 81       	ldd	r19, Y+6	; 0x06
     f36:	24 30       	cpi	r18, 0x04	; 4
     f38:	31 05       	cpc	r19, r1
     f3a:	84 f4       	brge	.+32     	; 0xf5c <ADC_Init+0x426>
     f3c:	8d 81       	ldd	r24, Y+5	; 0x05
     f3e:	9e 81       	ldd	r25, Y+6	; 0x06
     f40:	81 30       	cpi	r24, 0x01	; 1
     f42:	91 05       	cpc	r25, r1
     f44:	a1 f1       	breq	.+104    	; 0xfae <ADC_Init+0x478>
     f46:	2d 81       	ldd	r18, Y+5	; 0x05
     f48:	3e 81       	ldd	r19, Y+6	; 0x06
     f4a:	22 30       	cpi	r18, 0x02	; 2
     f4c:	31 05       	cpc	r19, r1
     f4e:	0c f0       	brlt	.+2      	; 0xf52 <ADC_Init+0x41c>
     f50:	44 c0       	rjmp	.+136    	; 0xfda <ADC_Init+0x4a4>
     f52:	8d 81       	ldd	r24, Y+5	; 0x05
     f54:	9e 81       	ldd	r25, Y+6	; 0x06
     f56:	00 97       	sbiw	r24, 0x00	; 0
     f58:	a1 f0       	breq	.+40     	; 0xf82 <ADC_Init+0x44c>
     f5a:	ac c0       	rjmp	.+344    	; 0x10b4 <ADC_Init+0x57e>
     f5c:	2d 81       	ldd	r18, Y+5	; 0x05
     f5e:	3e 81       	ldd	r19, Y+6	; 0x06
     f60:	25 30       	cpi	r18, 0x05	; 5
     f62:	31 05       	cpc	r19, r1
     f64:	09 f4       	brne	.+2      	; 0xf68 <ADC_Init+0x432>
     f66:	7b c0       	rjmp	.+246    	; 0x105e <ADC_Init+0x528>
     f68:	8d 81       	ldd	r24, Y+5	; 0x05
     f6a:	9e 81       	ldd	r25, Y+6	; 0x06
     f6c:	85 30       	cpi	r24, 0x05	; 5
     f6e:	91 05       	cpc	r25, r1
     f70:	0c f4       	brge	.+2      	; 0xf74 <ADC_Init+0x43e>
     f72:	5f c0       	rjmp	.+190    	; 0x1032 <ADC_Init+0x4fc>
     f74:	2d 81       	ldd	r18, Y+5	; 0x05
     f76:	3e 81       	ldd	r19, Y+6	; 0x06
     f78:	26 30       	cpi	r18, 0x06	; 6
     f7a:	31 05       	cpc	r19, r1
     f7c:	09 f4       	brne	.+2      	; 0xf80 <ADC_Init+0x44a>
     f7e:	85 c0       	rjmp	.+266    	; 0x108a <ADC_Init+0x554>
     f80:	99 c0       	rjmp	.+306    	; 0x10b4 <ADC_Init+0x57e>
	{
	case (PRESCALER_2): // 000
	CLR_BIT(ADCSRA, ADPS2); CLR_BIT(ADCSRA, ADPS1); CLR_BIT(ADCSRA, ADPS0);
     f82:	a6 e2       	ldi	r26, 0x26	; 38
     f84:	b0 e0       	ldi	r27, 0x00	; 0
     f86:	e6 e2       	ldi	r30, 0x26	; 38
     f88:	f0 e0       	ldi	r31, 0x00	; 0
     f8a:	80 81       	ld	r24, Z
     f8c:	8b 7f       	andi	r24, 0xFB	; 251
     f8e:	8c 93       	st	X, r24
     f90:	a6 e2       	ldi	r26, 0x26	; 38
     f92:	b0 e0       	ldi	r27, 0x00	; 0
     f94:	e6 e2       	ldi	r30, 0x26	; 38
     f96:	f0 e0       	ldi	r31, 0x00	; 0
     f98:	80 81       	ld	r24, Z
     f9a:	8d 7f       	andi	r24, 0xFD	; 253
     f9c:	8c 93       	st	X, r24
     f9e:	a6 e2       	ldi	r26, 0x26	; 38
     fa0:	b0 e0       	ldi	r27, 0x00	; 0
     fa2:	e6 e2       	ldi	r30, 0x26	; 38
     fa4:	f0 e0       	ldi	r31, 0x00	; 0
     fa6:	80 81       	ld	r24, Z
     fa8:	8e 7f       	andi	r24, 0xFE	; 254
     faa:	8c 93       	st	X, r24
     fac:	83 c0       	rjmp	.+262    	; 0x10b4 <ADC_Init+0x57e>
	break;

	case (PRESCALER_4): // 010
	CLR_BIT(ADCSRA, ADPS2); SET_BIT(ADCSRA, ADPS1); CLR_BIT(ADCSRA, ADPS0);
     fae:	a6 e2       	ldi	r26, 0x26	; 38
     fb0:	b0 e0       	ldi	r27, 0x00	; 0
     fb2:	e6 e2       	ldi	r30, 0x26	; 38
     fb4:	f0 e0       	ldi	r31, 0x00	; 0
     fb6:	80 81       	ld	r24, Z
     fb8:	8b 7f       	andi	r24, 0xFB	; 251
     fba:	8c 93       	st	X, r24
     fbc:	a6 e2       	ldi	r26, 0x26	; 38
     fbe:	b0 e0       	ldi	r27, 0x00	; 0
     fc0:	e6 e2       	ldi	r30, 0x26	; 38
     fc2:	f0 e0       	ldi	r31, 0x00	; 0
     fc4:	80 81       	ld	r24, Z
     fc6:	82 60       	ori	r24, 0x02	; 2
     fc8:	8c 93       	st	X, r24
     fca:	a6 e2       	ldi	r26, 0x26	; 38
     fcc:	b0 e0       	ldi	r27, 0x00	; 0
     fce:	e6 e2       	ldi	r30, 0x26	; 38
     fd0:	f0 e0       	ldi	r31, 0x00	; 0
     fd2:	80 81       	ld	r24, Z
     fd4:	8e 7f       	andi	r24, 0xFE	; 254
     fd6:	8c 93       	st	X, r24
     fd8:	6d c0       	rjmp	.+218    	; 0x10b4 <ADC_Init+0x57e>
	break;

	case (PRESCALER_8): // 011
	CLR_BIT(ADCSRA, ADPS2); SET_BIT(ADCSRA, ADPS1); SET_BIT(ADCSRA, ADPS0);
     fda:	a6 e2       	ldi	r26, 0x26	; 38
     fdc:	b0 e0       	ldi	r27, 0x00	; 0
     fde:	e6 e2       	ldi	r30, 0x26	; 38
     fe0:	f0 e0       	ldi	r31, 0x00	; 0
     fe2:	80 81       	ld	r24, Z
     fe4:	8b 7f       	andi	r24, 0xFB	; 251
     fe6:	8c 93       	st	X, r24
     fe8:	a6 e2       	ldi	r26, 0x26	; 38
     fea:	b0 e0       	ldi	r27, 0x00	; 0
     fec:	e6 e2       	ldi	r30, 0x26	; 38
     fee:	f0 e0       	ldi	r31, 0x00	; 0
     ff0:	80 81       	ld	r24, Z
     ff2:	82 60       	ori	r24, 0x02	; 2
     ff4:	8c 93       	st	X, r24
     ff6:	a6 e2       	ldi	r26, 0x26	; 38
     ff8:	b0 e0       	ldi	r27, 0x00	; 0
     ffa:	e6 e2       	ldi	r30, 0x26	; 38
     ffc:	f0 e0       	ldi	r31, 0x00	; 0
     ffe:	80 81       	ld	r24, Z
    1000:	81 60       	ori	r24, 0x01	; 1
    1002:	8c 93       	st	X, r24
    1004:	57 c0       	rjmp	.+174    	; 0x10b4 <ADC_Init+0x57e>
	break;

	case (PRESCALER_16): // 100
	SET_BIT(ADCSRA, ADPS2); CLR_BIT(ADCSRA, ADPS1); CLR_BIT(ADCSRA, ADPS0);
    1006:	a6 e2       	ldi	r26, 0x26	; 38
    1008:	b0 e0       	ldi	r27, 0x00	; 0
    100a:	e6 e2       	ldi	r30, 0x26	; 38
    100c:	f0 e0       	ldi	r31, 0x00	; 0
    100e:	80 81       	ld	r24, Z
    1010:	84 60       	ori	r24, 0x04	; 4
    1012:	8c 93       	st	X, r24
    1014:	a6 e2       	ldi	r26, 0x26	; 38
    1016:	b0 e0       	ldi	r27, 0x00	; 0
    1018:	e6 e2       	ldi	r30, 0x26	; 38
    101a:	f0 e0       	ldi	r31, 0x00	; 0
    101c:	80 81       	ld	r24, Z
    101e:	8d 7f       	andi	r24, 0xFD	; 253
    1020:	8c 93       	st	X, r24
    1022:	a6 e2       	ldi	r26, 0x26	; 38
    1024:	b0 e0       	ldi	r27, 0x00	; 0
    1026:	e6 e2       	ldi	r30, 0x26	; 38
    1028:	f0 e0       	ldi	r31, 0x00	; 0
    102a:	80 81       	ld	r24, Z
    102c:	8e 7f       	andi	r24, 0xFE	; 254
    102e:	8c 93       	st	X, r24
    1030:	41 c0       	rjmp	.+130    	; 0x10b4 <ADC_Init+0x57e>
	break;

	case (PRESCALER_32): // 101
	SET_BIT(ADCSRA, ADPS2); CLR_BIT(ADCSRA, ADPS1); SET_BIT(ADCSRA, ADPS0);
    1032:	a6 e2       	ldi	r26, 0x26	; 38
    1034:	b0 e0       	ldi	r27, 0x00	; 0
    1036:	e6 e2       	ldi	r30, 0x26	; 38
    1038:	f0 e0       	ldi	r31, 0x00	; 0
    103a:	80 81       	ld	r24, Z
    103c:	84 60       	ori	r24, 0x04	; 4
    103e:	8c 93       	st	X, r24
    1040:	a6 e2       	ldi	r26, 0x26	; 38
    1042:	b0 e0       	ldi	r27, 0x00	; 0
    1044:	e6 e2       	ldi	r30, 0x26	; 38
    1046:	f0 e0       	ldi	r31, 0x00	; 0
    1048:	80 81       	ld	r24, Z
    104a:	8d 7f       	andi	r24, 0xFD	; 253
    104c:	8c 93       	st	X, r24
    104e:	a6 e2       	ldi	r26, 0x26	; 38
    1050:	b0 e0       	ldi	r27, 0x00	; 0
    1052:	e6 e2       	ldi	r30, 0x26	; 38
    1054:	f0 e0       	ldi	r31, 0x00	; 0
    1056:	80 81       	ld	r24, Z
    1058:	81 60       	ori	r24, 0x01	; 1
    105a:	8c 93       	st	X, r24
    105c:	2b c0       	rjmp	.+86     	; 0x10b4 <ADC_Init+0x57e>
	break;

	case (PRESCALER_64): // 110
	SET_BIT(ADCSRA, ADPS2); SET_BIT(ADCSRA, ADPS1); CLR_BIT(ADCSRA, ADPS0);
    105e:	a6 e2       	ldi	r26, 0x26	; 38
    1060:	b0 e0       	ldi	r27, 0x00	; 0
    1062:	e6 e2       	ldi	r30, 0x26	; 38
    1064:	f0 e0       	ldi	r31, 0x00	; 0
    1066:	80 81       	ld	r24, Z
    1068:	84 60       	ori	r24, 0x04	; 4
    106a:	8c 93       	st	X, r24
    106c:	a6 e2       	ldi	r26, 0x26	; 38
    106e:	b0 e0       	ldi	r27, 0x00	; 0
    1070:	e6 e2       	ldi	r30, 0x26	; 38
    1072:	f0 e0       	ldi	r31, 0x00	; 0
    1074:	80 81       	ld	r24, Z
    1076:	82 60       	ori	r24, 0x02	; 2
    1078:	8c 93       	st	X, r24
    107a:	a6 e2       	ldi	r26, 0x26	; 38
    107c:	b0 e0       	ldi	r27, 0x00	; 0
    107e:	e6 e2       	ldi	r30, 0x26	; 38
    1080:	f0 e0       	ldi	r31, 0x00	; 0
    1082:	80 81       	ld	r24, Z
    1084:	8e 7f       	andi	r24, 0xFE	; 254
    1086:	8c 93       	st	X, r24
    1088:	15 c0       	rjmp	.+42     	; 0x10b4 <ADC_Init+0x57e>
	break;

	case (PRESCALER_128): // 111
	SET_BIT(ADCSRA, ADPS2); SET_BIT(ADCSRA, ADPS1); SET_BIT(ADCSRA, ADPS0);
    108a:	a6 e2       	ldi	r26, 0x26	; 38
    108c:	b0 e0       	ldi	r27, 0x00	; 0
    108e:	e6 e2       	ldi	r30, 0x26	; 38
    1090:	f0 e0       	ldi	r31, 0x00	; 0
    1092:	80 81       	ld	r24, Z
    1094:	84 60       	ori	r24, 0x04	; 4
    1096:	8c 93       	st	X, r24
    1098:	a6 e2       	ldi	r26, 0x26	; 38
    109a:	b0 e0       	ldi	r27, 0x00	; 0
    109c:	e6 e2       	ldi	r30, 0x26	; 38
    109e:	f0 e0       	ldi	r31, 0x00	; 0
    10a0:	80 81       	ld	r24, Z
    10a2:	82 60       	ori	r24, 0x02	; 2
    10a4:	8c 93       	st	X, r24
    10a6:	a6 e2       	ldi	r26, 0x26	; 38
    10a8:	b0 e0       	ldi	r27, 0x00	; 0
    10aa:	e6 e2       	ldi	r30, 0x26	; 38
    10ac:	f0 e0       	ldi	r31, 0x00	; 0
    10ae:	80 81       	ld	r24, Z
    10b0:	81 60       	ori	r24, 0x01	; 1
    10b2:	8c 93       	st	X, r24
	break;
	}

// Enabling ADC to start, give power only not starting conversion
	SET_BIT(ADCSRA, ADEN);
    10b4:	a6 e2       	ldi	r26, 0x26	; 38
    10b6:	b0 e0       	ldi	r27, 0x00	; 0
    10b8:	e6 e2       	ldi	r30, 0x26	; 38
    10ba:	f0 e0       	ldi	r31, 0x00	; 0
    10bc:	80 81       	ld	r24, Z
    10be:	80 68       	ori	r24, 0x80	; 128
    10c0:	8c 93       	st	X, r24
}
    10c2:	2c 96       	adiw	r28, 0x0c	; 12
    10c4:	0f b6       	in	r0, 0x3f	; 63
    10c6:	f8 94       	cli
    10c8:	de bf       	out	0x3e, r29	; 62
    10ca:	0f be       	out	0x3f, r0	; 63
    10cc:	cd bf       	out	0x3d, r28	; 61
    10ce:	cf 91       	pop	r28
    10d0:	df 91       	pop	r29
    10d2:	08 95       	ret

000010d4 <ADC_GetData>:


// Want to return all the resolution 10 bits, so need u16

u16 ADC_GetData(void)
{
    10d4:	df 93       	push	r29
    10d6:	cf 93       	push	r28
    10d8:	00 d0       	rcall	.+0      	; 0x10da <ADC_GetData+0x6>
    10da:	cd b7       	in	r28, 0x3d	; 61
    10dc:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(ADCSRA, ADSC); // Start Conversion
    10de:	a6 e2       	ldi	r26, 0x26	; 38
    10e0:	b0 e0       	ldi	r27, 0x00	; 0
    10e2:	e6 e2       	ldi	r30, 0x26	; 38
    10e4:	f0 e0       	ldi	r31, 0x00	; 0
    10e6:	80 81       	ld	r24, Z
    10e8:	80 64       	ori	r24, 0x40	; 64
    10ea:	8c 93       	st	X, r24

	while(ADCIF == 0); // wait here as the ADC interrupt flag is not 1. If 1, it ADC finished conversion
    10ec:	e6 e2       	ldi	r30, 0x26	; 38
    10ee:	f0 e0       	ldi	r31, 0x00	; 0
    10f0:	80 81       	ld	r24, Z
    10f2:	82 95       	swap	r24
    10f4:	8f 70       	andi	r24, 0x0F	; 15
    10f6:	88 2f       	mov	r24, r24
    10f8:	90 e0       	ldi	r25, 0x00	; 0
    10fa:	81 70       	andi	r24, 0x01	; 1
    10fc:	90 70       	andi	r25, 0x00	; 0
    10fe:	00 97       	sbiw	r24, 0x00	; 0
    1100:	a9 f3       	breq	.-22     	; 0x10ec <ADC_GetData+0x18>

	u16 data = 0; // used to store the data got from ADC after Conversion
    1102:	1a 82       	std	Y+2, r1	; 0x02
    1104:	19 82       	std	Y+1, r1	; 0x01
	data = ADCL; // 0000 0000 [ADCL (2) 00 0000]
    1106:	e4 e2       	ldi	r30, 0x24	; 36
    1108:	f0 e0       	ldi	r31, 0x00	; 0
    110a:	80 81       	ld	r24, Z
    110c:	88 2f       	mov	r24, r24
    110e:	90 e0       	ldi	r25, 0x00	; 0
    1110:	9a 83       	std	Y+2, r25	; 0x02
    1112:	89 83       	std	Y+1, r24	; 0x01
	data = data | (ADCH << 8); // [ADCH (8)] | [ADCL (2) 00 0000]
    1114:	e5 e2       	ldi	r30, 0x25	; 37
    1116:	f0 e0       	ldi	r31, 0x00	; 0
    1118:	80 81       	ld	r24, Z
    111a:	88 2f       	mov	r24, r24
    111c:	90 e0       	ldi	r25, 0x00	; 0
    111e:	98 2f       	mov	r25, r24
    1120:	88 27       	eor	r24, r24
    1122:	9c 01       	movw	r18, r24
    1124:	89 81       	ldd	r24, Y+1	; 0x01
    1126:	9a 81       	ldd	r25, Y+2	; 0x02
    1128:	82 2b       	or	r24, r18
    112a:	93 2b       	or	r25, r19
    112c:	9a 83       	std	Y+2, r25	; 0x02
    112e:	89 83       	std	Y+1, r24	; 0x01

	SET_BIT(ADCSRA, ADIF); // Clear Interrupt Flag by writing 1
    1130:	a6 e2       	ldi	r26, 0x26	; 38
    1132:	b0 e0       	ldi	r27, 0x00	; 0
    1134:	e6 e2       	ldi	r30, 0x26	; 38
    1136:	f0 e0       	ldi	r31, 0x00	; 0
    1138:	80 81       	ld	r24, Z
    113a:	80 61       	ori	r24, 0x10	; 16
    113c:	8c 93       	st	X, r24

	return data; // return the data after conversion
    113e:	89 81       	ldd	r24, Y+1	; 0x01
    1140:	9a 81       	ldd	r25, Y+2	; 0x02
}
    1142:	0f 90       	pop	r0
    1144:	0f 90       	pop	r0
    1146:	cf 91       	pop	r28
    1148:	df 91       	pop	r29
    114a:	08 95       	ret

0000114c <SetPinDirection>:
*/
#include"DDIO.h" // This header file includes the appropriate IO definitions for the device that has been specified by the -MCU= compiler command-line switch.

// Function (1):  to set the pin number (0 to 31) direction as Input(floating)/Output/Input(pull up)
void SetPinDirection(u8 PinNumber, u8 PinDirection)
{
    114c:	df 93       	push	r29
    114e:	cf 93       	push	r28
    1150:	00 d0       	rcall	.+0      	; 0x1152 <SetPinDirection+0x6>
    1152:	0f 92       	push	r0
    1154:	cd b7       	in	r28, 0x3d	; 61
    1156:	de b7       	in	r29, 0x3e	; 62
    1158:	8a 83       	std	Y+2, r24	; 0x02
    115a:	6b 83       	std	Y+3, r22	; 0x03
	u8 PortLetter = PinNumber/NUM; // to get the Port letter (0 for A, 1 for B, 2 for C, 3 for D)
    115c:	8a 81       	ldd	r24, Y+2	; 0x02
    115e:	86 95       	lsr	r24
    1160:	86 95       	lsr	r24
    1162:	86 95       	lsr	r24
    1164:	89 83       	std	Y+1, r24	; 0x01
	// PinNumber%NUM gives the number of the pin in the port from 0 to 7

	// 0 for port A
		if (PortLetter == PortA_Letter)
    1166:	89 81       	ldd	r24, Y+1	; 0x01
    1168:	88 23       	and	r24, r24
    116a:	09 f0       	breq	.+2      	; 0x116e <SetPinDirection+0x22>
    116c:	66 c0       	rjmp	.+204    	; 0x123a <SetPinDirection+0xee>
		{
			//DDRA
			if (PinDirection == INPUT) // Input (floating)
    116e:	8b 81       	ldd	r24, Y+3	; 0x03
    1170:	88 23       	and	r24, r24
    1172:	c1 f4       	brne	.+48     	; 0x11a4 <SetPinDirection+0x58>
			{
				CLR_BIT(DDRA, PinNumber%NUM);
    1174:	aa e3       	ldi	r26, 0x3A	; 58
    1176:	b0 e0       	ldi	r27, 0x00	; 0
    1178:	ea e3       	ldi	r30, 0x3A	; 58
    117a:	f0 e0       	ldi	r31, 0x00	; 0
    117c:	80 81       	ld	r24, Z
    117e:	48 2f       	mov	r20, r24
    1180:	8a 81       	ldd	r24, Y+2	; 0x02
    1182:	88 2f       	mov	r24, r24
    1184:	90 e0       	ldi	r25, 0x00	; 0
    1186:	9c 01       	movw	r18, r24
    1188:	27 70       	andi	r18, 0x07	; 7
    118a:	30 70       	andi	r19, 0x00	; 0
    118c:	81 e0       	ldi	r24, 0x01	; 1
    118e:	90 e0       	ldi	r25, 0x00	; 0
    1190:	02 2e       	mov	r0, r18
    1192:	02 c0       	rjmp	.+4      	; 0x1198 <SetPinDirection+0x4c>
    1194:	88 0f       	add	r24, r24
    1196:	99 1f       	adc	r25, r25
    1198:	0a 94       	dec	r0
    119a:	e2 f7       	brpl	.-8      	; 0x1194 <SetPinDirection+0x48>
    119c:	80 95       	com	r24
    119e:	84 23       	and	r24, r20
    11a0:	8c 93       	st	X, r24
    11a2:	87 c1       	rjmp	.+782    	; 0x14b2 <SetPinDirection+0x366>
			}
			else if (PinDirection == OUTPUT) // Output
    11a4:	8b 81       	ldd	r24, Y+3	; 0x03
    11a6:	81 30       	cpi	r24, 0x01	; 1
    11a8:	b9 f4       	brne	.+46     	; 0x11d8 <SetPinDirection+0x8c>
			{
				SET_BIT(DDRA, PinNumber%NUM);
    11aa:	aa e3       	ldi	r26, 0x3A	; 58
    11ac:	b0 e0       	ldi	r27, 0x00	; 0
    11ae:	ea e3       	ldi	r30, 0x3A	; 58
    11b0:	f0 e0       	ldi	r31, 0x00	; 0
    11b2:	80 81       	ld	r24, Z
    11b4:	48 2f       	mov	r20, r24
    11b6:	8a 81       	ldd	r24, Y+2	; 0x02
    11b8:	88 2f       	mov	r24, r24
    11ba:	90 e0       	ldi	r25, 0x00	; 0
    11bc:	9c 01       	movw	r18, r24
    11be:	27 70       	andi	r18, 0x07	; 7
    11c0:	30 70       	andi	r19, 0x00	; 0
    11c2:	81 e0       	ldi	r24, 0x01	; 1
    11c4:	90 e0       	ldi	r25, 0x00	; 0
    11c6:	02 2e       	mov	r0, r18
    11c8:	02 c0       	rjmp	.+4      	; 0x11ce <SetPinDirection+0x82>
    11ca:	88 0f       	add	r24, r24
    11cc:	99 1f       	adc	r25, r25
    11ce:	0a 94       	dec	r0
    11d0:	e2 f7       	brpl	.-8      	; 0x11ca <SetPinDirection+0x7e>
    11d2:	84 2b       	or	r24, r20
    11d4:	8c 93       	st	X, r24
    11d6:	6d c1       	rjmp	.+730    	; 0x14b2 <SetPinDirection+0x366>
			}
			else if (PinDirection == INPUT_PU)
    11d8:	8b 81       	ldd	r24, Y+3	; 0x03
    11da:	82 30       	cpi	r24, 0x02	; 2
    11dc:	09 f0       	breq	.+2      	; 0x11e0 <SetPinDirection+0x94>
    11de:	69 c1       	rjmp	.+722    	; 0x14b2 <SetPinDirection+0x366>
			{
				CLR_BIT(DDRA, PinNumber%NUM); // define as input
    11e0:	aa e3       	ldi	r26, 0x3A	; 58
    11e2:	b0 e0       	ldi	r27, 0x00	; 0
    11e4:	ea e3       	ldi	r30, 0x3A	; 58
    11e6:	f0 e0       	ldi	r31, 0x00	; 0
    11e8:	80 81       	ld	r24, Z
    11ea:	48 2f       	mov	r20, r24
    11ec:	8a 81       	ldd	r24, Y+2	; 0x02
    11ee:	88 2f       	mov	r24, r24
    11f0:	90 e0       	ldi	r25, 0x00	; 0
    11f2:	9c 01       	movw	r18, r24
    11f4:	27 70       	andi	r18, 0x07	; 7
    11f6:	30 70       	andi	r19, 0x00	; 0
    11f8:	81 e0       	ldi	r24, 0x01	; 1
    11fa:	90 e0       	ldi	r25, 0x00	; 0
    11fc:	02 c0       	rjmp	.+4      	; 0x1202 <SetPinDirection+0xb6>
    11fe:	88 0f       	add	r24, r24
    1200:	99 1f       	adc	r25, r25
    1202:	2a 95       	dec	r18
    1204:	e2 f7       	brpl	.-8      	; 0x11fe <SetPinDirection+0xb2>
    1206:	80 95       	com	r24
    1208:	84 23       	and	r24, r20
    120a:	8c 93       	st	X, r24
				SET_BIT(PORTA, PinNumber%NUM); // write high to be Input (pull up)
    120c:	ab e3       	ldi	r26, 0x3B	; 59
    120e:	b0 e0       	ldi	r27, 0x00	; 0
    1210:	eb e3       	ldi	r30, 0x3B	; 59
    1212:	f0 e0       	ldi	r31, 0x00	; 0
    1214:	80 81       	ld	r24, Z
    1216:	48 2f       	mov	r20, r24
    1218:	8a 81       	ldd	r24, Y+2	; 0x02
    121a:	88 2f       	mov	r24, r24
    121c:	90 e0       	ldi	r25, 0x00	; 0
    121e:	9c 01       	movw	r18, r24
    1220:	27 70       	andi	r18, 0x07	; 7
    1222:	30 70       	andi	r19, 0x00	; 0
    1224:	81 e0       	ldi	r24, 0x01	; 1
    1226:	90 e0       	ldi	r25, 0x00	; 0
    1228:	02 2e       	mov	r0, r18
    122a:	02 c0       	rjmp	.+4      	; 0x1230 <SetPinDirection+0xe4>
    122c:	88 0f       	add	r24, r24
    122e:	99 1f       	adc	r25, r25
    1230:	0a 94       	dec	r0
    1232:	e2 f7       	brpl	.-8      	; 0x122c <SetPinDirection+0xe0>
    1234:	84 2b       	or	r24, r20
    1236:	8c 93       	st	X, r24
    1238:	3c c1       	rjmp	.+632    	; 0x14b2 <SetPinDirection+0x366>
			}
		}

	// 1 for port B
		else if (PortLetter == PortB_Letter)
    123a:	89 81       	ldd	r24, Y+1	; 0x01
    123c:	81 30       	cpi	r24, 0x01	; 1
    123e:	09 f0       	breq	.+2      	; 0x1242 <SetPinDirection+0xf6>
    1240:	66 c0       	rjmp	.+204    	; 0x130e <SetPinDirection+0x1c2>
		{
			//DDRB
			if (PinDirection == INPUT) // Input (floating)
    1242:	8b 81       	ldd	r24, Y+3	; 0x03
    1244:	88 23       	and	r24, r24
    1246:	c1 f4       	brne	.+48     	; 0x1278 <SetPinDirection+0x12c>
			{
				CLR_BIT(DDRB, PinNumber%NUM);
    1248:	a7 e3       	ldi	r26, 0x37	; 55
    124a:	b0 e0       	ldi	r27, 0x00	; 0
    124c:	e7 e3       	ldi	r30, 0x37	; 55
    124e:	f0 e0       	ldi	r31, 0x00	; 0
    1250:	80 81       	ld	r24, Z
    1252:	48 2f       	mov	r20, r24
    1254:	8a 81       	ldd	r24, Y+2	; 0x02
    1256:	88 2f       	mov	r24, r24
    1258:	90 e0       	ldi	r25, 0x00	; 0
    125a:	9c 01       	movw	r18, r24
    125c:	27 70       	andi	r18, 0x07	; 7
    125e:	30 70       	andi	r19, 0x00	; 0
    1260:	81 e0       	ldi	r24, 0x01	; 1
    1262:	90 e0       	ldi	r25, 0x00	; 0
    1264:	02 2e       	mov	r0, r18
    1266:	02 c0       	rjmp	.+4      	; 0x126c <SetPinDirection+0x120>
    1268:	88 0f       	add	r24, r24
    126a:	99 1f       	adc	r25, r25
    126c:	0a 94       	dec	r0
    126e:	e2 f7       	brpl	.-8      	; 0x1268 <SetPinDirection+0x11c>
    1270:	80 95       	com	r24
    1272:	84 23       	and	r24, r20
    1274:	8c 93       	st	X, r24
    1276:	1d c1       	rjmp	.+570    	; 0x14b2 <SetPinDirection+0x366>
			}
			else if (PinDirection == OUTPUT) // Output
    1278:	8b 81       	ldd	r24, Y+3	; 0x03
    127a:	81 30       	cpi	r24, 0x01	; 1
    127c:	b9 f4       	brne	.+46     	; 0x12ac <SetPinDirection+0x160>
			{
				SET_BIT(DDRB, PinNumber%NUM);
    127e:	a7 e3       	ldi	r26, 0x37	; 55
    1280:	b0 e0       	ldi	r27, 0x00	; 0
    1282:	e7 e3       	ldi	r30, 0x37	; 55
    1284:	f0 e0       	ldi	r31, 0x00	; 0
    1286:	80 81       	ld	r24, Z
    1288:	48 2f       	mov	r20, r24
    128a:	8a 81       	ldd	r24, Y+2	; 0x02
    128c:	88 2f       	mov	r24, r24
    128e:	90 e0       	ldi	r25, 0x00	; 0
    1290:	9c 01       	movw	r18, r24
    1292:	27 70       	andi	r18, 0x07	; 7
    1294:	30 70       	andi	r19, 0x00	; 0
    1296:	81 e0       	ldi	r24, 0x01	; 1
    1298:	90 e0       	ldi	r25, 0x00	; 0
    129a:	02 2e       	mov	r0, r18
    129c:	02 c0       	rjmp	.+4      	; 0x12a2 <SetPinDirection+0x156>
    129e:	88 0f       	add	r24, r24
    12a0:	99 1f       	adc	r25, r25
    12a2:	0a 94       	dec	r0
    12a4:	e2 f7       	brpl	.-8      	; 0x129e <SetPinDirection+0x152>
    12a6:	84 2b       	or	r24, r20
    12a8:	8c 93       	st	X, r24
    12aa:	03 c1       	rjmp	.+518    	; 0x14b2 <SetPinDirection+0x366>
			}
			else if (PinDirection == INPUT_PU)
    12ac:	8b 81       	ldd	r24, Y+3	; 0x03
    12ae:	82 30       	cpi	r24, 0x02	; 2
    12b0:	09 f0       	breq	.+2      	; 0x12b4 <SetPinDirection+0x168>
    12b2:	ff c0       	rjmp	.+510    	; 0x14b2 <SetPinDirection+0x366>
			{
				CLR_BIT(DDRB, PinNumber%NUM); // define as input
    12b4:	a7 e3       	ldi	r26, 0x37	; 55
    12b6:	b0 e0       	ldi	r27, 0x00	; 0
    12b8:	e7 e3       	ldi	r30, 0x37	; 55
    12ba:	f0 e0       	ldi	r31, 0x00	; 0
    12bc:	80 81       	ld	r24, Z
    12be:	48 2f       	mov	r20, r24
    12c0:	8a 81       	ldd	r24, Y+2	; 0x02
    12c2:	88 2f       	mov	r24, r24
    12c4:	90 e0       	ldi	r25, 0x00	; 0
    12c6:	9c 01       	movw	r18, r24
    12c8:	27 70       	andi	r18, 0x07	; 7
    12ca:	30 70       	andi	r19, 0x00	; 0
    12cc:	81 e0       	ldi	r24, 0x01	; 1
    12ce:	90 e0       	ldi	r25, 0x00	; 0
    12d0:	02 c0       	rjmp	.+4      	; 0x12d6 <SetPinDirection+0x18a>
    12d2:	88 0f       	add	r24, r24
    12d4:	99 1f       	adc	r25, r25
    12d6:	2a 95       	dec	r18
    12d8:	e2 f7       	brpl	.-8      	; 0x12d2 <SetPinDirection+0x186>
    12da:	80 95       	com	r24
    12dc:	84 23       	and	r24, r20
    12de:	8c 93       	st	X, r24
				SET_BIT(PORTB, PinNumber%NUM); // write high to be Input (pull up)
    12e0:	a8 e3       	ldi	r26, 0x38	; 56
    12e2:	b0 e0       	ldi	r27, 0x00	; 0
    12e4:	e8 e3       	ldi	r30, 0x38	; 56
    12e6:	f0 e0       	ldi	r31, 0x00	; 0
    12e8:	80 81       	ld	r24, Z
    12ea:	48 2f       	mov	r20, r24
    12ec:	8a 81       	ldd	r24, Y+2	; 0x02
    12ee:	88 2f       	mov	r24, r24
    12f0:	90 e0       	ldi	r25, 0x00	; 0
    12f2:	9c 01       	movw	r18, r24
    12f4:	27 70       	andi	r18, 0x07	; 7
    12f6:	30 70       	andi	r19, 0x00	; 0
    12f8:	81 e0       	ldi	r24, 0x01	; 1
    12fa:	90 e0       	ldi	r25, 0x00	; 0
    12fc:	02 2e       	mov	r0, r18
    12fe:	02 c0       	rjmp	.+4      	; 0x1304 <SetPinDirection+0x1b8>
    1300:	88 0f       	add	r24, r24
    1302:	99 1f       	adc	r25, r25
    1304:	0a 94       	dec	r0
    1306:	e2 f7       	brpl	.-8      	; 0x1300 <SetPinDirection+0x1b4>
    1308:	84 2b       	or	r24, r20
    130a:	8c 93       	st	X, r24
    130c:	d2 c0       	rjmp	.+420    	; 0x14b2 <SetPinDirection+0x366>
			}
		}

	// 2 for port C
		else if (PortLetter == PortC_Letter)
    130e:	89 81       	ldd	r24, Y+1	; 0x01
    1310:	82 30       	cpi	r24, 0x02	; 2
    1312:	09 f0       	breq	.+2      	; 0x1316 <SetPinDirection+0x1ca>
    1314:	66 c0       	rjmp	.+204    	; 0x13e2 <SetPinDirection+0x296>
		{
			//DDRC
			if (PinDirection == INPUT) // Input (floating)
    1316:	8b 81       	ldd	r24, Y+3	; 0x03
    1318:	88 23       	and	r24, r24
    131a:	c1 f4       	brne	.+48     	; 0x134c <SetPinDirection+0x200>
			{
				CLR_BIT(DDRC, PinNumber%NUM);
    131c:	a4 e3       	ldi	r26, 0x34	; 52
    131e:	b0 e0       	ldi	r27, 0x00	; 0
    1320:	e4 e3       	ldi	r30, 0x34	; 52
    1322:	f0 e0       	ldi	r31, 0x00	; 0
    1324:	80 81       	ld	r24, Z
    1326:	48 2f       	mov	r20, r24
    1328:	8a 81       	ldd	r24, Y+2	; 0x02
    132a:	88 2f       	mov	r24, r24
    132c:	90 e0       	ldi	r25, 0x00	; 0
    132e:	9c 01       	movw	r18, r24
    1330:	27 70       	andi	r18, 0x07	; 7
    1332:	30 70       	andi	r19, 0x00	; 0
    1334:	81 e0       	ldi	r24, 0x01	; 1
    1336:	90 e0       	ldi	r25, 0x00	; 0
    1338:	02 2e       	mov	r0, r18
    133a:	02 c0       	rjmp	.+4      	; 0x1340 <SetPinDirection+0x1f4>
    133c:	88 0f       	add	r24, r24
    133e:	99 1f       	adc	r25, r25
    1340:	0a 94       	dec	r0
    1342:	e2 f7       	brpl	.-8      	; 0x133c <SetPinDirection+0x1f0>
    1344:	80 95       	com	r24
    1346:	84 23       	and	r24, r20
    1348:	8c 93       	st	X, r24
    134a:	b3 c0       	rjmp	.+358    	; 0x14b2 <SetPinDirection+0x366>
			}
			else if (PinDirection == OUTPUT) // Output
    134c:	8b 81       	ldd	r24, Y+3	; 0x03
    134e:	81 30       	cpi	r24, 0x01	; 1
    1350:	b9 f4       	brne	.+46     	; 0x1380 <SetPinDirection+0x234>
			{
				SET_BIT(DDRC, PinNumber%NUM);
    1352:	a4 e3       	ldi	r26, 0x34	; 52
    1354:	b0 e0       	ldi	r27, 0x00	; 0
    1356:	e4 e3       	ldi	r30, 0x34	; 52
    1358:	f0 e0       	ldi	r31, 0x00	; 0
    135a:	80 81       	ld	r24, Z
    135c:	48 2f       	mov	r20, r24
    135e:	8a 81       	ldd	r24, Y+2	; 0x02
    1360:	88 2f       	mov	r24, r24
    1362:	90 e0       	ldi	r25, 0x00	; 0
    1364:	9c 01       	movw	r18, r24
    1366:	27 70       	andi	r18, 0x07	; 7
    1368:	30 70       	andi	r19, 0x00	; 0
    136a:	81 e0       	ldi	r24, 0x01	; 1
    136c:	90 e0       	ldi	r25, 0x00	; 0
    136e:	02 2e       	mov	r0, r18
    1370:	02 c0       	rjmp	.+4      	; 0x1376 <SetPinDirection+0x22a>
    1372:	88 0f       	add	r24, r24
    1374:	99 1f       	adc	r25, r25
    1376:	0a 94       	dec	r0
    1378:	e2 f7       	brpl	.-8      	; 0x1372 <SetPinDirection+0x226>
    137a:	84 2b       	or	r24, r20
    137c:	8c 93       	st	X, r24
    137e:	99 c0       	rjmp	.+306    	; 0x14b2 <SetPinDirection+0x366>
			}
			else if (PinDirection == INPUT_PU)
    1380:	8b 81       	ldd	r24, Y+3	; 0x03
    1382:	82 30       	cpi	r24, 0x02	; 2
    1384:	09 f0       	breq	.+2      	; 0x1388 <SetPinDirection+0x23c>
    1386:	95 c0       	rjmp	.+298    	; 0x14b2 <SetPinDirection+0x366>
			{
				CLR_BIT(DDRC, PinNumber%NUM); // define as input
    1388:	a4 e3       	ldi	r26, 0x34	; 52
    138a:	b0 e0       	ldi	r27, 0x00	; 0
    138c:	e4 e3       	ldi	r30, 0x34	; 52
    138e:	f0 e0       	ldi	r31, 0x00	; 0
    1390:	80 81       	ld	r24, Z
    1392:	48 2f       	mov	r20, r24
    1394:	8a 81       	ldd	r24, Y+2	; 0x02
    1396:	88 2f       	mov	r24, r24
    1398:	90 e0       	ldi	r25, 0x00	; 0
    139a:	9c 01       	movw	r18, r24
    139c:	27 70       	andi	r18, 0x07	; 7
    139e:	30 70       	andi	r19, 0x00	; 0
    13a0:	81 e0       	ldi	r24, 0x01	; 1
    13a2:	90 e0       	ldi	r25, 0x00	; 0
    13a4:	02 c0       	rjmp	.+4      	; 0x13aa <SetPinDirection+0x25e>
    13a6:	88 0f       	add	r24, r24
    13a8:	99 1f       	adc	r25, r25
    13aa:	2a 95       	dec	r18
    13ac:	e2 f7       	brpl	.-8      	; 0x13a6 <SetPinDirection+0x25a>
    13ae:	80 95       	com	r24
    13b0:	84 23       	and	r24, r20
    13b2:	8c 93       	st	X, r24
				SET_BIT(PORTC, PinNumber%NUM); // write high to be Input (pull up)
    13b4:	a5 e3       	ldi	r26, 0x35	; 53
    13b6:	b0 e0       	ldi	r27, 0x00	; 0
    13b8:	e5 e3       	ldi	r30, 0x35	; 53
    13ba:	f0 e0       	ldi	r31, 0x00	; 0
    13bc:	80 81       	ld	r24, Z
    13be:	48 2f       	mov	r20, r24
    13c0:	8a 81       	ldd	r24, Y+2	; 0x02
    13c2:	88 2f       	mov	r24, r24
    13c4:	90 e0       	ldi	r25, 0x00	; 0
    13c6:	9c 01       	movw	r18, r24
    13c8:	27 70       	andi	r18, 0x07	; 7
    13ca:	30 70       	andi	r19, 0x00	; 0
    13cc:	81 e0       	ldi	r24, 0x01	; 1
    13ce:	90 e0       	ldi	r25, 0x00	; 0
    13d0:	02 2e       	mov	r0, r18
    13d2:	02 c0       	rjmp	.+4      	; 0x13d8 <SetPinDirection+0x28c>
    13d4:	88 0f       	add	r24, r24
    13d6:	99 1f       	adc	r25, r25
    13d8:	0a 94       	dec	r0
    13da:	e2 f7       	brpl	.-8      	; 0x13d4 <SetPinDirection+0x288>
    13dc:	84 2b       	or	r24, r20
    13de:	8c 93       	st	X, r24
    13e0:	68 c0       	rjmp	.+208    	; 0x14b2 <SetPinDirection+0x366>
			}
		}

	// 3 for port D
		else if (PortLetter == PortD_Letter)
    13e2:	89 81       	ldd	r24, Y+1	; 0x01
    13e4:	83 30       	cpi	r24, 0x03	; 3
    13e6:	09 f0       	breq	.+2      	; 0x13ea <SetPinDirection+0x29e>
    13e8:	64 c0       	rjmp	.+200    	; 0x14b2 <SetPinDirection+0x366>
		{
			//DDRA
			if (PinDirection == INPUT) // Input (floating)
    13ea:	8b 81       	ldd	r24, Y+3	; 0x03
    13ec:	88 23       	and	r24, r24
    13ee:	c1 f4       	brne	.+48     	; 0x1420 <SetPinDirection+0x2d4>
			{
				CLR_BIT(DDRD, PinNumber%NUM);
    13f0:	a1 e3       	ldi	r26, 0x31	; 49
    13f2:	b0 e0       	ldi	r27, 0x00	; 0
    13f4:	e1 e3       	ldi	r30, 0x31	; 49
    13f6:	f0 e0       	ldi	r31, 0x00	; 0
    13f8:	80 81       	ld	r24, Z
    13fa:	48 2f       	mov	r20, r24
    13fc:	8a 81       	ldd	r24, Y+2	; 0x02
    13fe:	88 2f       	mov	r24, r24
    1400:	90 e0       	ldi	r25, 0x00	; 0
    1402:	9c 01       	movw	r18, r24
    1404:	27 70       	andi	r18, 0x07	; 7
    1406:	30 70       	andi	r19, 0x00	; 0
    1408:	81 e0       	ldi	r24, 0x01	; 1
    140a:	90 e0       	ldi	r25, 0x00	; 0
    140c:	02 2e       	mov	r0, r18
    140e:	02 c0       	rjmp	.+4      	; 0x1414 <SetPinDirection+0x2c8>
    1410:	88 0f       	add	r24, r24
    1412:	99 1f       	adc	r25, r25
    1414:	0a 94       	dec	r0
    1416:	e2 f7       	brpl	.-8      	; 0x1410 <SetPinDirection+0x2c4>
    1418:	80 95       	com	r24
    141a:	84 23       	and	r24, r20
    141c:	8c 93       	st	X, r24
    141e:	49 c0       	rjmp	.+146    	; 0x14b2 <SetPinDirection+0x366>
			}
			else if (PinDirection == OUTPUT) // Output
    1420:	8b 81       	ldd	r24, Y+3	; 0x03
    1422:	81 30       	cpi	r24, 0x01	; 1
    1424:	b9 f4       	brne	.+46     	; 0x1454 <SetPinDirection+0x308>
			{
				SET_BIT(DDRD, PinNumber%NUM);
    1426:	a1 e3       	ldi	r26, 0x31	; 49
    1428:	b0 e0       	ldi	r27, 0x00	; 0
    142a:	e1 e3       	ldi	r30, 0x31	; 49
    142c:	f0 e0       	ldi	r31, 0x00	; 0
    142e:	80 81       	ld	r24, Z
    1430:	48 2f       	mov	r20, r24
    1432:	8a 81       	ldd	r24, Y+2	; 0x02
    1434:	88 2f       	mov	r24, r24
    1436:	90 e0       	ldi	r25, 0x00	; 0
    1438:	9c 01       	movw	r18, r24
    143a:	27 70       	andi	r18, 0x07	; 7
    143c:	30 70       	andi	r19, 0x00	; 0
    143e:	81 e0       	ldi	r24, 0x01	; 1
    1440:	90 e0       	ldi	r25, 0x00	; 0
    1442:	02 2e       	mov	r0, r18
    1444:	02 c0       	rjmp	.+4      	; 0x144a <SetPinDirection+0x2fe>
    1446:	88 0f       	add	r24, r24
    1448:	99 1f       	adc	r25, r25
    144a:	0a 94       	dec	r0
    144c:	e2 f7       	brpl	.-8      	; 0x1446 <SetPinDirection+0x2fa>
    144e:	84 2b       	or	r24, r20
    1450:	8c 93       	st	X, r24
    1452:	2f c0       	rjmp	.+94     	; 0x14b2 <SetPinDirection+0x366>
			}
			else if (PinDirection == INPUT_PU)
    1454:	8b 81       	ldd	r24, Y+3	; 0x03
    1456:	82 30       	cpi	r24, 0x02	; 2
    1458:	61 f5       	brne	.+88     	; 0x14b2 <SetPinDirection+0x366>
			{
				CLR_BIT(DDRD, PinNumber%NUM); // define as input
    145a:	a1 e3       	ldi	r26, 0x31	; 49
    145c:	b0 e0       	ldi	r27, 0x00	; 0
    145e:	e1 e3       	ldi	r30, 0x31	; 49
    1460:	f0 e0       	ldi	r31, 0x00	; 0
    1462:	80 81       	ld	r24, Z
    1464:	48 2f       	mov	r20, r24
    1466:	8a 81       	ldd	r24, Y+2	; 0x02
    1468:	88 2f       	mov	r24, r24
    146a:	90 e0       	ldi	r25, 0x00	; 0
    146c:	9c 01       	movw	r18, r24
    146e:	27 70       	andi	r18, 0x07	; 7
    1470:	30 70       	andi	r19, 0x00	; 0
    1472:	81 e0       	ldi	r24, 0x01	; 1
    1474:	90 e0       	ldi	r25, 0x00	; 0
    1476:	02 c0       	rjmp	.+4      	; 0x147c <SetPinDirection+0x330>
    1478:	88 0f       	add	r24, r24
    147a:	99 1f       	adc	r25, r25
    147c:	2a 95       	dec	r18
    147e:	e2 f7       	brpl	.-8      	; 0x1478 <SetPinDirection+0x32c>
    1480:	80 95       	com	r24
    1482:	84 23       	and	r24, r20
    1484:	8c 93       	st	X, r24
				SET_BIT(PORTD, PinNumber%NUM); // write high to be Input (pull up)
    1486:	a2 e3       	ldi	r26, 0x32	; 50
    1488:	b0 e0       	ldi	r27, 0x00	; 0
    148a:	e2 e3       	ldi	r30, 0x32	; 50
    148c:	f0 e0       	ldi	r31, 0x00	; 0
    148e:	80 81       	ld	r24, Z
    1490:	48 2f       	mov	r20, r24
    1492:	8a 81       	ldd	r24, Y+2	; 0x02
    1494:	88 2f       	mov	r24, r24
    1496:	90 e0       	ldi	r25, 0x00	; 0
    1498:	9c 01       	movw	r18, r24
    149a:	27 70       	andi	r18, 0x07	; 7
    149c:	30 70       	andi	r19, 0x00	; 0
    149e:	81 e0       	ldi	r24, 0x01	; 1
    14a0:	90 e0       	ldi	r25, 0x00	; 0
    14a2:	02 2e       	mov	r0, r18
    14a4:	02 c0       	rjmp	.+4      	; 0x14aa <SetPinDirection+0x35e>
    14a6:	88 0f       	add	r24, r24
    14a8:	99 1f       	adc	r25, r25
    14aa:	0a 94       	dec	r0
    14ac:	e2 f7       	brpl	.-8      	; 0x14a6 <SetPinDirection+0x35a>
    14ae:	84 2b       	or	r24, r20
    14b0:	8c 93       	st	X, r24
			}
		}

}
    14b2:	0f 90       	pop	r0
    14b4:	0f 90       	pop	r0
    14b6:	0f 90       	pop	r0
    14b8:	cf 91       	pop	r28
    14ba:	df 91       	pop	r29
    14bc:	08 95       	ret

000014be <SetPinValue>:

// Function (2): to set the output of the output pins (0-31)
void SetPinValue(u8 PinNumber, u8 PinValue)
{
    14be:	df 93       	push	r29
    14c0:	cf 93       	push	r28
    14c2:	00 d0       	rcall	.+0      	; 0x14c4 <SetPinValue+0x6>
    14c4:	0f 92       	push	r0
    14c6:	cd b7       	in	r28, 0x3d	; 61
    14c8:	de b7       	in	r29, 0x3e	; 62
    14ca:	8a 83       	std	Y+2, r24	; 0x02
    14cc:	6b 83       	std	Y+3, r22	; 0x03
	u8 PortLetter = PinNumber/NUM; // to get the Port letter (0 for A, 1 for B, 2 for C, 3 for D)
    14ce:	8a 81       	ldd	r24, Y+2	; 0x02
    14d0:	86 95       	lsr	r24
    14d2:	86 95       	lsr	r24
    14d4:	86 95       	lsr	r24
    14d6:	89 83       	std	Y+1, r24	; 0x01
	// PinNumber%NUM gives the number of the pin in the port from 0 to 7


	if (PortLetter == PortA_Letter) // 0 for port A
    14d8:	89 81       	ldd	r24, Y+1	; 0x01
    14da:	88 23       	and	r24, r24
    14dc:	b1 f5       	brne	.+108    	; 0x154a <SetPinValue+0x8c>
	{
		//PORTA
		if (PinValue == LOW) // Low
    14de:	8b 81       	ldd	r24, Y+3	; 0x03
    14e0:	88 23       	and	r24, r24
    14e2:	c1 f4       	brne	.+48     	; 0x1514 <SetPinValue+0x56>
		{
			CLR_BIT(PORTA, PinNumber%NUM);
    14e4:	ab e3       	ldi	r26, 0x3B	; 59
    14e6:	b0 e0       	ldi	r27, 0x00	; 0
    14e8:	eb e3       	ldi	r30, 0x3B	; 59
    14ea:	f0 e0       	ldi	r31, 0x00	; 0
    14ec:	80 81       	ld	r24, Z
    14ee:	48 2f       	mov	r20, r24
    14f0:	8a 81       	ldd	r24, Y+2	; 0x02
    14f2:	88 2f       	mov	r24, r24
    14f4:	90 e0       	ldi	r25, 0x00	; 0
    14f6:	9c 01       	movw	r18, r24
    14f8:	27 70       	andi	r18, 0x07	; 7
    14fa:	30 70       	andi	r19, 0x00	; 0
    14fc:	81 e0       	ldi	r24, 0x01	; 1
    14fe:	90 e0       	ldi	r25, 0x00	; 0
    1500:	02 2e       	mov	r0, r18
    1502:	02 c0       	rjmp	.+4      	; 0x1508 <SetPinValue+0x4a>
    1504:	88 0f       	add	r24, r24
    1506:	99 1f       	adc	r25, r25
    1508:	0a 94       	dec	r0
    150a:	e2 f7       	brpl	.-8      	; 0x1504 <SetPinValue+0x46>
    150c:	80 95       	com	r24
    150e:	84 23       	and	r24, r20
    1510:	8c 93       	st	X, r24
    1512:	c4 c0       	rjmp	.+392    	; 0x169c <SetPinValue+0x1de>
		}
		else if (PinValue == HIGH) // High
    1514:	8b 81       	ldd	r24, Y+3	; 0x03
    1516:	81 30       	cpi	r24, 0x01	; 1
    1518:	09 f0       	breq	.+2      	; 0x151c <SetPinValue+0x5e>
    151a:	c0 c0       	rjmp	.+384    	; 0x169c <SetPinValue+0x1de>
		{
			SET_BIT(PORTA, PinNumber%NUM);
    151c:	ab e3       	ldi	r26, 0x3B	; 59
    151e:	b0 e0       	ldi	r27, 0x00	; 0
    1520:	eb e3       	ldi	r30, 0x3B	; 59
    1522:	f0 e0       	ldi	r31, 0x00	; 0
    1524:	80 81       	ld	r24, Z
    1526:	48 2f       	mov	r20, r24
    1528:	8a 81       	ldd	r24, Y+2	; 0x02
    152a:	88 2f       	mov	r24, r24
    152c:	90 e0       	ldi	r25, 0x00	; 0
    152e:	9c 01       	movw	r18, r24
    1530:	27 70       	andi	r18, 0x07	; 7
    1532:	30 70       	andi	r19, 0x00	; 0
    1534:	81 e0       	ldi	r24, 0x01	; 1
    1536:	90 e0       	ldi	r25, 0x00	; 0
    1538:	02 2e       	mov	r0, r18
    153a:	02 c0       	rjmp	.+4      	; 0x1540 <SetPinValue+0x82>
    153c:	88 0f       	add	r24, r24
    153e:	99 1f       	adc	r25, r25
    1540:	0a 94       	dec	r0
    1542:	e2 f7       	brpl	.-8      	; 0x153c <SetPinValue+0x7e>
    1544:	84 2b       	or	r24, r20
    1546:	8c 93       	st	X, r24
    1548:	a9 c0       	rjmp	.+338    	; 0x169c <SetPinValue+0x1de>
		}
	}

	else if (PortLetter == PortB_Letter) // 1 for port B
    154a:	89 81       	ldd	r24, Y+1	; 0x01
    154c:	81 30       	cpi	r24, 0x01	; 1
    154e:	b1 f5       	brne	.+108    	; 0x15bc <SetPinValue+0xfe>
	{
		//PORTB
		if (PinValue == LOW) // Low
    1550:	8b 81       	ldd	r24, Y+3	; 0x03
    1552:	88 23       	and	r24, r24
    1554:	c1 f4       	brne	.+48     	; 0x1586 <SetPinValue+0xc8>
		{
			CLR_BIT(PORTB, PinNumber%NUM);
    1556:	a8 e3       	ldi	r26, 0x38	; 56
    1558:	b0 e0       	ldi	r27, 0x00	; 0
    155a:	e8 e3       	ldi	r30, 0x38	; 56
    155c:	f0 e0       	ldi	r31, 0x00	; 0
    155e:	80 81       	ld	r24, Z
    1560:	48 2f       	mov	r20, r24
    1562:	8a 81       	ldd	r24, Y+2	; 0x02
    1564:	88 2f       	mov	r24, r24
    1566:	90 e0       	ldi	r25, 0x00	; 0
    1568:	9c 01       	movw	r18, r24
    156a:	27 70       	andi	r18, 0x07	; 7
    156c:	30 70       	andi	r19, 0x00	; 0
    156e:	81 e0       	ldi	r24, 0x01	; 1
    1570:	90 e0       	ldi	r25, 0x00	; 0
    1572:	02 2e       	mov	r0, r18
    1574:	02 c0       	rjmp	.+4      	; 0x157a <SetPinValue+0xbc>
    1576:	88 0f       	add	r24, r24
    1578:	99 1f       	adc	r25, r25
    157a:	0a 94       	dec	r0
    157c:	e2 f7       	brpl	.-8      	; 0x1576 <SetPinValue+0xb8>
    157e:	80 95       	com	r24
    1580:	84 23       	and	r24, r20
    1582:	8c 93       	st	X, r24
    1584:	8b c0       	rjmp	.+278    	; 0x169c <SetPinValue+0x1de>
		}
		else if (PinValue == HIGH) // High
    1586:	8b 81       	ldd	r24, Y+3	; 0x03
    1588:	81 30       	cpi	r24, 0x01	; 1
    158a:	09 f0       	breq	.+2      	; 0x158e <SetPinValue+0xd0>
    158c:	87 c0       	rjmp	.+270    	; 0x169c <SetPinValue+0x1de>
		{
			SET_BIT(PORTB, PinNumber%NUM);
    158e:	a8 e3       	ldi	r26, 0x38	; 56
    1590:	b0 e0       	ldi	r27, 0x00	; 0
    1592:	e8 e3       	ldi	r30, 0x38	; 56
    1594:	f0 e0       	ldi	r31, 0x00	; 0
    1596:	80 81       	ld	r24, Z
    1598:	48 2f       	mov	r20, r24
    159a:	8a 81       	ldd	r24, Y+2	; 0x02
    159c:	88 2f       	mov	r24, r24
    159e:	90 e0       	ldi	r25, 0x00	; 0
    15a0:	9c 01       	movw	r18, r24
    15a2:	27 70       	andi	r18, 0x07	; 7
    15a4:	30 70       	andi	r19, 0x00	; 0
    15a6:	81 e0       	ldi	r24, 0x01	; 1
    15a8:	90 e0       	ldi	r25, 0x00	; 0
    15aa:	02 2e       	mov	r0, r18
    15ac:	02 c0       	rjmp	.+4      	; 0x15b2 <SetPinValue+0xf4>
    15ae:	88 0f       	add	r24, r24
    15b0:	99 1f       	adc	r25, r25
    15b2:	0a 94       	dec	r0
    15b4:	e2 f7       	brpl	.-8      	; 0x15ae <SetPinValue+0xf0>
    15b6:	84 2b       	or	r24, r20
    15b8:	8c 93       	st	X, r24
    15ba:	70 c0       	rjmp	.+224    	; 0x169c <SetPinValue+0x1de>
		}
	}


	else if (PortLetter == PortC_Letter) // 2 for port C
    15bc:	89 81       	ldd	r24, Y+1	; 0x01
    15be:	82 30       	cpi	r24, 0x02	; 2
    15c0:	b1 f5       	brne	.+108    	; 0x162e <SetPinValue+0x170>
	{
		//PORTC
		if (PinValue == LOW) // Low
    15c2:	8b 81       	ldd	r24, Y+3	; 0x03
    15c4:	88 23       	and	r24, r24
    15c6:	c1 f4       	brne	.+48     	; 0x15f8 <SetPinValue+0x13a>
		{
			CLR_BIT(PORTC, PinNumber%NUM);
    15c8:	a5 e3       	ldi	r26, 0x35	; 53
    15ca:	b0 e0       	ldi	r27, 0x00	; 0
    15cc:	e5 e3       	ldi	r30, 0x35	; 53
    15ce:	f0 e0       	ldi	r31, 0x00	; 0
    15d0:	80 81       	ld	r24, Z
    15d2:	48 2f       	mov	r20, r24
    15d4:	8a 81       	ldd	r24, Y+2	; 0x02
    15d6:	88 2f       	mov	r24, r24
    15d8:	90 e0       	ldi	r25, 0x00	; 0
    15da:	9c 01       	movw	r18, r24
    15dc:	27 70       	andi	r18, 0x07	; 7
    15de:	30 70       	andi	r19, 0x00	; 0
    15e0:	81 e0       	ldi	r24, 0x01	; 1
    15e2:	90 e0       	ldi	r25, 0x00	; 0
    15e4:	02 2e       	mov	r0, r18
    15e6:	02 c0       	rjmp	.+4      	; 0x15ec <SetPinValue+0x12e>
    15e8:	88 0f       	add	r24, r24
    15ea:	99 1f       	adc	r25, r25
    15ec:	0a 94       	dec	r0
    15ee:	e2 f7       	brpl	.-8      	; 0x15e8 <SetPinValue+0x12a>
    15f0:	80 95       	com	r24
    15f2:	84 23       	and	r24, r20
    15f4:	8c 93       	st	X, r24
    15f6:	52 c0       	rjmp	.+164    	; 0x169c <SetPinValue+0x1de>
		}
		else if (PinValue == HIGH) // High
    15f8:	8b 81       	ldd	r24, Y+3	; 0x03
    15fa:	81 30       	cpi	r24, 0x01	; 1
    15fc:	09 f0       	breq	.+2      	; 0x1600 <SetPinValue+0x142>
    15fe:	4e c0       	rjmp	.+156    	; 0x169c <SetPinValue+0x1de>
		{
			SET_BIT(PORTC, PinNumber%NUM);
    1600:	a5 e3       	ldi	r26, 0x35	; 53
    1602:	b0 e0       	ldi	r27, 0x00	; 0
    1604:	e5 e3       	ldi	r30, 0x35	; 53
    1606:	f0 e0       	ldi	r31, 0x00	; 0
    1608:	80 81       	ld	r24, Z
    160a:	48 2f       	mov	r20, r24
    160c:	8a 81       	ldd	r24, Y+2	; 0x02
    160e:	88 2f       	mov	r24, r24
    1610:	90 e0       	ldi	r25, 0x00	; 0
    1612:	9c 01       	movw	r18, r24
    1614:	27 70       	andi	r18, 0x07	; 7
    1616:	30 70       	andi	r19, 0x00	; 0
    1618:	81 e0       	ldi	r24, 0x01	; 1
    161a:	90 e0       	ldi	r25, 0x00	; 0
    161c:	02 2e       	mov	r0, r18
    161e:	02 c0       	rjmp	.+4      	; 0x1624 <SetPinValue+0x166>
    1620:	88 0f       	add	r24, r24
    1622:	99 1f       	adc	r25, r25
    1624:	0a 94       	dec	r0
    1626:	e2 f7       	brpl	.-8      	; 0x1620 <SetPinValue+0x162>
    1628:	84 2b       	or	r24, r20
    162a:	8c 93       	st	X, r24
    162c:	37 c0       	rjmp	.+110    	; 0x169c <SetPinValue+0x1de>
		}
	}

	else if (PortLetter == PortD_Letter) // 3 for port D
    162e:	89 81       	ldd	r24, Y+1	; 0x01
    1630:	83 30       	cpi	r24, 0x03	; 3
    1632:	a1 f5       	brne	.+104    	; 0x169c <SetPinValue+0x1de>
	{
		//PORTD
		if (PinValue == LOW) // Low
    1634:	8b 81       	ldd	r24, Y+3	; 0x03
    1636:	88 23       	and	r24, r24
    1638:	c1 f4       	brne	.+48     	; 0x166a <SetPinValue+0x1ac>
		{
			CLR_BIT(PORTD, PinNumber%NUM);
    163a:	a2 e3       	ldi	r26, 0x32	; 50
    163c:	b0 e0       	ldi	r27, 0x00	; 0
    163e:	e2 e3       	ldi	r30, 0x32	; 50
    1640:	f0 e0       	ldi	r31, 0x00	; 0
    1642:	80 81       	ld	r24, Z
    1644:	48 2f       	mov	r20, r24
    1646:	8a 81       	ldd	r24, Y+2	; 0x02
    1648:	88 2f       	mov	r24, r24
    164a:	90 e0       	ldi	r25, 0x00	; 0
    164c:	9c 01       	movw	r18, r24
    164e:	27 70       	andi	r18, 0x07	; 7
    1650:	30 70       	andi	r19, 0x00	; 0
    1652:	81 e0       	ldi	r24, 0x01	; 1
    1654:	90 e0       	ldi	r25, 0x00	; 0
    1656:	02 2e       	mov	r0, r18
    1658:	02 c0       	rjmp	.+4      	; 0x165e <SetPinValue+0x1a0>
    165a:	88 0f       	add	r24, r24
    165c:	99 1f       	adc	r25, r25
    165e:	0a 94       	dec	r0
    1660:	e2 f7       	brpl	.-8      	; 0x165a <SetPinValue+0x19c>
    1662:	80 95       	com	r24
    1664:	84 23       	and	r24, r20
    1666:	8c 93       	st	X, r24
    1668:	19 c0       	rjmp	.+50     	; 0x169c <SetPinValue+0x1de>
		}
		else if (PinValue == HIGH) // High
    166a:	8b 81       	ldd	r24, Y+3	; 0x03
    166c:	81 30       	cpi	r24, 0x01	; 1
    166e:	b1 f4       	brne	.+44     	; 0x169c <SetPinValue+0x1de>
		{
			SET_BIT(PORTD, PinNumber%NUM);
    1670:	a2 e3       	ldi	r26, 0x32	; 50
    1672:	b0 e0       	ldi	r27, 0x00	; 0
    1674:	e2 e3       	ldi	r30, 0x32	; 50
    1676:	f0 e0       	ldi	r31, 0x00	; 0
    1678:	80 81       	ld	r24, Z
    167a:	48 2f       	mov	r20, r24
    167c:	8a 81       	ldd	r24, Y+2	; 0x02
    167e:	88 2f       	mov	r24, r24
    1680:	90 e0       	ldi	r25, 0x00	; 0
    1682:	9c 01       	movw	r18, r24
    1684:	27 70       	andi	r18, 0x07	; 7
    1686:	30 70       	andi	r19, 0x00	; 0
    1688:	81 e0       	ldi	r24, 0x01	; 1
    168a:	90 e0       	ldi	r25, 0x00	; 0
    168c:	02 2e       	mov	r0, r18
    168e:	02 c0       	rjmp	.+4      	; 0x1694 <SetPinValue+0x1d6>
    1690:	88 0f       	add	r24, r24
    1692:	99 1f       	adc	r25, r25
    1694:	0a 94       	dec	r0
    1696:	e2 f7       	brpl	.-8      	; 0x1690 <SetPinValue+0x1d2>
    1698:	84 2b       	or	r24, r20
    169a:	8c 93       	st	X, r24
		}
	}
}
    169c:	0f 90       	pop	r0
    169e:	0f 90       	pop	r0
    16a0:	0f 90       	pop	r0
    16a2:	cf 91       	pop	r28
    16a4:	df 91       	pop	r29
    16a6:	08 95       	ret

000016a8 <GetPinValue>:



// Fucntion (3): to get the value of the input pin
u8 GetPinValue(u8 PinNumber) // return the value of pin 0 - 31
{
    16a8:	df 93       	push	r29
    16aa:	cf 93       	push	r28
    16ac:	00 d0       	rcall	.+0      	; 0x16ae <GetPinValue+0x6>
    16ae:	00 d0       	rcall	.+0      	; 0x16b0 <GetPinValue+0x8>
    16b0:	cd b7       	in	r28, 0x3d	; 61
    16b2:	de b7       	in	r29, 0x3e	; 62
    16b4:	8a 83       	std	Y+2, r24	; 0x02
	u8 PortLetter = PinNumber/NUM; // to get the Port letter (0 for A, 1 for B, 2 for C, 3 for D)
    16b6:	8a 81       	ldd	r24, Y+2	; 0x02
    16b8:	86 95       	lsr	r24
    16ba:	86 95       	lsr	r24
    16bc:	86 95       	lsr	r24
    16be:	89 83       	std	Y+1, r24	; 0x01
	// PinNumber%NUM gives the number of the pin in the port from 0 to 7

	if (PortLetter == PortA_Letter) // 0 for port A
    16c0:	89 81       	ldd	r24, Y+1	; 0x01
    16c2:	88 23       	and	r24, r24
    16c4:	a9 f4       	brne	.+42     	; 0x16f0 <GetPinValue+0x48>
	{
		//PINA
		return GET_BIT(PINA, PinNumber%NUM);
    16c6:	e9 e3       	ldi	r30, 0x39	; 57
    16c8:	f0 e0       	ldi	r31, 0x00	; 0
    16ca:	80 81       	ld	r24, Z
    16cc:	28 2f       	mov	r18, r24
    16ce:	30 e0       	ldi	r19, 0x00	; 0
    16d0:	8a 81       	ldd	r24, Y+2	; 0x02
    16d2:	88 2f       	mov	r24, r24
    16d4:	90 e0       	ldi	r25, 0x00	; 0
    16d6:	87 70       	andi	r24, 0x07	; 7
    16d8:	90 70       	andi	r25, 0x00	; 0
    16da:	a9 01       	movw	r20, r18
    16dc:	02 c0       	rjmp	.+4      	; 0x16e2 <GetPinValue+0x3a>
    16de:	55 95       	asr	r21
    16e0:	47 95       	ror	r20
    16e2:	8a 95       	dec	r24
    16e4:	e2 f7       	brpl	.-8      	; 0x16de <GetPinValue+0x36>
    16e6:	ca 01       	movw	r24, r20
    16e8:	58 2f       	mov	r21, r24
    16ea:	51 70       	andi	r21, 0x01	; 1
    16ec:	5b 83       	std	Y+3, r21	; 0x03
    16ee:	49 c0       	rjmp	.+146    	; 0x1782 <GetPinValue+0xda>
	}
	else if (PortLetter == PortB_Letter) // 1 for port B
    16f0:	89 81       	ldd	r24, Y+1	; 0x01
    16f2:	81 30       	cpi	r24, 0x01	; 1
    16f4:	a9 f4       	brne	.+42     	; 0x1720 <GetPinValue+0x78>
	{
		//PINB
		return GET_BIT(PINB, PinNumber%NUM);
    16f6:	e6 e3       	ldi	r30, 0x36	; 54
    16f8:	f0 e0       	ldi	r31, 0x00	; 0
    16fa:	80 81       	ld	r24, Z
    16fc:	28 2f       	mov	r18, r24
    16fe:	30 e0       	ldi	r19, 0x00	; 0
    1700:	8a 81       	ldd	r24, Y+2	; 0x02
    1702:	88 2f       	mov	r24, r24
    1704:	90 e0       	ldi	r25, 0x00	; 0
    1706:	87 70       	andi	r24, 0x07	; 7
    1708:	90 70       	andi	r25, 0x00	; 0
    170a:	a9 01       	movw	r20, r18
    170c:	02 c0       	rjmp	.+4      	; 0x1712 <GetPinValue+0x6a>
    170e:	55 95       	asr	r21
    1710:	47 95       	ror	r20
    1712:	8a 95       	dec	r24
    1714:	e2 f7       	brpl	.-8      	; 0x170e <GetPinValue+0x66>
    1716:	ca 01       	movw	r24, r20
    1718:	58 2f       	mov	r21, r24
    171a:	51 70       	andi	r21, 0x01	; 1
    171c:	5b 83       	std	Y+3, r21	; 0x03
    171e:	31 c0       	rjmp	.+98     	; 0x1782 <GetPinValue+0xda>
	}

	else if (PortLetter == PortC_Letter) // 2 for port C
    1720:	89 81       	ldd	r24, Y+1	; 0x01
    1722:	82 30       	cpi	r24, 0x02	; 2
    1724:	a9 f4       	brne	.+42     	; 0x1750 <GetPinValue+0xa8>
	{
		//PINC
		return GET_BIT(PINC, PinNumber%NUM);
    1726:	e3 e3       	ldi	r30, 0x33	; 51
    1728:	f0 e0       	ldi	r31, 0x00	; 0
    172a:	80 81       	ld	r24, Z
    172c:	28 2f       	mov	r18, r24
    172e:	30 e0       	ldi	r19, 0x00	; 0
    1730:	8a 81       	ldd	r24, Y+2	; 0x02
    1732:	88 2f       	mov	r24, r24
    1734:	90 e0       	ldi	r25, 0x00	; 0
    1736:	87 70       	andi	r24, 0x07	; 7
    1738:	90 70       	andi	r25, 0x00	; 0
    173a:	a9 01       	movw	r20, r18
    173c:	02 c0       	rjmp	.+4      	; 0x1742 <GetPinValue+0x9a>
    173e:	55 95       	asr	r21
    1740:	47 95       	ror	r20
    1742:	8a 95       	dec	r24
    1744:	e2 f7       	brpl	.-8      	; 0x173e <GetPinValue+0x96>
    1746:	ca 01       	movw	r24, r20
    1748:	58 2f       	mov	r21, r24
    174a:	51 70       	andi	r21, 0x01	; 1
    174c:	5b 83       	std	Y+3, r21	; 0x03
    174e:	19 c0       	rjmp	.+50     	; 0x1782 <GetPinValue+0xda>
	}

	else if (PortLetter == PortD_Letter) // 3 for port D
    1750:	89 81       	ldd	r24, Y+1	; 0x01
    1752:	83 30       	cpi	r24, 0x03	; 3
    1754:	a9 f4       	brne	.+42     	; 0x1780 <GetPinValue+0xd8>
	{
		//PIND
		return GET_BIT(PIND, PinNumber%NUM);
    1756:	e0 e3       	ldi	r30, 0x30	; 48
    1758:	f0 e0       	ldi	r31, 0x00	; 0
    175a:	80 81       	ld	r24, Z
    175c:	28 2f       	mov	r18, r24
    175e:	30 e0       	ldi	r19, 0x00	; 0
    1760:	8a 81       	ldd	r24, Y+2	; 0x02
    1762:	88 2f       	mov	r24, r24
    1764:	90 e0       	ldi	r25, 0x00	; 0
    1766:	87 70       	andi	r24, 0x07	; 7
    1768:	90 70       	andi	r25, 0x00	; 0
    176a:	a9 01       	movw	r20, r18
    176c:	02 c0       	rjmp	.+4      	; 0x1772 <GetPinValue+0xca>
    176e:	55 95       	asr	r21
    1770:	47 95       	ror	r20
    1772:	8a 95       	dec	r24
    1774:	e2 f7       	brpl	.-8      	; 0x176e <GetPinValue+0xc6>
    1776:	ca 01       	movw	r24, r20
    1778:	58 2f       	mov	r21, r24
    177a:	51 70       	andi	r21, 0x01	; 1
    177c:	5b 83       	std	Y+3, r21	; 0x03
    177e:	01 c0       	rjmp	.+2      	; 0x1782 <GetPinValue+0xda>
    1780:	02 c0       	rjmp	.+4      	; 0x1786 <GetPinValue+0xde>
	}
}
    1782:	8b 81       	ldd	r24, Y+3	; 0x03
    1784:	8c 83       	std	Y+4, r24	; 0x04
    1786:	8c 81       	ldd	r24, Y+4	; 0x04
    1788:	0f 90       	pop	r0
    178a:	0f 90       	pop	r0
    178c:	0f 90       	pop	r0
    178e:	0f 90       	pop	r0
    1790:	cf 91       	pop	r28
    1792:	df 91       	pop	r29
    1794:	08 95       	ret

00001796 <KPD_vidInit>:
		{3, 7, 11, 15}, // 3rd column(its rows)
		{4, 8, 12, 16}  // 4th column(its rows)
};

void KPD_vidInit(void)
{
    1796:	df 93       	push	r29
    1798:	cf 93       	push	r28
    179a:	00 d0       	rcall	.+0      	; 0x179c <KPD_vidInit+0x6>
    179c:	cd b7       	in	r28, 0x3d	; 61
    179e:	de b7       	in	r29, 0x3e	; 62
	// Configure Keypad pins

		// Columns --> output, high
		u8 colIndex; // column index (0, 1...(COL_NUMBER-1))

		for(colIndex = COL_FIRST_PIN; colIndex < (COL_NUMBER + COL_FIRST_PIN); colIndex++)
    17a0:	1a 82       	std	Y+2, r1	; 0x02
    17a2:	0b c0       	rjmp	.+22     	; 0x17ba <KPD_vidInit+0x24>
		{
			SetPinDirection(colIndex, OUTPUT); // output
    17a4:	8a 81       	ldd	r24, Y+2	; 0x02
    17a6:	61 e0       	ldi	r22, 0x01	; 1
    17a8:	0e 94 a6 08 	call	0x114c	; 0x114c <SetPinDirection>
			SetPinValue(colIndex, HIGH); // high
    17ac:	8a 81       	ldd	r24, Y+2	; 0x02
    17ae:	61 e0       	ldi	r22, 0x01	; 1
    17b0:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
	// Configure Keypad pins

		// Columns --> output, high
		u8 colIndex; // column index (0, 1...(COL_NUMBER-1))

		for(colIndex = COL_FIRST_PIN; colIndex < (COL_NUMBER + COL_FIRST_PIN); colIndex++)
    17b4:	8a 81       	ldd	r24, Y+2	; 0x02
    17b6:	8f 5f       	subi	r24, 0xFF	; 255
    17b8:	8a 83       	std	Y+2, r24	; 0x02
    17ba:	8a 81       	ldd	r24, Y+2	; 0x02
    17bc:	84 30       	cpi	r24, 0x04	; 4
    17be:	90 f3       	brcs	.-28     	; 0x17a4 <KPD_vidInit+0xe>
		}

		// Rows --> inputs, pulled up
		u8 rowIndex; // row index (0, 1...(ROW_NUMBER-1))

		for(rowIndex = ROW_FIRST_PIN; rowIndex < (ROW_NUMBER + ROW_FIRST_PIN); rowIndex++)
    17c0:	84 e0       	ldi	r24, 0x04	; 4
    17c2:	89 83       	std	Y+1, r24	; 0x01
    17c4:	07 c0       	rjmp	.+14     	; 0x17d4 <KPD_vidInit+0x3e>
		{
			SetPinDirection(rowIndex, INPUT_PU); // Define as output and activate internal pull up resistor
    17c6:	89 81       	ldd	r24, Y+1	; 0x01
    17c8:	62 e0       	ldi	r22, 0x02	; 2
    17ca:	0e 94 a6 08 	call	0x114c	; 0x114c <SetPinDirection>
		}

		// Rows --> inputs, pulled up
		u8 rowIndex; // row index (0, 1...(ROW_NUMBER-1))

		for(rowIndex = ROW_FIRST_PIN; rowIndex < (ROW_NUMBER + ROW_FIRST_PIN); rowIndex++)
    17ce:	89 81       	ldd	r24, Y+1	; 0x01
    17d0:	8f 5f       	subi	r24, 0xFF	; 255
    17d2:	89 83       	std	Y+1, r24	; 0x01
    17d4:	89 81       	ldd	r24, Y+1	; 0x01
    17d6:	88 30       	cpi	r24, 0x08	; 8
    17d8:	b0 f3       	brcs	.-20     	; 0x17c6 <KPD_vidInit+0x30>
		{
			SetPinDirection(rowIndex, INPUT_PU); // Define as output and activate internal pull up resistor
		}
}
    17da:	0f 90       	pop	r0
    17dc:	0f 90       	pop	r0
    17de:	cf 91       	pop	r28
    17e0:	df 91       	pop	r29
    17e2:	08 95       	ret

000017e4 <KPD_u8GetPressedKey>:



u8 KPD_u8GetPressedKey(void) // used to activate/deactivate columns to search for pressed column switches continuously
{
    17e4:	df 93       	push	r29
    17e6:	cf 93       	push	r28
    17e8:	cd b7       	in	r28, 0x3d	; 61
    17ea:	de b7       	in	r29, 0x3e	; 62
    17ec:	61 97       	sbiw	r28, 0x11	; 17
    17ee:	0f b6       	in	r0, 0x3f	; 63
    17f0:	f8 94       	cli
    17f2:	de bf       	out	0x3e, r29	; 62
    17f4:	0f be       	out	0x3f, r0	; 63
    17f6:	cd bf       	out	0x3d, r28	; 61
	// if (read row input after the column activating loop) = 0 --> return the value from the KPD_au8Keys

	u8 colIndex; // column index (0, 1...(COL_NUMBER-1))
	u8 rowIndex; // row index (0, 1...(ROW_NUMBER-1))

	u8  RetValue = 0; // to return the value of the pressed key according to the array KPD_au8Keys
    17f8:	1f 86       	std	Y+15, r1	; 0x0f

/************Column Activating Loop (outer)-Searching pressed button in the activated column loop (inner)*************/

	/**************************** Start of Outer Loop (Column Activating) *************************/
	for(colIndex = COL_FIRST_PIN; colIndex < (COL_NUMBER + COL_FIRST_PIN); colIndex++) // Activating column loop
    17fa:	19 8a       	std	Y+17, r1	; 0x11
    17fc:	a7 c0       	rjmp	.+334    	; 0x194c <KPD_u8GetPressedKey+0x168>
	{
		SetPinValue(colIndex, LOW); // Activate column number colIndex (0 then 1 then 2,.....)
    17fe:	89 89       	ldd	r24, Y+17	; 0x11
    1800:	60 e0       	ldi	r22, 0x00	; 0
    1802:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>

		// each time you activate a column --> search for the activated column pressed key

		/**************************** Start of Inner Loop (Activated Column pressed keys) *************************/
		for(rowIndex = ROW_FIRST_PIN; rowIndex < (ROW_NUMBER + ROW_FIRST_PIN); rowIndex++) // Searching pressed activated column keys
    1806:	84 e0       	ldi	r24, 0x04	; 4
    1808:	88 8b       	std	Y+16, r24	; 0x10
    180a:	95 c0       	rjmp	.+298    	; 0x1936 <KPD_u8GetPressedKey+0x152>
		{
			if(GetPinValue(rowIndex) == LOW) // when Low --> key is pressed --> [0][0], [0][1], [0][2], [0][3].....
    180c:	88 89       	ldd	r24, Y+16	; 0x10
    180e:	0e 94 54 0b 	call	0x16a8	; 0x16a8 <GetPinValue>
    1812:	88 23       	and	r24, r24
    1814:	09 f0       	breq	.+2      	; 0x1818 <KPD_u8GetPressedKey+0x34>
    1816:	8c c0       	rjmp	.+280    	; 0x1930 <KPD_u8GetPressedKey+0x14c>
    1818:	80 e0       	ldi	r24, 0x00	; 0
    181a:	90 e0       	ldi	r25, 0x00	; 0
    181c:	a8 e4       	ldi	r26, 0x48	; 72
    181e:	b2 e4       	ldi	r27, 0x42	; 66
    1820:	8b 87       	std	Y+11, r24	; 0x0b
    1822:	9c 87       	std	Y+12, r25	; 0x0c
    1824:	ad 87       	std	Y+13, r26	; 0x0d
    1826:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1828:	6b 85       	ldd	r22, Y+11	; 0x0b
    182a:	7c 85       	ldd	r23, Y+12	; 0x0c
    182c:	8d 85       	ldd	r24, Y+13	; 0x0d
    182e:	9e 85       	ldd	r25, Y+14	; 0x0e
    1830:	20 e0       	ldi	r18, 0x00	; 0
    1832:	30 e0       	ldi	r19, 0x00	; 0
    1834:	4a ef       	ldi	r20, 0xFA	; 250
    1836:	54 e4       	ldi	r21, 0x44	; 68
    1838:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    183c:	dc 01       	movw	r26, r24
    183e:	cb 01       	movw	r24, r22
    1840:	8f 83       	std	Y+7, r24	; 0x07
    1842:	98 87       	std	Y+8, r25	; 0x08
    1844:	a9 87       	std	Y+9, r26	; 0x09
    1846:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1848:	6f 81       	ldd	r22, Y+7	; 0x07
    184a:	78 85       	ldd	r23, Y+8	; 0x08
    184c:	89 85       	ldd	r24, Y+9	; 0x09
    184e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1850:	20 e0       	ldi	r18, 0x00	; 0
    1852:	30 e0       	ldi	r19, 0x00	; 0
    1854:	40 e8       	ldi	r20, 0x80	; 128
    1856:	5f e3       	ldi	r21, 0x3F	; 63
    1858:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    185c:	88 23       	and	r24, r24
    185e:	2c f4       	brge	.+10     	; 0x186a <KPD_u8GetPressedKey+0x86>
		__ticks = 1;
    1860:	81 e0       	ldi	r24, 0x01	; 1
    1862:	90 e0       	ldi	r25, 0x00	; 0
    1864:	9e 83       	std	Y+6, r25	; 0x06
    1866:	8d 83       	std	Y+5, r24	; 0x05
    1868:	3f c0       	rjmp	.+126    	; 0x18e8 <KPD_u8GetPressedKey+0x104>
	else if (__tmp > 65535)
    186a:	6f 81       	ldd	r22, Y+7	; 0x07
    186c:	78 85       	ldd	r23, Y+8	; 0x08
    186e:	89 85       	ldd	r24, Y+9	; 0x09
    1870:	9a 85       	ldd	r25, Y+10	; 0x0a
    1872:	20 e0       	ldi	r18, 0x00	; 0
    1874:	3f ef       	ldi	r19, 0xFF	; 255
    1876:	4f e7       	ldi	r20, 0x7F	; 127
    1878:	57 e4       	ldi	r21, 0x47	; 71
    187a:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    187e:	18 16       	cp	r1, r24
    1880:	4c f5       	brge	.+82     	; 0x18d4 <KPD_u8GetPressedKey+0xf0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1882:	6b 85       	ldd	r22, Y+11	; 0x0b
    1884:	7c 85       	ldd	r23, Y+12	; 0x0c
    1886:	8d 85       	ldd	r24, Y+13	; 0x0d
    1888:	9e 85       	ldd	r25, Y+14	; 0x0e
    188a:	20 e0       	ldi	r18, 0x00	; 0
    188c:	30 e0       	ldi	r19, 0x00	; 0
    188e:	40 e2       	ldi	r20, 0x20	; 32
    1890:	51 e4       	ldi	r21, 0x41	; 65
    1892:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1896:	dc 01       	movw	r26, r24
    1898:	cb 01       	movw	r24, r22
    189a:	bc 01       	movw	r22, r24
    189c:	cd 01       	movw	r24, r26
    189e:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    18a2:	dc 01       	movw	r26, r24
    18a4:	cb 01       	movw	r24, r22
    18a6:	9e 83       	std	Y+6, r25	; 0x06
    18a8:	8d 83       	std	Y+5, r24	; 0x05
    18aa:	0f c0       	rjmp	.+30     	; 0x18ca <KPD_u8GetPressedKey+0xe6>
    18ac:	88 ec       	ldi	r24, 0xC8	; 200
    18ae:	90 e0       	ldi	r25, 0x00	; 0
    18b0:	9c 83       	std	Y+4, r25	; 0x04
    18b2:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    18b4:	8b 81       	ldd	r24, Y+3	; 0x03
    18b6:	9c 81       	ldd	r25, Y+4	; 0x04
    18b8:	01 97       	sbiw	r24, 0x01	; 1
    18ba:	f1 f7       	brne	.-4      	; 0x18b8 <KPD_u8GetPressedKey+0xd4>
    18bc:	9c 83       	std	Y+4, r25	; 0x04
    18be:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    18c0:	8d 81       	ldd	r24, Y+5	; 0x05
    18c2:	9e 81       	ldd	r25, Y+6	; 0x06
    18c4:	01 97       	sbiw	r24, 0x01	; 1
    18c6:	9e 83       	std	Y+6, r25	; 0x06
    18c8:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    18ca:	8d 81       	ldd	r24, Y+5	; 0x05
    18cc:	9e 81       	ldd	r25, Y+6	; 0x06
    18ce:	00 97       	sbiw	r24, 0x00	; 0
    18d0:	69 f7       	brne	.-38     	; 0x18ac <KPD_u8GetPressedKey+0xc8>
    18d2:	14 c0       	rjmp	.+40     	; 0x18fc <KPD_u8GetPressedKey+0x118>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    18d4:	6f 81       	ldd	r22, Y+7	; 0x07
    18d6:	78 85       	ldd	r23, Y+8	; 0x08
    18d8:	89 85       	ldd	r24, Y+9	; 0x09
    18da:	9a 85       	ldd	r25, Y+10	; 0x0a
    18dc:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    18e0:	dc 01       	movw	r26, r24
    18e2:	cb 01       	movw	r24, r22
    18e4:	9e 83       	std	Y+6, r25	; 0x06
    18e6:	8d 83       	std	Y+5, r24	; 0x05
    18e8:	8d 81       	ldd	r24, Y+5	; 0x05
    18ea:	9e 81       	ldd	r25, Y+6	; 0x06
    18ec:	9a 83       	std	Y+2, r25	; 0x02
    18ee:	89 83       	std	Y+1, r24	; 0x01
    18f0:	89 81       	ldd	r24, Y+1	; 0x01
    18f2:	9a 81       	ldd	r25, Y+2	; 0x02
    18f4:	01 97       	sbiw	r24, 0x01	; 1
    18f6:	f1 f7       	brne	.-4      	; 0x18f4 <KPD_u8GetPressedKey+0x110>
    18f8:	9a 83       	std	Y+2, r25	; 0x02
    18fa:	89 83       	std	Y+1, r24	; 0x01
			{
				_delay_ms(50); // to avoid bouncing (50-250)ms
				if(GetPinValue(rowIndex) == HIGH) //to make sure you get back to the un-pressed state
    18fc:	88 89       	ldd	r24, Y+16	; 0x10
    18fe:	0e 94 54 0b 	call	0x16a8	; 0x16a8 <GetPinValue>
    1902:	81 30       	cpi	r24, 0x01	; 1
    1904:	a9 f4       	brne	.+42     	; 0x1930 <KPD_u8GetPressedKey+0x14c>
				{
				RetValue= KPD_au8Keys[colIndex-COL_FIRST_PIN][rowIndex-ROW_FIRST_PIN]; // get the pressed key
    1906:	89 89       	ldd	r24, Y+17	; 0x11
    1908:	48 2f       	mov	r20, r24
    190a:	50 e0       	ldi	r21, 0x00	; 0
    190c:	88 89       	ldd	r24, Y+16	; 0x10
    190e:	88 2f       	mov	r24, r24
    1910:	90 e0       	ldi	r25, 0x00	; 0
    1912:	9c 01       	movw	r18, r24
    1914:	24 50       	subi	r18, 0x04	; 4
    1916:	30 40       	sbci	r19, 0x00	; 0
    1918:	ca 01       	movw	r24, r20
    191a:	88 0f       	add	r24, r24
    191c:	99 1f       	adc	r25, r25
    191e:	88 0f       	add	r24, r24
    1920:	99 1f       	adc	r25, r25
    1922:	82 0f       	add	r24, r18
    1924:	93 1f       	adc	r25, r19
    1926:	fc 01       	movw	r30, r24
    1928:	e8 59       	subi	r30, 0x98	; 152
    192a:	ff 4f       	sbci	r31, 0xFF	; 255
    192c:	80 81       	ld	r24, Z
    192e:	8f 87       	std	Y+15, r24	; 0x0f
		SetPinValue(colIndex, LOW); // Activate column number colIndex (0 then 1 then 2,.....)

		// each time you activate a column --> search for the activated column pressed key

		/**************************** Start of Inner Loop (Activated Column pressed keys) *************************/
		for(rowIndex = ROW_FIRST_PIN; rowIndex < (ROW_NUMBER + ROW_FIRST_PIN); rowIndex++) // Searching pressed activated column keys
    1930:	88 89       	ldd	r24, Y+16	; 0x10
    1932:	8f 5f       	subi	r24, 0xFF	; 255
    1934:	88 8b       	std	Y+16, r24	; 0x10
    1936:	88 89       	ldd	r24, Y+16	; 0x10
    1938:	88 30       	cpi	r24, 0x08	; 8
    193a:	08 f4       	brcc	.+2      	; 0x193e <KPD_u8GetPressedKey+0x15a>
    193c:	67 cf       	rjmp	.-306    	; 0x180c <KPD_u8GetPressedKey+0x28>
		/**************************** End of Inner Loop (Activated Column pressed keys) *************************/

	/****************************** End of Outer Loop (Column Activating) ****************************/

/*************************************************************************************************************/
		SetPinValue(colIndex, HIGH); // Deactivate column
    193e:	89 89       	ldd	r24, Y+17	; 0x11
    1940:	61 e0       	ldi	r22, 0x01	; 1
    1942:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
	u8  RetValue = 0; // to return the value of the pressed key according to the array KPD_au8Keys

/************Column Activating Loop (outer)-Searching pressed button in the activated column loop (inner)*************/

	/**************************** Start of Outer Loop (Column Activating) *************************/
	for(colIndex = COL_FIRST_PIN; colIndex < (COL_NUMBER + COL_FIRST_PIN); colIndex++) // Activating column loop
    1946:	89 89       	ldd	r24, Y+17	; 0x11
    1948:	8f 5f       	subi	r24, 0xFF	; 255
    194a:	89 8b       	std	Y+17, r24	; 0x11
    194c:	89 89       	ldd	r24, Y+17	; 0x11
    194e:	84 30       	cpi	r24, 0x04	; 4
    1950:	08 f4       	brcc	.+2      	; 0x1954 <KPD_u8GetPressedKey+0x170>
    1952:	55 cf       	rjmp	.-342    	; 0x17fe <KPD_u8GetPressedKey+0x1a>

/*************************************************************************************************************/
		SetPinValue(colIndex, HIGH); // Deactivate column
	}

	return RetValue; // get the value of the pressed key (if any)
    1954:	8f 85       	ldd	r24, Y+15	; 0x0f
}
    1956:	61 96       	adiw	r28, 0x11	; 17
    1958:	0f b6       	in	r0, 0x3f	; 63
    195a:	f8 94       	cli
    195c:	de bf       	out	0x3e, r29	; 62
    195e:	0f be       	out	0x3f, r0	; 63
    1960:	cd bf       	out	0x3d, r28	; 61
    1962:	cf 91       	pop	r28
    1964:	df 91       	pop	r29
    1966:	08 95       	ret

00001968 <LCD_vidwriteCommand>:

#include"HLCD.h" // This header file includes the set of pins selected to connect LCD with MCU and 3 function prototypes above that used to control and display commands and data on LCD screen, repectively


void LCD_vidwriteCommand(u8 command)
{
    1968:	df 93       	push	r29
    196a:	cf 93       	push	r28
    196c:	cd b7       	in	r28, 0x3d	; 61
    196e:	de b7       	in	r29, 0x3e	; 62
    1970:	2f 97       	sbiw	r28, 0x0f	; 15
    1972:	0f b6       	in	r0, 0x3f	; 63
    1974:	f8 94       	cli
    1976:	de bf       	out	0x3e, r29	; 62
    1978:	0f be       	out	0x3f, r0	; 63
    197a:	cd bf       	out	0x3d, r28	; 61
    197c:	8f 87       	std	Y+15, r24	; 0x0f
	//RS=0
	SetPinDirection(LCD_RS, OUTPUT);
    197e:	80 e1       	ldi	r24, 0x10	; 16
    1980:	61 e0       	ldi	r22, 0x01	; 1
    1982:	0e 94 a6 08 	call	0x114c	; 0x114c <SetPinDirection>
	SetPinValue(LCD_RS, LOW);
    1986:	80 e1       	ldi	r24, 0x10	; 16
    1988:	60 e0       	ldi	r22, 0x00	; 0
    198a:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>

	//RW=0
	SetPinDirection(LCD_RW, OUTPUT);
    198e:	81 e1       	ldi	r24, 0x11	; 17
    1990:	61 e0       	ldi	r22, 0x01	; 1
    1992:	0e 94 a6 08 	call	0x114c	; 0x114c <SetPinDirection>
	SetPinValue(LCD_RW, LOW);
    1996:	81 e1       	ldi	r24, 0x11	; 17
    1998:	60 e0       	ldi	r22, 0x00	; 0
    199a:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>

	//command: writing command to the pins defined and connected to the data pins to send commands to the LCD
	SetPinDirection(LCD_D0, OUTPUT); // declare D0 as output
    199e:	88 e1       	ldi	r24, 0x18	; 24
    19a0:	61 e0       	ldi	r22, 0x01	; 1
    19a2:	0e 94 a6 08 	call	0x114c	; 0x114c <SetPinDirection>
	SetPinValue(LCD_D0, GET_BIT(command, 0)); // get the value of the 1st bit of "command" var. and put it at D0 which is the 1st bit/pin of the data pins/bits
    19a6:	8f 85       	ldd	r24, Y+15	; 0x0f
    19a8:	98 2f       	mov	r25, r24
    19aa:	91 70       	andi	r25, 0x01	; 1
    19ac:	88 e1       	ldi	r24, 0x18	; 24
    19ae:	69 2f       	mov	r22, r25
    19b0:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>

	SetPinDirection(LCD_D1, OUTPUT); // declare D1 as output
    19b4:	89 e1       	ldi	r24, 0x19	; 25
    19b6:	61 e0       	ldi	r22, 0x01	; 1
    19b8:	0e 94 a6 08 	call	0x114c	; 0x114c <SetPinDirection>
	SetPinValue(LCD_D1, GET_BIT(command, 1)); // get the value of the 1st bit of "command" var. and put it at D1 which is the 2nd bit/pin of the data pins/bits
    19bc:	8f 85       	ldd	r24, Y+15	; 0x0f
    19be:	86 95       	lsr	r24
    19c0:	98 2f       	mov	r25, r24
    19c2:	91 70       	andi	r25, 0x01	; 1
    19c4:	89 e1       	ldi	r24, 0x19	; 25
    19c6:	69 2f       	mov	r22, r25
    19c8:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>

	SetPinDirection(LCD_D2, OUTPUT); // declare D2 as output
    19cc:	8a e1       	ldi	r24, 0x1A	; 26
    19ce:	61 e0       	ldi	r22, 0x01	; 1
    19d0:	0e 94 a6 08 	call	0x114c	; 0x114c <SetPinDirection>
	SetPinValue(LCD_D2, GET_BIT(command, 2)); // get the value of the 1st bit of "command" var. and put it at D2 which is the 3rd bit/pin of the data pins/bits
    19d4:	8f 85       	ldd	r24, Y+15	; 0x0f
    19d6:	86 95       	lsr	r24
    19d8:	86 95       	lsr	r24
    19da:	98 2f       	mov	r25, r24
    19dc:	91 70       	andi	r25, 0x01	; 1
    19de:	8a e1       	ldi	r24, 0x1A	; 26
    19e0:	69 2f       	mov	r22, r25
    19e2:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>

	SetPinDirection(LCD_D3, OUTPUT); // declare D3 as output
    19e6:	8b e1       	ldi	r24, 0x1B	; 27
    19e8:	61 e0       	ldi	r22, 0x01	; 1
    19ea:	0e 94 a6 08 	call	0x114c	; 0x114c <SetPinDirection>
	SetPinValue(LCD_D3, GET_BIT(command, 3)); // get the value of the 1st bit of "command" var. and put it at D3 which is the 4th bit/pin of the data pins/bits
    19ee:	8f 85       	ldd	r24, Y+15	; 0x0f
    19f0:	86 95       	lsr	r24
    19f2:	86 95       	lsr	r24
    19f4:	86 95       	lsr	r24
    19f6:	98 2f       	mov	r25, r24
    19f8:	91 70       	andi	r25, 0x01	; 1
    19fa:	8b e1       	ldi	r24, 0x1B	; 27
    19fc:	69 2f       	mov	r22, r25
    19fe:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>

	SetPinDirection(LCD_D4, OUTPUT); // declare D4 as output
    1a02:	8c e1       	ldi	r24, 0x1C	; 28
    1a04:	61 e0       	ldi	r22, 0x01	; 1
    1a06:	0e 94 a6 08 	call	0x114c	; 0x114c <SetPinDirection>
	SetPinValue(LCD_D4, GET_BIT(command, 4)); // get the value of the 1st bit of "command" var. and put it at D4 which is the 5th bit/pin of the data pins/bits
    1a0a:	8f 85       	ldd	r24, Y+15	; 0x0f
    1a0c:	82 95       	swap	r24
    1a0e:	8f 70       	andi	r24, 0x0F	; 15
    1a10:	98 2f       	mov	r25, r24
    1a12:	91 70       	andi	r25, 0x01	; 1
    1a14:	8c e1       	ldi	r24, 0x1C	; 28
    1a16:	69 2f       	mov	r22, r25
    1a18:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>

	SetPinDirection(LCD_D5, OUTPUT); // declare D5 as output
    1a1c:	8d e1       	ldi	r24, 0x1D	; 29
    1a1e:	61 e0       	ldi	r22, 0x01	; 1
    1a20:	0e 94 a6 08 	call	0x114c	; 0x114c <SetPinDirection>
	SetPinValue(LCD_D5, GET_BIT(command, 5)); // get the value of the 1st bit of "command" var. and put it at D5 which is the 6th bit/pin of the data pins/bits
    1a24:	8f 85       	ldd	r24, Y+15	; 0x0f
    1a26:	82 95       	swap	r24
    1a28:	86 95       	lsr	r24
    1a2a:	87 70       	andi	r24, 0x07	; 7
    1a2c:	98 2f       	mov	r25, r24
    1a2e:	91 70       	andi	r25, 0x01	; 1
    1a30:	8d e1       	ldi	r24, 0x1D	; 29
    1a32:	69 2f       	mov	r22, r25
    1a34:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>

	SetPinDirection(LCD_D6, OUTPUT); // declare D6 as output
    1a38:	8e e1       	ldi	r24, 0x1E	; 30
    1a3a:	61 e0       	ldi	r22, 0x01	; 1
    1a3c:	0e 94 a6 08 	call	0x114c	; 0x114c <SetPinDirection>
	SetPinValue(LCD_D6, GET_BIT(command, 6)); // get the value of the 1st bit of "command" var. and put it at D6 which is the 7th bit/pin of the data pins/bits
    1a40:	8f 85       	ldd	r24, Y+15	; 0x0f
    1a42:	82 95       	swap	r24
    1a44:	86 95       	lsr	r24
    1a46:	86 95       	lsr	r24
    1a48:	83 70       	andi	r24, 0x03	; 3
    1a4a:	98 2f       	mov	r25, r24
    1a4c:	91 70       	andi	r25, 0x01	; 1
    1a4e:	8e e1       	ldi	r24, 0x1E	; 30
    1a50:	69 2f       	mov	r22, r25
    1a52:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>

	SetPinDirection(LCD_D7, OUTPUT); // declare D7 as output
    1a56:	8f e1       	ldi	r24, 0x1F	; 31
    1a58:	61 e0       	ldi	r22, 0x01	; 1
    1a5a:	0e 94 a6 08 	call	0x114c	; 0x114c <SetPinDirection>
	SetPinValue(LCD_D7, GET_BIT(command, 7)); // get the value of the 1st bit of "command" var. and put it at D7 which is the 8th bit/pin of the data pins/bits
    1a5e:	8f 85       	ldd	r24, Y+15	; 0x0f
    1a60:	98 2f       	mov	r25, r24
    1a62:	99 1f       	adc	r25, r25
    1a64:	99 27       	eor	r25, r25
    1a66:	99 1f       	adc	r25, r25
    1a68:	8f e1       	ldi	r24, 0x1F	; 31
    1a6a:	69 2f       	mov	r22, r25
    1a6c:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>

	// Enable Pulse
		//Enable high
		SetPinDirection(LCD_EN, OUTPUT);
    1a70:	82 e1       	ldi	r24, 0x12	; 18
    1a72:	61 e0       	ldi	r22, 0x01	; 1
    1a74:	0e 94 a6 08 	call	0x114c	; 0x114c <SetPinDirection>
		SetPinValue(LCD_EN,HIGH);
    1a78:	82 e1       	ldi	r24, 0x12	; 18
    1a7a:	61 e0       	ldi	r22, 0x01	; 1
    1a7c:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    1a80:	80 e0       	ldi	r24, 0x00	; 0
    1a82:	90 e0       	ldi	r25, 0x00	; 0
    1a84:	a0 e0       	ldi	r26, 0x00	; 0
    1a86:	b0 e4       	ldi	r27, 0x40	; 64
    1a88:	8b 87       	std	Y+11, r24	; 0x0b
    1a8a:	9c 87       	std	Y+12, r25	; 0x0c
    1a8c:	ad 87       	std	Y+13, r26	; 0x0d
    1a8e:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1a90:	6b 85       	ldd	r22, Y+11	; 0x0b
    1a92:	7c 85       	ldd	r23, Y+12	; 0x0c
    1a94:	8d 85       	ldd	r24, Y+13	; 0x0d
    1a96:	9e 85       	ldd	r25, Y+14	; 0x0e
    1a98:	20 e0       	ldi	r18, 0x00	; 0
    1a9a:	30 e0       	ldi	r19, 0x00	; 0
    1a9c:	4a ef       	ldi	r20, 0xFA	; 250
    1a9e:	54 e4       	ldi	r21, 0x44	; 68
    1aa0:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1aa4:	dc 01       	movw	r26, r24
    1aa6:	cb 01       	movw	r24, r22
    1aa8:	8f 83       	std	Y+7, r24	; 0x07
    1aaa:	98 87       	std	Y+8, r25	; 0x08
    1aac:	a9 87       	std	Y+9, r26	; 0x09
    1aae:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1ab0:	6f 81       	ldd	r22, Y+7	; 0x07
    1ab2:	78 85       	ldd	r23, Y+8	; 0x08
    1ab4:	89 85       	ldd	r24, Y+9	; 0x09
    1ab6:	9a 85       	ldd	r25, Y+10	; 0x0a
    1ab8:	20 e0       	ldi	r18, 0x00	; 0
    1aba:	30 e0       	ldi	r19, 0x00	; 0
    1abc:	40 e8       	ldi	r20, 0x80	; 128
    1abe:	5f e3       	ldi	r21, 0x3F	; 63
    1ac0:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1ac4:	88 23       	and	r24, r24
    1ac6:	2c f4       	brge	.+10     	; 0x1ad2 <LCD_vidwriteCommand+0x16a>
		__ticks = 1;
    1ac8:	81 e0       	ldi	r24, 0x01	; 1
    1aca:	90 e0       	ldi	r25, 0x00	; 0
    1acc:	9e 83       	std	Y+6, r25	; 0x06
    1ace:	8d 83       	std	Y+5, r24	; 0x05
    1ad0:	3f c0       	rjmp	.+126    	; 0x1b50 <LCD_vidwriteCommand+0x1e8>
	else if (__tmp > 65535)
    1ad2:	6f 81       	ldd	r22, Y+7	; 0x07
    1ad4:	78 85       	ldd	r23, Y+8	; 0x08
    1ad6:	89 85       	ldd	r24, Y+9	; 0x09
    1ad8:	9a 85       	ldd	r25, Y+10	; 0x0a
    1ada:	20 e0       	ldi	r18, 0x00	; 0
    1adc:	3f ef       	ldi	r19, 0xFF	; 255
    1ade:	4f e7       	ldi	r20, 0x7F	; 127
    1ae0:	57 e4       	ldi	r21, 0x47	; 71
    1ae2:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1ae6:	18 16       	cp	r1, r24
    1ae8:	4c f5       	brge	.+82     	; 0x1b3c <LCD_vidwriteCommand+0x1d4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1aea:	6b 85       	ldd	r22, Y+11	; 0x0b
    1aec:	7c 85       	ldd	r23, Y+12	; 0x0c
    1aee:	8d 85       	ldd	r24, Y+13	; 0x0d
    1af0:	9e 85       	ldd	r25, Y+14	; 0x0e
    1af2:	20 e0       	ldi	r18, 0x00	; 0
    1af4:	30 e0       	ldi	r19, 0x00	; 0
    1af6:	40 e2       	ldi	r20, 0x20	; 32
    1af8:	51 e4       	ldi	r21, 0x41	; 65
    1afa:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1afe:	dc 01       	movw	r26, r24
    1b00:	cb 01       	movw	r24, r22
    1b02:	bc 01       	movw	r22, r24
    1b04:	cd 01       	movw	r24, r26
    1b06:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1b0a:	dc 01       	movw	r26, r24
    1b0c:	cb 01       	movw	r24, r22
    1b0e:	9e 83       	std	Y+6, r25	; 0x06
    1b10:	8d 83       	std	Y+5, r24	; 0x05
    1b12:	0f c0       	rjmp	.+30     	; 0x1b32 <LCD_vidwriteCommand+0x1ca>
    1b14:	88 ec       	ldi	r24, 0xC8	; 200
    1b16:	90 e0       	ldi	r25, 0x00	; 0
    1b18:	9c 83       	std	Y+4, r25	; 0x04
    1b1a:	8b 83       	std	Y+3, r24	; 0x03
    1b1c:	8b 81       	ldd	r24, Y+3	; 0x03
    1b1e:	9c 81       	ldd	r25, Y+4	; 0x04
    1b20:	01 97       	sbiw	r24, 0x01	; 1
    1b22:	f1 f7       	brne	.-4      	; 0x1b20 <LCD_vidwriteCommand+0x1b8>
    1b24:	9c 83       	std	Y+4, r25	; 0x04
    1b26:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1b28:	8d 81       	ldd	r24, Y+5	; 0x05
    1b2a:	9e 81       	ldd	r25, Y+6	; 0x06
    1b2c:	01 97       	sbiw	r24, 0x01	; 1
    1b2e:	9e 83       	std	Y+6, r25	; 0x06
    1b30:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1b32:	8d 81       	ldd	r24, Y+5	; 0x05
    1b34:	9e 81       	ldd	r25, Y+6	; 0x06
    1b36:	00 97       	sbiw	r24, 0x00	; 0
    1b38:	69 f7       	brne	.-38     	; 0x1b14 <LCD_vidwriteCommand+0x1ac>
    1b3a:	14 c0       	rjmp	.+40     	; 0x1b64 <LCD_vidwriteCommand+0x1fc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1b3c:	6f 81       	ldd	r22, Y+7	; 0x07
    1b3e:	78 85       	ldd	r23, Y+8	; 0x08
    1b40:	89 85       	ldd	r24, Y+9	; 0x09
    1b42:	9a 85       	ldd	r25, Y+10	; 0x0a
    1b44:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1b48:	dc 01       	movw	r26, r24
    1b4a:	cb 01       	movw	r24, r22
    1b4c:	9e 83       	std	Y+6, r25	; 0x06
    1b4e:	8d 83       	std	Y+5, r24	; 0x05
    1b50:	8d 81       	ldd	r24, Y+5	; 0x05
    1b52:	9e 81       	ldd	r25, Y+6	; 0x06
    1b54:	9a 83       	std	Y+2, r25	; 0x02
    1b56:	89 83       	std	Y+1, r24	; 0x01
    1b58:	89 81       	ldd	r24, Y+1	; 0x01
    1b5a:	9a 81       	ldd	r25, Y+2	; 0x02
    1b5c:	01 97       	sbiw	r24, 0x01	; 1
    1b5e:	f1 f7       	brne	.-4      	; 0x1b5c <LCD_vidwriteCommand+0x1f4>
    1b60:	9a 83       	std	Y+2, r25	; 0x02
    1b62:	89 83       	std	Y+1, r24	; 0x01
		//delay 2ms
		_delay_ms(2);
		//Enable low
		SetPinValue(LCD_EN,LOW);
    1b64:	82 e1       	ldi	r24, 0x12	; 18
    1b66:	60 e0       	ldi	r22, 0x00	; 0
    1b68:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
}
    1b6c:	2f 96       	adiw	r28, 0x0f	; 15
    1b6e:	0f b6       	in	r0, 0x3f	; 63
    1b70:	f8 94       	cli
    1b72:	de bf       	out	0x3e, r29	; 62
    1b74:	0f be       	out	0x3f, r0	; 63
    1b76:	cd bf       	out	0x3d, r28	; 61
    1b78:	cf 91       	pop	r28
    1b7a:	df 91       	pop	r29
    1b7c:	08 95       	ret

00001b7e <LCD_vidwriteData>:

void LCD_vidwriteData(u8 data)
{
    1b7e:	df 93       	push	r29
    1b80:	cf 93       	push	r28
    1b82:	cd b7       	in	r28, 0x3d	; 61
    1b84:	de b7       	in	r29, 0x3e	; 62
    1b86:	2f 97       	sbiw	r28, 0x0f	; 15
    1b88:	0f b6       	in	r0, 0x3f	; 63
    1b8a:	f8 94       	cli
    1b8c:	de bf       	out	0x3e, r29	; 62
    1b8e:	0f be       	out	0x3f, r0	; 63
    1b90:	cd bf       	out	0x3d, r28	; 61
    1b92:	8f 87       	std	Y+15, r24	; 0x0f
	//RS=1
	SetPinDirection(LCD_RS,OUTPUT);
    1b94:	80 e1       	ldi	r24, 0x10	; 16
    1b96:	61 e0       	ldi	r22, 0x01	; 1
    1b98:	0e 94 a6 08 	call	0x114c	; 0x114c <SetPinDirection>
	SetPinValue(LCD_RS,HIGH);
    1b9c:	80 e1       	ldi	r24, 0x10	; 16
    1b9e:	61 e0       	ldi	r22, 0x01	; 1
    1ba0:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>

	//RW=0
	SetPinDirection(LCD_RW,OUTPUT);
    1ba4:	81 e1       	ldi	r24, 0x11	; 17
    1ba6:	61 e0       	ldi	r22, 0x01	; 1
    1ba8:	0e 94 a6 08 	call	0x114c	; 0x114c <SetPinDirection>
	SetPinValue(LCD_RW,LOW);
    1bac:	81 e1       	ldi	r24, 0x11	; 17
    1bae:	60 e0       	ldi	r22, 0x00	; 0
    1bb0:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>

	//data
	SetPinDirection(LCD_D0, OUTPUT); // declare D0 as output
    1bb4:	88 e1       	ldi	r24, 0x18	; 24
    1bb6:	61 e0       	ldi	r22, 0x01	; 1
    1bb8:	0e 94 a6 08 	call	0x114c	; 0x114c <SetPinDirection>
	SetPinValue(LCD_D0,GET_BIT(data,0)); // get the value of the 1st bit of "data" var. and put it at D0 which is the 1st bit/pin of the data pins/bits
    1bbc:	8f 85       	ldd	r24, Y+15	; 0x0f
    1bbe:	98 2f       	mov	r25, r24
    1bc0:	91 70       	andi	r25, 0x01	; 1
    1bc2:	88 e1       	ldi	r24, 0x18	; 24
    1bc4:	69 2f       	mov	r22, r25
    1bc6:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>

	SetPinDirection(LCD_D1, OUTPUT); // declare D1 as output
    1bca:	89 e1       	ldi	r24, 0x19	; 25
    1bcc:	61 e0       	ldi	r22, 0x01	; 1
    1bce:	0e 94 a6 08 	call	0x114c	; 0x114c <SetPinDirection>
	SetPinValue(LCD_D1,GET_BIT(data,1)); // get the value of the 1st bit of "data" var. and put it at D1 which is the 2nd bit/pin of the data pins/bits
    1bd2:	8f 85       	ldd	r24, Y+15	; 0x0f
    1bd4:	86 95       	lsr	r24
    1bd6:	98 2f       	mov	r25, r24
    1bd8:	91 70       	andi	r25, 0x01	; 1
    1bda:	89 e1       	ldi	r24, 0x19	; 25
    1bdc:	69 2f       	mov	r22, r25
    1bde:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>

	SetPinDirection(LCD_D2, OUTPUT); // declare D2 as output
    1be2:	8a e1       	ldi	r24, 0x1A	; 26
    1be4:	61 e0       	ldi	r22, 0x01	; 1
    1be6:	0e 94 a6 08 	call	0x114c	; 0x114c <SetPinDirection>
	SetPinValue(LCD_D2,GET_BIT(data,2)); // get the value of the 1st bit of "data" var. and put it at D2 which is the 3rd bit/pin of the data pins/bits
    1bea:	8f 85       	ldd	r24, Y+15	; 0x0f
    1bec:	86 95       	lsr	r24
    1bee:	86 95       	lsr	r24
    1bf0:	98 2f       	mov	r25, r24
    1bf2:	91 70       	andi	r25, 0x01	; 1
    1bf4:	8a e1       	ldi	r24, 0x1A	; 26
    1bf6:	69 2f       	mov	r22, r25
    1bf8:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>

	SetPinDirection(LCD_D3, OUTPUT); // declare D3 as output
    1bfc:	8b e1       	ldi	r24, 0x1B	; 27
    1bfe:	61 e0       	ldi	r22, 0x01	; 1
    1c00:	0e 94 a6 08 	call	0x114c	; 0x114c <SetPinDirection>
	SetPinValue(LCD_D3,GET_BIT(data,3)); // get the value of the 1st bit of "data" var. and put it at D3 which is the 4th bit/pin of the data pins/bits
    1c04:	8f 85       	ldd	r24, Y+15	; 0x0f
    1c06:	86 95       	lsr	r24
    1c08:	86 95       	lsr	r24
    1c0a:	86 95       	lsr	r24
    1c0c:	98 2f       	mov	r25, r24
    1c0e:	91 70       	andi	r25, 0x01	; 1
    1c10:	8b e1       	ldi	r24, 0x1B	; 27
    1c12:	69 2f       	mov	r22, r25
    1c14:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>

	SetPinDirection(LCD_D4, OUTPUT); // declare D4 as output
    1c18:	8c e1       	ldi	r24, 0x1C	; 28
    1c1a:	61 e0       	ldi	r22, 0x01	; 1
    1c1c:	0e 94 a6 08 	call	0x114c	; 0x114c <SetPinDirection>
	SetPinValue(LCD_D4,GET_BIT(data,4)); // get the value of the 1st bit of "data" var. and put it at D4 which is the 5th bit/pin of the data pins/bits
    1c20:	8f 85       	ldd	r24, Y+15	; 0x0f
    1c22:	82 95       	swap	r24
    1c24:	8f 70       	andi	r24, 0x0F	; 15
    1c26:	98 2f       	mov	r25, r24
    1c28:	91 70       	andi	r25, 0x01	; 1
    1c2a:	8c e1       	ldi	r24, 0x1C	; 28
    1c2c:	69 2f       	mov	r22, r25
    1c2e:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>

	SetPinDirection(LCD_D5, OUTPUT); // declare D5 as output
    1c32:	8d e1       	ldi	r24, 0x1D	; 29
    1c34:	61 e0       	ldi	r22, 0x01	; 1
    1c36:	0e 94 a6 08 	call	0x114c	; 0x114c <SetPinDirection>
	SetPinValue(LCD_D5,GET_BIT(data,5)); // get the value of the 1st bit of "data" var. and put it at D5 which is the 6th bit/pin of the data pins/bits
    1c3a:	8f 85       	ldd	r24, Y+15	; 0x0f
    1c3c:	82 95       	swap	r24
    1c3e:	86 95       	lsr	r24
    1c40:	87 70       	andi	r24, 0x07	; 7
    1c42:	98 2f       	mov	r25, r24
    1c44:	91 70       	andi	r25, 0x01	; 1
    1c46:	8d e1       	ldi	r24, 0x1D	; 29
    1c48:	69 2f       	mov	r22, r25
    1c4a:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>

	SetPinDirection(LCD_D6, OUTPUT); // declare D6 as output
    1c4e:	8e e1       	ldi	r24, 0x1E	; 30
    1c50:	61 e0       	ldi	r22, 0x01	; 1
    1c52:	0e 94 a6 08 	call	0x114c	; 0x114c <SetPinDirection>
	SetPinValue(LCD_D6,GET_BIT(data,6)); // get the value of the 1st bit of "data" var. and put it at D6 which is the 7th bit/pin of the data pins/bits
    1c56:	8f 85       	ldd	r24, Y+15	; 0x0f
    1c58:	82 95       	swap	r24
    1c5a:	86 95       	lsr	r24
    1c5c:	86 95       	lsr	r24
    1c5e:	83 70       	andi	r24, 0x03	; 3
    1c60:	98 2f       	mov	r25, r24
    1c62:	91 70       	andi	r25, 0x01	; 1
    1c64:	8e e1       	ldi	r24, 0x1E	; 30
    1c66:	69 2f       	mov	r22, r25
    1c68:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>

	SetPinDirection(LCD_D7, OUTPUT); // declare D7 as output
    1c6c:	8f e1       	ldi	r24, 0x1F	; 31
    1c6e:	61 e0       	ldi	r22, 0x01	; 1
    1c70:	0e 94 a6 08 	call	0x114c	; 0x114c <SetPinDirection>
	SetPinValue(LCD_D7,GET_BIT(data,7)); // get the value of the 1st bit of "data" var. and put it at D7 which is the 8th bit/pin of the data pins/bits
    1c74:	8f 85       	ldd	r24, Y+15	; 0x0f
    1c76:	98 2f       	mov	r25, r24
    1c78:	99 1f       	adc	r25, r25
    1c7a:	99 27       	eor	r25, r25
    1c7c:	99 1f       	adc	r25, r25
    1c7e:	8f e1       	ldi	r24, 0x1F	; 31
    1c80:	69 2f       	mov	r22, r25
    1c82:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>


	// Enable Pulse
		//Enable high
		SetPinDirection(LCD_EN, OUTPUT);
    1c86:	82 e1       	ldi	r24, 0x12	; 18
    1c88:	61 e0       	ldi	r22, 0x01	; 1
    1c8a:	0e 94 a6 08 	call	0x114c	; 0x114c <SetPinDirection>
		SetPinValue(LCD_EN,HIGH);
    1c8e:	82 e1       	ldi	r24, 0x12	; 18
    1c90:	61 e0       	ldi	r22, 0x01	; 1
    1c92:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    1c96:	80 e0       	ldi	r24, 0x00	; 0
    1c98:	90 e0       	ldi	r25, 0x00	; 0
    1c9a:	a0 e0       	ldi	r26, 0x00	; 0
    1c9c:	b0 e4       	ldi	r27, 0x40	; 64
    1c9e:	8b 87       	std	Y+11, r24	; 0x0b
    1ca0:	9c 87       	std	Y+12, r25	; 0x0c
    1ca2:	ad 87       	std	Y+13, r26	; 0x0d
    1ca4:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1ca6:	6b 85       	ldd	r22, Y+11	; 0x0b
    1ca8:	7c 85       	ldd	r23, Y+12	; 0x0c
    1caa:	8d 85       	ldd	r24, Y+13	; 0x0d
    1cac:	9e 85       	ldd	r25, Y+14	; 0x0e
    1cae:	20 e0       	ldi	r18, 0x00	; 0
    1cb0:	30 e0       	ldi	r19, 0x00	; 0
    1cb2:	4a ef       	ldi	r20, 0xFA	; 250
    1cb4:	54 e4       	ldi	r21, 0x44	; 68
    1cb6:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1cba:	dc 01       	movw	r26, r24
    1cbc:	cb 01       	movw	r24, r22
    1cbe:	8f 83       	std	Y+7, r24	; 0x07
    1cc0:	98 87       	std	Y+8, r25	; 0x08
    1cc2:	a9 87       	std	Y+9, r26	; 0x09
    1cc4:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1cc6:	6f 81       	ldd	r22, Y+7	; 0x07
    1cc8:	78 85       	ldd	r23, Y+8	; 0x08
    1cca:	89 85       	ldd	r24, Y+9	; 0x09
    1ccc:	9a 85       	ldd	r25, Y+10	; 0x0a
    1cce:	20 e0       	ldi	r18, 0x00	; 0
    1cd0:	30 e0       	ldi	r19, 0x00	; 0
    1cd2:	40 e8       	ldi	r20, 0x80	; 128
    1cd4:	5f e3       	ldi	r21, 0x3F	; 63
    1cd6:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1cda:	88 23       	and	r24, r24
    1cdc:	2c f4       	brge	.+10     	; 0x1ce8 <LCD_vidwriteData+0x16a>
		__ticks = 1;
    1cde:	81 e0       	ldi	r24, 0x01	; 1
    1ce0:	90 e0       	ldi	r25, 0x00	; 0
    1ce2:	9e 83       	std	Y+6, r25	; 0x06
    1ce4:	8d 83       	std	Y+5, r24	; 0x05
    1ce6:	3f c0       	rjmp	.+126    	; 0x1d66 <LCD_vidwriteData+0x1e8>
	else if (__tmp > 65535)
    1ce8:	6f 81       	ldd	r22, Y+7	; 0x07
    1cea:	78 85       	ldd	r23, Y+8	; 0x08
    1cec:	89 85       	ldd	r24, Y+9	; 0x09
    1cee:	9a 85       	ldd	r25, Y+10	; 0x0a
    1cf0:	20 e0       	ldi	r18, 0x00	; 0
    1cf2:	3f ef       	ldi	r19, 0xFF	; 255
    1cf4:	4f e7       	ldi	r20, 0x7F	; 127
    1cf6:	57 e4       	ldi	r21, 0x47	; 71
    1cf8:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1cfc:	18 16       	cp	r1, r24
    1cfe:	4c f5       	brge	.+82     	; 0x1d52 <LCD_vidwriteData+0x1d4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1d00:	6b 85       	ldd	r22, Y+11	; 0x0b
    1d02:	7c 85       	ldd	r23, Y+12	; 0x0c
    1d04:	8d 85       	ldd	r24, Y+13	; 0x0d
    1d06:	9e 85       	ldd	r25, Y+14	; 0x0e
    1d08:	20 e0       	ldi	r18, 0x00	; 0
    1d0a:	30 e0       	ldi	r19, 0x00	; 0
    1d0c:	40 e2       	ldi	r20, 0x20	; 32
    1d0e:	51 e4       	ldi	r21, 0x41	; 65
    1d10:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1d14:	dc 01       	movw	r26, r24
    1d16:	cb 01       	movw	r24, r22
    1d18:	bc 01       	movw	r22, r24
    1d1a:	cd 01       	movw	r24, r26
    1d1c:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1d20:	dc 01       	movw	r26, r24
    1d22:	cb 01       	movw	r24, r22
    1d24:	9e 83       	std	Y+6, r25	; 0x06
    1d26:	8d 83       	std	Y+5, r24	; 0x05
    1d28:	0f c0       	rjmp	.+30     	; 0x1d48 <LCD_vidwriteData+0x1ca>
    1d2a:	88 ec       	ldi	r24, 0xC8	; 200
    1d2c:	90 e0       	ldi	r25, 0x00	; 0
    1d2e:	9c 83       	std	Y+4, r25	; 0x04
    1d30:	8b 83       	std	Y+3, r24	; 0x03
    1d32:	8b 81       	ldd	r24, Y+3	; 0x03
    1d34:	9c 81       	ldd	r25, Y+4	; 0x04
    1d36:	01 97       	sbiw	r24, 0x01	; 1
    1d38:	f1 f7       	brne	.-4      	; 0x1d36 <LCD_vidwriteData+0x1b8>
    1d3a:	9c 83       	std	Y+4, r25	; 0x04
    1d3c:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1d3e:	8d 81       	ldd	r24, Y+5	; 0x05
    1d40:	9e 81       	ldd	r25, Y+6	; 0x06
    1d42:	01 97       	sbiw	r24, 0x01	; 1
    1d44:	9e 83       	std	Y+6, r25	; 0x06
    1d46:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1d48:	8d 81       	ldd	r24, Y+5	; 0x05
    1d4a:	9e 81       	ldd	r25, Y+6	; 0x06
    1d4c:	00 97       	sbiw	r24, 0x00	; 0
    1d4e:	69 f7       	brne	.-38     	; 0x1d2a <LCD_vidwriteData+0x1ac>
    1d50:	14 c0       	rjmp	.+40     	; 0x1d7a <LCD_vidwriteData+0x1fc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1d52:	6f 81       	ldd	r22, Y+7	; 0x07
    1d54:	78 85       	ldd	r23, Y+8	; 0x08
    1d56:	89 85       	ldd	r24, Y+9	; 0x09
    1d58:	9a 85       	ldd	r25, Y+10	; 0x0a
    1d5a:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1d5e:	dc 01       	movw	r26, r24
    1d60:	cb 01       	movw	r24, r22
    1d62:	9e 83       	std	Y+6, r25	; 0x06
    1d64:	8d 83       	std	Y+5, r24	; 0x05
    1d66:	8d 81       	ldd	r24, Y+5	; 0x05
    1d68:	9e 81       	ldd	r25, Y+6	; 0x06
    1d6a:	9a 83       	std	Y+2, r25	; 0x02
    1d6c:	89 83       	std	Y+1, r24	; 0x01
    1d6e:	89 81       	ldd	r24, Y+1	; 0x01
    1d70:	9a 81       	ldd	r25, Y+2	; 0x02
    1d72:	01 97       	sbiw	r24, 0x01	; 1
    1d74:	f1 f7       	brne	.-4      	; 0x1d72 <LCD_vidwriteData+0x1f4>
    1d76:	9a 83       	std	Y+2, r25	; 0x02
    1d78:	89 83       	std	Y+1, r24	; 0x01
		//delay 2ms
		_delay_ms(2);
		//Enable low
		SetPinValue(LCD_EN,LOW);
    1d7a:	82 e1       	ldi	r24, 0x12	; 18
    1d7c:	60 e0       	ldi	r22, 0x00	; 0
    1d7e:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
}
    1d82:	2f 96       	adiw	r28, 0x0f	; 15
    1d84:	0f b6       	in	r0, 0x3f	; 63
    1d86:	f8 94       	cli
    1d88:	de bf       	out	0x3e, r29	; 62
    1d8a:	0f be       	out	0x3f, r0	; 63
    1d8c:	cd bf       	out	0x3d, r28	; 61
    1d8e:	cf 91       	pop	r28
    1d90:	df 91       	pop	r29
    1d92:	08 95       	ret

00001d94 <LCD_vidInit>:

void LCD_vidInit(void)
{
    1d94:	df 93       	push	r29
    1d96:	cf 93       	push	r28
    1d98:	cd b7       	in	r28, 0x3d	; 61
    1d9a:	de b7       	in	r29, 0x3e	; 62
    1d9c:	e8 97       	sbiw	r28, 0x38	; 56
    1d9e:	0f b6       	in	r0, 0x3f	; 63
    1da0:	f8 94       	cli
    1da2:	de bf       	out	0x3e, r29	; 62
    1da4:	0f be       	out	0x3f, r0	; 63
    1da6:	cd bf       	out	0x3d, r28	; 61
    1da8:	80 e0       	ldi	r24, 0x00	; 0
    1daa:	90 e0       	ldi	r25, 0x00	; 0
    1dac:	a8 e4       	ldi	r26, 0x48	; 72
    1dae:	b2 e4       	ldi	r27, 0x42	; 66
    1db0:	8d ab       	std	Y+53, r24	; 0x35
    1db2:	9e ab       	std	Y+54, r25	; 0x36
    1db4:	af ab       	std	Y+55, r26	; 0x37
    1db6:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1db8:	6d a9       	ldd	r22, Y+53	; 0x35
    1dba:	7e a9       	ldd	r23, Y+54	; 0x36
    1dbc:	8f a9       	ldd	r24, Y+55	; 0x37
    1dbe:	98 ad       	ldd	r25, Y+56	; 0x38
    1dc0:	20 e0       	ldi	r18, 0x00	; 0
    1dc2:	30 e0       	ldi	r19, 0x00	; 0
    1dc4:	4a ef       	ldi	r20, 0xFA	; 250
    1dc6:	54 e4       	ldi	r21, 0x44	; 68
    1dc8:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1dcc:	dc 01       	movw	r26, r24
    1dce:	cb 01       	movw	r24, r22
    1dd0:	89 ab       	std	Y+49, r24	; 0x31
    1dd2:	9a ab       	std	Y+50, r25	; 0x32
    1dd4:	ab ab       	std	Y+51, r26	; 0x33
    1dd6:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    1dd8:	69 a9       	ldd	r22, Y+49	; 0x31
    1dda:	7a a9       	ldd	r23, Y+50	; 0x32
    1ddc:	8b a9       	ldd	r24, Y+51	; 0x33
    1dde:	9c a9       	ldd	r25, Y+52	; 0x34
    1de0:	20 e0       	ldi	r18, 0x00	; 0
    1de2:	30 e0       	ldi	r19, 0x00	; 0
    1de4:	40 e8       	ldi	r20, 0x80	; 128
    1de6:	5f e3       	ldi	r21, 0x3F	; 63
    1de8:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1dec:	88 23       	and	r24, r24
    1dee:	2c f4       	brge	.+10     	; 0x1dfa <LCD_vidInit+0x66>
		__ticks = 1;
    1df0:	81 e0       	ldi	r24, 0x01	; 1
    1df2:	90 e0       	ldi	r25, 0x00	; 0
    1df4:	98 ab       	std	Y+48, r25	; 0x30
    1df6:	8f a7       	std	Y+47, r24	; 0x2f
    1df8:	3f c0       	rjmp	.+126    	; 0x1e78 <LCD_vidInit+0xe4>
	else if (__tmp > 65535)
    1dfa:	69 a9       	ldd	r22, Y+49	; 0x31
    1dfc:	7a a9       	ldd	r23, Y+50	; 0x32
    1dfe:	8b a9       	ldd	r24, Y+51	; 0x33
    1e00:	9c a9       	ldd	r25, Y+52	; 0x34
    1e02:	20 e0       	ldi	r18, 0x00	; 0
    1e04:	3f ef       	ldi	r19, 0xFF	; 255
    1e06:	4f e7       	ldi	r20, 0x7F	; 127
    1e08:	57 e4       	ldi	r21, 0x47	; 71
    1e0a:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1e0e:	18 16       	cp	r1, r24
    1e10:	4c f5       	brge	.+82     	; 0x1e64 <LCD_vidInit+0xd0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1e12:	6d a9       	ldd	r22, Y+53	; 0x35
    1e14:	7e a9       	ldd	r23, Y+54	; 0x36
    1e16:	8f a9       	ldd	r24, Y+55	; 0x37
    1e18:	98 ad       	ldd	r25, Y+56	; 0x38
    1e1a:	20 e0       	ldi	r18, 0x00	; 0
    1e1c:	30 e0       	ldi	r19, 0x00	; 0
    1e1e:	40 e2       	ldi	r20, 0x20	; 32
    1e20:	51 e4       	ldi	r21, 0x41	; 65
    1e22:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1e26:	dc 01       	movw	r26, r24
    1e28:	cb 01       	movw	r24, r22
    1e2a:	bc 01       	movw	r22, r24
    1e2c:	cd 01       	movw	r24, r26
    1e2e:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1e32:	dc 01       	movw	r26, r24
    1e34:	cb 01       	movw	r24, r22
    1e36:	98 ab       	std	Y+48, r25	; 0x30
    1e38:	8f a7       	std	Y+47, r24	; 0x2f
    1e3a:	0f c0       	rjmp	.+30     	; 0x1e5a <LCD_vidInit+0xc6>
    1e3c:	88 ec       	ldi	r24, 0xC8	; 200
    1e3e:	90 e0       	ldi	r25, 0x00	; 0
    1e40:	9e a7       	std	Y+46, r25	; 0x2e
    1e42:	8d a7       	std	Y+45, r24	; 0x2d
    1e44:	8d a5       	ldd	r24, Y+45	; 0x2d
    1e46:	9e a5       	ldd	r25, Y+46	; 0x2e
    1e48:	01 97       	sbiw	r24, 0x01	; 1
    1e4a:	f1 f7       	brne	.-4      	; 0x1e48 <LCD_vidInit+0xb4>
    1e4c:	9e a7       	std	Y+46, r25	; 0x2e
    1e4e:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1e50:	8f a5       	ldd	r24, Y+47	; 0x2f
    1e52:	98 a9       	ldd	r25, Y+48	; 0x30
    1e54:	01 97       	sbiw	r24, 0x01	; 1
    1e56:	98 ab       	std	Y+48, r25	; 0x30
    1e58:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1e5a:	8f a5       	ldd	r24, Y+47	; 0x2f
    1e5c:	98 a9       	ldd	r25, Y+48	; 0x30
    1e5e:	00 97       	sbiw	r24, 0x00	; 0
    1e60:	69 f7       	brne	.-38     	; 0x1e3c <LCD_vidInit+0xa8>
    1e62:	14 c0       	rjmp	.+40     	; 0x1e8c <LCD_vidInit+0xf8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1e64:	69 a9       	ldd	r22, Y+49	; 0x31
    1e66:	7a a9       	ldd	r23, Y+50	; 0x32
    1e68:	8b a9       	ldd	r24, Y+51	; 0x33
    1e6a:	9c a9       	ldd	r25, Y+52	; 0x34
    1e6c:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1e70:	dc 01       	movw	r26, r24
    1e72:	cb 01       	movw	r24, r22
    1e74:	98 ab       	std	Y+48, r25	; 0x30
    1e76:	8f a7       	std	Y+47, r24	; 0x2f
    1e78:	8f a5       	ldd	r24, Y+47	; 0x2f
    1e7a:	98 a9       	ldd	r25, Y+48	; 0x30
    1e7c:	9c a7       	std	Y+44, r25	; 0x2c
    1e7e:	8b a7       	std	Y+43, r24	; 0x2b
    1e80:	8b a5       	ldd	r24, Y+43	; 0x2b
    1e82:	9c a5       	ldd	r25, Y+44	; 0x2c
    1e84:	01 97       	sbiw	r24, 0x01	; 1
    1e86:	f1 f7       	brne	.-4      	; 0x1e84 <LCD_vidInit+0xf0>
    1e88:	9c a7       	std	Y+44, r25	; 0x2c
    1e8a:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(50);

	//Function Set
	//Data length DL (0 -> 4pins, 1 -> 8 pins), Number of Lines N (0 -> 1 line, 1 -> 2 lines), and Font resolution (0 -> 58, 1 -> 511), - -> don't care
	// 0b|0|0|1|DL|N|F|-|-|
	LCD_vidwriteCommand(0b00111000);
    1e8c:	88 e3       	ldi	r24, 0x38	; 56
    1e8e:	0e 94 b4 0c 	call	0x1968	; 0x1968 <LCD_vidwriteCommand>
    1e92:	80 e0       	ldi	r24, 0x00	; 0
    1e94:	90 e0       	ldi	r25, 0x00	; 0
    1e96:	a0 e0       	ldi	r26, 0x00	; 0
    1e98:	b0 e4       	ldi	r27, 0x40	; 64
    1e9a:	8f a3       	std	Y+39, r24	; 0x27
    1e9c:	98 a7       	std	Y+40, r25	; 0x28
    1e9e:	a9 a7       	std	Y+41, r26	; 0x29
    1ea0:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1ea2:	6f a1       	ldd	r22, Y+39	; 0x27
    1ea4:	78 a5       	ldd	r23, Y+40	; 0x28
    1ea6:	89 a5       	ldd	r24, Y+41	; 0x29
    1ea8:	9a a5       	ldd	r25, Y+42	; 0x2a
    1eaa:	20 e0       	ldi	r18, 0x00	; 0
    1eac:	30 e0       	ldi	r19, 0x00	; 0
    1eae:	4a ef       	ldi	r20, 0xFA	; 250
    1eb0:	54 e4       	ldi	r21, 0x44	; 68
    1eb2:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1eb6:	dc 01       	movw	r26, r24
    1eb8:	cb 01       	movw	r24, r22
    1eba:	8b a3       	std	Y+35, r24	; 0x23
    1ebc:	9c a3       	std	Y+36, r25	; 0x24
    1ebe:	ad a3       	std	Y+37, r26	; 0x25
    1ec0:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    1ec2:	6b a1       	ldd	r22, Y+35	; 0x23
    1ec4:	7c a1       	ldd	r23, Y+36	; 0x24
    1ec6:	8d a1       	ldd	r24, Y+37	; 0x25
    1ec8:	9e a1       	ldd	r25, Y+38	; 0x26
    1eca:	20 e0       	ldi	r18, 0x00	; 0
    1ecc:	30 e0       	ldi	r19, 0x00	; 0
    1ece:	40 e8       	ldi	r20, 0x80	; 128
    1ed0:	5f e3       	ldi	r21, 0x3F	; 63
    1ed2:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1ed6:	88 23       	and	r24, r24
    1ed8:	2c f4       	brge	.+10     	; 0x1ee4 <LCD_vidInit+0x150>
		__ticks = 1;
    1eda:	81 e0       	ldi	r24, 0x01	; 1
    1edc:	90 e0       	ldi	r25, 0x00	; 0
    1ede:	9a a3       	std	Y+34, r25	; 0x22
    1ee0:	89 a3       	std	Y+33, r24	; 0x21
    1ee2:	3f c0       	rjmp	.+126    	; 0x1f62 <LCD_vidInit+0x1ce>
	else if (__tmp > 65535)
    1ee4:	6b a1       	ldd	r22, Y+35	; 0x23
    1ee6:	7c a1       	ldd	r23, Y+36	; 0x24
    1ee8:	8d a1       	ldd	r24, Y+37	; 0x25
    1eea:	9e a1       	ldd	r25, Y+38	; 0x26
    1eec:	20 e0       	ldi	r18, 0x00	; 0
    1eee:	3f ef       	ldi	r19, 0xFF	; 255
    1ef0:	4f e7       	ldi	r20, 0x7F	; 127
    1ef2:	57 e4       	ldi	r21, 0x47	; 71
    1ef4:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1ef8:	18 16       	cp	r1, r24
    1efa:	4c f5       	brge	.+82     	; 0x1f4e <LCD_vidInit+0x1ba>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1efc:	6f a1       	ldd	r22, Y+39	; 0x27
    1efe:	78 a5       	ldd	r23, Y+40	; 0x28
    1f00:	89 a5       	ldd	r24, Y+41	; 0x29
    1f02:	9a a5       	ldd	r25, Y+42	; 0x2a
    1f04:	20 e0       	ldi	r18, 0x00	; 0
    1f06:	30 e0       	ldi	r19, 0x00	; 0
    1f08:	40 e2       	ldi	r20, 0x20	; 32
    1f0a:	51 e4       	ldi	r21, 0x41	; 65
    1f0c:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1f10:	dc 01       	movw	r26, r24
    1f12:	cb 01       	movw	r24, r22
    1f14:	bc 01       	movw	r22, r24
    1f16:	cd 01       	movw	r24, r26
    1f18:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1f1c:	dc 01       	movw	r26, r24
    1f1e:	cb 01       	movw	r24, r22
    1f20:	9a a3       	std	Y+34, r25	; 0x22
    1f22:	89 a3       	std	Y+33, r24	; 0x21
    1f24:	0f c0       	rjmp	.+30     	; 0x1f44 <LCD_vidInit+0x1b0>
    1f26:	88 ec       	ldi	r24, 0xC8	; 200
    1f28:	90 e0       	ldi	r25, 0x00	; 0
    1f2a:	98 a3       	std	Y+32, r25	; 0x20
    1f2c:	8f 8f       	std	Y+31, r24	; 0x1f
    1f2e:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1f30:	98 a1       	ldd	r25, Y+32	; 0x20
    1f32:	01 97       	sbiw	r24, 0x01	; 1
    1f34:	f1 f7       	brne	.-4      	; 0x1f32 <LCD_vidInit+0x19e>
    1f36:	98 a3       	std	Y+32, r25	; 0x20
    1f38:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1f3a:	89 a1       	ldd	r24, Y+33	; 0x21
    1f3c:	9a a1       	ldd	r25, Y+34	; 0x22
    1f3e:	01 97       	sbiw	r24, 0x01	; 1
    1f40:	9a a3       	std	Y+34, r25	; 0x22
    1f42:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1f44:	89 a1       	ldd	r24, Y+33	; 0x21
    1f46:	9a a1       	ldd	r25, Y+34	; 0x22
    1f48:	00 97       	sbiw	r24, 0x00	; 0
    1f4a:	69 f7       	brne	.-38     	; 0x1f26 <LCD_vidInit+0x192>
    1f4c:	14 c0       	rjmp	.+40     	; 0x1f76 <LCD_vidInit+0x1e2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1f4e:	6b a1       	ldd	r22, Y+35	; 0x23
    1f50:	7c a1       	ldd	r23, Y+36	; 0x24
    1f52:	8d a1       	ldd	r24, Y+37	; 0x25
    1f54:	9e a1       	ldd	r25, Y+38	; 0x26
    1f56:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1f5a:	dc 01       	movw	r26, r24
    1f5c:	cb 01       	movw	r24, r22
    1f5e:	9a a3       	std	Y+34, r25	; 0x22
    1f60:	89 a3       	std	Y+33, r24	; 0x21
    1f62:	89 a1       	ldd	r24, Y+33	; 0x21
    1f64:	9a a1       	ldd	r25, Y+34	; 0x22
    1f66:	9e 8f       	std	Y+30, r25	; 0x1e
    1f68:	8d 8f       	std	Y+29, r24	; 0x1d
    1f6a:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1f6c:	9e 8d       	ldd	r25, Y+30	; 0x1e
    1f6e:	01 97       	sbiw	r24, 0x01	; 1
    1f70:	f1 f7       	brne	.-4      	; 0x1f6e <LCD_vidInit+0x1da>
    1f72:	9e 8f       	std	Y+30, r25	; 0x1e
    1f74:	8d 8f       	std	Y+29, r24	; 0x1d

	//Display on/off D (0 off, 1 on)
	//Cursor on/off C (0 off, 1 on)
	//Cursor Blink on/off B (0 off, 1 on)
	// 0b|0|0|0|0|1|D|C|B|
	LCD_vidwriteCommand(0b00001100);
    1f76:	8c e0       	ldi	r24, 0x0C	; 12
    1f78:	0e 94 b4 0c 	call	0x1968	; 0x1968 <LCD_vidwriteCommand>
    1f7c:	80 e0       	ldi	r24, 0x00	; 0
    1f7e:	90 e0       	ldi	r25, 0x00	; 0
    1f80:	a0 e0       	ldi	r26, 0x00	; 0
    1f82:	b0 e4       	ldi	r27, 0x40	; 64
    1f84:	89 8f       	std	Y+25, r24	; 0x19
    1f86:	9a 8f       	std	Y+26, r25	; 0x1a
    1f88:	ab 8f       	std	Y+27, r26	; 0x1b
    1f8a:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1f8c:	69 8d       	ldd	r22, Y+25	; 0x19
    1f8e:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1f90:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1f92:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1f94:	20 e0       	ldi	r18, 0x00	; 0
    1f96:	30 e0       	ldi	r19, 0x00	; 0
    1f98:	4a ef       	ldi	r20, 0xFA	; 250
    1f9a:	54 e4       	ldi	r21, 0x44	; 68
    1f9c:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1fa0:	dc 01       	movw	r26, r24
    1fa2:	cb 01       	movw	r24, r22
    1fa4:	8d 8b       	std	Y+21, r24	; 0x15
    1fa6:	9e 8b       	std	Y+22, r25	; 0x16
    1fa8:	af 8b       	std	Y+23, r26	; 0x17
    1faa:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1fac:	6d 89       	ldd	r22, Y+21	; 0x15
    1fae:	7e 89       	ldd	r23, Y+22	; 0x16
    1fb0:	8f 89       	ldd	r24, Y+23	; 0x17
    1fb2:	98 8d       	ldd	r25, Y+24	; 0x18
    1fb4:	20 e0       	ldi	r18, 0x00	; 0
    1fb6:	30 e0       	ldi	r19, 0x00	; 0
    1fb8:	40 e8       	ldi	r20, 0x80	; 128
    1fba:	5f e3       	ldi	r21, 0x3F	; 63
    1fbc:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1fc0:	88 23       	and	r24, r24
    1fc2:	2c f4       	brge	.+10     	; 0x1fce <LCD_vidInit+0x23a>
		__ticks = 1;
    1fc4:	81 e0       	ldi	r24, 0x01	; 1
    1fc6:	90 e0       	ldi	r25, 0x00	; 0
    1fc8:	9c 8b       	std	Y+20, r25	; 0x14
    1fca:	8b 8b       	std	Y+19, r24	; 0x13
    1fcc:	3f c0       	rjmp	.+126    	; 0x204c <LCD_vidInit+0x2b8>
	else if (__tmp > 65535)
    1fce:	6d 89       	ldd	r22, Y+21	; 0x15
    1fd0:	7e 89       	ldd	r23, Y+22	; 0x16
    1fd2:	8f 89       	ldd	r24, Y+23	; 0x17
    1fd4:	98 8d       	ldd	r25, Y+24	; 0x18
    1fd6:	20 e0       	ldi	r18, 0x00	; 0
    1fd8:	3f ef       	ldi	r19, 0xFF	; 255
    1fda:	4f e7       	ldi	r20, 0x7F	; 127
    1fdc:	57 e4       	ldi	r21, 0x47	; 71
    1fde:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1fe2:	18 16       	cp	r1, r24
    1fe4:	4c f5       	brge	.+82     	; 0x2038 <LCD_vidInit+0x2a4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1fe6:	69 8d       	ldd	r22, Y+25	; 0x19
    1fe8:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1fea:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1fec:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1fee:	20 e0       	ldi	r18, 0x00	; 0
    1ff0:	30 e0       	ldi	r19, 0x00	; 0
    1ff2:	40 e2       	ldi	r20, 0x20	; 32
    1ff4:	51 e4       	ldi	r21, 0x41	; 65
    1ff6:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1ffa:	dc 01       	movw	r26, r24
    1ffc:	cb 01       	movw	r24, r22
    1ffe:	bc 01       	movw	r22, r24
    2000:	cd 01       	movw	r24, r26
    2002:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2006:	dc 01       	movw	r26, r24
    2008:	cb 01       	movw	r24, r22
    200a:	9c 8b       	std	Y+20, r25	; 0x14
    200c:	8b 8b       	std	Y+19, r24	; 0x13
    200e:	0f c0       	rjmp	.+30     	; 0x202e <LCD_vidInit+0x29a>
    2010:	88 ec       	ldi	r24, 0xC8	; 200
    2012:	90 e0       	ldi	r25, 0x00	; 0
    2014:	9a 8b       	std	Y+18, r25	; 0x12
    2016:	89 8b       	std	Y+17, r24	; 0x11
    2018:	89 89       	ldd	r24, Y+17	; 0x11
    201a:	9a 89       	ldd	r25, Y+18	; 0x12
    201c:	01 97       	sbiw	r24, 0x01	; 1
    201e:	f1 f7       	brne	.-4      	; 0x201c <LCD_vidInit+0x288>
    2020:	9a 8b       	std	Y+18, r25	; 0x12
    2022:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2024:	8b 89       	ldd	r24, Y+19	; 0x13
    2026:	9c 89       	ldd	r25, Y+20	; 0x14
    2028:	01 97       	sbiw	r24, 0x01	; 1
    202a:	9c 8b       	std	Y+20, r25	; 0x14
    202c:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    202e:	8b 89       	ldd	r24, Y+19	; 0x13
    2030:	9c 89       	ldd	r25, Y+20	; 0x14
    2032:	00 97       	sbiw	r24, 0x00	; 0
    2034:	69 f7       	brne	.-38     	; 0x2010 <LCD_vidInit+0x27c>
    2036:	14 c0       	rjmp	.+40     	; 0x2060 <LCD_vidInit+0x2cc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2038:	6d 89       	ldd	r22, Y+21	; 0x15
    203a:	7e 89       	ldd	r23, Y+22	; 0x16
    203c:	8f 89       	ldd	r24, Y+23	; 0x17
    203e:	98 8d       	ldd	r25, Y+24	; 0x18
    2040:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2044:	dc 01       	movw	r26, r24
    2046:	cb 01       	movw	r24, r22
    2048:	9c 8b       	std	Y+20, r25	; 0x14
    204a:	8b 8b       	std	Y+19, r24	; 0x13
    204c:	8b 89       	ldd	r24, Y+19	; 0x13
    204e:	9c 89       	ldd	r25, Y+20	; 0x14
    2050:	98 8b       	std	Y+16, r25	; 0x10
    2052:	8f 87       	std	Y+15, r24	; 0x0f
    2054:	8f 85       	ldd	r24, Y+15	; 0x0f
    2056:	98 89       	ldd	r25, Y+16	; 0x10
    2058:	01 97       	sbiw	r24, 0x01	; 1
    205a:	f1 f7       	brne	.-4      	; 0x2058 <LCD_vidInit+0x2c4>
    205c:	98 8b       	std	Y+16, r25	; 0x10
    205e:	8f 87       	std	Y+15, r24	; 0x0f

	_delay_ms(2);

	//Clear Screen
	LCD_vidwriteCommand(1);
    2060:	81 e0       	ldi	r24, 0x01	; 1
    2062:	0e 94 b4 0c 	call	0x1968	; 0x1968 <LCD_vidwriteCommand>
    2066:	80 e0       	ldi	r24, 0x00	; 0
    2068:	90 e0       	ldi	r25, 0x00	; 0
    206a:	a0 e0       	ldi	r26, 0x00	; 0
    206c:	b0 e4       	ldi	r27, 0x40	; 64
    206e:	8b 87       	std	Y+11, r24	; 0x0b
    2070:	9c 87       	std	Y+12, r25	; 0x0c
    2072:	ad 87       	std	Y+13, r26	; 0x0d
    2074:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2076:	6b 85       	ldd	r22, Y+11	; 0x0b
    2078:	7c 85       	ldd	r23, Y+12	; 0x0c
    207a:	8d 85       	ldd	r24, Y+13	; 0x0d
    207c:	9e 85       	ldd	r25, Y+14	; 0x0e
    207e:	20 e0       	ldi	r18, 0x00	; 0
    2080:	30 e0       	ldi	r19, 0x00	; 0
    2082:	4a ef       	ldi	r20, 0xFA	; 250
    2084:	54 e4       	ldi	r21, 0x44	; 68
    2086:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    208a:	dc 01       	movw	r26, r24
    208c:	cb 01       	movw	r24, r22
    208e:	8f 83       	std	Y+7, r24	; 0x07
    2090:	98 87       	std	Y+8, r25	; 0x08
    2092:	a9 87       	std	Y+9, r26	; 0x09
    2094:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2096:	6f 81       	ldd	r22, Y+7	; 0x07
    2098:	78 85       	ldd	r23, Y+8	; 0x08
    209a:	89 85       	ldd	r24, Y+9	; 0x09
    209c:	9a 85       	ldd	r25, Y+10	; 0x0a
    209e:	20 e0       	ldi	r18, 0x00	; 0
    20a0:	30 e0       	ldi	r19, 0x00	; 0
    20a2:	40 e8       	ldi	r20, 0x80	; 128
    20a4:	5f e3       	ldi	r21, 0x3F	; 63
    20a6:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    20aa:	88 23       	and	r24, r24
    20ac:	2c f4       	brge	.+10     	; 0x20b8 <LCD_vidInit+0x324>
		__ticks = 1;
    20ae:	81 e0       	ldi	r24, 0x01	; 1
    20b0:	90 e0       	ldi	r25, 0x00	; 0
    20b2:	9e 83       	std	Y+6, r25	; 0x06
    20b4:	8d 83       	std	Y+5, r24	; 0x05
    20b6:	3f c0       	rjmp	.+126    	; 0x2136 <LCD_vidInit+0x3a2>
	else if (__tmp > 65535)
    20b8:	6f 81       	ldd	r22, Y+7	; 0x07
    20ba:	78 85       	ldd	r23, Y+8	; 0x08
    20bc:	89 85       	ldd	r24, Y+9	; 0x09
    20be:	9a 85       	ldd	r25, Y+10	; 0x0a
    20c0:	20 e0       	ldi	r18, 0x00	; 0
    20c2:	3f ef       	ldi	r19, 0xFF	; 255
    20c4:	4f e7       	ldi	r20, 0x7F	; 127
    20c6:	57 e4       	ldi	r21, 0x47	; 71
    20c8:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    20cc:	18 16       	cp	r1, r24
    20ce:	4c f5       	brge	.+82     	; 0x2122 <LCD_vidInit+0x38e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    20d0:	6b 85       	ldd	r22, Y+11	; 0x0b
    20d2:	7c 85       	ldd	r23, Y+12	; 0x0c
    20d4:	8d 85       	ldd	r24, Y+13	; 0x0d
    20d6:	9e 85       	ldd	r25, Y+14	; 0x0e
    20d8:	20 e0       	ldi	r18, 0x00	; 0
    20da:	30 e0       	ldi	r19, 0x00	; 0
    20dc:	40 e2       	ldi	r20, 0x20	; 32
    20de:	51 e4       	ldi	r21, 0x41	; 65
    20e0:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    20e4:	dc 01       	movw	r26, r24
    20e6:	cb 01       	movw	r24, r22
    20e8:	bc 01       	movw	r22, r24
    20ea:	cd 01       	movw	r24, r26
    20ec:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    20f0:	dc 01       	movw	r26, r24
    20f2:	cb 01       	movw	r24, r22
    20f4:	9e 83       	std	Y+6, r25	; 0x06
    20f6:	8d 83       	std	Y+5, r24	; 0x05
    20f8:	0f c0       	rjmp	.+30     	; 0x2118 <LCD_vidInit+0x384>
    20fa:	88 ec       	ldi	r24, 0xC8	; 200
    20fc:	90 e0       	ldi	r25, 0x00	; 0
    20fe:	9c 83       	std	Y+4, r25	; 0x04
    2100:	8b 83       	std	Y+3, r24	; 0x03
    2102:	8b 81       	ldd	r24, Y+3	; 0x03
    2104:	9c 81       	ldd	r25, Y+4	; 0x04
    2106:	01 97       	sbiw	r24, 0x01	; 1
    2108:	f1 f7       	brne	.-4      	; 0x2106 <LCD_vidInit+0x372>
    210a:	9c 83       	std	Y+4, r25	; 0x04
    210c:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    210e:	8d 81       	ldd	r24, Y+5	; 0x05
    2110:	9e 81       	ldd	r25, Y+6	; 0x06
    2112:	01 97       	sbiw	r24, 0x01	; 1
    2114:	9e 83       	std	Y+6, r25	; 0x06
    2116:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2118:	8d 81       	ldd	r24, Y+5	; 0x05
    211a:	9e 81       	ldd	r25, Y+6	; 0x06
    211c:	00 97       	sbiw	r24, 0x00	; 0
    211e:	69 f7       	brne	.-38     	; 0x20fa <LCD_vidInit+0x366>
    2120:	14 c0       	rjmp	.+40     	; 0x214a <LCD_vidInit+0x3b6>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2122:	6f 81       	ldd	r22, Y+7	; 0x07
    2124:	78 85       	ldd	r23, Y+8	; 0x08
    2126:	89 85       	ldd	r24, Y+9	; 0x09
    2128:	9a 85       	ldd	r25, Y+10	; 0x0a
    212a:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    212e:	dc 01       	movw	r26, r24
    2130:	cb 01       	movw	r24, r22
    2132:	9e 83       	std	Y+6, r25	; 0x06
    2134:	8d 83       	std	Y+5, r24	; 0x05
    2136:	8d 81       	ldd	r24, Y+5	; 0x05
    2138:	9e 81       	ldd	r25, Y+6	; 0x06
    213a:	9a 83       	std	Y+2, r25	; 0x02
    213c:	89 83       	std	Y+1, r24	; 0x01
    213e:	89 81       	ldd	r24, Y+1	; 0x01
    2140:	9a 81       	ldd	r25, Y+2	; 0x02
    2142:	01 97       	sbiw	r24, 0x01	; 1
    2144:	f1 f7       	brne	.-4      	; 0x2142 <LCD_vidInit+0x3ae>
    2146:	9a 83       	std	Y+2, r25	; 0x02
    2148:	89 83       	std	Y+1, r24	; 0x01

	_delay_ms(2);
}
    214a:	e8 96       	adiw	r28, 0x38	; 56
    214c:	0f b6       	in	r0, 0x3f	; 63
    214e:	f8 94       	cli
    2150:	de bf       	out	0x3e, r29	; 62
    2152:	0f be       	out	0x3f, r0	; 63
    2154:	cd bf       	out	0x3d, r28	; 61
    2156:	cf 91       	pop	r28
    2158:	df 91       	pop	r29
    215a:	08 95       	ret

0000215c <SevSeg_ShowNumber>:

#include"DDIO.h" // This header file includes the appropriate IO definitions for the device that has been specified by the -MCU= compiler command-line switch.
#include"HSeven_Segment_DDIO.h" // This Header file includes the function prototype of SevSeg_ShowNumber(int i) function and selection of SPN and EN_PIN

void SevSeg_ShowNumber(int i)
{
    215c:	df 93       	push	r29
    215e:	cf 93       	push	r28
    2160:	00 d0       	rcall	.+0      	; 0x2162 <SevSeg_ShowNumber+0x6>
    2162:	00 d0       	rcall	.+0      	; 0x2164 <SevSeg_ShowNumber+0x8>
    2164:	cd b7       	in	r28, 0x3d	; 61
    2166:	de b7       	in	r29, 0x3e	; 62
    2168:	9a 83       	std	Y+2, r25	; 0x02
    216a:	89 83       	std	Y+1, r24	; 0x01
	// Declare Seven segment pins as output
	SetPinDirection(SPN+0, OUTPUT); SetPinDirection(SPN+1, OUTPUT); SetPinDirection(SPN+2, OUTPUT); SetPinDirection(SPN+3, OUTPUT);
    216c:	88 e1       	ldi	r24, 0x18	; 24
    216e:	61 e0       	ldi	r22, 0x01	; 1
    2170:	0e 94 a6 08 	call	0x114c	; 0x114c <SetPinDirection>
    2174:	89 e1       	ldi	r24, 0x19	; 25
    2176:	61 e0       	ldi	r22, 0x01	; 1
    2178:	0e 94 a6 08 	call	0x114c	; 0x114c <SetPinDirection>
    217c:	8a e1       	ldi	r24, 0x1A	; 26
    217e:	61 e0       	ldi	r22, 0x01	; 1
    2180:	0e 94 a6 08 	call	0x114c	; 0x114c <SetPinDirection>
    2184:	8b e1       	ldi	r24, 0x1B	; 27
    2186:	61 e0       	ldi	r22, 0x01	; 1
    2188:	0e 94 a6 08 	call	0x114c	; 0x114c <SetPinDirection>
	SetPinDirection(SPN+4, OUTPUT); SetPinDirection(SPN+5, OUTPUT); SetPinDirection(SPN+6, OUTPUT); SetPinDirection(SPN+7, OUTPUT);
    218c:	8c e1       	ldi	r24, 0x1C	; 28
    218e:	61 e0       	ldi	r22, 0x01	; 1
    2190:	0e 94 a6 08 	call	0x114c	; 0x114c <SetPinDirection>
    2194:	8d e1       	ldi	r24, 0x1D	; 29
    2196:	61 e0       	ldi	r22, 0x01	; 1
    2198:	0e 94 a6 08 	call	0x114c	; 0x114c <SetPinDirection>
    219c:	8e e1       	ldi	r24, 0x1E	; 30
    219e:	61 e0       	ldi	r22, 0x01	; 1
    21a0:	0e 94 a6 08 	call	0x114c	; 0x114c <SetPinDirection>
    21a4:	8f e1       	ldi	r24, 0x1F	; 31
    21a6:	61 e0       	ldi	r22, 0x01	; 1
    21a8:	0e 94 a6 08 	call	0x114c	; 0x114c <SetPinDirection>

	// Declare a pin for the power of the seven segment to be output high
	SetPinDirection(EN_PIN, OUTPUT);
    21ac:	86 e0       	ldi	r24, 0x06	; 6
    21ae:	61 e0       	ldi	r22, 0x01	; 1
    21b0:	0e 94 a6 08 	call	0x114c	; 0x114c <SetPinDirection>
	SetPinValue(EN_PIN, HIGH);
    21b4:	86 e0       	ldi	r24, 0x06	; 6
    21b6:	61 e0       	ldi	r22, 0x01	; 1
    21b8:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>

	switch (i)
    21bc:	89 81       	ldd	r24, Y+1	; 0x01
    21be:	9a 81       	ldd	r25, Y+2	; 0x02
    21c0:	9c 83       	std	Y+4, r25	; 0x04
    21c2:	8b 83       	std	Y+3, r24	; 0x03
    21c4:	8b 81       	ldd	r24, Y+3	; 0x03
    21c6:	9c 81       	ldd	r25, Y+4	; 0x04
    21c8:	85 30       	cpi	r24, 0x05	; 5
    21ca:	91 05       	cpc	r25, r1
    21cc:	09 f4       	brne	.+2      	; 0x21d0 <SevSeg_ShowNumber+0x74>
    21ce:	f2 c0       	rjmp	.+484    	; 0x23b4 <SevSeg_ShowNumber+0x258>
    21d0:	8b 81       	ldd	r24, Y+3	; 0x03
    21d2:	9c 81       	ldd	r25, Y+4	; 0x04
    21d4:	86 30       	cpi	r24, 0x06	; 6
    21d6:	91 05       	cpc	r25, r1
    21d8:	1c f5       	brge	.+70     	; 0x2220 <SevSeg_ShowNumber+0xc4>
    21da:	8b 81       	ldd	r24, Y+3	; 0x03
    21dc:	9c 81       	ldd	r25, Y+4	; 0x04
    21de:	82 30       	cpi	r24, 0x02	; 2
    21e0:	91 05       	cpc	r25, r1
    21e2:	09 f4       	brne	.+2      	; 0x21e6 <SevSeg_ShowNumber+0x8a>
    21e4:	84 c0       	rjmp	.+264    	; 0x22ee <SevSeg_ShowNumber+0x192>
    21e6:	8b 81       	ldd	r24, Y+3	; 0x03
    21e8:	9c 81       	ldd	r25, Y+4	; 0x04
    21ea:	83 30       	cpi	r24, 0x03	; 3
    21ec:	91 05       	cpc	r25, r1
    21ee:	5c f4       	brge	.+22     	; 0x2206 <SevSeg_ShowNumber+0xaa>
    21f0:	8b 81       	ldd	r24, Y+3	; 0x03
    21f2:	9c 81       	ldd	r25, Y+4	; 0x04
    21f4:	00 97       	sbiw	r24, 0x00	; 0
    21f6:	c9 f1       	breq	.+114    	; 0x226a <SevSeg_ShowNumber+0x10e>
    21f8:	8b 81       	ldd	r24, Y+3	; 0x03
    21fa:	9c 81       	ldd	r25, Y+4	; 0x04
    21fc:	81 30       	cpi	r24, 0x01	; 1
    21fe:	91 05       	cpc	r25, r1
    2200:	09 f4       	brne	.+2      	; 0x2204 <SevSeg_ShowNumber+0xa8>
    2202:	54 c0       	rjmp	.+168    	; 0x22ac <SevSeg_ShowNumber+0x150>
    2204:	9c c1       	rjmp	.+824    	; 0x253e <SevSeg_ShowNumber+0x3e2>
    2206:	8b 81       	ldd	r24, Y+3	; 0x03
    2208:	9c 81       	ldd	r25, Y+4	; 0x04
    220a:	83 30       	cpi	r24, 0x03	; 3
    220c:	91 05       	cpc	r25, r1
    220e:	09 f4       	brne	.+2      	; 0x2212 <SevSeg_ShowNumber+0xb6>
    2210:	8f c0       	rjmp	.+286    	; 0x2330 <SevSeg_ShowNumber+0x1d4>
    2212:	8b 81       	ldd	r24, Y+3	; 0x03
    2214:	9c 81       	ldd	r25, Y+4	; 0x04
    2216:	84 30       	cpi	r24, 0x04	; 4
    2218:	91 05       	cpc	r25, r1
    221a:	09 f4       	brne	.+2      	; 0x221e <SevSeg_ShowNumber+0xc2>
    221c:	aa c0       	rjmp	.+340    	; 0x2372 <SevSeg_ShowNumber+0x216>
    221e:	8f c1       	rjmp	.+798    	; 0x253e <SevSeg_ShowNumber+0x3e2>
    2220:	8b 81       	ldd	r24, Y+3	; 0x03
    2222:	9c 81       	ldd	r25, Y+4	; 0x04
    2224:	88 30       	cpi	r24, 0x08	; 8
    2226:	91 05       	cpc	r25, r1
    2228:	09 f4       	brne	.+2      	; 0x222c <SevSeg_ShowNumber+0xd0>
    222a:	27 c1       	rjmp	.+590    	; 0x247a <SevSeg_ShowNumber+0x31e>
    222c:	8b 81       	ldd	r24, Y+3	; 0x03
    222e:	9c 81       	ldd	r25, Y+4	; 0x04
    2230:	89 30       	cpi	r24, 0x09	; 9
    2232:	91 05       	cpc	r25, r1
    2234:	6c f4       	brge	.+26     	; 0x2250 <SevSeg_ShowNumber+0xf4>
    2236:	8b 81       	ldd	r24, Y+3	; 0x03
    2238:	9c 81       	ldd	r25, Y+4	; 0x04
    223a:	86 30       	cpi	r24, 0x06	; 6
    223c:	91 05       	cpc	r25, r1
    223e:	09 f4       	brne	.+2      	; 0x2242 <SevSeg_ShowNumber+0xe6>
    2240:	da c0       	rjmp	.+436    	; 0x23f6 <SevSeg_ShowNumber+0x29a>
    2242:	8b 81       	ldd	r24, Y+3	; 0x03
    2244:	9c 81       	ldd	r25, Y+4	; 0x04
    2246:	87 30       	cpi	r24, 0x07	; 7
    2248:	91 05       	cpc	r25, r1
    224a:	09 f4       	brne	.+2      	; 0x224e <SevSeg_ShowNumber+0xf2>
    224c:	f5 c0       	rjmp	.+490    	; 0x2438 <SevSeg_ShowNumber+0x2dc>
    224e:	77 c1       	rjmp	.+750    	; 0x253e <SevSeg_ShowNumber+0x3e2>
    2250:	8b 81       	ldd	r24, Y+3	; 0x03
    2252:	9c 81       	ldd	r25, Y+4	; 0x04
    2254:	89 30       	cpi	r24, 0x09	; 9
    2256:	91 05       	cpc	r25, r1
    2258:	09 f4       	brne	.+2      	; 0x225c <SevSeg_ShowNumber+0x100>
    225a:	30 c1       	rjmp	.+608    	; 0x24bc <SevSeg_ShowNumber+0x360>
    225c:	8b 81       	ldd	r24, Y+3	; 0x03
    225e:	9c 81       	ldd	r25, Y+4	; 0x04
    2260:	8a 30       	cpi	r24, 0x0A	; 10
    2262:	91 05       	cpc	r25, r1
    2264:	09 f4       	brne	.+2      	; 0x2268 <SevSeg_ShowNumber+0x10c>
    2266:	4b c1       	rjmp	.+662    	; 0x24fe <SevSeg_ShowNumber+0x3a2>
    2268:	6a c1       	rjmp	.+724    	; 0x253e <SevSeg_ShowNumber+0x3e2>
	{
		case 0: // number 0
		SetPinValue(SPN+0, 0); SetPinValue(SPN+1, 0); SetPinValue(SPN+2, 0); SetPinValue(SPN+3, 0);
    226a:	88 e1       	ldi	r24, 0x18	; 24
    226c:	60 e0       	ldi	r22, 0x00	; 0
    226e:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    2272:	89 e1       	ldi	r24, 0x19	; 25
    2274:	60 e0       	ldi	r22, 0x00	; 0
    2276:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    227a:	8a e1       	ldi	r24, 0x1A	; 26
    227c:	60 e0       	ldi	r22, 0x00	; 0
    227e:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    2282:	8b e1       	ldi	r24, 0x1B	; 27
    2284:	60 e0       	ldi	r22, 0x00	; 0
    2286:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
		SetPinValue(SPN+4, 0); SetPinValue(SPN+5, 1); SetPinValue(SPN+6, 0); SetPinValue(SPN+7, 1);
    228a:	8c e1       	ldi	r24, 0x1C	; 28
    228c:	60 e0       	ldi	r22, 0x00	; 0
    228e:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    2292:	8d e1       	ldi	r24, 0x1D	; 29
    2294:	61 e0       	ldi	r22, 0x01	; 1
    2296:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    229a:	8e e1       	ldi	r24, 0x1E	; 30
    229c:	60 e0       	ldi	r22, 0x00	; 0
    229e:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    22a2:	8f e1       	ldi	r24, 0x1F	; 31
    22a4:	61 e0       	ldi	r22, 0x01	; 1
    22a6:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    22aa:	49 c1       	rjmp	.+658    	; 0x253e <SevSeg_ShowNumber+0x3e2>
		break;

		case 1: // number 1
		SetPinValue(SPN+0, 1); SetPinValue(SPN+1, 0); SetPinValue(SPN+2, 0); SetPinValue(SPN+3, 1);
    22ac:	88 e1       	ldi	r24, 0x18	; 24
    22ae:	61 e0       	ldi	r22, 0x01	; 1
    22b0:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    22b4:	89 e1       	ldi	r24, 0x19	; 25
    22b6:	60 e0       	ldi	r22, 0x00	; 0
    22b8:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    22bc:	8a e1       	ldi	r24, 0x1A	; 26
    22be:	60 e0       	ldi	r22, 0x00	; 0
    22c0:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    22c4:	8b e1       	ldi	r24, 0x1B	; 27
    22c6:	61 e0       	ldi	r22, 0x01	; 1
    22c8:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
		SetPinValue(SPN+4, 1); SetPinValue(SPN+5, 1); SetPinValue(SPN+6, 1); SetPinValue(SPN+7, 1);
    22cc:	8c e1       	ldi	r24, 0x1C	; 28
    22ce:	61 e0       	ldi	r22, 0x01	; 1
    22d0:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    22d4:	8d e1       	ldi	r24, 0x1D	; 29
    22d6:	61 e0       	ldi	r22, 0x01	; 1
    22d8:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    22dc:	8e e1       	ldi	r24, 0x1E	; 30
    22de:	61 e0       	ldi	r22, 0x01	; 1
    22e0:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    22e4:	8f e1       	ldi	r24, 0x1F	; 31
    22e6:	61 e0       	ldi	r22, 0x01	; 1
    22e8:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    22ec:	28 c1       	rjmp	.+592    	; 0x253e <SevSeg_ShowNumber+0x3e2>
		break;

		case 2: // number 2
		SetPinValue(SPN+0, 0); SetPinValue(SPN+1, 0); SetPinValue(SPN+2, 1); SetPinValue(SPN+3, 0);
    22ee:	88 e1       	ldi	r24, 0x18	; 24
    22f0:	60 e0       	ldi	r22, 0x00	; 0
    22f2:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    22f6:	89 e1       	ldi	r24, 0x19	; 25
    22f8:	60 e0       	ldi	r22, 0x00	; 0
    22fa:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    22fe:	8a e1       	ldi	r24, 0x1A	; 26
    2300:	61 e0       	ldi	r22, 0x01	; 1
    2302:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    2306:	8b e1       	ldi	r24, 0x1B	; 27
    2308:	60 e0       	ldi	r22, 0x00	; 0
    230a:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
		SetPinValue(SPN+4, 0); SetPinValue(SPN+5, 0); SetPinValue(SPN+6, 1); SetPinValue(SPN+7, 1);
    230e:	8c e1       	ldi	r24, 0x1C	; 28
    2310:	60 e0       	ldi	r22, 0x00	; 0
    2312:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    2316:	8d e1       	ldi	r24, 0x1D	; 29
    2318:	60 e0       	ldi	r22, 0x00	; 0
    231a:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    231e:	8e e1       	ldi	r24, 0x1E	; 30
    2320:	61 e0       	ldi	r22, 0x01	; 1
    2322:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    2326:	8f e1       	ldi	r24, 0x1F	; 31
    2328:	61 e0       	ldi	r22, 0x01	; 1
    232a:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    232e:	07 c1       	rjmp	.+526    	; 0x253e <SevSeg_ShowNumber+0x3e2>
		break;

		case 3: // number 3
		SetPinValue(SPN+0, 0); SetPinValue(SPN+1, 0); SetPinValue(SPN+2, 0); SetPinValue(SPN+3, 0);
    2330:	88 e1       	ldi	r24, 0x18	; 24
    2332:	60 e0       	ldi	r22, 0x00	; 0
    2334:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    2338:	89 e1       	ldi	r24, 0x19	; 25
    233a:	60 e0       	ldi	r22, 0x00	; 0
    233c:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    2340:	8a e1       	ldi	r24, 0x1A	; 26
    2342:	60 e0       	ldi	r22, 0x00	; 0
    2344:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    2348:	8b e1       	ldi	r24, 0x1B	; 27
    234a:	60 e0       	ldi	r22, 0x00	; 0
    234c:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
		SetPinValue(SPN+4, 1); SetPinValue(SPN+5, 0); SetPinValue(SPN+6, 1); SetPinValue(SPN+7, 1);
    2350:	8c e1       	ldi	r24, 0x1C	; 28
    2352:	61 e0       	ldi	r22, 0x01	; 1
    2354:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    2358:	8d e1       	ldi	r24, 0x1D	; 29
    235a:	60 e0       	ldi	r22, 0x00	; 0
    235c:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    2360:	8e e1       	ldi	r24, 0x1E	; 30
    2362:	61 e0       	ldi	r22, 0x01	; 1
    2364:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    2368:	8f e1       	ldi	r24, 0x1F	; 31
    236a:	61 e0       	ldi	r22, 0x01	; 1
    236c:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    2370:	e6 c0       	rjmp	.+460    	; 0x253e <SevSeg_ShowNumber+0x3e2>
		break;

		case 4: // number 4
		SetPinValue(SPN+0, 1); SetPinValue(SPN+1, 0); SetPinValue(SPN+2, 0); SetPinValue(SPN+3, 1);
    2372:	88 e1       	ldi	r24, 0x18	; 24
    2374:	61 e0       	ldi	r22, 0x01	; 1
    2376:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    237a:	89 e1       	ldi	r24, 0x19	; 25
    237c:	60 e0       	ldi	r22, 0x00	; 0
    237e:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    2382:	8a e1       	ldi	r24, 0x1A	; 26
    2384:	60 e0       	ldi	r22, 0x00	; 0
    2386:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    238a:	8b e1       	ldi	r24, 0x1B	; 27
    238c:	61 e0       	ldi	r22, 0x01	; 1
    238e:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
		SetPinValue(SPN+4, 1); SetPinValue(SPN+5, 0); SetPinValue(SPN+6, 0); SetPinValue(SPN+7, 1);
    2392:	8c e1       	ldi	r24, 0x1C	; 28
    2394:	61 e0       	ldi	r22, 0x01	; 1
    2396:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    239a:	8d e1       	ldi	r24, 0x1D	; 29
    239c:	60 e0       	ldi	r22, 0x00	; 0
    239e:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    23a2:	8e e1       	ldi	r24, 0x1E	; 30
    23a4:	60 e0       	ldi	r22, 0x00	; 0
    23a6:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    23aa:	8f e1       	ldi	r24, 0x1F	; 31
    23ac:	61 e0       	ldi	r22, 0x01	; 1
    23ae:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    23b2:	c5 c0       	rjmp	.+394    	; 0x253e <SevSeg_ShowNumber+0x3e2>
		break;

		case 5: // number 5
		SetPinValue(SPN+0, 0); SetPinValue(SPN+1, 1); SetPinValue(SPN+2, 0); SetPinValue(SPN+3, 0);
    23b4:	88 e1       	ldi	r24, 0x18	; 24
    23b6:	60 e0       	ldi	r22, 0x00	; 0
    23b8:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    23bc:	89 e1       	ldi	r24, 0x19	; 25
    23be:	61 e0       	ldi	r22, 0x01	; 1
    23c0:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    23c4:	8a e1       	ldi	r24, 0x1A	; 26
    23c6:	60 e0       	ldi	r22, 0x00	; 0
    23c8:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    23cc:	8b e1       	ldi	r24, 0x1B	; 27
    23ce:	60 e0       	ldi	r22, 0x00	; 0
    23d0:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
		SetPinValue(SPN+4, 1); SetPinValue(SPN+5, 0); SetPinValue(SPN+6, 0); SetPinValue(SPN+7, 1);
    23d4:	8c e1       	ldi	r24, 0x1C	; 28
    23d6:	61 e0       	ldi	r22, 0x01	; 1
    23d8:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    23dc:	8d e1       	ldi	r24, 0x1D	; 29
    23de:	60 e0       	ldi	r22, 0x00	; 0
    23e0:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    23e4:	8e e1       	ldi	r24, 0x1E	; 30
    23e6:	60 e0       	ldi	r22, 0x00	; 0
    23e8:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    23ec:	8f e1       	ldi	r24, 0x1F	; 31
    23ee:	61 e0       	ldi	r22, 0x01	; 1
    23f0:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    23f4:	a4 c0       	rjmp	.+328    	; 0x253e <SevSeg_ShowNumber+0x3e2>
		break;

		case 6: // number 6
		SetPinValue(SPN+0, 0); SetPinValue(SPN+1, 1); SetPinValue(SPN+2, 0); SetPinValue(SPN+3, 0);
    23f6:	88 e1       	ldi	r24, 0x18	; 24
    23f8:	60 e0       	ldi	r22, 0x00	; 0
    23fa:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    23fe:	89 e1       	ldi	r24, 0x19	; 25
    2400:	61 e0       	ldi	r22, 0x01	; 1
    2402:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    2406:	8a e1       	ldi	r24, 0x1A	; 26
    2408:	60 e0       	ldi	r22, 0x00	; 0
    240a:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    240e:	8b e1       	ldi	r24, 0x1B	; 27
    2410:	60 e0       	ldi	r22, 0x00	; 0
    2412:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
		SetPinValue(SPN+4, 0); SetPinValue(SPN+5, 0); SetPinValue(SPN+6, 0); SetPinValue(SPN+7, 1);
    2416:	8c e1       	ldi	r24, 0x1C	; 28
    2418:	60 e0       	ldi	r22, 0x00	; 0
    241a:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    241e:	8d e1       	ldi	r24, 0x1D	; 29
    2420:	60 e0       	ldi	r22, 0x00	; 0
    2422:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    2426:	8e e1       	ldi	r24, 0x1E	; 30
    2428:	60 e0       	ldi	r22, 0x00	; 0
    242a:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    242e:	8f e1       	ldi	r24, 0x1F	; 31
    2430:	61 e0       	ldi	r22, 0x01	; 1
    2432:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    2436:	83 c0       	rjmp	.+262    	; 0x253e <SevSeg_ShowNumber+0x3e2>
		break;

		case 7: // number 7
		SetPinValue(SPN+0, 0); SetPinValue(SPN+1, 0); SetPinValue(SPN+2, 0); SetPinValue(SPN+3, 1);
    2438:	88 e1       	ldi	r24, 0x18	; 24
    243a:	60 e0       	ldi	r22, 0x00	; 0
    243c:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    2440:	89 e1       	ldi	r24, 0x19	; 25
    2442:	60 e0       	ldi	r22, 0x00	; 0
    2444:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    2448:	8a e1       	ldi	r24, 0x1A	; 26
    244a:	60 e0       	ldi	r22, 0x00	; 0
    244c:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    2450:	8b e1       	ldi	r24, 0x1B	; 27
    2452:	61 e0       	ldi	r22, 0x01	; 1
    2454:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
		SetPinValue(SPN+4, 1); SetPinValue(SPN+5, 1); SetPinValue(SPN+6, 1); SetPinValue(SPN+7, 1);
    2458:	8c e1       	ldi	r24, 0x1C	; 28
    245a:	61 e0       	ldi	r22, 0x01	; 1
    245c:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    2460:	8d e1       	ldi	r24, 0x1D	; 29
    2462:	61 e0       	ldi	r22, 0x01	; 1
    2464:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    2468:	8e e1       	ldi	r24, 0x1E	; 30
    246a:	61 e0       	ldi	r22, 0x01	; 1
    246c:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    2470:	8f e1       	ldi	r24, 0x1F	; 31
    2472:	61 e0       	ldi	r22, 0x01	; 1
    2474:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    2478:	62 c0       	rjmp	.+196    	; 0x253e <SevSeg_ShowNumber+0x3e2>
		break;

		case 8: // number 8
		SetPinValue(SPN+0, 0); SetPinValue(SPN+1, 0); SetPinValue(SPN+2, 0); SetPinValue(SPN+3, 0);
    247a:	88 e1       	ldi	r24, 0x18	; 24
    247c:	60 e0       	ldi	r22, 0x00	; 0
    247e:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    2482:	89 e1       	ldi	r24, 0x19	; 25
    2484:	60 e0       	ldi	r22, 0x00	; 0
    2486:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    248a:	8a e1       	ldi	r24, 0x1A	; 26
    248c:	60 e0       	ldi	r22, 0x00	; 0
    248e:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    2492:	8b e1       	ldi	r24, 0x1B	; 27
    2494:	60 e0       	ldi	r22, 0x00	; 0
    2496:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
		SetPinValue(SPN+4, 0); SetPinValue(SPN+5, 0); SetPinValue(SPN+6, 0); SetPinValue(SPN+7, 1);
    249a:	8c e1       	ldi	r24, 0x1C	; 28
    249c:	60 e0       	ldi	r22, 0x00	; 0
    249e:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    24a2:	8d e1       	ldi	r24, 0x1D	; 29
    24a4:	60 e0       	ldi	r22, 0x00	; 0
    24a6:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    24aa:	8e e1       	ldi	r24, 0x1E	; 30
    24ac:	60 e0       	ldi	r22, 0x00	; 0
    24ae:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    24b2:	8f e1       	ldi	r24, 0x1F	; 31
    24b4:	61 e0       	ldi	r22, 0x01	; 1
    24b6:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    24ba:	41 c0       	rjmp	.+130    	; 0x253e <SevSeg_ShowNumber+0x3e2>
		break;

		case 9: // number 9
		SetPinValue(SPN+0, 0); SetPinValue(SPN+1, 0); SetPinValue(SPN+2, 0); SetPinValue(SPN+3, 0);
    24bc:	88 e1       	ldi	r24, 0x18	; 24
    24be:	60 e0       	ldi	r22, 0x00	; 0
    24c0:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    24c4:	89 e1       	ldi	r24, 0x19	; 25
    24c6:	60 e0       	ldi	r22, 0x00	; 0
    24c8:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    24cc:	8a e1       	ldi	r24, 0x1A	; 26
    24ce:	60 e0       	ldi	r22, 0x00	; 0
    24d0:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    24d4:	8b e1       	ldi	r24, 0x1B	; 27
    24d6:	60 e0       	ldi	r22, 0x00	; 0
    24d8:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
		SetPinValue(SPN+4, 1); SetPinValue(SPN+5, 0); SetPinValue(SPN+6, 0); SetPinValue(SPN+7, 1);
    24dc:	8c e1       	ldi	r24, 0x1C	; 28
    24de:	61 e0       	ldi	r22, 0x01	; 1
    24e0:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    24e4:	8d e1       	ldi	r24, 0x1D	; 29
    24e6:	60 e0       	ldi	r22, 0x00	; 0
    24e8:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    24ec:	8e e1       	ldi	r24, 0x1E	; 30
    24ee:	60 e0       	ldi	r22, 0x00	; 0
    24f0:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    24f4:	8f e1       	ldi	r24, 0x1F	; 31
    24f6:	61 e0       	ldi	r22, 0x01	; 1
    24f8:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    24fc:	20 c0       	rjmp	.+64     	; 0x253e <SevSeg_ShowNumber+0x3e2>
		break;

		case 10: // dot
		SetPinValue(SPN+0, 1); SetPinValue(SPN+1, 1); SetPinValue(SPN+2, 1); SetPinValue(SPN+3, 1);
    24fe:	88 e1       	ldi	r24, 0x18	; 24
    2500:	61 e0       	ldi	r22, 0x01	; 1
    2502:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    2506:	89 e1       	ldi	r24, 0x19	; 25
    2508:	61 e0       	ldi	r22, 0x01	; 1
    250a:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    250e:	8a e1       	ldi	r24, 0x1A	; 26
    2510:	61 e0       	ldi	r22, 0x01	; 1
    2512:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    2516:	8b e1       	ldi	r24, 0x1B	; 27
    2518:	61 e0       	ldi	r22, 0x01	; 1
    251a:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
		SetPinValue(SPN+4, 1); SetPinValue(SPN+5, 1); SetPinValue(SPN+6, 1); SetPinValue(SPN+7, 0);
    251e:	8c e1       	ldi	r24, 0x1C	; 28
    2520:	61 e0       	ldi	r22, 0x01	; 1
    2522:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    2526:	8d e1       	ldi	r24, 0x1D	; 29
    2528:	61 e0       	ldi	r22, 0x01	; 1
    252a:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    252e:	8e e1       	ldi	r24, 0x1E	; 30
    2530:	61 e0       	ldi	r22, 0x01	; 1
    2532:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
    2536:	8f e1       	ldi	r24, 0x1F	; 31
    2538:	60 e0       	ldi	r22, 0x00	; 0
    253a:	0e 94 5f 0a 	call	0x14be	; 0x14be <SetPinValue>
		break;
	}
}
    253e:	0f 90       	pop	r0
    2540:	0f 90       	pop	r0
    2542:	0f 90       	pop	r0
    2544:	0f 90       	pop	r0
    2546:	cf 91       	pop	r28
    2548:	df 91       	pop	r29
    254a:	08 95       	ret

0000254c <SCompareArrays>:
 the same size and that size is an input to the function.
 */
#include"SCompareArrays.h"// This header file contains the function prototype of SCompareArrays(int Arr1[ ], int Arr2[ ], int Arr_Size) function

int SCompareArrays(int Arr1[ ], int Arr2[ ], int Arr_Size)
{
    254c:	df 93       	push	r29
    254e:	cf 93       	push	r28
    2550:	cd b7       	in	r28, 0x3d	; 61
    2552:	de b7       	in	r29, 0x3e	; 62
    2554:	2a 97       	sbiw	r28, 0x0a	; 10
    2556:	0f b6       	in	r0, 0x3f	; 63
    2558:	f8 94       	cli
    255a:	de bf       	out	0x3e, r29	; 62
    255c:	0f be       	out	0x3f, r0	; 63
    255e:	cd bf       	out	0x3d, r28	; 61
    2560:	9c 83       	std	Y+4, r25	; 0x04
    2562:	8b 83       	std	Y+3, r24	; 0x03
    2564:	7e 83       	std	Y+6, r23	; 0x06
    2566:	6d 83       	std	Y+5, r22	; 0x05
    2568:	58 87       	std	Y+8, r21	; 0x08
    256a:	4f 83       	std	Y+7, r20	; 0x07
	int j;
	for (j = 0; j<Arr_Size; j++)
    256c:	1a 82       	std	Y+2, r1	; 0x02
    256e:	19 82       	std	Y+1, r1	; 0x01
    2570:	23 c0       	rjmp	.+70     	; 0x25b8 <SCompareArrays+0x6c>
	{
		if (Arr1[j] != Arr2[j])
    2572:	89 81       	ldd	r24, Y+1	; 0x01
    2574:	9a 81       	ldd	r25, Y+2	; 0x02
    2576:	9c 01       	movw	r18, r24
    2578:	22 0f       	add	r18, r18
    257a:	33 1f       	adc	r19, r19
    257c:	8b 81       	ldd	r24, Y+3	; 0x03
    257e:	9c 81       	ldd	r25, Y+4	; 0x04
    2580:	fc 01       	movw	r30, r24
    2582:	e2 0f       	add	r30, r18
    2584:	f3 1f       	adc	r31, r19
    2586:	40 81       	ld	r20, Z
    2588:	51 81       	ldd	r21, Z+1	; 0x01
    258a:	89 81       	ldd	r24, Y+1	; 0x01
    258c:	9a 81       	ldd	r25, Y+2	; 0x02
    258e:	9c 01       	movw	r18, r24
    2590:	22 0f       	add	r18, r18
    2592:	33 1f       	adc	r19, r19
    2594:	8d 81       	ldd	r24, Y+5	; 0x05
    2596:	9e 81       	ldd	r25, Y+6	; 0x06
    2598:	fc 01       	movw	r30, r24
    259a:	e2 0f       	add	r30, r18
    259c:	f3 1f       	adc	r31, r19
    259e:	80 81       	ld	r24, Z
    25a0:	91 81       	ldd	r25, Z+1	; 0x01
    25a2:	48 17       	cp	r20, r24
    25a4:	59 07       	cpc	r21, r25
    25a6:	19 f0       	breq	.+6      	; 0x25ae <SCompareArrays+0x62>
		{
			return 0;
    25a8:	1a 86       	std	Y+10, r1	; 0x0a
    25aa:	19 86       	std	Y+9, r1	; 0x09
    25ac:	10 c0       	rjmp	.+32     	; 0x25ce <SCompareArrays+0x82>
#include"SCompareArrays.h"// This header file contains the function prototype of SCompareArrays(int Arr1[ ], int Arr2[ ], int Arr_Size) function

int SCompareArrays(int Arr1[ ], int Arr2[ ], int Arr_Size)
{
	int j;
	for (j = 0; j<Arr_Size; j++)
    25ae:	89 81       	ldd	r24, Y+1	; 0x01
    25b0:	9a 81       	ldd	r25, Y+2	; 0x02
    25b2:	01 96       	adiw	r24, 0x01	; 1
    25b4:	9a 83       	std	Y+2, r25	; 0x02
    25b6:	89 83       	std	Y+1, r24	; 0x01
    25b8:	29 81       	ldd	r18, Y+1	; 0x01
    25ba:	3a 81       	ldd	r19, Y+2	; 0x02
    25bc:	8f 81       	ldd	r24, Y+7	; 0x07
    25be:	98 85       	ldd	r25, Y+8	; 0x08
    25c0:	28 17       	cp	r18, r24
    25c2:	39 07       	cpc	r19, r25
    25c4:	b4 f2       	brlt	.-84     	; 0x2572 <SCompareArrays+0x26>
			break;
		}


	}
	return 1;
    25c6:	81 e0       	ldi	r24, 0x01	; 1
    25c8:	90 e0       	ldi	r25, 0x00	; 0
    25ca:	9a 87       	std	Y+10, r25	; 0x0a
    25cc:	89 87       	std	Y+9, r24	; 0x09
    25ce:	89 85       	ldd	r24, Y+9	; 0x09
    25d0:	9a 85       	ldd	r25, Y+10	; 0x0a
}
    25d2:	2a 96       	adiw	r28, 0x0a	; 10
    25d4:	0f b6       	in	r0, 0x3f	; 63
    25d6:	f8 94       	cli
    25d8:	de bf       	out	0x3e, r29	; 62
    25da:	0f be       	out	0x3f, r0	; 63
    25dc:	cd bf       	out	0x3d, r28	; 61
    25de:	cf 91       	pop	r28
    25e0:	df 91       	pop	r29
    25e2:	08 95       	ret

000025e4 <main>:
// Declared Functions
// Global variables (Declaration and Initialization)
// Enum

void main(void)
{
    25e4:	df 93       	push	r29
    25e6:	cf 93       	push	r28
    25e8:	00 d0       	rcall	.+0      	; 0x25ea <main+0x6>
    25ea:	00 d0       	rcall	.+0      	; 0x25ec <main+0x8>
    25ec:	cd b7       	in	r28, 0x3d	; 61
    25ee:	de b7       	in	r29, 0x3e	; 62
		// Pin Direction (Input/Output)
		// Pin Values (initialization)
		// Module Initialization

		ADC_CONFIG MyConfig;
		MyConfig.Ref = REF_AREF;
    25f0:	19 82       	std	Y+1, r1	; 0x01
		MyConfig.Adjustment = ADJUSTMENT_LEFT;
    25f2:	81 e0       	ldi	r24, 0x01	; 1
    25f4:	8a 83       	std	Y+2, r24	; 0x02
		MyConfig.Channel = CHANNEL_ADC0;
    25f6:	1b 82       	std	Y+3, r1	; 0x03
		MyConfig.Prescaler = PRESCALER_2;
    25f8:	1c 82       	std	Y+4, r1	; 0x04
		ADC_Init(MyConfig);
    25fa:	89 81       	ldd	r24, Y+1	; 0x01
    25fc:	9a 81       	ldd	r25, Y+2	; 0x02
    25fe:	ab 81       	ldd	r26, Y+3	; 0x03
    2600:	bc 81       	ldd	r27, Y+4	; 0x04
    2602:	bc 01       	movw	r22, r24
    2604:	cd 01       	movw	r24, r26
    2606:	0e 94 9b 05 	call	0xb36	; 0xb36 <ADC_Init>
    260a:	ff cf       	rjmp	.-2      	; 0x260a <main+0x26>

0000260c <__prologue_saves__>:
    260c:	2f 92       	push	r2
    260e:	3f 92       	push	r3
    2610:	4f 92       	push	r4
    2612:	5f 92       	push	r5
    2614:	6f 92       	push	r6
    2616:	7f 92       	push	r7
    2618:	8f 92       	push	r8
    261a:	9f 92       	push	r9
    261c:	af 92       	push	r10
    261e:	bf 92       	push	r11
    2620:	cf 92       	push	r12
    2622:	df 92       	push	r13
    2624:	ef 92       	push	r14
    2626:	ff 92       	push	r15
    2628:	0f 93       	push	r16
    262a:	1f 93       	push	r17
    262c:	cf 93       	push	r28
    262e:	df 93       	push	r29
    2630:	cd b7       	in	r28, 0x3d	; 61
    2632:	de b7       	in	r29, 0x3e	; 62
    2634:	ca 1b       	sub	r28, r26
    2636:	db 0b       	sbc	r29, r27
    2638:	0f b6       	in	r0, 0x3f	; 63
    263a:	f8 94       	cli
    263c:	de bf       	out	0x3e, r29	; 62
    263e:	0f be       	out	0x3f, r0	; 63
    2640:	cd bf       	out	0x3d, r28	; 61
    2642:	09 94       	ijmp

00002644 <__epilogue_restores__>:
    2644:	2a 88       	ldd	r2, Y+18	; 0x12
    2646:	39 88       	ldd	r3, Y+17	; 0x11
    2648:	48 88       	ldd	r4, Y+16	; 0x10
    264a:	5f 84       	ldd	r5, Y+15	; 0x0f
    264c:	6e 84       	ldd	r6, Y+14	; 0x0e
    264e:	7d 84       	ldd	r7, Y+13	; 0x0d
    2650:	8c 84       	ldd	r8, Y+12	; 0x0c
    2652:	9b 84       	ldd	r9, Y+11	; 0x0b
    2654:	aa 84       	ldd	r10, Y+10	; 0x0a
    2656:	b9 84       	ldd	r11, Y+9	; 0x09
    2658:	c8 84       	ldd	r12, Y+8	; 0x08
    265a:	df 80       	ldd	r13, Y+7	; 0x07
    265c:	ee 80       	ldd	r14, Y+6	; 0x06
    265e:	fd 80       	ldd	r15, Y+5	; 0x05
    2660:	0c 81       	ldd	r16, Y+4	; 0x04
    2662:	1b 81       	ldd	r17, Y+3	; 0x03
    2664:	aa 81       	ldd	r26, Y+2	; 0x02
    2666:	b9 81       	ldd	r27, Y+1	; 0x01
    2668:	ce 0f       	add	r28, r30
    266a:	d1 1d       	adc	r29, r1
    266c:	0f b6       	in	r0, 0x3f	; 63
    266e:	f8 94       	cli
    2670:	de bf       	out	0x3e, r29	; 62
    2672:	0f be       	out	0x3f, r0	; 63
    2674:	cd bf       	out	0x3d, r28	; 61
    2676:	ed 01       	movw	r28, r26
    2678:	08 95       	ret

0000267a <_exit>:
    267a:	f8 94       	cli

0000267c <__stop_program>:
    267c:	ff cf       	rjmp	.-2      	; 0x267c <__stop_program>
