ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.syntax unified
  16              		.file	"main_cm4.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.section	.text.isr_bouton,"ax",%progbits
  21              		.align	2
  22              		.global	isr_bouton
  23              		.thumb
  24              		.thumb_func
  25              		.type	isr_bouton, %function
  26              	isr_bouton:
  27              	.LFB693:
  28              		.file 1 "main_cm4.c"
   1:main_cm4.c    **** 
   2:main_cm4.c    **** 
   3:main_cm4.c    **** #include "project.h"
   4:main_cm4.c    **** #include "GUI.h"
   5:main_cm4.c    **** #include "pervasive_eink_hardware_driver.h"
   6:main_cm4.c    **** #include "cy_eink_library.h"
   7:main_cm4.c    **** #include "LCDConf.h"
   8:main_cm4.c    **** #include <stdlib.h>
   9:main_cm4.c    **** #include "FreeRTOS.h"
  10:main_cm4.c    **** #include "task.h"
  11:main_cm4.c    **** #include "semphr.h"
  12:main_cm4.c    **** #include "params.h"
  13:main_cm4.c    **** #include "queue.h"
  14:main_cm4.c    **** #include "CAPSENS.h"
  15:main_cm4.c    **** #include "DISPLAY.h"
  16:main_cm4.c    **** #include "TraitementSignal.h"
  17:main_cm4.c    **** #include "arm_math.h"
  18:main_cm4.c    **** #include "core_cm4.h"
  19:main_cm4.c    **** #include "bmi160.h"
  20:main_cm4.c    **** #include "Declaration.h"
  21:main_cm4.c    **** #include "Accelerometre.h"
  22:main_cm4.c    **** #include "max30102.h"
  23:main_cm4.c    **** 
  24:main_cm4.c    **** 
  25:main_cm4.c    **** 
  26:main_cm4.c    **** char buffer[100]=""; 
  27:main_cm4.c    **** //float testR[BUFFER_LENGTH]  ={374249,374010,374994,374039,374770,374191,375723,374211,375684,3743
  28:main_cm4.c    **** //float testIR[BUFFER_LENGTH] = {196393,197802,196742,197984,196884,197960,196961,197825,197464,197
  29:main_cm4.c    **** 
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 2


  30:main_cm4.c    **** // Coefficients des filtres passe-bas et passe-haut 
  31:main_cm4.c    **** float32_t firCoeffs32_LowPass[NUM_TAPS] = {0.0134731639,0.0292821044,0.0713088173,0.1246269648,0.16
  32:main_cm4.c    **** float32_t firCoeffs32_HighPass[NUM_TAPS] = {-0.0005744427,-0.0012061943,-0.0028606938,-0.0049069693
  33:main_cm4.c    **** uint8 imageBufferCache[CY_EINK_FRAME_SIZE] = {0}; 
  34:main_cm4.c    **** 
  35:main_cm4.c    **** void isr_bouton(void)
  36:main_cm4.c    **** {
  29              		.loc 1 36 0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 3, -8
  36              		.cfi_offset 14, -4
  37:main_cm4.c    ****  
  38:main_cm4.c    **** 
  39:main_cm4.c    ****             if ( currentScreen.screen ==  PRINCIPAL_PAGE) {
  37              		.loc 1 39 0
  38 0002 254B     		ldr	r3, .L8
  39 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  40 0006 13F0FF0F 		tst	r3, #255
  41 000a 09D1     		bne	.L2
  40:main_cm4.c    ****             currentScreen.FLAG_DEPART = 1;
  42              		.loc 1 40 0
  43 000c 224B     		ldr	r3, .L8
  44 000e 0122     		movs	r2, #1
  45 0010 1A71     		strb	r2, [r3, #4]
  41:main_cm4.c    ****             currentScreen.TYPEGRAPH=!currentScreen.TYPEGRAPH;} 
  46              		.loc 1 41 0
  47 0012 5A79     		ldrb	r2, [r3, #5]	@ zero_extendqisi2
  48 0014 12F0FF0F 		tst	r2, #255
  49 0018 0CBF     		ite	eq
  50 001a 0122     		moveq	r2, #1
  51 001c 0022     		movne	r2, #0
  52 001e 5A71     		strb	r2, [r3, #5]
  53              	.L2:
  42:main_cm4.c    ****             // si la page actuelle affichée est la page principale, alors le type de courbe d'abso
  43:main_cm4.c    ****                                                                                                    
  44:main_cm4.c    ****             if ( currentScreen.screen == MAIN_MENU) 
  54              		.loc 1 44 0
  55 0020 1D4B     		ldr	r3, .L8
  56 0022 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  57 0024 DBB2     		uxtb	r3, r3
  58 0026 012B     		cmp	r3, #1
  59 0028 02D1     		bne	.L3
  45:main_cm4.c    ****             {currentScreen.FLAG_DEPART=1;}  
  60              		.loc 1 45 0
  61 002a 0122     		movs	r2, #1
  62 002c 1A4B     		ldr	r3, .L8
  63 002e 1A71     		strb	r2, [r3, #4]
  64              	.L3:
  46:main_cm4.c    ****             //si la page actuelle affichée est le MENU, alors la page à afficher sera la page pri
  47:main_cm4.c    ****      
  48:main_cm4.c    **** 
  49:main_cm4.c    ****             if ( currentScreen.screen == OPTION_1 || currentScreen.screen == OPTION_2 || currentScr
  65              		.loc 1 49 0
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 3


  66 0030 194B     		ldr	r3, .L8
  67 0032 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  68 0034 DBB2     		uxtb	r3, r3
  69 0036 022B     		cmp	r3, #2
  70 0038 13D0     		beq	.L4
  71              		.loc 1 49 0 is_stmt 0 discriminator 1
  72 003a 174B     		ldr	r3, .L8
  73 003c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  74 003e DBB2     		uxtb	r3, r3
  75 0040 032B     		cmp	r3, #3
  76 0042 0ED0     		beq	.L4
  77              		.loc 1 49 0 discriminator 2
  78 0044 144B     		ldr	r3, .L8
  79 0046 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  80 0048 DBB2     		uxtb	r3, r3
  81 004a 052B     		cmp	r3, #5
  82 004c 09D0     		beq	.L4
  83              		.loc 1 49 0 discriminator 3
  84 004e 124B     		ldr	r3, .L8
  85 0050 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  86 0052 DBB2     		uxtb	r3, r3
  87 0054 042B     		cmp	r3, #4
  88 0056 04D0     		beq	.L4
  89              		.loc 1 49 0 discriminator 4
  90 0058 0F4B     		ldr	r3, .L8
  91 005a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  92 005c DBB2     		uxtb	r3, r3
  93 005e 062B     		cmp	r3, #6
  94 0060 02D1     		bne	.L5
  95              	.L4:
  50:main_cm4.c    ****                 {currentScreen.FLAG3=1;}
  96              		.loc 1 50 0 is_stmt 1
  97 0062 0122     		movs	r2, #1
  98 0064 0C4B     		ldr	r3, .L8
  99 0066 DA70     		strb	r2, [r3, #3]
 100              	.L5:
  51:main_cm4.c    ****              //si la page actuelle affichée est une des options, alors la page à afficher sera le
  52:main_cm4.c    ****     
  53:main_cm4.c    ****     CyDelay(100);
 101              		.loc 1 53 0
 102 0068 6420     		movs	r0, #100
 103 006a FFF7FEFF 		bl	Cy_SysLib_Delay
 104              	.LVL0:
 105              	.LBB18:
 106              	.LBB19:
 107              		.file 2 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/gpio/cy_gpio.h"
   1:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************************************************//**
   2:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \file cy_gpio.h
   3:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \version 1.20
   4:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
   5:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Provides an API declaration of the GPIO driver
   6:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
   7:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ********************************************************************************
   8:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \copyright
   9:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Copyright 2016-2018, Cypress Semiconductor Corporation. All rights reserved.
  10:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * You may use this file only in accordance with the license, terms, conditions,
  11:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * disclaimers, and limitations in the end user license agreement accompanying
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 4


  12:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * the software package with which this file was provided.
  13:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
  14:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
  15:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
  16:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio
  17:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
  18:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The GPIO driver provides an API to configure and access device Input/Output pins.
  19:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  20:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The functions and other declarations used in this driver are in cy_gpio.h. 
  21:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * You can include cy_pdl.h (ModusToolbox only) to get access to all functions 
  22:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * and declarations in the PDL.
  23:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  24:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * IO pins include all general purpose types such as GPIO, SIO, HSIO, AUXIO, and
  25:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * their variants.
  26:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  27:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Initialization can be performed either at the port level or by configuring the
  28:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * individual pins. For efficient use of code space, port
  29:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * configuration should be used in the field. Refer to the product device header files 
  30:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * for the list of supported ports and pins.
  31:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 
  32:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Single pin configuration is performed by using \ref Cy_GPIO_Pin_FastInit 
  33:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   (provide specific values) or \ref Cy_GPIO_Pin_Init (provide a filled
  34:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   cy_stc_gpio_pin_config_t structure).
  35:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - An entire port can be configured using \ref Cy_GPIO_Port_Init. Provide a filled 
  36:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   cy_stc_gpio_prt_config_t structure. The values in the structure are 
  37:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   bitfields representing the desired value for each pin in the port.
  38:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Pin configuration and management is based on the port address and pin number.
  39:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \ref Cy_GPIO_PortToAddr function can optionally be used to calculate the port
  40:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   address from the port number at run-time.
  41:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  42:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Once the pin/port initialization is complete, each pin can be accessed by 
  43:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * specifying the port (GPIO_PRT_Type) and the pin (0-7) in the provided API 
  44:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * functions.
  45:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  46:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_configuration Configuration Considerations
  47:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  48:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 1. Pin multiplexing is controlled through the High-Speed IO Matrix (HSIOM) selection.
  49:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    This allows the pin to connect to signal sources/sinks throughout the device,
  50:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    as defined by the pin HSIOM selection options (en_hsiom_sel_t).
  51:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 2. All pins are initialized to High-Z drive mode with HSIOM connected to CPU (SW
  52:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    control digital pin only) at Power-On-Reset(POR).
  53:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 3. Some API functions perform read-modify-write operations on shared port
  54:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    registers. These functions are not thread safe and care must be taken when
  55:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    called by the application.
  56:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 4. Digital input buffer provides a high-impedance buffer for the external 
  57:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    digital input. The input buffer is connected to the HSIOM for routing to 
  58:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    the CPU port registers and selected peripheral. Enabling the input 
  59:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    buffer provides possibility to read the pin state via the CPU.
  60:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    If pin is connected to an analog signal, the input buffer should be 
  61:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    disabled to avoid crowbar currents. For more information refer to device 
  62:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    TRM and the device datasheet.
  63:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  64:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Multiple pins on a port can be updated using direct port register writes with an
  65:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * appropriate port mask. An example is shown below, highlighting the different ways of 
  66:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * configuring Port 1 pins using:
  67:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 
  68:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Port output data register
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 5


  69:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Port output data set register
  70:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Port output data clear register
  71:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  72:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c Cy_GPIO_Snippet
  73:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  74:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_more_information More Information
  75:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  76:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Refer to the technical reference manual (TRM) and the device datasheet.
  77:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  78:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_MISRA MISRA-C Compliance
  79:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The GPIO driver has the following specific deviations:
  80:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  81:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * <table class="doxtable">
  82:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
  83:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>MISRA Rule</th>
  84:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>Rule Class (Required/Advisory)</th>
  85:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>Rule Description</th>
  86:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>Description of Deviation(s)</th>
  87:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
  88:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
  89:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>11.4</td>
  90:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A</td>
  91:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A cast should not be performed between a pointer to object type and
  92:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         a different pointer to object type.</td>
  93:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td> This code is safe because the elements of both GPIO_PRT_V1_Type and GPIO_PRT_V2_Type 
  94:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *          types have identical alignment.</td>
  95:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
  96:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
  97:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>16.7</td>
  98:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A</td>
  99:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A pointer parameter in a function prototype should be declared as pointer 
 100:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         to const if the pointer is not used to modify the addressed object.</td>
 101:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>The objects pointed to by the base addresses of the GPIO port are not always modified.
 102:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         While a const qualifier can be used in select scenarios, it brings little benefit
 103:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         in adding this to the affected functions. </td>
 104:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 105:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * </table>
 106:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 107:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_changelog Changelog
 108:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * <table class="doxtable">
 109:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr><th>Version</th><th>Changes</th><th>Reason for Change</th></tr>
 110:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 111:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td rowspan="3">1.20</td>
 112:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Flattened the organization of the driver source code into the single source directory and
 113:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Driver library directory-structure simplification.</td>
 114:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 115:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 116:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added the functions for configuring the AMux bus splitter switch cells:
 117:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     - \ref Cy_GPIO_SetAmuxSplit
 118:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     - \ref Cy_GPIO_GetAmuxSplit
 119:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     </td>
 120:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added a new functionality related to AMux bus.</td>
 121:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 122:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 123:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added register access layer. Use register access macros instead
 124:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         of direct register access using dereferenced pointers.</td>
 125:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Makes register access device-independent, so that the PDL does 
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 6


 126:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         not need to be recompiled for each supported part number.</td>
 127:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 128:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 129:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>1.10.1</td>
 130:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Updated description for the functions: \ref Cy_GPIO_GetInterruptStatus, 
 131:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         \ref Cy_GPIO_GetInterruptMask, \ref Cy_GPIO_GetInterruptStatusMasked.
 132:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 133:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         Minor documentation edits.
 134:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     </td>
 135:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Documentation update and clarification</td>
 136:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 137:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 138:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>1.10</td>
 139:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added input parameter validation to the API functions</td>
 140:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td></td>
 141:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 142:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 143:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>1.0</td>
 144:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Initial version</td>
 145:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td></td>
 146:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 147:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * </table>
 148:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 149:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_macros Macros
 150:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_functions Functions
 151:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 152:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_init       Initialization Functions
 153:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_gpio       GPIO Functions
 154:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_sio        SIO Functions
 155:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_interrupt  Port Interrupt Functions
 156:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \}
 157:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_data_structures Data Structures
 158:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_enums Enumerated Types
 159:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 160:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 161:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #if !defined(CY_GPIO_H)
 162:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_H
 163:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 164:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include <stddef.h>
 165:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include "cy_device.h"
 166:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include "cy_device_headers.h"
 167:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include "cy_syslib.h"
 168:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 169:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #if defined(__cplusplus)
 170:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** extern "C" {
 171:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #endif
 172:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 173:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \addtogroup group_gpio_macros
 174:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 175:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 176:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 177:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** Driver major version */
 178:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRV_VERSION_MAJOR       1
 179:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 180:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** Driver minor version */
 181:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRV_VERSION_MINOR       20
 182:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 7


 183:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** GPIO driver ID */
 184:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_ID CY_PDL_DRV_ID(0x16U)
 185:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 186:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_macros */
 187:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 188:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 189:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 190:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *       Enumerations
 191:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 192:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 193:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_enums
 194:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 195:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 196:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 197:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** GPIO Driver error codes */
 198:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef enum 
 199:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 200:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_SUCCESS   = 0x00U,                                    /**< Returned successful */
 201:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_BAD_PARAM = CY_GPIO_ID | CY_PDL_STATUS_ERROR | 0x01U, /**< Bad parameter was passed */
 202:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** } cy_en_gpio_status_t;
 203:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 204:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** AMux switch open/close config */
 205:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef enum
 206:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 207:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_OPENALL,   /**< Open ground switch. Open right switch. Open left switch */
 208:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_L,         /**< Open ground switch. Open right switch. Close left switch */
 209:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_R,         /**< Open ground switch. Close right switch. Open left switch */
 210:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_LR,        /**< Open ground switch. Close right switch. Close left switch */
 211:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_G,         /**< Close ground switch. Open right switch. Open left switch */
 212:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_GL,        /**< Close ground switch. Open right switch. Close left switch */
 213:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_GR,        /**< Close ground switch. Close right switch. Open left switch */
 214:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_GLR,       /**< Close ground switch. Close right switch. Close left switch */
 215:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }cy_en_gpio_amuxconnect_t;
 216:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 217:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 218:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * AMux Bus selection
 219:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 220:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef enum
 221:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 222:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUXBUSA,       /**< AMuxBus A */
 223:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUXBUSB        /**< AMuxBus B */
 224:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }cy_en_gpio_amuxselect_t;
 225:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 226:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_enums */
 227:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 228:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 229:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 230:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *       Configuration Structures
 231:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 232:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 233:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 234:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_data_structures
 235:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 236:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 237:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 238:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** This structure is used to initialize a port of GPIO pins */
 239:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef struct 
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 8


 240:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 241:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t out;           /**< Initial output data for the IO pins in the port */
 242:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intrMask;      /**< Interrupt enable mask for the port interrupt */
 243:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intrCfg;       /**< Port pin interrupt edge detection configuration */
 244:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfg;           /**< Port pin drive modes and input buffer enable configuration */
 245:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfgIn;         /**< Port pin input buffer configuration */
 246:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfgOut;        /**< Port pin output buffer configuration */
 247:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfgSIO;        /**< Port SIO pins configuration */
 248:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t sel0Active;    /**< HSIOM selection for port pins 0,1,2,3 */
 249:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t sel1Active;    /**< HSIOM selection for port pins 4,5,6,7 */
 250:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** } cy_stc_gpio_prt_config_t;
 251:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 252:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** This structure is used to initialize a single GPIO pin */
 253:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef struct
 254:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 255:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t outVal;         /**< Pin output state */
 256:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t driveMode;      /**< Drive mode */
 257:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     en_hsiom_sel_t hsiom;    /**< HSIOM selection */
 258:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intEdge;        /**< Interrupt Edge type */
 259:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intMask;        /**< Interrupt enable mask */
 260:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vtrip;          /**< Input buffer voltage trip type */
 261:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t slewRate;       /**< Output buffer slew rate */
 262:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t driveSel;       /**< Drive strength */
 263:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vregEn;         /**< SIO pair output buffer mode */
 264:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t ibufMode;       /**< SIO pair input buffer mode */
 265:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vtripSel;       /**< SIO pair input buffer trip point */
 266:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vrefSel;        /**< SIO pair reference voltage for input buffer trip point */
 267:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vohSel;         /**< SIO pair regulated voltage output level */
 268:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** } cy_stc_gpio_pin_config_t;
 269:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 270:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_data_structures */
 271:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 272:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 273:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *        Constants
 274:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 275:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 276:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \cond INTERNAL */
 277:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 278:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* General Constants */
 279:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_HALF                       (4UL)      /**< Half-way point of a GPIO port */
 280:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_DEINIT                     (0UL)      /**< De-init value for port registers */
 281:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 282:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* GPIO Masks */
 283:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_HSIOM_MASK                     (0x1FUL)   /**< HSIOM selection mask */
 284:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_OUT_MASK                       (0x01UL)   /**< Single pin mask for OUT register */
 285:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IN_MASK                        (0x01UL)   /**< Single pin mask for IN register */
 286:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_DM_MASK                    (0x0FUL)   /**< Single pin mask for drive mode in CF
 287:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_IN_VTRIP_SEL_MASK          (0x01UL)   /**< Single pin mask for VTRIP selection 
 288:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_OUT_SLOW_MASK              (0x01UL)   /**< Single pin mask for slew rate in CFG
 289:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_OUT_DRIVE_SEL_MASK         (0x03UL)   /**< Single pin mask for drive strength i
 290:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_STATUS_MASK               (0x01UL)   /**< Single pin mask for interrupt status
 291:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_EN_MASK                   (0x01UL)   /**< Single pin mask for interrupt status
 292:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_MASKED_MASK               (0x01UL)   /**< Single pin mask for masked interrupt
 293:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_SET_MASK                  (0x01UL)   /**< Single pin mask for setting the inte
 294:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_EDGE_MASK                 (0x03UL)   /**< Single pin mask for interrupt edge t
 295:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_FLT_EDGE_MASK             (0x07UL)   /**< Single pin mask for setting filtered
 296:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 9


 297:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* SIO Masks */
 298:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VREG_EN_MASK                   (0x01UL)   /**< Single SIO pin mask for voltage regu
 299:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IBUF_MASK                      (0x01UL)   /**< Single SIO pin mask for input buffer
 300:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IBUF_SHIFT                     (0x01UL)   /**< Single SIO pin shift for input buffe
 301:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_SEL_MASK                 (0x01UL)   /**< Single SIO pin mask for the input bu
 302:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_SEL_SHIFT                (0x02UL)   /**< Single SIO pin shift for the input b
 303:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VREF_SEL_MASK                  (0x03UL)   /**< Single SIO pin mask for voltage refe
 304:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VREF_SEL_SHIFT                 (0x03UL)   /**< Single SIO pin shift for voltage ref
 305:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VOH_SEL_MASK                   (0x07UL)   /**< Single SIO pin mask for VOH */
 306:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VOH_SEL_SHIFT                  (0x05UL)   /**< Single SIO pin shift for VOH */
 307:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 308:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Special mask for SIO pin pair setting */
 309:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SIO_ODD_PIN_MASK               (0x00FEUL) /**< SIO pin pair selection mask */
 310:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SIO_PIN_MASK                   (0x00FFUL) /**< SIO pin pair mask */
 311:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 312:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Offsets */
 313:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_HSIOM_OFFSET                   (3UL)      /**< Offset for HSIOM */
 314:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_MODE_OFFSET              (2UL)      /**< Offset for Drive mode */
 315:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INBUF_OFFSET                   (3UL)      /**< Offset for input buffer */
 316:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_OUT_DRIVE_OFFSET           (16UL)     /**< Offset for drive strength */
 317:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_CFG_OFFSET                (1UL)      /**< Offset for interrupt config */
 318:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_FILT_OFFSET               (18UL)     /**< Offset for filtered interrupt config
 319:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_SIO_OFFSET                 (2UL)      /**< Offset for SIO config */
 320:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 321:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Parameter validation constants */
 322:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PINS_MAX                       (8UL)      /**< Number of pins in the port */
 323:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_PINS_MASK                  (0x0000000FFUL)
 324:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_INTR_CFG_EDGE_SEL_MASK     (GPIO_PRT_INTR_CFG_EDGE0_SEL_Msk | \
 325:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE1_SEL_Msk | \
 326:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE2_SEL_Msk | \
 327:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE3_SEL_Msk | \
 328:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE4_SEL_Msk | \
 329:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE5_SEL_Msk | \
 330:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE6_SEL_Msk | \
 331:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE7_SEL_Msk)
 332:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_INTR_CFG_RANGE_MASK        (CY_GPIO_PRT_INTR_CFG_EDGE_SEL_MASK | \
 333:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_FLT_EDGE_SEL_Msk | \
 334:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_FLT_SEL_Msk)
 335:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_INT_MASK_MASK              (0x0000001FFUL)
 336:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_SEL_ACTIVE_MASK            (0x1FFFFFFFUL)
 337:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 338:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define GPIO_MAX_SPLIT_CELL_SEGMENTS           (9U)
 339:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 340:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Parameter validation macros */
 341:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_PIN_VALID(pinNum)           (CY_GPIO_PINS_MAX > (pinNum))
 342:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_FILTER_PIN_VALID(pinNum)    (CY_GPIO_PINS_MAX >= (pinNum))
 343:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_VALUE_VALID(outVal)         (1UL >= (outVal))
 344:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_DM_VALID(driveMode)         (0U == ((driveMode) & (uint32_t)~CY_GPIO_CFG_DM_MASK
 345:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 346:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_HSIOM_VALID(hsiom)          (0U == ((hsiom) & (uint32_t)~CY_GPIO_HSIOM_MASK))
 347:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 348:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_INT_EDGE_VALID(intEdge)     ((CY_GPIO_INTR_DISABLE  == (intEdge)) || \
 349:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_INTR_RISING   == (intEdge)) || \
 350:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_INTR_FALLING  == (intEdge)) || \
 351:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_INTR_BOTH     == (intEdge)))
 352:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 353:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_DRIVE_SEL_VALID(driveSel)   ((CY_GPIO_DRIVE_FULL    == (driveSel)) || \
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 10


 354:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_DRIVE_1_2     == (driveSel)) || \
 355:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_DRIVE_1_4     == (driveSel)) || \
 356:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_DRIVE_1_8     == (driveSel)))
 357:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 358:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_VREF_SEL_VALID(vrefSel)     ((CY_SIO_VREF_PINREF    == (vrefSel)) || \
 359:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VREF_1_2V      == (vrefSel)) || \
 360:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VREF_AMUX_A    == (vrefSel)) || \
 361:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VREF_AMUX_B    == (vrefSel)))
 362:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 363:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_VOH_SEL_VALID(vrefSel)      ((CY_SIO_VOH_1_00       == (vrefSel)) || \
 364:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_1_25       == (vrefSel)) || \
 365:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_1_49       == (vrefSel)) || \
 366:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_1_67       == (vrefSel)) || \
 367:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_2_08       == (vrefSel)) || \
 368:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_2_50       == (vrefSel)) || \
 369:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_2_78       == (vrefSel)) || \
 370:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_4_16       == (vrefSel)))
 371:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                    
 372:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_PIN_BIT_VALID(pinBit)       (0U == ((pinBit) & (uint32_t)~CY_GPIO_PRT_PINS_MASK)
 373:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_INTR_CFG_VALID(intrCfg)     (0U == ((intrCfg) & (uint32_t)~CY_GPIO_PRT_INTR_CFG_
 374:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_INTR_MASK_VALID(intrMask)   (0U == ((intrMask) & (uint32_t)~CY_GPIO_PRT_INT_MASK
 375:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_SEL_ACT_VALID(selActive)    (0U == ((selActive) & (uint32_t)~CY_GPIO_PRT_SEL_ACT
 376:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 377:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_AMUX_SPLIT_VALID(switchCtrl)       (((uint32_t) (switchCtrl)) < GPIO_MAX_SPLIT_C
 378:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 379:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_AMUX_CONNECT_VALID(amuxConnect)    ((CY_GPIO_AMUX_OPENALL == (amuxConnect)) || \
 380:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_L       == (amuxConnect)) || \
 381:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_R       == (amuxConnect)) || \
 382:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_LR      == (amuxConnect)) || \
 383:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_G       == (amuxConnect)) || \
 384:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_GL      == (amuxConnect)) || \
 385:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_GR      == (amuxConnect)) || \
 386:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_GLR     == (amuxConnect)))
 387:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 388:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_AMUX_SELECT_VALID(amuxBus)       ((CY_GPIO_AMUXBUSA       == (amuxBus)) || \
 389:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                      (CY_GPIO_AMUXBUSB       == (amuxBus)))
 390:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \endcond */
 391:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 392:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 393:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 394:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *        Function Constants
 395:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 396:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 397:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 398:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_macros
 399:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 400:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 401:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 402:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 403:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_driveModes Pin drive mode
 404:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 405:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the drive mode of the pin.
 406:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 407:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_ANALOG                      (0x00UL) /**< Analog High-Z. Input buffer off */
 408:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP_IN_OFF               (0x02UL) /**< Resistive Pull-Up. Input buffer off */
 409:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLDOWN_IN_OFF             (0x03UL) /**< Resistive Pull-Down. Input buffer off 
 410:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESLOW_IN_OFF         (0x04UL) /**< Open Drain, Drives Low. Input buffer o
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 11


 411:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESHIGH_IN_OFF        (0x05UL) /**< Open Drain, Drives High. Input buffer 
 412:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_STRONG_IN_OFF               (0x06UL) /**< Strong Drive. Input buffer off */
 413:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP_DOWN_IN_OFF          (0x07UL) /**< Resistive Pull-Up/Down. Input buffer o
 414:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_HIGHZ                       (0x08UL) /**< Digital High-Z. Input buffer on */
 415:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP                      (0x0AUL) /**< Resistive Pull-Up. Input buffer on */
 416:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLDOWN                    (0x0BUL) /**< Resistive Pull-Down. Input buffer on *
 417:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESLOW                (0x0CUL) /**< Open Drain, Drives Low. Input buffer o
 418:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESHIGH               (0x0DUL) /**< Open Drain, Drives High. Input buffer 
 419:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_STRONG                      (0x0EUL) /**< Strong Drive. Input buffer on */
 420:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP_DOWN                 (0x0FUL) /**< Resistive Pull-Up/Down. Input buffer o
 421:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 422:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 423:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 424:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_vtrip Voltage trip mode
 425:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 426:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the voltage trip type on the pin.
 427:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 428:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_CMOS                     (0x00UL) /**< Input buffer compatible with CMOS and 
 429:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_TTL                      (0x01UL) /**< Input buffer compatible with TTL and M
 430:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 431:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 432:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 433:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_slewRate Slew Rate Mode
 434:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 435:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the slew rate of the pin.
 436:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 437:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SLEW_FAST                      (0x00UL) /**< Fast slew rate */
 438:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SLEW_SLOW                      (0x01UL) /**< Slow slew rate */
 439:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 440:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 441:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 442:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_driveStrength Pin drive strength
 443:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 444:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the drive strength of the pin.
 445:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 446:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_FULL                     (0x00UL) /**< Full drive strength: Max drive current
 447:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_1_2                      (0x01UL) /**< 1/2 drive strength: 1/2 drive current 
 448:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_1_4                      (0x02UL) /**< 1/4 drive strength: 1/4 drive current 
 449:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_1_8                      (0x03UL) /**< 1/8 drive strength: 1/8 drive current 
 450:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 451:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 452:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 453:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_interruptTrigger Interrupt trigger type
 454:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 455:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the interrupt trigger type on the pin.
 456:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 457:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_DISABLE                   (0x00UL) /**< Disable the pin interrupt generation *
 458:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_RISING                    (0x01UL) /**< Rising-Edge interrupt */
 459:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_FALLING                   (0x02UL) /**< Falling-Edge interrupt */
 460:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_BOTH                      (0x03UL) /**< Both-Edge interrupt */
 461:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 462:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 463:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 464:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVreg SIO output buffer mode
 465:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 466:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the SIO output buffer mode on the pin.
 467:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 12


 468:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREG_UNREGULATED                (0x00UL) /**< Unregulated output buffer */
 469:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREG_REGULATED                  (0x01UL) /**< Regulated output buffer */
 470:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 471:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 472:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 473:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioIbuf SIO input buffer mode
 474:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 475:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the SIO input buffer mode on the pin.
 476:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 477:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_IBUF_SINGLEENDED                (0x00UL) /**< Single ended input buffer */
 478:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_IBUF_DIFFERENTIAL               (0x01UL) /**< Differential input buffer */
 479:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 480:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 481:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 482:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVtrip SIO input buffer trip-point
 483:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 484:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the SIO input buffer trip-point of the pin.
 485:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 486:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_CMOS                      (0x00UL) /**< CMOS input buffer (single-ended) */
 487:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_TTL                       (0x01UL) /**< TTL input buffer (single-ended) */
 488:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_0_5VDDIO_0_5VOH           (0x00UL) /**< 0.5xVddio or 0.5xVoh (differential) */
 489:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_0_4VDDIO_1_0VREF          (0x01UL) /**< 0.4xVddio or 0.4xVoh (differential) */
 490:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 491:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 492:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 493:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVref SIO reference voltage for input buffer trip-point
 494:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 495:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the reference voltage of SIO input buffer trip-point.
 496:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 497:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_PINREF                     (0x00UL) /**< Vref from analog pin */
 498:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_1_2V                       (0x01UL) /**< Vref from internal 1.2V reference */
 499:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_AMUX_A                     (0x02UL) /**< Vref from AMUXBUS_A */
 500:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_AMUX_B                     (0x03UL) /**< Vref from AMUXBUS_B */
 501:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 502:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 503:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 504:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVoh Regulated output voltage level (Voh) and input buffer trip-point of a
 505:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 506:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the Voh and input buffer trip-point of an SIO pair
 507:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 508:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_00                        (0x00UL) /**< Voh = 1 x Reference */
 509:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_25                        (0x01UL) /**< Voh = 1.25 x Reference */
 510:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_49                        (0x02UL) /**< Voh = 1.49 x Reference */
 511:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_67                        (0x03UL) /**< Voh = 1.67 x Reference */
 512:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_2_08                        (0x04UL) /**< Voh = 2.08 x Reference */
 513:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_2_50                        (0x05UL) /**< Voh = 2.50 x Reference */
 514:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_2_78                        (0x06UL) /**< Voh = 2.78 x Reference */
 515:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_4_16                        (0x07UL) /**< Voh = 4.16 x Reference */
 516:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 517:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 518:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_macros */
 519:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 520:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 521:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *        Function Prototypes
 522:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 523:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 524:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 13


 525:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions
 526:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 527:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 528:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 529:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 530:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_init
 531:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 532:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 533:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 534:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** cy_en_gpio_status_t Cy_GPIO_Pin_Init(GPIO_PRT_Type* base, uint32_t pinNum, const cy_stc_gpio_pin_co
 535:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** cy_en_gpio_status_t Cy_GPIO_Port_Init(GPIO_PRT_Type* base, const cy_stc_gpio_prt_config_t *config);
 536:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** void Cy_GPIO_Pin_FastInit(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t driveMode, uint32_t outVal
 537:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** void Cy_GPIO_Port_Deinit(GPIO_PRT_Type* base);
 538:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum, en_hsiom_sel_t value);
 539:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE en_hsiom_sel_t Cy_GPIO_GetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum);
 540:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE GPIO_PRT_Type* Cy_GPIO_PortToAddr(uint32_t portNum);
 541:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 542:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_init */
 543:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 544:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 545:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_gpio
 546:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 547:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 548:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 549:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** void Cy_GPIO_SetAmuxSplit(cy_en_amux_split_t switchCtrl, cy_en_gpio_amuxconnect_t amuxConnect, cy_e
 550:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** cy_en_gpio_amuxconnect_t Cy_GPIO_GetAmuxSplit(cy_en_amux_split_t switchCtrl, cy_en_gpio_amuxselect_
 551:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 552:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_Read(GPIO_PRT_Type* base, uint32_t pinNum);
 553:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Write(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 554:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_ReadOut(GPIO_PRT_Type* base, uint32_t pinNum);
 555:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Set(GPIO_PRT_Type* base, uint32_t pinNum);
 556:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Clr(GPIO_PRT_Type* base, uint32_t pinNum);
 557:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Inv(GPIO_PRT_Type* base, uint32_t pinNum);
 558:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 559:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum);
 560:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtrip(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 561:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtrip(GPIO_PRT_Type* base, uint32_t pinNum);
 562:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 563:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum);
 564:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 565:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum);
 566:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 567:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_gpio */
 568:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 569:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 570:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_sio
 571:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 572:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 573:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 574:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVregEn(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 575:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVregEn(GPIO_PRT_Type* base, uint32_t pinNum);
 576:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 577:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum);
 578:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 579:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum);
 580:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 581:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum);
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 14


 582:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVohSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 583:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVohSel(GPIO_PRT_Type* base, uint32_t pinNum);
 584:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 585:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_sio */
 586:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 587:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 588:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_interrupt
 589:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 590:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 591:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 592:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptStatus(GPIO_PRT_Type* base, uint32_t pinNum);
 593:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_ClearInterrupt(GPIO_PRT_Type* base, uint32_t pinNum);
 594:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetInterruptMask(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 595:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptMask(GPIO_PRT_Type* base, uint32_t pinNum);
 596:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptStatusMasked(GPIO_PRT_Type* base, uint32_t pinNum);
 597:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetSwInterrupt(GPIO_PRT_Type* base, uint32_t pinNum);
 598:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetInterruptEdge(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 599:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptEdge(GPIO_PRT_Type* base, uint32_t pinNum);
 600:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetFilter(GPIO_PRT_Type* base, uint32_t value);
 601:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetFilter(GPIO_PRT_Type* base);
 602:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 603:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause0(void);
 604:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause1(void);
 605:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause2(void);
 606:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause3(void);
 607:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 608:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_interrupt */
 609:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 610:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 611:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 612:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_init
 613:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 614:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 615:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 616:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 617:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetHSIOM
 618:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 619:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 620:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the HSIOM connection to the pin.
 621:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 622:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Connects the specified High-Speed Input Output Multiplexer (HSIOM) selection
 623:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * to the pin.
 624:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 625:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 626:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 627:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 628:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 629:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 630:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 631:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
 632:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * HSIOM input selection
 633:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 634:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
 635:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
 636:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
 637:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 638:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 15


 639:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetHSIOM
 640:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 641:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 642:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum, en_hsiom_sel_t value)
 643:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 644:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t portNum;
 645:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
 646:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     HSIOM_PRT_V1_Type* portAddrHSIOM;
 647:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 648:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 649:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_HSIOM_VALID(value));
 650:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 651:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portNum = ((uint32_t)(base) - CY_GPIO_BASE) / GPIO_PRT_SECTION_SIZE;
 652:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portAddrHSIOM = (HSIOM_PRT_V1_Type*)(CY_HSIOM_BASE + (HSIOM_PRT_SECTION_SIZE * portNum));
 653:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 654:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(pinNum < CY_GPIO_PRT_HALF)
 655:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 656:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         tempReg = HSIOM_PRT_PORT_SEL0(portAddrHSIOM) & ~(CY_GPIO_HSIOM_MASK << (pinNum << CY_GPIO_H
 657:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         HSIOM_PRT_PORT_SEL0(portAddrHSIOM) = tempReg | ((value & CY_GPIO_HSIOM_MASK) << (pinNum << 
 658:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 659:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 660:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 661:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         pinNum -= CY_GPIO_PRT_HALF;
 662:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         tempReg = HSIOM_PRT_PORT_SEL1(portAddrHSIOM) & ~(CY_GPIO_HSIOM_MASK << (pinNum << CY_GPIO_H
 663:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         HSIOM_PRT_PORT_SEL1(portAddrHSIOM) = tempReg | ((value & CY_GPIO_HSIOM_MASK) << (pinNum << 
 664:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 665:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 666:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 667:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 668:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 669:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetHSIOM
 670:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 671:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 672:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the current HSIOM multiplexer connection to the pin.
 673:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 674:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 675:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 676:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 677:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 678:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 679:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 680:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 681:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * HSIOM input selection
 682:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 683:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 684:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetHSIOM
 685:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 686:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 687:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE en_hsiom_sel_t Cy_GPIO_GetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum)
 688:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 689:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t returnValue;
 690:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t portNum;
 691:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     HSIOM_PRT_V1_Type* portAddrHSIOM;
 692:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 693:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 694:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 695:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portNum = ((uint32_t)(base) - CY_GPIO_BASE) / GPIO_PRT_SECTION_SIZE;
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 16


 696:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portAddrHSIOM = (HSIOM_PRT_V1_Type*)(CY_HSIOM_BASE + (HSIOM_PRT_SECTION_SIZE * portNum));
 697:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 698:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(pinNum < CY_GPIO_PRT_HALF)
 699:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 700:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         returnValue = (HSIOM_PRT_PORT_SEL0(portAddrHSIOM) >> (pinNum << CY_GPIO_HSIOM_OFFSET)) & CY
 701:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 702:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 703:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 704:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         pinNum -= CY_GPIO_PRT_HALF;
 705:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         returnValue = (HSIOM_PRT_PORT_SEL1(portAddrHSIOM) >> (pinNum << CY_GPIO_HSIOM_OFFSET)) & CY
 706:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 707:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 708:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (en_hsiom_sel_t)returnValue;
 709:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 710:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 711:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 712:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 713:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_PortToAddr
 714:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 715:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 716:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Retrieves the port address based on the given port number.
 717:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 718:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This is a helper function to calculate the port base address when given a port
 719:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * number. It is to be used when pin access needs to be calculated at runtime.
 720:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 721:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param portNum
 722:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Port number
 723:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 724:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 725:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Base address of the port register structure
 726:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 727:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 728:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_PortToAddr
 729:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 730:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 731:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE GPIO_PRT_Type* Cy_GPIO_PortToAddr(uint32_t portNum)
 732:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 733:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_Type* portBase;
 734:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 735:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(portNum < (uint32_t)IOSS_GPIO_GPIO_PORT_NR)
 736:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 737:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         portBase = (GPIO_PRT_Type *)(CY_GPIO_BASE + (GPIO_PRT_SECTION_SIZE * portNum));
 738:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 739:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 740:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 741:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         /* Error: Return default base address */
 742:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         portBase = (GPIO_PRT_Type *)(CY_GPIO_BASE);
 743:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 744:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 745:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (portBase);
 746:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 747:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 748:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_init */
 749:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 750:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 751:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_gpio
 752:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 17


 753:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 754:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 755:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 756:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Read
 757:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 758:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 759:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Reads the current logic level on the input buffer of the pin.
 760:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 761:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 762:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 763:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 764:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 765:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register.
 766:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Bit position 8 is the routed pin through the port glitch filter.
 767:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 768:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 769:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Logic level present on the pin
 770:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 771:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 772:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Read
 773:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 774:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 775:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_Read(GPIO_PRT_Type* base, uint32_t pinNum)
 776:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 777:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_FILTER_PIN_VALID(pinNum));
 778:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 779:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_IN(base) >> (pinNum)) & CY_GPIO_IN_MASK;
 780:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 781:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 782:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 783:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 784:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Write
 785:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 786:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 787:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Write a logic 0 or logic 1 state to the output driver.
 788:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 789:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 790:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 791:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 792:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 793:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 794:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 795:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 796:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 797:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 798:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
 799:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Logic level to drive out on the pin
 800:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 801:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 802:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Write
 803:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 804:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 805:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Write(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 806:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 807:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 808:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
 809:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 18


 810:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     /* Thread-safe: Directly access the pin registers instead of base->OUT */
 811:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(0UL == value)
 812:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 813:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         GPIO_PRT_OUT_CLR(base) = CY_GPIO_OUT_MASK << pinNum;
 814:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 815:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 816:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 817:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         GPIO_PRT_OUT_SET(base) = CY_GPIO_OUT_MASK << pinNum;
 818:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 819:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 820:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 821:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 822:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 823:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_ReadOut
 824:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 825:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 826:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Reads the current logic level on the pin output driver.
 827:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 828:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 829:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 830:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 831:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 832:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 833:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 834:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 835:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Logic level on the pin output driver
 836:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 837:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 838:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_ReadOut
 839:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 840:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 841:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_ReadOut(GPIO_PRT_Type* base, uint32_t pinNum)
 842:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 843:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 844:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 845:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_OUT(base) >> pinNum) & CY_GPIO_OUT_MASK;
 846:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 847:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 848:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 849:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 850:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Set
 851:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 852:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 853:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Set a pin output to logic state high.
 854:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 855:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 856:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 857:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 858:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 859:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 860:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 861:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 862:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 863:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 864:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 865:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Set
 866:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 19


 867:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 868:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Set(GPIO_PRT_Type* base, uint32_t pinNum)
 869:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 870:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 871:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 872:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_OUT_SET(base) = CY_GPIO_OUT_MASK << pinNum;
 873:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 874:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 875:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 876:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 877:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Clr
 878:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 879:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 880:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Set a pin output to logic state Low.
 881:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 882:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 883:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 884:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 885:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 886:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 887:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 888:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 889:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 890:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 891:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 892:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Clr
 893:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 894:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 895:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Clr(GPIO_PRT_Type* base, uint32_t pinNum)
 896:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 897:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 898:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 899:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_OUT_CLR(base) = CY_GPIO_OUT_MASK << pinNum;
 900:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 901:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 902:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 903:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 904:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Inv
 905:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 906:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 907:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Set a pin output logic state to the inverse of the current output
 908:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * logic state.
 909:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 910:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 911:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 912:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 913:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 914:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 915:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 916:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 917:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 918:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 919:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 920:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Inv
 921:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 922:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 923:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Inv(GPIO_PRT_Type* base, uint32_t pinNum)
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 20


 924:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 925:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 926:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 927:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_OUT_INV(base) = CY_GPIO_OUT_MASK << pinNum;
 928:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 929:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 930:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 931:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 932:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetDrivemode
 933:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 934:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 935:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the pin output buffer drive mode and input buffer enable.
 936:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 937:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The output buffer drive mode and input buffer enable are combined into a single
 938:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * parameter. The drive mode controls the behavior of the pin in general.
 939:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Enabling the input buffer allows the digital pin state to be read but also
 940:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * contributes to extra current consumption.
 941:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 942:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 943:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 944:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 945:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 946:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 947:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 948:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
 949:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive mode. Options are detailed in \ref group_gpio_driveModes macros
 950:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 951:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
 952:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
 953:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
 954:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 955:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 956:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDrivemode
 957:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 958:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 959:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 960:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 961:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
 962:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
 963:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 964:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 965:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_DM_VALID(value));
 966:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 967:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = pinNum << CY_GPIO_DRIVE_MODE_OFFSET;
 968:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG(base) & ~(CY_GPIO_CFG_DM_MASK << pinLoc));
 969:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG(base) = tempReg | ((value & CY_GPIO_CFG_DM_MASK) << pinLoc);
 970:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 971:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 972:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 973:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 974:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetDrivemode
 975:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 976:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 977:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the pin output buffer drive mode and input buffer enable state.
 978:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 979:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 980:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 21


 981:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 982:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 983:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 984:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 985:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 986:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive mode. Options are detailed in \ref group_gpio_driveModes macros
 987:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 988:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 989:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDrivemode
 990:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 991:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 992:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum)
 993:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 994:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 995:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 996:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG(base) >> (pinNum << CY_GPIO_DRIVE_MODE_OFFSET)) & CY_GPIO_CFG_DM_MASK;
 997:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 998:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 999:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1000:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1001:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVtrip
1002:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1003:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1004:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the GPIO pin input buffer voltage threshold mode.
1005:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1006:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1007:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1008:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1009:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1010:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1011:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1012:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1013:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin voltage threshold mode. Options are detailed in \ref group_gpio_vtrip macros
1014:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1015:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1016:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1017:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1018:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1019:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1020:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtrip
1021:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1022:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1023:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtrip(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1024:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1025:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1026:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1027:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1028:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1029:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1030:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = GPIO_PRT_CFG_IN(base) & ~(CY_GPIO_CFG_IN_VTRIP_SEL_MASK << pinNum);
1031:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_IN(base) = tempReg | ((value & CY_GPIO_CFG_IN_VTRIP_SEL_MASK) << pinNum);
1032:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1033:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1034:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1035:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1036:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVtrip
1037:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 22


1038:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1039:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the pin input buffer voltage threshold mode.
1040:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1041:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1042:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1043:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1044:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1045:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1046:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1047:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1048:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin voltage threshold mode. Options are detailed in \ref group_gpio_vtrip macros
1049:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1050:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1051:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtrip
1052:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1053:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1054:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtrip(GPIO_PRT_Type* base, uint32_t pinNum)
1055:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1056:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1057:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1058:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_IN(base) >> pinNum) & CY_GPIO_CFG_IN_VTRIP_SEL_MASK;
1059:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1060:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1061:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1062:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1063:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetSlewRate
1064:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1065:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1066:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the pin output buffer slew rate.
1067:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1068:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1069:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function has no effect for the GPIO ports, where the slew rate
1070:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * configuration is not available. Refer to device datasheet for details.
1071:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1072:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1073:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1074:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1075:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1076:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1077:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1078:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1079:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin slew rate. Options are detailed in \ref group_gpio_slewRate macros
1080:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1081:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1082:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1083:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1084:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1085:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1086:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetSlewRate
1087:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1088:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1089:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1090:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1091:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1092:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1093:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1094:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 23


1095:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1096:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = GPIO_PRT_CFG_OUT(base) & ~(CY_GPIO_CFG_OUT_SLOW_MASK << pinNum);
1097:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_OUT(base) = tempReg | ((value & CY_GPIO_CFG_OUT_SLOW_MASK) << pinNum);
1098:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1099:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1100:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1101:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1102:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetSlewRate
1103:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1104:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1105:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the pin output buffer slew rate.
1106:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1107:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1108:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1109:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1110:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1111:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1112:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1113:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1114:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin slew rate. Options are detailed in \ref group_gpio_slewRate macros
1115:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1116:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1117:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetSlewRate
1118:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1119:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1120:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum)
1121:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1122:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1123:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1124:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_OUT(base) >> pinNum) & CY_GPIO_CFG_OUT_SLOW_MASK;
1125:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1126:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1127:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1128:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1129:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetDriveSel
1130:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1131:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1132:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the pin output buffer drive strength.
1133:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1134:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1135:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1136:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1137:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1138:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1139:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1140:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1141:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive strength. Options are detailed in \ref group_gpio_driveStrength macros
1142:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1143:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1144:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1145:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1146:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1147:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1148:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDriveSel
1149:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1150:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1151:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 24


1152:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1153:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1154:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1155:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1156:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1157:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_DRIVE_SEL_VALID(value));
1158:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1159:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = (uint32_t)(pinNum << 1u) + CY_GPIO_CFG_OUT_DRIVE_OFFSET;
1160:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = GPIO_PRT_CFG_OUT(base) & ~(CY_GPIO_CFG_OUT_DRIVE_SEL_MASK << pinLoc);
1161:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_OUT(base) = tempReg | ((value & CY_GPIO_CFG_OUT_DRIVE_SEL_MASK) << pinLoc);
1162:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1163:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1164:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1165:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1166:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetDriveSel
1167:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1168:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1169:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the pin output buffer drive strength.
1170:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1171:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1172:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1173:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1174:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1175:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1176:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1177:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1178:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive strength. Options are detailed in \ref group_gpio_driveStrength macros
1179:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1180:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1181:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDriveSel
1182:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1183:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1184:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum)
1185:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1186:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1187:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1188:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return ((GPIO_PRT_CFG_OUT(base) >> ((uint32_t)(pinNum << 1u) + CY_GPIO_CFG_OUT_DRIVE_OFFSET)) 
1189:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****             & CY_GPIO_CFG_OUT_DRIVE_SEL_MASK);
1190:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1191:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1192:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_gpio */
1193:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1194:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
1195:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_sio
1196:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
1197:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
1198:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1199:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1200:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVregEn
1201:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1202:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1203:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the SIO pin pair output buffer regulation mode.
1204:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1205:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1206:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1207:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1208:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 25


1209:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1210:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1211:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1212:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1213:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1214:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair output buffer regulator mode. Options are detailed in \ref group_gpio_sioVreg macros
1215:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1216:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1217:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1218:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1219:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1220:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1221:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVregEn
1222:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1223:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1224:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVregEn(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1225:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1226:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1227:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1228:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1229:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1230:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1231:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1232:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = (pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET;
1233:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_VREG_EN_MASK << pinLoc);
1234:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_VREG_EN_MASK) << pinLoc);
1235:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1236:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1237:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1238:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1239:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVregEn
1240:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1241:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1242:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the SIO pin pair output buffer regulation mode.
1243:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1244:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1245:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1246:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1247:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1248:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1249:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1250:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1251:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1252:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1253:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair output buffer regulator mode. Options are detailed in \ref group_gpio_sioVreg macros
1254:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1255:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1256:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVregEn
1257:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1258:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1259:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVregEn(GPIO_PRT_Type* base, uint32_t pinNum)
1260:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1261:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1262:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1263:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSE
1264:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1265:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 26


1266:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1267:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1268:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetIbufMode
1269:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1270:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1271:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the SIO pin pair input buffer mode.
1272:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1273:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1274:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1275:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1276:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1277:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1278:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1279:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1280:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1281:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1282:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer mode. Options are detailed in \ref group_gpio_sioIbuf macros
1283:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1284:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1285:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1286:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1287:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1288:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1289:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetIbufMode
1290:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1291:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1292:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1293:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1294:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1295:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1296:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1297:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1298:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1299:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1300:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_IBUF_SHIFT;
1301:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_IBUF_MASK << pinLoc));
1302:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_IBUF_MASK) << pinLoc);
1303:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1304:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1305:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1306:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1307:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetIbufMode
1308:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1309:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1310:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the SIO pin pair input buffer mode.
1311:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1312:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1313:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1314:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1315:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1316:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1317:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1318:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1319:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1320:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1321:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer mode. Options are detailed in \ref group_gpio_sioIbuf macros
1322:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 27


1323:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1324:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetIbufMode
1325:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1326:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1327:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum)
1328:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1329:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1330:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1331:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFS
1332:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1333:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1334:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1335:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1336:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVtripSel
1337:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1338:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1339:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the SIO pin pair input buffer trip point.
1340:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1341:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1342:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1343:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1344:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1345:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1346:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1347:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1348:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1349:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1350:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer trip point. Options are detailed in \ref group_gpio_sioVtrip macros
1351:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1352:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1353:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1354:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1355:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1356:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1357:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtripSel
1358:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1359:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1360:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1361:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1362:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1363:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1364:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1365:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1366:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1367:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1368:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_VTRIP_SEL_SH
1369:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_VTRIP_SEL_MASK << pinLoc));
1370:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_VTRIP_SEL_MASK) << pinLoc);
1371:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1372:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1373:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1374:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1375:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVtripSel
1376:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1377:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1378:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the SIO pin pair input buffer trip point.
1379:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 28


1380:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1381:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1382:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1383:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1384:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1385:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1386:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1387:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1388:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1389:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer trip point. Options are detailed in \ref group_gpio_sioVtrip macros
1390:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1391:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1392:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtripSel
1393:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1394:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1395:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum)
1396:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1397:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1398:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1399:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFS
1400:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1401:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1402:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1403:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1404:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVrefSel
1405:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1406:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1407:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the SIO reference voltage for the input buffer trip point.
1408:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1409:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1410:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1411:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1412:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1413:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1414:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1415:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1416:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1417:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1418:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVref macros
1419:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1420:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1421:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1422:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1423:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1424:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1425:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVrefSel
1426:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1427:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1428:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1429:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1430:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1431:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1432:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1433:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1434:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VREF_SEL_VALID(value));
1435:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1436:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_VREF_SEL_SHI
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 29


1437:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_VREF_SEL_MASK << pinLoc));
1438:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_VREF_SEL_MASK) << pinLoc);
1439:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1440:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1441:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1442:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1443:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVrefSel
1444:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1445:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1446:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the SIO reference voltage for the input buffer trip point.
1447:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1448:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1449:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1450:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1451:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1452:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1453:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1454:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1455:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1456:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1457:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVref macros
1458:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1459:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1460:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVrefSel
1461:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1462:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1463:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum)
1464:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1465:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1466:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1467:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFS
1468:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1469:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1470:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1471:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1472:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVohSel
1473:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1474:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1475:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the regulated output reference multiplier for the SIO pin pair.
1476:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1477:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The regulated output reference controls both the output level of digital output
1478:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * pin and the input trip point of digital input pin in the SIO pair.
1479:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1480:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1481:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1482:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1483:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1484:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1485:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1486:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1487:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1488:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1489:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVoh macros
1490:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1491:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1492:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1493:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 30


1494:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1495:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1496:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVohSel
1497:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1498:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1499:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVohSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1500:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1501:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1502:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1503:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1504:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1505:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VOH_SEL_VALID(value));
1506:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1507:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_VOH_SEL_SHIF
1508:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_VOH_SEL_MASK << pinLoc));
1509:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_VOH_SEL_MASK) << pinLoc);
1510:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1511:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1512:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1513:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1514:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVohSel
1515:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1516:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1517:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the regulated output reference multiplier for the SIO pin pair.
1518:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1519:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1520:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1521:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1522:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1523:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1524:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1525:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1526:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1527:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1528:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVoh macros
1529:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1530:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1531:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVohSel
1532:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1533:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1534:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVohSel(GPIO_PRT_Type* base, uint32_t pinNum)
1535:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1536:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1537:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1538:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFS
1539:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1540:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1541:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_sio */
1542:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1543:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
1544:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_interrupt
1545:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
1546:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
1547:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1548:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1549:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetInterruptStatus
1550:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 31


1551:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1552:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the current unmasked interrupt state of the pin.
1553:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1554:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The core processor's NVIC is triggered by the masked interrupt bits. This 
1555:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * function allows reading the unmasked interrupt state. Whether the bit
1556:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * positions actually trigger the interrupt are defined by the interrupt mask bits.
1557:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1558:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1559:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1560:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1561:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1562:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1563:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Bit position 8 is the routed pin through the port glitch filter.
1564:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1565:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1566:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 0 = Pin interrupt condition not detected
1567:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 1 = Pin interrupt condition detected
1568:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1569:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1570:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_GetInterruptStatus
1571:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1572:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1573:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptStatus(GPIO_PRT_Type* base, uint32_t pinNum)
1574:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1575:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_FILTER_PIN_VALID(pinNum));
1576:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1577:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_INTR(base) >> pinNum) & CY_GPIO_INTR_STATUS_MASK;
1578:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1579:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1580:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1581:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1582:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_ClearInterrupt
1583:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1584:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1585:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Clears the triggered pin interrupt.
1586:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1587:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1588:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1589:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1590:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1591:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1592:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Bit position 8 is the routed pin through the port glitch filter.
1593:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1594:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1595:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_ClearInterrupt
1596:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1597:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1598:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_ClearInterrupt(GPIO_PRT_Type* base, uint32_t pinNum)
1599:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1600:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_FILTER_PIN_VALID(pinNum));
1601:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1602:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     /* Any INTR MMIO registers AHB clearing must be preceded with an AHB read access */
1603:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     (void)GPIO_PRT_INTR(base);
 108              		.loc 2 1603 0
 109 006e 0B4B     		ldr	r3, .L8+4
 110 0070 5A69     		ldr	r2, [r3, #20]
1604:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 32


1605:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_INTR(base) = CY_GPIO_INTR_STATUS_MASK << pinNum;
 111              		.loc 2 1605 0
 112 0072 1022     		movs	r2, #16
 113 0074 5A61     		str	r2, [r3, #20]
1606:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1607:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     /* This read ensures that the initial write has been flushed out to the hardware */
1608:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     (void)GPIO_PRT_INTR(base);
 114              		.loc 2 1608 0
 115 0076 5B69     		ldr	r3, [r3, #20]
 116              	.LVL1:
 117              	.LBE19:
 118              	.LBE18:
  54:main_cm4.c    ****     Cy_GPIO_ClearInterrupt(bouton_0_PORT,bouton_0_NUM);
  55:main_cm4.c    ****     NVIC_ClearPendingIRQ(bouton_isr_cfg.intrSrc);
 119              		.loc 1 55 0
 120 0078 094B     		ldr	r3, .L8+8
 121 007a B3F90030 		ldrsh	r3, [r3]
 122              	.LVL2:
 123              	.LBB20:
 124              	.LBB21:
 125              		.file 3 ".\\CMSIS\\Core\\Include/core_cm4.h"
   1:.\CMSIS\Core\Include/core_cm4.h **** /**************************************************************************//**
   2:.\CMSIS\Core\Include/core_cm4.h ****  * @file     core_cm4.h
   3:.\CMSIS\Core\Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:.\CMSIS\Core\Include/core_cm4.h ****  * @version  V5.0.7
   5:.\CMSIS\Core\Include/core_cm4.h ****  * @date     28. May 2018
   6:.\CMSIS\Core\Include/core_cm4.h ****  ******************************************************************************/
   7:.\CMSIS\Core\Include/core_cm4.h **** /*
   8:.\CMSIS\Core\Include/core_cm4.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:.\CMSIS\Core\Include/core_cm4.h ****  *
  10:.\CMSIS\Core\Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:.\CMSIS\Core\Include/core_cm4.h ****  *
  12:.\CMSIS\Core\Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:.\CMSIS\Core\Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:.\CMSIS\Core\Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:.\CMSIS\Core\Include/core_cm4.h ****  *
  16:.\CMSIS\Core\Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:.\CMSIS\Core\Include/core_cm4.h ****  *
  18:.\CMSIS\Core\Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:.\CMSIS\Core\Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:.\CMSIS\Core\Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:.\CMSIS\Core\Include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:.\CMSIS\Core\Include/core_cm4.h ****  * limitations under the License.
  23:.\CMSIS\Core\Include/core_cm4.h ****  */
  24:.\CMSIS\Core\Include/core_cm4.h **** 
  25:.\CMSIS\Core\Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:.\CMSIS\Core\Include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:.\CMSIS\Core\Include/core_cm4.h **** #elif defined (__clang__)
  28:.\CMSIS\Core\Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:.\CMSIS\Core\Include/core_cm4.h **** #endif
  30:.\CMSIS\Core\Include/core_cm4.h **** 
  31:.\CMSIS\Core\Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:.\CMSIS\Core\Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:.\CMSIS\Core\Include/core_cm4.h **** 
  34:.\CMSIS\Core\Include/core_cm4.h **** #include <stdint.h>
  35:.\CMSIS\Core\Include/core_cm4.h **** 
  36:.\CMSIS\Core\Include/core_cm4.h **** #ifdef __cplusplus
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 33


  37:.\CMSIS\Core\Include/core_cm4.h ****  extern "C" {
  38:.\CMSIS\Core\Include/core_cm4.h **** #endif
  39:.\CMSIS\Core\Include/core_cm4.h **** 
  40:.\CMSIS\Core\Include/core_cm4.h **** /**
  41:.\CMSIS\Core\Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:.\CMSIS\Core\Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:.\CMSIS\Core\Include/core_cm4.h **** 
  44:.\CMSIS\Core\Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:.\CMSIS\Core\Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:.\CMSIS\Core\Include/core_cm4.h **** 
  47:.\CMSIS\Core\Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:.\CMSIS\Core\Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:.\CMSIS\Core\Include/core_cm4.h **** 
  50:.\CMSIS\Core\Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:.\CMSIS\Core\Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:.\CMSIS\Core\Include/core_cm4.h ****  */
  53:.\CMSIS\Core\Include/core_cm4.h **** 
  54:.\CMSIS\Core\Include/core_cm4.h **** 
  55:.\CMSIS\Core\Include/core_cm4.h **** /*******************************************************************************
  56:.\CMSIS\Core\Include/core_cm4.h ****  *                 CMSIS definitions
  57:.\CMSIS\Core\Include/core_cm4.h ****  ******************************************************************************/
  58:.\CMSIS\Core\Include/core_cm4.h **** /**
  59:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup Cortex_M4
  60:.\CMSIS\Core\Include/core_cm4.h ****   @{
  61:.\CMSIS\Core\Include/core_cm4.h ****  */
  62:.\CMSIS\Core\Include/core_cm4.h **** 
  63:.\CMSIS\Core\Include/core_cm4.h **** #include "cmsis_version.h"
  64:.\CMSIS\Core\Include/core_cm4.h ****  
  65:.\CMSIS\Core\Include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:.\CMSIS\Core\Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:.\CMSIS\Core\Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:.\CMSIS\Core\Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:.\CMSIS\Core\Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:.\CMSIS\Core\Include/core_cm4.h **** 
  71:.\CMSIS\Core\Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:.\CMSIS\Core\Include/core_cm4.h **** 
  73:.\CMSIS\Core\Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:.\CMSIS\Core\Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:.\CMSIS\Core\Include/core_cm4.h **** */
  76:.\CMSIS\Core\Include/core_cm4.h **** #if defined ( __CC_ARM )
  77:.\CMSIS\Core\Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
  80:.\CMSIS\Core\Include/core_cm4.h ****     #else
  81:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
  83:.\CMSIS\Core\Include/core_cm4.h ****     #endif
  84:.\CMSIS\Core\Include/core_cm4.h ****   #else
  85:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
  86:.\CMSIS\Core\Include/core_cm4.h ****   #endif
  87:.\CMSIS\Core\Include/core_cm4.h **** 
  88:.\CMSIS\Core\Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:.\CMSIS\Core\Include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
  92:.\CMSIS\Core\Include/core_cm4.h ****     #else
  93:.\CMSIS\Core\Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 34


  94:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
  95:.\CMSIS\Core\Include/core_cm4.h ****     #endif
  96:.\CMSIS\Core\Include/core_cm4.h ****   #else
  97:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
  98:.\CMSIS\Core\Include/core_cm4.h ****   #endif
  99:.\CMSIS\Core\Include/core_cm4.h **** 
 100:.\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:.\CMSIS\Core\Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 104:.\CMSIS\Core\Include/core_cm4.h ****     #else
 105:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 107:.\CMSIS\Core\Include/core_cm4.h ****     #endif
 108:.\CMSIS\Core\Include/core_cm4.h ****   #else
 109:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 110:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 111:.\CMSIS\Core\Include/core_cm4.h **** 
 112:.\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:.\CMSIS\Core\Include/core_cm4.h ****   #if defined __ARMVFP__
 114:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 116:.\CMSIS\Core\Include/core_cm4.h ****     #else
 117:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 119:.\CMSIS\Core\Include/core_cm4.h ****     #endif
 120:.\CMSIS\Core\Include/core_cm4.h ****   #else
 121:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 122:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 123:.\CMSIS\Core\Include/core_cm4.h **** 
 124:.\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:.\CMSIS\Core\Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 128:.\CMSIS\Core\Include/core_cm4.h ****     #else
 129:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 131:.\CMSIS\Core\Include/core_cm4.h ****     #endif
 132:.\CMSIS\Core\Include/core_cm4.h ****   #else
 133:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 134:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 135:.\CMSIS\Core\Include/core_cm4.h **** 
 136:.\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:.\CMSIS\Core\Include/core_cm4.h ****   #if defined __FPU_VFP__
 138:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 140:.\CMSIS\Core\Include/core_cm4.h ****     #else
 141:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 143:.\CMSIS\Core\Include/core_cm4.h ****     #endif
 144:.\CMSIS\Core\Include/core_cm4.h ****   #else
 145:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 146:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 147:.\CMSIS\Core\Include/core_cm4.h **** 
 148:.\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:.\CMSIS\Core\Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 35


 151:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 152:.\CMSIS\Core\Include/core_cm4.h ****     #else
 153:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 155:.\CMSIS\Core\Include/core_cm4.h ****     #endif
 156:.\CMSIS\Core\Include/core_cm4.h ****   #else
 157:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 158:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 159:.\CMSIS\Core\Include/core_cm4.h **** 
 160:.\CMSIS\Core\Include/core_cm4.h **** #endif
 161:.\CMSIS\Core\Include/core_cm4.h **** 
 162:.\CMSIS\Core\Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:.\CMSIS\Core\Include/core_cm4.h **** 
 164:.\CMSIS\Core\Include/core_cm4.h **** 
 165:.\CMSIS\Core\Include/core_cm4.h **** #ifdef __cplusplus
 166:.\CMSIS\Core\Include/core_cm4.h **** }
 167:.\CMSIS\Core\Include/core_cm4.h **** #endif
 168:.\CMSIS\Core\Include/core_cm4.h **** 
 169:.\CMSIS\Core\Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:.\CMSIS\Core\Include/core_cm4.h **** 
 171:.\CMSIS\Core\Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:.\CMSIS\Core\Include/core_cm4.h **** 
 173:.\CMSIS\Core\Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:.\CMSIS\Core\Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:.\CMSIS\Core\Include/core_cm4.h **** 
 176:.\CMSIS\Core\Include/core_cm4.h **** #ifdef __cplusplus
 177:.\CMSIS\Core\Include/core_cm4.h ****  extern "C" {
 178:.\CMSIS\Core\Include/core_cm4.h **** #endif
 179:.\CMSIS\Core\Include/core_cm4.h **** 
 180:.\CMSIS\Core\Include/core_cm4.h **** /* check device defines and use defaults */
 181:.\CMSIS\Core\Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef __CM4_REV
 183:.\CMSIS\Core\Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:.\CMSIS\Core\Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 186:.\CMSIS\Core\Include/core_cm4.h **** 
 187:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:.\CMSIS\Core\Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 191:.\CMSIS\Core\Include/core_cm4.h **** 
 192:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:.\CMSIS\Core\Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:.\CMSIS\Core\Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 196:.\CMSIS\Core\Include/core_cm4.h **** 
 197:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:.\CMSIS\Core\Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:.\CMSIS\Core\Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 201:.\CMSIS\Core\Include/core_cm4.h **** 
 202:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:.\CMSIS\Core\Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:.\CMSIS\Core\Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 206:.\CMSIS\Core\Include/core_cm4.h **** #endif
 207:.\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 36


 208:.\CMSIS\Core\Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:.\CMSIS\Core\Include/core_cm4.h **** /**
 210:.\CMSIS\Core\Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:.\CMSIS\Core\Include/core_cm4.h **** 
 212:.\CMSIS\Core\Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:.\CMSIS\Core\Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:.\CMSIS\Core\Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:.\CMSIS\Core\Include/core_cm4.h **** */
 216:.\CMSIS\Core\Include/core_cm4.h **** #ifdef __cplusplus
 217:.\CMSIS\Core\Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:.\CMSIS\Core\Include/core_cm4.h **** #else
 219:.\CMSIS\Core\Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:.\CMSIS\Core\Include/core_cm4.h **** #endif
 221:.\CMSIS\Core\Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:.\CMSIS\Core\Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:.\CMSIS\Core\Include/core_cm4.h **** 
 224:.\CMSIS\Core\Include/core_cm4.h **** /* following defines should be used for structure members */
 225:.\CMSIS\Core\Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:.\CMSIS\Core\Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:.\CMSIS\Core\Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:.\CMSIS\Core\Include/core_cm4.h **** 
 229:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:.\CMSIS\Core\Include/core_cm4.h **** 
 231:.\CMSIS\Core\Include/core_cm4.h **** 
 232:.\CMSIS\Core\Include/core_cm4.h **** 
 233:.\CMSIS\Core\Include/core_cm4.h **** /*******************************************************************************
 234:.\CMSIS\Core\Include/core_cm4.h ****  *                 Register Abstraction
 235:.\CMSIS\Core\Include/core_cm4.h ****   Core Register contain:
 236:.\CMSIS\Core\Include/core_cm4.h ****   - Core Register
 237:.\CMSIS\Core\Include/core_cm4.h ****   - Core NVIC Register
 238:.\CMSIS\Core\Include/core_cm4.h ****   - Core SCB Register
 239:.\CMSIS\Core\Include/core_cm4.h ****   - Core SysTick Register
 240:.\CMSIS\Core\Include/core_cm4.h ****   - Core Debug Register
 241:.\CMSIS\Core\Include/core_cm4.h ****   - Core MPU Register
 242:.\CMSIS\Core\Include/core_cm4.h ****   - Core FPU Register
 243:.\CMSIS\Core\Include/core_cm4.h ****  ******************************************************************************/
 244:.\CMSIS\Core\Include/core_cm4.h **** /**
 245:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:.\CMSIS\Core\Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:.\CMSIS\Core\Include/core_cm4.h **** */
 248:.\CMSIS\Core\Include/core_cm4.h **** 
 249:.\CMSIS\Core\Include/core_cm4.h **** /**
 250:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:.\CMSIS\Core\Include/core_cm4.h ****   \brief      Core Register type definitions.
 253:.\CMSIS\Core\Include/core_cm4.h ****   @{
 254:.\CMSIS\Core\Include/core_cm4.h ****  */
 255:.\CMSIS\Core\Include/core_cm4.h **** 
 256:.\CMSIS\Core\Include/core_cm4.h **** /**
 257:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:.\CMSIS\Core\Include/core_cm4.h ****  */
 259:.\CMSIS\Core\Include/core_cm4.h **** typedef union
 260:.\CMSIS\Core\Include/core_cm4.h **** {
 261:.\CMSIS\Core\Include/core_cm4.h ****   struct
 262:.\CMSIS\Core\Include/core_cm4.h ****   {
 263:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 37


 265:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:.\CMSIS\Core\Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:.\CMSIS\Core\Include/core_cm4.h **** } APSR_Type;
 274:.\CMSIS\Core\Include/core_cm4.h **** 
 275:.\CMSIS\Core\Include/core_cm4.h **** /* APSR Register Definitions */
 276:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:.\CMSIS\Core\Include/core_cm4.h **** 
 279:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:.\CMSIS\Core\Include/core_cm4.h **** 
 282:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:.\CMSIS\Core\Include/core_cm4.h **** 
 285:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:.\CMSIS\Core\Include/core_cm4.h **** 
 288:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:.\CMSIS\Core\Include/core_cm4.h **** 
 291:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:.\CMSIS\Core\Include/core_cm4.h **** 
 294:.\CMSIS\Core\Include/core_cm4.h **** 
 295:.\CMSIS\Core\Include/core_cm4.h **** /**
 296:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:.\CMSIS\Core\Include/core_cm4.h ****  */
 298:.\CMSIS\Core\Include/core_cm4.h **** typedef union
 299:.\CMSIS\Core\Include/core_cm4.h **** {
 300:.\CMSIS\Core\Include/core_cm4.h ****   struct
 301:.\CMSIS\Core\Include/core_cm4.h ****   {
 302:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:.\CMSIS\Core\Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:.\CMSIS\Core\Include/core_cm4.h **** } IPSR_Type;
 307:.\CMSIS\Core\Include/core_cm4.h **** 
 308:.\CMSIS\Core\Include/core_cm4.h **** /* IPSR Register Definitions */
 309:.\CMSIS\Core\Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:.\CMSIS\Core\Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:.\CMSIS\Core\Include/core_cm4.h **** 
 312:.\CMSIS\Core\Include/core_cm4.h **** 
 313:.\CMSIS\Core\Include/core_cm4.h **** /**
 314:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:.\CMSIS\Core\Include/core_cm4.h ****  */
 316:.\CMSIS\Core\Include/core_cm4.h **** typedef union
 317:.\CMSIS\Core\Include/core_cm4.h **** {
 318:.\CMSIS\Core\Include/core_cm4.h ****   struct
 319:.\CMSIS\Core\Include/core_cm4.h ****   {
 320:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 38


 322:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:.\CMSIS\Core\Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:.\CMSIS\Core\Include/core_cm4.h **** } xPSR_Type;
 335:.\CMSIS\Core\Include/core_cm4.h **** 
 336:.\CMSIS\Core\Include/core_cm4.h **** /* xPSR Register Definitions */
 337:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:.\CMSIS\Core\Include/core_cm4.h **** 
 340:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:.\CMSIS\Core\Include/core_cm4.h **** 
 343:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:.\CMSIS\Core\Include/core_cm4.h **** 
 346:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:.\CMSIS\Core\Include/core_cm4.h **** 
 349:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:.\CMSIS\Core\Include/core_cm4.h **** 
 352:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:.\CMSIS\Core\Include/core_cm4.h **** 
 355:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:.\CMSIS\Core\Include/core_cm4.h **** 
 358:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:.\CMSIS\Core\Include/core_cm4.h **** 
 361:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:.\CMSIS\Core\Include/core_cm4.h **** 
 364:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:.\CMSIS\Core\Include/core_cm4.h **** 
 367:.\CMSIS\Core\Include/core_cm4.h **** 
 368:.\CMSIS\Core\Include/core_cm4.h **** /**
 369:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:.\CMSIS\Core\Include/core_cm4.h ****  */
 371:.\CMSIS\Core\Include/core_cm4.h **** typedef union
 372:.\CMSIS\Core\Include/core_cm4.h **** {
 373:.\CMSIS\Core\Include/core_cm4.h ****   struct
 374:.\CMSIS\Core\Include/core_cm4.h ****   {
 375:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 39


 379:.\CMSIS\Core\Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:.\CMSIS\Core\Include/core_cm4.h **** } CONTROL_Type;
 382:.\CMSIS\Core\Include/core_cm4.h **** 
 383:.\CMSIS\Core\Include/core_cm4.h **** /* CONTROL Register Definitions */
 384:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:.\CMSIS\Core\Include/core_cm4.h **** 
 387:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:.\CMSIS\Core\Include/core_cm4.h **** 
 390:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:.\CMSIS\Core\Include/core_cm4.h **** 
 393:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:.\CMSIS\Core\Include/core_cm4.h **** 
 395:.\CMSIS\Core\Include/core_cm4.h **** 
 396:.\CMSIS\Core\Include/core_cm4.h **** /**
 397:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:.\CMSIS\Core\Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:.\CMSIS\Core\Include/core_cm4.h ****   @{
 401:.\CMSIS\Core\Include/core_cm4.h ****  */
 402:.\CMSIS\Core\Include/core_cm4.h **** 
 403:.\CMSIS\Core\Include/core_cm4.h **** /**
 404:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:.\CMSIS\Core\Include/core_cm4.h ****  */
 406:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 407:.\CMSIS\Core\Include/core_cm4.h **** {
 408:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:.\CMSIS\Core\Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:.\CMSIS\Core\Include/core_cm4.h **** }  NVIC_Type;
 422:.\CMSIS\Core\Include/core_cm4.h **** 
 423:.\CMSIS\Core\Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:.\CMSIS\Core\Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:.\CMSIS\Core\Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:.\CMSIS\Core\Include/core_cm4.h **** 
 427:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:.\CMSIS\Core\Include/core_cm4.h **** 
 429:.\CMSIS\Core\Include/core_cm4.h **** 
 430:.\CMSIS\Core\Include/core_cm4.h **** /**
 431:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:.\CMSIS\Core\Include/core_cm4.h ****   @{
 435:.\CMSIS\Core\Include/core_cm4.h ****  */
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 40


 436:.\CMSIS\Core\Include/core_cm4.h **** 
 437:.\CMSIS\Core\Include/core_cm4.h **** /**
 438:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:.\CMSIS\Core\Include/core_cm4.h ****  */
 440:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 441:.\CMSIS\Core\Include/core_cm4.h **** {
 442:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:.\CMSIS\Core\Include/core_cm4.h **** } SCB_Type;
 464:.\CMSIS\Core\Include/core_cm4.h **** 
 465:.\CMSIS\Core\Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:.\CMSIS\Core\Include/core_cm4.h **** 
 469:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:.\CMSIS\Core\Include/core_cm4.h **** 
 472:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:.\CMSIS\Core\Include/core_cm4.h **** 
 475:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:.\CMSIS\Core\Include/core_cm4.h **** 
 478:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:.\CMSIS\Core\Include/core_cm4.h **** 
 481:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:.\CMSIS\Core\Include/core_cm4.h **** 
 485:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:.\CMSIS\Core\Include/core_cm4.h **** 
 488:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:.\CMSIS\Core\Include/core_cm4.h **** 
 491:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 41


 493:.\CMSIS\Core\Include/core_cm4.h **** 
 494:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:.\CMSIS\Core\Include/core_cm4.h **** 
 497:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:.\CMSIS\Core\Include/core_cm4.h **** 
 500:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:.\CMSIS\Core\Include/core_cm4.h **** 
 503:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:.\CMSIS\Core\Include/core_cm4.h **** 
 506:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:.\CMSIS\Core\Include/core_cm4.h **** 
 509:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:.\CMSIS\Core\Include/core_cm4.h **** 
 512:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:.\CMSIS\Core\Include/core_cm4.h **** 
 516:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:.\CMSIS\Core\Include/core_cm4.h **** 
 520:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:.\CMSIS\Core\Include/core_cm4.h **** 
 523:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:.\CMSIS\Core\Include/core_cm4.h **** 
 526:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:.\CMSIS\Core\Include/core_cm4.h **** 
 529:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:.\CMSIS\Core\Include/core_cm4.h **** 
 532:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:.\CMSIS\Core\Include/core_cm4.h **** 
 535:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:.\CMSIS\Core\Include/core_cm4.h **** 
 538:.\CMSIS\Core\Include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:.\CMSIS\Core\Include/core_cm4.h **** 
 542:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:.\CMSIS\Core\Include/core_cm4.h **** 
 545:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:.\CMSIS\Core\Include/core_cm4.h **** 
 548:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 42


 550:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:.\CMSIS\Core\Include/core_cm4.h **** 
 552:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:.\CMSIS\Core\Include/core_cm4.h **** 
 555:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:.\CMSIS\Core\Include/core_cm4.h **** 
 558:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:.\CMSIS\Core\Include/core_cm4.h **** 
 561:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:.\CMSIS\Core\Include/core_cm4.h **** 
 564:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:.\CMSIS\Core\Include/core_cm4.h **** 
 567:.\CMSIS\Core\Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:.\CMSIS\Core\Include/core_cm4.h **** 
 571:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:.\CMSIS\Core\Include/core_cm4.h **** 
 574:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:.\CMSIS\Core\Include/core_cm4.h **** 
 577:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:.\CMSIS\Core\Include/core_cm4.h **** 
 580:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:.\CMSIS\Core\Include/core_cm4.h **** 
 583:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:.\CMSIS\Core\Include/core_cm4.h **** 
 586:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:.\CMSIS\Core\Include/core_cm4.h **** 
 589:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:.\CMSIS\Core\Include/core_cm4.h **** 
 592:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:.\CMSIS\Core\Include/core_cm4.h **** 
 595:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:.\CMSIS\Core\Include/core_cm4.h **** 
 598:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:.\CMSIS\Core\Include/core_cm4.h **** 
 601:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:.\CMSIS\Core\Include/core_cm4.h **** 
 604:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:.\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 43


 607:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:.\CMSIS\Core\Include/core_cm4.h **** 
 610:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:.\CMSIS\Core\Include/core_cm4.h **** 
 614:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:.\CMSIS\Core\Include/core_cm4.h **** 
 617:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:.\CMSIS\Core\Include/core_cm4.h **** 
 620:.\CMSIS\Core\Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:.\CMSIS\Core\Include/core_cm4.h **** 
 624:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:.\CMSIS\Core\Include/core_cm4.h **** 
 627:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:.\CMSIS\Core\Include/core_cm4.h **** 
 630:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:.\CMSIS\Core\Include/core_cm4.h **** 
 633:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:.\CMSIS\Core\Include/core_cm4.h **** 
 636:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:.\CMSIS\Core\Include/core_cm4.h **** 
 639:.\CMSIS\Core\Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:.\CMSIS\Core\Include/core_cm4.h **** 
 643:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:.\CMSIS\Core\Include/core_cm4.h **** 
 646:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:.\CMSIS\Core\Include/core_cm4.h **** 
 649:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:.\CMSIS\Core\Include/core_cm4.h **** 
 652:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:.\CMSIS\Core\Include/core_cm4.h **** 
 655:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:.\CMSIS\Core\Include/core_cm4.h **** 
 658:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:.\CMSIS\Core\Include/core_cm4.h **** 
 661:.\CMSIS\Core\Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 44


 664:.\CMSIS\Core\Include/core_cm4.h **** 
 665:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:.\CMSIS\Core\Include/core_cm4.h **** 
 668:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:.\CMSIS\Core\Include/core_cm4.h **** 
 671:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:.\CMSIS\Core\Include/core_cm4.h **** 
 674:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:.\CMSIS\Core\Include/core_cm4.h **** 
 677:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:.\CMSIS\Core\Include/core_cm4.h **** 
 680:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:.\CMSIS\Core\Include/core_cm4.h **** 
 684:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:.\CMSIS\Core\Include/core_cm4.h **** 
 687:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:.\CMSIS\Core\Include/core_cm4.h **** 
 690:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:.\CMSIS\Core\Include/core_cm4.h **** 
 694:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:.\CMSIS\Core\Include/core_cm4.h **** 
 697:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:.\CMSIS\Core\Include/core_cm4.h **** 
 700:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:.\CMSIS\Core\Include/core_cm4.h **** 
 703:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:.\CMSIS\Core\Include/core_cm4.h **** 
 706:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:.\CMSIS\Core\Include/core_cm4.h **** 
 708:.\CMSIS\Core\Include/core_cm4.h **** 
 709:.\CMSIS\Core\Include/core_cm4.h **** /**
 710:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:.\CMSIS\Core\Include/core_cm4.h ****   @{
 714:.\CMSIS\Core\Include/core_cm4.h ****  */
 715:.\CMSIS\Core\Include/core_cm4.h **** 
 716:.\CMSIS\Core\Include/core_cm4.h **** /**
 717:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:.\CMSIS\Core\Include/core_cm4.h ****  */
 719:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 720:.\CMSIS\Core\Include/core_cm4.h **** {
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 45


 721:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:.\CMSIS\Core\Include/core_cm4.h **** } SCnSCB_Type;
 725:.\CMSIS\Core\Include/core_cm4.h **** 
 726:.\CMSIS\Core\Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:.\CMSIS\Core\Include/core_cm4.h **** 
 730:.\CMSIS\Core\Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:.\CMSIS\Core\Include/core_cm4.h **** 
 734:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:.\CMSIS\Core\Include/core_cm4.h **** 
 737:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:.\CMSIS\Core\Include/core_cm4.h **** 
 740:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:.\CMSIS\Core\Include/core_cm4.h **** 
 743:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:.\CMSIS\Core\Include/core_cm4.h **** 
 746:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:.\CMSIS\Core\Include/core_cm4.h **** 
 748:.\CMSIS\Core\Include/core_cm4.h **** 
 749:.\CMSIS\Core\Include/core_cm4.h **** /**
 750:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:.\CMSIS\Core\Include/core_cm4.h ****   @{
 754:.\CMSIS\Core\Include/core_cm4.h ****  */
 755:.\CMSIS\Core\Include/core_cm4.h **** 
 756:.\CMSIS\Core\Include/core_cm4.h **** /**
 757:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:.\CMSIS\Core\Include/core_cm4.h ****  */
 759:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 760:.\CMSIS\Core\Include/core_cm4.h **** {
 761:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:.\CMSIS\Core\Include/core_cm4.h **** } SysTick_Type;
 766:.\CMSIS\Core\Include/core_cm4.h **** 
 767:.\CMSIS\Core\Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:.\CMSIS\Core\Include/core_cm4.h **** 
 771:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:.\CMSIS\Core\Include/core_cm4.h **** 
 774:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:.\CMSIS\Core\Include/core_cm4.h **** 
 777:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 46


 778:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:.\CMSIS\Core\Include/core_cm4.h **** 
 780:.\CMSIS\Core\Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:.\CMSIS\Core\Include/core_cm4.h **** 
 784:.\CMSIS\Core\Include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:.\CMSIS\Core\Include/core_cm4.h **** 
 788:.\CMSIS\Core\Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:.\CMSIS\Core\Include/core_cm4.h **** 
 792:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:.\CMSIS\Core\Include/core_cm4.h **** 
 795:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:.\CMSIS\Core\Include/core_cm4.h **** 
 798:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:.\CMSIS\Core\Include/core_cm4.h **** 
 800:.\CMSIS\Core\Include/core_cm4.h **** 
 801:.\CMSIS\Core\Include/core_cm4.h **** /**
 802:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:.\CMSIS\Core\Include/core_cm4.h ****   @{
 806:.\CMSIS\Core\Include/core_cm4.h ****  */
 807:.\CMSIS\Core\Include/core_cm4.h **** 
 808:.\CMSIS\Core\Include/core_cm4.h **** /**
 809:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:.\CMSIS\Core\Include/core_cm4.h ****  */
 811:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 812:.\CMSIS\Core\Include/core_cm4.h **** {
 813:.\CMSIS\Core\Include/core_cm4.h ****   __OM  union
 814:.\CMSIS\Core\Include/core_cm4.h ****   {
 815:.\CMSIS\Core\Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:.\CMSIS\Core\Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:.\CMSIS\Core\Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:.\CMSIS\Core\Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:.\CMSIS\Core\Include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:.\CMSIS\Core\Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 47


 835:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:.\CMSIS\Core\Include/core_cm4.h **** } ITM_Type;
 846:.\CMSIS\Core\Include/core_cm4.h **** 
 847:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:.\CMSIS\Core\Include/core_cm4.h **** 
 851:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:.\CMSIS\Core\Include/core_cm4.h **** 
 855:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:.\CMSIS\Core\Include/core_cm4.h **** 
 858:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:.\CMSIS\Core\Include/core_cm4.h **** 
 861:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:.\CMSIS\Core\Include/core_cm4.h **** 
 864:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:.\CMSIS\Core\Include/core_cm4.h **** 
 867:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:.\CMSIS\Core\Include/core_cm4.h **** 
 870:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:.\CMSIS\Core\Include/core_cm4.h **** 
 873:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:.\CMSIS\Core\Include/core_cm4.h **** 
 876:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:.\CMSIS\Core\Include/core_cm4.h **** 
 879:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:.\CMSIS\Core\Include/core_cm4.h **** 
 883:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:.\CMSIS\Core\Include/core_cm4.h **** 
 887:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:.\CMSIS\Core\Include/core_cm4.h **** 
 891:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 48


 892:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:.\CMSIS\Core\Include/core_cm4.h **** 
 895:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:.\CMSIS\Core\Include/core_cm4.h **** 
 898:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:.\CMSIS\Core\Include/core_cm4.h **** 
 901:.\CMSIS\Core\Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:.\CMSIS\Core\Include/core_cm4.h **** 
 903:.\CMSIS\Core\Include/core_cm4.h **** 
 904:.\CMSIS\Core\Include/core_cm4.h **** /**
 905:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:.\CMSIS\Core\Include/core_cm4.h ****   @{
 909:.\CMSIS\Core\Include/core_cm4.h ****  */
 910:.\CMSIS\Core\Include/core_cm4.h **** 
 911:.\CMSIS\Core\Include/core_cm4.h **** /**
 912:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:.\CMSIS\Core\Include/core_cm4.h ****  */
 914:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 915:.\CMSIS\Core\Include/core_cm4.h **** {
 916:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:.\CMSIS\Core\Include/core_cm4.h **** } DWT_Type;
 940:.\CMSIS\Core\Include/core_cm4.h **** 
 941:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Control Register Definitions */
 942:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:.\CMSIS\Core\Include/core_cm4.h **** 
 945:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:.\CMSIS\Core\Include/core_cm4.h **** 
 948:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 49


 949:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:.\CMSIS\Core\Include/core_cm4.h **** 
 951:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:.\CMSIS\Core\Include/core_cm4.h **** 
 954:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:.\CMSIS\Core\Include/core_cm4.h **** 
 957:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:.\CMSIS\Core\Include/core_cm4.h **** 
 960:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:.\CMSIS\Core\Include/core_cm4.h **** 
 963:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:.\CMSIS\Core\Include/core_cm4.h **** 
 966:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:.\CMSIS\Core\Include/core_cm4.h **** 
 969:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:.\CMSIS\Core\Include/core_cm4.h **** 
 972:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:.\CMSIS\Core\Include/core_cm4.h **** 
 975:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:.\CMSIS\Core\Include/core_cm4.h **** 
 978:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:.\CMSIS\Core\Include/core_cm4.h **** 
 981:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:.\CMSIS\Core\Include/core_cm4.h **** 
 984:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:.\CMSIS\Core\Include/core_cm4.h **** 
 987:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:.\CMSIS\Core\Include/core_cm4.h **** 
 990:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:.\CMSIS\Core\Include/core_cm4.h **** 
 993:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:.\CMSIS\Core\Include/core_cm4.h **** 
 996:.\CMSIS\Core\Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:.\CMSIS\Core\Include/core_cm4.h **** 
1000:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:.\CMSIS\Core\Include/core_cm4.h **** 
1004:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 50


1006:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:.\CMSIS\Core\Include/core_cm4.h **** 
1008:.\CMSIS\Core\Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:.\CMSIS\Core\Include/core_cm4.h **** 
1012:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:.\CMSIS\Core\Include/core_cm4.h **** 
1016:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:.\CMSIS\Core\Include/core_cm4.h **** 
1020:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:.\CMSIS\Core\Include/core_cm4.h **** 
1024:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:.\CMSIS\Core\Include/core_cm4.h **** 
1027:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:.\CMSIS\Core\Include/core_cm4.h **** 
1030:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:.\CMSIS\Core\Include/core_cm4.h **** 
1033:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:.\CMSIS\Core\Include/core_cm4.h **** 
1036:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:.\CMSIS\Core\Include/core_cm4.h **** 
1039:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:.\CMSIS\Core\Include/core_cm4.h **** 
1042:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:.\CMSIS\Core\Include/core_cm4.h **** 
1045:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:.\CMSIS\Core\Include/core_cm4.h **** 
1048:.\CMSIS\Core\Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:.\CMSIS\Core\Include/core_cm4.h **** 
1050:.\CMSIS\Core\Include/core_cm4.h **** 
1051:.\CMSIS\Core\Include/core_cm4.h **** /**
1052:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:.\CMSIS\Core\Include/core_cm4.h ****   @{
1056:.\CMSIS\Core\Include/core_cm4.h ****  */
1057:.\CMSIS\Core\Include/core_cm4.h **** 
1058:.\CMSIS\Core\Include/core_cm4.h **** /**
1059:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:.\CMSIS\Core\Include/core_cm4.h ****  */
1061:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
1062:.\CMSIS\Core\Include/core_cm4.h **** {
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 51


1063:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1075:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:.\CMSIS\Core\Include/core_cm4.h **** } TPI_Type;
1088:.\CMSIS\Core\Include/core_cm4.h **** 
1089:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< @Deprec
1091:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< @Deprec
1092:.\CMSIS\Core\Include/core_cm4.h **** 
1093:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Pos              0U                                         /*!< TPI ACP
1094:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Msk             (0xFFFFUL /*<< TPI_ACPR_SWOSCALER_Pos*/)    /*!< TPI ACP
1095:.\CMSIS\Core\Include/core_cm4.h **** 
1096:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1097:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1098:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1099:.\CMSIS\Core\Include/core_cm4.h **** 
1100:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1101:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1102:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1103:.\CMSIS\Core\Include/core_cm4.h **** 
1104:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1105:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1106:.\CMSIS\Core\Include/core_cm4.h **** 
1107:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1108:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1109:.\CMSIS\Core\Include/core_cm4.h **** 
1110:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1111:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1112:.\CMSIS\Core\Include/core_cm4.h **** 
1113:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1114:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1115:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1116:.\CMSIS\Core\Include/core_cm4.h **** 
1117:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1118:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1119:.\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 52


1120:.\CMSIS\Core\Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1121:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1122:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1123:.\CMSIS\Core\Include/core_cm4.h **** 
1124:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1125:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1126:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1127:.\CMSIS\Core\Include/core_cm4.h **** 
1128:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1129:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1130:.\CMSIS\Core\Include/core_cm4.h **** 
1131:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1132:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1133:.\CMSIS\Core\Include/core_cm4.h **** 
1134:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1135:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1136:.\CMSIS\Core\Include/core_cm4.h **** 
1137:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1138:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1139:.\CMSIS\Core\Include/core_cm4.h **** 
1140:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1141:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1142:.\CMSIS\Core\Include/core_cm4.h **** 
1143:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1144:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1145:.\CMSIS\Core\Include/core_cm4.h **** 
1146:.\CMSIS\Core\Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1147:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1148:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1149:.\CMSIS\Core\Include/core_cm4.h **** 
1150:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:.\CMSIS\Core\Include/core_cm4.h **** 
1154:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:.\CMSIS\Core\Include/core_cm4.h **** 
1157:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:.\CMSIS\Core\Include/core_cm4.h **** 
1160:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:.\CMSIS\Core\Include/core_cm4.h **** 
1163:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:.\CMSIS\Core\Include/core_cm4.h **** 
1166:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:.\CMSIS\Core\Include/core_cm4.h **** 
1169:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:.\CMSIS\Core\Include/core_cm4.h **** 
1172:.\CMSIS\Core\Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1174:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1175:.\CMSIS\Core\Include/core_cm4.h **** 
1176:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 53


1177:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1178:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1179:.\CMSIS\Core\Include/core_cm4.h **** 
1180:.\CMSIS\Core\Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1181:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1182:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1183:.\CMSIS\Core\Include/core_cm4.h **** 
1184:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1185:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1186:.\CMSIS\Core\Include/core_cm4.h **** 
1187:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1188:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1189:.\CMSIS\Core\Include/core_cm4.h **** 
1190:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1191:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1192:.\CMSIS\Core\Include/core_cm4.h **** 
1193:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1194:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1195:.\CMSIS\Core\Include/core_cm4.h **** 
1196:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1197:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1198:.\CMSIS\Core\Include/core_cm4.h **** 
1199:.\CMSIS\Core\Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1200:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1201:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1202:.\CMSIS\Core\Include/core_cm4.h **** 
1203:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1204:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:.\CMSIS\Core\Include/core_cm4.h **** 
1206:.\CMSIS\Core\Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1207:.\CMSIS\Core\Include/core_cm4.h **** 
1208:.\CMSIS\Core\Include/core_cm4.h **** 
1209:.\CMSIS\Core\Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1210:.\CMSIS\Core\Include/core_cm4.h **** /**
1211:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1212:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1213:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1214:.\CMSIS\Core\Include/core_cm4.h ****   @{
1215:.\CMSIS\Core\Include/core_cm4.h ****  */
1216:.\CMSIS\Core\Include/core_cm4.h **** 
1217:.\CMSIS\Core\Include/core_cm4.h **** /**
1218:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1219:.\CMSIS\Core\Include/core_cm4.h ****  */
1220:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
1221:.\CMSIS\Core\Include/core_cm4.h **** {
1222:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1223:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1224:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1225:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1226:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1227:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1228:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1229:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1230:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1231:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1232:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1233:.\CMSIS\Core\Include/core_cm4.h **** } MPU_Type;
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 54


1234:.\CMSIS\Core\Include/core_cm4.h **** 
1235:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1236:.\CMSIS\Core\Include/core_cm4.h **** 
1237:.\CMSIS\Core\Include/core_cm4.h **** /* MPU Type Register Definitions */
1238:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1239:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1240:.\CMSIS\Core\Include/core_cm4.h **** 
1241:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1242:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1243:.\CMSIS\Core\Include/core_cm4.h **** 
1244:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1245:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1246:.\CMSIS\Core\Include/core_cm4.h **** 
1247:.\CMSIS\Core\Include/core_cm4.h **** /* MPU Control Register Definitions */
1248:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1249:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1250:.\CMSIS\Core\Include/core_cm4.h **** 
1251:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1252:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1253:.\CMSIS\Core\Include/core_cm4.h **** 
1254:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1255:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1256:.\CMSIS\Core\Include/core_cm4.h **** 
1257:.\CMSIS\Core\Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1258:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1259:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1260:.\CMSIS\Core\Include/core_cm4.h **** 
1261:.\CMSIS\Core\Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1262:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1263:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1264:.\CMSIS\Core\Include/core_cm4.h **** 
1265:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1266:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1267:.\CMSIS\Core\Include/core_cm4.h **** 
1268:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1269:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1270:.\CMSIS\Core\Include/core_cm4.h **** 
1271:.\CMSIS\Core\Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1272:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1273:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1274:.\CMSIS\Core\Include/core_cm4.h **** 
1275:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1276:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1277:.\CMSIS\Core\Include/core_cm4.h **** 
1278:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1279:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1280:.\CMSIS\Core\Include/core_cm4.h **** 
1281:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1282:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1283:.\CMSIS\Core\Include/core_cm4.h **** 
1284:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1285:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1286:.\CMSIS\Core\Include/core_cm4.h **** 
1287:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1288:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1289:.\CMSIS\Core\Include/core_cm4.h **** 
1290:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 55


1291:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1292:.\CMSIS\Core\Include/core_cm4.h **** 
1293:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1294:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1295:.\CMSIS\Core\Include/core_cm4.h **** 
1296:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1297:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1298:.\CMSIS\Core\Include/core_cm4.h **** 
1299:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1300:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1301:.\CMSIS\Core\Include/core_cm4.h **** 
1302:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1303:.\CMSIS\Core\Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1304:.\CMSIS\Core\Include/core_cm4.h **** 
1305:.\CMSIS\Core\Include/core_cm4.h **** 
1306:.\CMSIS\Core\Include/core_cm4.h **** /**
1307:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1308:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1309:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1310:.\CMSIS\Core\Include/core_cm4.h ****   @{
1311:.\CMSIS\Core\Include/core_cm4.h ****  */
1312:.\CMSIS\Core\Include/core_cm4.h **** 
1313:.\CMSIS\Core\Include/core_cm4.h **** /**
1314:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1315:.\CMSIS\Core\Include/core_cm4.h ****  */
1316:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
1317:.\CMSIS\Core\Include/core_cm4.h **** {
1318:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1319:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1320:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1321:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1322:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1323:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1324:.\CMSIS\Core\Include/core_cm4.h **** } FPU_Type;
1325:.\CMSIS\Core\Include/core_cm4.h **** 
1326:.\CMSIS\Core\Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1327:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1328:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1329:.\CMSIS\Core\Include/core_cm4.h **** 
1330:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1331:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1332:.\CMSIS\Core\Include/core_cm4.h **** 
1333:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1334:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1335:.\CMSIS\Core\Include/core_cm4.h **** 
1336:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1337:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1338:.\CMSIS\Core\Include/core_cm4.h **** 
1339:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1340:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1341:.\CMSIS\Core\Include/core_cm4.h **** 
1342:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1343:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1344:.\CMSIS\Core\Include/core_cm4.h **** 
1345:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1346:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1347:.\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 56


1348:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1349:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1350:.\CMSIS\Core\Include/core_cm4.h **** 
1351:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1352:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1353:.\CMSIS\Core\Include/core_cm4.h **** 
1354:.\CMSIS\Core\Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1355:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1356:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1357:.\CMSIS\Core\Include/core_cm4.h **** 
1358:.\CMSIS\Core\Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1359:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1360:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1361:.\CMSIS\Core\Include/core_cm4.h **** 
1362:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1363:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1364:.\CMSIS\Core\Include/core_cm4.h **** 
1365:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1366:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1367:.\CMSIS\Core\Include/core_cm4.h **** 
1368:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1369:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1370:.\CMSIS\Core\Include/core_cm4.h **** 
1371:.\CMSIS\Core\Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1372:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1373:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1374:.\CMSIS\Core\Include/core_cm4.h **** 
1375:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1376:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1377:.\CMSIS\Core\Include/core_cm4.h **** 
1378:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1379:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1380:.\CMSIS\Core\Include/core_cm4.h **** 
1381:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1382:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1383:.\CMSIS\Core\Include/core_cm4.h **** 
1384:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1385:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1386:.\CMSIS\Core\Include/core_cm4.h **** 
1387:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1388:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1389:.\CMSIS\Core\Include/core_cm4.h **** 
1390:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1391:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1392:.\CMSIS\Core\Include/core_cm4.h **** 
1393:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1394:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1395:.\CMSIS\Core\Include/core_cm4.h **** 
1396:.\CMSIS\Core\Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1397:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1398:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1399:.\CMSIS\Core\Include/core_cm4.h **** 
1400:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1401:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1402:.\CMSIS\Core\Include/core_cm4.h **** 
1403:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1404:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 57


1405:.\CMSIS\Core\Include/core_cm4.h **** 
1406:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1407:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1408:.\CMSIS\Core\Include/core_cm4.h **** 
1409:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1410:.\CMSIS\Core\Include/core_cm4.h **** 
1411:.\CMSIS\Core\Include/core_cm4.h **** 
1412:.\CMSIS\Core\Include/core_cm4.h **** /**
1413:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1414:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1415:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1416:.\CMSIS\Core\Include/core_cm4.h ****   @{
1417:.\CMSIS\Core\Include/core_cm4.h ****  */
1418:.\CMSIS\Core\Include/core_cm4.h **** 
1419:.\CMSIS\Core\Include/core_cm4.h **** /**
1420:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1421:.\CMSIS\Core\Include/core_cm4.h ****  */
1422:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
1423:.\CMSIS\Core\Include/core_cm4.h **** {
1424:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1425:.\CMSIS\Core\Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1426:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1427:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1428:.\CMSIS\Core\Include/core_cm4.h **** } CoreDebug_Type;
1429:.\CMSIS\Core\Include/core_cm4.h **** 
1430:.\CMSIS\Core\Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1431:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1432:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1433:.\CMSIS\Core\Include/core_cm4.h **** 
1434:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1435:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1436:.\CMSIS\Core\Include/core_cm4.h **** 
1437:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1438:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1439:.\CMSIS\Core\Include/core_cm4.h **** 
1440:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1441:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1442:.\CMSIS\Core\Include/core_cm4.h **** 
1443:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1444:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1445:.\CMSIS\Core\Include/core_cm4.h **** 
1446:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1447:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1448:.\CMSIS\Core\Include/core_cm4.h **** 
1449:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1450:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1451:.\CMSIS\Core\Include/core_cm4.h **** 
1452:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1453:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1454:.\CMSIS\Core\Include/core_cm4.h **** 
1455:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1456:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1457:.\CMSIS\Core\Include/core_cm4.h **** 
1458:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1459:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1460:.\CMSIS\Core\Include/core_cm4.h **** 
1461:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 58


1462:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1463:.\CMSIS\Core\Include/core_cm4.h **** 
1464:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1465:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1466:.\CMSIS\Core\Include/core_cm4.h **** 
1467:.\CMSIS\Core\Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1468:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1469:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1470:.\CMSIS\Core\Include/core_cm4.h **** 
1471:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1472:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1473:.\CMSIS\Core\Include/core_cm4.h **** 
1474:.\CMSIS\Core\Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1475:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1476:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1477:.\CMSIS\Core\Include/core_cm4.h **** 
1478:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1479:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1480:.\CMSIS\Core\Include/core_cm4.h **** 
1481:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1482:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1483:.\CMSIS\Core\Include/core_cm4.h **** 
1484:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1485:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1486:.\CMSIS\Core\Include/core_cm4.h **** 
1487:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1488:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1489:.\CMSIS\Core\Include/core_cm4.h **** 
1490:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1491:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1492:.\CMSIS\Core\Include/core_cm4.h **** 
1493:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1494:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1495:.\CMSIS\Core\Include/core_cm4.h **** 
1496:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1497:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1498:.\CMSIS\Core\Include/core_cm4.h **** 
1499:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1500:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1501:.\CMSIS\Core\Include/core_cm4.h **** 
1502:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1503:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1504:.\CMSIS\Core\Include/core_cm4.h **** 
1505:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1506:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1507:.\CMSIS\Core\Include/core_cm4.h **** 
1508:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1509:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1510:.\CMSIS\Core\Include/core_cm4.h **** 
1511:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1512:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1513:.\CMSIS\Core\Include/core_cm4.h **** 
1514:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1515:.\CMSIS\Core\Include/core_cm4.h **** 
1516:.\CMSIS\Core\Include/core_cm4.h **** 
1517:.\CMSIS\Core\Include/core_cm4.h **** /**
1518:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup    CMSIS_core_register
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 59


1519:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1520:.\CMSIS\Core\Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1521:.\CMSIS\Core\Include/core_cm4.h ****   @{
1522:.\CMSIS\Core\Include/core_cm4.h ****  */
1523:.\CMSIS\Core\Include/core_cm4.h **** 
1524:.\CMSIS\Core\Include/core_cm4.h **** /**
1525:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1526:.\CMSIS\Core\Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1527:.\CMSIS\Core\Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1528:.\CMSIS\Core\Include/core_cm4.h ****   \return           Masked and shifted value.
1529:.\CMSIS\Core\Include/core_cm4.h **** */
1530:.\CMSIS\Core\Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1531:.\CMSIS\Core\Include/core_cm4.h **** 
1532:.\CMSIS\Core\Include/core_cm4.h **** /**
1533:.\CMSIS\Core\Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1534:.\CMSIS\Core\Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1535:.\CMSIS\Core\Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1536:.\CMSIS\Core\Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1537:.\CMSIS\Core\Include/core_cm4.h **** */
1538:.\CMSIS\Core\Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1539:.\CMSIS\Core\Include/core_cm4.h **** 
1540:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1541:.\CMSIS\Core\Include/core_cm4.h **** 
1542:.\CMSIS\Core\Include/core_cm4.h **** 
1543:.\CMSIS\Core\Include/core_cm4.h **** /**
1544:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1545:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1546:.\CMSIS\Core\Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1547:.\CMSIS\Core\Include/core_cm4.h ****   @{
1548:.\CMSIS\Core\Include/core_cm4.h ****  */
1549:.\CMSIS\Core\Include/core_cm4.h **** 
1550:.\CMSIS\Core\Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1551:.\CMSIS\Core\Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1552:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1553:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1554:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1555:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1556:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1557:.\CMSIS\Core\Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1558:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1559:.\CMSIS\Core\Include/core_cm4.h **** 
1560:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1561:.\CMSIS\Core\Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1562:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1563:.\CMSIS\Core\Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1564:.\CMSIS\Core\Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1565:.\CMSIS\Core\Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1566:.\CMSIS\Core\Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1567:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1568:.\CMSIS\Core\Include/core_cm4.h **** 
1569:.\CMSIS\Core\Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1570:.\CMSIS\Core\Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1571:.\CMSIS\Core\Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1572:.\CMSIS\Core\Include/core_cm4.h **** #endif
1573:.\CMSIS\Core\Include/core_cm4.h **** 
1574:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1575:.\CMSIS\Core\Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 60


1576:.\CMSIS\Core\Include/core_cm4.h **** 
1577:.\CMSIS\Core\Include/core_cm4.h **** /*@} */
1578:.\CMSIS\Core\Include/core_cm4.h **** 
1579:.\CMSIS\Core\Include/core_cm4.h **** 
1580:.\CMSIS\Core\Include/core_cm4.h **** 
1581:.\CMSIS\Core\Include/core_cm4.h **** /*******************************************************************************
1582:.\CMSIS\Core\Include/core_cm4.h ****  *                Hardware Abstraction Layer
1583:.\CMSIS\Core\Include/core_cm4.h ****   Core Function Interface contains:
1584:.\CMSIS\Core\Include/core_cm4.h ****   - Core NVIC Functions
1585:.\CMSIS\Core\Include/core_cm4.h ****   - Core SysTick Functions
1586:.\CMSIS\Core\Include/core_cm4.h ****   - Core Debug Functions
1587:.\CMSIS\Core\Include/core_cm4.h ****   - Core Register Access Functions
1588:.\CMSIS\Core\Include/core_cm4.h ****  ******************************************************************************/
1589:.\CMSIS\Core\Include/core_cm4.h **** /**
1590:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1591:.\CMSIS\Core\Include/core_cm4.h **** */
1592:.\CMSIS\Core\Include/core_cm4.h **** 
1593:.\CMSIS\Core\Include/core_cm4.h **** 
1594:.\CMSIS\Core\Include/core_cm4.h **** 
1595:.\CMSIS\Core\Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1596:.\CMSIS\Core\Include/core_cm4.h **** /**
1597:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1598:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1599:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1600:.\CMSIS\Core\Include/core_cm4.h ****   @{
1601:.\CMSIS\Core\Include/core_cm4.h ****  */
1602:.\CMSIS\Core\Include/core_cm4.h **** 
1603:.\CMSIS\Core\Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1604:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1605:.\CMSIS\Core\Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1606:.\CMSIS\Core\Include/core_cm4.h ****   #endif
1607:.\CMSIS\Core\Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:.\CMSIS\Core\Include/core_cm4.h **** #else
1609:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1610:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1611:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1612:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1613:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1614:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1615:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1616:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1617:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1618:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1619:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1620:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1621:.\CMSIS\Core\Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1622:.\CMSIS\Core\Include/core_cm4.h **** 
1623:.\CMSIS\Core\Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1624:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1625:.\CMSIS\Core\Include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1626:.\CMSIS\Core\Include/core_cm4.h ****   #endif
1627:.\CMSIS\Core\Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:.\CMSIS\Core\Include/core_cm4.h **** #else
1629:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1630:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1631:.\CMSIS\Core\Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1632:.\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 61


1633:.\CMSIS\Core\Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1634:.\CMSIS\Core\Include/core_cm4.h **** 
1635:.\CMSIS\Core\Include/core_cm4.h **** 
1636:.\CMSIS\Core\Include/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1637:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1638:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1639:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1640:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1641:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1642:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1643:.\CMSIS\Core\Include/core_cm4.h **** 
1644:.\CMSIS\Core\Include/core_cm4.h **** 
1645:.\CMSIS\Core\Include/core_cm4.h **** /**
1646:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Set Priority Grouping
1647:.\CMSIS\Core\Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1648:.\CMSIS\Core\Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1649:.\CMSIS\Core\Include/core_cm4.h ****            Only values from 0..7 are used.
1650:.\CMSIS\Core\Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1651:.\CMSIS\Core\Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1652:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1653:.\CMSIS\Core\Include/core_cm4.h ****  */
1654:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1655:.\CMSIS\Core\Include/core_cm4.h **** {
1656:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t reg_value;
1657:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1658:.\CMSIS\Core\Include/core_cm4.h **** 
1659:.\CMSIS\Core\Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1660:.\CMSIS\Core\Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1661:.\CMSIS\Core\Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1662:.\CMSIS\Core\Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1663:.\CMSIS\Core\Include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1664:.\CMSIS\Core\Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1665:.\CMSIS\Core\Include/core_cm4.h **** }
1666:.\CMSIS\Core\Include/core_cm4.h **** 
1667:.\CMSIS\Core\Include/core_cm4.h **** 
1668:.\CMSIS\Core\Include/core_cm4.h **** /**
1669:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Get Priority Grouping
1670:.\CMSIS\Core\Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1671:.\CMSIS\Core\Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1672:.\CMSIS\Core\Include/core_cm4.h ****  */
1673:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1674:.\CMSIS\Core\Include/core_cm4.h **** {
1675:.\CMSIS\Core\Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1676:.\CMSIS\Core\Include/core_cm4.h **** }
1677:.\CMSIS\Core\Include/core_cm4.h **** 
1678:.\CMSIS\Core\Include/core_cm4.h **** 
1679:.\CMSIS\Core\Include/core_cm4.h **** /**
1680:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Enable Interrupt
1681:.\CMSIS\Core\Include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1682:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1683:.\CMSIS\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1684:.\CMSIS\Core\Include/core_cm4.h ****  */
1685:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1686:.\CMSIS\Core\Include/core_cm4.h **** {
1687:.\CMSIS\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1688:.\CMSIS\Core\Include/core_cm4.h ****   {
1689:.\CMSIS\Core\Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 62


1690:.\CMSIS\Core\Include/core_cm4.h ****   }
1691:.\CMSIS\Core\Include/core_cm4.h **** }
1692:.\CMSIS\Core\Include/core_cm4.h **** 
1693:.\CMSIS\Core\Include/core_cm4.h **** 
1694:.\CMSIS\Core\Include/core_cm4.h **** /**
1695:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Get Interrupt Enable status
1696:.\CMSIS\Core\Include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1697:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1698:.\CMSIS\Core\Include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1699:.\CMSIS\Core\Include/core_cm4.h ****   \return             1  Interrupt is enabled.
1700:.\CMSIS\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1701:.\CMSIS\Core\Include/core_cm4.h ****  */
1702:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1703:.\CMSIS\Core\Include/core_cm4.h **** {
1704:.\CMSIS\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1705:.\CMSIS\Core\Include/core_cm4.h ****   {
1706:.\CMSIS\Core\Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1707:.\CMSIS\Core\Include/core_cm4.h ****   }
1708:.\CMSIS\Core\Include/core_cm4.h ****   else
1709:.\CMSIS\Core\Include/core_cm4.h ****   {
1710:.\CMSIS\Core\Include/core_cm4.h ****     return(0U);
1711:.\CMSIS\Core\Include/core_cm4.h ****   }
1712:.\CMSIS\Core\Include/core_cm4.h **** }
1713:.\CMSIS\Core\Include/core_cm4.h **** 
1714:.\CMSIS\Core\Include/core_cm4.h **** 
1715:.\CMSIS\Core\Include/core_cm4.h **** /**
1716:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Disable Interrupt
1717:.\CMSIS\Core\Include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1718:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1719:.\CMSIS\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1720:.\CMSIS\Core\Include/core_cm4.h ****  */
1721:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1722:.\CMSIS\Core\Include/core_cm4.h **** {
1723:.\CMSIS\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1724:.\CMSIS\Core\Include/core_cm4.h ****   {
1725:.\CMSIS\Core\Include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1726:.\CMSIS\Core\Include/core_cm4.h ****     __DSB();
1727:.\CMSIS\Core\Include/core_cm4.h ****     __ISB();
1728:.\CMSIS\Core\Include/core_cm4.h ****   }
1729:.\CMSIS\Core\Include/core_cm4.h **** }
1730:.\CMSIS\Core\Include/core_cm4.h **** 
1731:.\CMSIS\Core\Include/core_cm4.h **** 
1732:.\CMSIS\Core\Include/core_cm4.h **** /**
1733:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Get Pending Interrupt
1734:.\CMSIS\Core\Include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1735:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1736:.\CMSIS\Core\Include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1737:.\CMSIS\Core\Include/core_cm4.h ****   \return             1  Interrupt status is pending.
1738:.\CMSIS\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1739:.\CMSIS\Core\Include/core_cm4.h ****  */
1740:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1741:.\CMSIS\Core\Include/core_cm4.h **** {
1742:.\CMSIS\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1743:.\CMSIS\Core\Include/core_cm4.h ****   {
1744:.\CMSIS\Core\Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1745:.\CMSIS\Core\Include/core_cm4.h ****   }
1746:.\CMSIS\Core\Include/core_cm4.h ****   else
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 63


1747:.\CMSIS\Core\Include/core_cm4.h ****   {
1748:.\CMSIS\Core\Include/core_cm4.h ****     return(0U);
1749:.\CMSIS\Core\Include/core_cm4.h ****   }
1750:.\CMSIS\Core\Include/core_cm4.h **** }
1751:.\CMSIS\Core\Include/core_cm4.h **** 
1752:.\CMSIS\Core\Include/core_cm4.h **** 
1753:.\CMSIS\Core\Include/core_cm4.h **** /**
1754:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Set Pending Interrupt
1755:.\CMSIS\Core\Include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1756:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1757:.\CMSIS\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1758:.\CMSIS\Core\Include/core_cm4.h ****  */
1759:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1760:.\CMSIS\Core\Include/core_cm4.h **** {
1761:.\CMSIS\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1762:.\CMSIS\Core\Include/core_cm4.h ****   {
1763:.\CMSIS\Core\Include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1764:.\CMSIS\Core\Include/core_cm4.h ****   }
1765:.\CMSIS\Core\Include/core_cm4.h **** }
1766:.\CMSIS\Core\Include/core_cm4.h **** 
1767:.\CMSIS\Core\Include/core_cm4.h **** 
1768:.\CMSIS\Core\Include/core_cm4.h **** /**
1769:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Clear Pending Interrupt
1770:.\CMSIS\Core\Include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1771:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1772:.\CMSIS\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1773:.\CMSIS\Core\Include/core_cm4.h ****  */
1774:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1775:.\CMSIS\Core\Include/core_cm4.h **** {
1776:.\CMSIS\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 126              		.loc 3 1776 0
 127 007e 002B     		cmp	r3, #0
 128 0080 09DB     		blt	.L1
1777:.\CMSIS\Core\Include/core_cm4.h ****   {
1778:.\CMSIS\Core\Include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 129              		.loc 3 1778 0
 130 0082 5A09     		lsrs	r2, r3, #5
 131 0084 03F01F03 		and	r3, r3, #31
 132              	.LVL3:
 133 0088 0121     		movs	r1, #1
 134 008a 01FA03F3 		lsl	r3, r1, r3
 135 008e 6032     		adds	r2, r2, #96
 136 0090 0449     		ldr	r1, .L8+12
 137 0092 41F82230 		str	r3, [r1, r2, lsl #2]
 138              	.LVL4:
 139              	.L1:
 140 0096 08BD     		pop	{r3, pc}
 141              	.L9:
 142              		.align	2
 143              	.L8:
 144 0098 00000000 		.word	currentScreen
 145 009c 00003240 		.word	1077018624
 146 00a0 00000000 		.word	bouton_isr_cfg
 147 00a4 00E100E0 		.word	-536813312
 148              	.LBE21:
 149              	.LBE20:
 150              		.cfi_endproc
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 64


 151              	.LFE693:
 152              		.size	isr_bouton, .-isr_bouton
 153              		.section	.text.main,"ax",%progbits
 154              		.align	2
 155              		.global	main
 156              		.thumb
 157              		.thumb_func
 158              		.type	main, %function
 159              	main:
 160              	.LFB694:
  56:main_cm4.c    ****     
  57:main_cm4.c    **** }
  58:main_cm4.c    **** 
  59:main_cm4.c    **** 
  60:main_cm4.c    **** int main(void)
  61:main_cm4.c    **** {
 161              		.loc 1 61 0
 162              		.cfi_startproc
 163              		@ Volatile: function does not return.
 164              		@ args = 0, pretend = 0, frame = 0
 165              		@ frame_needed = 0, uses_anonymous_args = 0
 166 0000 00B5     		push	{lr}
 167              		.cfi_def_cfa_offset 4
 168              		.cfi_offset 14, -4
 169 0002 83B0     		sub	sp, sp, #12
 170              		.cfi_def_cfa_offset 16
 171              	.LBB22:
 172              	.LBB23:
 173              		.file 4 ".\\CMSIS\\Core\\Include/cmsis_gcc.h"
   1:.\CMSIS\Core\Include/cmsis_gcc.h **** /**************************************************************************//**
   2:.\CMSIS\Core\Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:.\CMSIS\Core\Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:.\CMSIS\Core\Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:.\CMSIS\Core\Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:.\CMSIS\Core\Include/cmsis_gcc.h ****  ******************************************************************************/
   7:.\CMSIS\Core\Include/cmsis_gcc.h **** /*
   8:.\CMSIS\Core\Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:.\CMSIS\Core\Include/cmsis_gcc.h ****  *
  10:.\CMSIS\Core\Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:.\CMSIS\Core\Include/cmsis_gcc.h ****  *
  12:.\CMSIS\Core\Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:.\CMSIS\Core\Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:.\CMSIS\Core\Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:.\CMSIS\Core\Include/cmsis_gcc.h ****  *
  16:.\CMSIS\Core\Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:.\CMSIS\Core\Include/cmsis_gcc.h ****  *
  18:.\CMSIS\Core\Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:.\CMSIS\Core\Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:.\CMSIS\Core\Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:.\CMSIS\Core\Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:.\CMSIS\Core\Include/cmsis_gcc.h ****  * limitations under the License.
  23:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
  24:.\CMSIS\Core\Include/cmsis_gcc.h **** 
  25:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:.\CMSIS\Core\Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:.\CMSIS\Core\Include/cmsis_gcc.h **** 
  28:.\CMSIS\Core\Include/cmsis_gcc.h **** /* ignore some GCC warnings */
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 65


  29:.\CMSIS\Core\Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:.\CMSIS\Core\Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:.\CMSIS\Core\Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:.\CMSIS\Core\Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:.\CMSIS\Core\Include/cmsis_gcc.h **** 
  34:.\CMSIS\Core\Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  38:.\CMSIS\Core\Include/cmsis_gcc.h **** 
  39:.\CMSIS\Core\Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __ASM
  41:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  43:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  46:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  49:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif                                           
  52:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  55:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __USED
  56:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  58:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  61:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  64:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  67:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  70:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:.\CMSIS\Core\Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  78:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:.\CMSIS\Core\Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 66


  86:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:.\CMSIS\Core\Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  94:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:.\CMSIS\Core\Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 102:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:.\CMSIS\Core\Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 110:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 113:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 116:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 117:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 118:.\CMSIS\Core\Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:.\CMSIS\Core\Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:.\CMSIS\Core\Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:.\CMSIS\Core\Include/cmsis_gcc.h ****   @{
 122:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 123:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 124:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 125:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:.\CMSIS\Core\Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 129:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 131:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 174              		.loc 4 131 0
 175              		.syntax unified
 176              	@ 131 ".\CMSIS\Core\Include/cmsis_gcc.h" 1
 177 0004 62B6     		cpsie i
 178              	@ 0 "" 2
 179              		.thumb
 180              		.syntax unified
 181              	.LBE23:
 182              	.LBE22:
  62:main_cm4.c    ****     __enable_irq(); /* Enable global interrupts. */
  63:main_cm4.c    ****     Cy_SysInt_Init(&bouton_isr_cfg, isr_bouton);
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 67


 183              		.loc 1 63 0
 184 0006 354C     		ldr	r4, .L15
 185 0008 3549     		ldr	r1, .L15+4
 186 000a 2046     		mov	r0, r4
 187 000c FFF7FEFF 		bl	Cy_SysInt_Init
 188              	.LVL5:
  64:main_cm4.c    ****     NVIC_ClearPendingIRQ(bouton_isr_cfg.intrSrc);
 189              		.loc 1 64 0
 190 0010 B4F90030 		ldrsh	r3, [r4]
 191              	.LVL6:
 192              	.LBB24:
 193              	.LBB25:
1776:.\CMSIS\Core\Include/core_cm4.h ****   {
 194              		.loc 3 1776 0
 195 0014 002B     		cmp	r3, #0
 196 0016 08DB     		blt	.L11
 197              		.loc 3 1778 0
 198 0018 5A09     		lsrs	r2, r3, #5
 199 001a 03F01F00 		and	r0, r3, #31
 200 001e 0121     		movs	r1, #1
 201 0020 8140     		lsls	r1, r1, r0
 202 0022 6032     		adds	r2, r2, #96
 203 0024 2F48     		ldr	r0, .L15+8
 204 0026 40F82210 		str	r1, [r0, r2, lsl #2]
 205              	.L11:
 206              	.LVL7:
 207              	.LBE25:
 208              	.LBE24:
 209              	.LBB26:
 210              	.LBB27:
1687:.\CMSIS\Core\Include/core_cm4.h ****   {
 211              		.loc 3 1687 0
 212 002a 002B     		cmp	r3, #0
 213 002c 08DB     		blt	.L12
1689:.\CMSIS\Core\Include/core_cm4.h ****   }
 214              		.loc 3 1689 0
 215 002e 5909     		lsrs	r1, r3, #5
 216 0030 03F01F03 		and	r3, r3, #31
 217              	.LVL8:
 218 0034 0122     		movs	r2, #1
 219 0036 02FA03F3 		lsl	r3, r2, r3
 220 003a 2A4A     		ldr	r2, .L15+8
 221 003c 42F82130 		str	r3, [r2, r1, lsl #2]
 222              	.L12:
 223              	.LVL9:
 224              	.LBE27:
 225              	.LBE26:
  65:main_cm4.c    ****     NVIC_EnableIRQ(bouton_isr_cfg.intrSrc);
  66:main_cm4.c    ****     
  67:main_cm4.c    ****     UART_1_Start();
 226              		.loc 1 67 0
 227 0040 FFF7FEFF 		bl	UART_1_Start
 228              	.LVL10:
  68:main_cm4.c    ****     
  69:main_cm4.c    ****     // CODE ANDRÉE À EXPLIQUER 
  70:main_cm4.c    ****     SystemInit();
 229              		.loc 1 70 0
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 68


 230 0044 FFF7FEFF 		bl	SystemInit
 231              	.LVL11:
  71:main_cm4.c    ****     SystemCoreClockUpdate();
 232              		.loc 1 71 0
 233 0048 FFF7FEFF 		bl	SystemCoreClockUpdate
 234              	.LVL12:
 235              	.LBB28:
 236              	.LBB29:
 817:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 237              		.loc 2 817 0
 238 004c 264B     		ldr	r3, .L15+12
 239 004e 0226     		movs	r6, #2
 240 0050 9E60     		str	r6, [r3, #8]
 241              	.LVL13:
 242              	.LBE29:
 243              	.LBE28:
 244              	.LBB30:
 245              	.LBB31:
 246 0052 2022     		movs	r2, #32
 247 0054 9A60     		str	r2, [r3, #8]
 248              	.LVL14:
 249              	.LBE31:
 250              	.LBE30:
  72:main_cm4.c    ****  
  73:main_cm4.c    ****     // C'etait pour un test que j'avais fait pour entrer  les valeurs brutes dans un test 
  74:main_cm4.c    ****     /*
  75:main_cm4.c    ****     for (int i= 0; i<BUFFER_LENGTH; i++){
  76:main_cm4.c    ****        dataSpo2[RED][RAW][i] = testR[i];
  77:main_cm4.c    ****        dataSpo2[IR][RAW][i] = testIR[i];
  78:main_cm4.c    ****     }
  79:main_cm4.c    ****     */
  80:main_cm4.c    ****     
  81:main_cm4.c    ****     // Les alarmes sont désactivés par défaut 
  82:main_cm4.c    ****     Cy_GPIO_Write (Pin_ACC_0_PORT,Pin_ACC_0_NUM,1);
  83:main_cm4.c    ****     Cy_GPIO_Write (Pin_FC_0_PORT,Pin_FC_0_NUM,1);
  84:main_cm4.c    ****     
  85:main_cm4.c    ****     // Initialisation de variables 
  86:main_cm4.c    ****     courant= 19; 
 251              		.loc 1 86 0
 252 0056 1322     		movs	r2, #19
 253 0058 244B     		ldr	r3, .L15+16
 254 005a 1A70     		strb	r2, [r3]
  87:main_cm4.c    ****     borne_inferieur=55; 
 255              		.loc 1 87 0
 256 005c 3722     		movs	r2, #55
 257 005e 244B     		ldr	r3, .L15+20
 258 0060 1A70     		strb	r2, [r3]
  88:main_cm4.c    ****     borne_superieur=110;
 259              		.loc 1 88 0
 260 0062 6E22     		movs	r2, #110
 261 0064 234B     		ldr	r3, .L15+24
 262 0066 1A70     		strb	r2, [r3]
  89:main_cm4.c    ****   
  90:main_cm4.c    ****     
  91:main_cm4.c    ****     
  92:main_cm4.c    ****     // initialisation de la variable SCREEN, tel que la position de la page affichée est la page p
  93:main_cm4.c    ****     // aucun bouton n'est appuyé et le graphique affiché est celui de l'onde infrarouge 
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 69


  94:main_cm4.c    ****     currentScreen.screen = PRINCIPAL_PAGE;
 263              		.loc 1 94 0
 264 0068 234B     		ldr	r3, .L15+28
 265 006a 0024     		movs	r4, #0
 266 006c 1C70     		strb	r4, [r3]
  95:main_cm4.c    ****     currentScreen.FLAG1 = 0;
 267              		.loc 1 95 0
 268 006e 5C70     		strb	r4, [r3, #1]
  96:main_cm4.c    ****     currentScreen.FLAG2 = 0;
 269              		.loc 1 96 0
 270 0070 9C70     		strb	r4, [r3, #2]
  97:main_cm4.c    ****     currentScreen.FLAG3 = 0;
 271              		.loc 1 97 0
 272 0072 DC70     		strb	r4, [r3, #3]
  98:main_cm4.c    ****     currentScreen.FLAG_DEPART = 1;
 273              		.loc 1 98 0
 274 0074 0125     		movs	r5, #1
 275 0076 1D71     		strb	r5, [r3, #4]
  99:main_cm4.c    ****     currentScreen.TYPEGRAPH = 0;    
 276              		.loc 1 99 0
 277 0078 5C71     		strb	r4, [r3, #5]
 100:main_cm4.c    ****     
 101:main_cm4.c    ****     // initialisation des variables du MENU, tel que le curseur se trouve à la position de la prem
 102:main_cm4.c    ****     selection_MENU=0; 
 278              		.loc 1 102 0
 279 007a 204B     		ldr	r3, .L15+32
 280 007c 1C70     		strb	r4, [r3]
 103:main_cm4.c    ****     postion_MENU=0; 
 281              		.loc 1 103 0
 282 007e 204B     		ldr	r3, .L15+36
 283 0080 1C70     		strb	r4, [r3]
 104:main_cm4.c    ****     
 105:main_cm4.c    ****     // Initialisation du CAPSENS 
 106:main_cm4.c    ****     CapSense_Start();
 284              		.loc 1 106 0
 285 0082 FFF7FEFF 		bl	CapSense_Start
 286              	.LVL15:
 107:main_cm4.c    ****     CapSense_ScanAllWidgets();
 287              		.loc 1 107 0
 288 0086 FFF7FEFF 		bl	CapSense_ScanAllWidgets
 289              	.LVL16:
 108:main_cm4.c    ****   
 109:main_cm4.c    ****     // Initialisation des tâches 
 110:main_cm4.c    ****    xTaskCreate(capSense_task,"capSense_task",500,NULL,2,0);
 290              		.loc 1 110 0
 291 008a 0194     		str	r4, [sp, #4]
 292 008c 0096     		str	r6, [sp]
 293 008e 2346     		mov	r3, r4
 294 0090 4FF4FA72 		mov	r2, #500
 295 0094 1B49     		ldr	r1, .L15+40
 296 0096 1C48     		ldr	r0, .L15+44
 297 0098 FFF7FEFF 		bl	xTaskCreate
 298              	.LVL17:
 111:main_cm4.c    ****    xTaskCreate(display_task,"display",600,NULL,1,0);
 299              		.loc 1 111 0
 300 009c 0194     		str	r4, [sp, #4]
 301 009e 0095     		str	r5, [sp]
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 70


 302 00a0 2346     		mov	r3, r4
 303 00a2 4FF41672 		mov	r2, #600
 304 00a6 1949     		ldr	r1, .L15+48
 305 00a8 1948     		ldr	r0, .L15+52
 306 00aa FFF7FEFF 		bl	xTaskCreate
 307              	.LVL18:
 112:main_cm4.c    ****    xTaskCreate(TraitementSignal,"TraitementSignal",1000,NULL,3,0); // la tache de traitement de sig
 308              		.loc 1 112 0
 309 00ae 0194     		str	r4, [sp, #4]
 310 00b0 0323     		movs	r3, #3
 311 00b2 0093     		str	r3, [sp]
 312 00b4 2346     		mov	r3, r4
 313 00b6 4FF47A72 		mov	r2, #1000
 314 00ba 1649     		ldr	r1, .L15+56
 315 00bc 1648     		ldr	r0, .L15+60
 316 00be FFF7FEFF 		bl	xTaskCreate
 317              	.LVL19:
 113:main_cm4.c    ****    xTaskCreate(TaskReadingSample, "TaskReadingSample",500,0,4,0);
 318              		.loc 1 113 0
 319 00c2 0194     		str	r4, [sp, #4]
 320 00c4 0423     		movs	r3, #4
 321 00c6 0093     		str	r3, [sp]
 322 00c8 2346     		mov	r3, r4
 323 00ca 4FF4FA72 		mov	r2, #500
 324 00ce 1349     		ldr	r1, .L15+64
 325 00d0 1348     		ldr	r0, .L15+68
 326 00d2 FFF7FEFF 		bl	xTaskCreate
 327              	.LVL20:
 114:main_cm4.c    ****    vTaskStartScheduler();
 328              		.loc 1 114 0
 329 00d6 FFF7FEFF 		bl	vTaskStartScheduler
 330              	.LVL21:
 331              	.L13:
 332 00da FEE7     		b	.L13
 333              	.L16:
 334              		.align	2
 335              	.L15:
 336 00dc 00000000 		.word	bouton_isr_cfg
 337 00e0 00000000 		.word	isr_bouton
 338 00e4 00E100E0 		.word	-536813312
 339 00e8 80003240 		.word	1077018752
 340 00ec 00000000 		.word	courant
 341 00f0 00000000 		.word	borne_inferieur
 342 00f4 00000000 		.word	borne_superieur
 343 00f8 00000000 		.word	currentScreen
 344 00fc 00000000 		.word	selection_MENU
 345 0100 00000000 		.word	postion_MENU
 346 0104 00000000 		.word	.LC0
 347 0108 00000000 		.word	capSense_task
 348 010c 10000000 		.word	.LC1
 349 0110 00000000 		.word	display_task
 350 0114 18000000 		.word	.LC2
 351 0118 00000000 		.word	TraitementSignal
 352 011c 2C000000 		.word	.LC3
 353 0120 00000000 		.word	TaskReadingSample
 354              		.cfi_endproc
 355              	.LFE694:
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 71


 356              		.size	main, .-main
 357              		.comm	ROUGE_minimum_abs,400,4
 358              		.comm	INFRAROUGE_minimum_abs,400,4
 359              		.comm	ROUGE,4400,4
 360              		.comm	INFRAROUGE,4400,4
 361              		.comm	vecteurespacee,500,4
 362              		.comm	data,672,4
 363              		.comm	selection_MENU,1,1
 364              		.comm	postion_MENU,1,1
 365              		.comm	currentScreen,6,4
 366              		.global	imageBufferCache
 367              		.global	buffer
 368              		.comm	borne_superieur,1,1
 369              		.comm	borne_inferieur,1,1
 370              		.comm	alarme_FC,1,1
 371              		.comm	alarme_acc,1,1
 372              		.comm	courant,1,1
 373              		.comm	taille_rouge,4,4
 374              		.comm	taille_infrarouge,4,4
 375              		.comm	minimum_rouge,4,4
 376              		.comm	minimum_infrarouge,4,4
 377              		.comm	blockSize,4,4
 378              		.global	firCoeffs32_HighPass
 379              		.global	firCoeffs32_LowPass
 380              		.comm	entree,1,1
 381              		.comm	AlarmeBMI160,1,1
 382              		.comm	BPM,1,1
 383              		.comm	pourcentageSpO2,4,4
 384              		.comm	dataSpo2,26400,4
 385              		.comm	indexBuffer,4,4
 386              		.data
 387              		.align	2
 388              		.type	firCoeffs32_HighPass, %object
 389              		.size	firCoeffs32_HighPass, 44
 390              	firCoeffs32_HighPass:
 391 0000 329616BA 		.word	-1172924878
 392 0004 2A199EBA 		.word	-1164043990
 393 0008 7A7A3BBB 		.word	-1153729926
 394 000c A4CAA0BB 		.word	-1147090268
 395 0010 8C0FD7BB 		.word	-1143533684
 396 0014 C5027E3F 		.word	1065222853
 397 0018 8C0FD7BB 		.word	-1143533684
 398 001c A4CAA0BB 		.word	-1147090268
 399 0020 7A7A3BBB 		.word	-1153729926
 400 0024 2A199EBA 		.word	-1164043990
 401 0028 329616BA 		.word	-1172924878
 402              		.type	firCoeffs32_LowPass, %object
 403              		.size	firCoeffs32_LowPass, 44
 404              	firCoeffs32_LowPass:
 405 002c 8CBE5C3C 		.word	1012711052
 406 0030 06E1EF3C 		.word	1022353670
 407 0034 5B0A923D 		.word	1032981083
 408 0038 6C3CFF3D 		.word	1040137324
 409 003c 159B2C3E 		.word	1043110677
 410 0040 FBF23D3E 		.word	1044247291
 411 0044 159B2C3E 		.word	1043110677
 412 0048 6C3CFF3D 		.word	1040137324
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 72


 413 004c 5B0A923D 		.word	1032981083
 414 0050 06E1EF3C 		.word	1022353670
 415 0054 8CBE5C3C 		.word	1012711052
 416              		.section	.rodata.str1.4,"aMS",%progbits,1
 417              		.align	2
 418              	.LC0:
 419 0000 63617053 		.ascii	"capSense_task\000"
 419      656E7365 
 419      5F746173 
 419      6B00
 420 000e 0000     		.space	2
 421              	.LC1:
 422 0010 64697370 		.ascii	"display\000"
 422      6C617900 
 423              	.LC2:
 424 0018 54726169 		.ascii	"TraitementSignal\000"
 424      74656D65 
 424      6E745369 
 424      676E616C 
 424      00
 425 0029 000000   		.space	3
 426              	.LC3:
 427 002c 5461736B 		.ascii	"TaskReadingSample\000"
 427      52656164 
 427      696E6753 
 427      616D706C 
 427      6500
 428              		.bss
 429              		.align	2
 430              		.type	imageBufferCache, %object
 431              		.size	imageBufferCache, 5808
 432              	imageBufferCache:
 433 0000 00000000 		.space	5808
 433      00000000 
 433      00000000 
 433      00000000 
 433      00000000 
 434              		.type	buffer, %object
 435              		.size	buffer, 100
 436              	buffer:
 437 16b0 00000000 		.space	100
 437      00000000 
 437      00000000 
 437      00000000 
 437      00000000 
 438              		.text
 439              	.Letext0:
 440              		.file 5 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/cy8c6347bzi_bld53.h"
 441              		.file 6 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 442              		.file 7 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 443              		.file 8 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/ip/cyip_gpio.h"
 444              		.file 9 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/psoc6_01_config.h"
 445              		.file 10 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/device/cy_device.h"
 446              		.file 11 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/syslib/cy_syslib.h"
 447              		.file 12 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/sysint/cy_sysint.h"
 448              		.file 13 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/scb/cy_scb_i2c.h"
 449              		.file 14 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/scb/cy_scb_spi.h"
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 73


 450              		.file 15 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/scb/cy_scb_uart.h"
 451              		.file 16 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/tcpwm/cy_tcpwm_counter.h"
 452              		.file 17 "DISPLAY.h"
 453              		.file 18 "Generated_Source\\PSoC6/cyfitter_sysint_cfg.h"
 454              		.file 19 "Generated_Source\\PSoC6/CY_EINK_SPIM.h"
 455              		.file 20 "Generated_Source\\PSoC6/CY_EINK_Timer.h"
 456              		.file 21 "Generated_Source\\PSoC6/UART_1.h"
 457              		.file 22 "Generated_Source\\PSoC6/I2C_1.h"
 458              		.file 23 "Generated_Source\\PSoC6/I2C_2.h"
 459              		.file 24 "Declaration.h"
 460              		.file 25 "TraitementSignal.h"
 461              		.file 26 "CAPSENS.h"
 462              		.file 27 "./system_psoc6.h"
 463              		.file 28 "Generated_Source\\PSoC6/CapSense_Control.h"
 464              		.file 29 "Generated_Source\\PSoC6/CapSense_Sensing.h"
 465              		.file 30 "Generated_Source\\PSoC6\\pdl\\rtos/FreeRTOS/10.0.1/Source/include/task.h"
 466              		.section	.debug_info,"",%progbits
 467              	.Ldebug_info0:
 468 0000 42170000 		.4byte	0x1742
 469 0004 0400     		.2byte	0x4
 470 0006 00000000 		.4byte	.Ldebug_abbrev0
 471 000a 04       		.byte	0x4
 472 000b 01       		.uleb128 0x1
 473 000c 42050000 		.4byte	.LASF454
 474 0010 0C       		.byte	0xc
 475 0011 B1000000 		.4byte	.LASF455
 476 0015 EB060000 		.4byte	.LASF456
 477 0019 00000000 		.4byte	.Ldebug_ranges0+0
 478 001d 00000000 		.4byte	0
 479 0021 00000000 		.4byte	.Ldebug_line0
 480 0025 02       		.uleb128 0x2
 481 0026 02       		.byte	0x2
 482 0027 E6030000 		.4byte	0x3e6
 483 002b 05       		.byte	0x5
 484 002c 24       		.byte	0x24
 485 002d E6030000 		.4byte	0x3e6
 486 0031 03       		.uleb128 0x3
 487 0032 C41C0000 		.4byte	.LASF0
 488 0036 71       		.sleb128 -15
 489 0037 03       		.uleb128 0x3
 490 0038 0D170000 		.4byte	.LASF1
 491 003c 72       		.sleb128 -14
 492 003d 03       		.uleb128 0x3
 493 003e 651D0000 		.4byte	.LASF2
 494 0042 73       		.sleb128 -13
 495 0043 03       		.uleb128 0x3
 496 0044 99060000 		.4byte	.LASF3
 497 0048 74       		.sleb128 -12
 498 0049 03       		.uleb128 0x3
 499 004a BB110000 		.4byte	.LASF4
 500 004e 75       		.sleb128 -11
 501 004f 03       		.uleb128 0x3
 502 0050 BE0A0000 		.4byte	.LASF5
 503 0054 76       		.sleb128 -10
 504 0055 03       		.uleb128 0x3
 505 0056 791B0000 		.4byte	.LASF6
 506 005a 7B       		.sleb128 -5
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 74


 507 005b 03       		.uleb128 0x3
 508 005c B61A0000 		.4byte	.LASF7
 509 0060 7C       		.sleb128 -4
 510 0061 03       		.uleb128 0x3
 511 0062 44120000 		.4byte	.LASF8
 512 0066 7E       		.sleb128 -2
 513 0067 03       		.uleb128 0x3
 514 0068 B7190000 		.4byte	.LASF9
 515 006c 7F       		.sleb128 -1
 516 006d 04       		.uleb128 0x4
 517 006e D21E0000 		.4byte	.LASF10
 518 0072 00       		.byte	0
 519 0073 04       		.uleb128 0x4
 520 0074 931B0000 		.4byte	.LASF11
 521 0078 01       		.byte	0x1
 522 0079 04       		.uleb128 0x4
 523 007a 82030000 		.4byte	.LASF12
 524 007e 02       		.byte	0x2
 525 007f 04       		.uleb128 0x4
 526 0080 BC180000 		.4byte	.LASF13
 527 0084 03       		.byte	0x3
 528 0085 04       		.uleb128 0x4
 529 0086 6D150000 		.4byte	.LASF14
 530 008a 04       		.byte	0x4
 531 008b 04       		.uleb128 0x4
 532 008c 12180000 		.4byte	.LASF15
 533 0090 05       		.byte	0x5
 534 0091 04       		.uleb128 0x4
 535 0092 95080000 		.4byte	.LASF16
 536 0096 06       		.byte	0x6
 537 0097 04       		.uleb128 0x4
 538 0098 C81A0000 		.4byte	.LASF17
 539 009c 07       		.byte	0x7
 540 009d 04       		.uleb128 0x4
 541 009e 5A180000 		.4byte	.LASF18
 542 00a2 08       		.byte	0x8
 543 00a3 04       		.uleb128 0x4
 544 00a4 A80C0000 		.4byte	.LASF19
 545 00a8 09       		.byte	0x9
 546 00a9 04       		.uleb128 0x4
 547 00aa 4E0D0000 		.4byte	.LASF20
 548 00ae 0A       		.byte	0xa
 549 00af 04       		.uleb128 0x4
 550 00b0 4D0A0000 		.4byte	.LASF21
 551 00b4 0B       		.byte	0xb
 552 00b5 04       		.uleb128 0x4
 553 00b6 3E160000 		.4byte	.LASF22
 554 00ba 0C       		.byte	0xc
 555 00bb 04       		.uleb128 0x4
 556 00bc 58070000 		.4byte	.LASF23
 557 00c0 0D       		.byte	0xd
 558 00c1 04       		.uleb128 0x4
 559 00c2 C4170000 		.4byte	.LASF24
 560 00c6 0E       		.byte	0xe
 561 00c7 04       		.uleb128 0x4
 562 00c8 E9030000 		.4byte	.LASF25
 563 00cc 0F       		.byte	0xf
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 75


 564 00cd 04       		.uleb128 0x4
 565 00ce 8F1C0000 		.4byte	.LASF26
 566 00d2 10       		.byte	0x10
 567 00d3 04       		.uleb128 0x4
 568 00d4 38040000 		.4byte	.LASF27
 569 00d8 11       		.byte	0x11
 570 00d9 04       		.uleb128 0x4
 571 00da 84060000 		.4byte	.LASF28
 572 00de 12       		.byte	0x12
 573 00df 04       		.uleb128 0x4
 574 00e0 B90F0000 		.4byte	.LASF29
 575 00e4 13       		.byte	0x13
 576 00e5 04       		.uleb128 0x4
 577 00e6 66030000 		.4byte	.LASF30
 578 00ea 14       		.byte	0x14
 579 00eb 04       		.uleb128 0x4
 580 00ec 8C1F0000 		.4byte	.LASF31
 581 00f0 15       		.byte	0x15
 582 00f1 04       		.uleb128 0x4
 583 00f2 8B0D0000 		.4byte	.LASF32
 584 00f6 16       		.byte	0x16
 585 00f7 04       		.uleb128 0x4
 586 00f8 17030000 		.4byte	.LASF33
 587 00fc 17       		.byte	0x17
 588 00fd 04       		.uleb128 0x4
 589 00fe 5B160000 		.4byte	.LASF34
 590 0102 18       		.byte	0x18
 591 0103 04       		.uleb128 0x4
 592 0104 DE100000 		.4byte	.LASF35
 593 0108 19       		.byte	0x19
 594 0109 04       		.uleb128 0x4
 595 010a F0140000 		.4byte	.LASF36
 596 010e 1A       		.byte	0x1a
 597 010f 04       		.uleb128 0x4
 598 0110 530B0000 		.4byte	.LASF37
 599 0114 1B       		.byte	0x1b
 600 0115 04       		.uleb128 0x4
 601 0116 42200000 		.4byte	.LASF38
 602 011a 1C       		.byte	0x1c
 603 011b 04       		.uleb128 0x4
 604 011c D1010000 		.4byte	.LASF39
 605 0120 1D       		.byte	0x1d
 606 0121 04       		.uleb128 0x4
 607 0122 1A100000 		.4byte	.LASF40
 608 0126 1E       		.byte	0x1e
 609 0127 04       		.uleb128 0x4
 610 0128 090E0000 		.4byte	.LASF41
 611 012c 1F       		.byte	0x1f
 612 012d 04       		.uleb128 0x4
 613 012e C2100000 		.4byte	.LASF42
 614 0132 20       		.byte	0x20
 615 0133 04       		.uleb128 0x4
 616 0134 850A0000 		.4byte	.LASF43
 617 0138 21       		.byte	0x21
 618 0139 04       		.uleb128 0x4
 619 013a 411E0000 		.4byte	.LASF44
 620 013e 22       		.byte	0x22
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 76


 621 013f 04       		.uleb128 0x4
 622 0140 A40E0000 		.4byte	.LASF45
 623 0144 23       		.byte	0x23
 624 0145 04       		.uleb128 0x4
 625 0146 55020000 		.4byte	.LASF46
 626 014a 24       		.byte	0x24
 627 014b 04       		.uleb128 0x4
 628 014c 0F0B0000 		.4byte	.LASF47
 629 0150 25       		.byte	0x25
 630 0151 04       		.uleb128 0x4
 631 0152 21090000 		.4byte	.LASF48
 632 0156 26       		.byte	0x26
 633 0157 04       		.uleb128 0x4
 634 0158 A71C0000 		.4byte	.LASF49
 635 015c 27       		.byte	0x27
 636 015d 04       		.uleb128 0x4
 637 015e 7E110000 		.4byte	.LASF50
 638 0162 28       		.byte	0x28
 639 0163 04       		.uleb128 0x4
 640 0164 BE090000 		.4byte	.LASF51
 641 0168 29       		.byte	0x29
 642 0169 04       		.uleb128 0x4
 643 016a 84120000 		.4byte	.LASF52
 644 016e 2A       		.byte	0x2a
 645 016f 04       		.uleb128 0x4
 646 0170 9D180000 		.4byte	.LASF53
 647 0174 2B       		.byte	0x2b
 648 0175 04       		.uleb128 0x4
 649 0176 63010000 		.4byte	.LASF54
 650 017a 2C       		.byte	0x2c
 651 017b 04       		.uleb128 0x4
 652 017c E1170000 		.4byte	.LASF55
 653 0180 2D       		.byte	0x2d
 654 0181 04       		.uleb128 0x4
 655 0182 55110000 		.4byte	.LASF56
 656 0186 2E       		.byte	0x2e
 657 0187 04       		.uleb128 0x4
 658 0188 5C170000 		.4byte	.LASF57
 659 018c 2F       		.byte	0x2f
 660 018d 04       		.uleb128 0x4
 661 018e 6E200000 		.4byte	.LASF58
 662 0192 30       		.byte	0x30
 663 0193 04       		.uleb128 0x4
 664 0194 6F1E0000 		.4byte	.LASF59
 665 0198 31       		.byte	0x31
 666 0199 04       		.uleb128 0x4
 667 019a 61190000 		.4byte	.LASF60
 668 019e 32       		.byte	0x32
 669 019f 04       		.uleb128 0x4
 670 01a0 390C0000 		.4byte	.LASF61
 671 01a4 33       		.byte	0x33
 672 01a5 04       		.uleb128 0x4
 673 01a6 16000000 		.4byte	.LASF62
 674 01aa 34       		.byte	0x34
 675 01ab 04       		.uleb128 0x4
 676 01ac 30130000 		.4byte	.LASF63
 677 01b0 35       		.byte	0x35
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 77


 678 01b1 04       		.uleb128 0x4
 679 01b2 BA070000 		.4byte	.LASF64
 680 01b6 36       		.byte	0x36
 681 01b7 04       		.uleb128 0x4
 682 01b8 241C0000 		.4byte	.LASF65
 683 01bc 37       		.byte	0x37
 684 01bd 04       		.uleb128 0x4
 685 01be 1E0D0000 		.4byte	.LASF66
 686 01c2 38       		.byte	0x38
 687 01c3 04       		.uleb128 0x4
 688 01c4 25010000 		.4byte	.LASF67
 689 01c8 39       		.byte	0x39
 690 01c9 04       		.uleb128 0x4
 691 01ca 321D0000 		.4byte	.LASF68
 692 01ce 3A       		.byte	0x3a
 693 01cf 04       		.uleb128 0x4
 694 01d0 C21B0000 		.4byte	.LASF69
 695 01d4 3B       		.byte	0x3b
 696 01d5 04       		.uleb128 0x4
 697 01d6 700C0000 		.4byte	.LASF70
 698 01da 3C       		.byte	0x3c
 699 01db 04       		.uleb128 0x4
 700 01dc F81E0000 		.4byte	.LASF71
 701 01e0 3D       		.byte	0x3d
 702 01e1 04       		.uleb128 0x4
 703 01e2 6B130000 		.4byte	.LASF72
 704 01e6 3E       		.byte	0x3e
 705 01e7 04       		.uleb128 0x4
 706 01e8 A5030000 		.4byte	.LASF73
 707 01ec 3F       		.byte	0x3f
 708 01ed 04       		.uleb128 0x4
 709 01ee E5180000 		.4byte	.LASF74
 710 01f2 40       		.byte	0x40
 711 01f3 04       		.uleb128 0x4
 712 01f4 7A140000 		.4byte	.LASF75
 713 01f8 41       		.byte	0x41
 714 01f9 04       		.uleb128 0x4
 715 01fa E6020000 		.4byte	.LASF76
 716 01fe 42       		.byte	0x42
 717 01ff 04       		.uleb128 0x4
 718 0200 D1190000 		.4byte	.LASF77
 719 0204 43       		.byte	0x43
 720 0205 04       		.uleb128 0x4
 721 0206 360E0000 		.4byte	.LASF78
 722 020a 44       		.byte	0x44
 723 020b 04       		.uleb128 0x4
 724 020c 561F0000 		.4byte	.LASF79
 725 0210 45       		.byte	0x45
 726 0211 04       		.uleb128 0x4
 727 0212 92130000 		.4byte	.LASF80
 728 0216 46       		.byte	0x46
 729 0217 04       		.uleb128 0x4
 730 0218 161D0000 		.4byte	.LASF81
 731 021c 47       		.byte	0x47
 732 021d 04       		.uleb128 0x4
 733 021e 1B200000 		.4byte	.LASF82
 734 0222 48       		.byte	0x48
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 78


 735 0223 04       		.uleb128 0x4
 736 0224 BD0D0000 		.4byte	.LASF83
 737 0228 49       		.byte	0x49
 738 0229 04       		.uleb128 0x4
 739 022a 78010000 		.4byte	.LASF84
 740 022e 4A       		.byte	0x4a
 741 022f 04       		.uleb128 0x4
 742 0230 F3120000 		.4byte	.LASF85
 743 0234 4B       		.byte	0x4b
 744 0235 04       		.uleb128 0x4
 745 0236 AE130000 		.4byte	.LASF86
 746 023a 4C       		.byte	0x4c
 747 023b 04       		.uleb128 0x4
 748 023c 61080000 		.4byte	.LASF87
 749 0240 4D       		.byte	0x4d
 750 0241 04       		.uleb128 0x4
 751 0242 2E180000 		.4byte	.LASF88
 752 0246 4E       		.byte	0x4e
 753 0247 04       		.uleb128 0x4
 754 0248 D90D0000 		.4byte	.LASF89
 755 024c 4F       		.byte	0x4f
 756 024d 04       		.uleb128 0x4
 757 024e 0D020000 		.4byte	.LASF90
 758 0252 50       		.byte	0x50
 759 0253 04       		.uleb128 0x4
 760 0254 B2160000 		.4byte	.LASF91
 761 0258 51       		.byte	0x51
 762 0259 04       		.uleb128 0x4
 763 025a DE1B0000 		.4byte	.LASF92
 764 025e 52       		.byte	0x52
 765 025f 04       		.uleb128 0x4
 766 0260 8A1E0000 		.4byte	.LASF93
 767 0264 53       		.byte	0x53
 768 0265 04       		.uleb128 0x4
 769 0266 C51F0000 		.4byte	.LASF94
 770 026a 54       		.byte	0x54
 771 026b 04       		.uleb128 0x4
 772 026c C10E0000 		.4byte	.LASF95
 773 0270 55       		.byte	0x55
 774 0271 04       		.uleb128 0x4
 775 0272 D3120000 		.4byte	.LASF96
 776 0276 56       		.byte	0x56
 777 0277 04       		.uleb128 0x4
 778 0278 E11F0000 		.4byte	.LASF97
 779 027c 57       		.byte	0x57
 780 027d 04       		.uleb128 0x4
 781 027e 97200000 		.4byte	.LASF98
 782 0282 58       		.byte	0x58
 783 0283 04       		.uleb128 0x4
 784 0284 D0140000 		.4byte	.LASF99
 785 0288 59       		.byte	0x59
 786 0289 04       		.uleb128 0x4
 787 028a 01200000 		.4byte	.LASF100
 788 028e 5A       		.byte	0x5a
 789 028f 04       		.uleb128 0x4
 790 0290 3B110000 		.4byte	.LASF101
 791 0294 5B       		.byte	0x5b
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 79


 792 0295 04       		.uleb128 0x4
 793 0296 FA040000 		.4byte	.LASF102
 794 029a 5C       		.byte	0x5c
 795 029b 04       		.uleb128 0x4
 796 029c FF190000 		.4byte	.LASF103
 797 02a0 5D       		.byte	0x5d
 798 02a1 04       		.uleb128 0x4
 799 02a2 780B0000 		.4byte	.LASF104
 800 02a6 5E       		.byte	0x5e
 801 02a7 04       		.uleb128 0x4
 802 02a8 721F0000 		.4byte	.LASF105
 803 02ac 5F       		.byte	0x5f
 804 02ad 04       		.uleb128 0x4
 805 02ae CB130000 		.4byte	.LASF106
 806 02b2 60       		.byte	0x60
 807 02b3 04       		.uleb128 0x4
 808 02b4 5B040000 		.4byte	.LASF107
 809 02b8 61       		.byte	0x61
 810 02b9 04       		.uleb128 0x4
 811 02ba F71A0000 		.4byte	.LASF108
 812 02be 62       		.byte	0x62
 813 02bf 04       		.uleb128 0x4
 814 02c0 090C0000 		.4byte	.LASF109
 815 02c4 63       		.byte	0x63
 816 02c5 04       		.uleb128 0x4
 817 02c6 B7200000 		.4byte	.LASF110
 818 02ca 64       		.byte	0x64
 819 02cb 04       		.uleb128 0x4
 820 02cc 0C150000 		.4byte	.LASF111
 821 02d0 65       		.byte	0x65
 822 02d1 04       		.uleb128 0x4
 823 02d2 DD090000 		.4byte	.LASF112
 824 02d6 66       		.byte	0x66
 825 02d7 04       		.uleb128 0x4
 826 02d8 471A0000 		.4byte	.LASF113
 827 02dc 67       		.byte	0x67
 828 02dd 04       		.uleb128 0x4
 829 02de BC000000 		.4byte	.LASF114
 830 02e2 68       		.byte	0x68
 831 02e3 04       		.uleb128 0x4
 832 02e4 95020000 		.4byte	.LASF115
 833 02e8 69       		.byte	0x69
 834 02e9 04       		.uleb128 0x4
 835 02ea 37140000 		.4byte	.LASF116
 836 02ee 6A       		.byte	0x6a
 837 02ef 04       		.uleb128 0x4
 838 02f0 64090000 		.4byte	.LASF117
 839 02f4 6B       		.byte	0x6b
 840 02f5 04       		.uleb128 0x4
 841 02f6 061E0000 		.4byte	.LASF118
 842 02fa 6C       		.byte	0x6c
 843 02fb 04       		.uleb128 0x4
 844 02fc 99120000 		.4byte	.LASF119
 845 0300 6D       		.byte	0x6d
 846 0301 04       		.uleb128 0x4
 847 0302 6A0A0000 		.4byte	.LASF120
 848 0306 6E       		.byte	0x6e
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 80


 849 0307 04       		.uleb128 0x4
 850 0308 5E1B0000 		.4byte	.LASF121
 851 030c 6F       		.byte	0x6f
 852 030d 04       		.uleb128 0x4
 853 030e 8D0C0000 		.4byte	.LASF122
 854 0312 70       		.byte	0x70
 855 0313 04       		.uleb128 0x4
 856 0314 88000000 		.4byte	.LASF123
 857 0318 71       		.byte	0x71
 858 0319 04       		.uleb128 0x4
 859 031a 93150000 		.4byte	.LASF124
 860 031e 72       		.byte	0x72
 861 031f 04       		.uleb128 0x4
 862 0320 D50F0000 		.4byte	.LASF125
 863 0324 73       		.byte	0x73
 864 0325 04       		.uleb128 0x4
 865 0326 9B1A0000 		.4byte	.LASF126
 866 032a 74       		.byte	0x74
 867 032b 04       		.uleb128 0x4
 868 032c 600F0000 		.4byte	.LASF127
 869 0330 75       		.byte	0x75
 870 0331 04       		.uleb128 0x4
 871 0332 21170000 		.4byte	.LASF128
 872 0336 76       		.byte	0x76
 873 0337 04       		.uleb128 0x4
 874 0338 1D040000 		.4byte	.LASF129
 875 033c 77       		.byte	0x77
 876 033d 04       		.uleb128 0x4
 877 033e 3A190000 		.4byte	.LASF130
 878 0342 78       		.byte	0x78
 879 0343 04       		.uleb128 0x4
 880 0344 D60A0000 		.4byte	.LASF131
 881 0348 79       		.byte	0x79
 882 0349 04       		.uleb128 0x4
 883 034a 501C0000 		.4byte	.LASF132
 884 034e 7A       		.byte	0x7a
 885 034f 04       		.uleb128 0x4
 886 0350 14120000 		.4byte	.LASF133
 887 0354 7B       		.byte	0x7b
 888 0355 04       		.uleb128 0x4
 889 0356 C4060000 		.4byte	.LASF134
 890 035a 7C       		.byte	0x7c
 891 035b 04       		.uleb128 0x4
 892 035c 111B0000 		.4byte	.LASF135
 893 0360 7D       		.byte	0x7d
 894 0361 04       		.uleb128 0x4
 895 0362 230C0000 		.4byte	.LASF136
 896 0366 7E       		.byte	0x7e
 897 0367 04       		.uleb128 0x4
 898 0368 00000000 		.4byte	.LASF137
 899 036c 7F       		.byte	0x7f
 900 036d 04       		.uleb128 0x4
 901 036e 26150000 		.4byte	.LASF138
 902 0372 80       		.byte	0x80
 903 0373 04       		.uleb128 0x4
 904 0374 67060000 		.4byte	.LASF139
 905 0378 81       		.byte	0x81
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 81


 906 0379 04       		.uleb128 0x4
 907 037a C5020000 		.4byte	.LASF140
 908 037e 82       		.byte	0x82
 909 037f 04       		.uleb128 0x4
 910 0380 F70E0000 		.4byte	.LASF141
 911 0384 83       		.byte	0x83
 912 0385 04       		.uleb128 0x4
 913 0386 E0000000 		.4byte	.LASF142
 914 038a 84       		.byte	0x84
 915 038b 04       		.uleb128 0x4
 916 038c 3C0B0000 		.4byte	.LASF143
 917 0390 85       		.byte	0x85
 918 0391 04       		.uleb128 0x4
 919 0392 A0190000 		.4byte	.LASF144
 920 0396 86       		.byte	0x86
 921 0397 04       		.uleb128 0x4
 922 0398 1E0F0000 		.4byte	.LASF145
 923 039c 87       		.byte	0x87
 924 039d 04       		.uleb128 0x4
 925 039e F5050000 		.4byte	.LASF146
 926 03a2 88       		.byte	0x88
 927 03a3 04       		.uleb128 0x4
 928 03a4 AE150000 		.4byte	.LASF147
 929 03a8 89       		.byte	0x89
 930 03a9 04       		.uleb128 0x4
 931 03aa 871D0000 		.4byte	.LASF148
 932 03ae 8A       		.byte	0x8a
 933 03af 04       		.uleb128 0x4
 934 03b0 02040000 		.4byte	.LASF149
 935 03b4 8B       		.byte	0x8b
 936 03b5 04       		.uleb128 0x4
 937 03b6 550C0000 		.4byte	.LASF150
 938 03ba 8C       		.byte	0x8c
 939 03bb 04       		.uleb128 0x4
 940 03bc 270A0000 		.4byte	.LASF151
 941 03c0 8D       		.byte	0x8d
 942 03c1 04       		.uleb128 0x4
 943 03c2 80170000 		.4byte	.LASF152
 944 03c6 8E       		.byte	0x8e
 945 03c7 04       		.uleb128 0x4
 946 03c8 50120000 		.4byte	.LASF153
 947 03cc 8F       		.byte	0x8f
 948 03cd 04       		.uleb128 0x4
 949 03ce 7E080000 		.4byte	.LASF154
 950 03d2 90       		.byte	0x90
 951 03d3 04       		.uleb128 0x4
 952 03d4 7F0E0000 		.4byte	.LASF155
 953 03d8 91       		.byte	0x91
 954 03d9 04       		.uleb128 0x4
 955 03da F00B0000 		.4byte	.LASF156
 956 03de 92       		.byte	0x92
 957 03df 04       		.uleb128 0x4
 958 03e0 250E0000 		.4byte	.LASF157
 959 03e4 F0       		.byte	0xf0
 960 03e5 00       		.byte	0
 961 03e6 05       		.uleb128 0x5
 962 03e7 02       		.byte	0x2
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 82


 963 03e8 05       		.byte	0x5
 964 03e9 C9120000 		.4byte	.LASF158
 965 03ed 06       		.uleb128 0x6
 966 03ee 050B0000 		.4byte	.LASF160
 967 03f2 05       		.byte	0x5
 968 03f3 F4       		.byte	0xf4
 969 03f4 25000000 		.4byte	0x25
 970 03f8 05       		.uleb128 0x5
 971 03f9 01       		.byte	0x1
 972 03fa 06       		.byte	0x6
 973 03fb 741D0000 		.4byte	.LASF159
 974 03ff 06       		.uleb128 0x6
 975 0400 93180000 		.4byte	.LASF161
 976 0404 06       		.byte	0x6
 977 0405 1D       		.byte	0x1d
 978 0406 0A040000 		.4byte	0x40a
 979 040a 05       		.uleb128 0x5
 980 040b 01       		.byte	0x1
 981 040c 08       		.byte	0x8
 982 040d 271B0000 		.4byte	.LASF162
 983 0411 06       		.uleb128 0x6
 984 0412 9B110000 		.4byte	.LASF163
 985 0416 06       		.byte	0x6
 986 0417 29       		.byte	0x29
 987 0418 E6030000 		.4byte	0x3e6
 988 041c 06       		.uleb128 0x6
 989 041d 040D0000 		.4byte	.LASF164
 990 0421 06       		.byte	0x6
 991 0422 2B       		.byte	0x2b
 992 0423 27040000 		.4byte	0x427
 993 0427 05       		.uleb128 0x5
 994 0428 02       		.byte	0x2
 995 0429 07       		.byte	0x7
 996 042a 51140000 		.4byte	.LASF165
 997 042e 06       		.uleb128 0x6
 998 042f 0D030000 		.4byte	.LASF166
 999 0433 06       		.byte	0x6
 1000 0434 3F       		.byte	0x3f
 1001 0435 39040000 		.4byte	0x439
 1002 0439 05       		.uleb128 0x5
 1003 043a 04       		.byte	0x4
 1004 043b 05       		.byte	0x5
 1005 043c A9160000 		.4byte	.LASF167
 1006 0440 06       		.uleb128 0x6
 1007 0441 351B0000 		.4byte	.LASF168
 1008 0445 06       		.byte	0x6
 1009 0446 41       		.byte	0x41
 1010 0447 4B040000 		.4byte	0x44b
 1011 044b 05       		.uleb128 0x5
 1012 044c 04       		.byte	0x4
 1013 044d 07       		.byte	0x7
 1014 044e ED190000 		.4byte	.LASF169
 1015 0452 05       		.uleb128 0x5
 1016 0453 08       		.byte	0x8
 1017 0454 05       		.byte	0x5
 1018 0455 86100000 		.4byte	.LASF170
 1019 0459 05       		.uleb128 0x5
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 83


 1020 045a 08       		.byte	0x8
 1021 045b 07       		.byte	0x7
 1022 045c D3080000 		.4byte	.LASF171
 1023 0460 07       		.uleb128 0x7
 1024 0461 04       		.byte	0x4
 1025 0462 05       		.byte	0x5
 1026 0463 696E7400 		.ascii	"int\000"
 1027 0467 05       		.uleb128 0x5
 1028 0468 04       		.byte	0x4
 1029 0469 07       		.byte	0x7
 1030 046a 2A020000 		.4byte	.LASF172
 1031 046e 06       		.uleb128 0x6
 1032 046f 350F0000 		.4byte	.LASF173
 1033 0473 07       		.byte	0x7
 1034 0474 18       		.byte	0x18
 1035 0475 FF030000 		.4byte	0x3ff
 1036 0479 06       		.uleb128 0x6
 1037 047a 46080000 		.4byte	.LASF174
 1038 047e 07       		.byte	0x7
 1039 047f 20       		.byte	0x20
 1040 0480 11040000 		.4byte	0x411
 1041 0484 06       		.uleb128 0x6
 1042 0485 97140000 		.4byte	.LASF175
 1043 0489 07       		.byte	0x7
 1044 048a 24       		.byte	0x24
 1045 048b 1C040000 		.4byte	0x41c
 1046 048f 06       		.uleb128 0x6
 1047 0490 2B1A0000 		.4byte	.LASF176
 1048 0494 07       		.byte	0x7
 1049 0495 2C       		.byte	0x2c
 1050 0496 2E040000 		.4byte	0x42e
 1051 049a 06       		.uleb128 0x6
 1052 049b 27070000 		.4byte	.LASF177
 1053 049f 07       		.byte	0x7
 1054 04a0 30       		.byte	0x30
 1055 04a1 40040000 		.4byte	0x440
 1056 04a5 08       		.uleb128 0x8
 1057 04a6 040E     		.2byte	0xe04
 1058 04a8 03       		.byte	0x3
 1059 04a9 9601     		.2byte	0x196
 1060 04ab 61050000 		.4byte	0x561
 1061 04af 09       		.uleb128 0x9
 1062 04b0 96070000 		.4byte	.LASF178
 1063 04b4 03       		.byte	0x3
 1064 04b5 9801     		.2byte	0x198
 1065 04b7 7D050000 		.4byte	0x57d
 1066 04bb 00       		.byte	0
 1067 04bc 09       		.uleb128 0x9
 1068 04bd F9150000 		.4byte	.LASF179
 1069 04c1 03       		.byte	0x3
 1070 04c2 9901     		.2byte	0x199
 1071 04c4 82050000 		.4byte	0x582
 1072 04c8 20       		.byte	0x20
 1073 04c9 09       		.uleb128 0x9
 1074 04ca 451C0000 		.4byte	.LASF180
 1075 04ce 03       		.byte	0x3
 1076 04cf 9A01     		.2byte	0x19a
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 84


 1077 04d1 92050000 		.4byte	0x592
 1078 04d5 80       		.byte	0x80
 1079 04d6 09       		.uleb128 0x9
 1080 04d7 11080000 		.4byte	.LASF181
 1081 04db 03       		.byte	0x3
 1082 04dc 9B01     		.2byte	0x19b
 1083 04de 82050000 		.4byte	0x582
 1084 04e2 A0       		.byte	0xa0
 1085 04e3 0A       		.uleb128 0xa
 1086 04e4 6A1E0000 		.4byte	.LASF182
 1087 04e8 03       		.byte	0x3
 1088 04e9 9C01     		.2byte	0x19c
 1089 04eb 97050000 		.4byte	0x597
 1090 04ef 0001     		.2byte	0x100
 1091 04f1 0A       		.uleb128 0xa
 1092 04f2 15160000 		.4byte	.LASF183
 1093 04f6 03       		.byte	0x3
 1094 04f7 9D01     		.2byte	0x19d
 1095 04f9 82050000 		.4byte	0x582
 1096 04fd 2001     		.2byte	0x120
 1097 04ff 0A       		.uleb128 0xa
 1098 0500 66130000 		.4byte	.LASF184
 1099 0504 03       		.byte	0x3
 1100 0505 9E01     		.2byte	0x19e
 1101 0507 9C050000 		.4byte	0x59c
 1102 050b 8001     		.2byte	0x180
 1103 050d 0A       		.uleb128 0xa
 1104 050e 1F160000 		.4byte	.LASF185
 1105 0512 03       		.byte	0x3
 1106 0513 9F01     		.2byte	0x19f
 1107 0515 82050000 		.4byte	0x582
 1108 0519 A001     		.2byte	0x1a0
 1109 051b 0A       		.uleb128 0xa
 1110 051c 721C0000 		.4byte	.LASF186
 1111 0520 03       		.byte	0x3
 1112 0521 A001     		.2byte	0x1a0
 1113 0523 A1050000 		.4byte	0x5a1
 1114 0527 0002     		.2byte	0x200
 1115 0529 0A       		.uleb128 0xa
 1116 052a 74110000 		.4byte	.LASF187
 1117 052e 03       		.byte	0x3
 1118 052f A101     		.2byte	0x1a1
 1119 0531 A6050000 		.4byte	0x5a6
 1120 0535 2002     		.2byte	0x220
 1121 0537 0B       		.uleb128 0xb
 1122 0538 495000   		.ascii	"IP\000"
 1123 053b 03       		.byte	0x3
 1124 053c A201     		.2byte	0x1a2
 1125 053e CB050000 		.4byte	0x5cb
 1126 0542 0003     		.2byte	0x300
 1127 0544 0A       		.uleb128 0xa
 1128 0545 34160000 		.4byte	.LASF188
 1129 0549 03       		.byte	0x3
 1130 054a A301     		.2byte	0x1a3
 1131 054c D0050000 		.4byte	0x5d0
 1132 0550 F003     		.2byte	0x3f0
 1133 0552 0A       		.uleb128 0xa
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 85


 1134 0553 3C150000 		.4byte	.LASF189
 1135 0557 03       		.byte	0x3
 1136 0558 A401     		.2byte	0x1a4
 1137 055a 78050000 		.4byte	0x578
 1138 055e 000E     		.2byte	0xe00
 1139 0560 00       		.byte	0
 1140 0561 0C       		.uleb128 0xc
 1141 0562 78050000 		.4byte	0x578
 1142 0566 71050000 		.4byte	0x571
 1143 056a 0D       		.uleb128 0xd
 1144 056b 71050000 		.4byte	0x571
 1145 056f 07       		.byte	0x7
 1146 0570 00       		.byte	0
 1147 0571 05       		.uleb128 0x5
 1148 0572 04       		.byte	0x4
 1149 0573 07       		.byte	0x7
 1150 0574 CB150000 		.4byte	.LASF190
 1151 0578 0E       		.uleb128 0xe
 1152 0579 9A040000 		.4byte	0x49a
 1153 057d 0E       		.uleb128 0xe
 1154 057e 61050000 		.4byte	0x561
 1155 0582 0C       		.uleb128 0xc
 1156 0583 9A040000 		.4byte	0x49a
 1157 0587 92050000 		.4byte	0x592
 1158 058b 0D       		.uleb128 0xd
 1159 058c 71050000 		.4byte	0x571
 1160 0590 17       		.byte	0x17
 1161 0591 00       		.byte	0
 1162 0592 0E       		.uleb128 0xe
 1163 0593 61050000 		.4byte	0x561
 1164 0597 0E       		.uleb128 0xe
 1165 0598 61050000 		.4byte	0x561
 1166 059c 0E       		.uleb128 0xe
 1167 059d 61050000 		.4byte	0x561
 1168 05a1 0E       		.uleb128 0xe
 1169 05a2 61050000 		.4byte	0x561
 1170 05a6 0C       		.uleb128 0xc
 1171 05a7 9A040000 		.4byte	0x49a
 1172 05ab B6050000 		.4byte	0x5b6
 1173 05af 0D       		.uleb128 0xd
 1174 05b0 71050000 		.4byte	0x571
 1175 05b4 37       		.byte	0x37
 1176 05b5 00       		.byte	0
 1177 05b6 0C       		.uleb128 0xc
 1178 05b7 C6050000 		.4byte	0x5c6
 1179 05bb C6050000 		.4byte	0x5c6
 1180 05bf 0D       		.uleb128 0xd
 1181 05c0 71050000 		.4byte	0x571
 1182 05c4 EF       		.byte	0xef
 1183 05c5 00       		.byte	0
 1184 05c6 0E       		.uleb128 0xe
 1185 05c7 6E040000 		.4byte	0x46e
 1186 05cb 0E       		.uleb128 0xe
 1187 05cc B6050000 		.4byte	0x5b6
 1188 05d0 0C       		.uleb128 0xc
 1189 05d1 9A040000 		.4byte	0x49a
 1190 05d5 E1050000 		.4byte	0x5e1
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 86


 1191 05d9 0F       		.uleb128 0xf
 1192 05da 71050000 		.4byte	0x571
 1193 05de 8302     		.2byte	0x283
 1194 05e0 00       		.byte	0
 1195 05e1 10       		.uleb128 0x10
 1196 05e2 B2180000 		.4byte	.LASF191
 1197 05e6 03       		.byte	0x3
 1198 05e7 A501     		.2byte	0x1a5
 1199 05e9 A5040000 		.4byte	0x4a5
 1200 05ed 11       		.uleb128 0x11
 1201 05ee 78050000 		.4byte	0x578
 1202 05f2 0C       		.uleb128 0xc
 1203 05f3 ED050000 		.4byte	0x5ed
 1204 05f7 02060000 		.4byte	0x602
 1205 05fb 0D       		.uleb128 0xd
 1206 05fc 71050000 		.4byte	0x571
 1207 0600 0F       		.byte	0xf
 1208 0601 00       		.byte	0
 1209 0602 12       		.uleb128 0x12
 1210 0603 80       		.byte	0x80
 1211 0604 08       		.byte	0x8
 1212 0605 22       		.byte	0x22
 1213 0606 D6060000 		.4byte	0x6d6
 1214 060a 13       		.uleb128 0x13
 1215 060b 4F555400 		.ascii	"OUT\000"
 1216 060f 08       		.byte	0x8
 1217 0610 23       		.byte	0x23
 1218 0611 78050000 		.4byte	0x578
 1219 0615 00       		.byte	0
 1220 0616 14       		.uleb128 0x14
 1221 0617 32080000 		.4byte	.LASF192
 1222 061b 08       		.byte	0x8
 1223 061c 24       		.byte	0x24
 1224 061d 78050000 		.4byte	0x578
 1225 0621 04       		.byte	0x4
 1226 0622 14       		.uleb128 0x14
 1227 0623 A9070000 		.4byte	.LASF193
 1228 0627 08       		.byte	0x8
 1229 0628 25       		.byte	0x25
 1230 0629 78050000 		.4byte	0x578
 1231 062d 08       		.byte	0x8
 1232 062e 14       		.uleb128 0x14
 1233 062f 76180000 		.4byte	.LASF194
 1234 0633 08       		.byte	0x8
 1235 0634 26       		.byte	0x26
 1236 0635 78050000 		.4byte	0x578
 1237 0639 0C       		.byte	0xc
 1238 063a 13       		.uleb128 0x13
 1239 063b 494E00   		.ascii	"IN\000"
 1240 063e 08       		.byte	0x8
 1241 063f 27       		.byte	0x27
 1242 0640 ED050000 		.4byte	0x5ed
 1243 0644 10       		.byte	0x10
 1244 0645 14       		.uleb128 0x14
 1245 0646 9B070000 		.4byte	.LASF195
 1246 064a 08       		.byte	0x8
 1247 064b 28       		.byte	0x28
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 87


 1248 064c 78050000 		.4byte	0x578
 1249 0650 14       		.byte	0x14
 1250 0651 14       		.uleb128 0x14
 1251 0652 3A120000 		.4byte	.LASF196
 1252 0656 08       		.byte	0x8
 1253 0657 29       		.byte	0x29
 1254 0658 78050000 		.4byte	0x578
 1255 065c 18       		.byte	0x18
 1256 065d 14       		.uleb128 0x14
 1257 065e 55190000 		.4byte	.LASF197
 1258 0662 08       		.byte	0x8
 1259 0663 2A       		.byte	0x2a
 1260 0664 ED050000 		.4byte	0x5ed
 1261 0668 1C       		.byte	0x1c
 1262 0669 14       		.uleb128 0x14
 1263 066a A2040000 		.4byte	.LASF198
 1264 066e 08       		.byte	0x8
 1265 066f 2B       		.byte	0x2b
 1266 0670 78050000 		.4byte	0x578
 1267 0674 20       		.byte	0x20
 1268 0675 14       		.uleb128 0x14
 1269 0676 AF170000 		.4byte	.LASF199
 1270 067a 08       		.byte	0x8
 1271 067b 2C       		.byte	0x2c
 1272 067c 78050000 		.4byte	0x578
 1273 0680 24       		.byte	0x24
 1274 0681 13       		.uleb128 0x13
 1275 0682 43464700 		.ascii	"CFG\000"
 1276 0686 08       		.byte	0x8
 1277 0687 2D       		.byte	0x2d
 1278 0688 78050000 		.4byte	0x578
 1279 068c 28       		.byte	0x28
 1280 068d 14       		.uleb128 0x14
 1281 068e 7D060000 		.4byte	.LASF200
 1282 0692 08       		.byte	0x8
 1283 0693 2E       		.byte	0x2e
 1284 0694 78050000 		.4byte	0x578
 1285 0698 2C       		.byte	0x2c
 1286 0699 14       		.uleb128 0x14
 1287 069a A70A0000 		.4byte	.LASF201
 1288 069e 08       		.byte	0x8
 1289 069f 2F       		.byte	0x2f
 1290 06a0 78050000 		.4byte	0x578
 1291 06a4 30       		.byte	0x30
 1292 06a5 14       		.uleb128 0x14
 1293 06a6 3A1F0000 		.4byte	.LASF202
 1294 06aa 08       		.byte	0x8
 1295 06ab 30       		.byte	0x30
 1296 06ac 78050000 		.4byte	0x578
 1297 06b0 34       		.byte	0x34
 1298 06b1 14       		.uleb128 0x14
 1299 06b2 32000000 		.4byte	.LASF203
 1300 06b6 08       		.byte	0x8
 1301 06b7 31       		.byte	0x31
 1302 06b8 ED050000 		.4byte	0x5ed
 1303 06bc 38       		.byte	0x38
 1304 06bd 14       		.uleb128 0x14
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 88


 1305 06be 04180000 		.4byte	.LASF204
 1306 06c2 08       		.byte	0x8
 1307 06c3 32       		.byte	0x32
 1308 06c4 78050000 		.4byte	0x578
 1309 06c8 3C       		.byte	0x3c
 1310 06c9 14       		.uleb128 0x14
 1311 06ca EE1E0000 		.4byte	.LASF205
 1312 06ce 08       		.byte	0x8
 1313 06cf 33       		.byte	0x33
 1314 06d0 DB060000 		.4byte	0x6db
 1315 06d4 40       		.byte	0x40
 1316 06d5 00       		.byte	0
 1317 06d6 0E       		.uleb128 0xe
 1318 06d7 F2050000 		.4byte	0x5f2
 1319 06db 11       		.uleb128 0x11
 1320 06dc D6060000 		.4byte	0x6d6
 1321 06e0 06       		.uleb128 0x6
 1322 06e1 7A0D0000 		.4byte	.LASF206
 1323 06e5 08       		.byte	0x8
 1324 06e6 34       		.byte	0x34
 1325 06e7 02060000 		.4byte	0x602
 1326 06eb 15       		.uleb128 0x15
 1327 06ec 2440     		.2byte	0x4024
 1328 06ee 08       		.byte	0x8
 1329 06ef 39       		.byte	0x39
 1330 06f0 76070000 		.4byte	0x776
 1331 06f4 13       		.uleb128 0x13
 1332 06f5 50525400 		.ascii	"PRT\000"
 1333 06f9 08       		.byte	0x8
 1334 06fa 3A       		.byte	0x3a
 1335 06fb 76070000 		.4byte	0x776
 1336 06ff 00       		.byte	0
 1337 0700 16       		.uleb128 0x16
 1338 0701 46000000 		.4byte	.LASF207
 1339 0705 08       		.byte	0x8
 1340 0706 3B       		.byte	0x3b
 1341 0707 ED050000 		.4byte	0x5ed
 1342 070b 0040     		.2byte	0x4000
 1343 070d 16       		.uleb128 0x16
 1344 070e 52000000 		.4byte	.LASF208
 1345 0712 08       		.byte	0x8
 1346 0713 3C       		.byte	0x3c
 1347 0714 ED050000 		.4byte	0x5ed
 1348 0718 0440     		.2byte	0x4004
 1349 071a 16       		.uleb128 0x16
 1350 071b 5E000000 		.4byte	.LASF209
 1351 071f 08       		.byte	0x8
 1352 0720 3D       		.byte	0x3d
 1353 0721 ED050000 		.4byte	0x5ed
 1354 0725 0840     		.2byte	0x4008
 1355 0727 16       		.uleb128 0x16
 1356 0728 AD0F0000 		.4byte	.LASF210
 1357 072c 08       		.byte	0x8
 1358 072d 3E       		.byte	0x3e
 1359 072e ED050000 		.4byte	0x5ed
 1360 0732 0C40     		.2byte	0x400c
 1361 0734 16       		.uleb128 0x16
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 89


 1362 0735 3B000000 		.4byte	.LASF211
 1363 0739 08       		.byte	0x8
 1364 073a 3F       		.byte	0x3f
 1365 073b ED050000 		.4byte	0x5ed
 1366 073f 1040     		.2byte	0x4010
 1367 0741 16       		.uleb128 0x16
 1368 0742 DB0B0000 		.4byte	.LASF212
 1369 0746 08       		.byte	0x8
 1370 0747 40       		.byte	0x40
 1371 0748 78050000 		.4byte	0x578
 1372 074c 1440     		.2byte	0x4014
 1373 074e 16       		.uleb128 0x16
 1374 074f 4E1D0000 		.4byte	.LASF213
 1375 0753 08       		.byte	0x8
 1376 0754 41       		.byte	0x41
 1377 0755 78050000 		.4byte	0x578
 1378 0759 1840     		.2byte	0x4018
 1379 075b 16       		.uleb128 0x16
 1380 075c EB130000 		.4byte	.LASF214
 1381 0760 08       		.byte	0x8
 1382 0761 42       		.byte	0x42
 1383 0762 ED050000 		.4byte	0x5ed
 1384 0766 1C40     		.2byte	0x401c
 1385 0768 16       		.uleb128 0x16
 1386 0769 A9140000 		.4byte	.LASF215
 1387 076d 08       		.byte	0x8
 1388 076e 43       		.byte	0x43
 1389 076f 78050000 		.4byte	0x578
 1390 0773 2040     		.2byte	0x4020
 1391 0775 00       		.byte	0
 1392 0776 0C       		.uleb128 0xc
 1393 0777 E0060000 		.4byte	0x6e0
 1394 077b 86070000 		.4byte	0x786
 1395 077f 0D       		.uleb128 0xd
 1396 0780 71050000 		.4byte	0x571
 1397 0784 7F       		.byte	0x7f
 1398 0785 00       		.byte	0
 1399 0786 06       		.uleb128 0x6
 1400 0787 75070000 		.4byte	.LASF216
 1401 078b 08       		.byte	0x8
 1402 078c 44       		.byte	0x44
 1403 078d EB060000 		.4byte	0x6eb
 1404 0791 10       		.uleb128 0x10
 1405 0792 E50C0000 		.4byte	.LASF217
 1406 0796 09       		.byte	0x9
 1407 0797 3106     		.2byte	0x631
 1408 0799 E0060000 		.4byte	0x6e0
 1409 079d 10       		.uleb128 0x10
 1410 079e 401B0000 		.4byte	.LASF218
 1411 07a2 09       		.byte	0x9
 1412 07a3 3206     		.2byte	0x632
 1413 07a5 86070000 		.4byte	0x786
 1414 07a9 05       		.uleb128 0x5
 1415 07aa 08       		.byte	0x8
 1416 07ab 04       		.byte	0x4
 1417 07ac 6E140000 		.4byte	.LASF219
 1418 07b0 12       		.uleb128 0x12
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 90


 1419 07b1 B8       		.byte	0xb8
 1420 07b2 0A       		.byte	0xa
 1421 07b3 34       		.byte	0x34
 1422 07b4 C10B0000 		.4byte	0xbc1
 1423 07b8 14       		.uleb128 0x14
 1424 07b9 3F030000 		.4byte	.LASF220
 1425 07bd 0A       		.byte	0xa
 1426 07be 37       		.byte	0x37
 1427 07bf 9A040000 		.4byte	0x49a
 1428 07c3 00       		.byte	0
 1429 07c4 14       		.uleb128 0x14
 1430 07c5 B6010000 		.4byte	.LASF221
 1431 07c9 0A       		.byte	0xa
 1432 07ca 38       		.byte	0x38
 1433 07cb 9A040000 		.4byte	0x49a
 1434 07cf 04       		.byte	0x4
 1435 07d0 14       		.uleb128 0x14
 1436 07d1 9D010000 		.4byte	.LASF222
 1437 07d5 0A       		.byte	0xa
 1438 07d6 39       		.byte	0x39
 1439 07d7 9A040000 		.4byte	0x49a
 1440 07db 08       		.byte	0x8
 1441 07dc 14       		.uleb128 0x14
 1442 07dd 97090000 		.4byte	.LASF223
 1443 07e1 0A       		.byte	0xa
 1444 07e2 3A       		.byte	0x3a
 1445 07e3 9A040000 		.4byte	0x49a
 1446 07e7 0C       		.byte	0xc
 1447 07e8 14       		.uleb128 0x14
 1448 07e9 A0140000 		.4byte	.LASF224
 1449 07ed 0A       		.byte	0xa
 1450 07ee 3B       		.byte	0x3b
 1451 07ef 9A040000 		.4byte	0x49a
 1452 07f3 10       		.byte	0x10
 1453 07f4 14       		.uleb128 0x14
 1454 07f5 A5110000 		.4byte	.LASF225
 1455 07f9 0A       		.byte	0xa
 1456 07fa 3C       		.byte	0x3c
 1457 07fb 9A040000 		.4byte	0x49a
 1458 07ff 14       		.byte	0x14
 1459 0800 14       		.uleb128 0x14
 1460 0801 6F0B0000 		.4byte	.LASF226
 1461 0805 0A       		.byte	0xa
 1462 0806 3D       		.byte	0x3d
 1463 0807 9A040000 		.4byte	0x49a
 1464 080b 18       		.byte	0x18
 1465 080c 14       		.uleb128 0x14
 1466 080d B51E0000 		.4byte	.LASF227
 1467 0811 0A       		.byte	0xa
 1468 0812 3E       		.byte	0x3e
 1469 0813 9A040000 		.4byte	0x49a
 1470 0817 1C       		.byte	0x1c
 1471 0818 14       		.uleb128 0x14
 1472 0819 CE0A0000 		.4byte	.LASF228
 1473 081d 0A       		.byte	0xa
 1474 081e 3F       		.byte	0x3f
 1475 081f 9A040000 		.4byte	0x49a
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 91


 1476 0823 20       		.byte	0x20
 1477 0824 14       		.uleb128 0x14
 1478 0825 B7100000 		.4byte	.LASF229
 1479 0829 0A       		.byte	0xa
 1480 082a 40       		.byte	0x40
 1481 082b 9A040000 		.4byte	0x49a
 1482 082f 24       		.byte	0x24
 1483 0830 14       		.uleb128 0x14
 1484 0831 CF160000 		.4byte	.LASF230
 1485 0835 0A       		.byte	0xa
 1486 0836 43       		.byte	0x43
 1487 0837 6E040000 		.4byte	0x46e
 1488 083b 28       		.byte	0x28
 1489 083c 14       		.uleb128 0x14
 1490 083d 9B160000 		.4byte	.LASF231
 1491 0841 0A       		.byte	0xa
 1492 0842 44       		.byte	0x44
 1493 0843 6E040000 		.4byte	0x46e
 1494 0847 29       		.byte	0x29
 1495 0848 14       		.uleb128 0x14
 1496 0849 89150000 		.4byte	.LASF232
 1497 084d 0A       		.byte	0xa
 1498 084e 45       		.byte	0x45
 1499 084f 6E040000 		.4byte	0x46e
 1500 0853 2A       		.byte	0x2a
 1501 0854 14       		.uleb128 0x14
 1502 0855 3C170000 		.4byte	.LASF233
 1503 0859 0A       		.byte	0xa
 1504 085a 46       		.byte	0x46
 1505 085b 6E040000 		.4byte	0x46e
 1506 085f 2B       		.byte	0x2b
 1507 0860 14       		.uleb128 0x14
 1508 0861 F8160000 		.4byte	.LASF234
 1509 0865 0A       		.byte	0xa
 1510 0866 47       		.byte	0x47
 1511 0867 6E040000 		.4byte	0x46e
 1512 086b 2C       		.byte	0x2c
 1513 086c 14       		.uleb128 0x14
 1514 086d C4190000 		.4byte	.LASF235
 1515 0871 0A       		.byte	0xa
 1516 0872 48       		.byte	0x48
 1517 0873 6E040000 		.4byte	0x46e
 1518 0877 2D       		.byte	0x2d
 1519 0878 14       		.uleb128 0x14
 1520 0879 37200000 		.4byte	.LASF236
 1521 087d 0A       		.byte	0xa
 1522 087e 49       		.byte	0x49
 1523 087f 6E040000 		.4byte	0x46e
 1524 0883 2E       		.byte	0x2e
 1525 0884 14       		.uleb128 0x14
 1526 0885 440F0000 		.4byte	.LASF237
 1527 0889 0A       		.byte	0xa
 1528 088a 4A       		.byte	0x4a
 1529 088b 6E040000 		.4byte	0x46e
 1530 088f 2F       		.byte	0x2f
 1531 0890 14       		.uleb128 0x14
 1532 0891 17190000 		.4byte	.LASF238
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 92


 1533 0895 0A       		.byte	0xa
 1534 0896 4B       		.byte	0x4b
 1535 0897 6E040000 		.4byte	0x46e
 1536 089b 30       		.byte	0x30
 1537 089c 14       		.uleb128 0x14
 1538 089d BE120000 		.4byte	.LASF239
 1539 08a1 0A       		.byte	0xa
 1540 08a2 4E       		.byte	0x4e
 1541 08a3 6E040000 		.4byte	0x46e
 1542 08a7 31       		.byte	0x31
 1543 08a8 14       		.uleb128 0x14
 1544 08a9 AA1D0000 		.4byte	.LASF240
 1545 08ad 0A       		.byte	0xa
 1546 08ae 4F       		.byte	0x4f
 1547 08af 6E040000 		.4byte	0x46e
 1548 08b3 32       		.byte	0x32
 1549 08b4 14       		.uleb128 0x14
 1550 08b5 151F0000 		.4byte	.LASF241
 1551 08b9 0A       		.byte	0xa
 1552 08ba 50       		.byte	0x50
 1553 08bb 6E040000 		.4byte	0x46e
 1554 08bf 33       		.byte	0x33
 1555 08c0 14       		.uleb128 0x14
 1556 08c1 9F0D0000 		.4byte	.LASF242
 1557 08c5 0A       		.byte	0xa
 1558 08c6 51       		.byte	0x51
 1559 08c7 6E040000 		.4byte	0x46e
 1560 08cb 34       		.byte	0x34
 1561 08cc 14       		.uleb128 0x14
 1562 08cd A00F0000 		.4byte	.LASF243
 1563 08d1 0A       		.byte	0xa
 1564 08d2 52       		.byte	0x52
 1565 08d3 79040000 		.4byte	0x479
 1566 08d7 36       		.byte	0x36
 1567 08d8 14       		.uleb128 0x14
 1568 08d9 EF040000 		.4byte	.LASF244
 1569 08dd 0A       		.byte	0xa
 1570 08de 53       		.byte	0x53
 1571 08df 79040000 		.4byte	0x479
 1572 08e3 38       		.byte	0x38
 1573 08e4 14       		.uleb128 0x14
 1574 08e5 D8110000 		.4byte	.LASF245
 1575 08e9 0A       		.byte	0xa
 1576 08ea 54       		.byte	0x54
 1577 08eb 79040000 		.4byte	0x479
 1578 08ef 3A       		.byte	0x3a
 1579 08f0 14       		.uleb128 0x14
 1580 08f1 30030000 		.4byte	.LASF246
 1581 08f5 0A       		.byte	0xa
 1582 08f6 55       		.byte	0x55
 1583 08f7 6E040000 		.4byte	0x46e
 1584 08fb 3C       		.byte	0x3c
 1585 08fc 14       		.uleb128 0x14
 1586 08fd C7040000 		.4byte	.LASF247
 1587 0901 0A       		.byte	0xa
 1588 0902 56       		.byte	0x56
 1589 0903 6E040000 		.4byte	0x46e
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 93


 1590 0907 3D       		.byte	0x3d
 1591 0908 14       		.uleb128 0x14
 1592 0909 41150000 		.4byte	.LASF248
 1593 090d 0A       		.byte	0xa
 1594 090e 57       		.byte	0x57
 1595 090f 6E040000 		.4byte	0x46e
 1596 0913 3E       		.byte	0x3e
 1597 0914 14       		.uleb128 0x14
 1598 0915 0C0A0000 		.4byte	.LASF249
 1599 0919 0A       		.byte	0xa
 1600 091a 58       		.byte	0x58
 1601 091b 6E040000 		.4byte	0x46e
 1602 091f 3F       		.byte	0x3f
 1603 0920 14       		.uleb128 0x14
 1604 0921 72020000 		.4byte	.LASF250
 1605 0925 0A       		.byte	0xa
 1606 0926 59       		.byte	0x59
 1607 0927 6E040000 		.4byte	0x46e
 1608 092b 40       		.byte	0x40
 1609 092c 14       		.uleb128 0x14
 1610 092d 0F130000 		.4byte	.LASF251
 1611 0931 0A       		.byte	0xa
 1612 0932 5A       		.byte	0x5a
 1613 0933 6E040000 		.4byte	0x46e
 1614 0937 41       		.byte	0x41
 1615 0938 14       		.uleb128 0x14
 1616 0939 F0070000 		.4byte	.LASF252
 1617 093d 0A       		.byte	0xa
 1618 093e 5B       		.byte	0x5b
 1619 093f 6E040000 		.4byte	0x46e
 1620 0943 42       		.byte	0x42
 1621 0944 14       		.uleb128 0x14
 1622 0945 DA0C0000 		.4byte	.LASF253
 1623 0949 0A       		.byte	0xa
 1624 094a 5C       		.byte	0x5c
 1625 094b 6E040000 		.4byte	0x46e
 1626 094f 43       		.byte	0x43
 1627 0950 14       		.uleb128 0x14
 1628 0951 520E0000 		.4byte	.LASF254
 1629 0955 0A       		.byte	0xa
 1630 0956 5D       		.byte	0x5d
 1631 0957 6E040000 		.4byte	0x46e
 1632 095b 44       		.byte	0x44
 1633 095c 14       		.uleb128 0x14
 1634 095d 4A170000 		.4byte	.LASF255
 1635 0961 0A       		.byte	0xa
 1636 0962 5E       		.byte	0x5e
 1637 0963 9A040000 		.4byte	0x49a
 1638 0967 48       		.byte	0x48
 1639 0968 14       		.uleb128 0x14
 1640 0969 AB040000 		.4byte	.LASF256
 1641 096d 0A       		.byte	0xa
 1642 096e 5F       		.byte	0x5f
 1643 096f 9A040000 		.4byte	0x49a
 1644 0973 4C       		.byte	0x4c
 1645 0974 14       		.uleb128 0x14
 1646 0975 E11C0000 		.4byte	.LASF257
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 94


 1647 0979 0A       		.byte	0xa
 1648 097a 60       		.byte	0x60
 1649 097b 6E040000 		.4byte	0x46e
 1650 097f 50       		.byte	0x50
 1651 0980 14       		.uleb128 0x14
 1652 0981 920B0000 		.4byte	.LASF258
 1653 0985 0A       		.byte	0xa
 1654 0986 61       		.byte	0x61
 1655 0987 6E040000 		.4byte	0x46e
 1656 098b 51       		.byte	0x51
 1657 098c 14       		.uleb128 0x14
 1658 098d B1080000 		.4byte	.LASF259
 1659 0991 0A       		.byte	0xa
 1660 0992 62       		.byte	0x62
 1661 0993 6E040000 		.4byte	0x46e
 1662 0997 52       		.byte	0x52
 1663 0998 14       		.uleb128 0x14
 1664 0999 FB130000 		.4byte	.LASF260
 1665 099d 0A       		.byte	0xa
 1666 099e 63       		.byte	0x63
 1667 099f 6E040000 		.4byte	0x46e
 1668 09a3 53       		.byte	0x53
 1669 09a4 14       		.uleb128 0x14
 1670 09a5 141C0000 		.4byte	.LASF261
 1671 09a9 0A       		.byte	0xa
 1672 09aa 64       		.byte	0x64
 1673 09ab 6E040000 		.4byte	0x46e
 1674 09af 54       		.byte	0x54
 1675 09b0 14       		.uleb128 0x14
 1676 09b1 BD0B0000 		.4byte	.LASF262
 1677 09b5 0A       		.byte	0xa
 1678 09b6 65       		.byte	0x65
 1679 09b7 6E040000 		.4byte	0x46e
 1680 09bb 55       		.byte	0x55
 1681 09bc 14       		.uleb128 0x14
 1682 09bd 331A0000 		.4byte	.LASF263
 1683 09c1 0A       		.byte	0xa
 1684 09c2 66       		.byte	0x66
 1685 09c3 6E040000 		.4byte	0x46e
 1686 09c7 56       		.byte	0x56
 1687 09c8 14       		.uleb128 0x14
 1688 09c9 BE1E0000 		.4byte	.LASF264
 1689 09cd 0A       		.byte	0xa
 1690 09ce 67       		.byte	0x67
 1691 09cf 6E040000 		.4byte	0x46e
 1692 09d3 57       		.byte	0x57
 1693 09d4 14       		.uleb128 0x14
 1694 09d5 F10A0000 		.4byte	.LASF265
 1695 09d9 0A       		.byte	0xa
 1696 09da 68       		.byte	0x68
 1697 09db 6E040000 		.4byte	0x46e
 1698 09df 58       		.byte	0x58
 1699 09e0 14       		.uleb128 0x14
 1700 09e1 421F0000 		.4byte	.LASF266
 1701 09e5 0A       		.byte	0xa
 1702 09e6 69       		.byte	0x69
 1703 09e7 6E040000 		.4byte	0x46e
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 95


 1704 09eb 59       		.byte	0x59
 1705 09ec 14       		.uleb128 0x14
 1706 09ed 9F1D0000 		.4byte	.LASF267
 1707 09f1 0A       		.byte	0xa
 1708 09f2 6E       		.byte	0x6e
 1709 09f3 84040000 		.4byte	0x484
 1710 09f7 5A       		.byte	0x5a
 1711 09f8 14       		.uleb128 0x14
 1712 09f9 C8010000 		.4byte	.LASF268
 1713 09fd 0A       		.byte	0xa
 1714 09fe 6F       		.byte	0x6f
 1715 09ff 84040000 		.4byte	0x484
 1716 0a03 5C       		.byte	0x5c
 1717 0a04 14       		.uleb128 0x14
 1718 0a05 A8100000 		.4byte	.LASF269
 1719 0a09 0A       		.byte	0xa
 1720 0a0a 70       		.byte	0x70
 1721 0a0b 6E040000 		.4byte	0x46e
 1722 0a0f 5E       		.byte	0x5e
 1723 0a10 14       		.uleb128 0x14
 1724 0a11 D41D0000 		.4byte	.LASF270
 1725 0a15 0A       		.byte	0xa
 1726 0a16 71       		.byte	0x71
 1727 0a17 6E040000 		.4byte	0x46e
 1728 0a1b 5F       		.byte	0x5f
 1729 0a1c 14       		.uleb128 0x14
 1730 0a1d F30C0000 		.4byte	.LASF271
 1731 0a21 0A       		.byte	0xa
 1732 0a22 72       		.byte	0x72
 1733 0a23 6E040000 		.4byte	0x46e
 1734 0a27 60       		.byte	0x60
 1735 0a28 14       		.uleb128 0x14
 1736 0a29 0D0F0000 		.4byte	.LASF272
 1737 0a2d 0A       		.byte	0xa
 1738 0a2e 73       		.byte	0x73
 1739 0a2f 9A040000 		.4byte	0x49a
 1740 0a33 64       		.byte	0x64
 1741 0a34 14       		.uleb128 0x14
 1742 0a35 5E200000 		.4byte	.LASF273
 1743 0a39 0A       		.byte	0xa
 1744 0a3a 76       		.byte	0x76
 1745 0a3b 84040000 		.4byte	0x484
 1746 0a3f 68       		.byte	0x68
 1747 0a40 14       		.uleb128 0x14
 1748 0a41 BE140000 		.4byte	.LASF274
 1749 0a45 0A       		.byte	0xa
 1750 0a46 77       		.byte	0x77
 1751 0a47 84040000 		.4byte	0x484
 1752 0a4b 6A       		.byte	0x6a
 1753 0a4c 14       		.uleb128 0x14
 1754 0a4d C9110000 		.4byte	.LASF275
 1755 0a51 0A       		.byte	0xa
 1756 0a52 78       		.byte	0x78
 1757 0a53 84040000 		.4byte	0x484
 1758 0a57 6C       		.byte	0x6c
 1759 0a58 14       		.uleb128 0x14
 1760 0a59 4E040000 		.4byte	.LASF276
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 96


 1761 0a5d 0A       		.byte	0xa
 1762 0a5e 79       		.byte	0x79
 1763 0a5f 84040000 		.4byte	0x484
 1764 0a63 6E       		.byte	0x6e
 1765 0a64 14       		.uleb128 0x14
 1766 0a65 8C0F0000 		.4byte	.LASF277
 1767 0a69 0A       		.byte	0xa
 1768 0a6a 7B       		.byte	0x7b
 1769 0a6b 6E040000 		.4byte	0x46e
 1770 0a6f 70       		.byte	0x70
 1771 0a70 14       		.uleb128 0x14
 1772 0a71 2F060000 		.4byte	.LASF278
 1773 0a75 0A       		.byte	0xa
 1774 0a76 7C       		.byte	0x7c
 1775 0a77 6E040000 		.4byte	0x46e
 1776 0a7b 71       		.byte	0x71
 1777 0a7c 14       		.uleb128 0x14
 1778 0a7d 8C040000 		.4byte	.LASF279
 1779 0a81 0A       		.byte	0xa
 1780 0a82 7D       		.byte	0x7d
 1781 0a83 6E040000 		.4byte	0x46e
 1782 0a87 72       		.byte	0x72
 1783 0a88 14       		.uleb128 0x14
 1784 0a89 3E090000 		.4byte	.LASF280
 1785 0a8d 0A       		.byte	0xa
 1786 0a8e 7E       		.byte	0x7e
 1787 0a8f 6E040000 		.4byte	0x46e
 1788 0a93 73       		.byte	0x73
 1789 0a94 14       		.uleb128 0x14
 1790 0a95 03160000 		.4byte	.LASF281
 1791 0a99 0A       		.byte	0xa
 1792 0a9a 80       		.byte	0x80
 1793 0a9b 84040000 		.4byte	0x484
 1794 0a9f 74       		.byte	0x74
 1795 0aa0 14       		.uleb128 0x14
 1796 0aa1 0D140000 		.4byte	.LASF282
 1797 0aa5 0A       		.byte	0xa
 1798 0aa6 81       		.byte	0x81
 1799 0aa7 84040000 		.4byte	0x484
 1800 0aab 76       		.byte	0x76
 1801 0aac 14       		.uleb128 0x14
 1802 0aad 05100000 		.4byte	.LASF283
 1803 0ab1 0A       		.byte	0xa
 1804 0ab2 82       		.byte	0x82
 1805 0ab3 84040000 		.4byte	0x484
 1806 0ab7 78       		.byte	0x78
 1807 0ab8 14       		.uleb128 0x14
 1808 0ab9 EA080000 		.4byte	.LASF284
 1809 0abd 0A       		.byte	0xa
 1810 0abe 83       		.byte	0x83
 1811 0abf 84040000 		.4byte	0x484
 1812 0ac3 7A       		.byte	0x7a
 1813 0ac4 14       		.uleb128 0x14
 1814 0ac5 F00F0000 		.4byte	.LASF285
 1815 0ac9 0A       		.byte	0xa
 1816 0aca 86       		.byte	0x86
 1817 0acb 6E040000 		.4byte	0x46e
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 97


 1818 0acf 7C       		.byte	0x7c
 1819 0ad0 14       		.uleb128 0x14
 1820 0ad1 FE1C0000 		.4byte	.LASF286
 1821 0ad5 0A       		.byte	0xa
 1822 0ad6 87       		.byte	0x87
 1823 0ad7 6E040000 		.4byte	0x46e
 1824 0adb 7D       		.byte	0x7d
 1825 0adc 14       		.uleb128 0x14
 1826 0add 4E080000 		.4byte	.LASF287
 1827 0ae1 0A       		.byte	0xa
 1828 0ae2 88       		.byte	0x88
 1829 0ae3 6E040000 		.4byte	0x46e
 1830 0ae7 7E       		.byte	0x7e
 1831 0ae8 14       		.uleb128 0x14
 1832 0ae9 82070000 		.4byte	.LASF288
 1833 0aed 0A       		.byte	0xa
 1834 0aee 89       		.byte	0x89
 1835 0aef 6E040000 		.4byte	0x46e
 1836 0af3 7F       		.byte	0x7f
 1837 0af4 14       		.uleb128 0x14
 1838 0af5 FF080000 		.4byte	.LASF289
 1839 0af9 0A       		.byte	0xa
 1840 0afa 8A       		.byte	0x8a
 1841 0afb 6E040000 		.4byte	0x46e
 1842 0aff 80       		.byte	0x80
 1843 0b00 14       		.uleb128 0x14
 1844 0b01 0E010000 		.4byte	.LASF290
 1845 0b05 0A       		.byte	0xa
 1846 0b06 8D       		.byte	0x8d
 1847 0b07 9A040000 		.4byte	0x49a
 1848 0b0b 84       		.byte	0x84
 1849 0b0c 14       		.uleb128 0x14
 1850 0b0d 23190000 		.4byte	.LASF291
 1851 0b11 0A       		.byte	0xa
 1852 0b12 8E       		.byte	0x8e
 1853 0b13 9A040000 		.4byte	0x49a
 1854 0b17 88       		.byte	0x88
 1855 0b18 14       		.uleb128 0x14
 1856 0b19 F7090000 		.4byte	.LASF292
 1857 0b1d 0A       		.byte	0xa
 1858 0b1e 8F       		.byte	0x8f
 1859 0b1f 9A040000 		.4byte	0x49a
 1860 0b23 8C       		.byte	0x8c
 1861 0b24 14       		.uleb128 0x14
 1862 0b25 751A0000 		.4byte	.LASF293
 1863 0b29 0A       		.byte	0xa
 1864 0b2a 90       		.byte	0x90
 1865 0b2b 9A040000 		.4byte	0x49a
 1866 0b2f 90       		.byte	0x90
 1867 0b30 14       		.uleb128 0x14
 1868 0b31 7E180000 		.4byte	.LASF294
 1869 0b35 0A       		.byte	0xa
 1870 0b36 91       		.byte	0x91
 1871 0b37 9A040000 		.4byte	0x49a
 1872 0b3b 94       		.byte	0x94
 1873 0b3c 14       		.uleb128 0x14
 1874 0b3d 44060000 		.4byte	.LASF295
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 98


 1875 0b41 0A       		.byte	0xa
 1876 0b42 92       		.byte	0x92
 1877 0b43 9A040000 		.4byte	0x49a
 1878 0b47 98       		.byte	0x98
 1879 0b48 14       		.uleb128 0x14
 1880 0b49 7D190000 		.4byte	.LASF296
 1881 0b4d 0A       		.byte	0xa
 1882 0b4e 93       		.byte	0x93
 1883 0b4f 9A040000 		.4byte	0x49a
 1884 0b53 9C       		.byte	0x9c
 1885 0b54 14       		.uleb128 0x14
 1886 0b55 C40C0000 		.4byte	.LASF297
 1887 0b59 0A       		.byte	0xa
 1888 0b5a 94       		.byte	0x94
 1889 0b5b 9A040000 		.4byte	0x49a
 1890 0b5f A0       		.byte	0xa0
 1891 0b60 14       		.uleb128 0x14
 1892 0b61 02190000 		.4byte	.LASF298
 1893 0b65 0A       		.byte	0xa
 1894 0b66 95       		.byte	0x95
 1895 0b67 84040000 		.4byte	0x484
 1896 0b6b A4       		.byte	0xa4
 1897 0b6c 14       		.uleb128 0x14
 1898 0b6d E4150000 		.4byte	.LASF299
 1899 0b71 0A       		.byte	0xa
 1900 0b72 96       		.byte	0x96
 1901 0b73 84040000 		.4byte	0x484
 1902 0b77 A6       		.byte	0xa6
 1903 0b78 14       		.uleb128 0x14
 1904 0b79 191A0000 		.4byte	.LASF300
 1905 0b7d 0A       		.byte	0xa
 1906 0b7e 97       		.byte	0x97
 1907 0b7f 84040000 		.4byte	0x484
 1908 0b83 A8       		.byte	0xa8
 1909 0b84 14       		.uleb128 0x14
 1910 0b85 FA100000 		.4byte	.LASF301
 1911 0b89 0A       		.byte	0xa
 1912 0b8a 98       		.byte	0x98
 1913 0b8b 84040000 		.4byte	0x484
 1914 0b8f AA       		.byte	0xaa
 1915 0b90 14       		.uleb128 0x14
 1916 0b91 B9040000 		.4byte	.LASF302
 1917 0b95 0A       		.byte	0xa
 1918 0b96 99       		.byte	0x99
 1919 0b97 84040000 		.4byte	0x484
 1920 0b9b AC       		.byte	0xac
 1921 0b9c 14       		.uleb128 0x14
 1922 0b9d 4C130000 		.4byte	.LASF303
 1923 0ba1 0A       		.byte	0xa
 1924 0ba2 9A       		.byte	0x9a
 1925 0ba3 84040000 		.4byte	0x484
 1926 0ba7 AE       		.byte	0xae
 1927 0ba8 14       		.uleb128 0x14
 1928 0ba9 D2040000 		.4byte	.LASF304
 1929 0bad 0A       		.byte	0xa
 1930 0bae 9D       		.byte	0x9d
 1931 0baf 84040000 		.4byte	0x484
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 99


 1932 0bb3 B0       		.byte	0xb0
 1933 0bb4 14       		.uleb128 0x14
 1934 0bb5 4A1B0000 		.4byte	.LASF305
 1935 0bb9 0A       		.byte	0xa
 1936 0bba 9E       		.byte	0x9e
 1937 0bbb 9A040000 		.4byte	0x49a
 1938 0bbf B4       		.byte	0xb4
 1939 0bc0 00       		.byte	0
 1940 0bc1 06       		.uleb128 0x6
 1941 0bc2 211E0000 		.4byte	.LASF306
 1942 0bc6 0A       		.byte	0xa
 1943 0bc7 9F       		.byte	0x9f
 1944 0bc8 B0070000 		.4byte	0x7b0
 1945 0bcc 10       		.uleb128 0x10
 1946 0bcd CF1C0000 		.4byte	.LASF307
 1947 0bd1 0B       		.byte	0xb
 1948 0bd2 F601     		.2byte	0x1f6
 1949 0bd4 D80B0000 		.4byte	0xbd8
 1950 0bd8 05       		.uleb128 0x5
 1951 0bd9 01       		.byte	0x1
 1952 0bda 08       		.byte	0x8
 1953 0bdb F60D0000 		.4byte	.LASF308
 1954 0bdf 10       		.uleb128 0x10
 1955 0be0 D3090000 		.4byte	.LASF309
 1956 0be4 0B       		.byte	0xb
 1957 0be5 F701     		.2byte	0x1f7
 1958 0be7 EB0B0000 		.4byte	0xbeb
 1959 0beb 05       		.uleb128 0x5
 1960 0bec 04       		.byte	0x4
 1961 0bed 04       		.byte	0x4
 1962 0bee 251A0000 		.4byte	.LASF310
 1963 0bf2 05       		.uleb128 0x5
 1964 0bf3 08       		.byte	0x8
 1965 0bf4 04       		.byte	0x4
 1966 0bf5 AE1E0000 		.4byte	.LASF311
 1967 0bf9 10       		.uleb128 0x10
 1968 0bfa A81E0000 		.4byte	.LASF312
 1969 0bfe 0B       		.byte	0xb
 1970 0bff EA03     		.2byte	0x3ea
 1971 0c01 6E040000 		.4byte	0x46e
 1972 0c05 17       		.uleb128 0x17
 1973 0c06 08       		.byte	0x8
 1974 0c07 0C       		.byte	0xc
 1975 0c08 2D01     		.2byte	0x12d
 1976 0c0a 290C0000 		.4byte	0xc29
 1977 0c0e 09       		.uleb128 0x9
 1978 0c0f 83200000 		.4byte	.LASF313
 1979 0c13 0C       		.byte	0xc
 1980 0c14 2E01     		.2byte	0x12e
 1981 0c16 ED030000 		.4byte	0x3ed
 1982 0c1a 00       		.byte	0
 1983 0c1b 09       		.uleb128 0x9
 1984 0c1c 93190000 		.4byte	.LASF314
 1985 0c20 0C       		.byte	0xc
 1986 0c21 3201     		.2byte	0x132
 1987 0c23 9A040000 		.4byte	0x49a
 1988 0c27 04       		.byte	0x4
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 100


 1989 0c28 00       		.byte	0
 1990 0c29 10       		.uleb128 0x10
 1991 0c2a A6010000 		.4byte	.LASF315
 1992 0c2e 0C       		.byte	0xc
 1993 0c2f 3301     		.2byte	0x133
 1994 0c31 050C0000 		.4byte	0xc05
 1995 0c35 18       		.uleb128 0x18
 1996 0c36 04       		.byte	0x4
 1997 0c37 05       		.uleb128 0x5
 1998 0c38 01       		.byte	0x1
 1999 0c39 02       		.byte	0x2
 2000 0c3a AD0B0000 		.4byte	.LASF316
 2001 0c3e 19       		.uleb128 0x19
 2002 0c3f 01       		.byte	0x1
 2003 0c40 0A040000 		.4byte	0x40a
 2004 0c44 0D       		.byte	0xd
 2005 0c45 2402     		.2byte	0x224
 2006 0c47 580C0000 		.4byte	0xc58
 2007 0c4b 04       		.uleb128 0x4
 2008 0c4c C2030000 		.4byte	.LASF317
 2009 0c50 00       		.byte	0
 2010 0c51 04       		.uleb128 0x4
 2011 0c52 E0040000 		.4byte	.LASF318
 2012 0c56 01       		.byte	0x1
 2013 0c57 00       		.byte	0
 2014 0c58 10       		.uleb128 0x10
 2015 0c59 FC1B0000 		.4byte	.LASF319
 2016 0c5d 0D       		.byte	0xd
 2017 0c5e 2702     		.2byte	0x227
 2018 0c60 3E0C0000 		.4byte	0xc3e
 2019 0c64 10       		.uleb128 0x10
 2020 0c65 37020000 		.4byte	.LASF320
 2021 0c69 0D       		.byte	0xd
 2022 0c6a 3902     		.2byte	0x239
 2023 0c6c 700C0000 		.4byte	0xc70
 2024 0c70 1A       		.uleb128 0x1a
 2025 0c71 04       		.byte	0x4
 2026 0c72 760C0000 		.4byte	0xc76
 2027 0c76 1B       		.uleb128 0x1b
 2028 0c77 810C0000 		.4byte	0xc81
 2029 0c7b 1C       		.uleb128 0x1c
 2030 0c7c 9A040000 		.4byte	0x49a
 2031 0c80 00       		.byte	0
 2032 0c81 10       		.uleb128 0x10
 2033 0c82 14050000 		.4byte	.LASF321
 2034 0c86 0D       		.byte	0xd
 2035 0c87 4402     		.2byte	0x244
 2036 0c89 8D0C0000 		.4byte	0xc8d
 2037 0c8d 1A       		.uleb128 0x1a
 2038 0c8e 04       		.byte	0x4
 2039 0c8f 930C0000 		.4byte	0xc93
 2040 0c93 1D       		.uleb128 0x1d
 2041 0c94 580C0000 		.4byte	0xc58
 2042 0c98 A20C0000 		.4byte	0xca2
 2043 0c9c 1C       		.uleb128 0x1c
 2044 0c9d 9A040000 		.4byte	0x49a
 2045 0ca1 00       		.byte	0
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 101


 2046 0ca2 1E       		.uleb128 0x1e
 2047 0ca3 0C060000 		.4byte	.LASF345
 2048 0ca7 4C       		.byte	0x4c
 2049 0ca8 0D       		.byte	0xd
 2050 0ca9 C302     		.2byte	0x2c3
 2051 0cab C10D0000 		.4byte	0xdc1
 2052 0caf 09       		.uleb128 0x9
 2053 0cb0 D10B0000 		.4byte	.LASF322
 2054 0cb4 0D       		.byte	0xd
 2055 0cb5 C602     		.2byte	0x2c6
 2056 0cb7 370C0000 		.4byte	0xc37
 2057 0cbb 00       		.byte	0
 2058 0cbc 09       		.uleb128 0x9
 2059 0cbd 6A110000 		.4byte	.LASF323
 2060 0cc1 0D       		.byte	0xd
 2061 0cc2 C702     		.2byte	0x2c7
 2062 0cc4 370C0000 		.4byte	0xc37
 2063 0cc8 01       		.byte	0x1
 2064 0cc9 09       		.uleb128 0x9
 2065 0cca 4A1C0000 		.4byte	.LASF324
 2066 0cce 0D       		.byte	0xd
 2067 0ccf C902     		.2byte	0x2c9
 2068 0cd1 78050000 		.4byte	0x578
 2069 0cd5 04       		.byte	0x4
 2070 0cd6 09       		.uleb128 0x9
 2071 0cd7 41010000 		.4byte	.LASF325
 2072 0cdb 0D       		.byte	0xd
 2073 0cdc CB02     		.2byte	0x2cb
 2074 0cde 78050000 		.4byte	0x578
 2075 0ce2 08       		.byte	0x8
 2076 0ce3 09       		.uleb128 0x9
 2077 0ce4 5A130000 		.4byte	.LASF326
 2078 0ce8 0D       		.byte	0xd
 2079 0ce9 CC02     		.2byte	0x2cc
 2080 0ceb 370C0000 		.4byte	0xc37
 2081 0cef 0C       		.byte	0xc
 2082 0cf0 09       		.uleb128 0x9
 2083 0cf1 AF110000 		.4byte	.LASF327
 2084 0cf5 0D       		.byte	0xd
 2085 0cf6 CD02     		.2byte	0x2cd
 2086 0cf8 370C0000 		.4byte	0xc37
 2087 0cfc 0D       		.byte	0xd
 2088 0cfd 09       		.uleb128 0x9
 2089 0cfe AF020000 		.4byte	.LASF328
 2090 0d02 0D       		.byte	0xd
 2091 0d03 CF02     		.2byte	0x2cf
 2092 0d05 C10D0000 		.4byte	0xdc1
 2093 0d09 10       		.byte	0x10
 2094 0d0a 09       		.uleb128 0x9
 2095 0d0b 630E0000 		.4byte	.LASF329
 2096 0d0f 0D       		.byte	0xd
 2097 0d10 D002     		.2byte	0x2d0
 2098 0d12 9A040000 		.4byte	0x49a
 2099 0d16 14       		.byte	0x14
 2100 0d17 09       		.uleb128 0x9
 2101 0d18 2C0B0000 		.4byte	.LASF330
 2102 0d1c 0D       		.byte	0xd
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 102


 2103 0d1d D102     		.2byte	0x2d1
 2104 0d1f 78050000 		.4byte	0x578
 2105 0d23 18       		.byte	0x18
 2106 0d24 09       		.uleb128 0x9
 2107 0d25 6B0D0000 		.4byte	.LASF331
 2108 0d29 0D       		.byte	0xd
 2109 0d2a D202     		.2byte	0x2d2
 2110 0d2c 78050000 		.4byte	0x578
 2111 0d30 1C       		.byte	0x1c
 2112 0d31 09       		.uleb128 0x9
 2113 0d32 8B200000 		.4byte	.LASF332
 2114 0d36 0D       		.byte	0xd
 2115 0d37 D402     		.2byte	0x2d4
 2116 0d39 78050000 		.4byte	0x578
 2117 0d3d 20       		.byte	0x20
 2118 0d3e 09       		.uleb128 0x9
 2119 0d3f 75040000 		.4byte	.LASF333
 2120 0d43 0D       		.byte	0xd
 2121 0d44 D502     		.2byte	0x2d5
 2122 0d46 C70D0000 		.4byte	0xdc7
 2123 0d4a 24       		.byte	0x24
 2124 0d4b 09       		.uleb128 0x9
 2125 0d4c AF060000 		.4byte	.LASF334
 2126 0d50 0D       		.byte	0xd
 2127 0d51 D702     		.2byte	0x2d7
 2128 0d53 C10D0000 		.4byte	0xdc1
 2129 0d57 28       		.byte	0x28
 2130 0d58 09       		.uleb128 0x9
 2131 0d59 9F090000 		.4byte	.LASF335
 2132 0d5d 0D       		.byte	0xd
 2133 0d5e D802     		.2byte	0x2d8
 2134 0d60 9A040000 		.4byte	0x49a
 2135 0d64 2C       		.byte	0x2c
 2136 0d65 09       		.uleb128 0x9
 2137 0d66 DA060000 		.4byte	.LASF336
 2138 0d6a 0D       		.byte	0xd
 2139 0d6b D902     		.2byte	0x2d9
 2140 0d6d 78050000 		.4byte	0x578
 2141 0d71 30       		.byte	0x30
 2142 0d72 09       		.uleb128 0x9
 2143 0d73 7B0F0000 		.4byte	.LASF337
 2144 0d77 0D       		.byte	0xd
 2145 0d78 DA02     		.2byte	0x2da
 2146 0d7a 78050000 		.4byte	0x578
 2147 0d7e 34       		.byte	0x34
 2148 0d7f 09       		.uleb128 0x9
 2149 0d80 49030000 		.4byte	.LASF338
 2150 0d84 0D       		.byte	0xd
 2151 0d85 DC02     		.2byte	0x2dc
 2152 0d87 C10D0000 		.4byte	0xdc1
 2153 0d8b 38       		.byte	0x38
 2154 0d8c 09       		.uleb128 0x9
 2155 0d8d 20140000 		.4byte	.LASF339
 2156 0d91 0D       		.byte	0xd
 2157 0d92 DD02     		.2byte	0x2dd
 2158 0d94 9A040000 		.4byte	0x49a
 2159 0d98 3C       		.byte	0x3c
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 103


 2160 0d99 09       		.uleb128 0x9
 2161 0d9a 1F130000 		.4byte	.LASF340
 2162 0d9e 0D       		.byte	0xd
 2163 0d9f DE02     		.2byte	0x2de
 2164 0da1 78050000 		.4byte	0x578
 2165 0da5 40       		.byte	0x40
 2166 0da6 09       		.uleb128 0x9
 2167 0da7 A40B0000 		.4byte	.LASF341
 2168 0dab 0D       		.byte	0xd
 2169 0dac E402     		.2byte	0x2e4
 2170 0dae 640C0000 		.4byte	0xc64
 2171 0db2 44       		.byte	0x44
 2172 0db3 09       		.uleb128 0x9
 2173 0db4 9E030000 		.4byte	.LASF342
 2174 0db8 0D       		.byte	0xd
 2175 0db9 EB02     		.2byte	0x2eb
 2176 0dbb 810C0000 		.4byte	0xc81
 2177 0dbf 48       		.byte	0x48
 2178 0dc0 00       		.byte	0
 2179 0dc1 1A       		.uleb128 0x1a
 2180 0dc2 04       		.byte	0x4
 2181 0dc3 6E040000 		.4byte	0x46e
 2182 0dc7 0E       		.uleb128 0xe
 2183 0dc8 370C0000 		.4byte	0xc37
 2184 0dcc 10       		.uleb128 0x10
 2185 0dcd 211F0000 		.4byte	.LASF343
 2186 0dd1 0D       		.byte	0xd
 2187 0dd2 EE02     		.2byte	0x2ee
 2188 0dd4 A20C0000 		.4byte	0xca2
 2189 0dd8 10       		.uleb128 0x10
 2190 0dd9 6A000000 		.4byte	.LASF344
 2191 0ddd 0E       		.byte	0xe
 2192 0dde F201     		.2byte	0x1f2
 2193 0de0 700C0000 		.4byte	0xc70
 2194 0de4 1E       		.uleb128 0x1e
 2195 0de5 F7000000 		.4byte	.LASF346
 2196 0de9 24       		.byte	0x24
 2197 0dea 0E       		.byte	0xe
 2198 0deb 7402     		.2byte	0x274
 2199 0ded 670E0000 		.4byte	0xe67
 2200 0df1 09       		.uleb128 0x9
 2201 0df2 3D0F0000 		.4byte	.LASF347
 2202 0df6 0E       		.byte	0xe
 2203 0df7 7702     		.2byte	0x277
 2204 0df9 78050000 		.4byte	0x578
 2205 0dfd 00       		.byte	0
 2206 0dfe 09       		.uleb128 0x9
 2207 0dff B80A0000 		.4byte	.LASF348
 2208 0e03 0E       		.byte	0xe
 2209 0e04 7902     		.2byte	0x279
 2210 0e06 350C0000 		.4byte	0xc35
 2211 0e0a 04       		.byte	0x4
 2212 0e0b 09       		.uleb128 0x9
 2213 0e0c 7E090000 		.4byte	.LASF349
 2214 0e10 0E       		.byte	0xe
 2215 0e11 7A02     		.2byte	0x27a
 2216 0e13 9A040000 		.4byte	0x49a
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 104


 2217 0e17 08       		.byte	0x8
 2218 0e18 09       		.uleb128 0x9
 2219 0e19 D90E0000 		.4byte	.LASF350
 2220 0e1d 0E       		.byte	0xe
 2221 0e1e 7B02     		.2byte	0x27b
 2222 0e20 78050000 		.4byte	0x578
 2223 0e24 0C       		.byte	0xc
 2224 0e25 09       		.uleb128 0x9
 2225 0e26 E5130000 		.4byte	.LASF351
 2226 0e2a 0E       		.byte	0xe
 2227 0e2b 7D02     		.2byte	0x27d
 2228 0e2d 350C0000 		.4byte	0xc35
 2229 0e31 10       		.byte	0x10
 2230 0e32 09       		.uleb128 0x9
 2231 0e33 B4120000 		.4byte	.LASF352
 2232 0e37 0E       		.byte	0xe
 2233 0e38 7E02     		.2byte	0x27e
 2234 0e3a 9A040000 		.4byte	0x49a
 2235 0e3e 14       		.byte	0x14
 2236 0e3f 09       		.uleb128 0x9
 2237 0e40 BC020000 		.4byte	.LASF353
 2238 0e44 0E       		.byte	0xe
 2239 0e45 7F02     		.2byte	0x27f
 2240 0e47 78050000 		.4byte	0x578
 2241 0e4b 18       		.byte	0x18
 2242 0e4c 09       		.uleb128 0x9
 2243 0e4d A40B0000 		.4byte	.LASF341
 2244 0e51 0E       		.byte	0xe
 2245 0e52 8502     		.2byte	0x285
 2246 0e54 D80D0000 		.4byte	0xdd8
 2247 0e58 1C       		.byte	0x1c
 2248 0e59 09       		.uleb128 0x9
 2249 0e5a 821E0000 		.4byte	.LASF354
 2250 0e5e 0E       		.byte	0xe
 2251 0e5f 8802     		.2byte	0x288
 2252 0e61 9A040000 		.4byte	0x49a
 2253 0e65 20       		.byte	0x20
 2254 0e66 00       		.byte	0
 2255 0e67 10       		.uleb128 0x10
 2256 0e68 ED110000 		.4byte	.LASF355
 2257 0e6c 0E       		.byte	0xe
 2258 0e6d 8B02     		.2byte	0x28b
 2259 0e6f E40D0000 		.4byte	0xde4
 2260 0e73 10       		.uleb128 0x10
 2261 0e74 36100000 		.4byte	.LASF356
 2262 0e78 0F       		.byte	0xf
 2263 0e79 D901     		.2byte	0x1d9
 2264 0e7b 700C0000 		.4byte	0xc70
 2265 0e7f 1E       		.uleb128 0x1e
 2266 0e80 1A080000 		.4byte	.LASF357
 2267 0e84 38       		.byte	0x38
 2268 0e85 0F       		.byte	0xf
 2269 0e86 7502     		.2byte	0x275
 2270 0e88 430F0000 		.4byte	0xf43
 2271 0e8c 09       		.uleb128 0x9
 2272 0e8d 94010000 		.4byte	.LASF358
 2273 0e91 0F       		.byte	0xf
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 105


 2274 0e92 7802     		.2byte	0x278
 2275 0e94 78050000 		.4byte	0x578
 2276 0e98 00       		.byte	0
 2277 0e99 09       		.uleb128 0x9
 2278 0e9a AF0A0000 		.4byte	.LASF359
 2279 0e9e 0F       		.byte	0xf
 2280 0e9f 7902     		.2byte	0x279
 2281 0ea1 78050000 		.4byte	0x578
 2282 0ea5 04       		.byte	0x4
 2283 0ea6 09       		.uleb128 0x9
 2284 0ea7 64140000 		.4byte	.LASF360
 2285 0eab 0F       		.byte	0xf
 2286 0eac 7B02     		.2byte	0x27b
 2287 0eae 350C0000 		.4byte	0xc35
 2288 0eb2 08       		.byte	0x8
 2289 0eb3 09       		.uleb128 0x9
 2290 0eb4 DB030000 		.4byte	.LASF361
 2291 0eb8 0F       		.byte	0xf
 2292 0eb9 7C02     		.2byte	0x27c
 2293 0ebb 9A040000 		.4byte	0x49a
 2294 0ebf 0C       		.byte	0xc
 2295 0ec0 09       		.uleb128 0x9
 2296 0ec1 06120000 		.4byte	.LASF362
 2297 0ec5 0F       		.byte	0xf
 2298 0ec6 7D02     		.2byte	0x27d
 2299 0ec8 78050000 		.4byte	0x578
 2300 0ecc 10       		.byte	0x10
 2301 0ecd 09       		.uleb128 0x9
 2302 0ece FB0D0000 		.4byte	.LASF363
 2303 0ed2 0F       		.byte	0xf
 2304 0ed3 7E02     		.2byte	0x27e
 2305 0ed5 78050000 		.4byte	0x578
 2306 0ed9 14       		.byte	0x14
 2307 0eda 09       		.uleb128 0x9
 2308 0edb B80A0000 		.4byte	.LASF348
 2309 0edf 0F       		.byte	0xf
 2310 0ee0 8002     		.2byte	0x280
 2311 0ee2 350C0000 		.4byte	0xc35
 2312 0ee6 18       		.byte	0x18
 2313 0ee7 09       		.uleb128 0x9
 2314 0ee8 7E090000 		.4byte	.LASF349
 2315 0eec 0F       		.byte	0xf
 2316 0eed 8102     		.2byte	0x281
 2317 0eef 9A040000 		.4byte	0x49a
 2318 0ef3 1C       		.byte	0x1c
 2319 0ef4 09       		.uleb128 0x9
 2320 0ef5 D90E0000 		.4byte	.LASF350
 2321 0ef9 0F       		.byte	0xf
 2322 0efa 8202     		.2byte	0x282
 2323 0efc 78050000 		.4byte	0x578
 2324 0f00 20       		.byte	0x20
 2325 0f01 09       		.uleb128 0x9
 2326 0f02 E5130000 		.4byte	.LASF351
 2327 0f06 0F       		.byte	0xf
 2328 0f07 8402     		.2byte	0x284
 2329 0f09 350C0000 		.4byte	0xc35
 2330 0f0d 24       		.byte	0x24
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 106


 2331 0f0e 09       		.uleb128 0x9
 2332 0f0f B4120000 		.4byte	.LASF352
 2333 0f13 0F       		.byte	0xf
 2334 0f14 8502     		.2byte	0x285
 2335 0f16 9A040000 		.4byte	0x49a
 2336 0f1a 28       		.byte	0x28
 2337 0f1b 09       		.uleb128 0x9
 2338 0f1c 94170000 		.4byte	.LASF364
 2339 0f20 0F       		.byte	0xf
 2340 0f21 8602     		.2byte	0x286
 2341 0f23 78050000 		.4byte	0x578
 2342 0f27 2C       		.byte	0x2c
 2343 0f28 09       		.uleb128 0x9
 2344 0f29 A40B0000 		.4byte	.LASF341
 2345 0f2d 0F       		.byte	0xf
 2346 0f2e 8B02     		.2byte	0x28b
 2347 0f30 730E0000 		.4byte	0xe73
 2348 0f34 30       		.byte	0x30
 2349 0f35 09       		.uleb128 0x9
 2350 0f36 821E0000 		.4byte	.LASF354
 2351 0f3a 0F       		.byte	0xf
 2352 0f3b 8E02     		.2byte	0x28e
 2353 0f3d 9A040000 		.4byte	0x49a
 2354 0f41 34       		.byte	0x34
 2355 0f42 00       		.byte	0
 2356 0f43 10       		.uleb128 0x10
 2357 0f44 D6070000 		.4byte	.LASF365
 2358 0f48 0F       		.byte	0xf
 2359 0f49 9102     		.2byte	0x291
 2360 0f4b 7F0E0000 		.4byte	0xe7f
 2361 0f4f 1F       		.uleb128 0x1f
 2362 0f50 B81D0000 		.4byte	.LASF366
 2363 0f54 4C       		.byte	0x4c
 2364 0f55 10       		.byte	0x10
 2365 0f56 2F       		.byte	0x2f
 2366 0f57 40100000 		.4byte	0x1040
 2367 0f5b 14       		.uleb128 0x14
 2368 0f5c 801D0000 		.4byte	.LASF367
 2369 0f60 10       		.byte	0x10
 2370 0f61 31       		.byte	0x31
 2371 0f62 9A040000 		.4byte	0x49a
 2372 0f66 00       		.byte	0
 2373 0f67 14       		.uleb128 0x14
 2374 0f68 950E0000 		.4byte	.LASF368
 2375 0f6c 10       		.byte	0x10
 2376 0f6d 33       		.byte	0x33
 2377 0f6e 9A040000 		.4byte	0x49a
 2378 0f72 04       		.byte	0x4
 2379 0f73 14       		.uleb128 0x14
 2380 0f74 B6140000 		.4byte	.LASF369
 2381 0f78 10       		.byte	0x10
 2382 0f79 34       		.byte	0x34
 2383 0f7a 9A040000 		.4byte	0x49a
 2384 0f7e 08       		.byte	0x8
 2385 0f7f 14       		.uleb128 0x14
 2386 0f80 71170000 		.4byte	.LASF370
 2387 0f84 10       		.byte	0x10
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 107


 2388 0f85 35       		.byte	0x35
 2389 0f86 9A040000 		.4byte	0x49a
 2390 0f8a 0C       		.byte	0xc
 2391 0f8b 14       		.uleb128 0x14
 2392 0f8c 30070000 		.4byte	.LASF371
 2393 0f90 10       		.byte	0x10
 2394 0f91 37       		.byte	0x37
 2395 0f92 9A040000 		.4byte	0x49a
 2396 0f96 10       		.byte	0x10
 2397 0f97 14       		.uleb128 0x14
 2398 0f98 30050000 		.4byte	.LASF372
 2399 0f9c 10       		.byte	0x10
 2400 0f9d 38       		.byte	0x38
 2401 0f9e 9A040000 		.4byte	0x49a
 2402 0fa2 14       		.byte	0x14
 2403 0fa3 14       		.uleb128 0x14
 2404 0fa4 39050000 		.4byte	.LASF373
 2405 0fa8 10       		.byte	0x10
 2406 0fa9 39       		.byte	0x39
 2407 0faa 9A040000 		.4byte	0x49a
 2408 0fae 18       		.byte	0x18
 2409 0faf 14       		.uleb128 0x14
 2410 0fb0 89160000 		.4byte	.LASF374
 2411 0fb4 10       		.byte	0x10
 2412 0fb5 3A       		.byte	0x3a
 2413 0fb6 370C0000 		.4byte	0xc37
 2414 0fba 1C       		.byte	0x1c
 2415 0fbb 14       		.uleb128 0x14
 2416 0fbc 78160000 		.4byte	.LASF375
 2417 0fc0 10       		.byte	0x10
 2418 0fc1 3C       		.byte	0x3c
 2419 0fc2 9A040000 		.4byte	0x49a
 2420 0fc6 20       		.byte	0x20
 2421 0fc7 14       		.uleb128 0x14
 2422 0fc8 66120000 		.4byte	.LASF376
 2423 0fcc 10       		.byte	0x10
 2424 0fcd 3D       		.byte	0x3d
 2425 0fce 9A040000 		.4byte	0x49a
 2426 0fd2 24       		.byte	0x24
 2427 0fd3 14       		.uleb128 0x14
 2428 0fd4 B00D0000 		.4byte	.LASF377
 2429 0fd8 10       		.byte	0x10
 2430 0fd9 3F       		.byte	0x3f
 2431 0fda 9A040000 		.4byte	0x49a
 2432 0fde 28       		.byte	0x28
 2433 0fdf 14       		.uleb128 0x14
 2434 0fe0 2A120000 		.4byte	.LASF378
 2435 0fe4 10       		.byte	0x10
 2436 0fe5 40       		.byte	0x40
 2437 0fe6 9A040000 		.4byte	0x49a
 2438 0fea 2C       		.byte	0x2c
 2439 0feb 14       		.uleb128 0x14
 2440 0fec 3A080000 		.4byte	.LASF379
 2441 0ff0 10       		.byte	0x10
 2442 0ff1 42       		.byte	0x42
 2443 0ff2 9A040000 		.4byte	0x49a
 2444 0ff6 30       		.byte	0x30
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 108


 2445 0ff7 14       		.uleb128 0x14
 2446 0ff8 180A0000 		.4byte	.LASF380
 2447 0ffc 10       		.byte	0x10
 2448 0ffd 43       		.byte	0x43
 2449 0ffe 9A040000 		.4byte	0x49a
 2450 1002 34       		.byte	0x34
 2451 1003 14       		.uleb128 0x14
 2452 1004 DB020000 		.4byte	.LASF381
 2453 1008 10       		.byte	0x10
 2454 1009 45       		.byte	0x45
 2455 100a 9A040000 		.4byte	0x49a
 2456 100e 38       		.byte	0x38
 2457 100f 14       		.uleb128 0x14
 2458 1010 A3000000 		.4byte	.LASF382
 2459 1014 10       		.byte	0x10
 2460 1015 46       		.byte	0x46
 2461 1016 9A040000 		.4byte	0x49a
 2462 101a 3C       		.byte	0x3c
 2463 101b 14       		.uleb128 0x14
 2464 101c D1030000 		.4byte	.LASF383
 2465 1020 10       		.byte	0x10
 2466 1021 48       		.byte	0x48
 2467 1022 9A040000 		.4byte	0x49a
 2468 1026 40       		.byte	0x40
 2469 1027 14       		.uleb128 0x14
 2470 1028 E9160000 		.4byte	.LASF384
 2471 102c 10       		.byte	0x10
 2472 102d 49       		.byte	0x49
 2473 102e 9A040000 		.4byte	0x49a
 2474 1032 44       		.byte	0x44
 2475 1033 14       		.uleb128 0x14
 2476 1034 740E0000 		.4byte	.LASF385
 2477 1038 10       		.byte	0x10
 2478 1039 4B       		.byte	0x4b
 2479 103a 9A040000 		.4byte	0x49a
 2480 103e 48       		.byte	0x48
 2481 103f 00       		.byte	0
 2482 1040 06       		.uleb128 0x6
 2483 1041 4F150000 		.4byte	.LASF386
 2484 1045 10       		.byte	0x10
 2485 1046 4C       		.byte	0x4c
 2486 1047 4F0F0000 		.4byte	0xf4f
 2487 104b 1A       		.uleb128 0x1a
 2488 104c 04       		.byte	0x4
 2489 104d 91070000 		.4byte	0x791
 2490 1051 02       		.uleb128 0x2
 2491 1052 01       		.byte	0x1
 2492 1053 0A040000 		.4byte	0x40a
 2493 1057 11       		.byte	0x11
 2494 1058 1A       		.byte	0x1a
 2495 1059 88100000 		.4byte	0x1088
 2496 105d 04       		.uleb128 0x4
 2497 105e 3E0A0000 		.4byte	.LASF387
 2498 1062 00       		.byte	0
 2499 1063 04       		.uleb128 0x4
 2500 1064 88130000 		.4byte	.LASF388
 2501 1068 01       		.byte	0x1
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 109


 2502 1069 04       		.uleb128 0x4
 2503 106a A0070000 		.4byte	.LASF389
 2504 106e 02       		.byte	0x2
 2505 106f 04       		.uleb128 0x4
 2506 1070 B1070000 		.4byte	.LASF390
 2507 1074 03       		.byte	0x3
 2508 1075 04       		.uleb128 0x4
 2509 1076 AF1B0000 		.4byte	.LASF391
 2510 107a 04       		.byte	0x4
 2511 107b 04       		.uleb128 0x4
 2512 107c A71F0000 		.4byte	.LASF392
 2513 1080 05       		.byte	0x5
 2514 1081 04       		.uleb128 0x4
 2515 1082 2D110000 		.4byte	.LASF393
 2516 1086 06       		.byte	0x6
 2517 1087 00       		.byte	0
 2518 1088 06       		.uleb128 0x6
 2519 1089 04170000 		.4byte	.LASF394
 2520 108d 11       		.byte	0x11
 2521 108e 22       		.byte	0x22
 2522 108f 51100000 		.4byte	0x1051
 2523 1093 12       		.uleb128 0x12
 2524 1094 06       		.byte	0x6
 2525 1095 11       		.byte	0x11
 2526 1096 24       		.byte	0x24
 2527 1097 E4100000 		.4byte	0x10e4
 2528 109b 14       		.uleb128 0x14
 2529 109c BD060000 		.4byte	.LASF395
 2530 10a0 11       		.byte	0x11
 2531 10a1 26       		.byte	0x26
 2532 10a2 88100000 		.4byte	0x1088
 2533 10a6 00       		.byte	0
 2534 10a7 14       		.uleb128 0x14
 2535 10a8 C5150000 		.4byte	.LASF396
 2536 10ac 11       		.byte	0x11
 2537 10ad 27       		.byte	0x27
 2538 10ae 6E040000 		.4byte	0x46e
 2539 10b2 01       		.byte	0x1
 2540 10b3 14       		.uleb128 0x14
 2541 10b4 F21C0000 		.4byte	.LASF397
 2542 10b8 11       		.byte	0x11
 2543 10b9 28       		.byte	0x28
 2544 10ba 6E040000 		.4byte	0x46e
 2545 10be 02       		.byte	0x2
 2546 10bf 14       		.uleb128 0x14
 2547 10c0 F81C0000 		.4byte	.LASF398
 2548 10c4 11       		.byte	0x11
 2549 10c5 29       		.byte	0x29
 2550 10c6 6E040000 		.4byte	0x46e
 2551 10ca 03       		.byte	0x3
 2552 10cb 14       		.uleb128 0x14
 2553 10cc B8170000 		.4byte	.LASF399
 2554 10d0 11       		.byte	0x11
 2555 10d1 2A       		.byte	0x2a
 2556 10d2 6E040000 		.4byte	0x46e
 2557 10d6 04       		.byte	0x4
 2558 10d7 14       		.uleb128 0x14
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 110


 2559 10d8 55100000 		.4byte	.LASF400
 2560 10dc 11       		.byte	0x11
 2561 10dd 2B       		.byte	0x2b
 2562 10de 6E040000 		.4byte	0x46e
 2563 10e2 05       		.byte	0x5
 2564 10e3 00       		.byte	0
 2565 10e4 06       		.uleb128 0x6
 2566 10e5 BD060000 		.4byte	.LASF395
 2567 10e9 11       		.byte	0x11
 2568 10ea 2C       		.byte	0x2c
 2569 10eb 93100000 		.4byte	0x1093
 2570 10ef 20       		.uleb128 0x20
 2571 10f0 EA1D0000 		.4byte	.LASF401
 2572 10f4 03       		.byte	0x3
 2573 10f5 EE06     		.2byte	0x6ee
 2574 10f7 03       		.byte	0x3
 2575 10f8 09110000 		.4byte	0x1109
 2576 10fc 21       		.uleb128 0x21
 2577 10fd 401C0000 		.4byte	.LASF403
 2578 1101 03       		.byte	0x3
 2579 1102 EE06     		.2byte	0x6ee
 2580 1104 ED030000 		.4byte	0x3ed
 2581 1108 00       		.byte	0
 2582 1109 20       		.uleb128 0x20
 2583 110a 41070000 		.4byte	.LASF402
 2584 110e 02       		.byte	0x2
 2585 110f 3E06     		.2byte	0x63e
 2586 1111 03       		.byte	0x3
 2587 1112 2F110000 		.4byte	0x112f
 2588 1116 21       		.uleb128 0x21
 2589 1117 FC070000 		.4byte	.LASF404
 2590 111b 02       		.byte	0x2
 2591 111c 3E06     		.2byte	0x63e
 2592 111e 4B100000 		.4byte	0x104b
 2593 1122 21       		.uleb128 0x21
 2594 1123 0F1D0000 		.4byte	.LASF405
 2595 1127 02       		.byte	0x2
 2596 1128 3E06     		.2byte	0x63e
 2597 112a 9A040000 		.4byte	0x49a
 2598 112e 00       		.byte	0
 2599 112f 22       		.uleb128 0x22
 2600 1130 5D1E0000 		.4byte	.LASF457
 2601 1134 04       		.byte	0x4
 2602 1135 81       		.byte	0x81
 2603 1136 03       		.byte	0x3
 2604 1137 20       		.uleb128 0x20
 2605 1138 13090000 		.4byte	.LASF406
 2606 113c 02       		.byte	0x2
 2607 113d 2503     		.2byte	0x325
 2608 113f 03       		.byte	0x3
 2609 1140 69110000 		.4byte	0x1169
 2610 1144 21       		.uleb128 0x21
 2611 1145 FC070000 		.4byte	.LASF404
 2612 1149 02       		.byte	0x2
 2613 114a 2503     		.2byte	0x325
 2614 114c 4B100000 		.4byte	0x104b
 2615 1150 21       		.uleb128 0x21
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 111


 2616 1151 0F1D0000 		.4byte	.LASF405
 2617 1155 02       		.byte	0x2
 2618 1156 2503     		.2byte	0x325
 2619 1158 9A040000 		.4byte	0x49a
 2620 115c 21       		.uleb128 0x21
 2621 115d A10A0000 		.4byte	.LASF407
 2622 1161 02       		.byte	0x2
 2623 1162 2503     		.2byte	0x325
 2624 1164 9A040000 		.4byte	0x49a
 2625 1168 00       		.byte	0
 2626 1169 20       		.uleb128 0x20
 2627 116a 8A1A0000 		.4byte	.LASF408
 2628 116e 03       		.byte	0x3
 2629 116f 9506     		.2byte	0x695
 2630 1171 03       		.byte	0x3
 2631 1172 83110000 		.4byte	0x1183
 2632 1176 21       		.uleb128 0x21
 2633 1177 401C0000 		.4byte	.LASF403
 2634 117b 03       		.byte	0x3
 2635 117c 9506     		.2byte	0x695
 2636 117e ED030000 		.4byte	0x3ed
 2637 1182 00       		.byte	0
 2638 1183 23       		.uleb128 0x23
 2639 1184 02030000 		.4byte	.LASF458
 2640 1188 01       		.byte	0x1
 2641 1189 23       		.byte	0x23
 2642 118a 00000000 		.4byte	.LFB693
 2643 118e A8000000 		.4byte	.LFE693-.LFB693
 2644 1192 01       		.uleb128 0x1
 2645 1193 9C       		.byte	0x9c
 2646 1194 EC110000 		.4byte	0x11ec
 2647 1198 24       		.uleb128 0x24
 2648 1199 09110000 		.4byte	0x1109
 2649 119d 6E000000 		.4byte	.LBB18
 2650 11a1 0A000000 		.4byte	.LBE18-.LBB18
 2651 11a5 01       		.byte	0x1
 2652 11a6 36       		.byte	0x36
 2653 11a7 BE110000 		.4byte	0x11be
 2654 11ab 25       		.uleb128 0x25
 2655 11ac 22110000 		.4byte	0x1122
 2656 11b0 00000000 		.4byte	.LLST0
 2657 11b4 25       		.uleb128 0x25
 2658 11b5 16110000 		.4byte	0x1116
 2659 11b9 14000000 		.4byte	.LLST1
 2660 11bd 00       		.byte	0
 2661 11be 24       		.uleb128 0x24
 2662 11bf EF100000 		.4byte	0x10ef
 2663 11c3 7E000000 		.4byte	.LBB20
 2664 11c7 2A000000 		.4byte	.LBE20-.LBB20
 2665 11cb 01       		.byte	0x1
 2666 11cc 37       		.byte	0x37
 2667 11cd DB110000 		.4byte	0x11db
 2668 11d1 25       		.uleb128 0x25
 2669 11d2 FC100000 		.4byte	0x10fc
 2670 11d6 2C000000 		.4byte	.LLST2
 2671 11da 00       		.byte	0
 2672 11db 26       		.uleb128 0x26
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 112


 2673 11dc 6E000000 		.4byte	.LVL0
 2674 11e0 DC160000 		.4byte	0x16dc
 2675 11e4 27       		.uleb128 0x27
 2676 11e5 01       		.uleb128 0x1
 2677 11e6 50       		.byte	0x50
 2678 11e7 02       		.uleb128 0x2
 2679 11e8 08       		.byte	0x8
 2680 11e9 64       		.byte	0x64
 2681 11ea 00       		.byte	0
 2682 11eb 00       		.byte	0
 2683 11ec 28       		.uleb128 0x28
 2684 11ed 011E0000 		.4byte	.LASF459
 2685 11f1 01       		.byte	0x1
 2686 11f2 3C       		.byte	0x3c
 2687 11f3 60040000 		.4byte	0x460
 2688 11f7 00000000 		.4byte	.LFB694
 2689 11fb 24010000 		.4byte	.LFE694-.LFB694
 2690 11ff 01       		.uleb128 0x1
 2691 1200 9C       		.byte	0x9c
 2692 1201 C6130000 		.4byte	0x13c6
 2693 1205 29       		.uleb128 0x29
 2694 1206 2F110000 		.4byte	0x112f
 2695 120a 04000000 		.4byte	.LBB22
 2696 120e 02000000 		.4byte	.LBE22-.LBB22
 2697 1212 01       		.byte	0x1
 2698 1213 3E       		.byte	0x3e
 2699 1214 24       		.uleb128 0x24
 2700 1215 EF100000 		.4byte	0x10ef
 2701 1219 14000000 		.4byte	.LBB24
 2702 121d 16000000 		.4byte	.LBE24-.LBB24
 2703 1221 01       		.byte	0x1
 2704 1222 40       		.byte	0x40
 2705 1223 31120000 		.4byte	0x1231
 2706 1227 25       		.uleb128 0x25
 2707 1228 FC100000 		.4byte	0x10fc
 2708 122c 3F000000 		.4byte	.LLST3
 2709 1230 00       		.byte	0
 2710 1231 24       		.uleb128 0x24
 2711 1232 69110000 		.4byte	0x1169
 2712 1236 2A000000 		.4byte	.LBB26
 2713 123a 16000000 		.4byte	.LBE26-.LBB26
 2714 123e 01       		.byte	0x1
 2715 123f 41       		.byte	0x41
 2716 1240 4E120000 		.4byte	0x124e
 2717 1244 25       		.uleb128 0x25
 2718 1245 76110000 		.4byte	0x1176
 2719 1249 52000000 		.4byte	.LLST4
 2720 124d 00       		.byte	0
 2721 124e 24       		.uleb128 0x24
 2722 124f 37110000 		.4byte	0x1137
 2723 1253 4C000000 		.4byte	.LBB28
 2724 1257 06000000 		.4byte	.LBE28-.LBB28
 2725 125b 01       		.byte	0x1
 2726 125c 52       		.byte	0x52
 2727 125d 7D120000 		.4byte	0x127d
 2728 1261 25       		.uleb128 0x25
 2729 1262 5C110000 		.4byte	0x115c
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 113


 2730 1266 71000000 		.4byte	.LLST5
 2731 126a 25       		.uleb128 0x25
 2732 126b 50110000 		.4byte	0x1150
 2733 126f 71000000 		.4byte	.LLST5
 2734 1273 25       		.uleb128 0x25
 2735 1274 44110000 		.4byte	0x1144
 2736 1278 85000000 		.4byte	.LLST7
 2737 127c 00       		.byte	0
 2738 127d 24       		.uleb128 0x24
 2739 127e 37110000 		.4byte	0x1137
 2740 1282 52000000 		.4byte	.LBB30
 2741 1286 04000000 		.4byte	.LBE30-.LBB30
 2742 128a 01       		.byte	0x1
 2743 128b 53       		.byte	0x53
 2744 128c AC120000 		.4byte	0x12ac
 2745 1290 25       		.uleb128 0x25
 2746 1291 5C110000 		.4byte	0x115c
 2747 1295 9D000000 		.4byte	.LLST8
 2748 1299 25       		.uleb128 0x25
 2749 129a 50110000 		.4byte	0x1150
 2750 129e B1000000 		.4byte	.LLST9
 2751 12a2 25       		.uleb128 0x25
 2752 12a3 44110000 		.4byte	0x1144
 2753 12a7 C5000000 		.4byte	.LLST10
 2754 12ab 00       		.byte	0
 2755 12ac 2A       		.uleb128 0x2a
 2756 12ad 10000000 		.4byte	.LVL5
 2757 12b1 E8160000 		.4byte	0x16e8
 2758 12b5 C9120000 		.4byte	0x12c9
 2759 12b9 27       		.uleb128 0x27
 2760 12ba 01       		.uleb128 0x1
 2761 12bb 50       		.byte	0x50
 2762 12bc 02       		.uleb128 0x2
 2763 12bd 74       		.byte	0x74
 2764 12be 00       		.sleb128 0
 2765 12bf 27       		.uleb128 0x27
 2766 12c0 01       		.uleb128 0x1
 2767 12c1 51       		.byte	0x51
 2768 12c2 05       		.uleb128 0x5
 2769 12c3 03       		.byte	0x3
 2770 12c4 00000000 		.4byte	isr_bouton
 2771 12c8 00       		.byte	0
 2772 12c9 2B       		.uleb128 0x2b
 2773 12ca 44000000 		.4byte	.LVL10
 2774 12ce F4160000 		.4byte	0x16f4
 2775 12d2 2B       		.uleb128 0x2b
 2776 12d3 48000000 		.4byte	.LVL11
 2777 12d7 FF160000 		.4byte	0x16ff
 2778 12db 2B       		.uleb128 0x2b
 2779 12dc 4C000000 		.4byte	.LVL12
 2780 12e0 0B170000 		.4byte	0x170b
 2781 12e4 2B       		.uleb128 0x2b
 2782 12e5 86000000 		.4byte	.LVL15
 2783 12e9 17170000 		.4byte	0x1717
 2784 12ed 2B       		.uleb128 0x2b
 2785 12ee 8A000000 		.4byte	.LVL16
 2786 12f2 22170000 		.4byte	0x1722
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 114


 2787 12f6 2A       		.uleb128 0x2a
 2788 12f7 9C000000 		.4byte	.LVL17
 2789 12fb 2D170000 		.4byte	0x172d
 2790 12ff 28130000 		.4byte	0x1328
 2791 1303 27       		.uleb128 0x27
 2792 1304 01       		.uleb128 0x1
 2793 1305 51       		.byte	0x51
 2794 1306 05       		.uleb128 0x5
 2795 1307 03       		.byte	0x3
 2796 1308 00000000 		.4byte	.LC0
 2797 130c 27       		.uleb128 0x27
 2798 130d 01       		.uleb128 0x1
 2799 130e 52       		.byte	0x52
 2800 130f 03       		.uleb128 0x3
 2801 1310 0A       		.byte	0xa
 2802 1311 F401     		.2byte	0x1f4
 2803 1313 27       		.uleb128 0x27
 2804 1314 01       		.uleb128 0x1
 2805 1315 53       		.byte	0x53
 2806 1316 02       		.uleb128 0x2
 2807 1317 74       		.byte	0x74
 2808 1318 00       		.sleb128 0
 2809 1319 27       		.uleb128 0x27
 2810 131a 02       		.uleb128 0x2
 2811 131b 7D       		.byte	0x7d
 2812 131c 00       		.sleb128 0
 2813 131d 02       		.uleb128 0x2
 2814 131e 76       		.byte	0x76
 2815 131f 00       		.sleb128 0
 2816 1320 27       		.uleb128 0x27
 2817 1321 02       		.uleb128 0x2
 2818 1322 7D       		.byte	0x7d
 2819 1323 04       		.sleb128 4
 2820 1324 02       		.uleb128 0x2
 2821 1325 74       		.byte	0x74
 2822 1326 00       		.sleb128 0
 2823 1327 00       		.byte	0
 2824 1328 2A       		.uleb128 0x2a
 2825 1329 AE000000 		.4byte	.LVL18
 2826 132d 2D170000 		.4byte	0x172d
 2827 1331 5A130000 		.4byte	0x135a
 2828 1335 27       		.uleb128 0x27
 2829 1336 01       		.uleb128 0x1
 2830 1337 51       		.byte	0x51
 2831 1338 05       		.uleb128 0x5
 2832 1339 03       		.byte	0x3
 2833 133a 10000000 		.4byte	.LC1
 2834 133e 27       		.uleb128 0x27
 2835 133f 01       		.uleb128 0x1
 2836 1340 52       		.byte	0x52
 2837 1341 03       		.uleb128 0x3
 2838 1342 0A       		.byte	0xa
 2839 1343 5802     		.2byte	0x258
 2840 1345 27       		.uleb128 0x27
 2841 1346 01       		.uleb128 0x1
 2842 1347 53       		.byte	0x53
 2843 1348 02       		.uleb128 0x2
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 115


 2844 1349 74       		.byte	0x74
 2845 134a 00       		.sleb128 0
 2846 134b 27       		.uleb128 0x27
 2847 134c 02       		.uleb128 0x2
 2848 134d 7D       		.byte	0x7d
 2849 134e 00       		.sleb128 0
 2850 134f 02       		.uleb128 0x2
 2851 1350 75       		.byte	0x75
 2852 1351 00       		.sleb128 0
 2853 1352 27       		.uleb128 0x27
 2854 1353 02       		.uleb128 0x2
 2855 1354 7D       		.byte	0x7d
 2856 1355 04       		.sleb128 4
 2857 1356 02       		.uleb128 0x2
 2858 1357 74       		.byte	0x74
 2859 1358 00       		.sleb128 0
 2860 1359 00       		.byte	0
 2861 135a 2A       		.uleb128 0x2a
 2862 135b C2000000 		.4byte	.LVL19
 2863 135f 2D170000 		.4byte	0x172d
 2864 1363 8B130000 		.4byte	0x138b
 2865 1367 27       		.uleb128 0x27
 2866 1368 01       		.uleb128 0x1
 2867 1369 51       		.byte	0x51
 2868 136a 05       		.uleb128 0x5
 2869 136b 03       		.byte	0x3
 2870 136c 18000000 		.4byte	.LC2
 2871 1370 27       		.uleb128 0x27
 2872 1371 01       		.uleb128 0x1
 2873 1372 52       		.byte	0x52
 2874 1373 03       		.uleb128 0x3
 2875 1374 0A       		.byte	0xa
 2876 1375 E803     		.2byte	0x3e8
 2877 1377 27       		.uleb128 0x27
 2878 1378 01       		.uleb128 0x1
 2879 1379 53       		.byte	0x53
 2880 137a 02       		.uleb128 0x2
 2881 137b 74       		.byte	0x74
 2882 137c 00       		.sleb128 0
 2883 137d 27       		.uleb128 0x27
 2884 137e 02       		.uleb128 0x2
 2885 137f 7D       		.byte	0x7d
 2886 1380 00       		.sleb128 0
 2887 1381 01       		.uleb128 0x1
 2888 1382 33       		.byte	0x33
 2889 1383 27       		.uleb128 0x27
 2890 1384 02       		.uleb128 0x2
 2891 1385 7D       		.byte	0x7d
 2892 1386 04       		.sleb128 4
 2893 1387 02       		.uleb128 0x2
 2894 1388 74       		.byte	0x74
 2895 1389 00       		.sleb128 0
 2896 138a 00       		.byte	0
 2897 138b 2A       		.uleb128 0x2a
 2898 138c D6000000 		.4byte	.LVL20
 2899 1390 2D170000 		.4byte	0x172d
 2900 1394 BC130000 		.4byte	0x13bc
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 116


 2901 1398 27       		.uleb128 0x27
 2902 1399 01       		.uleb128 0x1
 2903 139a 51       		.byte	0x51
 2904 139b 05       		.uleb128 0x5
 2905 139c 03       		.byte	0x3
 2906 139d 2C000000 		.4byte	.LC3
 2907 13a1 27       		.uleb128 0x27
 2908 13a2 01       		.uleb128 0x1
 2909 13a3 52       		.byte	0x52
 2910 13a4 03       		.uleb128 0x3
 2911 13a5 0A       		.byte	0xa
 2912 13a6 F401     		.2byte	0x1f4
 2913 13a8 27       		.uleb128 0x27
 2914 13a9 01       		.uleb128 0x1
 2915 13aa 53       		.byte	0x53
 2916 13ab 02       		.uleb128 0x2
 2917 13ac 74       		.byte	0x74
 2918 13ad 00       		.sleb128 0
 2919 13ae 27       		.uleb128 0x27
 2920 13af 02       		.uleb128 0x2
 2921 13b0 7D       		.byte	0x7d
 2922 13b1 00       		.sleb128 0
 2923 13b2 01       		.uleb128 0x1
 2924 13b3 34       		.byte	0x34
 2925 13b4 27       		.uleb128 0x27
 2926 13b5 02       		.uleb128 0x2
 2927 13b6 7D       		.byte	0x7d
 2928 13b7 04       		.sleb128 4
 2929 13b8 02       		.uleb128 0x2
 2930 13b9 74       		.byte	0x74
 2931 13ba 00       		.sleb128 0
 2932 13bb 00       		.byte	0
 2933 13bc 2B       		.uleb128 0x2b
 2934 13bd DA000000 		.4byte	.LVL21
 2935 13c1 39170000 		.4byte	0x1739
 2936 13c5 00       		.byte	0
 2937 13c6 0C       		.uleb128 0xc
 2938 13c7 DF0B0000 		.4byte	0xbdf
 2939 13cb D7130000 		.4byte	0x13d7
 2940 13cf 0F       		.uleb128 0xf
 2941 13d0 71050000 		.4byte	0x571
 2942 13d4 F103     		.2byte	0x3f1
 2943 13d6 00       		.byte	0
 2944 13d7 2C       		.uleb128 0x2c
 2945 13d8 E40B0000 		.4byte	.LASF460
 2946 13dc 19       		.byte	0x19
 2947 13dd 19       		.byte	0x19
 2948 13de C6130000 		.4byte	0x13c6
 2949 13e2 2D       		.uleb128 0x2d
 2950 13e3 DC160000 		.4byte	.LASF409
 2951 13e7 03       		.byte	0x3
 2952 13e8 0108     		.2byte	0x801
 2953 13ea EE130000 		.4byte	0x13ee
 2954 13ee 0E       		.uleb128 0xe
 2955 13ef 8F040000 		.4byte	0x48f
 2956 13f3 2E       		.uleb128 0x2e
 2957 13f4 D6000000 		.4byte	.LASF410
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 117


 2958 13f8 0A       		.byte	0xa
 2959 13f9 A7       		.byte	0xa7
 2960 13fa FE130000 		.4byte	0x13fe
 2961 13fe 1A       		.uleb128 0x1a
 2962 13ff 04       		.byte	0x4
 2963 1400 04140000 		.4byte	0x1404
 2964 1404 11       		.uleb128 0x11
 2965 1405 C10B0000 		.4byte	0xbc1
 2966 1409 2E       		.uleb128 0x2e
 2967 140a FE010000 		.4byte	.LASF411
 2968 140e 12       		.byte	0x12
 2969 140f 19       		.byte	0x19
 2970 1410 14140000 		.4byte	0x1414
 2971 1414 11       		.uleb128 0x11
 2972 1415 290C0000 		.4byte	0xc29
 2973 1419 2E       		.uleb128 0x2e
 2974 141a 4E010000 		.4byte	.LASF412
 2975 141e 13       		.byte	0x13
 2976 141f 5E       		.byte	0x5e
 2977 1420 670E0000 		.4byte	0xe67
 2978 1424 2E       		.uleb128 0x2e
 2979 1425 5F100000 		.4byte	.LASF413
 2980 1429 14       		.byte	0x14
 2981 142a 1F       		.byte	0x1f
 2982 142b 2F140000 		.4byte	0x142f
 2983 142f 11       		.uleb128 0x11
 2984 1430 40100000 		.4byte	0x1040
 2985 1434 2E       		.uleb128 0x2e
 2986 1435 0F0D0000 		.4byte	.LASF414
 2987 1439 15       		.byte	0x15
 2988 143a 87       		.byte	0x87
 2989 143b 430F0000 		.4byte	0xf43
 2990 143f 2E       		.uleb128 0x2e
 2991 1440 F6170000 		.4byte	.LASF415
 2992 1444 16       		.byte	0x16
 2993 1445 7F       		.byte	0x7f
 2994 1446 CC0D0000 		.4byte	0xdcc
 2995 144a 2E       		.uleb128 0x2e
 2996 144b 851B0000 		.4byte	.LASF416
 2997 144f 17       		.byte	0x17
 2998 1450 7F       		.byte	0x7f
 2999 1451 CC0D0000 		.4byte	0xdcc
 3000 1455 2F       		.uleb128 0x2f
 3001 1456 23060000 		.4byte	.LASF417
 3002 145a 18       		.byte	0x18
 3003 145b 13       		.byte	0x13
 3004 145c 60040000 		.4byte	0x460
 3005 1460 05       		.uleb128 0x5
 3006 1461 03       		.byte	0x3
 3007 1462 00000000 		.4byte	indexBuffer
 3008 1466 0C       		.uleb128 0xc
 3009 1467 EB0B0000 		.4byte	0xbeb
 3010 146b 83140000 		.4byte	0x1483
 3011 146f 0D       		.uleb128 0xd
 3012 1470 71050000 		.4byte	0x571
 3013 1474 01       		.byte	0x1
 3014 1475 0D       		.uleb128 0xd
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 118


 3015 1476 71050000 		.4byte	0x571
 3016 147a 02       		.byte	0x2
 3017 147b 0F       		.uleb128 0xf
 3018 147c 71050000 		.4byte	0x571
 3019 1480 4B04     		.2byte	0x44b
 3020 1482 00       		.byte	0
 3021 1483 2F       		.uleb128 0x2f
 3022 1484 5C1D0000 		.4byte	.LASF418
 3023 1488 18       		.byte	0x18
 3024 1489 1E       		.byte	0x1e
 3025 148a 66140000 		.4byte	0x1466
 3026 148e 05       		.uleb128 0x5
 3027 148f 03       		.byte	0x3
 3028 1490 00000000 		.4byte	dataSpo2
 3029 1494 2F       		.uleb128 0x2f
 3030 1495 500F0000 		.4byte	.LASF419
 3031 1499 18       		.byte	0x18
 3032 149a 1F       		.byte	0x1f
 3033 149b A5140000 		.4byte	0x14a5
 3034 149f 05       		.uleb128 0x5
 3035 14a0 03       		.byte	0x3
 3036 14a1 00000000 		.4byte	pourcentageSpO2
 3037 14a5 0E       		.uleb128 0xe
 3038 14a6 DF0B0000 		.4byte	0xbdf
 3039 14aa 30       		.uleb128 0x30
 3040 14ab 42504D00 		.ascii	"BPM\000"
 3041 14af 18       		.byte	0x18
 3042 14b0 20       		.byte	0x20
 3043 14b1 C6050000 		.4byte	0x5c6
 3044 14b5 05       		.uleb128 0x5
 3045 14b6 03       		.byte	0x3
 3046 14b7 00000000 		.4byte	BPM
 3047 14bb 2F       		.uleb128 0x2f
 3048 14bc 5A060000 		.4byte	.LASF420
 3049 14c0 18       		.byte	0x18
 3050 14c1 21       		.byte	0x21
 3051 14c2 C70D0000 		.4byte	0xdc7
 3052 14c6 05       		.uleb128 0x5
 3053 14c7 03       		.byte	0x3
 3054 14c8 00000000 		.4byte	AlarmeBMI160
 3055 14cc 2F       		.uleb128 0x2f
 3056 14cd 85040000 		.4byte	.LASF421
 3057 14d1 18       		.byte	0x18
 3058 14d2 22       		.byte	0x22
 3059 14d3 370C0000 		.4byte	0xc37
 3060 14d7 05       		.uleb128 0x5
 3061 14d8 03       		.byte	0x3
 3062 14d9 00000000 		.4byte	entree
 3063 14dd 0C       		.uleb128 0xc
 3064 14de DF0B0000 		.4byte	0xbdf
 3065 14e2 ED140000 		.4byte	0x14ed
 3066 14e6 0D       		.uleb128 0xd
 3067 14e7 71050000 		.4byte	0x571
 3068 14eb 0A       		.byte	0xa
 3069 14ec 00       		.byte	0
 3070 14ed 2F       		.uleb128 0x2f
 3071 14ee 94100000 		.4byte	.LASF422
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 119


 3072 14f2 01       		.byte	0x1
 3073 14f3 1F       		.byte	0x1f
 3074 14f4 DD140000 		.4byte	0x14dd
 3075 14f8 05       		.uleb128 0x5
 3076 14f9 03       		.byte	0x3
 3077 14fa 00000000 		.4byte	firCoeffs32_LowPass
 3078 14fe 2F       		.uleb128 0x2f
 3079 14ff E20E0000 		.4byte	.LASF423
 3080 1503 01       		.byte	0x1
 3081 1504 20       		.byte	0x20
 3082 1505 DD140000 		.4byte	0x14dd
 3083 1509 05       		.uleb128 0x5
 3084 150a 03       		.byte	0x3
 3085 150b 00000000 		.4byte	firCoeffs32_HighPass
 3086 150f 2F       		.uleb128 0x2f
 3087 1510 B30B0000 		.4byte	.LASF424
 3088 1514 19       		.byte	0x19
 3089 1515 1C       		.byte	0x1c
 3090 1516 9A040000 		.4byte	0x49a
 3091 151a 05       		.uleb128 0x5
 3092 151b 03       		.byte	0x3
 3093 151c 00000000 		.4byte	blockSize
 3094 1520 2F       		.uleb128 0x2f
 3095 1521 E41A0000 		.4byte	.LASF425
 3096 1525 19       		.byte	0x19
 3097 1526 2F       		.byte	0x2f
 3098 1527 60040000 		.4byte	0x460
 3099 152b 05       		.uleb128 0x5
 3100 152c 03       		.byte	0x3
 3101 152d 00000000 		.4byte	minimum_infrarouge
 3102 1531 2F       		.uleb128 0x2f
 3103 1532 08110000 		.4byte	.LASF426
 3104 1536 19       		.byte	0x19
 3105 1537 30       		.byte	0x30
 3106 1538 60040000 		.4byte	0x460
 3107 153c 05       		.uleb128 0x5
 3108 153d 03       		.byte	0x3
 3109 153e 00000000 		.4byte	minimum_rouge
 3110 1542 2F       		.uleb128 0x2f
 3111 1543 74100000 		.4byte	.LASF427
 3112 1547 19       		.byte	0x19
 3113 1548 31       		.byte	0x31
 3114 1549 60040000 		.4byte	0x460
 3115 154d 05       		.uleb128 0x5
 3116 154e 03       		.byte	0x3
 3117 154f 00000000 		.4byte	taille_infrarouge
 3118 1553 2F       		.uleb128 0x2f
 3119 1554 77120000 		.4byte	.LASF428
 3120 1558 19       		.byte	0x19
 3121 1559 32       		.byte	0x32
 3122 155a 60040000 		.4byte	0x460
 3123 155e 05       		.uleb128 0x5
 3124 155f 03       		.byte	0x3
 3125 1560 00000000 		.4byte	taille_rouge
 3126 1564 2F       		.uleb128 0x2f
 3127 1565 70160000 		.4byte	.LASF429
 3128 1569 1A       		.byte	0x1a
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 120


 3129 156a 1C       		.byte	0x1c
 3130 156b C6050000 		.4byte	0x5c6
 3131 156f 05       		.uleb128 0x5
 3132 1570 03       		.byte	0x3
 3133 1571 00000000 		.4byte	courant
 3134 1575 2F       		.uleb128 0x2f
 3135 1576 29160000 		.4byte	.LASF430
 3136 157a 1A       		.byte	0x1a
 3137 157b 1D       		.byte	0x1d
 3138 157c 370C0000 		.4byte	0xc37
 3139 1580 05       		.uleb128 0x5
 3140 1581 03       		.byte	0x3
 3141 1582 00000000 		.4byte	alarme_acc
 3142 1586 2F       		.uleb128 0x2f
 3143 1587 A5170000 		.4byte	.LASF431
 3144 158b 1A       		.byte	0x1a
 3145 158c 1E       		.byte	0x1e
 3146 158d 370C0000 		.4byte	0xc37
 3147 1591 05       		.uleb128 0x5
 3148 1592 03       		.byte	0x3
 3149 1593 00000000 		.4byte	alarme_FC
 3150 1597 2F       		.uleb128 0x2f
 3151 1598 311E0000 		.4byte	.LASF432
 3152 159c 1A       		.byte	0x1a
 3153 159d 1F       		.byte	0x1f
 3154 159e 6E040000 		.4byte	0x46e
 3155 15a2 05       		.uleb128 0x5
 3156 15a3 03       		.byte	0x3
 3157 15a4 00000000 		.4byte	borne_inferieur
 3158 15a8 2F       		.uleb128 0x2f
 3159 15a9 D4150000 		.4byte	.LASF433
 3160 15ad 1A       		.byte	0x1a
 3161 15ae 20       		.byte	0x20
 3162 15af 6E040000 		.4byte	0x46e
 3163 15b3 05       		.uleb128 0x5
 3164 15b4 03       		.byte	0x3
 3165 15b5 00000000 		.4byte	borne_superieur
 3166 15b9 0C       		.uleb128 0xc
 3167 15ba D80B0000 		.4byte	0xbd8
 3168 15be C9150000 		.4byte	0x15c9
 3169 15c2 0D       		.uleb128 0xd
 3170 15c3 71050000 		.4byte	0x571
 3171 15c7 63       		.byte	0x63
 3172 15c8 00       		.byte	0
 3173 15c9 2F       		.uleb128 0x2f
 3174 15ca C1010000 		.4byte	.LASF434
 3175 15ce 01       		.byte	0x1
 3176 15cf 1A       		.byte	0x1a
 3177 15d0 B9150000 		.4byte	0x15b9
 3178 15d4 05       		.uleb128 0x5
 3179 15d5 03       		.byte	0x3
 3180 15d6 00000000 		.4byte	buffer
 3181 15da 0C       		.uleb128 0xc
 3182 15db F90B0000 		.4byte	0xbf9
 3183 15df EB150000 		.4byte	0x15eb
 3184 15e3 0F       		.uleb128 0xf
 3185 15e4 71050000 		.4byte	0x571
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 121


 3186 15e8 AF16     		.2byte	0x16af
 3187 15ea 00       		.byte	0
 3188 15eb 2F       		.uleb128 0x2f
 3189 15ec ED010000 		.4byte	.LASF435
 3190 15f0 01       		.byte	0x1
 3191 15f1 21       		.byte	0x21
 3192 15f2 DA150000 		.4byte	0x15da
 3193 15f6 05       		.uleb128 0x5
 3194 15f7 03       		.byte	0x3
 3195 15f8 00000000 		.4byte	imageBufferCache
 3196 15fc 2F       		.uleb128 0x2f
 3197 15fd 3A0D0000 		.4byte	.LASF436
 3198 1601 11       		.byte	0x11
 3199 1602 2F       		.byte	0x2f
 3200 1603 0D160000 		.4byte	0x160d
 3201 1607 05       		.uleb128 0x5
 3202 1608 03       		.byte	0x3
 3203 1609 00000000 		.4byte	currentScreen
 3204 160d 0E       		.uleb128 0xe
 3205 160e E4100000 		.4byte	0x10e4
 3206 1612 2F       		.uleb128 0x2f
 3207 1613 B1090000 		.4byte	.LASF437
 3208 1617 11       		.byte	0x11
 3209 1618 30       		.byte	0x30
 3210 1619 F90B0000 		.4byte	0xbf9
 3211 161d 05       		.uleb128 0x5
 3212 161e 03       		.byte	0x3
 3213 161f 00000000 		.4byte	postion_MENU
 3214 1623 2F       		.uleb128 0x2f
 3215 1624 88090000 		.4byte	.LASF438
 3216 1628 11       		.byte	0x11
 3217 1629 31       		.byte	0x31
 3218 162a F90B0000 		.4byte	0xbf9
 3219 162e 05       		.uleb128 0x5
 3220 162f 03       		.byte	0x3
 3221 1630 00000000 		.4byte	selection_MENU
 3222 1634 0C       		.uleb128 0xc
 3223 1635 E6030000 		.4byte	0x3e6
 3224 1639 45160000 		.4byte	0x1645
 3225 163d 0F       		.uleb128 0xf
 3226 163e 71050000 		.4byte	0x571
 3227 1642 4F01     		.2byte	0x14f
 3228 1644 00       		.byte	0
 3229 1645 2F       		.uleb128 0x2f
 3230 1646 32140000 		.4byte	.LASF439
 3231 164a 11       		.byte	0x11
 3232 164b 32       		.byte	0x32
 3233 164c 34160000 		.4byte	0x1634
 3234 1650 05       		.uleb128 0x5
 3235 1651 03       		.byte	0x3
 3236 1652 00000000 		.4byte	data
 3237 1656 0C       		.uleb128 0xc
 3238 1657 E6030000 		.4byte	0x3e6
 3239 165b 66160000 		.4byte	0x1666
 3240 165f 0D       		.uleb128 0xd
 3241 1660 71050000 		.4byte	0x571
 3242 1664 F9       		.byte	0xf9
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 122


 3243 1665 00       		.byte	0
 3244 1666 2F       		.uleb128 0x2f
 3245 1667 4B180000 		.4byte	.LASF440
 3246 166b 11       		.byte	0x11
 3247 166c 33       		.byte	0x33
 3248 166d 56160000 		.4byte	0x1656
 3249 1671 05       		.uleb128 0x5
 3250 1672 03       		.byte	0x3
 3251 1673 00000000 		.4byte	vecteurespacee
 3252 1677 0C       		.uleb128 0xc
 3253 1678 9A040000 		.4byte	0x49a
 3254 167c 88160000 		.4byte	0x1688
 3255 1680 0F       		.uleb128 0xf
 3256 1681 71050000 		.4byte	0x571
 3257 1685 4B04     		.2byte	0x44b
 3258 1687 00       		.byte	0
 3259 1688 2F       		.uleb128 0x2f
 3260 1689 D61C0000 		.4byte	.LASF441
 3261 168d 11       		.byte	0x11
 3262 168e 3C       		.byte	0x3c
 3263 168f 77160000 		.4byte	0x1677
 3264 1693 05       		.uleb128 0x5
 3265 1694 03       		.byte	0x3
 3266 1695 00000000 		.4byte	INFRAROUGE
 3267 1699 2F       		.uleb128 0x2f
 3268 169a 480D0000 		.4byte	.LASF442
 3269 169e 11       		.byte	0x11
 3270 169f 3D       		.byte	0x3d
 3271 16a0 77160000 		.4byte	0x1677
 3272 16a4 05       		.uleb128 0x5
 3273 16a5 03       		.byte	0x3
 3274 16a6 00000000 		.4byte	ROUGE
 3275 16aa 0C       		.uleb128 0xc
 3276 16ab 9A040000 		.4byte	0x49a
 3277 16af BA160000 		.4byte	0x16ba
 3278 16b3 0D       		.uleb128 0xd
 3279 16b4 71050000 		.4byte	0x571
 3280 16b8 63       		.byte	0x63
 3281 16b9 00       		.byte	0
 3282 16ba 2F       		.uleb128 0x2f
 3283 16bb 16110000 		.4byte	.LASF443
 3284 16bf 11       		.byte	0x11
 3285 16c0 41       		.byte	0x41
 3286 16c1 AA160000 		.4byte	0x16aa
 3287 16c5 05       		.uleb128 0x5
 3288 16c6 03       		.byte	0x3
 3289 16c7 00000000 		.4byte	INFRAROUGE_minimum_abs
 3290 16cb 2F       		.uleb128 0x2f
 3291 16cc C1080000 		.4byte	.LASF444
 3292 16d0 11       		.byte	0x11
 3293 16d1 42       		.byte	0x42
 3294 16d2 AA160000 		.4byte	0x16aa
 3295 16d6 05       		.uleb128 0x5
 3296 16d7 03       		.byte	0x3
 3297 16d8 00000000 		.4byte	ROUGE_minimum_abs
 3298 16dc 31       		.uleb128 0x31
 3299 16dd 01080000 		.4byte	.LASF445
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 123


 3300 16e1 01080000 		.4byte	.LASF445
 3301 16e5 0B       		.byte	0xb
 3302 16e6 8903     		.2byte	0x389
 3303 16e8 31       		.uleb128 0x31
 3304 16e9 55090000 		.4byte	.LASF446
 3305 16ed 55090000 		.4byte	.LASF446
 3306 16f1 0C       		.byte	0xc
 3307 16f2 6601     		.2byte	0x166
 3308 16f4 32       		.uleb128 0x32
 3309 16f5 D8180000 		.4byte	.LASF447
 3310 16f9 D8180000 		.4byte	.LASF447
 3311 16fd 15       		.byte	0x15
 3312 16fe 31       		.byte	0x31
 3313 16ff 31       		.uleb128 0x31
 3314 1700 BA1F0000 		.4byte	.LASF448
 3315 1704 BA1F0000 		.4byte	.LASF448
 3316 1708 1B       		.byte	0x1b
 3317 1709 1902     		.2byte	0x219
 3318 170b 31       		.uleb128 0x31
 3319 170c 7F020000 		.4byte	.LASF449
 3320 1710 7F020000 		.4byte	.LASF449
 3321 1714 1B       		.byte	0x1b
 3322 1715 1C02     		.2byte	0x21c
 3323 1717 32       		.uleb128 0x32
 3324 1718 57030000 		.4byte	.LASF450
 3325 171c 57030000 		.4byte	.LASF450
 3326 1720 1C       		.byte	0x1c
 3327 1721 3A       		.byte	0x3a
 3328 1722 32       		.uleb128 0x32
 3329 1723 771C0000 		.4byte	.LASF451
 3330 1727 771C0000 		.4byte	.LASF451
 3331 172b 1D       		.byte	0x1d
 3332 172c 55       		.byte	0x55
 3333 172d 31       		.uleb128 0x31
 3334 172e 661C0000 		.4byte	.LASF452
 3335 1732 661C0000 		.4byte	.LASF452
 3336 1736 1E       		.byte	0x1e
 3337 1737 4101     		.2byte	0x141
 3338 1739 31       		.uleb128 0x31
 3339 173a 611A0000 		.4byte	.LASF453
 3340 173e 611A0000 		.4byte	.LASF453
 3341 1742 1E       		.byte	0x1e
 3342 1743 8E04     		.2byte	0x48e
 3343 1745 00       		.byte	0
 3344              		.section	.debug_abbrev,"",%progbits
 3345              	.Ldebug_abbrev0:
 3346 0000 01       		.uleb128 0x1
 3347 0001 11       		.uleb128 0x11
 3348 0002 01       		.byte	0x1
 3349 0003 25       		.uleb128 0x25
 3350 0004 0E       		.uleb128 0xe
 3351 0005 13       		.uleb128 0x13
 3352 0006 0B       		.uleb128 0xb
 3353 0007 03       		.uleb128 0x3
 3354 0008 0E       		.uleb128 0xe
 3355 0009 1B       		.uleb128 0x1b
 3356 000a 0E       		.uleb128 0xe
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 124


 3357 000b 55       		.uleb128 0x55
 3358 000c 17       		.uleb128 0x17
 3359 000d 11       		.uleb128 0x11
 3360 000e 01       		.uleb128 0x1
 3361 000f 10       		.uleb128 0x10
 3362 0010 17       		.uleb128 0x17
 3363 0011 00       		.byte	0
 3364 0012 00       		.byte	0
 3365 0013 02       		.uleb128 0x2
 3366 0014 04       		.uleb128 0x4
 3367 0015 01       		.byte	0x1
 3368 0016 0B       		.uleb128 0xb
 3369 0017 0B       		.uleb128 0xb
 3370 0018 49       		.uleb128 0x49
 3371 0019 13       		.uleb128 0x13
 3372 001a 3A       		.uleb128 0x3a
 3373 001b 0B       		.uleb128 0xb
 3374 001c 3B       		.uleb128 0x3b
 3375 001d 0B       		.uleb128 0xb
 3376 001e 01       		.uleb128 0x1
 3377 001f 13       		.uleb128 0x13
 3378 0020 00       		.byte	0
 3379 0021 00       		.byte	0
 3380 0022 03       		.uleb128 0x3
 3381 0023 28       		.uleb128 0x28
 3382 0024 00       		.byte	0
 3383 0025 03       		.uleb128 0x3
 3384 0026 0E       		.uleb128 0xe
 3385 0027 1C       		.uleb128 0x1c
 3386 0028 0D       		.uleb128 0xd
 3387 0029 00       		.byte	0
 3388 002a 00       		.byte	0
 3389 002b 04       		.uleb128 0x4
 3390 002c 28       		.uleb128 0x28
 3391 002d 00       		.byte	0
 3392 002e 03       		.uleb128 0x3
 3393 002f 0E       		.uleb128 0xe
 3394 0030 1C       		.uleb128 0x1c
 3395 0031 0B       		.uleb128 0xb
 3396 0032 00       		.byte	0
 3397 0033 00       		.byte	0
 3398 0034 05       		.uleb128 0x5
 3399 0035 24       		.uleb128 0x24
 3400 0036 00       		.byte	0
 3401 0037 0B       		.uleb128 0xb
 3402 0038 0B       		.uleb128 0xb
 3403 0039 3E       		.uleb128 0x3e
 3404 003a 0B       		.uleb128 0xb
 3405 003b 03       		.uleb128 0x3
 3406 003c 0E       		.uleb128 0xe
 3407 003d 00       		.byte	0
 3408 003e 00       		.byte	0
 3409 003f 06       		.uleb128 0x6
 3410 0040 16       		.uleb128 0x16
 3411 0041 00       		.byte	0
 3412 0042 03       		.uleb128 0x3
 3413 0043 0E       		.uleb128 0xe
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 125


 3414 0044 3A       		.uleb128 0x3a
 3415 0045 0B       		.uleb128 0xb
 3416 0046 3B       		.uleb128 0x3b
 3417 0047 0B       		.uleb128 0xb
 3418 0048 49       		.uleb128 0x49
 3419 0049 13       		.uleb128 0x13
 3420 004a 00       		.byte	0
 3421 004b 00       		.byte	0
 3422 004c 07       		.uleb128 0x7
 3423 004d 24       		.uleb128 0x24
 3424 004e 00       		.byte	0
 3425 004f 0B       		.uleb128 0xb
 3426 0050 0B       		.uleb128 0xb
 3427 0051 3E       		.uleb128 0x3e
 3428 0052 0B       		.uleb128 0xb
 3429 0053 03       		.uleb128 0x3
 3430 0054 08       		.uleb128 0x8
 3431 0055 00       		.byte	0
 3432 0056 00       		.byte	0
 3433 0057 08       		.uleb128 0x8
 3434 0058 13       		.uleb128 0x13
 3435 0059 01       		.byte	0x1
 3436 005a 0B       		.uleb128 0xb
 3437 005b 05       		.uleb128 0x5
 3438 005c 3A       		.uleb128 0x3a
 3439 005d 0B       		.uleb128 0xb
 3440 005e 3B       		.uleb128 0x3b
 3441 005f 05       		.uleb128 0x5
 3442 0060 01       		.uleb128 0x1
 3443 0061 13       		.uleb128 0x13
 3444 0062 00       		.byte	0
 3445 0063 00       		.byte	0
 3446 0064 09       		.uleb128 0x9
 3447 0065 0D       		.uleb128 0xd
 3448 0066 00       		.byte	0
 3449 0067 03       		.uleb128 0x3
 3450 0068 0E       		.uleb128 0xe
 3451 0069 3A       		.uleb128 0x3a
 3452 006a 0B       		.uleb128 0xb
 3453 006b 3B       		.uleb128 0x3b
 3454 006c 05       		.uleb128 0x5
 3455 006d 49       		.uleb128 0x49
 3456 006e 13       		.uleb128 0x13
 3457 006f 38       		.uleb128 0x38
 3458 0070 0B       		.uleb128 0xb
 3459 0071 00       		.byte	0
 3460 0072 00       		.byte	0
 3461 0073 0A       		.uleb128 0xa
 3462 0074 0D       		.uleb128 0xd
 3463 0075 00       		.byte	0
 3464 0076 03       		.uleb128 0x3
 3465 0077 0E       		.uleb128 0xe
 3466 0078 3A       		.uleb128 0x3a
 3467 0079 0B       		.uleb128 0xb
 3468 007a 3B       		.uleb128 0x3b
 3469 007b 05       		.uleb128 0x5
 3470 007c 49       		.uleb128 0x49
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 126


 3471 007d 13       		.uleb128 0x13
 3472 007e 38       		.uleb128 0x38
 3473 007f 05       		.uleb128 0x5
 3474 0080 00       		.byte	0
 3475 0081 00       		.byte	0
 3476 0082 0B       		.uleb128 0xb
 3477 0083 0D       		.uleb128 0xd
 3478 0084 00       		.byte	0
 3479 0085 03       		.uleb128 0x3
 3480 0086 08       		.uleb128 0x8
 3481 0087 3A       		.uleb128 0x3a
 3482 0088 0B       		.uleb128 0xb
 3483 0089 3B       		.uleb128 0x3b
 3484 008a 05       		.uleb128 0x5
 3485 008b 49       		.uleb128 0x49
 3486 008c 13       		.uleb128 0x13
 3487 008d 38       		.uleb128 0x38
 3488 008e 05       		.uleb128 0x5
 3489 008f 00       		.byte	0
 3490 0090 00       		.byte	0
 3491 0091 0C       		.uleb128 0xc
 3492 0092 01       		.uleb128 0x1
 3493 0093 01       		.byte	0x1
 3494 0094 49       		.uleb128 0x49
 3495 0095 13       		.uleb128 0x13
 3496 0096 01       		.uleb128 0x1
 3497 0097 13       		.uleb128 0x13
 3498 0098 00       		.byte	0
 3499 0099 00       		.byte	0
 3500 009a 0D       		.uleb128 0xd
 3501 009b 21       		.uleb128 0x21
 3502 009c 00       		.byte	0
 3503 009d 49       		.uleb128 0x49
 3504 009e 13       		.uleb128 0x13
 3505 009f 2F       		.uleb128 0x2f
 3506 00a0 0B       		.uleb128 0xb
 3507 00a1 00       		.byte	0
 3508 00a2 00       		.byte	0
 3509 00a3 0E       		.uleb128 0xe
 3510 00a4 35       		.uleb128 0x35
 3511 00a5 00       		.byte	0
 3512 00a6 49       		.uleb128 0x49
 3513 00a7 13       		.uleb128 0x13
 3514 00a8 00       		.byte	0
 3515 00a9 00       		.byte	0
 3516 00aa 0F       		.uleb128 0xf
 3517 00ab 21       		.uleb128 0x21
 3518 00ac 00       		.byte	0
 3519 00ad 49       		.uleb128 0x49
 3520 00ae 13       		.uleb128 0x13
 3521 00af 2F       		.uleb128 0x2f
 3522 00b0 05       		.uleb128 0x5
 3523 00b1 00       		.byte	0
 3524 00b2 00       		.byte	0
 3525 00b3 10       		.uleb128 0x10
 3526 00b4 16       		.uleb128 0x16
 3527 00b5 00       		.byte	0
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 127


 3528 00b6 03       		.uleb128 0x3
 3529 00b7 0E       		.uleb128 0xe
 3530 00b8 3A       		.uleb128 0x3a
 3531 00b9 0B       		.uleb128 0xb
 3532 00ba 3B       		.uleb128 0x3b
 3533 00bb 05       		.uleb128 0x5
 3534 00bc 49       		.uleb128 0x49
 3535 00bd 13       		.uleb128 0x13
 3536 00be 00       		.byte	0
 3537 00bf 00       		.byte	0
 3538 00c0 11       		.uleb128 0x11
 3539 00c1 26       		.uleb128 0x26
 3540 00c2 00       		.byte	0
 3541 00c3 49       		.uleb128 0x49
 3542 00c4 13       		.uleb128 0x13
 3543 00c5 00       		.byte	0
 3544 00c6 00       		.byte	0
 3545 00c7 12       		.uleb128 0x12
 3546 00c8 13       		.uleb128 0x13
 3547 00c9 01       		.byte	0x1
 3548 00ca 0B       		.uleb128 0xb
 3549 00cb 0B       		.uleb128 0xb
 3550 00cc 3A       		.uleb128 0x3a
 3551 00cd 0B       		.uleb128 0xb
 3552 00ce 3B       		.uleb128 0x3b
 3553 00cf 0B       		.uleb128 0xb
 3554 00d0 01       		.uleb128 0x1
 3555 00d1 13       		.uleb128 0x13
 3556 00d2 00       		.byte	0
 3557 00d3 00       		.byte	0
 3558 00d4 13       		.uleb128 0x13
 3559 00d5 0D       		.uleb128 0xd
 3560 00d6 00       		.byte	0
 3561 00d7 03       		.uleb128 0x3
 3562 00d8 08       		.uleb128 0x8
 3563 00d9 3A       		.uleb128 0x3a
 3564 00da 0B       		.uleb128 0xb
 3565 00db 3B       		.uleb128 0x3b
 3566 00dc 0B       		.uleb128 0xb
 3567 00dd 49       		.uleb128 0x49
 3568 00de 13       		.uleb128 0x13
 3569 00df 38       		.uleb128 0x38
 3570 00e0 0B       		.uleb128 0xb
 3571 00e1 00       		.byte	0
 3572 00e2 00       		.byte	0
 3573 00e3 14       		.uleb128 0x14
 3574 00e4 0D       		.uleb128 0xd
 3575 00e5 00       		.byte	0
 3576 00e6 03       		.uleb128 0x3
 3577 00e7 0E       		.uleb128 0xe
 3578 00e8 3A       		.uleb128 0x3a
 3579 00e9 0B       		.uleb128 0xb
 3580 00ea 3B       		.uleb128 0x3b
 3581 00eb 0B       		.uleb128 0xb
 3582 00ec 49       		.uleb128 0x49
 3583 00ed 13       		.uleb128 0x13
 3584 00ee 38       		.uleb128 0x38
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 128


 3585 00ef 0B       		.uleb128 0xb
 3586 00f0 00       		.byte	0
 3587 00f1 00       		.byte	0
 3588 00f2 15       		.uleb128 0x15
 3589 00f3 13       		.uleb128 0x13
 3590 00f4 01       		.byte	0x1
 3591 00f5 0B       		.uleb128 0xb
 3592 00f6 05       		.uleb128 0x5
 3593 00f7 3A       		.uleb128 0x3a
 3594 00f8 0B       		.uleb128 0xb
 3595 00f9 3B       		.uleb128 0x3b
 3596 00fa 0B       		.uleb128 0xb
 3597 00fb 01       		.uleb128 0x1
 3598 00fc 13       		.uleb128 0x13
 3599 00fd 00       		.byte	0
 3600 00fe 00       		.byte	0
 3601 00ff 16       		.uleb128 0x16
 3602 0100 0D       		.uleb128 0xd
 3603 0101 00       		.byte	0
 3604 0102 03       		.uleb128 0x3
 3605 0103 0E       		.uleb128 0xe
 3606 0104 3A       		.uleb128 0x3a
 3607 0105 0B       		.uleb128 0xb
 3608 0106 3B       		.uleb128 0x3b
 3609 0107 0B       		.uleb128 0xb
 3610 0108 49       		.uleb128 0x49
 3611 0109 13       		.uleb128 0x13
 3612 010a 38       		.uleb128 0x38
 3613 010b 05       		.uleb128 0x5
 3614 010c 00       		.byte	0
 3615 010d 00       		.byte	0
 3616 010e 17       		.uleb128 0x17
 3617 010f 13       		.uleb128 0x13
 3618 0110 01       		.byte	0x1
 3619 0111 0B       		.uleb128 0xb
 3620 0112 0B       		.uleb128 0xb
 3621 0113 3A       		.uleb128 0x3a
 3622 0114 0B       		.uleb128 0xb
 3623 0115 3B       		.uleb128 0x3b
 3624 0116 05       		.uleb128 0x5
 3625 0117 01       		.uleb128 0x1
 3626 0118 13       		.uleb128 0x13
 3627 0119 00       		.byte	0
 3628 011a 00       		.byte	0
 3629 011b 18       		.uleb128 0x18
 3630 011c 0F       		.uleb128 0xf
 3631 011d 00       		.byte	0
 3632 011e 0B       		.uleb128 0xb
 3633 011f 0B       		.uleb128 0xb
 3634 0120 00       		.byte	0
 3635 0121 00       		.byte	0
 3636 0122 19       		.uleb128 0x19
 3637 0123 04       		.uleb128 0x4
 3638 0124 01       		.byte	0x1
 3639 0125 0B       		.uleb128 0xb
 3640 0126 0B       		.uleb128 0xb
 3641 0127 49       		.uleb128 0x49
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 129


 3642 0128 13       		.uleb128 0x13
 3643 0129 3A       		.uleb128 0x3a
 3644 012a 0B       		.uleb128 0xb
 3645 012b 3B       		.uleb128 0x3b
 3646 012c 05       		.uleb128 0x5
 3647 012d 01       		.uleb128 0x1
 3648 012e 13       		.uleb128 0x13
 3649 012f 00       		.byte	0
 3650 0130 00       		.byte	0
 3651 0131 1A       		.uleb128 0x1a
 3652 0132 0F       		.uleb128 0xf
 3653 0133 00       		.byte	0
 3654 0134 0B       		.uleb128 0xb
 3655 0135 0B       		.uleb128 0xb
 3656 0136 49       		.uleb128 0x49
 3657 0137 13       		.uleb128 0x13
 3658 0138 00       		.byte	0
 3659 0139 00       		.byte	0
 3660 013a 1B       		.uleb128 0x1b
 3661 013b 15       		.uleb128 0x15
 3662 013c 01       		.byte	0x1
 3663 013d 27       		.uleb128 0x27
 3664 013e 19       		.uleb128 0x19
 3665 013f 01       		.uleb128 0x1
 3666 0140 13       		.uleb128 0x13
 3667 0141 00       		.byte	0
 3668 0142 00       		.byte	0
 3669 0143 1C       		.uleb128 0x1c
 3670 0144 05       		.uleb128 0x5
 3671 0145 00       		.byte	0
 3672 0146 49       		.uleb128 0x49
 3673 0147 13       		.uleb128 0x13
 3674 0148 00       		.byte	0
 3675 0149 00       		.byte	0
 3676 014a 1D       		.uleb128 0x1d
 3677 014b 15       		.uleb128 0x15
 3678 014c 01       		.byte	0x1
 3679 014d 27       		.uleb128 0x27
 3680 014e 19       		.uleb128 0x19
 3681 014f 49       		.uleb128 0x49
 3682 0150 13       		.uleb128 0x13
 3683 0151 01       		.uleb128 0x1
 3684 0152 13       		.uleb128 0x13
 3685 0153 00       		.byte	0
 3686 0154 00       		.byte	0
 3687 0155 1E       		.uleb128 0x1e
 3688 0156 13       		.uleb128 0x13
 3689 0157 01       		.byte	0x1
 3690 0158 03       		.uleb128 0x3
 3691 0159 0E       		.uleb128 0xe
 3692 015a 0B       		.uleb128 0xb
 3693 015b 0B       		.uleb128 0xb
 3694 015c 3A       		.uleb128 0x3a
 3695 015d 0B       		.uleb128 0xb
 3696 015e 3B       		.uleb128 0x3b
 3697 015f 05       		.uleb128 0x5
 3698 0160 01       		.uleb128 0x1
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 130


 3699 0161 13       		.uleb128 0x13
 3700 0162 00       		.byte	0
 3701 0163 00       		.byte	0
 3702 0164 1F       		.uleb128 0x1f
 3703 0165 13       		.uleb128 0x13
 3704 0166 01       		.byte	0x1
 3705 0167 03       		.uleb128 0x3
 3706 0168 0E       		.uleb128 0xe
 3707 0169 0B       		.uleb128 0xb
 3708 016a 0B       		.uleb128 0xb
 3709 016b 3A       		.uleb128 0x3a
 3710 016c 0B       		.uleb128 0xb
 3711 016d 3B       		.uleb128 0x3b
 3712 016e 0B       		.uleb128 0xb
 3713 016f 01       		.uleb128 0x1
 3714 0170 13       		.uleb128 0x13
 3715 0171 00       		.byte	0
 3716 0172 00       		.byte	0
 3717 0173 20       		.uleb128 0x20
 3718 0174 2E       		.uleb128 0x2e
 3719 0175 01       		.byte	0x1
 3720 0176 03       		.uleb128 0x3
 3721 0177 0E       		.uleb128 0xe
 3722 0178 3A       		.uleb128 0x3a
 3723 0179 0B       		.uleb128 0xb
 3724 017a 3B       		.uleb128 0x3b
 3725 017b 05       		.uleb128 0x5
 3726 017c 27       		.uleb128 0x27
 3727 017d 19       		.uleb128 0x19
 3728 017e 20       		.uleb128 0x20
 3729 017f 0B       		.uleb128 0xb
 3730 0180 01       		.uleb128 0x1
 3731 0181 13       		.uleb128 0x13
 3732 0182 00       		.byte	0
 3733 0183 00       		.byte	0
 3734 0184 21       		.uleb128 0x21
 3735 0185 05       		.uleb128 0x5
 3736 0186 00       		.byte	0
 3737 0187 03       		.uleb128 0x3
 3738 0188 0E       		.uleb128 0xe
 3739 0189 3A       		.uleb128 0x3a
 3740 018a 0B       		.uleb128 0xb
 3741 018b 3B       		.uleb128 0x3b
 3742 018c 05       		.uleb128 0x5
 3743 018d 49       		.uleb128 0x49
 3744 018e 13       		.uleb128 0x13
 3745 018f 00       		.byte	0
 3746 0190 00       		.byte	0
 3747 0191 22       		.uleb128 0x22
 3748 0192 2E       		.uleb128 0x2e
 3749 0193 00       		.byte	0
 3750 0194 03       		.uleb128 0x3
 3751 0195 0E       		.uleb128 0xe
 3752 0196 3A       		.uleb128 0x3a
 3753 0197 0B       		.uleb128 0xb
 3754 0198 3B       		.uleb128 0x3b
 3755 0199 0B       		.uleb128 0xb
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 131


 3756 019a 27       		.uleb128 0x27
 3757 019b 19       		.uleb128 0x19
 3758 019c 20       		.uleb128 0x20
 3759 019d 0B       		.uleb128 0xb
 3760 019e 00       		.byte	0
 3761 019f 00       		.byte	0
 3762 01a0 23       		.uleb128 0x23
 3763 01a1 2E       		.uleb128 0x2e
 3764 01a2 01       		.byte	0x1
 3765 01a3 3F       		.uleb128 0x3f
 3766 01a4 19       		.uleb128 0x19
 3767 01a5 03       		.uleb128 0x3
 3768 01a6 0E       		.uleb128 0xe
 3769 01a7 3A       		.uleb128 0x3a
 3770 01a8 0B       		.uleb128 0xb
 3771 01a9 3B       		.uleb128 0x3b
 3772 01aa 0B       		.uleb128 0xb
 3773 01ab 27       		.uleb128 0x27
 3774 01ac 19       		.uleb128 0x19
 3775 01ad 11       		.uleb128 0x11
 3776 01ae 01       		.uleb128 0x1
 3777 01af 12       		.uleb128 0x12
 3778 01b0 06       		.uleb128 0x6
 3779 01b1 40       		.uleb128 0x40
 3780 01b2 18       		.uleb128 0x18
 3781 01b3 9742     		.uleb128 0x2117
 3782 01b5 19       		.uleb128 0x19
 3783 01b6 01       		.uleb128 0x1
 3784 01b7 13       		.uleb128 0x13
 3785 01b8 00       		.byte	0
 3786 01b9 00       		.byte	0
 3787 01ba 24       		.uleb128 0x24
 3788 01bb 1D       		.uleb128 0x1d
 3789 01bc 01       		.byte	0x1
 3790 01bd 31       		.uleb128 0x31
 3791 01be 13       		.uleb128 0x13
 3792 01bf 11       		.uleb128 0x11
 3793 01c0 01       		.uleb128 0x1
 3794 01c1 12       		.uleb128 0x12
 3795 01c2 06       		.uleb128 0x6
 3796 01c3 58       		.uleb128 0x58
 3797 01c4 0B       		.uleb128 0xb
 3798 01c5 59       		.uleb128 0x59
 3799 01c6 0B       		.uleb128 0xb
 3800 01c7 01       		.uleb128 0x1
 3801 01c8 13       		.uleb128 0x13
 3802 01c9 00       		.byte	0
 3803 01ca 00       		.byte	0
 3804 01cb 25       		.uleb128 0x25
 3805 01cc 05       		.uleb128 0x5
 3806 01cd 00       		.byte	0
 3807 01ce 31       		.uleb128 0x31
 3808 01cf 13       		.uleb128 0x13
 3809 01d0 02       		.uleb128 0x2
 3810 01d1 17       		.uleb128 0x17
 3811 01d2 00       		.byte	0
 3812 01d3 00       		.byte	0
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 132


 3813 01d4 26       		.uleb128 0x26
 3814 01d5 898201   		.uleb128 0x4109
 3815 01d8 01       		.byte	0x1
 3816 01d9 11       		.uleb128 0x11
 3817 01da 01       		.uleb128 0x1
 3818 01db 31       		.uleb128 0x31
 3819 01dc 13       		.uleb128 0x13
 3820 01dd 00       		.byte	0
 3821 01de 00       		.byte	0
 3822 01df 27       		.uleb128 0x27
 3823 01e0 8A8201   		.uleb128 0x410a
 3824 01e3 00       		.byte	0
 3825 01e4 02       		.uleb128 0x2
 3826 01e5 18       		.uleb128 0x18
 3827 01e6 9142     		.uleb128 0x2111
 3828 01e8 18       		.uleb128 0x18
 3829 01e9 00       		.byte	0
 3830 01ea 00       		.byte	0
 3831 01eb 28       		.uleb128 0x28
 3832 01ec 2E       		.uleb128 0x2e
 3833 01ed 01       		.byte	0x1
 3834 01ee 3F       		.uleb128 0x3f
 3835 01ef 19       		.uleb128 0x19
 3836 01f0 03       		.uleb128 0x3
 3837 01f1 0E       		.uleb128 0xe
 3838 01f2 3A       		.uleb128 0x3a
 3839 01f3 0B       		.uleb128 0xb
 3840 01f4 3B       		.uleb128 0x3b
 3841 01f5 0B       		.uleb128 0xb
 3842 01f6 27       		.uleb128 0x27
 3843 01f7 19       		.uleb128 0x19
 3844 01f8 49       		.uleb128 0x49
 3845 01f9 13       		.uleb128 0x13
 3846 01fa 8701     		.uleb128 0x87
 3847 01fc 19       		.uleb128 0x19
 3848 01fd 11       		.uleb128 0x11
 3849 01fe 01       		.uleb128 0x1
 3850 01ff 12       		.uleb128 0x12
 3851 0200 06       		.uleb128 0x6
 3852 0201 40       		.uleb128 0x40
 3853 0202 18       		.uleb128 0x18
 3854 0203 9742     		.uleb128 0x2117
 3855 0205 19       		.uleb128 0x19
 3856 0206 01       		.uleb128 0x1
 3857 0207 13       		.uleb128 0x13
 3858 0208 00       		.byte	0
 3859 0209 00       		.byte	0
 3860 020a 29       		.uleb128 0x29
 3861 020b 1D       		.uleb128 0x1d
 3862 020c 00       		.byte	0
 3863 020d 31       		.uleb128 0x31
 3864 020e 13       		.uleb128 0x13
 3865 020f 11       		.uleb128 0x11
 3866 0210 01       		.uleb128 0x1
 3867 0211 12       		.uleb128 0x12
 3868 0212 06       		.uleb128 0x6
 3869 0213 58       		.uleb128 0x58
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 133


 3870 0214 0B       		.uleb128 0xb
 3871 0215 59       		.uleb128 0x59
 3872 0216 0B       		.uleb128 0xb
 3873 0217 00       		.byte	0
 3874 0218 00       		.byte	0
 3875 0219 2A       		.uleb128 0x2a
 3876 021a 898201   		.uleb128 0x4109
 3877 021d 01       		.byte	0x1
 3878 021e 11       		.uleb128 0x11
 3879 021f 01       		.uleb128 0x1
 3880 0220 31       		.uleb128 0x31
 3881 0221 13       		.uleb128 0x13
 3882 0222 01       		.uleb128 0x1
 3883 0223 13       		.uleb128 0x13
 3884 0224 00       		.byte	0
 3885 0225 00       		.byte	0
 3886 0226 2B       		.uleb128 0x2b
 3887 0227 898201   		.uleb128 0x4109
 3888 022a 00       		.byte	0
 3889 022b 11       		.uleb128 0x11
 3890 022c 01       		.uleb128 0x1
 3891 022d 31       		.uleb128 0x31
 3892 022e 13       		.uleb128 0x13
 3893 022f 00       		.byte	0
 3894 0230 00       		.byte	0
 3895 0231 2C       		.uleb128 0x2c
 3896 0232 34       		.uleb128 0x34
 3897 0233 00       		.byte	0
 3898 0234 03       		.uleb128 0x3
 3899 0235 0E       		.uleb128 0xe
 3900 0236 3A       		.uleb128 0x3a
 3901 0237 0B       		.uleb128 0xb
 3902 0238 3B       		.uleb128 0x3b
 3903 0239 0B       		.uleb128 0xb
 3904 023a 49       		.uleb128 0x49
 3905 023b 13       		.uleb128 0x13
 3906 023c 00       		.byte	0
 3907 023d 00       		.byte	0
 3908 023e 2D       		.uleb128 0x2d
 3909 023f 34       		.uleb128 0x34
 3910 0240 00       		.byte	0
 3911 0241 03       		.uleb128 0x3
 3912 0242 0E       		.uleb128 0xe
 3913 0243 3A       		.uleb128 0x3a
 3914 0244 0B       		.uleb128 0xb
 3915 0245 3B       		.uleb128 0x3b
 3916 0246 05       		.uleb128 0x5
 3917 0247 49       		.uleb128 0x49
 3918 0248 13       		.uleb128 0x13
 3919 0249 3F       		.uleb128 0x3f
 3920 024a 19       		.uleb128 0x19
 3921 024b 3C       		.uleb128 0x3c
 3922 024c 19       		.uleb128 0x19
 3923 024d 00       		.byte	0
 3924 024e 00       		.byte	0
 3925 024f 2E       		.uleb128 0x2e
 3926 0250 34       		.uleb128 0x34
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 134


 3927 0251 00       		.byte	0
 3928 0252 03       		.uleb128 0x3
 3929 0253 0E       		.uleb128 0xe
 3930 0254 3A       		.uleb128 0x3a
 3931 0255 0B       		.uleb128 0xb
 3932 0256 3B       		.uleb128 0x3b
 3933 0257 0B       		.uleb128 0xb
 3934 0258 49       		.uleb128 0x49
 3935 0259 13       		.uleb128 0x13
 3936 025a 3F       		.uleb128 0x3f
 3937 025b 19       		.uleb128 0x19
 3938 025c 3C       		.uleb128 0x3c
 3939 025d 19       		.uleb128 0x19
 3940 025e 00       		.byte	0
 3941 025f 00       		.byte	0
 3942 0260 2F       		.uleb128 0x2f
 3943 0261 34       		.uleb128 0x34
 3944 0262 00       		.byte	0
 3945 0263 03       		.uleb128 0x3
 3946 0264 0E       		.uleb128 0xe
 3947 0265 3A       		.uleb128 0x3a
 3948 0266 0B       		.uleb128 0xb
 3949 0267 3B       		.uleb128 0x3b
 3950 0268 0B       		.uleb128 0xb
 3951 0269 49       		.uleb128 0x49
 3952 026a 13       		.uleb128 0x13
 3953 026b 3F       		.uleb128 0x3f
 3954 026c 19       		.uleb128 0x19
 3955 026d 02       		.uleb128 0x2
 3956 026e 18       		.uleb128 0x18
 3957 026f 00       		.byte	0
 3958 0270 00       		.byte	0
 3959 0271 30       		.uleb128 0x30
 3960 0272 34       		.uleb128 0x34
 3961 0273 00       		.byte	0
 3962 0274 03       		.uleb128 0x3
 3963 0275 08       		.uleb128 0x8
 3964 0276 3A       		.uleb128 0x3a
 3965 0277 0B       		.uleb128 0xb
 3966 0278 3B       		.uleb128 0x3b
 3967 0279 0B       		.uleb128 0xb
 3968 027a 49       		.uleb128 0x49
 3969 027b 13       		.uleb128 0x13
 3970 027c 3F       		.uleb128 0x3f
 3971 027d 19       		.uleb128 0x19
 3972 027e 02       		.uleb128 0x2
 3973 027f 18       		.uleb128 0x18
 3974 0280 00       		.byte	0
 3975 0281 00       		.byte	0
 3976 0282 31       		.uleb128 0x31
 3977 0283 2E       		.uleb128 0x2e
 3978 0284 00       		.byte	0
 3979 0285 3F       		.uleb128 0x3f
 3980 0286 19       		.uleb128 0x19
 3981 0287 3C       		.uleb128 0x3c
 3982 0288 19       		.uleb128 0x19
 3983 0289 6E       		.uleb128 0x6e
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 135


 3984 028a 0E       		.uleb128 0xe
 3985 028b 03       		.uleb128 0x3
 3986 028c 0E       		.uleb128 0xe
 3987 028d 3A       		.uleb128 0x3a
 3988 028e 0B       		.uleb128 0xb
 3989 028f 3B       		.uleb128 0x3b
 3990 0290 05       		.uleb128 0x5
 3991 0291 00       		.byte	0
 3992 0292 00       		.byte	0
 3993 0293 32       		.uleb128 0x32
 3994 0294 2E       		.uleb128 0x2e
 3995 0295 00       		.byte	0
 3996 0296 3F       		.uleb128 0x3f
 3997 0297 19       		.uleb128 0x19
 3998 0298 3C       		.uleb128 0x3c
 3999 0299 19       		.uleb128 0x19
 4000 029a 6E       		.uleb128 0x6e
 4001 029b 0E       		.uleb128 0xe
 4002 029c 03       		.uleb128 0x3
 4003 029d 0E       		.uleb128 0xe
 4004 029e 3A       		.uleb128 0x3a
 4005 029f 0B       		.uleb128 0xb
 4006 02a0 3B       		.uleb128 0x3b
 4007 02a1 0B       		.uleb128 0xb
 4008 02a2 00       		.byte	0
 4009 02a3 00       		.byte	0
 4010 02a4 00       		.byte	0
 4011              		.section	.debug_loc,"",%progbits
 4012              	.Ldebug_loc0:
 4013              	.LLST0:
 4014 0000 6E000000 		.4byte	.LVL0
 4015 0004 78000000 		.4byte	.LVL1
 4016 0008 0200     		.2byte	0x2
 4017 000a 34       		.byte	0x34
 4018 000b 9F       		.byte	0x9f
 4019 000c 00000000 		.4byte	0
 4020 0010 00000000 		.4byte	0
 4021              	.LLST1:
 4022 0014 6E000000 		.4byte	.LVL0
 4023 0018 78000000 		.4byte	.LVL1
 4024 001c 0600     		.2byte	0x6
 4025 001e 0C       		.byte	0xc
 4026 001f 00003240 		.4byte	0x40320000
 4027 0023 9F       		.byte	0x9f
 4028 0024 00000000 		.4byte	0
 4029 0028 00000000 		.4byte	0
 4030              	.LLST2:
 4031 002c 7E000000 		.4byte	.LVL2
 4032 0030 88000000 		.4byte	.LVL3
 4033 0034 0100     		.2byte	0x1
 4034 0036 53       		.byte	0x53
 4035 0037 00000000 		.4byte	0
 4036 003b 00000000 		.4byte	0
 4037              	.LLST3:
 4038 003f 14000000 		.4byte	.LVL6
 4039 0043 2A000000 		.4byte	.LVL7
 4040 0047 0100     		.2byte	0x1
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 136


 4041 0049 53       		.byte	0x53
 4042 004a 00000000 		.4byte	0
 4043 004e 00000000 		.4byte	0
 4044              	.LLST4:
 4045 0052 2A000000 		.4byte	.LVL7
 4046 0056 34000000 		.4byte	.LVL8
 4047 005a 0100     		.2byte	0x1
 4048 005c 53       		.byte	0x53
 4049 005d 34000000 		.4byte	.LVL8
 4050 0061 40000000 		.4byte	.LVL9
 4051 0065 0200     		.2byte	0x2
 4052 0067 74       		.byte	0x74
 4053 0068 00       		.sleb128 0
 4054 0069 00000000 		.4byte	0
 4055 006d 00000000 		.4byte	0
 4056              	.LLST5:
 4057 0071 4C000000 		.4byte	.LVL12
 4058 0075 52000000 		.4byte	.LVL13
 4059 0079 0200     		.2byte	0x2
 4060 007b 31       		.byte	0x31
 4061 007c 9F       		.byte	0x9f
 4062 007d 00000000 		.4byte	0
 4063 0081 00000000 		.4byte	0
 4064              	.LLST7:
 4065 0085 4C000000 		.4byte	.LVL12
 4066 0089 52000000 		.4byte	.LVL13
 4067 008d 0600     		.2byte	0x6
 4068 008f 0C       		.byte	0xc
 4069 0090 80003240 		.4byte	0x40320080
 4070 0094 9F       		.byte	0x9f
 4071 0095 00000000 		.4byte	0
 4072 0099 00000000 		.4byte	0
 4073              	.LLST8:
 4074 009d 52000000 		.4byte	.LVL13
 4075 00a1 56000000 		.4byte	.LVL14
 4076 00a5 0200     		.2byte	0x2
 4077 00a7 31       		.byte	0x31
 4078 00a8 9F       		.byte	0x9f
 4079 00a9 00000000 		.4byte	0
 4080 00ad 00000000 		.4byte	0
 4081              	.LLST9:
 4082 00b1 52000000 		.4byte	.LVL13
 4083 00b5 56000000 		.4byte	.LVL14
 4084 00b9 0200     		.2byte	0x2
 4085 00bb 35       		.byte	0x35
 4086 00bc 9F       		.byte	0x9f
 4087 00bd 00000000 		.4byte	0
 4088 00c1 00000000 		.4byte	0
 4089              	.LLST10:
 4090 00c5 52000000 		.4byte	.LVL13
 4091 00c9 56000000 		.4byte	.LVL14
 4092 00cd 0600     		.2byte	0x6
 4093 00cf 0C       		.byte	0xc
 4094 00d0 80003240 		.4byte	0x40320080
 4095 00d4 9F       		.byte	0x9f
 4096 00d5 00000000 		.4byte	0
 4097 00d9 00000000 		.4byte	0
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 137


 4098              		.section	.debug_aranges,"",%progbits
 4099 0000 24000000 		.4byte	0x24
 4100 0004 0200     		.2byte	0x2
 4101 0006 00000000 		.4byte	.Ldebug_info0
 4102 000a 04       		.byte	0x4
 4103 000b 00       		.byte	0
 4104 000c 0000     		.2byte	0
 4105 000e 0000     		.2byte	0
 4106 0010 00000000 		.4byte	.LFB693
 4107 0014 A8000000 		.4byte	.LFE693-.LFB693
 4108 0018 00000000 		.4byte	.LFB694
 4109 001c 24010000 		.4byte	.LFE694-.LFB694
 4110 0020 00000000 		.4byte	0
 4111 0024 00000000 		.4byte	0
 4112              		.section	.debug_ranges,"",%progbits
 4113              	.Ldebug_ranges0:
 4114 0000 00000000 		.4byte	.LFB693
 4115 0004 A8000000 		.4byte	.LFE693
 4116 0008 00000000 		.4byte	.LFB694
 4117 000c 24010000 		.4byte	.LFE694
 4118 0010 00000000 		.4byte	0
 4119 0014 00000000 		.4byte	0
 4120              		.section	.debug_line,"",%progbits
 4121              	.Ldebug_line0:
 4122 0000 7F050000 		.section	.debug_str,"MS",%progbits,1
 4122      0200EA04 
 4122      00000201 
 4122      FB0E0D00 
 4122      01010101 
 4123              	.LASF137:
 4124 0000 7564625F 		.ascii	"udb_interrupts_5_IRQn\000"
 4124      696E7465 
 4124      72727570 
 4124      74735F35 
 4124      5F495251 
 4125              	.LASF62:
 4126 0016 63707573 		.ascii	"cpuss_interrupts_dw0_2_IRQn\000"
 4126      735F696E 
 4126      74657272 
 4126      75707473 
 4126      5F647730 
 4127              	.LASF203:
 4128 0032 52455345 		.ascii	"RESERVED\000"
 4128      52564544 
 4128      00
 4129              	.LASF211:
 4130 003b 5644445F 		.ascii	"VDD_ACTIVE\000"
 4130      41435449 
 4130      564500
 4131              	.LASF207:
 4132 0046 494E5452 		.ascii	"INTR_CAUSE0\000"
 4132      5F434155 
 4132      53453000 
 4133              	.LASF208:
 4134 0052 494E5452 		.ascii	"INTR_CAUSE1\000"
 4134      5F434155 
 4134      53453100 
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 138


 4135              	.LASF209:
 4136 005e 494E5452 		.ascii	"INTR_CAUSE2\000"
 4136      5F434155 
 4136      53453200 
 4137              	.LASF344:
 4138 006a 63795F63 		.ascii	"cy_cb_scb_spi_handle_events_t\000"
 4138      625F7363 
 4138      625F7370 
 4138      695F6861 
 4138      6E646C65 
 4139              	.LASF123:
 4140 0088 74637077 		.ascii	"tcpwm_1_interrupts_15_IRQn\000"
 4140      6D5F315F 
 4140      696E7465 
 4140      72727570 
 4140      74735F31 
 4141              	.LASF382:
 4142 00a3 73746F70 		.ascii	"stopInputMode\000"
 4142      496E7075 
 4142      744D6F64 
 4142      6500
 4143              	.LASF455:
 4144 00b1 6D61696E 		.ascii	"main_cm4.c\000"
 4144      5F636D34 
 4144      2E6300
 4145              	.LASF114:
 4146 00bc 74637077 		.ascii	"tcpwm_1_interrupts_6_IRQn\000"
 4146      6D5F315F 
 4146      696E7465 
 4146      72727570 
 4146      74735F36 
 4147              	.LASF410:
 4148 00d6 63795F64 		.ascii	"cy_device\000"
 4148      65766963 
 4148      6500
 4149              	.LASF142:
 4150 00e0 7564625F 		.ascii	"udb_interrupts_10_IRQn\000"
 4150      696E7465 
 4150      72727570 
 4150      74735F31 
 4150      305F4952 
 4151              	.LASF346:
 4152 00f7 63795F73 		.ascii	"cy_stc_scb_spi_context\000"
 4152      74635F73 
 4152      63625F73 
 4152      70695F63 
 4152      6F6E7465 
 4153              	.LASF290:
 4154 010e 63707573 		.ascii	"cpussCm0ClockCtlOffset\000"
 4154      73436D30 
 4154      436C6F63 
 4154      6B43746C 
 4154      4F666673 
 4155              	.LASF67:
 4156 0125 63707573 		.ascii	"cpuss_interrupts_dw0_7_IRQn\000"
 4156      735F696E 
 4156      74657272 
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 139


 4156      75707473 
 4156      5F647730 
 4157              	.LASF325:
 4158 0141 6D617374 		.ascii	"masterStatus\000"
 4158      65725374 
 4158      61747573 
 4158      00
 4159              	.LASF412:
 4160 014e 43595F45 		.ascii	"CY_EINK_SPIM_context\000"
 4160      494E4B5F 
 4160      5350494D 
 4160      5F636F6E 
 4160      74657874 
 4161              	.LASF54:
 4162 0163 7363625F 		.ascii	"scb_3_interrupt_IRQn\000"
 4162      335F696E 
 4162      74657272 
 4162      7570745F 
 4162      4952516E 
 4163              	.LASF84:
 4164 0178 63707573 		.ascii	"cpuss_interrupts_dw1_8_IRQn\000"
 4164      735F696E 
 4164      74657272 
 4164      75707473 
 4164      5F647731 
 4165              	.LASF358:
 4166 0194 74785374 		.ascii	"txStatus\000"
 4166      61747573 
 4166      00
 4167              	.LASF222:
 4168 019d 70657269 		.ascii	"periBase\000"
 4168      42617365 
 4168      00
 4169              	.LASF315:
 4170 01a6 63795F73 		.ascii	"cy_stc_sysint_t\000"
 4170      74635F73 
 4170      7973696E 
 4170      745F7400 
 4171              	.LASF221:
 4172 01b6 666C6173 		.ascii	"flashcBase\000"
 4172      68634261 
 4172      736500
 4173              	.LASF434:
 4174 01c1 62756666 		.ascii	"buffer\000"
 4174      657200
 4175              	.LASF268:
 4176 01c8 64774368 		.ascii	"dwChSize\000"
 4176      53697A65 
 4176      00
 4177              	.LASF39:
 4178 01d1 63707573 		.ascii	"cpuss_interrupts_ipc_4_IRQn\000"
 4178      735F696E 
 4178      74657272 
 4178      75707473 
 4178      5F697063 
 4179              	.LASF435:
 4180 01ed 696D6167 		.ascii	"imageBufferCache\000"
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 140


 4180      65427566 
 4180      66657243 
 4180      61636865 
 4180      00
 4181              	.LASF411:
 4182 01fe 626F7574 		.ascii	"bouton_isr_cfg\000"
 4182      6F6E5F69 
 4182      73725F63 
 4182      666700
 4183              	.LASF90:
 4184 020d 63707573 		.ascii	"cpuss_interrupts_dw1_14_IRQn\000"
 4184      735F696E 
 4184      74657272 
 4184      75707473 
 4184      5F647731 
 4185              	.LASF172:
 4186 022a 756E7369 		.ascii	"unsigned int\000"
 4186      676E6564 
 4186      20696E74 
 4186      00
 4187              	.LASF320:
 4188 0237 63795F63 		.ascii	"cy_cb_scb_i2c_handle_events_t\000"
 4188      625F7363 
 4188      625F6932 
 4188      635F6861 
 4188      6E646C65 
 4189              	.LASF46:
 4190 0255 63707573 		.ascii	"cpuss_interrupts_ipc_11_IRQn\000"
 4190      735F696E 
 4190      74657272 
 4190      75707473 
 4190      5F697063 
 4191              	.LASF250:
 4192 0272 736D6966 		.ascii	"smifDeviceNr\000"
 4192      44657669 
 4192      63654E72 
 4192      00
 4193              	.LASF449:
 4194 027f 53797374 		.ascii	"SystemCoreClockUpdate\000"
 4194      656D436F 
 4194      7265436C 
 4194      6F636B55 
 4194      70646174 
 4195              	.LASF115:
 4196 0295 74637077 		.ascii	"tcpwm_1_interrupts_7_IRQn\000"
 4196      6D5F315F 
 4196      696E7465 
 4196      72727570 
 4196      74735F37 
 4197              	.LASF328:
 4198 02af 6D617374 		.ascii	"masterBuffer\000"
 4198      65724275 
 4198      66666572 
 4198      00
 4199              	.LASF353:
 4200 02bc 74784275 		.ascii	"txBufIdx\000"
 4200      66496478 
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 141


 4200      00
 4201              	.LASF140:
 4202 02c5 7564625F 		.ascii	"udb_interrupts_8_IRQn\000"
 4202      696E7465 
 4202      72727570 
 4202      74735F38 
 4202      5F495251 
 4203              	.LASF381:
 4204 02db 73746172 		.ascii	"startInput\000"
 4204      74496E70 
 4204      757400
 4205              	.LASF76:
 4206 02e6 63707573 		.ascii	"cpuss_interrupts_dw1_0_IRQn\000"
 4206      735F696E 
 4206      74657272 
 4206      75707473 
 4206      5F647731 
 4207              	.LASF458:
 4208 0302 6973725F 		.ascii	"isr_bouton\000"
 4208      626F7574 
 4208      6F6E00
 4209              	.LASF166:
 4210 030d 5F5F696E 		.ascii	"__int32_t\000"
 4210      7433325F 
 4210      7400
 4211              	.LASF33:
 4212 0317 70617373 		.ascii	"pass_interrupt_ctbs_IRQn\000"
 4212      5F696E74 
 4212      65727275 
 4212      70745F63 
 4212      7462735F 
 4213              	.LASF246:
 4214 0330 73727373 		.ascii	"srssNumClkpath\000"
 4214      4E756D43 
 4214      6C6B7061 
 4214      746800
 4215              	.LASF220:
 4216 033f 63707573 		.ascii	"cpussBase\000"
 4216      73426173 
 4216      6500
 4217              	.LASF338:
 4218 0349 736C6176 		.ascii	"slaveRxBuffer\000"
 4218      65527842 
 4218      75666665 
 4218      7200
 4219              	.LASF450:
 4220 0357 43617053 		.ascii	"CapSense_Start\000"
 4220      656E7365 
 4220      5F537461 
 4220      727400
 4221              	.LASF30:
 4222 0366 73727373 		.ascii	"srss_interrupt_mcwdt_1_IRQn\000"
 4222      5F696E74 
 4222      65727275 
 4222      70745F6D 
 4222      63776474 
 4223              	.LASF12:
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 142


 4224 0382 696F7373 		.ascii	"ioss_interrupts_gpio_2_IRQn\000"
 4224      5F696E74 
 4224      65727275 
 4224      7074735F 
 4224      6770696F 
 4225              	.LASF342:
 4226 039e 63624164 		.ascii	"cbAddr\000"
 4226      647200
 4227              	.LASF73:
 4228 03a5 63707573 		.ascii	"cpuss_interrupts_dw0_13_IRQn\000"
 4228      735F696E 
 4228      74657272 
 4228      75707473 
 4228      5F647730 
 4229              	.LASF317:
 4230 03c2 43595F53 		.ascii	"CY_SCB_I2C_ACK\000"
 4230      43425F49 
 4230      32435F41 
 4230      434B00
 4231              	.LASF383:
 4232 03d1 73746F70 		.ascii	"stopInput\000"
 4232      496E7075 
 4232      7400
 4233              	.LASF361:
 4234 03db 72785269 		.ascii	"rxRingBufSize\000"
 4234      6E674275 
 4234      6653697A 
 4234      6500
 4235              	.LASF25:
 4236 03e9 696F7373 		.ascii	"ioss_interrupt_gpio_IRQn\000"
 4236      5F696E74 
 4236      65727275 
 4236      70745F67 
 4236      70696F5F 
 4237              	.LASF149:
 4238 0402 61756469 		.ascii	"audioss_interrupt_i2s_IRQn\000"
 4238      6F73735F 
 4238      696E7465 
 4238      72727570 
 4238      745F6932 
 4239              	.LASF129:
 4240 041d 74637077 		.ascii	"tcpwm_1_interrupts_21_IRQn\000"
 4240      6D5F315F 
 4240      696E7465 
 4240      72727570 
 4240      74735F32 
 4241              	.LASF27:
 4242 0438 6C70636F 		.ascii	"lpcomp_interrupt_IRQn\000"
 4242      6D705F69 
 4242      6E746572 
 4242      72757074 
 4242      5F495251 
 4243              	.LASF276:
 4244 044e 70657269 		.ascii	"periTrGrSize\000"
 4244      54724772 
 4244      53697A65 
 4244      00
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 143


 4245              	.LASF107:
 4246 045b 74637077 		.ascii	"tcpwm_0_interrupts_7_IRQn\000"
 4246      6D5F305F 
 4246      696E7465 
 4246      72727570 
 4246      74735F37 
 4247              	.LASF333:
 4248 0475 736C6176 		.ascii	"slaveRdBufEmpty\000"
 4248      65526442 
 4248      7566456D 
 4248      70747900 
 4249              	.LASF421:
 4250 0485 656E7472 		.ascii	"entree\000"
 4250      656500
 4251              	.LASF279:
 4252 048c 70657269 		.ascii	"periDivCmdPaDivSelPos\000"
 4252      44697643 
 4252      6D645061 
 4252      44697653 
 4252      656C506F 
 4253              	.LASF198:
 4254 04a2 494E5452 		.ascii	"INTR_SET\000"
 4254      5F534554 
 4254      00
 4255              	.LASF256:
 4256 04ab 63727970 		.ascii	"cryptoMemSize\000"
 4256      746F4D65 
 4256      6D53697A 
 4256      6500
 4257              	.LASF302:
 4258 04b9 63707573 		.ascii	"cpussRam1Ctl0\000"
 4258      7352616D 
 4258      3143746C 
 4258      3000
 4259              	.LASF247:
 4260 04c7 73727373 		.ascii	"srssNumPll\000"
 4260      4E756D50 
 4260      6C6C00
 4261              	.LASF304:
 4262 04d2 69706353 		.ascii	"ipcStructSize\000"
 4262      74727563 
 4262      7453697A 
 4262      6500
 4263              	.LASF318:
 4264 04e0 43595F53 		.ascii	"CY_SCB_I2C_NAK\000"
 4264      43425F49 
 4264      32435F4E 
 4264      414B00
 4265              	.LASF244:
 4266 04ef 63707573 		.ascii	"cpussFmIrq\000"
 4266      73466D49 
 4266      727100
 4267              	.LASF102:
 4268 04fa 74637077 		.ascii	"tcpwm_0_interrupts_2_IRQn\000"
 4268      6D5F305F 
 4268      696E7465 
 4268      72727570 
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 144


 4268      74735F32 
 4269              	.LASF321:
 4270 0514 63795F63 		.ascii	"cy_cb_scb_i2c_handle_addr_t\000"
 4270      625F7363 
 4270      625F6932 
 4270      635F6861 
 4270      6E646C65 
 4271              	.LASF372:
 4272 0530 636F6D70 		.ascii	"compare0\000"
 4272      61726530 
 4272      00
 4273              	.LASF373:
 4274 0539 636F6D70 		.ascii	"compare1\000"
 4274      61726531 
 4274      00
 4275              	.LASF454:
 4276 0542 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 4276      43313120 
 4276      352E342E 
 4276      31203230 
 4276      31363036 
 4277 0575 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m4 -mfloat-abi=s"
 4277      20726576 
 4277      6973696F 
 4277      6E203233 
 4277      37373135 
 4278 05a8 6F667466 		.ascii	"oftfp -mfpu=fpv4-sp-d16 -mthumb -g -Og -ffunction-s"
 4278      70202D6D 
 4278      6670753D 
 4278      66707634 
 4278      2D73702D 
 4279 05db 65637469 		.ascii	"ections -ffat-lto-objects\000"
 4279      6F6E7320 
 4279      2D666661 
 4279      742D6C74 
 4279      6F2D6F62 
 4280              	.LASF146:
 4281 05f5 7564625F 		.ascii	"udb_interrupts_14_IRQn\000"
 4281      696E7465 
 4281      72727570 
 4281      74735F31 
 4281      345F4952 
 4282              	.LASF345:
 4283 060c 63795F73 		.ascii	"cy_stc_scb_i2c_context\000"
 4283      74635F73 
 4283      63625F69 
 4283      32635F63 
 4283      6F6E7465 
 4284              	.LASF417:
 4285 0623 696E6465 		.ascii	"indexBuffer\000"
 4285      78427566 
 4285      66657200 
 4286              	.LASF278:
 4287 062f 70657269 		.ascii	"periDivCmdTypeSelPos\000"
 4287      44697643 
 4287      6D645479 
 4287      70655365 
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 145


 4287      6C506F73 
 4288              	.LASF295:
 4289 0644 63707573 		.ascii	"cpussTrimRamCtlOffset\000"
 4289      73547269 
 4289      6D52616D 
 4289      43746C4F 
 4289      66667365 
 4290              	.LASF420:
 4291 065a 416C6172 		.ascii	"AlarmeBMI160\000"
 4291      6D65424D 
 4291      49313630 
 4291      00
 4292              	.LASF139:
 4293 0667 7564625F 		.ascii	"udb_interrupts_7_IRQn\000"
 4293      696E7465 
 4293      72727570 
 4293      74735F37 
 4293      5F495251 
 4294              	.LASF200:
 4295 067d 4346475F 		.ascii	"CFG_IN\000"
 4295      494E00
 4296              	.LASF28:
 4297 0684 7363625F 		.ascii	"scb_8_interrupt_IRQn\000"
 4297      385F696E 
 4297      74657272 
 4297      7570745F 
 4297      4952516E 
 4298              	.LASF3:
 4299 0699 4D656D6F 		.ascii	"MemoryManagement_IRQn\000"
 4299      72794D61 
 4299      6E616765 
 4299      6D656E74 
 4299      5F495251 
 4300              	.LASF334:
 4301 06af 736C6176 		.ascii	"slaveTxBuffer\000"
 4301      65547842 
 4301      75666665 
 4301      7200
 4302              	.LASF395:
 4303 06bd 73637265 		.ascii	"screen\000"
 4303      656E00
 4304              	.LASF134:
 4305 06c4 7564625F 		.ascii	"udb_interrupts_2_IRQn\000"
 4305      696E7465 
 4305      72727570 
 4305      74735F32 
 4305      5F495251 
 4306              	.LASF336:
 4307 06da 736C6176 		.ascii	"slaveTxBufferIdx\000"
 4307      65547842 
 4307      75666665 
 4307      72496478 
 4307      00
 4308              	.LASF456:
 4309 06eb 433A5C55 		.ascii	"C:\\Users\\user\\Desktop\\RENDUFINAL\\ESSAI_3\\Labo"
 4309      73657273 
 4309      5C757365 
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 146


 4309      725C4465 
 4309      736B746F 
 4310 0718 7261746F 		.ascii	"ratoire3.cydsn\000"
 4310      69726533 
 4310      2E637964 
 4310      736E00
 4311              	.LASF177:
 4312 0727 75696E74 		.ascii	"uint32_t\000"
 4312      33325F74 
 4312      00
 4313              	.LASF371:
 4314 0730 636F6D70 		.ascii	"compareOrCapture\000"
 4314      6172654F 
 4314      72436170 
 4314      74757265 
 4314      00
 4315              	.LASF402:
 4316 0741 43795F47 		.ascii	"Cy_GPIO_ClearInterrupt\000"
 4316      50494F5F 
 4316      436C6561 
 4316      72496E74 
 4316      65727275 
 4317              	.LASF23:
 4318 0758 696F7373 		.ascii	"ioss_interrupts_gpio_13_IRQn\000"
 4318      5F696E74 
 4318      65727275 
 4318      7074735F 
 4318      6770696F 
 4319              	.LASF216:
 4320 0775 4750494F 		.ascii	"GPIO_V1_Type\000"
 4320      5F56315F 
 4320      54797065 
 4320      00
 4321              	.LASF288:
 4322 0782 6770696F 		.ascii	"gpioPrtCfgOutOffset\000"
 4322      50727443 
 4322      66674F75 
 4322      744F6666 
 4322      73657400 
 4323              	.LASF178:
 4324 0796 49534552 		.ascii	"ISER\000"
 4324      00
 4325              	.LASF195:
 4326 079b 494E5452 		.ascii	"INTR\000"
 4326      00
 4327              	.LASF389:
 4328 07a0 4F505449 		.ascii	"OPTION_1\000"
 4328      4F4E5F31 
 4328      00
 4329              	.LASF193:
 4330 07a9 4F55545F 		.ascii	"OUT_SET\000"
 4330      53455400 
 4331              	.LASF390:
 4332 07b1 4F505449 		.ascii	"OPTION_2\000"
 4332      4F4E5F32 
 4332      00
 4333              	.LASF64:
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 147


 4334 07ba 63707573 		.ascii	"cpuss_interrupts_dw0_4_IRQn\000"
 4334      735F696E 
 4334      74657272 
 4334      75707473 
 4334      5F647730 
 4335              	.LASF365:
 4336 07d6 63795F73 		.ascii	"cy_stc_scb_uart_context_t\000"
 4336      74635F73 
 4336      63625F75 
 4336      6172745F 
 4336      636F6E74 
 4337              	.LASF252:
 4338 07f0 65704D6F 		.ascii	"epMonitorNr\000"
 4338      6E69746F 
 4338      724E7200 
 4339              	.LASF404:
 4340 07fc 62617365 		.ascii	"base\000"
 4340      00
 4341              	.LASF445:
 4342 0801 43795F53 		.ascii	"Cy_SysLib_Delay\000"
 4342      79734C69 
 4342      625F4465 
 4342      6C617900 
 4343              	.LASF181:
 4344 0811 52534552 		.ascii	"RSERVED1\000"
 4344      56454431 
 4344      00
 4345              	.LASF357:
 4346 081a 63795F73 		.ascii	"cy_stc_scb_uart_context\000"
 4346      74635F73 
 4346      63625F75 
 4346      6172745F 
 4346      636F6E74 
 4347              	.LASF192:
 4348 0832 4F55545F 		.ascii	"OUT_CLR\000"
 4348      434C5200 
 4349              	.LASF379:
 4350 083a 72656C6F 		.ascii	"reloadInput\000"
 4350      6164496E 
 4350      70757400 
 4351              	.LASF174:
 4352 0846 696E7431 		.ascii	"int16_t\000"
 4352      365F7400 
 4353              	.LASF287:
 4354 084e 6770696F 		.ascii	"gpioPrtCfgInOffset\000"
 4354      50727443 
 4354      6667496E 
 4354      4F666673 
 4354      657400
 4355              	.LASF87:
 4356 0861 63707573 		.ascii	"cpuss_interrupts_dw1_11_IRQn\000"
 4356      735F696E 
 4356      74657272 
 4356      75707473 
 4356      5F647731 
 4357              	.LASF154:
 4358 087e 7573625F 		.ascii	"usb_interrupt_med_IRQn\000"
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 148


 4358      696E7465 
 4358      72727570 
 4358      745F6D65 
 4358      645F4952 
 4359              	.LASF16:
 4360 0895 696F7373 		.ascii	"ioss_interrupts_gpio_6_IRQn\000"
 4360      5F696E74 
 4360      65727275 
 4360      7074735F 
 4360      6770696F 
 4361              	.LASF259:
 4362 08b1 666C6173 		.ascii	"flashWriteDelay\000"
 4362      68577269 
 4362      74654465 
 4362      6C617900 
 4363              	.LASF444:
 4364 08c1 524F5547 		.ascii	"ROUGE_minimum_abs\000"
 4364      455F6D69 
 4364      6E696D75 
 4364      6D5F6162 
 4364      7300
 4365              	.LASF171:
 4366 08d3 6C6F6E67 		.ascii	"long long unsigned int\000"
 4366      206C6F6E 
 4366      6720756E 
 4366      7369676E 
 4366      65642069 
 4367              	.LASF284:
 4368 08ea 70657269 		.ascii	"periDiv24_5CtlOffset\000"
 4368      44697632 
 4368      345F3543 
 4368      746C4F66 
 4368      66736574 
 4369              	.LASF289:
 4370 08ff 6770696F 		.ascii	"gpioPrtCfgSioOffset\000"
 4370      50727443 
 4370      66675369 
 4370      6F4F6666 
 4370      73657400 
 4371              	.LASF406:
 4372 0913 43795F47 		.ascii	"Cy_GPIO_Write\000"
 4372      50494F5F 
 4372      57726974 
 4372      6500
 4373              	.LASF48:
 4374 0921 63707573 		.ascii	"cpuss_interrupts_ipc_13_IRQn\000"
 4374      735F696E 
 4374      74657272 
 4374      75707473 
 4374      5F697063 
 4375              	.LASF280:
 4376 093e 70657269 		.ascii	"periDivCmdPaTypeSelPos\000"
 4376      44697643 
 4376      6D645061 
 4376      54797065 
 4376      53656C50 
 4377              	.LASF446:
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 149


 4378 0955 43795F53 		.ascii	"Cy_SysInt_Init\000"
 4378      7973496E 
 4378      745F496E 
 4378      697400
 4379              	.LASF117:
 4380 0964 74637077 		.ascii	"tcpwm_1_interrupts_9_IRQn\000"
 4380      6D5F315F 
 4380      696E7465 
 4380      72727570 
 4380      74735F39 
 4381              	.LASF349:
 4382 097e 72784275 		.ascii	"rxBufSize\000"
 4382      6653697A 
 4382      6500
 4383              	.LASF438:
 4384 0988 73656C65 		.ascii	"selection_MENU\000"
 4384      6374696F 
 4384      6E5F4D45 
 4384      4E5500
 4385              	.LASF223:
 4386 0997 75646242 		.ascii	"udbBase\000"
 4386      61736500 
 4387              	.LASF335:
 4388 099f 736C6176 		.ascii	"slaveTxBufferSize\000"
 4388      65547842 
 4388      75666665 
 4388      7253697A 
 4388      6500
 4389              	.LASF437:
 4390 09b1 706F7374 		.ascii	"postion_MENU\000"
 4390      696F6E5F 
 4390      4D454E55 
 4390      00
 4391              	.LASF51:
 4392 09be 7363625F 		.ascii	"scb_0_interrupt_IRQn\000"
 4392      305F696E 
 4392      74657272 
 4392      7570745F 
 4392      4952516E 
 4393              	.LASF309:
 4394 09d3 666C6F61 		.ascii	"float32_t\000"
 4394      7433325F 
 4394      7400
 4395              	.LASF112:
 4396 09dd 74637077 		.ascii	"tcpwm_1_interrupts_4_IRQn\000"
 4396      6D5F315F 
 4396      696E7465 
 4396      72727570 
 4396      74735F34 
 4397              	.LASF292:
 4398 09f7 63707573 		.ascii	"cpussCm4StatusOffset\000"
 4398      73436D34 
 4398      53746174 
 4398      75734F66 
 4398      66736574 
 4399              	.LASF249:
 4400 0a0c 70657269 		.ascii	"periClockNr\000"
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 150


 4400      436C6F63 
 4400      6B4E7200 
 4401              	.LASF380:
 4402 0a18 73746172 		.ascii	"startInputMode\000"
 4402      74496E70 
 4402      75744D6F 
 4402      646500
 4403              	.LASF151:
 4404 0a27 70726F66 		.ascii	"profile_interrupt_IRQn\000"
 4404      696C655F 
 4404      696E7465 
 4404      72727570 
 4404      745F4952 
 4405              	.LASF387:
 4406 0a3e 5052494E 		.ascii	"PRINCIPAL_PAGE\000"
 4406      43495041 
 4406      4C5F5041 
 4406      474500
 4407              	.LASF21:
 4408 0a4d 696F7373 		.ascii	"ioss_interrupts_gpio_11_IRQn\000"
 4408      5F696E74 
 4408      65727275 
 4408      7074735F 
 4408      6770696F 
 4409              	.LASF120:
 4410 0a6a 74637077 		.ascii	"tcpwm_1_interrupts_12_IRQn\000"
 4410      6D5F315F 
 4410      696E7465 
 4410      72727570 
 4410      74735F31 
 4411              	.LASF43:
 4412 0a85 63707573 		.ascii	"cpuss_interrupts_ipc_8_IRQn\000"
 4412      735F696E 
 4412      74657272 
 4412      75707473 
 4412      5F697063 
 4413              	.LASF407:
 4414 0aa1 76616C75 		.ascii	"value\000"
 4414      6500
 4415              	.LASF201:
 4416 0aa7 4346475F 		.ascii	"CFG_OUT\000"
 4416      4F555400 
 4417              	.LASF359:
 4418 0aaf 72785374 		.ascii	"rxStatus\000"
 4418      61747573 
 4418      00
 4419              	.LASF348:
 4420 0ab8 72784275 		.ascii	"rxBuf\000"
 4420      6600
 4421              	.LASF5:
 4422 0abe 55736167 		.ascii	"UsageFault_IRQn\000"
 4422      65466175 
 4422      6C745F49 
 4422      52516E00 
 4423              	.LASF228:
 4424 0ace 69706342 		.ascii	"ipcBase\000"
 4424      61736500 
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 151


 4425              	.LASF131:
 4426 0ad6 74637077 		.ascii	"tcpwm_1_interrupts_23_IRQn\000"
 4426      6D5F315F 
 4426      696E7465 
 4426      72727570 
 4426      74735F32 
 4427              	.LASF265:
 4428 0af1 666C6173 		.ascii	"flashCtlMainWs3Freq\000"
 4428      6843746C 
 4428      4D61696E 
 4428      57733346 
 4428      72657100 
 4429              	.LASF160:
 4430 0b05 4952516E 		.ascii	"IRQn_Type\000"
 4430      5F547970 
 4430      6500
 4431              	.LASF47:
 4432 0b0f 63707573 		.ascii	"cpuss_interrupts_ipc_12_IRQn\000"
 4432      735F696E 
 4432      74657272 
 4432      75707473 
 4432      5F697063 
 4433              	.LASF330:
 4434 0b2c 6D617374 		.ascii	"masterBufferIdx\000"
 4434      65724275 
 4434      66666572 
 4434      49647800 
 4435              	.LASF143:
 4436 0b3c 7564625F 		.ascii	"udb_interrupts_11_IRQn\000"
 4436      696E7465 
 4436      72727570 
 4436      74735F31 
 4436      315F4952 
 4437              	.LASF37:
 4438 0b53 63707573 		.ascii	"cpuss_interrupts_ipc_2_IRQn\000"
 4438      735F696E 
 4438      74657272 
 4438      75707473 
 4438      5F697063 
 4439              	.LASF226:
 4440 0b6f 6770696F 		.ascii	"gpioBase\000"
 4440      42617365 
 4440      00
 4441              	.LASF104:
 4442 0b78 74637077 		.ascii	"tcpwm_0_interrupts_4_IRQn\000"
 4442      6D5F305F 
 4442      696E7465 
 4442      72727570 
 4442      74735F34 
 4443              	.LASF258:
 4444 0b92 666C6173 		.ascii	"flashPipeRequired\000"
 4444      68506970 
 4444      65526571 
 4444      75697265 
 4444      6400
 4445              	.LASF341:
 4446 0ba4 63624576 		.ascii	"cbEvents\000"
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 152


 4446      656E7473 
 4446      00
 4447              	.LASF316:
 4448 0bad 5F426F6F 		.ascii	"_Bool\000"
 4448      6C00
 4449              	.LASF424:
 4450 0bb3 626C6F63 		.ascii	"blockSize\000"
 4450      6B53697A 
 4450      6500
 4451              	.LASF262:
 4452 0bbd 666C6173 		.ascii	"flashCtlMainWs0Freq\000"
 4452      6843746C 
 4452      4D61696E 
 4452      57733046 
 4452      72657100 
 4453              	.LASF322:
 4454 0bd1 75736552 		.ascii	"useRxFifo\000"
 4454      78466966 
 4454      6F00
 4455              	.LASF212:
 4456 0bdb 5644445F 		.ascii	"VDD_INTR\000"
 4456      494E5452 
 4456      00
 4457              	.LASF460:
 4458 0be4 66697253 		.ascii	"firStateF32\000"
 4458      74617465 
 4458      46333200 
 4459              	.LASF156:
 4460 0bf0 70617373 		.ascii	"pass_interrupt_dacs_IRQn\000"
 4460      5F696E74 
 4460      65727275 
 4460      70745F64 
 4460      6163735F 
 4461              	.LASF109:
 4462 0c09 74637077 		.ascii	"tcpwm_1_interrupts_1_IRQn\000"
 4462      6D5F315F 
 4462      696E7465 
 4462      72727570 
 4462      74735F31 
 4463              	.LASF136:
 4464 0c23 7564625F 		.ascii	"udb_interrupts_4_IRQn\000"
 4464      696E7465 
 4464      72727570 
 4464      74735F34 
 4464      5F495251 
 4465              	.LASF61:
 4466 0c39 63707573 		.ascii	"cpuss_interrupts_dw0_1_IRQn\000"
 4466      735F696E 
 4466      74657272 
 4466      75707473 
 4466      5F647730 
 4467              	.LASF150:
 4468 0c55 61756469 		.ascii	"audioss_interrupt_pdm_IRQn\000"
 4468      6F73735F 
 4468      696E7465 
 4468      72727570 
 4468      745F7064 
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 153


 4469              	.LASF70:
 4470 0c70 63707573 		.ascii	"cpuss_interrupts_dw0_10_IRQn\000"
 4470      735F696E 
 4470      74657272 
 4470      75707473 
 4470      5F647730 
 4471              	.LASF122:
 4472 0c8d 74637077 		.ascii	"tcpwm_1_interrupts_14_IRQn\000"
 4472      6D5F315F 
 4472      696E7465 
 4472      72727570 
 4472      74735F31 
 4473              	.LASF19:
 4474 0ca8 696F7373 		.ascii	"ioss_interrupts_gpio_9_IRQn\000"
 4474      5F696E74 
 4474      65727275 
 4474      7074735F 
 4474      6770696F 
 4475              	.LASF297:
 4476 0cc4 63707573 		.ascii	"cpussSysTickCtlOffset\000"
 4476      73537973 
 4476      5469636B 
 4476      43746C4F 
 4476      66667365 
 4477              	.LASF253:
 4478 0cda 75646250 		.ascii	"udbPresent\000"
 4478      72657365 
 4478      6E7400
 4479              	.LASF217:
 4480 0ce5 4750494F 		.ascii	"GPIO_PRT_Type\000"
 4480      5F505254 
 4480      5F547970 
 4480      6500
 4481              	.LASF271:
 4482 0cf3 64775374 		.ascii	"dwStatusChIdxPos\000"
 4482      61747573 
 4482      43684964 
 4482      78506F73 
 4482      00
 4483              	.LASF164:
 4484 0d04 5F5F7569 		.ascii	"__uint16_t\000"
 4484      6E743136 
 4484      5F7400
 4485              	.LASF414:
 4486 0d0f 55415254 		.ascii	"UART_1_context\000"
 4486      5F315F63 
 4486      6F6E7465 
 4486      787400
 4487              	.LASF66:
 4488 0d1e 63707573 		.ascii	"cpuss_interrupts_dw0_6_IRQn\000"
 4488      735F696E 
 4488      74657272 
 4488      75707473 
 4488      5F647730 
 4489              	.LASF436:
 4490 0d3a 63757272 		.ascii	"currentScreen\000"
 4490      656E7453 
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 154


 4490      63726565 
 4490      6E00
 4491              	.LASF442:
 4492 0d48 524F5547 		.ascii	"ROUGE\000"
 4492      4500
 4493              	.LASF20:
 4494 0d4e 696F7373 		.ascii	"ioss_interrupts_gpio_10_IRQn\000"
 4494      5F696E74 
 4494      65727275 
 4494      7074735F 
 4494      6770696F 
 4495              	.LASF331:
 4496 0d6b 6D617374 		.ascii	"masterNumBytes\000"
 4496      65724E75 
 4496      6D427974 
 4496      657300
 4497              	.LASF206:
 4498 0d7a 4750494F 		.ascii	"GPIO_PRT_V1_Type\000"
 4498      5F505254 
 4498      5F56315F 
 4498      54797065 
 4498      00
 4499              	.LASF32:
 4500 0d8b 73727373 		.ascii	"srss_interrupt_IRQn\000"
 4500      5F696E74 
 4500      65727275 
 4500      70745F49 
 4500      52516E00 
 4501              	.LASF242:
 4502 0d9f 63707573 		.ascii	"cpussFlashPaSize\000"
 4502      73466C61 
 4502      73685061 
 4502      53697A65 
 4502      00
 4503              	.LASF377:
 4504 0db0 63617074 		.ascii	"captureInput\000"
 4504      75726549 
 4504      6E707574 
 4504      00
 4505              	.LASF83:
 4506 0dbd 63707573 		.ascii	"cpuss_interrupts_dw1_7_IRQn\000"
 4506      735F696E 
 4506      74657272 
 4506      75707473 
 4506      5F647731 
 4507              	.LASF89:
 4508 0dd9 63707573 		.ascii	"cpuss_interrupts_dw1_13_IRQn\000"
 4508      735F696E 
 4508      74657272 
 4508      75707473 
 4508      5F647731 
 4509              	.LASF308:
 4510 0df6 63686172 		.ascii	"char\000"
 4510      00
 4511              	.LASF363:
 4512 0dfb 72785269 		.ascii	"rxRingBufTail\000"
 4512      6E674275 
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 155


 4512      66546169 
 4512      6C00
 4513              	.LASF41:
 4514 0e09 63707573 		.ascii	"cpuss_interrupts_ipc_6_IRQn\000"
 4514      735F696E 
 4514      74657272 
 4514      75707473 
 4514      5F697063 
 4515              	.LASF157:
 4516 0e25 756E636F 		.ascii	"unconnected_IRQn\000"
 4516      6E6E6563 
 4516      7465645F 
 4516      4952516E 
 4516      00
 4517              	.LASF78:
 4518 0e36 63707573 		.ascii	"cpuss_interrupts_dw1_2_IRQn\000"
 4518      735F696E 
 4518      74657272 
 4518      75707473 
 4518      5F647731 
 4519              	.LASF254:
 4520 0e52 73797350 		.ascii	"sysPmSimoPresent\000"
 4520      6D53696D 
 4520      6F507265 
 4520      73656E74 
 4520      00
 4521              	.LASF329:
 4522 0e63 6D617374 		.ascii	"masterBufferSize\000"
 4522      65724275 
 4522      66666572 
 4522      53697A65 
 4522      00
 4523              	.LASF385:
 4524 0e74 636F756E 		.ascii	"countInput\000"
 4524      74496E70 
 4524      757400
 4525              	.LASF155:
 4526 0e7f 7573625F 		.ascii	"usb_interrupt_lo_IRQn\000"
 4526      696E7465 
 4526      72727570 
 4526      745F6C6F 
 4526      5F495251 
 4527              	.LASF368:
 4528 0e95 636C6F63 		.ascii	"clockPrescaler\000"
 4528      6B507265 
 4528      7363616C 
 4528      657200
 4529              	.LASF45:
 4530 0ea4 63707573 		.ascii	"cpuss_interrupts_ipc_10_IRQn\000"
 4530      735F696E 
 4530      74657272 
 4530      75707473 
 4530      5F697063 
 4531              	.LASF95:
 4532 0ec1 63707573 		.ascii	"cpuss_interrupt_fm_IRQn\000"
 4532      735F696E 
 4532      74657272 
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 156


 4532      7570745F 
 4532      666D5F49 
 4533              	.LASF350:
 4534 0ed9 72784275 		.ascii	"rxBufIdx\000"
 4534      66496478 
 4534      00
 4535              	.LASF423:
 4536 0ee2 66697243 		.ascii	"firCoeffs32_HighPass\000"
 4536      6F656666 
 4536      7333325F 
 4536      48696768 
 4536      50617373 
 4537              	.LASF141:
 4538 0ef7 7564625F 		.ascii	"udb_interrupts_9_IRQn\000"
 4538      696E7465 
 4538      72727570 
 4538      74735F39 
 4538      5F495251 
 4539              	.LASF272:
 4540 0f0d 64775374 		.ascii	"dwStatusChIdxMsk\000"
 4540      61747573 
 4540      43684964 
 4540      784D736B 
 4540      00
 4541              	.LASF145:
 4542 0f1e 7564625F 		.ascii	"udb_interrupts_13_IRQn\000"
 4542      696E7465 
 4542      72727570 
 4542      74735F31 
 4542      335F4952 
 4543              	.LASF173:
 4544 0f35 75696E74 		.ascii	"uint8_t\000"
 4544      385F7400 
 4545              	.LASF347:
 4546 0f3d 73746174 		.ascii	"status\000"
 4546      757300
 4547              	.LASF237:
 4548 0f44 70657269 		.ascii	"periVersion\000"
 4548      56657273 
 4548      696F6E00 
 4549              	.LASF419:
 4550 0f50 706F7572 		.ascii	"pourcentageSpO2\000"
 4550      63656E74 
 4550      61676553 
 4550      704F3200 
 4551              	.LASF127:
 4552 0f60 74637077 		.ascii	"tcpwm_1_interrupts_19_IRQn\000"
 4552      6D5F315F 
 4552      696E7465 
 4552      72727570 
 4552      74735F31 
 4553              	.LASF337:
 4554 0f7b 736C6176 		.ascii	"slaveTxBufferCnt\000"
 4554      65547842 
 4554      75666665 
 4554      72436E74 
 4554      00
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 157


 4555              	.LASF277:
 4556 0f8c 70657269 		.ascii	"periDivCmdDivSelMsk\000"
 4556      44697643 
 4556      6D644469 
 4556      7653656C 
 4556      4D736B00 
 4557              	.LASF243:
 4558 0fa0 63707573 		.ascii	"cpussIpc0Irq\000"
 4558      73497063 
 4558      30497271 
 4558      00
 4559              	.LASF210:
 4560 0fad 494E5452 		.ascii	"INTR_CAUSE3\000"
 4560      5F434155 
 4560      53453300 
 4561              	.LASF29:
 4562 0fb9 73727373 		.ascii	"srss_interrupt_mcwdt_0_IRQn\000"
 4562      5F696E74 
 4562      65727275 
 4562      70745F6D 
 4562      63776474 
 4563              	.LASF125:
 4564 0fd5 74637077 		.ascii	"tcpwm_1_interrupts_17_IRQn\000"
 4564      6D5F315F 
 4564      696E7465 
 4564      72727570 
 4564      74735F31 
 4565              	.LASF285:
 4566 0ff0 6770696F 		.ascii	"gpioPrtIntrCfgOffset\000"
 4566      50727449 
 4566      6E747243 
 4566      66674F66 
 4566      66736574 
 4567              	.LASF283:
 4568 1005 70657269 		.ascii	"periDiv16_5CtlOffset\000"
 4568      44697631 
 4568      365F3543 
 4568      746C4F66 
 4568      66736574 
 4569              	.LASF40:
 4570 101a 63707573 		.ascii	"cpuss_interrupts_ipc_5_IRQn\000"
 4570      735F696E 
 4570      74657272 
 4570      75707473 
 4570      5F697063 
 4571              	.LASF356:
 4572 1036 63795F63 		.ascii	"cy_cb_scb_uart_handle_events_t\000"
 4572      625F7363 
 4572      625F7561 
 4572      72745F68 
 4572      616E646C 
 4573              	.LASF400:
 4574 1055 54595045 		.ascii	"TYPEGRAPH\000"
 4574      47524150 
 4574      4800
 4575              	.LASF413:
 4576 105f 43595F45 		.ascii	"CY_EINK_Timer_config\000"
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 158


 4576      494E4B5F 
 4576      54696D65 
 4576      725F636F 
 4576      6E666967 
 4577              	.LASF427:
 4578 1074 7461696C 		.ascii	"taille_infrarouge\000"
 4578      6C655F69 
 4578      6E667261 
 4578      726F7567 
 4578      6500
 4579              	.LASF170:
 4580 1086 6C6F6E67 		.ascii	"long long int\000"
 4580      206C6F6E 
 4580      6720696E 
 4580      7400
 4581              	.LASF422:
 4582 1094 66697243 		.ascii	"firCoeffs32_LowPass\000"
 4582      6F656666 
 4582      7333325F 
 4582      4C6F7750 
 4582      61737300 
 4583              	.LASF269:
 4584 10a8 64774368 		.ascii	"dwChCtlPrioPos\000"
 4584      43746C50 
 4584      72696F50 
 4584      6F7300
 4585              	.LASF229:
 4586 10b7 63727970 		.ascii	"cryptoBase\000"
 4586      746F4261 
 4586      736500
 4587              	.LASF42:
 4588 10c2 63707573 		.ascii	"cpuss_interrupts_ipc_7_IRQn\000"
 4588      735F696E 
 4588      74657272 
 4588      75707473 
 4588      5F697063 
 4589              	.LASF35:
 4590 10de 63707573 		.ascii	"cpuss_interrupts_ipc_0_IRQn\000"
 4590      735F696E 
 4590      74657272 
 4590      75707473 
 4590      5F697063 
 4591              	.LASF301:
 4592 10fa 63707573 		.ascii	"cpussRam0Ctl0\000"
 4592      7352616D 
 4592      3043746C 
 4592      3000
 4593              	.LASF426:
 4594 1108 6D696E69 		.ascii	"minimum_rouge\000"
 4594      6D756D5F 
 4594      726F7567 
 4594      6500
 4595              	.LASF443:
 4596 1116 494E4652 		.ascii	"INFRAROUGE_minimum_abs\000"
 4596      41524F55 
 4596      47455F6D 
 4596      696E696D 
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 159


 4596      756D5F61 
 4597              	.LASF393:
 4598 112d 4F505449 		.ascii	"OPTION_3_ETAT\000"
 4598      4F4E5F33 
 4598      5F455441 
 4598      5400
 4599              	.LASF101:
 4600 113b 74637077 		.ascii	"tcpwm_0_interrupts_1_IRQn\000"
 4600      6D5F305F 
 4600      696E7465 
 4600      72727570 
 4600      74735F31 
 4601              	.LASF56:
 4602 1155 7363625F 		.ascii	"scb_5_interrupt_IRQn\000"
 4602      355F696E 
 4602      74657272 
 4602      7570745F 
 4602      4952516E 
 4603              	.LASF323:
 4604 116a 75736554 		.ascii	"useTxFifo\000"
 4604      78466966 
 4604      6F00
 4605              	.LASF187:
 4606 1174 52455345 		.ascii	"RESERVED4\000"
 4606      52564544 
 4606      3400
 4607              	.LASF50:
 4608 117e 63707573 		.ascii	"cpuss_interrupts_ipc_15_IRQn\000"
 4608      735F696E 
 4608      74657272 
 4608      75707473 
 4608      5F697063 
 4609              	.LASF163:
 4610 119b 5F5F696E 		.ascii	"__int16_t\000"
 4610      7431365F 
 4610      7400
 4611              	.LASF225:
 4612 11a5 6873696F 		.ascii	"hsiomBase\000"
 4612      6D426173 
 4612      6500
 4613              	.LASF327:
 4614 11af 6D617374 		.ascii	"masterRdDir\000"
 4614      65725264 
 4614      44697200 
 4615              	.LASF4:
 4616 11bb 42757346 		.ascii	"BusFault_IRQn\000"
 4616      61756C74 
 4616      5F495251 
 4616      6E00
 4617              	.LASF275:
 4618 11c9 70657269 		.ascii	"periTrGrOffset\000"
 4618      54724772 
 4618      4F666673 
 4618      657400
 4619              	.LASF245:
 4620 11d8 63707573 		.ascii	"cpussNotConnectedIrq\000"
 4620      734E6F74 
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 160


 4620      436F6E6E 
 4620      65637465 
 4620      64497271 
 4621              	.LASF355:
 4622 11ed 63795F73 		.ascii	"cy_stc_scb_spi_context_t\000"
 4622      74635F73 
 4622      63625F73 
 4622      70695F63 
 4622      6F6E7465 
 4623              	.LASF362:
 4624 1206 72785269 		.ascii	"rxRingBufHead\000"
 4624      6E674275 
 4624      66486561 
 4624      6400
 4625              	.LASF133:
 4626 1214 7564625F 		.ascii	"udb_interrupts_1_IRQn\000"
 4626      696E7465 
 4626      72727570 
 4626      74735F31 
 4626      5F495251 
 4627              	.LASF378:
 4628 122a 72656C6F 		.ascii	"reloadInputMode\000"
 4628      6164496E 
 4628      7075744D 
 4628      6F646500 
 4629              	.LASF196:
 4630 123a 494E5452 		.ascii	"INTR_MASK\000"
 4630      5F4D4153 
 4630      4B00
 4631              	.LASF8:
 4632 1244 50656E64 		.ascii	"PendSV_IRQn\000"
 4632      53565F49 
 4632      52516E00 
 4633              	.LASF153:
 4634 1250 7573625F 		.ascii	"usb_interrupt_hi_IRQn\000"
 4634      696E7465 
 4634      72727570 
 4634      745F6869 
 4634      5F495251 
 4635              	.LASF376:
 4636 1266 63617074 		.ascii	"captureInputMode\000"
 4636      75726549 
 4636      6E707574 
 4636      4D6F6465 
 4636      00
 4637              	.LASF428:
 4638 1277 7461696C 		.ascii	"taille_rouge\000"
 4638      6C655F72 
 4638      6F756765 
 4638      00
 4639              	.LASF52:
 4640 1284 7363625F 		.ascii	"scb_1_interrupt_IRQn\000"
 4640      315F696E 
 4640      74657272 
 4640      7570745F 
 4640      4952516E 
 4641              	.LASF119:
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 161


 4642 1299 74637077 		.ascii	"tcpwm_1_interrupts_11_IRQn\000"
 4642      6D5F315F 
 4642      696E7465 
 4642      72727570 
 4642      74735F31 
 4643              	.LASF352:
 4644 12b4 74784275 		.ascii	"txBufSize\000"
 4644      6653697A 
 4644      6500
 4645              	.LASF239:
 4646 12be 63707573 		.ascii	"cpussIpcNr\000"
 4646      73497063 
 4646      4E7200
 4647              	.LASF158:
 4648 12c9 73686F72 		.ascii	"short int\000"
 4648      7420696E 
 4648      7400
 4649              	.LASF96:
 4650 12d3 63707573 		.ascii	"cpuss_interrupts_cm0_cti_0_IRQn\000"
 4650      735F696E 
 4650      74657272 
 4650      75707473 
 4650      5F636D30 
 4651              	.LASF85:
 4652 12f3 63707573 		.ascii	"cpuss_interrupts_dw1_9_IRQn\000"
 4652      735F696E 
 4652      74657272 
 4652      75707473 
 4652      5F647731 
 4653              	.LASF251:
 4654 130f 70617373 		.ascii	"passSarChannels\000"
 4654      53617243 
 4654      68616E6E 
 4654      656C7300 
 4655              	.LASF340:
 4656 131f 736C6176 		.ascii	"slaveRxBufferIdx\000"
 4656      65527842 
 4656      75666665 
 4656      72496478 
 4656      00
 4657              	.LASF63:
 4658 1330 63707573 		.ascii	"cpuss_interrupts_dw0_3_IRQn\000"
 4658      735F696E 
 4658      74657272 
 4658      75707473 
 4658      5F647730 
 4659              	.LASF303:
 4660 134c 63707573 		.ascii	"cpussRam2Ctl0\000"
 4660      7352616D 
 4660      3243746C 
 4660      3000
 4661              	.LASF326:
 4662 135a 6D617374 		.ascii	"masterPause\000"
 4662      65725061 
 4662      75736500 
 4663              	.LASF184:
 4664 1366 49435052 		.ascii	"ICPR\000"
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 162


 4664      00
 4665              	.LASF72:
 4666 136b 63707573 		.ascii	"cpuss_interrupts_dw0_12_IRQn\000"
 4666      735F696E 
 4666      74657272 
 4666      75707473 
 4666      5F647730 
 4667              	.LASF388:
 4668 1388 4D41494E 		.ascii	"MAIN_MENU\000"
 4668      5F4D454E 
 4668      5500
 4669              	.LASF80:
 4670 1392 63707573 		.ascii	"cpuss_interrupts_dw1_4_IRQn\000"
 4670      735F696E 
 4670      74657272 
 4670      75707473 
 4670      5F647731 
 4671              	.LASF86:
 4672 13ae 63707573 		.ascii	"cpuss_interrupts_dw1_10_IRQn\000"
 4672      735F696E 
 4672      74657272 
 4672      75707473 
 4672      5F647731 
 4673              	.LASF106:
 4674 13cb 74637077 		.ascii	"tcpwm_0_interrupts_6_IRQn\000"
 4674      6D5F305F 
 4674      696E7465 
 4674      72727570 
 4674      74735F36 
 4675              	.LASF351:
 4676 13e5 74784275 		.ascii	"txBuf\000"
 4676      6600
 4677              	.LASF214:
 4678 13eb 5644445F 		.ascii	"VDD_INTR_MASKED\000"
 4678      494E5452 
 4678      5F4D4153 
 4678      4B454400 
 4679              	.LASF260:
 4680 13fb 666C6173 		.ascii	"flashProgramDelay\000"
 4680      6850726F 
 4680      6772616D 
 4680      44656C61 
 4680      7900
 4681              	.LASF282:
 4682 140d 70657269 		.ascii	"periDiv16CtlOffset\000"
 4682      44697631 
 4682      3643746C 
 4682      4F666673 
 4682      657400
 4683              	.LASF339:
 4684 1420 736C6176 		.ascii	"slaveRxBufferSize\000"
 4684      65527842 
 4684      75666665 
 4684      7253697A 
 4684      6500
 4685              	.LASF439:
 4686 1432 64617461 		.ascii	"data\000"
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 163


 4686      00
 4687              	.LASF116:
 4688 1437 74637077 		.ascii	"tcpwm_1_interrupts_8_IRQn\000"
 4688      6D5F315F 
 4688      696E7465 
 4688      72727570 
 4688      74735F38 
 4689              	.LASF165:
 4690 1451 73686F72 		.ascii	"short unsigned int\000"
 4690      7420756E 
 4690      7369676E 
 4690      65642069 
 4690      6E7400
 4691              	.LASF360:
 4692 1464 72785269 		.ascii	"rxRingBuf\000"
 4692      6E674275 
 4692      6600
 4693              	.LASF219:
 4694 146e 6C6F6E67 		.ascii	"long double\000"
 4694      20646F75 
 4694      626C6500 
 4695              	.LASF75:
 4696 147a 63707573 		.ascii	"cpuss_interrupts_dw0_15_IRQn\000"
 4696      735F696E 
 4696      74657272 
 4696      75707473 
 4696      5F647730 
 4697              	.LASF175:
 4698 1497 75696E74 		.ascii	"uint16_t\000"
 4698      31365F74 
 4698      00
 4699              	.LASF224:
 4700 14a0 70726F74 		.ascii	"protBase\000"
 4700      42617365 
 4700      00
 4701              	.LASF215:
 4702 14a9 5644445F 		.ascii	"VDD_INTR_SET\000"
 4702      494E5452 
 4702      5F534554 
 4702      00
 4703              	.LASF369:
 4704 14b6 72756E4D 		.ascii	"runMode\000"
 4704      6F646500 
 4705              	.LASF274:
 4706 14be 70657269 		.ascii	"periTrCmdGrSelMsk\000"
 4706      5472436D 
 4706      64477253 
 4706      656C4D73 
 4706      6B00
 4707              	.LASF99:
 4708 14d0 63707573 		.ascii	"cpuss_interrupts_cm4_cti_1_IRQn\000"
 4708      735F696E 
 4708      74657272 
 4708      75707473 
 4708      5F636D34 
 4709              	.LASF36:
 4710 14f0 63707573 		.ascii	"cpuss_interrupts_ipc_1_IRQn\000"
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 164


 4710      735F696E 
 4710      74657272 
 4710      75707473 
 4710      5F697063 
 4711              	.LASF111:
 4712 150c 74637077 		.ascii	"tcpwm_1_interrupts_3_IRQn\000"
 4712      6D5F315F 
 4712      696E7465 
 4712      72727570 
 4712      74735F33 
 4713              	.LASF138:
 4714 1526 7564625F 		.ascii	"udb_interrupts_6_IRQn\000"
 4714      696E7465 
 4714      72727570 
 4714      74735F36 
 4714      5F495251 
 4715              	.LASF189:
 4716 153c 53544952 		.ascii	"STIR\000"
 4716      00
 4717              	.LASF248:
 4718 1541 73727373 		.ascii	"srssNumHfroot\000"
 4718      4E756D48 
 4718      66726F6F 
 4718      7400
 4719              	.LASF386:
 4720 154f 63795F73 		.ascii	"cy_stc_tcpwm_counter_config_t\000"
 4720      74635F74 
 4720      6370776D 
 4720      5F636F75 
 4720      6E746572 
 4721              	.LASF14:
 4722 156d 696F7373 		.ascii	"ioss_interrupts_gpio_4_IRQn\000"
 4722      5F696E74 
 4722      65727275 
 4722      7074735F 
 4722      6770696F 
 4723              	.LASF232:
 4724 1589 64775665 		.ascii	"dwVersion\000"
 4724      7273696F 
 4724      6E00
 4725              	.LASF124:
 4726 1593 74637077 		.ascii	"tcpwm_1_interrupts_16_IRQn\000"
 4726      6D5F315F 
 4726      696E7465 
 4726      72727570 
 4726      74735F31 
 4727              	.LASF147:
 4728 15ae 7564625F 		.ascii	"udb_interrupts_15_IRQn\000"
 4728      696E7465 
 4728      72727570 
 4728      74735F31 
 4728      355F4952 
 4729              	.LASF396:
 4730 15c5 464C4147 		.ascii	"FLAG1\000"
 4730      3100
 4731              	.LASF190:
 4732 15cb 73697A65 		.ascii	"sizetype\000"
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 165


 4732      74797065 
 4732      00
 4733              	.LASF433:
 4734 15d4 626F726E 		.ascii	"borne_superieur\000"
 4734      655F7375 
 4734      70657269 
 4734      65757200 
 4735              	.LASF299:
 4736 15e4 63707573 		.ascii	"cpussCm4NmiCtlOffset\000"
 4736      73436D34 
 4736      4E6D6943 
 4736      746C4F66 
 4736      66736574 
 4737              	.LASF179:
 4738 15f9 52455345 		.ascii	"RESERVED0\000"
 4738      52564544 
 4738      3000
 4739              	.LASF281:
 4740 1603 70657269 		.ascii	"periDiv8CtlOffset\000"
 4740      44697638 
 4740      43746C4F 
 4740      66667365 
 4740      7400
 4741              	.LASF183:
 4742 1615 52455345 		.ascii	"RESERVED2\000"
 4742      52564544 
 4742      3200
 4743              	.LASF185:
 4744 161f 52455345 		.ascii	"RESERVED3\000"
 4744      52564544 
 4744      3300
 4745              	.LASF430:
 4746 1629 616C6172 		.ascii	"alarme_acc\000"
 4746      6D655F61 
 4746      636300
 4747              	.LASF188:
 4748 1634 52455345 		.ascii	"RESERVED5\000"
 4748      52564544 
 4748      3500
 4749              	.LASF22:
 4750 163e 696F7373 		.ascii	"ioss_interrupts_gpio_12_IRQn\000"
 4750      5F696E74 
 4750      65727275 
 4750      7074735F 
 4750      6770696F 
 4751              	.LASF34:
 4752 165b 626C6573 		.ascii	"bless_interrupt_IRQn\000"
 4752      735F696E 
 4752      74657272 
 4752      7570745F 
 4752      4952516E 
 4753              	.LASF429:
 4754 1670 636F7572 		.ascii	"courant\000"
 4754      616E7400 
 4755              	.LASF375:
 4756 1678 696E7465 		.ascii	"interruptSources\000"
 4756      72727570 
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 166


 4756      74536F75 
 4756      72636573 
 4756      00
 4757              	.LASF374:
 4758 1689 656E6162 		.ascii	"enableCompareSwap\000"
 4758      6C65436F 
 4758      6D706172 
 4758      65537761 
 4758      7000
 4759              	.LASF231:
 4760 169b 63727970 		.ascii	"cryptoVersion\000"
 4760      746F5665 
 4760      7273696F 
 4760      6E00
 4761              	.LASF167:
 4762 16a9 6C6F6E67 		.ascii	"long int\000"
 4762      20696E74 
 4762      00
 4763              	.LASF91:
 4764 16b2 63707573 		.ascii	"cpuss_interrupts_dw1_15_IRQn\000"
 4764      735F696E 
 4764      74657272 
 4764      75707473 
 4764      5F647731 
 4765              	.LASF230:
 4766 16cf 63707573 		.ascii	"cpussVersion\000"
 4766      73566572 
 4766      73696F6E 
 4766      00
 4767              	.LASF409:
 4768 16dc 49544D5F 		.ascii	"ITM_RxBuffer\000"
 4768      52784275 
 4768      66666572 
 4768      00
 4769              	.LASF384:
 4770 16e9 636F756E 		.ascii	"countInputMode\000"
 4770      74496E70 
 4770      75744D6F 
 4770      646500
 4771              	.LASF234:
 4772 16f8 6770696F 		.ascii	"gpioVersion\000"
 4772      56657273 
 4772      696F6E00 
 4773              	.LASF394:
 4774 1704 6C6F6361 		.ascii	"location\000"
 4774      74696F6E 
 4774      00
 4775              	.LASF1:
 4776 170d 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
 4776      61736B61 
 4776      626C6549 
 4776      6E745F49 
 4776      52516E00 
 4777              	.LASF128:
 4778 1721 74637077 		.ascii	"tcpwm_1_interrupts_20_IRQn\000"
 4778      6D5F315F 
 4778      696E7465 
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 167


 4778      72727570 
 4778      74735F32 
 4779              	.LASF233:
 4780 173c 666C6173 		.ascii	"flashcVersion\000"
 4780      68635665 
 4780      7273696F 
 4780      6E00
 4781              	.LASF255:
 4782 174a 70726F74 		.ascii	"protBusMasterMask\000"
 4782      4275734D 
 4782      61737465 
 4782      724D6173 
 4782      6B00
 4783              	.LASF57:
 4784 175c 7363625F 		.ascii	"scb_6_interrupt_IRQn\000"
 4784      365F696E 
 4784      74657272 
 4784      7570745F 
 4784      4952516E 
 4785              	.LASF370:
 4786 1771 636F756E 		.ascii	"countDirection\000"
 4786      74446972 
 4786      65637469 
 4786      6F6E00
 4787              	.LASF152:
 4788 1780 736D6966 		.ascii	"smif_interrupt_IRQn\000"
 4788      5F696E74 
 4788      65727275 
 4788      70745F49 
 4788      52516E00 
 4789              	.LASF364:
 4790 1794 74784C65 		.ascii	"txLeftToTransmit\000"
 4790      6674546F 
 4790      5472616E 
 4790      736D6974 
 4790      00
 4791              	.LASF431:
 4792 17a5 616C6172 		.ascii	"alarme_FC\000"
 4792      6D655F46 
 4792      4300
 4793              	.LASF199:
 4794 17af 494E5452 		.ascii	"INTR_CFG\000"
 4794      5F434647 
 4794      00
 4795              	.LASF399:
 4796 17b8 464C4147 		.ascii	"FLAG_DEPART\000"
 4796      5F444550 
 4796      41525400 
 4797              	.LASF24:
 4798 17c4 696F7373 		.ascii	"ioss_interrupts_gpio_14_IRQn\000"
 4798      5F696E74 
 4798      65727275 
 4798      7074735F 
 4798      6770696F 
 4799              	.LASF55:
 4800 17e1 7363625F 		.ascii	"scb_4_interrupt_IRQn\000"
 4800      345F696E 
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 168


 4800      74657272 
 4800      7570745F 
 4800      4952516E 
 4801              	.LASF415:
 4802 17f6 4932435F 		.ascii	"I2C_1_context\000"
 4802      315F636F 
 4802      6E746578 
 4802      7400
 4803              	.LASF204:
 4804 1804 4346475F 		.ascii	"CFG_IN_GPIO5V\000"
 4804      494E5F47 
 4804      50494F35 
 4804      5600
 4805              	.LASF15:
 4806 1812 696F7373 		.ascii	"ioss_interrupts_gpio_5_IRQn\000"
 4806      5F696E74 
 4806      65727275 
 4806      7074735F 
 4806      6770696F 
 4807              	.LASF88:
 4808 182e 63707573 		.ascii	"cpuss_interrupts_dw1_12_IRQn\000"
 4808      735F696E 
 4808      74657272 
 4808      75707473 
 4808      5F647731 
 4809              	.LASF440:
 4810 184b 76656374 		.ascii	"vecteurespacee\000"
 4810      65757265 
 4810      73706163 
 4810      656500
 4811              	.LASF18:
 4812 185a 696F7373 		.ascii	"ioss_interrupts_gpio_8_IRQn\000"
 4812      5F696E74 
 4812      65727275 
 4812      7074735F 
 4812      6770696F 
 4813              	.LASF194:
 4814 1876 4F55545F 		.ascii	"OUT_INV\000"
 4814      494E5600 
 4815              	.LASF294:
 4816 187e 63707573 		.ascii	"cpussCm4PwrCtlOffset\000"
 4816      73436D34 
 4816      50777243 
 4816      746C4F66 
 4816      66736574 
 4817              	.LASF161:
 4818 1893 5F5F7569 		.ascii	"__uint8_t\000"
 4818      6E74385F 
 4818      7400
 4819              	.LASF53:
 4820 189d 7363625F 		.ascii	"scb_2_interrupt_IRQn\000"
 4820      325F696E 
 4820      74657272 
 4820      7570745F 
 4820      4952516E 
 4821              	.LASF191:
 4822 18b2 4E564943 		.ascii	"NVIC_Type\000"
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 169


 4822      5F547970 
 4822      6500
 4823              	.LASF13:
 4824 18bc 696F7373 		.ascii	"ioss_interrupts_gpio_3_IRQn\000"
 4824      5F696E74 
 4824      65727275 
 4824      7074735F 
 4824      6770696F 
 4825              	.LASF447:
 4826 18d8 55415254 		.ascii	"UART_1_Start\000"
 4826      5F315F53 
 4826      74617274 
 4826      00
 4827              	.LASF74:
 4828 18e5 63707573 		.ascii	"cpuss_interrupts_dw0_14_IRQn\000"
 4828      735F696E 
 4828      74657272 
 4828      75707473 
 4828      5F647730 
 4829              	.LASF298:
 4830 1902 63707573 		.ascii	"cpussCm0NmiCtlOffset\000"
 4830      73436D30 
 4830      4E6D6943 
 4830      746C4F66 
 4830      66736574 
 4831              	.LASF238:
 4832 1917 70726F74 		.ascii	"protVersion\000"
 4832      56657273 
 4832      696F6E00 
 4833              	.LASF291:
 4834 1923 63707573 		.ascii	"cpussCm4ClockCtlOffset\000"
 4834      73436D34 
 4834      436C6F63 
 4834      6B43746C 
 4834      4F666673 
 4835              	.LASF130:
 4836 193a 74637077 		.ascii	"tcpwm_1_interrupts_22_IRQn\000"
 4836      6D5F315F 
 4836      696E7465 
 4836      72727570 
 4836      74735F32 
 4837              	.LASF197:
 4838 1955 494E5452 		.ascii	"INTR_MASKED\000"
 4838      5F4D4153 
 4838      4B454400 
 4839              	.LASF60:
 4840 1961 63707573 		.ascii	"cpuss_interrupts_dw0_0_IRQn\000"
 4840      735F696E 
 4840      74657272 
 4840      75707473 
 4840      5F647730 
 4841              	.LASF296:
 4842 197d 63707573 		.ascii	"cpussTrimRomCtlOffset\000"
 4842      73547269 
 4842      6D526F6D 
 4842      43746C4F 
 4842      66667365 
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 170


 4843              	.LASF314:
 4844 1993 696E7472 		.ascii	"intrPriority\000"
 4844      5072696F 
 4844      72697479 
 4844      00
 4845              	.LASF144:
 4846 19a0 7564625F 		.ascii	"udb_interrupts_12_IRQn\000"
 4846      696E7465 
 4846      72727570 
 4846      74735F31 
 4846      325F4952 
 4847              	.LASF9:
 4848 19b7 53797354 		.ascii	"SysTick_IRQn\000"
 4848      69636B5F 
 4848      4952516E 
 4848      00
 4849              	.LASF235:
 4850 19c4 6873696F 		.ascii	"hsiomVersion\000"
 4850      6D566572 
 4850      73696F6E 
 4850      00
 4851              	.LASF77:
 4852 19d1 63707573 		.ascii	"cpuss_interrupts_dw1_1_IRQn\000"
 4852      735F696E 
 4852      74657272 
 4852      75707473 
 4852      5F647731 
 4853              	.LASF169:
 4854 19ed 6C6F6E67 		.ascii	"long unsigned int\000"
 4854      20756E73 
 4854      69676E65 
 4854      6420696E 
 4854      7400
 4855              	.LASF103:
 4856 19ff 74637077 		.ascii	"tcpwm_0_interrupts_3_IRQn\000"
 4856      6D5F305F 
 4856      696E7465 
 4856      72727570 
 4856      74735F33 
 4857              	.LASF300:
 4858 1a19 63707573 		.ascii	"cpussRomCtl\000"
 4858      73526F6D 
 4858      43746C00 
 4859              	.LASF310:
 4860 1a25 666C6F61 		.ascii	"float\000"
 4860      7400
 4861              	.LASF176:
 4862 1a2b 696E7433 		.ascii	"int32_t\000"
 4862      325F7400 
 4863              	.LASF263:
 4864 1a33 666C6173 		.ascii	"flashCtlMainWs1Freq\000"
 4864      6843746C 
 4864      4D61696E 
 4864      57733146 
 4864      72657100 
 4865              	.LASF113:
 4866 1a47 74637077 		.ascii	"tcpwm_1_interrupts_5_IRQn\000"
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 171


 4866      6D5F315F 
 4866      696E7465 
 4866      72727570 
 4866      74735F35 
 4867              	.LASF453:
 4868 1a61 76546173 		.ascii	"vTaskStartScheduler\000"
 4868      6B537461 
 4868      72745363 
 4868      68656475 
 4868      6C657200 
 4869              	.LASF293:
 4870 1a75 63707573 		.ascii	"cpussCm0StatusOffset\000"
 4870      73436D30 
 4870      53746174 
 4870      75734F66 
 4870      66736574 
 4871              	.LASF408:
 4872 1a8a 5F5F4E56 		.ascii	"__NVIC_EnableIRQ\000"
 4872      49435F45 
 4872      6E61626C 
 4872      65495251 
 4872      00
 4873              	.LASF126:
 4874 1a9b 74637077 		.ascii	"tcpwm_1_interrupts_18_IRQn\000"
 4874      6D5F315F 
 4874      696E7465 
 4874      72727570 
 4874      74735F31 
 4875              	.LASF7:
 4876 1ab6 44656275 		.ascii	"DebugMonitor_IRQn\000"
 4876      674D6F6E 
 4876      69746F72 
 4876      5F495251 
 4876      6E00
 4877              	.LASF17:
 4878 1ac8 696F7373 		.ascii	"ioss_interrupts_gpio_7_IRQn\000"
 4878      5F696E74 
 4878      65727275 
 4878      7074735F 
 4878      6770696F 
 4879              	.LASF425:
 4880 1ae4 6D696E69 		.ascii	"minimum_infrarouge\000"
 4880      6D756D5F 
 4880      696E6672 
 4880      61726F75 
 4880      676500
 4881              	.LASF108:
 4882 1af7 74637077 		.ascii	"tcpwm_1_interrupts_0_IRQn\000"
 4882      6D5F315F 
 4882      696E7465 
 4882      72727570 
 4882      74735F30 
 4883              	.LASF135:
 4884 1b11 7564625F 		.ascii	"udb_interrupts_3_IRQn\000"
 4884      696E7465 
 4884      72727570 
 4884      74735F33 
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 172


 4884      5F495251 
 4885              	.LASF162:
 4886 1b27 756E7369 		.ascii	"unsigned char\000"
 4886      676E6564 
 4886      20636861 
 4886      7200
 4887              	.LASF168:
 4888 1b35 5F5F7569 		.ascii	"__uint32_t\000"
 4888      6E743332 
 4888      5F7400
 4889              	.LASF218:
 4890 1b40 4750494F 		.ascii	"GPIO_Type\000"
 4890      5F547970 
 4890      6500
 4891              	.LASF305:
 4892 1b4a 6970634C 		.ascii	"ipcLockStatusOffset\000"
 4892      6F636B53 
 4892      74617475 
 4892      734F6666 
 4892      73657400 
 4893              	.LASF121:
 4894 1b5e 74637077 		.ascii	"tcpwm_1_interrupts_13_IRQn\000"
 4894      6D5F315F 
 4894      696E7465 
 4894      72727570 
 4894      74735F31 
 4895              	.LASF6:
 4896 1b79 53564361 		.ascii	"SVCall_IRQn\000"
 4896      6C6C5F49 
 4896      52516E00 
 4897              	.LASF416:
 4898 1b85 4932435F 		.ascii	"I2C_2_context\000"
 4898      325F636F 
 4898      6E746578 
 4898      7400
 4899              	.LASF11:
 4900 1b93 696F7373 		.ascii	"ioss_interrupts_gpio_1_IRQn\000"
 4900      5F696E74 
 4900      65727275 
 4900      7074735F 
 4900      6770696F 
 4901              	.LASF391:
 4902 1baf 4F505449 		.ascii	"OPTION_3_superieur\000"
 4902      4F4E5F33 
 4902      5F737570 
 4902      65726965 
 4902      757200
 4903              	.LASF69:
 4904 1bc2 63707573 		.ascii	"cpuss_interrupts_dw0_9_IRQn\000"
 4904      735F696E 
 4904      74657272 
 4904      75707473 
 4904      5F647730 
 4905              	.LASF92:
 4906 1bde 63707573 		.ascii	"cpuss_interrupts_fault_0_IRQn\000"
 4906      735F696E 
 4906      74657272 
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 173


 4906      75707473 
 4906      5F666175 
 4907              	.LASF319:
 4908 1bfc 63795F65 		.ascii	"cy_en_scb_i2c_command_t\000"
 4908      6E5F7363 
 4908      625F6932 
 4908      635F636F 
 4908      6D6D616E 
 4909              	.LASF261:
 4910 1c14 666C6173 		.ascii	"flashEraseDelay\000"
 4910      68457261 
 4910      73654465 
 4910      6C617900 
 4911              	.LASF65:
 4912 1c24 63707573 		.ascii	"cpuss_interrupts_dw0_5_IRQn\000"
 4912      735F696E 
 4912      74657272 
 4912      75707473 
 4912      5F647730 
 4913              	.LASF403:
 4914 1c40 4952516E 		.ascii	"IRQn\000"
 4914      00
 4915              	.LASF180:
 4916 1c45 49434552 		.ascii	"ICER\000"
 4916      00
 4917              	.LASF324:
 4918 1c4a 73746174 		.ascii	"state\000"
 4918      6500
 4919              	.LASF132:
 4920 1c50 7564625F 		.ascii	"udb_interrupts_0_IRQn\000"
 4920      696E7465 
 4920      72727570 
 4920      74735F30 
 4920      5F495251 
 4921              	.LASF452:
 4922 1c66 78546173 		.ascii	"xTaskCreate\000"
 4922      6B437265 
 4922      61746500 
 4923              	.LASF186:
 4924 1c72 49414252 		.ascii	"IABR\000"
 4924      00
 4925              	.LASF451:
 4926 1c77 43617053 		.ascii	"CapSense_ScanAllWidgets\000"
 4926      656E7365 
 4926      5F536361 
 4926      6E416C6C 
 4926      57696467 
 4927              	.LASF26:
 4928 1c8f 696F7373 		.ascii	"ioss_interrupt_vdd_IRQn\000"
 4928      5F696E74 
 4928      65727275 
 4928      70745F76 
 4928      64645F49 
 4929              	.LASF49:
 4930 1ca7 63707573 		.ascii	"cpuss_interrupts_ipc_14_IRQn\000"
 4930      735F696E 
 4930      74657272 
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 174


 4930      75707473 
 4930      5F697063 
 4931              	.LASF0:
 4932 1cc4 52657365 		.ascii	"Reset_IRQn\000"
 4932      745F4952 
 4932      516E00
 4933              	.LASF307:
 4934 1ccf 63686172 		.ascii	"char_t\000"
 4934      5F7400
 4935              	.LASF441:
 4936 1cd6 494E4652 		.ascii	"INFRAROUGE\000"
 4936      41524F55 
 4936      474500
 4937              	.LASF257:
 4938 1ce1 666C6173 		.ascii	"flashRwwRequired\000"
 4938      68527777 
 4938      52657175 
 4938      69726564 
 4938      00
 4939              	.LASF397:
 4940 1cf2 464C4147 		.ascii	"FLAG2\000"
 4940      3200
 4941              	.LASF398:
 4942 1cf8 464C4147 		.ascii	"FLAG3\000"
 4942      3300
 4943              	.LASF286:
 4944 1cfe 6770696F 		.ascii	"gpioPrtCfgOffset\000"
 4944      50727443 
 4944      66674F66 
 4944      66736574 
 4944      00
 4945              	.LASF405:
 4946 1d0f 70696E4E 		.ascii	"pinNum\000"
 4946      756D00
 4947              	.LASF81:
 4948 1d16 63707573 		.ascii	"cpuss_interrupts_dw1_5_IRQn\000"
 4948      735F696E 
 4948      74657272 
 4948      75707473 
 4948      5F647731 
 4949              	.LASF68:
 4950 1d32 63707573 		.ascii	"cpuss_interrupts_dw0_8_IRQn\000"
 4950      735F696E 
 4950      74657272 
 4950      75707473 
 4950      5F647730 
 4951              	.LASF213:
 4952 1d4e 5644445F 		.ascii	"VDD_INTR_MASK\000"
 4952      494E5452 
 4952      5F4D4153 
 4952      4B00
 4953              	.LASF418:
 4954 1d5c 64617461 		.ascii	"dataSpo2\000"
 4954      53706F32 
 4954      00
 4955              	.LASF2:
 4956 1d65 48617264 		.ascii	"HardFault_IRQn\000"
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 175


 4956      4661756C 
 4956      745F4952 
 4956      516E00
 4957              	.LASF159:
 4958 1d74 7369676E 		.ascii	"signed char\000"
 4958      65642063 
 4958      68617200 
 4959              	.LASF367:
 4960 1d80 70657269 		.ascii	"period\000"
 4960      6F6400
 4961              	.LASF148:
 4962 1d87 70617373 		.ascii	"pass_interrupt_sar_IRQn\000"
 4962      5F696E74 
 4962      65727275 
 4962      70745F73 
 4962      61725F49 
 4963              	.LASF267:
 4964 1d9f 64774368 		.ascii	"dwChOffset\000"
 4964      4F666673 
 4964      657400
 4965              	.LASF240:
 4966 1daa 63707573 		.ascii	"cpussIpcIrqNr\000"
 4966      73497063 
 4966      4972714E 
 4966      7200
 4967              	.LASF366:
 4968 1db8 63795F73 		.ascii	"cy_stc_tcpwm_counter_config\000"
 4968      74635F74 
 4968      6370776D 
 4968      5F636F75 
 4968      6E746572 
 4969              	.LASF270:
 4970 1dd4 64774368 		.ascii	"dwChCtlPreemptablePos\000"
 4970      43746C50 
 4970      7265656D 
 4970      70746162 
 4970      6C65506F 
 4971              	.LASF401:
 4972 1dea 5F5F4E56 		.ascii	"__NVIC_ClearPendingIRQ\000"
 4972      49435F43 
 4972      6C656172 
 4972      50656E64 
 4972      696E6749 
 4973              	.LASF459:
 4974 1e01 6D61696E 		.ascii	"main\000"
 4974      00
 4975              	.LASF118:
 4976 1e06 74637077 		.ascii	"tcpwm_1_interrupts_10_IRQn\000"
 4976      6D5F315F 
 4976      696E7465 
 4976      72727570 
 4976      74735F31 
 4977              	.LASF306:
 4978 1e21 63795F73 		.ascii	"cy_stc_device_t\000"
 4978      74635F64 
 4978      65766963 
 4978      655F7400 
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 176


 4979              	.LASF432:
 4980 1e31 626F726E 		.ascii	"borne_inferieur\000"
 4980      655F696E 
 4980      66657269 
 4980      65757200 
 4981              	.LASF44:
 4982 1e41 63707573 		.ascii	"cpuss_interrupts_ipc_9_IRQn\000"
 4982      735F696E 
 4982      74657272 
 4982      75707473 
 4982      5F697063 
 4983              	.LASF457:
 4984 1e5d 5F5F656E 		.ascii	"__enable_irq\000"
 4984      61626C65 
 4984      5F697271 
 4984      00
 4985              	.LASF182:
 4986 1e6a 49535052 		.ascii	"ISPR\000"
 4986      00
 4987              	.LASF59:
 4988 1e6f 6373645F 		.ascii	"csd_interrupt_IRQn\000"
 4988      696E7465 
 4988      72727570 
 4988      745F4952 
 4988      516E00
 4989              	.LASF354:
 4990 1e82 696E6974 		.ascii	"initKey\000"
 4990      4B657900 
 4991              	.LASF93:
 4992 1e8a 63707573 		.ascii	"cpuss_interrupts_fault_1_IRQn\000"
 4992      735F696E 
 4992      74657272 
 4992      75707473 
 4992      5F666175 
 4993              	.LASF312:
 4994 1ea8 75696E74 		.ascii	"uint8\000"
 4994      3800
 4995              	.LASF311:
 4996 1eae 646F7562 		.ascii	"double\000"
 4996      6C6500
 4997              	.LASF227:
 4998 1eb5 70617373 		.ascii	"passBase\000"
 4998      42617365 
 4998      00
 4999              	.LASF264:
 5000 1ebe 666C6173 		.ascii	"flashCtlMainWs2Freq\000"
 5000      6843746C 
 5000      4D61696E 
 5000      57733246 
 5000      72657100 
 5001              	.LASF10:
 5002 1ed2 696F7373 		.ascii	"ioss_interrupts_gpio_0_IRQn\000"
 5002      5F696E74 
 5002      65727275 
 5002      7074735F 
 5002      6770696F 
 5003              	.LASF205:
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 177


 5004 1eee 52455345 		.ascii	"RESERVED1\000"
 5004      52564544 
 5004      3100
 5005              	.LASF71:
 5006 1ef8 63707573 		.ascii	"cpuss_interrupts_dw0_11_IRQn\000"
 5006      735F696E 
 5006      74657272 
 5006      75707473 
 5006      5F647730 
 5007              	.LASF241:
 5008 1f15 63707573 		.ascii	"cpussDwChNr\000"
 5008      73447743 
 5008      684E7200 
 5009              	.LASF343:
 5010 1f21 63795F73 		.ascii	"cy_stc_scb_i2c_context_t\000"
 5010      74635F73 
 5010      63625F69 
 5010      32635F63 
 5010      6F6E7465 
 5011              	.LASF202:
 5012 1f3a 4346475F 		.ascii	"CFG_SIO\000"
 5012      53494F00 
 5013              	.LASF266:
 5014 1f42 666C6173 		.ascii	"flashCtlMainWs4Freq\000"
 5014      6843746C 
 5014      4D61696E 
 5014      57733446 
 5014      72657100 
 5015              	.LASF79:
 5016 1f56 63707573 		.ascii	"cpuss_interrupts_dw1_3_IRQn\000"
 5016      735F696E 
 5016      74657272 
 5016      75707473 
 5016      5F647731 
 5017              	.LASF105:
 5018 1f72 74637077 		.ascii	"tcpwm_0_interrupts_5_IRQn\000"
 5018      6D5F305F 
 5018      696E7465 
 5018      72727570 
 5018      74735F35 
 5019              	.LASF31:
 5020 1f8c 73727373 		.ascii	"srss_interrupt_backup_IRQn\000"
 5020      5F696E74 
 5020      65727275 
 5020      70745F62 
 5020      61636B75 
 5021              	.LASF392:
 5022 1fa7 4F505449 		.ascii	"OPTION_3_inferieur\000"
 5022      4F4E5F33 
 5022      5F696E66 
 5022      65726965 
 5022      757200
 5023              	.LASF448:
 5024 1fba 53797374 		.ascii	"SystemInit\000"
 5024      656D496E 
 5024      697400
 5025              	.LASF94:
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 178


 5026 1fc5 63707573 		.ascii	"cpuss_interrupt_crypto_IRQn\000"
 5026      735F696E 
 5026      74657272 
 5026      7570745F 
 5026      63727970 
 5027              	.LASF97:
 5028 1fe1 63707573 		.ascii	"cpuss_interrupts_cm0_cti_1_IRQn\000"
 5028      735F696E 
 5028      74657272 
 5028      75707473 
 5028      5F636D30 
 5029              	.LASF100:
 5030 2001 74637077 		.ascii	"tcpwm_0_interrupts_0_IRQn\000"
 5030      6D5F305F 
 5030      696E7465 
 5030      72727570 
 5030      74735F30 
 5031              	.LASF82:
 5032 201b 63707573 		.ascii	"cpuss_interrupts_dw1_6_IRQn\000"
 5032      735F696E 
 5032      74657272 
 5032      75707473 
 5032      5F647731 
 5033              	.LASF236:
 5034 2037 69706356 		.ascii	"ipcVersion\000"
 5034      65727369 
 5034      6F6E00
 5035              	.LASF38:
 5036 2042 63707573 		.ascii	"cpuss_interrupts_ipc_3_IRQn\000"
 5036      735F696E 
 5036      74657272 
 5036      75707473 
 5036      5F697063 
 5037              	.LASF273:
 5038 205e 70657269 		.ascii	"periTrCmdOffset\000"
 5038      5472436D 
 5038      644F6666 
 5038      73657400 
 5039              	.LASF58:
 5040 206e 7363625F 		.ascii	"scb_7_interrupt_IRQn\000"
 5040      375F696E 
 5040      74657272 
 5040      7570745F 
 5040      4952516E 
 5041              	.LASF313:
 5042 2083 696E7472 		.ascii	"intrSrc\000"
 5042      53726300 
 5043              	.LASF332:
 5044 208b 736C6176 		.ascii	"slaveStatus\000"
 5044      65537461 
 5044      74757300 
 5045              	.LASF98:
 5046 2097 63707573 		.ascii	"cpuss_interrupts_cm4_cti_0_IRQn\000"
 5046      735F696E 
 5046      74657272 
 5046      75707473 
 5046      5F636D34 
ARM GAS  C:\Users\user\AppData\Local\Temp\cctmLBIT.s 			page 179


 5047              	.LASF110:
 5048 20b7 74637077 		.ascii	"tcpwm_1_interrupts_2_IRQn\000"
 5048      6D5F315F 
 5048      696E7465 
 5048      72727570 
 5048      74735F32 
 5049              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
