<module name="UHH_config" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="UHH_REVISION" acronym="UHH_REVISION" offset="0x0" width="32" description="Standard revision number, BCD encoded Revision = &amp;lt;maj&amp;gt;.&amp;lt;min&amp;gt;">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MAJ_REV" width="4" begin="7" end="4" resetval="0x1" description="Major revision number 0..9" range="" rwaccess="R"/>
    <bitfield id="MIN_REV" width="4" begin="3" end="0" resetval="0x0" description="Minor revision number 0..9" range="" rwaccess="R"/>
  </register>
  <register id="UHH_SYSCONFIG" acronym="UHH_SYSCONFIG" offset="0x10" width="32" description="Standard system configuration register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MIDLEMODE" width="2" begin="13" end="12" resetval="0x0" description="Master interface power management control. Standby/wait control" range="" rwaccess="RW">
      <bitenum value="0" token="MIDLEMODE_0" description="Force-standby mode. Mstandby asserted unconditionally"/>
      <bitenum value="1" token="MIDLEMODE_1" description="No-standby mode. Mstandby never asserted."/>
      <bitenum value="2" token="MIDLEMODE_2" description="Smart-standby mode. Mstandby asserted when initiator activity stops"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLOCKACTIVITY" width="1" begin="8" end="8" resetval="0x0" description="Control of clock internal gating while module is idle. One bit per clock, actual register width depends on the number of functional clocks controlled. Lower bit: Interface clockUpper bits (if any): Functional clocks 1: Clock is kept on during idle0: Clock is switched off during idle" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SIDLEMODE" width="2" begin="4" end="3" resetval="0x0" description="Slave interface power management control. Idle Req/ack control" range="" rwaccess="RW">
      <bitenum value="0" token="SIDLEMODE_0" description="Force-Idle mode. Sidleack asserted after Idlereq assertion"/>
      <bitenum value="1" token="SIDLEMODE_1" description="No-idle mode. Sidleack never asserted."/>
      <bitenum value="2" token="SIDLEMODE_2" description="Smart-idle mode. Sidleack asserted upon Idlereq assertion, after target activity is over"/>
    </bitfield>
    <bitfield id="ENAWAKEUP" width="1" begin="2" end="2" resetval="0x0" description="Asynchronous wakeup generation control (Swakeup)" range="" rwaccess="RW">
      <bitenum value="0" token="ENAWAKEUP_0" description="Wakeup generation disabled"/>
      <bitenum value="1" token="ENAWAKEUP_1" description="Wakeup generation enabled"/>
    </bitfield>
    <bitfield id="SOFTRESET" width="1" begin="1" end="1" resetval="0x0" description="Module software reset" range="" rwaccess="W">
      <bitenum value="0" token="SOFTRESET_0" description="No effect"/>
      <bitenum value="1" token="SOFTRESET_1" description="Starts softreset sequence."/>
    </bitfield>
    <bitfield id="AUTOIDLE" width="1" begin="0" end="0" resetval="0x1" description="Internal autogating control" range="" rwaccess="RW">
      <bitenum value="0" token="AUTOIDLE_0" description="Clock always running"/>
      <bitenum value="1" token="AUTOIDLE_1" description="When no activity on L3 interconnect, clock is cut off."/>
    </bitfield>
  </register>
  <register id="UHH_SYSSTATUS" acronym="UHH_SYSSTATUS" offset="0x14" width="32" description="Standard system status register">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x00000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EHCI_RESETDONE" width="1" begin="2" end="2" resetval="0x0" description="Indicated when the EHCI HS host is out of reset" range="" rwaccess="R"/>
    <bitfield id="OHCI_RESETDONE" width="1" begin="1" end="1" resetval="0x0" description="Indicates when the OHCI FS/LS host is out of reset" range="" rwaccess="R"/>
    <bitfield id="RESETDONE" width="1" begin="0" end="0" resetval="0x0" description="Indicates when the USB Host has come out of reset" range="" rwaccess="R">
      <bitenum value="0" token="RESETDONE_0" description="Reset is ongoing"/>
      <bitenum value="1" token="RESETDONE_1" description="Reset is done"/>
    </bitfield>
  </register>
  <register id="UHH_HOSTCONFIG" acronym="UHH_HOSTCONFIG" offset="0x40" width="32" description="Static configuration of the OTG controller host">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x00000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="P3_ULPI_BYPASS" width="1" begin="12" end="12" resetval="0" description="Host controller (root hub) port 3 control." range="" rwaccess="RW">
      <bitenum value="0" token="P3_ULPI_BYPASS_0" description="ULPI port 3 is active (and UTMI port 3 is inactive)"/>
      <bitenum value="1" token="P3_ULPI_BYPASS_1" description="UTMI port 3 is active (and ULPI port 3 is inactive)"/>
    </bitfield>
    <bitfield id="P2_ULPI_BYPASS" width="1" begin="11" end="11" resetval="0" description="Host controller (root hub) port 2 control." range="" rwaccess="RW">
      <bitenum value="0" token="P2_ULPI_BYPASS_0" description="ULPI port 2 is active (and UTMI port 2 is inactive)"/>
      <bitenum value="1" token="P2_ULPI_BYPASS_1" description="UTMI port 2 is active (and ULPI port 2 is inactive)"/>
    </bitfield>
    <bitfield id="P3_CONNECT_STATUS" width="1" begin="10" end="10" resetval="0x1" description="Connection status for port 3." range="" rwaccess="RW">
      <bitenum value="0" token="P3_CONNECT_STATUS_0" description="USB port 3 is disconnected"/>
      <bitenum value="1" token="P3_CONNECT_STATUS_1" description="USB port 3 is connected and in use (also the default state)"/>
    </bitfield>
    <bitfield id="P2_CONNECT_STATUS" width="1" begin="9" end="9" resetval="0x1" description="Connection status for port 2." range="" rwaccess="RW">
      <bitenum value="0" token="P2_CONNECT_STATUS_0" description="USB port 2 is disconnected"/>
      <bitenum value="1" token="P2_CONNECT_STATUS_1" description="USB port 2 is connected and in use (also the default state)"/>
    </bitfield>
    <bitfield id="P1_CONNECT_STATUS" width="1" begin="8" end="8" resetval="0x1" description="Connection status for port 1." range="" rwaccess="RW">
      <bitenum value="0" token="P1_CONNECT_STATUS_0" description="USB port 1 is disconnected"/>
      <bitenum value="1" token="P1_CONNECT_STATUS_1" description="USB port 1 is connected and in use (also the default state)"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="ENA_INCR_ALIGN" width="1" begin="5" end="5" resetval="0x0" description="Force alignment of bursts to the respective burst-size boundaries" range="" rwaccess="RW">
      <bitenum value="0" token="ENA_INCR_ALIGN_0" description="Disable burst type"/>
      <bitenum value="1" token="ENA_INCR_ALIGN_1" description="Enable burst type"/>
    </bitfield>
    <bitfield id="ENA_INCR16" width="1" begin="4" end="4" resetval="0x0" description="Control the use of INCR16-type bursts (in AHB sense)" range="" rwaccess="RW">
      <bitenum value="0" token="ENA_INCR16_0" description="Disable burst type"/>
      <bitenum value="1" token="ENA_INCR16_1" description="Enable burst type"/>
    </bitfield>
    <bitfield id="ENA_INCR8" width="1" begin="3" end="3" resetval="0x0" description="Control the use of INCR8-type bursts (in AHB sense)" range="" rwaccess="RW">
      <bitenum value="0" token="ENA_INCR8_0" description="Disable burst type"/>
      <bitenum value="1" token="ENA_INCR8_1" description="Enable burst type"/>
    </bitfield>
    <bitfield id="ENA_INCR4" width="1" begin="2" end="2" resetval="0x0" description="Control the use of INCR4-type bursts (in AHB sense)" range="" rwaccess="RW">
      <bitenum value="0" token="ENA_INCR4_0" description="Disable burst type"/>
      <bitenum value="1" token="ENA_INCR4_1" description="Enable burst type"/>
    </bitfield>
    <bitfield id="AUTOPPD_ON_OVERCUR_EN" width="1" begin="1" end="1" resetval="0x0" description="Configure reaction upon port overcurrent condition." range="" rwaccess="RW">
      <bitenum value="0" token="AUTOPPD_ON_OVERCUR_EN_0" description="Port remains on upon overcurrent"/>
      <bitenum value="1" token="AUTOPPD_ON_OVERCUR_EN_1" description="Port is powered down automatically upon overcurrent"/>
    </bitfield>
    <bitfield id="P1_ULPI_BYPASS" width="1" begin="0" end="0" resetval="0" description="Host controller (root hub) port 1 control." range="" rwaccess="RW">
      <bitenum value="0" token="P1_ULPI_BYPASS_0" description="ULPI port 1 is active (and UTMI port 1 is inactive)"/>
      <bitenum value="1" token="P1_ULPI_BYPASS_1" description="UTMI port 1 is active (and ULPI port 1 is inactive)"/>
    </bitfield>
  </register>
  <register id="UHH_DEBUG_CSR" acronym="UHH_DEBUG_CSR" offset="0x44" width="32" description="Debug control and status for the EHCI, OHCI hosts.">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OHCI_CCS_3" width="1" begin="19" end="19" resetval="0x0" description="Current Connect Status of port 3" range="" rwaccess="R">
      <bitenum value="0" token="OHCI_CCS_3_0" description="No periph connected"/>
      <bitenum value="1" token="OHCI_CCS_3_1" description="Periph connected"/>
    </bitfield>
    <bitfield id="OHCI_CCS_2" width="1" begin="18" end="18" resetval="0x0" description="Current Connect Status of port 2" range="" rwaccess="R">
      <bitenum value="0" token="OHCI_CCS_2_0" description="No periph connected"/>
      <bitenum value="1" token="OHCI_CCS_2_1" description="Periph connected"/>
    </bitfield>
    <bitfield id="OHCI_CCS_1" width="1" begin="17" end="17" resetval="0x0" description="Current Connect Status of port 1" range="" rwaccess="R">
      <bitenum value="0" token="OHCI_CCS_1_0" description="No periph connected"/>
      <bitenum value="1" token="OHCI_CCS_1_1" description="Periph connected"/>
    </bitfield>
    <bitfield id="OHCI_GLOBALSUSPEND" width="1" begin="16" end="16" resetval="0x0" description="OHCI global suspend status, asserted 5ms after the suspend order." range="" rwaccess="R">
      <bitenum value="0" token="OHCI_GLOBALSUSPEND_0" description="Host is not suspended"/>
      <bitenum value="1" token="OHCI_GLOBALSUSPEND_1" description="Host is suspended"/>
    </bitfield>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OCHI_CNTSEL" width="1" begin="7" end="7" resetval="0x0" description="Selection of a shorter '1 ms' counter in OHCI host, to speed up long USB phases like reset, resume, etc (Used only for simulation.)" range="" rwaccess="RW">
      <bitenum value="0" token="OCHI_CNTSEL_0" description="Functional mode, 1ms = 12,000 x 12 MHz cycles"/>
      <bitenum value="1" token="OCHI_CNTSEL_1" description="Simulation mode, 1ms = 7 x 12 MHz cycles = 583 ns"/>
    </bitfield>
    <bitfield id="EHCI_SIMULATION_MODE" width="1" begin="6" end="6" resetval="0x0" description="Sets the PHY to non-driving mode. (Used only for simulation.)" range="" rwaccess="RW">
      <bitenum value="0" token="EHCI_SIMULATION_MODE_0" description="Functional mode"/>
      <bitenum value="1" token="EHCI_SIMULATION_MODE_1" description="PHY set to non-driving"/>
    </bitfield>
    <bitfield id="EHCI_FLADJ" width="6" begin="5" end="0" resetval="0x20" description="EHCI host frame length adjust. Modify only when EHCI bitfieldUSBSTS.HCHalted = 1Field value + 59,488 = 60,000 by default= number of 60 MHz UTMI/ULPI clock cycles per 1 ms USB frame= number of 480 MHz HS bits per 125 us HS USB microframe" range="" rwaccess="RW"/>
  </register>
</module>
