$date
	Thu Oct  2 01:42:12 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module t_LAB5_1 $end
$var wire 4 ! out [3:0] $end
$var reg 1 " clear $end
$var reg 1 # clk $end
$var reg 1 $ count $end
$var reg 4 % in [3:0] $end
$var reg 1 & load $end
$scope module i1 $end
$var wire 1 " clear $end
$var wire 1 # clk $end
$var wire 1 $ count $end
$var wire 4 ' in [3:0] $end
$var wire 1 & load $end
$var reg 4 ( out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 (
b0 '
0&
b0 %
0$
0#
1"
b0 !
$end
#10000
1#
#20000
0#
#30000
1#
#40000
0#
b1100 %
b1100 '
1&
0"
#50000
b1100 !
b1100 (
1#
#60000
0#
b0 %
b0 '
0&
#70000
b1101 !
b1101 (
1#
1$
#80000
0#
#90000
b1110 !
b1110 (
1#
#100000
0#
#110000
b1111 !
b1111 (
1#
#120000
0#
#130000
b0 !
b0 (
1#
#140000
0#
#150000
b1 !
b1 (
1#
#160000
0#
#170000
b10 !
b10 (
1#
#180000
0#
#190000
b11 !
b11 (
1#
#200000
0#
#210000
b100 !
b100 (
1#
#220000
0#
#230000
b101 !
b101 (
1#
#240000
0#
0$
#250000
1#
#260000
0#
#270000
1#
#280000
0#
1$
#290000
b110 !
b110 (
1#
#300000
0#
0$
#310000
1#
#320000
0#
#330000
1#
#340000
0#
#350000
1#
#360000
0#
#370000
1#
#380000
0#
#390000
1#
#400000
0#
#410000
1#
#420000
0#
#430000
1#
#440000
0#
#450000
1#
#460000
0#
#470000
1#
#480000
0#
#490000
1#
#500000
