Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Oct  1 18:15:02 2024
| Host         : nightt_insider running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_loopback_top_timing_summary_routed.rpt -pb uart_loopback_top_timing_summary_routed.pb -rpx uart_loopback_top_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_loopback_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.632        0.000                      0                   95        0.186        0.000                      0                   95        9.500        0.000                       0                    71  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                16.632        0.000                      0                   95        0.186        0.000                      0                   95        9.500        0.000                       0                    71  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       16.632ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.632ns  (required time - arrival time)
  Source:                 u_uart_recv/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_recv/rxdata_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.301ns  (logic 1.196ns (36.233%)  route 2.105ns (63.767%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 24.995 - 20.000 ) 
    Source Clock Delay      (SCD):    5.449ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.742     5.449    u_uart_recv/sys_clk_IBUF_BUFG
    SLICE_X41Y57         FDCE                                         r  u_uart_recv/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDCE (Prop_fdce_C_Q)         0.419     5.868 f  u_uart_recv/clk_cnt_reg[1]/Q
                         net (fo=10, routed)          0.800     6.668    u_uart_recv/clk_cnt[1]
    SLICE_X41Y56         LUT6 (Prop_lut6_I0_O)        0.299     6.967 r  u_uart_recv/rxdata[7]_i_4/O
                         net (fo=2, routed)           0.656     7.623    u_uart_recv/rxdata[7]_i_4_n_0
    SLICE_X40Y56         LUT5 (Prop_lut5_I3_O)        0.152     7.775 r  u_uart_recv/rxdata[6]_i_3/O
                         net (fo=7, routed)           0.649     8.424    u_uart_recv/rxdata[6]_i_3_n_0
    SLICE_X39Y55         LUT6 (Prop_lut6_I1_O)        0.326     8.750 r  u_uart_recv/rxdata[4]_i_1/O
                         net (fo=1, routed)           0.000     8.750    u_uart_recv/rxdata[4]_i_1_n_0
    SLICE_X39Y55         FDCE                                         r  u_uart_recv/rxdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.565    24.995    u_uart_recv/sys_clk_IBUF_BUFG
    SLICE_X39Y55         FDCE                                         r  u_uart_recv/rxdata_reg[4]/C
                         clock pessimism              0.391    25.386    
                         clock uncertainty           -0.035    25.351    
    SLICE_X39Y55         FDCE (Setup_fdce_C_D)        0.031    25.382    u_uart_recv/rxdata_reg[4]
  -------------------------------------------------------------------
                         required time                         25.382    
                         arrival time                          -8.750    
  -------------------------------------------------------------------
                         slack                                 16.632    

Slack (MET) :             16.651ns  (required time - arrival time)
  Source:                 u_uart_recv/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_recv/rxdata_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.328ns  (logic 1.196ns (35.943%)  route 2.132ns (64.057%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 24.995 - 20.000 ) 
    Source Clock Delay      (SCD):    5.449ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.742     5.449    u_uart_recv/sys_clk_IBUF_BUFG
    SLICE_X41Y57         FDCE                                         r  u_uart_recv/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDCE (Prop_fdce_C_Q)         0.419     5.868 f  u_uart_recv/clk_cnt_reg[1]/Q
                         net (fo=10, routed)          0.800     6.668    u_uart_recv/clk_cnt[1]
    SLICE_X41Y56         LUT6 (Prop_lut6_I0_O)        0.299     6.967 r  u_uart_recv/rxdata[7]_i_4/O
                         net (fo=2, routed)           0.656     7.623    u_uart_recv/rxdata[7]_i_4_n_0
    SLICE_X40Y56         LUT5 (Prop_lut5_I3_O)        0.152     7.775 r  u_uart_recv/rxdata[6]_i_3/O
                         net (fo=7, routed)           0.675     8.451    u_uart_recv/rxdata[6]_i_3_n_0
    SLICE_X38Y55         LUT6 (Prop_lut6_I1_O)        0.326     8.777 r  u_uart_recv/rxdata[2]_i_1/O
                         net (fo=1, routed)           0.000     8.777    u_uart_recv/rxdata[2]_i_1_n_0
    SLICE_X38Y55         FDCE                                         r  u_uart_recv/rxdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.565    24.995    u_uart_recv/sys_clk_IBUF_BUFG
    SLICE_X38Y55         FDCE                                         r  u_uart_recv/rxdata_reg[2]/C
                         clock pessimism              0.391    25.386    
                         clock uncertainty           -0.035    25.351    
    SLICE_X38Y55         FDCE (Setup_fdce_C_D)        0.077    25.428    u_uart_recv/rxdata_reg[2]
  -------------------------------------------------------------------
                         required time                         25.428    
                         arrival time                          -8.777    
  -------------------------------------------------------------------
                         slack                                 16.651    

Slack (MET) :             16.658ns  (required time - arrival time)
  Source:                 u_uart_recv/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_recv/rxdata_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.325ns  (logic 1.196ns (35.975%)  route 2.129ns (64.025%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 24.995 - 20.000 ) 
    Source Clock Delay      (SCD):    5.449ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.742     5.449    u_uart_recv/sys_clk_IBUF_BUFG
    SLICE_X41Y57         FDCE                                         r  u_uart_recv/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDCE (Prop_fdce_C_Q)         0.419     5.868 f  u_uart_recv/clk_cnt_reg[1]/Q
                         net (fo=10, routed)          0.800     6.668    u_uart_recv/clk_cnt[1]
    SLICE_X41Y56         LUT6 (Prop_lut6_I0_O)        0.299     6.967 r  u_uart_recv/rxdata[7]_i_4/O
                         net (fo=2, routed)           0.656     7.623    u_uart_recv/rxdata[7]_i_4_n_0
    SLICE_X40Y56         LUT5 (Prop_lut5_I3_O)        0.152     7.775 r  u_uart_recv/rxdata[6]_i_3/O
                         net (fo=7, routed)           0.672     8.448    u_uart_recv/rxdata[6]_i_3_n_0
    SLICE_X38Y55         LUT5 (Prop_lut5_I1_O)        0.326     8.774 r  u_uart_recv/rxdata[5]_i_1/O
                         net (fo=1, routed)           0.000     8.774    u_uart_recv/rxdata[5]_i_1_n_0
    SLICE_X38Y55         FDCE                                         r  u_uart_recv/rxdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.565    24.995    u_uart_recv/sys_clk_IBUF_BUFG
    SLICE_X38Y55         FDCE                                         r  u_uart_recv/rxdata_reg[5]/C
                         clock pessimism              0.391    25.386    
                         clock uncertainty           -0.035    25.351    
    SLICE_X38Y55         FDCE (Setup_fdce_C_D)        0.081    25.432    u_uart_recv/rxdata_reg[5]
  -------------------------------------------------------------------
                         required time                         25.432    
                         arrival time                          -8.774    
  -------------------------------------------------------------------
                         slack                                 16.658    

Slack (MET) :             16.661ns  (required time - arrival time)
  Source:                 u_uart_recv/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_recv/rxdata_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 1.196ns (36.026%)  route 2.124ns (63.974%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 24.995 - 20.000 ) 
    Source Clock Delay      (SCD):    5.449ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.742     5.449    u_uart_recv/sys_clk_IBUF_BUFG
    SLICE_X41Y57         FDCE                                         r  u_uart_recv/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDCE (Prop_fdce_C_Q)         0.419     5.868 f  u_uart_recv/clk_cnt_reg[1]/Q
                         net (fo=10, routed)          0.800     6.668    u_uart_recv/clk_cnt[1]
    SLICE_X41Y56         LUT6 (Prop_lut6_I0_O)        0.299     6.967 r  u_uart_recv/rxdata[7]_i_4/O
                         net (fo=2, routed)           0.656     7.623    u_uart_recv/rxdata[7]_i_4_n_0
    SLICE_X40Y56         LUT5 (Prop_lut5_I3_O)        0.152     7.775 r  u_uart_recv/rxdata[6]_i_3/O
                         net (fo=7, routed)           0.668     8.443    u_uart_recv/rxdata[6]_i_3_n_0
    SLICE_X38Y55         LUT6 (Prop_lut6_I3_O)        0.326     8.769 r  u_uart_recv/rxdata[6]_i_1/O
                         net (fo=1, routed)           0.000     8.769    u_uart_recv/rxdata[6]_i_1_n_0
    SLICE_X38Y55         FDCE                                         r  u_uart_recv/rxdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.565    24.995    u_uart_recv/sys_clk_IBUF_BUFG
    SLICE_X38Y55         FDCE                                         r  u_uart_recv/rxdata_reg[6]/C
                         clock pessimism              0.391    25.386    
                         clock uncertainty           -0.035    25.351    
    SLICE_X38Y55         FDCE (Setup_fdce_C_D)        0.079    25.430    u_uart_recv/rxdata_reg[6]
  -------------------------------------------------------------------
                         required time                         25.430    
                         arrival time                          -8.769    
  -------------------------------------------------------------------
                         slack                                 16.661    

Slack (MET) :             16.763ns  (required time - arrival time)
  Source:                 u_uart_recv/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_recv/rxdata_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.167ns  (logic 1.196ns (37.759%)  route 1.971ns (62.241%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 24.995 - 20.000 ) 
    Source Clock Delay      (SCD):    5.449ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.742     5.449    u_uart_recv/sys_clk_IBUF_BUFG
    SLICE_X41Y57         FDCE                                         r  u_uart_recv/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDCE (Prop_fdce_C_Q)         0.419     5.868 f  u_uart_recv/clk_cnt_reg[1]/Q
                         net (fo=10, routed)          0.800     6.668    u_uart_recv/clk_cnt[1]
    SLICE_X41Y56         LUT6 (Prop_lut6_I0_O)        0.299     6.967 r  u_uart_recv/rxdata[7]_i_4/O
                         net (fo=2, routed)           0.656     7.623    u_uart_recv/rxdata[7]_i_4_n_0
    SLICE_X40Y56         LUT5 (Prop_lut5_I3_O)        0.152     7.775 r  u_uart_recv/rxdata[6]_i_3/O
                         net (fo=7, routed)           0.515     8.291    u_uart_recv/rxdata[6]_i_3_n_0
    SLICE_X39Y56         LUT6 (Prop_lut6_I1_O)        0.326     8.617 r  u_uart_recv/rxdata[0]_i_1/O
                         net (fo=1, routed)           0.000     8.617    u_uart_recv/rxdata[0]_i_1_n_0
    SLICE_X39Y56         FDCE                                         r  u_uart_recv/rxdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.565    24.995    u_uart_recv/sys_clk_IBUF_BUFG
    SLICE_X39Y56         FDCE                                         r  u_uart_recv/rxdata_reg[0]/C
                         clock pessimism              0.391    25.386    
                         clock uncertainty           -0.035    25.351    
    SLICE_X39Y56         FDCE (Setup_fdce_C_D)        0.029    25.380    u_uart_recv/rxdata_reg[0]
  -------------------------------------------------------------------
                         required time                         25.380    
                         arrival time                          -8.617    
  -------------------------------------------------------------------
                         slack                                 16.763    

Slack (MET) :             16.846ns  (required time - arrival time)
  Source:                 u_uart_recv/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_recv/clk_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.963ns (30.807%)  route 2.163ns (69.193%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 24.995 - 20.000 ) 
    Source Clock Delay      (SCD):    5.449ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.742     5.449    u_uart_recv/sys_clk_IBUF_BUFG
    SLICE_X41Y57         FDCE                                         r  u_uart_recv/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDCE (Prop_fdce_C_Q)         0.419     5.868 f  u_uart_recv/clk_cnt_reg[3]/Q
                         net (fo=8, routed)           0.982     6.850    u_uart_recv/clk_cnt[3]
    SLICE_X41Y57         LUT6 (Prop_lut6_I3_O)        0.296     7.146 r  u_uart_recv/clk_cnt[8]_i_5/O
                         net (fo=1, routed)           0.495     7.641    u_uart_recv/clk_cnt[8]_i_5_n_0
    SLICE_X40Y57         LUT5 (Prop_lut5_I2_O)        0.124     7.765 r  u_uart_recv/clk_cnt[8]_i_4/O
                         net (fo=9, routed)           0.686     8.451    u_uart_recv/clk_cnt[8]_i_4_n_0
    SLICE_X40Y57         LUT3 (Prop_lut3_I1_O)        0.124     8.575 r  u_uart_recv/clk_cnt[5]_i_1__0/O
                         net (fo=1, routed)           0.000     8.575    u_uart_recv/p_0_in[5]
    SLICE_X40Y57         FDCE                                         r  u_uart_recv/clk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.565    24.995    u_uart_recv/sys_clk_IBUF_BUFG
    SLICE_X40Y57         FDCE                                         r  u_uart_recv/clk_cnt_reg[5]/C
                         clock pessimism              0.432    25.427    
                         clock uncertainty           -0.035    25.392    
    SLICE_X40Y57         FDCE (Setup_fdce_C_D)        0.029    25.421    u_uart_recv/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         25.421    
                         arrival time                          -8.575    
  -------------------------------------------------------------------
                         slack                                 16.846    

Slack (MET) :             16.856ns  (required time - arrival time)
  Source:                 u_uart_recv/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_recv/clk_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.118ns  (logic 0.963ns (30.886%)  route 2.155ns (69.114%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 24.995 - 20.000 ) 
    Source Clock Delay      (SCD):    5.449ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.742     5.449    u_uart_recv/sys_clk_IBUF_BUFG
    SLICE_X41Y57         FDCE                                         r  u_uart_recv/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDCE (Prop_fdce_C_Q)         0.419     5.868 f  u_uart_recv/clk_cnt_reg[3]/Q
                         net (fo=8, routed)           0.982     6.850    u_uart_recv/clk_cnt[3]
    SLICE_X41Y57         LUT6 (Prop_lut6_I3_O)        0.296     7.146 r  u_uart_recv/clk_cnt[8]_i_5/O
                         net (fo=1, routed)           0.495     7.641    u_uart_recv/clk_cnt[8]_i_5_n_0
    SLICE_X40Y57         LUT5 (Prop_lut5_I2_O)        0.124     7.765 r  u_uart_recv/clk_cnt[8]_i_4/O
                         net (fo=9, routed)           0.678     8.443    u_uart_recv/clk_cnt[8]_i_4_n_0
    SLICE_X40Y57         LUT4 (Prop_lut4_I2_O)        0.124     8.567 r  u_uart_recv/clk_cnt[7]_i_1__0/O
                         net (fo=1, routed)           0.000     8.567    u_uart_recv/p_0_in[7]
    SLICE_X40Y57         FDCE                                         r  u_uart_recv/clk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.565    24.995    u_uart_recv/sys_clk_IBUF_BUFG
    SLICE_X40Y57         FDCE                                         r  u_uart_recv/clk_cnt_reg[7]/C
                         clock pessimism              0.432    25.427    
                         clock uncertainty           -0.035    25.392    
    SLICE_X40Y57         FDCE (Setup_fdce_C_D)        0.031    25.423    u_uart_recv/clk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         25.423    
                         arrival time                          -8.567    
  -------------------------------------------------------------------
                         slack                                 16.856    

Slack (MET) :             16.864ns  (required time - arrival time)
  Source:                 u_uart_recv/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_recv/clk_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.154ns  (logic 0.991ns (31.421%)  route 2.163ns (68.579%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 24.995 - 20.000 ) 
    Source Clock Delay      (SCD):    5.449ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.742     5.449    u_uart_recv/sys_clk_IBUF_BUFG
    SLICE_X41Y57         FDCE                                         r  u_uart_recv/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDCE (Prop_fdce_C_Q)         0.419     5.868 f  u_uart_recv/clk_cnt_reg[3]/Q
                         net (fo=8, routed)           0.982     6.850    u_uart_recv/clk_cnt[3]
    SLICE_X41Y57         LUT6 (Prop_lut6_I3_O)        0.296     7.146 r  u_uart_recv/clk_cnt[8]_i_5/O
                         net (fo=1, routed)           0.495     7.641    u_uart_recv/clk_cnt[8]_i_5_n_0
    SLICE_X40Y57         LUT5 (Prop_lut5_I2_O)        0.124     7.765 r  u_uart_recv/clk_cnt[8]_i_4/O
                         net (fo=9, routed)           0.686     8.451    u_uart_recv/clk_cnt[8]_i_4_n_0
    SLICE_X40Y57         LUT3 (Prop_lut3_I1_O)        0.152     8.603 r  u_uart_recv/clk_cnt[6]_i_1__0/O
                         net (fo=1, routed)           0.000     8.603    u_uart_recv/p_0_in[6]
    SLICE_X40Y57         FDCE                                         r  u_uart_recv/clk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.565    24.995    u_uart_recv/sys_clk_IBUF_BUFG
    SLICE_X40Y57         FDCE                                         r  u_uart_recv/clk_cnt_reg[6]/C
                         clock pessimism              0.432    25.427    
                         clock uncertainty           -0.035    25.392    
    SLICE_X40Y57         FDCE (Setup_fdce_C_D)        0.075    25.467    u_uart_recv/clk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         25.467    
                         arrival time                          -8.603    
  -------------------------------------------------------------------
                         slack                                 16.864    

Slack (MET) :             16.872ns  (required time - arrival time)
  Source:                 u_uart_recv/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_recv/clk_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.146ns  (logic 0.991ns (31.502%)  route 2.155ns (68.498%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 24.995 - 20.000 ) 
    Source Clock Delay      (SCD):    5.449ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.742     5.449    u_uart_recv/sys_clk_IBUF_BUFG
    SLICE_X41Y57         FDCE                                         r  u_uart_recv/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDCE (Prop_fdce_C_Q)         0.419     5.868 f  u_uart_recv/clk_cnt_reg[3]/Q
                         net (fo=8, routed)           0.982     6.850    u_uart_recv/clk_cnt[3]
    SLICE_X41Y57         LUT6 (Prop_lut6_I3_O)        0.296     7.146 r  u_uart_recv/clk_cnt[8]_i_5/O
                         net (fo=1, routed)           0.495     7.641    u_uart_recv/clk_cnt[8]_i_5_n_0
    SLICE_X40Y57         LUT5 (Prop_lut5_I2_O)        0.124     7.765 r  u_uart_recv/clk_cnt[8]_i_4/O
                         net (fo=9, routed)           0.678     8.443    u_uart_recv/clk_cnt[8]_i_4_n_0
    SLICE_X40Y57         LUT5 (Prop_lut5_I3_O)        0.152     8.595 r  u_uart_recv/clk_cnt[8]_i_1__0/O
                         net (fo=1, routed)           0.000     8.595    u_uart_recv/p_0_in[8]
    SLICE_X40Y57         FDCE                                         r  u_uart_recv/clk_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.565    24.995    u_uart_recv/sys_clk_IBUF_BUFG
    SLICE_X40Y57         FDCE                                         r  u_uart_recv/clk_cnt_reg[8]/C
                         clock pessimism              0.432    25.427    
                         clock uncertainty           -0.035    25.392    
    SLICE_X40Y57         FDCE (Setup_fdce_C_D)        0.075    25.467    u_uart_recv/clk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         25.467    
                         arrival time                          -8.595    
  -------------------------------------------------------------------
                         slack                                 16.872    

Slack (MET) :             16.884ns  (required time - arrival time)
  Source:                 u_uart_send/uart_en_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_send/tx_data_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.850ns  (logic 0.839ns (29.439%)  route 2.011ns (70.561%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 24.994 - 20.000 ) 
    Source Clock Delay      (SCD):    5.448ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.741     5.448    u_uart_send/sys_clk_IBUF_BUFG
    SLICE_X36Y56         FDCE                                         r  u_uart_send/uart_en_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDCE (Prop_fdce_C_Q)         0.419     5.867 f  u_uart_send/uart_en_d1_reg/Q
                         net (fo=9, routed)           1.149     7.016    u_uart_send/uart_en_d1
    SLICE_X36Y57         LUT2 (Prop_lut2_I1_O)        0.296     7.312 r  u_uart_send/tx_flag_i_1/O
                         net (fo=2, routed)           0.444     7.757    u_uart_send/en_flag
    SLICE_X36Y57         LUT6 (Prop_lut6_I5_O)        0.124     7.881 r  u_uart_send/tx_data[7]_i_1/O
                         net (fo=9, routed)           0.417     8.298    u_uart_send/tx_data[7]_i_1_n_0
    SLICE_X37Y57         FDCE                                         r  u_uart_send/tx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.564    24.994    u_uart_send/sys_clk_IBUF_BUFG
    SLICE_X37Y57         FDCE                                         r  u_uart_send/tx_data_reg[1]/C
                         clock pessimism              0.428    25.422    
                         clock uncertainty           -0.035    25.387    
    SLICE_X37Y57         FDCE (Setup_fdce_C_CE)      -0.205    25.182    u_uart_send/tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         25.182    
                         arrival time                          -8.298    
  -------------------------------------------------------------------
                         slack                                 16.884    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 u_uart_loop/send_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_send/uart_en_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.753%)  route 0.117ns (45.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.588     1.538    u_uart_loop/sys_clk_IBUF_BUFG
    SLICE_X36Y56         FDCE                                         r  u_uart_loop/send_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDCE (Prop_fdce_C_Q)         0.141     1.679 r  u_uart_loop/send_en_reg/Q
                         net (fo=2, routed)           0.117     1.796    u_uart_send/send_en
    SLICE_X36Y56         FDCE                                         r  u_uart_send/uart_en_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.858     2.056    u_uart_send/sys_clk_IBUF_BUFG
    SLICE_X36Y56         FDCE                                         r  u_uart_send/uart_en_d0_reg/C
                         clock pessimism             -0.518     1.538    
    SLICE_X36Y56         FDCE (Hold_fdce_C_D)         0.072     1.610    u_uart_send/uart_en_d0_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 u_uart_recv/uart_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_loop/send_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.164ns (63.770%)  route 0.093ns (36.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.588     1.538    u_uart_recv/sys_clk_IBUF_BUFG
    SLICE_X38Y56         FDCE                                         r  u_uart_recv/uart_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y56         FDCE (Prop_fdce_C_Q)         0.164     1.702 r  u_uart_recv/uart_data_reg[2]/Q
                         net (fo=1, routed)           0.093     1.795    u_uart_loop/send_data_reg[7]_0[2]
    SLICE_X37Y56         FDCE                                         r  u_uart_loop/send_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.858     2.056    u_uart_loop/sys_clk_IBUF_BUFG
    SLICE_X37Y56         FDCE                                         r  u_uart_loop/send_data_reg[2]/C
                         clock pessimism             -0.502     1.554    
    SLICE_X37Y56         FDCE (Hold_fdce_C_D)         0.047     1.601    u_uart_loop/send_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 u_uart_send/uart_en_d0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_send/uart_en_d1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.618%)  route 0.127ns (47.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.588     1.538    u_uart_send/sys_clk_IBUF_BUFG
    SLICE_X36Y56         FDCE                                         r  u_uart_send/uart_en_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDCE (Prop_fdce_C_Q)         0.141     1.679 r  u_uart_send/uart_en_d0_reg/Q
                         net (fo=10, routed)          0.127     1.806    u_uart_send/uart_en_d0
    SLICE_X36Y56         FDCE                                         r  u_uart_send/uart_en_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.858     2.056    u_uart_send/sys_clk_IBUF_BUFG
    SLICE_X36Y56         FDCE                                         r  u_uart_send/uart_en_d1_reg/C
                         clock pessimism             -0.518     1.538    
    SLICE_X36Y56         FDCE (Hold_fdce_C_D)         0.071     1.609    u_uart_send/uart_en_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 u_uart_recv/uart_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_loop/send_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.816%)  route 0.154ns (52.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.588     1.538    u_uart_recv/sys_clk_IBUF_BUFG
    SLICE_X39Y55         FDCE                                         r  u_uart_recv/uart_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDCE (Prop_fdce_C_Q)         0.141     1.679 r  u_uart_recv/uart_data_reg[4]/Q
                         net (fo=1, routed)           0.154     1.833    u_uart_loop/send_data_reg[7]_0[4]
    SLICE_X37Y56         FDCE                                         r  u_uart_loop/send_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.858     2.056    u_uart_loop/sys_clk_IBUF_BUFG
    SLICE_X37Y56         FDCE                                         r  u_uart_loop/send_data_reg[4]/C
                         clock pessimism             -0.502     1.554    
    SLICE_X37Y56         FDCE (Hold_fdce_C_D)         0.075     1.629    u_uart_loop/send_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 u_uart_recv/uart_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_loop/send_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.148ns (58.566%)  route 0.105ns (41.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.588     1.538    u_uart_recv/sys_clk_IBUF_BUFG
    SLICE_X38Y55         FDCE                                         r  u_uart_recv/uart_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDCE (Prop_fdce_C_Q)         0.148     1.686 r  u_uart_recv/uart_data_reg[6]/Q
                         net (fo=1, routed)           0.105     1.791    u_uart_loop/send_data_reg[7]_0[6]
    SLICE_X37Y56         FDCE                                         r  u_uart_loop/send_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.858     2.056    u_uart_loop/sys_clk_IBUF_BUFG
    SLICE_X37Y56         FDCE                                         r  u_uart_loop/send_data_reg[6]/C
                         clock pessimism             -0.502     1.554    
    SLICE_X37Y56         FDCE (Hold_fdce_C_D)         0.023     1.577    u_uart_loop/send_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 u_uart_recv/uart_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_loop/send_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.128ns (56.656%)  route 0.098ns (43.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.588     1.538    u_uart_recv/sys_clk_IBUF_BUFG
    SLICE_X39Y56         FDCE                                         r  u_uart_recv/uart_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDCE (Prop_fdce_C_Q)         0.128     1.666 r  u_uart_recv/uart_data_reg[1]/Q
                         net (fo=1, routed)           0.098     1.764    u_uart_loop/send_data_reg[7]_0[1]
    SLICE_X37Y56         FDCE                                         r  u_uart_loop/send_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.858     2.056    u_uart_loop/sys_clk_IBUF_BUFG
    SLICE_X37Y56         FDCE                                         r  u_uart_loop/send_data_reg[1]/C
                         clock pessimism             -0.502     1.554    
    SLICE_X37Y56         FDCE (Hold_fdce_C_D)        -0.006     1.548    u_uart_loop/send_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 u_uart_recv/rx_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_recv/rxdata_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.746%)  route 0.173ns (48.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.588     1.538    u_uart_recv/sys_clk_IBUF_BUFG
    SLICE_X39Y54         FDCE                                         r  u_uart_recv/rx_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDCE (Prop_fdce_C_Q)         0.141     1.679 r  u_uart_recv/rx_cnt_reg[2]/Q
                         net (fo=20, routed)          0.173     1.853    u_uart_recv/rx_cnt_reg[2]
    SLICE_X38Y55         LUT6 (Prop_lut6_I3_O)        0.045     1.898 r  u_uart_recv/rxdata[2]_i_1/O
                         net (fo=1, routed)           0.000     1.898    u_uart_recv/rxdata[2]_i_1_n_0
    SLICE_X38Y55         FDCE                                         r  u_uart_recv/rxdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.858     2.056    u_uart_recv/sys_clk_IBUF_BUFG
    SLICE_X38Y55         FDCE                                         r  u_uart_recv/rxdata_reg[2]/C
                         clock pessimism             -0.502     1.554    
    SLICE_X38Y55         FDCE (Hold_fdce_C_D)         0.120     1.674    u_uart_recv/rxdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 u_uart_send/tx_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_send/uart_txd_reg/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.226ns (68.386%)  route 0.104ns (31.614%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.587     1.537    u_uart_send/sys_clk_IBUF_BUFG
    SLICE_X36Y57         FDCE                                         r  u_uart_send/tx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDCE (Prop_fdce_C_Q)         0.128     1.665 r  u_uart_send/tx_data_reg[7]/Q
                         net (fo=1, routed)           0.104     1.770    u_uart_send/data7
    SLICE_X39Y57         LUT6 (Prop_lut6_I0_O)        0.098     1.868 r  u_uart_send/uart_txd_i_2/O
                         net (fo=1, routed)           0.000     1.868    u_uart_send/uart_txd_i_2_n_0
    SLICE_X39Y57         FDPE                                         r  u_uart_send/uart_txd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.857     2.055    u_uart_send/sys_clk_IBUF_BUFG
    SLICE_X39Y57         FDPE                                         r  u_uart_send/uart_txd_reg/C
                         clock pessimism             -0.502     1.553    
    SLICE_X39Y57         FDPE (Hold_fdpe_C_D)         0.091     1.644    u_uart_send/uart_txd_reg
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 u_uart_recv/rxdata_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_recv/uart_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.560%)  route 0.161ns (43.440%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.588     1.538    u_uart_recv/sys_clk_IBUF_BUFG
    SLICE_X38Y55         FDCE                                         r  u_uart_recv/rxdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDCE (Prop_fdce_C_Q)         0.164     1.702 r  u_uart_recv/rxdata_reg[2]/Q
                         net (fo=2, routed)           0.161     1.863    u_uart_recv/rxdata_reg_n_0_[2]
    SLICE_X38Y56         LUT5 (Prop_lut5_I4_O)        0.045     1.908 r  u_uart_recv/uart_data[2]_i_1/O
                         net (fo=1, routed)           0.000     1.908    u_uart_recv/uart_data[2]_i_1_n_0
    SLICE_X38Y56         FDCE                                         r  u_uart_recv/uart_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.858     2.056    u_uart_recv/sys_clk_IBUF_BUFG
    SLICE_X38Y56         FDCE                                         r  u_uart_recv/uart_data_reg[2]/C
                         clock pessimism             -0.502     1.554    
    SLICE_X38Y56         FDCE (Hold_fdce_C_D)         0.121     1.675    u_uart_recv/uart_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 u_uart_recv/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_recv/clk_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.226ns (69.007%)  route 0.102ns (30.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.589     1.539    u_uart_recv/sys_clk_IBUF_BUFG
    SLICE_X41Y57         FDCE                                         r  u_uart_recv/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDCE (Prop_fdce_C_Q)         0.128     1.667 r  u_uart_recv/clk_cnt_reg[3]/Q
                         net (fo=8, routed)           0.102     1.769    u_uart_recv/clk_cnt[3]
    SLICE_X41Y57         LUT6 (Prop_lut6_I4_O)        0.098     1.867 r  u_uart_recv/clk_cnt[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.867    u_uart_recv/p_0_in[4]
    SLICE_X41Y57         FDCE                                         r  u_uart_recv/clk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.859     2.057    u_uart_recv/sys_clk_IBUF_BUFG
    SLICE_X41Y57         FDCE                                         r  u_uart_recv/clk_cnt_reg[4]/C
                         clock pessimism             -0.518     1.539    
    SLICE_X41Y57         FDCE (Hold_fdce_C_D)         0.092     1.631    u_uart_recv/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X36Y56   u_uart_loop/recv_done_d0_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X36Y56   u_uart_loop/recv_done_d1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X37Y56   u_uart_loop/send_data_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X37Y56   u_uart_loop/send_data_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X37Y56   u_uart_loop/send_data_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X37Y56   u_uart_loop/send_data_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X37Y56   u_uart_loop/send_data_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X37Y56   u_uart_loop/send_data_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X37Y56   u_uart_loop/send_data_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X36Y56   u_uart_loop/recv_done_d0_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X36Y56   u_uart_loop/recv_done_d0_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X36Y56   u_uart_loop/recv_done_d1_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X36Y56   u_uart_loop/recv_done_d1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X37Y56   u_uart_loop/send_data_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X37Y56   u_uart_loop/send_data_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X37Y56   u_uart_loop/send_data_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X37Y56   u_uart_loop/send_data_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X37Y56   u_uart_loop/send_data_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X37Y56   u_uart_loop/send_data_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X36Y56   u_uart_loop/recv_done_d0_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X36Y56   u_uart_loop/recv_done_d0_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X36Y56   u_uart_loop/recv_done_d1_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X36Y56   u_uart_loop/recv_done_d1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X37Y56   u_uart_loop/send_data_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X37Y56   u_uart_loop/send_data_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X37Y56   u_uart_loop/send_data_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X37Y56   u_uart_loop/send_data_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X37Y56   u_uart_loop/send_data_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X37Y56   u_uart_loop/send_data_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_uart_send/uart_txd_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.458ns  (logic 4.000ns (61.932%)  route 2.458ns (38.068%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.740     5.447    u_uart_send/sys_clk_IBUF_BUFG
    SLICE_X39Y57         FDPE                                         r  u_uart_send/uart_txd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDPE (Prop_fdpe_C_Q)         0.456     5.903 r  u_uart_send/uart_txd_reg/Q
                         net (fo=1, routed)           2.458     8.362    uart_txd_OBUF
    K18                  OBUF (Prop_obuf_I_O)         3.544    11.905 r  uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000    11.905    uart_txd
    K18                                                               r  uart_txd (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_uart_send/uart_txd_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.083ns  (logic 1.385ns (66.515%)  route 0.697ns (33.485%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.587     1.537    u_uart_send/sys_clk_IBUF_BUFG
    SLICE_X39Y57         FDPE                                         r  u_uart_send/uart_txd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDPE (Prop_fdpe_C_Q)         0.141     1.678 r  u_uart_send/uart_txd_reg/Q
                         net (fo=1, routed)           0.697     2.376    uart_txd_OBUF
    K18                  OBUF (Prop_obuf_I_O)         1.244     3.620 r  uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000     3.620    uart_txd
    K18                                                               r  uart_txd (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            71 Endpoints
Min Delay            71 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_uart_send/clk_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.242ns  (logic 1.582ns (37.298%)  route 2.660ns (62.702%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    J15                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.176     2.634    u_uart_recv/sys_rst_n_IBUF
    SLICE_X41Y54         LUT1 (Prop_lut1_I0_O)        0.124     2.758 f  u_uart_recv/clk_cnt[8]_i_2__0/O
                         net (fo=70, routed)          1.484     4.242    u_uart_send/uart_txd_reg_0
    SLICE_X36Y59         FDCE                                         f  u_uart_send/clk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.563     4.993    u_uart_send/sys_clk_IBUF_BUFG
    SLICE_X36Y59         FDCE                                         r  u_uart_send/clk_cnt_reg[0]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_uart_send/clk_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.242ns  (logic 1.582ns (37.298%)  route 2.660ns (62.702%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    J15                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.176     2.634    u_uart_recv/sys_rst_n_IBUF
    SLICE_X41Y54         LUT1 (Prop_lut1_I0_O)        0.124     2.758 f  u_uart_recv/clk_cnt[8]_i_2__0/O
                         net (fo=70, routed)          1.484     4.242    u_uart_send/uart_txd_reg_0
    SLICE_X36Y59         FDCE                                         f  u_uart_send/clk_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.563     4.993    u_uart_send/sys_clk_IBUF_BUFG
    SLICE_X36Y59         FDCE                                         r  u_uart_send/clk_cnt_reg[1]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_uart_send/clk_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.242ns  (logic 1.582ns (37.298%)  route 2.660ns (62.702%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    J15                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.176     2.634    u_uart_recv/sys_rst_n_IBUF
    SLICE_X41Y54         LUT1 (Prop_lut1_I0_O)        0.124     2.758 f  u_uart_recv/clk_cnt[8]_i_2__0/O
                         net (fo=70, routed)          1.484     4.242    u_uart_send/uart_txd_reg_0
    SLICE_X36Y59         FDCE                                         f  u_uart_send/clk_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.563     4.993    u_uart_send/sys_clk_IBUF_BUFG
    SLICE_X36Y59         FDCE                                         r  u_uart_send/clk_cnt_reg[2]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_uart_send/clk_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.242ns  (logic 1.582ns (37.298%)  route 2.660ns (62.702%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    J15                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.176     2.634    u_uart_recv/sys_rst_n_IBUF
    SLICE_X41Y54         LUT1 (Prop_lut1_I0_O)        0.124     2.758 f  u_uart_recv/clk_cnt[8]_i_2__0/O
                         net (fo=70, routed)          1.484     4.242    u_uart_send/uart_txd_reg_0
    SLICE_X36Y59         FDCE                                         f  u_uart_send/clk_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.563     4.993    u_uart_send/sys_clk_IBUF_BUFG
    SLICE_X36Y59         FDCE                                         r  u_uart_send/clk_cnt_reg[3]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_uart_send/clk_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.242ns  (logic 1.582ns (37.298%)  route 2.660ns (62.702%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    J15                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.176     2.634    u_uart_recv/sys_rst_n_IBUF
    SLICE_X41Y54         LUT1 (Prop_lut1_I0_O)        0.124     2.758 f  u_uart_recv/clk_cnt[8]_i_2__0/O
                         net (fo=70, routed)          1.484     4.242    u_uart_send/uart_txd_reg_0
    SLICE_X36Y59         FDCE                                         f  u_uart_send/clk_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.563     4.993    u_uart_send/sys_clk_IBUF_BUFG
    SLICE_X36Y59         FDCE                                         r  u_uart_send/clk_cnt_reg[4]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_uart_send/clk_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.100ns  (logic 1.582ns (38.589%)  route 2.518ns (61.411%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    J15                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.176     2.634    u_uart_recv/sys_rst_n_IBUF
    SLICE_X41Y54         LUT1 (Prop_lut1_I0_O)        0.124     2.758 f  u_uart_recv/clk_cnt[8]_i_2__0/O
                         net (fo=70, routed)          1.342     4.100    u_uart_send/uart_txd_reg_0
    SLICE_X36Y58         FDCE                                         f  u_uart_send/clk_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.564     4.994    u_uart_send/sys_clk_IBUF_BUFG
    SLICE_X36Y58         FDCE                                         r  u_uart_send/clk_cnt_reg[5]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_uart_send/clk_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.100ns  (logic 1.582ns (38.589%)  route 2.518ns (61.411%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    J15                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.176     2.634    u_uart_recv/sys_rst_n_IBUF
    SLICE_X41Y54         LUT1 (Prop_lut1_I0_O)        0.124     2.758 f  u_uart_recv/clk_cnt[8]_i_2__0/O
                         net (fo=70, routed)          1.342     4.100    u_uart_send/uart_txd_reg_0
    SLICE_X36Y58         FDCE                                         f  u_uart_send/clk_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.564     4.994    u_uart_send/sys_clk_IBUF_BUFG
    SLICE_X36Y58         FDCE                                         r  u_uart_send/clk_cnt_reg[6]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_uart_send/clk_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.100ns  (logic 1.582ns (38.589%)  route 2.518ns (61.411%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    J15                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.176     2.634    u_uart_recv/sys_rst_n_IBUF
    SLICE_X41Y54         LUT1 (Prop_lut1_I0_O)        0.124     2.758 f  u_uart_recv/clk_cnt[8]_i_2__0/O
                         net (fo=70, routed)          1.342     4.100    u_uart_send/uart_txd_reg_0
    SLICE_X36Y58         FDCE                                         f  u_uart_send/clk_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.564     4.994    u_uart_send/sys_clk_IBUF_BUFG
    SLICE_X36Y58         FDCE                                         r  u_uart_send/clk_cnt_reg[7]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_uart_send/clk_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.100ns  (logic 1.582ns (38.589%)  route 2.518ns (61.411%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    J15                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.176     2.634    u_uart_recv/sys_rst_n_IBUF
    SLICE_X41Y54         LUT1 (Prop_lut1_I0_O)        0.124     2.758 f  u_uart_recv/clk_cnt[8]_i_2__0/O
                         net (fo=70, routed)          1.342     4.100    u_uart_send/uart_txd_reg_0
    SLICE_X36Y58         FDCE                                         f  u_uart_send/clk_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.564     4.994    u_uart_send/sys_clk_IBUF_BUFG
    SLICE_X36Y58         FDCE                                         r  u_uart_send/clk_cnt_reg[8]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_uart_send/tx_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.005ns  (logic 1.582ns (39.510%)  route 2.423ns (60.491%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    J15                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.176     2.634    u_uart_recv/sys_rst_n_IBUF
    SLICE_X41Y54         LUT1 (Prop_lut1_I0_O)        0.124     2.758 f  u_uart_recv/clk_cnt[8]_i_2__0/O
                         net (fo=70, routed)          1.247     4.005    u_uart_send/uart_txd_reg_0
    SLICE_X38Y57         FDCE                                         f  u_uart_send/tx_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.564     4.994    u_uart_send/sys_clk_IBUF_BUFG
    SLICE_X38Y57         FDCE                                         r  u_uart_send/tx_cnt_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rxd
                            (input port)
  Destination:            u_uart_recv/uart_rxd_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.655ns  (logic 0.272ns (41.502%)  route 0.383ns (58.498%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J14                                               0.000     0.000 r  uart_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart_rxd
    J14                  IBUF (Prop_ibuf_I_O)         0.272     0.272 r  uart_rxd_IBUF_inst/O
                         net (fo=1, routed)           0.383     0.655    u_uart_recv/uart_rxd_IBUF
    SLICE_X40Y57         FDCE                                         r  u_uart_recv/uart_rxd_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.859     2.057    u_uart_recv/sys_clk_IBUF_BUFG
    SLICE_X40Y57         FDCE                                         r  u_uart_recv/uart_rxd_d0_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_uart_recv/rx_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.889ns  (logic 0.271ns (30.515%)  route 0.618ns (69.485%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    J15                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.439     0.665    u_uart_recv/sys_rst_n_IBUF
    SLICE_X41Y54         LUT1 (Prop_lut1_I0_O)        0.045     0.710 f  u_uart_recv/clk_cnt[8]_i_2__0/O
                         net (fo=70, routed)          0.179     0.889    u_uart_recv/sys_rst_n
    SLICE_X39Y54         FDCE                                         f  u_uart_recv/rx_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.858     2.056    u_uart_recv/sys_clk_IBUF_BUFG
    SLICE_X39Y54         FDCE                                         r  u_uart_recv/rx_cnt_reg[0]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_uart_recv/rx_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.889ns  (logic 0.271ns (30.515%)  route 0.618ns (69.485%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    J15                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.439     0.665    u_uart_recv/sys_rst_n_IBUF
    SLICE_X41Y54         LUT1 (Prop_lut1_I0_O)        0.045     0.710 f  u_uart_recv/clk_cnt[8]_i_2__0/O
                         net (fo=70, routed)          0.179     0.889    u_uart_recv/sys_rst_n
    SLICE_X39Y54         FDCE                                         f  u_uart_recv/rx_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.858     2.056    u_uart_recv/sys_clk_IBUF_BUFG
    SLICE_X39Y54         FDCE                                         r  u_uart_recv/rx_cnt_reg[1]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_uart_recv/rx_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.889ns  (logic 0.271ns (30.515%)  route 0.618ns (69.485%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    J15                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.439     0.665    u_uart_recv/sys_rst_n_IBUF
    SLICE_X41Y54         LUT1 (Prop_lut1_I0_O)        0.045     0.710 f  u_uart_recv/clk_cnt[8]_i_2__0/O
                         net (fo=70, routed)          0.179     0.889    u_uart_recv/sys_rst_n
    SLICE_X39Y54         FDCE                                         f  u_uart_recv/rx_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.858     2.056    u_uart_recv/sys_clk_IBUF_BUFG
    SLICE_X39Y54         FDCE                                         r  u_uart_recv/rx_cnt_reg[2]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_uart_recv/rx_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.889ns  (logic 0.271ns (30.515%)  route 0.618ns (69.485%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    J15                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.439     0.665    u_uart_recv/sys_rst_n_IBUF
    SLICE_X41Y54         LUT1 (Prop_lut1_I0_O)        0.045     0.710 f  u_uart_recv/clk_cnt[8]_i_2__0/O
                         net (fo=70, routed)          0.179     0.889    u_uart_recv/sys_rst_n
    SLICE_X39Y54         FDCE                                         f  u_uart_recv/rx_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.858     2.056    u_uart_recv/sys_clk_IBUF_BUFG
    SLICE_X39Y54         FDCE                                         r  u_uart_recv/rx_cnt_reg[3]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_uart_recv/rx_flag_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.271ns (28.516%)  route 0.680ns (71.484%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    J15                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.439     0.665    u_uart_recv/sys_rst_n_IBUF
    SLICE_X41Y54         LUT1 (Prop_lut1_I0_O)        0.045     0.710 f  u_uart_recv/clk_cnt[8]_i_2__0/O
                         net (fo=70, routed)          0.241     0.952    u_uart_recv/sys_rst_n
    SLICE_X40Y55         FDCE                                         f  u_uart_recv/rx_flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.860     2.058    u_uart_recv/sys_clk_IBUF_BUFG
    SLICE_X40Y55         FDCE                                         r  u_uart_recv/rx_flag_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_uart_recv/uart_rxd_d1_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.271ns (28.516%)  route 0.680ns (71.484%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    J15                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.439     0.665    u_uart_recv/sys_rst_n_IBUF
    SLICE_X41Y54         LUT1 (Prop_lut1_I0_O)        0.045     0.710 f  u_uart_recv/clk_cnt[8]_i_2__0/O
                         net (fo=70, routed)          0.241     0.952    u_uart_recv/sys_rst_n
    SLICE_X40Y55         FDCE                                         f  u_uart_recv/uart_rxd_d1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.860     2.058    u_uart_recv/sys_clk_IBUF_BUFG
    SLICE_X40Y55         FDCE                                         r  u_uart_recv/uart_rxd_d1_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_uart_recv/rxdata_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.005ns  (logic 0.271ns (27.009%)  route 0.733ns (72.991%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    J15                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.439     0.665    u_uart_recv/sys_rst_n_IBUF
    SLICE_X41Y54         LUT1 (Prop_lut1_I0_O)        0.045     0.710 f  u_uart_recv/clk_cnt[8]_i_2__0/O
                         net (fo=70, routed)          0.294     1.005    u_uart_recv/sys_rst_n
    SLICE_X38Y55         FDCE                                         f  u_uart_recv/rxdata_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.858     2.056    u_uart_recv/sys_clk_IBUF_BUFG
    SLICE_X38Y55         FDCE                                         r  u_uart_recv/rxdata_reg[2]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_uart_recv/rxdata_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.005ns  (logic 0.271ns (27.009%)  route 0.733ns (72.991%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    J15                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.439     0.665    u_uart_recv/sys_rst_n_IBUF
    SLICE_X41Y54         LUT1 (Prop_lut1_I0_O)        0.045     0.710 f  u_uart_recv/clk_cnt[8]_i_2__0/O
                         net (fo=70, routed)          0.294     1.005    u_uart_recv/sys_rst_n
    SLICE_X39Y55         FDCE                                         f  u_uart_recv/rxdata_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.858     2.056    u_uart_recv/sys_clk_IBUF_BUFG
    SLICE_X39Y55         FDCE                                         r  u_uart_recv/rxdata_reg[3]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_uart_recv/rxdata_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.005ns  (logic 0.271ns (27.009%)  route 0.733ns (72.991%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    J15                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.439     0.665    u_uart_recv/sys_rst_n_IBUF
    SLICE_X41Y54         LUT1 (Prop_lut1_I0_O)        0.045     0.710 f  u_uart_recv/clk_cnt[8]_i_2__0/O
                         net (fo=70, routed)          0.294     1.005    u_uart_recv/sys_rst_n
    SLICE_X39Y55         FDCE                                         f  u_uart_recv/rxdata_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.858     2.056    u_uart_recv/sys_clk_IBUF_BUFG
    SLICE_X39Y55         FDCE                                         r  u_uart_recv/rxdata_reg[4]/C





