QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
Start time: 11:46:52 on Oct 22,2025
vcom -2008 -work internal/ModelSimContainer/work proj/src/RISCV_types.vhd internal/testpy/tb.vhd proj/src/RISCV_types.vhd proj/src/reg_array.vhd proj/src/TopLevel/mem.vhd proj/src/TopLevel/RISCV_Processor.vhd proj/src/Components/xor_32bit.vhd proj/src/Components/Control_Unit_2.0.vhd proj/src/Components/mux2t1.vhd proj/src/Components/xorg2.vhd proj/src/Components/bitExtender.vhd proj/src/Components/mux4by32.vhd proj/src/Components/PC-register.vhd proj/src/Components/dffg.vhd proj/src/Components/org2.vhd proj/src/Components/adder-subtractor.vhd proj/src/Components/nBit_ALU.vhd proj/src/Components/mux4t1 .vhd proj/src/Components/mux_32by32.vhd proj/src/Components/goblinBarrel.vhd proj/src/Components/mux32x4t1.vhd proj/src/Components/invg.vhd proj/src/Components/n-bit_adder.vhd proj/src/Components/mux2t1_N.vhd proj/src/Components/adder.vhd proj/src/Components/full_reg_file.vhd proj/src/Components/nor_32t1bit.vhd proj/src/Components/andg2.vhd proj/src/Components/ones_complementor.vhd proj/src/Components/mux2t1_dataflow.vhd proj/src/Components/or_32bit.vhd proj/src/Components/and_32bit.vhd proj/src/Components/norg2.vhd proj/src/Components/nbit-register.vhd proj/src/Components/ALUUnit.vhd proj/src/Components/onescomp.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package RISCV_types
-- Compiling package body RISCV_types
-- Loading package RISCV_types
-- Loading package std_logic_textio
-- Loading package ENV
-- Compiling entity tb
-- Compiling architecture mixed of tb
** Warning: proj/src/RISCV_types.vhd(15): (vcom-1615) Existing package 'RISCV_types' at line 18 will be overwritten.
-- Compiling package RISCV_types
** Warning: proj/src/RISCV_types.vhd(33): (vcom-1615) Existing package body 'RISCV_types(body)' at line 33 will be overwritten.
-- Compiling package body RISCV_types
-- Loading package RISCV_types
-- Compiling package reg_array
-- Loading package NUMERIC_STD
-- Compiling entity mem
-- Compiling architecture rtl of mem
-- Loading package RISCV_types
-- Loading package reg_array
-- Compiling entity RISCV_Processor
-- Compiling architecture structure of RISCV_Processor
** Error: proj/src/TopLevel/RISCV_Processor.vhd(526): (vcom-1484) Unknown formal identifier "i_D0".
** Error: proj/src/TopLevel/RISCV_Processor.vhd(527): (vcom-1484) Unknown formal identifier "i_D1".
** Error: proj/src/TopLevel/RISCV_Processor.vhd(529): (vcom-1035) Formal port "i_X0" has OPEN or no actual associated with it.
** Error: proj/src/TopLevel/RISCV_Processor.vhd(529): (vcom-1035) Formal port "i_X1" has OPEN or no actual associated with it.
** Note: proj/src/TopLevel/RISCV_Processor.vhd(580): VHDL Compiler exiting
End time: 11:46:53 on Oct 22,2025, Elapsed time: 0:00:01
Errors: 4, Warnings: 2
