
daq-corner-26.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004da8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000013c  08004f38  08004f38  00005f38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005074  08005074  00007068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005074  08005074  00006074  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800507c  0800507c  00007068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800507c  0800507c  0000607c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005080  08005080  00006080  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08005084  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00007068  2**0
                  CONTENTS
 10 .bss          00000354  20000068  20000068  00007068  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200003bc  200003bc  00007068  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00007068  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000e54e  00000000  00000000  00007098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000026c5  00000000  00000000  000155e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ce0  00000000  00000000  00017cb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000009cb  00000000  00000000  00018990  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022288  00000000  00000000  0001935b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00010919  00000000  00000000  0003b5e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cb7ec  00000000  00000000  0004befc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001176e8  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003e08  00000000  00000000  0011772c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000065  00000000  00000000  0011b534  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004f20 	.word	0x08004f20

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	08004f20 	.word	0x08004f20

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_dmul>:
 8000270:	b570      	push	{r4, r5, r6, lr}
 8000272:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000276:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800027a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800027e:	bf1d      	ittte	ne
 8000280:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000284:	ea94 0f0c 	teqne	r4, ip
 8000288:	ea95 0f0c 	teqne	r5, ip
 800028c:	f000 f8de 	bleq	800044c <__aeabi_dmul+0x1dc>
 8000290:	442c      	add	r4, r5
 8000292:	ea81 0603 	eor.w	r6, r1, r3
 8000296:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800029a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800029e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002a2:	bf18      	it	ne
 80002a4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002ac:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80002b0:	d038      	beq.n	8000324 <__aeabi_dmul+0xb4>
 80002b2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002b6:	f04f 0500 	mov.w	r5, #0
 80002ba:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002be:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80002c2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002c6:	f04f 0600 	mov.w	r6, #0
 80002ca:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002ce:	f09c 0f00 	teq	ip, #0
 80002d2:	bf18      	it	ne
 80002d4:	f04e 0e01 	orrne.w	lr, lr, #1
 80002d8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80002dc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80002e0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80002e4:	d204      	bcs.n	80002f0 <__aeabi_dmul+0x80>
 80002e6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80002ea:	416d      	adcs	r5, r5
 80002ec:	eb46 0606 	adc.w	r6, r6, r6
 80002f0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80002f4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80002f8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80002fc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000300:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000304:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000308:	bf88      	it	hi
 800030a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800030e:	d81e      	bhi.n	800034e <__aeabi_dmul+0xde>
 8000310:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000314:	bf08      	it	eq
 8000316:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800031a:	f150 0000 	adcs.w	r0, r0, #0
 800031e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000322:	bd70      	pop	{r4, r5, r6, pc}
 8000324:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000328:	ea46 0101 	orr.w	r1, r6, r1
 800032c:	ea40 0002 	orr.w	r0, r0, r2
 8000330:	ea81 0103 	eor.w	r1, r1, r3
 8000334:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000338:	bfc2      	ittt	gt
 800033a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800033e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000342:	bd70      	popgt	{r4, r5, r6, pc}
 8000344:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000348:	f04f 0e00 	mov.w	lr, #0
 800034c:	3c01      	subs	r4, #1
 800034e:	f300 80ab 	bgt.w	80004a8 <__aeabi_dmul+0x238>
 8000352:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000356:	bfde      	ittt	le
 8000358:	2000      	movle	r0, #0
 800035a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800035e:	bd70      	pople	{r4, r5, r6, pc}
 8000360:	f1c4 0400 	rsb	r4, r4, #0
 8000364:	3c20      	subs	r4, #32
 8000366:	da35      	bge.n	80003d4 <__aeabi_dmul+0x164>
 8000368:	340c      	adds	r4, #12
 800036a:	dc1b      	bgt.n	80003a4 <__aeabi_dmul+0x134>
 800036c:	f104 0414 	add.w	r4, r4, #20
 8000370:	f1c4 0520 	rsb	r5, r4, #32
 8000374:	fa00 f305 	lsl.w	r3, r0, r5
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f205 	lsl.w	r2, r1, r5
 8000380:	ea40 0002 	orr.w	r0, r0, r2
 8000384:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000388:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800038c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000390:	fa21 f604 	lsr.w	r6, r1, r4
 8000394:	eb42 0106 	adc.w	r1, r2, r6
 8000398:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800039c:	bf08      	it	eq
 800039e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003a2:	bd70      	pop	{r4, r5, r6, pc}
 80003a4:	f1c4 040c 	rsb	r4, r4, #12
 80003a8:	f1c4 0520 	rsb	r5, r4, #32
 80003ac:	fa00 f304 	lsl.w	r3, r0, r4
 80003b0:	fa20 f005 	lsr.w	r0, r0, r5
 80003b4:	fa01 f204 	lsl.w	r2, r1, r4
 80003b8:	ea40 0002 	orr.w	r0, r0, r2
 80003bc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003c0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003c4:	f141 0100 	adc.w	r1, r1, #0
 80003c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003cc:	bf08      	it	eq
 80003ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003d2:	bd70      	pop	{r4, r5, r6, pc}
 80003d4:	f1c4 0520 	rsb	r5, r4, #32
 80003d8:	fa00 f205 	lsl.w	r2, r0, r5
 80003dc:	ea4e 0e02 	orr.w	lr, lr, r2
 80003e0:	fa20 f304 	lsr.w	r3, r0, r4
 80003e4:	fa01 f205 	lsl.w	r2, r1, r5
 80003e8:	ea43 0302 	orr.w	r3, r3, r2
 80003ec:	fa21 f004 	lsr.w	r0, r1, r4
 80003f0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003f4:	fa21 f204 	lsr.w	r2, r1, r4
 80003f8:	ea20 0002 	bic.w	r0, r0, r2
 80003fc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000400:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000404:	bf08      	it	eq
 8000406:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800040a:	bd70      	pop	{r4, r5, r6, pc}
 800040c:	f094 0f00 	teq	r4, #0
 8000410:	d10f      	bne.n	8000432 <__aeabi_dmul+0x1c2>
 8000412:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000416:	0040      	lsls	r0, r0, #1
 8000418:	eb41 0101 	adc.w	r1, r1, r1
 800041c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000420:	bf08      	it	eq
 8000422:	3c01      	subeq	r4, #1
 8000424:	d0f7      	beq.n	8000416 <__aeabi_dmul+0x1a6>
 8000426:	ea41 0106 	orr.w	r1, r1, r6
 800042a:	f095 0f00 	teq	r5, #0
 800042e:	bf18      	it	ne
 8000430:	4770      	bxne	lr
 8000432:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000436:	0052      	lsls	r2, r2, #1
 8000438:	eb43 0303 	adc.w	r3, r3, r3
 800043c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000440:	bf08      	it	eq
 8000442:	3d01      	subeq	r5, #1
 8000444:	d0f7      	beq.n	8000436 <__aeabi_dmul+0x1c6>
 8000446:	ea43 0306 	orr.w	r3, r3, r6
 800044a:	4770      	bx	lr
 800044c:	ea94 0f0c 	teq	r4, ip
 8000450:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000454:	bf18      	it	ne
 8000456:	ea95 0f0c 	teqne	r5, ip
 800045a:	d00c      	beq.n	8000476 <__aeabi_dmul+0x206>
 800045c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000460:	bf18      	it	ne
 8000462:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000466:	d1d1      	bne.n	800040c <__aeabi_dmul+0x19c>
 8000468:	ea81 0103 	eor.w	r1, r1, r3
 800046c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000470:	f04f 0000 	mov.w	r0, #0
 8000474:	bd70      	pop	{r4, r5, r6, pc}
 8000476:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800047a:	bf06      	itte	eq
 800047c:	4610      	moveq	r0, r2
 800047e:	4619      	moveq	r1, r3
 8000480:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000484:	d019      	beq.n	80004ba <__aeabi_dmul+0x24a>
 8000486:	ea94 0f0c 	teq	r4, ip
 800048a:	d102      	bne.n	8000492 <__aeabi_dmul+0x222>
 800048c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000490:	d113      	bne.n	80004ba <__aeabi_dmul+0x24a>
 8000492:	ea95 0f0c 	teq	r5, ip
 8000496:	d105      	bne.n	80004a4 <__aeabi_dmul+0x234>
 8000498:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800049c:	bf1c      	itt	ne
 800049e:	4610      	movne	r0, r2
 80004a0:	4619      	movne	r1, r3
 80004a2:	d10a      	bne.n	80004ba <__aeabi_dmul+0x24a>
 80004a4:	ea81 0103 	eor.w	r1, r1, r3
 80004a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80004ac:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004b4:	f04f 0000 	mov.w	r0, #0
 80004b8:	bd70      	pop	{r4, r5, r6, pc}
 80004ba:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004be:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80004c2:	bd70      	pop	{r4, r5, r6, pc}

080004c4 <__aeabi_drsub>:
 80004c4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80004c8:	e002      	b.n	80004d0 <__adddf3>
 80004ca:	bf00      	nop

080004cc <__aeabi_dsub>:
 80004cc:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080004d0 <__adddf3>:
 80004d0:	b530      	push	{r4, r5, lr}
 80004d2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004d6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004da:	ea94 0f05 	teq	r4, r5
 80004de:	bf08      	it	eq
 80004e0:	ea90 0f02 	teqeq	r0, r2
 80004e4:	bf1f      	itttt	ne
 80004e6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80004ea:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004ee:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80004f2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f6:	f000 80e2 	beq.w	80006be <__adddf3+0x1ee>
 80004fa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80004fe:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000502:	bfb8      	it	lt
 8000504:	426d      	neglt	r5, r5
 8000506:	dd0c      	ble.n	8000522 <__adddf3+0x52>
 8000508:	442c      	add	r4, r5
 800050a:	ea80 0202 	eor.w	r2, r0, r2
 800050e:	ea81 0303 	eor.w	r3, r1, r3
 8000512:	ea82 0000 	eor.w	r0, r2, r0
 8000516:	ea83 0101 	eor.w	r1, r3, r1
 800051a:	ea80 0202 	eor.w	r2, r0, r2
 800051e:	ea81 0303 	eor.w	r3, r1, r3
 8000522:	2d36      	cmp	r5, #54	@ 0x36
 8000524:	bf88      	it	hi
 8000526:	bd30      	pophi	{r4, r5, pc}
 8000528:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800052c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000530:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000534:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000538:	d002      	beq.n	8000540 <__adddf3+0x70>
 800053a:	4240      	negs	r0, r0
 800053c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000540:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000544:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000548:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800054c:	d002      	beq.n	8000554 <__adddf3+0x84>
 800054e:	4252      	negs	r2, r2
 8000550:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000554:	ea94 0f05 	teq	r4, r5
 8000558:	f000 80a7 	beq.w	80006aa <__adddf3+0x1da>
 800055c:	f1a4 0401 	sub.w	r4, r4, #1
 8000560:	f1d5 0e20 	rsbs	lr, r5, #32
 8000564:	db0d      	blt.n	8000582 <__adddf3+0xb2>
 8000566:	fa02 fc0e 	lsl.w	ip, r2, lr
 800056a:	fa22 f205 	lsr.w	r2, r2, r5
 800056e:	1880      	adds	r0, r0, r2
 8000570:	f141 0100 	adc.w	r1, r1, #0
 8000574:	fa03 f20e 	lsl.w	r2, r3, lr
 8000578:	1880      	adds	r0, r0, r2
 800057a:	fa43 f305 	asr.w	r3, r3, r5
 800057e:	4159      	adcs	r1, r3
 8000580:	e00e      	b.n	80005a0 <__adddf3+0xd0>
 8000582:	f1a5 0520 	sub.w	r5, r5, #32
 8000586:	f10e 0e20 	add.w	lr, lr, #32
 800058a:	2a01      	cmp	r2, #1
 800058c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000590:	bf28      	it	cs
 8000592:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000596:	fa43 f305 	asr.w	r3, r3, r5
 800059a:	18c0      	adds	r0, r0, r3
 800059c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	d507      	bpl.n	80005b6 <__adddf3+0xe6>
 80005a6:	f04f 0e00 	mov.w	lr, #0
 80005aa:	f1dc 0c00 	rsbs	ip, ip, #0
 80005ae:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005b2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005b6:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80005ba:	d31b      	bcc.n	80005f4 <__adddf3+0x124>
 80005bc:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80005c0:	d30c      	bcc.n	80005dc <__adddf3+0x10c>
 80005c2:	0849      	lsrs	r1, r1, #1
 80005c4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005c8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005cc:	f104 0401 	add.w	r4, r4, #1
 80005d0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005d4:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80005d8:	f080 809a 	bcs.w	8000710 <__adddf3+0x240>
 80005dc:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80005e0:	bf08      	it	eq
 80005e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80005e6:	f150 0000 	adcs.w	r0, r0, #0
 80005ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ee:	ea41 0105 	orr.w	r1, r1, r5
 80005f2:	bd30      	pop	{r4, r5, pc}
 80005f4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80005f8:	4140      	adcs	r0, r0
 80005fa:	eb41 0101 	adc.w	r1, r1, r1
 80005fe:	3c01      	subs	r4, #1
 8000600:	bf28      	it	cs
 8000602:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000606:	d2e9      	bcs.n	80005dc <__adddf3+0x10c>
 8000608:	f091 0f00 	teq	r1, #0
 800060c:	bf04      	itt	eq
 800060e:	4601      	moveq	r1, r0
 8000610:	2000      	moveq	r0, #0
 8000612:	fab1 f381 	clz	r3, r1
 8000616:	bf08      	it	eq
 8000618:	3320      	addeq	r3, #32
 800061a:	f1a3 030b 	sub.w	r3, r3, #11
 800061e:	f1b3 0220 	subs.w	r2, r3, #32
 8000622:	da0c      	bge.n	800063e <__adddf3+0x16e>
 8000624:	320c      	adds	r2, #12
 8000626:	dd08      	ble.n	800063a <__adddf3+0x16a>
 8000628:	f102 0c14 	add.w	ip, r2, #20
 800062c:	f1c2 020c 	rsb	r2, r2, #12
 8000630:	fa01 f00c 	lsl.w	r0, r1, ip
 8000634:	fa21 f102 	lsr.w	r1, r1, r2
 8000638:	e00c      	b.n	8000654 <__adddf3+0x184>
 800063a:	f102 0214 	add.w	r2, r2, #20
 800063e:	bfd8      	it	le
 8000640:	f1c2 0c20 	rsble	ip, r2, #32
 8000644:	fa01 f102 	lsl.w	r1, r1, r2
 8000648:	fa20 fc0c 	lsr.w	ip, r0, ip
 800064c:	bfdc      	itt	le
 800064e:	ea41 010c 	orrle.w	r1, r1, ip
 8000652:	4090      	lslle	r0, r2
 8000654:	1ae4      	subs	r4, r4, r3
 8000656:	bfa2      	ittt	ge
 8000658:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800065c:	4329      	orrge	r1, r5
 800065e:	bd30      	popge	{r4, r5, pc}
 8000660:	ea6f 0404 	mvn.w	r4, r4
 8000664:	3c1f      	subs	r4, #31
 8000666:	da1c      	bge.n	80006a2 <__adddf3+0x1d2>
 8000668:	340c      	adds	r4, #12
 800066a:	dc0e      	bgt.n	800068a <__adddf3+0x1ba>
 800066c:	f104 0414 	add.w	r4, r4, #20
 8000670:	f1c4 0220 	rsb	r2, r4, #32
 8000674:	fa20 f004 	lsr.w	r0, r0, r4
 8000678:	fa01 f302 	lsl.w	r3, r1, r2
 800067c:	ea40 0003 	orr.w	r0, r0, r3
 8000680:	fa21 f304 	lsr.w	r3, r1, r4
 8000684:	ea45 0103 	orr.w	r1, r5, r3
 8000688:	bd30      	pop	{r4, r5, pc}
 800068a:	f1c4 040c 	rsb	r4, r4, #12
 800068e:	f1c4 0220 	rsb	r2, r4, #32
 8000692:	fa20 f002 	lsr.w	r0, r0, r2
 8000696:	fa01 f304 	lsl.w	r3, r1, r4
 800069a:	ea40 0003 	orr.w	r0, r0, r3
 800069e:	4629      	mov	r1, r5
 80006a0:	bd30      	pop	{r4, r5, pc}
 80006a2:	fa21 f004 	lsr.w	r0, r1, r4
 80006a6:	4629      	mov	r1, r5
 80006a8:	bd30      	pop	{r4, r5, pc}
 80006aa:	f094 0f00 	teq	r4, #0
 80006ae:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80006b2:	bf06      	itte	eq
 80006b4:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80006b8:	3401      	addeq	r4, #1
 80006ba:	3d01      	subne	r5, #1
 80006bc:	e74e      	b.n	800055c <__adddf3+0x8c>
 80006be:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006c2:	bf18      	it	ne
 80006c4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006c8:	d029      	beq.n	800071e <__adddf3+0x24e>
 80006ca:	ea94 0f05 	teq	r4, r5
 80006ce:	bf08      	it	eq
 80006d0:	ea90 0f02 	teqeq	r0, r2
 80006d4:	d005      	beq.n	80006e2 <__adddf3+0x212>
 80006d6:	ea54 0c00 	orrs.w	ip, r4, r0
 80006da:	bf04      	itt	eq
 80006dc:	4619      	moveq	r1, r3
 80006de:	4610      	moveq	r0, r2
 80006e0:	bd30      	pop	{r4, r5, pc}
 80006e2:	ea91 0f03 	teq	r1, r3
 80006e6:	bf1e      	ittt	ne
 80006e8:	2100      	movne	r1, #0
 80006ea:	2000      	movne	r0, #0
 80006ec:	bd30      	popne	{r4, r5, pc}
 80006ee:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80006f2:	d105      	bne.n	8000700 <__adddf3+0x230>
 80006f4:	0040      	lsls	r0, r0, #1
 80006f6:	4149      	adcs	r1, r1
 80006f8:	bf28      	it	cs
 80006fa:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80006fe:	bd30      	pop	{r4, r5, pc}
 8000700:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000704:	bf3c      	itt	cc
 8000706:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800070a:	bd30      	popcc	{r4, r5, pc}
 800070c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000710:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000714:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000718:	f04f 0000 	mov.w	r0, #0
 800071c:	bd30      	pop	{r4, r5, pc}
 800071e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000722:	bf1a      	itte	ne
 8000724:	4619      	movne	r1, r3
 8000726:	4610      	movne	r0, r2
 8000728:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800072c:	bf1c      	itt	ne
 800072e:	460b      	movne	r3, r1
 8000730:	4602      	movne	r2, r0
 8000732:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000736:	bf06      	itte	eq
 8000738:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800073c:	ea91 0f03 	teqeq	r1, r3
 8000740:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000744:	bd30      	pop	{r4, r5, pc}
 8000746:	bf00      	nop

08000748 <__aeabi_ui2d>:
 8000748:	f090 0f00 	teq	r0, #0
 800074c:	bf04      	itt	eq
 800074e:	2100      	moveq	r1, #0
 8000750:	4770      	bxeq	lr
 8000752:	b530      	push	{r4, r5, lr}
 8000754:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000758:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800075c:	f04f 0500 	mov.w	r5, #0
 8000760:	f04f 0100 	mov.w	r1, #0
 8000764:	e750      	b.n	8000608 <__adddf3+0x138>
 8000766:	bf00      	nop

08000768 <__aeabi_i2d>:
 8000768:	f090 0f00 	teq	r0, #0
 800076c:	bf04      	itt	eq
 800076e:	2100      	moveq	r1, #0
 8000770:	4770      	bxeq	lr
 8000772:	b530      	push	{r4, r5, lr}
 8000774:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000778:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800077c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000780:	bf48      	it	mi
 8000782:	4240      	negmi	r0, r0
 8000784:	f04f 0100 	mov.w	r1, #0
 8000788:	e73e      	b.n	8000608 <__adddf3+0x138>
 800078a:	bf00      	nop

0800078c <__aeabi_f2d>:
 800078c:	0042      	lsls	r2, r0, #1
 800078e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000792:	ea4f 0131 	mov.w	r1, r1, rrx
 8000796:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800079a:	bf1f      	itttt	ne
 800079c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80007a0:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80007a4:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80007a8:	4770      	bxne	lr
 80007aa:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80007ae:	bf08      	it	eq
 80007b0:	4770      	bxeq	lr
 80007b2:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80007b6:	bf04      	itt	eq
 80007b8:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80007bc:	4770      	bxeq	lr
 80007be:	b530      	push	{r4, r5, lr}
 80007c0:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80007c4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80007c8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	e71c      	b.n	8000608 <__adddf3+0x138>
 80007ce:	bf00      	nop

080007d0 <__aeabi_ul2d>:
 80007d0:	ea50 0201 	orrs.w	r2, r0, r1
 80007d4:	bf08      	it	eq
 80007d6:	4770      	bxeq	lr
 80007d8:	b530      	push	{r4, r5, lr}
 80007da:	f04f 0500 	mov.w	r5, #0
 80007de:	e00a      	b.n	80007f6 <__aeabi_l2d+0x16>

080007e0 <__aeabi_l2d>:
 80007e0:	ea50 0201 	orrs.w	r2, r0, r1
 80007e4:	bf08      	it	eq
 80007e6:	4770      	bxeq	lr
 80007e8:	b530      	push	{r4, r5, lr}
 80007ea:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80007ee:	d502      	bpl.n	80007f6 <__aeabi_l2d+0x16>
 80007f0:	4240      	negs	r0, r0
 80007f2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007f6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007fa:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007fe:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000802:	f43f aed8 	beq.w	80005b6 <__adddf3+0xe6>
 8000806:	f04f 0203 	mov.w	r2, #3
 800080a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800080e:	bf18      	it	ne
 8000810:	3203      	addne	r2, #3
 8000812:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000816:	bf18      	it	ne
 8000818:	3203      	addne	r2, #3
 800081a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800081e:	f1c2 0320 	rsb	r3, r2, #32
 8000822:	fa00 fc03 	lsl.w	ip, r0, r3
 8000826:	fa20 f002 	lsr.w	r0, r0, r2
 800082a:	fa01 fe03 	lsl.w	lr, r1, r3
 800082e:	ea40 000e 	orr.w	r0, r0, lr
 8000832:	fa21 f102 	lsr.w	r1, r1, r2
 8000836:	4414      	add	r4, r2
 8000838:	e6bd      	b.n	80005b6 <__adddf3+0xe6>
 800083a:	bf00      	nop

0800083c <__aeabi_d2f>:
 800083c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000840:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000844:	bf24      	itt	cs
 8000846:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 800084a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 800084e:	d90d      	bls.n	800086c <__aeabi_d2f+0x30>
 8000850:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000854:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000858:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800085c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000860:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000864:	bf08      	it	eq
 8000866:	f020 0001 	biceq.w	r0, r0, #1
 800086a:	4770      	bx	lr
 800086c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000870:	d121      	bne.n	80008b6 <__aeabi_d2f+0x7a>
 8000872:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000876:	bfbc      	itt	lt
 8000878:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 800087c:	4770      	bxlt	lr
 800087e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000882:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000886:	f1c2 0218 	rsb	r2, r2, #24
 800088a:	f1c2 0c20 	rsb	ip, r2, #32
 800088e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000892:	fa20 f002 	lsr.w	r0, r0, r2
 8000896:	bf18      	it	ne
 8000898:	f040 0001 	orrne.w	r0, r0, #1
 800089c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80008a0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80008a4:	fa03 fc0c 	lsl.w	ip, r3, ip
 80008a8:	ea40 000c 	orr.w	r0, r0, ip
 80008ac:	fa23 f302 	lsr.w	r3, r3, r2
 80008b0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80008b4:	e7cc      	b.n	8000850 <__aeabi_d2f+0x14>
 80008b6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80008ba:	d107      	bne.n	80008cc <__aeabi_d2f+0x90>
 80008bc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80008c0:	bf1e      	ittt	ne
 80008c2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 80008c6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 80008ca:	4770      	bxne	lr
 80008cc:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 80008d0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80008d4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80008d8:	4770      	bx	lr
 80008da:	bf00      	nop

080008dc <__aeabi_uldivmod>:
 80008dc:	b953      	cbnz	r3, 80008f4 <__aeabi_uldivmod+0x18>
 80008de:	b94a      	cbnz	r2, 80008f4 <__aeabi_uldivmod+0x18>
 80008e0:	2900      	cmp	r1, #0
 80008e2:	bf08      	it	eq
 80008e4:	2800      	cmpeq	r0, #0
 80008e6:	bf1c      	itt	ne
 80008e8:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80008ec:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80008f0:	f000 b9a8 	b.w	8000c44 <__aeabi_idiv0>
 80008f4:	f1ad 0c08 	sub.w	ip, sp, #8
 80008f8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80008fc:	f000 f826 	bl	800094c <__udivmoddi4>
 8000900:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000904:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000908:	b004      	add	sp, #16
 800090a:	4770      	bx	lr

0800090c <__aeabi_f2ulz>:
 800090c:	b5d0      	push	{r4, r6, r7, lr}
 800090e:	f7ff ff3d 	bl	800078c <__aeabi_f2d>
 8000912:	4b0c      	ldr	r3, [pc, #48]	@ (8000944 <__aeabi_f2ulz+0x38>)
 8000914:	2200      	movs	r2, #0
 8000916:	4606      	mov	r6, r0
 8000918:	460f      	mov	r7, r1
 800091a:	f7ff fca9 	bl	8000270 <__aeabi_dmul>
 800091e:	f000 f993 	bl	8000c48 <__aeabi_d2uiz>
 8000922:	4604      	mov	r4, r0
 8000924:	f7ff ff10 	bl	8000748 <__aeabi_ui2d>
 8000928:	4b07      	ldr	r3, [pc, #28]	@ (8000948 <__aeabi_f2ulz+0x3c>)
 800092a:	2200      	movs	r2, #0
 800092c:	f7ff fca0 	bl	8000270 <__aeabi_dmul>
 8000930:	4602      	mov	r2, r0
 8000932:	460b      	mov	r3, r1
 8000934:	4630      	mov	r0, r6
 8000936:	4639      	mov	r1, r7
 8000938:	f7ff fdc8 	bl	80004cc <__aeabi_dsub>
 800093c:	f000 f984 	bl	8000c48 <__aeabi_d2uiz>
 8000940:	4621      	mov	r1, r4
 8000942:	bdd0      	pop	{r4, r6, r7, pc}
 8000944:	3df00000 	.word	0x3df00000
 8000948:	41f00000 	.word	0x41f00000

0800094c <__udivmoddi4>:
 800094c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000950:	9d08      	ldr	r5, [sp, #32]
 8000952:	468e      	mov	lr, r1
 8000954:	4604      	mov	r4, r0
 8000956:	4688      	mov	r8, r1
 8000958:	2b00      	cmp	r3, #0
 800095a:	d14a      	bne.n	80009f2 <__udivmoddi4+0xa6>
 800095c:	428a      	cmp	r2, r1
 800095e:	4617      	mov	r7, r2
 8000960:	d962      	bls.n	8000a28 <__udivmoddi4+0xdc>
 8000962:	fab2 f682 	clz	r6, r2
 8000966:	b14e      	cbz	r6, 800097c <__udivmoddi4+0x30>
 8000968:	f1c6 0320 	rsb	r3, r6, #32
 800096c:	fa01 f806 	lsl.w	r8, r1, r6
 8000970:	fa20 f303 	lsr.w	r3, r0, r3
 8000974:	40b7      	lsls	r7, r6
 8000976:	ea43 0808 	orr.w	r8, r3, r8
 800097a:	40b4      	lsls	r4, r6
 800097c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000980:	fa1f fc87 	uxth.w	ip, r7
 8000984:	fbb8 f1fe 	udiv	r1, r8, lr
 8000988:	0c23      	lsrs	r3, r4, #16
 800098a:	fb0e 8811 	mls	r8, lr, r1, r8
 800098e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000992:	fb01 f20c 	mul.w	r2, r1, ip
 8000996:	429a      	cmp	r2, r3
 8000998:	d909      	bls.n	80009ae <__udivmoddi4+0x62>
 800099a:	18fb      	adds	r3, r7, r3
 800099c:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 80009a0:	f080 80ea 	bcs.w	8000b78 <__udivmoddi4+0x22c>
 80009a4:	429a      	cmp	r2, r3
 80009a6:	f240 80e7 	bls.w	8000b78 <__udivmoddi4+0x22c>
 80009aa:	3902      	subs	r1, #2
 80009ac:	443b      	add	r3, r7
 80009ae:	1a9a      	subs	r2, r3, r2
 80009b0:	b2a3      	uxth	r3, r4
 80009b2:	fbb2 f0fe 	udiv	r0, r2, lr
 80009b6:	fb0e 2210 	mls	r2, lr, r0, r2
 80009ba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80009be:	fb00 fc0c 	mul.w	ip, r0, ip
 80009c2:	459c      	cmp	ip, r3
 80009c4:	d909      	bls.n	80009da <__udivmoddi4+0x8e>
 80009c6:	18fb      	adds	r3, r7, r3
 80009c8:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80009cc:	f080 80d6 	bcs.w	8000b7c <__udivmoddi4+0x230>
 80009d0:	459c      	cmp	ip, r3
 80009d2:	f240 80d3 	bls.w	8000b7c <__udivmoddi4+0x230>
 80009d6:	443b      	add	r3, r7
 80009d8:	3802      	subs	r0, #2
 80009da:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80009de:	eba3 030c 	sub.w	r3, r3, ip
 80009e2:	2100      	movs	r1, #0
 80009e4:	b11d      	cbz	r5, 80009ee <__udivmoddi4+0xa2>
 80009e6:	40f3      	lsrs	r3, r6
 80009e8:	2200      	movs	r2, #0
 80009ea:	e9c5 3200 	strd	r3, r2, [r5]
 80009ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80009f2:	428b      	cmp	r3, r1
 80009f4:	d905      	bls.n	8000a02 <__udivmoddi4+0xb6>
 80009f6:	b10d      	cbz	r5, 80009fc <__udivmoddi4+0xb0>
 80009f8:	e9c5 0100 	strd	r0, r1, [r5]
 80009fc:	2100      	movs	r1, #0
 80009fe:	4608      	mov	r0, r1
 8000a00:	e7f5      	b.n	80009ee <__udivmoddi4+0xa2>
 8000a02:	fab3 f183 	clz	r1, r3
 8000a06:	2900      	cmp	r1, #0
 8000a08:	d146      	bne.n	8000a98 <__udivmoddi4+0x14c>
 8000a0a:	4573      	cmp	r3, lr
 8000a0c:	d302      	bcc.n	8000a14 <__udivmoddi4+0xc8>
 8000a0e:	4282      	cmp	r2, r0
 8000a10:	f200 8105 	bhi.w	8000c1e <__udivmoddi4+0x2d2>
 8000a14:	1a84      	subs	r4, r0, r2
 8000a16:	eb6e 0203 	sbc.w	r2, lr, r3
 8000a1a:	2001      	movs	r0, #1
 8000a1c:	4690      	mov	r8, r2
 8000a1e:	2d00      	cmp	r5, #0
 8000a20:	d0e5      	beq.n	80009ee <__udivmoddi4+0xa2>
 8000a22:	e9c5 4800 	strd	r4, r8, [r5]
 8000a26:	e7e2      	b.n	80009ee <__udivmoddi4+0xa2>
 8000a28:	2a00      	cmp	r2, #0
 8000a2a:	f000 8090 	beq.w	8000b4e <__udivmoddi4+0x202>
 8000a2e:	fab2 f682 	clz	r6, r2
 8000a32:	2e00      	cmp	r6, #0
 8000a34:	f040 80a4 	bne.w	8000b80 <__udivmoddi4+0x234>
 8000a38:	1a8a      	subs	r2, r1, r2
 8000a3a:	0c03      	lsrs	r3, r0, #16
 8000a3c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a40:	b280      	uxth	r0, r0
 8000a42:	b2bc      	uxth	r4, r7
 8000a44:	2101      	movs	r1, #1
 8000a46:	fbb2 fcfe 	udiv	ip, r2, lr
 8000a4a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000a4e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000a52:	fb04 f20c 	mul.w	r2, r4, ip
 8000a56:	429a      	cmp	r2, r3
 8000a58:	d907      	bls.n	8000a6a <__udivmoddi4+0x11e>
 8000a5a:	18fb      	adds	r3, r7, r3
 8000a5c:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000a60:	d202      	bcs.n	8000a68 <__udivmoddi4+0x11c>
 8000a62:	429a      	cmp	r2, r3
 8000a64:	f200 80e0 	bhi.w	8000c28 <__udivmoddi4+0x2dc>
 8000a68:	46c4      	mov	ip, r8
 8000a6a:	1a9b      	subs	r3, r3, r2
 8000a6c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000a70:	fb0e 3312 	mls	r3, lr, r2, r3
 8000a74:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000a78:	fb02 f404 	mul.w	r4, r2, r4
 8000a7c:	429c      	cmp	r4, r3
 8000a7e:	d907      	bls.n	8000a90 <__udivmoddi4+0x144>
 8000a80:	18fb      	adds	r3, r7, r3
 8000a82:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000a86:	d202      	bcs.n	8000a8e <__udivmoddi4+0x142>
 8000a88:	429c      	cmp	r4, r3
 8000a8a:	f200 80ca 	bhi.w	8000c22 <__udivmoddi4+0x2d6>
 8000a8e:	4602      	mov	r2, r0
 8000a90:	1b1b      	subs	r3, r3, r4
 8000a92:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000a96:	e7a5      	b.n	80009e4 <__udivmoddi4+0x98>
 8000a98:	f1c1 0620 	rsb	r6, r1, #32
 8000a9c:	408b      	lsls	r3, r1
 8000a9e:	fa22 f706 	lsr.w	r7, r2, r6
 8000aa2:	431f      	orrs	r7, r3
 8000aa4:	fa0e f401 	lsl.w	r4, lr, r1
 8000aa8:	fa20 f306 	lsr.w	r3, r0, r6
 8000aac:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ab0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ab4:	4323      	orrs	r3, r4
 8000ab6:	fa00 f801 	lsl.w	r8, r0, r1
 8000aba:	fa1f fc87 	uxth.w	ip, r7
 8000abe:	fbbe f0f9 	udiv	r0, lr, r9
 8000ac2:	0c1c      	lsrs	r4, r3, #16
 8000ac4:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ac8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000acc:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ad0:	45a6      	cmp	lr, r4
 8000ad2:	fa02 f201 	lsl.w	r2, r2, r1
 8000ad6:	d909      	bls.n	8000aec <__udivmoddi4+0x1a0>
 8000ad8:	193c      	adds	r4, r7, r4
 8000ada:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000ade:	f080 809c 	bcs.w	8000c1a <__udivmoddi4+0x2ce>
 8000ae2:	45a6      	cmp	lr, r4
 8000ae4:	f240 8099 	bls.w	8000c1a <__udivmoddi4+0x2ce>
 8000ae8:	3802      	subs	r0, #2
 8000aea:	443c      	add	r4, r7
 8000aec:	eba4 040e 	sub.w	r4, r4, lr
 8000af0:	fa1f fe83 	uxth.w	lr, r3
 8000af4:	fbb4 f3f9 	udiv	r3, r4, r9
 8000af8:	fb09 4413 	mls	r4, r9, r3, r4
 8000afc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000b00:	fb03 fc0c 	mul.w	ip, r3, ip
 8000b04:	45a4      	cmp	ip, r4
 8000b06:	d908      	bls.n	8000b1a <__udivmoddi4+0x1ce>
 8000b08:	193c      	adds	r4, r7, r4
 8000b0a:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000b0e:	f080 8082 	bcs.w	8000c16 <__udivmoddi4+0x2ca>
 8000b12:	45a4      	cmp	ip, r4
 8000b14:	d97f      	bls.n	8000c16 <__udivmoddi4+0x2ca>
 8000b16:	3b02      	subs	r3, #2
 8000b18:	443c      	add	r4, r7
 8000b1a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000b1e:	eba4 040c 	sub.w	r4, r4, ip
 8000b22:	fba0 ec02 	umull	lr, ip, r0, r2
 8000b26:	4564      	cmp	r4, ip
 8000b28:	4673      	mov	r3, lr
 8000b2a:	46e1      	mov	r9, ip
 8000b2c:	d362      	bcc.n	8000bf4 <__udivmoddi4+0x2a8>
 8000b2e:	d05f      	beq.n	8000bf0 <__udivmoddi4+0x2a4>
 8000b30:	b15d      	cbz	r5, 8000b4a <__udivmoddi4+0x1fe>
 8000b32:	ebb8 0203 	subs.w	r2, r8, r3
 8000b36:	eb64 0409 	sbc.w	r4, r4, r9
 8000b3a:	fa04 f606 	lsl.w	r6, r4, r6
 8000b3e:	fa22 f301 	lsr.w	r3, r2, r1
 8000b42:	431e      	orrs	r6, r3
 8000b44:	40cc      	lsrs	r4, r1
 8000b46:	e9c5 6400 	strd	r6, r4, [r5]
 8000b4a:	2100      	movs	r1, #0
 8000b4c:	e74f      	b.n	80009ee <__udivmoddi4+0xa2>
 8000b4e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000b52:	0c01      	lsrs	r1, r0, #16
 8000b54:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000b58:	b280      	uxth	r0, r0
 8000b5a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000b5e:	463b      	mov	r3, r7
 8000b60:	4638      	mov	r0, r7
 8000b62:	463c      	mov	r4, r7
 8000b64:	46b8      	mov	r8, r7
 8000b66:	46be      	mov	lr, r7
 8000b68:	2620      	movs	r6, #32
 8000b6a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000b6e:	eba2 0208 	sub.w	r2, r2, r8
 8000b72:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000b76:	e766      	b.n	8000a46 <__udivmoddi4+0xfa>
 8000b78:	4601      	mov	r1, r0
 8000b7a:	e718      	b.n	80009ae <__udivmoddi4+0x62>
 8000b7c:	4610      	mov	r0, r2
 8000b7e:	e72c      	b.n	80009da <__udivmoddi4+0x8e>
 8000b80:	f1c6 0220 	rsb	r2, r6, #32
 8000b84:	fa2e f302 	lsr.w	r3, lr, r2
 8000b88:	40b7      	lsls	r7, r6
 8000b8a:	40b1      	lsls	r1, r6
 8000b8c:	fa20 f202 	lsr.w	r2, r0, r2
 8000b90:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b94:	430a      	orrs	r2, r1
 8000b96:	fbb3 f8fe 	udiv	r8, r3, lr
 8000b9a:	b2bc      	uxth	r4, r7
 8000b9c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ba0:	0c11      	lsrs	r1, r2, #16
 8000ba2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ba6:	fb08 f904 	mul.w	r9, r8, r4
 8000baa:	40b0      	lsls	r0, r6
 8000bac:	4589      	cmp	r9, r1
 8000bae:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000bb2:	b280      	uxth	r0, r0
 8000bb4:	d93e      	bls.n	8000c34 <__udivmoddi4+0x2e8>
 8000bb6:	1879      	adds	r1, r7, r1
 8000bb8:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000bbc:	d201      	bcs.n	8000bc2 <__udivmoddi4+0x276>
 8000bbe:	4589      	cmp	r9, r1
 8000bc0:	d81f      	bhi.n	8000c02 <__udivmoddi4+0x2b6>
 8000bc2:	eba1 0109 	sub.w	r1, r1, r9
 8000bc6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000bca:	fb09 f804 	mul.w	r8, r9, r4
 8000bce:	fb0e 1119 	mls	r1, lr, r9, r1
 8000bd2:	b292      	uxth	r2, r2
 8000bd4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000bd8:	4542      	cmp	r2, r8
 8000bda:	d229      	bcs.n	8000c30 <__udivmoddi4+0x2e4>
 8000bdc:	18ba      	adds	r2, r7, r2
 8000bde:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000be2:	d2c4      	bcs.n	8000b6e <__udivmoddi4+0x222>
 8000be4:	4542      	cmp	r2, r8
 8000be6:	d2c2      	bcs.n	8000b6e <__udivmoddi4+0x222>
 8000be8:	f1a9 0102 	sub.w	r1, r9, #2
 8000bec:	443a      	add	r2, r7
 8000bee:	e7be      	b.n	8000b6e <__udivmoddi4+0x222>
 8000bf0:	45f0      	cmp	r8, lr
 8000bf2:	d29d      	bcs.n	8000b30 <__udivmoddi4+0x1e4>
 8000bf4:	ebbe 0302 	subs.w	r3, lr, r2
 8000bf8:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000bfc:	3801      	subs	r0, #1
 8000bfe:	46e1      	mov	r9, ip
 8000c00:	e796      	b.n	8000b30 <__udivmoddi4+0x1e4>
 8000c02:	eba7 0909 	sub.w	r9, r7, r9
 8000c06:	4449      	add	r1, r9
 8000c08:	f1a8 0c02 	sub.w	ip, r8, #2
 8000c0c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000c10:	fb09 f804 	mul.w	r8, r9, r4
 8000c14:	e7db      	b.n	8000bce <__udivmoddi4+0x282>
 8000c16:	4673      	mov	r3, lr
 8000c18:	e77f      	b.n	8000b1a <__udivmoddi4+0x1ce>
 8000c1a:	4650      	mov	r0, sl
 8000c1c:	e766      	b.n	8000aec <__udivmoddi4+0x1a0>
 8000c1e:	4608      	mov	r0, r1
 8000c20:	e6fd      	b.n	8000a1e <__udivmoddi4+0xd2>
 8000c22:	443b      	add	r3, r7
 8000c24:	3a02      	subs	r2, #2
 8000c26:	e733      	b.n	8000a90 <__udivmoddi4+0x144>
 8000c28:	f1ac 0c02 	sub.w	ip, ip, #2
 8000c2c:	443b      	add	r3, r7
 8000c2e:	e71c      	b.n	8000a6a <__udivmoddi4+0x11e>
 8000c30:	4649      	mov	r1, r9
 8000c32:	e79c      	b.n	8000b6e <__udivmoddi4+0x222>
 8000c34:	eba1 0109 	sub.w	r1, r1, r9
 8000c38:	46c4      	mov	ip, r8
 8000c3a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000c3e:	fb09 f804 	mul.w	r8, r9, r4
 8000c42:	e7c4      	b.n	8000bce <__udivmoddi4+0x282>

08000c44 <__aeabi_idiv0>:
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_d2uiz>:
 8000c48:	004a      	lsls	r2, r1, #1
 8000c4a:	d211      	bcs.n	8000c70 <__aeabi_d2uiz+0x28>
 8000c4c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c50:	d211      	bcs.n	8000c76 <__aeabi_d2uiz+0x2e>
 8000c52:	d50d      	bpl.n	8000c70 <__aeabi_d2uiz+0x28>
 8000c54:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c58:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c5c:	d40e      	bmi.n	8000c7c <__aeabi_d2uiz+0x34>
 8000c5e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c62:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c66:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c6a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c6e:	4770      	bx	lr
 8000c70:	f04f 0000 	mov.w	r0, #0
 8000c74:	4770      	bx	lr
 8000c76:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c7a:	d102      	bne.n	8000c82 <__aeabi_d2uiz+0x3a>
 8000c7c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000c80:	4770      	bx	lr
 8000c82:	f04f 0000 	mov.w	r0, #0
 8000c86:	4770      	bx	lr

08000c88 <populateRawMessage>:
#include "can_driver.h"

// Populates a RawCanSignal with data, given a start bit, lenght, factor, and offset
void populateRawMessage(RawCanSignal *signal, float raw_data, int length, float factor, float offset)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b088      	sub	sp, #32
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6178      	str	r0, [r7, #20]
 8000c90:	ed87 0a04 	vstr	s0, [r7, #16]
 8000c94:	60f9      	str	r1, [r7, #12]
 8000c96:	edc7 0a02 	vstr	s1, [r7, #8]
 8000c9a:	ed87 1a01 	vstr	s2, [r7, #4]
    // offset and factor data
    uint64_t raw_value = (uint64_t)((raw_data - offset) / factor);
 8000c9e:	ed97 7a04 	vldr	s14, [r7, #16]
 8000ca2:	edd7 7a01 	vldr	s15, [r7, #4]
 8000ca6:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000caa:	edd7 7a02 	vldr	s15, [r7, #8]
 8000cae:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8000cb2:	ee16 0a90 	vmov	r0, s13
 8000cb6:	f7ff fe29 	bl	800090c <__aeabi_f2ulz>
 8000cba:	4602      	mov	r2, r0
 8000cbc:	460b      	mov	r3, r1
 8000cbe:	e9c7 2306 	strd	r2, r3, [r7, #24]

    // copy data into RawCanSignal
    memcpy(&(signal->raw_data), &raw_value, sizeof(raw_value));
 8000cc2:	6979      	ldr	r1, [r7, #20]
 8000cc4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8000cc8:	600a      	str	r2, [r1, #0]
 8000cca:	604b      	str	r3, [r1, #4]
    signal->length = length;
 8000ccc:	697b      	ldr	r3, [r7, #20]
 8000cce:	68fa      	ldr	r2, [r7, #12]
 8000cd0:	609a      	str	r2, [r3, #8]

}
 8000cd2:	bf00      	nop
 8000cd4:	3720      	adds	r7, #32
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	bd80      	pop	{r7, pc}

08000cda <generateMask>:
    printf("\n");
}

// Generates a mask for given position and length
uint64_t generateMask(int pos, int len)
{
 8000cda:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000cdc:	b083      	sub	sp, #12
 8000cde:	af00      	add	r7, sp, #0
 8000ce0:	6078      	str	r0, [r7, #4]
 8000ce2:	6039      	str	r1, [r7, #0]
    return (0xFFFFFFFFFFFFFFFFull << (64 - len) >> (64 - len - pos));
 8000ce4:	6839      	ldr	r1, [r7, #0]
 8000ce6:	f1c1 0640 	rsb	r6, r1, #64	@ 0x40
 8000cea:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000cee:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000cf2:	f1a6 0e20 	sub.w	lr, r6, #32
 8000cf6:	f1c6 0c20 	rsb	ip, r6, #32
 8000cfa:	fa01 f306 	lsl.w	r3, r1, r6
 8000cfe:	fa00 fe0e 	lsl.w	lr, r0, lr
 8000d02:	ea43 030e 	orr.w	r3, r3, lr
 8000d06:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000d0a:	ea43 030c 	orr.w	r3, r3, ip
 8000d0e:	fa00 f206 	lsl.w	r2, r0, r6
 8000d12:	6839      	ldr	r1, [r7, #0]
 8000d14:	f1c1 0040 	rsb	r0, r1, #64	@ 0x40
 8000d18:	6879      	ldr	r1, [r7, #4]
 8000d1a:	1a41      	subs	r1, r0, r1
 8000d1c:	f1c1 0620 	rsb	r6, r1, #32
 8000d20:	f1a1 0020 	sub.w	r0, r1, #32
 8000d24:	fa22 f401 	lsr.w	r4, r2, r1
 8000d28:	fa03 f606 	lsl.w	r6, r3, r6
 8000d2c:	4334      	orrs	r4, r6
 8000d2e:	fa23 f000 	lsr.w	r0, r3, r0
 8000d32:	4304      	orrs	r4, r0
 8000d34:	fa23 f501 	lsr.w	r5, r3, r1
 8000d38:	4622      	mov	r2, r4
 8000d3a:	462b      	mov	r3, r5
}
 8000d3c:	4610      	mov	r0, r2
 8000d3e:	4619      	mov	r1, r3
 8000d40:	370c      	adds	r7, #12
 8000d42:	46bd      	mov	sp, r7
 8000d44:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000d46 <encodeSignals>:

// Encodes a CAN msg with number of sub-messages
void encodeSignals(uint8_t *data, int count, ...)
{
 8000d46:	b40e      	push	{r1, r2, r3}
 8000d48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000d4c:	b092      	sub	sp, #72	@ 0x48
 8000d4e:	af00      	add	r7, sp, #0
 8000d50:	60f8      	str	r0, [r7, #12]
    va_list args;
    va_start(args, count);
 8000d52:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8000d56:	627b      	str	r3, [r7, #36]	@ 0x24
    uint64_t buffer = 0;
 8000d58:	f04f 0200 	mov.w	r2, #0
 8000d5c:	f04f 0300 	mov.w	r3, #0
 8000d60:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40

    int len_ptr = 0;
 8000d64:	2300      	movs	r3, #0
 8000d66:	63fb      	str	r3, [r7, #60]	@ 0x3c
    for (size_t i = 0; i < count; i++)
 8000d68:	2300      	movs	r3, #0
 8000d6a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000d6c:	e03c      	b.n	8000de8 <encodeSignals+0xa2>
    {
        RawCanSignal temp = va_arg(args, RawCanSignal);
 8000d6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d70:	3307      	adds	r3, #7
 8000d72:	f023 0307 	bic.w	r3, r3, #7
 8000d76:	f103 0210 	add.w	r2, r3, #16
 8000d7a:	627a      	str	r2, [r7, #36]	@ 0x24
 8000d7c:	f107 0610 	add.w	r6, r7, #16
 8000d80:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000d82:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}

        // shift data over and apply mask then add to buffer
        uint64_t mask = generateMask(len_ptr, temp.length);
 8000d86:	69bb      	ldr	r3, [r7, #24]
 8000d88:	4619      	mov	r1, r3
 8000d8a:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8000d8c:	f7ff ffa5 	bl	8000cda <generateMask>
 8000d90:	e9c7 010a 	strd	r0, r1, [r7, #40]	@ 0x28
        buffer |= (temp.raw_data.as_uint64 << len_ptr) & mask;
 8000d94:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8000d98:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8000d9a:	f1a1 0620 	sub.w	r6, r1, #32
 8000d9e:	f1c1 0020 	rsb	r0, r1, #32
 8000da2:	fa03 f501 	lsl.w	r5, r3, r1
 8000da6:	fa02 f606 	lsl.w	r6, r2, r6
 8000daa:	4335      	orrs	r5, r6
 8000dac:	fa22 f000 	lsr.w	r0, r2, r0
 8000db0:	4305      	orrs	r5, r0
 8000db2:	fa02 f401 	lsl.w	r4, r2, r1
 8000db6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8000dba:	ea04 0a02 	and.w	sl, r4, r2
 8000dbe:	ea05 0b03 	and.w	fp, r5, r3
 8000dc2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8000dc6:	ea42 010a 	orr.w	r1, r2, sl
 8000dca:	6039      	str	r1, [r7, #0]
 8000dcc:	ea43 030b 	orr.w	r3, r3, fp
 8000dd0:	607b      	str	r3, [r7, #4]
 8000dd2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000dd6:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40

        // update length
        len_ptr += temp.length;
 8000dda:	69bb      	ldr	r3, [r7, #24]
 8000ddc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000dde:	4413      	add	r3, r2
 8000de0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    for (size_t i = 0; i < count; i++)
 8000de2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000de4:	3301      	adds	r3, #1
 8000de6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000de8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000dea:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000dec:	429a      	cmp	r2, r3
 8000dee:	d3be      	bcc.n	8000d6e <encodeSignals+0x28>
    }

    // fill in msg
    for (size_t i = 0; i < 8; i++)
 8000df0:	2300      	movs	r3, #0
 8000df2:	637b      	str	r3, [r7, #52]	@ 0x34
 8000df4:	e01c      	b.n	8000e30 <encodeSignals+0xea>
    {
        data[i] = (buffer >> (i * 8)) & 0xFF;
 8000df6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000df8:	00d9      	lsls	r1, r3, #3
 8000dfa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8000dfe:	f1c1 0420 	rsb	r4, r1, #32
 8000e02:	f1a1 0020 	sub.w	r0, r1, #32
 8000e06:	fa22 f801 	lsr.w	r8, r2, r1
 8000e0a:	fa03 f404 	lsl.w	r4, r3, r4
 8000e0e:	ea48 0804 	orr.w	r8, r8, r4
 8000e12:	fa23 f000 	lsr.w	r0, r3, r0
 8000e16:	ea48 0800 	orr.w	r8, r8, r0
 8000e1a:	fa23 f901 	lsr.w	r9, r3, r1
 8000e1e:	68fa      	ldr	r2, [r7, #12]
 8000e20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000e22:	4413      	add	r3, r2
 8000e24:	fa5f f288 	uxtb.w	r2, r8
 8000e28:	701a      	strb	r2, [r3, #0]
    for (size_t i = 0; i < 8; i++)
 8000e2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000e2c:	3301      	adds	r3, #1
 8000e2e:	637b      	str	r3, [r7, #52]	@ 0x34
 8000e30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000e32:	2b07      	cmp	r3, #7
 8000e34:	d9df      	bls.n	8000df6 <encodeSignals+0xb0>
    }
 8000e36:	bf00      	nop
 8000e38:	bf00      	nop
 8000e3a:	3748      	adds	r7, #72	@ 0x48
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000e42:	b003      	add	sp, #12
 8000e44:	4770      	bx	lr
	...

08000e48 <initialize>:
#include "corner.h"
#include <stdbool.h>

cornerboard_ corners;

void initialize(SPI_HandleTypeDef *hspi, CAN_HandleTypeDef *hcan, I2C_HandleTypeDef *hi2c) {
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b0a4      	sub	sp, #144	@ 0x90
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	60f8      	str	r0, [r7, #12]
 8000e50:	60b9      	str	r1, [r7, #8]
 8000e52:	607a      	str	r2, [r7, #4]

    // Read the position of the corner board
    bool front = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_8);
 8000e54:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000e58:	4844      	ldr	r0, [pc, #272]	@ (8000f6c <initialize+0x124>)
 8000e5a:	f001 ffb7 	bl	8002dcc <HAL_GPIO_ReadPin>
 8000e5e:	4603      	mov	r3, r0
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	bf14      	ite	ne
 8000e64:	2301      	movne	r3, #1
 8000e66:	2300      	moveq	r3, #0
 8000e68:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
    bool left = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_9);
 8000e6c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000e70:	483e      	ldr	r0, [pc, #248]	@ (8000f6c <initialize+0x124>)
 8000e72:	f001 ffab 	bl	8002dcc <HAL_GPIO_ReadPin>
 8000e76:	4603      	mov	r3, r0
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	bf14      	ite	ne
 8000e7c:	2301      	movne	r3, #1
 8000e7e:	2300      	moveq	r3, #0
 8000e80:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e

    corners.corner_pos = (enum CornerPosition)((front << 1) | left);
 8000e84:	f997 308f 	ldrsb.w	r3, [r7, #143]	@ 0x8f
 8000e88:	005b      	lsls	r3, r3, #1
 8000e8a:	b25a      	sxtb	r2, r3
 8000e8c:	f997 308e 	ldrsb.w	r3, [r7, #142]	@ 0x8e
 8000e90:	4313      	orrs	r3, r2
 8000e92:	b25b      	sxtb	r3, r3
 8000e94:	b2da      	uxtb	r2, r3
 8000e96:	4b36      	ldr	r3, [pc, #216]	@ (8000f70 <initialize+0x128>)
 8000e98:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    corners.hspi = hspi;
 8000e9c:	4a34      	ldr	r2, [pc, #208]	@ (8000f70 <initialize+0x128>)
 8000e9e:	68fb      	ldr	r3, [r7, #12]
 8000ea0:	6313      	str	r3, [r2, #48]	@ 0x30
    corners.hcan = hcan;
 8000ea2:	4a33      	ldr	r2, [pc, #204]	@ (8000f70 <initialize+0x128>)
 8000ea4:	68bb      	ldr	r3, [r7, #8]
 8000ea6:	62d3      	str	r3, [r2, #44]	@ 0x2c
    corners.hi2c = hi2c;
 8000ea8:	4a31      	ldr	r2, [pc, #196]	@ (8000f70 <initialize+0x128>)
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	6253      	str	r3, [r2, #36]	@ 0x24

    Corner_Initialize_Can(&corners);
 8000eae:	4830      	ldr	r0, [pc, #192]	@ (8000f70 <initialize+0x128>)
 8000eb0:	f000 f8ea 	bl	8001088 <Corner_Initialize_Can>

    VirtualTimer sg_tg = InitializeTimer(500, sg_timer_group);
 8000eb4:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 8000eb8:	4a2e      	ldr	r2, [pc, #184]	@ (8000f74 <initialize+0x12c>)
 8000eba:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	f000 fe4e 	bl	8001b60 <InitializeTimer>
    VirtualTimer tg1 = InitializeTimer(500, sg_can_loop);
 8000ec4:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8000ec8:	4a2b      	ldr	r2, [pc, #172]	@ (8000f78 <initialize+0x130>)
 8000eca:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8000ece:	4618      	mov	r0, r3
 8000ed0:	f000 fe46 	bl	8001b60 <InitializeTimer>
    VirtualTimer tg2 = InitializeTimer(500, placeholder_group);
 8000ed4:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8000ed8:	4a28      	ldr	r2, [pc, #160]	@ (8000f7c <initialize+0x134>)
 8000eda:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8000ede:	4618      	mov	r0, r3
 8000ee0:	f000 fe3e 	bl	8001b60 <InitializeTimer>
    VirtualTimer tg3 = InitializeTimer(500, placeholder_group);
 8000ee4:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000ee8:	4a24      	ldr	r2, [pc, #144]	@ (8000f7c <initialize+0x134>)
 8000eea:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8000eee:	4618      	mov	r0, r3
 8000ef0:	f000 fe36 	bl	8001b60 <InitializeTimer>
    VirtualTimer tg4 = InitializeTimer(500, placeholder_group);
 8000ef4:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8000ef8:	4a20      	ldr	r2, [pc, #128]	@ (8000f7c <initialize+0x134>)
 8000efa:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8000efe:	4618      	mov	r0, r3
 8000f00:	f000 fe2e 	bl	8001b60 <InitializeTimer>
    VirtualTimer total_tg[5] = {sg_tg, tg1, tg2, tg3, tg4};
 8000f04:	f107 0314 	add.w	r3, r7, #20
 8000f08:	f107 0280 	add.w	r2, r7, #128	@ 0x80
 8000f0c:	ca07      	ldmia	r2, {r0, r1, r2}
 8000f0e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8000f12:	f107 0320 	add.w	r3, r7, #32
 8000f16:	f107 0274 	add.w	r2, r7, #116	@ 0x74
 8000f1a:	ca07      	ldmia	r2, {r0, r1, r2}
 8000f1c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8000f20:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000f24:	f107 0268 	add.w	r2, r7, #104	@ 0x68
 8000f28:	ca07      	ldmia	r2, {r0, r1, r2}
 8000f2a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8000f2e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000f32:	f107 025c 	add.w	r2, r7, #92	@ 0x5c
 8000f36:	ca07      	ldmia	r2, {r0, r1, r2}
 8000f38:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8000f3c:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000f40:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 8000f44:	ca07      	ldmia	r2, {r0, r1, r2}
 8000f46:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    corners.tg = InitializeTimerGroup(total_tg);
 8000f4a:	f107 0314 	add.w	r3, r7, #20
 8000f4e:	4618      	mov	r0, r3
 8000f50:	f000 fe21 	bl	8001b96 <InitializeTimerGroup>
 8000f54:	4603      	mov	r3, r0
 8000f56:	4a06      	ldr	r2, [pc, #24]	@ (8000f70 <initialize+0x128>)
 8000f58:	6353      	str	r3, [r2, #52]	@ 0x34

    // Set PDWN pin to low
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	2101      	movs	r1, #1
 8000f5e:	4803      	ldr	r0, [pc, #12]	@ (8000f6c <initialize+0x124>)
 8000f60:	f001 ff4c 	bl	8002dfc <HAL_GPIO_WritePin>
}
 8000f64:	bf00      	nop
 8000f66:	3790      	adds	r7, #144	@ 0x90
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bd80      	pop	{r7, pc}
 8000f6c:	40020800 	.word	0x40020800
 8000f70:	20000084 	.word	0x20000084
 8000f74:	08000f99 	.word	0x08000f99
 8000f78:	0800118d 	.word	0x0800118d
 8000f7c:	08001079 	.word	0x08001079

08000f80 <tick_timers>:

void tick_timers() {
 8000f80:	b580      	push	{r7, lr}
 8000f82:	af00      	add	r7, sp, #0
    TickTimer(corners.tg);
 8000f84:	4b03      	ldr	r3, [pc, #12]	@ (8000f94 <tick_timers+0x14>)
 8000f86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000f88:	4618      	mov	r0, r3
 8000f8a:	f000 fe18 	bl	8001bbe <TickTimer>
}
 8000f8e:	bf00      	nop
 8000f90:	bd80      	pop	{r7, pc}
 8000f92:	bf00      	nop
 8000f94:	20000084 	.word	0x20000084

08000f98 <sg_timer_group>:

void sg_timer_group() {
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b084      	sub	sp, #16
 8000f9c:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 8000f9e:	2201      	movs	r2, #1
 8000fa0:	2101      	movs	r1, #1
 8000fa2:	482f      	ldr	r0, [pc, #188]	@ (8001060 <sg_timer_group+0xc8>)
 8000fa4:	f001 ff2a 	bl	8002dfc <HAL_GPIO_WritePin>
    while (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6) == GPIO_PIN_SET) {}
 8000fa8:	bf00      	nop
 8000faa:	2140      	movs	r1, #64	@ 0x40
 8000fac:	482d      	ldr	r0, [pc, #180]	@ (8001064 <sg_timer_group+0xcc>)
 8000fae:	f001 ff0d 	bl	8002dcc <HAL_GPIO_ReadPin>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	2b01      	cmp	r3, #1
 8000fb6:	d0f8      	beq.n	8000faa <sg_timer_group+0x12>
    Read_ADC_Data(corners.hspi, corners.spi_rx);
 8000fb8:	4b2b      	ldr	r3, [pc, #172]	@ (8001068 <sg_timer_group+0xd0>)
 8000fba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fbc:	492b      	ldr	r1, [pc, #172]	@ (800106c <sg_timer_group+0xd4>)
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	f000 f944 	bl	800124c <Read_ADC_Data>
    for (int i=0; i<4; i++) {
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	60fb      	str	r3, [r7, #12]
 8000fc8:	e00c      	b.n	8000fe4 <sg_timer_group+0x4c>
        printf("spi_rx[%d] = 0x%02X\n", i, corners.spi_rx[i]);
 8000fca:	4a27      	ldr	r2, [pc, #156]	@ (8001068 <sg_timer_group+0xd0>)
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	4413      	add	r3, r2
 8000fd0:	3328      	adds	r3, #40	@ 0x28
 8000fd2:	781b      	ldrb	r3, [r3, #0]
 8000fd4:	461a      	mov	r2, r3
 8000fd6:	68f9      	ldr	r1, [r7, #12]
 8000fd8:	4825      	ldr	r0, [pc, #148]	@ (8001070 <sg_timer_group+0xd8>)
 8000fda:	f003 f977 	bl	80042cc <iprintf>
    for (int i=0; i<4; i++) {
 8000fde:	68fb      	ldr	r3, [r7, #12]
 8000fe0:	3301      	adds	r3, #1
 8000fe2:	60fb      	str	r3, [r7, #12]
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	2b03      	cmp	r3, #3
 8000fe8:	ddef      	ble.n	8000fca <sg_timer_group+0x32>
    }
    uint32_t raw = ((int32_t)corners.spi_rx[0] << 16) | ((int32_t)corners.spi_rx[1] << 8) | (int32_t)corners.spi_rx[2];
 8000fea:	4b1f      	ldr	r3, [pc, #124]	@ (8001068 <sg_timer_group+0xd0>)
 8000fec:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8000ff0:	041a      	lsls	r2, r3, #16
 8000ff2:	4b1d      	ldr	r3, [pc, #116]	@ (8001068 <sg_timer_group+0xd0>)
 8000ff4:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8000ff8:	021b      	lsls	r3, r3, #8
 8000ffa:	4313      	orrs	r3, r2
 8000ffc:	4a1a      	ldr	r2, [pc, #104]	@ (8001068 <sg_timer_group+0xd0>)
 8000ffe:	f892 202a 	ldrb.w	r2, [r2, #42]	@ 0x2a
 8001002:	4313      	orrs	r3, r2
 8001004:	60bb      	str	r3, [r7, #8]
    int32_t adc_val = (int32_t)(raw << 8) >> 8;
 8001006:	68bb      	ldr	r3, [r7, #8]
 8001008:	021b      	lsls	r3, r3, #8
 800100a:	121b      	asrs	r3, r3, #8
 800100c:	607b      	str	r3, [r7, #4]
    float voltage = (float)adc_val * (((0.5 * 3.3)/128)/(pow(2, 23) - 1));
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	ee07 3a90 	vmov	s15, r3
 8001014:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001018:	ee17 0a90 	vmov	r0, s15
 800101c:	f7ff fbb6 	bl	800078c <__aeabi_f2d>
 8001020:	a30d      	add	r3, pc, #52	@ (adr r3, 8001058 <sg_timer_group+0xc0>)
 8001022:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001026:	f7ff f923 	bl	8000270 <__aeabi_dmul>
 800102a:	4602      	mov	r2, r0
 800102c:	460b      	mov	r3, r1
 800102e:	4610      	mov	r0, r2
 8001030:	4619      	mov	r1, r3
 8001032:	f7ff fc03 	bl	800083c <__aeabi_d2f>
 8001036:	4603      	mov	r3, r0
 8001038:	603b      	str	r3, [r7, #0]

    printf("adc val: %ld\n", adc_val);
 800103a:	6879      	ldr	r1, [r7, #4]
 800103c:	480d      	ldr	r0, [pc, #52]	@ (8001074 <sg_timer_group+0xdc>)
 800103e:	f003 f945 	bl	80042cc <iprintf>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 8001042:	2200      	movs	r2, #0
 8001044:	2101      	movs	r1, #1
 8001046:	4806      	ldr	r0, [pc, #24]	@ (8001060 <sg_timer_group+0xc8>)
 8001048:	f001 fed8 	bl	8002dfc <HAL_GPIO_WritePin>
}
 800104c:	bf00      	nop
 800104e:	3710      	adds	r7, #16
 8001050:	46bd      	mov	sp, r7
 8001052:	bd80      	pop	{r7, pc}
 8001054:	f3af 8000 	nop.w
 8001058:	9b33339c 	.word	0x9b33339c
 800105c:	3e1a6666 	.word	0x3e1a6666
 8001060:	40020800 	.word	0x40020800
 8001064:	40020000 	.word	0x40020000
 8001068:	20000084 	.word	0x20000084
 800106c:	200000ac 	.word	0x200000ac
 8001070:	08004f38 	.word	0x08004f38
 8001074:	08004f50 	.word	0x08004f50

08001078 <placeholder_group>:

void placeholder_group() {
 8001078:	b480      	push	{r7}
 800107a:	af00      	add	r7, sp, #0

 800107c:	bf00      	nop
 800107e:	46bd      	mov	sp, r7
 8001080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001084:	4770      	bx	lr
	...

08001088 <Corner_Initialize_Can>:
#include "corner_can.h"

corner_can_ corner_can;

void Corner_Initialize_Can(cornerboard_ *cornerboard) {
 8001088:	b580      	push	{r7, lr}
 800108a:	b082      	sub	sp, #8
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
  // Store cornerboard reference
  corner_can.cornerboard = cornerboard;
 8001090:	4a1f      	ldr	r2, [pc, #124]	@ (8001110 <Corner_Initialize_Can+0x88>)
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	6013      	str	r3, [r2, #0]

  // Start CAN
  printf("HAL_CAN_Start returned: %d\n",
         HAL_CAN_Start(corner_can.cornerboard->hcan));
 8001096:	4b1e      	ldr	r3, [pc, #120]	@ (8001110 <Corner_Initialize_Can+0x88>)
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800109c:	4618      	mov	r0, r3
 800109e:	f001 faa3 	bl	80025e8 <HAL_CAN_Start>
 80010a2:	4603      	mov	r3, r0
  printf("HAL_CAN_Start returned: %d\n",
 80010a4:	4619      	mov	r1, r3
 80010a6:	481b      	ldr	r0, [pc, #108]	@ (8001114 <Corner_Initialize_Can+0x8c>)
 80010a8:	f003 f910 	bl	80042cc <iprintf>

  // Enable notifications (interrupts) for CAN
  HAL_CAN_ActivateNotification(corner_can.cornerboard->hcan,
 80010ac:	4b18      	ldr	r3, [pc, #96]	@ (8001110 <Corner_Initialize_Can+0x88>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80010b2:	2102      	movs	r1, #2
 80010b4:	4618      	mov	r0, r3
 80010b6:	f001 fbe0 	bl	800287a <HAL_CAN_ActivateNotification>
  //    int pos = corner_can.cornerboard->corner.corner_pos;

  // Temperature message 1 header initialization (first 4 temps)
  // Base ID 520 (0x208), each corner gets 2 IDs
  corner_can.TxHeaderTemperatures1_.StdId =
      520 + (corner_can.cornerboard->corner_pos * 2);
 80010ba:	4b15      	ldr	r3, [pc, #84]	@ (8001110 <Corner_Initialize_Can+0x88>)
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80010c2:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 80010c6:	005b      	lsls	r3, r3, #1
 80010c8:	461a      	mov	r2, r3
  corner_can.TxHeaderTemperatures1_.StdId =
 80010ca:	4b11      	ldr	r3, [pc, #68]	@ (8001110 <Corner_Initialize_Can+0x88>)
 80010cc:	62da      	str	r2, [r3, #44]	@ 0x2c
  corner_can.TxHeaderTemperatures1_.IDE = CAN_ID_STD;
 80010ce:	4b10      	ldr	r3, [pc, #64]	@ (8001110 <Corner_Initialize_Can+0x88>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	635a      	str	r2, [r3, #52]	@ 0x34
  corner_can.TxHeaderTemperatures1_.RTR = CAN_RTR_DATA;
 80010d4:	4b0e      	ldr	r3, [pc, #56]	@ (8001110 <Corner_Initialize_Can+0x88>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	639a      	str	r2, [r3, #56]	@ 0x38
  corner_can.TxHeaderTemperatures1_.DLC = 8;
 80010da:	4b0d      	ldr	r3, [pc, #52]	@ (8001110 <Corner_Initialize_Can+0x88>)
 80010dc:	2208      	movs	r2, #8
 80010de:	63da      	str	r2, [r3, #60]	@ 0x3c

  // Temperature message 2 header initialization (last 4 temps)
  corner_can.TxHeaderTemperatures2_.StdId =
      521 + (corner_can.cornerboard->corner_pos * 2);
 80010e0:	4b0b      	ldr	r3, [pc, #44]	@ (8001110 <Corner_Initialize_Can+0x88>)
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80010e8:	005b      	lsls	r3, r3, #1
 80010ea:	f203 2309 	addw	r3, r3, #521	@ 0x209
 80010ee:	461a      	mov	r2, r3
  corner_can.TxHeaderTemperatures2_.StdId =
 80010f0:	4b07      	ldr	r3, [pc, #28]	@ (8001110 <Corner_Initialize_Can+0x88>)
 80010f2:	64da      	str	r2, [r3, #76]	@ 0x4c
  corner_can.TxHeaderTemperatures2_.IDE = CAN_ID_STD;
 80010f4:	4b06      	ldr	r3, [pc, #24]	@ (8001110 <Corner_Initialize_Can+0x88>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	655a      	str	r2, [r3, #84]	@ 0x54
  corner_can.TxHeaderTemperatures2_.RTR = CAN_RTR_DATA;
 80010fa:	4b05      	ldr	r3, [pc, #20]	@ (8001110 <Corner_Initialize_Can+0x88>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	659a      	str	r2, [r3, #88]	@ 0x58
  corner_can.TxHeaderTemperatures2_.DLC = 8;
 8001100:	4b03      	ldr	r3, [pc, #12]	@ (8001110 <Corner_Initialize_Can+0x88>)
 8001102:	2208      	movs	r2, #8
 8001104:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8001106:	bf00      	nop
 8001108:	3708      	adds	r7, #8
 800110a:	46bd      	mov	sp, r7
 800110c:	bd80      	pop	{r7, pc}
 800110e:	bf00      	nop
 8001110:	200000c0 	.word	0x200000c0
 8001114:	08004f60 	.word	0x08004f60

08001118 <send_can_messages>:

uint8_t send_can_messages(CAN_HandleTypeDef *hcan,
                          CAN_TxHeaderTypeDef *TxHeader, uint8_t *data,
                          uint32_t *TxMailBox) {
 8001118:	b580      	push	{r7, lr}
 800111a:	b086      	sub	sp, #24
 800111c:	af00      	add	r7, sp, #0
 800111e:	60f8      	str	r0, [r7, #12]
 8001120:	60b9      	str	r1, [r7, #8]
 8001122:	607a      	str	r2, [r7, #4]
 8001124:	603b      	str	r3, [r7, #0]
  // Send message
  if (HAL_CAN_GetTxMailboxesFreeLevel(&hcan) > 0) {
 8001126:	f107 030c 	add.w	r3, r7, #12
 800112a:	4618      	mov	r0, r3
 800112c:	f001 fb70 	bl	8002810 <HAL_CAN_GetTxMailboxesFreeLevel>
 8001130:	4603      	mov	r3, r0
 8001132:	2b00      	cmp	r3, #0
 8001134:	d019      	beq.n	800116a <send_can_messages+0x52>
    printf("Sending CAN message\n");
 8001136:	4811      	ldr	r0, [pc, #68]	@ (800117c <send_can_messages+0x64>)
 8001138:	f003 f930 	bl	800439c <puts>
    HAL_StatusTypeDef msg_status =
        HAL_CAN_AddTxMessage(hcan, TxHeader, data, TxMailBox);
 800113c:	68f8      	ldr	r0, [r7, #12]
 800113e:	683b      	ldr	r3, [r7, #0]
 8001140:	687a      	ldr	r2, [r7, #4]
 8001142:	68b9      	ldr	r1, [r7, #8]
 8001144:	f001 fa94 	bl	8002670 <HAL_CAN_AddTxMessage>
 8001148:	4603      	mov	r3, r0
 800114a:	75fb      	strb	r3, [r7, #23]
    if (msg_status != HAL_OK) {
 800114c:	7dfb      	ldrb	r3, [r7, #23]
 800114e:	2b00      	cmp	r3, #0
 8001150:	d006      	beq.n	8001160 <send_can_messages+0x48>
      printf("Failed to send CAN message. Status: %d\n", msg_status);
 8001152:	7dfb      	ldrb	r3, [r7, #23]
 8001154:	4619      	mov	r1, r3
 8001156:	480a      	ldr	r0, [pc, #40]	@ (8001180 <send_can_messages+0x68>)
 8001158:	f003 f8b8 	bl	80042cc <iprintf>
      // Error handling
      return 1;
 800115c:	2301      	movs	r3, #1
 800115e:	e008      	b.n	8001172 <send_can_messages+0x5a>
    } else {
      printf("CAN message sent successfully\n");
 8001160:	4808      	ldr	r0, [pc, #32]	@ (8001184 <send_can_messages+0x6c>)
 8001162:	f003 f91b 	bl	800439c <puts>
    }
  } else {
    printf("No free Tx mailboxes available. Message not sent.\n");
    return 1; // Indicate failure
  }
  return 0;
 8001166:	2300      	movs	r3, #0
 8001168:	e003      	b.n	8001172 <send_can_messages+0x5a>
    printf("No free Tx mailboxes available. Message not sent.\n");
 800116a:	4807      	ldr	r0, [pc, #28]	@ (8001188 <send_can_messages+0x70>)
 800116c:	f003 f916 	bl	800439c <puts>
    return 1; // Indicate failure
 8001170:	2301      	movs	r3, #1
}
 8001172:	4618      	mov	r0, r3
 8001174:	3718      	adds	r7, #24
 8001176:	46bd      	mov	sp, r7
 8001178:	bd80      	pop	{r7, pc}
 800117a:	bf00      	nop
 800117c:	08004f7c 	.word	0x08004f7c
 8001180:	08004f90 	.word	0x08004f90
 8001184:	08004fb8 	.word	0x08004fb8
 8001188:	08004fd8 	.word	0x08004fd8

0800118c <sg_can_loop>:
  send_can_messages(corner_can.cornerboard->hcan,
                    &corner_can.TxHeaderTemperatures2_,
                    corner_can.txDataTemperatures2_, &corner_can.TxMailBox_);
}

void sg_can_loop() {
 800118c:	b580      	push	{r7, lr}
 800118e:	af00      	add	r7, sp, #0
  populateCorner_SgMessages(corner_can.txDataSg_, 0);
 8001190:	2100      	movs	r1, #0
 8001192:	4806      	ldr	r0, [pc, #24]	@ (80011ac <sg_can_loop+0x20>)
 8001194:	f000 f812 	bl	80011bc <populateCorner_SgMessages>
  send_can_messages(corner_can.cornerboard->hcan, &corner_can.TxHeaderSg_,
 8001198:	4b05      	ldr	r3, [pc, #20]	@ (80011b0 <sg_can_loop+0x24>)
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 800119e:	4b05      	ldr	r3, [pc, #20]	@ (80011b4 <sg_can_loop+0x28>)
 80011a0:	4a02      	ldr	r2, [pc, #8]	@ (80011ac <sg_can_loop+0x20>)
 80011a2:	4905      	ldr	r1, [pc, #20]	@ (80011b8 <sg_can_loop+0x2c>)
 80011a4:	f7ff ffb8 	bl	8001118 <send_can_messages>
                    corner_can.txDataSg_, &corner_can.TxMailBox_);
}
 80011a8:	bf00      	nop
 80011aa:	bd80      	pop	{r7, pc}
 80011ac:	20000144 	.word	0x20000144
 80011b0:	200000c0 	.word	0x200000c0
 80011b4:	200000c4 	.word	0x200000c4
 80011b8:	2000012c 	.word	0x2000012c

080011bc <populateCorner_SgMessages>:
  }

  encodeSignals(data, 4, signals[0], signals[1], signals[2], signals[3]);
}

void populateCorner_SgMessages(uint8_t *data, int msg_num) {
 80011bc:	b590      	push	{r4, r7, lr}
 80011be:	b09b      	sub	sp, #108	@ 0x6c
 80011c0:	af0a      	add	r7, sp, #40	@ 0x28
 80011c2:	6078      	str	r0, [r7, #4]
 80011c4:	6039      	str	r1, [r7, #0]
  RawCanSignal signals[3];

  for (int i = 0; i < 3; i++) {
 80011c6:	2300      	movs	r3, #0
 80011c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80011ca:	e01a      	b.n	8001202 <populateCorner_SgMessages+0x46>
    populateRawMessage(&signals[i], corner_can.cornerboard->spi_rx[i], 0, 1, 0);
 80011cc:	f107 0208 	add.w	r2, r7, #8
 80011d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80011d2:	011b      	lsls	r3, r3, #4
 80011d4:	18d0      	adds	r0, r2, r3
 80011d6:	4b1b      	ldr	r3, [pc, #108]	@ (8001244 <populateCorner_SgMessages+0x88>)
 80011d8:	681a      	ldr	r2, [r3, #0]
 80011da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80011dc:	4413      	add	r3, r2
 80011de:	3328      	adds	r3, #40	@ 0x28
 80011e0:	781b      	ldrb	r3, [r3, #0]
 80011e2:	ee07 3a90 	vmov	s15, r3
 80011e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80011ea:	ed9f 1a17 	vldr	s2, [pc, #92]	@ 8001248 <populateCorner_SgMessages+0x8c>
 80011ee:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 80011f2:	2100      	movs	r1, #0
 80011f4:	eeb0 0a67 	vmov.f32	s0, s15
 80011f8:	f7ff fd46 	bl	8000c88 <populateRawMessage>
  for (int i = 0; i < 3; i++) {
 80011fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80011fe:	3301      	adds	r3, #1
 8001200:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001202:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001204:	2b02      	cmp	r3, #2
 8001206:	dde1      	ble.n	80011cc <populateCorner_SgMessages+0x10>
  }

  encodeSignals(data, 3, signals[0], signals[1], signals[2]);
 8001208:	ac06      	add	r4, sp, #24
 800120a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800120e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001210:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8001214:	ac02      	add	r4, sp, #8
 8001216:	f107 0318 	add.w	r3, r7, #24
 800121a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800121c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8001220:	466a      	mov	r2, sp
 8001222:	f107 0310 	add.w	r3, r7, #16
 8001226:	e893 0003 	ldmia.w	r3, {r0, r1}
 800122a:	e882 0003 	stmia.w	r2, {r0, r1}
 800122e:	f107 0308 	add.w	r3, r7, #8
 8001232:	cb0c      	ldmia	r3, {r2, r3}
 8001234:	2103      	movs	r1, #3
 8001236:	6878      	ldr	r0, [r7, #4]
 8001238:	f7ff fd85 	bl	8000d46 <encodeSignals>
 800123c:	bf00      	nop
 800123e:	3744      	adds	r7, #68	@ 0x44
 8001240:	46bd      	mov	sp, r7
 8001242:	bd90      	pop	{r4, r7, pc}
 8001244:	200000c0 	.word	0x200000c0
 8001248:	00000000 	.word	0x00000000

0800124c <Read_ADC_Data>:
#include "corner_driver.h"

void Read_ADC_Data(SPI_HandleTypeDef *hspi, uint8_t *spi_rx) {
 800124c:	b580      	push	{r7, lr}
 800124e:	b086      	sub	sp, #24
 8001250:	af02      	add	r7, sp, #8
 8001252:	6078      	str	r0, [r7, #4]
 8001254:	6039      	str	r1, [r7, #0]
  uint8_t spi_tx[4] = {0};
 8001256:	2300      	movs	r3, #0
 8001258:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef t = HAL_SPI_TransmitReceive(hspi, spi_tx, spi_rx, 3, 100);
 800125a:	f107 0108 	add.w	r1, r7, #8
 800125e:	2364      	movs	r3, #100	@ 0x64
 8001260:	9300      	str	r3, [sp, #0]
 8001262:	2303      	movs	r3, #3
 8001264:	683a      	ldr	r2, [r7, #0]
 8001266:	6878      	ldr	r0, [r7, #4]
 8001268:	f002 fc33 	bl	8003ad2 <HAL_SPI_TransmitReceive>
 800126c:	4603      	mov	r3, r0
 800126e:	73fb      	strb	r3, [r7, #15]
  printf("SPI Transaction Status %d\n", t);
 8001270:	7bfb      	ldrb	r3, [r7, #15]
 8001272:	4619      	mov	r1, r3
 8001274:	4803      	ldr	r0, [pc, #12]	@ (8001284 <Read_ADC_Data+0x38>)
 8001276:	f003 f829 	bl	80042cc <iprintf>
  // if (HAL_SPI_TransmitReceive(hspi, spi_tx, spi_rx, 3, 100) != HAL_OK) {
  //     // Error
  //     printf("ERROR\n");
  // }
 800127a:	bf00      	nop
 800127c:	3710      	adds	r7, #16
 800127e:	46bd      	mov	sp, r7
 8001280:	bd80      	pop	{r7, pc}
 8001282:	bf00      	nop
 8001284:	0800500c 	.word	0x0800500c

08001288 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8001288:	b480      	push	{r7}
 800128a:	b083      	sub	sp, #12
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001290:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001294:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8001298:	f003 0301 	and.w	r3, r3, #1
 800129c:	2b00      	cmp	r3, #0
 800129e:	d013      	beq.n	80012c8 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80012a0:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80012a4:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 80012a8:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d00b      	beq.n	80012c8 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80012b0:	e000      	b.n	80012b4 <ITM_SendChar+0x2c>
    {
      __NOP();
 80012b2:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80012b4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d0f9      	beq.n	80012b2 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80012be:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80012c2:	687a      	ldr	r2, [r7, #4]
 80012c4:	b2d2      	uxtb	r2, r2
 80012c6:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80012c8:	687b      	ldr	r3, [r7, #4]
}
 80012ca:	4618      	mov	r0, r3
 80012cc:	370c      	adds	r7, #12
 80012ce:	46bd      	mov	sp, r7
 80012d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d4:	4770      	bx	lr

080012d6 <_write>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len) {
 80012d6:	b580      	push	{r7, lr}
 80012d8:	b086      	sub	sp, #24
 80012da:	af00      	add	r7, sp, #0
 80012dc:	60f8      	str	r0, [r7, #12]
 80012de:	60b9      	str	r1, [r7, #8]
 80012e0:	607a      	str	r2, [r7, #4]
  int DataIdx;
  for (DataIdx = 0; DataIdx < len; DataIdx++) {
 80012e2:	2300      	movs	r3, #0
 80012e4:	617b      	str	r3, [r7, #20]
 80012e6:	e009      	b.n	80012fc <_write+0x26>
    ITM_SendChar(*ptr++);
 80012e8:	68bb      	ldr	r3, [r7, #8]
 80012ea:	1c5a      	adds	r2, r3, #1
 80012ec:	60ba      	str	r2, [r7, #8]
 80012ee:	781b      	ldrb	r3, [r3, #0]
 80012f0:	4618      	mov	r0, r3
 80012f2:	f7ff ffc9 	bl	8001288 <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++) {
 80012f6:	697b      	ldr	r3, [r7, #20]
 80012f8:	3301      	adds	r3, #1
 80012fa:	617b      	str	r3, [r7, #20]
 80012fc:	697a      	ldr	r2, [r7, #20]
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	429a      	cmp	r2, r3
 8001302:	dbf1      	blt.n	80012e8 <_write+0x12>
  }
  return len;
 8001304:	687b      	ldr	r3, [r7, #4]
}
 8001306:	4618      	mov	r0, r3
 8001308:	3718      	adds	r7, #24
 800130a:	46bd      	mov	sp, r7
 800130c:	bd80      	pop	{r7, pc}
	...

08001310 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001310:	b580      	push	{r7, lr}
 8001312:	af00      	add	r7, sp, #0

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick.
   */
  HAL_Init();
 8001314:	f000 fcba 	bl	8001c8c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001318:	f000 f81a 	bl	8001350 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800131c:	f000 f98e 	bl	800163c <MX_GPIO_Init>
  MX_I2C1_Init();
 8001320:	f000 f928 	bl	8001574 <MX_I2C1_Init>
  MX_SPI1_Init();
 8001324:	f000 f954 	bl	80015d0 <MX_SPI1_Init>
  MX_CAN1_Init();
 8001328:	f000 f8ce 	bl	80014c8 <MX_CAN1_Init>
  MX_ADC1_Init();
 800132c:	f000 f87a 	bl	8001424 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  initialize(&hspi1, &hcan1, &hi2c1);
 8001330:	4a04      	ldr	r2, [pc, #16]	@ (8001344 <main+0x34>)
 8001332:	4905      	ldr	r1, [pc, #20]	@ (8001348 <main+0x38>)
 8001334:	4805      	ldr	r0, [pc, #20]	@ (800134c <main+0x3c>)
 8001336:	f7ff fd87 	bl	8000e48 <initialize>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1) {
    /* USER CODE END WHILE */
    tick_timers();
 800133a:	f7ff fe21 	bl	8000f80 <tick_timers>
  while (1) {
 800133e:	bf00      	nop
 8001340:	e7fb      	b.n	800133a <main+0x2a>
 8001342:	bf00      	nop
 8001344:	200001bc 	.word	0x200001bc
 8001348:	20000194 	.word	0x20000194
 800134c:	20000210 	.word	0x20000210

08001350 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001350:	b580      	push	{r7, lr}
 8001352:	b094      	sub	sp, #80	@ 0x50
 8001354:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001356:	f107 0320 	add.w	r3, r7, #32
 800135a:	2230      	movs	r2, #48	@ 0x30
 800135c:	2100      	movs	r1, #0
 800135e:	4618      	mov	r0, r3
 8001360:	f003 f824 	bl	80043ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001364:	f107 030c 	add.w	r3, r7, #12
 8001368:	2200      	movs	r2, #0
 800136a:	601a      	str	r2, [r3, #0]
 800136c:	605a      	str	r2, [r3, #4]
 800136e:	609a      	str	r2, [r3, #8]
 8001370:	60da      	str	r2, [r3, #12]
 8001372:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
   */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001374:	2300      	movs	r3, #0
 8001376:	60bb      	str	r3, [r7, #8]
 8001378:	4b28      	ldr	r3, [pc, #160]	@ (800141c <SystemClock_Config+0xcc>)
 800137a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800137c:	4a27      	ldr	r2, [pc, #156]	@ (800141c <SystemClock_Config+0xcc>)
 800137e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001382:	6413      	str	r3, [r2, #64]	@ 0x40
 8001384:	4b25      	ldr	r3, [pc, #148]	@ (800141c <SystemClock_Config+0xcc>)
 8001386:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001388:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800138c:	60bb      	str	r3, [r7, #8]
 800138e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001390:	2300      	movs	r3, #0
 8001392:	607b      	str	r3, [r7, #4]
 8001394:	4b22      	ldr	r3, [pc, #136]	@ (8001420 <SystemClock_Config+0xd0>)
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	4a21      	ldr	r2, [pc, #132]	@ (8001420 <SystemClock_Config+0xd0>)
 800139a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800139e:	6013      	str	r3, [r2, #0]
 80013a0:	4b1f      	ldr	r3, [pc, #124]	@ (8001420 <SystemClock_Config+0xd0>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80013a8:	607b      	str	r3, [r7, #4]
 80013aa:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80013ac:	2302      	movs	r3, #2
 80013ae:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013b0:	2301      	movs	r3, #1
 80013b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80013b4:	2310      	movs	r3, #16
 80013b6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013b8:	2302      	movs	r3, #2
 80013ba:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80013bc:	2300      	movs	r3, #0
 80013be:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80013c0:	2308      	movs	r3, #8
 80013c2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80013c4:	23a8      	movs	r3, #168	@ 0xa8
 80013c6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80013c8:	2302      	movs	r3, #2
 80013ca:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80013cc:	2304      	movs	r3, #4
 80013ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80013d0:	f107 0320 	add.w	r3, r7, #32
 80013d4:	4618      	mov	r0, r3
 80013d6:	f001 fe6f 	bl	80030b8 <HAL_RCC_OscConfig>
 80013da:	4603      	mov	r3, r0
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d001      	beq.n	80013e4 <SystemClock_Config+0x94>
    Error_Handler();
 80013e0:	f000 f9ac 	bl	800173c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK |
 80013e4:	230f      	movs	r3, #15
 80013e6:	60fb      	str	r3, [r7, #12]
                                RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013e8:	2302      	movs	r3, #2
 80013ea:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013ec:	2300      	movs	r3, #0
 80013ee:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80013f0:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80013f4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80013f6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80013fa:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 80013fc:	f107 030c 	add.w	r3, r7, #12
 8001400:	2105      	movs	r1, #5
 8001402:	4618      	mov	r0, r3
 8001404:	f002 f8d0 	bl	80035a8 <HAL_RCC_ClockConfig>
 8001408:	4603      	mov	r3, r0
 800140a:	2b00      	cmp	r3, #0
 800140c:	d001      	beq.n	8001412 <SystemClock_Config+0xc2>
    Error_Handler();
 800140e:	f000 f995 	bl	800173c <Error_Handler>
  }
}
 8001412:	bf00      	nop
 8001414:	3750      	adds	r7, #80	@ 0x50
 8001416:	46bd      	mov	sp, r7
 8001418:	bd80      	pop	{r7, pc}
 800141a:	bf00      	nop
 800141c:	40023800 	.word	0x40023800
 8001420:	40007000 	.word	0x40007000

08001424 <MX_ADC1_Init>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 8001424:	b580      	push	{r7, lr}
 8001426:	b084      	sub	sp, #16
 8001428:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800142a:	463b      	mov	r3, r7
 800142c:	2200      	movs	r2, #0
 800142e:	601a      	str	r2, [r3, #0]
 8001430:	605a      	str	r2, [r3, #4]
 8001432:	609a      	str	r2, [r3, #8]
 8001434:	60da      	str	r2, [r3, #12]
  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data
   * Alignment and number of conversion)
   */
  hadc1.Instance = ADC1;
 8001436:	4b21      	ldr	r3, [pc, #132]	@ (80014bc <MX_ADC1_Init+0x98>)
 8001438:	4a21      	ldr	r2, [pc, #132]	@ (80014c0 <MX_ADC1_Init+0x9c>)
 800143a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800143c:	4b1f      	ldr	r3, [pc, #124]	@ (80014bc <MX_ADC1_Init+0x98>)
 800143e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001442:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001444:	4b1d      	ldr	r3, [pc, #116]	@ (80014bc <MX_ADC1_Init+0x98>)
 8001446:	2200      	movs	r2, #0
 8001448:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800144a:	4b1c      	ldr	r3, [pc, #112]	@ (80014bc <MX_ADC1_Init+0x98>)
 800144c:	2200      	movs	r2, #0
 800144e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001450:	4b1a      	ldr	r3, [pc, #104]	@ (80014bc <MX_ADC1_Init+0x98>)
 8001452:	2200      	movs	r2, #0
 8001454:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001456:	4b19      	ldr	r3, [pc, #100]	@ (80014bc <MX_ADC1_Init+0x98>)
 8001458:	2200      	movs	r2, #0
 800145a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800145e:	4b17      	ldr	r3, [pc, #92]	@ (80014bc <MX_ADC1_Init+0x98>)
 8001460:	2200      	movs	r2, #0
 8001462:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001464:	4b15      	ldr	r3, [pc, #84]	@ (80014bc <MX_ADC1_Init+0x98>)
 8001466:	4a17      	ldr	r2, [pc, #92]	@ (80014c4 <MX_ADC1_Init+0xa0>)
 8001468:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800146a:	4b14      	ldr	r3, [pc, #80]	@ (80014bc <MX_ADC1_Init+0x98>)
 800146c:	2200      	movs	r2, #0
 800146e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001470:	4b12      	ldr	r3, [pc, #72]	@ (80014bc <MX_ADC1_Init+0x98>)
 8001472:	2201      	movs	r2, #1
 8001474:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001476:	4b11      	ldr	r3, [pc, #68]	@ (80014bc <MX_ADC1_Init+0x98>)
 8001478:	2200      	movs	r2, #0
 800147a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800147e:	4b0f      	ldr	r3, [pc, #60]	@ (80014bc <MX_ADC1_Init+0x98>)
 8001480:	2201      	movs	r2, #1
 8001482:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8001484:	480d      	ldr	r0, [pc, #52]	@ (80014bc <MX_ADC1_Init+0x98>)
 8001486:	f000 fc73 	bl	8001d70 <HAL_ADC_Init>
 800148a:	4603      	mov	r3, r0
 800148c:	2b00      	cmp	r3, #0
 800148e:	d001      	beq.n	8001494 <MX_ADC1_Init+0x70>
    Error_Handler();
 8001490:	f000 f954 	bl	800173c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in
   * the sequencer and its sample time.
   */
  sConfig.Channel = ADC_CHANNEL_1;
 8001494:	2301      	movs	r3, #1
 8001496:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001498:	2301      	movs	r3, #1
 800149a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800149c:	2300      	movs	r3, #0
 800149e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 80014a0:	463b      	mov	r3, r7
 80014a2:	4619      	mov	r1, r3
 80014a4:	4805      	ldr	r0, [pc, #20]	@ (80014bc <MX_ADC1_Init+0x98>)
 80014a6:	f000 fca7 	bl	8001df8 <HAL_ADC_ConfigChannel>
 80014aa:	4603      	mov	r3, r0
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d001      	beq.n	80014b4 <MX_ADC1_Init+0x90>
    Error_Handler();
 80014b0:	f000 f944 	bl	800173c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */
}
 80014b4:	bf00      	nop
 80014b6:	3710      	adds	r7, #16
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bd80      	pop	{r7, pc}
 80014bc:	2000014c 	.word	0x2000014c
 80014c0:	40012000 	.word	0x40012000
 80014c4:	0f000001 	.word	0x0f000001

080014c8 <MX_CAN1_Init>:
/**
 * @brief CAN1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_CAN1_Init(void) {
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b08a      	sub	sp, #40	@ 0x28
 80014cc:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80014ce:	4b27      	ldr	r3, [pc, #156]	@ (800156c <MX_CAN1_Init+0xa4>)
 80014d0:	4a27      	ldr	r2, [pc, #156]	@ (8001570 <MX_CAN1_Init+0xa8>)
 80014d2:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 6;
 80014d4:	4b25      	ldr	r3, [pc, #148]	@ (800156c <MX_CAN1_Init+0xa4>)
 80014d6:	2206      	movs	r2, #6
 80014d8:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80014da:	4b24      	ldr	r3, [pc, #144]	@ (800156c <MX_CAN1_Init+0xa4>)
 80014dc:	2200      	movs	r2, #0
 80014de:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80014e0:	4b22      	ldr	r3, [pc, #136]	@ (800156c <MX_CAN1_Init+0xa4>)
 80014e2:	2200      	movs	r2, #0
 80014e4:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_11TQ;
 80014e6:	4b21      	ldr	r3, [pc, #132]	@ (800156c <MX_CAN1_Init+0xa4>)
 80014e8:	f44f 2220 	mov.w	r2, #655360	@ 0xa0000
 80014ec:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 80014ee:	4b1f      	ldr	r3, [pc, #124]	@ (800156c <MX_CAN1_Init+0xa4>)
 80014f0:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80014f4:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80014f6:	4b1d      	ldr	r3, [pc, #116]	@ (800156c <MX_CAN1_Init+0xa4>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80014fc:	4b1b      	ldr	r3, [pc, #108]	@ (800156c <MX_CAN1_Init+0xa4>)
 80014fe:	2200      	movs	r2, #0
 8001500:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001502:	4b1a      	ldr	r3, [pc, #104]	@ (800156c <MX_CAN1_Init+0xa4>)
 8001504:	2200      	movs	r2, #0
 8001506:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001508:	4b18      	ldr	r3, [pc, #96]	@ (800156c <MX_CAN1_Init+0xa4>)
 800150a:	2200      	movs	r2, #0
 800150c:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800150e:	4b17      	ldr	r3, [pc, #92]	@ (800156c <MX_CAN1_Init+0xa4>)
 8001510:	2200      	movs	r2, #0
 8001512:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001514:	4b15      	ldr	r3, [pc, #84]	@ (800156c <MX_CAN1_Init+0xa4>)
 8001516:	2200      	movs	r2, #0
 8001518:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK) {
 800151a:	4814      	ldr	r0, [pc, #80]	@ (800156c <MX_CAN1_Init+0xa4>)
 800151c:	f000 fe8a 	bl	8002234 <HAL_CAN_Init>
 8001520:	4603      	mov	r3, r0
 8001522:	2b00      	cmp	r3, #0
 8001524:	d001      	beq.n	800152a <MX_CAN1_Init+0x62>
    Error_Handler();
 8001526:	f000 f909 	bl	800173c <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */
  CAN_FilterTypeDef filter = {0};
 800152a:	463b      	mov	r3, r7
 800152c:	2228      	movs	r2, #40	@ 0x28
 800152e:	2100      	movs	r1, #0
 8001530:	4618      	mov	r0, r3
 8001532:	f002 ff3b 	bl	80043ac <memset>

  filter.FilterActivation = ENABLE;
 8001536:	2301      	movs	r3, #1
 8001538:	623b      	str	r3, [r7, #32]
  filter.FilterBank = 0;
 800153a:	2300      	movs	r3, #0
 800153c:	617b      	str	r3, [r7, #20]
  filter.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 800153e:	2300      	movs	r3, #0
 8001540:	613b      	str	r3, [r7, #16]
  filter.FilterMode = CAN_FILTERMODE_IDMASK;
 8001542:	2300      	movs	r3, #0
 8001544:	61bb      	str	r3, [r7, #24]
  filter.FilterScale = CAN_FILTERSCALE_32BIT;
 8001546:	2301      	movs	r3, #1
 8001548:	61fb      	str	r3, [r7, #28]

  /* Accept ALL frames */
  filter.FilterIdHigh = 0x0000;
 800154a:	2300      	movs	r3, #0
 800154c:	603b      	str	r3, [r7, #0]
  filter.FilterIdLow = 0x0000;
 800154e:	2300      	movs	r3, #0
 8001550:	607b      	str	r3, [r7, #4]
  filter.FilterMaskIdHigh = 0x0000;
 8001552:	2300      	movs	r3, #0
 8001554:	60bb      	str	r3, [r7, #8]
  filter.FilterMaskIdLow = 0x0000;
 8001556:	2300      	movs	r3, #0
 8001558:	60fb      	str	r3, [r7, #12]

  HAL_CAN_ConfigFilter(&hcan1, &filter);
 800155a:	463b      	mov	r3, r7
 800155c:	4619      	mov	r1, r3
 800155e:	4803      	ldr	r0, [pc, #12]	@ (800156c <MX_CAN1_Init+0xa4>)
 8001560:	f000 ff64 	bl	800242c <HAL_CAN_ConfigFilter>

  /* USER CODE END CAN1_Init 2 */
}
 8001564:	bf00      	nop
 8001566:	3728      	adds	r7, #40	@ 0x28
 8001568:	46bd      	mov	sp, r7
 800156a:	bd80      	pop	{r7, pc}
 800156c:	20000194 	.word	0x20000194
 8001570:	40006400 	.word	0x40006400

08001574 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 8001574:	b580      	push	{r7, lr}
 8001576:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001578:	4b12      	ldr	r3, [pc, #72]	@ (80015c4 <MX_I2C1_Init+0x50>)
 800157a:	4a13      	ldr	r2, [pc, #76]	@ (80015c8 <MX_I2C1_Init+0x54>)
 800157c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800157e:	4b11      	ldr	r3, [pc, #68]	@ (80015c4 <MX_I2C1_Init+0x50>)
 8001580:	4a12      	ldr	r2, [pc, #72]	@ (80015cc <MX_I2C1_Init+0x58>)
 8001582:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001584:	4b0f      	ldr	r3, [pc, #60]	@ (80015c4 <MX_I2C1_Init+0x50>)
 8001586:	2200      	movs	r2, #0
 8001588:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800158a:	4b0e      	ldr	r3, [pc, #56]	@ (80015c4 <MX_I2C1_Init+0x50>)
 800158c:	2200      	movs	r2, #0
 800158e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001590:	4b0c      	ldr	r3, [pc, #48]	@ (80015c4 <MX_I2C1_Init+0x50>)
 8001592:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001596:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001598:	4b0a      	ldr	r3, [pc, #40]	@ (80015c4 <MX_I2C1_Init+0x50>)
 800159a:	2200      	movs	r2, #0
 800159c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800159e:	4b09      	ldr	r3, [pc, #36]	@ (80015c4 <MX_I2C1_Init+0x50>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80015a4:	4b07      	ldr	r3, [pc, #28]	@ (80015c4 <MX_I2C1_Init+0x50>)
 80015a6:	2200      	movs	r2, #0
 80015a8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80015aa:	4b06      	ldr	r3, [pc, #24]	@ (80015c4 <MX_I2C1_Init+0x50>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 80015b0:	4804      	ldr	r0, [pc, #16]	@ (80015c4 <MX_I2C1_Init+0x50>)
 80015b2:	f001 fc3d 	bl	8002e30 <HAL_I2C_Init>
 80015b6:	4603      	mov	r3, r0
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d001      	beq.n	80015c0 <MX_I2C1_Init+0x4c>
    Error_Handler();
 80015bc:	f000 f8be 	bl	800173c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */
}
 80015c0:	bf00      	nop
 80015c2:	bd80      	pop	{r7, pc}
 80015c4:	200001bc 	.word	0x200001bc
 80015c8:	40005400 	.word	0x40005400
 80015cc:	000186a0 	.word	0x000186a0

080015d0 <MX_SPI1_Init>:
/**
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void) {
 80015d0:	b580      	push	{r7, lr}
 80015d2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80015d4:	4b17      	ldr	r3, [pc, #92]	@ (8001634 <MX_SPI1_Init+0x64>)
 80015d6:	4a18      	ldr	r2, [pc, #96]	@ (8001638 <MX_SPI1_Init+0x68>)
 80015d8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80015da:	4b16      	ldr	r3, [pc, #88]	@ (8001634 <MX_SPI1_Init+0x64>)
 80015dc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80015e0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80015e2:	4b14      	ldr	r3, [pc, #80]	@ (8001634 <MX_SPI1_Init+0x64>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80015e8:	4b12      	ldr	r3, [pc, #72]	@ (8001634 <MX_SPI1_Init+0x64>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80015ee:	4b11      	ldr	r3, [pc, #68]	@ (8001634 <MX_SPI1_Init+0x64>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80015f4:	4b0f      	ldr	r3, [pc, #60]	@ (8001634 <MX_SPI1_Init+0x64>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80015fa:	4b0e      	ldr	r3, [pc, #56]	@ (8001634 <MX_SPI1_Init+0x64>)
 80015fc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001600:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001602:	4b0c      	ldr	r3, [pc, #48]	@ (8001634 <MX_SPI1_Init+0x64>)
 8001604:	2228      	movs	r2, #40	@ 0x28
 8001606:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001608:	4b0a      	ldr	r3, [pc, #40]	@ (8001634 <MX_SPI1_Init+0x64>)
 800160a:	2200      	movs	r2, #0
 800160c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800160e:	4b09      	ldr	r3, [pc, #36]	@ (8001634 <MX_SPI1_Init+0x64>)
 8001610:	2200      	movs	r2, #0
 8001612:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001614:	4b07      	ldr	r3, [pc, #28]	@ (8001634 <MX_SPI1_Init+0x64>)
 8001616:	2200      	movs	r2, #0
 8001618:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800161a:	4b06      	ldr	r3, [pc, #24]	@ (8001634 <MX_SPI1_Init+0x64>)
 800161c:	220a      	movs	r2, #10
 800161e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 8001620:	4804      	ldr	r0, [pc, #16]	@ (8001634 <MX_SPI1_Init+0x64>)
 8001622:	f002 f9cd 	bl	80039c0 <HAL_SPI_Init>
 8001626:	4603      	mov	r3, r0
 8001628:	2b00      	cmp	r3, #0
 800162a:	d001      	beq.n	8001630 <MX_SPI1_Init+0x60>
    Error_Handler();
 800162c:	f000 f886 	bl	800173c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */
}
 8001630:	bf00      	nop
 8001632:	bd80      	pop	{r7, pc}
 8001634:	20000210 	.word	0x20000210
 8001638:	40013000 	.word	0x40013000

0800163c <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 800163c:	b580      	push	{r7, lr}
 800163e:	b08a      	sub	sp, #40	@ 0x28
 8001640:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001642:	f107 0314 	add.w	r3, r7, #20
 8001646:	2200      	movs	r2, #0
 8001648:	601a      	str	r2, [r3, #0]
 800164a:	605a      	str	r2, [r3, #4]
 800164c:	609a      	str	r2, [r3, #8]
 800164e:	60da      	str	r2, [r3, #12]
 8001650:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001652:	2300      	movs	r3, #0
 8001654:	613b      	str	r3, [r7, #16]
 8001656:	4b36      	ldr	r3, [pc, #216]	@ (8001730 <MX_GPIO_Init+0xf4>)
 8001658:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800165a:	4a35      	ldr	r2, [pc, #212]	@ (8001730 <MX_GPIO_Init+0xf4>)
 800165c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001660:	6313      	str	r3, [r2, #48]	@ 0x30
 8001662:	4b33      	ldr	r3, [pc, #204]	@ (8001730 <MX_GPIO_Init+0xf4>)
 8001664:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001666:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800166a:	613b      	str	r3, [r7, #16]
 800166c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800166e:	2300      	movs	r3, #0
 8001670:	60fb      	str	r3, [r7, #12]
 8001672:	4b2f      	ldr	r3, [pc, #188]	@ (8001730 <MX_GPIO_Init+0xf4>)
 8001674:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001676:	4a2e      	ldr	r2, [pc, #184]	@ (8001730 <MX_GPIO_Init+0xf4>)
 8001678:	f043 0304 	orr.w	r3, r3, #4
 800167c:	6313      	str	r3, [r2, #48]	@ 0x30
 800167e:	4b2c      	ldr	r3, [pc, #176]	@ (8001730 <MX_GPIO_Init+0xf4>)
 8001680:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001682:	f003 0304 	and.w	r3, r3, #4
 8001686:	60fb      	str	r3, [r7, #12]
 8001688:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800168a:	2300      	movs	r3, #0
 800168c:	60bb      	str	r3, [r7, #8]
 800168e:	4b28      	ldr	r3, [pc, #160]	@ (8001730 <MX_GPIO_Init+0xf4>)
 8001690:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001692:	4a27      	ldr	r2, [pc, #156]	@ (8001730 <MX_GPIO_Init+0xf4>)
 8001694:	f043 0301 	orr.w	r3, r3, #1
 8001698:	6313      	str	r3, [r2, #48]	@ 0x30
 800169a:	4b25      	ldr	r3, [pc, #148]	@ (8001730 <MX_GPIO_Init+0xf4>)
 800169c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800169e:	f003 0301 	and.w	r3, r3, #1
 80016a2:	60bb      	str	r3, [r7, #8]
 80016a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016a6:	2300      	movs	r3, #0
 80016a8:	607b      	str	r3, [r7, #4]
 80016aa:	4b21      	ldr	r3, [pc, #132]	@ (8001730 <MX_GPIO_Init+0xf4>)
 80016ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ae:	4a20      	ldr	r2, [pc, #128]	@ (8001730 <MX_GPIO_Init+0xf4>)
 80016b0:	f043 0302 	orr.w	r3, r3, #2
 80016b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80016b6:	4b1e      	ldr	r3, [pc, #120]	@ (8001730 <MX_GPIO_Init+0xf4>)
 80016b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ba:	f003 0302 	and.w	r3, r3, #2
 80016be:	607b      	str	r3, [r7, #4]
 80016c0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, ADC_PWDN_Pin | YELLOW_LED_Pin | YELLOW_LEDC5_Pin,
 80016c2:	2200      	movs	r2, #0
 80016c4:	2131      	movs	r1, #49	@ 0x31
 80016c6:	481b      	ldr	r0, [pc, #108]	@ (8001734 <MX_GPIO_Init+0xf8>)
 80016c8:	f001 fb98 	bl	8002dfc <HAL_GPIO_WritePin>
                    GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, GPIO_PIN_RESET);
 80016cc:	2200      	movs	r2, #0
 80016ce:	2101      	movs	r1, #1
 80016d0:	4819      	ldr	r0, [pc, #100]	@ (8001738 <MX_GPIO_Init+0xfc>)
 80016d2:	f001 fb93 	bl	8002dfc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ADC_PWDN_Pin YELLOW_LED_Pin YELLOW_LEDC5_Pin */
  GPIO_InitStruct.Pin = ADC_PWDN_Pin | YELLOW_LED_Pin | YELLOW_LEDC5_Pin;
 80016d6:	2331      	movs	r3, #49	@ 0x31
 80016d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016da:	2301      	movs	r3, #1
 80016dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016de:	2300      	movs	r3, #0
 80016e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016e2:	2300      	movs	r3, #0
 80016e4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016e6:	f107 0314 	add.w	r3, r7, #20
 80016ea:	4619      	mov	r1, r3
 80016ec:	4811      	ldr	r0, [pc, #68]	@ (8001734 <MX_GPIO_Init+0xf8>)
 80016ee:	f001 f9d1 	bl	8002a94 <HAL_GPIO_Init>

  /*Configure GPIO pin : RED_LED_Pin */
  GPIO_InitStruct.Pin = RED_LED_Pin;
 80016f2:	2301      	movs	r3, #1
 80016f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016f6:	2301      	movs	r3, #1
 80016f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016fa:	2300      	movs	r3, #0
 80016fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016fe:	2300      	movs	r3, #0
 8001700:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(RED_LED_GPIO_Port, &GPIO_InitStruct);
 8001702:	f107 0314 	add.w	r3, r7, #20
 8001706:	4619      	mov	r1, r3
 8001708:	480b      	ldr	r0, [pc, #44]	@ (8001738 <MX_GPIO_Init+0xfc>)
 800170a:	f001 f9c3 	bl	8002a94 <HAL_GPIO_Init>

  /*Configure GPIO pins : BROKER_CONFIG1_Pin BROKER_CONFIG2_Pin */
  GPIO_InitStruct.Pin = BROKER_CONFIG1_Pin | BROKER_CONFIG2_Pin;
 800170e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001712:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001714:	2300      	movs	r3, #0
 8001716:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001718:	2300      	movs	r3, #0
 800171a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800171c:	f107 0314 	add.w	r3, r7, #20
 8001720:	4619      	mov	r1, r3
 8001722:	4804      	ldr	r0, [pc, #16]	@ (8001734 <MX_GPIO_Init+0xf8>)
 8001724:	f001 f9b6 	bl	8002a94 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001728:	bf00      	nop
 800172a:	3728      	adds	r7, #40	@ 0x28
 800172c:	46bd      	mov	sp, r7
 800172e:	bd80      	pop	{r7, pc}
 8001730:	40023800 	.word	0x40023800
 8001734:	40020800 	.word	0x40020800
 8001738:	40020400 	.word	0x40020400

0800173c <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 800173c:	b480      	push	{r7}
 800173e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001740:	b672      	cpsid	i
}
 8001742:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1) {
 8001744:	bf00      	nop
 8001746:	e7fd      	b.n	8001744 <Error_Handler+0x8>

08001748 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001748:	b480      	push	{r7}
 800174a:	b083      	sub	sp, #12
 800174c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800174e:	2300      	movs	r3, #0
 8001750:	607b      	str	r3, [r7, #4]
 8001752:	4b10      	ldr	r3, [pc, #64]	@ (8001794 <HAL_MspInit+0x4c>)
 8001754:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001756:	4a0f      	ldr	r2, [pc, #60]	@ (8001794 <HAL_MspInit+0x4c>)
 8001758:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800175c:	6453      	str	r3, [r2, #68]	@ 0x44
 800175e:	4b0d      	ldr	r3, [pc, #52]	@ (8001794 <HAL_MspInit+0x4c>)
 8001760:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001762:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001766:	607b      	str	r3, [r7, #4]
 8001768:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800176a:	2300      	movs	r3, #0
 800176c:	603b      	str	r3, [r7, #0]
 800176e:	4b09      	ldr	r3, [pc, #36]	@ (8001794 <HAL_MspInit+0x4c>)
 8001770:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001772:	4a08      	ldr	r2, [pc, #32]	@ (8001794 <HAL_MspInit+0x4c>)
 8001774:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001778:	6413      	str	r3, [r2, #64]	@ 0x40
 800177a:	4b06      	ldr	r3, [pc, #24]	@ (8001794 <HAL_MspInit+0x4c>)
 800177c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800177e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001782:	603b      	str	r3, [r7, #0]
 8001784:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001786:	bf00      	nop
 8001788:	370c      	adds	r7, #12
 800178a:	46bd      	mov	sp, r7
 800178c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001790:	4770      	bx	lr
 8001792:	bf00      	nop
 8001794:	40023800 	.word	0x40023800

08001798 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b08a      	sub	sp, #40	@ 0x28
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017a0:	f107 0314 	add.w	r3, r7, #20
 80017a4:	2200      	movs	r2, #0
 80017a6:	601a      	str	r2, [r3, #0]
 80017a8:	605a      	str	r2, [r3, #4]
 80017aa:	609a      	str	r2, [r3, #8]
 80017ac:	60da      	str	r2, [r3, #12]
 80017ae:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	4a17      	ldr	r2, [pc, #92]	@ (8001814 <HAL_ADC_MspInit+0x7c>)
 80017b6:	4293      	cmp	r3, r2
 80017b8:	d127      	bne.n	800180a <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80017ba:	2300      	movs	r3, #0
 80017bc:	613b      	str	r3, [r7, #16]
 80017be:	4b16      	ldr	r3, [pc, #88]	@ (8001818 <HAL_ADC_MspInit+0x80>)
 80017c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017c2:	4a15      	ldr	r2, [pc, #84]	@ (8001818 <HAL_ADC_MspInit+0x80>)
 80017c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80017c8:	6453      	str	r3, [r2, #68]	@ 0x44
 80017ca:	4b13      	ldr	r3, [pc, #76]	@ (8001818 <HAL_ADC_MspInit+0x80>)
 80017cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017d2:	613b      	str	r3, [r7, #16]
 80017d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017d6:	2300      	movs	r3, #0
 80017d8:	60fb      	str	r3, [r7, #12]
 80017da:	4b0f      	ldr	r3, [pc, #60]	@ (8001818 <HAL_ADC_MspInit+0x80>)
 80017dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017de:	4a0e      	ldr	r2, [pc, #56]	@ (8001818 <HAL_ADC_MspInit+0x80>)
 80017e0:	f043 0301 	orr.w	r3, r3, #1
 80017e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80017e6:	4b0c      	ldr	r3, [pc, #48]	@ (8001818 <HAL_ADC_MspInit+0x80>)
 80017e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ea:	f003 0301 	and.w	r3, r3, #1
 80017ee:	60fb      	str	r3, [r7, #12]
 80017f0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80017f2:	2302      	movs	r3, #2
 80017f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017f6:	2303      	movs	r3, #3
 80017f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017fa:	2300      	movs	r3, #0
 80017fc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017fe:	f107 0314 	add.w	r3, r7, #20
 8001802:	4619      	mov	r1, r3
 8001804:	4805      	ldr	r0, [pc, #20]	@ (800181c <HAL_ADC_MspInit+0x84>)
 8001806:	f001 f945 	bl	8002a94 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800180a:	bf00      	nop
 800180c:	3728      	adds	r7, #40	@ 0x28
 800180e:	46bd      	mov	sp, r7
 8001810:	bd80      	pop	{r7, pc}
 8001812:	bf00      	nop
 8001814:	40012000 	.word	0x40012000
 8001818:	40023800 	.word	0x40023800
 800181c:	40020000 	.word	0x40020000

08001820 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b08a      	sub	sp, #40	@ 0x28
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001828:	f107 0314 	add.w	r3, r7, #20
 800182c:	2200      	movs	r2, #0
 800182e:	601a      	str	r2, [r3, #0]
 8001830:	605a      	str	r2, [r3, #4]
 8001832:	609a      	str	r2, [r3, #8]
 8001834:	60da      	str	r2, [r3, #12]
 8001836:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	4a19      	ldr	r2, [pc, #100]	@ (80018a4 <HAL_CAN_MspInit+0x84>)
 800183e:	4293      	cmp	r3, r2
 8001840:	d12c      	bne.n	800189c <HAL_CAN_MspInit+0x7c>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001842:	2300      	movs	r3, #0
 8001844:	613b      	str	r3, [r7, #16]
 8001846:	4b18      	ldr	r3, [pc, #96]	@ (80018a8 <HAL_CAN_MspInit+0x88>)
 8001848:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800184a:	4a17      	ldr	r2, [pc, #92]	@ (80018a8 <HAL_CAN_MspInit+0x88>)
 800184c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001850:	6413      	str	r3, [r2, #64]	@ 0x40
 8001852:	4b15      	ldr	r3, [pc, #84]	@ (80018a8 <HAL_CAN_MspInit+0x88>)
 8001854:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001856:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800185a:	613b      	str	r3, [r7, #16]
 800185c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800185e:	2300      	movs	r3, #0
 8001860:	60fb      	str	r3, [r7, #12]
 8001862:	4b11      	ldr	r3, [pc, #68]	@ (80018a8 <HAL_CAN_MspInit+0x88>)
 8001864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001866:	4a10      	ldr	r2, [pc, #64]	@ (80018a8 <HAL_CAN_MspInit+0x88>)
 8001868:	f043 0302 	orr.w	r3, r3, #2
 800186c:	6313      	str	r3, [r2, #48]	@ 0x30
 800186e:	4b0e      	ldr	r3, [pc, #56]	@ (80018a8 <HAL_CAN_MspInit+0x88>)
 8001870:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001872:	f003 0302 	and.w	r3, r3, #2
 8001876:	60fb      	str	r3, [r7, #12]
 8001878:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800187a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800187e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001880:	2302      	movs	r3, #2
 8001882:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001884:	2300      	movs	r3, #0
 8001886:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001888:	2303      	movs	r3, #3
 800188a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800188c:	2309      	movs	r3, #9
 800188e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001890:	f107 0314 	add.w	r3, r7, #20
 8001894:	4619      	mov	r1, r3
 8001896:	4805      	ldr	r0, [pc, #20]	@ (80018ac <HAL_CAN_MspInit+0x8c>)
 8001898:	f001 f8fc 	bl	8002a94 <HAL_GPIO_Init>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 800189c:	bf00      	nop
 800189e:	3728      	adds	r7, #40	@ 0x28
 80018a0:	46bd      	mov	sp, r7
 80018a2:	bd80      	pop	{r7, pc}
 80018a4:	40006400 	.word	0x40006400
 80018a8:	40023800 	.word	0x40023800
 80018ac:	40020400 	.word	0x40020400

080018b0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b08a      	sub	sp, #40	@ 0x28
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018b8:	f107 0314 	add.w	r3, r7, #20
 80018bc:	2200      	movs	r2, #0
 80018be:	601a      	str	r2, [r3, #0]
 80018c0:	605a      	str	r2, [r3, #4]
 80018c2:	609a      	str	r2, [r3, #8]
 80018c4:	60da      	str	r2, [r3, #12]
 80018c6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	4a19      	ldr	r2, [pc, #100]	@ (8001934 <HAL_I2C_MspInit+0x84>)
 80018ce:	4293      	cmp	r3, r2
 80018d0:	d12b      	bne.n	800192a <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018d2:	2300      	movs	r3, #0
 80018d4:	613b      	str	r3, [r7, #16]
 80018d6:	4b18      	ldr	r3, [pc, #96]	@ (8001938 <HAL_I2C_MspInit+0x88>)
 80018d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018da:	4a17      	ldr	r2, [pc, #92]	@ (8001938 <HAL_I2C_MspInit+0x88>)
 80018dc:	f043 0302 	orr.w	r3, r3, #2
 80018e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80018e2:	4b15      	ldr	r3, [pc, #84]	@ (8001938 <HAL_I2C_MspInit+0x88>)
 80018e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018e6:	f003 0302 	and.w	r3, r3, #2
 80018ea:	613b      	str	r3, [r7, #16]
 80018ec:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80018ee:	23c0      	movs	r3, #192	@ 0xc0
 80018f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80018f2:	2312      	movs	r3, #18
 80018f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f6:	2300      	movs	r3, #0
 80018f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018fa:	2303      	movs	r3, #3
 80018fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80018fe:	2304      	movs	r3, #4
 8001900:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001902:	f107 0314 	add.w	r3, r7, #20
 8001906:	4619      	mov	r1, r3
 8001908:	480c      	ldr	r0, [pc, #48]	@ (800193c <HAL_I2C_MspInit+0x8c>)
 800190a:	f001 f8c3 	bl	8002a94 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800190e:	2300      	movs	r3, #0
 8001910:	60fb      	str	r3, [r7, #12]
 8001912:	4b09      	ldr	r3, [pc, #36]	@ (8001938 <HAL_I2C_MspInit+0x88>)
 8001914:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001916:	4a08      	ldr	r2, [pc, #32]	@ (8001938 <HAL_I2C_MspInit+0x88>)
 8001918:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800191c:	6413      	str	r3, [r2, #64]	@ 0x40
 800191e:	4b06      	ldr	r3, [pc, #24]	@ (8001938 <HAL_I2C_MspInit+0x88>)
 8001920:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001922:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001926:	60fb      	str	r3, [r7, #12]
 8001928:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800192a:	bf00      	nop
 800192c:	3728      	adds	r7, #40	@ 0x28
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	40005400 	.word	0x40005400
 8001938:	40023800 	.word	0x40023800
 800193c:	40020400 	.word	0x40020400

08001940 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b08a      	sub	sp, #40	@ 0x28
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001948:	f107 0314 	add.w	r3, r7, #20
 800194c:	2200      	movs	r2, #0
 800194e:	601a      	str	r2, [r3, #0]
 8001950:	605a      	str	r2, [r3, #4]
 8001952:	609a      	str	r2, [r3, #8]
 8001954:	60da      	str	r2, [r3, #12]
 8001956:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	4a19      	ldr	r2, [pc, #100]	@ (80019c4 <HAL_SPI_MspInit+0x84>)
 800195e:	4293      	cmp	r3, r2
 8001960:	d12b      	bne.n	80019ba <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001962:	2300      	movs	r3, #0
 8001964:	613b      	str	r3, [r7, #16]
 8001966:	4b18      	ldr	r3, [pc, #96]	@ (80019c8 <HAL_SPI_MspInit+0x88>)
 8001968:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800196a:	4a17      	ldr	r2, [pc, #92]	@ (80019c8 <HAL_SPI_MspInit+0x88>)
 800196c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001970:	6453      	str	r3, [r2, #68]	@ 0x44
 8001972:	4b15      	ldr	r3, [pc, #84]	@ (80019c8 <HAL_SPI_MspInit+0x88>)
 8001974:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001976:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800197a:	613b      	str	r3, [r7, #16]
 800197c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800197e:	2300      	movs	r3, #0
 8001980:	60fb      	str	r3, [r7, #12]
 8001982:	4b11      	ldr	r3, [pc, #68]	@ (80019c8 <HAL_SPI_MspInit+0x88>)
 8001984:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001986:	4a10      	ldr	r2, [pc, #64]	@ (80019c8 <HAL_SPI_MspInit+0x88>)
 8001988:	f043 0301 	orr.w	r3, r3, #1
 800198c:	6313      	str	r3, [r2, #48]	@ 0x30
 800198e:	4b0e      	ldr	r3, [pc, #56]	@ (80019c8 <HAL_SPI_MspInit+0x88>)
 8001990:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001992:	f003 0301 	and.w	r3, r3, #1
 8001996:	60fb      	str	r3, [r7, #12]
 8001998:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800199a:	23e0      	movs	r3, #224	@ 0xe0
 800199c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800199e:	2302      	movs	r3, #2
 80019a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a2:	2300      	movs	r3, #0
 80019a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019a6:	2303      	movs	r3, #3
 80019a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80019aa:	2305      	movs	r3, #5
 80019ac:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019ae:	f107 0314 	add.w	r3, r7, #20
 80019b2:	4619      	mov	r1, r3
 80019b4:	4805      	ldr	r0, [pc, #20]	@ (80019cc <HAL_SPI_MspInit+0x8c>)
 80019b6:	f001 f86d 	bl	8002a94 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80019ba:	bf00      	nop
 80019bc:	3728      	adds	r7, #40	@ 0x28
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}
 80019c2:	bf00      	nop
 80019c4:	40013000 	.word	0x40013000
 80019c8:	40023800 	.word	0x40023800
 80019cc:	40020000 	.word	0x40020000

080019d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019d0:	b480      	push	{r7}
 80019d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80019d4:	bf00      	nop
 80019d6:	e7fd      	b.n	80019d4 <NMI_Handler+0x4>

080019d8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019d8:	b480      	push	{r7}
 80019da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019dc:	bf00      	nop
 80019de:	e7fd      	b.n	80019dc <HardFault_Handler+0x4>

080019e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019e0:	b480      	push	{r7}
 80019e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019e4:	bf00      	nop
 80019e6:	e7fd      	b.n	80019e4 <MemManage_Handler+0x4>

080019e8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019e8:	b480      	push	{r7}
 80019ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019ec:	bf00      	nop
 80019ee:	e7fd      	b.n	80019ec <BusFault_Handler+0x4>

080019f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019f0:	b480      	push	{r7}
 80019f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019f4:	bf00      	nop
 80019f6:	e7fd      	b.n	80019f4 <UsageFault_Handler+0x4>

080019f8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019f8:	b480      	push	{r7}
 80019fa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019fc:	bf00      	nop
 80019fe:	46bd      	mov	sp, r7
 8001a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a04:	4770      	bx	lr

08001a06 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a06:	b480      	push	{r7}
 8001a08:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a0a:	bf00      	nop
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a12:	4770      	bx	lr

08001a14 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a14:	b480      	push	{r7}
 8001a16:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a18:	bf00      	nop
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a20:	4770      	bx	lr

08001a22 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a22:	b580      	push	{r7, lr}
 8001a24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a26:	f000 f983 	bl	8001d30 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a2a:	bf00      	nop
 8001a2c:	bd80      	pop	{r7, pc}

08001a2e <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a2e:	b580      	push	{r7, lr}
 8001a30:	b086      	sub	sp, #24
 8001a32:	af00      	add	r7, sp, #0
 8001a34:	60f8      	str	r0, [r7, #12]
 8001a36:	60b9      	str	r1, [r7, #8]
 8001a38:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	617b      	str	r3, [r7, #20]
 8001a3e:	e00a      	b.n	8001a56 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a40:	f3af 8000 	nop.w
 8001a44:	4601      	mov	r1, r0
 8001a46:	68bb      	ldr	r3, [r7, #8]
 8001a48:	1c5a      	adds	r2, r3, #1
 8001a4a:	60ba      	str	r2, [r7, #8]
 8001a4c:	b2ca      	uxtb	r2, r1
 8001a4e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a50:	697b      	ldr	r3, [r7, #20]
 8001a52:	3301      	adds	r3, #1
 8001a54:	617b      	str	r3, [r7, #20]
 8001a56:	697a      	ldr	r2, [r7, #20]
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	429a      	cmp	r2, r3
 8001a5c:	dbf0      	blt.n	8001a40 <_read+0x12>
  }

  return len;
 8001a5e:	687b      	ldr	r3, [r7, #4]
}
 8001a60:	4618      	mov	r0, r3
 8001a62:	3718      	adds	r7, #24
 8001a64:	46bd      	mov	sp, r7
 8001a66:	bd80      	pop	{r7, pc}

08001a68 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	b083      	sub	sp, #12
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001a70:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001a74:	4618      	mov	r0, r3
 8001a76:	370c      	adds	r7, #12
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7e:	4770      	bx	lr

08001a80 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a80:	b480      	push	{r7}
 8001a82:	b083      	sub	sp, #12
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
 8001a88:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001a8a:	683b      	ldr	r3, [r7, #0]
 8001a8c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001a90:	605a      	str	r2, [r3, #4]
  return 0;
 8001a92:	2300      	movs	r3, #0
}
 8001a94:	4618      	mov	r0, r3
 8001a96:	370c      	adds	r7, #12
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9e:	4770      	bx	lr

08001aa0 <_isatty>:

int _isatty(int file)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	b083      	sub	sp, #12
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001aa8:	2301      	movs	r3, #1
}
 8001aaa:	4618      	mov	r0, r3
 8001aac:	370c      	adds	r7, #12
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab4:	4770      	bx	lr

08001ab6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001ab6:	b480      	push	{r7}
 8001ab8:	b085      	sub	sp, #20
 8001aba:	af00      	add	r7, sp, #0
 8001abc:	60f8      	str	r0, [r7, #12]
 8001abe:	60b9      	str	r1, [r7, #8]
 8001ac0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001ac2:	2300      	movs	r3, #0
}
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	3714      	adds	r7, #20
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ace:	4770      	bx	lr

08001ad0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b086      	sub	sp, #24
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ad8:	4a14      	ldr	r2, [pc, #80]	@ (8001b2c <_sbrk+0x5c>)
 8001ada:	4b15      	ldr	r3, [pc, #84]	@ (8001b30 <_sbrk+0x60>)
 8001adc:	1ad3      	subs	r3, r2, r3
 8001ade:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ae0:	697b      	ldr	r3, [r7, #20]
 8001ae2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ae4:	4b13      	ldr	r3, [pc, #76]	@ (8001b34 <_sbrk+0x64>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d102      	bne.n	8001af2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001aec:	4b11      	ldr	r3, [pc, #68]	@ (8001b34 <_sbrk+0x64>)
 8001aee:	4a12      	ldr	r2, [pc, #72]	@ (8001b38 <_sbrk+0x68>)
 8001af0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001af2:	4b10      	ldr	r3, [pc, #64]	@ (8001b34 <_sbrk+0x64>)
 8001af4:	681a      	ldr	r2, [r3, #0]
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	4413      	add	r3, r2
 8001afa:	693a      	ldr	r2, [r7, #16]
 8001afc:	429a      	cmp	r2, r3
 8001afe:	d207      	bcs.n	8001b10 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b00:	f002 fc6c 	bl	80043dc <__errno>
 8001b04:	4603      	mov	r3, r0
 8001b06:	220c      	movs	r2, #12
 8001b08:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b0a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001b0e:	e009      	b.n	8001b24 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b10:	4b08      	ldr	r3, [pc, #32]	@ (8001b34 <_sbrk+0x64>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b16:	4b07      	ldr	r3, [pc, #28]	@ (8001b34 <_sbrk+0x64>)
 8001b18:	681a      	ldr	r2, [r3, #0]
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	4413      	add	r3, r2
 8001b1e:	4a05      	ldr	r2, [pc, #20]	@ (8001b34 <_sbrk+0x64>)
 8001b20:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b22:	68fb      	ldr	r3, [r7, #12]
}
 8001b24:	4618      	mov	r0, r3
 8001b26:	3718      	adds	r7, #24
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bd80      	pop	{r7, pc}
 8001b2c:	20020000 	.word	0x20020000
 8001b30:	00000400 	.word	0x00000400
 8001b34:	20000268 	.word	0x20000268
 8001b38:	200003c0 	.word	0x200003c0

08001b3c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b40:	4b06      	ldr	r3, [pc, #24]	@ (8001b5c <SystemInit+0x20>)
 8001b42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b46:	4a05      	ldr	r2, [pc, #20]	@ (8001b5c <SystemInit+0x20>)
 8001b48:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001b4c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b50:	bf00      	nop
 8001b52:	46bd      	mov	sp, r7
 8001b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b58:	4770      	bx	lr
 8001b5a:	bf00      	nop
 8001b5c:	e000ed00 	.word	0xe000ed00

08001b60 <InitializeTimer>:
#include "virtual_timer.h"
#include <stdlib.h>
#include <string.h>

VirtualTimer InitializeTimer(uint32_t duration, callback cb) {
 8001b60:	b590      	push	{r4, r7, lr}
 8001b62:	b089      	sub	sp, #36	@ 0x24
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	60f8      	str	r0, [r7, #12]
 8001b68:	60b9      	str	r1, [r7, #8]
 8001b6a:	607a      	str	r2, [r7, #4]
    uint32_t start_time = HAL_GetTick();
 8001b6c:	f000 f8f4 	bl	8001d58 <HAL_GetTick>
 8001b70:	61f8      	str	r0, [r7, #28]
    VirtualTimer t = {start_time, duration, cb};
 8001b72:	69fb      	ldr	r3, [r7, #28]
 8001b74:	613b      	str	r3, [r7, #16]
 8001b76:	68bb      	ldr	r3, [r7, #8]
 8001b78:	617b      	str	r3, [r7, #20]
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	61bb      	str	r3, [r7, #24]
    return t;
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	461c      	mov	r4, r3
 8001b82:	f107 0310 	add.w	r3, r7, #16
 8001b86:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001b8a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8001b8e:	68f8      	ldr	r0, [r7, #12]
 8001b90:	3724      	adds	r7, #36	@ 0x24
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bd90      	pop	{r4, r7, pc}

08001b96 <InitializeTimerGroup>:

TimerGroup* InitializeTimerGroup(VirtualTimer tg[5]) {
 8001b96:	b580      	push	{r7, lr}
 8001b98:	b084      	sub	sp, #16
 8001b9a:	af00      	add	r7, sp, #0
 8001b9c:	6078      	str	r0, [r7, #4]
    TimerGroup *new_tg = (TimerGroup *) malloc(sizeof(TimerGroup));
 8001b9e:	203c      	movs	r0, #60	@ 0x3c
 8001ba0:	f002 fa1c 	bl	8003fdc <malloc>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	60fb      	str	r3, [r7, #12]
    memcpy(new_tg->tg, tg, sizeof(VirtualTimer) * 5);
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	223c      	movs	r2, #60	@ 0x3c
 8001bac:	6879      	ldr	r1, [r7, #4]
 8001bae:	4618      	mov	r0, r3
 8001bb0:	f002 fc41 	bl	8004436 <memcpy>

    return new_tg;
 8001bb4:	68fb      	ldr	r3, [r7, #12]
}
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	3710      	adds	r7, #16
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bd80      	pop	{r7, pc}

08001bbe <TickTimer>:

void TickTimer(TimerGroup* tg) {
 8001bbe:	b580      	push	{r7, lr}
 8001bc0:	b084      	sub	sp, #16
 8001bc2:	af00      	add	r7, sp, #0
 8001bc4:	6078      	str	r0, [r7, #4]
    uint32_t curr_time = HAL_GetTick();
 8001bc6:	f000 f8c7 	bl	8001d58 <HAL_GetTick>
 8001bca:	60b8      	str	r0, [r7, #8]

    for (int i = 0; i < 5; i++) {
 8001bcc:	2300      	movs	r3, #0
 8001bce:	60fb      	str	r3, [r7, #12]
 8001bd0:	e02a      	b.n	8001c28 <TickTimer+0x6a>
        if (curr_time - tg->tg[i].start_time > tg->tg[i].duration) {
 8001bd2:	6879      	ldr	r1, [r7, #4]
 8001bd4:	68fa      	ldr	r2, [r7, #12]
 8001bd6:	4613      	mov	r3, r2
 8001bd8:	005b      	lsls	r3, r3, #1
 8001bda:	4413      	add	r3, r2
 8001bdc:	009b      	lsls	r3, r3, #2
 8001bde:	440b      	add	r3, r1
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	68ba      	ldr	r2, [r7, #8]
 8001be4:	1ad1      	subs	r1, r2, r3
 8001be6:	6878      	ldr	r0, [r7, #4]
 8001be8:	68fa      	ldr	r2, [r7, #12]
 8001bea:	4613      	mov	r3, r2
 8001bec:	005b      	lsls	r3, r3, #1
 8001bee:	4413      	add	r3, r2
 8001bf0:	009b      	lsls	r3, r3, #2
 8001bf2:	4403      	add	r3, r0
 8001bf4:	3304      	adds	r3, #4
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	4299      	cmp	r1, r3
 8001bfa:	d912      	bls.n	8001c22 <TickTimer+0x64>
            tg->tg[i].cb();
 8001bfc:	6879      	ldr	r1, [r7, #4]
 8001bfe:	68fa      	ldr	r2, [r7, #12]
 8001c00:	4613      	mov	r3, r2
 8001c02:	005b      	lsls	r3, r3, #1
 8001c04:	4413      	add	r3, r2
 8001c06:	009b      	lsls	r3, r3, #2
 8001c08:	440b      	add	r3, r1
 8001c0a:	3308      	adds	r3, #8
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	4798      	blx	r3
            tg->tg[i].start_time = curr_time;
 8001c10:	6879      	ldr	r1, [r7, #4]
 8001c12:	68fa      	ldr	r2, [r7, #12]
 8001c14:	4613      	mov	r3, r2
 8001c16:	005b      	lsls	r3, r3, #1
 8001c18:	4413      	add	r3, r2
 8001c1a:	009b      	lsls	r3, r3, #2
 8001c1c:	440b      	add	r3, r1
 8001c1e:	68ba      	ldr	r2, [r7, #8]
 8001c20:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < 5; i++) {
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	3301      	adds	r3, #1
 8001c26:	60fb      	str	r3, [r7, #12]
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	2b04      	cmp	r3, #4
 8001c2c:	ddd1      	ble.n	8001bd2 <TickTimer+0x14>
        }
    }
 8001c2e:	bf00      	nop
 8001c30:	bf00      	nop
 8001c32:	3710      	adds	r7, #16
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bd80      	pop	{r7, pc}

08001c38 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001c38:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001c70 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001c3c:	f7ff ff7e 	bl	8001b3c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001c40:	480c      	ldr	r0, [pc, #48]	@ (8001c74 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001c42:	490d      	ldr	r1, [pc, #52]	@ (8001c78 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001c44:	4a0d      	ldr	r2, [pc, #52]	@ (8001c7c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001c46:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c48:	e002      	b.n	8001c50 <LoopCopyDataInit>

08001c4a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c4a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c4c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c4e:	3304      	adds	r3, #4

08001c50 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c50:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c52:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c54:	d3f9      	bcc.n	8001c4a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c56:	4a0a      	ldr	r2, [pc, #40]	@ (8001c80 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001c58:	4c0a      	ldr	r4, [pc, #40]	@ (8001c84 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001c5a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c5c:	e001      	b.n	8001c62 <LoopFillZerobss>

08001c5e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c5e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c60:	3204      	adds	r2, #4

08001c62 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c62:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c64:	d3fb      	bcc.n	8001c5e <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8001c66:	f002 fbbf 	bl	80043e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c6a:	f7ff fb51 	bl	8001310 <main>
  bx  lr    
 8001c6e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001c70:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001c74:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c78:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001c7c:	08005084 	.word	0x08005084
  ldr r2, =_sbss
 8001c80:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001c84:	200003bc 	.word	0x200003bc

08001c88 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c88:	e7fe      	b.n	8001c88 <ADC_IRQHandler>
	...

08001c8c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001c90:	4b0e      	ldr	r3, [pc, #56]	@ (8001ccc <HAL_Init+0x40>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	4a0d      	ldr	r2, [pc, #52]	@ (8001ccc <HAL_Init+0x40>)
 8001c96:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001c9a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001c9c:	4b0b      	ldr	r3, [pc, #44]	@ (8001ccc <HAL_Init+0x40>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	4a0a      	ldr	r2, [pc, #40]	@ (8001ccc <HAL_Init+0x40>)
 8001ca2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001ca6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ca8:	4b08      	ldr	r3, [pc, #32]	@ (8001ccc <HAL_Init+0x40>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	4a07      	ldr	r2, [pc, #28]	@ (8001ccc <HAL_Init+0x40>)
 8001cae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001cb2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001cb4:	2003      	movs	r0, #3
 8001cb6:	f000 feb9 	bl	8002a2c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001cba:	200f      	movs	r0, #15
 8001cbc:	f000 f808 	bl	8001cd0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001cc0:	f7ff fd42 	bl	8001748 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001cc4:	2300      	movs	r3, #0
}
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	bd80      	pop	{r7, pc}
 8001cca:	bf00      	nop
 8001ccc:	40023c00 	.word	0x40023c00

08001cd0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b082      	sub	sp, #8
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001cd8:	4b12      	ldr	r3, [pc, #72]	@ (8001d24 <HAL_InitTick+0x54>)
 8001cda:	681a      	ldr	r2, [r3, #0]
 8001cdc:	4b12      	ldr	r3, [pc, #72]	@ (8001d28 <HAL_InitTick+0x58>)
 8001cde:	781b      	ldrb	r3, [r3, #0]
 8001ce0:	4619      	mov	r1, r3
 8001ce2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001ce6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001cea:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cee:	4618      	mov	r0, r3
 8001cf0:	f000 fec3 	bl	8002a7a <HAL_SYSTICK_Config>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d001      	beq.n	8001cfe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	e00e      	b.n	8001d1c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	2b0f      	cmp	r3, #15
 8001d02:	d80a      	bhi.n	8001d1a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d04:	2200      	movs	r2, #0
 8001d06:	6879      	ldr	r1, [r7, #4]
 8001d08:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001d0c:	f000 fe99 	bl	8002a42 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d10:	4a06      	ldr	r2, [pc, #24]	@ (8001d2c <HAL_InitTick+0x5c>)
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d16:	2300      	movs	r3, #0
 8001d18:	e000      	b.n	8001d1c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001d1a:	2301      	movs	r3, #1
}
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	3708      	adds	r7, #8
 8001d20:	46bd      	mov	sp, r7
 8001d22:	bd80      	pop	{r7, pc}
 8001d24:	20000000 	.word	0x20000000
 8001d28:	20000008 	.word	0x20000008
 8001d2c:	20000004 	.word	0x20000004

08001d30 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d30:	b480      	push	{r7}
 8001d32:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d34:	4b06      	ldr	r3, [pc, #24]	@ (8001d50 <HAL_IncTick+0x20>)
 8001d36:	781b      	ldrb	r3, [r3, #0]
 8001d38:	461a      	mov	r2, r3
 8001d3a:	4b06      	ldr	r3, [pc, #24]	@ (8001d54 <HAL_IncTick+0x24>)
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	4413      	add	r3, r2
 8001d40:	4a04      	ldr	r2, [pc, #16]	@ (8001d54 <HAL_IncTick+0x24>)
 8001d42:	6013      	str	r3, [r2, #0]
}
 8001d44:	bf00      	nop
 8001d46:	46bd      	mov	sp, r7
 8001d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4c:	4770      	bx	lr
 8001d4e:	bf00      	nop
 8001d50:	20000008 	.word	0x20000008
 8001d54:	2000026c 	.word	0x2000026c

08001d58 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	af00      	add	r7, sp, #0
  return uwTick;
 8001d5c:	4b03      	ldr	r3, [pc, #12]	@ (8001d6c <HAL_GetTick+0x14>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
}
 8001d60:	4618      	mov	r0, r3
 8001d62:	46bd      	mov	sp, r7
 8001d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d68:	4770      	bx	lr
 8001d6a:	bf00      	nop
 8001d6c:	2000026c 	.word	0x2000026c

08001d70 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b084      	sub	sp, #16
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d78:	2300      	movs	r3, #0
 8001d7a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d101      	bne.n	8001d86 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001d82:	2301      	movs	r3, #1
 8001d84:	e033      	b.n	8001dee <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d109      	bne.n	8001da2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001d8e:	6878      	ldr	r0, [r7, #4]
 8001d90:	f7ff fd02 	bl	8001798 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	2200      	movs	r2, #0
 8001d98:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001da6:	f003 0310 	and.w	r3, r3, #16
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d118      	bne.n	8001de0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001db2:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001db6:	f023 0302 	bic.w	r3, r3, #2
 8001dba:	f043 0202 	orr.w	r2, r3, #2
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001dc2:	6878      	ldr	r0, [r7, #4]
 8001dc4:	f000 f93a 	bl	800203c <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	2200      	movs	r2, #0
 8001dcc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dd2:	f023 0303 	bic.w	r3, r3, #3
 8001dd6:	f043 0201 	orr.w	r2, r3, #1
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	641a      	str	r2, [r3, #64]	@ 0x40
 8001dde:	e001      	b.n	8001de4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001de0:	2301      	movs	r3, #1
 8001de2:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	2200      	movs	r2, #0
 8001de8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001dec:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dee:	4618      	mov	r0, r3
 8001df0:	3710      	adds	r7, #16
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bd80      	pop	{r7, pc}
	...

08001df8 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	b085      	sub	sp, #20
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
 8001e00:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001e02:	2300      	movs	r3, #0
 8001e04:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001e0c:	2b01      	cmp	r3, #1
 8001e0e:	d101      	bne.n	8001e14 <HAL_ADC_ConfigChannel+0x1c>
 8001e10:	2302      	movs	r3, #2
 8001e12:	e105      	b.n	8002020 <HAL_ADC_ConfigChannel+0x228>
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	2201      	movs	r2, #1
 8001e18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001e1c:	683b      	ldr	r3, [r7, #0]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	2b09      	cmp	r3, #9
 8001e22:	d925      	bls.n	8001e70 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	68d9      	ldr	r1, [r3, #12]
 8001e2a:	683b      	ldr	r3, [r7, #0]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	b29b      	uxth	r3, r3
 8001e30:	461a      	mov	r2, r3
 8001e32:	4613      	mov	r3, r2
 8001e34:	005b      	lsls	r3, r3, #1
 8001e36:	4413      	add	r3, r2
 8001e38:	3b1e      	subs	r3, #30
 8001e3a:	2207      	movs	r2, #7
 8001e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e40:	43da      	mvns	r2, r3
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	400a      	ands	r2, r1
 8001e48:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	68d9      	ldr	r1, [r3, #12]
 8001e50:	683b      	ldr	r3, [r7, #0]
 8001e52:	689a      	ldr	r2, [r3, #8]
 8001e54:	683b      	ldr	r3, [r7, #0]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	b29b      	uxth	r3, r3
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	005b      	lsls	r3, r3, #1
 8001e60:	4403      	add	r3, r0
 8001e62:	3b1e      	subs	r3, #30
 8001e64:	409a      	lsls	r2, r3
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	430a      	orrs	r2, r1
 8001e6c:	60da      	str	r2, [r3, #12]
 8001e6e:	e022      	b.n	8001eb6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	6919      	ldr	r1, [r3, #16]
 8001e76:	683b      	ldr	r3, [r7, #0]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	b29b      	uxth	r3, r3
 8001e7c:	461a      	mov	r2, r3
 8001e7e:	4613      	mov	r3, r2
 8001e80:	005b      	lsls	r3, r3, #1
 8001e82:	4413      	add	r3, r2
 8001e84:	2207      	movs	r2, #7
 8001e86:	fa02 f303 	lsl.w	r3, r2, r3
 8001e8a:	43da      	mvns	r2, r3
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	400a      	ands	r2, r1
 8001e92:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	6919      	ldr	r1, [r3, #16]
 8001e9a:	683b      	ldr	r3, [r7, #0]
 8001e9c:	689a      	ldr	r2, [r3, #8]
 8001e9e:	683b      	ldr	r3, [r7, #0]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	b29b      	uxth	r3, r3
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	005b      	lsls	r3, r3, #1
 8001eaa:	4403      	add	r3, r0
 8001eac:	409a      	lsls	r2, r3
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	430a      	orrs	r2, r1
 8001eb4:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001eb6:	683b      	ldr	r3, [r7, #0]
 8001eb8:	685b      	ldr	r3, [r3, #4]
 8001eba:	2b06      	cmp	r3, #6
 8001ebc:	d824      	bhi.n	8001f08 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001ec4:	683b      	ldr	r3, [r7, #0]
 8001ec6:	685a      	ldr	r2, [r3, #4]
 8001ec8:	4613      	mov	r3, r2
 8001eca:	009b      	lsls	r3, r3, #2
 8001ecc:	4413      	add	r3, r2
 8001ece:	3b05      	subs	r3, #5
 8001ed0:	221f      	movs	r2, #31
 8001ed2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed6:	43da      	mvns	r2, r3
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	400a      	ands	r2, r1
 8001ede:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001ee6:	683b      	ldr	r3, [r7, #0]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	b29b      	uxth	r3, r3
 8001eec:	4618      	mov	r0, r3
 8001eee:	683b      	ldr	r3, [r7, #0]
 8001ef0:	685a      	ldr	r2, [r3, #4]
 8001ef2:	4613      	mov	r3, r2
 8001ef4:	009b      	lsls	r3, r3, #2
 8001ef6:	4413      	add	r3, r2
 8001ef8:	3b05      	subs	r3, #5
 8001efa:	fa00 f203 	lsl.w	r2, r0, r3
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	430a      	orrs	r2, r1
 8001f04:	635a      	str	r2, [r3, #52]	@ 0x34
 8001f06:	e04c      	b.n	8001fa2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001f08:	683b      	ldr	r3, [r7, #0]
 8001f0a:	685b      	ldr	r3, [r3, #4]
 8001f0c:	2b0c      	cmp	r3, #12
 8001f0e:	d824      	bhi.n	8001f5a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001f16:	683b      	ldr	r3, [r7, #0]
 8001f18:	685a      	ldr	r2, [r3, #4]
 8001f1a:	4613      	mov	r3, r2
 8001f1c:	009b      	lsls	r3, r3, #2
 8001f1e:	4413      	add	r3, r2
 8001f20:	3b23      	subs	r3, #35	@ 0x23
 8001f22:	221f      	movs	r2, #31
 8001f24:	fa02 f303 	lsl.w	r3, r2, r3
 8001f28:	43da      	mvns	r2, r3
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	400a      	ands	r2, r1
 8001f30:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	b29b      	uxth	r3, r3
 8001f3e:	4618      	mov	r0, r3
 8001f40:	683b      	ldr	r3, [r7, #0]
 8001f42:	685a      	ldr	r2, [r3, #4]
 8001f44:	4613      	mov	r3, r2
 8001f46:	009b      	lsls	r3, r3, #2
 8001f48:	4413      	add	r3, r2
 8001f4a:	3b23      	subs	r3, #35	@ 0x23
 8001f4c:	fa00 f203 	lsl.w	r2, r0, r3
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	430a      	orrs	r2, r1
 8001f56:	631a      	str	r2, [r3, #48]	@ 0x30
 8001f58:	e023      	b.n	8001fa2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	685a      	ldr	r2, [r3, #4]
 8001f64:	4613      	mov	r3, r2
 8001f66:	009b      	lsls	r3, r3, #2
 8001f68:	4413      	add	r3, r2
 8001f6a:	3b41      	subs	r3, #65	@ 0x41
 8001f6c:	221f      	movs	r2, #31
 8001f6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f72:	43da      	mvns	r2, r3
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	400a      	ands	r2, r1
 8001f7a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	b29b      	uxth	r3, r3
 8001f88:	4618      	mov	r0, r3
 8001f8a:	683b      	ldr	r3, [r7, #0]
 8001f8c:	685a      	ldr	r2, [r3, #4]
 8001f8e:	4613      	mov	r3, r2
 8001f90:	009b      	lsls	r3, r3, #2
 8001f92:	4413      	add	r3, r2
 8001f94:	3b41      	subs	r3, #65	@ 0x41
 8001f96:	fa00 f203 	lsl.w	r2, r0, r3
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	430a      	orrs	r2, r1
 8001fa0:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001fa2:	4b22      	ldr	r3, [pc, #136]	@ (800202c <HAL_ADC_ConfigChannel+0x234>)
 8001fa4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	4a21      	ldr	r2, [pc, #132]	@ (8002030 <HAL_ADC_ConfigChannel+0x238>)
 8001fac:	4293      	cmp	r3, r2
 8001fae:	d109      	bne.n	8001fc4 <HAL_ADC_ConfigChannel+0x1cc>
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	2b12      	cmp	r3, #18
 8001fb6:	d105      	bne.n	8001fc4 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	685b      	ldr	r3, [r3, #4]
 8001fbc:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	4a19      	ldr	r2, [pc, #100]	@ (8002030 <HAL_ADC_ConfigChannel+0x238>)
 8001fca:	4293      	cmp	r3, r2
 8001fcc:	d123      	bne.n	8002016 <HAL_ADC_ConfigChannel+0x21e>
 8001fce:	683b      	ldr	r3, [r7, #0]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	2b10      	cmp	r3, #16
 8001fd4:	d003      	beq.n	8001fde <HAL_ADC_ConfigChannel+0x1e6>
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	2b11      	cmp	r3, #17
 8001fdc:	d11b      	bne.n	8002016 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	685b      	ldr	r3, [r3, #4]
 8001fe2:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001fea:	683b      	ldr	r3, [r7, #0]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	2b10      	cmp	r3, #16
 8001ff0:	d111      	bne.n	8002016 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001ff2:	4b10      	ldr	r3, [pc, #64]	@ (8002034 <HAL_ADC_ConfigChannel+0x23c>)
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	4a10      	ldr	r2, [pc, #64]	@ (8002038 <HAL_ADC_ConfigChannel+0x240>)
 8001ff8:	fba2 2303 	umull	r2, r3, r2, r3
 8001ffc:	0c9a      	lsrs	r2, r3, #18
 8001ffe:	4613      	mov	r3, r2
 8002000:	009b      	lsls	r3, r3, #2
 8002002:	4413      	add	r3, r2
 8002004:	005b      	lsls	r3, r3, #1
 8002006:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002008:	e002      	b.n	8002010 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800200a:	68bb      	ldr	r3, [r7, #8]
 800200c:	3b01      	subs	r3, #1
 800200e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002010:	68bb      	ldr	r3, [r7, #8]
 8002012:	2b00      	cmp	r3, #0
 8002014:	d1f9      	bne.n	800200a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	2200      	movs	r2, #0
 800201a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800201e:	2300      	movs	r3, #0
}
 8002020:	4618      	mov	r0, r3
 8002022:	3714      	adds	r7, #20
 8002024:	46bd      	mov	sp, r7
 8002026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202a:	4770      	bx	lr
 800202c:	40012300 	.word	0x40012300
 8002030:	40012000 	.word	0x40012000
 8002034:	20000000 	.word	0x20000000
 8002038:	431bde83 	.word	0x431bde83

0800203c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 800203c:	b480      	push	{r7}
 800203e:	b085      	sub	sp, #20
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002044:	4b79      	ldr	r3, [pc, #484]	@ (800222c <ADC_Init+0x1f0>)
 8002046:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	685b      	ldr	r3, [r3, #4]
 800204c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	685a      	ldr	r2, [r3, #4]
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	685b      	ldr	r3, [r3, #4]
 800205c:	431a      	orrs	r2, r3
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	685a      	ldr	r2, [r3, #4]
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002070:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	6859      	ldr	r1, [r3, #4]
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	691b      	ldr	r3, [r3, #16]
 800207c:	021a      	lsls	r2, r3, #8
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	430a      	orrs	r2, r1
 8002084:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	685a      	ldr	r2, [r3, #4]
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002094:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	6859      	ldr	r1, [r3, #4]
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	689a      	ldr	r2, [r3, #8]
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	430a      	orrs	r2, r1
 80020a6:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	689a      	ldr	r2, [r3, #8]
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80020b6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	6899      	ldr	r1, [r3, #8]
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	68da      	ldr	r2, [r3, #12]
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	430a      	orrs	r2, r1
 80020c8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020ce:	4a58      	ldr	r2, [pc, #352]	@ (8002230 <ADC_Init+0x1f4>)
 80020d0:	4293      	cmp	r3, r2
 80020d2:	d022      	beq.n	800211a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	689a      	ldr	r2, [r3, #8]
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80020e2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	6899      	ldr	r1, [r3, #8]
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	430a      	orrs	r2, r1
 80020f4:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	689a      	ldr	r2, [r3, #8]
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002104:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	6899      	ldr	r1, [r3, #8]
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	430a      	orrs	r2, r1
 8002116:	609a      	str	r2, [r3, #8]
 8002118:	e00f      	b.n	800213a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	689a      	ldr	r2, [r3, #8]
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002128:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	689a      	ldr	r2, [r3, #8]
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002138:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	689a      	ldr	r2, [r3, #8]
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f022 0202 	bic.w	r2, r2, #2
 8002148:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	6899      	ldr	r1, [r3, #8]
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	7e1b      	ldrb	r3, [r3, #24]
 8002154:	005a      	lsls	r2, r3, #1
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	430a      	orrs	r2, r1
 800215c:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002164:	2b00      	cmp	r3, #0
 8002166:	d01b      	beq.n	80021a0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	685a      	ldr	r2, [r3, #4]
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002176:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	685a      	ldr	r2, [r3, #4]
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002186:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	6859      	ldr	r1, [r3, #4]
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002192:	3b01      	subs	r3, #1
 8002194:	035a      	lsls	r2, r3, #13
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	430a      	orrs	r2, r1
 800219c:	605a      	str	r2, [r3, #4]
 800219e:	e007      	b.n	80021b0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	685a      	ldr	r2, [r3, #4]
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80021ae:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80021be:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	69db      	ldr	r3, [r3, #28]
 80021ca:	3b01      	subs	r3, #1
 80021cc:	051a      	lsls	r2, r3, #20
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	430a      	orrs	r2, r1
 80021d4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	689a      	ldr	r2, [r3, #8]
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80021e4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	6899      	ldr	r1, [r3, #8]
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80021f2:	025a      	lsls	r2, r3, #9
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	430a      	orrs	r2, r1
 80021fa:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	689a      	ldr	r2, [r3, #8]
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800220a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	6899      	ldr	r1, [r3, #8]
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	695b      	ldr	r3, [r3, #20]
 8002216:	029a      	lsls	r2, r3, #10
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	430a      	orrs	r2, r1
 800221e:	609a      	str	r2, [r3, #8]
}
 8002220:	bf00      	nop
 8002222:	3714      	adds	r7, #20
 8002224:	46bd      	mov	sp, r7
 8002226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222a:	4770      	bx	lr
 800222c:	40012300 	.word	0x40012300
 8002230:	0f000001 	.word	0x0f000001

08002234 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b084      	sub	sp, #16
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	2b00      	cmp	r3, #0
 8002240:	d101      	bne.n	8002246 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002242:	2301      	movs	r3, #1
 8002244:	e0ed      	b.n	8002422 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	f893 3020 	ldrb.w	r3, [r3, #32]
 800224c:	b2db      	uxtb	r3, r3
 800224e:	2b00      	cmp	r3, #0
 8002250:	d102      	bne.n	8002258 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002252:	6878      	ldr	r0, [r7, #4]
 8002254:	f7ff fae4 	bl	8001820 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	681a      	ldr	r2, [r3, #0]
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f042 0201 	orr.w	r2, r2, #1
 8002266:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002268:	f7ff fd76 	bl	8001d58 <HAL_GetTick>
 800226c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800226e:	e012      	b.n	8002296 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002270:	f7ff fd72 	bl	8001d58 <HAL_GetTick>
 8002274:	4602      	mov	r2, r0
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	1ad3      	subs	r3, r2, r3
 800227a:	2b0a      	cmp	r3, #10
 800227c:	d90b      	bls.n	8002296 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002282:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	2205      	movs	r2, #5
 800228e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002292:	2301      	movs	r3, #1
 8002294:	e0c5      	b.n	8002422 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	685b      	ldr	r3, [r3, #4]
 800229c:	f003 0301 	and.w	r3, r3, #1
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d0e5      	beq.n	8002270 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	681a      	ldr	r2, [r3, #0]
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f022 0202 	bic.w	r2, r2, #2
 80022b2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80022b4:	f7ff fd50 	bl	8001d58 <HAL_GetTick>
 80022b8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80022ba:	e012      	b.n	80022e2 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80022bc:	f7ff fd4c 	bl	8001d58 <HAL_GetTick>
 80022c0:	4602      	mov	r2, r0
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	1ad3      	subs	r3, r2, r3
 80022c6:	2b0a      	cmp	r3, #10
 80022c8:	d90b      	bls.n	80022e2 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022ce:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	2205      	movs	r2, #5
 80022da:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80022de:	2301      	movs	r3, #1
 80022e0:	e09f      	b.n	8002422 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	685b      	ldr	r3, [r3, #4]
 80022e8:	f003 0302 	and.w	r3, r3, #2
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d1e5      	bne.n	80022bc <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	7e1b      	ldrb	r3, [r3, #24]
 80022f4:	2b01      	cmp	r3, #1
 80022f6:	d108      	bne.n	800230a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	681a      	ldr	r2, [r3, #0]
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002306:	601a      	str	r2, [r3, #0]
 8002308:	e007      	b.n	800231a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	681a      	ldr	r2, [r3, #0]
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002318:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	7e5b      	ldrb	r3, [r3, #25]
 800231e:	2b01      	cmp	r3, #1
 8002320:	d108      	bne.n	8002334 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	681a      	ldr	r2, [r3, #0]
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002330:	601a      	str	r2, [r3, #0]
 8002332:	e007      	b.n	8002344 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	681a      	ldr	r2, [r3, #0]
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002342:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	7e9b      	ldrb	r3, [r3, #26]
 8002348:	2b01      	cmp	r3, #1
 800234a:	d108      	bne.n	800235e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	681a      	ldr	r2, [r3, #0]
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f042 0220 	orr.w	r2, r2, #32
 800235a:	601a      	str	r2, [r3, #0]
 800235c:	e007      	b.n	800236e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	681a      	ldr	r2, [r3, #0]
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f022 0220 	bic.w	r2, r2, #32
 800236c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	7edb      	ldrb	r3, [r3, #27]
 8002372:	2b01      	cmp	r3, #1
 8002374:	d108      	bne.n	8002388 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	681a      	ldr	r2, [r3, #0]
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	f022 0210 	bic.w	r2, r2, #16
 8002384:	601a      	str	r2, [r3, #0]
 8002386:	e007      	b.n	8002398 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	681a      	ldr	r2, [r3, #0]
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f042 0210 	orr.w	r2, r2, #16
 8002396:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	7f1b      	ldrb	r3, [r3, #28]
 800239c:	2b01      	cmp	r3, #1
 800239e:	d108      	bne.n	80023b2 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	681a      	ldr	r2, [r3, #0]
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f042 0208 	orr.w	r2, r2, #8
 80023ae:	601a      	str	r2, [r3, #0]
 80023b0:	e007      	b.n	80023c2 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	681a      	ldr	r2, [r3, #0]
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f022 0208 	bic.w	r2, r2, #8
 80023c0:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	7f5b      	ldrb	r3, [r3, #29]
 80023c6:	2b01      	cmp	r3, #1
 80023c8:	d108      	bne.n	80023dc <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	681a      	ldr	r2, [r3, #0]
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f042 0204 	orr.w	r2, r2, #4
 80023d8:	601a      	str	r2, [r3, #0]
 80023da:	e007      	b.n	80023ec <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	681a      	ldr	r2, [r3, #0]
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f022 0204 	bic.w	r2, r2, #4
 80023ea:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	689a      	ldr	r2, [r3, #8]
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	68db      	ldr	r3, [r3, #12]
 80023f4:	431a      	orrs	r2, r3
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	691b      	ldr	r3, [r3, #16]
 80023fa:	431a      	orrs	r2, r3
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	695b      	ldr	r3, [r3, #20]
 8002400:	ea42 0103 	orr.w	r1, r2, r3
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	685b      	ldr	r3, [r3, #4]
 8002408:	1e5a      	subs	r2, r3, #1
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	430a      	orrs	r2, r1
 8002410:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	2200      	movs	r2, #0
 8002416:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	2201      	movs	r2, #1
 800241c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002420:	2300      	movs	r3, #0
}
 8002422:	4618      	mov	r0, r3
 8002424:	3710      	adds	r7, #16
 8002426:	46bd      	mov	sp, r7
 8002428:	bd80      	pop	{r7, pc}
	...

0800242c <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 800242c:	b480      	push	{r7}
 800242e:	b087      	sub	sp, #28
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
 8002434:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	f893 3020 	ldrb.w	r3, [r3, #32]
 800243c:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_CAN_STATE_READY) ||
 800243e:	7dfb      	ldrb	r3, [r7, #23]
 8002440:	2b01      	cmp	r3, #1
 8002442:	d003      	beq.n	800244c <HAL_CAN_ConfigFilter+0x20>
 8002444:	7dfb      	ldrb	r3, [r7, #23]
 8002446:	2b02      	cmp	r3, #2
 8002448:	f040 80be 	bne.w	80025c8 <HAL_CAN_ConfigFilter+0x19c>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 800244c:	4b65      	ldr	r3, [pc, #404]	@ (80025e4 <HAL_CAN_ConfigFilter+0x1b8>)
 800244e:	613b      	str	r3, [r7, #16]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002450:	693b      	ldr	r3, [r7, #16]
 8002452:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002456:	f043 0201 	orr.w	r2, r3, #1
 800245a:	693b      	ldr	r3, [r7, #16]
 800245c:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8002460:	693b      	ldr	r3, [r7, #16]
 8002462:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002466:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 800246a:	693b      	ldr	r3, [r7, #16]
 800246c:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8002470:	693b      	ldr	r3, [r7, #16]
 8002472:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800247a:	021b      	lsls	r3, r3, #8
 800247c:	431a      	orrs	r2, r3
 800247e:	693b      	ldr	r3, [r7, #16]
 8002480:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	695b      	ldr	r3, [r3, #20]
 8002488:	f003 031f 	and.w	r3, r3, #31
 800248c:	2201      	movs	r2, #1
 800248e:	fa02 f303 	lsl.w	r3, r2, r3
 8002492:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002494:	693b      	ldr	r3, [r7, #16]
 8002496:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	43db      	mvns	r3, r3
 800249e:	401a      	ands	r2, r3
 80024a0:	693b      	ldr	r3, [r7, #16]
 80024a2:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80024a6:	683b      	ldr	r3, [r7, #0]
 80024a8:	69db      	ldr	r3, [r3, #28]
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d123      	bne.n	80024f6 <HAL_CAN_ConfigFilter+0xca>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80024ae:	693b      	ldr	r3, [r7, #16]
 80024b0:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	43db      	mvns	r3, r3
 80024b8:	401a      	ands	r2, r3
 80024ba:	693b      	ldr	r3, [r7, #16]
 80024bc:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	68db      	ldr	r3, [r3, #12]
 80024c4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	685b      	ldr	r3, [r3, #4]
 80024ca:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80024cc:	683a      	ldr	r2, [r7, #0]
 80024ce:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80024d0:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80024d2:	693b      	ldr	r3, [r7, #16]
 80024d4:	3248      	adds	r2, #72	@ 0x48
 80024d6:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	689b      	ldr	r3, [r3, #8]
 80024de:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80024e6:	683b      	ldr	r3, [r7, #0]
 80024e8:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80024ea:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80024ec:	6939      	ldr	r1, [r7, #16]
 80024ee:	3348      	adds	r3, #72	@ 0x48
 80024f0:	00db      	lsls	r3, r3, #3
 80024f2:	440b      	add	r3, r1
 80024f4:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	69db      	ldr	r3, [r3, #28]
 80024fa:	2b01      	cmp	r3, #1
 80024fc:	d122      	bne.n	8002544 <HAL_CAN_ConfigFilter+0x118>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80024fe:	693b      	ldr	r3, [r7, #16]
 8002500:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	431a      	orrs	r2, r3
 8002508:	693b      	ldr	r3, [r7, #16]
 800250a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	685b      	ldr	r3, [r3, #4]
 8002518:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800251a:	683a      	ldr	r2, [r7, #0]
 800251c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800251e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002520:	693b      	ldr	r3, [r7, #16]
 8002522:	3248      	adds	r2, #72	@ 0x48
 8002524:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	689b      	ldr	r3, [r3, #8]
 800252c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	68db      	ldr	r3, [r3, #12]
 8002532:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002538:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800253a:	6939      	ldr	r1, [r7, #16]
 800253c:	3348      	adds	r3, #72	@ 0x48
 800253e:	00db      	lsls	r3, r3, #3
 8002540:	440b      	add	r3, r1
 8002542:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	699b      	ldr	r3, [r3, #24]
 8002548:	2b00      	cmp	r3, #0
 800254a:	d109      	bne.n	8002560 <HAL_CAN_ConfigFilter+0x134>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800254c:	693b      	ldr	r3, [r7, #16]
 800254e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	43db      	mvns	r3, r3
 8002556:	401a      	ands	r2, r3
 8002558:	693b      	ldr	r3, [r7, #16]
 800255a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 800255e:	e007      	b.n	8002570 <HAL_CAN_ConfigFilter+0x144>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002560:	693b      	ldr	r3, [r7, #16]
 8002562:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	431a      	orrs	r2, r3
 800256a:	693b      	ldr	r3, [r7, #16]
 800256c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002570:	683b      	ldr	r3, [r7, #0]
 8002572:	691b      	ldr	r3, [r3, #16]
 8002574:	2b00      	cmp	r3, #0
 8002576:	d109      	bne.n	800258c <HAL_CAN_ConfigFilter+0x160>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8002578:	693b      	ldr	r3, [r7, #16]
 800257a:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	43db      	mvns	r3, r3
 8002582:	401a      	ands	r2, r3
 8002584:	693b      	ldr	r3, [r7, #16]
 8002586:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 800258a:	e007      	b.n	800259c <HAL_CAN_ConfigFilter+0x170>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800258c:	693b      	ldr	r3, [r7, #16]
 800258e:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	431a      	orrs	r2, r3
 8002596:	693b      	ldr	r3, [r7, #16]
 8002598:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	6a1b      	ldr	r3, [r3, #32]
 80025a0:	2b01      	cmp	r3, #1
 80025a2:	d107      	bne.n	80025b4 <HAL_CAN_ConfigFilter+0x188>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80025a4:	693b      	ldr	r3, [r7, #16]
 80025a6:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	431a      	orrs	r2, r3
 80025ae:	693b      	ldr	r3, [r7, #16]
 80025b0:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80025b4:	693b      	ldr	r3, [r7, #16]
 80025b6:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80025ba:	f023 0201 	bic.w	r2, r3, #1
 80025be:	693b      	ldr	r3, [r7, #16]
 80025c0:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 80025c4:	2300      	movs	r3, #0
 80025c6:	e006      	b.n	80025d6 <HAL_CAN_ConfigFilter+0x1aa>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025cc:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80025d4:	2301      	movs	r3, #1
  }
}
 80025d6:	4618      	mov	r0, r3
 80025d8:	371c      	adds	r7, #28
 80025da:	46bd      	mov	sp, r7
 80025dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e0:	4770      	bx	lr
 80025e2:	bf00      	nop
 80025e4:	40006400 	.word	0x40006400

080025e8 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b084      	sub	sp, #16
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80025f6:	b2db      	uxtb	r3, r3
 80025f8:	2b01      	cmp	r3, #1
 80025fa:	d12e      	bne.n	800265a <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2202      	movs	r2, #2
 8002600:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	681a      	ldr	r2, [r3, #0]
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f022 0201 	bic.w	r2, r2, #1
 8002612:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002614:	f7ff fba0 	bl	8001d58 <HAL_GetTick>
 8002618:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800261a:	e012      	b.n	8002642 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800261c:	f7ff fb9c 	bl	8001d58 <HAL_GetTick>
 8002620:	4602      	mov	r2, r0
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	1ad3      	subs	r3, r2, r3
 8002626:	2b0a      	cmp	r3, #10
 8002628:	d90b      	bls.n	8002642 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800262e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	2205      	movs	r2, #5
 800263a:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800263e:	2301      	movs	r3, #1
 8002640:	e012      	b.n	8002668 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	685b      	ldr	r3, [r3, #4]
 8002648:	f003 0301 	and.w	r3, r3, #1
 800264c:	2b00      	cmp	r3, #0
 800264e:	d1e5      	bne.n	800261c <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2200      	movs	r2, #0
 8002654:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8002656:	2300      	movs	r3, #0
 8002658:	e006      	b.n	8002668 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800265e:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002666:	2301      	movs	r3, #1
  }
}
 8002668:	4618      	mov	r0, r3
 800266a:	3710      	adds	r7, #16
 800266c:	46bd      	mov	sp, r7
 800266e:	bd80      	pop	{r7, pc}

08002670 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8002670:	b480      	push	{r7}
 8002672:	b089      	sub	sp, #36	@ 0x24
 8002674:	af00      	add	r7, sp, #0
 8002676:	60f8      	str	r0, [r7, #12]
 8002678:	60b9      	str	r1, [r7, #8]
 800267a:	607a      	str	r2, [r7, #4]
 800267c:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002684:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	689b      	ldr	r3, [r3, #8]
 800268c:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800268e:	7ffb      	ldrb	r3, [r7, #31]
 8002690:	2b01      	cmp	r3, #1
 8002692:	d003      	beq.n	800269c <HAL_CAN_AddTxMessage+0x2c>
 8002694:	7ffb      	ldrb	r3, [r7, #31]
 8002696:	2b02      	cmp	r3, #2
 8002698:	f040 80ad 	bne.w	80027f6 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800269c:	69bb      	ldr	r3, [r7, #24]
 800269e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d10a      	bne.n	80026bc <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80026a6:	69bb      	ldr	r3, [r7, #24]
 80026a8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d105      	bne.n	80026bc <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80026b0:	69bb      	ldr	r3, [r7, #24]
 80026b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	f000 8095 	beq.w	80027e6 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80026bc:	69bb      	ldr	r3, [r7, #24]
 80026be:	0e1b      	lsrs	r3, r3, #24
 80026c0:	f003 0303 	and.w	r3, r3, #3
 80026c4:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80026c6:	2201      	movs	r2, #1
 80026c8:	697b      	ldr	r3, [r7, #20]
 80026ca:	409a      	lsls	r2, r3
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80026d0:	68bb      	ldr	r3, [r7, #8]
 80026d2:	689b      	ldr	r3, [r3, #8]
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d10d      	bne.n	80026f4 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80026d8:	68bb      	ldr	r3, [r7, #8]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80026de:	68bb      	ldr	r3, [r7, #8]
 80026e0:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80026e2:	68f9      	ldr	r1, [r7, #12]
 80026e4:	6809      	ldr	r1, [r1, #0]
 80026e6:	431a      	orrs	r2, r3
 80026e8:	697b      	ldr	r3, [r7, #20]
 80026ea:	3318      	adds	r3, #24
 80026ec:	011b      	lsls	r3, r3, #4
 80026ee:	440b      	add	r3, r1
 80026f0:	601a      	str	r2, [r3, #0]
 80026f2:	e00f      	b.n	8002714 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80026f4:	68bb      	ldr	r3, [r7, #8]
 80026f6:	685b      	ldr	r3, [r3, #4]
 80026f8:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80026fa:	68bb      	ldr	r3, [r7, #8]
 80026fc:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80026fe:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002700:	68bb      	ldr	r3, [r7, #8]
 8002702:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002704:	68f9      	ldr	r1, [r7, #12]
 8002706:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8002708:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800270a:	697b      	ldr	r3, [r7, #20]
 800270c:	3318      	adds	r3, #24
 800270e:	011b      	lsls	r3, r3, #4
 8002710:	440b      	add	r3, r1
 8002712:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	6819      	ldr	r1, [r3, #0]
 8002718:	68bb      	ldr	r3, [r7, #8]
 800271a:	691a      	ldr	r2, [r3, #16]
 800271c:	697b      	ldr	r3, [r7, #20]
 800271e:	3318      	adds	r3, #24
 8002720:	011b      	lsls	r3, r3, #4
 8002722:	440b      	add	r3, r1
 8002724:	3304      	adds	r3, #4
 8002726:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002728:	68bb      	ldr	r3, [r7, #8]
 800272a:	7d1b      	ldrb	r3, [r3, #20]
 800272c:	2b01      	cmp	r3, #1
 800272e:	d111      	bne.n	8002754 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	681a      	ldr	r2, [r3, #0]
 8002734:	697b      	ldr	r3, [r7, #20]
 8002736:	3318      	adds	r3, #24
 8002738:	011b      	lsls	r3, r3, #4
 800273a:	4413      	add	r3, r2
 800273c:	3304      	adds	r3, #4
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	68fa      	ldr	r2, [r7, #12]
 8002742:	6811      	ldr	r1, [r2, #0]
 8002744:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002748:	697b      	ldr	r3, [r7, #20]
 800274a:	3318      	adds	r3, #24
 800274c:	011b      	lsls	r3, r3, #4
 800274e:	440b      	add	r3, r1
 8002750:	3304      	adds	r3, #4
 8002752:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	3307      	adds	r3, #7
 8002758:	781b      	ldrb	r3, [r3, #0]
 800275a:	061a      	lsls	r2, r3, #24
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	3306      	adds	r3, #6
 8002760:	781b      	ldrb	r3, [r3, #0]
 8002762:	041b      	lsls	r3, r3, #16
 8002764:	431a      	orrs	r2, r3
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	3305      	adds	r3, #5
 800276a:	781b      	ldrb	r3, [r3, #0]
 800276c:	021b      	lsls	r3, r3, #8
 800276e:	4313      	orrs	r3, r2
 8002770:	687a      	ldr	r2, [r7, #4]
 8002772:	3204      	adds	r2, #4
 8002774:	7812      	ldrb	r2, [r2, #0]
 8002776:	4610      	mov	r0, r2
 8002778:	68fa      	ldr	r2, [r7, #12]
 800277a:	6811      	ldr	r1, [r2, #0]
 800277c:	ea43 0200 	orr.w	r2, r3, r0
 8002780:	697b      	ldr	r3, [r7, #20]
 8002782:	011b      	lsls	r3, r3, #4
 8002784:	440b      	add	r3, r1
 8002786:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 800278a:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	3303      	adds	r3, #3
 8002790:	781b      	ldrb	r3, [r3, #0]
 8002792:	061a      	lsls	r2, r3, #24
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	3302      	adds	r3, #2
 8002798:	781b      	ldrb	r3, [r3, #0]
 800279a:	041b      	lsls	r3, r3, #16
 800279c:	431a      	orrs	r2, r3
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	3301      	adds	r3, #1
 80027a2:	781b      	ldrb	r3, [r3, #0]
 80027a4:	021b      	lsls	r3, r3, #8
 80027a6:	4313      	orrs	r3, r2
 80027a8:	687a      	ldr	r2, [r7, #4]
 80027aa:	7812      	ldrb	r2, [r2, #0]
 80027ac:	4610      	mov	r0, r2
 80027ae:	68fa      	ldr	r2, [r7, #12]
 80027b0:	6811      	ldr	r1, [r2, #0]
 80027b2:	ea43 0200 	orr.w	r2, r3, r0
 80027b6:	697b      	ldr	r3, [r7, #20]
 80027b8:	011b      	lsls	r3, r3, #4
 80027ba:	440b      	add	r3, r1
 80027bc:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 80027c0:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	681a      	ldr	r2, [r3, #0]
 80027c6:	697b      	ldr	r3, [r7, #20]
 80027c8:	3318      	adds	r3, #24
 80027ca:	011b      	lsls	r3, r3, #4
 80027cc:	4413      	add	r3, r2
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	68fa      	ldr	r2, [r7, #12]
 80027d2:	6811      	ldr	r1, [r2, #0]
 80027d4:	f043 0201 	orr.w	r2, r3, #1
 80027d8:	697b      	ldr	r3, [r7, #20]
 80027da:	3318      	adds	r3, #24
 80027dc:	011b      	lsls	r3, r3, #4
 80027de:	440b      	add	r3, r1
 80027e0:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80027e2:	2300      	movs	r3, #0
 80027e4:	e00e      	b.n	8002804 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027ea:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 80027f2:	2301      	movs	r3, #1
 80027f4:	e006      	b.n	8002804 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027fa:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002802:	2301      	movs	r3, #1
  }
}
 8002804:	4618      	mov	r0, r3
 8002806:	3724      	adds	r7, #36	@ 0x24
 8002808:	46bd      	mov	sp, r7
 800280a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280e:	4770      	bx	lr

08002810 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 8002810:	b480      	push	{r7}
 8002812:	b085      	sub	sp, #20
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8002818:	2300      	movs	r3, #0
 800281a:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002822:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8002824:	7afb      	ldrb	r3, [r7, #11]
 8002826:	2b01      	cmp	r3, #1
 8002828:	d002      	beq.n	8002830 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 800282a:	7afb      	ldrb	r3, [r7, #11]
 800282c:	2b02      	cmp	r3, #2
 800282e:	d11d      	bne.n	800286c <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	689b      	ldr	r3, [r3, #8]
 8002836:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800283a:	2b00      	cmp	r3, #0
 800283c:	d002      	beq.n	8002844 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	3301      	adds	r3, #1
 8002842:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	689b      	ldr	r3, [r3, #8]
 800284a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800284e:	2b00      	cmp	r3, #0
 8002850:	d002      	beq.n	8002858 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	3301      	adds	r3, #1
 8002856:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	689b      	ldr	r3, [r3, #8]
 800285e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002862:	2b00      	cmp	r3, #0
 8002864:	d002      	beq.n	800286c <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	3301      	adds	r3, #1
 800286a:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 800286c:	68fb      	ldr	r3, [r7, #12]
}
 800286e:	4618      	mov	r0, r3
 8002870:	3714      	adds	r7, #20
 8002872:	46bd      	mov	sp, r7
 8002874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002878:	4770      	bx	lr

0800287a <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800287a:	b480      	push	{r7}
 800287c:	b085      	sub	sp, #20
 800287e:	af00      	add	r7, sp, #0
 8002880:	6078      	str	r0, [r7, #4]
 8002882:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	f893 3020 	ldrb.w	r3, [r3, #32]
 800288a:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800288c:	7bfb      	ldrb	r3, [r7, #15]
 800288e:	2b01      	cmp	r3, #1
 8002890:	d002      	beq.n	8002898 <HAL_CAN_ActivateNotification+0x1e>
 8002892:	7bfb      	ldrb	r3, [r7, #15]
 8002894:	2b02      	cmp	r3, #2
 8002896:	d109      	bne.n	80028ac <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	6959      	ldr	r1, [r3, #20]
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	683a      	ldr	r2, [r7, #0]
 80028a4:	430a      	orrs	r2, r1
 80028a6:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80028a8:	2300      	movs	r3, #0
 80028aa:	e006      	b.n	80028ba <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028b0:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80028b8:	2301      	movs	r3, #1
  }
}
 80028ba:	4618      	mov	r0, r3
 80028bc:	3714      	adds	r7, #20
 80028be:	46bd      	mov	sp, r7
 80028c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c4:	4770      	bx	lr
	...

080028c8 <__NVIC_SetPriorityGrouping>:
{
 80028c8:	b480      	push	{r7}
 80028ca:	b085      	sub	sp, #20
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	f003 0307 	and.w	r3, r3, #7
 80028d6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80028d8:	4b0c      	ldr	r3, [pc, #48]	@ (800290c <__NVIC_SetPriorityGrouping+0x44>)
 80028da:	68db      	ldr	r3, [r3, #12]
 80028dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80028de:	68ba      	ldr	r2, [r7, #8]
 80028e0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80028e4:	4013      	ands	r3, r2
 80028e6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80028ec:	68bb      	ldr	r3, [r7, #8]
 80028ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80028f0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80028f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80028f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80028fa:	4a04      	ldr	r2, [pc, #16]	@ (800290c <__NVIC_SetPriorityGrouping+0x44>)
 80028fc:	68bb      	ldr	r3, [r7, #8]
 80028fe:	60d3      	str	r3, [r2, #12]
}
 8002900:	bf00      	nop
 8002902:	3714      	adds	r7, #20
 8002904:	46bd      	mov	sp, r7
 8002906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290a:	4770      	bx	lr
 800290c:	e000ed00 	.word	0xe000ed00

08002910 <__NVIC_GetPriorityGrouping>:
{
 8002910:	b480      	push	{r7}
 8002912:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002914:	4b04      	ldr	r3, [pc, #16]	@ (8002928 <__NVIC_GetPriorityGrouping+0x18>)
 8002916:	68db      	ldr	r3, [r3, #12]
 8002918:	0a1b      	lsrs	r3, r3, #8
 800291a:	f003 0307 	and.w	r3, r3, #7
}
 800291e:	4618      	mov	r0, r3
 8002920:	46bd      	mov	sp, r7
 8002922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002926:	4770      	bx	lr
 8002928:	e000ed00 	.word	0xe000ed00

0800292c <__NVIC_SetPriority>:
{
 800292c:	b480      	push	{r7}
 800292e:	b083      	sub	sp, #12
 8002930:	af00      	add	r7, sp, #0
 8002932:	4603      	mov	r3, r0
 8002934:	6039      	str	r1, [r7, #0]
 8002936:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002938:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800293c:	2b00      	cmp	r3, #0
 800293e:	db0a      	blt.n	8002956 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002940:	683b      	ldr	r3, [r7, #0]
 8002942:	b2da      	uxtb	r2, r3
 8002944:	490c      	ldr	r1, [pc, #48]	@ (8002978 <__NVIC_SetPriority+0x4c>)
 8002946:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800294a:	0112      	lsls	r2, r2, #4
 800294c:	b2d2      	uxtb	r2, r2
 800294e:	440b      	add	r3, r1
 8002950:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8002954:	e00a      	b.n	800296c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002956:	683b      	ldr	r3, [r7, #0]
 8002958:	b2da      	uxtb	r2, r3
 800295a:	4908      	ldr	r1, [pc, #32]	@ (800297c <__NVIC_SetPriority+0x50>)
 800295c:	79fb      	ldrb	r3, [r7, #7]
 800295e:	f003 030f 	and.w	r3, r3, #15
 8002962:	3b04      	subs	r3, #4
 8002964:	0112      	lsls	r2, r2, #4
 8002966:	b2d2      	uxtb	r2, r2
 8002968:	440b      	add	r3, r1
 800296a:	761a      	strb	r2, [r3, #24]
}
 800296c:	bf00      	nop
 800296e:	370c      	adds	r7, #12
 8002970:	46bd      	mov	sp, r7
 8002972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002976:	4770      	bx	lr
 8002978:	e000e100 	.word	0xe000e100
 800297c:	e000ed00 	.word	0xe000ed00

08002980 <NVIC_EncodePriority>:
{
 8002980:	b480      	push	{r7}
 8002982:	b089      	sub	sp, #36	@ 0x24
 8002984:	af00      	add	r7, sp, #0
 8002986:	60f8      	str	r0, [r7, #12]
 8002988:	60b9      	str	r1, [r7, #8]
 800298a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	f003 0307 	and.w	r3, r3, #7
 8002992:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002994:	69fb      	ldr	r3, [r7, #28]
 8002996:	f1c3 0307 	rsb	r3, r3, #7
 800299a:	2b04      	cmp	r3, #4
 800299c:	bf28      	it	cs
 800299e:	2304      	movcs	r3, #4
 80029a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80029a2:	69fb      	ldr	r3, [r7, #28]
 80029a4:	3304      	adds	r3, #4
 80029a6:	2b06      	cmp	r3, #6
 80029a8:	d902      	bls.n	80029b0 <NVIC_EncodePriority+0x30>
 80029aa:	69fb      	ldr	r3, [r7, #28]
 80029ac:	3b03      	subs	r3, #3
 80029ae:	e000      	b.n	80029b2 <NVIC_EncodePriority+0x32>
 80029b0:	2300      	movs	r3, #0
 80029b2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029b4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80029b8:	69bb      	ldr	r3, [r7, #24]
 80029ba:	fa02 f303 	lsl.w	r3, r2, r3
 80029be:	43da      	mvns	r2, r3
 80029c0:	68bb      	ldr	r3, [r7, #8]
 80029c2:	401a      	ands	r2, r3
 80029c4:	697b      	ldr	r3, [r7, #20]
 80029c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80029c8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80029cc:	697b      	ldr	r3, [r7, #20]
 80029ce:	fa01 f303 	lsl.w	r3, r1, r3
 80029d2:	43d9      	mvns	r1, r3
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029d8:	4313      	orrs	r3, r2
}
 80029da:	4618      	mov	r0, r3
 80029dc:	3724      	adds	r7, #36	@ 0x24
 80029de:	46bd      	mov	sp, r7
 80029e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e4:	4770      	bx	lr
	...

080029e8 <SysTick_Config>:
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b082      	sub	sp, #8
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	3b01      	subs	r3, #1
 80029f4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80029f8:	d301      	bcc.n	80029fe <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 80029fa:	2301      	movs	r3, #1
 80029fc:	e00f      	b.n	8002a1e <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80029fe:	4a0a      	ldr	r2, [pc, #40]	@ (8002a28 <SysTick_Config+0x40>)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	3b01      	subs	r3, #1
 8002a04:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a06:	210f      	movs	r1, #15
 8002a08:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002a0c:	f7ff ff8e 	bl	800292c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a10:	4b05      	ldr	r3, [pc, #20]	@ (8002a28 <SysTick_Config+0x40>)
 8002a12:	2200      	movs	r2, #0
 8002a14:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a16:	4b04      	ldr	r3, [pc, #16]	@ (8002a28 <SysTick_Config+0x40>)
 8002a18:	2207      	movs	r2, #7
 8002a1a:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8002a1c:	2300      	movs	r3, #0
}
 8002a1e:	4618      	mov	r0, r3
 8002a20:	3708      	adds	r7, #8
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bd80      	pop	{r7, pc}
 8002a26:	bf00      	nop
 8002a28:	e000e010 	.word	0xe000e010

08002a2c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b082      	sub	sp, #8
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a34:	6878      	ldr	r0, [r7, #4]
 8002a36:	f7ff ff47 	bl	80028c8 <__NVIC_SetPriorityGrouping>
}
 8002a3a:	bf00      	nop
 8002a3c:	3708      	adds	r7, #8
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}

08002a42 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a42:	b580      	push	{r7, lr}
 8002a44:	b086      	sub	sp, #24
 8002a46:	af00      	add	r7, sp, #0
 8002a48:	4603      	mov	r3, r0
 8002a4a:	60b9      	str	r1, [r7, #8]
 8002a4c:	607a      	str	r2, [r7, #4]
 8002a4e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002a50:	2300      	movs	r3, #0
 8002a52:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a54:	f7ff ff5c 	bl	8002910 <__NVIC_GetPriorityGrouping>
 8002a58:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a5a:	687a      	ldr	r2, [r7, #4]
 8002a5c:	68b9      	ldr	r1, [r7, #8]
 8002a5e:	6978      	ldr	r0, [r7, #20]
 8002a60:	f7ff ff8e 	bl	8002980 <NVIC_EncodePriority>
 8002a64:	4602      	mov	r2, r0
 8002a66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a6a:	4611      	mov	r1, r2
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	f7ff ff5d 	bl	800292c <__NVIC_SetPriority>
}
 8002a72:	bf00      	nop
 8002a74:	3718      	adds	r7, #24
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bd80      	pop	{r7, pc}

08002a7a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a7a:	b580      	push	{r7, lr}
 8002a7c:	b082      	sub	sp, #8
 8002a7e:	af00      	add	r7, sp, #0
 8002a80:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a82:	6878      	ldr	r0, [r7, #4]
 8002a84:	f7ff ffb0 	bl	80029e8 <SysTick_Config>
 8002a88:	4603      	mov	r3, r0
}
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	3708      	adds	r7, #8
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	bd80      	pop	{r7, pc}
	...

08002a94 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a94:	b480      	push	{r7}
 8002a96:	b089      	sub	sp, #36	@ 0x24
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
 8002a9c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002aaa:	2300      	movs	r3, #0
 8002aac:	61fb      	str	r3, [r7, #28]
 8002aae:	e16b      	b.n	8002d88 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002ab0:	2201      	movs	r2, #1
 8002ab2:	69fb      	ldr	r3, [r7, #28]
 8002ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ab8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	697a      	ldr	r2, [r7, #20]
 8002ac0:	4013      	ands	r3, r2
 8002ac2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002ac4:	693a      	ldr	r2, [r7, #16]
 8002ac6:	697b      	ldr	r3, [r7, #20]
 8002ac8:	429a      	cmp	r2, r3
 8002aca:	f040 815a 	bne.w	8002d82 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002ace:	683b      	ldr	r3, [r7, #0]
 8002ad0:	685b      	ldr	r3, [r3, #4]
 8002ad2:	f003 0303 	and.w	r3, r3, #3
 8002ad6:	2b01      	cmp	r3, #1
 8002ad8:	d005      	beq.n	8002ae6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	685b      	ldr	r3, [r3, #4]
 8002ade:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002ae2:	2b02      	cmp	r3, #2
 8002ae4:	d130      	bne.n	8002b48 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	689b      	ldr	r3, [r3, #8]
 8002aea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002aec:	69fb      	ldr	r3, [r7, #28]
 8002aee:	005b      	lsls	r3, r3, #1
 8002af0:	2203      	movs	r2, #3
 8002af2:	fa02 f303 	lsl.w	r3, r2, r3
 8002af6:	43db      	mvns	r3, r3
 8002af8:	69ba      	ldr	r2, [r7, #24]
 8002afa:	4013      	ands	r3, r2
 8002afc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	68da      	ldr	r2, [r3, #12]
 8002b02:	69fb      	ldr	r3, [r7, #28]
 8002b04:	005b      	lsls	r3, r3, #1
 8002b06:	fa02 f303 	lsl.w	r3, r2, r3
 8002b0a:	69ba      	ldr	r2, [r7, #24]
 8002b0c:	4313      	orrs	r3, r2
 8002b0e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	69ba      	ldr	r2, [r7, #24]
 8002b14:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	685b      	ldr	r3, [r3, #4]
 8002b1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002b1c:	2201      	movs	r2, #1
 8002b1e:	69fb      	ldr	r3, [r7, #28]
 8002b20:	fa02 f303 	lsl.w	r3, r2, r3
 8002b24:	43db      	mvns	r3, r3
 8002b26:	69ba      	ldr	r2, [r7, #24]
 8002b28:	4013      	ands	r3, r2
 8002b2a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	685b      	ldr	r3, [r3, #4]
 8002b30:	091b      	lsrs	r3, r3, #4
 8002b32:	f003 0201 	and.w	r2, r3, #1
 8002b36:	69fb      	ldr	r3, [r7, #28]
 8002b38:	fa02 f303 	lsl.w	r3, r2, r3
 8002b3c:	69ba      	ldr	r2, [r7, #24]
 8002b3e:	4313      	orrs	r3, r2
 8002b40:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	69ba      	ldr	r2, [r7, #24]
 8002b46:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	685b      	ldr	r3, [r3, #4]
 8002b4c:	f003 0303 	and.w	r3, r3, #3
 8002b50:	2b03      	cmp	r3, #3
 8002b52:	d017      	beq.n	8002b84 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	68db      	ldr	r3, [r3, #12]
 8002b58:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002b5a:	69fb      	ldr	r3, [r7, #28]
 8002b5c:	005b      	lsls	r3, r3, #1
 8002b5e:	2203      	movs	r2, #3
 8002b60:	fa02 f303 	lsl.w	r3, r2, r3
 8002b64:	43db      	mvns	r3, r3
 8002b66:	69ba      	ldr	r2, [r7, #24]
 8002b68:	4013      	ands	r3, r2
 8002b6a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	689a      	ldr	r2, [r3, #8]
 8002b70:	69fb      	ldr	r3, [r7, #28]
 8002b72:	005b      	lsls	r3, r3, #1
 8002b74:	fa02 f303 	lsl.w	r3, r2, r3
 8002b78:	69ba      	ldr	r2, [r7, #24]
 8002b7a:	4313      	orrs	r3, r2
 8002b7c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	69ba      	ldr	r2, [r7, #24]
 8002b82:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b84:	683b      	ldr	r3, [r7, #0]
 8002b86:	685b      	ldr	r3, [r3, #4]
 8002b88:	f003 0303 	and.w	r3, r3, #3
 8002b8c:	2b02      	cmp	r3, #2
 8002b8e:	d123      	bne.n	8002bd8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002b90:	69fb      	ldr	r3, [r7, #28]
 8002b92:	08da      	lsrs	r2, r3, #3
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	3208      	adds	r2, #8
 8002b98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002b9e:	69fb      	ldr	r3, [r7, #28]
 8002ba0:	f003 0307 	and.w	r3, r3, #7
 8002ba4:	009b      	lsls	r3, r3, #2
 8002ba6:	220f      	movs	r2, #15
 8002ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bac:	43db      	mvns	r3, r3
 8002bae:	69ba      	ldr	r2, [r7, #24]
 8002bb0:	4013      	ands	r3, r2
 8002bb2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002bb4:	683b      	ldr	r3, [r7, #0]
 8002bb6:	691a      	ldr	r2, [r3, #16]
 8002bb8:	69fb      	ldr	r3, [r7, #28]
 8002bba:	f003 0307 	and.w	r3, r3, #7
 8002bbe:	009b      	lsls	r3, r3, #2
 8002bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc4:	69ba      	ldr	r2, [r7, #24]
 8002bc6:	4313      	orrs	r3, r2
 8002bc8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002bca:	69fb      	ldr	r3, [r7, #28]
 8002bcc:	08da      	lsrs	r2, r3, #3
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	3208      	adds	r2, #8
 8002bd2:	69b9      	ldr	r1, [r7, #24]
 8002bd4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002bde:	69fb      	ldr	r3, [r7, #28]
 8002be0:	005b      	lsls	r3, r3, #1
 8002be2:	2203      	movs	r2, #3
 8002be4:	fa02 f303 	lsl.w	r3, r2, r3
 8002be8:	43db      	mvns	r3, r3
 8002bea:	69ba      	ldr	r2, [r7, #24]
 8002bec:	4013      	ands	r3, r2
 8002bee:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	685b      	ldr	r3, [r3, #4]
 8002bf4:	f003 0203 	and.w	r2, r3, #3
 8002bf8:	69fb      	ldr	r3, [r7, #28]
 8002bfa:	005b      	lsls	r3, r3, #1
 8002bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8002c00:	69ba      	ldr	r2, [r7, #24]
 8002c02:	4313      	orrs	r3, r2
 8002c04:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	69ba      	ldr	r2, [r7, #24]
 8002c0a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	685b      	ldr	r3, [r3, #4]
 8002c10:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	f000 80b4 	beq.w	8002d82 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	60fb      	str	r3, [r7, #12]
 8002c1e:	4b60      	ldr	r3, [pc, #384]	@ (8002da0 <HAL_GPIO_Init+0x30c>)
 8002c20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c22:	4a5f      	ldr	r2, [pc, #380]	@ (8002da0 <HAL_GPIO_Init+0x30c>)
 8002c24:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002c28:	6453      	str	r3, [r2, #68]	@ 0x44
 8002c2a:	4b5d      	ldr	r3, [pc, #372]	@ (8002da0 <HAL_GPIO_Init+0x30c>)
 8002c2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c2e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002c32:	60fb      	str	r3, [r7, #12]
 8002c34:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002c36:	4a5b      	ldr	r2, [pc, #364]	@ (8002da4 <HAL_GPIO_Init+0x310>)
 8002c38:	69fb      	ldr	r3, [r7, #28]
 8002c3a:	089b      	lsrs	r3, r3, #2
 8002c3c:	3302      	adds	r3, #2
 8002c3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c42:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002c44:	69fb      	ldr	r3, [r7, #28]
 8002c46:	f003 0303 	and.w	r3, r3, #3
 8002c4a:	009b      	lsls	r3, r3, #2
 8002c4c:	220f      	movs	r2, #15
 8002c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c52:	43db      	mvns	r3, r3
 8002c54:	69ba      	ldr	r2, [r7, #24]
 8002c56:	4013      	ands	r3, r2
 8002c58:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	4a52      	ldr	r2, [pc, #328]	@ (8002da8 <HAL_GPIO_Init+0x314>)
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d02b      	beq.n	8002cba <HAL_GPIO_Init+0x226>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	4a51      	ldr	r2, [pc, #324]	@ (8002dac <HAL_GPIO_Init+0x318>)
 8002c66:	4293      	cmp	r3, r2
 8002c68:	d025      	beq.n	8002cb6 <HAL_GPIO_Init+0x222>
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	4a50      	ldr	r2, [pc, #320]	@ (8002db0 <HAL_GPIO_Init+0x31c>)
 8002c6e:	4293      	cmp	r3, r2
 8002c70:	d01f      	beq.n	8002cb2 <HAL_GPIO_Init+0x21e>
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	4a4f      	ldr	r2, [pc, #316]	@ (8002db4 <HAL_GPIO_Init+0x320>)
 8002c76:	4293      	cmp	r3, r2
 8002c78:	d019      	beq.n	8002cae <HAL_GPIO_Init+0x21a>
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	4a4e      	ldr	r2, [pc, #312]	@ (8002db8 <HAL_GPIO_Init+0x324>)
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d013      	beq.n	8002caa <HAL_GPIO_Init+0x216>
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	4a4d      	ldr	r2, [pc, #308]	@ (8002dbc <HAL_GPIO_Init+0x328>)
 8002c86:	4293      	cmp	r3, r2
 8002c88:	d00d      	beq.n	8002ca6 <HAL_GPIO_Init+0x212>
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	4a4c      	ldr	r2, [pc, #304]	@ (8002dc0 <HAL_GPIO_Init+0x32c>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d007      	beq.n	8002ca2 <HAL_GPIO_Init+0x20e>
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	4a4b      	ldr	r2, [pc, #300]	@ (8002dc4 <HAL_GPIO_Init+0x330>)
 8002c96:	4293      	cmp	r3, r2
 8002c98:	d101      	bne.n	8002c9e <HAL_GPIO_Init+0x20a>
 8002c9a:	2307      	movs	r3, #7
 8002c9c:	e00e      	b.n	8002cbc <HAL_GPIO_Init+0x228>
 8002c9e:	2308      	movs	r3, #8
 8002ca0:	e00c      	b.n	8002cbc <HAL_GPIO_Init+0x228>
 8002ca2:	2306      	movs	r3, #6
 8002ca4:	e00a      	b.n	8002cbc <HAL_GPIO_Init+0x228>
 8002ca6:	2305      	movs	r3, #5
 8002ca8:	e008      	b.n	8002cbc <HAL_GPIO_Init+0x228>
 8002caa:	2304      	movs	r3, #4
 8002cac:	e006      	b.n	8002cbc <HAL_GPIO_Init+0x228>
 8002cae:	2303      	movs	r3, #3
 8002cb0:	e004      	b.n	8002cbc <HAL_GPIO_Init+0x228>
 8002cb2:	2302      	movs	r3, #2
 8002cb4:	e002      	b.n	8002cbc <HAL_GPIO_Init+0x228>
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	e000      	b.n	8002cbc <HAL_GPIO_Init+0x228>
 8002cba:	2300      	movs	r3, #0
 8002cbc:	69fa      	ldr	r2, [r7, #28]
 8002cbe:	f002 0203 	and.w	r2, r2, #3
 8002cc2:	0092      	lsls	r2, r2, #2
 8002cc4:	4093      	lsls	r3, r2
 8002cc6:	69ba      	ldr	r2, [r7, #24]
 8002cc8:	4313      	orrs	r3, r2
 8002cca:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002ccc:	4935      	ldr	r1, [pc, #212]	@ (8002da4 <HAL_GPIO_Init+0x310>)
 8002cce:	69fb      	ldr	r3, [r7, #28]
 8002cd0:	089b      	lsrs	r3, r3, #2
 8002cd2:	3302      	adds	r3, #2
 8002cd4:	69ba      	ldr	r2, [r7, #24]
 8002cd6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002cda:	4b3b      	ldr	r3, [pc, #236]	@ (8002dc8 <HAL_GPIO_Init+0x334>)
 8002cdc:	689b      	ldr	r3, [r3, #8]
 8002cde:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ce0:	693b      	ldr	r3, [r7, #16]
 8002ce2:	43db      	mvns	r3, r3
 8002ce4:	69ba      	ldr	r2, [r7, #24]
 8002ce6:	4013      	ands	r3, r2
 8002ce8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002cea:	683b      	ldr	r3, [r7, #0]
 8002cec:	685b      	ldr	r3, [r3, #4]
 8002cee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d003      	beq.n	8002cfe <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002cf6:	69ba      	ldr	r2, [r7, #24]
 8002cf8:	693b      	ldr	r3, [r7, #16]
 8002cfa:	4313      	orrs	r3, r2
 8002cfc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002cfe:	4a32      	ldr	r2, [pc, #200]	@ (8002dc8 <HAL_GPIO_Init+0x334>)
 8002d00:	69bb      	ldr	r3, [r7, #24]
 8002d02:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002d04:	4b30      	ldr	r3, [pc, #192]	@ (8002dc8 <HAL_GPIO_Init+0x334>)
 8002d06:	68db      	ldr	r3, [r3, #12]
 8002d08:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d0a:	693b      	ldr	r3, [r7, #16]
 8002d0c:	43db      	mvns	r3, r3
 8002d0e:	69ba      	ldr	r2, [r7, #24]
 8002d10:	4013      	ands	r3, r2
 8002d12:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	685b      	ldr	r3, [r3, #4]
 8002d18:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d003      	beq.n	8002d28 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002d20:	69ba      	ldr	r2, [r7, #24]
 8002d22:	693b      	ldr	r3, [r7, #16]
 8002d24:	4313      	orrs	r3, r2
 8002d26:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002d28:	4a27      	ldr	r2, [pc, #156]	@ (8002dc8 <HAL_GPIO_Init+0x334>)
 8002d2a:	69bb      	ldr	r3, [r7, #24]
 8002d2c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002d2e:	4b26      	ldr	r3, [pc, #152]	@ (8002dc8 <HAL_GPIO_Init+0x334>)
 8002d30:	685b      	ldr	r3, [r3, #4]
 8002d32:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d34:	693b      	ldr	r3, [r7, #16]
 8002d36:	43db      	mvns	r3, r3
 8002d38:	69ba      	ldr	r2, [r7, #24]
 8002d3a:	4013      	ands	r3, r2
 8002d3c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002d3e:	683b      	ldr	r3, [r7, #0]
 8002d40:	685b      	ldr	r3, [r3, #4]
 8002d42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d003      	beq.n	8002d52 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002d4a:	69ba      	ldr	r2, [r7, #24]
 8002d4c:	693b      	ldr	r3, [r7, #16]
 8002d4e:	4313      	orrs	r3, r2
 8002d50:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002d52:	4a1d      	ldr	r2, [pc, #116]	@ (8002dc8 <HAL_GPIO_Init+0x334>)
 8002d54:	69bb      	ldr	r3, [r7, #24]
 8002d56:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002d58:	4b1b      	ldr	r3, [pc, #108]	@ (8002dc8 <HAL_GPIO_Init+0x334>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d5e:	693b      	ldr	r3, [r7, #16]
 8002d60:	43db      	mvns	r3, r3
 8002d62:	69ba      	ldr	r2, [r7, #24]
 8002d64:	4013      	ands	r3, r2
 8002d66:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002d68:	683b      	ldr	r3, [r7, #0]
 8002d6a:	685b      	ldr	r3, [r3, #4]
 8002d6c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d003      	beq.n	8002d7c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002d74:	69ba      	ldr	r2, [r7, #24]
 8002d76:	693b      	ldr	r3, [r7, #16]
 8002d78:	4313      	orrs	r3, r2
 8002d7a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002d7c:	4a12      	ldr	r2, [pc, #72]	@ (8002dc8 <HAL_GPIO_Init+0x334>)
 8002d7e:	69bb      	ldr	r3, [r7, #24]
 8002d80:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002d82:	69fb      	ldr	r3, [r7, #28]
 8002d84:	3301      	adds	r3, #1
 8002d86:	61fb      	str	r3, [r7, #28]
 8002d88:	69fb      	ldr	r3, [r7, #28]
 8002d8a:	2b0f      	cmp	r3, #15
 8002d8c:	f67f ae90 	bls.w	8002ab0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002d90:	bf00      	nop
 8002d92:	bf00      	nop
 8002d94:	3724      	adds	r7, #36	@ 0x24
 8002d96:	46bd      	mov	sp, r7
 8002d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9c:	4770      	bx	lr
 8002d9e:	bf00      	nop
 8002da0:	40023800 	.word	0x40023800
 8002da4:	40013800 	.word	0x40013800
 8002da8:	40020000 	.word	0x40020000
 8002dac:	40020400 	.word	0x40020400
 8002db0:	40020800 	.word	0x40020800
 8002db4:	40020c00 	.word	0x40020c00
 8002db8:	40021000 	.word	0x40021000
 8002dbc:	40021400 	.word	0x40021400
 8002dc0:	40021800 	.word	0x40021800
 8002dc4:	40021c00 	.word	0x40021c00
 8002dc8:	40013c00 	.word	0x40013c00

08002dcc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002dcc:	b480      	push	{r7}
 8002dce:	b085      	sub	sp, #20
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
 8002dd4:	460b      	mov	r3, r1
 8002dd6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	691a      	ldr	r2, [r3, #16]
 8002ddc:	887b      	ldrh	r3, [r7, #2]
 8002dde:	4013      	ands	r3, r2
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d002      	beq.n	8002dea <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002de4:	2301      	movs	r3, #1
 8002de6:	73fb      	strb	r3, [r7, #15]
 8002de8:	e001      	b.n	8002dee <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002dea:	2300      	movs	r3, #0
 8002dec:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002dee:	7bfb      	ldrb	r3, [r7, #15]
}
 8002df0:	4618      	mov	r0, r3
 8002df2:	3714      	adds	r7, #20
 8002df4:	46bd      	mov	sp, r7
 8002df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfa:	4770      	bx	lr

08002dfc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002dfc:	b480      	push	{r7}
 8002dfe:	b083      	sub	sp, #12
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
 8002e04:	460b      	mov	r3, r1
 8002e06:	807b      	strh	r3, [r7, #2]
 8002e08:	4613      	mov	r3, r2
 8002e0a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002e0c:	787b      	ldrb	r3, [r7, #1]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d003      	beq.n	8002e1a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002e12:	887a      	ldrh	r2, [r7, #2]
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002e18:	e003      	b.n	8002e22 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002e1a:	887b      	ldrh	r3, [r7, #2]
 8002e1c:	041a      	lsls	r2, r3, #16
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	619a      	str	r2, [r3, #24]
}
 8002e22:	bf00      	nop
 8002e24:	370c      	adds	r7, #12
 8002e26:	46bd      	mov	sp, r7
 8002e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2c:	4770      	bx	lr
	...

08002e30 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b084      	sub	sp, #16
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d101      	bne.n	8002e42 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002e3e:	2301      	movs	r3, #1
 8002e40:	e12b      	b.n	800309a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e48:	b2db      	uxtb	r3, r3
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d106      	bne.n	8002e5c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	2200      	movs	r2, #0
 8002e52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002e56:	6878      	ldr	r0, [r7, #4]
 8002e58:	f7fe fd2a 	bl	80018b0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	2224      	movs	r2, #36	@ 0x24
 8002e60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	681a      	ldr	r2, [r3, #0]
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f022 0201 	bic.w	r2, r2, #1
 8002e72:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	681a      	ldr	r2, [r3, #0]
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002e82:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	681a      	ldr	r2, [r3, #0]
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002e92:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002e94:	f000 fd80 	bl	8003998 <HAL_RCC_GetPCLK1Freq>
 8002e98:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	685b      	ldr	r3, [r3, #4]
 8002e9e:	4a81      	ldr	r2, [pc, #516]	@ (80030a4 <HAL_I2C_Init+0x274>)
 8002ea0:	4293      	cmp	r3, r2
 8002ea2:	d807      	bhi.n	8002eb4 <HAL_I2C_Init+0x84>
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	4a80      	ldr	r2, [pc, #512]	@ (80030a8 <HAL_I2C_Init+0x278>)
 8002ea8:	4293      	cmp	r3, r2
 8002eaa:	bf94      	ite	ls
 8002eac:	2301      	movls	r3, #1
 8002eae:	2300      	movhi	r3, #0
 8002eb0:	b2db      	uxtb	r3, r3
 8002eb2:	e006      	b.n	8002ec2 <HAL_I2C_Init+0x92>
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	4a7d      	ldr	r2, [pc, #500]	@ (80030ac <HAL_I2C_Init+0x27c>)
 8002eb8:	4293      	cmp	r3, r2
 8002eba:	bf94      	ite	ls
 8002ebc:	2301      	movls	r3, #1
 8002ebe:	2300      	movhi	r3, #0
 8002ec0:	b2db      	uxtb	r3, r3
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d001      	beq.n	8002eca <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002ec6:	2301      	movs	r3, #1
 8002ec8:	e0e7      	b.n	800309a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	4a78      	ldr	r2, [pc, #480]	@ (80030b0 <HAL_I2C_Init+0x280>)
 8002ece:	fba2 2303 	umull	r2, r3, r2, r3
 8002ed2:	0c9b      	lsrs	r3, r3, #18
 8002ed4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	685b      	ldr	r3, [r3, #4]
 8002edc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	68ba      	ldr	r2, [r7, #8]
 8002ee6:	430a      	orrs	r2, r1
 8002ee8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	6a1b      	ldr	r3, [r3, #32]
 8002ef0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	685b      	ldr	r3, [r3, #4]
 8002ef8:	4a6a      	ldr	r2, [pc, #424]	@ (80030a4 <HAL_I2C_Init+0x274>)
 8002efa:	4293      	cmp	r3, r2
 8002efc:	d802      	bhi.n	8002f04 <HAL_I2C_Init+0xd4>
 8002efe:	68bb      	ldr	r3, [r7, #8]
 8002f00:	3301      	adds	r3, #1
 8002f02:	e009      	b.n	8002f18 <HAL_I2C_Init+0xe8>
 8002f04:	68bb      	ldr	r3, [r7, #8]
 8002f06:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002f0a:	fb02 f303 	mul.w	r3, r2, r3
 8002f0e:	4a69      	ldr	r2, [pc, #420]	@ (80030b4 <HAL_I2C_Init+0x284>)
 8002f10:	fba2 2303 	umull	r2, r3, r2, r3
 8002f14:	099b      	lsrs	r3, r3, #6
 8002f16:	3301      	adds	r3, #1
 8002f18:	687a      	ldr	r2, [r7, #4]
 8002f1a:	6812      	ldr	r2, [r2, #0]
 8002f1c:	430b      	orrs	r3, r1
 8002f1e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	69db      	ldr	r3, [r3, #28]
 8002f26:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002f2a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	685b      	ldr	r3, [r3, #4]
 8002f32:	495c      	ldr	r1, [pc, #368]	@ (80030a4 <HAL_I2C_Init+0x274>)
 8002f34:	428b      	cmp	r3, r1
 8002f36:	d819      	bhi.n	8002f6c <HAL_I2C_Init+0x13c>
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	1e59      	subs	r1, r3, #1
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	685b      	ldr	r3, [r3, #4]
 8002f40:	005b      	lsls	r3, r3, #1
 8002f42:	fbb1 f3f3 	udiv	r3, r1, r3
 8002f46:	1c59      	adds	r1, r3, #1
 8002f48:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002f4c:	400b      	ands	r3, r1
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d00a      	beq.n	8002f68 <HAL_I2C_Init+0x138>
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	1e59      	subs	r1, r3, #1
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	685b      	ldr	r3, [r3, #4]
 8002f5a:	005b      	lsls	r3, r3, #1
 8002f5c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002f60:	3301      	adds	r3, #1
 8002f62:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f66:	e051      	b.n	800300c <HAL_I2C_Init+0x1dc>
 8002f68:	2304      	movs	r3, #4
 8002f6a:	e04f      	b.n	800300c <HAL_I2C_Init+0x1dc>
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	689b      	ldr	r3, [r3, #8]
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d111      	bne.n	8002f98 <HAL_I2C_Init+0x168>
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	1e58      	subs	r0, r3, #1
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	6859      	ldr	r1, [r3, #4]
 8002f7c:	460b      	mov	r3, r1
 8002f7e:	005b      	lsls	r3, r3, #1
 8002f80:	440b      	add	r3, r1
 8002f82:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f86:	3301      	adds	r3, #1
 8002f88:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	bf0c      	ite	eq
 8002f90:	2301      	moveq	r3, #1
 8002f92:	2300      	movne	r3, #0
 8002f94:	b2db      	uxtb	r3, r3
 8002f96:	e012      	b.n	8002fbe <HAL_I2C_Init+0x18e>
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	1e58      	subs	r0, r3, #1
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6859      	ldr	r1, [r3, #4]
 8002fa0:	460b      	mov	r3, r1
 8002fa2:	009b      	lsls	r3, r3, #2
 8002fa4:	440b      	add	r3, r1
 8002fa6:	0099      	lsls	r1, r3, #2
 8002fa8:	440b      	add	r3, r1
 8002faa:	fbb0 f3f3 	udiv	r3, r0, r3
 8002fae:	3301      	adds	r3, #1
 8002fb0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	bf0c      	ite	eq
 8002fb8:	2301      	moveq	r3, #1
 8002fba:	2300      	movne	r3, #0
 8002fbc:	b2db      	uxtb	r3, r3
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d001      	beq.n	8002fc6 <HAL_I2C_Init+0x196>
 8002fc2:	2301      	movs	r3, #1
 8002fc4:	e022      	b.n	800300c <HAL_I2C_Init+0x1dc>
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	689b      	ldr	r3, [r3, #8]
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d10e      	bne.n	8002fec <HAL_I2C_Init+0x1bc>
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	1e58      	subs	r0, r3, #1
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	6859      	ldr	r1, [r3, #4]
 8002fd6:	460b      	mov	r3, r1
 8002fd8:	005b      	lsls	r3, r3, #1
 8002fda:	440b      	add	r3, r1
 8002fdc:	fbb0 f3f3 	udiv	r3, r0, r3
 8002fe0:	3301      	adds	r3, #1
 8002fe2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fe6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002fea:	e00f      	b.n	800300c <HAL_I2C_Init+0x1dc>
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	1e58      	subs	r0, r3, #1
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	6859      	ldr	r1, [r3, #4]
 8002ff4:	460b      	mov	r3, r1
 8002ff6:	009b      	lsls	r3, r3, #2
 8002ff8:	440b      	add	r3, r1
 8002ffa:	0099      	lsls	r1, r3, #2
 8002ffc:	440b      	add	r3, r1
 8002ffe:	fbb0 f3f3 	udiv	r3, r0, r3
 8003002:	3301      	adds	r3, #1
 8003004:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003008:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800300c:	6879      	ldr	r1, [r7, #4]
 800300e:	6809      	ldr	r1, [r1, #0]
 8003010:	4313      	orrs	r3, r2
 8003012:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	69da      	ldr	r2, [r3, #28]
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	6a1b      	ldr	r3, [r3, #32]
 8003026:	431a      	orrs	r2, r3
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	430a      	orrs	r2, r1
 800302e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	689b      	ldr	r3, [r3, #8]
 8003036:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800303a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800303e:	687a      	ldr	r2, [r7, #4]
 8003040:	6911      	ldr	r1, [r2, #16]
 8003042:	687a      	ldr	r2, [r7, #4]
 8003044:	68d2      	ldr	r2, [r2, #12]
 8003046:	4311      	orrs	r1, r2
 8003048:	687a      	ldr	r2, [r7, #4]
 800304a:	6812      	ldr	r2, [r2, #0]
 800304c:	430b      	orrs	r3, r1
 800304e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	68db      	ldr	r3, [r3, #12]
 8003056:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	695a      	ldr	r2, [r3, #20]
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	699b      	ldr	r3, [r3, #24]
 8003062:	431a      	orrs	r2, r3
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	430a      	orrs	r2, r1
 800306a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	681a      	ldr	r2, [r3, #0]
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f042 0201 	orr.w	r2, r2, #1
 800307a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2200      	movs	r2, #0
 8003080:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	2220      	movs	r2, #32
 8003086:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	2200      	movs	r2, #0
 800308e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	2200      	movs	r2, #0
 8003094:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003098:	2300      	movs	r3, #0
}
 800309a:	4618      	mov	r0, r3
 800309c:	3710      	adds	r7, #16
 800309e:	46bd      	mov	sp, r7
 80030a0:	bd80      	pop	{r7, pc}
 80030a2:	bf00      	nop
 80030a4:	000186a0 	.word	0x000186a0
 80030a8:	001e847f 	.word	0x001e847f
 80030ac:	003d08ff 	.word	0x003d08ff
 80030b0:	431bde83 	.word	0x431bde83
 80030b4:	10624dd3 	.word	0x10624dd3

080030b8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b086      	sub	sp, #24
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d101      	bne.n	80030ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80030c6:	2301      	movs	r3, #1
 80030c8:	e267      	b.n	800359a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f003 0301 	and.w	r3, r3, #1
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d075      	beq.n	80031c2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80030d6:	4b88      	ldr	r3, [pc, #544]	@ (80032f8 <HAL_RCC_OscConfig+0x240>)
 80030d8:	689b      	ldr	r3, [r3, #8]
 80030da:	f003 030c 	and.w	r3, r3, #12
 80030de:	2b04      	cmp	r3, #4
 80030e0:	d00c      	beq.n	80030fc <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80030e2:	4b85      	ldr	r3, [pc, #532]	@ (80032f8 <HAL_RCC_OscConfig+0x240>)
 80030e4:	689b      	ldr	r3, [r3, #8]
 80030e6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80030ea:	2b08      	cmp	r3, #8
 80030ec:	d112      	bne.n	8003114 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80030ee:	4b82      	ldr	r3, [pc, #520]	@ (80032f8 <HAL_RCC_OscConfig+0x240>)
 80030f0:	685b      	ldr	r3, [r3, #4]
 80030f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80030f6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80030fa:	d10b      	bne.n	8003114 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030fc:	4b7e      	ldr	r3, [pc, #504]	@ (80032f8 <HAL_RCC_OscConfig+0x240>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003104:	2b00      	cmp	r3, #0
 8003106:	d05b      	beq.n	80031c0 <HAL_RCC_OscConfig+0x108>
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	685b      	ldr	r3, [r3, #4]
 800310c:	2b00      	cmp	r3, #0
 800310e:	d157      	bne.n	80031c0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003110:	2301      	movs	r3, #1
 8003112:	e242      	b.n	800359a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	685b      	ldr	r3, [r3, #4]
 8003118:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800311c:	d106      	bne.n	800312c <HAL_RCC_OscConfig+0x74>
 800311e:	4b76      	ldr	r3, [pc, #472]	@ (80032f8 <HAL_RCC_OscConfig+0x240>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	4a75      	ldr	r2, [pc, #468]	@ (80032f8 <HAL_RCC_OscConfig+0x240>)
 8003124:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003128:	6013      	str	r3, [r2, #0]
 800312a:	e01d      	b.n	8003168 <HAL_RCC_OscConfig+0xb0>
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	685b      	ldr	r3, [r3, #4]
 8003130:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003134:	d10c      	bne.n	8003150 <HAL_RCC_OscConfig+0x98>
 8003136:	4b70      	ldr	r3, [pc, #448]	@ (80032f8 <HAL_RCC_OscConfig+0x240>)
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	4a6f      	ldr	r2, [pc, #444]	@ (80032f8 <HAL_RCC_OscConfig+0x240>)
 800313c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003140:	6013      	str	r3, [r2, #0]
 8003142:	4b6d      	ldr	r3, [pc, #436]	@ (80032f8 <HAL_RCC_OscConfig+0x240>)
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	4a6c      	ldr	r2, [pc, #432]	@ (80032f8 <HAL_RCC_OscConfig+0x240>)
 8003148:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800314c:	6013      	str	r3, [r2, #0]
 800314e:	e00b      	b.n	8003168 <HAL_RCC_OscConfig+0xb0>
 8003150:	4b69      	ldr	r3, [pc, #420]	@ (80032f8 <HAL_RCC_OscConfig+0x240>)
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	4a68      	ldr	r2, [pc, #416]	@ (80032f8 <HAL_RCC_OscConfig+0x240>)
 8003156:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800315a:	6013      	str	r3, [r2, #0]
 800315c:	4b66      	ldr	r3, [pc, #408]	@ (80032f8 <HAL_RCC_OscConfig+0x240>)
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	4a65      	ldr	r2, [pc, #404]	@ (80032f8 <HAL_RCC_OscConfig+0x240>)
 8003162:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003166:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	685b      	ldr	r3, [r3, #4]
 800316c:	2b00      	cmp	r3, #0
 800316e:	d013      	beq.n	8003198 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003170:	f7fe fdf2 	bl	8001d58 <HAL_GetTick>
 8003174:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003176:	e008      	b.n	800318a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003178:	f7fe fdee 	bl	8001d58 <HAL_GetTick>
 800317c:	4602      	mov	r2, r0
 800317e:	693b      	ldr	r3, [r7, #16]
 8003180:	1ad3      	subs	r3, r2, r3
 8003182:	2b64      	cmp	r3, #100	@ 0x64
 8003184:	d901      	bls.n	800318a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003186:	2303      	movs	r3, #3
 8003188:	e207      	b.n	800359a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800318a:	4b5b      	ldr	r3, [pc, #364]	@ (80032f8 <HAL_RCC_OscConfig+0x240>)
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003192:	2b00      	cmp	r3, #0
 8003194:	d0f0      	beq.n	8003178 <HAL_RCC_OscConfig+0xc0>
 8003196:	e014      	b.n	80031c2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003198:	f7fe fdde 	bl	8001d58 <HAL_GetTick>
 800319c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800319e:	e008      	b.n	80031b2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031a0:	f7fe fdda 	bl	8001d58 <HAL_GetTick>
 80031a4:	4602      	mov	r2, r0
 80031a6:	693b      	ldr	r3, [r7, #16]
 80031a8:	1ad3      	subs	r3, r2, r3
 80031aa:	2b64      	cmp	r3, #100	@ 0x64
 80031ac:	d901      	bls.n	80031b2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80031ae:	2303      	movs	r3, #3
 80031b0:	e1f3      	b.n	800359a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031b2:	4b51      	ldr	r3, [pc, #324]	@ (80032f8 <HAL_RCC_OscConfig+0x240>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d1f0      	bne.n	80031a0 <HAL_RCC_OscConfig+0xe8>
 80031be:	e000      	b.n	80031c2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f003 0302 	and.w	r3, r3, #2
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d063      	beq.n	8003296 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80031ce:	4b4a      	ldr	r3, [pc, #296]	@ (80032f8 <HAL_RCC_OscConfig+0x240>)
 80031d0:	689b      	ldr	r3, [r3, #8]
 80031d2:	f003 030c 	and.w	r3, r3, #12
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d00b      	beq.n	80031f2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80031da:	4b47      	ldr	r3, [pc, #284]	@ (80032f8 <HAL_RCC_OscConfig+0x240>)
 80031dc:	689b      	ldr	r3, [r3, #8]
 80031de:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80031e2:	2b08      	cmp	r3, #8
 80031e4:	d11c      	bne.n	8003220 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80031e6:	4b44      	ldr	r3, [pc, #272]	@ (80032f8 <HAL_RCC_OscConfig+0x240>)
 80031e8:	685b      	ldr	r3, [r3, #4]
 80031ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d116      	bne.n	8003220 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80031f2:	4b41      	ldr	r3, [pc, #260]	@ (80032f8 <HAL_RCC_OscConfig+0x240>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f003 0302 	and.w	r3, r3, #2
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d005      	beq.n	800320a <HAL_RCC_OscConfig+0x152>
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	68db      	ldr	r3, [r3, #12]
 8003202:	2b01      	cmp	r3, #1
 8003204:	d001      	beq.n	800320a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003206:	2301      	movs	r3, #1
 8003208:	e1c7      	b.n	800359a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800320a:	4b3b      	ldr	r3, [pc, #236]	@ (80032f8 <HAL_RCC_OscConfig+0x240>)
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	691b      	ldr	r3, [r3, #16]
 8003216:	00db      	lsls	r3, r3, #3
 8003218:	4937      	ldr	r1, [pc, #220]	@ (80032f8 <HAL_RCC_OscConfig+0x240>)
 800321a:	4313      	orrs	r3, r2
 800321c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800321e:	e03a      	b.n	8003296 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	68db      	ldr	r3, [r3, #12]
 8003224:	2b00      	cmp	r3, #0
 8003226:	d020      	beq.n	800326a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003228:	4b34      	ldr	r3, [pc, #208]	@ (80032fc <HAL_RCC_OscConfig+0x244>)
 800322a:	2201      	movs	r2, #1
 800322c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800322e:	f7fe fd93 	bl	8001d58 <HAL_GetTick>
 8003232:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003234:	e008      	b.n	8003248 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003236:	f7fe fd8f 	bl	8001d58 <HAL_GetTick>
 800323a:	4602      	mov	r2, r0
 800323c:	693b      	ldr	r3, [r7, #16]
 800323e:	1ad3      	subs	r3, r2, r3
 8003240:	2b02      	cmp	r3, #2
 8003242:	d901      	bls.n	8003248 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003244:	2303      	movs	r3, #3
 8003246:	e1a8      	b.n	800359a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003248:	4b2b      	ldr	r3, [pc, #172]	@ (80032f8 <HAL_RCC_OscConfig+0x240>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f003 0302 	and.w	r3, r3, #2
 8003250:	2b00      	cmp	r3, #0
 8003252:	d0f0      	beq.n	8003236 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003254:	4b28      	ldr	r3, [pc, #160]	@ (80032f8 <HAL_RCC_OscConfig+0x240>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	691b      	ldr	r3, [r3, #16]
 8003260:	00db      	lsls	r3, r3, #3
 8003262:	4925      	ldr	r1, [pc, #148]	@ (80032f8 <HAL_RCC_OscConfig+0x240>)
 8003264:	4313      	orrs	r3, r2
 8003266:	600b      	str	r3, [r1, #0]
 8003268:	e015      	b.n	8003296 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800326a:	4b24      	ldr	r3, [pc, #144]	@ (80032fc <HAL_RCC_OscConfig+0x244>)
 800326c:	2200      	movs	r2, #0
 800326e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003270:	f7fe fd72 	bl	8001d58 <HAL_GetTick>
 8003274:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003276:	e008      	b.n	800328a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003278:	f7fe fd6e 	bl	8001d58 <HAL_GetTick>
 800327c:	4602      	mov	r2, r0
 800327e:	693b      	ldr	r3, [r7, #16]
 8003280:	1ad3      	subs	r3, r2, r3
 8003282:	2b02      	cmp	r3, #2
 8003284:	d901      	bls.n	800328a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003286:	2303      	movs	r3, #3
 8003288:	e187      	b.n	800359a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800328a:	4b1b      	ldr	r3, [pc, #108]	@ (80032f8 <HAL_RCC_OscConfig+0x240>)
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f003 0302 	and.w	r3, r3, #2
 8003292:	2b00      	cmp	r3, #0
 8003294:	d1f0      	bne.n	8003278 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f003 0308 	and.w	r3, r3, #8
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d036      	beq.n	8003310 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	695b      	ldr	r3, [r3, #20]
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d016      	beq.n	80032d8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80032aa:	4b15      	ldr	r3, [pc, #84]	@ (8003300 <HAL_RCC_OscConfig+0x248>)
 80032ac:	2201      	movs	r2, #1
 80032ae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032b0:	f7fe fd52 	bl	8001d58 <HAL_GetTick>
 80032b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032b6:	e008      	b.n	80032ca <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032b8:	f7fe fd4e 	bl	8001d58 <HAL_GetTick>
 80032bc:	4602      	mov	r2, r0
 80032be:	693b      	ldr	r3, [r7, #16]
 80032c0:	1ad3      	subs	r3, r2, r3
 80032c2:	2b02      	cmp	r3, #2
 80032c4:	d901      	bls.n	80032ca <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80032c6:	2303      	movs	r3, #3
 80032c8:	e167      	b.n	800359a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032ca:	4b0b      	ldr	r3, [pc, #44]	@ (80032f8 <HAL_RCC_OscConfig+0x240>)
 80032cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80032ce:	f003 0302 	and.w	r3, r3, #2
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d0f0      	beq.n	80032b8 <HAL_RCC_OscConfig+0x200>
 80032d6:	e01b      	b.n	8003310 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80032d8:	4b09      	ldr	r3, [pc, #36]	@ (8003300 <HAL_RCC_OscConfig+0x248>)
 80032da:	2200      	movs	r2, #0
 80032dc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032de:	f7fe fd3b 	bl	8001d58 <HAL_GetTick>
 80032e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80032e4:	e00e      	b.n	8003304 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032e6:	f7fe fd37 	bl	8001d58 <HAL_GetTick>
 80032ea:	4602      	mov	r2, r0
 80032ec:	693b      	ldr	r3, [r7, #16]
 80032ee:	1ad3      	subs	r3, r2, r3
 80032f0:	2b02      	cmp	r3, #2
 80032f2:	d907      	bls.n	8003304 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80032f4:	2303      	movs	r3, #3
 80032f6:	e150      	b.n	800359a <HAL_RCC_OscConfig+0x4e2>
 80032f8:	40023800 	.word	0x40023800
 80032fc:	42470000 	.word	0x42470000
 8003300:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003304:	4b88      	ldr	r3, [pc, #544]	@ (8003528 <HAL_RCC_OscConfig+0x470>)
 8003306:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003308:	f003 0302 	and.w	r3, r3, #2
 800330c:	2b00      	cmp	r3, #0
 800330e:	d1ea      	bne.n	80032e6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f003 0304 	and.w	r3, r3, #4
 8003318:	2b00      	cmp	r3, #0
 800331a:	f000 8097 	beq.w	800344c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800331e:	2300      	movs	r3, #0
 8003320:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003322:	4b81      	ldr	r3, [pc, #516]	@ (8003528 <HAL_RCC_OscConfig+0x470>)
 8003324:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003326:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800332a:	2b00      	cmp	r3, #0
 800332c:	d10f      	bne.n	800334e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800332e:	2300      	movs	r3, #0
 8003330:	60bb      	str	r3, [r7, #8]
 8003332:	4b7d      	ldr	r3, [pc, #500]	@ (8003528 <HAL_RCC_OscConfig+0x470>)
 8003334:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003336:	4a7c      	ldr	r2, [pc, #496]	@ (8003528 <HAL_RCC_OscConfig+0x470>)
 8003338:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800333c:	6413      	str	r3, [r2, #64]	@ 0x40
 800333e:	4b7a      	ldr	r3, [pc, #488]	@ (8003528 <HAL_RCC_OscConfig+0x470>)
 8003340:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003342:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003346:	60bb      	str	r3, [r7, #8]
 8003348:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800334a:	2301      	movs	r3, #1
 800334c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800334e:	4b77      	ldr	r3, [pc, #476]	@ (800352c <HAL_RCC_OscConfig+0x474>)
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003356:	2b00      	cmp	r3, #0
 8003358:	d118      	bne.n	800338c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800335a:	4b74      	ldr	r3, [pc, #464]	@ (800352c <HAL_RCC_OscConfig+0x474>)
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	4a73      	ldr	r2, [pc, #460]	@ (800352c <HAL_RCC_OscConfig+0x474>)
 8003360:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003364:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003366:	f7fe fcf7 	bl	8001d58 <HAL_GetTick>
 800336a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800336c:	e008      	b.n	8003380 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800336e:	f7fe fcf3 	bl	8001d58 <HAL_GetTick>
 8003372:	4602      	mov	r2, r0
 8003374:	693b      	ldr	r3, [r7, #16]
 8003376:	1ad3      	subs	r3, r2, r3
 8003378:	2b02      	cmp	r3, #2
 800337a:	d901      	bls.n	8003380 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800337c:	2303      	movs	r3, #3
 800337e:	e10c      	b.n	800359a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003380:	4b6a      	ldr	r3, [pc, #424]	@ (800352c <HAL_RCC_OscConfig+0x474>)
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003388:	2b00      	cmp	r3, #0
 800338a:	d0f0      	beq.n	800336e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	689b      	ldr	r3, [r3, #8]
 8003390:	2b01      	cmp	r3, #1
 8003392:	d106      	bne.n	80033a2 <HAL_RCC_OscConfig+0x2ea>
 8003394:	4b64      	ldr	r3, [pc, #400]	@ (8003528 <HAL_RCC_OscConfig+0x470>)
 8003396:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003398:	4a63      	ldr	r2, [pc, #396]	@ (8003528 <HAL_RCC_OscConfig+0x470>)
 800339a:	f043 0301 	orr.w	r3, r3, #1
 800339e:	6713      	str	r3, [r2, #112]	@ 0x70
 80033a0:	e01c      	b.n	80033dc <HAL_RCC_OscConfig+0x324>
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	689b      	ldr	r3, [r3, #8]
 80033a6:	2b05      	cmp	r3, #5
 80033a8:	d10c      	bne.n	80033c4 <HAL_RCC_OscConfig+0x30c>
 80033aa:	4b5f      	ldr	r3, [pc, #380]	@ (8003528 <HAL_RCC_OscConfig+0x470>)
 80033ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033ae:	4a5e      	ldr	r2, [pc, #376]	@ (8003528 <HAL_RCC_OscConfig+0x470>)
 80033b0:	f043 0304 	orr.w	r3, r3, #4
 80033b4:	6713      	str	r3, [r2, #112]	@ 0x70
 80033b6:	4b5c      	ldr	r3, [pc, #368]	@ (8003528 <HAL_RCC_OscConfig+0x470>)
 80033b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033ba:	4a5b      	ldr	r2, [pc, #364]	@ (8003528 <HAL_RCC_OscConfig+0x470>)
 80033bc:	f043 0301 	orr.w	r3, r3, #1
 80033c0:	6713      	str	r3, [r2, #112]	@ 0x70
 80033c2:	e00b      	b.n	80033dc <HAL_RCC_OscConfig+0x324>
 80033c4:	4b58      	ldr	r3, [pc, #352]	@ (8003528 <HAL_RCC_OscConfig+0x470>)
 80033c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033c8:	4a57      	ldr	r2, [pc, #348]	@ (8003528 <HAL_RCC_OscConfig+0x470>)
 80033ca:	f023 0301 	bic.w	r3, r3, #1
 80033ce:	6713      	str	r3, [r2, #112]	@ 0x70
 80033d0:	4b55      	ldr	r3, [pc, #340]	@ (8003528 <HAL_RCC_OscConfig+0x470>)
 80033d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033d4:	4a54      	ldr	r2, [pc, #336]	@ (8003528 <HAL_RCC_OscConfig+0x470>)
 80033d6:	f023 0304 	bic.w	r3, r3, #4
 80033da:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	689b      	ldr	r3, [r3, #8]
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d015      	beq.n	8003410 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033e4:	f7fe fcb8 	bl	8001d58 <HAL_GetTick>
 80033e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033ea:	e00a      	b.n	8003402 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033ec:	f7fe fcb4 	bl	8001d58 <HAL_GetTick>
 80033f0:	4602      	mov	r2, r0
 80033f2:	693b      	ldr	r3, [r7, #16]
 80033f4:	1ad3      	subs	r3, r2, r3
 80033f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033fa:	4293      	cmp	r3, r2
 80033fc:	d901      	bls.n	8003402 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80033fe:	2303      	movs	r3, #3
 8003400:	e0cb      	b.n	800359a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003402:	4b49      	ldr	r3, [pc, #292]	@ (8003528 <HAL_RCC_OscConfig+0x470>)
 8003404:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003406:	f003 0302 	and.w	r3, r3, #2
 800340a:	2b00      	cmp	r3, #0
 800340c:	d0ee      	beq.n	80033ec <HAL_RCC_OscConfig+0x334>
 800340e:	e014      	b.n	800343a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003410:	f7fe fca2 	bl	8001d58 <HAL_GetTick>
 8003414:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003416:	e00a      	b.n	800342e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003418:	f7fe fc9e 	bl	8001d58 <HAL_GetTick>
 800341c:	4602      	mov	r2, r0
 800341e:	693b      	ldr	r3, [r7, #16]
 8003420:	1ad3      	subs	r3, r2, r3
 8003422:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003426:	4293      	cmp	r3, r2
 8003428:	d901      	bls.n	800342e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800342a:	2303      	movs	r3, #3
 800342c:	e0b5      	b.n	800359a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800342e:	4b3e      	ldr	r3, [pc, #248]	@ (8003528 <HAL_RCC_OscConfig+0x470>)
 8003430:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003432:	f003 0302 	and.w	r3, r3, #2
 8003436:	2b00      	cmp	r3, #0
 8003438:	d1ee      	bne.n	8003418 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800343a:	7dfb      	ldrb	r3, [r7, #23]
 800343c:	2b01      	cmp	r3, #1
 800343e:	d105      	bne.n	800344c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003440:	4b39      	ldr	r3, [pc, #228]	@ (8003528 <HAL_RCC_OscConfig+0x470>)
 8003442:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003444:	4a38      	ldr	r2, [pc, #224]	@ (8003528 <HAL_RCC_OscConfig+0x470>)
 8003446:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800344a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	699b      	ldr	r3, [r3, #24]
 8003450:	2b00      	cmp	r3, #0
 8003452:	f000 80a1 	beq.w	8003598 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003456:	4b34      	ldr	r3, [pc, #208]	@ (8003528 <HAL_RCC_OscConfig+0x470>)
 8003458:	689b      	ldr	r3, [r3, #8]
 800345a:	f003 030c 	and.w	r3, r3, #12
 800345e:	2b08      	cmp	r3, #8
 8003460:	d05c      	beq.n	800351c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	699b      	ldr	r3, [r3, #24]
 8003466:	2b02      	cmp	r3, #2
 8003468:	d141      	bne.n	80034ee <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800346a:	4b31      	ldr	r3, [pc, #196]	@ (8003530 <HAL_RCC_OscConfig+0x478>)
 800346c:	2200      	movs	r2, #0
 800346e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003470:	f7fe fc72 	bl	8001d58 <HAL_GetTick>
 8003474:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003476:	e008      	b.n	800348a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003478:	f7fe fc6e 	bl	8001d58 <HAL_GetTick>
 800347c:	4602      	mov	r2, r0
 800347e:	693b      	ldr	r3, [r7, #16]
 8003480:	1ad3      	subs	r3, r2, r3
 8003482:	2b02      	cmp	r3, #2
 8003484:	d901      	bls.n	800348a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003486:	2303      	movs	r3, #3
 8003488:	e087      	b.n	800359a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800348a:	4b27      	ldr	r3, [pc, #156]	@ (8003528 <HAL_RCC_OscConfig+0x470>)
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003492:	2b00      	cmp	r3, #0
 8003494:	d1f0      	bne.n	8003478 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	69da      	ldr	r2, [r3, #28]
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6a1b      	ldr	r3, [r3, #32]
 800349e:	431a      	orrs	r2, r3
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034a4:	019b      	lsls	r3, r3, #6
 80034a6:	431a      	orrs	r2, r3
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034ac:	085b      	lsrs	r3, r3, #1
 80034ae:	3b01      	subs	r3, #1
 80034b0:	041b      	lsls	r3, r3, #16
 80034b2:	431a      	orrs	r2, r3
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034b8:	061b      	lsls	r3, r3, #24
 80034ba:	491b      	ldr	r1, [pc, #108]	@ (8003528 <HAL_RCC_OscConfig+0x470>)
 80034bc:	4313      	orrs	r3, r2
 80034be:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80034c0:	4b1b      	ldr	r3, [pc, #108]	@ (8003530 <HAL_RCC_OscConfig+0x478>)
 80034c2:	2201      	movs	r2, #1
 80034c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034c6:	f7fe fc47 	bl	8001d58 <HAL_GetTick>
 80034ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034cc:	e008      	b.n	80034e0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034ce:	f7fe fc43 	bl	8001d58 <HAL_GetTick>
 80034d2:	4602      	mov	r2, r0
 80034d4:	693b      	ldr	r3, [r7, #16]
 80034d6:	1ad3      	subs	r3, r2, r3
 80034d8:	2b02      	cmp	r3, #2
 80034da:	d901      	bls.n	80034e0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80034dc:	2303      	movs	r3, #3
 80034de:	e05c      	b.n	800359a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034e0:	4b11      	ldr	r3, [pc, #68]	@ (8003528 <HAL_RCC_OscConfig+0x470>)
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d0f0      	beq.n	80034ce <HAL_RCC_OscConfig+0x416>
 80034ec:	e054      	b.n	8003598 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034ee:	4b10      	ldr	r3, [pc, #64]	@ (8003530 <HAL_RCC_OscConfig+0x478>)
 80034f0:	2200      	movs	r2, #0
 80034f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034f4:	f7fe fc30 	bl	8001d58 <HAL_GetTick>
 80034f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034fa:	e008      	b.n	800350e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034fc:	f7fe fc2c 	bl	8001d58 <HAL_GetTick>
 8003500:	4602      	mov	r2, r0
 8003502:	693b      	ldr	r3, [r7, #16]
 8003504:	1ad3      	subs	r3, r2, r3
 8003506:	2b02      	cmp	r3, #2
 8003508:	d901      	bls.n	800350e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800350a:	2303      	movs	r3, #3
 800350c:	e045      	b.n	800359a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800350e:	4b06      	ldr	r3, [pc, #24]	@ (8003528 <HAL_RCC_OscConfig+0x470>)
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003516:	2b00      	cmp	r3, #0
 8003518:	d1f0      	bne.n	80034fc <HAL_RCC_OscConfig+0x444>
 800351a:	e03d      	b.n	8003598 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	699b      	ldr	r3, [r3, #24]
 8003520:	2b01      	cmp	r3, #1
 8003522:	d107      	bne.n	8003534 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003524:	2301      	movs	r3, #1
 8003526:	e038      	b.n	800359a <HAL_RCC_OscConfig+0x4e2>
 8003528:	40023800 	.word	0x40023800
 800352c:	40007000 	.word	0x40007000
 8003530:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003534:	4b1b      	ldr	r3, [pc, #108]	@ (80035a4 <HAL_RCC_OscConfig+0x4ec>)
 8003536:	685b      	ldr	r3, [r3, #4]
 8003538:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	699b      	ldr	r3, [r3, #24]
 800353e:	2b01      	cmp	r3, #1
 8003540:	d028      	beq.n	8003594 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800354c:	429a      	cmp	r2, r3
 800354e:	d121      	bne.n	8003594 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800355a:	429a      	cmp	r2, r3
 800355c:	d11a      	bne.n	8003594 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800355e:	68fa      	ldr	r2, [r7, #12]
 8003560:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003564:	4013      	ands	r3, r2
 8003566:	687a      	ldr	r2, [r7, #4]
 8003568:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800356a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800356c:	4293      	cmp	r3, r2
 800356e:	d111      	bne.n	8003594 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800357a:	085b      	lsrs	r3, r3, #1
 800357c:	3b01      	subs	r3, #1
 800357e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003580:	429a      	cmp	r2, r3
 8003582:	d107      	bne.n	8003594 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800358e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003590:	429a      	cmp	r2, r3
 8003592:	d001      	beq.n	8003598 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003594:	2301      	movs	r3, #1
 8003596:	e000      	b.n	800359a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003598:	2300      	movs	r3, #0
}
 800359a:	4618      	mov	r0, r3
 800359c:	3718      	adds	r7, #24
 800359e:	46bd      	mov	sp, r7
 80035a0:	bd80      	pop	{r7, pc}
 80035a2:	bf00      	nop
 80035a4:	40023800 	.word	0x40023800

080035a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b084      	sub	sp, #16
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
 80035b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d101      	bne.n	80035bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80035b8:	2301      	movs	r3, #1
 80035ba:	e0cc      	b.n	8003756 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80035bc:	4b68      	ldr	r3, [pc, #416]	@ (8003760 <HAL_RCC_ClockConfig+0x1b8>)
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f003 0307 	and.w	r3, r3, #7
 80035c4:	683a      	ldr	r2, [r7, #0]
 80035c6:	429a      	cmp	r2, r3
 80035c8:	d90c      	bls.n	80035e4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035ca:	4b65      	ldr	r3, [pc, #404]	@ (8003760 <HAL_RCC_ClockConfig+0x1b8>)
 80035cc:	683a      	ldr	r2, [r7, #0]
 80035ce:	b2d2      	uxtb	r2, r2
 80035d0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035d2:	4b63      	ldr	r3, [pc, #396]	@ (8003760 <HAL_RCC_ClockConfig+0x1b8>)
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f003 0307 	and.w	r3, r3, #7
 80035da:	683a      	ldr	r2, [r7, #0]
 80035dc:	429a      	cmp	r2, r3
 80035de:	d001      	beq.n	80035e4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80035e0:	2301      	movs	r3, #1
 80035e2:	e0b8      	b.n	8003756 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f003 0302 	and.w	r3, r3, #2
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d020      	beq.n	8003632 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f003 0304 	and.w	r3, r3, #4
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d005      	beq.n	8003608 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80035fc:	4b59      	ldr	r3, [pc, #356]	@ (8003764 <HAL_RCC_ClockConfig+0x1bc>)
 80035fe:	689b      	ldr	r3, [r3, #8]
 8003600:	4a58      	ldr	r2, [pc, #352]	@ (8003764 <HAL_RCC_ClockConfig+0x1bc>)
 8003602:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003606:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f003 0308 	and.w	r3, r3, #8
 8003610:	2b00      	cmp	r3, #0
 8003612:	d005      	beq.n	8003620 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003614:	4b53      	ldr	r3, [pc, #332]	@ (8003764 <HAL_RCC_ClockConfig+0x1bc>)
 8003616:	689b      	ldr	r3, [r3, #8]
 8003618:	4a52      	ldr	r2, [pc, #328]	@ (8003764 <HAL_RCC_ClockConfig+0x1bc>)
 800361a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800361e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003620:	4b50      	ldr	r3, [pc, #320]	@ (8003764 <HAL_RCC_ClockConfig+0x1bc>)
 8003622:	689b      	ldr	r3, [r3, #8]
 8003624:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	689b      	ldr	r3, [r3, #8]
 800362c:	494d      	ldr	r1, [pc, #308]	@ (8003764 <HAL_RCC_ClockConfig+0x1bc>)
 800362e:	4313      	orrs	r3, r2
 8003630:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f003 0301 	and.w	r3, r3, #1
 800363a:	2b00      	cmp	r3, #0
 800363c:	d044      	beq.n	80036c8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	685b      	ldr	r3, [r3, #4]
 8003642:	2b01      	cmp	r3, #1
 8003644:	d107      	bne.n	8003656 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003646:	4b47      	ldr	r3, [pc, #284]	@ (8003764 <HAL_RCC_ClockConfig+0x1bc>)
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800364e:	2b00      	cmp	r3, #0
 8003650:	d119      	bne.n	8003686 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003652:	2301      	movs	r3, #1
 8003654:	e07f      	b.n	8003756 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	685b      	ldr	r3, [r3, #4]
 800365a:	2b02      	cmp	r3, #2
 800365c:	d003      	beq.n	8003666 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003662:	2b03      	cmp	r3, #3
 8003664:	d107      	bne.n	8003676 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003666:	4b3f      	ldr	r3, [pc, #252]	@ (8003764 <HAL_RCC_ClockConfig+0x1bc>)
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800366e:	2b00      	cmp	r3, #0
 8003670:	d109      	bne.n	8003686 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003672:	2301      	movs	r3, #1
 8003674:	e06f      	b.n	8003756 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003676:	4b3b      	ldr	r3, [pc, #236]	@ (8003764 <HAL_RCC_ClockConfig+0x1bc>)
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f003 0302 	and.w	r3, r3, #2
 800367e:	2b00      	cmp	r3, #0
 8003680:	d101      	bne.n	8003686 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003682:	2301      	movs	r3, #1
 8003684:	e067      	b.n	8003756 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003686:	4b37      	ldr	r3, [pc, #220]	@ (8003764 <HAL_RCC_ClockConfig+0x1bc>)
 8003688:	689b      	ldr	r3, [r3, #8]
 800368a:	f023 0203 	bic.w	r2, r3, #3
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	685b      	ldr	r3, [r3, #4]
 8003692:	4934      	ldr	r1, [pc, #208]	@ (8003764 <HAL_RCC_ClockConfig+0x1bc>)
 8003694:	4313      	orrs	r3, r2
 8003696:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003698:	f7fe fb5e 	bl	8001d58 <HAL_GetTick>
 800369c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800369e:	e00a      	b.n	80036b6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036a0:	f7fe fb5a 	bl	8001d58 <HAL_GetTick>
 80036a4:	4602      	mov	r2, r0
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	1ad3      	subs	r3, r2, r3
 80036aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036ae:	4293      	cmp	r3, r2
 80036b0:	d901      	bls.n	80036b6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80036b2:	2303      	movs	r3, #3
 80036b4:	e04f      	b.n	8003756 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036b6:	4b2b      	ldr	r3, [pc, #172]	@ (8003764 <HAL_RCC_ClockConfig+0x1bc>)
 80036b8:	689b      	ldr	r3, [r3, #8]
 80036ba:	f003 020c 	and.w	r2, r3, #12
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	685b      	ldr	r3, [r3, #4]
 80036c2:	009b      	lsls	r3, r3, #2
 80036c4:	429a      	cmp	r2, r3
 80036c6:	d1eb      	bne.n	80036a0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80036c8:	4b25      	ldr	r3, [pc, #148]	@ (8003760 <HAL_RCC_ClockConfig+0x1b8>)
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f003 0307 	and.w	r3, r3, #7
 80036d0:	683a      	ldr	r2, [r7, #0]
 80036d2:	429a      	cmp	r2, r3
 80036d4:	d20c      	bcs.n	80036f0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036d6:	4b22      	ldr	r3, [pc, #136]	@ (8003760 <HAL_RCC_ClockConfig+0x1b8>)
 80036d8:	683a      	ldr	r2, [r7, #0]
 80036da:	b2d2      	uxtb	r2, r2
 80036dc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80036de:	4b20      	ldr	r3, [pc, #128]	@ (8003760 <HAL_RCC_ClockConfig+0x1b8>)
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f003 0307 	and.w	r3, r3, #7
 80036e6:	683a      	ldr	r2, [r7, #0]
 80036e8:	429a      	cmp	r2, r3
 80036ea:	d001      	beq.n	80036f0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80036ec:	2301      	movs	r3, #1
 80036ee:	e032      	b.n	8003756 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f003 0304 	and.w	r3, r3, #4
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d008      	beq.n	800370e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80036fc:	4b19      	ldr	r3, [pc, #100]	@ (8003764 <HAL_RCC_ClockConfig+0x1bc>)
 80036fe:	689b      	ldr	r3, [r3, #8]
 8003700:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	68db      	ldr	r3, [r3, #12]
 8003708:	4916      	ldr	r1, [pc, #88]	@ (8003764 <HAL_RCC_ClockConfig+0x1bc>)
 800370a:	4313      	orrs	r3, r2
 800370c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f003 0308 	and.w	r3, r3, #8
 8003716:	2b00      	cmp	r3, #0
 8003718:	d009      	beq.n	800372e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800371a:	4b12      	ldr	r3, [pc, #72]	@ (8003764 <HAL_RCC_ClockConfig+0x1bc>)
 800371c:	689b      	ldr	r3, [r3, #8]
 800371e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	691b      	ldr	r3, [r3, #16]
 8003726:	00db      	lsls	r3, r3, #3
 8003728:	490e      	ldr	r1, [pc, #56]	@ (8003764 <HAL_RCC_ClockConfig+0x1bc>)
 800372a:	4313      	orrs	r3, r2
 800372c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800372e:	f000 f821 	bl	8003774 <HAL_RCC_GetSysClockFreq>
 8003732:	4602      	mov	r2, r0
 8003734:	4b0b      	ldr	r3, [pc, #44]	@ (8003764 <HAL_RCC_ClockConfig+0x1bc>)
 8003736:	689b      	ldr	r3, [r3, #8]
 8003738:	091b      	lsrs	r3, r3, #4
 800373a:	f003 030f 	and.w	r3, r3, #15
 800373e:	490a      	ldr	r1, [pc, #40]	@ (8003768 <HAL_RCC_ClockConfig+0x1c0>)
 8003740:	5ccb      	ldrb	r3, [r1, r3]
 8003742:	fa22 f303 	lsr.w	r3, r2, r3
 8003746:	4a09      	ldr	r2, [pc, #36]	@ (800376c <HAL_RCC_ClockConfig+0x1c4>)
 8003748:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800374a:	4b09      	ldr	r3, [pc, #36]	@ (8003770 <HAL_RCC_ClockConfig+0x1c8>)
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	4618      	mov	r0, r3
 8003750:	f7fe fabe 	bl	8001cd0 <HAL_InitTick>

  return HAL_OK;
 8003754:	2300      	movs	r3, #0
}
 8003756:	4618      	mov	r0, r3
 8003758:	3710      	adds	r7, #16
 800375a:	46bd      	mov	sp, r7
 800375c:	bd80      	pop	{r7, pc}
 800375e:	bf00      	nop
 8003760:	40023c00 	.word	0x40023c00
 8003764:	40023800 	.word	0x40023800
 8003768:	08005028 	.word	0x08005028
 800376c:	20000000 	.word	0x20000000
 8003770:	20000004 	.word	0x20000004

08003774 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003774:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003778:	b094      	sub	sp, #80	@ 0x50
 800377a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800377c:	2300      	movs	r3, #0
 800377e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003780:	2300      	movs	r3, #0
 8003782:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003784:	2300      	movs	r3, #0
 8003786:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003788:	2300      	movs	r3, #0
 800378a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800378c:	4b79      	ldr	r3, [pc, #484]	@ (8003974 <HAL_RCC_GetSysClockFreq+0x200>)
 800378e:	689b      	ldr	r3, [r3, #8]
 8003790:	f003 030c 	and.w	r3, r3, #12
 8003794:	2b08      	cmp	r3, #8
 8003796:	d00d      	beq.n	80037b4 <HAL_RCC_GetSysClockFreq+0x40>
 8003798:	2b08      	cmp	r3, #8
 800379a:	f200 80e1 	bhi.w	8003960 <HAL_RCC_GetSysClockFreq+0x1ec>
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d002      	beq.n	80037a8 <HAL_RCC_GetSysClockFreq+0x34>
 80037a2:	2b04      	cmp	r3, #4
 80037a4:	d003      	beq.n	80037ae <HAL_RCC_GetSysClockFreq+0x3a>
 80037a6:	e0db      	b.n	8003960 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80037a8:	4b73      	ldr	r3, [pc, #460]	@ (8003978 <HAL_RCC_GetSysClockFreq+0x204>)
 80037aa:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80037ac:	e0db      	b.n	8003966 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80037ae:	4b73      	ldr	r3, [pc, #460]	@ (800397c <HAL_RCC_GetSysClockFreq+0x208>)
 80037b0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80037b2:	e0d8      	b.n	8003966 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80037b4:	4b6f      	ldr	r3, [pc, #444]	@ (8003974 <HAL_RCC_GetSysClockFreq+0x200>)
 80037b6:	685b      	ldr	r3, [r3, #4]
 80037b8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80037bc:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80037be:	4b6d      	ldr	r3, [pc, #436]	@ (8003974 <HAL_RCC_GetSysClockFreq+0x200>)
 80037c0:	685b      	ldr	r3, [r3, #4]
 80037c2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d063      	beq.n	8003892 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80037ca:	4b6a      	ldr	r3, [pc, #424]	@ (8003974 <HAL_RCC_GetSysClockFreq+0x200>)
 80037cc:	685b      	ldr	r3, [r3, #4]
 80037ce:	099b      	lsrs	r3, r3, #6
 80037d0:	2200      	movs	r2, #0
 80037d2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80037d4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80037d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80037dc:	633b      	str	r3, [r7, #48]	@ 0x30
 80037de:	2300      	movs	r3, #0
 80037e0:	637b      	str	r3, [r7, #52]	@ 0x34
 80037e2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80037e6:	4622      	mov	r2, r4
 80037e8:	462b      	mov	r3, r5
 80037ea:	f04f 0000 	mov.w	r0, #0
 80037ee:	f04f 0100 	mov.w	r1, #0
 80037f2:	0159      	lsls	r1, r3, #5
 80037f4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80037f8:	0150      	lsls	r0, r2, #5
 80037fa:	4602      	mov	r2, r0
 80037fc:	460b      	mov	r3, r1
 80037fe:	4621      	mov	r1, r4
 8003800:	1a51      	subs	r1, r2, r1
 8003802:	6139      	str	r1, [r7, #16]
 8003804:	4629      	mov	r1, r5
 8003806:	eb63 0301 	sbc.w	r3, r3, r1
 800380a:	617b      	str	r3, [r7, #20]
 800380c:	f04f 0200 	mov.w	r2, #0
 8003810:	f04f 0300 	mov.w	r3, #0
 8003814:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003818:	4659      	mov	r1, fp
 800381a:	018b      	lsls	r3, r1, #6
 800381c:	4651      	mov	r1, sl
 800381e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003822:	4651      	mov	r1, sl
 8003824:	018a      	lsls	r2, r1, #6
 8003826:	4651      	mov	r1, sl
 8003828:	ebb2 0801 	subs.w	r8, r2, r1
 800382c:	4659      	mov	r1, fp
 800382e:	eb63 0901 	sbc.w	r9, r3, r1
 8003832:	f04f 0200 	mov.w	r2, #0
 8003836:	f04f 0300 	mov.w	r3, #0
 800383a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800383e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003842:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003846:	4690      	mov	r8, r2
 8003848:	4699      	mov	r9, r3
 800384a:	4623      	mov	r3, r4
 800384c:	eb18 0303 	adds.w	r3, r8, r3
 8003850:	60bb      	str	r3, [r7, #8]
 8003852:	462b      	mov	r3, r5
 8003854:	eb49 0303 	adc.w	r3, r9, r3
 8003858:	60fb      	str	r3, [r7, #12]
 800385a:	f04f 0200 	mov.w	r2, #0
 800385e:	f04f 0300 	mov.w	r3, #0
 8003862:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003866:	4629      	mov	r1, r5
 8003868:	024b      	lsls	r3, r1, #9
 800386a:	4621      	mov	r1, r4
 800386c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003870:	4621      	mov	r1, r4
 8003872:	024a      	lsls	r2, r1, #9
 8003874:	4610      	mov	r0, r2
 8003876:	4619      	mov	r1, r3
 8003878:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800387a:	2200      	movs	r2, #0
 800387c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800387e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003880:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003884:	f7fd f82a 	bl	80008dc <__aeabi_uldivmod>
 8003888:	4602      	mov	r2, r0
 800388a:	460b      	mov	r3, r1
 800388c:	4613      	mov	r3, r2
 800388e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003890:	e058      	b.n	8003944 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003892:	4b38      	ldr	r3, [pc, #224]	@ (8003974 <HAL_RCC_GetSysClockFreq+0x200>)
 8003894:	685b      	ldr	r3, [r3, #4]
 8003896:	099b      	lsrs	r3, r3, #6
 8003898:	2200      	movs	r2, #0
 800389a:	4618      	mov	r0, r3
 800389c:	4611      	mov	r1, r2
 800389e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80038a2:	623b      	str	r3, [r7, #32]
 80038a4:	2300      	movs	r3, #0
 80038a6:	627b      	str	r3, [r7, #36]	@ 0x24
 80038a8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80038ac:	4642      	mov	r2, r8
 80038ae:	464b      	mov	r3, r9
 80038b0:	f04f 0000 	mov.w	r0, #0
 80038b4:	f04f 0100 	mov.w	r1, #0
 80038b8:	0159      	lsls	r1, r3, #5
 80038ba:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80038be:	0150      	lsls	r0, r2, #5
 80038c0:	4602      	mov	r2, r0
 80038c2:	460b      	mov	r3, r1
 80038c4:	4641      	mov	r1, r8
 80038c6:	ebb2 0a01 	subs.w	sl, r2, r1
 80038ca:	4649      	mov	r1, r9
 80038cc:	eb63 0b01 	sbc.w	fp, r3, r1
 80038d0:	f04f 0200 	mov.w	r2, #0
 80038d4:	f04f 0300 	mov.w	r3, #0
 80038d8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80038dc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80038e0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80038e4:	ebb2 040a 	subs.w	r4, r2, sl
 80038e8:	eb63 050b 	sbc.w	r5, r3, fp
 80038ec:	f04f 0200 	mov.w	r2, #0
 80038f0:	f04f 0300 	mov.w	r3, #0
 80038f4:	00eb      	lsls	r3, r5, #3
 80038f6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80038fa:	00e2      	lsls	r2, r4, #3
 80038fc:	4614      	mov	r4, r2
 80038fe:	461d      	mov	r5, r3
 8003900:	4643      	mov	r3, r8
 8003902:	18e3      	adds	r3, r4, r3
 8003904:	603b      	str	r3, [r7, #0]
 8003906:	464b      	mov	r3, r9
 8003908:	eb45 0303 	adc.w	r3, r5, r3
 800390c:	607b      	str	r3, [r7, #4]
 800390e:	f04f 0200 	mov.w	r2, #0
 8003912:	f04f 0300 	mov.w	r3, #0
 8003916:	e9d7 4500 	ldrd	r4, r5, [r7]
 800391a:	4629      	mov	r1, r5
 800391c:	028b      	lsls	r3, r1, #10
 800391e:	4621      	mov	r1, r4
 8003920:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003924:	4621      	mov	r1, r4
 8003926:	028a      	lsls	r2, r1, #10
 8003928:	4610      	mov	r0, r2
 800392a:	4619      	mov	r1, r3
 800392c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800392e:	2200      	movs	r2, #0
 8003930:	61bb      	str	r3, [r7, #24]
 8003932:	61fa      	str	r2, [r7, #28]
 8003934:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003938:	f7fc ffd0 	bl	80008dc <__aeabi_uldivmod>
 800393c:	4602      	mov	r2, r0
 800393e:	460b      	mov	r3, r1
 8003940:	4613      	mov	r3, r2
 8003942:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003944:	4b0b      	ldr	r3, [pc, #44]	@ (8003974 <HAL_RCC_GetSysClockFreq+0x200>)
 8003946:	685b      	ldr	r3, [r3, #4]
 8003948:	0c1b      	lsrs	r3, r3, #16
 800394a:	f003 0303 	and.w	r3, r3, #3
 800394e:	3301      	adds	r3, #1
 8003950:	005b      	lsls	r3, r3, #1
 8003952:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003954:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003956:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003958:	fbb2 f3f3 	udiv	r3, r2, r3
 800395c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800395e:	e002      	b.n	8003966 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003960:	4b05      	ldr	r3, [pc, #20]	@ (8003978 <HAL_RCC_GetSysClockFreq+0x204>)
 8003962:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003964:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003966:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003968:	4618      	mov	r0, r3
 800396a:	3750      	adds	r7, #80	@ 0x50
 800396c:	46bd      	mov	sp, r7
 800396e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003972:	bf00      	nop
 8003974:	40023800 	.word	0x40023800
 8003978:	00f42400 	.word	0x00f42400
 800397c:	007a1200 	.word	0x007a1200

08003980 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003980:	b480      	push	{r7}
 8003982:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003984:	4b03      	ldr	r3, [pc, #12]	@ (8003994 <HAL_RCC_GetHCLKFreq+0x14>)
 8003986:	681b      	ldr	r3, [r3, #0]
}
 8003988:	4618      	mov	r0, r3
 800398a:	46bd      	mov	sp, r7
 800398c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003990:	4770      	bx	lr
 8003992:	bf00      	nop
 8003994:	20000000 	.word	0x20000000

08003998 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003998:	b580      	push	{r7, lr}
 800399a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800399c:	f7ff fff0 	bl	8003980 <HAL_RCC_GetHCLKFreq>
 80039a0:	4602      	mov	r2, r0
 80039a2:	4b05      	ldr	r3, [pc, #20]	@ (80039b8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80039a4:	689b      	ldr	r3, [r3, #8]
 80039a6:	0a9b      	lsrs	r3, r3, #10
 80039a8:	f003 0307 	and.w	r3, r3, #7
 80039ac:	4903      	ldr	r1, [pc, #12]	@ (80039bc <HAL_RCC_GetPCLK1Freq+0x24>)
 80039ae:	5ccb      	ldrb	r3, [r1, r3]
 80039b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80039b4:	4618      	mov	r0, r3
 80039b6:	bd80      	pop	{r7, pc}
 80039b8:	40023800 	.word	0x40023800
 80039bc:	08005038 	.word	0x08005038

080039c0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b082      	sub	sp, #8
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d101      	bne.n	80039d2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80039ce:	2301      	movs	r3, #1
 80039d0:	e07b      	b.n	8003aca <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d108      	bne.n	80039ec <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	685b      	ldr	r3, [r3, #4]
 80039de:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80039e2:	d009      	beq.n	80039f8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	2200      	movs	r2, #0
 80039e8:	61da      	str	r2, [r3, #28]
 80039ea:	e005      	b.n	80039f8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	2200      	movs	r2, #0
 80039f0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	2200      	movs	r2, #0
 80039f6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2200      	movs	r2, #0
 80039fc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003a04:	b2db      	uxtb	r3, r3
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d106      	bne.n	8003a18 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003a12:	6878      	ldr	r0, [r7, #4]
 8003a14:	f7fd ff94 	bl	8001940 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2202      	movs	r2, #2
 8003a1c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	681a      	ldr	r2, [r3, #0]
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003a2e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	685b      	ldr	r3, [r3, #4]
 8003a34:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	689b      	ldr	r3, [r3, #8]
 8003a3c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003a40:	431a      	orrs	r2, r3
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	68db      	ldr	r3, [r3, #12]
 8003a46:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003a4a:	431a      	orrs	r2, r3
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	691b      	ldr	r3, [r3, #16]
 8003a50:	f003 0302 	and.w	r3, r3, #2
 8003a54:	431a      	orrs	r2, r3
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	695b      	ldr	r3, [r3, #20]
 8003a5a:	f003 0301 	and.w	r3, r3, #1
 8003a5e:	431a      	orrs	r2, r3
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	699b      	ldr	r3, [r3, #24]
 8003a64:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003a68:	431a      	orrs	r2, r3
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	69db      	ldr	r3, [r3, #28]
 8003a6e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003a72:	431a      	orrs	r2, r3
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	6a1b      	ldr	r3, [r3, #32]
 8003a78:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a7c:	ea42 0103 	orr.w	r1, r2, r3
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a84:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	430a      	orrs	r2, r1
 8003a8e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	699b      	ldr	r3, [r3, #24]
 8003a94:	0c1b      	lsrs	r3, r3, #16
 8003a96:	f003 0104 	and.w	r1, r3, #4
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a9e:	f003 0210 	and.w	r2, r3, #16
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	430a      	orrs	r2, r1
 8003aa8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	69da      	ldr	r2, [r3, #28]
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003ab8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	2200      	movs	r2, #0
 8003abe:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2201      	movs	r2, #1
 8003ac4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003ac8:	2300      	movs	r3, #0
}
 8003aca:	4618      	mov	r0, r3
 8003acc:	3708      	adds	r7, #8
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	bd80      	pop	{r7, pc}

08003ad2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003ad2:	b580      	push	{r7, lr}
 8003ad4:	b08a      	sub	sp, #40	@ 0x28
 8003ad6:	af00      	add	r7, sp, #0
 8003ad8:	60f8      	str	r0, [r7, #12]
 8003ada:	60b9      	str	r1, [r7, #8]
 8003adc:	607a      	str	r2, [r7, #4]
 8003ade:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003ae0:	2301      	movs	r3, #1
 8003ae2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003ae4:	f7fe f938 	bl	8001d58 <HAL_GetTick>
 8003ae8:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003af0:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	685b      	ldr	r3, [r3, #4]
 8003af6:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8003af8:	887b      	ldrh	r3, [r7, #2]
 8003afa:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003afc:	7ffb      	ldrb	r3, [r7, #31]
 8003afe:	2b01      	cmp	r3, #1
 8003b00:	d00c      	beq.n	8003b1c <HAL_SPI_TransmitReceive+0x4a>
 8003b02:	69bb      	ldr	r3, [r7, #24]
 8003b04:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003b08:	d106      	bne.n	8003b18 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	689b      	ldr	r3, [r3, #8]
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d102      	bne.n	8003b18 <HAL_SPI_TransmitReceive+0x46>
 8003b12:	7ffb      	ldrb	r3, [r7, #31]
 8003b14:	2b04      	cmp	r3, #4
 8003b16:	d001      	beq.n	8003b1c <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8003b18:	2302      	movs	r3, #2
 8003b1a:	e17f      	b.n	8003e1c <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003b1c:	68bb      	ldr	r3, [r7, #8]
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d005      	beq.n	8003b2e <HAL_SPI_TransmitReceive+0x5c>
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d002      	beq.n	8003b2e <HAL_SPI_TransmitReceive+0x5c>
 8003b28:	887b      	ldrh	r3, [r7, #2]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d101      	bne.n	8003b32 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8003b2e:	2301      	movs	r3, #1
 8003b30:	e174      	b.n	8003e1c <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003b38:	2b01      	cmp	r3, #1
 8003b3a:	d101      	bne.n	8003b40 <HAL_SPI_TransmitReceive+0x6e>
 8003b3c:	2302      	movs	r3, #2
 8003b3e:	e16d      	b.n	8003e1c <HAL_SPI_TransmitReceive+0x34a>
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	2201      	movs	r2, #1
 8003b44:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003b4e:	b2db      	uxtb	r3, r3
 8003b50:	2b04      	cmp	r3, #4
 8003b52:	d003      	beq.n	8003b5c <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	2205      	movs	r2, #5
 8003b58:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	2200      	movs	r2, #0
 8003b60:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	687a      	ldr	r2, [r7, #4]
 8003b66:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	887a      	ldrh	r2, [r7, #2]
 8003b6c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	887a      	ldrh	r2, [r7, #2]
 8003b72:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	68ba      	ldr	r2, [r7, #8]
 8003b78:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	887a      	ldrh	r2, [r7, #2]
 8003b7e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	887a      	ldrh	r2, [r7, #2]
 8003b84:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	2200      	movs	r2, #0
 8003b8a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	2200      	movs	r2, #0
 8003b90:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b9c:	2b40      	cmp	r3, #64	@ 0x40
 8003b9e:	d007      	beq.n	8003bb0 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	681a      	ldr	r2, [r3, #0]
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003bae:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	68db      	ldr	r3, [r3, #12]
 8003bb4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003bb8:	d17e      	bne.n	8003cb8 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	685b      	ldr	r3, [r3, #4]
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d002      	beq.n	8003bc8 <HAL_SPI_TransmitReceive+0xf6>
 8003bc2:	8afb      	ldrh	r3, [r7, #22]
 8003bc4:	2b01      	cmp	r3, #1
 8003bc6:	d16c      	bne.n	8003ca2 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bcc:	881a      	ldrh	r2, [r3, #0]
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bd8:	1c9a      	adds	r2, r3, #2
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003be2:	b29b      	uxth	r3, r3
 8003be4:	3b01      	subs	r3, #1
 8003be6:	b29a      	uxth	r2, r3
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003bec:	e059      	b.n	8003ca2 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	689b      	ldr	r3, [r3, #8]
 8003bf4:	f003 0302 	and.w	r3, r3, #2
 8003bf8:	2b02      	cmp	r3, #2
 8003bfa:	d11b      	bne.n	8003c34 <HAL_SPI_TransmitReceive+0x162>
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003c00:	b29b      	uxth	r3, r3
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d016      	beq.n	8003c34 <HAL_SPI_TransmitReceive+0x162>
 8003c06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c08:	2b01      	cmp	r3, #1
 8003c0a:	d113      	bne.n	8003c34 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c10:	881a      	ldrh	r2, [r3, #0]
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c1c:	1c9a      	adds	r2, r3, #2
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003c26:	b29b      	uxth	r3, r3
 8003c28:	3b01      	subs	r3, #1
 8003c2a:	b29a      	uxth	r2, r3
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003c30:	2300      	movs	r3, #0
 8003c32:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	689b      	ldr	r3, [r3, #8]
 8003c3a:	f003 0301 	and.w	r3, r3, #1
 8003c3e:	2b01      	cmp	r3, #1
 8003c40:	d119      	bne.n	8003c76 <HAL_SPI_TransmitReceive+0x1a4>
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c46:	b29b      	uxth	r3, r3
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d014      	beq.n	8003c76 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	68da      	ldr	r2, [r3, #12]
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c56:	b292      	uxth	r2, r2
 8003c58:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c5e:	1c9a      	adds	r2, r3, #2
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c68:	b29b      	uxth	r3, r3
 8003c6a:	3b01      	subs	r3, #1
 8003c6c:	b29a      	uxth	r2, r3
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003c72:	2301      	movs	r3, #1
 8003c74:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003c76:	f7fe f86f 	bl	8001d58 <HAL_GetTick>
 8003c7a:	4602      	mov	r2, r0
 8003c7c:	6a3b      	ldr	r3, [r7, #32]
 8003c7e:	1ad3      	subs	r3, r2, r3
 8003c80:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003c82:	429a      	cmp	r2, r3
 8003c84:	d80d      	bhi.n	8003ca2 <HAL_SPI_TransmitReceive+0x1d0>
 8003c86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c88:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003c8c:	d009      	beq.n	8003ca2 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	2201      	movs	r2, #1
 8003c92:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	2200      	movs	r2, #0
 8003c9a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8003c9e:	2303      	movs	r3, #3
 8003ca0:	e0bc      	b.n	8003e1c <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003ca6:	b29b      	uxth	r3, r3
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d1a0      	bne.n	8003bee <HAL_SPI_TransmitReceive+0x11c>
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003cb0:	b29b      	uxth	r3, r3
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d19b      	bne.n	8003bee <HAL_SPI_TransmitReceive+0x11c>
 8003cb6:	e082      	b.n	8003dbe <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	685b      	ldr	r3, [r3, #4]
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d002      	beq.n	8003cc6 <HAL_SPI_TransmitReceive+0x1f4>
 8003cc0:	8afb      	ldrh	r3, [r7, #22]
 8003cc2:	2b01      	cmp	r3, #1
 8003cc4:	d171      	bne.n	8003daa <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	330c      	adds	r3, #12
 8003cd0:	7812      	ldrb	r2, [r2, #0]
 8003cd2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cd8:	1c5a      	adds	r2, r3, #1
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003ce2:	b29b      	uxth	r3, r3
 8003ce4:	3b01      	subs	r3, #1
 8003ce6:	b29a      	uxth	r2, r3
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003cec:	e05d      	b.n	8003daa <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	689b      	ldr	r3, [r3, #8]
 8003cf4:	f003 0302 	and.w	r3, r3, #2
 8003cf8:	2b02      	cmp	r3, #2
 8003cfa:	d11c      	bne.n	8003d36 <HAL_SPI_TransmitReceive+0x264>
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003d00:	b29b      	uxth	r3, r3
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d017      	beq.n	8003d36 <HAL_SPI_TransmitReceive+0x264>
 8003d06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d08:	2b01      	cmp	r3, #1
 8003d0a:	d114      	bne.n	8003d36 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	330c      	adds	r3, #12
 8003d16:	7812      	ldrb	r2, [r2, #0]
 8003d18:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d1e:	1c5a      	adds	r2, r3, #1
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003d28:	b29b      	uxth	r3, r3
 8003d2a:	3b01      	subs	r3, #1
 8003d2c:	b29a      	uxth	r2, r3
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003d32:	2300      	movs	r3, #0
 8003d34:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	689b      	ldr	r3, [r3, #8]
 8003d3c:	f003 0301 	and.w	r3, r3, #1
 8003d40:	2b01      	cmp	r3, #1
 8003d42:	d119      	bne.n	8003d78 <HAL_SPI_TransmitReceive+0x2a6>
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d48:	b29b      	uxth	r3, r3
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d014      	beq.n	8003d78 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	68da      	ldr	r2, [r3, #12]
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d58:	b2d2      	uxtb	r2, r2
 8003d5a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d60:	1c5a      	adds	r2, r3, #1
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d6a:	b29b      	uxth	r3, r3
 8003d6c:	3b01      	subs	r3, #1
 8003d6e:	b29a      	uxth	r2, r3
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003d74:	2301      	movs	r3, #1
 8003d76:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003d78:	f7fd ffee 	bl	8001d58 <HAL_GetTick>
 8003d7c:	4602      	mov	r2, r0
 8003d7e:	6a3b      	ldr	r3, [r7, #32]
 8003d80:	1ad3      	subs	r3, r2, r3
 8003d82:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003d84:	429a      	cmp	r2, r3
 8003d86:	d803      	bhi.n	8003d90 <HAL_SPI_TransmitReceive+0x2be>
 8003d88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d8a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003d8e:	d102      	bne.n	8003d96 <HAL_SPI_TransmitReceive+0x2c4>
 8003d90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d109      	bne.n	8003daa <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	2201      	movs	r2, #1
 8003d9a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	2200      	movs	r2, #0
 8003da2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8003da6:	2303      	movs	r3, #3
 8003da8:	e038      	b.n	8003e1c <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003dae:	b29b      	uxth	r3, r3
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d19c      	bne.n	8003cee <HAL_SPI_TransmitReceive+0x21c>
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003db8:	b29b      	uxth	r3, r3
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d197      	bne.n	8003cee <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003dbe:	6a3a      	ldr	r2, [r7, #32]
 8003dc0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003dc2:	68f8      	ldr	r0, [r7, #12]
 8003dc4:	f000 f8b6 	bl	8003f34 <SPI_EndRxTxTransaction>
 8003dc8:	4603      	mov	r3, r0
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d008      	beq.n	8003de0 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	2220      	movs	r2, #32
 8003dd2:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8003ddc:	2301      	movs	r3, #1
 8003dde:	e01d      	b.n	8003e1c <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	689b      	ldr	r3, [r3, #8]
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d10a      	bne.n	8003dfe <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003de8:	2300      	movs	r3, #0
 8003dea:	613b      	str	r3, [r7, #16]
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	68db      	ldr	r3, [r3, #12]
 8003df2:	613b      	str	r3, [r7, #16]
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	689b      	ldr	r3, [r3, #8]
 8003dfa:	613b      	str	r3, [r7, #16]
 8003dfc:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	2201      	movs	r2, #1
 8003e02:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	2200      	movs	r2, #0
 8003e0a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d001      	beq.n	8003e1a <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8003e16:	2301      	movs	r3, #1
 8003e18:	e000      	b.n	8003e1c <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8003e1a:	2300      	movs	r3, #0
  }
}
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	3728      	adds	r7, #40	@ 0x28
 8003e20:	46bd      	mov	sp, r7
 8003e22:	bd80      	pop	{r7, pc}

08003e24 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	b088      	sub	sp, #32
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	60f8      	str	r0, [r7, #12]
 8003e2c:	60b9      	str	r1, [r7, #8]
 8003e2e:	603b      	str	r3, [r7, #0]
 8003e30:	4613      	mov	r3, r2
 8003e32:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003e34:	f7fd ff90 	bl	8001d58 <HAL_GetTick>
 8003e38:	4602      	mov	r2, r0
 8003e3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e3c:	1a9b      	subs	r3, r3, r2
 8003e3e:	683a      	ldr	r2, [r7, #0]
 8003e40:	4413      	add	r3, r2
 8003e42:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003e44:	f7fd ff88 	bl	8001d58 <HAL_GetTick>
 8003e48:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003e4a:	4b39      	ldr	r3, [pc, #228]	@ (8003f30 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	015b      	lsls	r3, r3, #5
 8003e50:	0d1b      	lsrs	r3, r3, #20
 8003e52:	69fa      	ldr	r2, [r7, #28]
 8003e54:	fb02 f303 	mul.w	r3, r2, r3
 8003e58:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003e5a:	e055      	b.n	8003f08 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003e62:	d051      	beq.n	8003f08 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003e64:	f7fd ff78 	bl	8001d58 <HAL_GetTick>
 8003e68:	4602      	mov	r2, r0
 8003e6a:	69bb      	ldr	r3, [r7, #24]
 8003e6c:	1ad3      	subs	r3, r2, r3
 8003e6e:	69fa      	ldr	r2, [r7, #28]
 8003e70:	429a      	cmp	r2, r3
 8003e72:	d902      	bls.n	8003e7a <SPI_WaitFlagStateUntilTimeout+0x56>
 8003e74:	69fb      	ldr	r3, [r7, #28]
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d13d      	bne.n	8003ef6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	685a      	ldr	r2, [r3, #4]
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003e88:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	685b      	ldr	r3, [r3, #4]
 8003e8e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003e92:	d111      	bne.n	8003eb8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	689b      	ldr	r3, [r3, #8]
 8003e98:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003e9c:	d004      	beq.n	8003ea8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	689b      	ldr	r3, [r3, #8]
 8003ea2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ea6:	d107      	bne.n	8003eb8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	681a      	ldr	r2, [r3, #0]
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003eb6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ebc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003ec0:	d10f      	bne.n	8003ee2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	681a      	ldr	r2, [r3, #0]
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003ed0:	601a      	str	r2, [r3, #0]
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	681a      	ldr	r2, [r3, #0]
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003ee0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	2201      	movs	r2, #1
 8003ee6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	2200      	movs	r2, #0
 8003eee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8003ef2:	2303      	movs	r3, #3
 8003ef4:	e018      	b.n	8003f28 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003ef6:	697b      	ldr	r3, [r7, #20]
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d102      	bne.n	8003f02 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8003efc:	2300      	movs	r3, #0
 8003efe:	61fb      	str	r3, [r7, #28]
 8003f00:	e002      	b.n	8003f08 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8003f02:	697b      	ldr	r3, [r7, #20]
 8003f04:	3b01      	subs	r3, #1
 8003f06:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	689a      	ldr	r2, [r3, #8]
 8003f0e:	68bb      	ldr	r3, [r7, #8]
 8003f10:	4013      	ands	r3, r2
 8003f12:	68ba      	ldr	r2, [r7, #8]
 8003f14:	429a      	cmp	r2, r3
 8003f16:	bf0c      	ite	eq
 8003f18:	2301      	moveq	r3, #1
 8003f1a:	2300      	movne	r3, #0
 8003f1c:	b2db      	uxtb	r3, r3
 8003f1e:	461a      	mov	r2, r3
 8003f20:	79fb      	ldrb	r3, [r7, #7]
 8003f22:	429a      	cmp	r2, r3
 8003f24:	d19a      	bne.n	8003e5c <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8003f26:	2300      	movs	r3, #0
}
 8003f28:	4618      	mov	r0, r3
 8003f2a:	3720      	adds	r7, #32
 8003f2c:	46bd      	mov	sp, r7
 8003f2e:	bd80      	pop	{r7, pc}
 8003f30:	20000000 	.word	0x20000000

08003f34 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003f34:	b580      	push	{r7, lr}
 8003f36:	b088      	sub	sp, #32
 8003f38:	af02      	add	r7, sp, #8
 8003f3a:	60f8      	str	r0, [r7, #12]
 8003f3c:	60b9      	str	r1, [r7, #8]
 8003f3e:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	9300      	str	r3, [sp, #0]
 8003f44:	68bb      	ldr	r3, [r7, #8]
 8003f46:	2201      	movs	r2, #1
 8003f48:	2102      	movs	r1, #2
 8003f4a:	68f8      	ldr	r0, [r7, #12]
 8003f4c:	f7ff ff6a 	bl	8003e24 <SPI_WaitFlagStateUntilTimeout>
 8003f50:	4603      	mov	r3, r0
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d007      	beq.n	8003f66 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f5a:	f043 0220 	orr.w	r2, r3, #32
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003f62:	2303      	movs	r3, #3
 8003f64:	e032      	b.n	8003fcc <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003f66:	4b1b      	ldr	r3, [pc, #108]	@ (8003fd4 <SPI_EndRxTxTransaction+0xa0>)
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	4a1b      	ldr	r2, [pc, #108]	@ (8003fd8 <SPI_EndRxTxTransaction+0xa4>)
 8003f6c:	fba2 2303 	umull	r2, r3, r2, r3
 8003f70:	0d5b      	lsrs	r3, r3, #21
 8003f72:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003f76:	fb02 f303 	mul.w	r3, r2, r3
 8003f7a:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	685b      	ldr	r3, [r3, #4]
 8003f80:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003f84:	d112      	bne.n	8003fac <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	9300      	str	r3, [sp, #0]
 8003f8a:	68bb      	ldr	r3, [r7, #8]
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	2180      	movs	r1, #128	@ 0x80
 8003f90:	68f8      	ldr	r0, [r7, #12]
 8003f92:	f7ff ff47 	bl	8003e24 <SPI_WaitFlagStateUntilTimeout>
 8003f96:	4603      	mov	r3, r0
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d016      	beq.n	8003fca <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fa0:	f043 0220 	orr.w	r2, r3, #32
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003fa8:	2303      	movs	r3, #3
 8003faa:	e00f      	b.n	8003fcc <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003fac:	697b      	ldr	r3, [r7, #20]
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d00a      	beq.n	8003fc8 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8003fb2:	697b      	ldr	r3, [r7, #20]
 8003fb4:	3b01      	subs	r3, #1
 8003fb6:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	689b      	ldr	r3, [r3, #8]
 8003fbe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003fc2:	2b80      	cmp	r3, #128	@ 0x80
 8003fc4:	d0f2      	beq.n	8003fac <SPI_EndRxTxTransaction+0x78>
 8003fc6:	e000      	b.n	8003fca <SPI_EndRxTxTransaction+0x96>
        break;
 8003fc8:	bf00      	nop
  }

  return HAL_OK;
 8003fca:	2300      	movs	r3, #0
}
 8003fcc:	4618      	mov	r0, r3
 8003fce:	3718      	adds	r7, #24
 8003fd0:	46bd      	mov	sp, r7
 8003fd2:	bd80      	pop	{r7, pc}
 8003fd4:	20000000 	.word	0x20000000
 8003fd8:	165e9f81 	.word	0x165e9f81

08003fdc <malloc>:
 8003fdc:	4b02      	ldr	r3, [pc, #8]	@ (8003fe8 <malloc+0xc>)
 8003fde:	4601      	mov	r1, r0
 8003fe0:	6818      	ldr	r0, [r3, #0]
 8003fe2:	f000 b825 	b.w	8004030 <_malloc_r>
 8003fe6:	bf00      	nop
 8003fe8:	20000018 	.word	0x20000018

08003fec <sbrk_aligned>:
 8003fec:	b570      	push	{r4, r5, r6, lr}
 8003fee:	4e0f      	ldr	r6, [pc, #60]	@ (800402c <sbrk_aligned+0x40>)
 8003ff0:	460c      	mov	r4, r1
 8003ff2:	6831      	ldr	r1, [r6, #0]
 8003ff4:	4605      	mov	r5, r0
 8003ff6:	b911      	cbnz	r1, 8003ffe <sbrk_aligned+0x12>
 8003ff8:	f000 f9e0 	bl	80043bc <_sbrk_r>
 8003ffc:	6030      	str	r0, [r6, #0]
 8003ffe:	4621      	mov	r1, r4
 8004000:	4628      	mov	r0, r5
 8004002:	f000 f9db 	bl	80043bc <_sbrk_r>
 8004006:	1c43      	adds	r3, r0, #1
 8004008:	d103      	bne.n	8004012 <sbrk_aligned+0x26>
 800400a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800400e:	4620      	mov	r0, r4
 8004010:	bd70      	pop	{r4, r5, r6, pc}
 8004012:	1cc4      	adds	r4, r0, #3
 8004014:	f024 0403 	bic.w	r4, r4, #3
 8004018:	42a0      	cmp	r0, r4
 800401a:	d0f8      	beq.n	800400e <sbrk_aligned+0x22>
 800401c:	1a21      	subs	r1, r4, r0
 800401e:	4628      	mov	r0, r5
 8004020:	f000 f9cc 	bl	80043bc <_sbrk_r>
 8004024:	3001      	adds	r0, #1
 8004026:	d1f2      	bne.n	800400e <sbrk_aligned+0x22>
 8004028:	e7ef      	b.n	800400a <sbrk_aligned+0x1e>
 800402a:	bf00      	nop
 800402c:	20000270 	.word	0x20000270

08004030 <_malloc_r>:
 8004030:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004034:	1ccd      	adds	r5, r1, #3
 8004036:	f025 0503 	bic.w	r5, r5, #3
 800403a:	3508      	adds	r5, #8
 800403c:	2d0c      	cmp	r5, #12
 800403e:	bf38      	it	cc
 8004040:	250c      	movcc	r5, #12
 8004042:	2d00      	cmp	r5, #0
 8004044:	4606      	mov	r6, r0
 8004046:	db01      	blt.n	800404c <_malloc_r+0x1c>
 8004048:	42a9      	cmp	r1, r5
 800404a:	d904      	bls.n	8004056 <_malloc_r+0x26>
 800404c:	230c      	movs	r3, #12
 800404e:	6033      	str	r3, [r6, #0]
 8004050:	2000      	movs	r0, #0
 8004052:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004056:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800412c <_malloc_r+0xfc>
 800405a:	f000 f869 	bl	8004130 <__malloc_lock>
 800405e:	f8d8 3000 	ldr.w	r3, [r8]
 8004062:	461c      	mov	r4, r3
 8004064:	bb44      	cbnz	r4, 80040b8 <_malloc_r+0x88>
 8004066:	4629      	mov	r1, r5
 8004068:	4630      	mov	r0, r6
 800406a:	f7ff ffbf 	bl	8003fec <sbrk_aligned>
 800406e:	1c43      	adds	r3, r0, #1
 8004070:	4604      	mov	r4, r0
 8004072:	d158      	bne.n	8004126 <_malloc_r+0xf6>
 8004074:	f8d8 4000 	ldr.w	r4, [r8]
 8004078:	4627      	mov	r7, r4
 800407a:	2f00      	cmp	r7, #0
 800407c:	d143      	bne.n	8004106 <_malloc_r+0xd6>
 800407e:	2c00      	cmp	r4, #0
 8004080:	d04b      	beq.n	800411a <_malloc_r+0xea>
 8004082:	6823      	ldr	r3, [r4, #0]
 8004084:	4639      	mov	r1, r7
 8004086:	4630      	mov	r0, r6
 8004088:	eb04 0903 	add.w	r9, r4, r3
 800408c:	f000 f996 	bl	80043bc <_sbrk_r>
 8004090:	4581      	cmp	r9, r0
 8004092:	d142      	bne.n	800411a <_malloc_r+0xea>
 8004094:	6821      	ldr	r1, [r4, #0]
 8004096:	1a6d      	subs	r5, r5, r1
 8004098:	4629      	mov	r1, r5
 800409a:	4630      	mov	r0, r6
 800409c:	f7ff ffa6 	bl	8003fec <sbrk_aligned>
 80040a0:	3001      	adds	r0, #1
 80040a2:	d03a      	beq.n	800411a <_malloc_r+0xea>
 80040a4:	6823      	ldr	r3, [r4, #0]
 80040a6:	442b      	add	r3, r5
 80040a8:	6023      	str	r3, [r4, #0]
 80040aa:	f8d8 3000 	ldr.w	r3, [r8]
 80040ae:	685a      	ldr	r2, [r3, #4]
 80040b0:	bb62      	cbnz	r2, 800410c <_malloc_r+0xdc>
 80040b2:	f8c8 7000 	str.w	r7, [r8]
 80040b6:	e00f      	b.n	80040d8 <_malloc_r+0xa8>
 80040b8:	6822      	ldr	r2, [r4, #0]
 80040ba:	1b52      	subs	r2, r2, r5
 80040bc:	d420      	bmi.n	8004100 <_malloc_r+0xd0>
 80040be:	2a0b      	cmp	r2, #11
 80040c0:	d917      	bls.n	80040f2 <_malloc_r+0xc2>
 80040c2:	1961      	adds	r1, r4, r5
 80040c4:	42a3      	cmp	r3, r4
 80040c6:	6025      	str	r5, [r4, #0]
 80040c8:	bf18      	it	ne
 80040ca:	6059      	strne	r1, [r3, #4]
 80040cc:	6863      	ldr	r3, [r4, #4]
 80040ce:	bf08      	it	eq
 80040d0:	f8c8 1000 	streq.w	r1, [r8]
 80040d4:	5162      	str	r2, [r4, r5]
 80040d6:	604b      	str	r3, [r1, #4]
 80040d8:	4630      	mov	r0, r6
 80040da:	f000 f82f 	bl	800413c <__malloc_unlock>
 80040de:	f104 000b 	add.w	r0, r4, #11
 80040e2:	1d23      	adds	r3, r4, #4
 80040e4:	f020 0007 	bic.w	r0, r0, #7
 80040e8:	1ac2      	subs	r2, r0, r3
 80040ea:	bf1c      	itt	ne
 80040ec:	1a1b      	subne	r3, r3, r0
 80040ee:	50a3      	strne	r3, [r4, r2]
 80040f0:	e7af      	b.n	8004052 <_malloc_r+0x22>
 80040f2:	6862      	ldr	r2, [r4, #4]
 80040f4:	42a3      	cmp	r3, r4
 80040f6:	bf0c      	ite	eq
 80040f8:	f8c8 2000 	streq.w	r2, [r8]
 80040fc:	605a      	strne	r2, [r3, #4]
 80040fe:	e7eb      	b.n	80040d8 <_malloc_r+0xa8>
 8004100:	4623      	mov	r3, r4
 8004102:	6864      	ldr	r4, [r4, #4]
 8004104:	e7ae      	b.n	8004064 <_malloc_r+0x34>
 8004106:	463c      	mov	r4, r7
 8004108:	687f      	ldr	r7, [r7, #4]
 800410a:	e7b6      	b.n	800407a <_malloc_r+0x4a>
 800410c:	461a      	mov	r2, r3
 800410e:	685b      	ldr	r3, [r3, #4]
 8004110:	42a3      	cmp	r3, r4
 8004112:	d1fb      	bne.n	800410c <_malloc_r+0xdc>
 8004114:	2300      	movs	r3, #0
 8004116:	6053      	str	r3, [r2, #4]
 8004118:	e7de      	b.n	80040d8 <_malloc_r+0xa8>
 800411a:	230c      	movs	r3, #12
 800411c:	6033      	str	r3, [r6, #0]
 800411e:	4630      	mov	r0, r6
 8004120:	f000 f80c 	bl	800413c <__malloc_unlock>
 8004124:	e794      	b.n	8004050 <_malloc_r+0x20>
 8004126:	6005      	str	r5, [r0, #0]
 8004128:	e7d6      	b.n	80040d8 <_malloc_r+0xa8>
 800412a:	bf00      	nop
 800412c:	20000274 	.word	0x20000274

08004130 <__malloc_lock>:
 8004130:	4801      	ldr	r0, [pc, #4]	@ (8004138 <__malloc_lock+0x8>)
 8004132:	f000 b97e 	b.w	8004432 <__retarget_lock_acquire_recursive>
 8004136:	bf00      	nop
 8004138:	200003b4 	.word	0x200003b4

0800413c <__malloc_unlock>:
 800413c:	4801      	ldr	r0, [pc, #4]	@ (8004144 <__malloc_unlock+0x8>)
 800413e:	f000 b979 	b.w	8004434 <__retarget_lock_release_recursive>
 8004142:	bf00      	nop
 8004144:	200003b4 	.word	0x200003b4

08004148 <std>:
 8004148:	2300      	movs	r3, #0
 800414a:	b510      	push	{r4, lr}
 800414c:	4604      	mov	r4, r0
 800414e:	e9c0 3300 	strd	r3, r3, [r0]
 8004152:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004156:	6083      	str	r3, [r0, #8]
 8004158:	8181      	strh	r1, [r0, #12]
 800415a:	6643      	str	r3, [r0, #100]	@ 0x64
 800415c:	81c2      	strh	r2, [r0, #14]
 800415e:	6183      	str	r3, [r0, #24]
 8004160:	4619      	mov	r1, r3
 8004162:	2208      	movs	r2, #8
 8004164:	305c      	adds	r0, #92	@ 0x5c
 8004166:	f000 f921 	bl	80043ac <memset>
 800416a:	4b0d      	ldr	r3, [pc, #52]	@ (80041a0 <std+0x58>)
 800416c:	6263      	str	r3, [r4, #36]	@ 0x24
 800416e:	4b0d      	ldr	r3, [pc, #52]	@ (80041a4 <std+0x5c>)
 8004170:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004172:	4b0d      	ldr	r3, [pc, #52]	@ (80041a8 <std+0x60>)
 8004174:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004176:	4b0d      	ldr	r3, [pc, #52]	@ (80041ac <std+0x64>)
 8004178:	6323      	str	r3, [r4, #48]	@ 0x30
 800417a:	4b0d      	ldr	r3, [pc, #52]	@ (80041b0 <std+0x68>)
 800417c:	6224      	str	r4, [r4, #32]
 800417e:	429c      	cmp	r4, r3
 8004180:	d006      	beq.n	8004190 <std+0x48>
 8004182:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004186:	4294      	cmp	r4, r2
 8004188:	d002      	beq.n	8004190 <std+0x48>
 800418a:	33d0      	adds	r3, #208	@ 0xd0
 800418c:	429c      	cmp	r4, r3
 800418e:	d105      	bne.n	800419c <std+0x54>
 8004190:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004194:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004198:	f000 b94a 	b.w	8004430 <__retarget_lock_init_recursive>
 800419c:	bd10      	pop	{r4, pc}
 800419e:	bf00      	nop
 80041a0:	08004bdd 	.word	0x08004bdd
 80041a4:	08004bff 	.word	0x08004bff
 80041a8:	08004c37 	.word	0x08004c37
 80041ac:	08004c5b 	.word	0x08004c5b
 80041b0:	20000278 	.word	0x20000278

080041b4 <stdio_exit_handler>:
 80041b4:	4a02      	ldr	r2, [pc, #8]	@ (80041c0 <stdio_exit_handler+0xc>)
 80041b6:	4903      	ldr	r1, [pc, #12]	@ (80041c4 <stdio_exit_handler+0x10>)
 80041b8:	4803      	ldr	r0, [pc, #12]	@ (80041c8 <stdio_exit_handler+0x14>)
 80041ba:	f000 b869 	b.w	8004290 <_fwalk_sglue>
 80041be:	bf00      	nop
 80041c0:	2000000c 	.word	0x2000000c
 80041c4:	08004b8d 	.word	0x08004b8d
 80041c8:	2000001c 	.word	0x2000001c

080041cc <cleanup_stdio>:
 80041cc:	6841      	ldr	r1, [r0, #4]
 80041ce:	4b0c      	ldr	r3, [pc, #48]	@ (8004200 <cleanup_stdio+0x34>)
 80041d0:	4299      	cmp	r1, r3
 80041d2:	b510      	push	{r4, lr}
 80041d4:	4604      	mov	r4, r0
 80041d6:	d001      	beq.n	80041dc <cleanup_stdio+0x10>
 80041d8:	f000 fcd8 	bl	8004b8c <_fflush_r>
 80041dc:	68a1      	ldr	r1, [r4, #8]
 80041de:	4b09      	ldr	r3, [pc, #36]	@ (8004204 <cleanup_stdio+0x38>)
 80041e0:	4299      	cmp	r1, r3
 80041e2:	d002      	beq.n	80041ea <cleanup_stdio+0x1e>
 80041e4:	4620      	mov	r0, r4
 80041e6:	f000 fcd1 	bl	8004b8c <_fflush_r>
 80041ea:	68e1      	ldr	r1, [r4, #12]
 80041ec:	4b06      	ldr	r3, [pc, #24]	@ (8004208 <cleanup_stdio+0x3c>)
 80041ee:	4299      	cmp	r1, r3
 80041f0:	d004      	beq.n	80041fc <cleanup_stdio+0x30>
 80041f2:	4620      	mov	r0, r4
 80041f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80041f8:	f000 bcc8 	b.w	8004b8c <_fflush_r>
 80041fc:	bd10      	pop	{r4, pc}
 80041fe:	bf00      	nop
 8004200:	20000278 	.word	0x20000278
 8004204:	200002e0 	.word	0x200002e0
 8004208:	20000348 	.word	0x20000348

0800420c <global_stdio_init.part.0>:
 800420c:	b510      	push	{r4, lr}
 800420e:	4b0b      	ldr	r3, [pc, #44]	@ (800423c <global_stdio_init.part.0+0x30>)
 8004210:	4c0b      	ldr	r4, [pc, #44]	@ (8004240 <global_stdio_init.part.0+0x34>)
 8004212:	4a0c      	ldr	r2, [pc, #48]	@ (8004244 <global_stdio_init.part.0+0x38>)
 8004214:	601a      	str	r2, [r3, #0]
 8004216:	4620      	mov	r0, r4
 8004218:	2200      	movs	r2, #0
 800421a:	2104      	movs	r1, #4
 800421c:	f7ff ff94 	bl	8004148 <std>
 8004220:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004224:	2201      	movs	r2, #1
 8004226:	2109      	movs	r1, #9
 8004228:	f7ff ff8e 	bl	8004148 <std>
 800422c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004230:	2202      	movs	r2, #2
 8004232:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004236:	2112      	movs	r1, #18
 8004238:	f7ff bf86 	b.w	8004148 <std>
 800423c:	200003b0 	.word	0x200003b0
 8004240:	20000278 	.word	0x20000278
 8004244:	080041b5 	.word	0x080041b5

08004248 <__sfp_lock_acquire>:
 8004248:	4801      	ldr	r0, [pc, #4]	@ (8004250 <__sfp_lock_acquire+0x8>)
 800424a:	f000 b8f2 	b.w	8004432 <__retarget_lock_acquire_recursive>
 800424e:	bf00      	nop
 8004250:	200003b5 	.word	0x200003b5

08004254 <__sfp_lock_release>:
 8004254:	4801      	ldr	r0, [pc, #4]	@ (800425c <__sfp_lock_release+0x8>)
 8004256:	f000 b8ed 	b.w	8004434 <__retarget_lock_release_recursive>
 800425a:	bf00      	nop
 800425c:	200003b5 	.word	0x200003b5

08004260 <__sinit>:
 8004260:	b510      	push	{r4, lr}
 8004262:	4604      	mov	r4, r0
 8004264:	f7ff fff0 	bl	8004248 <__sfp_lock_acquire>
 8004268:	6a23      	ldr	r3, [r4, #32]
 800426a:	b11b      	cbz	r3, 8004274 <__sinit+0x14>
 800426c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004270:	f7ff bff0 	b.w	8004254 <__sfp_lock_release>
 8004274:	4b04      	ldr	r3, [pc, #16]	@ (8004288 <__sinit+0x28>)
 8004276:	6223      	str	r3, [r4, #32]
 8004278:	4b04      	ldr	r3, [pc, #16]	@ (800428c <__sinit+0x2c>)
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d1f5      	bne.n	800426c <__sinit+0xc>
 8004280:	f7ff ffc4 	bl	800420c <global_stdio_init.part.0>
 8004284:	e7f2      	b.n	800426c <__sinit+0xc>
 8004286:	bf00      	nop
 8004288:	080041cd 	.word	0x080041cd
 800428c:	200003b0 	.word	0x200003b0

08004290 <_fwalk_sglue>:
 8004290:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004294:	4607      	mov	r7, r0
 8004296:	4688      	mov	r8, r1
 8004298:	4614      	mov	r4, r2
 800429a:	2600      	movs	r6, #0
 800429c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80042a0:	f1b9 0901 	subs.w	r9, r9, #1
 80042a4:	d505      	bpl.n	80042b2 <_fwalk_sglue+0x22>
 80042a6:	6824      	ldr	r4, [r4, #0]
 80042a8:	2c00      	cmp	r4, #0
 80042aa:	d1f7      	bne.n	800429c <_fwalk_sglue+0xc>
 80042ac:	4630      	mov	r0, r6
 80042ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80042b2:	89ab      	ldrh	r3, [r5, #12]
 80042b4:	2b01      	cmp	r3, #1
 80042b6:	d907      	bls.n	80042c8 <_fwalk_sglue+0x38>
 80042b8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80042bc:	3301      	adds	r3, #1
 80042be:	d003      	beq.n	80042c8 <_fwalk_sglue+0x38>
 80042c0:	4629      	mov	r1, r5
 80042c2:	4638      	mov	r0, r7
 80042c4:	47c0      	blx	r8
 80042c6:	4306      	orrs	r6, r0
 80042c8:	3568      	adds	r5, #104	@ 0x68
 80042ca:	e7e9      	b.n	80042a0 <_fwalk_sglue+0x10>

080042cc <iprintf>:
 80042cc:	b40f      	push	{r0, r1, r2, r3}
 80042ce:	b507      	push	{r0, r1, r2, lr}
 80042d0:	4906      	ldr	r1, [pc, #24]	@ (80042ec <iprintf+0x20>)
 80042d2:	ab04      	add	r3, sp, #16
 80042d4:	6808      	ldr	r0, [r1, #0]
 80042d6:	f853 2b04 	ldr.w	r2, [r3], #4
 80042da:	6881      	ldr	r1, [r0, #8]
 80042dc:	9301      	str	r3, [sp, #4]
 80042de:	f000 f92d 	bl	800453c <_vfiprintf_r>
 80042e2:	b003      	add	sp, #12
 80042e4:	f85d eb04 	ldr.w	lr, [sp], #4
 80042e8:	b004      	add	sp, #16
 80042ea:	4770      	bx	lr
 80042ec:	20000018 	.word	0x20000018

080042f0 <_puts_r>:
 80042f0:	6a03      	ldr	r3, [r0, #32]
 80042f2:	b570      	push	{r4, r5, r6, lr}
 80042f4:	6884      	ldr	r4, [r0, #8]
 80042f6:	4605      	mov	r5, r0
 80042f8:	460e      	mov	r6, r1
 80042fa:	b90b      	cbnz	r3, 8004300 <_puts_r+0x10>
 80042fc:	f7ff ffb0 	bl	8004260 <__sinit>
 8004300:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004302:	07db      	lsls	r3, r3, #31
 8004304:	d405      	bmi.n	8004312 <_puts_r+0x22>
 8004306:	89a3      	ldrh	r3, [r4, #12]
 8004308:	0598      	lsls	r0, r3, #22
 800430a:	d402      	bmi.n	8004312 <_puts_r+0x22>
 800430c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800430e:	f000 f890 	bl	8004432 <__retarget_lock_acquire_recursive>
 8004312:	89a3      	ldrh	r3, [r4, #12]
 8004314:	0719      	lsls	r1, r3, #28
 8004316:	d502      	bpl.n	800431e <_puts_r+0x2e>
 8004318:	6923      	ldr	r3, [r4, #16]
 800431a:	2b00      	cmp	r3, #0
 800431c:	d135      	bne.n	800438a <_puts_r+0x9a>
 800431e:	4621      	mov	r1, r4
 8004320:	4628      	mov	r0, r5
 8004322:	f000 fcdd 	bl	8004ce0 <__swsetup_r>
 8004326:	b380      	cbz	r0, 800438a <_puts_r+0x9a>
 8004328:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800432c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800432e:	07da      	lsls	r2, r3, #31
 8004330:	d405      	bmi.n	800433e <_puts_r+0x4e>
 8004332:	89a3      	ldrh	r3, [r4, #12]
 8004334:	059b      	lsls	r3, r3, #22
 8004336:	d402      	bmi.n	800433e <_puts_r+0x4e>
 8004338:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800433a:	f000 f87b 	bl	8004434 <__retarget_lock_release_recursive>
 800433e:	4628      	mov	r0, r5
 8004340:	bd70      	pop	{r4, r5, r6, pc}
 8004342:	2b00      	cmp	r3, #0
 8004344:	da04      	bge.n	8004350 <_puts_r+0x60>
 8004346:	69a2      	ldr	r2, [r4, #24]
 8004348:	429a      	cmp	r2, r3
 800434a:	dc17      	bgt.n	800437c <_puts_r+0x8c>
 800434c:	290a      	cmp	r1, #10
 800434e:	d015      	beq.n	800437c <_puts_r+0x8c>
 8004350:	6823      	ldr	r3, [r4, #0]
 8004352:	1c5a      	adds	r2, r3, #1
 8004354:	6022      	str	r2, [r4, #0]
 8004356:	7019      	strb	r1, [r3, #0]
 8004358:	68a3      	ldr	r3, [r4, #8]
 800435a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800435e:	3b01      	subs	r3, #1
 8004360:	60a3      	str	r3, [r4, #8]
 8004362:	2900      	cmp	r1, #0
 8004364:	d1ed      	bne.n	8004342 <_puts_r+0x52>
 8004366:	2b00      	cmp	r3, #0
 8004368:	da11      	bge.n	800438e <_puts_r+0x9e>
 800436a:	4622      	mov	r2, r4
 800436c:	210a      	movs	r1, #10
 800436e:	4628      	mov	r0, r5
 8004370:	f000 fc77 	bl	8004c62 <__swbuf_r>
 8004374:	3001      	adds	r0, #1
 8004376:	d0d7      	beq.n	8004328 <_puts_r+0x38>
 8004378:	250a      	movs	r5, #10
 800437a:	e7d7      	b.n	800432c <_puts_r+0x3c>
 800437c:	4622      	mov	r2, r4
 800437e:	4628      	mov	r0, r5
 8004380:	f000 fc6f 	bl	8004c62 <__swbuf_r>
 8004384:	3001      	adds	r0, #1
 8004386:	d1e7      	bne.n	8004358 <_puts_r+0x68>
 8004388:	e7ce      	b.n	8004328 <_puts_r+0x38>
 800438a:	3e01      	subs	r6, #1
 800438c:	e7e4      	b.n	8004358 <_puts_r+0x68>
 800438e:	6823      	ldr	r3, [r4, #0]
 8004390:	1c5a      	adds	r2, r3, #1
 8004392:	6022      	str	r2, [r4, #0]
 8004394:	220a      	movs	r2, #10
 8004396:	701a      	strb	r2, [r3, #0]
 8004398:	e7ee      	b.n	8004378 <_puts_r+0x88>
	...

0800439c <puts>:
 800439c:	4b02      	ldr	r3, [pc, #8]	@ (80043a8 <puts+0xc>)
 800439e:	4601      	mov	r1, r0
 80043a0:	6818      	ldr	r0, [r3, #0]
 80043a2:	f7ff bfa5 	b.w	80042f0 <_puts_r>
 80043a6:	bf00      	nop
 80043a8:	20000018 	.word	0x20000018

080043ac <memset>:
 80043ac:	4402      	add	r2, r0
 80043ae:	4603      	mov	r3, r0
 80043b0:	4293      	cmp	r3, r2
 80043b2:	d100      	bne.n	80043b6 <memset+0xa>
 80043b4:	4770      	bx	lr
 80043b6:	f803 1b01 	strb.w	r1, [r3], #1
 80043ba:	e7f9      	b.n	80043b0 <memset+0x4>

080043bc <_sbrk_r>:
 80043bc:	b538      	push	{r3, r4, r5, lr}
 80043be:	4d06      	ldr	r5, [pc, #24]	@ (80043d8 <_sbrk_r+0x1c>)
 80043c0:	2300      	movs	r3, #0
 80043c2:	4604      	mov	r4, r0
 80043c4:	4608      	mov	r0, r1
 80043c6:	602b      	str	r3, [r5, #0]
 80043c8:	f7fd fb82 	bl	8001ad0 <_sbrk>
 80043cc:	1c43      	adds	r3, r0, #1
 80043ce:	d102      	bne.n	80043d6 <_sbrk_r+0x1a>
 80043d0:	682b      	ldr	r3, [r5, #0]
 80043d2:	b103      	cbz	r3, 80043d6 <_sbrk_r+0x1a>
 80043d4:	6023      	str	r3, [r4, #0]
 80043d6:	bd38      	pop	{r3, r4, r5, pc}
 80043d8:	200003b8 	.word	0x200003b8

080043dc <__errno>:
 80043dc:	4b01      	ldr	r3, [pc, #4]	@ (80043e4 <__errno+0x8>)
 80043de:	6818      	ldr	r0, [r3, #0]
 80043e0:	4770      	bx	lr
 80043e2:	bf00      	nop
 80043e4:	20000018 	.word	0x20000018

080043e8 <__libc_init_array>:
 80043e8:	b570      	push	{r4, r5, r6, lr}
 80043ea:	4d0d      	ldr	r5, [pc, #52]	@ (8004420 <__libc_init_array+0x38>)
 80043ec:	4c0d      	ldr	r4, [pc, #52]	@ (8004424 <__libc_init_array+0x3c>)
 80043ee:	1b64      	subs	r4, r4, r5
 80043f0:	10a4      	asrs	r4, r4, #2
 80043f2:	2600      	movs	r6, #0
 80043f4:	42a6      	cmp	r6, r4
 80043f6:	d109      	bne.n	800440c <__libc_init_array+0x24>
 80043f8:	4d0b      	ldr	r5, [pc, #44]	@ (8004428 <__libc_init_array+0x40>)
 80043fa:	4c0c      	ldr	r4, [pc, #48]	@ (800442c <__libc_init_array+0x44>)
 80043fc:	f000 fd90 	bl	8004f20 <_init>
 8004400:	1b64      	subs	r4, r4, r5
 8004402:	10a4      	asrs	r4, r4, #2
 8004404:	2600      	movs	r6, #0
 8004406:	42a6      	cmp	r6, r4
 8004408:	d105      	bne.n	8004416 <__libc_init_array+0x2e>
 800440a:	bd70      	pop	{r4, r5, r6, pc}
 800440c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004410:	4798      	blx	r3
 8004412:	3601      	adds	r6, #1
 8004414:	e7ee      	b.n	80043f4 <__libc_init_array+0xc>
 8004416:	f855 3b04 	ldr.w	r3, [r5], #4
 800441a:	4798      	blx	r3
 800441c:	3601      	adds	r6, #1
 800441e:	e7f2      	b.n	8004406 <__libc_init_array+0x1e>
 8004420:	0800507c 	.word	0x0800507c
 8004424:	0800507c 	.word	0x0800507c
 8004428:	0800507c 	.word	0x0800507c
 800442c:	08005080 	.word	0x08005080

08004430 <__retarget_lock_init_recursive>:
 8004430:	4770      	bx	lr

08004432 <__retarget_lock_acquire_recursive>:
 8004432:	4770      	bx	lr

08004434 <__retarget_lock_release_recursive>:
 8004434:	4770      	bx	lr

08004436 <memcpy>:
 8004436:	440a      	add	r2, r1
 8004438:	4291      	cmp	r1, r2
 800443a:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800443e:	d100      	bne.n	8004442 <memcpy+0xc>
 8004440:	4770      	bx	lr
 8004442:	b510      	push	{r4, lr}
 8004444:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004448:	f803 4f01 	strb.w	r4, [r3, #1]!
 800444c:	4291      	cmp	r1, r2
 800444e:	d1f9      	bne.n	8004444 <memcpy+0xe>
 8004450:	bd10      	pop	{r4, pc}
	...

08004454 <_free_r>:
 8004454:	b538      	push	{r3, r4, r5, lr}
 8004456:	4605      	mov	r5, r0
 8004458:	2900      	cmp	r1, #0
 800445a:	d041      	beq.n	80044e0 <_free_r+0x8c>
 800445c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004460:	1f0c      	subs	r4, r1, #4
 8004462:	2b00      	cmp	r3, #0
 8004464:	bfb8      	it	lt
 8004466:	18e4      	addlt	r4, r4, r3
 8004468:	f7ff fe62 	bl	8004130 <__malloc_lock>
 800446c:	4a1d      	ldr	r2, [pc, #116]	@ (80044e4 <_free_r+0x90>)
 800446e:	6813      	ldr	r3, [r2, #0]
 8004470:	b933      	cbnz	r3, 8004480 <_free_r+0x2c>
 8004472:	6063      	str	r3, [r4, #4]
 8004474:	6014      	str	r4, [r2, #0]
 8004476:	4628      	mov	r0, r5
 8004478:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800447c:	f7ff be5e 	b.w	800413c <__malloc_unlock>
 8004480:	42a3      	cmp	r3, r4
 8004482:	d908      	bls.n	8004496 <_free_r+0x42>
 8004484:	6820      	ldr	r0, [r4, #0]
 8004486:	1821      	adds	r1, r4, r0
 8004488:	428b      	cmp	r3, r1
 800448a:	bf01      	itttt	eq
 800448c:	6819      	ldreq	r1, [r3, #0]
 800448e:	685b      	ldreq	r3, [r3, #4]
 8004490:	1809      	addeq	r1, r1, r0
 8004492:	6021      	streq	r1, [r4, #0]
 8004494:	e7ed      	b.n	8004472 <_free_r+0x1e>
 8004496:	461a      	mov	r2, r3
 8004498:	685b      	ldr	r3, [r3, #4]
 800449a:	b10b      	cbz	r3, 80044a0 <_free_r+0x4c>
 800449c:	42a3      	cmp	r3, r4
 800449e:	d9fa      	bls.n	8004496 <_free_r+0x42>
 80044a0:	6811      	ldr	r1, [r2, #0]
 80044a2:	1850      	adds	r0, r2, r1
 80044a4:	42a0      	cmp	r0, r4
 80044a6:	d10b      	bne.n	80044c0 <_free_r+0x6c>
 80044a8:	6820      	ldr	r0, [r4, #0]
 80044aa:	4401      	add	r1, r0
 80044ac:	1850      	adds	r0, r2, r1
 80044ae:	4283      	cmp	r3, r0
 80044b0:	6011      	str	r1, [r2, #0]
 80044b2:	d1e0      	bne.n	8004476 <_free_r+0x22>
 80044b4:	6818      	ldr	r0, [r3, #0]
 80044b6:	685b      	ldr	r3, [r3, #4]
 80044b8:	6053      	str	r3, [r2, #4]
 80044ba:	4408      	add	r0, r1
 80044bc:	6010      	str	r0, [r2, #0]
 80044be:	e7da      	b.n	8004476 <_free_r+0x22>
 80044c0:	d902      	bls.n	80044c8 <_free_r+0x74>
 80044c2:	230c      	movs	r3, #12
 80044c4:	602b      	str	r3, [r5, #0]
 80044c6:	e7d6      	b.n	8004476 <_free_r+0x22>
 80044c8:	6820      	ldr	r0, [r4, #0]
 80044ca:	1821      	adds	r1, r4, r0
 80044cc:	428b      	cmp	r3, r1
 80044ce:	bf04      	itt	eq
 80044d0:	6819      	ldreq	r1, [r3, #0]
 80044d2:	685b      	ldreq	r3, [r3, #4]
 80044d4:	6063      	str	r3, [r4, #4]
 80044d6:	bf04      	itt	eq
 80044d8:	1809      	addeq	r1, r1, r0
 80044da:	6021      	streq	r1, [r4, #0]
 80044dc:	6054      	str	r4, [r2, #4]
 80044de:	e7ca      	b.n	8004476 <_free_r+0x22>
 80044e0:	bd38      	pop	{r3, r4, r5, pc}
 80044e2:	bf00      	nop
 80044e4:	20000274 	.word	0x20000274

080044e8 <__sfputc_r>:
 80044e8:	6893      	ldr	r3, [r2, #8]
 80044ea:	3b01      	subs	r3, #1
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	b410      	push	{r4}
 80044f0:	6093      	str	r3, [r2, #8]
 80044f2:	da08      	bge.n	8004506 <__sfputc_r+0x1e>
 80044f4:	6994      	ldr	r4, [r2, #24]
 80044f6:	42a3      	cmp	r3, r4
 80044f8:	db01      	blt.n	80044fe <__sfputc_r+0x16>
 80044fa:	290a      	cmp	r1, #10
 80044fc:	d103      	bne.n	8004506 <__sfputc_r+0x1e>
 80044fe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004502:	f000 bbae 	b.w	8004c62 <__swbuf_r>
 8004506:	6813      	ldr	r3, [r2, #0]
 8004508:	1c58      	adds	r0, r3, #1
 800450a:	6010      	str	r0, [r2, #0]
 800450c:	7019      	strb	r1, [r3, #0]
 800450e:	4608      	mov	r0, r1
 8004510:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004514:	4770      	bx	lr

08004516 <__sfputs_r>:
 8004516:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004518:	4606      	mov	r6, r0
 800451a:	460f      	mov	r7, r1
 800451c:	4614      	mov	r4, r2
 800451e:	18d5      	adds	r5, r2, r3
 8004520:	42ac      	cmp	r4, r5
 8004522:	d101      	bne.n	8004528 <__sfputs_r+0x12>
 8004524:	2000      	movs	r0, #0
 8004526:	e007      	b.n	8004538 <__sfputs_r+0x22>
 8004528:	f814 1b01 	ldrb.w	r1, [r4], #1
 800452c:	463a      	mov	r2, r7
 800452e:	4630      	mov	r0, r6
 8004530:	f7ff ffda 	bl	80044e8 <__sfputc_r>
 8004534:	1c43      	adds	r3, r0, #1
 8004536:	d1f3      	bne.n	8004520 <__sfputs_r+0xa>
 8004538:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800453c <_vfiprintf_r>:
 800453c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004540:	460d      	mov	r5, r1
 8004542:	b09d      	sub	sp, #116	@ 0x74
 8004544:	4614      	mov	r4, r2
 8004546:	4698      	mov	r8, r3
 8004548:	4606      	mov	r6, r0
 800454a:	b118      	cbz	r0, 8004554 <_vfiprintf_r+0x18>
 800454c:	6a03      	ldr	r3, [r0, #32]
 800454e:	b90b      	cbnz	r3, 8004554 <_vfiprintf_r+0x18>
 8004550:	f7ff fe86 	bl	8004260 <__sinit>
 8004554:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004556:	07d9      	lsls	r1, r3, #31
 8004558:	d405      	bmi.n	8004566 <_vfiprintf_r+0x2a>
 800455a:	89ab      	ldrh	r3, [r5, #12]
 800455c:	059a      	lsls	r2, r3, #22
 800455e:	d402      	bmi.n	8004566 <_vfiprintf_r+0x2a>
 8004560:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004562:	f7ff ff66 	bl	8004432 <__retarget_lock_acquire_recursive>
 8004566:	89ab      	ldrh	r3, [r5, #12]
 8004568:	071b      	lsls	r3, r3, #28
 800456a:	d501      	bpl.n	8004570 <_vfiprintf_r+0x34>
 800456c:	692b      	ldr	r3, [r5, #16]
 800456e:	b99b      	cbnz	r3, 8004598 <_vfiprintf_r+0x5c>
 8004570:	4629      	mov	r1, r5
 8004572:	4630      	mov	r0, r6
 8004574:	f000 fbb4 	bl	8004ce0 <__swsetup_r>
 8004578:	b170      	cbz	r0, 8004598 <_vfiprintf_r+0x5c>
 800457a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800457c:	07dc      	lsls	r4, r3, #31
 800457e:	d504      	bpl.n	800458a <_vfiprintf_r+0x4e>
 8004580:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004584:	b01d      	add	sp, #116	@ 0x74
 8004586:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800458a:	89ab      	ldrh	r3, [r5, #12]
 800458c:	0598      	lsls	r0, r3, #22
 800458e:	d4f7      	bmi.n	8004580 <_vfiprintf_r+0x44>
 8004590:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004592:	f7ff ff4f 	bl	8004434 <__retarget_lock_release_recursive>
 8004596:	e7f3      	b.n	8004580 <_vfiprintf_r+0x44>
 8004598:	2300      	movs	r3, #0
 800459a:	9309      	str	r3, [sp, #36]	@ 0x24
 800459c:	2320      	movs	r3, #32
 800459e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80045a2:	f8cd 800c 	str.w	r8, [sp, #12]
 80045a6:	2330      	movs	r3, #48	@ 0x30
 80045a8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004758 <_vfiprintf_r+0x21c>
 80045ac:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80045b0:	f04f 0901 	mov.w	r9, #1
 80045b4:	4623      	mov	r3, r4
 80045b6:	469a      	mov	sl, r3
 80045b8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80045bc:	b10a      	cbz	r2, 80045c2 <_vfiprintf_r+0x86>
 80045be:	2a25      	cmp	r2, #37	@ 0x25
 80045c0:	d1f9      	bne.n	80045b6 <_vfiprintf_r+0x7a>
 80045c2:	ebba 0b04 	subs.w	fp, sl, r4
 80045c6:	d00b      	beq.n	80045e0 <_vfiprintf_r+0xa4>
 80045c8:	465b      	mov	r3, fp
 80045ca:	4622      	mov	r2, r4
 80045cc:	4629      	mov	r1, r5
 80045ce:	4630      	mov	r0, r6
 80045d0:	f7ff ffa1 	bl	8004516 <__sfputs_r>
 80045d4:	3001      	adds	r0, #1
 80045d6:	f000 80a7 	beq.w	8004728 <_vfiprintf_r+0x1ec>
 80045da:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80045dc:	445a      	add	r2, fp
 80045de:	9209      	str	r2, [sp, #36]	@ 0x24
 80045e0:	f89a 3000 	ldrb.w	r3, [sl]
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	f000 809f 	beq.w	8004728 <_vfiprintf_r+0x1ec>
 80045ea:	2300      	movs	r3, #0
 80045ec:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80045f0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80045f4:	f10a 0a01 	add.w	sl, sl, #1
 80045f8:	9304      	str	r3, [sp, #16]
 80045fa:	9307      	str	r3, [sp, #28]
 80045fc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004600:	931a      	str	r3, [sp, #104]	@ 0x68
 8004602:	4654      	mov	r4, sl
 8004604:	2205      	movs	r2, #5
 8004606:	f814 1b01 	ldrb.w	r1, [r4], #1
 800460a:	4853      	ldr	r0, [pc, #332]	@ (8004758 <_vfiprintf_r+0x21c>)
 800460c:	f7fb fde0 	bl	80001d0 <memchr>
 8004610:	9a04      	ldr	r2, [sp, #16]
 8004612:	b9d8      	cbnz	r0, 800464c <_vfiprintf_r+0x110>
 8004614:	06d1      	lsls	r1, r2, #27
 8004616:	bf44      	itt	mi
 8004618:	2320      	movmi	r3, #32
 800461a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800461e:	0713      	lsls	r3, r2, #28
 8004620:	bf44      	itt	mi
 8004622:	232b      	movmi	r3, #43	@ 0x2b
 8004624:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004628:	f89a 3000 	ldrb.w	r3, [sl]
 800462c:	2b2a      	cmp	r3, #42	@ 0x2a
 800462e:	d015      	beq.n	800465c <_vfiprintf_r+0x120>
 8004630:	9a07      	ldr	r2, [sp, #28]
 8004632:	4654      	mov	r4, sl
 8004634:	2000      	movs	r0, #0
 8004636:	f04f 0c0a 	mov.w	ip, #10
 800463a:	4621      	mov	r1, r4
 800463c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004640:	3b30      	subs	r3, #48	@ 0x30
 8004642:	2b09      	cmp	r3, #9
 8004644:	d94b      	bls.n	80046de <_vfiprintf_r+0x1a2>
 8004646:	b1b0      	cbz	r0, 8004676 <_vfiprintf_r+0x13a>
 8004648:	9207      	str	r2, [sp, #28]
 800464a:	e014      	b.n	8004676 <_vfiprintf_r+0x13a>
 800464c:	eba0 0308 	sub.w	r3, r0, r8
 8004650:	fa09 f303 	lsl.w	r3, r9, r3
 8004654:	4313      	orrs	r3, r2
 8004656:	9304      	str	r3, [sp, #16]
 8004658:	46a2      	mov	sl, r4
 800465a:	e7d2      	b.n	8004602 <_vfiprintf_r+0xc6>
 800465c:	9b03      	ldr	r3, [sp, #12]
 800465e:	1d19      	adds	r1, r3, #4
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	9103      	str	r1, [sp, #12]
 8004664:	2b00      	cmp	r3, #0
 8004666:	bfbb      	ittet	lt
 8004668:	425b      	neglt	r3, r3
 800466a:	f042 0202 	orrlt.w	r2, r2, #2
 800466e:	9307      	strge	r3, [sp, #28]
 8004670:	9307      	strlt	r3, [sp, #28]
 8004672:	bfb8      	it	lt
 8004674:	9204      	strlt	r2, [sp, #16]
 8004676:	7823      	ldrb	r3, [r4, #0]
 8004678:	2b2e      	cmp	r3, #46	@ 0x2e
 800467a:	d10a      	bne.n	8004692 <_vfiprintf_r+0x156>
 800467c:	7863      	ldrb	r3, [r4, #1]
 800467e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004680:	d132      	bne.n	80046e8 <_vfiprintf_r+0x1ac>
 8004682:	9b03      	ldr	r3, [sp, #12]
 8004684:	1d1a      	adds	r2, r3, #4
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	9203      	str	r2, [sp, #12]
 800468a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800468e:	3402      	adds	r4, #2
 8004690:	9305      	str	r3, [sp, #20]
 8004692:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8004768 <_vfiprintf_r+0x22c>
 8004696:	7821      	ldrb	r1, [r4, #0]
 8004698:	2203      	movs	r2, #3
 800469a:	4650      	mov	r0, sl
 800469c:	f7fb fd98 	bl	80001d0 <memchr>
 80046a0:	b138      	cbz	r0, 80046b2 <_vfiprintf_r+0x176>
 80046a2:	9b04      	ldr	r3, [sp, #16]
 80046a4:	eba0 000a 	sub.w	r0, r0, sl
 80046a8:	2240      	movs	r2, #64	@ 0x40
 80046aa:	4082      	lsls	r2, r0
 80046ac:	4313      	orrs	r3, r2
 80046ae:	3401      	adds	r4, #1
 80046b0:	9304      	str	r3, [sp, #16]
 80046b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80046b6:	4829      	ldr	r0, [pc, #164]	@ (800475c <_vfiprintf_r+0x220>)
 80046b8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80046bc:	2206      	movs	r2, #6
 80046be:	f7fb fd87 	bl	80001d0 <memchr>
 80046c2:	2800      	cmp	r0, #0
 80046c4:	d03f      	beq.n	8004746 <_vfiprintf_r+0x20a>
 80046c6:	4b26      	ldr	r3, [pc, #152]	@ (8004760 <_vfiprintf_r+0x224>)
 80046c8:	bb1b      	cbnz	r3, 8004712 <_vfiprintf_r+0x1d6>
 80046ca:	9b03      	ldr	r3, [sp, #12]
 80046cc:	3307      	adds	r3, #7
 80046ce:	f023 0307 	bic.w	r3, r3, #7
 80046d2:	3308      	adds	r3, #8
 80046d4:	9303      	str	r3, [sp, #12]
 80046d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80046d8:	443b      	add	r3, r7
 80046da:	9309      	str	r3, [sp, #36]	@ 0x24
 80046dc:	e76a      	b.n	80045b4 <_vfiprintf_r+0x78>
 80046de:	fb0c 3202 	mla	r2, ip, r2, r3
 80046e2:	460c      	mov	r4, r1
 80046e4:	2001      	movs	r0, #1
 80046e6:	e7a8      	b.n	800463a <_vfiprintf_r+0xfe>
 80046e8:	2300      	movs	r3, #0
 80046ea:	3401      	adds	r4, #1
 80046ec:	9305      	str	r3, [sp, #20]
 80046ee:	4619      	mov	r1, r3
 80046f0:	f04f 0c0a 	mov.w	ip, #10
 80046f4:	4620      	mov	r0, r4
 80046f6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80046fa:	3a30      	subs	r2, #48	@ 0x30
 80046fc:	2a09      	cmp	r2, #9
 80046fe:	d903      	bls.n	8004708 <_vfiprintf_r+0x1cc>
 8004700:	2b00      	cmp	r3, #0
 8004702:	d0c6      	beq.n	8004692 <_vfiprintf_r+0x156>
 8004704:	9105      	str	r1, [sp, #20]
 8004706:	e7c4      	b.n	8004692 <_vfiprintf_r+0x156>
 8004708:	fb0c 2101 	mla	r1, ip, r1, r2
 800470c:	4604      	mov	r4, r0
 800470e:	2301      	movs	r3, #1
 8004710:	e7f0      	b.n	80046f4 <_vfiprintf_r+0x1b8>
 8004712:	ab03      	add	r3, sp, #12
 8004714:	9300      	str	r3, [sp, #0]
 8004716:	462a      	mov	r2, r5
 8004718:	4b12      	ldr	r3, [pc, #72]	@ (8004764 <_vfiprintf_r+0x228>)
 800471a:	a904      	add	r1, sp, #16
 800471c:	4630      	mov	r0, r6
 800471e:	f3af 8000 	nop.w
 8004722:	4607      	mov	r7, r0
 8004724:	1c78      	adds	r0, r7, #1
 8004726:	d1d6      	bne.n	80046d6 <_vfiprintf_r+0x19a>
 8004728:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800472a:	07d9      	lsls	r1, r3, #31
 800472c:	d405      	bmi.n	800473a <_vfiprintf_r+0x1fe>
 800472e:	89ab      	ldrh	r3, [r5, #12]
 8004730:	059a      	lsls	r2, r3, #22
 8004732:	d402      	bmi.n	800473a <_vfiprintf_r+0x1fe>
 8004734:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004736:	f7ff fe7d 	bl	8004434 <__retarget_lock_release_recursive>
 800473a:	89ab      	ldrh	r3, [r5, #12]
 800473c:	065b      	lsls	r3, r3, #25
 800473e:	f53f af1f 	bmi.w	8004580 <_vfiprintf_r+0x44>
 8004742:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004744:	e71e      	b.n	8004584 <_vfiprintf_r+0x48>
 8004746:	ab03      	add	r3, sp, #12
 8004748:	9300      	str	r3, [sp, #0]
 800474a:	462a      	mov	r2, r5
 800474c:	4b05      	ldr	r3, [pc, #20]	@ (8004764 <_vfiprintf_r+0x228>)
 800474e:	a904      	add	r1, sp, #16
 8004750:	4630      	mov	r0, r6
 8004752:	f000 f879 	bl	8004848 <_printf_i>
 8004756:	e7e4      	b.n	8004722 <_vfiprintf_r+0x1e6>
 8004758:	08005040 	.word	0x08005040
 800475c:	0800504a 	.word	0x0800504a
 8004760:	00000000 	.word	0x00000000
 8004764:	08004517 	.word	0x08004517
 8004768:	08005046 	.word	0x08005046

0800476c <_printf_common>:
 800476c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004770:	4616      	mov	r6, r2
 8004772:	4698      	mov	r8, r3
 8004774:	688a      	ldr	r2, [r1, #8]
 8004776:	690b      	ldr	r3, [r1, #16]
 8004778:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800477c:	4293      	cmp	r3, r2
 800477e:	bfb8      	it	lt
 8004780:	4613      	movlt	r3, r2
 8004782:	6033      	str	r3, [r6, #0]
 8004784:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004788:	4607      	mov	r7, r0
 800478a:	460c      	mov	r4, r1
 800478c:	b10a      	cbz	r2, 8004792 <_printf_common+0x26>
 800478e:	3301      	adds	r3, #1
 8004790:	6033      	str	r3, [r6, #0]
 8004792:	6823      	ldr	r3, [r4, #0]
 8004794:	0699      	lsls	r1, r3, #26
 8004796:	bf42      	ittt	mi
 8004798:	6833      	ldrmi	r3, [r6, #0]
 800479a:	3302      	addmi	r3, #2
 800479c:	6033      	strmi	r3, [r6, #0]
 800479e:	6825      	ldr	r5, [r4, #0]
 80047a0:	f015 0506 	ands.w	r5, r5, #6
 80047a4:	d106      	bne.n	80047b4 <_printf_common+0x48>
 80047a6:	f104 0a19 	add.w	sl, r4, #25
 80047aa:	68e3      	ldr	r3, [r4, #12]
 80047ac:	6832      	ldr	r2, [r6, #0]
 80047ae:	1a9b      	subs	r3, r3, r2
 80047b0:	42ab      	cmp	r3, r5
 80047b2:	dc26      	bgt.n	8004802 <_printf_common+0x96>
 80047b4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80047b8:	6822      	ldr	r2, [r4, #0]
 80047ba:	3b00      	subs	r3, #0
 80047bc:	bf18      	it	ne
 80047be:	2301      	movne	r3, #1
 80047c0:	0692      	lsls	r2, r2, #26
 80047c2:	d42b      	bmi.n	800481c <_printf_common+0xb0>
 80047c4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80047c8:	4641      	mov	r1, r8
 80047ca:	4638      	mov	r0, r7
 80047cc:	47c8      	blx	r9
 80047ce:	3001      	adds	r0, #1
 80047d0:	d01e      	beq.n	8004810 <_printf_common+0xa4>
 80047d2:	6823      	ldr	r3, [r4, #0]
 80047d4:	6922      	ldr	r2, [r4, #16]
 80047d6:	f003 0306 	and.w	r3, r3, #6
 80047da:	2b04      	cmp	r3, #4
 80047dc:	bf02      	ittt	eq
 80047de:	68e5      	ldreq	r5, [r4, #12]
 80047e0:	6833      	ldreq	r3, [r6, #0]
 80047e2:	1aed      	subeq	r5, r5, r3
 80047e4:	68a3      	ldr	r3, [r4, #8]
 80047e6:	bf0c      	ite	eq
 80047e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80047ec:	2500      	movne	r5, #0
 80047ee:	4293      	cmp	r3, r2
 80047f0:	bfc4      	itt	gt
 80047f2:	1a9b      	subgt	r3, r3, r2
 80047f4:	18ed      	addgt	r5, r5, r3
 80047f6:	2600      	movs	r6, #0
 80047f8:	341a      	adds	r4, #26
 80047fa:	42b5      	cmp	r5, r6
 80047fc:	d11a      	bne.n	8004834 <_printf_common+0xc8>
 80047fe:	2000      	movs	r0, #0
 8004800:	e008      	b.n	8004814 <_printf_common+0xa8>
 8004802:	2301      	movs	r3, #1
 8004804:	4652      	mov	r2, sl
 8004806:	4641      	mov	r1, r8
 8004808:	4638      	mov	r0, r7
 800480a:	47c8      	blx	r9
 800480c:	3001      	adds	r0, #1
 800480e:	d103      	bne.n	8004818 <_printf_common+0xac>
 8004810:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004814:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004818:	3501      	adds	r5, #1
 800481a:	e7c6      	b.n	80047aa <_printf_common+0x3e>
 800481c:	18e1      	adds	r1, r4, r3
 800481e:	1c5a      	adds	r2, r3, #1
 8004820:	2030      	movs	r0, #48	@ 0x30
 8004822:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004826:	4422      	add	r2, r4
 8004828:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800482c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004830:	3302      	adds	r3, #2
 8004832:	e7c7      	b.n	80047c4 <_printf_common+0x58>
 8004834:	2301      	movs	r3, #1
 8004836:	4622      	mov	r2, r4
 8004838:	4641      	mov	r1, r8
 800483a:	4638      	mov	r0, r7
 800483c:	47c8      	blx	r9
 800483e:	3001      	adds	r0, #1
 8004840:	d0e6      	beq.n	8004810 <_printf_common+0xa4>
 8004842:	3601      	adds	r6, #1
 8004844:	e7d9      	b.n	80047fa <_printf_common+0x8e>
	...

08004848 <_printf_i>:
 8004848:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800484c:	7e0f      	ldrb	r7, [r1, #24]
 800484e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004850:	2f78      	cmp	r7, #120	@ 0x78
 8004852:	4691      	mov	r9, r2
 8004854:	4680      	mov	r8, r0
 8004856:	460c      	mov	r4, r1
 8004858:	469a      	mov	sl, r3
 800485a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800485e:	d807      	bhi.n	8004870 <_printf_i+0x28>
 8004860:	2f62      	cmp	r7, #98	@ 0x62
 8004862:	d80a      	bhi.n	800487a <_printf_i+0x32>
 8004864:	2f00      	cmp	r7, #0
 8004866:	f000 80d1 	beq.w	8004a0c <_printf_i+0x1c4>
 800486a:	2f58      	cmp	r7, #88	@ 0x58
 800486c:	f000 80b8 	beq.w	80049e0 <_printf_i+0x198>
 8004870:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004874:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004878:	e03a      	b.n	80048f0 <_printf_i+0xa8>
 800487a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800487e:	2b15      	cmp	r3, #21
 8004880:	d8f6      	bhi.n	8004870 <_printf_i+0x28>
 8004882:	a101      	add	r1, pc, #4	@ (adr r1, 8004888 <_printf_i+0x40>)
 8004884:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004888:	080048e1 	.word	0x080048e1
 800488c:	080048f5 	.word	0x080048f5
 8004890:	08004871 	.word	0x08004871
 8004894:	08004871 	.word	0x08004871
 8004898:	08004871 	.word	0x08004871
 800489c:	08004871 	.word	0x08004871
 80048a0:	080048f5 	.word	0x080048f5
 80048a4:	08004871 	.word	0x08004871
 80048a8:	08004871 	.word	0x08004871
 80048ac:	08004871 	.word	0x08004871
 80048b0:	08004871 	.word	0x08004871
 80048b4:	080049f3 	.word	0x080049f3
 80048b8:	0800491f 	.word	0x0800491f
 80048bc:	080049ad 	.word	0x080049ad
 80048c0:	08004871 	.word	0x08004871
 80048c4:	08004871 	.word	0x08004871
 80048c8:	08004a15 	.word	0x08004a15
 80048cc:	08004871 	.word	0x08004871
 80048d0:	0800491f 	.word	0x0800491f
 80048d4:	08004871 	.word	0x08004871
 80048d8:	08004871 	.word	0x08004871
 80048dc:	080049b5 	.word	0x080049b5
 80048e0:	6833      	ldr	r3, [r6, #0]
 80048e2:	1d1a      	adds	r2, r3, #4
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	6032      	str	r2, [r6, #0]
 80048e8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80048ec:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80048f0:	2301      	movs	r3, #1
 80048f2:	e09c      	b.n	8004a2e <_printf_i+0x1e6>
 80048f4:	6833      	ldr	r3, [r6, #0]
 80048f6:	6820      	ldr	r0, [r4, #0]
 80048f8:	1d19      	adds	r1, r3, #4
 80048fa:	6031      	str	r1, [r6, #0]
 80048fc:	0606      	lsls	r6, r0, #24
 80048fe:	d501      	bpl.n	8004904 <_printf_i+0xbc>
 8004900:	681d      	ldr	r5, [r3, #0]
 8004902:	e003      	b.n	800490c <_printf_i+0xc4>
 8004904:	0645      	lsls	r5, r0, #25
 8004906:	d5fb      	bpl.n	8004900 <_printf_i+0xb8>
 8004908:	f9b3 5000 	ldrsh.w	r5, [r3]
 800490c:	2d00      	cmp	r5, #0
 800490e:	da03      	bge.n	8004918 <_printf_i+0xd0>
 8004910:	232d      	movs	r3, #45	@ 0x2d
 8004912:	426d      	negs	r5, r5
 8004914:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004918:	4858      	ldr	r0, [pc, #352]	@ (8004a7c <_printf_i+0x234>)
 800491a:	230a      	movs	r3, #10
 800491c:	e011      	b.n	8004942 <_printf_i+0xfa>
 800491e:	6821      	ldr	r1, [r4, #0]
 8004920:	6833      	ldr	r3, [r6, #0]
 8004922:	0608      	lsls	r0, r1, #24
 8004924:	f853 5b04 	ldr.w	r5, [r3], #4
 8004928:	d402      	bmi.n	8004930 <_printf_i+0xe8>
 800492a:	0649      	lsls	r1, r1, #25
 800492c:	bf48      	it	mi
 800492e:	b2ad      	uxthmi	r5, r5
 8004930:	2f6f      	cmp	r7, #111	@ 0x6f
 8004932:	4852      	ldr	r0, [pc, #328]	@ (8004a7c <_printf_i+0x234>)
 8004934:	6033      	str	r3, [r6, #0]
 8004936:	bf14      	ite	ne
 8004938:	230a      	movne	r3, #10
 800493a:	2308      	moveq	r3, #8
 800493c:	2100      	movs	r1, #0
 800493e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004942:	6866      	ldr	r6, [r4, #4]
 8004944:	60a6      	str	r6, [r4, #8]
 8004946:	2e00      	cmp	r6, #0
 8004948:	db05      	blt.n	8004956 <_printf_i+0x10e>
 800494a:	6821      	ldr	r1, [r4, #0]
 800494c:	432e      	orrs	r6, r5
 800494e:	f021 0104 	bic.w	r1, r1, #4
 8004952:	6021      	str	r1, [r4, #0]
 8004954:	d04b      	beq.n	80049ee <_printf_i+0x1a6>
 8004956:	4616      	mov	r6, r2
 8004958:	fbb5 f1f3 	udiv	r1, r5, r3
 800495c:	fb03 5711 	mls	r7, r3, r1, r5
 8004960:	5dc7      	ldrb	r7, [r0, r7]
 8004962:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004966:	462f      	mov	r7, r5
 8004968:	42bb      	cmp	r3, r7
 800496a:	460d      	mov	r5, r1
 800496c:	d9f4      	bls.n	8004958 <_printf_i+0x110>
 800496e:	2b08      	cmp	r3, #8
 8004970:	d10b      	bne.n	800498a <_printf_i+0x142>
 8004972:	6823      	ldr	r3, [r4, #0]
 8004974:	07df      	lsls	r7, r3, #31
 8004976:	d508      	bpl.n	800498a <_printf_i+0x142>
 8004978:	6923      	ldr	r3, [r4, #16]
 800497a:	6861      	ldr	r1, [r4, #4]
 800497c:	4299      	cmp	r1, r3
 800497e:	bfde      	ittt	le
 8004980:	2330      	movle	r3, #48	@ 0x30
 8004982:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004986:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800498a:	1b92      	subs	r2, r2, r6
 800498c:	6122      	str	r2, [r4, #16]
 800498e:	f8cd a000 	str.w	sl, [sp]
 8004992:	464b      	mov	r3, r9
 8004994:	aa03      	add	r2, sp, #12
 8004996:	4621      	mov	r1, r4
 8004998:	4640      	mov	r0, r8
 800499a:	f7ff fee7 	bl	800476c <_printf_common>
 800499e:	3001      	adds	r0, #1
 80049a0:	d14a      	bne.n	8004a38 <_printf_i+0x1f0>
 80049a2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80049a6:	b004      	add	sp, #16
 80049a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80049ac:	6823      	ldr	r3, [r4, #0]
 80049ae:	f043 0320 	orr.w	r3, r3, #32
 80049b2:	6023      	str	r3, [r4, #0]
 80049b4:	4832      	ldr	r0, [pc, #200]	@ (8004a80 <_printf_i+0x238>)
 80049b6:	2778      	movs	r7, #120	@ 0x78
 80049b8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80049bc:	6823      	ldr	r3, [r4, #0]
 80049be:	6831      	ldr	r1, [r6, #0]
 80049c0:	061f      	lsls	r7, r3, #24
 80049c2:	f851 5b04 	ldr.w	r5, [r1], #4
 80049c6:	d402      	bmi.n	80049ce <_printf_i+0x186>
 80049c8:	065f      	lsls	r7, r3, #25
 80049ca:	bf48      	it	mi
 80049cc:	b2ad      	uxthmi	r5, r5
 80049ce:	6031      	str	r1, [r6, #0]
 80049d0:	07d9      	lsls	r1, r3, #31
 80049d2:	bf44      	itt	mi
 80049d4:	f043 0320 	orrmi.w	r3, r3, #32
 80049d8:	6023      	strmi	r3, [r4, #0]
 80049da:	b11d      	cbz	r5, 80049e4 <_printf_i+0x19c>
 80049dc:	2310      	movs	r3, #16
 80049de:	e7ad      	b.n	800493c <_printf_i+0xf4>
 80049e0:	4826      	ldr	r0, [pc, #152]	@ (8004a7c <_printf_i+0x234>)
 80049e2:	e7e9      	b.n	80049b8 <_printf_i+0x170>
 80049e4:	6823      	ldr	r3, [r4, #0]
 80049e6:	f023 0320 	bic.w	r3, r3, #32
 80049ea:	6023      	str	r3, [r4, #0]
 80049ec:	e7f6      	b.n	80049dc <_printf_i+0x194>
 80049ee:	4616      	mov	r6, r2
 80049f0:	e7bd      	b.n	800496e <_printf_i+0x126>
 80049f2:	6833      	ldr	r3, [r6, #0]
 80049f4:	6825      	ldr	r5, [r4, #0]
 80049f6:	6961      	ldr	r1, [r4, #20]
 80049f8:	1d18      	adds	r0, r3, #4
 80049fa:	6030      	str	r0, [r6, #0]
 80049fc:	062e      	lsls	r6, r5, #24
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	d501      	bpl.n	8004a06 <_printf_i+0x1be>
 8004a02:	6019      	str	r1, [r3, #0]
 8004a04:	e002      	b.n	8004a0c <_printf_i+0x1c4>
 8004a06:	0668      	lsls	r0, r5, #25
 8004a08:	d5fb      	bpl.n	8004a02 <_printf_i+0x1ba>
 8004a0a:	8019      	strh	r1, [r3, #0]
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	6123      	str	r3, [r4, #16]
 8004a10:	4616      	mov	r6, r2
 8004a12:	e7bc      	b.n	800498e <_printf_i+0x146>
 8004a14:	6833      	ldr	r3, [r6, #0]
 8004a16:	1d1a      	adds	r2, r3, #4
 8004a18:	6032      	str	r2, [r6, #0]
 8004a1a:	681e      	ldr	r6, [r3, #0]
 8004a1c:	6862      	ldr	r2, [r4, #4]
 8004a1e:	2100      	movs	r1, #0
 8004a20:	4630      	mov	r0, r6
 8004a22:	f7fb fbd5 	bl	80001d0 <memchr>
 8004a26:	b108      	cbz	r0, 8004a2c <_printf_i+0x1e4>
 8004a28:	1b80      	subs	r0, r0, r6
 8004a2a:	6060      	str	r0, [r4, #4]
 8004a2c:	6863      	ldr	r3, [r4, #4]
 8004a2e:	6123      	str	r3, [r4, #16]
 8004a30:	2300      	movs	r3, #0
 8004a32:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004a36:	e7aa      	b.n	800498e <_printf_i+0x146>
 8004a38:	6923      	ldr	r3, [r4, #16]
 8004a3a:	4632      	mov	r2, r6
 8004a3c:	4649      	mov	r1, r9
 8004a3e:	4640      	mov	r0, r8
 8004a40:	47d0      	blx	sl
 8004a42:	3001      	adds	r0, #1
 8004a44:	d0ad      	beq.n	80049a2 <_printf_i+0x15a>
 8004a46:	6823      	ldr	r3, [r4, #0]
 8004a48:	079b      	lsls	r3, r3, #30
 8004a4a:	d413      	bmi.n	8004a74 <_printf_i+0x22c>
 8004a4c:	68e0      	ldr	r0, [r4, #12]
 8004a4e:	9b03      	ldr	r3, [sp, #12]
 8004a50:	4298      	cmp	r0, r3
 8004a52:	bfb8      	it	lt
 8004a54:	4618      	movlt	r0, r3
 8004a56:	e7a6      	b.n	80049a6 <_printf_i+0x15e>
 8004a58:	2301      	movs	r3, #1
 8004a5a:	4632      	mov	r2, r6
 8004a5c:	4649      	mov	r1, r9
 8004a5e:	4640      	mov	r0, r8
 8004a60:	47d0      	blx	sl
 8004a62:	3001      	adds	r0, #1
 8004a64:	d09d      	beq.n	80049a2 <_printf_i+0x15a>
 8004a66:	3501      	adds	r5, #1
 8004a68:	68e3      	ldr	r3, [r4, #12]
 8004a6a:	9903      	ldr	r1, [sp, #12]
 8004a6c:	1a5b      	subs	r3, r3, r1
 8004a6e:	42ab      	cmp	r3, r5
 8004a70:	dcf2      	bgt.n	8004a58 <_printf_i+0x210>
 8004a72:	e7eb      	b.n	8004a4c <_printf_i+0x204>
 8004a74:	2500      	movs	r5, #0
 8004a76:	f104 0619 	add.w	r6, r4, #25
 8004a7a:	e7f5      	b.n	8004a68 <_printf_i+0x220>
 8004a7c:	08005051 	.word	0x08005051
 8004a80:	08005062 	.word	0x08005062

08004a84 <__sflush_r>:
 8004a84:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004a88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004a8c:	0716      	lsls	r6, r2, #28
 8004a8e:	4605      	mov	r5, r0
 8004a90:	460c      	mov	r4, r1
 8004a92:	d454      	bmi.n	8004b3e <__sflush_r+0xba>
 8004a94:	684b      	ldr	r3, [r1, #4]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	dc02      	bgt.n	8004aa0 <__sflush_r+0x1c>
 8004a9a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	dd48      	ble.n	8004b32 <__sflush_r+0xae>
 8004aa0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004aa2:	2e00      	cmp	r6, #0
 8004aa4:	d045      	beq.n	8004b32 <__sflush_r+0xae>
 8004aa6:	2300      	movs	r3, #0
 8004aa8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004aac:	682f      	ldr	r7, [r5, #0]
 8004aae:	6a21      	ldr	r1, [r4, #32]
 8004ab0:	602b      	str	r3, [r5, #0]
 8004ab2:	d030      	beq.n	8004b16 <__sflush_r+0x92>
 8004ab4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004ab6:	89a3      	ldrh	r3, [r4, #12]
 8004ab8:	0759      	lsls	r1, r3, #29
 8004aba:	d505      	bpl.n	8004ac8 <__sflush_r+0x44>
 8004abc:	6863      	ldr	r3, [r4, #4]
 8004abe:	1ad2      	subs	r2, r2, r3
 8004ac0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004ac2:	b10b      	cbz	r3, 8004ac8 <__sflush_r+0x44>
 8004ac4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004ac6:	1ad2      	subs	r2, r2, r3
 8004ac8:	2300      	movs	r3, #0
 8004aca:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004acc:	6a21      	ldr	r1, [r4, #32]
 8004ace:	4628      	mov	r0, r5
 8004ad0:	47b0      	blx	r6
 8004ad2:	1c43      	adds	r3, r0, #1
 8004ad4:	89a3      	ldrh	r3, [r4, #12]
 8004ad6:	d106      	bne.n	8004ae6 <__sflush_r+0x62>
 8004ad8:	6829      	ldr	r1, [r5, #0]
 8004ada:	291d      	cmp	r1, #29
 8004adc:	d82b      	bhi.n	8004b36 <__sflush_r+0xb2>
 8004ade:	4a2a      	ldr	r2, [pc, #168]	@ (8004b88 <__sflush_r+0x104>)
 8004ae0:	40ca      	lsrs	r2, r1
 8004ae2:	07d6      	lsls	r6, r2, #31
 8004ae4:	d527      	bpl.n	8004b36 <__sflush_r+0xb2>
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	6062      	str	r2, [r4, #4]
 8004aea:	04d9      	lsls	r1, r3, #19
 8004aec:	6922      	ldr	r2, [r4, #16]
 8004aee:	6022      	str	r2, [r4, #0]
 8004af0:	d504      	bpl.n	8004afc <__sflush_r+0x78>
 8004af2:	1c42      	adds	r2, r0, #1
 8004af4:	d101      	bne.n	8004afa <__sflush_r+0x76>
 8004af6:	682b      	ldr	r3, [r5, #0]
 8004af8:	b903      	cbnz	r3, 8004afc <__sflush_r+0x78>
 8004afa:	6560      	str	r0, [r4, #84]	@ 0x54
 8004afc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004afe:	602f      	str	r7, [r5, #0]
 8004b00:	b1b9      	cbz	r1, 8004b32 <__sflush_r+0xae>
 8004b02:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004b06:	4299      	cmp	r1, r3
 8004b08:	d002      	beq.n	8004b10 <__sflush_r+0x8c>
 8004b0a:	4628      	mov	r0, r5
 8004b0c:	f7ff fca2 	bl	8004454 <_free_r>
 8004b10:	2300      	movs	r3, #0
 8004b12:	6363      	str	r3, [r4, #52]	@ 0x34
 8004b14:	e00d      	b.n	8004b32 <__sflush_r+0xae>
 8004b16:	2301      	movs	r3, #1
 8004b18:	4628      	mov	r0, r5
 8004b1a:	47b0      	blx	r6
 8004b1c:	4602      	mov	r2, r0
 8004b1e:	1c50      	adds	r0, r2, #1
 8004b20:	d1c9      	bne.n	8004ab6 <__sflush_r+0x32>
 8004b22:	682b      	ldr	r3, [r5, #0]
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d0c6      	beq.n	8004ab6 <__sflush_r+0x32>
 8004b28:	2b1d      	cmp	r3, #29
 8004b2a:	d001      	beq.n	8004b30 <__sflush_r+0xac>
 8004b2c:	2b16      	cmp	r3, #22
 8004b2e:	d11e      	bne.n	8004b6e <__sflush_r+0xea>
 8004b30:	602f      	str	r7, [r5, #0]
 8004b32:	2000      	movs	r0, #0
 8004b34:	e022      	b.n	8004b7c <__sflush_r+0xf8>
 8004b36:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004b3a:	b21b      	sxth	r3, r3
 8004b3c:	e01b      	b.n	8004b76 <__sflush_r+0xf2>
 8004b3e:	690f      	ldr	r7, [r1, #16]
 8004b40:	2f00      	cmp	r7, #0
 8004b42:	d0f6      	beq.n	8004b32 <__sflush_r+0xae>
 8004b44:	0793      	lsls	r3, r2, #30
 8004b46:	680e      	ldr	r6, [r1, #0]
 8004b48:	bf08      	it	eq
 8004b4a:	694b      	ldreq	r3, [r1, #20]
 8004b4c:	600f      	str	r7, [r1, #0]
 8004b4e:	bf18      	it	ne
 8004b50:	2300      	movne	r3, #0
 8004b52:	eba6 0807 	sub.w	r8, r6, r7
 8004b56:	608b      	str	r3, [r1, #8]
 8004b58:	f1b8 0f00 	cmp.w	r8, #0
 8004b5c:	dde9      	ble.n	8004b32 <__sflush_r+0xae>
 8004b5e:	6a21      	ldr	r1, [r4, #32]
 8004b60:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8004b62:	4643      	mov	r3, r8
 8004b64:	463a      	mov	r2, r7
 8004b66:	4628      	mov	r0, r5
 8004b68:	47b0      	blx	r6
 8004b6a:	2800      	cmp	r0, #0
 8004b6c:	dc08      	bgt.n	8004b80 <__sflush_r+0xfc>
 8004b6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004b72:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004b76:	81a3      	strh	r3, [r4, #12]
 8004b78:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004b7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004b80:	4407      	add	r7, r0
 8004b82:	eba8 0800 	sub.w	r8, r8, r0
 8004b86:	e7e7      	b.n	8004b58 <__sflush_r+0xd4>
 8004b88:	20400001 	.word	0x20400001

08004b8c <_fflush_r>:
 8004b8c:	b538      	push	{r3, r4, r5, lr}
 8004b8e:	690b      	ldr	r3, [r1, #16]
 8004b90:	4605      	mov	r5, r0
 8004b92:	460c      	mov	r4, r1
 8004b94:	b913      	cbnz	r3, 8004b9c <_fflush_r+0x10>
 8004b96:	2500      	movs	r5, #0
 8004b98:	4628      	mov	r0, r5
 8004b9a:	bd38      	pop	{r3, r4, r5, pc}
 8004b9c:	b118      	cbz	r0, 8004ba6 <_fflush_r+0x1a>
 8004b9e:	6a03      	ldr	r3, [r0, #32]
 8004ba0:	b90b      	cbnz	r3, 8004ba6 <_fflush_r+0x1a>
 8004ba2:	f7ff fb5d 	bl	8004260 <__sinit>
 8004ba6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d0f3      	beq.n	8004b96 <_fflush_r+0xa>
 8004bae:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004bb0:	07d0      	lsls	r0, r2, #31
 8004bb2:	d404      	bmi.n	8004bbe <_fflush_r+0x32>
 8004bb4:	0599      	lsls	r1, r3, #22
 8004bb6:	d402      	bmi.n	8004bbe <_fflush_r+0x32>
 8004bb8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004bba:	f7ff fc3a 	bl	8004432 <__retarget_lock_acquire_recursive>
 8004bbe:	4628      	mov	r0, r5
 8004bc0:	4621      	mov	r1, r4
 8004bc2:	f7ff ff5f 	bl	8004a84 <__sflush_r>
 8004bc6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004bc8:	07da      	lsls	r2, r3, #31
 8004bca:	4605      	mov	r5, r0
 8004bcc:	d4e4      	bmi.n	8004b98 <_fflush_r+0xc>
 8004bce:	89a3      	ldrh	r3, [r4, #12]
 8004bd0:	059b      	lsls	r3, r3, #22
 8004bd2:	d4e1      	bmi.n	8004b98 <_fflush_r+0xc>
 8004bd4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004bd6:	f7ff fc2d 	bl	8004434 <__retarget_lock_release_recursive>
 8004bda:	e7dd      	b.n	8004b98 <_fflush_r+0xc>

08004bdc <__sread>:
 8004bdc:	b510      	push	{r4, lr}
 8004bde:	460c      	mov	r4, r1
 8004be0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004be4:	f000 f956 	bl	8004e94 <_read_r>
 8004be8:	2800      	cmp	r0, #0
 8004bea:	bfab      	itete	ge
 8004bec:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004bee:	89a3      	ldrhlt	r3, [r4, #12]
 8004bf0:	181b      	addge	r3, r3, r0
 8004bf2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004bf6:	bfac      	ite	ge
 8004bf8:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004bfa:	81a3      	strhlt	r3, [r4, #12]
 8004bfc:	bd10      	pop	{r4, pc}

08004bfe <__swrite>:
 8004bfe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c02:	461f      	mov	r7, r3
 8004c04:	898b      	ldrh	r3, [r1, #12]
 8004c06:	05db      	lsls	r3, r3, #23
 8004c08:	4605      	mov	r5, r0
 8004c0a:	460c      	mov	r4, r1
 8004c0c:	4616      	mov	r6, r2
 8004c0e:	d505      	bpl.n	8004c1c <__swrite+0x1e>
 8004c10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c14:	2302      	movs	r3, #2
 8004c16:	2200      	movs	r2, #0
 8004c18:	f000 f92a 	bl	8004e70 <_lseek_r>
 8004c1c:	89a3      	ldrh	r3, [r4, #12]
 8004c1e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004c22:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004c26:	81a3      	strh	r3, [r4, #12]
 8004c28:	4632      	mov	r2, r6
 8004c2a:	463b      	mov	r3, r7
 8004c2c:	4628      	mov	r0, r5
 8004c2e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004c32:	f000 b941 	b.w	8004eb8 <_write_r>

08004c36 <__sseek>:
 8004c36:	b510      	push	{r4, lr}
 8004c38:	460c      	mov	r4, r1
 8004c3a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c3e:	f000 f917 	bl	8004e70 <_lseek_r>
 8004c42:	1c43      	adds	r3, r0, #1
 8004c44:	89a3      	ldrh	r3, [r4, #12]
 8004c46:	bf15      	itete	ne
 8004c48:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004c4a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004c4e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004c52:	81a3      	strheq	r3, [r4, #12]
 8004c54:	bf18      	it	ne
 8004c56:	81a3      	strhne	r3, [r4, #12]
 8004c58:	bd10      	pop	{r4, pc}

08004c5a <__sclose>:
 8004c5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c5e:	f000 b93d 	b.w	8004edc <_close_r>

08004c62 <__swbuf_r>:
 8004c62:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c64:	460e      	mov	r6, r1
 8004c66:	4614      	mov	r4, r2
 8004c68:	4605      	mov	r5, r0
 8004c6a:	b118      	cbz	r0, 8004c74 <__swbuf_r+0x12>
 8004c6c:	6a03      	ldr	r3, [r0, #32]
 8004c6e:	b90b      	cbnz	r3, 8004c74 <__swbuf_r+0x12>
 8004c70:	f7ff faf6 	bl	8004260 <__sinit>
 8004c74:	69a3      	ldr	r3, [r4, #24]
 8004c76:	60a3      	str	r3, [r4, #8]
 8004c78:	89a3      	ldrh	r3, [r4, #12]
 8004c7a:	071a      	lsls	r2, r3, #28
 8004c7c:	d501      	bpl.n	8004c82 <__swbuf_r+0x20>
 8004c7e:	6923      	ldr	r3, [r4, #16]
 8004c80:	b943      	cbnz	r3, 8004c94 <__swbuf_r+0x32>
 8004c82:	4621      	mov	r1, r4
 8004c84:	4628      	mov	r0, r5
 8004c86:	f000 f82b 	bl	8004ce0 <__swsetup_r>
 8004c8a:	b118      	cbz	r0, 8004c94 <__swbuf_r+0x32>
 8004c8c:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8004c90:	4638      	mov	r0, r7
 8004c92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004c94:	6823      	ldr	r3, [r4, #0]
 8004c96:	6922      	ldr	r2, [r4, #16]
 8004c98:	1a98      	subs	r0, r3, r2
 8004c9a:	6963      	ldr	r3, [r4, #20]
 8004c9c:	b2f6      	uxtb	r6, r6
 8004c9e:	4283      	cmp	r3, r0
 8004ca0:	4637      	mov	r7, r6
 8004ca2:	dc05      	bgt.n	8004cb0 <__swbuf_r+0x4e>
 8004ca4:	4621      	mov	r1, r4
 8004ca6:	4628      	mov	r0, r5
 8004ca8:	f7ff ff70 	bl	8004b8c <_fflush_r>
 8004cac:	2800      	cmp	r0, #0
 8004cae:	d1ed      	bne.n	8004c8c <__swbuf_r+0x2a>
 8004cb0:	68a3      	ldr	r3, [r4, #8]
 8004cb2:	3b01      	subs	r3, #1
 8004cb4:	60a3      	str	r3, [r4, #8]
 8004cb6:	6823      	ldr	r3, [r4, #0]
 8004cb8:	1c5a      	adds	r2, r3, #1
 8004cba:	6022      	str	r2, [r4, #0]
 8004cbc:	701e      	strb	r6, [r3, #0]
 8004cbe:	6962      	ldr	r2, [r4, #20]
 8004cc0:	1c43      	adds	r3, r0, #1
 8004cc2:	429a      	cmp	r2, r3
 8004cc4:	d004      	beq.n	8004cd0 <__swbuf_r+0x6e>
 8004cc6:	89a3      	ldrh	r3, [r4, #12]
 8004cc8:	07db      	lsls	r3, r3, #31
 8004cca:	d5e1      	bpl.n	8004c90 <__swbuf_r+0x2e>
 8004ccc:	2e0a      	cmp	r6, #10
 8004cce:	d1df      	bne.n	8004c90 <__swbuf_r+0x2e>
 8004cd0:	4621      	mov	r1, r4
 8004cd2:	4628      	mov	r0, r5
 8004cd4:	f7ff ff5a 	bl	8004b8c <_fflush_r>
 8004cd8:	2800      	cmp	r0, #0
 8004cda:	d0d9      	beq.n	8004c90 <__swbuf_r+0x2e>
 8004cdc:	e7d6      	b.n	8004c8c <__swbuf_r+0x2a>
	...

08004ce0 <__swsetup_r>:
 8004ce0:	b538      	push	{r3, r4, r5, lr}
 8004ce2:	4b29      	ldr	r3, [pc, #164]	@ (8004d88 <__swsetup_r+0xa8>)
 8004ce4:	4605      	mov	r5, r0
 8004ce6:	6818      	ldr	r0, [r3, #0]
 8004ce8:	460c      	mov	r4, r1
 8004cea:	b118      	cbz	r0, 8004cf4 <__swsetup_r+0x14>
 8004cec:	6a03      	ldr	r3, [r0, #32]
 8004cee:	b90b      	cbnz	r3, 8004cf4 <__swsetup_r+0x14>
 8004cf0:	f7ff fab6 	bl	8004260 <__sinit>
 8004cf4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004cf8:	0719      	lsls	r1, r3, #28
 8004cfa:	d422      	bmi.n	8004d42 <__swsetup_r+0x62>
 8004cfc:	06da      	lsls	r2, r3, #27
 8004cfe:	d407      	bmi.n	8004d10 <__swsetup_r+0x30>
 8004d00:	2209      	movs	r2, #9
 8004d02:	602a      	str	r2, [r5, #0]
 8004d04:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004d08:	81a3      	strh	r3, [r4, #12]
 8004d0a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004d0e:	e033      	b.n	8004d78 <__swsetup_r+0x98>
 8004d10:	0758      	lsls	r0, r3, #29
 8004d12:	d512      	bpl.n	8004d3a <__swsetup_r+0x5a>
 8004d14:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004d16:	b141      	cbz	r1, 8004d2a <__swsetup_r+0x4a>
 8004d18:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004d1c:	4299      	cmp	r1, r3
 8004d1e:	d002      	beq.n	8004d26 <__swsetup_r+0x46>
 8004d20:	4628      	mov	r0, r5
 8004d22:	f7ff fb97 	bl	8004454 <_free_r>
 8004d26:	2300      	movs	r3, #0
 8004d28:	6363      	str	r3, [r4, #52]	@ 0x34
 8004d2a:	89a3      	ldrh	r3, [r4, #12]
 8004d2c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004d30:	81a3      	strh	r3, [r4, #12]
 8004d32:	2300      	movs	r3, #0
 8004d34:	6063      	str	r3, [r4, #4]
 8004d36:	6923      	ldr	r3, [r4, #16]
 8004d38:	6023      	str	r3, [r4, #0]
 8004d3a:	89a3      	ldrh	r3, [r4, #12]
 8004d3c:	f043 0308 	orr.w	r3, r3, #8
 8004d40:	81a3      	strh	r3, [r4, #12]
 8004d42:	6923      	ldr	r3, [r4, #16]
 8004d44:	b94b      	cbnz	r3, 8004d5a <__swsetup_r+0x7a>
 8004d46:	89a3      	ldrh	r3, [r4, #12]
 8004d48:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004d4c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004d50:	d003      	beq.n	8004d5a <__swsetup_r+0x7a>
 8004d52:	4621      	mov	r1, r4
 8004d54:	4628      	mov	r0, r5
 8004d56:	f000 f83f 	bl	8004dd8 <__smakebuf_r>
 8004d5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004d5e:	f013 0201 	ands.w	r2, r3, #1
 8004d62:	d00a      	beq.n	8004d7a <__swsetup_r+0x9a>
 8004d64:	2200      	movs	r2, #0
 8004d66:	60a2      	str	r2, [r4, #8]
 8004d68:	6962      	ldr	r2, [r4, #20]
 8004d6a:	4252      	negs	r2, r2
 8004d6c:	61a2      	str	r2, [r4, #24]
 8004d6e:	6922      	ldr	r2, [r4, #16]
 8004d70:	b942      	cbnz	r2, 8004d84 <__swsetup_r+0xa4>
 8004d72:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004d76:	d1c5      	bne.n	8004d04 <__swsetup_r+0x24>
 8004d78:	bd38      	pop	{r3, r4, r5, pc}
 8004d7a:	0799      	lsls	r1, r3, #30
 8004d7c:	bf58      	it	pl
 8004d7e:	6962      	ldrpl	r2, [r4, #20]
 8004d80:	60a2      	str	r2, [r4, #8]
 8004d82:	e7f4      	b.n	8004d6e <__swsetup_r+0x8e>
 8004d84:	2000      	movs	r0, #0
 8004d86:	e7f7      	b.n	8004d78 <__swsetup_r+0x98>
 8004d88:	20000018 	.word	0x20000018

08004d8c <__swhatbuf_r>:
 8004d8c:	b570      	push	{r4, r5, r6, lr}
 8004d8e:	460c      	mov	r4, r1
 8004d90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004d94:	2900      	cmp	r1, #0
 8004d96:	b096      	sub	sp, #88	@ 0x58
 8004d98:	4615      	mov	r5, r2
 8004d9a:	461e      	mov	r6, r3
 8004d9c:	da0d      	bge.n	8004dba <__swhatbuf_r+0x2e>
 8004d9e:	89a3      	ldrh	r3, [r4, #12]
 8004da0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004da4:	f04f 0100 	mov.w	r1, #0
 8004da8:	bf14      	ite	ne
 8004daa:	2340      	movne	r3, #64	@ 0x40
 8004dac:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004db0:	2000      	movs	r0, #0
 8004db2:	6031      	str	r1, [r6, #0]
 8004db4:	602b      	str	r3, [r5, #0]
 8004db6:	b016      	add	sp, #88	@ 0x58
 8004db8:	bd70      	pop	{r4, r5, r6, pc}
 8004dba:	466a      	mov	r2, sp
 8004dbc:	f000 f89e 	bl	8004efc <_fstat_r>
 8004dc0:	2800      	cmp	r0, #0
 8004dc2:	dbec      	blt.n	8004d9e <__swhatbuf_r+0x12>
 8004dc4:	9901      	ldr	r1, [sp, #4]
 8004dc6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004dca:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004dce:	4259      	negs	r1, r3
 8004dd0:	4159      	adcs	r1, r3
 8004dd2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004dd6:	e7eb      	b.n	8004db0 <__swhatbuf_r+0x24>

08004dd8 <__smakebuf_r>:
 8004dd8:	898b      	ldrh	r3, [r1, #12]
 8004dda:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004ddc:	079d      	lsls	r5, r3, #30
 8004dde:	4606      	mov	r6, r0
 8004de0:	460c      	mov	r4, r1
 8004de2:	d507      	bpl.n	8004df4 <__smakebuf_r+0x1c>
 8004de4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004de8:	6023      	str	r3, [r4, #0]
 8004dea:	6123      	str	r3, [r4, #16]
 8004dec:	2301      	movs	r3, #1
 8004dee:	6163      	str	r3, [r4, #20]
 8004df0:	b003      	add	sp, #12
 8004df2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004df4:	ab01      	add	r3, sp, #4
 8004df6:	466a      	mov	r2, sp
 8004df8:	f7ff ffc8 	bl	8004d8c <__swhatbuf_r>
 8004dfc:	9f00      	ldr	r7, [sp, #0]
 8004dfe:	4605      	mov	r5, r0
 8004e00:	4639      	mov	r1, r7
 8004e02:	4630      	mov	r0, r6
 8004e04:	f7ff f914 	bl	8004030 <_malloc_r>
 8004e08:	b948      	cbnz	r0, 8004e1e <__smakebuf_r+0x46>
 8004e0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004e0e:	059a      	lsls	r2, r3, #22
 8004e10:	d4ee      	bmi.n	8004df0 <__smakebuf_r+0x18>
 8004e12:	f023 0303 	bic.w	r3, r3, #3
 8004e16:	f043 0302 	orr.w	r3, r3, #2
 8004e1a:	81a3      	strh	r3, [r4, #12]
 8004e1c:	e7e2      	b.n	8004de4 <__smakebuf_r+0xc>
 8004e1e:	89a3      	ldrh	r3, [r4, #12]
 8004e20:	6020      	str	r0, [r4, #0]
 8004e22:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004e26:	81a3      	strh	r3, [r4, #12]
 8004e28:	9b01      	ldr	r3, [sp, #4]
 8004e2a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004e2e:	b15b      	cbz	r3, 8004e48 <__smakebuf_r+0x70>
 8004e30:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004e34:	4630      	mov	r0, r6
 8004e36:	f000 f80b 	bl	8004e50 <_isatty_r>
 8004e3a:	b128      	cbz	r0, 8004e48 <__smakebuf_r+0x70>
 8004e3c:	89a3      	ldrh	r3, [r4, #12]
 8004e3e:	f023 0303 	bic.w	r3, r3, #3
 8004e42:	f043 0301 	orr.w	r3, r3, #1
 8004e46:	81a3      	strh	r3, [r4, #12]
 8004e48:	89a3      	ldrh	r3, [r4, #12]
 8004e4a:	431d      	orrs	r5, r3
 8004e4c:	81a5      	strh	r5, [r4, #12]
 8004e4e:	e7cf      	b.n	8004df0 <__smakebuf_r+0x18>

08004e50 <_isatty_r>:
 8004e50:	b538      	push	{r3, r4, r5, lr}
 8004e52:	4d06      	ldr	r5, [pc, #24]	@ (8004e6c <_isatty_r+0x1c>)
 8004e54:	2300      	movs	r3, #0
 8004e56:	4604      	mov	r4, r0
 8004e58:	4608      	mov	r0, r1
 8004e5a:	602b      	str	r3, [r5, #0]
 8004e5c:	f7fc fe20 	bl	8001aa0 <_isatty>
 8004e60:	1c43      	adds	r3, r0, #1
 8004e62:	d102      	bne.n	8004e6a <_isatty_r+0x1a>
 8004e64:	682b      	ldr	r3, [r5, #0]
 8004e66:	b103      	cbz	r3, 8004e6a <_isatty_r+0x1a>
 8004e68:	6023      	str	r3, [r4, #0]
 8004e6a:	bd38      	pop	{r3, r4, r5, pc}
 8004e6c:	200003b8 	.word	0x200003b8

08004e70 <_lseek_r>:
 8004e70:	b538      	push	{r3, r4, r5, lr}
 8004e72:	4d07      	ldr	r5, [pc, #28]	@ (8004e90 <_lseek_r+0x20>)
 8004e74:	4604      	mov	r4, r0
 8004e76:	4608      	mov	r0, r1
 8004e78:	4611      	mov	r1, r2
 8004e7a:	2200      	movs	r2, #0
 8004e7c:	602a      	str	r2, [r5, #0]
 8004e7e:	461a      	mov	r2, r3
 8004e80:	f7fc fe19 	bl	8001ab6 <_lseek>
 8004e84:	1c43      	adds	r3, r0, #1
 8004e86:	d102      	bne.n	8004e8e <_lseek_r+0x1e>
 8004e88:	682b      	ldr	r3, [r5, #0]
 8004e8a:	b103      	cbz	r3, 8004e8e <_lseek_r+0x1e>
 8004e8c:	6023      	str	r3, [r4, #0]
 8004e8e:	bd38      	pop	{r3, r4, r5, pc}
 8004e90:	200003b8 	.word	0x200003b8

08004e94 <_read_r>:
 8004e94:	b538      	push	{r3, r4, r5, lr}
 8004e96:	4d07      	ldr	r5, [pc, #28]	@ (8004eb4 <_read_r+0x20>)
 8004e98:	4604      	mov	r4, r0
 8004e9a:	4608      	mov	r0, r1
 8004e9c:	4611      	mov	r1, r2
 8004e9e:	2200      	movs	r2, #0
 8004ea0:	602a      	str	r2, [r5, #0]
 8004ea2:	461a      	mov	r2, r3
 8004ea4:	f7fc fdc3 	bl	8001a2e <_read>
 8004ea8:	1c43      	adds	r3, r0, #1
 8004eaa:	d102      	bne.n	8004eb2 <_read_r+0x1e>
 8004eac:	682b      	ldr	r3, [r5, #0]
 8004eae:	b103      	cbz	r3, 8004eb2 <_read_r+0x1e>
 8004eb0:	6023      	str	r3, [r4, #0]
 8004eb2:	bd38      	pop	{r3, r4, r5, pc}
 8004eb4:	200003b8 	.word	0x200003b8

08004eb8 <_write_r>:
 8004eb8:	b538      	push	{r3, r4, r5, lr}
 8004eba:	4d07      	ldr	r5, [pc, #28]	@ (8004ed8 <_write_r+0x20>)
 8004ebc:	4604      	mov	r4, r0
 8004ebe:	4608      	mov	r0, r1
 8004ec0:	4611      	mov	r1, r2
 8004ec2:	2200      	movs	r2, #0
 8004ec4:	602a      	str	r2, [r5, #0]
 8004ec6:	461a      	mov	r2, r3
 8004ec8:	f7fc fa05 	bl	80012d6 <_write>
 8004ecc:	1c43      	adds	r3, r0, #1
 8004ece:	d102      	bne.n	8004ed6 <_write_r+0x1e>
 8004ed0:	682b      	ldr	r3, [r5, #0]
 8004ed2:	b103      	cbz	r3, 8004ed6 <_write_r+0x1e>
 8004ed4:	6023      	str	r3, [r4, #0]
 8004ed6:	bd38      	pop	{r3, r4, r5, pc}
 8004ed8:	200003b8 	.word	0x200003b8

08004edc <_close_r>:
 8004edc:	b538      	push	{r3, r4, r5, lr}
 8004ede:	4d06      	ldr	r5, [pc, #24]	@ (8004ef8 <_close_r+0x1c>)
 8004ee0:	2300      	movs	r3, #0
 8004ee2:	4604      	mov	r4, r0
 8004ee4:	4608      	mov	r0, r1
 8004ee6:	602b      	str	r3, [r5, #0]
 8004ee8:	f7fc fdbe 	bl	8001a68 <_close>
 8004eec:	1c43      	adds	r3, r0, #1
 8004eee:	d102      	bne.n	8004ef6 <_close_r+0x1a>
 8004ef0:	682b      	ldr	r3, [r5, #0]
 8004ef2:	b103      	cbz	r3, 8004ef6 <_close_r+0x1a>
 8004ef4:	6023      	str	r3, [r4, #0]
 8004ef6:	bd38      	pop	{r3, r4, r5, pc}
 8004ef8:	200003b8 	.word	0x200003b8

08004efc <_fstat_r>:
 8004efc:	b538      	push	{r3, r4, r5, lr}
 8004efe:	4d07      	ldr	r5, [pc, #28]	@ (8004f1c <_fstat_r+0x20>)
 8004f00:	2300      	movs	r3, #0
 8004f02:	4604      	mov	r4, r0
 8004f04:	4608      	mov	r0, r1
 8004f06:	4611      	mov	r1, r2
 8004f08:	602b      	str	r3, [r5, #0]
 8004f0a:	f7fc fdb9 	bl	8001a80 <_fstat>
 8004f0e:	1c43      	adds	r3, r0, #1
 8004f10:	d102      	bne.n	8004f18 <_fstat_r+0x1c>
 8004f12:	682b      	ldr	r3, [r5, #0]
 8004f14:	b103      	cbz	r3, 8004f18 <_fstat_r+0x1c>
 8004f16:	6023      	str	r3, [r4, #0]
 8004f18:	bd38      	pop	{r3, r4, r5, pc}
 8004f1a:	bf00      	nop
 8004f1c:	200003b8 	.word	0x200003b8

08004f20 <_init>:
 8004f20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f22:	bf00      	nop
 8004f24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f26:	bc08      	pop	{r3}
 8004f28:	469e      	mov	lr, r3
 8004f2a:	4770      	bx	lr

08004f2c <_fini>:
 8004f2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f2e:	bf00      	nop
 8004f30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f32:	bc08      	pop	{r3}
 8004f34:	469e      	mov	lr, r3
 8004f36:	4770      	bx	lr
