Analysis & Synthesis report for teste
Sun Mar  7 15:14:47 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. User-Specified and Inferred Latches
 11. General Register Statistics
 12. Registers Added for RAM Pass-Through Logic
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for processador:CPU|bancoReg:banco|altsyncram:registradores_rtl_0|altsyncram_bmh1:auto_generated
 16. Source assignments for processador:CPU|stack:Pilha|altsyncram:stack_rtl_0|altsyncram_0ac1:auto_generated
 17. Source assignments for processador:CPU|bancoReg:banco|altsyncram:registradores_rtl_1|altsyncram_47g1:auto_generated
 18. Parameter Settings for User Entity Instance: processador:CPU|ctrl_undd:Controle
 19. Parameter Settings for User Entity Instance: processador:CPU|ctrl_undd:Controle|ULA_ctrl:ctrlULA
 20. Parameter Settings for Inferred Entity Instance: processador:CPU|bancoReg:banco|altsyncram:registradores_rtl_0
 21. Parameter Settings for Inferred Entity Instance: processador:CPU|stack:Pilha|altsyncram:stack_rtl_0
 22. Parameter Settings for Inferred Entity Instance: processador:CPU|bancoReg:banco|altsyncram:registradores_rtl_1
 23. Parameter Settings for Inferred Entity Instance: moduloSaida:ModOUT|lpm_divide:Div0
 24. Parameter Settings for Inferred Entity Instance: moduloSaida:ModOUT|lpm_divide:Div1
 25. Parameter Settings for Inferred Entity Instance: moduloSaida:ModOUT|lpm_divide:Div2
 26. Parameter Settings for Inferred Entity Instance: moduloSaida:ModOUT|lpm_divide:Div3
 27. Parameter Settings for Inferred Entity Instance: moduloSaida:ModOUT|lpm_divide:Mod4
 28. Parameter Settings for Inferred Entity Instance: moduloSaida:ModOUT|lpm_divide:Mod3
 29. Parameter Settings for Inferred Entity Instance: moduloSaida:ModOUT|lpm_divide:Mod2
 30. Parameter Settings for Inferred Entity Instance: moduloSaida:ModOUT|lpm_divide:Div4
 31. Parameter Settings for Inferred Entity Instance: moduloSaida:ModOUT|lpm_divide:Div5
 32. Parameter Settings for Inferred Entity Instance: moduloSaida:ModOUT|lpm_divide:Mod7
 33. Parameter Settings for Inferred Entity Instance: moduloSaida:ModOUT|lpm_divide:Mod1
 34. Parameter Settings for Inferred Entity Instance: moduloSaida:ModOUT|lpm_divide:Mod6
 35. Parameter Settings for Inferred Entity Instance: moduloSaida:ModOUT|lpm_divide:Mod0
 36. Parameter Settings for Inferred Entity Instance: moduloSaida:ModOUT|lpm_divide:Mod5
 37. Parameter Settings for Inferred Entity Instance: processador:CPU|ULA:ALU|lpm_mult:Mult0
 38. Parameter Settings for Inferred Entity Instance: processador:CPU|ULA:ALU|lpm_divide:Div0
 39. altsyncram Parameter Settings by Entity Instance
 40. lpm_mult Parameter Settings by Entity Instance
 41. Port Connectivity Checks: "processador:CPU|ctrl_undd:Controle"
 42. Port Connectivity Checks: "processador:CPU|mux4_32b:MuxPC"
 43. Port Connectivity Checks: "processador:CPU|registrador32b:saidaUla"
 44. Port Connectivity Checks: "processador:CPU|ULA:ALU"
 45. Port Connectivity Checks: "processador:CPU|mux4_32b:MuxUlaB"
 46. Port Connectivity Checks: "processador:CPU|registrador32b:B"
 47. Port Connectivity Checks: "processador:CPU|registrador32b:A"
 48. Port Connectivity Checks: "processador:CPU|registrador32b:Rmem"
 49. Port Connectivity Checks: "processador:CPU|mux2_32b:MuxIn"
 50. Port Connectivity Checks: "processador:CPU|stack:Pilha"
 51. Post-Synthesis Netlist Statistics for Top Partition
 52. Elapsed Time Per Partition
 53. Analysis & Synthesis Messages
 54. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Mar  7 15:14:47 2021       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; teste                                       ;
; Top-level Entity Name              ; Sistema                                     ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 19,060                                      ;
;     Total combinational functions  ; 10,891                                      ;
;     Dedicated logic registers      ; 8,565                                       ;
; Total registers                    ; 8565                                        ;
; Total pins                         ; 56                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,368                                       ;
; Embedded Multiplier 9-bit elements ; 6                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; Sistema            ; teste              ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.7%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                 ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------+---------+
; divisor.v                        ; yes             ; User Verilog HDL File        ; /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/divisor.v                            ;         ;
; mux2_5b.v                        ; yes             ; User Verilog HDL File        ; /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/mux2_5b.v                            ;         ;
; ula_ctrl.v                       ; yes             ; User Verilog HDL File        ; /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/ula_ctrl.v                           ;         ;
; moduloSaida.v                    ; yes             ; User Verilog HDL File        ; /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/moduloSaida.v                        ;         ;
; mux4_32b.v                       ; yes             ; User Verilog HDL File        ; /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/mux4_32b.v                           ;         ;
; bancoreg.v                       ; yes             ; User Verilog HDL File        ; /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/bancoreg.v                           ;         ;
; decodDisplay.v                   ; yes             ; User Verilog HDL File        ; /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/decodDisplay.v                       ;         ;
; registrador32b.v                 ; yes             ; User Verilog HDL File        ; /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/registrador32b.v                     ;         ;
; mux2_32b.v                       ; yes             ; User Verilog HDL File        ; /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/mux2_32b.v                           ;         ;
; memoria.v                        ; yes             ; User Verilog HDL File        ; /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/memoria.v                            ;         ;
; extensor.v                       ; yes             ; User Verilog HDL File        ; /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/extensor.v                           ;         ;
; ula.v                            ; yes             ; User Verilog HDL File        ; /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/ula.v                                ;         ;
; ctrl_undd.v                      ; yes             ; User Verilog HDL File        ; /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/ctrl_undd.v                          ;         ;
; processador.v                    ; yes             ; User Verilog HDL File        ; /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/processador.v                        ;         ;
; stack.v                          ; yes             ; User Verilog HDL File        ; /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/stack.v                              ;         ;
; registradorPC.v                  ; yes             ; User Verilog HDL File        ; /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/registradorPC.v                      ;         ;
; Sistema.v                        ; yes             ; User Verilog HDL File        ; /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/Sistema.v                            ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; /home/andrew/Documentos/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; /home/andrew/Documentos/intelFPGA/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; /home/andrew/Documentos/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; /home/andrew/Documentos/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                 ; /home/andrew/Documentos/intelFPGA/20.1/quartus/libraries/megafunctions/aglobal201.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; /home/andrew/Documentos/intelFPGA/20.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; /home/andrew/Documentos/intelFPGA/20.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; /home/andrew/Documentos/intelFPGA/20.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; /home/andrew/Documentos/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_bmh1.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/altsyncram_bmh1.tdf               ;         ;
; db/altsyncram_0ac1.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/altsyncram_0ac1.tdf               ;         ;
; db/altsyncram_47g1.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/altsyncram_47g1.tdf               ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; /home/andrew/Documentos/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_divide.tdf        ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; /home/andrew/Documentos/intelFPGA/20.1/quartus/libraries/megafunctions/abs_divider.inc       ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; /home/andrew/Documentos/intelFPGA/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc   ;         ;
; db/lpm_divide_mtl.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/lpm_divide_mtl.tdf                ;         ;
; db/sign_div_unsign_olh.tdf       ; yes             ; Auto-Generated Megafunction  ; /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/sign_div_unsign_olh.tdf           ;         ;
; db/alt_u_div_qhe.tdf             ; yes             ; Auto-Generated Megafunction  ; /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf                 ;         ;
; db/add_sub_t3c.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/add_sub_t3c.tdf                   ;         ;
; db/add_sub_u3c.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/add_sub_u3c.tdf                   ;         ;
; db/lpm_divide_pll.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/lpm_divide_pll.tdf                ;         ;
; db/lpm_divide_9sl.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/lpm_divide_9sl.tdf                ;         ;
; db/sign_div_unsign_bkh.tdf       ; yes             ; Auto-Generated Megafunction  ; /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/sign_div_unsign_bkh.tdf           ;         ;
; db/alt_u_div_0fe.tdf             ; yes             ; Auto-Generated Megafunction  ; /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_0fe.tdf                 ;         ;
; db/lpm_divide_ckl.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/lpm_divide_ckl.tdf                ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; /home/andrew/Documentos/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_mult.tdf          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; /home/andrew/Documentos/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc       ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; /home/andrew/Documentos/intelFPGA/20.1/quartus/libraries/megafunctions/multcore.inc          ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; /home/andrew/Documentos/intelFPGA/20.1/quartus/libraries/megafunctions/bypassff.inc          ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; /home/andrew/Documentos/intelFPGA/20.1/quartus/libraries/megafunctions/altshift.inc          ;         ;
; db/mult_tns.tdf                  ; yes             ; Auto-Generated Megafunction  ; /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/mult_tns.tdf                      ;         ;
; db/lpm_divide_8vl.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/lpm_divide_8vl.tdf                ;         ;
; db/sign_div_unsign_anh.tdf       ; yes             ; Auto-Generated Megafunction  ; /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/sign_div_unsign_anh.tdf           ;         ;
; db/alt_u_div_tke.tdf             ; yes             ; Auto-Generated Megafunction  ; /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_tke.tdf                 ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                           ;
+---------------------------------------------+-----------------------------------------+
; Resource                                    ; Usage                                   ;
+---------------------------------------------+-----------------------------------------+
; Estimated Total logic elements              ; 19,060                                  ;
;                                             ;                                         ;
; Total combinational functions               ; 10891                                   ;
; Logic element usage by number of LUT inputs ;                                         ;
;     -- 4 input functions                    ; 6974                                    ;
;     -- 3 input functions                    ; 2047                                    ;
;     -- <=2 input functions                  ; 1870                                    ;
;                                             ;                                         ;
; Logic elements by mode                      ;                                         ;
;     -- normal mode                          ; 9313                                    ;
;     -- arithmetic mode                      ; 1578                                    ;
;                                             ;                                         ;
; Total registers                             ; 8565                                    ;
;     -- Dedicated logic registers            ; 8565                                    ;
;     -- I/O registers                        ; 0                                       ;
;                                             ;                                         ;
; I/O pins                                    ; 56                                      ;
; Total memory bits                           ; 2368                                    ;
;                                             ;                                         ;
; Embedded Multiplier 9-bit elements          ; 6                                       ;
;                                             ;                                         ;
; Maximum fan-out node                        ; processador:CPU|divisor:divFreq|div_clk ;
; Maximum fan-out                             ; 8601                                    ;
; Total fan-out                               ; 64001                                   ;
; Average fan-out                             ; 3.25                                    ;
+---------------------------------------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                    ; Entity Name         ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |Sistema                                     ; 10891 (1)           ; 8565 (0)                  ; 2368        ; 0          ; 6            ; 0       ; 3         ; 56   ; 0            ; 0          ; |Sistema                                                                                                                                               ; Sistema             ; work         ;
;    |moduloSaida:ModOUT|                      ; 3088 (55)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|moduloSaida:ModOUT                                                                                                                            ; moduloSaida         ; work         ;
;       |decodDisplay:dispay1|                 ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|moduloSaida:ModOUT|decodDisplay:dispay1                                                                                                       ; decodDisplay        ; work         ;
;       |decodDisplay:dispay2|                 ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|moduloSaida:ModOUT|decodDisplay:dispay2                                                                                                       ; decodDisplay        ; work         ;
;       |decodDisplay:dispay3|                 ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|moduloSaida:ModOUT|decodDisplay:dispay3                                                                                                       ; decodDisplay        ; work         ;
;       |decodDisplay:dispay4|                 ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|moduloSaida:ModOUT|decodDisplay:dispay4                                                                                                       ; decodDisplay        ; work         ;
;       |decodDisplay:dispay5|                 ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|moduloSaida:ModOUT|decodDisplay:dispay5                                                                                                       ; decodDisplay        ; work         ;
;       |lpm_divide:Div0|                      ; 368 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|moduloSaida:ModOUT|lpm_divide:Div0                                                                                                            ; lpm_divide          ; work         ;
;          |lpm_divide_mtl:auto_generated|     ; 368 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|moduloSaida:ModOUT|lpm_divide:Div0|lpm_divide_mtl:auto_generated                                                                              ; lpm_divide_mtl      ; work         ;
;             |sign_div_unsign_olh:divider|    ; 368 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|moduloSaida:ModOUT|lpm_divide:Div0|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider                                                  ; sign_div_unsign_olh ; work         ;
;                |alt_u_div_qhe:divider|       ; 368 (368)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|moduloSaida:ModOUT|lpm_divide:Div0|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider                            ; alt_u_div_qhe       ; work         ;
;       |lpm_divide:Div1|                      ; 355 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|moduloSaida:ModOUT|lpm_divide:Div1                                                                                                            ; lpm_divide          ; work         ;
;          |lpm_divide_mtl:auto_generated|     ; 355 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|moduloSaida:ModOUT|lpm_divide:Div1|lpm_divide_mtl:auto_generated                                                                              ; lpm_divide_mtl      ; work         ;
;             |sign_div_unsign_olh:divider|    ; 355 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|moduloSaida:ModOUT|lpm_divide:Div1|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider                                                  ; sign_div_unsign_olh ; work         ;
;                |alt_u_div_qhe:divider|       ; 355 (355)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|moduloSaida:ModOUT|lpm_divide:Div1|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider                            ; alt_u_div_qhe       ; work         ;
;       |lpm_divide:Div2|                      ; 313 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|moduloSaida:ModOUT|lpm_divide:Div2                                                                                                            ; lpm_divide          ; work         ;
;          |lpm_divide_mtl:auto_generated|     ; 313 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|moduloSaida:ModOUT|lpm_divide:Div2|lpm_divide_mtl:auto_generated                                                                              ; lpm_divide_mtl      ; work         ;
;             |sign_div_unsign_olh:divider|    ; 313 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|moduloSaida:ModOUT|lpm_divide:Div2|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider                                                  ; sign_div_unsign_olh ; work         ;
;                |alt_u_div_qhe:divider|       ; 313 (313)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|moduloSaida:ModOUT|lpm_divide:Div2|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider                            ; alt_u_div_qhe       ; work         ;
;       |lpm_divide:Div3|                      ; 271 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|moduloSaida:ModOUT|lpm_divide:Div3                                                                                                            ; lpm_divide          ; work         ;
;          |lpm_divide_mtl:auto_generated|     ; 271 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|moduloSaida:ModOUT|lpm_divide:Div3|lpm_divide_mtl:auto_generated                                                                              ; lpm_divide_mtl      ; work         ;
;             |sign_div_unsign_olh:divider|    ; 271 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|moduloSaida:ModOUT|lpm_divide:Div3|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider                                                  ; sign_div_unsign_olh ; work         ;
;                |alt_u_div_qhe:divider|       ; 271 (271)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|moduloSaida:ModOUT|lpm_divide:Div3|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider                            ; alt_u_div_qhe       ; work         ;
;       |lpm_divide:Div4|                      ; 56 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|moduloSaida:ModOUT|lpm_divide:Div4                                                                                                            ; lpm_divide          ; work         ;
;          |lpm_divide_9sl:auto_generated|     ; 56 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|moduloSaida:ModOUT|lpm_divide:Div4|lpm_divide_9sl:auto_generated                                                                              ; lpm_divide_9sl      ; work         ;
;             |sign_div_unsign_bkh:divider|    ; 56 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|moduloSaida:ModOUT|lpm_divide:Div4|lpm_divide_9sl:auto_generated|sign_div_unsign_bkh:divider                                                  ; sign_div_unsign_bkh ; work         ;
;                |alt_u_div_0fe:divider|       ; 56 (56)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|moduloSaida:ModOUT|lpm_divide:Div4|lpm_divide_9sl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_0fe:divider                            ; alt_u_div_0fe       ; work         ;
;       |lpm_divide:Div5|                      ; 19 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|moduloSaida:ModOUT|lpm_divide:Div5                                                                                                            ; lpm_divide          ; work         ;
;          |lpm_divide_9sl:auto_generated|     ; 19 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|moduloSaida:ModOUT|lpm_divide:Div5|lpm_divide_9sl:auto_generated                                                                              ; lpm_divide_9sl      ; work         ;
;             |sign_div_unsign_bkh:divider|    ; 19 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|moduloSaida:ModOUT|lpm_divide:Div5|lpm_divide_9sl:auto_generated|sign_div_unsign_bkh:divider                                                  ; sign_div_unsign_bkh ; work         ;
;                |alt_u_div_0fe:divider|       ; 19 (19)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|moduloSaida:ModOUT|lpm_divide:Div5|lpm_divide_9sl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_0fe:divider                            ; alt_u_div_0fe       ; work         ;
;       |lpm_divide:Mod0|                      ; 368 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|moduloSaida:ModOUT|lpm_divide:Mod0                                                                                                            ; lpm_divide          ; work         ;
;          |lpm_divide_pll:auto_generated|     ; 368 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|moduloSaida:ModOUT|lpm_divide:Mod0|lpm_divide_pll:auto_generated                                                                              ; lpm_divide_pll      ; work         ;
;             |sign_div_unsign_olh:divider|    ; 368 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|moduloSaida:ModOUT|lpm_divide:Mod0|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider                                                  ; sign_div_unsign_olh ; work         ;
;                |alt_u_div_qhe:divider|       ; 368 (368)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|moduloSaida:ModOUT|lpm_divide:Mod0|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider                            ; alt_u_div_qhe       ; work         ;
;       |lpm_divide:Mod1|                      ; 356 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|moduloSaida:ModOUT|lpm_divide:Mod1                                                                                                            ; lpm_divide          ; work         ;
;          |lpm_divide_pll:auto_generated|     ; 356 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|moduloSaida:ModOUT|lpm_divide:Mod1|lpm_divide_pll:auto_generated                                                                              ; lpm_divide_pll      ; work         ;
;             |sign_div_unsign_olh:divider|    ; 356 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|moduloSaida:ModOUT|lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider                                                  ; sign_div_unsign_olh ; work         ;
;                |alt_u_div_qhe:divider|       ; 356 (356)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|moduloSaida:ModOUT|lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider                            ; alt_u_div_qhe       ; work         ;
;       |lpm_divide:Mod2|                      ; 314 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|moduloSaida:ModOUT|lpm_divide:Mod2                                                                                                            ; lpm_divide          ; work         ;
;          |lpm_divide_pll:auto_generated|     ; 314 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|moduloSaida:ModOUT|lpm_divide:Mod2|lpm_divide_pll:auto_generated                                                                              ; lpm_divide_pll      ; work         ;
;             |sign_div_unsign_olh:divider|    ; 314 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|moduloSaida:ModOUT|lpm_divide:Mod2|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider                                                  ; sign_div_unsign_olh ; work         ;
;                |alt_u_div_qhe:divider|       ; 314 (314)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|moduloSaida:ModOUT|lpm_divide:Mod2|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider                            ; alt_u_div_qhe       ; work         ;
;       |lpm_divide:Mod3|                      ; 272 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|moduloSaida:ModOUT|lpm_divide:Mod3                                                                                                            ; lpm_divide          ; work         ;
;          |lpm_divide_pll:auto_generated|     ; 272 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|moduloSaida:ModOUT|lpm_divide:Mod3|lpm_divide_pll:auto_generated                                                                              ; lpm_divide_pll      ; work         ;
;             |sign_div_unsign_olh:divider|    ; 272 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|moduloSaida:ModOUT|lpm_divide:Mod3|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider                                                  ; sign_div_unsign_olh ; work         ;
;                |alt_u_div_qhe:divider|       ; 272 (272)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|moduloSaida:ModOUT|lpm_divide:Mod3|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider                            ; alt_u_div_qhe       ; work         ;
;       |lpm_divide:Mod4|                      ; 230 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|moduloSaida:ModOUT|lpm_divide:Mod4                                                                                                            ; lpm_divide          ; work         ;
;          |lpm_divide_pll:auto_generated|     ; 230 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|moduloSaida:ModOUT|lpm_divide:Mod4|lpm_divide_pll:auto_generated                                                                              ; lpm_divide_pll      ; work         ;
;             |sign_div_unsign_olh:divider|    ; 230 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|moduloSaida:ModOUT|lpm_divide:Mod4|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider                                                  ; sign_div_unsign_olh ; work         ;
;                |alt_u_div_qhe:divider|       ; 230 (230)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|moduloSaida:ModOUT|lpm_divide:Mod4|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider                            ; alt_u_div_qhe       ; work         ;
;       |lpm_divide:Mod5|                      ; 56 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|moduloSaida:ModOUT|lpm_divide:Mod5                                                                                                            ; lpm_divide          ; work         ;
;          |lpm_divide_ckl:auto_generated|     ; 56 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|moduloSaida:ModOUT|lpm_divide:Mod5|lpm_divide_ckl:auto_generated                                                                              ; lpm_divide_ckl      ; work         ;
;             |sign_div_unsign_bkh:divider|    ; 56 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|moduloSaida:ModOUT|lpm_divide:Mod5|lpm_divide_ckl:auto_generated|sign_div_unsign_bkh:divider                                                  ; sign_div_unsign_bkh ; work         ;
;                |alt_u_div_0fe:divider|       ; 56 (56)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|moduloSaida:ModOUT|lpm_divide:Mod5|lpm_divide_ckl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_0fe:divider                            ; alt_u_div_0fe       ; work         ;
;       |lpm_divide:Mod6|                      ; 20 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|moduloSaida:ModOUT|lpm_divide:Mod6                                                                                                            ; lpm_divide          ; work         ;
;          |lpm_divide_ckl:auto_generated|     ; 20 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|moduloSaida:ModOUT|lpm_divide:Mod6|lpm_divide_ckl:auto_generated                                                                              ; lpm_divide_ckl      ; work         ;
;             |sign_div_unsign_bkh:divider|    ; 20 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|moduloSaida:ModOUT|lpm_divide:Mod6|lpm_divide_ckl:auto_generated|sign_div_unsign_bkh:divider                                                  ; sign_div_unsign_bkh ; work         ;
;                |alt_u_div_0fe:divider|       ; 20 (20)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|moduloSaida:ModOUT|lpm_divide:Mod6|lpm_divide_ckl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_0fe:divider                            ; alt_u_div_0fe       ; work         ;
;    |processador:CPU|                         ; 7802 (0)            ; 8565 (0)                  ; 2368        ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |Sistema|processador:CPU                                                                                                                               ; processador         ; work         ;
;       |ULA:ALU|                              ; 1491 (367)          ; 33 (33)                   ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |Sistema|processador:CPU|ULA:ALU                                                                                                                       ; ULA                 ; work         ;
;          |lpm_divide:Div0|                   ; 1096 (0)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|processador:CPU|ULA:ALU|lpm_divide:Div0                                                                                                       ; lpm_divide          ; work         ;
;             |lpm_divide_8vl:auto_generated|  ; 1096 (0)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|processador:CPU|ULA:ALU|lpm_divide:Div0|lpm_divide_8vl:auto_generated                                                                         ; lpm_divide_8vl      ; work         ;
;                |sign_div_unsign_anh:divider| ; 1096 (0)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|processador:CPU|ULA:ALU|lpm_divide:Div0|lpm_divide_8vl:auto_generated|sign_div_unsign_anh:divider                                             ; sign_div_unsign_anh ; work         ;
;                   |alt_u_div_tke:divider|    ; 1096 (1095)         ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|processador:CPU|ULA:ALU|lpm_divide:Div0|lpm_divide_8vl:auto_generated|sign_div_unsign_anh:divider|alt_u_div_tke:divider                       ; alt_u_div_tke       ; work         ;
;                      |add_sub_u3c:add_sub_1| ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|processador:CPU|ULA:ALU|lpm_divide:Div0|lpm_divide_8vl:auto_generated|sign_div_unsign_anh:divider|alt_u_div_tke:divider|add_sub_u3c:add_sub_1 ; add_sub_u3c         ; work         ;
;          |lpm_mult:Mult0|                    ; 28 (0)              ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |Sistema|processador:CPU|ULA:ALU|lpm_mult:Mult0                                                                                                        ; lpm_mult            ; work         ;
;             |mult_tns:auto_generated|        ; 28 (28)             ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |Sistema|processador:CPU|ULA:ALU|lpm_mult:Mult0|mult_tns:auto_generated                                                                                ; mult_tns            ; work         ;
;       |bancoReg:banco|                       ; 38 (38)             ; 75 (75)                   ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|processador:CPU|bancoReg:banco                                                                                                                ; bancoReg            ; work         ;
;          |altsyncram:registradores_rtl_0|    ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|processador:CPU|bancoReg:banco|altsyncram:registradores_rtl_0                                                                                 ; altsyncram          ; work         ;
;             |altsyncram_bmh1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|processador:CPU|bancoReg:banco|altsyncram:registradores_rtl_0|altsyncram_bmh1:auto_generated                                                  ; altsyncram_bmh1     ; work         ;
;          |altsyncram:registradores_rtl_1|    ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|processador:CPU|bancoReg:banco|altsyncram:registradores_rtl_1                                                                                 ; altsyncram          ; work         ;
;             |altsyncram_47g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|processador:CPU|bancoReg:banco|altsyncram:registradores_rtl_1|altsyncram_47g1:auto_generated                                                  ; altsyncram_47g1     ; work         ;
;       |ctrl_undd:Controle|                   ; 120 (89)            ; 31 (31)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|processador:CPU|ctrl_undd:Controle                                                                                                            ; ctrl_undd           ; work         ;
;          |ULA_ctrl:ctrlULA|                  ; 31 (31)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|processador:CPU|ctrl_undd:Controle|ULA_ctrl:ctrlULA                                                                                           ; ULA_ctrl            ; work         ;
;       |divisor:divFreq|                      ; 34 (34)             ; 28 (28)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|processador:CPU|divisor:divFreq                                                                                                               ; divisor             ; work         ;
;       |memoria:MEM|                          ; 5831 (5831)         ; 8224 (8224)               ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|processador:CPU|memoria:MEM                                                                                                                   ; memoria             ; work         ;
;       |mux2_32b:MuxDadoMem|                  ; 32 (32)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|processador:CPU|mux2_32b:MuxDadoMem                                                                                                           ; mux2_32b            ; work         ;
;       |mux2_32b:MuxEndMem|                   ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|processador:CPU|mux2_32b:MuxEndMem                                                                                                            ; mux2_32b            ; work         ;
;       |mux2_32b:MuxIn|                       ; 32 (32)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|processador:CPU|mux2_32b:MuxIn                                                                                                                ; mux2_32b            ; work         ;
;       |mux2_32b:MuxPilha|                    ; 32 (32)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|processador:CPU|mux2_32b:MuxPilha                                                                                                             ; mux2_32b            ; work         ;
;       |mux2_32b:MuxReg2|                     ; 32 (32)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|processador:CPU|mux2_32b:MuxReg2                                                                                                              ; mux2_32b            ; work         ;
;       |mux2_32b:MuxUlaA|                     ; 57 (57)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|processador:CPU|mux2_32b:MuxUlaA                                                                                                              ; mux2_32b            ; work         ;
;       |mux2_5b:MuxReg1|                      ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|processador:CPU|mux2_5b:MuxReg1                                                                                                               ; mux2_5b             ; work         ;
;       |mux4_32b:MuxUlaB|                     ; 32 (32)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|processador:CPU|mux4_32b:MuxUlaB                                                                                                              ; mux4_32b            ; work         ;
;       |registrador32b:B|                     ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|processador:CPU|registrador32b:B                                                                                                              ; registrador32b      ; work         ;
;       |registrador32b:Rmem|                  ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|processador:CPU|registrador32b:Rmem                                                                                                           ; registrador32b      ; work         ;
;       |registrador32b:ri|                    ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|processador:CPU|registrador32b:ri                                                                                                             ; registrador32b      ; work         ;
;       |registrador32b:saidaUla|              ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|processador:CPU|registrador32b:saidaUla                                                                                                       ; registrador32b      ; work         ;
;       |registradorPC:PC|                     ; 48 (48)             ; 42 (42)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|processador:CPU|registradorPC:PC                                                                                                              ; registradorPC       ; work         ;
;       |stack:Pilha|                          ; 10 (10)             ; 4 (4)                     ; 320         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|processador:CPU|stack:Pilha                                                                                                                   ; stack               ; work         ;
;          |altsyncram:stack_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 320         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|processador:CPU|stack:Pilha|altsyncram:stack_rtl_0                                                                                            ; altsyncram          ; work         ;
;             |altsyncram_0ac1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 320         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Sistema|processador:CPU|stack:Pilha|altsyncram:stack_rtl_0|altsyncram_0ac1:auto_generated                                                             ; altsyncram_0ac1     ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+---------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; processador:CPU|bancoReg:banco|altsyncram:registradores_rtl_0|altsyncram_bmh1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None ;
; processador:CPU|bancoReg:banco|altsyncram:registradores_rtl_1|altsyncram_47g1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None ;
; processador:CPU|stack:Pilha|altsyncram:stack_rtl_0|altsyncram_0ac1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; 10           ; 32           ; 10           ; 32           ; 320  ; None ;
+---------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 3           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                        ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+------------------------+
; Latch Name                                                      ; Latch Enable Signal                                             ; Free of Timing Hazards ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+------------------------+
; processador:CPU|ctrl_undd:Controle|ULA_ctrl:ctrlULA|controle[3] ; processador:CPU|ctrl_undd:Controle|ULA_ctrl:ctrlULA|controle[0] ; yes                    ;
; processador:CPU|ctrl_undd:Controle|ULA_ctrl:ctrlULA|controle[4] ; processador:CPU|ctrl_undd:Controle|ULA_ctrl:ctrlULA|controle[0] ; yes                    ;
; processador:CPU|ctrl_undd:Controle|ULA_ctrl:ctrlULA|controle[0] ; processador:CPU|ctrl_undd:Controle|ULA_ctrl:ctrlULA|controle[0] ; yes                    ;
; processador:CPU|ctrl_undd:Controle|ULA_ctrl:ctrlULA|controle[1] ; processador:CPU|ctrl_undd:Controle|ULA_ctrl:ctrlULA|controle[0] ; yes                    ;
; processador:CPU|ctrl_undd:Controle|ULA_ctrl:ctrlULA|controle[2] ; processador:CPU|ctrl_undd:Controle|ULA_ctrl:ctrlULA|controle[0] ; yes                    ;
; Number of user-specified and inferred latches = 5               ;                                                                 ;                        ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 8565  ;
; Number of registers using Synchronous Clear  ; 63    ;
; Number of registers using Synchronous Load   ; 38    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 8324  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                         ;
+---------------------------------------------------------------+----------------------------------------------------+
; Register Name                                                 ; RAM Name                                           ;
+---------------------------------------------------------------+----------------------------------------------------+
; processador:CPU|bancoReg:banco|registradores_rtl_0_bypass[0]  ; processador:CPU|bancoReg:banco|registradores_rtl_0 ;
; processador:CPU|bancoReg:banco|registradores_rtl_0_bypass[1]  ; processador:CPU|bancoReg:banco|registradores_rtl_0 ;
; processador:CPU|bancoReg:banco|registradores_rtl_0_bypass[2]  ; processador:CPU|bancoReg:banco|registradores_rtl_0 ;
; processador:CPU|bancoReg:banco|registradores_rtl_0_bypass[3]  ; processador:CPU|bancoReg:banco|registradores_rtl_0 ;
; processador:CPU|bancoReg:banco|registradores_rtl_0_bypass[4]  ; processador:CPU|bancoReg:banco|registradores_rtl_0 ;
; processador:CPU|bancoReg:banco|registradores_rtl_0_bypass[5]  ; processador:CPU|bancoReg:banco|registradores_rtl_0 ;
; processador:CPU|bancoReg:banco|registradores_rtl_0_bypass[6]  ; processador:CPU|bancoReg:banco|registradores_rtl_0 ;
; processador:CPU|bancoReg:banco|registradores_rtl_0_bypass[7]  ; processador:CPU|bancoReg:banco|registradores_rtl_0 ;
; processador:CPU|bancoReg:banco|registradores_rtl_0_bypass[8]  ; processador:CPU|bancoReg:banco|registradores_rtl_0 ;
; processador:CPU|bancoReg:banco|registradores_rtl_0_bypass[9]  ; processador:CPU|bancoReg:banco|registradores_rtl_0 ;
; processador:CPU|bancoReg:banco|registradores_rtl_0_bypass[10] ; processador:CPU|bancoReg:banco|registradores_rtl_0 ;
; processador:CPU|bancoReg:banco|registradores_rtl_0_bypass[11] ; processador:CPU|bancoReg:banco|registradores_rtl_0 ;
; processador:CPU|bancoReg:banco|registradores_rtl_0_bypass[12] ; processador:CPU|bancoReg:banco|registradores_rtl_0 ;
; processador:CPU|bancoReg:banco|registradores_rtl_0_bypass[13] ; processador:CPU|bancoReg:banco|registradores_rtl_0 ;
; processador:CPU|bancoReg:banco|registradores_rtl_0_bypass[14] ; processador:CPU|bancoReg:banco|registradores_rtl_0 ;
; processador:CPU|bancoReg:banco|registradores_rtl_0_bypass[15] ; processador:CPU|bancoReg:banco|registradores_rtl_0 ;
; processador:CPU|bancoReg:banco|registradores_rtl_0_bypass[16] ; processador:CPU|bancoReg:banco|registradores_rtl_0 ;
; processador:CPU|bancoReg:banco|registradores_rtl_0_bypass[17] ; processador:CPU|bancoReg:banco|registradores_rtl_0 ;
; processador:CPU|bancoReg:banco|registradores_rtl_0_bypass[18] ; processador:CPU|bancoReg:banco|registradores_rtl_0 ;
; processador:CPU|bancoReg:banco|registradores_rtl_0_bypass[19] ; processador:CPU|bancoReg:banco|registradores_rtl_0 ;
; processador:CPU|bancoReg:banco|registradores_rtl_0_bypass[20] ; processador:CPU|bancoReg:banco|registradores_rtl_0 ;
; processador:CPU|bancoReg:banco|registradores_rtl_0_bypass[21] ; processador:CPU|bancoReg:banco|registradores_rtl_0 ;
; processador:CPU|bancoReg:banco|registradores_rtl_0_bypass[22] ; processador:CPU|bancoReg:banco|registradores_rtl_0 ;
; processador:CPU|bancoReg:banco|registradores_rtl_0_bypass[23] ; processador:CPU|bancoReg:banco|registradores_rtl_0 ;
; processador:CPU|bancoReg:banco|registradores_rtl_0_bypass[24] ; processador:CPU|bancoReg:banco|registradores_rtl_0 ;
; processador:CPU|bancoReg:banco|registradores_rtl_0_bypass[25] ; processador:CPU|bancoReg:banco|registradores_rtl_0 ;
; processador:CPU|bancoReg:banco|registradores_rtl_0_bypass[26] ; processador:CPU|bancoReg:banco|registradores_rtl_0 ;
; processador:CPU|bancoReg:banco|registradores_rtl_0_bypass[27] ; processador:CPU|bancoReg:banco|registradores_rtl_0 ;
; processador:CPU|bancoReg:banco|registradores_rtl_0_bypass[28] ; processador:CPU|bancoReg:banco|registradores_rtl_0 ;
; processador:CPU|bancoReg:banco|registradores_rtl_0_bypass[29] ; processador:CPU|bancoReg:banco|registradores_rtl_0 ;
; processador:CPU|bancoReg:banco|registradores_rtl_0_bypass[30] ; processador:CPU|bancoReg:banco|registradores_rtl_0 ;
; processador:CPU|bancoReg:banco|registradores_rtl_0_bypass[31] ; processador:CPU|bancoReg:banco|registradores_rtl_0 ;
; processador:CPU|bancoReg:banco|registradores_rtl_0_bypass[32] ; processador:CPU|bancoReg:banco|registradores_rtl_0 ;
; processador:CPU|bancoReg:banco|registradores_rtl_0_bypass[33] ; processador:CPU|bancoReg:banco|registradores_rtl_0 ;
; processador:CPU|bancoReg:banco|registradores_rtl_0_bypass[34] ; processador:CPU|bancoReg:banco|registradores_rtl_0 ;
; processador:CPU|bancoReg:banco|registradores_rtl_0_bypass[35] ; processador:CPU|bancoReg:banco|registradores_rtl_0 ;
; processador:CPU|bancoReg:banco|registradores_rtl_0_bypass[36] ; processador:CPU|bancoReg:banco|registradores_rtl_0 ;
; processador:CPU|bancoReg:banco|registradores_rtl_0_bypass[37] ; processador:CPU|bancoReg:banco|registradores_rtl_0 ;
; processador:CPU|bancoReg:banco|registradores_rtl_0_bypass[38] ; processador:CPU|bancoReg:banco|registradores_rtl_0 ;
; processador:CPU|bancoReg:banco|registradores_rtl_0_bypass[39] ; processador:CPU|bancoReg:banco|registradores_rtl_0 ;
; processador:CPU|bancoReg:banco|registradores_rtl_0_bypass[40] ; processador:CPU|bancoReg:banco|registradores_rtl_0 ;
; processador:CPU|bancoReg:banco|registradores_rtl_0_bypass[41] ; processador:CPU|bancoReg:banco|registradores_rtl_0 ;
; processador:CPU|bancoReg:banco|registradores_rtl_0_bypass[42] ; processador:CPU|bancoReg:banco|registradores_rtl_0 ;
+---------------------------------------------------------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                           ;
+------------------------------------------------------------+----------------------------------------------------+------+
; Register Name                                              ; Megafunction                                       ; Type ;
+------------------------------------------------------------+----------------------------------------------------+------+
; processador:CPU|stack:Pilha|saida[0..31]                   ; processador:CPU|stack:Pilha|stack_rtl_0            ; RAM  ;
; processador:CPU|registrador32b:A|saida[0..31]              ; processador:CPU|bancoReg:banco|registradores_rtl_1 ; RAM  ;
; processador:CPU|bancoReg:banco|registradores[0..31][0..31] ; processador:CPU|bancoReg:banco|registradores_rtl_1 ; RAM  ;
+------------------------------------------------------------+----------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Sistema|processador:CPU|stack:Pilha|pointer[2]                          ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |Sistema|processador:CPU|ctrl_undd:Controle|SelMuxPilha                  ;
; 6:1                ; 25 bits   ; 100 LEs       ; 50 LEs               ; 50 LEs                 ; Yes        ; |Sistema|processador:CPU|registradorPC:PC|saida[30]                      ;
; 6:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |Sistema|processador:CPU|registradorPC:PC|saida[3]                       ;
; 32:1               ; 8 bits    ; 168 LEs       ; 96 LEs               ; 72 LEs                 ; Yes        ; |Sistema|processador:CPU|ctrl_undd:Controle|SelMuxReg2                   ;
; 34:1               ; 2 bits    ; 44 LEs        ; 16 LEs               ; 28 LEs                 ; Yes        ; |Sistema|processador:CPU|ctrl_undd:Controle|prox_estado[4]               ;
; 34:1               ; 3 bits    ; 66 LEs        ; 39 LEs               ; 27 LEs                 ; Yes        ; |Sistema|processador:CPU|ctrl_undd:Controle|prox_estado[2]               ;
; 21:1               ; 31 bits   ; 434 LEs       ; 186 LEs              ; 248 LEs                ; Yes        ; |Sistema|processador:CPU|ULA:ALU|saida[3]                                ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |Sistema|processador:CPU|mux4_32b:MuxUlaB|Mux9                           ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |Sistema|processador:CPU|mux4_32b:MuxUlaB|Mux25                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Sistema|moduloSaida:ModOUT|n4[0]                                        ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Sistema|moduloSaida:ModOUT|n1[3]                                        ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |Sistema|processador:CPU|mux2_32b:MuxUlaA|saida[13]                      ;
; 68:1               ; 4 bits    ; 180 LEs       ; 44 LEs               ; 136 LEs                ; No         ; |Sistema|processador:CPU|ctrl_undd:Controle|ULA_ctrl:ctrlULA|controle[3] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for processador:CPU|bancoReg:banco|altsyncram:registradores_rtl_0|altsyncram_bmh1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for processador:CPU|stack:Pilha|altsyncram:stack_rtl_0|altsyncram_0ac1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for processador:CPU|bancoReg:banco|altsyncram:registradores_rtl_1|altsyncram_47g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processador:CPU|ctrl_undd:Controle ;
+----------------+--------+-------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                  ;
+----------------+--------+-------------------------------------------------------+
; ESTADO0        ; 00000  ; Unsigned Binary                                       ;
; ESTADO1        ; 00001  ; Unsigned Binary                                       ;
; ESTADO2        ; 00010  ; Unsigned Binary                                       ;
; ESTADO3        ; 00011  ; Unsigned Binary                                       ;
; ESTADO4        ; 00100  ; Unsigned Binary                                       ;
; ESTADO5        ; 00101  ; Unsigned Binary                                       ;
; ESTADO6        ; 00110  ; Unsigned Binary                                       ;
; ESTADO7        ; 00111  ; Unsigned Binary                                       ;
; ESTADO8        ; 01000  ; Unsigned Binary                                       ;
; ESTADO9        ; 01001  ; Unsigned Binary                                       ;
; ESTADO10       ; 01010  ; Unsigned Binary                                       ;
; ESTADO11       ; 01011  ; Unsigned Binary                                       ;
; ESTADO12       ; 01100  ; Unsigned Binary                                       ;
; ESTADO13       ; 01101  ; Unsigned Binary                                       ;
; ESTADO14       ; 01110  ; Unsigned Binary                                       ;
; ESTADO15       ; 01111  ; Unsigned Binary                                       ;
; ESTADO16       ; 10000  ; Unsigned Binary                                       ;
; ESTADO17       ; 10001  ; Unsigned Binary                                       ;
; ESTADO18       ; 10010  ; Unsigned Binary                                       ;
; ESTADO19       ; 10011  ; Unsigned Binary                                       ;
; R              ; 000000 ; Unsigned Binary                                       ;
; addi           ; 000001 ; Unsigned Binary                                       ;
; subi           ; 000010 ; Unsigned Binary                                       ;
; divi           ; 000011 ; Unsigned Binary                                       ;
; multi          ; 000100 ; Unsigned Binary                                       ;
; andi           ; 000101 ; Unsigned Binary                                       ;
; ori            ; 000110 ; Unsigned Binary                                       ;
; nori           ; 000111 ; Unsigned Binary                                       ;
; slei           ; 001000 ; Unsigned Binary                                       ;
; slti           ; 001001 ; Unsigned Binary                                       ;
; beq            ; 001010 ; Unsigned Binary                                       ;
; bne            ; 001011 ; Unsigned Binary                                       ;
; blt            ; 001100 ; Unsigned Binary                                       ;
; bgt            ; 001101 ; Unsigned Binary                                       ;
; sti            ; 001110 ; Unsigned Binary                                       ;
; ldi            ; 001111 ; Unsigned Binary                                       ;
; str            ; 010000 ; Unsigned Binary                                       ;
; ldr            ; 010001 ; Unsigned Binary                                       ;
; hlt            ; 010010 ; Unsigned Binary                                       ;
; in             ; 010011 ; Unsigned Binary                                       ;
; out            ; 010100 ; Unsigned Binary                                       ;
; jmp            ; 010101 ; Unsigned Binary                                       ;
; jal            ; 010110 ; Unsigned Binary                                       ;
; jst            ; 010111 ; Unsigned Binary                                       ;
; sdisk          ; 011000 ; Unsigned Binary                                       ;
; ldisk          ; 011001 ; Unsigned Binary                                       ;
; sleep          ; 011010 ; Unsigned Binary                                       ;
; wake           ; 011011 ; Unsigned Binary                                       ;
; lstk           ; 011100 ; Unsigned Binary                                       ;
; sstk           ; 011101 ; Unsigned Binary                                       ;
+----------------+--------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processador:CPU|ctrl_undd:Controle|ULA_ctrl:ctrlULA ;
+----------------+--------+------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                   ;
+----------------+--------+------------------------------------------------------------------------+
; R              ; 000000 ; Unsigned Binary                                                        ;
; addi           ; 000001 ; Unsigned Binary                                                        ;
; subi           ; 000010 ; Unsigned Binary                                                        ;
; divi           ; 000011 ; Unsigned Binary                                                        ;
; multi          ; 000100 ; Unsigned Binary                                                        ;
; andi           ; 000101 ; Unsigned Binary                                                        ;
; ori            ; 000110 ; Unsigned Binary                                                        ;
; nori           ; 000111 ; Unsigned Binary                                                        ;
; slei           ; 001000 ; Unsigned Binary                                                        ;
; slti           ; 001001 ; Unsigned Binary                                                        ;
; beq            ; 001010 ; Unsigned Binary                                                        ;
; bne            ; 001011 ; Unsigned Binary                                                        ;
; blt            ; 001100 ; Unsigned Binary                                                        ;
; bgt            ; 001101 ; Unsigned Binary                                                        ;
; sti            ; 001110 ; Unsigned Binary                                                        ;
; ldi            ; 001111 ; Unsigned Binary                                                        ;
; str            ; 010000 ; Unsigned Binary                                                        ;
; ldr            ; 010001 ; Unsigned Binary                                                        ;
; hlt            ; 010010 ; Unsigned Binary                                                        ;
; in             ; 010011 ; Unsigned Binary                                                        ;
; out            ; 010100 ; Unsigned Binary                                                        ;
; jmp            ; 010101 ; Unsigned Binary                                                        ;
; jal            ; 010110 ; Unsigned Binary                                                        ;
; jst            ; 010111 ; Unsigned Binary                                                        ;
; add            ; 000000 ; Unsigned Binary                                                        ;
; sub            ; 000001 ; Unsigned Binary                                                        ;
; mult           ; 000010 ; Unsigned Binary                                                        ;
; div            ; 000011 ; Unsigned Binary                                                        ;
; AND            ; 000100 ; Unsigned Binary                                                        ;
; OR             ; 000101 ; Unsigned Binary                                                        ;
; NAND           ; 000110 ; Unsigned Binary                                                        ;
; NOR            ; 000111 ; Unsigned Binary                                                        ;
; sle            ; 001000 ; Unsigned Binary                                                        ;
; slt            ; 001001 ; Unsigned Binary                                                        ;
; sge            ; 001010 ; Unsigned Binary                                                        ;
+----------------+--------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: processador:CPU|bancoReg:banco|altsyncram:registradores_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                            ;
; WIDTH_A                            ; 32                   ; Untyped                                            ;
; WIDTHAD_A                          ; 5                    ; Untyped                                            ;
; NUMWORDS_A                         ; 32                   ; Untyped                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 32                   ; Untyped                                            ;
; WIDTHAD_B                          ; 5                    ; Untyped                                            ;
; NUMWORDS_B                         ; 32                   ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                            ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_bmh1      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: processador:CPU|stack:Pilha|altsyncram:stack_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                 ;
; WIDTH_A                            ; 32                   ; Untyped                                 ;
; WIDTHAD_A                          ; 4                    ; Untyped                                 ;
; NUMWORDS_A                         ; 10                   ; Untyped                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 32                   ; Untyped                                 ;
; WIDTHAD_B                          ; 4                    ; Untyped                                 ;
; NUMWORDS_B                         ; 10                   ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_0ac1      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: processador:CPU|bancoReg:banco|altsyncram:registradores_rtl_1 ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                            ;
; WIDTH_A                            ; 32                   ; Untyped                                            ;
; WIDTHAD_A                          ; 5                    ; Untyped                                            ;
; NUMWORDS_A                         ; 32                   ; Untyped                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 32                   ; Untyped                                            ;
; WIDTHAD_B                          ; 5                    ; Untyped                                            ;
; NUMWORDS_B                         ; 32                   ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                            ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_47g1      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: moduloSaida:ModOUT|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_mtl ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: moduloSaida:ModOUT|lpm_divide:Div1 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_mtl ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: moduloSaida:ModOUT|lpm_divide:Div2 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_mtl ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: moduloSaida:ModOUT|lpm_divide:Div3 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_mtl ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: moduloSaida:ModOUT|lpm_divide:Mod4 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_pll ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: moduloSaida:ModOUT|lpm_divide:Mod3 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_pll ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: moduloSaida:ModOUT|lpm_divide:Mod2 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_pll ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: moduloSaida:ModOUT|lpm_divide:Div4 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_9sl ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: moduloSaida:ModOUT|lpm_divide:Div5 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_9sl ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: moduloSaida:ModOUT|lpm_divide:Mod7 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_ckl ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: moduloSaida:ModOUT|lpm_divide:Mod1 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_pll ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: moduloSaida:ModOUT|lpm_divide:Mod6 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_ckl ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: moduloSaida:ModOUT|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_pll ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: moduloSaida:ModOUT|lpm_divide:Mod5 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_ckl ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: processador:CPU|ULA:ALU|lpm_mult:Mult0 ;
+------------------------------------------------+----------+-----------------------------+
; Parameter Name                                 ; Value    ; Type                        ;
+------------------------------------------------+----------+-----------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE              ;
; LPM_WIDTHA                                     ; 32       ; Untyped                     ;
; LPM_WIDTHB                                     ; 32       ; Untyped                     ;
; LPM_WIDTHP                                     ; 64       ; Untyped                     ;
; LPM_WIDTHR                                     ; 64       ; Untyped                     ;
; LPM_WIDTHS                                     ; 1        ; Untyped                     ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                     ;
; LPM_PIPELINE                                   ; 0        ; Untyped                     ;
; LATENCY                                        ; 0        ; Untyped                     ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                     ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                     ;
; USE_EAB                                        ; OFF      ; Untyped                     ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                     ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                     ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                     ;
; CBXI_PARAMETER                                 ; mult_tns ; Untyped                     ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                     ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                     ;
+------------------------------------------------+----------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: processador:CPU|ULA:ALU|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                        ;
; LPM_WIDTHD             ; 32             ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_8vl ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                          ;
+-------------------------------------------+---------------------------------------------------------------+
; Name                                      ; Value                                                         ;
+-------------------------------------------+---------------------------------------------------------------+
; Number of entity instances                ; 3                                                             ;
; Entity Instance                           ; processador:CPU|bancoReg:banco|altsyncram:registradores_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                     ;
;     -- WIDTH_A                            ; 32                                                            ;
;     -- NUMWORDS_A                         ; 32                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 32                                                            ;
;     -- NUMWORDS_B                         ; 32                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                      ;
; Entity Instance                           ; processador:CPU|stack:Pilha|altsyncram:stack_rtl_0            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                     ;
;     -- WIDTH_A                            ; 32                                                            ;
;     -- NUMWORDS_A                         ; 10                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 32                                                            ;
;     -- NUMWORDS_B                         ; 10                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; processador:CPU|bancoReg:banco|altsyncram:registradores_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                     ;
;     -- WIDTH_A                            ; 32                                                            ;
;     -- NUMWORDS_A                         ; 32                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 32                                                            ;
;     -- NUMWORDS_B                         ; 32                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                      ;
+-------------------------------------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                 ;
+---------------------------------------+----------------------------------------+
; Name                                  ; Value                                  ;
+---------------------------------------+----------------------------------------+
; Number of entity instances            ; 1                                      ;
; Entity Instance                       ; processador:CPU|ULA:ALU|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                     ;
;     -- LPM_WIDTHB                     ; 32                                     ;
;     -- LPM_WIDTHP                     ; 64                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                     ;
;     -- USE_EAB                        ; OFF                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                     ;
+---------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:CPU|ctrl_undd:Controle"                                                                        ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; estado ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:CPU|mux4_32b:MuxPC"                                                                                                                                                              ;
+-----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; entrada3        ; Input ; Warning  ; Input port expression (33 bits) is wider than the input port (32 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; entrada3[31..7] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "processador:CPU|registrador32b:saidaUla" ;
+----------+-------+----------+---------------------------------------+
; Port     ; Type  ; Severity ; Details                               ;
+----------+-------+----------+---------------------------------------+
; controle ; Input ; Info     ; Stuck at VCC                          ;
+----------+-------+----------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:CPU|ULA:ALU"                                                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "processador:CPU|mux4_32b:MuxUlaB" ;
+-----------------+-------+----------+-------------------------+
; Port            ; Type  ; Severity ; Details                 ;
+-----------------+-------+----------+-------------------------+
; entrada2[31..1] ; Input ; Info     ; Stuck at GND            ;
; entrada2[0]     ; Input ; Info     ; Stuck at VCC            ;
+-----------------+-------+----------+-------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "processador:CPU|registrador32b:B" ;
+----------+-------+----------+--------------------------------+
; Port     ; Type  ; Severity ; Details                        ;
+----------+-------+----------+--------------------------------+
; controle ; Input ; Info     ; Stuck at VCC                   ;
+----------+-------+----------+--------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "processador:CPU|registrador32b:A" ;
+----------+-------+----------+--------------------------------+
; Port     ; Type  ; Severity ; Details                        ;
+----------+-------+----------+--------------------------------+
; controle ; Input ; Info     ; Stuck at VCC                   ;
+----------+-------+----------+--------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "processador:CPU|registrador32b:Rmem" ;
+----------+-------+----------+-----------------------------------+
; Port     ; Type  ; Severity ; Details                           ;
+----------+-------+----------+-----------------------------------+
; controle ; Input ; Info     ; Stuck at VCC                      ;
+----------+-------+----------+-----------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "processador:CPU|mux2_32b:MuxIn" ;
+-----------------+-------+----------+-----------------------+
; Port            ; Type  ; Severity ; Details               ;
+-----------------+-------+----------+-----------------------+
; entrada2[31..8] ; Input ; Info     ; Stuck at GND          ;
+-----------------+-------+----------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:CPU|stack:Pilha"                                                                                ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ovrflw  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; undrflw ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 56                          ;
; cycloneiii_ff         ; 8565                        ;
;     ENA               ; 8280                        ;
;     ENA SCLR          ; 6                           ;
;     ENA SCLR SLD      ; 30                          ;
;     ENA SLD           ; 8                           ;
;     SCLR              ; 27                          ;
;     plain             ; 214                         ;
; cycloneiii_lcell_comb ; 10896                       ;
;     arith             ; 1578                        ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 67                          ;
;         3 data inputs ; 1502                        ;
;     normal            ; 9318                        ;
;         0 data inputs ; 258                         ;
;         1 data inputs ; 267                         ;
;         2 data inputs ; 1274                        ;
;         3 data inputs ; 545                         ;
;         4 data inputs ; 6974                        ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
; cycloneiii_ram_block  ; 96                          ;
;                       ;                             ;
; Max LUT depth         ; 122.50                      ;
; Average LUT depth     ; 27.80                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:24     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Sun Mar  7 15:14:08 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off teste -c teste
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file divisor.v
    Info (12023): Found entity 1: divisor File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/divisor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file DeBounce.v
    Info (12023): Found entity 1: DeBounce File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/DeBounce.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file mux2_5b.v
    Info (12023): Found entity 1: mux2_5b File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/mux2_5b.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ula_ctrl.v
    Info (12023): Found entity 1: ULA_ctrl File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/ula_ctrl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file moduloSaida.v
    Info (12023): Found entity 1: moduloSaida File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/moduloSaida.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux4_32b.v
    Info (12023): Found entity 1: mux4_32b File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/mux4_32b.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shiftl2.v
    Info (12023): Found entity 1: shiftL2 File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/shiftl2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bancoreg.v
    Info (12023): Found entity 1: bancoReg File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/bancoreg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decodDisplay.v
    Info (12023): Found entity 1: decodDisplay File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/decodDisplay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file registrador32b.v
    Info (12023): Found entity 1: registrador32b File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/registrador32b.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2_32b.v
    Info (12023): Found entity 1: mux2_32b File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/mux2_32b.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memoria.v
    Info (12023): Found entity 1: memoria File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/memoria.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file extensor.v
    Info (12023): Found entity 1: extensor File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/extensor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ula.v
    Info (12023): Found entity 1: ULA File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/ula.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ctrl_undd.v
    Info (12023): Found entity 1: ctrl_undd File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/ctrl_undd.v Line: 1
Warning (12019): Can't analyze file -- file teste.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file processador.v
    Info (12023): Found entity 1: processador File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/processador.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file stack.v
    Info (12023): Found entity 1: stack File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/stack.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file registradorPC.v
    Info (12023): Found entity 1: registradorPC File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/registradorPC.v Line: 1
Warning (12019): Can't analyze file -- file sigEnter.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file Sistema.v
    Info (12023): Found entity 1: Sistema File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/Sistema.v Line: 1
Info (12127): Elaborating entity "Sistema" for the top level hierarchy
Info (12128): Elaborating entity "processador" for hierarchy "processador:CPU" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/Sistema.v Line: 27
Info (12128): Elaborating entity "registradorPC" for hierarchy "processador:CPU|registradorPC:PC" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/processador.v Line: 36
Info (12128): Elaborating entity "mux2_32b" for hierarchy "processador:CPU|mux2_32b:MuxPilha" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/processador.v Line: 41
Info (12128): Elaborating entity "stack" for hierarchy "processador:CPU|stack:Pilha" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/processador.v Line: 48
Warning (10230): Verilog HDL assignment warning at stack.v(24): truncated value with size 4 to match size of target (1) File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/stack.v Line: 24
Info (12128): Elaborating entity "memoria" for hierarchy "processador:CPU|memoria:MEM" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/processador.v Line: 66
Info (12128): Elaborating entity "registrador32b" for hierarchy "processador:CPU|registrador32b:Rmem" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/processador.v Line: 78
Info (12128): Elaborating entity "mux2_5b" for hierarchy "processador:CPU|mux2_5b:MuxReg1" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/processador.v Line: 90
Info (12128): Elaborating entity "bancoReg" for hierarchy "processador:CPU|bancoReg:banco" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/processador.v Line: 108
Info (12128): Elaborating entity "extensor" for hierarchy "processador:CPU|extensor:EXT" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/processador.v Line: 136
Info (12128): Elaborating entity "mux4_32b" for hierarchy "processador:CPU|mux4_32b:MuxUlaB" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/processador.v Line: 150
Info (12128): Elaborating entity "ULA" for hierarchy "processador:CPU|ULA:ALU" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/processador.v Line: 159
Info (12128): Elaborating entity "divisor" for hierarchy "processador:CPU|divisor:divFreq" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/processador.v Line: 178
Info (12128): Elaborating entity "ctrl_undd" for hierarchy "processador:CPU|ctrl_undd:Controle" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/processador.v Line: 204
Warning (10036): Verilog HDL or VHDL warning at ctrl_undd.v(32): object "SO" assigned a value but never read File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/ctrl_undd.v Line: 32
Info (12128): Elaborating entity "ULA_ctrl" for hierarchy "processador:CPU|ctrl_undd:Controle|ULA_ctrl:ctrlULA" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/ctrl_undd.v Line: 64
Warning (10240): Verilog HDL Always Construct warning at ula_ctrl.v(20): inferring latch(es) for variable "controle", which holds its previous value in one or more paths through the always construct File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/ula_ctrl.v Line: 20
Info (10041): Inferred latch for "controle[0]" at ula_ctrl.v(55) File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/ula_ctrl.v Line: 55
Info (10041): Inferred latch for "controle[1]" at ula_ctrl.v(55) File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/ula_ctrl.v Line: 55
Info (10041): Inferred latch for "controle[2]" at ula_ctrl.v(55) File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/ula_ctrl.v Line: 55
Info (10041): Inferred latch for "controle[3]" at ula_ctrl.v(55) File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/ula_ctrl.v Line: 55
Info (10041): Inferred latch for "controle[4]" at ula_ctrl.v(55) File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/ula_ctrl.v Line: 55
Info (12128): Elaborating entity "moduloSaida" for hierarchy "moduloSaida:ModOUT" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/Sistema.v Line: 37
Info (12128): Elaborating entity "decodDisplay" for hierarchy "moduloSaida:ModOUT|decodDisplay:dispay1" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/moduloSaida.v Line: 66
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/teste.ram0_memoria_5f521753_0.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (276020): Inferred RAM node "processador:CPU|bancoReg:banco|registradores_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "processador:CPU|stack:Pilha|stack_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276013): RAM logic "processador:CPU|memoria:MEM|ram" is uninferred because MIF is not supported for the selected family File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/memoria.v Line: 7
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/teste.ram0_memoria_5f521753_0.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "processador:CPU|bancoReg:banco|registradores_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "processador:CPU|stack:Pilha|stack_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 10
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 10
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "processador:CPU|bancoReg:banco|registradores_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (278001): Inferred 16 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "moduloSaida:ModOUT|Div0" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/moduloSaida.v Line: 33
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "moduloSaida:ModOUT|Div1" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/moduloSaida.v Line: 35
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "moduloSaida:ModOUT|Div2" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/moduloSaida.v Line: 37
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "moduloSaida:ModOUT|Div3" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/moduloSaida.v Line: 39
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "moduloSaida:ModOUT|Mod4" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/moduloSaida.v Line: 40
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "moduloSaida:ModOUT|Mod3" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/moduloSaida.v Line: 38
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "moduloSaida:ModOUT|Mod2" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/moduloSaida.v Line: 36
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "moduloSaida:ModOUT|Div4" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/moduloSaida.v Line: 54
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "moduloSaida:ModOUT|Div5" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/moduloSaida.v Line: 56
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "moduloSaida:ModOUT|Mod7" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/moduloSaida.v Line: 57
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "moduloSaida:ModOUT|Mod1" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/moduloSaida.v Line: 34
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "moduloSaida:ModOUT|Mod6" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/moduloSaida.v Line: 55
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "moduloSaida:ModOUT|Mod0" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/moduloSaida.v Line: 32
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "moduloSaida:ModOUT|Mod5" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/moduloSaida.v Line: 53
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "processador:CPU|ULA:ALU|Mult0" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/ula.v Line: 29
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "processador:CPU|ULA:ALU|Div0" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/ula.v Line: 33
Info (12130): Elaborated megafunction instantiation "processador:CPU|bancoReg:banco|altsyncram:registradores_rtl_0"
Info (12133): Instantiated megafunction "processador:CPU|bancoReg:banco|altsyncram:registradores_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bmh1.tdf
    Info (12023): Found entity 1: altsyncram_bmh1 File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/altsyncram_bmh1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "processador:CPU|stack:Pilha|altsyncram:stack_rtl_0"
Info (12133): Instantiated megafunction "processador:CPU|stack:Pilha|altsyncram:stack_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "10"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "10"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0ac1.tdf
    Info (12023): Found entity 1: altsyncram_0ac1 File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/altsyncram_0ac1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "processador:CPU|bancoReg:banco|altsyncram:registradores_rtl_1"
Info (12133): Instantiated megafunction "processador:CPU|bancoReg:banco|altsyncram:registradores_rtl_1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_47g1.tdf
    Info (12023): Found entity 1: altsyncram_47g1 File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/altsyncram_47g1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "moduloSaida:ModOUT|lpm_divide:Div0" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/moduloSaida.v Line: 33
Info (12133): Instantiated megafunction "moduloSaida:ModOUT|lpm_divide:Div0" with the following parameter: File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/moduloSaida.v Line: 33
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_mtl.tdf
    Info (12023): Found entity 1: lpm_divide_mtl File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/lpm_divide_mtl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/sign_div_unsign_olh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_qhe.tdf
    Info (12023): Found entity 1: alt_u_div_qhe File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/add_sub_t3c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/add_sub_u3c.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "moduloSaida:ModOUT|lpm_divide:Mod4" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/moduloSaida.v Line: 40
Info (12133): Instantiated megafunction "moduloSaida:ModOUT|lpm_divide:Mod4" with the following parameter: File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/moduloSaida.v Line: 40
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_pll.tdf
    Info (12023): Found entity 1: lpm_divide_pll File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/lpm_divide_pll.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "moduloSaida:ModOUT|lpm_divide:Div4" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/moduloSaida.v Line: 54
Info (12133): Instantiated megafunction "moduloSaida:ModOUT|lpm_divide:Div4" with the following parameter: File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/moduloSaida.v Line: 54
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_9sl.tdf
    Info (12023): Found entity 1: lpm_divide_9sl File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/lpm_divide_9sl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bkh File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/sign_div_unsign_bkh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_0fe.tdf
    Info (12023): Found entity 1: alt_u_div_0fe File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_0fe.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "moduloSaida:ModOUT|lpm_divide:Mod7" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/moduloSaida.v Line: 57
Info (12133): Instantiated megafunction "moduloSaida:ModOUT|lpm_divide:Mod7" with the following parameter: File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/moduloSaida.v Line: 57
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ckl.tdf
    Info (12023): Found entity 1: lpm_divide_ckl File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/lpm_divide_ckl.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "processador:CPU|ULA:ALU|lpm_mult:Mult0" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/ula.v Line: 29
Info (12133): Instantiated megafunction "processador:CPU|ULA:ALU|lpm_mult:Mult0" with the following parameter: File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/ula.v Line: 29
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_tns.tdf
    Info (12023): Found entity 1: mult_tns File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/mult_tns.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "processador:CPU|ULA:ALU|lpm_divide:Div0" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/ula.v Line: 33
Info (12133): Instantiated megafunction "processador:CPU|ULA:ALU|lpm_divide:Div0" with the following parameter: File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/ula.v Line: 33
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_8vl.tdf
    Info (12023): Found entity 1: lpm_divide_8vl File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/lpm_divide_8vl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf
    Info (12023): Found entity 1: sign_div_unsign_anh File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/sign_div_unsign_anh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_tke.tdf
    Info (12023): Found entity 1: alt_u_div_tke File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_tke.tdf Line: 27
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "processador:CPU|ULA:ALU|lpm_mult:Mult0|mult_tns:auto_generated|mac_mult7" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/mult_tns.tdf Line: 67
        Warning (14320): Synthesized away node "processador:CPU|ULA:ALU|lpm_mult:Mult0|mult_tns:auto_generated|mac_out8" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/mult_tns.tdf Line: 91
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 84 buffer(s)
    Info (13019): Ignored 84 SOFT buffer(s)
Warning (13012): Latch processador:CPU|ctrl_undd:Controle|ULA_ctrl:ctrlULA|controle[3] has unsafe behavior File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/ula_ctrl.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal processador:CPU|ctrl_undd:Controle|OpULA[1] File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/ctrl_undd.v Line: 66
Warning (13012): Latch processador:CPU|ctrl_undd:Controle|ULA_ctrl:ctrlULA|controle[4] has unsafe behavior File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/ula_ctrl.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal processador:CPU|ctrl_undd:Controle|OpULA[1] File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/ctrl_undd.v Line: 66
Warning (13012): Latch processador:CPU|ctrl_undd:Controle|ULA_ctrl:ctrlULA|controle[0] has unsafe behavior File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/ula_ctrl.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal processador:CPU|registrador32b:ri|saida[4] File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/registrador32b.v Line: 6
Warning (13012): Latch processador:CPU|ctrl_undd:Controle|ULA_ctrl:ctrlULA|controle[1] has unsafe behavior File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/ula_ctrl.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal processador:CPU|registrador32b:ri|saida[28] File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/registrador32b.v Line: 6
Warning (13012): Latch processador:CPU|ctrl_undd:Controle|ULA_ctrl:ctrlULA|controle[2] has unsafe behavior File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/ula_ctrl.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal processador:CPU|ctrl_undd:Controle|OpULA[1] File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/ctrl_undd.v Line: 66
Info (286030): Timing-Driven Synthesis is running
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Div1|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_6_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 167
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Div1|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_7_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 172
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Div1|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_8_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 177
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Div2|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_9_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 182
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Div1|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_9_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 182
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Div2|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_10_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 37
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Div1|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_10_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 37
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Div2|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_11_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 42
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Div3|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_12_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 47
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Div1|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_11_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 42
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Div2|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_12_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 47
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Div3|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_13_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 52
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Div1|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_12_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 47
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Div2|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_13_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 52
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Div3|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_14_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 57
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Div1|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_13_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 52
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Div2|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_14_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 57
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Div3|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_15_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 62
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Div1|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_14_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 57
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Div2|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_15_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 62
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Div3|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_16_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 67
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Div1|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_15_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 62
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Div2|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_16_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 67
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Div3|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_17_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 72
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Div1|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_16_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 67
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Div2|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_17_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 72
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Div3|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_18_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 77
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Div1|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_17_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 72
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Div2|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_18_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 77
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Div3|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_19_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 82
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Div1|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_18_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 77
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Div2|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_19_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 82
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Div3|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_20_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 92
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Div1|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_19_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 82
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Div2|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_20_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 92
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Div3|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_21_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 97
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Div1|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_20_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 92
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Div2|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_21_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 97
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Div3|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_22_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 102
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Div1|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_21_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 97
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Div2|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_22_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 102
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Div3|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_23_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 107
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Div1|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_22_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 102
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Div2|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_23_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 107
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Div3|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_24_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 112
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Div1|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_23_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 107
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Div2|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_24_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 112
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Div3|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_25_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 117
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Div1|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_24_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 112
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Div2|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_25_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 117
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Div3|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_26_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 122
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Div1|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_25_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 117
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Div2|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_26_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 122
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Div3|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_27_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 127
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Div1|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_26_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 122
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Div2|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_27_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 127
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Div3|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_28_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 132
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Div1|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_27_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 127
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Div2|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_28_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 132
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Div3|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_29_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 137
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Div1|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_28_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 132
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Div2|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_29_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 137
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Div3|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_30_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 147
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod4|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_31_result_int[0]~0" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 152
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod4|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_15_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 62
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod4|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_16_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 67
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod4|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_17_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 72
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod4|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_18_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 77
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod4|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_19_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 82
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod4|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_20_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 92
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod4|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_21_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 97
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod4|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_22_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 102
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod4|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_23_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 107
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod4|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_24_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 112
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod4|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_25_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 117
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod4|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_26_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 122
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod4|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_27_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 127
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod4|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_28_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 132
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod4|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_29_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 137
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod4|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_30_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 147
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Div1|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_29_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 137
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Div2|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_30_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 147
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod3|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_31_result_int[0]~0" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 152
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod3|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_12_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 47
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod3|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_13_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 52
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod3|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_14_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 57
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod3|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_15_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 62
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod3|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_16_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 67
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod3|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_17_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 72
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod3|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_18_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 77
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod3|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_19_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 82
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod3|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_20_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 92
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod3|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_21_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 97
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod3|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_22_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 102
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod3|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_23_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 107
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod3|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_24_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 112
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod3|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_25_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 117
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod3|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_26_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 122
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod3|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_27_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 127
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod3|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_28_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 132
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod3|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_29_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 137
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod3|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_30_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 147
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Div1|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_30_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 147
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod2|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_31_result_int[0]~0" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 152
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod2|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_9_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 182
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod2|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_10_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 37
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod2|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_11_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 42
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod2|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_12_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 47
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod2|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_13_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 52
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod2|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_14_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 57
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod2|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_15_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 62
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod2|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_16_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 67
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod2|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_17_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 72
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod2|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_18_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 77
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod2|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_19_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 82
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod2|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_20_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 92
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod2|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_21_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 97
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod2|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_22_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 102
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod2|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_23_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 107
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod2|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_24_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 112
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod2|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_25_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 117
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod2|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_26_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 122
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod2|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_27_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 127
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod2|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_28_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 132
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod2|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_29_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 137
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod2|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_30_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 147
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Div5|lpm_divide_9sl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_0fe:divider|add_sub_6_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_0fe.tdf Line: 57
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_31_result_int[0]~0" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 152
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_6_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 167
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_7_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 172
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_8_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 177
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_9_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 182
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_10_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 37
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_11_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 42
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_12_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 47
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_13_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 52
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_14_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 57
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_15_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 62
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_16_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 67
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_17_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 72
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_18_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 77
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_19_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 82
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_20_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 92
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_21_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 97
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_22_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 102
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_23_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 107
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_24_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 112
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_25_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 117
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_26_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 122
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_27_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 127
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_28_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 132
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_29_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 137
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_30_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_qhe.tdf Line: 147
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod6|lpm_divide_ckl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_0fe:divider|add_sub_7_result_int[0]~0" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_0fe.tdf Line: 62
    Info (17048): Logic cell "moduloSaida:ModOUT|lpm_divide:Mod6|lpm_divide_ckl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_0fe:divider|add_sub_6_result_int[0]~10" File: /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/db/alt_u_div_0fe.tdf Line: 57
Info (144001): Generated suppressed messages file /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/output_files/teste.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 19320 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 45 output pins
    Info (21061): Implemented 19162 logic cells
    Info (21064): Implemented 96 RAM segments
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 482 megabytes
    Info: Processing ended: Sun Mar  7 15:14:47 2021
    Info: Elapsed time: 00:00:39
    Info: Total CPU time (on all processors): 00:00:57


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/andrew/Documentos/Unifesp/Processador-AOC/Verilog/output_files/teste.map.smsg.


