##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for ADC_SAR_IntClock
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for UART_1_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. ADC_SAR_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_1_IntClock:R)
		5.4::Critical Path Report for (ADC_SAR_IntClock:R vs. CyBUS_CLK:R)
		5.5::Critical Path Report for (ADC_SAR_IntClock:R vs. ADC_SAR_IntClock:R)
		5.6::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 14
Clock: ADC_Ext_CP_Clk               | N/A                   | Target: 24.00 MHz   | 
Clock: ADC_Ext_CP_Clk(routed)       | N/A                   | Target: 24.00 MHz   | 
Clock: ADC_SAR_IntClock             | Frequency: 23.66 MHz  | Target: 1.00 MHz    | 
Clock: ADC_SAR_IntClock(routed)     | N/A                   | Target: 1.00 MHz    | 
Clock: ADC_theACLK                  | N/A                   | Target: 2.67 MHz    | 
Clock: ADC_theACLK(fixed-function)  | N/A                   | Target: 2.67 MHz    | 
Clock: CyBUS_CLK                    | Frequency: 47.68 MHz  | Target: 24.00 MHz   | 
Clock: CyBUS_CLK(fixed-function)    | N/A                   | Target: 24.00 MHz   | 
Clock: CyILO                        | N/A                   | Target: 0.10 MHz    | 
Clock: CyIMO                        | N/A                   | Target: 24.00 MHz   | 
Clock: CyMASTER_CLK                 | N/A                   | Target: 24.00 MHz   | 
Clock: CyPLL_OUT                    | N/A                   | Target: 24.00 MHz   | 
Clock: UART_1_IntClock              | Frequency: 52.08 MHz  | Target: 0.08 MHz    | 
Clock: \ADC:DSM\/dec_clock          | N/A                   | Target: 100.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock      Capture Clock     Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------  ----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
ADC_SAR_IntClock  ADC_SAR_IntClock  1e+006           957742      N/A              N/A         N/A              N/A         N/A              N/A         
ADC_SAR_IntClock  CyBUS_CLK         41666.7          34289       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK         ADC_SAR_IntClock  41666.7          34316       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK         CyBUS_CLK         41666.7          20694       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK         UART_1_IntClock   41666.7          23844       N/A              N/A         N/A              N/A         N/A              N/A         
UART_1_IntClock   UART_1_IntClock   1.30417e+007     13022465    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name       Clock to Out  Clock Name:Phase             
--------------  ------------  ---------------------------  
SCL(0)_PAD:out  21217         CyBUS_CLK(fixed-function):R  
SDA(0)_PAD:out  20660         CyBUS_CLK(fixed-function):R  
Tx_1(0)_PAD     35186         UART_1_IntClock:R            


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for ADC_SAR_IntClock
**********************************************
Clock: ADC_SAR_IntClock
Frequency: 23.66 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 957742p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38748
-------------------------------------   ----- 
End-of-path arrival time (ps)           38748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7347   8597  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11947  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2905  14852  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  18202  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell69  20546  38748  957742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell69         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 47.68 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer2:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer2:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer2:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 20694p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16743
-------------------------------------   ----- 
End-of-path arrival time (ps)           16743
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer2:TimerUDB:sT24:timerdp:u0\/z0         datapathcell4    760    760  20694  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell5      0    760  20694  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u1\/z0         datapathcell5   1210   1970  20694  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell6      0   1970  20694  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell6   2740   4710  20694  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell4   3603   8313  20694  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell4   5130  13443  20694  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u1\/ci         datapathcell5      0  13443  20694  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell5   3300  16743  20694  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u2\/ci         datapathcell6      0  16743  20694  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u2\/clock                     datapathcell6       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UART_1_IntClock
*********************************************
Clock: UART_1_IntClock
Frequency: 52.08 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13022465p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -6190
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13011
-------------------------------------   ----- 
End-of-path arrival time (ps)           13011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_2\/q                      macrocell17     1250   1250  13022465  RISE       1
\UART_1:BUART:counter_load_not\/main_3           macrocell3      6155   7405  13022465  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell3      3350  10755  13022465  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2256  13011  13022465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer2:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer2:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer2:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 20694p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16743
-------------------------------------   ----- 
End-of-path arrival time (ps)           16743
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer2:TimerUDB:sT24:timerdp:u0\/z0         datapathcell4    760    760  20694  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell5      0    760  20694  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u1\/z0         datapathcell5   1210   1970  20694  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell6      0   1970  20694  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell6   2740   4710  20694  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell4   3603   8313  20694  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell4   5130  13443  20694  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u1\/ci         datapathcell5      0  13443  20694  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell5   3300  16743  20694  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u2\/ci         datapathcell6      0  16743  20694  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u2\/clock                     datapathcell6       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. ADC_SAR_IntClock:R)
******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_994/main_0
Capture Clock  : Net_994/clock_0
Path slack     : 34316p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#24 vs. ADC_SAR_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell101        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell101   1250   1250  34316  RISE       1
Net_994/main_0                        macrocell100   2591   3841  34316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_994/clock_0                                            macrocell100        0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_1_IntClock:R)
*****************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23844p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_1_IntClock:R#2)   41667
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14353
-------------------------------------   ----- 
End-of-path arrival time (ps)           14353
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell5             0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                iocell5         2009   2009  23844  RISE       1
\UART_1:BUART:rx_postpoll\/main_1         macrocell7      6702   8711  23844  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell7      3350  12061  23844  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2292  14353  23844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1


5.4::Critical Path Report for (ADC_SAR_IntClock:R vs. CyBUS_CLK:R)
******************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_994/q
Path End       : \ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34289p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_994/clock_0                                            macrocell100        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_994/q                                  macrocell100   1250   1250  34289  RISE       1
\ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell101   2618   3868  34289  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell101        0      0  RISE       1


5.5::Critical Path Report for (ADC_SAR_IntClock:R vs. ADC_SAR_IntClock:R)
*************************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 957742p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38748
-------------------------------------   ----- 
End-of-path arrival time (ps)           38748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7347   8597  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11947  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2905  14852  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  18202  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell69  20546  38748  957742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell69         0      0  RISE       1


5.6::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
***********************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13022465p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -6190
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13011
-------------------------------------   ----- 
End-of-path arrival time (ps)           13011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_2\/q                      macrocell17     1250   1250  13022465  RISE       1
\UART_1:BUART:counter_load_not\/main_3           macrocell3      6155   7405  13022465  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell3      3350  10755  13022465  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2256  13011  13022465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer2:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer2:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer2:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 20694p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16743
-------------------------------------   ----- 
End-of-path arrival time (ps)           16743
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer2:TimerUDB:sT24:timerdp:u0\/z0         datapathcell4    760    760  20694  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell5      0    760  20694  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u1\/z0         datapathcell5   1210   1970  20694  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell6      0   1970  20694  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell6   2740   4710  20694  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell4   3603   8313  20694  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell4   5130  13443  20694  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u1\/ci         datapathcell5      0  13443  20694  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell5   3300  16743  20694  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u2\/ci         datapathcell6      0  16743  20694  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u2\/clock                     datapathcell6       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23844p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_1_IntClock:R#2)   41667
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14353
-------------------------------------   ----- 
End-of-path arrival time (ps)           14353
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell5             0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                iocell5         2009   2009  23844  RISE       1
\UART_1:BUART:rx_postpoll\/main_1         macrocell7      6702   8711  23844  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell7      3350  12061  23844  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2292  14353  23844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer2:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer2:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \Timer2:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 23994p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13443
-------------------------------------   ----- 
End-of-path arrival time (ps)           13443
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer2:TimerUDB:sT24:timerdp:u0\/z0         datapathcell4    760    760  20694  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell5      0    760  20694  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u1\/z0         datapathcell5   1210   1970  20694  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell6      0   1970  20694  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell6   2740   4710  20694  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell4   3603   8313  20694  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell4   5130  13443  20694  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u1\/ci         datapathcell5      0  13443  23994  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u1\/clock                     datapathcell5       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer2:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer2:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer2:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 27294p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8313
-------------------------------------   ---- 
End-of-path arrival time (ps)           8313
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer2:TimerUDB:sT24:timerdp:u0\/z0         datapathcell4    760    760  20694  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell5      0    760  20694  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u1\/z0         datapathcell5   1210   1970  20694  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell6      0   1970  20694  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell6   2740   4710  20694  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell4   3603   8313  27294  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell4       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer2:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer2:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer2:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 27300p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8306
-------------------------------------   ---- 
End-of-path arrival time (ps)           8306
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer2:TimerUDB:sT24:timerdp:u0\/z0         datapathcell4    760    760  20694  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell5      0    760  20694  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u1\/z0         datapathcell5   1210   1970  20694  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell6      0   1970  20694  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell6   2740   4710  20694  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell5   3596   8306  27300  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u1\/clock                     datapathcell5       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer2:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer2:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer2:TimerUDB:rstSts:stsreg\/clock
Path slack     : 28132p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13034
-------------------------------------   ----- 
End-of-path arrival time (ps)           13034
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer2:TimerUDB:sT24:timerdp:u0\/z0       datapathcell4    760    760  20694  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell5      0    760  20694  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u1\/z0       datapathcell5   1210   1970  20694  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell6      0   1970  20694  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell6   2740   4710  20694  RISE       1
\Timer2:TimerUDB:status_tc\/main_1         macrocell12     2709   7419  28132  RISE       1
\Timer2:TimerUDB:status_tc\/q              macrocell12     3350  10769  28132  RISE       1
\Timer2:TimerUDB:rstSts:stsreg\/status_0   statusicell3    2265  13034  28132  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer2:TimerUDB:rstSts:stsreg\/clock                       statusicell3        0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer2:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer2:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \Timer2:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 28211p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7395
-------------------------------------   ---- 
End-of-path arrival time (ps)           7395
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer2:TimerUDB:sT24:timerdp:u0\/z0         datapathcell4    760    760  20694  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell5      0    760  20694  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u1\/z0         datapathcell5   1210   1970  20694  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell6      0   1970  20694  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell6   2740   4710  20694  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell6   2685   7395  28211  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u2\/clock                     datapathcell6       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_state_0\/main_9
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 30360p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_1_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7797
-------------------------------------   ---- 
End-of-path arrival time (ps)           7797
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell5             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell5       2009   2009  23844  RISE       1
\UART_1:BUART:rx_state_0\/main_9  macrocell20   5788   7797  30360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_status_3\/main_6
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 30360p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_1_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7797
-------------------------------------   ---- 
End-of-path arrival time (ps)           7797
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell5             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell5       2009   2009  23844  RISE       1
\UART_1:BUART:rx_status_3\/main_6  macrocell28   5788   7797  30360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_last\/main_0
Capture Clock  : \UART_1:BUART:rx_last\/clock_0
Path slack     : 30360p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_1_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7797
-------------------------------------   ---- 
End-of-path arrival time (ps)           7797
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell5             0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                     iocell5       2009   2009  23844  RISE       1
\UART_1:BUART:rx_last\/main_0  macrocell29   5788   7797  30360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_last\/clock_0                             macrocell29         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer2:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \Timer2:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 30706p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4900
-------------------------------------   ---- 
End-of-path arrival time (ps)           4900
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell2        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  25162  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell6   3690   4900  30706  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u2\/clock                     datapathcell6       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer2:TimerUDB:sT24:timerdp:u0\/z0
Path End       : Net_906/main_1
Capture Clock  : Net_906/clock_0
Path slack     : 30737p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7419
-------------------------------------   ---- 
End-of-path arrival time (ps)           7419
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer2:TimerUDB:sT24:timerdp:u0\/z0       datapathcell4    760    760  20694  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell5      0    760  20694  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u1\/z0       datapathcell5   1210   1970  20694  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell6      0   1970  20694  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell6   2740   4710  20694  RISE       1
Net_906/main_1                             macrocell103    2709   7419  30737  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_906/clock_0                                             macrocell103        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_state_2\/main_8
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 31202p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_1_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6955
-------------------------------------   ---- 
End-of-path arrival time (ps)           6955
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell5             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell5       2009   2009  23844  RISE       1
\UART_1:BUART:rx_state_2\/main_8  macrocell23   4946   6955  31202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:pollcount_1\/main_3
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 31209p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_1_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6947
-------------------------------------   ---- 
End-of-path arrival time (ps)           6947
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell5             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell5       2009   2009  23844  RISE       1
\UART_1:BUART:pollcount_1\/main_3  macrocell26   4938   6947  31209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:pollcount_0\/main_2
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 31209p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_1_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6947
-------------------------------------   ---- 
End-of-path arrival time (ps)           6947
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell5             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell5       2009   2009  23844  RISE       1
\UART_1:BUART:pollcount_0\/main_2  macrocell27   4938   6947  31209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer2:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer2:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 31758p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3849
-------------------------------------   ---- 
End-of-path arrival time (ps)           3849
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell2        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  25162  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell5   2639   3849  31758  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u1\/clock                     datapathcell5       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer2:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer2:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 31762p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell2        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  25162  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell4   2635   3845  31762  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer2:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell4       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_906/main_0
Capture Clock  : Net_906/clock_0
Path slack     : 33240p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4917
-------------------------------------   ---- 
End-of-path arrival time (ps)           4917
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell2        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  25162  RISE       1
Net_906/main_0                                        macrocell103   3707   4917  33240  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_906/clock_0                                             macrocell103        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_994/q
Path End       : \ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34289p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_994/clock_0                                            macrocell100        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_994/q                                  macrocell100   1250   1250  34289  RISE       1
\ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell101   2618   3868  34289  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34316p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell101        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell101   1250   1250  34316  RISE       1
\ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell101   2591   3841  34316  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_994/main_0
Capture Clock  : Net_994/clock_0
Path slack     : 34316p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#24 vs. ADC_SAR_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell101        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell101   1250   1250  34316  RISE       1
Net_994/main_0                        macrocell100   2591   3841  34316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_994/clock_0                                            macrocell100        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_SAR:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \ADC_SAR:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 34316p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#24 vs. ADC_SAR_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell101        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell101   1250   1250  34316  RISE       1
\ADC_SAR:bSAR_SEQ:nrq_reg\/main_0     macrocell102   2591   3841  34316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:nrq_reg\/clock_0                         macrocell102        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:Sync:genblk1[0]:INST\/out
Path End       : \ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34837p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3320
-------------------------------------   ---- 
End-of-path arrival time (ps)           3320
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR:Sync:genblk1[0]:INST\/clock                        synccell            0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_SAR:Sync:genblk1[0]:INST\/out         synccell       1020   1020  34837  RISE       1
\ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell101   2300   3320  34837  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 957742p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38748
-------------------------------------   ----- 
End-of-path arrival time (ps)           38748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7347   8597  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11947  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2905  14852  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  18202  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell69  20546  38748  957742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell69         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 957742p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38748
-------------------------------------   ----- 
End-of-path arrival time (ps)           38748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7347   8597  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11947  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2905  14852  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  18202  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_0       macrocell75  20546  38748  957742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell75         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 957742p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38748
-------------------------------------   ----- 
End-of-path arrival time (ps)           38748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7347   8597  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11947  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2905  14852  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  18202  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_0       macrocell82  20546  38748  957742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell82         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 957760p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38730
-------------------------------------   ----- 
End-of-path arrival time (ps)           38730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7347   8597  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11947  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2905  14852  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  18202  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell53  20529  38730  957760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell53         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 957760p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38730
-------------------------------------   ----- 
End-of-path arrival time (ps)           38730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7347   8597  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11947  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2905  14852  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  18202  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_0       macrocell60  20529  38730  957760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell60         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 957760p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38730
-------------------------------------   ----- 
End-of-path arrival time (ps)           38730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7347   8597  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11947  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2905  14852  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  18202  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_0       macrocell77  20529  38730  957760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell77         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 957795p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38695
-------------------------------------   ----- 
End-of-path arrival time (ps)           38695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7347   8597  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11947  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2905  14852  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  18202  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell46  20493  38695  957795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell46         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 957795p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38695
-------------------------------------   ----- 
End-of-path arrival time (ps)           38695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7347   8597  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11947  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2905  14852  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  18202  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_0       macrocell89  20493  38695  957795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell89         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 958751p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37739
-------------------------------------   ----- 
End-of-path arrival time (ps)           37739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7347   8597  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11947  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2905  14852  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  18202  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_0       macrocell58  19538  37739  958751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell58         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 958751p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37739
-------------------------------------   ----- 
End-of-path arrival time (ps)           37739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7347   8597  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11947  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2905  14852  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  18202  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell79  19538  37739  958751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell79         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 958765p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37725
-------------------------------------   ----- 
End-of-path arrival time (ps)           37725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7347   8597  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11947  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2905  14852  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  18202  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_0        macrocell39  19524  37725  958765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell39         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 958765p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37725
-------------------------------------   ----- 
End-of-path arrival time (ps)           37725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7347   8597  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11947  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2905  14852  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  18202  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell49  19524  37725  958765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell49         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 958765p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37725
-------------------------------------   ----- 
End-of-path arrival time (ps)           37725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7347   8597  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11947  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2905  14852  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  18202  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_0       macrocell78  19524  37725  958765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell78         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 958765p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37725
-------------------------------------   ----- 
End-of-path arrival time (ps)           37725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7347   8597  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11947  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2905  14852  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  18202  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell83  19524  37725  958765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell83         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 958909p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37581
-------------------------------------   ----- 
End-of-path arrival time (ps)           37581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7347   8597  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11947  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2905  14852  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  18202  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_0       macrocell68  19379  37581  958909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell68         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 958909p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37581
-------------------------------------   ----- 
End-of-path arrival time (ps)           37581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7347   8597  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11947  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2905  14852  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  18202  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_0       macrocell87  19379  37581  958909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell87         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 959343p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37147
-------------------------------------   ----- 
End-of-path arrival time (ps)           37147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7347   8597  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11947  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2905  14852  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  18202  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_0       macrocell55  18945  37147  959343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell55         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 960847p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35643
-------------------------------------   ----- 
End-of-path arrival time (ps)           35643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7347   8597  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11947  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2905  14852  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  18202  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell54  17442  35643  960847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell54         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 960847p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35643
-------------------------------------   ----- 
End-of-path arrival time (ps)           35643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7347   8597  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11947  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2905  14852  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  18202  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_0       macrocell65  17442  35643  960847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell65         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 960847p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35643
-------------------------------------   ----- 
End-of-path arrival time (ps)           35643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7347   8597  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11947  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2905  14852  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  18202  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_0       macrocell90  17442  35643  960847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell90         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 961594p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34896
-------------------------------------   ----- 
End-of-path arrival time (ps)           34896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7347   8597  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11947  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2905  14852  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  18202  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_0        macrocell44  16695  34896  961594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell44         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 961594p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34896
-------------------------------------   ----- 
End-of-path arrival time (ps)           34896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7347   8597  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11947  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2905  14852  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  18202  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_0       macrocell70  16695  34896  961594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell70         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 961594p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34896
-------------------------------------   ----- 
End-of-path arrival time (ps)           34896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7347   8597  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11947  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2905  14852  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  18202  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_0       macrocell98  16695  34896  961594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell98         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 962971p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33519
-------------------------------------   ----- 
End-of-path arrival time (ps)           33519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7347   8597  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11947  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2905  14852  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  18202  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_0       macrocell85  15318  33519  962971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell85         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 962971p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33519
-------------------------------------   ----- 
End-of-path arrival time (ps)           33519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7347   8597  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11947  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2905  14852  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  18202  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_0       macrocell97  15318  33519  962971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell97         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 963804p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32686
-------------------------------------   ----- 
End-of-path arrival time (ps)           32686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7347   8597  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11947  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2905  14852  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  18202  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_0       macrocell50  14484  32686  963804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell50         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 963804p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32686
-------------------------------------   ----- 
End-of-path arrival time (ps)           32686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7347   8597  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11947  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2905  14852  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  18202  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_0       macrocell64  14484  32686  963804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell64         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 963822p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32668
-------------------------------------   ----- 
End-of-path arrival time (ps)           32668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7347   8597  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11947  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2905  14852  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  18202  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_0       macrocell84  14467  32668  963822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell84         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 963822p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32668
-------------------------------------   ----- 
End-of-path arrival time (ps)           32668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7347   8597  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11947  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2905  14852  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  18202  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_0       macrocell94  14467  32668  963822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell94         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 963822p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32668
-------------------------------------   ----- 
End-of-path arrival time (ps)           32668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7347   8597  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11947  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2905  14852  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  18202  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_0       macrocell96  14467  32668  963822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell96         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 963942p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32548
-------------------------------------   ----- 
End-of-path arrival time (ps)           32548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7347   8597  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11947  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2905  14852  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  18202  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell71  14346  32548  963942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell71         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 963942p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32548
-------------------------------------   ----- 
End-of-path arrival time (ps)           32548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7347   8597  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11947  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2905  14852  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  18202  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_0       macrocell76  14346  32548  963942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell76         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 963942p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32548
-------------------------------------   ----- 
End-of-path arrival time (ps)           32548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7347   8597  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11947  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2905  14852  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  18202  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_0       macrocell93  14346  32548  963942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell93         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 963942p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32548
-------------------------------------   ----- 
End-of-path arrival time (ps)           32548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7347   8597  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11947  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2905  14852  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  18202  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_0       macrocell99  14346  32548  963942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell99         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 963961p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32529
-------------------------------------   ----- 
End-of-path arrival time (ps)           32529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7347   8597  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11947  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2905  14852  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  18202  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_0       macrocell66  14327  32529  963961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell66         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 963961p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32529
-------------------------------------   ----- 
End-of-path arrival time (ps)           32529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7347   8597  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11947  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2905  14852  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  18202  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_0       macrocell80  14327  32529  963961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell80         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 963961p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32529
-------------------------------------   ----- 
End-of-path arrival time (ps)           32529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7347   8597  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11947  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2905  14852  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  18202  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_0       macrocell86  14327  32529  963961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell86         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 964654p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31836
-------------------------------------   ----- 
End-of-path arrival time (ps)           31836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7347   8597  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11947  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2905  14852  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  18202  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell37  13634  31836  964654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell37         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 964654p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31836
-------------------------------------   ----- 
End-of-path arrival time (ps)           31836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7347   8597  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11947  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2905  14852  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  18202  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_0       macrocell88  13634  31836  964654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell88         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 964654p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31836
-------------------------------------   ----- 
End-of-path arrival time (ps)           31836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7347   8597  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11947  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2905  14852  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  18202  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_0       macrocell92  13634  31836  964654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell92         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 965235p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31255
-------------------------------------   ----- 
End-of-path arrival time (ps)           31255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7347   8597  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11947  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2905  14852  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  18202  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell36  13053  31255  965235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell36         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 965235p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31255
-------------------------------------   ----- 
End-of-path arrival time (ps)           31255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7347   8597  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11947  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2905  14852  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  18202  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_0        macrocell45  13053  31255  965235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell45         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 965235p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31255
-------------------------------------   ----- 
End-of-path arrival time (ps)           31255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7347   8597  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11947  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2905  14852  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  18202  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_0       macrocell62  13053  31255  965235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell62         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 965235p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31255
-------------------------------------   ----- 
End-of-path arrival time (ps)           31255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7347   8597  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11947  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2905  14852  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  18202  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_0       macrocell74  13053  31255  965235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell74         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 965420p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31070
-------------------------------------   ----- 
End-of-path arrival time (ps)           31070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7347   8597  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11947  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2905  14852  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  18202  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell41  12868  31070  965420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell41         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 965420p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31070
-------------------------------------   ----- 
End-of-path arrival time (ps)           31070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7347   8597  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11947  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2905  14852  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  18202  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell51  12868  31070  965420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell51         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 965420p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31070
-------------------------------------   ----- 
End-of-path arrival time (ps)           31070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7347   8597  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11947  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2905  14852  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  18202  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_0       macrocell95  12868  31070  965420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell95         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 965642p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30848
-------------------------------------   ----- 
End-of-path arrival time (ps)           30848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7347   8597  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11947  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2905  14852  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  18202  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_0       macrocell61  12647  30848  965642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell61         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 969938p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26552
-------------------------------------   ----- 
End-of-path arrival time (ps)           26552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  958719  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell50  25302  26552  969938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell50         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 969938p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26552
-------------------------------------   ----- 
End-of-path arrival time (ps)           26552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  958719  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell64  25302  26552  969938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell64         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 969948p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26542
-------------------------------------   ----- 
End-of-path arrival time (ps)           26542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  958719  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell84  25292  26542  969948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell84         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 969948p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26542
-------------------------------------   ----- 
End-of-path arrival time (ps)           26542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  958719  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell94  25292  26542  969948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell94         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 969948p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26542
-------------------------------------   ----- 
End-of-path arrival time (ps)           26542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  958719  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell96  25292  26542  969948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell96         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 971013p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25477
-------------------------------------   ----- 
End-of-path arrival time (ps)           25477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  958719  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell69  24227  25477  971013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell69         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 971013p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25477
-------------------------------------   ----- 
End-of-path arrival time (ps)           25477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  958719  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell75  24227  25477  971013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell75         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 971013p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25477
-------------------------------------   ----- 
End-of-path arrival time (ps)           25477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  958719  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell82  24227  25477  971013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell82         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 971032p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25458
-------------------------------------   ----- 
End-of-path arrival time (ps)           25458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  958719  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell53  24208  25458  971032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell53         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 971032p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25458
-------------------------------------   ----- 
End-of-path arrival time (ps)           25458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  958719  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell60  24208  25458  971032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell60         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 971032p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25458
-------------------------------------   ----- 
End-of-path arrival time (ps)           25458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  958719  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell77  24208  25458  971032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell77         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 971384p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25106
-------------------------------------   ----- 
End-of-path arrival time (ps)           25106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7347   8597  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11947  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2905  14852  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  18202  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell47   6904  25106  971384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell47         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 971384p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25106
-------------------------------------   ----- 
End-of-path arrival time (ps)           25106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7347   8597  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11947  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2905  14852  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  18202  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_0       macrocell48   6904  25106  971384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell48         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 971384p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25106
-------------------------------------   ----- 
End-of-path arrival time (ps)           25106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7347   8597  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11947  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2905  14852  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  18202  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_0       macrocell72   6904  25106  971384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell72         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 971384p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25106
-------------------------------------   ----- 
End-of-path arrival time (ps)           25106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7347   8597  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11947  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2905  14852  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  18202  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_0       macrocell73   6904  25106  971384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell73         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 971795p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24695
-------------------------------------   ----- 
End-of-path arrival time (ps)           24695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7347   8597  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11947  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2905  14852  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  18202  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell38   6493  24695  971795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell38         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 971795p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24695
-------------------------------------   ----- 
End-of-path arrival time (ps)           24695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7347   8597  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11947  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2905  14852  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  18202  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_0        macrocell43   6493  24695  971795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell43         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 971795p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24695
-------------------------------------   ----- 
End-of-path arrival time (ps)           24695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7347   8597  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11947  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2905  14852  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  18202  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_0       macrocell67   6493  24695  971795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell67         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 971815p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24675
-------------------------------------   ----- 
End-of-path arrival time (ps)           24675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell34   1250   1250  961556  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell41  23425  24675  971815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell41         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 971815p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24675
-------------------------------------   ----- 
End-of-path arrival time (ps)           24675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  961556  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell51  23425  24675  971815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell51         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 971815p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24675
-------------------------------------   ----- 
End-of-path arrival time (ps)           24675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  961556  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell95  23425  24675  971815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell95         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 971937p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24553
-------------------------------------   ----- 
End-of-path arrival time (ps)           24553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7347   8597  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11947  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2905  14852  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  18202  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell42   6352  24553  971937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell42         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 971937p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24553
-------------------------------------   ----- 
End-of-path arrival time (ps)           24553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7347   8597  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11947  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2905  14852  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  18202  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_0       macrocell63   6352  24553  971937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell63         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 971937p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24553
-------------------------------------   ----- 
End-of-path arrival time (ps)           24553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7347   8597  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11947  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2905  14852  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  18202  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_0       macrocell91   6352  24553  971937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell91         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 972410p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24080
-------------------------------------   ----- 
End-of-path arrival time (ps)           24080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7347   8597  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11947  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2905  14852  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  18202  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell56   5878  24080  972410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell56         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 972410p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24080
-------------------------------------   ----- 
End-of-path arrival time (ps)           24080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7347   8597  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11947  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2905  14852  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  18202  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell59   5878  24080  972410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell59         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 972465p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24025
-------------------------------------   ----- 
End-of-path arrival time (ps)           24025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell34   1250   1250  961556  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell37  22775  24025  972465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell37         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 972465p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24025
-------------------------------------   ----- 
End-of-path arrival time (ps)           24025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  961556  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell88  22775  24025  972465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell88         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 972465p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24025
-------------------------------------   ----- 
End-of-path arrival time (ps)           24025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  961556  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell92  22775  24025  972465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell92         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 972478p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24012
-------------------------------------   ----- 
End-of-path arrival time (ps)           24012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  961556  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell61  22762  24012  972478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell61         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 972478p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24012
-------------------------------------   ----- 
End-of-path arrival time (ps)           24012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell34   1250   1250  961556  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell36  22762  24012  972478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell36         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 972478p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24012
-------------------------------------   ----- 
End-of-path arrival time (ps)           24012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell34   1250   1250  961556  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell45  22762  24012  972478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell45         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 972478p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24012
-------------------------------------   ----- 
End-of-path arrival time (ps)           24012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  961556  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell62  22762  24012  972478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell62         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 972478p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24012
-------------------------------------   ----- 
End-of-path arrival time (ps)           24012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  961556  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell74  22762  24012  972478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell74         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 972502p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23988
-------------------------------------   ----- 
End-of-path arrival time (ps)           23988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell33   1250   1250  958719  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell39  22738  23988  972502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell39         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 972502p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23988
-------------------------------------   ----- 
End-of-path arrival time (ps)           23988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  958719  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell49  22738  23988  972502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell49         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 972502p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23988
-------------------------------------   ----- 
End-of-path arrival time (ps)           23988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  958719  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell78  22738  23988  972502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell78         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 972502p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23988
-------------------------------------   ----- 
End-of-path arrival time (ps)           23988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  958719  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell83  22738  23988  972502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell83         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 972731p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23759
-------------------------------------   ----- 
End-of-path arrival time (ps)           23759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell34   1250   1250  961556  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell44  22509  23759  972731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell44         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 972731p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23759
-------------------------------------   ----- 
End-of-path arrival time (ps)           23759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  961556  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell70  22509  23759  972731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell70         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 972731p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23759
-------------------------------------   ----- 
End-of-path arrival time (ps)           23759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  961556  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell98  22509  23759  972731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell98         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 972801p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23689
-------------------------------------   ----- 
End-of-path arrival time (ps)           23689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  958719  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell58  22439  23689  972801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell58         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 972801p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23689
-------------------------------------   ----- 
End-of-path arrival time (ps)           23689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  958719  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell79  22439  23689  972801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell79         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 972802p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23688
-------------------------------------   ----- 
End-of-path arrival time (ps)           23688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  958719  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell68  22438  23688  972802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell68         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 972802p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23688
-------------------------------------   ----- 
End-of-path arrival time (ps)           23688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  958719  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell87  22438  23688  972802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell87         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 973193p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23297
-------------------------------------   ----- 
End-of-path arrival time (ps)           23297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7347   8597  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11947  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2905  14852  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  18202  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_0       macrocell81   5096  23297  973193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell81         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 973294p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23196
-------------------------------------   ----- 
End-of-path arrival time (ps)           23196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  961556  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell85  21946  23196  973294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell85         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 973294p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23196
-------------------------------------   ----- 
End-of-path arrival time (ps)           23196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  961556  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell97  21946  23196  973294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell97         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 973744p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22746
-------------------------------------   ----- 
End-of-path arrival time (ps)           22746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell69  21496  22746  973744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell69         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 973744p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22746
-------------------------------------   ----- 
End-of-path arrival time (ps)           22746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell75  21496  22746  973744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell75         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 973744p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22746
-------------------------------------   ----- 
End-of-path arrival time (ps)           22746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell82  21496  22746  973744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell82         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 973754p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22736
-------------------------------------   ----- 
End-of-path arrival time (ps)           22736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell53  21486  22736  973754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell53         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 973754p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22736
-------------------------------------   ----- 
End-of-path arrival time (ps)           22736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell60  21486  22736  973754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell60         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 973754p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22736
-------------------------------------   ----- 
End-of-path arrival time (ps)           22736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell77  21486  22736  973754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell77         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 973874p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22616
-------------------------------------   ----- 
End-of-path arrival time (ps)           22616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell58  21366  22616  973874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell58         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 973874p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22616
-------------------------------------   ----- 
End-of-path arrival time (ps)           22616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell79  21366  22616  973874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell79         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 974009p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22481
-------------------------------------   ----- 
End-of-path arrival time (ps)           22481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7347   8597  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11947  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2905  14852  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  18202  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_0       macrocell57   4279  22481  974009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell57         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 974016p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22474
-------------------------------------   ----- 
End-of-path arrival time (ps)           22474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7347   8597  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11947  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2905  14852  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  18202  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_0        macrocell40   4273  22474  974016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell40         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 974016p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22474
-------------------------------------   ----- 
End-of-path arrival time (ps)           22474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7347   8597  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11947  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2905  14852  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  18202  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_0       macrocell52   4273  22474  974016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell52         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 974190p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22300
-------------------------------------   ----- 
End-of-path arrival time (ps)           22300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  958719  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell46  21050  22300  974190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell46         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 974190p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22300
-------------------------------------   ----- 
End-of-path arrival time (ps)           22300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  958719  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell89  21050  22300  974190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell89         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 974422p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22068
-------------------------------------   ----- 
End-of-path arrival time (ps)           22068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell68  20818  22068  974422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell68         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 974422p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22068
-------------------------------------   ----- 
End-of-path arrival time (ps)           22068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell87  20818  22068  974422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell87         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 974821p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21669
-------------------------------------   ----- 
End-of-path arrival time (ps)           21669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell39  20419  21669  974821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell39         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 974821p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21669
-------------------------------------   ----- 
End-of-path arrival time (ps)           21669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell49  20419  21669  974821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell49         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 974821p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21669
-------------------------------------   ----- 
End-of-path arrival time (ps)           21669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell78  20419  21669  974821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell78         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 974821p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21669
-------------------------------------   ----- 
End-of-path arrival time (ps)           21669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell83  20419  21669  974821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell83         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 975502p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20988
-------------------------------------   ----- 
End-of-path arrival time (ps)           20988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  961556  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell54  19738  20988  975502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell54         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 975502p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20988
-------------------------------------   ----- 
End-of-path arrival time (ps)           20988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  961556  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell65  19738  20988  975502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell65         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 975502p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20988
-------------------------------------   ----- 
End-of-path arrival time (ps)           20988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  961556  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell90  19738  20988  975502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell90         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 976002p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20488
-------------------------------------   ----- 
End-of-path arrival time (ps)           20488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  961556  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell55  19238  20488  976002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell55         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 976351p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20139
-------------------------------------   ----- 
End-of-path arrival time (ps)           20139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell46  18889  20139  976351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell46         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 976351p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20139
-------------------------------------   ----- 
End-of-path arrival time (ps)           20139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell89  18889  20139  976351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell89         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 976847p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19643
-------------------------------------   ----- 
End-of-path arrival time (ps)           19643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell35   1250   1250  958012  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell39  18393  19643  976847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell39         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 976847p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19643
-------------------------------------   ----- 
End-of-path arrival time (ps)           19643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  958012  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell49  18393  19643  976847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell49         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 976847p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19643
-------------------------------------   ----- 
End-of-path arrival time (ps)           19643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  958012  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell78  18393  19643  976847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell78         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 976847p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19643
-------------------------------------   ----- 
End-of-path arrival time (ps)           19643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  958012  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell83  18393  19643  976847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell83         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 977199p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19291
-------------------------------------   ----- 
End-of-path arrival time (ps)           19291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  958719  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell55  18041  19291  977199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell55         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 977416p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19074
-------------------------------------   ----- 
End-of-path arrival time (ps)           19074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  958012  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell68  17824  19074  977416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell68         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 977416p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19074
-------------------------------------   ----- 
End-of-path arrival time (ps)           19074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  958012  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell87  17824  19074  977416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell87         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 977644p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18846
-------------------------------------   ----- 
End-of-path arrival time (ps)           18846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  958730  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell46  17596  18846  977644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell46         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 977644p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18846
-------------------------------------   ----- 
End-of-path arrival time (ps)           18846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  958730  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell89  17596  18846  977644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell89         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 977717p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18773
-------------------------------------   ----- 
End-of-path arrival time (ps)           18773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell30   1250   1250  959438  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell37  17523  18773  977717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell37         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 977717p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18773
-------------------------------------   ----- 
End-of-path arrival time (ps)           18773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959438  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell88  17523  18773  977717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell88         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 977717p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18773
-------------------------------------   ----- 
End-of-path arrival time (ps)           18773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959438  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell92  17523  18773  977717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell92         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 977874p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18616
-------------------------------------   ----- 
End-of-path arrival time (ps)           18616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  958719  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell54  17366  18616  977874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell54         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 977874p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18616
-------------------------------------   ----- 
End-of-path arrival time (ps)           18616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  958719  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell65  17366  18616  977874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell65         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 977874p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18616
-------------------------------------   ----- 
End-of-path arrival time (ps)           18616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  958719  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell90  17366  18616  977874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell90         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 978267p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18223
-------------------------------------   ----- 
End-of-path arrival time (ps)           18223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell30   1250   1250  959438  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell41  16973  18223  978267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell41         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 978267p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18223
-------------------------------------   ----- 
End-of-path arrival time (ps)           18223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959438  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell51  16973  18223  978267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell51         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 978267p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18223
-------------------------------------   ----- 
End-of-path arrival time (ps)           18223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959438  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell95  16973  18223  978267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell95         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 978322p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18168
-------------------------------------   ----- 
End-of-path arrival time (ps)           18168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  958012  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell58  16918  18168  978322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell58         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 978322p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18168
-------------------------------------   ----- 
End-of-path arrival time (ps)           18168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  958012  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell79  16918  18168  978322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell79         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 978495p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17995
-------------------------------------   ----- 
End-of-path arrival time (ps)           17995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell32   1250   1250  958730  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell39  16745  17995  978495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell39         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 978495p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17995
-------------------------------------   ----- 
End-of-path arrival time (ps)           17995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  958730  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell49  16745  17995  978495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell49         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 978495p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17995
-------------------------------------   ----- 
End-of-path arrival time (ps)           17995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  958730  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell78  16745  17995  978495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell78         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 978495p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17995
-------------------------------------   ----- 
End-of-path arrival time (ps)           17995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  958730  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell83  16745  17995  978495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell83         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 978530p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17960
-------------------------------------   ----- 
End-of-path arrival time (ps)           17960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  958730  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell68  16710  17960  978530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell68         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 978530p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17960
-------------------------------------   ----- 
End-of-path arrival time (ps)           17960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  958730  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell87  16710  17960  978530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell87         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 978544p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17946
-------------------------------------   ----- 
End-of-path arrival time (ps)           17946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  958730  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell58  16696  17946  978544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell58         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 978544p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17946
-------------------------------------   ----- 
End-of-path arrival time (ps)           17946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  958730  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell79  16696  17946  978544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell79         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 978711p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17779
-------------------------------------   ----- 
End-of-path arrival time (ps)           17779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell30   1250   1250  959438  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell36  16529  17779  978711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell36         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 978711p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17779
-------------------------------------   ----- 
End-of-path arrival time (ps)           17779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell30   1250   1250  959438  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell45  16529  17779  978711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell45         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 978711p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17779
-------------------------------------   ----- 
End-of-path arrival time (ps)           17779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959438  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell62  16529  17779  978711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell62         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 978711p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17779
-------------------------------------   ----- 
End-of-path arrival time (ps)           17779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959438  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell74  16529  17779  978711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell74         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 978712p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17778
-------------------------------------   ----- 
End-of-path arrival time (ps)           17778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959438  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell61  16528  17778  978712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell61         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 979075p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17415
-------------------------------------   ----- 
End-of-path arrival time (ps)           17415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  958012  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell46  16165  17415  979075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell46         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 979075p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17415
-------------------------------------   ----- 
End-of-path arrival time (ps)           17415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  958012  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell89  16165  17415  979075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell89         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 979110p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17380
-------------------------------------   ----- 
End-of-path arrival time (ps)           17380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell55  16130  17380  979110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell55         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 979121p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17369
-------------------------------------   ----- 
End-of-path arrival time (ps)           17369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell54  16119  17369  979121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell54         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 979121p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17369
-------------------------------------   ----- 
End-of-path arrival time (ps)           17369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell65  16119  17369  979121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell65         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 979121p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17369
-------------------------------------   ----- 
End-of-path arrival time (ps)           17369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell90  16119  17369  979121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell90         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 979478p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17012
-------------------------------------   ----- 
End-of-path arrival time (ps)           17012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959438  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell85  15762  17012  979478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell85         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 979478p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17012
-------------------------------------   ----- 
End-of-path arrival time (ps)           17012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959438  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell97  15762  17012  979478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell97         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 980029p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16461
-------------------------------------   ----- 
End-of-path arrival time (ps)           16461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell30   1250   1250  959438  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell44  15211  16461  980029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell44         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 980029p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16461
-------------------------------------   ----- 
End-of-path arrival time (ps)           16461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959438  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell70  15211  16461  980029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell70         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 980029p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16461
-------------------------------------   ----- 
End-of-path arrival time (ps)           16461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959438  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell98  15211  16461  980029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell98         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 980192p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16298
-------------------------------------   ----- 
End-of-path arrival time (ps)           16298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell85  15048  16298  980192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell85         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 980192p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16298
-------------------------------------   ----- 
End-of-path arrival time (ps)           16298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell97  15048  16298  980192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell97         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 980198p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16292
-------------------------------------   ----- 
End-of-path arrival time (ps)           16292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell44  15042  16292  980198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell44         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 980198p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16292
-------------------------------------   ----- 
End-of-path arrival time (ps)           16292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell70  15042  16292  980198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell70         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 980198p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16292
-------------------------------------   ----- 
End-of-path arrival time (ps)           16292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell98  15042  16292  980198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell98         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 980594p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15896
-------------------------------------   ----- 
End-of-path arrival time (ps)           15896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  961556  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell46  14646  15896  980594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell46         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 980594p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15896
-------------------------------------   ----- 
End-of-path arrival time (ps)           15896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  961556  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell89  14646  15896  980594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell89         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 980761p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15729
-------------------------------------   ----- 
End-of-path arrival time (ps)           15729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell32   1250   1250  958730  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell41  14479  15729  980761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell41         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 980761p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15729
-------------------------------------   ----- 
End-of-path arrival time (ps)           15729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  958730  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell51  14479  15729  980761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell51         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 980761p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15729
-------------------------------------   ----- 
End-of-path arrival time (ps)           15729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  958730  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell95  14479  15729  980761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell95         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 980978p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15512
-------------------------------------   ----- 
End-of-path arrival time (ps)           15512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell41  14262  15512  980978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell41         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 980978p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15512
-------------------------------------   ----- 
End-of-path arrival time (ps)           15512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell51  14262  15512  980978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell51         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 980978p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15512
-------------------------------------   ----- 
End-of-path arrival time (ps)           15512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell95  14262  15512  980978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell95         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 980995p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15495
-------------------------------------   ----- 
End-of-path arrival time (ps)           15495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell36  14245  15495  980995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell36         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 980995p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15495
-------------------------------------   ----- 
End-of-path arrival time (ps)           15495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell45  14245  15495  980995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell45         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 980995p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15495
-------------------------------------   ----- 
End-of-path arrival time (ps)           15495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell62  14245  15495  980995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell62         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 980995p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15495
-------------------------------------   ----- 
End-of-path arrival time (ps)           15495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell74  14245  15495  980995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell74         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 981508p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14982
-------------------------------------   ----- 
End-of-path arrival time (ps)           14982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  958730  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell55  13732  14982  981508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell55         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 981519p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14971
-------------------------------------   ----- 
End-of-path arrival time (ps)           14971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  958730  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell54  13721  14971  981519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell54         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 981519p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14971
-------------------------------------   ----- 
End-of-path arrival time (ps)           14971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  958730  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell65  13721  14971  981519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell65         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 981519p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14971
-------------------------------------   ----- 
End-of-path arrival time (ps)           14971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  958730  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell90  13721  14971  981519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell90         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 981543p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14947
-------------------------------------   ----- 
End-of-path arrival time (ps)           14947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959438  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell55  13697  14947  981543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell55         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 981553p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14937
-------------------------------------   ----- 
End-of-path arrival time (ps)           14937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959438  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell54  13687  14937  981553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell54         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 981553p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14937
-------------------------------------   ----- 
End-of-path arrival time (ps)           14937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959438  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell65  13687  14937  981553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell65         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 981553p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14937
-------------------------------------   ----- 
End-of-path arrival time (ps)           14937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959438  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell90  13687  14937  981553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell90         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 981601p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14889
-------------------------------------   ----- 
End-of-path arrival time (ps)           14889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  958719  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell85  13639  14889  981601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell85         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 981601p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14889
-------------------------------------   ----- 
End-of-path arrival time (ps)           14889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  958719  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell97  13639  14889  981601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell97         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 981672p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14818
-------------------------------------   ----- 
End-of-path arrival time (ps)           14818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell32   1250   1250  958730  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell44  13568  14818  981672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell44         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 981672p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14818
-------------------------------------   ----- 
End-of-path arrival time (ps)           14818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  958730  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell70  13568  14818  981672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell70         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 981672p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14818
-------------------------------------   ----- 
End-of-path arrival time (ps)           14818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  958730  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell98  13568  14818  981672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell98         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 981707p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14783
-------------------------------------   ----- 
End-of-path arrival time (ps)           14783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell61  13533  14783  981707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell61         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 982160p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14330
-------------------------------------   ----- 
End-of-path arrival time (ps)           14330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell33   1250   1250  958719  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell44  13080  14330  982160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell44         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 982160p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14330
-------------------------------------   ----- 
End-of-path arrival time (ps)           14330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  958719  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell70  13080  14330  982160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell70         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 982160p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14330
-------------------------------------   ----- 
End-of-path arrival time (ps)           14330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  958719  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell98  13080  14330  982160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell98         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 982249p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14241
-------------------------------------   ----- 
End-of-path arrival time (ps)           14241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  958012  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell55  12991  14241  982249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell55         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 982256p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14234
-------------------------------------   ----- 
End-of-path arrival time (ps)           14234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  958012  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell54  12984  14234  982256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell54         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 982256p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14234
-------------------------------------   ----- 
End-of-path arrival time (ps)           14234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  958012  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell65  12984  14234  982256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell65         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 982256p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14234
-------------------------------------   ----- 
End-of-path arrival time (ps)           14234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  958012  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell90  12984  14234  982256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell90         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 982587p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13903
-------------------------------------   ----- 
End-of-path arrival time (ps)           13903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell37  12653  13903  982587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell37         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 982587p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13903
-------------------------------------   ----- 
End-of-path arrival time (ps)           13903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell88  12653  13903  982587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell88         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 982587p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13903
-------------------------------------   ----- 
End-of-path arrival time (ps)           13903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell92  12653  13903  982587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell92         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 982621p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13869
-------------------------------------   ----- 
End-of-path arrival time (ps)           13869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  958730  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell85  12619  13869  982621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell85         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 982621p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13869
-------------------------------------   ----- 
End-of-path arrival time (ps)           13869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  958730  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell97  12619  13869  982621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell97         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 983022p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13468
-------------------------------------   ----- 
End-of-path arrival time (ps)           13468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell33   1250   1250  958719  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell41  12218  13468  983022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell41         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 983022p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13468
-------------------------------------   ----- 
End-of-path arrival time (ps)           13468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  958719  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell51  12218  13468  983022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell51         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 983022p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13468
-------------------------------------   ----- 
End-of-path arrival time (ps)           13468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  958719  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell95  12218  13468  983022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell95         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 983028p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13462
-------------------------------------   ----- 
End-of-path arrival time (ps)           13462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell33   1250   1250  958719  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell37  12212  13462  983028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell37         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 983028p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13462
-------------------------------------   ----- 
End-of-path arrival time (ps)           13462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  958719  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell88  12212  13462  983028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell88         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 983028p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13462
-------------------------------------   ----- 
End-of-path arrival time (ps)           13462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  958719  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell92  12212  13462  983028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell92         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 983573p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12917
-------------------------------------   ----- 
End-of-path arrival time (ps)           12917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  961556  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell68  11667  12917  983573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell68         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 983573p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12917
-------------------------------------   ----- 
End-of-path arrival time (ps)           12917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  961556  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell87  11667  12917  983573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell87         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 983585p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12905
-------------------------------------   ----- 
End-of-path arrival time (ps)           12905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell33   1250   1250  958719  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell36  11655  12905  983585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell36         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 983585p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12905
-------------------------------------   ----- 
End-of-path arrival time (ps)           12905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell33   1250   1250  958719  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell45  11655  12905  983585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell45         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 983585p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12905
-------------------------------------   ----- 
End-of-path arrival time (ps)           12905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  958719  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell62  11655  12905  983585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell62         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 983585p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12905
-------------------------------------   ----- 
End-of-path arrival time (ps)           12905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  958719  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell74  11655  12905  983585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell74         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 983597p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12893
-------------------------------------   ----- 
End-of-path arrival time (ps)           12893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  958719  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell61  11643  12893  983597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell61         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 984109p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12381
-------------------------------------   ----- 
End-of-path arrival time (ps)           12381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  958012  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell85  11131  12381  984109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell85         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 984109p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12381
-------------------------------------   ----- 
End-of-path arrival time (ps)           12381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  958012  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell97  11131  12381  984109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell97         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 984112p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12378
-------------------------------------   ----- 
End-of-path arrival time (ps)           12378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell35   1250   1250  958012  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell44  11128  12378  984112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell44         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 984112p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12378
-------------------------------------   ----- 
End-of-path arrival time (ps)           12378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  958012  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell70  11128  12378  984112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell70         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 984112p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12378
-------------------------------------   ----- 
End-of-path arrival time (ps)           12378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  958012  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell98  11128  12378  984112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell98         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 984129p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12361
-------------------------------------   ----- 
End-of-path arrival time (ps)           12361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell34   1250   1250  961556  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell39  11111  12361  984129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell39         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 984129p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12361
-------------------------------------   ----- 
End-of-path arrival time (ps)           12361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  961556  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell49  11111  12361  984129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell49         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 984129p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12361
-------------------------------------   ----- 
End-of-path arrival time (ps)           12361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  961556  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell78  11111  12361  984129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell78         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 984129p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12361
-------------------------------------   ----- 
End-of-path arrival time (ps)           12361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  961556  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell83  11111  12361  984129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell83         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 984359p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12131
-------------------------------------   ----- 
End-of-path arrival time (ps)           12131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell50  10881  12131  984359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell50         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 984359p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12131
-------------------------------------   ----- 
End-of-path arrival time (ps)           12131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell64  10881  12131  984359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell64         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 984369p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12121
-------------------------------------   ----- 
End-of-path arrival time (ps)           12121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell66  10871  12121  984369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell66         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 984369p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12121
-------------------------------------   ----- 
End-of-path arrival time (ps)           12121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell80  10871  12121  984369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell80         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 984369p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12121
-------------------------------------   ----- 
End-of-path arrival time (ps)           12121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell86  10871  12121  984369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell86         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 984550p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11940
-------------------------------------   ----- 
End-of-path arrival time (ps)           11940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  961556  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell58  10690  11940  984550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell58         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 984550p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11940
-------------------------------------   ----- 
End-of-path arrival time (ps)           11940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  961556  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell79  10690  11940  984550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell79         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 984792p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11698
-------------------------------------   ----- 
End-of-path arrival time (ps)           11698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959438  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell46  10448  11698  984792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell46         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 984792p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11698
-------------------------------------   ----- 
End-of-path arrival time (ps)           11698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959438  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell89  10448  11698  984792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell89         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 984910p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11580
-------------------------------------   ----- 
End-of-path arrival time (ps)           11580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  958730  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell61  10330  11580  984910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell61         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 984913p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11577
-------------------------------------   ----- 
End-of-path arrival time (ps)           11577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell32   1250   1250  958730  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell36  10327  11577  984913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell36         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 984913p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11577
-------------------------------------   ----- 
End-of-path arrival time (ps)           11577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell32   1250   1250  958730  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell45  10327  11577  984913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell45         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 984913p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11577
-------------------------------------   ----- 
End-of-path arrival time (ps)           11577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  958730  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell62  10327  11577  984913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell62         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 984913p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11577
-------------------------------------   ----- 
End-of-path arrival time (ps)           11577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  958730  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell74  10327  11577  984913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell74         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 984929p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11561
-------------------------------------   ----- 
End-of-path arrival time (ps)           11561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell32   1250   1250  958730  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell37  10311  11561  984929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell37         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 984929p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11561
-------------------------------------   ----- 
End-of-path arrival time (ps)           11561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  958730  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell88  10311  11561  984929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell88         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 984929p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11561
-------------------------------------   ----- 
End-of-path arrival time (ps)           11561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  958730  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell92  10311  11561  984929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell92         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 985103p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11387
-------------------------------------   ----- 
End-of-path arrival time (ps)           11387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell84  10137  11387  985103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell84         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 985103p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11387
-------------------------------------   ----- 
End-of-path arrival time (ps)           11387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell94  10137  11387  985103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell94         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 985103p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11387
-------------------------------------   ----- 
End-of-path arrival time (ps)           11387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell96  10137  11387  985103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell96         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 985203p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11287
-------------------------------------   ----- 
End-of-path arrival time (ps)           11287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  958012  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell61  10037  11287  985203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell61         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 985495p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10995
-------------------------------------   ----- 
End-of-path arrival time (ps)           10995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959438  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell58   9745  10995  985495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell58         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 985495p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10995
-------------------------------------   ----- 
End-of-path arrival time (ps)           10995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959438  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell79   9745  10995  985495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell79         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 985643p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10847
-------------------------------------   ----- 
End-of-path arrival time (ps)           10847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell71   9597  10847  985643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell71         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 985643p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10847
-------------------------------------   ----- 
End-of-path arrival time (ps)           10847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell76   9597  10847  985643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell76         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 985643p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10847
-------------------------------------   ----- 
End-of-path arrival time (ps)           10847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell93   9597  10847  985643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell93         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 985643p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10847
-------------------------------------   ----- 
End-of-path arrival time (ps)           10847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell99   9597  10847  985643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell99         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 985709p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10781
-------------------------------------   ----- 
End-of-path arrival time (ps)           10781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell35   1250   1250  958012  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell38   9531  10781  985709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell38         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 985709p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10781
-------------------------------------   ----- 
End-of-path arrival time (ps)           10781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell35   1250   1250  958012  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell43   9531  10781  985709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell43         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 985709p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10781
-------------------------------------   ----- 
End-of-path arrival time (ps)           10781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  958012  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell67   9531  10781  985709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell67         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 985711p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10779
-------------------------------------   ----- 
End-of-path arrival time (ps)           10779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell35   1250   1250  958012  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell40   9529  10779  985711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell40         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 985711p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10779
-------------------------------------   ----- 
End-of-path arrival time (ps)           10779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  958012  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell52   9529  10779  985711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell52         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 985752p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10738
-------------------------------------   ----- 
End-of-path arrival time (ps)           10738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  958730  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell53   9488  10738  985752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell53         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 985752p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10738
-------------------------------------   ----- 
End-of-path arrival time (ps)           10738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  958730  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell60   9488  10738  985752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell60         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 985752p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10738
-------------------------------------   ----- 
End-of-path arrival time (ps)           10738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  958730  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell77   9488  10738  985752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell77         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 985763p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10727
-------------------------------------   ----- 
End-of-path arrival time (ps)           10727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell35   1250   1250  958012  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell37   9477  10727  985763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell37         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 985763p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10727
-------------------------------------   ----- 
End-of-path arrival time (ps)           10727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  958012  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell88   9477  10727  985763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell88         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 985763p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10727
-------------------------------------   ----- 
End-of-path arrival time (ps)           10727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  958012  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell92   9477  10727  985763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell92         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 985767p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10723
-------------------------------------   ----- 
End-of-path arrival time (ps)           10723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  958730  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell69   9473  10723  985767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell69         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 985767p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10723
-------------------------------------   ----- 
End-of-path arrival time (ps)           10723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  958730  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell75   9473  10723  985767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell75         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 985767p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10723
-------------------------------------   ----- 
End-of-path arrival time (ps)           10723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  958730  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell82   9473  10723  985767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell82         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_SAR:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \ADC_SAR:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 985818p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -4060
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    995940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10122
-------------------------------------   ----- 
End-of-path arrival time (ps)           10122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:CtrlReg\/clock                           controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR:bSAR_SEQ:CtrlReg\/control_1      controlcell1   1210   1210  985818  RISE       1
\ADC_SAR:bSAR_SEQ:cnt_enable\/main_1      macrocell11    2636   3846  985818  RISE       1
\ADC_SAR:bSAR_SEQ:cnt_enable\/q           macrocell11    3350   7196  985818  RISE       1
\ADC_SAR:bSAR_SEQ:ChannelCounter\/enable  count7cell     2925  10122  985818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 986048p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10442
-------------------------------------   ----- 
End-of-path arrival time (ps)           10442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959438  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell68   9192  10442  986048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell68         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 986048p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10442
-------------------------------------   ----- 
End-of-path arrival time (ps)           10442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959438  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell87   9192  10442  986048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell87         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 986159p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10331
-------------------------------------   ----- 
End-of-path arrival time (ps)           10331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell35   1250   1250  958012  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell36   9081  10331  986159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell36         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 986159p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10331
-------------------------------------   ----- 
End-of-path arrival time (ps)           10331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell35   1250   1250  958012  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell45   9081  10331  986159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell45         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 986159p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10331
-------------------------------------   ----- 
End-of-path arrival time (ps)           10331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  958012  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell62   9081  10331  986159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell62         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 986159p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10331
-------------------------------------   ----- 
End-of-path arrival time (ps)           10331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  958012  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell74   9081  10331  986159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell74         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 986168p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10322
-------------------------------------   ----- 
End-of-path arrival time (ps)           10322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell35   1250   1250  958012  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell41   9072  10322  986168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell41         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 986168p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10322
-------------------------------------   ----- 
End-of-path arrival time (ps)           10322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  958012  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell51   9072  10322  986168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell51         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 986168p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10322
-------------------------------------   ----- 
End-of-path arrival time (ps)           10322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  958012  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell95   9072  10322  986168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell95         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 986407p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10083
-------------------------------------   ----- 
End-of-path arrival time (ps)           10083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  958012  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell81   8833  10083  986407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell81         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 986509p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9981
-------------------------------------   ---- 
End-of-path arrival time (ps)           9981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell30   1250   1250  959438  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell39   8731   9981  986509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell39         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 986509p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9981
-------------------------------------   ---- 
End-of-path arrival time (ps)           9981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959438  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell49   8731   9981  986509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell49         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 986509p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9981
-------------------------------------   ---- 
End-of-path arrival time (ps)           9981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959438  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell78   8731   9981  986509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell78         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 986509p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9981
-------------------------------------   ---- 
End-of-path arrival time (ps)           9981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959438  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell83   8731   9981  986509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell83         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 986579p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9911
-------------------------------------   ---- 
End-of-path arrival time (ps)           9911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  961556  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell53   8661   9911  986579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell53         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 986579p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9911
-------------------------------------   ---- 
End-of-path arrival time (ps)           9911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  961556  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell60   8661   9911  986579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell60         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 986579p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9911
-------------------------------------   ---- 
End-of-path arrival time (ps)           9911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  961556  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell77   8661   9911  986579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell77         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 986852p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9638
-------------------------------------   ---- 
End-of-path arrival time (ps)           9638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  958730  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell84   8388   9638  986852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell84         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 986852p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9638
-------------------------------------   ---- 
End-of-path arrival time (ps)           9638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  958730  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell94   8388   9638  986852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell94         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 986852p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9638
-------------------------------------   ---- 
End-of-path arrival time (ps)           9638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  958730  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell96   8388   9638  986852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell96         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 986855p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9635
-------------------------------------   ---- 
End-of-path arrival time (ps)           9635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  958730  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell71   8385   9635  986855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell71         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 986855p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9635
-------------------------------------   ---- 
End-of-path arrival time (ps)           9635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  958730  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell76   8385   9635  986855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell76         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 986855p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9635
-------------------------------------   ---- 
End-of-path arrival time (ps)           9635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  958730  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell93   8385   9635  986855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell93         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 986855p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9635
-------------------------------------   ---- 
End-of-path arrival time (ps)           9635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  958730  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell99   8385   9635  986855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell99         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 986865p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9625
-------------------------------------   ---- 
End-of-path arrival time (ps)           9625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  958730  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell50   8375   9625  986865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell50         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 986865p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9625
-------------------------------------   ---- 
End-of-path arrival time (ps)           9625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  958730  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell64   8375   9625  986865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell64         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 986875p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9615
-------------------------------------   ---- 
End-of-path arrival time (ps)           9615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  958730  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell66   8365   9615  986875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell66         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 986875p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9615
-------------------------------------   ---- 
End-of-path arrival time (ps)           9615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  958730  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell80   8365   9615  986875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell80         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 986875p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9615
-------------------------------------   ---- 
End-of-path arrival time (ps)           9615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  958730  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell86   8365   9615  986875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell86         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 986965p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9525
-------------------------------------   ---- 
End-of-path arrival time (ps)           9525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  958012  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell57   8275   9525  986965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell57         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 987199p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9291
-------------------------------------   ---- 
End-of-path arrival time (ps)           9291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell42   8041   9291  987199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell42         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 987199p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9291
-------------------------------------   ---- 
End-of-path arrival time (ps)           9291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell63   8041   9291  987199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell63         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 987199p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9291
-------------------------------------   ---- 
End-of-path arrival time (ps)           9291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell91   8041   9291  987199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell91         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 987205p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9285
-------------------------------------   ---- 
End-of-path arrival time (ps)           9285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell56   8035   9285  987205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell56         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 987205p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9285
-------------------------------------   ---- 
End-of-path arrival time (ps)           9285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell59   8035   9285  987205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell59         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 987460p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9030
-------------------------------------   ---- 
End-of-path arrival time (ps)           9030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  958012  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell47   7780   9030  987460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell47         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 987460p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9030
-------------------------------------   ---- 
End-of-path arrival time (ps)           9030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  958012  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell48   7780   9030  987460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell48         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 987460p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9030
-------------------------------------   ---- 
End-of-path arrival time (ps)           9030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  958012  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell72   7780   9030  987460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell72         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 987460p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9030
-------------------------------------   ---- 
End-of-path arrival time (ps)           9030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  958012  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell73   7780   9030  987460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell73         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 987463p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9027
-------------------------------------   ---- 
End-of-path arrival time (ps)           9027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell35   1250   1250  958012  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell42   7777   9027  987463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell42         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 987463p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9027
-------------------------------------   ---- 
End-of-path arrival time (ps)           9027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  958012  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell63   7777   9027  987463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell63         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 987463p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9027
-------------------------------------   ---- 
End-of-path arrival time (ps)           9027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  958012  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell91   7777   9027  987463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell91         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 987501p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8989
-------------------------------------   ---- 
End-of-path arrival time (ps)           8989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959438  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell57   7739   8989  987501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell57         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 987504p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8986
-------------------------------------   ---- 
End-of-path arrival time (ps)           8986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959438  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell81   7736   8986  987504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell81         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 987529p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8961
-------------------------------------   ---- 
End-of-path arrival time (ps)           8961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell30   1250   1250  959438  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell40   7711   8961  987529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell40         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 987529p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8961
-------------------------------------   ---- 
End-of-path arrival time (ps)           8961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959438  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell52   7711   8961  987529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell52         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 987532p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8958
-------------------------------------   ---- 
End-of-path arrival time (ps)           8958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell30   1250   1250  959438  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell38   7708   8958  987532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell38         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 987532p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8958
-------------------------------------   ---- 
End-of-path arrival time (ps)           8958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell30   1250   1250  959438  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell43   7708   8958  987532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell43         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 987532p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8958
-------------------------------------   ---- 
End-of-path arrival time (ps)           8958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959438  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell67   7708   8958  987532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell67         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 987737p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8753
-------------------------------------   ---- 
End-of-path arrival time (ps)           8753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  961556  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell69   7503   8753  987737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell69         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 987737p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8753
-------------------------------------   ---- 
End-of-path arrival time (ps)           8753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  961556  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell75   7503   8753  987737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell75         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 987737p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8753
-------------------------------------   ---- 
End-of-path arrival time (ps)           8753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  961556  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell82   7503   8753  987737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell82         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 988170p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8320
-------------------------------------   ---- 
End-of-path arrival time (ps)           8320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  958719  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell71   7070   8320  988170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell71         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 988170p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8320
-------------------------------------   ---- 
End-of-path arrival time (ps)           8320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  958719  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell76   7070   8320  988170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell76         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 988170p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8320
-------------------------------------   ---- 
End-of-path arrival time (ps)           8320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  958719  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell93   7070   8320  988170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell93         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 988170p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8320
-------------------------------------   ---- 
End-of-path arrival time (ps)           8320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  958719  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell99   7070   8320  988170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell99         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 988183p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8307
-------------------------------------   ---- 
End-of-path arrival time (ps)           8307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  958719  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell66   7057   8307  988183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell66         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 988183p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8307
-------------------------------------   ---- 
End-of-path arrival time (ps)           8307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  958719  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell80   7057   8307  988183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell80         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 988183p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8307
-------------------------------------   ---- 
End-of-path arrival time (ps)           8307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  958719  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell86   7057   8307  988183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell86         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 988306p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8184
-------------------------------------   ---- 
End-of-path arrival time (ps)           8184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell32   1250   1250  958730  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell42   6934   8184  988306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell42         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 988306p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8184
-------------------------------------   ---- 
End-of-path arrival time (ps)           8184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  958730  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell63   6934   8184  988306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell63         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 988306p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8184
-------------------------------------   ---- 
End-of-path arrival time (ps)           8184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  958730  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell91   6934   8184  988306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell91         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 988316p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8174
-------------------------------------   ---- 
End-of-path arrival time (ps)           8174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell33   1250   1250  958719  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell42   6924   8174  988316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell42         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 988316p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8174
-------------------------------------   ---- 
End-of-path arrival time (ps)           8174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  958719  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell63   6924   8174  988316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell63         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 988316p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8174
-------------------------------------   ---- 
End-of-path arrival time (ps)           8174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  958719  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell91   6924   8174  988316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell91         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 988536p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7954
-------------------------------------   ---- 
End-of-path arrival time (ps)           7954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959438  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell53   6704   7954  988536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell53         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 988536p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7954
-------------------------------------   ---- 
End-of-path arrival time (ps)           7954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959438  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell60   6704   7954  988536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell60         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 988536p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7954
-------------------------------------   ---- 
End-of-path arrival time (ps)           7954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959438  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell77   6704   7954  988536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell77         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 988727p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7763
-------------------------------------   ---- 
End-of-path arrival time (ps)           7763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell47   6513   7763  988727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell47         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 988727p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7763
-------------------------------------   ---- 
End-of-path arrival time (ps)           7763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell48   6513   7763  988727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell48         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 988727p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7763
-------------------------------------   ---- 
End-of-path arrival time (ps)           7763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell72   6513   7763  988727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell72         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 988727p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7763
-------------------------------------   ---- 
End-of-path arrival time (ps)           7763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell73   6513   7763  988727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell73         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 988739p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7751
-------------------------------------   ---- 
End-of-path arrival time (ps)           7751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  958012  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell56   6501   7751  988739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell56         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 988739p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7751
-------------------------------------   ---- 
End-of-path arrival time (ps)           7751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  958012  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell59   6501   7751  988739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell59         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 988893p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7597
-------------------------------------   ---- 
End-of-path arrival time (ps)           7597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959438  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell47   6347   7597  988893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell47         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 988893p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7597
-------------------------------------   ---- 
End-of-path arrival time (ps)           7597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959438  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell48   6347   7597  988893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell48         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 988893p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7597
-------------------------------------   ---- 
End-of-path arrival time (ps)           7597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959438  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell72   6347   7597  988893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell72         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 988893p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7597
-------------------------------------   ---- 
End-of-path arrival time (ps)           7597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959438  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell73   6347   7597  988893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell73         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 988905p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7585
-------------------------------------   ---- 
End-of-path arrival time (ps)           7585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959438  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell56   6335   7585  988905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell56         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 988905p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7585
-------------------------------------   ---- 
End-of-path arrival time (ps)           7585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959438  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell59   6335   7585  988905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell59         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 989270p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7220
-------------------------------------   ---- 
End-of-path arrival time (ps)           7220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  958719  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell47   5970   7220  989270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell47         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 989270p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7220
-------------------------------------   ---- 
End-of-path arrival time (ps)           7220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  958719  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell48   5970   7220  989270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell48         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 989270p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7220
-------------------------------------   ---- 
End-of-path arrival time (ps)           7220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  958719  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell72   5970   7220  989270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell72         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 989270p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7220
-------------------------------------   ---- 
End-of-path arrival time (ps)           7220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  958719  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell73   5970   7220  989270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell73         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 989275p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7215
-------------------------------------   ---- 
End-of-path arrival time (ps)           7215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  958730  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell47   5965   7215  989275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell47         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 989275p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7215
-------------------------------------   ---- 
End-of-path arrival time (ps)           7215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  958730  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell48   5965   7215  989275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell48         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 989275p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7215
-------------------------------------   ---- 
End-of-path arrival time (ps)           7215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  958730  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell72   5965   7215  989275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell72         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 989275p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7215
-------------------------------------   ---- 
End-of-path arrival time (ps)           7215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  958730  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell73   5965   7215  989275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell73         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 989283p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7207
-------------------------------------   ---- 
End-of-path arrival time (ps)           7207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  958719  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell56   5957   7207  989283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell56         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 989283p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7207
-------------------------------------   ---- 
End-of-path arrival time (ps)           7207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  958719  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell59   5957   7207  989283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell59         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 989287p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7203
-------------------------------------   ---- 
End-of-path arrival time (ps)           7203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  958730  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell56   5953   7203  989287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell56         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 989287p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7203
-------------------------------------   ---- 
End-of-path arrival time (ps)           7203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  958730  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell59   5953   7203  989287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell59         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 989350p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7140
-------------------------------------   ---- 
End-of-path arrival time (ps)           7140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell34   1250   1250  961556  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell38   5890   7140  989350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell38         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 989350p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7140
-------------------------------------   ---- 
End-of-path arrival time (ps)           7140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell34   1250   1250  961556  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell43   5890   7140  989350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell43         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 989350p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7140
-------------------------------------   ---- 
End-of-path arrival time (ps)           7140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  961556  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell67   5890   7140  989350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell67         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 989487p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7003
-------------------------------------   ---- 
End-of-path arrival time (ps)           7003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  958012  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell53   5753   7003  989487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell53         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 989487p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7003
-------------------------------------   ---- 
End-of-path arrival time (ps)           7003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  958012  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell60   5753   7003  989487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell60         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 989487p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7003
-------------------------------------   ---- 
End-of-path arrival time (ps)           7003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  958012  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell77   5753   7003  989487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell77         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 989506p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6984
-------------------------------------   ---- 
End-of-path arrival time (ps)           6984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  958012  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell69   5734   6984  989506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell69         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 989506p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6984
-------------------------------------   ---- 
End-of-path arrival time (ps)           6984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  958012  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell75   5734   6984  989506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell75         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 989506p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6984
-------------------------------------   ---- 
End-of-path arrival time (ps)           6984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  958012  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell82   5734   6984  989506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell82         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 989672p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6818
-------------------------------------   ---- 
End-of-path arrival time (ps)           6818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959438  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell69   5568   6818  989672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell69         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 989672p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6818
-------------------------------------   ---- 
End-of-path arrival time (ps)           6818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959438  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell75   5568   6818  989672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell75         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 989672p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6818
-------------------------------------   ---- 
End-of-path arrival time (ps)           6818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959438  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell82   5568   6818  989672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell82         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 989725p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6765
-------------------------------------   ---- 
End-of-path arrival time (ps)           6765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  961775  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell33   4825   6765  989725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 989839p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6651
-------------------------------------   ---- 
End-of-path arrival time (ps)           6651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  961171  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell31   4711   6651  989839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 989907p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6583
-------------------------------------   ---- 
End-of-path arrival time (ps)           6583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  961556  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell81   5333   6583  989907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell81         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_SAR:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \ADC_SAR:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 990033p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -5360
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    994640

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4607
-------------------------------------   ---- 
End-of-path arrival time (ps)           4607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:CtrlReg\/clock                           controlcell1        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR:bSAR_SEQ:CtrlReg\/control_1    controlcell1   1210   1210  985818  RISE       1
\ADC_SAR:bSAR_SEQ:ChannelCounter\/load  count7cell     3397   4607  990033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 990185p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6305
-------------------------------------   ---- 
End-of-path arrival time (ps)           6305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell30   1250   1250  959438  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell42   5055   6305  990185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell42         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 990185p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6305
-------------------------------------   ---- 
End-of-path arrival time (ps)           6305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959438  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell63   5055   6305  990185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell63         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 990185p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6305
-------------------------------------   ---- 
End-of-path arrival time (ps)           6305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959438  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell91   5055   6305  990185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell91         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 990193p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6297
-------------------------------------   ---- 
End-of-path arrival time (ps)           6297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  961556  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell84   5047   6297  990193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell84         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 990193p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6297
-------------------------------------   ---- 
End-of-path arrival time (ps)           6297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  961556  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell94   5047   6297  990193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell94         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 990193p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6297
-------------------------------------   ---- 
End-of-path arrival time (ps)           6297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  961556  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell96   5047   6297  990193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell96         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 990197p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6293
-------------------------------------   ---- 
End-of-path arrival time (ps)           6293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  961556  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell71   5043   6293  990197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell71         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 990197p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6293
-------------------------------------   ---- 
End-of-path arrival time (ps)           6293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  961556  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell76   5043   6293  990197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell76         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 990197p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6293
-------------------------------------   ---- 
End-of-path arrival time (ps)           6293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  961556  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell93   5043   6293  990197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell93         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 990197p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6293
-------------------------------------   ---- 
End-of-path arrival time (ps)           6293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  961556  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell99   5043   6293  990197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell99         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 990220p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6270
-------------------------------------   ---- 
End-of-path arrival time (ps)           6270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  961556  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell50   5020   6270  990220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell50         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 990220p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6270
-------------------------------------   ---- 
End-of-path arrival time (ps)           6270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  961556  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell64   5020   6270  990220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell64         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 990224p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6266
-------------------------------------   ---- 
End-of-path arrival time (ps)           6266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  961556  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell66   5016   6266  990224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell66         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 990224p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6266
-------------------------------------   ---- 
End-of-path arrival time (ps)           6266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  961556  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell80   5016   6266  990224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell80         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 990224p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6266
-------------------------------------   ---- 
End-of-path arrival time (ps)           6266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  961556  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell86   5016   6266  990224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell86         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 990384p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6106
-------------------------------------   ---- 
End-of-path arrival time (ps)           6106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell34   1250   1250  961556  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell40   4856   6106  990384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell40         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 990384p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6106
-------------------------------------   ---- 
End-of-path arrival time (ps)           6106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  961556  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell52   4856   6106  990384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell52         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 990567p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5923
-------------------------------------   ---- 
End-of-path arrival time (ps)           5923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  958012  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell66   4673   5923  990567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell66         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 990567p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5923
-------------------------------------   ---- 
End-of-path arrival time (ps)           5923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  958012  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell80   4673   5923  990567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell80         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 990567p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5923
-------------------------------------   ---- 
End-of-path arrival time (ps)           5923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  958012  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell86   4673   5923  990567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell86         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 990785p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5705
-------------------------------------   ---- 
End-of-path arrival time (ps)           5705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  961556  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell57   4455   5705  990785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell57         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 991011p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5479
-------------------------------------   ---- 
End-of-path arrival time (ps)           5479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  958012  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell84   4229   5479  991011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell84         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 991011p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5479
-------------------------------------   ---- 
End-of-path arrival time (ps)           5479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  958012  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell94   4229   5479  991011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell94         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 991011p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5479
-------------------------------------   ---- 
End-of-path arrival time (ps)           5479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  958012  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell96   4229   5479  991011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell96         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 991011p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5479
-------------------------------------   ---- 
End-of-path arrival time (ps)           5479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  958012  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell71   4229   5479  991011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell71         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 991011p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5479
-------------------------------------   ---- 
End-of-path arrival time (ps)           5479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  958012  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell76   4229   5479  991011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell76         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 991011p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5479
-------------------------------------   ---- 
End-of-path arrival time (ps)           5479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  958012  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell93   4229   5479  991011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell93         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 991011p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5479
-------------------------------------   ---- 
End-of-path arrival time (ps)           5479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  958012  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell99   4229   5479  991011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell99         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 991136p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5354
-------------------------------------   ---- 
End-of-path arrival time (ps)           5354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  961766  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell35   3414   5354  991136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 991136p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5354
-------------------------------------   ---- 
End-of-path arrival time (ps)           5354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1940   1940  961747  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell30   3414   5354  991136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 991186p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5304
-------------------------------------   ---- 
End-of-path arrival time (ps)           5304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  962085  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell32   3364   5304  991186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 991195p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5295
-------------------------------------   ---- 
End-of-path arrival time (ps)           5295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  958012  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell50   4045   5295  991195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell50         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 991195p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5295
-------------------------------------   ---- 
End-of-path arrival time (ps)           5295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell35   1250   1250  958012  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell64   4045   5295  991195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell64         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 991645p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4845
-------------------------------------   ---- 
End-of-path arrival time (ps)           4845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  961556  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell56   3595   4845  991645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell56         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 991645p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4845
-------------------------------------   ---- 
End-of-path arrival time (ps)           4845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  961556  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell59   3595   4845  991645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell59         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 991645p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4845
-------------------------------------   ---- 
End-of-path arrival time (ps)           4845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell34   1250   1250  961556  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell42   3595   4845  991645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell42         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 991645p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4845
-------------------------------------   ---- 
End-of-path arrival time (ps)           4845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  961556  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell63   3595   4845  991645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell63         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 991645p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4845
-------------------------------------   ---- 
End-of-path arrival time (ps)           4845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  961556  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell91   3595   4845  991645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell91         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 991660p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4830
-------------------------------------   ---- 
End-of-path arrival time (ps)           4830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell81   3580   4830  991660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell81         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 991667p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4823
-------------------------------------   ---- 
End-of-path arrival time (ps)           4823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell40   3573   4823  991667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell40         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 991667p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4823
-------------------------------------   ---- 
End-of-path arrival time (ps)           4823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell52   3573   4823  991667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell52         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 991703p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4787
-------------------------------------   ---- 
End-of-path arrival time (ps)           4787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  961556  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell47   3537   4787  991703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell47         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 991703p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4787
-------------------------------------   ---- 
End-of-path arrival time (ps)           4787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  961556  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell48   3537   4787  991703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell48         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 991703p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4787
-------------------------------------   ---- 
End-of-path arrival time (ps)           4787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  961556  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell72   3537   4787  991703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell72         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 991703p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4787
-------------------------------------   ---- 
End-of-path arrival time (ps)           4787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell34   1250   1250  961556  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell73   3537   4787  991703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell73         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 991755p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  961599  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell34   2795   4735  991755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell34         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 991781p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4709
-------------------------------------   ---- 
End-of-path arrival time (ps)           4709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell57   3459   4709  991781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell57         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 991816p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4674
-------------------------------------   ---- 
End-of-path arrival time (ps)           4674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell38   3424   4674  991816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell38         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 991816p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4674
-------------------------------------   ---- 
End-of-path arrival time (ps)           4674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell43   3424   4674  991816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell43         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 991816p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4674
-------------------------------------   ---- 
End-of-path arrival time (ps)           4674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell31   1250   1250  957742  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell67   3424   4674  991816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell67         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 991866p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4624
-------------------------------------   ---- 
End-of-path arrival time (ps)           4624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell33   1250   1250  958719  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell40   3374   4624  991866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell40         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 991866p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4624
-------------------------------------   ---- 
End-of-path arrival time (ps)           4624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  958719  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell52   3374   4624  991866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell52         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 991866p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4624
-------------------------------------   ---- 
End-of-path arrival time (ps)           4624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  958719  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell57   3374   4624  991866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell57         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 991866p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4624
-------------------------------------   ---- 
End-of-path arrival time (ps)           4624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  958719  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell81   3374   4624  991866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell81         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 991868p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4622
-------------------------------------   ---- 
End-of-path arrival time (ps)           4622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  958730  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell57   3372   4622  991868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell57         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 991869p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4621
-------------------------------------   ---- 
End-of-path arrival time (ps)           4621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  958730  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell81   3371   4621  991869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell81         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 991872p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4618
-------------------------------------   ---- 
End-of-path arrival time (ps)           4618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell32   1250   1250  958730  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell40   3368   4618  991872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell40         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 991872p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4618
-------------------------------------   ---- 
End-of-path arrival time (ps)           4618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  958730  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell52   3368   4618  991872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell52         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 991883p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4607
-------------------------------------   ---- 
End-of-path arrival time (ps)           4607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959438  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell71   3357   4607  991883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell71         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 991883p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4607
-------------------------------------   ---- 
End-of-path arrival time (ps)           4607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959438  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell76   3357   4607  991883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell76         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 991883p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4607
-------------------------------------   ---- 
End-of-path arrival time (ps)           4607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959438  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell93   3357   4607  991883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell93         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 991883p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4607
-------------------------------------   ---- 
End-of-path arrival time (ps)           4607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959438  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell99   3357   4607  991883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell99         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 991887p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4603
-------------------------------------   ---- 
End-of-path arrival time (ps)           4603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959438  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell84   3353   4603  991887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell84         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 991887p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4603
-------------------------------------   ---- 
End-of-path arrival time (ps)           4603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959438  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell94   3353   4603  991887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell94         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 991887p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4603
-------------------------------------   ---- 
End-of-path arrival time (ps)           4603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959438  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell96   3353   4603  991887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell96         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 991888p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4602
-------------------------------------   ---- 
End-of-path arrival time (ps)           4602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959438  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell50   3352   4602  991888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell50         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 991888p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4602
-------------------------------------   ---- 
End-of-path arrival time (ps)           4602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959438  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell64   3352   4602  991888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell64         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 992131p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4359
-------------------------------------   ---- 
End-of-path arrival time (ps)           4359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959438  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell66   3109   4359  992131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell66         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 992131p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4359
-------------------------------------   ---- 
End-of-path arrival time (ps)           4359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959438  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell80   3109   4359  992131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell80         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 992131p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4359
-------------------------------------   ---- 
End-of-path arrival time (ps)           4359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell30   1250   1250  959438  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell86   3109   4359  992131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell86         0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 992159p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4331
-------------------------------------   ---- 
End-of-path arrival time (ps)           4331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell32   1250   1250  958730  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell38   3081   4331  992159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell38         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 992159p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4331
-------------------------------------   ---- 
End-of-path arrival time (ps)           4331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell32   1250   1250  958730  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell43   3081   4331  992159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell43         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 992159p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4331
-------------------------------------   ---- 
End-of-path arrival time (ps)           4331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell32   1250   1250  958730  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell67   3081   4331  992159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell67         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 992162p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4328
-------------------------------------   ---- 
End-of-path arrival time (ps)           4328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell33   1250   1250  958719  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell38   3078   4328  992162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell38         0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 992162p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4328
-------------------------------------   ---- 
End-of-path arrival time (ps)           4328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell33   1250   1250  958719  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell43   3078   4328  992162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell43         0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 992162p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4328
-------------------------------------   ---- 
End-of-path arrival time (ps)           4328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell33   1250   1250  958719  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell67   3078   4328  992162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell67         0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:bSAR_SEQ:nrq_reg\/q
Path End       : Net_994/main_1
Capture Clock  : Net_994/clock_0
Path slack     : 992937p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:nrq_reg\/clock_0                         macrocell102        0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR:bSAR_SEQ:nrq_reg\/q  macrocell102   1250   1250  992937  RISE       1
Net_994/main_1                macrocell100   2303   3553  992937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_994/clock_0                                            macrocell100        0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_SAR:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \ADC_SAR:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 993771p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -2100
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4129
-------------------------------------   ---- 
End-of-path arrival time (ps)           4129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:CtrlReg\/clock                           controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR:bSAR_SEQ:CtrlReg\/control_0      controlcell1   1210   1210  993771  RISE       1
\ADC_SAR:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     2919   4129  993771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_SAR:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \ADC_SAR:bSAR_SEQ:EOCSts\/clock
Path slack     : 993793p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -2100
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4107
-------------------------------------   ---- 
End-of-path arrival time (ps)           4107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:CtrlReg\/clock                           controlcell1        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  993771  RISE       1
\ADC_SAR:bSAR_SEQ:EOCSts\/clk_en      statuscell1    2897   4107  993793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:EOCSts\/clock                            statuscell1         0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_994/clk_en
Capture Clock  : Net_994/clock_0
Path slack     : 993793p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -2100
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4107
-------------------------------------   ---- 
End-of-path arrival time (ps)           4107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:CtrlReg\/clock                           controlcell1        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  993771  RISE       1
Net_994/clk_en                        macrocell100   2897   4107  993793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_994/clock_0                                            macrocell100        0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_SAR:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \ADC_SAR:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 993793p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                       -2100
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4107
-------------------------------------   ---- 
End-of-path arrival time (ps)           4107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:CtrlReg\/clock                           controlcell1        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  993771  RISE       1
\ADC_SAR:bSAR_SEQ:nrq_reg\/clk_en     macrocell102   2897   4107  993793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:nrq_reg\/clock_0                         macrocell102        0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_994/q
Path End       : \ADC_SAR:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \ADC_SAR:bSAR_SEQ:EOCSts\/clock
Path slack     : 995620p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   1000000
- Setup time                                                        -500
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3880
-------------------------------------   ---- 
End-of-path arrival time (ps)           3880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_994/clock_0                                            macrocell100        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
Net_994/q                           macrocell100   1250   1250  995620  RISE       1
\ADC_SAR:bSAR_SEQ:EOCSts\/status_0  statuscell1    2630   3880  995620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:EOCSts\/clock                            statuscell1         0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13022465p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -6190
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13011
-------------------------------------   ----- 
End-of-path arrival time (ps)           13011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_2\/q                      macrocell17     1250   1250  13022465  RISE       1
\UART_1:BUART:counter_load_not\/main_3           macrocell3      6155   7405  13022465  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell3      3350  10755  13022465  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2256  13011  13022465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 13026279p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -5360
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10028
-------------------------------------   ----- 
End-of-path arrival time (ps)           10028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell20         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_0\/q            macrocell20   1250   1250  13026279  RISE       1
\UART_1:BUART:rx_counter_load\/main_1  macrocell6    3175   4425  13026279  RISE       1
\UART_1:BUART:rx_counter_load\/q       macrocell6    3350   7775  13026279  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/load   count7cell    2253  10028  13026279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_1:BUART:sTX:TxSts\/clock
Path slack     : 13027136p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                       -500
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14030
-------------------------------------   ----- 
End-of-path arrival time (ps)           14030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell15         0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q        macrocell15    1250   1250  13023326  RISE       1
\UART_1:BUART:tx_status_0\/main_0  macrocell4     7107   8357  13027136  RISE       1
\UART_1:BUART:tx_status_0\/q       macrocell4     3350  11707  13027136  RISE       1
\UART_1:BUART:sTX:TxSts\/status_0  statusicell1   2323  14030  13027136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxSts\/clock                             statusicell1        0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 13029037p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                       -500
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12130
-------------------------------------   ----- 
End-of-path arrival time (ps)           12130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  13029037  RISE       1
\UART_1:BUART:rx_status_4\/main_1                 macrocell8      2308   5888  13029037  RISE       1
\UART_1:BUART:rx_status_4\/q                      macrocell8      3350   9238  13029037  RISE       1
\UART_1:BUART:sRX:RxSts\/status_4                 statusicell2    2891  12130  13029037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell2        0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13029139p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -6010
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6518
-------------------------------------   ---- 
End-of-path arrival time (ps)           6518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell15         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q                macrocell15     1250   1250  13023326  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   5268   6518  13029139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13029148p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -6010
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6509
-------------------------------------   ---- 
End-of-path arrival time (ps)           6509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q         macrocell19     1250   1250  13026436  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   5259   6509  13029148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13029787p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -6010
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5869
-------------------------------------   ---- 
End-of-path arrival time (ps)           5869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q          macrocell24     1250   1250  13029787  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   4619   5869  13029787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_1\/main_3
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 13030203p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7954
-------------------------------------   ---- 
End-of-path arrival time (ps)           7954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell17   1250   1250  13022465  RISE       1
\UART_1:BUART:tx_state_1\/main_3  macrocell15   6704   7954  13030203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:tx_state_0\/main_3
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 13030343p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7813
-------------------------------------   ---- 
End-of-path arrival time (ps)           7813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  13027686  RISE       1
\UART_1:BUART:tx_state_0\/main_3                  macrocell16     4233   7813  13030343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 13030423p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7734
-------------------------------------   ---- 
End-of-path arrival time (ps)           7734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13030423  RISE       1
\UART_1:BUART:rx_load_fifo\/main_6       macrocell21   5794   7734  13030423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_3\/main_6
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 13030423p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7734
-------------------------------------   ---- 
End-of-path arrival time (ps)           7734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13030423  RISE       1
\UART_1:BUART:rx_state_3\/main_6         macrocell22   5794   7734  13030423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell22         0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_2\/main_6
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 13030423p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7734
-------------------------------------   ---- 
End-of-path arrival time (ps)           7734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13030423  RISE       1
\UART_1:BUART:rx_state_2\/main_6         macrocell23   5794   7734  13030423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030494p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -6010
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5162
-------------------------------------   ---- 
End-of-path arrival time (ps)           5162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13026029  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   4972   5162  13030494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_1\/main_1
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 13030696p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7461
-------------------------------------   ---- 
End-of-path arrival time (ps)           7461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell16   1250   1250  13023082  RISE       1
\UART_1:BUART:tx_state_1\/main_1  macrocell15   6211   7461  13030696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:txn\/main_2
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 13030714p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7443
-------------------------------------   ---- 
End-of-path arrival time (ps)           7443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q  macrocell16   1250   1250  13023082  RISE       1
\UART_1:BUART:txn\/main_2    macrocell14   6193   7443  13030714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell14         0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 13030714p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7443
-------------------------------------   ---- 
End-of-path arrival time (ps)           7443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q      macrocell16   1250   1250  13023082  RISE       1
\UART_1:BUART:tx_bitclk\/main_1  macrocell18   6193   7443  13030714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_2\/main_0
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 13030851p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7305
-------------------------------------   ---- 
End-of-path arrival time (ps)           7305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell15         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell15   1250   1250  13023326  RISE       1
\UART_1:BUART:tx_state_2\/main_0  macrocell17   6055   7305  13030851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_1:BUART:txn\/main_3
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 13030890p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7266
-------------------------------------   ---- 
End-of-path arrival time (ps)           7266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  13030890  RISE       1
\UART_1:BUART:txn\/main_3                macrocell14     2896   7266  13030890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell14         0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030956p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -6010
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4701
-------------------------------------   ---- 
End-of-path arrival time (ps)           4701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q                macrocell16     1250   1250  13023082  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   3451   4701  13030956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_0\/main_6
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 13031001p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7155
-------------------------------------   ---- 
End-of-path arrival time (ps)           7155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13030423  RISE       1
\UART_1:BUART:rx_state_0\/main_6         macrocell20   5215   7155  13031001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:txn\/main_1
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 13031091p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7065
-------------------------------------   ---- 
End-of-path arrival time (ps)           7065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell15         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q  macrocell15   1250   1250  13023326  RISE       1
\UART_1:BUART:txn\/main_1    macrocell14   5815   7065  13031091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell14         0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 13031091p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7065
-------------------------------------   ---- 
End-of-path arrival time (ps)           7065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell15         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q      macrocell15   1250   1250  13023326  RISE       1
\UART_1:BUART:tx_bitclk\/main_0  macrocell18   5815   7065  13031091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:txn\/main_4
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 13031131p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7026
-------------------------------------   ---- 
End-of-path arrival time (ps)           7026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_2\/q  macrocell17   1250   1250  13022465  RISE       1
\UART_1:BUART:txn\/main_4    macrocell14   5776   7026  13031131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell14         0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 13031131p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7026
-------------------------------------   ---- 
End-of-path arrival time (ps)           7026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_2\/q      macrocell17   1250   1250  13022465  RISE       1
\UART_1:BUART:tx_bitclk\/main_3  macrocell18   5776   7026  13031131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031194p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -6010
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4462
-------------------------------------   ---- 
End-of-path arrival time (ps)           4462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell20         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_0\/q                macrocell20     1250   1250  13026279  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   3212   4462  13031194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_0\/main_4
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 13031215p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6941
-------------------------------------   ---- 
End-of-path arrival time (ps)           6941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell23         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell23   1250   1250  13027212  RISE       1
\UART_1:BUART:rx_state_0\/main_4  macrocell20   5691   6941  13031215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13031215p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6941
-------------------------------------   ---- 
End-of-path arrival time (ps)           6941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell23         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_2\/q               macrocell23   1250   1250  13027212  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_3  macrocell25   5691   6941  13031215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell25         0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_status_3\/main_4
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 13031215p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6941
-------------------------------------   ---- 
End-of-path arrival time (ps)           6941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell23         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_2\/q        macrocell23   1250   1250  13027212  RISE       1
\UART_1:BUART:rx_status_3\/main_4  macrocell28   5691   6941  13031215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_0\/main_0
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 13031668p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6489
-------------------------------------   ---- 
End-of-path arrival time (ps)           6489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell15         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell15   1250   1250  13023326  RISE       1
\UART_1:BUART:tx_state_0\/main_0  macrocell16   5239   6489  13031668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_1\/main_0
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 13032004p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6153
-------------------------------------   ---- 
End-of-path arrival time (ps)           6153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell15         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell15   1250   1250  13023326  RISE       1
\UART_1:BUART:tx_state_1\/main_0  macrocell15   4903   6153  13032004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_load_fifo\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13032011p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3130
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6526
-------------------------------------   ---- 
End-of-path arrival time (ps)           6526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_load_fifo\/q            macrocell21     1250   1250  13029430  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   5276   6526  13032011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_0\/main_2
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 13032039p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6118
-------------------------------------   ---- 
End-of-path arrival time (ps)           6118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13026029  RISE       1
\UART_1:BUART:tx_state_0\/main_2               macrocell16     5928   6118  13032039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_0\/main_2
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 13032227p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5930
-------------------------------------   ---- 
End-of-path arrival time (ps)           5930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell24   1250   1250  13029787  RISE       1
\UART_1:BUART:rx_state_0\/main_2   macrocell20   4680   5930  13032227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_status_3\/main_2
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 13032227p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5930
-------------------------------------   ---- 
End-of-path arrival time (ps)           5930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell24   1250   1250  13029787  RISE       1
\UART_1:BUART:rx_status_3\/main_2  macrocell28   4680   5930  13032227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_0\/main_0
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 13032570p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5586
-------------------------------------   ---- 
End-of-path arrival time (ps)           5586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell19   1250   1250  13026436  RISE       1
\UART_1:BUART:rx_state_0\/main_0    macrocell20   4336   5586  13032570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032570p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5586
-------------------------------------   ---- 
End-of-path arrival time (ps)           5586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q        macrocell19   1250   1250  13026436  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_0  macrocell25   4336   5586  13032570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell25         0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_status_3\/main_0
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 13032570p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5586
-------------------------------------   ---- 
End-of-path arrival time (ps)           5586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell19   1250   1250  13026436  RISE       1
\UART_1:BUART:rx_status_3\/main_0   macrocell28   4336   5586  13032570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_0\/main_4
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 13032711p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5446
-------------------------------------   ---- 
End-of-path arrival time (ps)           5446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell17   1250   1250  13022465  RISE       1
\UART_1:BUART:tx_state_0\/main_4  macrocell16   4196   5446  13032711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_2\/main_3
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 13032713p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5444
-------------------------------------   ---- 
End-of-path arrival time (ps)           5444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell17   1250   1250  13022465  RISE       1
\UART_1:BUART:tx_state_2\/main_3  macrocell17   4194   5444  13032713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_2\/main_2
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 13033049p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5108
-------------------------------------   ---- 
End-of-path arrival time (ps)           5108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13026029  RISE       1
\UART_1:BUART:tx_state_2\/main_2               macrocell17     4918   5108  13033049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_0\/main_7
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 13033066p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5090
-------------------------------------   ---- 
End-of-path arrival time (ps)           5090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033066  RISE       1
\UART_1:BUART:rx_state_0\/main_7         macrocell20   3150   5090  13033066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_0\/main_5
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 13033088p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5068
-------------------------------------   ---- 
End-of-path arrival time (ps)           5068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033088  RISE       1
\UART_1:BUART:rx_state_0\/main_5         macrocell20   3128   5068  13033088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_2\/main_5
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 13033175p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4982
-------------------------------------   ---- 
End-of-path arrival time (ps)           4982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell18   1250   1250  13033175  RISE       1
\UART_1:BUART:tx_state_2\/main_5  macrocell17   3732   4982  13033175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_0\/main_5
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 13033179p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4978
-------------------------------------   ---- 
End-of-path arrival time (ps)           4978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell18   1250   1250  13033175  RISE       1
\UART_1:BUART:tx_state_0\/main_5  macrocell16   3728   4978  13033179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_0\/main_1
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 13033326p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4831
-------------------------------------   ---- 
End-of-path arrival time (ps)           4831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell16   1250   1250  13023082  RISE       1
\UART_1:BUART:tx_state_0\/main_1  macrocell16   3581   4831  13033326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_2\/main_1
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 13033326p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4831
-------------------------------------   ---- 
End-of-path arrival time (ps)           4831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell16   1250   1250  13023082  RISE       1
\UART_1:BUART:tx_state_2\/main_1  macrocell17   3581   4831  13033326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_0\/main_3
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 13033575p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4582
-------------------------------------   ---- 
End-of-path arrival time (ps)           4582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell22         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell22   1250   1250  13026909  RISE       1
\UART_1:BUART:rx_state_0\/main_3  macrocell20   3332   4582  13033575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033575p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4582
-------------------------------------   ---- 
End-of-path arrival time (ps)           4582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell22         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_3\/q               macrocell22   1250   1250  13026909  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_2  macrocell25   3332   4582  13033575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell25         0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_status_3\/main_3
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 13033575p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4582
-------------------------------------   ---- 
End-of-path arrival time (ps)           4582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_3\/q        macrocell22   1250   1250  13026909  RISE       1
\UART_1:BUART:rx_status_3\/main_3  macrocell28   3332   4582  13033575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:rx_state_0\/main_10
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 13033586p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4570
-------------------------------------   ---- 
End-of-path arrival time (ps)           4570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell27         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell27   1250   1250  13027110  RISE       1
\UART_1:BUART:rx_state_0\/main_10  macrocell20   3320   4570  13033586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:rx_status_3\/main_7
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 13033586p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4570
-------------------------------------   ---- 
End-of-path arrival time (ps)           4570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell27         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell27   1250   1250  13027110  RISE       1
\UART_1:BUART:rx_status_3\/main_7  macrocell28   3320   4570  13033586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:rx_state_0\/main_8
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 13033594p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4563
-------------------------------------   ---- 
End-of-path arrival time (ps)           4563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:pollcount_1\/q      macrocell26   1250   1250  13027076  RISE       1
\UART_1:BUART:rx_state_0\/main_8  macrocell20   3313   4563  13033594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:rx_status_3\/main_5
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 13033594p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4563
-------------------------------------   ---- 
End-of-path arrival time (ps)           4563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:pollcount_1\/q       macrocell26   1250   1250  13027076  RISE       1
\UART_1:BUART:rx_status_3\/main_5  macrocell28   3313   4563  13033594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 13033732p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4425
-------------------------------------   ---- 
End-of-path arrival time (ps)           4425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_0\/q         macrocell20   1250   1250  13026279  RISE       1
\UART_1:BUART:rx_load_fifo\/main_1  macrocell21   3175   4425  13033732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_3\/main_1
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 13033732p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4425
-------------------------------------   ---- 
End-of-path arrival time (ps)           4425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell20         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell20   1250   1250  13026279  RISE       1
\UART_1:BUART:rx_state_3\/main_1  macrocell22   3175   4425  13033732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell22         0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_2\/main_1
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 13033732p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4425
-------------------------------------   ---- 
End-of-path arrival time (ps)           4425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell20         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell20   1250   1250  13026279  RISE       1
\UART_1:BUART:rx_state_2\/main_1  macrocell23   3175   4425  13033732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 13033889p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4267
-------------------------------------   ---- 
End-of-path arrival time (ps)           4267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell19   1250   1250  13026436  RISE       1
\UART_1:BUART:rx_load_fifo\/main_0  macrocell21   3017   4267  13033889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_3\/main_0
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 13033889p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4267
-------------------------------------   ---- 
End-of-path arrival time (ps)           4267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell19   1250   1250  13026436  RISE       1
\UART_1:BUART:rx_state_3\/main_0    macrocell22   3017   4267  13033889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell22         0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_2\/main_0
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 13033889p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4267
-------------------------------------   ---- 
End-of-path arrival time (ps)           4267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell19   1250   1250  13026436  RISE       1
\UART_1:BUART:rx_state_2\/main_0    macrocell23   3017   4267  13033889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 13033942p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4215
-------------------------------------   ---- 
End-of-path arrival time (ps)           4215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033066  RISE       1
\UART_1:BUART:rx_load_fifo\/main_7       macrocell21   2275   4215  13033942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_3\/main_7
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 13033942p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4215
-------------------------------------   ---- 
End-of-path arrival time (ps)           4215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033066  RISE       1
\UART_1:BUART:rx_state_3\/main_7         macrocell22   2275   4215  13033942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell22         0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_2\/main_7
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 13033942p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4215
-------------------------------------   ---- 
End-of-path arrival time (ps)           4215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033066  RISE       1
\UART_1:BUART:rx_state_2\/main_7         macrocell23   2275   4215  13033942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 13033965p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4192
-------------------------------------   ---- 
End-of-path arrival time (ps)           4192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033088  RISE       1
\UART_1:BUART:rx_load_fifo\/main_5       macrocell21   2252   4192  13033965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_3\/main_5
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 13033965p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4192
-------------------------------------   ---- 
End-of-path arrival time (ps)           4192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033088  RISE       1
\UART_1:BUART:rx_state_3\/main_5         macrocell22   2252   4192  13033965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell22         0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_2\/main_5
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 13033965p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4192
-------------------------------------   ---- 
End-of-path arrival time (ps)           4192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033088  RISE       1
\UART_1:BUART:rx_state_2\/main_5         macrocell23   2252   4192  13033965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033966p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4190
-------------------------------------   ---- 
End-of-path arrival time (ps)           4190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033966  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_0   macrocell24   2250   4190  13033966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:pollcount_1\/main_0
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 13033966p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4190
-------------------------------------   ---- 
End-of-path arrival time (ps)           4190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033966  RISE       1
\UART_1:BUART:pollcount_1\/main_0        macrocell26   2250   4190  13033966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:pollcount_0\/main_0
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 13033966p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4190
-------------------------------------   ---- 
End-of-path arrival time (ps)           4190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033966  RISE       1
\UART_1:BUART:pollcount_0\/main_0        macrocell27   2250   4190  13033966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033969p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4188
-------------------------------------   ---- 
End-of-path arrival time (ps)           4188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033969  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_1   macrocell24   2248   4188  13033969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:pollcount_1\/main_1
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 13033969p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4188
-------------------------------------   ---- 
End-of-path arrival time (ps)           4188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033969  RISE       1
\UART_1:BUART:pollcount_1\/main_1        macrocell26   2248   4188  13033969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:pollcount_0\/main_1
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 13033969p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4188
-------------------------------------   ---- 
End-of-path arrival time (ps)           4188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033969  RISE       1
\UART_1:BUART:pollcount_0\/main_1        macrocell27   2248   4188  13033969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033973p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13033973  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_2   macrocell24   2244   4184  13033973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_last\/q
Path End       : \UART_1:BUART:rx_state_2\/main_9
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 13034004p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4153
-------------------------------------   ---- 
End-of-path arrival time (ps)           4153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_last\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_last\/q          macrocell29   1250   1250  13034004  RISE       1
\UART_1:BUART:rx_state_2\/main_9  macrocell23   2903   4153  13034004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_1\/main_5
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 13034223p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3934
-------------------------------------   ---- 
End-of-path arrival time (ps)           3934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell18   1250   1250  13033175  RISE       1
\UART_1:BUART:tx_state_1\/main_5  macrocell15   2684   3934  13034223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:txn\/main_6
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 13034234p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3922
-------------------------------------   ---- 
End-of-path arrival time (ps)           3922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell18         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_bitclk\/q  macrocell18   1250   1250  13033175  RISE       1
\UART_1:BUART:txn\/main_6   macrocell14   2672   3922  13034234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell14         0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:pollcount_1\/main_2
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 13034360p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3797
-------------------------------------   ---- 
End-of-path arrival time (ps)           3797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:pollcount_1\/q       macrocell26   1250   1250  13027076  RISE       1
\UART_1:BUART:pollcount_1\/main_2  macrocell26   2547   3797  13034360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 13034362p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3795
-------------------------------------   ---- 
End-of-path arrival time (ps)           3795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_3\/q         macrocell22   1250   1250  13026909  RISE       1
\UART_1:BUART:rx_load_fifo\/main_3  macrocell21   2545   3795  13034362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_3\/main_3
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 13034362p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3795
-------------------------------------   ---- 
End-of-path arrival time (ps)           3795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell22         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell22   1250   1250  13026909  RISE       1
\UART_1:BUART:rx_state_3\/main_3  macrocell22   2545   3795  13034362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell22         0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_2\/main_3
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 13034362p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3795
-------------------------------------   ---- 
End-of-path arrival time (ps)           3795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell22         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell22   1250   1250  13026909  RISE       1
\UART_1:BUART:rx_state_2\/main_3  macrocell23   2545   3795  13034362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:pollcount_1\/main_4
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 13034374p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell27         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell27   1250   1250  13027110  RISE       1
\UART_1:BUART:pollcount_1\/main_4  macrocell26   2533   3783  13034374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:pollcount_0\/main_3
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 13034374p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell27         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell27   1250   1250  13027110  RISE       1
\UART_1:BUART:pollcount_0\/main_3  macrocell27   2533   3783  13034374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 567 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:txn\/q
Path End       : \UART_1:BUART:txn\/main_0
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 13034378p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell14         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:txn\/q       macrocell14   1250   1250  13034378  RISE       1
\UART_1:BUART:txn\/main_0  macrocell14   2528   3778  13034378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell14         0      0  RISE       1



++++ Path 568 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_2\/main_4
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 13034524p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3633
-------------------------------------   ---- 
End-of-path arrival time (ps)           3633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13034524  RISE       1
\UART_1:BUART:tx_state_2\/main_4               macrocell17     3443   3633  13034524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 569 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_0\/main_1
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 13034616p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell20         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell20   1250   1250  13026279  RISE       1
\UART_1:BUART:rx_state_0\/main_1  macrocell20   2291   3541  13034616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 570 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034616p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell20         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_0\/q               macrocell20   1250   1250  13026279  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_1  macrocell25   2291   3541  13034616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell25         0      0  RISE       1



++++ Path 571 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_status_3\/main_1
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 13034616p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_0\/q        macrocell20   1250   1250  13026279  RISE       1
\UART_1:BUART:rx_status_3\/main_1  macrocell28   2291   3541  13034616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 572 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 13034650p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3506
-------------------------------------   ---- 
End-of-path arrival time (ps)           3506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q   macrocell24   1250   1250  13029787  RISE       1
\UART_1:BUART:rx_load_fifo\/main_2  macrocell21   2256   3506  13034650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 573 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_3\/main_2
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 13034650p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3506
-------------------------------------   ---- 
End-of-path arrival time (ps)           3506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell24   1250   1250  13029787  RISE       1
\UART_1:BUART:rx_state_3\/main_2   macrocell22   2256   3506  13034650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell22         0      0  RISE       1



++++ Path 574 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_2\/main_2
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 13034650p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3506
-------------------------------------   ---- 
End-of-path arrival time (ps)           3506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell24   1250   1250  13029787  RISE       1
\UART_1:BUART:rx_state_2\/main_2   macrocell23   2256   3506  13034650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 575 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 13034665p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3492
-------------------------------------   ---- 
End-of-path arrival time (ps)           3492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_2\/q         macrocell23   1250   1250  13027212  RISE       1
\UART_1:BUART:rx_load_fifo\/main_4  macrocell21   2242   3492  13034665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 576 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_3\/main_4
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 13034665p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3492
-------------------------------------   ---- 
End-of-path arrival time (ps)           3492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell23         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell23   1250   1250  13027212  RISE       1
\UART_1:BUART:rx_state_3\/main_4  macrocell22   2242   3492  13034665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell22         0      0  RISE       1



++++ Path 577 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_2\/main_4
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 13034665p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3492
-------------------------------------   ---- 
End-of-path arrival time (ps)           3492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell23         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell23   1250   1250  13027212  RISE       1
\UART_1:BUART:rx_state_2\/main_4  macrocell23   2242   3492  13034665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 578 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 13034670p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3487
-------------------------------------   ---- 
End-of-path arrival time (ps)           3487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13026029  RISE       1
\UART_1:BUART:tx_bitclk\/main_2                macrocell18     3297   3487  13034670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 579 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_1\/main_2
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 13034680p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3476
-------------------------------------   ---- 
End-of-path arrival time (ps)           3476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13026029  RISE       1
\UART_1:BUART:tx_state_1\/main_2               macrocell15     3286   3476  13034680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 580 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:txn\/main_5
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 13035397p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2760
-------------------------------------   ---- 
End-of-path arrival time (ps)           2760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13034524  RISE       1
\UART_1:BUART:txn\/main_5                      macrocell14     2570   2760  13035397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell14         0      0  RISE       1



++++ Path 581 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_1\/main_4
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 13035405p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2752
-------------------------------------   ---- 
End-of-path arrival time (ps)           2752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13034524  RISE       1
\UART_1:BUART:tx_state_1\/main_4               macrocell15     2562   2752  13035405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 582 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_status_3\/q
Path End       : \UART_1:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 13037610p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                       -500
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell28         0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_status_3\/q       macrocell28    1250   1250  13037610  RISE       1
\UART_1:BUART:sRX:RxSts\/status_3  statusicell2   2306   3556  13037610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

