Analysis & Synthesis report for camera_test
Mon Oct 17 19:38:30 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |camera_test|vga_interface:m2|state_q
 11. State Machine - |camera_test|sdram_interface:m1|sdram_controller:m0|nxt_q
 12. State Machine - |camera_test|sdram_interface:m1|sdram_controller:m0|state_q
 13. State Machine - |camera_test|camera_interface:m0|sccb_state_q
 14. State Machine - |camera_test|camera_interface:m0|state_q
 15. State Machine - |camera_test|camera_interface:m0|debounce_explicit:m6|state_reg
 16. State Machine - |camera_test|camera_interface:m0|debounce_explicit:m5|state_reg
 17. State Machine - |camera_test|camera_interface:m0|debounce_explicit:m4|state_reg
 18. State Machine - |camera_test|camera_interface:m0|debounce_explicit:m3|state_reg
 19. State Machine - |camera_test|camera_interface:m0|i2c_top:m0|state_q
 20. Registers Removed During Synthesis
 21. General Register Statistics
 22. Inverted Register Statistics
 23. Registers Packed Into Inferred Megafunctions
 24. Multiplexer Restructuring Statistics (Restructuring Performed)
 25. Source assignments for sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated
 26. Source assignments for camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated
 27. Parameter Settings for User Entity Instance: camera_interface:m0|i2c_top:m0
 28. Parameter Settings for User Entity Instance: camera_interface:m0|dcm_24MHz:m1|altpll:altpll_component
 29. Parameter Settings for User Entity Instance: camera_interface:m0|asyn_fifo:m2
 30. Parameter Settings for User Entity Instance: camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0
 31. Parameter Settings for User Entity Instance: sdram_interface:m1|asyn_fifo:m2
 32. Parameter Settings for User Entity Instance: sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0
 33. Parameter Settings for User Entity Instance: vga_interface:m2|dcm_25MHz:m1|altpll:altpll_component
 34. Parameter Settings for User Entity Instance: dcm_165MHz:m3|altpll:altpll_component
 35. Parameter Settings for User Entity Instance: dcm_25MHz:m4|altpll:altpll_component
 36. Parameter Settings for User Entity Instance: clk_100MHz:m5|altpll:altpll_component
 37. Parameter Settings for Inferred Entity Instance: sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0
 38. Parameter Settings for Inferred Entity Instance: camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0
 39. altpll Parameter Settings by Entity Instance
 40. altsyncram Parameter Settings by Entity Instance
 41. Port Connectivity Checks: "clk_100MHz:m5"
 42. Port Connectivity Checks: "vga_interface:m2|vga_core:m0"
 43. Port Connectivity Checks: "sdram_interface:m1|asyn_fifo:m2"
 44. Port Connectivity Checks: "sdram_interface:m1"
 45. Port Connectivity Checks: "camera_interface:m0|debounce_explicit:m6"
 46. Port Connectivity Checks: "camera_interface:m0|debounce_explicit:m5"
 47. Port Connectivity Checks: "camera_interface:m0|debounce_explicit:m4"
 48. Port Connectivity Checks: "camera_interface:m0|debounce_explicit:m3"
 49. Port Connectivity Checks: "camera_interface:m0|asyn_fifo:m2"
 50. Port Connectivity Checks: "camera_interface:m0|i2c_top:m0"
 51. Post-Synthesis Netlist Statistics for Top Partition
 52. Elapsed Time Per Partition
 53. Analysis & Synthesis Messages
 54. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Oct 17 19:38:30 2022       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; camera_test                                 ;
; Top-level Entity Name              ; camera_test                                 ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,276                                       ;
;     Total combinational functions  ; 1,166                                       ;
;     Dedicated logic registers      ; 591                                         ;
; Total registers                    ; 591                                         ;
; Total pins                         ; 95                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 32,768                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 4                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C8      ;                    ;
; Top-level entity name                                            ; camera_test        ; camera_test        ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                               ;
+-----------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                          ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                  ; Library ;
+-----------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------+---------+
; FPGA_OV7670_Camera_Interface-main/src/vga_interface.v     ; yes             ; User Verilog HDL File        ; C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/vga_interface.v     ;         ;
; FPGA_OV7670_Camera_Interface-main/src/vga_core.v          ; yes             ; User Verilog HDL File        ; C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/vga_core.v          ;         ;
; FPGA_OV7670_Camera_Interface-main/src/sdram_interface.v   ; yes             ; User Verilog HDL File        ; C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/sdram_interface.v   ;         ;
; FPGA_OV7670_Camera_Interface-main/src/sdram_controller.v  ; yes             ; User Verilog HDL File        ; C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/sdram_controller.v  ;         ;
; FPGA_OV7670_Camera_Interface-main/src/i2c_top.v           ; yes             ; User Verilog HDL File        ; C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/i2c_top.v           ;         ;
; FPGA_OV7670_Camera_Interface-main/src/debounce_explicit.v ; yes             ; User Verilog HDL File        ; C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/debounce_explicit.v ;         ;
; FPGA_OV7670_Camera_Interface-main/src/camera_interface.v  ; yes             ; User Verilog HDL File        ; C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/camera_interface.v  ;         ;
; FPGA_OV7670_Camera_Interface-main/src/asyn_fifo.v         ; yes             ; User Verilog HDL File        ; C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/asyn_fifo.v         ;         ;
; camera_test.v                                             ; yes             ; User Verilog HDL File        ; C:/Users/IDEA/Desktop/camera_module/camera_test.v                                             ;         ;
; dcm_25MHz.v                                               ; yes             ; User Wizard-Generated File   ; C:/Users/IDEA/Desktop/camera_module/dcm_25MHz.v                                               ;         ;
; dcm_24MHz.v                                               ; yes             ; User Wizard-Generated File   ; C:/Users/IDEA/Desktop/camera_module/dcm_24MHz.v                                               ;         ;
; dcm_165MHz.v                                              ; yes             ; User Wizard-Generated File   ; C:/Users/IDEA/Desktop/camera_module/dcm_165MHz.v                                              ;         ;
; clk_100MHz.v                                              ; yes             ; User Wizard-Generated File   ; C:/Users/IDEA/Desktop/camera_module/clk_100MHz.v                                              ;         ;
; altpll.tdf                                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf                             ;         ;
; aglobal201.inc                                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                         ;         ;
; stratix_pll.inc                                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc                        ;         ;
; stratixii_pll.inc                                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc                      ;         ;
; cycloneii_pll.inc                                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc                      ;         ;
; db/dcm_24mhz_altpll.v                                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/IDEA/Desktop/camera_module/db/dcm_24mhz_altpll.v                                     ;         ;
; db/dcm_25mhz_altpll.v                                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/IDEA/Desktop/camera_module/db/dcm_25mhz_altpll.v                                     ;         ;
; db/dcm_165mhz_altpll.v                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/IDEA/Desktop/camera_module/db/dcm_165mhz_altpll.v                                    ;         ;
; db/clk_100mhz_altpll.v                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/IDEA/Desktop/camera_module/db/clk_100mhz_altpll.v                                    ;         ;
; altsyncram.tdf                                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                         ;         ;
; stratix_ram_block.inc                                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                  ;         ;
; lpm_mux.inc                                               ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                            ;         ;
; lpm_decode.inc                                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                         ;         ;
; a_rdenreg.inc                                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                          ;         ;
; altrom.inc                                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                             ;         ;
; altram.inc                                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                             ;         ;
; altdpram.inc                                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                           ;         ;
; db/altsyncram_k8d1.tdf                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/IDEA/Desktop/camera_module/db/altsyncram_k8d1.tdf                                    ;         ;
+-----------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 1,276       ;
;                                             ;             ;
; Total combinational functions               ; 1166        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 531         ;
;     -- 3 input functions                    ; 230         ;
;     -- <=2 input functions                  ; 405         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 833         ;
;     -- arithmetic mode                      ; 333         ;
;                                             ;             ;
; Total registers                             ; 591         ;
;     -- Dedicated logic registers            ; 591         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 95          ;
; Total memory bits                           ; 32768       ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Total PLLs                                  ; 4           ;
;     -- PLLs                                 ; 4           ;
;                                             ;             ;
; Maximum fan-out node                        ; rst_n~input ;
; Maximum fan-out                             ; 503         ;
; Total fan-out                               ; 6759        ;
; Average fan-out                             ; 3.38        ;
+---------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                 ; Entity Name       ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; |camera_test                                    ; 1166 (1)            ; 591 (0)                   ; 32768       ; 0            ; 0       ; 0         ; 95   ; 0            ; |camera_test                                                                                                        ; camera_test       ; work         ;
;    |camera_interface:m0|                        ; 727 (282)           ; 322 (101)                 ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_test|camera_interface:m0                                                                                    ; camera_interface  ; work         ;
;       |asyn_fifo:m2|                            ; 135 (135)           ; 89 (89)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_test|camera_interface:m0|asyn_fifo:m2                                                                       ; asyn_fifo         ; work         ;
;          |dual_port_sync:m0|                    ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_test|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0                                                     ; dual_port_sync    ; work         ;
;             |altsyncram:ram_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_test|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0                                ; altsyncram        ; work         ;
;                |altsyncram_k8d1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_test|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated ; altsyncram_k8d1   ; work         ;
;       |dcm_24MHz:m1|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_test|camera_interface:m0|dcm_24MHz:m1                                                                       ; dcm_24MHz         ; work         ;
;          |altpll:altpll_component|              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_test|camera_interface:m0|dcm_24MHz:m1|altpll:altpll_component                                               ; altpll            ; work         ;
;             |dcm_24MHz_altpll:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_test|camera_interface:m0|dcm_24MHz:m1|altpll:altpll_component|dcm_24MHz_altpll:auto_generated               ; dcm_24MHz_altpll  ; work         ;
;       |debounce_explicit:m3|                    ; 44 (44)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_test|camera_interface:m0|debounce_explicit:m3                                                               ; debounce_explicit ; work         ;
;       |debounce_explicit:m4|                    ; 44 (44)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_test|camera_interface:m0|debounce_explicit:m4                                                               ; debounce_explicit ; work         ;
;       |debounce_explicit:m5|                    ; 44 (44)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_test|camera_interface:m0|debounce_explicit:m5                                                               ; debounce_explicit ; work         ;
;       |debounce_explicit:m6|                    ; 44 (44)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_test|camera_interface:m0|debounce_explicit:m6                                                               ; debounce_explicit ; work         ;
;       |i2c_top:m0|                              ; 134 (134)           ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_test|camera_interface:m0|i2c_top:m0                                                                         ; i2c_top           ; work         ;
;    |dcm_165MHz:m3|                              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_test|dcm_165MHz:m3                                                                                          ; dcm_165MHz        ; work         ;
;       |altpll:altpll_component|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_test|dcm_165MHz:m3|altpll:altpll_component                                                                  ; altpll            ; work         ;
;          |dcm_165MHz_altpll:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_test|dcm_165MHz:m3|altpll:altpll_component|dcm_165MHz_altpll:auto_generated                                 ; dcm_165MHz_altpll ; work         ;
;    |dcm_25MHz:m4|                               ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_test|dcm_25MHz:m4                                                                                           ; dcm_25MHz         ; work         ;
;       |altpll:altpll_component|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_test|dcm_25MHz:m4|altpll:altpll_component                                                                   ; altpll            ; work         ;
;          |dcm_25MHz_altpll:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_test|dcm_25MHz:m4|altpll:altpll_component|dcm_25MHz_altpll:auto_generated                                   ; dcm_25MHz_altpll  ; work         ;
;    |sdram_interface:m1|                         ; 358 (71)            ; 238 (31)                  ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_test|sdram_interface:m1                                                                                     ; sdram_interface   ; work         ;
;       |asyn_fifo:m2|                            ; 135 (135)           ; 77 (77)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_test|sdram_interface:m1|asyn_fifo:m2                                                                        ; asyn_fifo         ; work         ;
;          |dual_port_sync:m0|                    ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_test|sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0                                                      ; dual_port_sync    ; work         ;
;             |altsyncram:ram_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_test|sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0                                 ; altsyncram        ; work         ;
;                |altsyncram_k8d1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_test|sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated  ; altsyncram_k8d1   ; work         ;
;       |sdram_controller:m0|                     ; 152 (152)           ; 130 (130)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_test|sdram_interface:m1|sdram_controller:m0                                                                 ; sdram_controller  ; work         ;
;    |vga_interface:m2|                           ; 80 (32)             ; 31 (3)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_test|vga_interface:m2                                                                                       ; vga_interface     ; work         ;
;       |dcm_25MHz:m1|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_test|vga_interface:m2|dcm_25MHz:m1                                                                          ; dcm_25MHz         ; work         ;
;          |altpll:altpll_component|              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_test|vga_interface:m2|dcm_25MHz:m1|altpll:altpll_component                                                  ; altpll            ; work         ;
;             |dcm_25MHz_altpll:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_test|vga_interface:m2|dcm_25MHz:m1|altpll:altpll_component|dcm_25MHz_altpll:auto_generated                  ; dcm_25MHz_altpll  ; work         ;
;       |vga_core:m0|                             ; 48 (48)             ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |camera_test|vga_interface:m2|vga_core:m0                                                                           ; vga_core          ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None ;
; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None ;
+-------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                           ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                               ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------+-----------------+
; Altera ; ALTPLL       ; 20.1    ; N/A          ; N/A          ; |camera_test|camera_interface:m0|dcm_24MHz:m1 ; dcm_24MHz.v     ;
; Altera ; ALTPLL       ; 20.1    ; N/A          ; N/A          ; |camera_test|vga_interface:m2|dcm_25MHz:m1    ; dcm_25MHz.v     ;
; Altera ; ALTPLL       ; 20.1    ; N/A          ; N/A          ; |camera_test|dcm_165MHz:m3                    ; dcm_165MHz.v    ;
; Altera ; ALTPLL       ; 20.1    ; N/A          ; N/A          ; |camera_test|dcm_25MHz:m4                     ; dcm_25MHz.v     ;
; Altera ; ALTPLL       ; 20.1    ; N/A          ; N/A          ; |camera_test|clk_100MHz:m5                    ; clk_100MHz.v    ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------+
; State Machine - |camera_test|vga_interface:m2|state_q            ;
+-----------------+---------------+-----------------+--------------+
; Name            ; state_q.delay ; state_q.display ; state_q.idle ;
+-----------------+---------------+-----------------+--------------+
; state_q.delay   ; 0             ; 0               ; 0            ;
; state_q.idle    ; 1             ; 0               ; 1            ;
; state_q.display ; 1             ; 1               ; 0            ;
+-----------------+---------------+-----------------+--------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |camera_test|sdram_interface:m1|sdram_controller:m0|nxt_q                                                                                                                     ;
+----------------------+---------------+-------------+-----------------+------------+------------+---------------------+-----------------+-----------------+----------------------+-------------+
; Name                 ; nxt_q.refresh ; nxt_q.write ; nxt_q.read_data ; nxt_q.read ; nxt_q.idle ; nxt_q.load_mode_reg ; nxt_q.refresh_2 ; nxt_q.refresh_1 ; nxt_q.precharge_init ; nxt_q.start ;
+----------------------+---------------+-------------+-----------------+------------+------------+---------------------+-----------------+-----------------+----------------------+-------------+
; nxt_q.start          ; 0             ; 0           ; 0               ; 0          ; 0          ; 0                   ; 0               ; 0               ; 0                    ; 0           ;
; nxt_q.precharge_init ; 0             ; 0           ; 0               ; 0          ; 0          ; 0                   ; 0               ; 0               ; 1                    ; 1           ;
; nxt_q.refresh_1      ; 0             ; 0           ; 0               ; 0          ; 0          ; 0                   ; 0               ; 1               ; 0                    ; 1           ;
; nxt_q.refresh_2      ; 0             ; 0           ; 0               ; 0          ; 0          ; 0                   ; 1               ; 0               ; 0                    ; 1           ;
; nxt_q.load_mode_reg  ; 0             ; 0           ; 0               ; 0          ; 0          ; 1                   ; 0               ; 0               ; 0                    ; 1           ;
; nxt_q.idle           ; 0             ; 0           ; 0               ; 0          ; 1          ; 0                   ; 0               ; 0               ; 0                    ; 1           ;
; nxt_q.read           ; 0             ; 0           ; 0               ; 1          ; 0          ; 0                   ; 0               ; 0               ; 0                    ; 1           ;
; nxt_q.read_data      ; 0             ; 0           ; 1               ; 0          ; 0          ; 0                   ; 0               ; 0               ; 0                    ; 1           ;
; nxt_q.write          ; 0             ; 1           ; 0               ; 0          ; 0          ; 0                   ; 0               ; 0               ; 0                    ; 1           ;
; nxt_q.refresh        ; 1             ; 0           ; 0               ; 0          ; 0          ; 0                   ; 0               ; 0               ; 0                    ; 1           ;
+----------------------+---------------+-------------+-----------------+------------+------------+---------------------+-----------------+-----------------+----------------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |camera_test|sdram_interface:m1|sdram_controller:m0|state_q                                                                                                                                                                               ;
+------------------------+---------------+-----------------+---------------------+---------------+-------------------+--------------+--------------+-----------------------+-------------------+-------------------+------------------------+---------------+
; Name                   ; state_q.delay ; state_q.refresh ; state_q.write_burst ; state_q.write ; state_q.read_data ; state_q.read ; state_q.idle ; state_q.load_mode_reg ; state_q.refresh_2 ; state_q.refresh_1 ; state_q.precharge_init ; state_q.start ;
+------------------------+---------------+-----------------+---------------------+---------------+-------------------+--------------+--------------+-----------------------+-------------------+-------------------+------------------------+---------------+
; state_q.start          ; 0             ; 0               ; 0                   ; 0             ; 0                 ; 0            ; 0            ; 0                     ; 0                 ; 0                 ; 0                      ; 0             ;
; state_q.precharge_init ; 0             ; 0               ; 0                   ; 0             ; 0                 ; 0            ; 0            ; 0                     ; 0                 ; 0                 ; 1                      ; 1             ;
; state_q.refresh_1      ; 0             ; 0               ; 0                   ; 0             ; 0                 ; 0            ; 0            ; 0                     ; 0                 ; 1                 ; 0                      ; 1             ;
; state_q.refresh_2      ; 0             ; 0               ; 0                   ; 0             ; 0                 ; 0            ; 0            ; 0                     ; 1                 ; 0                 ; 0                      ; 1             ;
; state_q.load_mode_reg  ; 0             ; 0               ; 0                   ; 0             ; 0                 ; 0            ; 0            ; 1                     ; 0                 ; 0                 ; 0                      ; 1             ;
; state_q.idle           ; 0             ; 0               ; 0                   ; 0             ; 0                 ; 0            ; 1            ; 0                     ; 0                 ; 0                 ; 0                      ; 1             ;
; state_q.read           ; 0             ; 0               ; 0                   ; 0             ; 0                 ; 1            ; 0            ; 0                     ; 0                 ; 0                 ; 0                      ; 1             ;
; state_q.read_data      ; 0             ; 0               ; 0                   ; 0             ; 1                 ; 0            ; 0            ; 0                     ; 0                 ; 0                 ; 0                      ; 1             ;
; state_q.write          ; 0             ; 0               ; 0                   ; 1             ; 0                 ; 0            ; 0            ; 0                     ; 0                 ; 0                 ; 0                      ; 1             ;
; state_q.write_burst    ; 0             ; 0               ; 1                   ; 0             ; 0                 ; 0            ; 0            ; 0                     ; 0                 ; 0                 ; 0                      ; 1             ;
; state_q.refresh        ; 0             ; 1               ; 0                   ; 0             ; 0                 ; 0            ; 0            ; 0                     ; 0                 ; 0                 ; 0                      ; 1             ;
; state_q.delay          ; 1             ; 0               ; 0                   ; 0             ; 0                 ; 0            ; 0            ; 0                     ; 0                 ; 0                 ; 0                      ; 1             ;
+------------------------+---------------+-----------------+---------------------+---------------+-------------------+--------------+--------------+-----------------------+-------------------+-------------------+------------------------+---------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |camera_test|camera_interface:m0|sccb_state_q                                                                                             ;
+---------------------------+------------------------+---------------------------+------------------------+------------------------+------------------------+
; Name                      ; sccb_state_q.sccb_data ; sccb_state_q.sccb_address ; sccb_state_q.sccb_idle ; sccb_state_q.wait_init ; sccb_state_q.sccb_stop ;
+---------------------------+------------------------+---------------------------+------------------------+------------------------+------------------------+
; sccb_state_q.wait_init    ; 0                      ; 0                         ; 0                      ; 0                      ; 0                      ;
; sccb_state_q.sccb_idle    ; 0                      ; 0                         ; 1                      ; 1                      ; 0                      ;
; sccb_state_q.sccb_address ; 0                      ; 1                         ; 0                      ; 1                      ; 0                      ;
; sccb_state_q.sccb_data    ; 1                      ; 0                         ; 0                      ; 1                      ; 0                      ;
; sccb_state_q.sccb_stop    ; 0                      ; 0                         ; 0                      ; 1                      ; 1                      ;
+---------------------------+------------------------+---------------------------+------------------------+------------------------+------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |camera_test|camera_interface:m0|state_q                                                                                                                                                                ;
+-----------------------+--------------------+---------------+---------------+---------------------+---------------+---------------------+--------------------+-----------------------+--------------------+--------------+
; Name                  ; state_q.fifo_write ; state_q.byte2 ; state_q.byte1 ; state_q.vsync_fedge ; state_q.delay ; state_q.digest_loop ; state_q.write_data ; state_q.write_address ; state_q.start_sccb ; state_q.idle ;
+-----------------------+--------------------+---------------+---------------+---------------------+---------------+---------------------+--------------------+-----------------------+--------------------+--------------+
; state_q.idle          ; 0                  ; 0             ; 0             ; 0                   ; 0             ; 0                   ; 0                  ; 0                     ; 0                  ; 0            ;
; state_q.start_sccb    ; 0                  ; 0             ; 0             ; 0                   ; 0             ; 0                   ; 0                  ; 0                     ; 1                  ; 1            ;
; state_q.write_address ; 0                  ; 0             ; 0             ; 0                   ; 0             ; 0                   ; 0                  ; 1                     ; 0                  ; 1            ;
; state_q.write_data    ; 0                  ; 0             ; 0             ; 0                   ; 0             ; 0                   ; 1                  ; 0                     ; 0                  ; 1            ;
; state_q.digest_loop   ; 0                  ; 0             ; 0             ; 0                   ; 0             ; 1                   ; 0                  ; 0                     ; 0                  ; 1            ;
; state_q.delay         ; 0                  ; 0             ; 0             ; 0                   ; 1             ; 0                   ; 0                  ; 0                     ; 0                  ; 1            ;
; state_q.vsync_fedge   ; 0                  ; 0             ; 0             ; 1                   ; 0             ; 0                   ; 0                  ; 0                     ; 0                  ; 1            ;
; state_q.byte1         ; 0                  ; 0             ; 1             ; 0                   ; 0             ; 0                   ; 0                  ; 0                     ; 0                  ; 1            ;
; state_q.byte2         ; 0                  ; 1             ; 0             ; 0                   ; 0             ; 0                   ; 0                  ; 0                     ; 0                  ; 1            ;
; state_q.fifo_write    ; 1                  ; 0             ; 0             ; 0                   ; 0             ; 0                   ; 0                  ; 0                     ; 0                  ; 1            ;
+-----------------------+--------------------+---------------+---------------+---------------------+---------------+---------------------+--------------------+-----------------------+--------------------+--------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |camera_test|camera_interface:m0|debounce_explicit:m6|state_reg         ;
+------------------+------------------+---------------+------------------+----------------+
; Name             ; state_reg.delay1 ; state_reg.one ; state_reg.delay0 ; state_reg.idle ;
+------------------+------------------+---------------+------------------+----------------+
; state_reg.idle   ; 0                ; 0             ; 0                ; 0              ;
; state_reg.delay0 ; 0                ; 0             ; 1                ; 1              ;
; state_reg.one    ; 0                ; 1             ; 0                ; 1              ;
; state_reg.delay1 ; 1                ; 0             ; 0                ; 1              ;
+------------------+------------------+---------------+------------------+----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |camera_test|camera_interface:m0|debounce_explicit:m5|state_reg         ;
+------------------+------------------+---------------+------------------+----------------+
; Name             ; state_reg.delay1 ; state_reg.one ; state_reg.delay0 ; state_reg.idle ;
+------------------+------------------+---------------+------------------+----------------+
; state_reg.idle   ; 0                ; 0             ; 0                ; 0              ;
; state_reg.delay0 ; 0                ; 0             ; 1                ; 1              ;
; state_reg.one    ; 0                ; 1             ; 0                ; 1              ;
; state_reg.delay1 ; 1                ; 0             ; 0                ; 1              ;
+------------------+------------------+---------------+------------------+----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |camera_test|camera_interface:m0|debounce_explicit:m4|state_reg         ;
+------------------+------------------+---------------+------------------+----------------+
; Name             ; state_reg.delay1 ; state_reg.one ; state_reg.delay0 ; state_reg.idle ;
+------------------+------------------+---------------+------------------+----------------+
; state_reg.idle   ; 0                ; 0             ; 0                ; 0              ;
; state_reg.delay0 ; 0                ; 0             ; 1                ; 1              ;
; state_reg.one    ; 0                ; 1             ; 0                ; 1              ;
; state_reg.delay1 ; 1                ; 0             ; 0                ; 1              ;
+------------------+------------------+---------------+------------------+----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |camera_test|camera_interface:m0|debounce_explicit:m3|state_reg         ;
+------------------+------------------+---------------+------------------+----------------+
; Name             ; state_reg.delay1 ; state_reg.one ; state_reg.delay0 ; state_reg.idle ;
+------------------+------------------+---------------+------------------+----------------+
; state_reg.idle   ; 0                ; 0             ; 0                ; 0              ;
; state_reg.delay0 ; 0                ; 0             ; 1                ; 1              ;
; state_reg.one    ; 0                ; 1             ; 0                ; 1              ;
; state_reg.delay1 ; 1                ; 0             ; 0                ; 1              ;
+------------------+------------------+---------------+------------------+----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |camera_test|camera_interface:m0|i2c_top:m0|state_q                                                                                                                     ;
+---------------------+----------------+--------------------+--------------+--------------------+---------------------+----------------+------------------+--------------+----------------+
; Name                ; state_q.stop_1 ; state_q.ack_master ; state_q.read ; state_q.renew_data ; state_q.ack_servant ; state_q.packet ; state_q.starting ; state_q.idle ; state_q.stop_2 ;
+---------------------+----------------+--------------------+--------------+--------------------+---------------------+----------------+------------------+--------------+----------------+
; state_q.idle        ; 0              ; 0                  ; 0            ; 0                  ; 0                   ; 0              ; 0                ; 0            ; 0              ;
; state_q.starting    ; 0              ; 0                  ; 0            ; 0                  ; 0                   ; 0              ; 1                ; 1            ; 0              ;
; state_q.packet      ; 0              ; 0                  ; 0            ; 0                  ; 0                   ; 1              ; 0                ; 1            ; 0              ;
; state_q.ack_servant ; 0              ; 0                  ; 0            ; 0                  ; 1                   ; 0              ; 0                ; 1            ; 0              ;
; state_q.renew_data  ; 0              ; 0                  ; 0            ; 1                  ; 0                   ; 0              ; 0                ; 1            ; 0              ;
; state_q.read        ; 0              ; 0                  ; 1            ; 0                  ; 0                   ; 0              ; 0                ; 1            ; 0              ;
; state_q.ack_master  ; 0              ; 1                  ; 0            ; 0                  ; 0                   ; 0              ; 0                ; 1            ; 0              ;
; state_q.stop_1      ; 1              ; 0                  ; 0            ; 0                  ; 0                   ; 0              ; 0                ; 1            ; 0              ;
; state_q.stop_2      ; 0              ; 0                  ; 0            ; 0                  ; 0                   ; 0              ; 0                ; 1            ; 1              ;
+---------------------+----------------+--------------------+--------------+--------------------+---------------------+----------------+------------------+--------------+----------------+


+--------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                               ;
+------------------------------------------------------+-------------------------------------------+
; Register name                                        ; Reason for Removal                        ;
+------------------------------------------------------+-------------------------------------------+
; camera_interface:m0|led_q[3]                         ; Merged with camera_interface:m0|led_q[0]  ;
; camera_interface:m0|led_q[2]                         ; Merged with camera_interface:m0|led_q[1]  ;
; camera_interface:m0|addr_q[5,7]                      ; Merged with camera_interface:m0|addr_q[3] ;
; camera_interface:m0|addr_q[4,6]                      ; Merged with camera_interface:m0|addr_q[2] ;
; sdram_interface:m1|asyn_fifo:m2|data_count_w[0]      ; Lost fanout                               ;
; camera_interface:m0|led_q[1]                         ; Stuck at GND due to stuck port data_in    ;
; camera_interface:m0|addr_q[3]                        ; Stuck at GND due to stuck port data_in    ;
; sdram_interface:m1|sdram_controller:m0|nxt_q~4       ; Lost fanout                               ;
; sdram_interface:m1|sdram_controller:m0|nxt_q~5       ; Lost fanout                               ;
; sdram_interface:m1|sdram_controller:m0|nxt_q~6       ; Lost fanout                               ;
; sdram_interface:m1|sdram_controller:m0|nxt_q~7       ; Lost fanout                               ;
; sdram_interface:m1|sdram_controller:m0|state_q~4     ; Lost fanout                               ;
; sdram_interface:m1|sdram_controller:m0|state_q~5     ; Lost fanout                               ;
; sdram_interface:m1|sdram_controller:m0|state_q~6     ; Lost fanout                               ;
; sdram_interface:m1|sdram_controller:m0|state_q~7     ; Lost fanout                               ;
; camera_interface:m0|sccb_state_q~4                   ; Lost fanout                               ;
; camera_interface:m0|sccb_state_q~5                   ; Lost fanout                               ;
; camera_interface:m0|state_q~4                        ; Lost fanout                               ;
; camera_interface:m0|state_q~5                        ; Lost fanout                               ;
; camera_interface:m0|state_q~6                        ; Lost fanout                               ;
; camera_interface:m0|state_q~7                        ; Lost fanout                               ;
; camera_interface:m0|debounce_explicit:m6|state_reg~4 ; Lost fanout                               ;
; camera_interface:m0|debounce_explicit:m6|state_reg~5 ; Lost fanout                               ;
; camera_interface:m0|debounce_explicit:m5|state_reg~4 ; Lost fanout                               ;
; camera_interface:m0|debounce_explicit:m5|state_reg~5 ; Lost fanout                               ;
; camera_interface:m0|debounce_explicit:m4|state_reg~4 ; Lost fanout                               ;
; camera_interface:m0|debounce_explicit:m4|state_reg~5 ; Lost fanout                               ;
; camera_interface:m0|debounce_explicit:m3|state_reg~4 ; Lost fanout                               ;
; camera_interface:m0|debounce_explicit:m3|state_reg~5 ; Lost fanout                               ;
; camera_interface:m0|i2c_top:m0|state_q~4             ; Lost fanout                               ;
; camera_interface:m0|i2c_top:m0|state_q~5             ; Lost fanout                               ;
; camera_interface:m0|i2c_top:m0|state_q~6             ; Lost fanout                               ;
; camera_interface:m0|delay_q[27]                      ; Lost fanout                               ;
; Total Number of Removed Registers = 35               ;                                           ;
+------------------------------------------------------+-------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 591   ;
; Number of registers using Synchronous Clear  ; 146   ;
; Number of registers using Synchronous Load   ; 35    ;
; Number of registers using Asynchronous Clear ; 466   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 332   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------+
; Inverted Register Statistics                              ;
+-------------------------------------------------+---------+
; Inverted Register                               ; Fan out ;
+-------------------------------------------------+---------+
; sdram_interface:m1|asyn_fifo:m2|empty           ; 13      ;
; sdram_interface:m1|sdram_controller:m0|cmd_q[3] ; 1       ;
; sdram_interface:m1|sdram_controller:m0|cmd_q[2] ; 1       ;
; sdram_interface:m1|sdram_controller:m0|cmd_q[1] ; 1       ;
; sdram_interface:m1|sdram_controller:m0|cmd_q[0] ; 1       ;
; camera_interface:m0|asyn_fifo:m2|empty          ; 1       ;
; Total number of inverted registers = 6          ;         ;
+-------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                            ;
+-------------------------------------------------------------------+--------------------------------------------------------------+------+
; Register Name                                                     ; Megafunction                                                 ; Type ;
+-------------------------------------------------------------------+--------------------------------------------------------------+------+
; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|addr_b_q[0..9]  ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0  ; RAM  ;
; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|addr_b_q[0..9] ; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ; RAM  ;
+-------------------------------------------------------------------+--------------------------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |camera_test|camera_interface:m0|delay_q[14]                         ;
; 3:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |camera_test|camera_interface:m0|debounce_explicit:m3|timer_reg[9]   ;
; 3:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |camera_test|camera_interface:m0|debounce_explicit:m6|timer_reg[8]   ;
; 3:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |camera_test|camera_interface:m0|debounce_explicit:m5|timer_reg[11]  ;
; 3:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |camera_test|camera_interface:m0|debounce_explicit:m4|timer_reg[6]   ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |camera_test|sdram_interface:m1|wr_addr_q[4]                         ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |camera_test|sdram_interface:m1|sdram_controller:m0|s_addr_q[1]      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |camera_test|sdram_interface:m1|sdram_controller:m0|s_ba_q[0]        ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |camera_test|sdram_interface:m1|sdram_controller:m0|f_addr_q[1]      ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |camera_test|sdram_interface:m1|sdram_controller:m0|burst_index_q[6] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |camera_test|camera_interface:m0|led_q[0]                            ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |camera_test|camera_interface:m0|brightness_q[0]                     ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |camera_test|camera_interface:m0|contrast_q[5]                       ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |camera_test|sdram_interface:m1|sdram_controller:m0|delay_ctr_q[8]   ;
; 9:1                ; 4 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |camera_test|camera_interface:m0|addr_q[1]                           ;
; 9:1                ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |camera_test|camera_interface:m0|data_q[2]                           ;
; 9:1                ; 5 bits    ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |camera_test|sdram_interface:m1|sdram_controller:m0|delay_ctr_q[5]   ;
; 12:1               ; 4 bits    ; 32 LEs        ; 12 LEs               ; 20 LEs                 ; Yes        ; |camera_test|camera_interface:m0|i2c_top:m0|idx_q[3]                 ;
; 14:1               ; 5 bits    ; 45 LEs        ; 10 LEs               ; 35 LEs                 ; Yes        ; |camera_test|camera_interface:m0|i2c_top:m0|wr_data_q[6]             ;
; 15:1               ; 2 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |camera_test|camera_interface:m0|i2c_top:m0|wr_data_q[7]             ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |camera_test|vga_interface:m2|vga_core:m0|vctr_d[9]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |camera_test|camera_interface:m0|brightness_d                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |camera_test|camera_interface:m0|brightness_d                        ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |camera_test|vga_interface:m2|Selector2                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |camera_test|sdram_interface:m1|sdram_controller:m0|Selector38       ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |camera_test|sdram_interface:m1|sdram_controller:m0|Selector37       ;
; 8:1                ; 10 bits   ; 50 LEs        ; 20 LEs               ; 30 LEs                 ; No         ; |camera_test|sdram_interface:m1|sdram_controller:m0|Selector24       ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |camera_test|camera_interface:m0|debounce_explicit:m3|Selector4      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |camera_test|camera_interface:m0|debounce_explicit:m6|Selector4      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |camera_test|camera_interface:m0|debounce_explicit:m5|Selector4      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |camera_test|camera_interface:m0|debounce_explicit:m4|Selector4      ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |camera_test|sdram_interface:m1|sdram_controller:m0|Selector27       ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |camera_test|camera_interface:m0|debounce_explicit:m3|Selector1      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |camera_test|camera_interface:m0|debounce_explicit:m6|Selector3      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |camera_test|camera_interface:m0|debounce_explicit:m5|Selector3      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |camera_test|camera_interface:m0|debounce_explicit:m4|Selector1      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |camera_test|camera_interface:m0|Selector29                          ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; No         ; |camera_test|camera_interface:m0|i2c_top:m0|Selector22               ;
; 13:1               ; 3 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |camera_test|camera_interface:m0|Selector0                           ;
; 14:1               ; 2 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; No         ; |camera_test|camera_interface:m0|Selector2                           ;
; 14:1               ; 2 bits    ; 18 LEs        ; 4 LEs                ; 14 LEs                 ; No         ; |camera_test|camera_interface:m0|Selector8                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_interface:m0|i2c_top:m0 ;
+----------------+--------+---------------------------------------------------+
; Parameter Name ; Value  ; Type                                              ;
+----------------+--------+---------------------------------------------------+
; freq           ; 100000 ; Signed Integer                                    ;
+----------------+--------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_interface:m0|dcm_24MHz:m1|altpll:altpll_component ;
+-------------------------------+-----------------------------+-----------------------------------------+
; Parameter Name                ; Value                       ; Type                                    ;
+-------------------------------+-----------------------------+-----------------------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                                 ;
; PLL_TYPE                      ; AUTO                        ; Untyped                                 ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=dcm_24MHz ; Untyped                                 ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                                 ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                                 ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                                 ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                                 ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer                          ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                                 ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                                 ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                                 ;
; LOCK_HIGH                     ; 1                           ; Untyped                                 ;
; LOCK_LOW                      ; 1                           ; Untyped                                 ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped                                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped                                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                                 ;
; SKIP_VCO                      ; OFF                         ; Untyped                                 ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                                 ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                                 ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                                 ;
; BANDWIDTH                     ; 0                           ; Untyped                                 ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                                 ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                                 ;
; DOWN_SPREAD                   ; 0                           ; Untyped                                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                                 ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                                 ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                                 ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                                 ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                                 ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                                 ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                                 ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped                                 ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped                                 ;
; CLK1_MULTIPLY_BY              ; 1                           ; Untyped                                 ;
; CLK0_MULTIPLY_BY              ; 12                          ; Signed Integer                          ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                                 ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                                 ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                                 ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                                 ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                                 ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                                 ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped                                 ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped                                 ;
; CLK1_DIVIDE_BY                ; 1                           ; Untyped                                 ;
; CLK0_DIVIDE_BY                ; 25                          ; Signed Integer                          ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                                 ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                                 ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                                 ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                                 ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                                 ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                                 ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                                 ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                                 ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped                                 ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped                                 ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                                 ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                                 ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                                 ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                                 ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                                 ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                                 ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                                 ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                                 ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                                 ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                                 ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                                 ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                                 ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped                                 ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped                                 ;
; CLK1_DUTY_CYCLE               ; 50                          ; Untyped                                 ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer                          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                 ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                                 ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                                 ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                                 ;
; DPA_DIVIDER                   ; 0                           ; Untyped                                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                                 ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                                 ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                                 ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                                 ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                                 ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                                 ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                                 ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                                 ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                                 ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                                 ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                                 ;
; VCO_MIN                       ; 0                           ; Untyped                                 ;
; VCO_MAX                       ; 0                           ; Untyped                                 ;
; VCO_CENTER                    ; 0                           ; Untyped                                 ;
; PFD_MIN                       ; 0                           ; Untyped                                 ;
; PFD_MAX                       ; 0                           ; Untyped                                 ;
; M_INITIAL                     ; 0                           ; Untyped                                 ;
; M                             ; 0                           ; Untyped                                 ;
; N                             ; 1                           ; Untyped                                 ;
; M2                            ; 1                           ; Untyped                                 ;
; N2                            ; 1                           ; Untyped                                 ;
; SS                            ; 1                           ; Untyped                                 ;
; C0_HIGH                       ; 0                           ; Untyped                                 ;
; C1_HIGH                       ; 0                           ; Untyped                                 ;
; C2_HIGH                       ; 0                           ; Untyped                                 ;
; C3_HIGH                       ; 0                           ; Untyped                                 ;
; C4_HIGH                       ; 0                           ; Untyped                                 ;
; C5_HIGH                       ; 0                           ; Untyped                                 ;
; C6_HIGH                       ; 0                           ; Untyped                                 ;
; C7_HIGH                       ; 0                           ; Untyped                                 ;
; C8_HIGH                       ; 0                           ; Untyped                                 ;
; C9_HIGH                       ; 0                           ; Untyped                                 ;
; C0_LOW                        ; 0                           ; Untyped                                 ;
; C1_LOW                        ; 0                           ; Untyped                                 ;
; C2_LOW                        ; 0                           ; Untyped                                 ;
; C3_LOW                        ; 0                           ; Untyped                                 ;
; C4_LOW                        ; 0                           ; Untyped                                 ;
; C5_LOW                        ; 0                           ; Untyped                                 ;
; C6_LOW                        ; 0                           ; Untyped                                 ;
; C7_LOW                        ; 0                           ; Untyped                                 ;
; C8_LOW                        ; 0                           ; Untyped                                 ;
; C9_LOW                        ; 0                           ; Untyped                                 ;
; C0_INITIAL                    ; 0                           ; Untyped                                 ;
; C1_INITIAL                    ; 0                           ; Untyped                                 ;
; C2_INITIAL                    ; 0                           ; Untyped                                 ;
; C3_INITIAL                    ; 0                           ; Untyped                                 ;
; C4_INITIAL                    ; 0                           ; Untyped                                 ;
; C5_INITIAL                    ; 0                           ; Untyped                                 ;
; C6_INITIAL                    ; 0                           ; Untyped                                 ;
; C7_INITIAL                    ; 0                           ; Untyped                                 ;
; C8_INITIAL                    ; 0                           ; Untyped                                 ;
; C9_INITIAL                    ; 0                           ; Untyped                                 ;
; C0_MODE                       ; BYPASS                      ; Untyped                                 ;
; C1_MODE                       ; BYPASS                      ; Untyped                                 ;
; C2_MODE                       ; BYPASS                      ; Untyped                                 ;
; C3_MODE                       ; BYPASS                      ; Untyped                                 ;
; C4_MODE                       ; BYPASS                      ; Untyped                                 ;
; C5_MODE                       ; BYPASS                      ; Untyped                                 ;
; C6_MODE                       ; BYPASS                      ; Untyped                                 ;
; C7_MODE                       ; BYPASS                      ; Untyped                                 ;
; C8_MODE                       ; BYPASS                      ; Untyped                                 ;
; C9_MODE                       ; BYPASS                      ; Untyped                                 ;
; C0_PH                         ; 0                           ; Untyped                                 ;
; C1_PH                         ; 0                           ; Untyped                                 ;
; C2_PH                         ; 0                           ; Untyped                                 ;
; C3_PH                         ; 0                           ; Untyped                                 ;
; C4_PH                         ; 0                           ; Untyped                                 ;
; C5_PH                         ; 0                           ; Untyped                                 ;
; C6_PH                         ; 0                           ; Untyped                                 ;
; C7_PH                         ; 0                           ; Untyped                                 ;
; C8_PH                         ; 0                           ; Untyped                                 ;
; C9_PH                         ; 0                           ; Untyped                                 ;
; L0_HIGH                       ; 1                           ; Untyped                                 ;
; L1_HIGH                       ; 1                           ; Untyped                                 ;
; G0_HIGH                       ; 1                           ; Untyped                                 ;
; G1_HIGH                       ; 1                           ; Untyped                                 ;
; G2_HIGH                       ; 1                           ; Untyped                                 ;
; G3_HIGH                       ; 1                           ; Untyped                                 ;
; E0_HIGH                       ; 1                           ; Untyped                                 ;
; E1_HIGH                       ; 1                           ; Untyped                                 ;
; E2_HIGH                       ; 1                           ; Untyped                                 ;
; E3_HIGH                       ; 1                           ; Untyped                                 ;
; L0_LOW                        ; 1                           ; Untyped                                 ;
; L1_LOW                        ; 1                           ; Untyped                                 ;
; G0_LOW                        ; 1                           ; Untyped                                 ;
; G1_LOW                        ; 1                           ; Untyped                                 ;
; G2_LOW                        ; 1                           ; Untyped                                 ;
; G3_LOW                        ; 1                           ; Untyped                                 ;
; E0_LOW                        ; 1                           ; Untyped                                 ;
; E1_LOW                        ; 1                           ; Untyped                                 ;
; E2_LOW                        ; 1                           ; Untyped                                 ;
; E3_LOW                        ; 1                           ; Untyped                                 ;
; L0_INITIAL                    ; 1                           ; Untyped                                 ;
; L1_INITIAL                    ; 1                           ; Untyped                                 ;
; G0_INITIAL                    ; 1                           ; Untyped                                 ;
; G1_INITIAL                    ; 1                           ; Untyped                                 ;
; G2_INITIAL                    ; 1                           ; Untyped                                 ;
; G3_INITIAL                    ; 1                           ; Untyped                                 ;
; E0_INITIAL                    ; 1                           ; Untyped                                 ;
; E1_INITIAL                    ; 1                           ; Untyped                                 ;
; E2_INITIAL                    ; 1                           ; Untyped                                 ;
; E3_INITIAL                    ; 1                           ; Untyped                                 ;
; L0_MODE                       ; BYPASS                      ; Untyped                                 ;
; L1_MODE                       ; BYPASS                      ; Untyped                                 ;
; G0_MODE                       ; BYPASS                      ; Untyped                                 ;
; G1_MODE                       ; BYPASS                      ; Untyped                                 ;
; G2_MODE                       ; BYPASS                      ; Untyped                                 ;
; G3_MODE                       ; BYPASS                      ; Untyped                                 ;
; E0_MODE                       ; BYPASS                      ; Untyped                                 ;
; E1_MODE                       ; BYPASS                      ; Untyped                                 ;
; E2_MODE                       ; BYPASS                      ; Untyped                                 ;
; E3_MODE                       ; BYPASS                      ; Untyped                                 ;
; L0_PH                         ; 0                           ; Untyped                                 ;
; L1_PH                         ; 0                           ; Untyped                                 ;
; G0_PH                         ; 0                           ; Untyped                                 ;
; G1_PH                         ; 0                           ; Untyped                                 ;
; G2_PH                         ; 0                           ; Untyped                                 ;
; G3_PH                         ; 0                           ; Untyped                                 ;
; E0_PH                         ; 0                           ; Untyped                                 ;
; E1_PH                         ; 0                           ; Untyped                                 ;
; E2_PH                         ; 0                           ; Untyped                                 ;
; E3_PH                         ; 0                           ; Untyped                                 ;
; M_PH                          ; 0                           ; Untyped                                 ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                                 ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                                 ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                                 ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                                 ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                                 ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                                 ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                                 ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                                 ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                                 ;
; CLK0_COUNTER                  ; G0                          ; Untyped                                 ;
; CLK1_COUNTER                  ; G0                          ; Untyped                                 ;
; CLK2_COUNTER                  ; G0                          ; Untyped                                 ;
; CLK3_COUNTER                  ; G0                          ; Untyped                                 ;
; CLK4_COUNTER                  ; G0                          ; Untyped                                 ;
; CLK5_COUNTER                  ; G0                          ; Untyped                                 ;
; CLK6_COUNTER                  ; E0                          ; Untyped                                 ;
; CLK7_COUNTER                  ; E1                          ; Untyped                                 ;
; CLK8_COUNTER                  ; E2                          ; Untyped                                 ;
; CLK9_COUNTER                  ; E3                          ; Untyped                                 ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                                 ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                                 ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                                 ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                                 ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                                 ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                                 ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                                 ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                                 ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                                 ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                                 ;
; M_TIME_DELAY                  ; 0                           ; Untyped                                 ;
; N_TIME_DELAY                  ; 0                           ; Untyped                                 ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                                 ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                                 ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                                 ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                                 ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                                 ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                                 ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                                 ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                                 ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                                 ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                                 ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                                 ;
; VCO_POST_SCALE                ; 0                           ; Untyped                                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                                 ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                ; Untyped                                 ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                                 ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                                 ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                                 ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                                 ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                                 ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                                 ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                                 ;
; PORT_CLK1                     ; PORT_UNUSED                 ; Untyped                                 ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped                                 ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped                                 ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                                 ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                                 ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                                 ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                                 ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                                 ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                                 ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                                 ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                                 ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                                 ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                                 ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                                 ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                                 ;
; PORT_ARESET                   ; PORT_UNUSED                 ; Untyped                                 ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                                 ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                                 ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                                 ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                                 ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                                 ;
; PORT_LOCKED                   ; PORT_UNUSED                 ; Untyped                                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                                 ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                                 ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                                 ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                                 ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                                 ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                                 ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                                 ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                                 ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                                 ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                                 ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                                 ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                                 ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                                 ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                                 ;
; CBXI_PARAMETER                ; dcm_24MHz_altpll            ; Untyped                                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                                 ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer                          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                                 ;
; DEVICE_FAMILY                 ; Cyclone IV E                ; Untyped                                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                                 ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE                          ;
+-------------------------------+-----------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_interface:m0|asyn_fifo:m2 ;
+------------------+-------+----------------------------------------------------+
; Parameter Name   ; Value ; Type                                               ;
+------------------+-------+----------------------------------------------------+
; DATA_WIDTH       ; 16    ; Signed Integer                                     ;
; FIFO_DEPTH_WIDTH ; 10    ; Signed Integer                                     ;
+------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; ADDR_WIDTH     ; 10    ; Signed Integer                                                         ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_interface:m1|asyn_fifo:m2 ;
+------------------+-------+---------------------------------------------------+
; Parameter Name   ; Value ; Type                                              ;
+------------------+-------+---------------------------------------------------+
; DATA_WIDTH       ; 16    ; Signed Integer                                    ;
; FIFO_DEPTH_WIDTH ; 10    ; Signed Integer                                    ;
+------------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; ADDR_WIDTH     ; 10    ; Signed Integer                                                        ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_interface:m2|dcm_25MHz:m1|altpll:altpll_component ;
+-------------------------------+-----------------------------+--------------------------------------+
; Parameter Name                ; Value                       ; Type                                 ;
+-------------------------------+-----------------------------+--------------------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                              ;
; PLL_TYPE                      ; AUTO                        ; Untyped                              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=dcm_25MHz ; Untyped                              ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                              ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                              ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                              ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer                       ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                              ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                              ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                              ;
; LOCK_HIGH                     ; 1                           ; Untyped                              ;
; LOCK_LOW                      ; 1                           ; Untyped                              ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped                              ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped                              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                              ;
; SKIP_VCO                      ; OFF                         ; Untyped                              ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                              ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                              ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                              ;
; BANDWIDTH                     ; 0                           ; Untyped                              ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                              ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                              ;
; DOWN_SPREAD                   ; 0                           ; Untyped                              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                              ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                              ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                              ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                              ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                              ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                              ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                              ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped                              ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped                              ;
; CLK1_MULTIPLY_BY              ; 1                           ; Untyped                              ;
; CLK0_MULTIPLY_BY              ; 1                           ; Signed Integer                       ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                              ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                              ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                              ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                              ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                              ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                              ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped                              ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped                              ;
; CLK1_DIVIDE_BY                ; 1                           ; Untyped                              ;
; CLK0_DIVIDE_BY                ; 2                           ; Signed Integer                       ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                              ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                              ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                              ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                              ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                              ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                              ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                              ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                              ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped                              ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped                              ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                              ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                              ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                              ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                              ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                              ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                              ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                              ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                              ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                              ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                              ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                              ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                              ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped                              ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped                              ;
; CLK1_DUTY_CYCLE               ; 50                          ; Untyped                              ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer                       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                              ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                              ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                              ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                              ;
; DPA_DIVIDER                   ; 0                           ; Untyped                              ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                              ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                              ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                              ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                              ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                              ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                              ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                              ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                              ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                              ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                              ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                              ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                              ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                              ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                              ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                              ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                              ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                              ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                              ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                              ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                              ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                              ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                              ;
; VCO_MIN                       ; 0                           ; Untyped                              ;
; VCO_MAX                       ; 0                           ; Untyped                              ;
; VCO_CENTER                    ; 0                           ; Untyped                              ;
; PFD_MIN                       ; 0                           ; Untyped                              ;
; PFD_MAX                       ; 0                           ; Untyped                              ;
; M_INITIAL                     ; 0                           ; Untyped                              ;
; M                             ; 0                           ; Untyped                              ;
; N                             ; 1                           ; Untyped                              ;
; M2                            ; 1                           ; Untyped                              ;
; N2                            ; 1                           ; Untyped                              ;
; SS                            ; 1                           ; Untyped                              ;
; C0_HIGH                       ; 0                           ; Untyped                              ;
; C1_HIGH                       ; 0                           ; Untyped                              ;
; C2_HIGH                       ; 0                           ; Untyped                              ;
; C3_HIGH                       ; 0                           ; Untyped                              ;
; C4_HIGH                       ; 0                           ; Untyped                              ;
; C5_HIGH                       ; 0                           ; Untyped                              ;
; C6_HIGH                       ; 0                           ; Untyped                              ;
; C7_HIGH                       ; 0                           ; Untyped                              ;
; C8_HIGH                       ; 0                           ; Untyped                              ;
; C9_HIGH                       ; 0                           ; Untyped                              ;
; C0_LOW                        ; 0                           ; Untyped                              ;
; C1_LOW                        ; 0                           ; Untyped                              ;
; C2_LOW                        ; 0                           ; Untyped                              ;
; C3_LOW                        ; 0                           ; Untyped                              ;
; C4_LOW                        ; 0                           ; Untyped                              ;
; C5_LOW                        ; 0                           ; Untyped                              ;
; C6_LOW                        ; 0                           ; Untyped                              ;
; C7_LOW                        ; 0                           ; Untyped                              ;
; C8_LOW                        ; 0                           ; Untyped                              ;
; C9_LOW                        ; 0                           ; Untyped                              ;
; C0_INITIAL                    ; 0                           ; Untyped                              ;
; C1_INITIAL                    ; 0                           ; Untyped                              ;
; C2_INITIAL                    ; 0                           ; Untyped                              ;
; C3_INITIAL                    ; 0                           ; Untyped                              ;
; C4_INITIAL                    ; 0                           ; Untyped                              ;
; C5_INITIAL                    ; 0                           ; Untyped                              ;
; C6_INITIAL                    ; 0                           ; Untyped                              ;
; C7_INITIAL                    ; 0                           ; Untyped                              ;
; C8_INITIAL                    ; 0                           ; Untyped                              ;
; C9_INITIAL                    ; 0                           ; Untyped                              ;
; C0_MODE                       ; BYPASS                      ; Untyped                              ;
; C1_MODE                       ; BYPASS                      ; Untyped                              ;
; C2_MODE                       ; BYPASS                      ; Untyped                              ;
; C3_MODE                       ; BYPASS                      ; Untyped                              ;
; C4_MODE                       ; BYPASS                      ; Untyped                              ;
; C5_MODE                       ; BYPASS                      ; Untyped                              ;
; C6_MODE                       ; BYPASS                      ; Untyped                              ;
; C7_MODE                       ; BYPASS                      ; Untyped                              ;
; C8_MODE                       ; BYPASS                      ; Untyped                              ;
; C9_MODE                       ; BYPASS                      ; Untyped                              ;
; C0_PH                         ; 0                           ; Untyped                              ;
; C1_PH                         ; 0                           ; Untyped                              ;
; C2_PH                         ; 0                           ; Untyped                              ;
; C3_PH                         ; 0                           ; Untyped                              ;
; C4_PH                         ; 0                           ; Untyped                              ;
; C5_PH                         ; 0                           ; Untyped                              ;
; C6_PH                         ; 0                           ; Untyped                              ;
; C7_PH                         ; 0                           ; Untyped                              ;
; C8_PH                         ; 0                           ; Untyped                              ;
; C9_PH                         ; 0                           ; Untyped                              ;
; L0_HIGH                       ; 1                           ; Untyped                              ;
; L1_HIGH                       ; 1                           ; Untyped                              ;
; G0_HIGH                       ; 1                           ; Untyped                              ;
; G1_HIGH                       ; 1                           ; Untyped                              ;
; G2_HIGH                       ; 1                           ; Untyped                              ;
; G3_HIGH                       ; 1                           ; Untyped                              ;
; E0_HIGH                       ; 1                           ; Untyped                              ;
; E1_HIGH                       ; 1                           ; Untyped                              ;
; E2_HIGH                       ; 1                           ; Untyped                              ;
; E3_HIGH                       ; 1                           ; Untyped                              ;
; L0_LOW                        ; 1                           ; Untyped                              ;
; L1_LOW                        ; 1                           ; Untyped                              ;
; G0_LOW                        ; 1                           ; Untyped                              ;
; G1_LOW                        ; 1                           ; Untyped                              ;
; G2_LOW                        ; 1                           ; Untyped                              ;
; G3_LOW                        ; 1                           ; Untyped                              ;
; E0_LOW                        ; 1                           ; Untyped                              ;
; E1_LOW                        ; 1                           ; Untyped                              ;
; E2_LOW                        ; 1                           ; Untyped                              ;
; E3_LOW                        ; 1                           ; Untyped                              ;
; L0_INITIAL                    ; 1                           ; Untyped                              ;
; L1_INITIAL                    ; 1                           ; Untyped                              ;
; G0_INITIAL                    ; 1                           ; Untyped                              ;
; G1_INITIAL                    ; 1                           ; Untyped                              ;
; G2_INITIAL                    ; 1                           ; Untyped                              ;
; G3_INITIAL                    ; 1                           ; Untyped                              ;
; E0_INITIAL                    ; 1                           ; Untyped                              ;
; E1_INITIAL                    ; 1                           ; Untyped                              ;
; E2_INITIAL                    ; 1                           ; Untyped                              ;
; E3_INITIAL                    ; 1                           ; Untyped                              ;
; L0_MODE                       ; BYPASS                      ; Untyped                              ;
; L1_MODE                       ; BYPASS                      ; Untyped                              ;
; G0_MODE                       ; BYPASS                      ; Untyped                              ;
; G1_MODE                       ; BYPASS                      ; Untyped                              ;
; G2_MODE                       ; BYPASS                      ; Untyped                              ;
; G3_MODE                       ; BYPASS                      ; Untyped                              ;
; E0_MODE                       ; BYPASS                      ; Untyped                              ;
; E1_MODE                       ; BYPASS                      ; Untyped                              ;
; E2_MODE                       ; BYPASS                      ; Untyped                              ;
; E3_MODE                       ; BYPASS                      ; Untyped                              ;
; L0_PH                         ; 0                           ; Untyped                              ;
; L1_PH                         ; 0                           ; Untyped                              ;
; G0_PH                         ; 0                           ; Untyped                              ;
; G1_PH                         ; 0                           ; Untyped                              ;
; G2_PH                         ; 0                           ; Untyped                              ;
; G3_PH                         ; 0                           ; Untyped                              ;
; E0_PH                         ; 0                           ; Untyped                              ;
; E1_PH                         ; 0                           ; Untyped                              ;
; E2_PH                         ; 0                           ; Untyped                              ;
; E3_PH                         ; 0                           ; Untyped                              ;
; M_PH                          ; 0                           ; Untyped                              ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                              ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                              ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                              ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                              ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                              ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                              ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                              ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                              ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                              ;
; CLK0_COUNTER                  ; G0                          ; Untyped                              ;
; CLK1_COUNTER                  ; G0                          ; Untyped                              ;
; CLK2_COUNTER                  ; G0                          ; Untyped                              ;
; CLK3_COUNTER                  ; G0                          ; Untyped                              ;
; CLK4_COUNTER                  ; G0                          ; Untyped                              ;
; CLK5_COUNTER                  ; G0                          ; Untyped                              ;
; CLK6_COUNTER                  ; E0                          ; Untyped                              ;
; CLK7_COUNTER                  ; E1                          ; Untyped                              ;
; CLK8_COUNTER                  ; E2                          ; Untyped                              ;
; CLK9_COUNTER                  ; E3                          ; Untyped                              ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                              ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                              ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                              ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                              ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                              ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                              ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                              ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                              ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                              ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                              ;
; M_TIME_DELAY                  ; 0                           ; Untyped                              ;
; N_TIME_DELAY                  ; 0                           ; Untyped                              ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                              ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                              ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                              ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                              ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                              ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                              ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                              ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                              ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                              ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                              ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                              ;
; VCO_POST_SCALE                ; 0                           ; Untyped                              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                ; Untyped                              ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                              ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                              ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                              ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                              ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                              ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                              ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                              ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                              ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                              ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                              ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                              ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                              ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                              ;
; PORT_CLK1                     ; PORT_UNUSED                 ; Untyped                              ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped                              ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped                              ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                              ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                              ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                              ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                              ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                              ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                              ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                              ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                              ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                              ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                              ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                              ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                              ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                              ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                              ;
; PORT_ARESET                   ; PORT_UNUSED                 ; Untyped                              ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                              ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                              ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                              ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                              ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                              ;
; PORT_LOCKED                   ; PORT_UNUSED                 ; Untyped                              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                              ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                              ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                              ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                              ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                              ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                              ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                              ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                              ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                              ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                              ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                              ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                              ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                              ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                              ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                              ;
; CBXI_PARAMETER                ; dcm_25MHz_altpll            ; Untyped                              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                              ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                              ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer                       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                              ;
; DEVICE_FAMILY                 ; Cyclone IV E                ; Untyped                              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                              ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE                       ;
+-------------------------------+-----------------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dcm_165MHz:m3|altpll:altpll_component ;
+-------------------------------+------------------------------+---------------------+
; Parameter Name                ; Value                        ; Type                ;
+-------------------------------+------------------------------+---------------------+
; OPERATION_MODE                ; NORMAL                       ; Untyped             ;
; PLL_TYPE                      ; AUTO                         ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=dcm_165MHz ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                          ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                         ; Untyped             ;
; SCAN_CHAIN                    ; LONG                         ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                       ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                        ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                            ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                           ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                            ; Untyped             ;
; LOCK_HIGH                     ; 1                            ; Untyped             ;
; LOCK_LOW                      ; 1                            ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                            ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                            ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                          ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                          ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                          ; Untyped             ;
; SKIP_VCO                      ; OFF                          ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                            ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                         ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0                      ; Untyped             ;
; BANDWIDTH                     ; 0                            ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                         ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                            ; Untyped             ;
; DOWN_SPREAD                   ; 0                            ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                          ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                          ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                            ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                            ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                            ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                            ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                            ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                            ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 1                            ; Untyped             ;
; CLK2_MULTIPLY_BY              ; 1                            ; Untyped             ;
; CLK1_MULTIPLY_BY              ; 1                            ; Untyped             ;
; CLK0_MULTIPLY_BY              ; 33                           ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                            ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                            ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                            ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                            ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                            ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                            ; Untyped             ;
; CLK3_DIVIDE_BY                ; 1                            ; Untyped             ;
; CLK2_DIVIDE_BY                ; 1                            ; Untyped             ;
; CLK1_DIVIDE_BY                ; 1                            ; Untyped             ;
; CLK0_DIVIDE_BY                ; 10                           ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK1_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                            ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                            ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                            ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                            ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                            ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                            ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                           ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                           ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                           ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                           ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                           ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                           ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                           ; Untyped             ;
; CLK2_DUTY_CYCLE               ; 50                           ; Untyped             ;
; CLK1_DUTY_CYCLE               ; 50                           ; Untyped             ;
; CLK0_DUTY_CYCLE               ; 50                           ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                        ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                       ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                       ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                       ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                            ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                            ; Untyped             ;
; DPA_DIVIDER                   ; 0                            ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                            ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                            ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                            ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                            ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                            ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                            ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                            ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                            ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                            ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                            ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                            ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                            ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                            ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                            ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                            ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                            ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                           ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                           ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                           ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                           ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                            ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                            ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                            ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                            ; Untyped             ;
; VCO_MIN                       ; 0                            ; Untyped             ;
; VCO_MAX                       ; 0                            ; Untyped             ;
; VCO_CENTER                    ; 0                            ; Untyped             ;
; PFD_MIN                       ; 0                            ; Untyped             ;
; PFD_MAX                       ; 0                            ; Untyped             ;
; M_INITIAL                     ; 0                            ; Untyped             ;
; M                             ; 0                            ; Untyped             ;
; N                             ; 1                            ; Untyped             ;
; M2                            ; 1                            ; Untyped             ;
; N2                            ; 1                            ; Untyped             ;
; SS                            ; 1                            ; Untyped             ;
; C0_HIGH                       ; 0                            ; Untyped             ;
; C1_HIGH                       ; 0                            ; Untyped             ;
; C2_HIGH                       ; 0                            ; Untyped             ;
; C3_HIGH                       ; 0                            ; Untyped             ;
; C4_HIGH                       ; 0                            ; Untyped             ;
; C5_HIGH                       ; 0                            ; Untyped             ;
; C6_HIGH                       ; 0                            ; Untyped             ;
; C7_HIGH                       ; 0                            ; Untyped             ;
; C8_HIGH                       ; 0                            ; Untyped             ;
; C9_HIGH                       ; 0                            ; Untyped             ;
; C0_LOW                        ; 0                            ; Untyped             ;
; C1_LOW                        ; 0                            ; Untyped             ;
; C2_LOW                        ; 0                            ; Untyped             ;
; C3_LOW                        ; 0                            ; Untyped             ;
; C4_LOW                        ; 0                            ; Untyped             ;
; C5_LOW                        ; 0                            ; Untyped             ;
; C6_LOW                        ; 0                            ; Untyped             ;
; C7_LOW                        ; 0                            ; Untyped             ;
; C8_LOW                        ; 0                            ; Untyped             ;
; C9_LOW                        ; 0                            ; Untyped             ;
; C0_INITIAL                    ; 0                            ; Untyped             ;
; C1_INITIAL                    ; 0                            ; Untyped             ;
; C2_INITIAL                    ; 0                            ; Untyped             ;
; C3_INITIAL                    ; 0                            ; Untyped             ;
; C4_INITIAL                    ; 0                            ; Untyped             ;
; C5_INITIAL                    ; 0                            ; Untyped             ;
; C6_INITIAL                    ; 0                            ; Untyped             ;
; C7_INITIAL                    ; 0                            ; Untyped             ;
; C8_INITIAL                    ; 0                            ; Untyped             ;
; C9_INITIAL                    ; 0                            ; Untyped             ;
; C0_MODE                       ; BYPASS                       ; Untyped             ;
; C1_MODE                       ; BYPASS                       ; Untyped             ;
; C2_MODE                       ; BYPASS                       ; Untyped             ;
; C3_MODE                       ; BYPASS                       ; Untyped             ;
; C4_MODE                       ; BYPASS                       ; Untyped             ;
; C5_MODE                       ; BYPASS                       ; Untyped             ;
; C6_MODE                       ; BYPASS                       ; Untyped             ;
; C7_MODE                       ; BYPASS                       ; Untyped             ;
; C8_MODE                       ; BYPASS                       ; Untyped             ;
; C9_MODE                       ; BYPASS                       ; Untyped             ;
; C0_PH                         ; 0                            ; Untyped             ;
; C1_PH                         ; 0                            ; Untyped             ;
; C2_PH                         ; 0                            ; Untyped             ;
; C3_PH                         ; 0                            ; Untyped             ;
; C4_PH                         ; 0                            ; Untyped             ;
; C5_PH                         ; 0                            ; Untyped             ;
; C6_PH                         ; 0                            ; Untyped             ;
; C7_PH                         ; 0                            ; Untyped             ;
; C8_PH                         ; 0                            ; Untyped             ;
; C9_PH                         ; 0                            ; Untyped             ;
; L0_HIGH                       ; 1                            ; Untyped             ;
; L1_HIGH                       ; 1                            ; Untyped             ;
; G0_HIGH                       ; 1                            ; Untyped             ;
; G1_HIGH                       ; 1                            ; Untyped             ;
; G2_HIGH                       ; 1                            ; Untyped             ;
; G3_HIGH                       ; 1                            ; Untyped             ;
; E0_HIGH                       ; 1                            ; Untyped             ;
; E1_HIGH                       ; 1                            ; Untyped             ;
; E2_HIGH                       ; 1                            ; Untyped             ;
; E3_HIGH                       ; 1                            ; Untyped             ;
; L0_LOW                        ; 1                            ; Untyped             ;
; L1_LOW                        ; 1                            ; Untyped             ;
; G0_LOW                        ; 1                            ; Untyped             ;
; G1_LOW                        ; 1                            ; Untyped             ;
; G2_LOW                        ; 1                            ; Untyped             ;
; G3_LOW                        ; 1                            ; Untyped             ;
; E0_LOW                        ; 1                            ; Untyped             ;
; E1_LOW                        ; 1                            ; Untyped             ;
; E2_LOW                        ; 1                            ; Untyped             ;
; E3_LOW                        ; 1                            ; Untyped             ;
; L0_INITIAL                    ; 1                            ; Untyped             ;
; L1_INITIAL                    ; 1                            ; Untyped             ;
; G0_INITIAL                    ; 1                            ; Untyped             ;
; G1_INITIAL                    ; 1                            ; Untyped             ;
; G2_INITIAL                    ; 1                            ; Untyped             ;
; G3_INITIAL                    ; 1                            ; Untyped             ;
; E0_INITIAL                    ; 1                            ; Untyped             ;
; E1_INITIAL                    ; 1                            ; Untyped             ;
; E2_INITIAL                    ; 1                            ; Untyped             ;
; E3_INITIAL                    ; 1                            ; Untyped             ;
; L0_MODE                       ; BYPASS                       ; Untyped             ;
; L1_MODE                       ; BYPASS                       ; Untyped             ;
; G0_MODE                       ; BYPASS                       ; Untyped             ;
; G1_MODE                       ; BYPASS                       ; Untyped             ;
; G2_MODE                       ; BYPASS                       ; Untyped             ;
; G3_MODE                       ; BYPASS                       ; Untyped             ;
; E0_MODE                       ; BYPASS                       ; Untyped             ;
; E1_MODE                       ; BYPASS                       ; Untyped             ;
; E2_MODE                       ; BYPASS                       ; Untyped             ;
; E3_MODE                       ; BYPASS                       ; Untyped             ;
; L0_PH                         ; 0                            ; Untyped             ;
; L1_PH                         ; 0                            ; Untyped             ;
; G0_PH                         ; 0                            ; Untyped             ;
; G1_PH                         ; 0                            ; Untyped             ;
; G2_PH                         ; 0                            ; Untyped             ;
; G3_PH                         ; 0                            ; Untyped             ;
; E0_PH                         ; 0                            ; Untyped             ;
; E1_PH                         ; 0                            ; Untyped             ;
; E2_PH                         ; 0                            ; Untyped             ;
; E3_PH                         ; 0                            ; Untyped             ;
; M_PH                          ; 0                            ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                          ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                          ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                          ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                          ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                          ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                          ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                          ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                          ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                          ; Untyped             ;
; CLK0_COUNTER                  ; G0                           ; Untyped             ;
; CLK1_COUNTER                  ; G0                           ; Untyped             ;
; CLK2_COUNTER                  ; G0                           ; Untyped             ;
; CLK3_COUNTER                  ; G0                           ; Untyped             ;
; CLK4_COUNTER                  ; G0                           ; Untyped             ;
; CLK5_COUNTER                  ; G0                           ; Untyped             ;
; CLK6_COUNTER                  ; E0                           ; Untyped             ;
; CLK7_COUNTER                  ; E1                           ; Untyped             ;
; CLK8_COUNTER                  ; E2                           ; Untyped             ;
; CLK9_COUNTER                  ; E3                           ; Untyped             ;
; L0_TIME_DELAY                 ; 0                            ; Untyped             ;
; L1_TIME_DELAY                 ; 0                            ; Untyped             ;
; G0_TIME_DELAY                 ; 0                            ; Untyped             ;
; G1_TIME_DELAY                 ; 0                            ; Untyped             ;
; G2_TIME_DELAY                 ; 0                            ; Untyped             ;
; G3_TIME_DELAY                 ; 0                            ; Untyped             ;
; E0_TIME_DELAY                 ; 0                            ; Untyped             ;
; E1_TIME_DELAY                 ; 0                            ; Untyped             ;
; E2_TIME_DELAY                 ; 0                            ; Untyped             ;
; E3_TIME_DELAY                 ; 0                            ; Untyped             ;
; M_TIME_DELAY                  ; 0                            ; Untyped             ;
; N_TIME_DELAY                  ; 0                            ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                           ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                           ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                           ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                           ; Untyped             ;
; ENABLE0_COUNTER               ; L0                           ; Untyped             ;
; ENABLE1_COUNTER               ; L0                           ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                            ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000                    ; Untyped             ;
; LOOP_FILTER_C                 ; 5                            ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                         ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                         ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                         ; Untyped             ;
; VCO_POST_SCALE                ; 0                            ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                            ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                            ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                            ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                 ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLK0                     ; PORT_USED                    ; Untyped             ;
; PORT_CLK1                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLK2                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLK3                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED                  ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED                    ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED                  ; Untyped             ;
; PORT_ARESET                   ; PORT_UNUSED                  ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED                  ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_LOCKED                   ; PORT_UNUSED                  ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                  ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED                  ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED                  ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED                  ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                  ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY            ; Untyped             ;
; M_TEST_SOURCE                 ; 5                            ; Untyped             ;
; C0_TEST_SOURCE                ; 5                            ; Untyped             ;
; C1_TEST_SOURCE                ; 5                            ; Untyped             ;
; C2_TEST_SOURCE                ; 5                            ; Untyped             ;
; C3_TEST_SOURCE                ; 5                            ; Untyped             ;
; C4_TEST_SOURCE                ; 5                            ; Untyped             ;
; C5_TEST_SOURCE                ; 5                            ; Untyped             ;
; C6_TEST_SOURCE                ; 5                            ; Untyped             ;
; C7_TEST_SOURCE                ; 5                            ; Untyped             ;
; C8_TEST_SOURCE                ; 5                            ; Untyped             ;
; C9_TEST_SOURCE                ; 5                            ; Untyped             ;
; CBXI_PARAMETER                ; dcm_165MHz_altpll            ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                         ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                            ; Untyped             ;
; WIDTH_CLOCK                   ; 5                            ; Signed Integer      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                            ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                          ; Untyped             ;
; DEVICE_FAMILY                 ; Cyclone IV E                 ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                       ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                          ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                          ; IGNORE_CASCADE      ;
+-------------------------------+------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dcm_25MHz:m4|altpll:altpll_component ;
+-------------------------------+-----------------------------+---------------------+
; Parameter Name                ; Value                       ; Type                ;
+-------------------------------+-----------------------------+---------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped             ;
; PLL_TYPE                      ; AUTO                        ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=dcm_25MHz ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped             ;
; SCAN_CHAIN                    ; LONG                        ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped             ;
; LOCK_HIGH                     ; 1                           ; Untyped             ;
; LOCK_LOW                      ; 1                           ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped             ;
; SKIP_VCO                      ; OFF                         ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped             ;
; BANDWIDTH                     ; 0                           ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped             ;
; DOWN_SPREAD                   ; 0                           ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK1_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK0_MULTIPLY_BY              ; 1                           ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK1_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK0_DIVIDE_BY                ; 2                           ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK1_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped             ;
; DPA_DIVIDER                   ; 0                           ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped             ;
; VCO_MIN                       ; 0                           ; Untyped             ;
; VCO_MAX                       ; 0                           ; Untyped             ;
; VCO_CENTER                    ; 0                           ; Untyped             ;
; PFD_MIN                       ; 0                           ; Untyped             ;
; PFD_MAX                       ; 0                           ; Untyped             ;
; M_INITIAL                     ; 0                           ; Untyped             ;
; M                             ; 0                           ; Untyped             ;
; N                             ; 1                           ; Untyped             ;
; M2                            ; 1                           ; Untyped             ;
; N2                            ; 1                           ; Untyped             ;
; SS                            ; 1                           ; Untyped             ;
; C0_HIGH                       ; 0                           ; Untyped             ;
; C1_HIGH                       ; 0                           ; Untyped             ;
; C2_HIGH                       ; 0                           ; Untyped             ;
; C3_HIGH                       ; 0                           ; Untyped             ;
; C4_HIGH                       ; 0                           ; Untyped             ;
; C5_HIGH                       ; 0                           ; Untyped             ;
; C6_HIGH                       ; 0                           ; Untyped             ;
; C7_HIGH                       ; 0                           ; Untyped             ;
; C8_HIGH                       ; 0                           ; Untyped             ;
; C9_HIGH                       ; 0                           ; Untyped             ;
; C0_LOW                        ; 0                           ; Untyped             ;
; C1_LOW                        ; 0                           ; Untyped             ;
; C2_LOW                        ; 0                           ; Untyped             ;
; C3_LOW                        ; 0                           ; Untyped             ;
; C4_LOW                        ; 0                           ; Untyped             ;
; C5_LOW                        ; 0                           ; Untyped             ;
; C6_LOW                        ; 0                           ; Untyped             ;
; C7_LOW                        ; 0                           ; Untyped             ;
; C8_LOW                        ; 0                           ; Untyped             ;
; C9_LOW                        ; 0                           ; Untyped             ;
; C0_INITIAL                    ; 0                           ; Untyped             ;
; C1_INITIAL                    ; 0                           ; Untyped             ;
; C2_INITIAL                    ; 0                           ; Untyped             ;
; C3_INITIAL                    ; 0                           ; Untyped             ;
; C4_INITIAL                    ; 0                           ; Untyped             ;
; C5_INITIAL                    ; 0                           ; Untyped             ;
; C6_INITIAL                    ; 0                           ; Untyped             ;
; C7_INITIAL                    ; 0                           ; Untyped             ;
; C8_INITIAL                    ; 0                           ; Untyped             ;
; C9_INITIAL                    ; 0                           ; Untyped             ;
; C0_MODE                       ; BYPASS                      ; Untyped             ;
; C1_MODE                       ; BYPASS                      ; Untyped             ;
; C2_MODE                       ; BYPASS                      ; Untyped             ;
; C3_MODE                       ; BYPASS                      ; Untyped             ;
; C4_MODE                       ; BYPASS                      ; Untyped             ;
; C5_MODE                       ; BYPASS                      ; Untyped             ;
; C6_MODE                       ; BYPASS                      ; Untyped             ;
; C7_MODE                       ; BYPASS                      ; Untyped             ;
; C8_MODE                       ; BYPASS                      ; Untyped             ;
; C9_MODE                       ; BYPASS                      ; Untyped             ;
; C0_PH                         ; 0                           ; Untyped             ;
; C1_PH                         ; 0                           ; Untyped             ;
; C2_PH                         ; 0                           ; Untyped             ;
; C3_PH                         ; 0                           ; Untyped             ;
; C4_PH                         ; 0                           ; Untyped             ;
; C5_PH                         ; 0                           ; Untyped             ;
; C6_PH                         ; 0                           ; Untyped             ;
; C7_PH                         ; 0                           ; Untyped             ;
; C8_PH                         ; 0                           ; Untyped             ;
; C9_PH                         ; 0                           ; Untyped             ;
; L0_HIGH                       ; 1                           ; Untyped             ;
; L1_HIGH                       ; 1                           ; Untyped             ;
; G0_HIGH                       ; 1                           ; Untyped             ;
; G1_HIGH                       ; 1                           ; Untyped             ;
; G2_HIGH                       ; 1                           ; Untyped             ;
; G3_HIGH                       ; 1                           ; Untyped             ;
; E0_HIGH                       ; 1                           ; Untyped             ;
; E1_HIGH                       ; 1                           ; Untyped             ;
; E2_HIGH                       ; 1                           ; Untyped             ;
; E3_HIGH                       ; 1                           ; Untyped             ;
; L0_LOW                        ; 1                           ; Untyped             ;
; L1_LOW                        ; 1                           ; Untyped             ;
; G0_LOW                        ; 1                           ; Untyped             ;
; G1_LOW                        ; 1                           ; Untyped             ;
; G2_LOW                        ; 1                           ; Untyped             ;
; G3_LOW                        ; 1                           ; Untyped             ;
; E0_LOW                        ; 1                           ; Untyped             ;
; E1_LOW                        ; 1                           ; Untyped             ;
; E2_LOW                        ; 1                           ; Untyped             ;
; E3_LOW                        ; 1                           ; Untyped             ;
; L0_INITIAL                    ; 1                           ; Untyped             ;
; L1_INITIAL                    ; 1                           ; Untyped             ;
; G0_INITIAL                    ; 1                           ; Untyped             ;
; G1_INITIAL                    ; 1                           ; Untyped             ;
; G2_INITIAL                    ; 1                           ; Untyped             ;
; G3_INITIAL                    ; 1                           ; Untyped             ;
; E0_INITIAL                    ; 1                           ; Untyped             ;
; E1_INITIAL                    ; 1                           ; Untyped             ;
; E2_INITIAL                    ; 1                           ; Untyped             ;
; E3_INITIAL                    ; 1                           ; Untyped             ;
; L0_MODE                       ; BYPASS                      ; Untyped             ;
; L1_MODE                       ; BYPASS                      ; Untyped             ;
; G0_MODE                       ; BYPASS                      ; Untyped             ;
; G1_MODE                       ; BYPASS                      ; Untyped             ;
; G2_MODE                       ; BYPASS                      ; Untyped             ;
; G3_MODE                       ; BYPASS                      ; Untyped             ;
; E0_MODE                       ; BYPASS                      ; Untyped             ;
; E1_MODE                       ; BYPASS                      ; Untyped             ;
; E2_MODE                       ; BYPASS                      ; Untyped             ;
; E3_MODE                       ; BYPASS                      ; Untyped             ;
; L0_PH                         ; 0                           ; Untyped             ;
; L1_PH                         ; 0                           ; Untyped             ;
; G0_PH                         ; 0                           ; Untyped             ;
; G1_PH                         ; 0                           ; Untyped             ;
; G2_PH                         ; 0                           ; Untyped             ;
; G3_PH                         ; 0                           ; Untyped             ;
; E0_PH                         ; 0                           ; Untyped             ;
; E1_PH                         ; 0                           ; Untyped             ;
; E2_PH                         ; 0                           ; Untyped             ;
; E3_PH                         ; 0                           ; Untyped             ;
; M_PH                          ; 0                           ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped             ;
; CLK0_COUNTER                  ; G0                          ; Untyped             ;
; CLK1_COUNTER                  ; G0                          ; Untyped             ;
; CLK2_COUNTER                  ; G0                          ; Untyped             ;
; CLK3_COUNTER                  ; G0                          ; Untyped             ;
; CLK4_COUNTER                  ; G0                          ; Untyped             ;
; CLK5_COUNTER                  ; G0                          ; Untyped             ;
; CLK6_COUNTER                  ; E0                          ; Untyped             ;
; CLK7_COUNTER                  ; E1                          ; Untyped             ;
; CLK8_COUNTER                  ; E2                          ; Untyped             ;
; CLK9_COUNTER                  ; E3                          ; Untyped             ;
; L0_TIME_DELAY                 ; 0                           ; Untyped             ;
; L1_TIME_DELAY                 ; 0                           ; Untyped             ;
; G0_TIME_DELAY                 ; 0                           ; Untyped             ;
; G1_TIME_DELAY                 ; 0                           ; Untyped             ;
; G2_TIME_DELAY                 ; 0                           ; Untyped             ;
; G3_TIME_DELAY                 ; 0                           ; Untyped             ;
; E0_TIME_DELAY                 ; 0                           ; Untyped             ;
; E1_TIME_DELAY                 ; 0                           ; Untyped             ;
; E2_TIME_DELAY                 ; 0                           ; Untyped             ;
; E3_TIME_DELAY                 ; 0                           ; Untyped             ;
; M_TIME_DELAY                  ; 0                           ; Untyped             ;
; N_TIME_DELAY                  ; 0                           ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped             ;
; ENABLE0_COUNTER               ; L0                          ; Untyped             ;
; ENABLE1_COUNTER               ; L0                          ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped             ;
; LOOP_FILTER_C                 ; 5                           ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped             ;
; VCO_POST_SCALE                ; 0                           ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped             ;
; PORT_CLK1                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped             ;
; PORT_ARESET                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_LOCKED                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped             ;
; M_TEST_SOURCE                 ; 5                           ; Untyped             ;
; C0_TEST_SOURCE                ; 5                           ; Untyped             ;
; C1_TEST_SOURCE                ; 5                           ; Untyped             ;
; C2_TEST_SOURCE                ; 5                           ; Untyped             ;
; C3_TEST_SOURCE                ; 5                           ; Untyped             ;
; C4_TEST_SOURCE                ; 5                           ; Untyped             ;
; C5_TEST_SOURCE                ; 5                           ; Untyped             ;
; C6_TEST_SOURCE                ; 5                           ; Untyped             ;
; C7_TEST_SOURCE                ; 5                           ; Untyped             ;
; C8_TEST_SOURCE                ; 5                           ; Untyped             ;
; C9_TEST_SOURCE                ; 5                           ; Untyped             ;
; CBXI_PARAMETER                ; dcm_25MHz_altpll            ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped             ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped             ;
; DEVICE_FAMILY                 ; Cyclone IV E                ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE      ;
+-------------------------------+-----------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_100MHz:m5|altpll:altpll_component ;
+-------------------------------+------------------------------+---------------------+
; Parameter Name                ; Value                        ; Type                ;
+-------------------------------+------------------------------+---------------------+
; OPERATION_MODE                ; NORMAL                       ; Untyped             ;
; PLL_TYPE                      ; AUTO                         ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=clk_100MHz ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                          ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                         ; Untyped             ;
; SCAN_CHAIN                    ; LONG                         ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                       ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                        ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                            ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                           ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                            ; Untyped             ;
; LOCK_HIGH                     ; 1                            ; Untyped             ;
; LOCK_LOW                      ; 1                            ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                            ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                            ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                          ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                          ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                          ; Untyped             ;
; SKIP_VCO                      ; OFF                          ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                            ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                         ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0                      ; Untyped             ;
; BANDWIDTH                     ; 0                            ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                         ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                            ; Untyped             ;
; DOWN_SPREAD                   ; 0                            ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                          ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                          ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                            ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                            ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                            ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                            ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                            ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                            ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 1                            ; Untyped             ;
; CLK2_MULTIPLY_BY              ; 1                            ; Untyped             ;
; CLK1_MULTIPLY_BY              ; 1                            ; Untyped             ;
; CLK0_MULTIPLY_BY              ; 2                            ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                            ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                            ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                            ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                            ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                            ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                            ; Untyped             ;
; CLK3_DIVIDE_BY                ; 1                            ; Untyped             ;
; CLK2_DIVIDE_BY                ; 1                            ; Untyped             ;
; CLK1_DIVIDE_BY                ; 1                            ; Untyped             ;
; CLK0_DIVIDE_BY                ; 1                            ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK1_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                            ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                            ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                            ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                            ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                            ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                            ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                           ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                           ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                           ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                           ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                           ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                           ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                           ; Untyped             ;
; CLK2_DUTY_CYCLE               ; 50                           ; Untyped             ;
; CLK1_DUTY_CYCLE               ; 50                           ; Untyped             ;
; CLK0_DUTY_CYCLE               ; 50                           ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                        ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                       ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                       ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                       ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                            ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                            ; Untyped             ;
; DPA_DIVIDER                   ; 0                            ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                            ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                            ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                            ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                            ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                            ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                            ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                            ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                            ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                            ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                            ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                            ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                            ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                            ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                            ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                            ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                            ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                           ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                           ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                           ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                           ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                            ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                            ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                            ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                            ; Untyped             ;
; VCO_MIN                       ; 0                            ; Untyped             ;
; VCO_MAX                       ; 0                            ; Untyped             ;
; VCO_CENTER                    ; 0                            ; Untyped             ;
; PFD_MIN                       ; 0                            ; Untyped             ;
; PFD_MAX                       ; 0                            ; Untyped             ;
; M_INITIAL                     ; 0                            ; Untyped             ;
; M                             ; 0                            ; Untyped             ;
; N                             ; 1                            ; Untyped             ;
; M2                            ; 1                            ; Untyped             ;
; N2                            ; 1                            ; Untyped             ;
; SS                            ; 1                            ; Untyped             ;
; C0_HIGH                       ; 0                            ; Untyped             ;
; C1_HIGH                       ; 0                            ; Untyped             ;
; C2_HIGH                       ; 0                            ; Untyped             ;
; C3_HIGH                       ; 0                            ; Untyped             ;
; C4_HIGH                       ; 0                            ; Untyped             ;
; C5_HIGH                       ; 0                            ; Untyped             ;
; C6_HIGH                       ; 0                            ; Untyped             ;
; C7_HIGH                       ; 0                            ; Untyped             ;
; C8_HIGH                       ; 0                            ; Untyped             ;
; C9_HIGH                       ; 0                            ; Untyped             ;
; C0_LOW                        ; 0                            ; Untyped             ;
; C1_LOW                        ; 0                            ; Untyped             ;
; C2_LOW                        ; 0                            ; Untyped             ;
; C3_LOW                        ; 0                            ; Untyped             ;
; C4_LOW                        ; 0                            ; Untyped             ;
; C5_LOW                        ; 0                            ; Untyped             ;
; C6_LOW                        ; 0                            ; Untyped             ;
; C7_LOW                        ; 0                            ; Untyped             ;
; C8_LOW                        ; 0                            ; Untyped             ;
; C9_LOW                        ; 0                            ; Untyped             ;
; C0_INITIAL                    ; 0                            ; Untyped             ;
; C1_INITIAL                    ; 0                            ; Untyped             ;
; C2_INITIAL                    ; 0                            ; Untyped             ;
; C3_INITIAL                    ; 0                            ; Untyped             ;
; C4_INITIAL                    ; 0                            ; Untyped             ;
; C5_INITIAL                    ; 0                            ; Untyped             ;
; C6_INITIAL                    ; 0                            ; Untyped             ;
; C7_INITIAL                    ; 0                            ; Untyped             ;
; C8_INITIAL                    ; 0                            ; Untyped             ;
; C9_INITIAL                    ; 0                            ; Untyped             ;
; C0_MODE                       ; BYPASS                       ; Untyped             ;
; C1_MODE                       ; BYPASS                       ; Untyped             ;
; C2_MODE                       ; BYPASS                       ; Untyped             ;
; C3_MODE                       ; BYPASS                       ; Untyped             ;
; C4_MODE                       ; BYPASS                       ; Untyped             ;
; C5_MODE                       ; BYPASS                       ; Untyped             ;
; C6_MODE                       ; BYPASS                       ; Untyped             ;
; C7_MODE                       ; BYPASS                       ; Untyped             ;
; C8_MODE                       ; BYPASS                       ; Untyped             ;
; C9_MODE                       ; BYPASS                       ; Untyped             ;
; C0_PH                         ; 0                            ; Untyped             ;
; C1_PH                         ; 0                            ; Untyped             ;
; C2_PH                         ; 0                            ; Untyped             ;
; C3_PH                         ; 0                            ; Untyped             ;
; C4_PH                         ; 0                            ; Untyped             ;
; C5_PH                         ; 0                            ; Untyped             ;
; C6_PH                         ; 0                            ; Untyped             ;
; C7_PH                         ; 0                            ; Untyped             ;
; C8_PH                         ; 0                            ; Untyped             ;
; C9_PH                         ; 0                            ; Untyped             ;
; L0_HIGH                       ; 1                            ; Untyped             ;
; L1_HIGH                       ; 1                            ; Untyped             ;
; G0_HIGH                       ; 1                            ; Untyped             ;
; G1_HIGH                       ; 1                            ; Untyped             ;
; G2_HIGH                       ; 1                            ; Untyped             ;
; G3_HIGH                       ; 1                            ; Untyped             ;
; E0_HIGH                       ; 1                            ; Untyped             ;
; E1_HIGH                       ; 1                            ; Untyped             ;
; E2_HIGH                       ; 1                            ; Untyped             ;
; E3_HIGH                       ; 1                            ; Untyped             ;
; L0_LOW                        ; 1                            ; Untyped             ;
; L1_LOW                        ; 1                            ; Untyped             ;
; G0_LOW                        ; 1                            ; Untyped             ;
; G1_LOW                        ; 1                            ; Untyped             ;
; G2_LOW                        ; 1                            ; Untyped             ;
; G3_LOW                        ; 1                            ; Untyped             ;
; E0_LOW                        ; 1                            ; Untyped             ;
; E1_LOW                        ; 1                            ; Untyped             ;
; E2_LOW                        ; 1                            ; Untyped             ;
; E3_LOW                        ; 1                            ; Untyped             ;
; L0_INITIAL                    ; 1                            ; Untyped             ;
; L1_INITIAL                    ; 1                            ; Untyped             ;
; G0_INITIAL                    ; 1                            ; Untyped             ;
; G1_INITIAL                    ; 1                            ; Untyped             ;
; G2_INITIAL                    ; 1                            ; Untyped             ;
; G3_INITIAL                    ; 1                            ; Untyped             ;
; E0_INITIAL                    ; 1                            ; Untyped             ;
; E1_INITIAL                    ; 1                            ; Untyped             ;
; E2_INITIAL                    ; 1                            ; Untyped             ;
; E3_INITIAL                    ; 1                            ; Untyped             ;
; L0_MODE                       ; BYPASS                       ; Untyped             ;
; L1_MODE                       ; BYPASS                       ; Untyped             ;
; G0_MODE                       ; BYPASS                       ; Untyped             ;
; G1_MODE                       ; BYPASS                       ; Untyped             ;
; G2_MODE                       ; BYPASS                       ; Untyped             ;
; G3_MODE                       ; BYPASS                       ; Untyped             ;
; E0_MODE                       ; BYPASS                       ; Untyped             ;
; E1_MODE                       ; BYPASS                       ; Untyped             ;
; E2_MODE                       ; BYPASS                       ; Untyped             ;
; E3_MODE                       ; BYPASS                       ; Untyped             ;
; L0_PH                         ; 0                            ; Untyped             ;
; L1_PH                         ; 0                            ; Untyped             ;
; G0_PH                         ; 0                            ; Untyped             ;
; G1_PH                         ; 0                            ; Untyped             ;
; G2_PH                         ; 0                            ; Untyped             ;
; G3_PH                         ; 0                            ; Untyped             ;
; E0_PH                         ; 0                            ; Untyped             ;
; E1_PH                         ; 0                            ; Untyped             ;
; E2_PH                         ; 0                            ; Untyped             ;
; E3_PH                         ; 0                            ; Untyped             ;
; M_PH                          ; 0                            ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                          ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                          ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                          ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                          ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                          ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                          ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                          ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                          ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                          ; Untyped             ;
; CLK0_COUNTER                  ; G0                           ; Untyped             ;
; CLK1_COUNTER                  ; G0                           ; Untyped             ;
; CLK2_COUNTER                  ; G0                           ; Untyped             ;
; CLK3_COUNTER                  ; G0                           ; Untyped             ;
; CLK4_COUNTER                  ; G0                           ; Untyped             ;
; CLK5_COUNTER                  ; G0                           ; Untyped             ;
; CLK6_COUNTER                  ; E0                           ; Untyped             ;
; CLK7_COUNTER                  ; E1                           ; Untyped             ;
; CLK8_COUNTER                  ; E2                           ; Untyped             ;
; CLK9_COUNTER                  ; E3                           ; Untyped             ;
; L0_TIME_DELAY                 ; 0                            ; Untyped             ;
; L1_TIME_DELAY                 ; 0                            ; Untyped             ;
; G0_TIME_DELAY                 ; 0                            ; Untyped             ;
; G1_TIME_DELAY                 ; 0                            ; Untyped             ;
; G2_TIME_DELAY                 ; 0                            ; Untyped             ;
; G3_TIME_DELAY                 ; 0                            ; Untyped             ;
; E0_TIME_DELAY                 ; 0                            ; Untyped             ;
; E1_TIME_DELAY                 ; 0                            ; Untyped             ;
; E2_TIME_DELAY                 ; 0                            ; Untyped             ;
; E3_TIME_DELAY                 ; 0                            ; Untyped             ;
; M_TIME_DELAY                  ; 0                            ; Untyped             ;
; N_TIME_DELAY                  ; 0                            ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                           ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                           ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                           ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                           ; Untyped             ;
; ENABLE0_COUNTER               ; L0                           ; Untyped             ;
; ENABLE1_COUNTER               ; L0                           ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                            ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000                    ; Untyped             ;
; LOOP_FILTER_C                 ; 5                            ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                         ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                         ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                         ; Untyped             ;
; VCO_POST_SCALE                ; 0                            ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                            ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                            ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                            ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                 ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLK0                     ; PORT_USED                    ; Untyped             ;
; PORT_CLK1                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLK2                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLK3                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED                  ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED                    ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED                  ; Untyped             ;
; PORT_ARESET                   ; PORT_UNUSED                  ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED                  ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_LOCKED                   ; PORT_UNUSED                  ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                  ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED                  ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED                  ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED                  ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                  ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY            ; Untyped             ;
; M_TEST_SOURCE                 ; 5                            ; Untyped             ;
; C0_TEST_SOURCE                ; 5                            ; Untyped             ;
; C1_TEST_SOURCE                ; 5                            ; Untyped             ;
; C2_TEST_SOURCE                ; 5                            ; Untyped             ;
; C3_TEST_SOURCE                ; 5                            ; Untyped             ;
; C4_TEST_SOURCE                ; 5                            ; Untyped             ;
; C5_TEST_SOURCE                ; 5                            ; Untyped             ;
; C6_TEST_SOURCE                ; 5                            ; Untyped             ;
; C7_TEST_SOURCE                ; 5                            ; Untyped             ;
; C8_TEST_SOURCE                ; 5                            ; Untyped             ;
; C9_TEST_SOURCE                ; 5                            ; Untyped             ;
; CBXI_PARAMETER                ; clk_100MHz_altpll            ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                         ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                            ; Untyped             ;
; WIDTH_CLOCK                   ; 5                            ; Signed Integer      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                            ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                          ; Untyped             ;
; DEVICE_FAMILY                 ; Cyclone IV E                 ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                       ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                          ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                          ; IGNORE_CASCADE      ;
+-------------------------------+------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                     ;
; WIDTH_A                            ; 16                   ; Untyped                                                     ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                     ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 16                   ; Untyped                                                     ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                     ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_k8d1      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                      ;
; WIDTH_A                            ; 16                   ; Untyped                                                      ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                      ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 16                   ; Untyped                                                      ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                      ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_k8d1      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                             ;
+-------------------------------+----------------------------------------------------------+
; Name                          ; Value                                                    ;
+-------------------------------+----------------------------------------------------------+
; Number of entity instances    ; 5                                                        ;
; Entity Instance               ; camera_interface:m0|dcm_24MHz:m1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                   ;
;     -- PLL_TYPE               ; AUTO                                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                                        ;
; Entity Instance               ; vga_interface:m2|dcm_25MHz:m1|altpll:altpll_component    ;
;     -- OPERATION_MODE         ; NORMAL                                                   ;
;     -- PLL_TYPE               ; AUTO                                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                                        ;
; Entity Instance               ; dcm_165MHz:m3|altpll:altpll_component                    ;
;     -- OPERATION_MODE         ; NORMAL                                                   ;
;     -- PLL_TYPE               ; AUTO                                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                                        ;
; Entity Instance               ; dcm_25MHz:m4|altpll:altpll_component                     ;
;     -- OPERATION_MODE         ; NORMAL                                                   ;
;     -- PLL_TYPE               ; AUTO                                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                                        ;
; Entity Instance               ; clk_100MHz:m5|altpll:altpll_component                    ;
;     -- OPERATION_MODE         ; NORMAL                                                   ;
;     -- PLL_TYPE               ; AUTO                                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                                        ;
+-------------------------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                    ;
+-------------------------------------------+-------------------------------------------------------------------------+
; Name                                      ; Value                                                                   ;
+-------------------------------------------+-------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                       ;
; Entity Instance                           ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                               ;
;     -- WIDTH_A                            ; 16                                                                      ;
;     -- NUMWORDS_A                         ; 1024                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                            ;
;     -- WIDTH_B                            ; 16                                                                      ;
;     -- NUMWORDS_B                         ; 1024                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                               ;
; Entity Instance                           ; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                               ;
;     -- WIDTH_A                            ; 16                                                                      ;
;     -- NUMWORDS_A                         ; 1024                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                            ;
;     -- WIDTH_B                            ; 16                                                                      ;
;     -- NUMWORDS_B                         ; 1024                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                               ;
+-------------------------------------------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clk_100MHz:m5"                                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "vga_interface:m2|vga_core:m0" ;
+----------+--------+----------+---------------------------+
; Port     ; Type   ; Severity ; Details                   ;
+----------+--------+----------+---------------------------+
; video_on ; Output ; Info     ; Explicitly unconnected    ;
+----------+--------+----------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_interface:m1|asyn_fifo:m2"                                                                                 ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; full         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; data_count_r ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_interface:m1"                                                                                           ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; sdram_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "camera_interface:m0|debounce_explicit:m6" ;
+----------+--------+----------+---------------------------------------+
; Port     ; Type   ; Severity ; Details                               ;
+----------+--------+----------+---------------------------------------+
; db_level ; Output ; Info     ; Explicitly unconnected                ;
+----------+--------+----------+---------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "camera_interface:m0|debounce_explicit:m5" ;
+----------+--------+----------+---------------------------------------+
; Port     ; Type   ; Severity ; Details                               ;
+----------+--------+----------+---------------------------------------+
; db_level ; Output ; Info     ; Explicitly unconnected                ;
+----------+--------+----------+---------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "camera_interface:m0|debounce_explicit:m4" ;
+----------+--------+----------+---------------------------------------+
; Port     ; Type   ; Severity ; Details                               ;
+----------+--------+----------+---------------------------------------+
; db_level ; Output ; Info     ; Explicitly unconnected                ;
+----------+--------+----------+---------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "camera_interface:m0|debounce_explicit:m3" ;
+----------+--------+----------+---------------------------------------+
; Port     ; Type   ; Severity ; Details                               ;
+----------+--------+----------+---------------------------------------+
; db_level ; Output ; Info     ; Explicitly unconnected                ;
+----------+--------+----------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_interface:m0|asyn_fifo:m2"                                                                                ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; empty        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; data_count_w ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_interface:m0|i2c_top:m0"                                                        ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rd_tick ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rd_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 95                          ;
; cycloneiii_ff         ; 591                         ;
;     CLR               ; 143                         ;
;     CLR SCLR          ; 27                          ;
;     ENA               ; 17                          ;
;     ENA CLR           ; 161                         ;
;     ENA CLR SCLR      ; 119                         ;
;     ENA CLR SLD       ; 16                          ;
;     ENA SLD           ; 19                          ;
;     plain             ; 89                          ;
; cycloneiii_io_obuf    ; 18                          ;
; cycloneiii_lcell_comb ; 1171                        ;
;     arith             ; 333                         ;
;         2 data inputs ; 256                         ;
;         3 data inputs ; 77                          ;
;     normal            ; 838                         ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 25                          ;
;         2 data inputs ; 125                         ;
;         3 data inputs ; 153                         ;
;         4 data inputs ; 531                         ;
; cycloneiii_pll        ; 4                           ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 4.13                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon Oct 17 19:38:17 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off camera_test -c camera_test
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (10275): Verilog HDL Module Instantiation warning at vga_interface.v(83): ignored dangling comma in List of Port Connections File: C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/vga_interface.v Line: 83
Info (12021): Found 1 design units, including 1 entities, in source file fpga_ov7670_camera_interface-main/src/vga_interface.v
    Info (12023): Found entity 1: vga_interface File: C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/vga_interface.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file fpga_ov7670_camera_interface-main/src/vga_core.v
    Info (12023): Found entity 1: vga_core File: C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/vga_core.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file fpga_ov7670_camera_interface-main/src/sdram_interface.v
    Info (12023): Found entity 1: sdram_interface File: C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/sdram_interface.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file fpga_ov7670_camera_interface-main/src/sdram_controller.v
    Info (12023): Found entity 1: sdram_controller File: C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/sdram_controller.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file fpga_ov7670_camera_interface-main/src/i2c_top.v
    Info (12023): Found entity 1: i2c_top File: C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/i2c_top.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file fpga_ov7670_camera_interface-main/src/debounce_explicit.v
    Info (12023): Found entity 1: debounce_explicit File: C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/debounce_explicit.v Line: 3
Warning (10275): Verilog HDL Module Instantiation warning at camera_interface.v(387): ignored dangling comma in List of Port Connections File: C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/camera_interface.v Line: 387
Info (12021): Found 1 design units, including 1 entities, in source file fpga_ov7670_camera_interface-main/src/camera_interface.v
    Info (12023): Found entity 1: camera_interface File: C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/camera_interface.v Line: 3
Info (12021): Found 2 design units, including 2 entities, in source file fpga_ov7670_camera_interface-main/src/asyn_fifo.v
    Info (12023): Found entity 1: asyn_fifo File: C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/asyn_fifo.v Line: 3
    Info (12023): Found entity 2: dual_port_sync File: C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/asyn_fifo.v Line: 142
Warning (10275): Verilog HDL Module Instantiation warning at camera_test.v(124): ignored dangling comma in List of Port Connections File: C:/Users/IDEA/Desktop/camera_module/camera_test.v Line: 124
Warning (10275): Verilog HDL Module Instantiation warning at camera_test.v(131): ignored dangling comma in List of Port Connections File: C:/Users/IDEA/Desktop/camera_module/camera_test.v Line: 131
Info (12021): Found 1 design units, including 1 entities, in source file camera_test.v
    Info (12023): Found entity 1: camera_test File: C:/Users/IDEA/Desktop/camera_module/camera_test.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file dcm_25mhz.v
    Info (12023): Found entity 1: dcm_25MHz File: C:/Users/IDEA/Desktop/camera_module/dcm_25MHz.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file dcm_24mhz.v
    Info (12023): Found entity 1: dcm_24MHz File: C:/Users/IDEA/Desktop/camera_module/dcm_24MHz.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file dcm_165mhz.v
    Info (12023): Found entity 1: dcm_165MHz File: C:/Users/IDEA/Desktop/camera_module/dcm_165MHz.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file clk_100mhz.v
    Info (12023): Found entity 1: clk_100MHz File: C:/Users/IDEA/Desktop/camera_module/clk_100MHz.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at vga_interface.v(67): created implicit net for "clk_out" File: C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/vga_interface.v Line: 67
Info (12127): Elaborating entity "camera_test" for the top level hierarchy
Info (12128): Elaborating entity "camera_interface" for hierarchy "camera_interface:m0" File: C:/Users/IDEA/Desktop/camera_module/camera_test.v Line: 71
Warning (10230): Verilog HDL assignment warning at camera_interface.v(304): truncated value with size 32 to match size of target (8) File: C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/camera_interface.v Line: 304
Warning (10230): Verilog HDL assignment warning at camera_interface.v(314): truncated value with size 32 to match size of target (8) File: C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/camera_interface.v Line: 314
Warning (10230): Verilog HDL assignment warning at camera_interface.v(324): truncated value with size 32 to match size of target (8) File: C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/camera_interface.v Line: 324
Warning (10230): Verilog HDL assignment warning at camera_interface.v(333): truncated value with size 32 to match size of target (8) File: C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/camera_interface.v Line: 333
Warning (10030): Net "message.data_a" at camera_interface.v(57) has no driver or initial value, using a default initial value '0' File: C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/camera_interface.v Line: 57
Warning (10030): Net "message.waddr_a" at camera_interface.v(57) has no driver or initial value, using a default initial value '0' File: C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/camera_interface.v Line: 57
Warning (10030): Net "message.we_a" at camera_interface.v(57) has no driver or initial value, using a default initial value '0' File: C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/camera_interface.v Line: 57
Info (12128): Elaborating entity "i2c_top" for hierarchy "camera_interface:m0|i2c_top:m0" File: C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/camera_interface.v Line: 378
Warning (10230): Verilog HDL assignment warning at i2c_top.v(92): truncated value with size 32 to match size of target (7) File: C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/i2c_top.v Line: 92
Warning (10230): Verilog HDL assignment warning at i2c_top.v(120): truncated value with size 32 to match size of target (1) File: C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/i2c_top.v Line: 120
Warning (10230): Verilog HDL assignment warning at i2c_top.v(132): truncated value with size 32 to match size of target (1) File: C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/i2c_top.v Line: 132
Warning (10230): Verilog HDL assignment warning at i2c_top.v(133): truncated value with size 32 to match size of target (4) File: C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/i2c_top.v Line: 133
Warning (10230): Verilog HDL assignment warning at i2c_top.v(164): truncated value with size 32 to match size of target (4) File: C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/i2c_top.v Line: 164
Warning (10230): Verilog HDL assignment warning at i2c_top.v(204): truncated value with size 32 to match size of target (1) File: C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/i2c_top.v Line: 204
Warning (10230): Verilog HDL assignment warning at i2c_top.v(205): truncated value with size 32 to match size of target (1) File: C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/i2c_top.v Line: 205
Info (12128): Elaborating entity "dcm_24MHz" for hierarchy "camera_interface:m0|dcm_24MHz:m1" File: C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/camera_interface.v Line: 387
Info (12128): Elaborating entity "altpll" for hierarchy "camera_interface:m0|dcm_24MHz:m1|altpll:altpll_component" File: C:/Users/IDEA/Desktop/camera_module/dcm_24MHz.v Line: 91
Info (12130): Elaborated megafunction instantiation "camera_interface:m0|dcm_24MHz:m1|altpll:altpll_component" File: C:/Users/IDEA/Desktop/camera_module/dcm_24MHz.v Line: 91
Info (12133): Instantiated megafunction "camera_interface:m0|dcm_24MHz:m1|altpll:altpll_component" with the following parameter: File: C:/Users/IDEA/Desktop/camera_module/dcm_24MHz.v Line: 91
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "25"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "12"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=dcm_24MHz"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcm_24mhz_altpll.v
    Info (12023): Found entity 1: dcm_24MHz_altpll File: C:/Users/IDEA/Desktop/camera_module/db/dcm_24mhz_altpll.v Line: 30
Info (12128): Elaborating entity "dcm_24MHz_altpll" for hierarchy "camera_interface:m0|dcm_24MHz:m1|altpll:altpll_component|dcm_24MHz_altpll:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "asyn_fifo" for hierarchy "camera_interface:m0|asyn_fifo:m2" File: C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/camera_interface.v Line: 416
Warning (10036): Verilog HDL or VHDL warning at asyn_fifo.v(82): object "w_ptr_sync" assigned a value but never read File: C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/asyn_fifo.v Line: 82
Warning (10230): Verilog HDL assignment warning at asyn_fifo.v(71): truncated value with size 32 to match size of target (4) File: C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/asyn_fifo.v Line: 71
Warning (10230): Verilog HDL assignment warning at asyn_fifo.v(72): truncated value with size 32 to match size of target (10) File: C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/asyn_fifo.v Line: 72
Warning (10230): Verilog HDL assignment warning at asyn_fifo.v(102): truncated value with size 32 to match size of target (4) File: C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/asyn_fifo.v Line: 102
Warning (10230): Verilog HDL assignment warning at asyn_fifo.v(103): truncated value with size 32 to match size of target (10) File: C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/asyn_fifo.v Line: 103
Info (12128): Elaborating entity "dual_port_sync" for hierarchy "camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0" File: C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/asyn_fifo.v Line: 135
Info (12128): Elaborating entity "debounce_explicit" for hierarchy "camera_interface:m0|debounce_explicit:m3" File: C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/camera_interface.v Line: 425
Warning (10230): Verilog HDL assignment warning at debounce_explicit.v(88): truncated value with size 32 to match size of target (21) File: C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/debounce_explicit.v Line: 88
Warning (10230): Verilog HDL assignment warning at debounce_explicit.v(89): truncated value with size 32 to match size of target (1) File: C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/debounce_explicit.v Line: 89
Info (12128): Elaborating entity "sdram_interface" for hierarchy "sdram_interface:m1" File: C:/Users/IDEA/Desktop/camera_module/camera_test.v Line: 95
Warning (10230): Verilog HDL assignment warning at sdram_interface.v(66): truncated value with size 32 to match size of target (1) File: C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/sdram_interface.v Line: 66
Warning (10230): Verilog HDL assignment warning at sdram_interface.v(72): truncated value with size 32 to match size of target (15) File: C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/sdram_interface.v Line: 72
Warning (10230): Verilog HDL assignment warning at sdram_interface.v(78): truncated value with size 32 to match size of target (15) File: C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/sdram_interface.v Line: 78
Warning (10230): Verilog HDL assignment warning at sdram_interface.v(82): truncated value with size 32 to match size of target (1) File: C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/sdram_interface.v Line: 82
Info (12128): Elaborating entity "sdram_controller" for hierarchy "sdram_interface:m1|sdram_controller:m0" File: C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/sdram_interface.v Line: 111
Warning (10230): Verilog HDL assignment warning at sdram_controller.v(209): truncated value with size 32 to match size of target (16) File: C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/sdram_controller.v Line: 209
Warning (10230): Verilog HDL assignment warning at sdram_controller.v(216): truncated value with size 32 to match size of target (16) File: C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/sdram_controller.v Line: 216
Warning (10230): Verilog HDL assignment warning at sdram_controller.v(222): truncated value with size 32 to match size of target (16) File: C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/sdram_controller.v Line: 222
Warning (10230): Verilog HDL assignment warning at sdram_controller.v(228): truncated value with size 32 to match size of target (16) File: C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/sdram_controller.v Line: 228
Warning (10230): Verilog HDL assignment warning at sdram_controller.v(237): truncated value with size 32 to match size of target (1) File: C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/sdram_controller.v Line: 237
Warning (10230): Verilog HDL assignment warning at sdram_controller.v(241): truncated value with size 32 to match size of target (16) File: C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/sdram_controller.v Line: 241
Warning (10230): Verilog HDL assignment warning at sdram_controller.v(250): truncated value with size 32 to match size of target (16) File: C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/sdram_controller.v Line: 250
Warning (10230): Verilog HDL assignment warning at sdram_controller.v(265): truncated value with size 32 to match size of target (16) File: C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/sdram_controller.v Line: 265
Warning (10230): Verilog HDL assignment warning at sdram_controller.v(280): truncated value with size 32 to match size of target (10) File: C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/sdram_controller.v Line: 280
Warning (10230): Verilog HDL assignment warning at sdram_controller.v(285): truncated value with size 32 to match size of target (16) File: C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/sdram_controller.v Line: 285
Warning (10230): Verilog HDL assignment warning at sdram_controller.v(298): truncated value with size 32 to match size of target (10) File: C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/sdram_controller.v Line: 298
Warning (10230): Verilog HDL assignment warning at sdram_controller.v(304): truncated value with size 32 to match size of target (10) File: C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/sdram_controller.v Line: 304
Warning (10230): Verilog HDL assignment warning at sdram_controller.v(311): truncated value with size 32 to match size of target (16) File: C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/sdram_controller.v Line: 311
Info (12128): Elaborating entity "vga_interface" for hierarchy "vga_interface:m2" File: C:/Users/IDEA/Desktop/camera_module/camera_test.v Line: 114
Warning (10272): Verilog HDL Case Statement warning at vga_interface.v(56): case item expression covers a value already covered by a previous case item File: C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/vga_interface.v Line: 56
Info (12128): Elaborating entity "vga_core" for hierarchy "vga_interface:m2|vga_core:m0" File: C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/vga_interface.v Line: 76
Info (12128): Elaborating entity "dcm_25MHz" for hierarchy "vga_interface:m2|dcm_25MHz:m1" File: C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/vga_interface.v Line: 83
Info (12128): Elaborating entity "altpll" for hierarchy "vga_interface:m2|dcm_25MHz:m1|altpll:altpll_component" File: C:/Users/IDEA/Desktop/camera_module/dcm_25MHz.v Line: 91
Info (12130): Elaborated megafunction instantiation "vga_interface:m2|dcm_25MHz:m1|altpll:altpll_component" File: C:/Users/IDEA/Desktop/camera_module/dcm_25MHz.v Line: 91
Info (12133): Instantiated megafunction "vga_interface:m2|dcm_25MHz:m1|altpll:altpll_component" with the following parameter: File: C:/Users/IDEA/Desktop/camera_module/dcm_25MHz.v Line: 91
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=dcm_25MHz"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcm_25mhz_altpll.v
    Info (12023): Found entity 1: dcm_25MHz_altpll File: C:/Users/IDEA/Desktop/camera_module/db/dcm_25mhz_altpll.v Line: 30
Info (12128): Elaborating entity "dcm_25MHz_altpll" for hierarchy "vga_interface:m2|dcm_25MHz:m1|altpll:altpll_component|dcm_25MHz_altpll:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "dcm_165MHz" for hierarchy "dcm_165MHz:m3" File: C:/Users/IDEA/Desktop/camera_module/camera_test.v Line: 124
Info (12128): Elaborating entity "altpll" for hierarchy "dcm_165MHz:m3|altpll:altpll_component" File: C:/Users/IDEA/Desktop/camera_module/dcm_165MHz.v Line: 91
Info (12130): Elaborated megafunction instantiation "dcm_165MHz:m3|altpll:altpll_component" File: C:/Users/IDEA/Desktop/camera_module/dcm_165MHz.v Line: 91
Info (12133): Instantiated megafunction "dcm_165MHz:m3|altpll:altpll_component" with the following parameter: File: C:/Users/IDEA/Desktop/camera_module/dcm_165MHz.v Line: 91
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "10"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "33"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=dcm_165MHz"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcm_165mhz_altpll.v
    Info (12023): Found entity 1: dcm_165MHz_altpll File: C:/Users/IDEA/Desktop/camera_module/db/dcm_165mhz_altpll.v Line: 30
Info (12128): Elaborating entity "dcm_165MHz_altpll" for hierarchy "dcm_165MHz:m3|altpll:altpll_component|dcm_165MHz_altpll:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "clk_100MHz" for hierarchy "clk_100MHz:m5" File: C:/Users/IDEA/Desktop/camera_module/camera_test.v Line: 137
Info (12128): Elaborating entity "altpll" for hierarchy "clk_100MHz:m5|altpll:altpll_component" File: C:/Users/IDEA/Desktop/camera_module/clk_100MHz.v Line: 91
Info (12130): Elaborated megafunction instantiation "clk_100MHz:m5|altpll:altpll_component" File: C:/Users/IDEA/Desktop/camera_module/clk_100MHz.v Line: 91
Info (12133): Instantiated megafunction "clk_100MHz:m5|altpll:altpll_component" with the following parameter: File: C:/Users/IDEA/Desktop/camera_module/clk_100MHz.v Line: 91
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clk_100MHz"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clk_100mhz_altpll.v
    Info (12023): Found entity 1: clk_100MHz_altpll File: C:/Users/IDEA/Desktop/camera_module/db/clk_100mhz_altpll.v Line: 30
Info (12128): Elaborating entity "clk_100MHz_altpll" for hierarchy "clk_100MHz:m5|altpll:altpll_component|clk_100MHz_altpll:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "clk_100MHz:m5|altpll:altpll_component|clk_100MHz_altpll:auto_generated|wire_pll1_clk[0]" File: C:/Users/IDEA/Desktop/camera_module/db/clk_100mhz_altpll.v Line: 78
Warning (276027): Inferred dual-clock RAM node "sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Critical Warning (127005): Memory depth (256) in the design file differs from memory depth (251) in the Memory Initialization File "C:/Users/IDEA/Desktop/camera_module/db/camera_test.ram0_camera_interface_13f3216d.hdl.mif" -- setting initial value for remaining addresses to 0
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/IDEA/Desktop/camera_module/db/camera_test.ram0_camera_interface_13f3216d.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k8d1.tdf
    Info (12023): Found entity 1: altsyncram_k8d1 File: C:/Users/IDEA/Desktop/camera_module/db/altsyncram_k8d1.tdf Line: 28
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "cmos_scl" and its non-tri-state driver. File: C:/Users/IDEA/Desktop/camera_module/camera_test.v Line: 9
Info (13060): One or more bidirectional pins are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "cmos_scl" is moved to its source File: C:/Users/IDEA/Desktop/camera_module/camera_test.v Line: 9
Info (13000): Registers with preset signals will power-up high File: C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/asyn_fifo.v Line: 14
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "cmos_scl~synth" File: C:/Users/IDEA/Desktop/camera_module/camera_test.v Line: 9
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "cmos_rst_n" is stuck at VCC File: C:/Users/IDEA/Desktop/camera_module/camera_test.v Line: 10
    Warning (13410): Pin "cmos_pwdn" is stuck at GND File: C:/Users/IDEA/Desktop/camera_module/camera_test.v Line: 10
    Warning (13410): Pin "ledt[1]" is stuck at GND File: C:/Users/IDEA/Desktop/camera_module/camera_test.v Line: 12
    Warning (13410): Pin "ledt[2]" is stuck at GND File: C:/Users/IDEA/Desktop/camera_module/camera_test.v Line: 12
    Warning (13410): Pin "sdram_cke" is stuck at VCC File: C:/Users/IDEA/Desktop/camera_module/camera_test.v Line: 16
    Warning (13410): Pin "sdram_dqm[0]" is stuck at GND File: C:/Users/IDEA/Desktop/camera_module/camera_test.v Line: 20
    Warning (13410): Pin "sdram_dqm[1]" is stuck at GND File: C:/Users/IDEA/Desktop/camera_module/camera_test.v Line: 20
    Warning (13410): Pin "vga_out_r[0]" is stuck at GND File: C:/Users/IDEA/Desktop/camera_module/camera_test.v Line: 23
    Warning (13410): Pin "vga_out_r[1]" is stuck at GND File: C:/Users/IDEA/Desktop/camera_module/camera_test.v Line: 23
    Warning (13410): Pin "vga_out_r[2]" is stuck at GND File: C:/Users/IDEA/Desktop/camera_module/camera_test.v Line: 23
    Warning (13410): Pin "vga_out_g[0]" is stuck at GND File: C:/Users/IDEA/Desktop/camera_module/camera_test.v Line: 24
    Warning (13410): Pin "vga_out_g[1]" is stuck at GND File: C:/Users/IDEA/Desktop/camera_module/camera_test.v Line: 24
    Warning (13410): Pin "vga_out_b[0]" is stuck at GND File: C:/Users/IDEA/Desktop/camera_module/camera_test.v Line: 25
    Warning (13410): Pin "vga_out_b[1]" is stuck at GND File: C:/Users/IDEA/Desktop/camera_module/camera_test.v Line: 25
    Warning (13410): Pin "vga_out_b[2]" is stuck at GND File: C:/Users/IDEA/Desktop/camera_module/camera_test.v Line: 25
Info (286030): Timing-Driven Synthesis is running
Info (17049): 27 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/IDEA/Desktop/camera_module/output_files/camera_test.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 4 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1508 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 60 output pins
    Info (21060): Implemented 18 bidirectional pins
    Info (21061): Implemented 1377 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21065): Implemented 4 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 73 warnings
    Info: Peak virtual memory: 4787 megabytes
    Info: Processing ended: Mon Oct 17 19:38:30 2022
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:24


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/IDEA/Desktop/camera_module/output_files/camera_test.map.smsg.


