{"version":"1.1.0","info":[["/home/achir/Documents/FloatingPointUnit/master.sv",[[[[[["master",[[0,0],[1,2]],[[0,7],[0,13]],[],["module"]],[6,9]],[]]]],null,0]],["/home/achir/Documents/FloatingPointUnit/utils/components/adder/abs.sv",[[[[[["abs",[[0,0],[3,2]],[[0,7],[0,10]],[],["module"]],[11,9]],[[["N",[[0,12],[0,26]],[[0,22],[0,23]],["abs"],["parameter-port","parameter"]],["x",[[1,0],[1,19]],[[1,18],[1,19]],["abs"],["port","wire"]],["abs",[[2,0],[2,21]],[[2,18],[2,21]],["abs"],["port","reg"]]]]]]],null,0]],["/home/achir/Documents/FloatingPointUnit/utils/components/adder/adder_tb.sv",[[[[[["adder_tb",[[0,0],[0,16]],[[0,7],[0,15]],[],["module"]],[60,0]],[[["fa",[[2,4],[2,17]],[[2,15],[2,17]],["adder_tb"],["variable","reg"]],["ea",[[3,4],[3,17]],[[3,15],[3,17]],["adder_tb"],["variable","reg"]],["sa",[[4,4],[4,10]],[[4,8],[4,10]],["adder_tb"],["variable","reg"]],["fb",[[5,4],[5,17]],[[5,15],[5,17]],["adder_tb"],["variable","reg"]],["eb",[[6,4],[6,17]],[[6,15],[6,17]],["adder_tb"],["variable","reg"]],["sb",[[7,4],[7,10]],[[7,8],[7,10]],["adder_tb"],["variable","reg"]],["sub",[[8,4],[8,11]],[[8,8],[8,11]],["adder_tb"],["variable","reg"]],["fla",[[9,4],[9,11]],[[9,8],[9,11]],["adder_tb"],["variable","reg"]],["flb",[[10,4],[10,11]],[[10,8],[10,11]],["adder_tb"],["variable","reg"]],["nan",[[11,4],[11,11]],[[11,8],[11,11]],["adder_tb"],["variable","reg"]],["es",[[13,4],[13,18]],[[13,16],[13,18]],["adder_tb"],["variable","wire"]],["fs",[[14,4],[14,18]],[[14,16],[14,18]],["adder_tb"],["variable","wire"]],["ss",[[15,4],[15,11]],[[15,9],[15,11]],["adder_tb"],["variable","wire"]],["fls",[[16,4],[16,12]],[[16,9],[16,12]],["adder_tb"],["variable","wire"]],["uut",[[18,4],[33,5]],[[18,10],[18,13]],["adder_tb"],["instance","adder"]]]]]]],null,0]],["/home/achir/Documents/FloatingPointUnit/utils/components/adder/adder.sv",[[[[[["adder",[[0,0],[16,6]],[[0,7],[0,12]],[],["module"]],[88,9]],[[["fa",[[1,4],[1,19]],[[1,17],[1,19]],["adder"],["port","input"]],["ea",[[2,4],[2,19]],[[2,17],[2,19]],["adder"],["port","input"]],["sa",[[3,4],[3,12]],[[3,10],[3,12]],["adder"],["port","input"]],["fb",[[4,4],[4,19]],[[4,17],[4,19]],["adder"],["port","input"]],["eb",[[5,4],[5,19]],[[5,17],[5,19]],["adder"],["port","input"]],["sb",[[6,4],[6,12]],[[6,10],[6,12]],["adder"],["port","input"]],["sub",[[7,4],[7,13]],[[7,10],[7,13]],["adder"],["port","input"]],["fla",[[8,4],[8,13]],[[8,10],[8,13]],["adder"],["port","input"]],["flb",[[9,4],[9,13]],[[9,10],[9,13]],["adder"],["port","input"]],["nan",[[10,4],[10,13]],[[10,10],[10,13]],["adder"],["port","input"]],["es",[[11,4],[11,20]],[[11,18],[11,20]],["adder"],["port","output"]],["fs",[[12,4],[12,20]],[[12,18],[12,20]],["adder"],["port","output"]],["ss",[[13,4],[13,13]],[[13,11],[13,13]],["adder"],["port","output"]],["fls",[[15,4],[15,14]],[[15,11],[15,14]],["adder"],["port","output"]],["RM",[[18,0],[18,19]],[[18,10],[18,12]],["adder"],["variable","reg"]],["fb3",[[21,0],[21,15]],[[21,12],[21,15]],["adder"],["variable","wire"]],["fa2",[[22,0],[22,15]],[[22,12],[22,15]],["adder"],["variable","wire"]],["sa2",[[23,0],[23,8]],[[23,5],[23,8]],["adder"],["variable","wire"]],["sx",[[23,0],[23,12]],[[23,10],[23,12]],["adder"],["variable","sa2"]],["sb2",[[23,0],[23,17]],[[23,14],[23,17]],["adder"],["variable","sx"]],["sb_p",[[23,0],[23,23]],[[23,19],[23,23]],["adder"],["variable","sb2"]],["INFs",[[24,0],[24,9]],[[24,5],[24,9]],["adder"],["variable","wire"]],["NANs",[[24,0],[24,14]],[[24,10],[24,14]],["adder"],["variable","INFs"]],["INV",[[24,0],[24,18]],[[24,15],[24,18]],["adder"],["variable","NANs"]],["ZERO",[[25,0],[25,9]],[[25,5],[25,9]],["adder"],["variable","wire"]],["fszero",[[27,0],[27,11]],[[27,5],[27,11]],["adder"],["variable","wire"]],["ss1",[[28,0],[28,8]],[[28,5],[28,8]],["adder"],["variable","wire"]],["ovf",[[29,0],[29,8]],[[29,5],[29,8]],["adder"],["variable","wire"]],["align",[[32,0],[45,1]],[[32,10],[32,15]],["adder"],["instance","alignment"]],["spc",[[48,0],[56,1]],[[48,5],[48,8]],["adder"],["instance","spec"]],["add",[[59,0],[69,1]],[[59,7],[59,10]],["adder"],["instance","sigadd"]],["sign",[[72,0],[83,1]],[[72,12],[72,16]],["adder"],["instance","sign_select"]]]]]]],null,0]],["/home/achir/Documents/FloatingPointUnit/utils/components/adder/alignment.sv",[[[[[["alignment",[[0,0],[13,2]],[[0,7],[0,16]],[],["module"]],[61,9]],[[["ea",[[1,0],[1,15]],[[1,13],[1,15]],["alignment"],["port","input"]],["eb",[[2,0],[2,15]],[[2,13],[2,15]],["alignment"],["port","input"]],["fa",[[3,0],[3,15]],[[3,13],[3,15]],["alignment"],["port","input"]],["sa",[[4,0],[4,9]],[[4,7],[4,9]],["alignment"],["port","input"]],["fb",[[5,0],[5,15]],[[5,13],[5,15]],["alignment"],["port","input"]],["sb",[[6,0],[6,9]],[[6,7],[6,9]],["alignment"],["port","input"]],["es",[[7,0],[7,19]],[[7,17],[7,19]],["alignment"],["port","reg"]],["fb3",[[8,0],[8,20]],[[8,17],[8,20]],["alignment"],["port","reg"]],["fa2",[[9,0],[9,20]],[[9,17],[9,20]],["alignment"],["port","reg"]],["sa2",[[10,0],[10,14]],[[10,11],[10,14]],["alignment"],["port","reg"]],["sx",[[11,0],[11,13]],[[11,11],[11,13]],["alignment"],["port","reg"]],["sb2",[[12,0],[12,14]],[[12,11],[12,14]],["alignment"],["port","reg"]],["as",[[14,0],[14,12]],[[14,10],[14,12]],["alignment"],["variable","reg"]],["eb_gt_ea",[[15,0],[15,12]],[[15,4],[15,12]],["alignment"],["variable","reg"]],["as2",[[16,0],[16,12]],[[16,9],[16,12]],["alignment"],["variable","reg"]],["fb2",[[17,0],[17,13]],[[17,10],[17,13]],["alignment"],["variable","reg"]],["temp",[[18,0],[18,14]],[[18,10],[18,14]],["alignment"],["variable","reg"]],["uut",[[19,0],[24,1]],[[19,8],[19,11]],["alignment"],["instance","exp_sub"]],["uut1",[[26,0],[30,1]],[[26,6],[26,10]],["alignment"],["instance","limit"]],["uut2",[[32,0],[42,1]],[[32,5],[32,9]],["alignment"],["instance","swap"]],["uut3",[[44,0],[48,1]],[[44,4],[44,8]],["alignment"],["instance","lrs"]],["uut4",[[50,0],[54,1]],[[50,7],[50,11]],["alignment"],["instance","sticky"]]]]]]],null,0]],["/home/achir/Documents/FloatingPointUnit/utils/components/adder/exceptions.sv",[[[[[["exceptions",[[0,0],[9,6]],[[0,7],[0,17]],[],["module"]],[14,9]],[[["e_inf",[[1,4],[1,15]],[[1,10],[1,15]],["exceptions"],["port","input"]],["h_1",[[2,4],[2,13]],[[2,10],[2,13]],["exceptions"],["port","input"]],["fz",[[3,4],[3,12]],[[3,10],[3,12]],["exceptions"],["port","input"]],["ez",[[4,4],[4,12]],[[4,10],[4,12]],["exceptions"],["port","input"]],["ZERO",[[5,4],[5,15]],[[5,11],[5,15]],["exceptions"],["port","output"]],["INF",[[6,4],[6,14]],[[6,11],[6,14]],["exceptions"],["port","output"]],["NAN",[[7,4],[7,14]],[[7,11],[7,14]],["exceptions"],["port","output"]],["SNAN",[[8,4],[8,15]],[[8,11],[8,15]],["exceptions"],["port","output"]]]]]]],null,0]],["/home/achir/Documents/FloatingPointUnit/utils/components/adder/exp_sub.sv",[[[[[["exp_sub",[[0,0],[5,6]],[[0,7],[0,14]],[],["module"]],[18,9]],[[["ea",[[1,4],[1,19]],[[1,17],[1,19]],["exp_sub"],["port","input"]],["eb",[[2,4],[2,19]],[[2,17],[2,19]],["exp_sub"],["port","input"]],["eb_gt_ea",[[3,4],[3,23]],[[3,15],[3,23]],["exp_sub"],["port","reg"]],["as",[[4,4],[4,24]],[[4,22],[4,24]],["exp_sub"],["port","reg"]],["ina",[[6,4],[6,18]],[[6,15],[6,18]],["exp_sub"],["variable","reg"]],["inb",[[7,4],[7,18]],[[7,15],[7,18]],["exp_sub"],["variable","reg"]],["sum",[[8,4],[8,18]],[[8,15],[8,18]],["exp_sub"],["variable","reg"]]]]]]],null,0]],["/home/achir/Documents/FloatingPointUnit/utils/components/adder/limit.sv",[[[[[["limit",[[0,0],[4,2]],[[0,7],[0,12]],[],["module"]],[19,0]],[[["as",[[1,4],[1,19]],[[1,17],[1,19]],["limit"],["port","input"]],["eb_gt_ea",[[2,4],[2,18]],[[2,10],[2,18]],["limit"],["port","input"]],["as2",[[3,4],[3,20]],[[3,17],[3,20]],["limit"],["port","output"]],["as1",[[5,4],[5,19]],[[5,16],[5,19]],["limit"],["variable","wire"]],["or_out",[[6,4],[6,15]],[[6,9],[6,15]],["limit"],["variable","wire"]],["n",[[7,4],[7,20]],[[7,14],[7,15]],["limit"],["parameter"]],["or_tree",[[11,4],[14,5]],[[11,16],[11,23]],["limit"],["instance","ortree"]]]]]]],null,0]],["/home/achir/Documents/FloatingPointUnit/utils/components/adder/lrs.sv",[[[[[["lrs",[[0,0],[4,6]],[[0,7],[0,10]],[],["module"]],[7,9]],[[["as2",[[1,4],[1,19]],[[1,16],[1,19]],["lrs"],["port","input"]],["fb2",[[2,4],[2,20]],[[2,17],[2,20]],["lrs"],["port","input"]],["fb3",[[3,4],[3,21]],[[3,18],[3,21]],["lrs"],["port","output"]]]]]]],null,0]],["/home/achir/Documents/FloatingPointUnit/utils/components/adder/ortree.sv",[[[[[["ortree",[[0,0],[5,2]],[[0,7],[0,13]],[],["module"]],[32,0]],[[["n",[[1,4],[1,19]],[[1,14],[1,15]],["ortree"],["parameter-port","parameter"]],["x",[[3,4],[3,19]],[[3,18],[3,19]],["ortree"],["port","input"]],["or_out",[[4,4],[4,17]],[[4,11],[4,17]],["ortree"],["port","output"]],["next_power_of_2",[[7,4],[7,48]],[[7,15],[7,30]],["ortree"],["localparam"]],["L",[[11,12],[11,18]],[[11,17],[11,18]],["ortree"],["variable","wire"]],["U",[[12,12],[12,18]],[[12,17],[12,18]],["ortree"],["variable","wire"]],["lower_or",[[14,12],[17,13]],[[14,26],[14,34]],["ortree"],["instance","ortree"]],["upper_or",[[19,12],[22,13]],[[19,26],[19,34]],["ortree"],["instance","ortree"]]]]]]],null,0]],["/home/achir/Documents/FloatingPointUnit/utils/components/adder/sigadd.sv",[[[[[["sigadd",[[0,0],[10,2]],[[0,7],[0,13]],[],["module"]],[29,9]],[[["fa2",[[1,4],[1,20]],[[1,17],[1,20]],["sigadd"],["port","input"]],["fb3",[[2,4],[2,20]],[[2,17],[2,20]],["sigadd"],["port","input"]],["sa2",[[3,4],[3,14]],[[3,11],[3,14]],["sigadd"],["port","input"]],["sb2",[[4,4],[4,14]],[[4,11],[4,14]],["sigadd"],["port","input"]],["sx",[[5,4],[5,13]],[[5,11],[5,13]],["sigadd"],["port","input"]],["fs",[[6,4],[6,23]],[[6,21],[6,23]],["sigadd"],["port","reg"]],["fszero",[[7,4],[7,21]],[[7,15],[7,21]],["sigadd"],["port","reg"]],["ss1",[[8,4],[8,18]],[[8,15],[8,18]],["sigadd"],["port","reg"]],["ovf",[[9,4],[9,18]],[[9,15],[9,18]],["sigadd"],["port","reg"]],["neg",[[11,0],[11,7]],[[11,4],[11,7]],["sigadd"],["variable","reg"]],["first",[[12,0],[12,15]],[[12,10],[12,15]],["sigadd"],["variable","reg"]],["second",[[12,0],[12,22]],[[12,16],[12,22]],["sigadd"],["variable","first"]],["res",[[13,0],[13,13]],[[13,10],[13,13]],["sigadd"],["variable","reg"]],["ut",[[15,0],[18,1]],[[15,10],[15,12]],["sigadd"],["instance","abs"]]]]]]],null,0]],["/home/achir/Documents/FloatingPointUnit/utils/components/adder/sign_select.sv",[[[[[["sign_select",[[0,0],[11,2]],[[0,7],[0,18]],[],["module"]],[21,0]],[[["RM",[[1,4],[1,18]],[[1,16],[1,18]],["sign_select"],["port","input"]],["fz",[[2,4],[2,12]],[[2,10],[2,12]],["sign_select"],["port","input"]],["sa",[[3,4],[3,12]],[[3,10],[3,12]],["sign_select"],["port","input"]],["sx",[[4,4],[4,12]],[[4,10],[4,12]],["sign_select"],["port","input"]],["sb",[[5,4],[5,12]],[[5,10],[5,12]],["sign_select"],["port","input"]],["ss1",[[6,4],[6,13]],[[6,10],[6,13]],["sign_select"],["port","input"]],["INF",[[7,4],[7,13]],[[7,10],[7,13]],["sign_select"],["port","input"]],["NAN",[[8,4],[8,13]],[[8,10],[8,13]],["sign_select"],["port","input"]],["ZERO",[[9,4],[9,15]],[[9,11],[9,15]],["sign_select"],["port","output"]],["ss",[[10,4],[10,13]],[[10,11],[10,13]],["sign_select"],["port","output"]],["ss2",[[13,0],[13,8]],[[13,5],[13,8]],["sign_select"],["variable","wire"]],["ss3",[[13,0],[13,13]],[[13,10],[13,13]],["sign_select"],["variable","ss2"]]]]]]],null,0]],["/home/achir/Documents/FloatingPointUnit/utils/components/adder/spec.sv",[[[[[["spec",[[0,0],[8,6]],[[0,7],[0,11]],[],["module"]],[15,9]],[[["sb",[[1,4],[1,12]],[[1,10],[1,12]],["spec"],["port","input"]],["sa",[[2,4],[2,12]],[[2,10],[2,12]],["spec"],["port","input"]],["fla",[[3,4],[3,20]],[[3,17],[3,20]],["spec"],["port","input"]],["flb",[[4,4],[4,20]],[[4,17],[4,20]],["spec"],["port","input"]],["INFs",[[5,4],[5,15]],[[5,11],[5,15]],["spec"],["port","output"]],["NANs",[[6,4],[6,15]],[[6,11],[6,15]],["spec"],["port","output"]],["INV",[[7,4],[7,14]],[[7,11],[7,14]],["spec"],["port","output"]]]]]]],null,0]],["/home/achir/Documents/FloatingPointUnit/utils/components/adder/sticky.sv",[[[[[["HDecJ",["file:///home/achir/Documents/FloatingPointUnit/utils/components/unpacker/HDecJ.sv",[[0,0],[5,2]]],["file:///home/achir/Documents/FloatingPointUnit/utils/components/unpacker/HDecJ.sv",[[0,7],[0,12]]],[],["module"]],["file:///home/achir/Documents/FloatingPointUnit/utils/components/unpacker/HDecJ.sv",[1,18]]],[[["N",["file:///home/achir/Documents/FloatingPointUnit/utils/components/unpacker/HDecJ.sv",[[1,4],[1,19]]],["file:///home/achir/Documents/FloatingPointUnit/utils/components/unpacker/HDecJ.sv",[[1,14],[1,15]]],["HDecJ"],["parameter-port","parameter"]],["x",["file:///home/achir/Documents/FloatingPointUnit/utils/components/unpacker/HDecJ.sv",[[3,4],[3,20]]],["file:///home/achir/Documents/FloatingPointUnit/utils/components/unpacker/HDecJ.sv",[[3,19],[3,20]]],["HDecJ"],["port","input"]],["y",["file:///home/achir/Documents/FloatingPointUnit/utils/components/unpacker/HDecJ.sv",[[4,4],[4,27]]],["file:///home/achir/Documents/FloatingPointUnit/utils/components/unpacker/HDecJ.sv",[[4,26],[4,27]]],["HDecJ"],["port","reg"]],["x1",["file:///home/achir/Documents/FloatingPointUnit/utils/components/unpacker/HDecJ.sv",[[7,4],[7,20]]],["file:///home/achir/Documents/FloatingPointUnit/utils/components/unpacker/HDecJ.sv",[[7,18],[7,20]]],["HDecJ"],["variable","reg"]],["x2",["file:///home/achir/Documents/FloatingPointUnit/utils/components/unpacker/HDecJ.sv",[[8,4],[8,20]]],["file:///home/achir/Documents/FloatingPointUnit/utils/components/unpacker/HDecJ.sv",[[8,18],[8,20]]],["HDecJ"],["variable","reg"]],["U",["file:///home/achir/Documents/FloatingPointUnit/utils/components/unpacker/HDecJ.sv",[[9,4],[9,24]]],["file:///home/achir/Documents/FloatingPointUnit/utils/components/unpacker/HDecJ.sv",[[9,23],[9,24]]],["HDecJ"],["variable","reg"]],["V",["file:///home/achir/Documents/FloatingPointUnit/utils/components/unpacker/HDecJ.sv",[[10,4],[10,24]]],["file:///home/achir/Documents/FloatingPointUnit/utils/components/unpacker/HDecJ.sv",[[10,23],[10,24]]],["HDecJ"],["variable","reg"]],["higher_decoder",["file:///home/achir/Documents/FloatingPointUnit/utils/components/unpacker/HDecJ.sv",[[14,12],[17,13]]],["file:///home/achir/Documents/FloatingPointUnit/utils/components/unpacker/HDecJ.sv",[[14,25],[14,39]]],["HDecJ"],["instance","HDecJ"]],["lower_decoder",["file:///home/achir/Documents/FloatingPointUnit/utils/components/unpacker/HDecJ.sv",[[19,12],[22,13]]],["file:///home/achir/Documents/FloatingPointUnit/utils/components/unpacker/HDecJ.sv",[[19,25],[19,38]]],["HDecJ"],["instance","HDecJ"]],["i",["file:///home/achir/Documents/FloatingPointUnit/utils/components/unpacker/HDecJ.sv",[[24,12],[24,21]]],["file:///home/achir/Documents/FloatingPointUnit/utils/components/unpacker/HDecJ.sv",[[24,20],[24,21]]],["HDecJ"],["variable","integer"]]]]],[[["sticky",[[2,0],[6,2]],[[2,7],[2,13]],[],["module"]],[32,9]],[[["as2",[[3,4],[3,19]],[[3,16],[3,19]],["sticky"],["port","input"]],["fb2",[[4,4],[4,20]],[[4,17],[4,20]],["sticky"],["port","input"]],["sticky",[[5,4],[5,17]],[[5,11],[5,17]],["sticky"],["port","output"]],["temp",[[8,0],[8,15]],[[8,11],[8,15]],["sticky"],["variable","reg"]],["y",[[9,0],[9,14]],[[9,13],[9,14]],["sticky"],["variable","wire"]],["N",[[10,0],[10,16]],[[10,10],[10,11]],["sticky"],["parameter"]],["n",[[11,0],[11,17]],[[11,10],[11,11]],["sticky"],["parameter"]],["hdec",[[14,0],[17,1]],[[14,11],[14,15]],["sticky"],["instance","HDecJ"]],["or_tree",[[26,0],[29,1]],[[26,12],[26,19]],["sticky"],["instance","ortree"]]]]]],["/home/achir/Documents/FloatingPointUnit/utils/components/unpacker/HDecJ.sv"]],null,0]],["/home/achir/Documents/FloatingPointUnit/utils/components/adder/swap.sv",[[[[[["swap",[[0,0],[10,6]],[[0,7],[0,11]],[],["module"]],[16,9]],[[["sa",[[1,4],[1,12]],[[1,10],[1,12]],["swap"],["port","input"]],["fa",[[2,4],[2,19]],[[2,17],[2,19]],["swap"],["port","input"]],["sb",[[3,4],[3,12]],[[3,10],[3,12]],["swap"],["port","input"]],["fb",[[4,4],[4,19]],[[4,17],[4,19]],["swap"],["port","input"]],["eb_gt_ea",[[5,4],[5,18]],[[5,10],[5,18]],["swap"],["port","input"]],["sa2",[[6,4],[6,14]],[[6,11],[6,14]],["swap"],["port","output"]],["fa2",[[7,4],[7,21]],[[7,18],[7,21]],["swap"],["port","output"]],["sb2",[[8,4],[8,14]],[[8,11],[8,14]],["swap"],["port","output"]],["fb2",[[9,4],[9,21]],[[9,18],[9,21]],["swap"],["port","output"]]]]]]],null,0]],["/home/achir/Documents/FloatingPointUnit/utils/components/adder/tb_exceptions.sv",[[[[[["tb_exceptions",[[0,0],[0,21]],[[0,7],[0,20]],[],["module"]],[39,0]],[[["e_inf",[[2,2],[2,11]],[[2,6],[2,11]],["tb_exceptions"],["variable","reg"]],["h_1",[[3,2],[3,9]],[[3,6],[3,9]],["tb_exceptions"],["variable","reg"]],["fz",[[4,2],[4,8]],[[4,6],[4,8]],["tb_exceptions"],["variable","reg"]],["ez",[[5,2],[5,8]],[[5,6],[5,8]],["tb_exceptions"],["variable","reg"]],["ZERO",[[6,2],[6,11]],[[6,7],[6,11]],["tb_exceptions"],["variable","wire"]],["INF",[[7,2],[7,10]],[[7,7],[7,10]],["tb_exceptions"],["variable","wire"]],["NAN",[[8,2],[8,10]],[[8,7],[8,10]],["tb_exceptions"],["variable","wire"]],["SNAN",[[9,2],[9,11]],[[9,7],[9,11]],["tb_exceptions"],["variable","wire"]],["uut",[[11,2],[20,3]],[[11,13],[11,16]],["tb_exceptions"],["instance","exceptions"]]]]]]],null,0]],["/home/achir/Documents/FloatingPointUnit/utils/components/adder/tb_exp_sub.sv",[[[[[["tb_exp_sub",[[0,0],[0,18]],[[0,7],[0,17]],[],["module"]],[34,0]],[[["ea",[[2,2],[2,15]],[[2,13],[2,15]],["tb_exp_sub"],["variable","reg"]],["eb",[[3,2],[3,15]],[[3,13],[3,15]],["tb_exp_sub"],["variable","reg"]],["eb_gt_ea",[[4,2],[4,15]],[[4,7],[4,15]],["tb_exp_sub"],["variable","wire"]],["as",[[5,2],[5,16]],[[5,14],[5,16]],["tb_exp_sub"],["variable","wire"]],["uut",[[7,2],[12,3]],[[7,10],[7,13]],["tb_exp_sub"],["instance","exp_sub"]]]]]]],null,0]],["/home/achir/Documents/FloatingPointUnit/utils/components/adder/tb_limit.sv",[[[[[["tb_limit",[[0,0],[0,16]],[[0,7],[0,15]],[],["module"]],[28,0]],[[["as",[[2,4],[2,17]],[[2,15],[2,17]],["tb_limit"],["variable","reg"]],["eb_gt_ea",[[3,4],[3,16]],[[3,8],[3,16]],["tb_limit"],["variable","reg"]],["as2",[[4,4],[4,18]],[[4,15],[4,18]],["tb_limit"],["variable","wire"]],["uut",[[6,4],[10,5]],[[6,10],[6,13]],["tb_limit"],["instance","limit"]]]]]]],null,0]],["/home/achir/Documents/FloatingPointUnit/utils/components/adder/tb_lrs.sv",[[[[[["tb_lrs",[[0,0],[0,14]],[[0,7],[0,13]],[],["module"]],[26,0]],[[["as2",[[2,4],[2,17]],[[2,14],[2,17]],["tb_lrs"],["variable","reg"]],["fb2",[[3,4],[3,18]],[[3,15],[3,18]],["tb_lrs"],["variable","reg"]],["fb3",[[4,4],[4,19]],[[4,16],[4,19]],["tb_lrs"],["variable","wire"]],["uut",[[6,4],[10,5]],[[6,8],[6,11]],["tb_lrs"],["instance","lrs"]]]]]]],null,0]],["/home/achir/Documents/FloatingPointUnit/utils/components/adder/tb_ortree.sv",[[[[[["tb_ortree",[[0,0],[0,17]],[[0,7],[0,16]],[],["module"]],[27,0]],[[["n",[[2,4],[2,20]],[[2,14],[2,15]],["tb_ortree"],["parameter"]],["x",[[3,4],[3,17]],[[3,16],[3,17]],["tb_ortree"],["variable","reg"]],["or_out",[[4,4],[4,15]],[[4,9],[4,15]],["tb_ortree"],["variable","wire"]],["uut",[[6,4],[9,5]],[[6,16],[6,19]],["tb_ortree"],["instance","ortree"]]]]]]],null,0]],["/home/achir/Documents/FloatingPointUnit/utils/components/adder/tb_sticky.sv",[[[[[["tb_sticky",[[0,0],[0,17]],[[0,7],[0,16]],[],["module"]],[36,0]],[[["as2",[[2,4],[2,17]],[[2,14],[2,17]],["tb_sticky"],["variable","reg"]],["fb2",[[3,4],[3,18]],[[3,15],[3,18]],["tb_sticky"],["variable","reg"]],["sticky",[[4,4],[4,15]],[[4,9],[4,15]],["tb_sticky"],["variable","wire"]],["uut",[[6,4],[10,5]],[[6,11],[6,14]],["tb_sticky"],["instance","sticky"]]]]]]],null,0]],["/home/achir/Documents/FloatingPointUnit/utils/components/adder/tb_swap.sv",[[[[[["tb_swap",[[0,0],[0,15]],[[0,7],[0,14]],[],["module"]],[41,0]],[[["sa",[[2,4],[2,10]],[[2,8],[2,10]],["tb_swap"],["variable","reg"]],["fa",[[3,4],[3,17]],[[3,15],[3,17]],["tb_swap"],["variable","reg"]],["sb",[[4,4],[4,10]],[[4,8],[4,10]],["tb_swap"],["variable","reg"]],["fb",[[5,4],[5,17]],[[5,15],[5,17]],["tb_swap"],["variable","reg"]],["eb_gt_ea",[[6,4],[6,16]],[[6,8],[6,16]],["tb_swap"],["variable","reg"]],["sa2",[[8,4],[8,12]],[[8,9],[8,12]],["tb_swap"],["variable","wire"]],["fa2",[[9,4],[9,19]],[[9,16],[9,19]],["tb_swap"],["variable","wire"]],["sb2",[[10,4],[10,12]],[[10,9],[10,12]],["tb_swap"],["variable","wire"]],["fb2",[[11,4],[11,19]],[[11,16],[11,19]],["tb_swap"],["variable","wire"]],["uut",[[13,4],[23,5]],[[13,9],[13,12]],["tb_swap"],["instance","swap"]]]]]]],null,0]],["/home/achir/Documents/FloatingPointUnit/utils/components/unpacker/cls.sv",[[[[[["cls",[[0,0],[6,2]],[[0,7],[0,10]],[],["module"]],[11,9]],[[["N",[[1,4],[1,20]],[[1,14],[1,15]],["cls"],["parameter-port","parameter"]],["m",[[3,4],[3,18]],[[3,17],[3,18]],["cls"],["port","input"]],["x",[[4,4],[4,21]],[[4,20],[4,21]],["cls"],["port","input"]],["y",[[5,4],[5,24]],[[5,23],[5,24]],["cls"],["port","reg"]]]]]]],null,0]],["/home/achir/Documents/FloatingPointUnit/utils/components/unpacker/Dec.sv",[[[[[["Dec",[[0,0],[5,2]],[[0,7],[0,10]],[],["module"]],[41,9]],[[["N",[[1,4],[1,19]],[[1,14],[1,15]],["Dec"],["parameter-port","parameter"]],["x",[[3,4],[3,25]],[[3,24],[3,25]],["Dec"],["port","wire"]],["y",[[4,4],[4,27]],[[4,26],[4,27]],["Dec"],["port","reg"]],["x1",[[7,4],[7,20]],[[7,18],[7,20]],["Dec"],["variable","reg"]],["x2",[[8,4],[8,20]],[[8,18],[8,20]],["Dec"],["variable","reg"]],["U",[[9,4],[9,24]],[[9,23],[9,24]],["Dec"],["variable","reg"]],["V",[[10,4],[10,24]],[[10,23],[10,24]],["Dec"],["variable","reg"]],["higher_decoder",[[14,12],[17,13]],[[14,23],[14,37]],["Dec"],["instance","Dec"]],["lower_decoder",[[19,12],[22,13]],[[19,23],[19,36]],["Dec"],["instance","Dec"]],["i",[[24,12],[24,21]],[[24,20],[24,21]],["Dec"],["variable","integer"]],["j",[[24,12],[24,23]],[[24,22],[24,23]],["Dec"],["variable","i"]]]]]]],null,0]],["/home/achir/Documents/FloatingPointUnit/utils/components/unpacker/exceptions.sv",[[[[[["exceptions",[[0,0],[9,6]],[[0,7],[0,17]],[],["module"]],[15,0]],[[["e_inf",[[1,4],[1,15]],[[1,10],[1,15]],["exceptions"],["port","input"]],["h_1",[[2,4],[2,13]],[[2,10],[2,13]],["exceptions"],["port","input"]],["fz",[[3,4],[3,12]],[[3,10],[3,12]],["exceptions"],["port","input"]],["ez",[[4,4],[4,12]],[[4,10],[4,12]],["exceptions"],["port","input"]],["ZERO",[[5,4],[5,15]],[[5,11],[5,15]],["exceptions"],["port","output"]],["INF",[[6,4],[6,14]],[[6,11],[6,14]],["exceptions"],["port","output"]],["NAN",[[7,4],[7,14]],[[7,11],[7,14]],["exceptions"],["port","output"]],["SNAN",[[8,4],[8,15]],[[8,11],[8,15]],["exceptions"],["port","output"]]]]]]],null,0]],["/home/achir/Documents/FloatingPointUnit/utils/components/unpacker/exponent.sv",[[[[[["exponent",[[0,0],[7,2]],[[0,7],[0,15]],[],["module"]],[36,9]],[[["fp",[[1,4],[1,25]],[[1,23],[1,25]],["exponent"],["port","input"]],["db",[[2,4],[2,25]],[[2,23],[2,25]],["exponent"],["port","input"]],["e_inf",[[3,4],[3,28]],[[3,23],[3,28]],["exponent"],["port","reg"]],["e_z",[[4,4],[4,26]],[[4,23],[4,26]],["exponent"],["port","reg"]],["e",[[5,4],[5,24]],[[5,23],[5,24]],["exponent"],["port","reg"]],["s",[[6,4],[6,24]],[[6,23],[6,24]],["exponent"],["port","reg"]],["temp_e_db",[[9,4],[9,24]],[[9,15],[9,24]],["exponent"],["variable","reg"]],["inc",[[10,4],[10,18]],[[10,15],[10,18]],["exponent"],["variable","reg"]],["temp_e",[[11,4],[11,20]],[[11,14],[11,20]],["exponent"],["variable","reg"]]]]]]],null,0]],["/home/achir/Documents/FloatingPointUnit/utils/components/unpacker/HDec.sv",[[[[[["HDec",[[0,0],[5,2]],[[0,7],[0,11]],[],["module"]],[24,9]],[[["N",[[1,4],[1,19]],[[1,14],[1,15]],["HDec"],["parameter-port","parameter"]],["x",[[3,4],[3,26]],[[3,25],[3,26]],["HDec"],["port","logic"]],["y",[[4,4],[4,29]],[[4,28],[4,29]],["HDec"],["port","logic"]],["U",[[9,12],[9,34]],[[9,33],[9,34]],["HDec"],["variable","logic"]],["lower_decoder",[[10,12],[13,13]],[[10,24],[10,37]],["HDec"],["instance","HDec"]]]]]]],null,0]],["/home/achir/Documents/FloatingPointUnit/utils/components/unpacker/HDecJ.sv",[[null,[],null,null,[["/home/achir/Documents/FloatingPointUnit/utils/components/unpacker/HDecJ.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/achir/Documents/FloatingPointUnit/utils/components/unpacker/leadingzero.sv",[[[[[["leadingzero",[[0,0],[3,6]],[[0,7],[0,18]],[],["module"]],[30,0]],[[["n",[[0,21],[0,37]],[[0,31],[0,32]],["leadingzero"],["parameter-port","parameter"]],["m",[[0,39],[0,44]],[[0,39],[0,40]],["leadingzero"],["parameter-port","n"]],["x",[[1,4],[1,24]],[[1,23],[1,24]],["leadingzero"],["port","input"]],["y",[[2,4],[2,20]],[[2,19],[2,20]],["leadingzero"],["port","output"]],["y_H",[[4,4],[4,19]],[[4,16],[4,19]],["leadingzero"],["variable","reg"]],["y_L",[[5,4],[5,19]],[[5,16],[5,19]],["leadingzero"],["variable","reg"]],["high_zero",[[6,4],[6,17]],[[6,8],[6,17]],["leadingzero"],["variable","reg"]],["lower",[[10,8],[13,9]],[[10,40],[10,45]],["leadingzero"],["instance","leadingzero"]],["upper",[[14,4],[17,9]],[[14,36],[14,41]],["leadingzero"],["instance","leadingzero"]]]]]]],null,0]],["/home/achir/Documents/FloatingPointUnit/utils/components/unpacker/nanselect.sv",[[[[[["nanselect",[[0,0],[8,2]],[[0,7],[0,16]],[],["module"]],[16,0]],[[["sa",[[1,0],[1,8]],[[1,6],[1,8]],["nanselect"],["port","input"]],["ha",[[2,0],[2,15]],[[2,13],[2,15]],["nanselect"],["port","input"]],["hb",[[3,0],[3,15]],[[3,13],[3,15]],["nanselect"],["port","input"]],["sb",[[4,0],[4,8]],[[4,6],[4,8]],["nanselect"],["port","input"]],["nana",[[5,0],[5,10]],[[5,6],[5,10]],["nanselect"],["port","input"]],["snan",[[6,0],[6,11]],[[6,7],[6,11]],["nanselect"],["port","output"]],["fnan",[[7,0],[7,18]],[[7,14],[7,18]],["nanselect"],["port","output"]]]]]]],null,0]],["/home/achir/Documents/FloatingPointUnit/utils/components/unpacker/significant.sv",[[[[[["significant",[[0,0],[9,2]],[[0,7],[0,18]],[],["module"]],[45,9]],[[["N",[[0,21],[0,37]],[[0,31],[0,32]],["significant"],["parameter-port","parameter"]],["db",[[1,4],[1,12]],[[1,10],[1,12]],["significant"],["port","input"]],["x",[[2,4],[2,19]],[[2,18],[2,19]],["significant"],["port","input"]],["e_z",[[3,4],[3,13]],[[3,10],[3,13]],["significant"],["port","input"]],["normal",[[4,4],[4,16]],[[4,10],[4,16]],["significant"],["port","input"]],["lz",[[5,4],[5,23]],[[5,21],[5,23]],["significant"],["port","reg"]],["f",[[6,4],[6,23]],[[6,22],[6,23]],["significant"],["port","reg"]],["fz",[[7,4],[7,17]],[[7,15],[7,17]],["significant"],["port","reg"]],["h",[[8,4],[8,23]],[[8,22],[8,23]],["significant"],["port","reg"]],["n",[[11,0],[11,17]],[[11,10],[11,11]],["significant"],["parameter"]],["u",[[12,0],[12,17]],[[12,10],[12,11]],["significant"],["parameter"]],["m",[[13,0],[13,16]],[[13,10],[13,11]],["significant"],["parameter"]],["x1",[[14,0],[14,17]],[[14,11],[14,13]],["significant"],["variable","reg"]],["d",[[15,0],[15,31]],[[15,11],[15,12]],["significant"],["variable","reg"]],["zero",[[16,0],[16,19]],[[16,11],[16,15]],["significant"],["variable","reg"]],["temp",[[17,0],[17,15]],[[17,11],[17,15]],["significant"],["variable","reg"]],["te",[[18,0],[18,13]],[[18,11],[18,13]],["significant"],["variable","reg"]],["temp1",[[19,0],[19,17]],[[19,12],[19,17]],["significant"],["variable","wire"]],["F2D",[[20,0],[20,24]],[[20,11],[20,14]],["significant"],["variable","reg"]],["F2S",[[21,0],[21,25]],[[21,11],[21,14]],["significant"],["variable","reg"]],["leadingzero_inst",[[23,0],[26,1]],[[23,19],[23,35]],["significant"],["instance","leadingzero"]],["CLS_inst",[[28,0],[32,1]],[[28,9],[28,17]],["significant"],["instance","cls"]]]]]]],null,0]],["/home/achir/Documents/FloatingPointUnit/utils/components/unpacker/tb_CLS.sv",[[[[[["tb_CLS",[[0,0],[0,14]],[[0,7],[0,13]],[],["module"]],[26,9]],[[["N",[[3,4],[3,21]],[[3,14],[3,15]],["tb_CLS"],["parameter"]],["x",[[4,4],[4,17]],[[4,16],[4,17]],["tb_CLS"],["variable","reg"]],["m",[[5,4],[5,15]],[[5,14],[5,15]],["tb_CLS"],["variable","reg"]],["y",[[6,4],[6,18]],[[6,17],[6,18]],["tb_CLS"],["variable","wire"]],["dut",[[9,4],[13,5]],[[9,13],[9,16]],["tb_CLS"],["instance","cls"]],["u",[[15,4],[15,9]],[[15,8],[15,9]],["tb_CLS"],["variable","reg"]]]]]]],null,0]],["/home/achir/Documents/FloatingPointUnit/utils/components/unpacker/tb_Dec.sv",[[[[[["tb_Dec",[[0,0],[0,14]],[[0,7],[0,13]],[],["module"]],[19,9]],[[["N",[[2,4],[2,20]],[[2,14],[2,15]],["tb_Dec"],["parameter"]],["x",[[3,4],[3,17]],[[3,16],[3,17]],["tb_Dec"],["variable","reg"]],["y",[[4,4],[4,21]],[[4,20],[4,21]],["tb_Dec"],["variable","wire"]],["dut",[[6,4],[9,5]],[[6,13],[6,16]],["tb_Dec"],["instance","Dec"]]]]]]],null,0]],["/home/achir/Documents/FloatingPointUnit/utils/components/unpacker/tb_HDec.sv",[[[[[["tb_HDec",[[0,0],[0,15]],[[0,7],[0,14]],[],["module"]],[19,9]],[[["N",[[2,4],[2,20]],[[2,14],[2,15]],["tb_HDec"],["parameter"]],["x",[[3,4],[3,17]],[[3,16],[3,17]],["tb_HDec"],["variable","reg"]],["y",[[4,4],[4,21]],[[4,20],[4,21]],["tb_HDec"],["variable","wire"]],["dut",[[6,4],[9,5]],[[6,14],[6,17]],["tb_HDec"],["instance","HDec"]]]]]]],null,0]],["/home/achir/Documents/FloatingPointUnit/utils/components/unpacker/tb_HDecJ.sv",[[[[[["tb_HDecJ",[[0,0],[0,16]],[[0,7],[0,15]],[],["module"]],[28,9]],[[["N",[[2,4],[2,20]],[[2,14],[2,15]],["tb_HDecJ"],["parameter"]],["x",[[4,4],[4,17]],[[4,16],[4,17]],["tb_HDecJ"],["variable","reg"]],["y",[[6,4],[6,21]],[[6,20],[6,21]],["tb_HDecJ"],["variable","wire"]],["uut",[[8,4],[11,5]],[[8,15],[8,18]],["tb_HDecJ"],["instance","HDecJ"]]]]]]],null,0]],["/home/achir/Documents/FloatingPointUnit/utils/components/unpacker/tb_large_pattern.sv",[[[[[["tb_large_pattern",[[0,0],[0,24]],[[0,7],[0,23]],[],["module"]],[47,0]],[[["fp",[[1,4],[1,17]],[[1,15],[1,17]],["tb_large_pattern"],["variable","reg"]],["db",[[2,4],[2,10]],[[2,8],[2,10]],["tb_large_pattern"],["variable","reg"]],["normal",[[3,4],[3,14]],[[3,8],[3,14]],["tb_large_pattern"],["variable","reg"]],["e_inf",[[4,4],[4,14]],[[4,9],[4,14]],["tb_large_pattern"],["variable","wire"]],["e_z",[[4,4],[4,19]],[[4,16],[4,19]],["tb_large_pattern"],["variable","e_inf"]],["e",[[5,4],[5,17]],[[5,16],[5,17]],["tb_large_pattern"],["variable","wire"]],["s",[[6,4],[6,10]],[[6,9],[6,10]],["tb_large_pattern"],["variable","wire"]],["lz",[[7,4],[7,17]],[[7,15],[7,17]],["tb_large_pattern"],["variable","wire"]],["f",[[8,4],[8,17]],[[8,16],[8,17]],["tb_large_pattern"],["variable","wire"]],["fz",[[9,4],[9,11]],[[9,9],[9,11]],["tb_large_pattern"],["variable","wire"]],["h",[[10,4],[10,17]],[[10,16],[10,17]],["tb_large_pattern"],["variable","wire"]],["uut",[[12,4],[24,5]],[[12,13],[12,16]],["tb_large_pattern"],["instance","unpacker"]],["i",[[26,4],[26,13]],[[26,12],[26,13]],["tb_large_pattern"],["variable","integer"]]]]]]],null,0]],["/home/achir/Documents/FloatingPointUnit/utils/components/unpacker/tb_leadingzero.sv",[[[[[["tb_leadingzero",[[0,0],[0,22]],[[0,7],[0,21]],[],["module"]],[45,9]],[[["n",[[2,2],[2,19]],[[2,12],[2,13]],["tb_leadingzero"],["parameter"]],["x",[[4,2],[4,15]],[[4,14],[4,15]],["tb_leadingzero"],["variable","reg"]],["y",[[6,2],[6,22]],[[6,21],[6,22]],["tb_leadingzero"],["variable","wire"]],["uut",[[8,2],[11,3]],[[8,19],[8,22]],["tb_leadingzero"],["instance","leadingzero"]]]]]]],null,0]],["/home/achir/Documents/FloatingPointUnit/utils/components/unpacker/tb_significand.sv",[[[[[["tb_significand",[[0,0],[0,22]],[[0,7],[0,21]],[],["module"]],[59,9]],[[["N",[[2,4],[2,21]],[[2,14],[2,15]],["tb_significand"],["parameter"]],["dbs",[[4,4],[4,11]],[[4,8],[4,11]],["tb_significand"],["variable","reg"]],["x",[[5,4],[5,17]],[[5,16],[5,17]],["tb_significand"],["variable","reg"]],["ez",[[6,4],[6,10]],[[6,8],[6,10]],["tb_significand"],["variable","reg"]],["normal",[[7,4],[7,14]],[[7,8],[7,14]],["tb_significand"],["variable","reg"]],["lz",[[9,4],[9,17]],[[9,15],[9,17]],["tb_significand"],["variable","wire"]],["f",[[10,4],[10,17]],[[10,16],[10,17]],["tb_significand"],["variable","wire"]],["fz",[[11,4],[11,11]],[[11,9],[11,11]],["tb_significand"],["variable","wire"]],["h",[[12,4],[12,17]],[[12,16],[12,17]],["tb_significand"],["variable","wire"]],["uut",[[14,4],[23,5]],[[14,21],[14,24]],["tb_significand"],["instance","significant"]]]]]]],null,0]],["/home/achir/Documents/FloatingPointUnit/utils/components/unpacker/tb_unpacker.sv",[[],null,0]],["/home/achir/Documents/FloatingPointUnit/utils/components/unpacker/tb_unpackermaster.sv",[[[[[["tb_unpackermaster",[[0,0],[0,25]],[[0,7],[0,24]],[],["module"]],[42,0]],[[["FA2",[[2,4],[2,18]],[[2,15],[2,18]],["tb_unpackermaster"],["variable","reg"]],["FB2",[[2,4],[2,23]],[[2,20],[2,23]],["tb_unpackermaster"],["variable","FA2"]],["db",[[3,4],[3,10]],[[3,8],[3,10]],["tb_unpackermaster"],["variable","reg"]],["normal",[[3,4],[3,18]],[[3,12],[3,18]],["tb_unpackermaster"],["variable","db"]],["sa",[[4,4],[4,11]],[[4,9],[4,11]],["tb_unpackermaster"],["variable","wire"]],["sb",[[4,4],[4,15]],[[4,13],[4,15]],["tb_unpackermaster"],["variable","sa"]],["ea",[[5,4],[5,18]],[[5,16],[5,18]],["tb_unpackermaster"],["variable","wire"]],["eb",[[5,4],[5,22]],[[5,20],[5,22]],["tb_unpackermaster"],["variable","ea"]],["lza",[[6,4],[6,18]],[[6,15],[6,18]],["tb_unpackermaster"],["variable","wire"]],["lzb",[[6,4],[6,23]],[[6,20],[6,23]],["tb_unpackermaster"],["variable","lza"]],["fa",[[7,4],[7,18]],[[7,16],[7,18]],["tb_unpackermaster"],["variable","wire"]],["fb",[[7,4],[7,22]],[[7,20],[7,22]],["tb_unpackermaster"],["variable","fa"]],["fla",[[8,4],[8,18]],[[8,15],[8,18]],["tb_unpackermaster"],["variable","wire"]],["flb",[[8,4],[8,23]],[[8,20],[8,23]],["tb_unpackermaster"],["variable","fla"]],["nan",[[9,4],[9,19]],[[9,16],[9,19]],["tb_unpackermaster"],["variable","wire"]],["uut",[[11,4],[27,5]],[[11,19],[11,22]],["tb_unpackermaster"],["instance","unpackermaster"]]]]]]],null,0]],["/home/achir/Documents/FloatingPointUnit/utils/components/unpacker/unpacker.sv",[[[[[["unpacker",[[0,0],[12,2]],[[0,7],[0,15]],[],["module"]],[34,9]],[[["fp",[[1,4],[1,25]],[[1,23],[1,25]],["unpacker"],["port","input"]],["db",[[2,4],[2,25]],[[2,23],[2,25]],["unpacker"],["port","input"]],["normal",[[3,4],[3,29]],[[3,23],[3,29]],["unpacker"],["port","input"]],["e_inf",[[4,4],[4,28]],[[4,23],[4,28]],["unpacker"],["port","reg"]],["e_z",[[5,4],[5,26]],[[5,23],[5,26]],["unpacker"],["port","reg"]],["e",[[6,4],[6,24]],[[6,23],[6,24]],["unpacker"],["port","reg"]],["s",[[7,4],[7,24]],[[7,23],[7,24]],["unpacker"],["port","reg"]],["lz",[[8,4],[8,25]],[[8,23],[8,25]],["unpacker"],["port","reg"]],["f",[[9,4],[9,24]],[[9,23],[9,24]],["unpacker"],["port","reg"]],["fz",[[10,4],[10,25]],[[10,23],[10,25]],["unpacker"],["port","reg"]],["h",[[11,4],[11,24]],[[11,23],[11,24]],["unpacker"],["port","reg"]],["exponent_inst",[[14,0],[21,1]],[[14,9],[14,22]],["unpacker"],["instance","exponent"]],["unpacker_inst",[[23,0],[32,1]],[[23,12],[23,25]],["unpacker"],["instance","significant"]]]]]]],null,0]],["/home/achir/Documents/FloatingPointUnit/utils/components/unpacker/unpackermaster.sv",[[[[[["unpackermaster",[[0,0],[16,2]],[[0,7],[0,21]],[],["module"]],[106,9]],[[["FA2",[[1,4],[1,20]],[[1,17],[1,20]],["unpackermaster"],["port","input"]],["db",[[2,4],[2,12]],[[2,10],[2,12]],["unpackermaster"],["port","input"]],["normal",[[3,4],[3,16]],[[3,10],[3,16]],["unpackermaster"],["port","input"]],["FB2",[[4,4],[4,20]],[[4,17],[4,20]],["unpackermaster"],["port","input"]],["sa",[[5,4],[5,17]],[[5,15],[5,17]],["unpackermaster"],["port","reg"]],["ea",[[6,4],[6,24]],[[6,22],[6,24]],["unpackermaster"],["port","reg"]],["lza",[[7,4],[7,24]],[[7,21],[7,24]],["unpackermaster"],["port","reg"]],["fa",[[8,4],[8,24]],[[8,22],[8,24]],["unpackermaster"],["port","reg"]],["fla",[[9,4],[9,24]],[[9,21],[9,24]],["unpackermaster"],["port","reg"]],["nan",[[10,4],[10,25]],[[10,22],[10,25]],["unpackermaster"],["port","reg"]],["sb",[[11,4],[11,17]],[[11,15],[11,17]],["unpackermaster"],["port","reg"]],["eb",[[12,4],[12,24]],[[12,22],[12,24]],["unpackermaster"],["port","reg"]],["lzb",[[13,4],[13,24]],[[13,21],[13,24]],["unpackermaster"],["port","reg"]],["fb",[[14,4],[14,24]],[[14,22],[14,24]],["unpackermaster"],["port","reg"]],["flb",[[15,4],[15,24]],[[15,21],[15,24]],["unpackermaster"],["port","reg"]],["e_inf1",[[17,0],[17,10]],[[17,4],[17,10]],["unpackermaster"],["variable","reg"]],["s1",[[17,0],[17,13]],[[17,11],[17,13]],["unpackermaster"],["variable","e_inf1"]],["fz1",[[17,0],[17,17]],[[17,14],[17,17]],["unpackermaster"],["variable","s1"]],["e_z1",[[17,0],[17,23]],[[17,19],[17,23]],["unpackermaster"],["variable","fz1"]],["e_inf2",[[17,0],[17,31]],[[17,25],[17,31]],["unpackermaster"],["variable","e_z1"]],["s2",[[17,0],[17,35]],[[17,33],[17,35]],["unpackermaster"],["variable","e_inf2"]],["fz2",[[17,0],[17,39]],[[17,36],[17,39]],["unpackermaster"],["variable","s2"]],["e_z2",[[17,0],[17,44]],[[17,40],[17,44]],["unpackermaster"],["variable","fz2"]],["snan",[[18,0],[18,8]],[[18,4],[18,8]],["unpackermaster"],["variable","reg"]],["fnan",[[19,0],[19,15]],[[19,11],[19,15]],["unpackermaster"],["variable","reg"]],["ZEROa",[[20,0],[20,9]],[[20,4],[20,9]],["unpackermaster"],["variable","reg"]],["INFa",[[20,0],[20,15]],[[20,11],[20,15]],["unpackermaster"],["variable","ZEROa"]],["SNANa",[[20,0],[20,22]],[[20,17],[20,22]],["unpackermaster"],["variable","INFa"]],["NANa",[[20,0],[20,28]],[[20,24],[20,28]],["unpackermaster"],["variable","SNANa"]],["ZEROb",[[20,0],[20,35]],[[20,30],[20,35]],["unpackermaster"],["variable","NANa"]],["INFb",[[20,0],[20,40]],[[20,36],[20,40]],["unpackermaster"],["variable","ZEROb"]],["SNANb",[[20,0],[20,46]],[[20,41],[20,46]],["unpackermaster"],["variable","INFb"]],["NANb",[[20,0],[20,51]],[[20,47],[20,51]],["unpackermaster"],["variable","SNANb"]],["e1",[[21,0],[21,13]],[[21,11],[21,13]],["unpackermaster"],["variable","reg"]],["e2",[[21,0],[21,16]],[[21,14],[21,16]],["unpackermaster"],["variable","e1"]],["lz1",[[22,0],[22,13]],[[22,10],[22,13]],["unpackermaster"],["variable","reg"]],["lz2",[[22,0],[22,17]],[[22,14],[22,17]],["unpackermaster"],["variable","lz1"]],["h1",[[23,0],[23,13]],[[23,11],[23,13]],["unpackermaster"],["variable","reg"]],["h2",[[23,0],[23,16]],[[23,14],[23,16]],["unpackermaster"],["variable","h1"]],["f1",[[24,0],[24,13]],[[24,11],[24,13]],["unpackermaster"],["variable","reg"]],["f2",[[24,0],[24,16]],[[24,14],[24,16]],["unpackermaster"],["variable","f1"]],["a",[[26,0],[38,1]],[[26,9],[26,10]],["unpackermaster"],["instance","unpacker"]],["b",[[40,0],[52,1]],[[40,9],[40,10]],["unpackermaster"],["instance","unpacker"]],["e",[[54,0],[63,1]],[[54,11],[54,12]],["unpackermaster"],["instance","exceptions"]],["exc",[[65,0],[74,1]],[[65,11],[65,14]],["unpackermaster"],["instance","exceptions"]],["nansel",[[76,0],[84,1]],[[76,10],[76,16]],["unpackermaster"],["instance","nanselect"]]]]]]],null,0]]]}