 
****************************************
Report : qor
Design : fft_N_rad2
Version: T-2022.03-SP3
Date   : Wed Dec 11 15:19:25 2024
****************************************


  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          9.30
  Critical Path Slack:           7.82
  Critical Path Clk Period:     18.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.11
  Critical Path Slack:          16.90
  Critical Path Clk Period:     18.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'core_clk'
  -----------------------------------
  Levels of Logic:              29.00
  Critical Path Length:         17.52
  Critical Path Slack:           0.00
  Critical Path Clk Period:     18.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.30
  Total Hold Violation:       -483.23
  No. of Hold Violations:     3003.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:              13562
  Buf/Inv Cell Count:            2113
  Buf Cell Count:                  54
  Inv Cell Count:                2059
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      9898
  Sequential Cell Count:         3664
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    23588.883759
  Noncombinational Area: 24521.084578
  Buf/Inv Area:           2935.109062
  Total Buffer Area:           127.83
  Total Inverter Area:        2807.27
  Macro/Black Box Area:      0.000000
  Net Area:              16690.220021
  -----------------------------------
  Cell Area:             48109.968337
  Design Area:           64800.188358


  Design Rules
  -----------------------------------
  Total Number of Nets:         15267
  Nets With Violations:           381
  Max Trans Violations:           381
  Max Cap Violations:               0
  -----------------------------------


  Hostname: caen-vnc-mi15.engin.umich.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.00
  -----------------------------------------
  Overall Compile Time:               19.52
  Overall Compile Wall Clock Time:    11.36

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.30  TNS: 483.23  Number of Violating Paths: 3003

  --------------------------------------------------------------------


1
