{
    "UVM_GOLDEN": [
        "UVM_ENV"
    ],
    "RL6903": [
        "FPGA",
        "AudioDataPath",
        "ClockGating",
        "CTC",
        "UVM_ENV"
    ],
    "RLE1226": [
        "FPGA",
        "AudioDataPath",
        "ClockGating",
        "CTC",
        "UVM_ENV"
    ],
    "RLE1199": [
        "FPGA",
        "AudioDataPath",
        "ClockGating",
        "CTC",
        "UVM_ENV",
        "I3C"
    ],
    "VIP": [
        "AudioDataPath",
        "AudioDataPhase",
        "ClockGating",
        "SWI3S",
        "I3C",
        "I2C",
        "PCIE",
        "SPI",
        "I2S",
        "DMIC"
    ],
    "Tools": [
        "卡片盒筆記",
        "audio data path",
        "audio data phase",
        "tcon visio auto gen",
        "man power gantt",
        "new_regression",
        "register control by port_name",
        "DV Utilities",
        "analog wrapper auto-gen"
    ],
    "MVP2.0": [
        "con2d",
        "pointwise",
        "depthwise",
        "fully"
    ],
    "RLE1121": [
        "FPGA",
        "AudioDataPath",
        "ClockGating",
        "CTC",
        "UVM_ENV"
    ],
    "RTS5881": [
        "ISP DV"
    ],
    "ALC1800_RLE1245" : [
        "FPGA",
        "AudioDataPath",
        "ClockGating",
        "CTC",
        "UVM_ENV"
    ],
    "ALC5526_RLE1267" : [
        "FPGA",
        "AudioDataPath",
        "AudioDataPhase",
        "ClockGating",
        "CTC",
        "UVM_ENV"
    ],
    "ALC5682_RL6956" : [
        "FPGA",
        "AudioDataPath",
        "AudioDataPhase",
        "ClockGating",
        "CTC",
        "UVM_ENV"
    ],
    "DV_Training" : [
        "SV",
        "UVM",
        "LAB",
        "PROJECT",
        "OTHERS"
    ],
    "ALC3326_RLE1257" : [
        "FPGA",
        "AudioDataPath",
        "AudioDataPhase",
        "ClockGating",
        "CTC",
        "UVM_ENV"
    ],
    "ALC1320LV_RL6981" : [
        "FPGA",
        "AudioDataPath",
        "AudioDataPhase",
        "ClockGating",
        "CTC",
        "UVM_ENV"
    ],
    "ALC721_RL6976" : [
        "FPGA",
        "AudioDataPath",
        "AudioDataPhase",
        "ClockGating",
        "CTC",
        "UVM_ENV"
    ],
    "CARD_READER_RL6908" : [
        "FPGA",
        "AudioDataPath",
        "ClockGating",
        "CTC",
        "UVM_ENV",
        "PCIE",
        "Verification"
    ],
    "ISP" : [
        "UVM_ENV",
        "Verification",
        "Survey"
    ],
    "ANE20" : [
        "UVM_ENV",
		"Algorithm Implmentation",
		"Regreesion Implmentation",
        "Verification",
        "Study",
        "con2d",
        "fully"
    ],
    "ALC1320HV_RLE1255": [
        "FPGA",
        "AudioDataPath",
        "AudioDataPhase",
        "ClockGating",
        "CTC",
        "UVM_ENV"
    ],
    "ALC712VB_RL6977": [
        "FPGA",
        "AudioDataPath",
        "AudioDataPhase",
        "ClockGating",
        "CTC",
        "UVM_ENV"
    ],
    "ALC5665VE_RL6992" : [
        "FPGA",
        "AudioDataPath",
        "AudioDataPhase",
        "ClockGating",
        "CTC",
        "UVM_ENV"
    ]
}
