

Implementation tool: Xilinx Vivado v.2018.2
Project:             operator_long_div
Solution:            div6
Device target:       xc7k160tfbg484-1
Report date:         Fri Aug 03 11:34:47 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:           19
LUT:             68
FF:              67
DSP:              0
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    4.570
CP achieved post-implementation:    6.080
Timing met
