module data_input (
input clk, rst,
input reg [7:0]value,
output reg [7:0] A, operator, B
);
always@(posedge clk or negedge rst)
begin
if(~rst)
begin
	A<= 8'b0;
	B<= 8'b0;
	operator<= 8'b0;
	
end
end
endmodule