;redcode
;assert 1
	SPL 0, <402
	CMP -232, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SLT -307, 100
	JMZ -227, 100
	SUB -7, <-120
	SPL 0, <402
	SUB -7, <-120
	SUB @0, @2
	CMP 30, 9
	ADD 30, 9
	CMP -7, <-120
	CMP -7, <-120
	SUB @-127, @100
	SUB @-127, @100
	SUB -7, <-120
	ADD 30, 9
	DJN -1, @-20
	SPL 0, <402
	SUB -7, <104
	SLT 210, 60
	SUB @121, 106
	SUB -7, <-120
	ADD 30, 9
	CMP -232, <-120
	CMP -100, -600
	SUB @-127, 100
	SUB <0, @2
	SUB 100, -100
	SUB @121, 106
	JMP 30, 9
	MOV -1, <-20
	SUB @-127, @100
	SLT 30, 9
	SLT 30, 9
	SUB 100, -100
	SPL 0, <402
	SLT 210, 60
	SUB 100, -100
	SUB @121, 106
	SPL 0, <402
	MOV -1, <-20
	SUB -100, -600
	SPL 0, <402
	SPL 0, <402
	ADD #223, <1
	SLT -307, 100
	CMP -232, <-120
	MOV -1, <-20
