library ieee;
library work;

use ieee.std_logic_1164.all;
use work.cpu_lib.all;

entity REG_WB is
	port(
		-- Input ports
		clk : STD_LOGIC;
		
		Rd_in: REG_TYPE;
        RdAddr_in : REG_ADDR_TYPE;
        instruction_type_in : INSTRUCTION_TYPE_TYPE;
        load_store_in: STD_LOGIC;
		
		-- Output ports
		Rd_out: out REG_TYPE;
        RdAddr_out :out REG_ADDR_TYPE;
        instruction_type_out : out INSTRUCTION_TYPE_TYPE;
        load_store_out: out STD_LOGIC
	);
end entity;
architecture BHV of REG_WB is
begin
	process(clk) is
	begin
		if(rising_edge(clk)) then
			Rd_out <= Rd_in;
			RdAddr_out <= RdAddr_in;
			instruction_type_out <= instruction_type_in;
			load_store_out <= load_store_in;
		end if;
	end process;
end architecture BHV;