// Seed: 4158542266
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    output id_2,
    input logic id_3,
    input id_4,
    input logic id_5
);
  logic id_6, id_7;
  assign id_2 = id_0 >= 1;
  type_11(
      1'h0 * 1, id_0 >> "", id_0 >= 1, id_6, id_0, id_4, ~id_2
  );
endmodule
