#-----------------------------------------------------------
# Vivado v2018.3.1_AR71948 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Sat Jun 27 14:16:57 2020
# Process ID: 9225
# Current directory: /media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/quabo_master/scripts
# Command line: vivado
# Log file: /media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/quabo_master/scripts/vivado.log
# Journal file: /media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/quabo_master/scripts/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/build/quabo_V0113/quabo_V0113.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/quabo_master/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 6535.293 ; gain = 199.773 ; free physical = 14518 ; free virtual = 37064
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/quabo_master/ip_repo'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/quabo_master/ip_repo'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/quabo_master/ip_repo'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/quabo_master/ip_repo'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/quabo_master/ip_repo'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/quabo_master/ip_repo'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'hs_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
WARNING: [IP_Flow 19-3153] Bus Interface 'hs_clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/quabo_master/ip_repo'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/quabo_master/ip_repo'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/quabo_master/ip_repo'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/quabo_master/ip_repo'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/quabo_master/ip_repo'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/quabo_master/ip_repo'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/quabo_master/ip_repo'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/quabo_master/ip_repo'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/quabo_master/ip_repo'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/quabo_master/ip_repo'.
update_compile_order -fileset sources_1
open_bd_design {/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/quabo_master/bd/base_mb/base_mb.bd}
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding cell -- xilinx.com:module_ref:in_buf_ds_1bit:1.0 - in_buf_ds_1bit_0
Adding cell -- xilinx.com:module_ref:in_buf_ds_4bit:1.0 - in_buf_ds_4bit_0
Adding cell -- xilinx.com:module_ref:in_buf_ds_1bit:1.0 - in_buf_ds_adcbitclk
Adding cell -- xilinx.com:module_ref:stim_gen:1.0 - stim_gen_0
Adding cell -- xilinx.com:module_ref:SPI_MUX:1.0 - SPI_MUX_1
Adding cell -- xilinx.com:module_ref:elapsed_time_gen:1.0 - elapsed_time_gen_0
Adding cell -- xilinx.com:module_ref:SPI_STARTUP:1.0 - SPI_STARTUP_0
Adding cell -- xilinx.com:module_ref:OBUFDS_FOR_CLK:1.0 - OBUFDS_FOR_CLK_0
Adding cell -- xilinx.com:module_ref:PPS_IO:1.0 - PPS_IO_0
Adding cell -- xilinx.com:module_ref:flash_control:1.0 - flash_control_0
Adding cell -- xilinx.com:module_ref:firmware_ID_ROM:1.0 - firmware_ID_ROM_0
Adding cell -- xilinx.com:module_ref:delay:1.0 - delay_0
Adding cell -- xilinx.com:module_ref:SPI_access:1.0 - SPI_access_0
Adding cell -- xilinx.com:module_ref:delay:1.0 - delay_1
Adding cell -- xilinx.com:module_ref:IBUFDS_FOR_CLK:1.0 - IBUFDS_FOR_CLK_0
Adding cell -- xilinx.com:module_ref:step_drive:1.0 - step_drive_0
Adding cell -- xilinx.com:module_ref:pinout_three_state:1.0 - pinout_three_state_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - Bit_3_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - Bit_29_24
Adding cell -- xilinx.com:ip:xlslice:1.0 - Bit_21_21
Adding cell -- xilinx.com:ip:xlslice:1.0 - Bit_19_23
Adding cell -- xilinx.com:ip:xlslice:1.0 - Bit_24_27
Adding cell -- xilinx.com:ip:xlslice:1.0 - Bit_23_23
Adding cell -- xilinx.com:ip:xlslice:1.0 - Bit_28_28
Adding cell -- user.org:user:ETH_CORE_CTRL:2.1 - ETH_CORE_CTRL_0
Adding cell -- user.org:user:ETH_CORE_CTRL:2.1 - ETH_CORE_CTRL_1
Adding cell -- user.org:user:FIFO_for_AXIS:1.4 - FIFO_for_AXIS_0
Adding cell -- xilinx.com:ip:axi_ethernet:7.1 - axi_ethernet_0
Adding cell -- xilinx.com:ip:axi_fifo_mm_s:4.2 - axi_ethernet_0_fifo
Adding cell -- xilinx.com:ip:axi_ethernet:7.1 - axi_ethernet_1
Adding cell -- xilinx.com:ip:axi_fifo_mm_s:4.2 - axi_fifo_mm_s_PH
Adding cell -- xilinx.com:ip:axi_fifo_mm_s:4.2 - axi_fifo_mm_s_IM
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - GPIO
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_mech
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_spi_sel
Adding cell -- xilinx.com:ip:axi_hwicap:3.0 - axi_hwicap_0
Adding cell -- xilinx.com:ip:axi_iic:2.0 - axi_iic_0
Adding cell -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_quad_spi:3.2 - axi_quad_spi_0
Adding cell -- xilinx.com:ip:axi_quad_spi:3.2 - axi_quad_spi_1
Adding cell -- xilinx.com:ip:axi_timebase_wdt:3.0 - axi_timebase_wdt_0
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_1
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding cell -- xilinx.com:user:maroc_slow_control:1.0 - maroc_slow_control_0
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:microblaze:11.0 - microblaze_0
WARNING: [xilinx.com:ip:microblaze:11.0-19] /microblaze_0: When using frequency optimization it is highly recommended to enable the branch target cache, in order to improve computational performance.
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M_1
Adding cell -- user.org:user:wrc_board_quabo_Light:1.2 - wrc_board_quabo_Light_0
Adding cell -- xilinx.com:ip:xadc_wiz:3.3 - xadc_wiz_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_2
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_7
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_3
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_4
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_5
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_6
Adding cell -- xilinx.com:ip:xlslice:1.0 - Bit_0_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - Bit_1_1
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_3
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding cell -- xilinx.com:ip:xlslice:1.0 - Bit_2_9
Adding cell -- xilinx.com:ip:xlslice:1.0 - Bit_10_13
Adding cell -- xilinx.com:ip:xlslice:1.0 - Bit_16_18
Adding cell -- xilinx.com:ip:xlslice:1.0 - Bit_14_14
Adding cell -- xilinx.com:ip:xlslice:1.0 - Bit_15_15
Adding cell -- user.org:user:AXI_Stream_Switch_3:1.2 - AXI_Stream_Switch_3_0
Adding cell -- xilinx.com:user:maroc_dc:1.5 - maroc_dc_0
Adding cell -- xilinx.com:module_ref:StepDrive_ShutterCtrl_Sel:1.0 - StepDrive_ShutterCtr_0
Adding cell -- user.org:user:HighSpeed_IM_v2_8:2.8 - HighSpeed_IM_v1_0_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /in_buf_ds_1bit_0/outp(undef) and /maroc_dc_0/frm_clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /in_buf_ds_adcbitclk/outp(undef) and /maroc_dc_0/bit_clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /BIT_CLK_P(clk) and /in_buf_ds_adcbitclk/in_p(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /BIT_CLK_N(clk) and /in_buf_ds_adcbitclk/in_n(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_62m5(clk) and /elapsed_time_gen_0/clk_62m5(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out250_1(clk) and /elapsed_time_gen_0/clk_250_1(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out250_1(clk) and /maroc_dc_0/ET_clk_1(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out250_2(clk) and /elapsed_time_gen_0/clk_250_2(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out250_2(clk) and /maroc_dc_0/ET_clk_2(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out250_3(clk) and /elapsed_time_gen_0/clk_250_3(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out250_3(clk) and /maroc_dc_0/ET_clk_3(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out250_0(clk) and /elapsed_time_gen_0/clk_250(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /IBUFDS_FOR_CLK_0/O(undef) and /clk_wiz_0/clk_in1(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /IBUFDS_FOR_CLK_0/O(undef) and /clk_wiz_1/clk_in1(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /sysclkin_p(clk) and /IBUFDS_FOR_CLK_0/I(undef)
Successfully read diagram <base_mb> from BD file </media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/quabo_master/bd/base_mb/base_mb.bd>
WARNING: [BD 41-1731] Type mismatch between connected pins: /c_counter_binary_0/THRESH0(data) and /c_shift_ram_0/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /pcs_pma/gt0_qplloutclk_out(undef) and /gt0_qplloutclk_out(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /pcs_pma/gt0_qplloutrefclk_out(undef) and /gt0_qplloutrefclk_out(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /c_counter_binary_0/THRESH0(data) and /c_shift_ram_0/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /gt0_qplloutclk_in(clk) and /pcs_pma/gt0_qplloutclk_in(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /gt0_qplloutrefclk_in(clk) and /pcs_pma/gt0_qplloutrefclk_in(undef)
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 7337.168 ; gain = 0.000 ; free physical = 14501 ; free virtual = 37063
add_files -norecurse /media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/quabo_master/SDK/quabo_service/Debug/quabo_service.elf
set_property used_in_simulation 0 [get_files /media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/quabo_master/SDK/quabo_service/Debug/quabo_service.elf]
set_property SCOPED_TO_REF base_mb [get_files -all -of_objects [get_fileset sources_1] {/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/quabo_master/SDK/quabo_service/Debug/quabo_service.elf}]
set_property SCOPED_TO_CELLS { microblaze_0 } [get_files -all -of_objects [get_fileset sources_1] {/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/quabo_master/SDK/quabo_service/Debug/quabo_service.elf}]
close [ open /media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/quabo_master/hdl/IM_FIFO.v w ]
add_files /media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/quabo_master/hdl/IM_FIFO.v
update_compile_order -fileset sources_1
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name imfifo
set_property -dict [list CONFIG.Component_Name {imfifo} CONFIG.Fifo_Implementation {Common_Clock_Distributed_RAM} CONFIG.Input_Data_Width {32} CONFIG.Input_Depth {512} CONFIG.Output_Data_Width {32} CONFIG.Output_Depth {512} CONFIG.Data_Count_Width {9} CONFIG.Write_Data_Count_Width {9} CONFIG.Read_Data_Count_Width {9} CONFIG.Full_Threshold_Assert_Value {510} CONFIG.Full_Threshold_Negate_Value {509}] [get_ips imfifo]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'imfifo' to 'imfifo' is not allowed and is ignored.
generate_target {instantiation_template} [get_files /media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/build/quabo_V0113/quabo_V0113.srcs/sources_1/ip/imfifo/imfifo.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imfifo'...
set_property generate_synth_checkpoint false [get_files  /media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/build/quabo_V0113/quabo_V0113.srcs/sources_1/ip/imfifo/imfifo.xci]
generate_target all [get_files  /media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/build/quabo_V0113/quabo_V0113.srcs/sources_1/ip/imfifo/imfifo.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imfifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imfifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imfifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imfifo'...
export_ip_user_files -of_objects [get_files /media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/build/quabo_V0113/quabo_V0113.srcs/sources_1/ip/imfifo/imfifo.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/build/quabo_V0113/quabo_V0113.srcs/sources_1/ip/imfifo/imfifo.xci] -directory /media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/build/quabo_V0113/quabo_V0113.ip_user_files/sim_scripts -ip_user_files_dir /media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/build/quabo_V0113/quabo_V0113.ip_user_files -ipstatic_source_dir /media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/build/quabo_V0113/quabo_V0113.ip_user_files/ipstatic -lib_map_path [list {modelsim=/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/build/quabo_V0113/quabo_V0113.cache/compile_simlib/modelsim} {questa=/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/build/quabo_V0113/quabo_V0113.cache/compile_simlib/questa} {ies=/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/build/quabo_V0113/quabo_V0113.cache/compile_simlib/ies} {xcelium=/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/build/quabo_V0113/quabo_V0113.cache/compile_simlib/xcelium} {vcs=/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/build/quabo_V0113/quabo_V0113.cache/compile_simlib/vcs} {riviera=/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/build/quabo_V0113/quabo_V0113.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
create_bd_cell -type module -reference IM_FIFO IM_FIFO_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_str_rxd' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'axi_str_rxd'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/quabo_master/ip_repo'.
set_property location {13 5526 1127} [get_bd_cells IM_FIFO_0]
set_property location {14 6149 2234} [get_bd_cells IM_FIFO_0]
update_module_reference base_mb_IM_FIFO_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_str_rxd' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'axi_str_rxd'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/quabo_master/ip_repo'.
Upgrading '/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/quabo_master/bd/base_mb/base_mb.bd'
INFO: [IP_Flow 19-1972] Upgraded base_mb_IM_FIFO_0_0 from IM_FIFO_v1_0 1.0 to IM_FIFO_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'arst'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'base_mb_IM_FIFO_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'base_mb_IM_FIFO_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : </media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/quabo_master/bd/base_mb/base_mb.bd> 
Wrote  : </media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/quabo_master/bd/base_mb/ui/bd_c2e9b563.ui> 
update_module_reference: Time (s): cpu = 00:00:33 ; elapsed = 00:00:06 . Memory (MB): peak = 8055.238 ; gain = 0.000 ; free physical = 12462 ; free virtual = 35530
update_compile_order -fileset sources_1
update_module_reference base_mb_IM_FIFO_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_str_rxd' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'axi_str_rxd'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/quabo_master/ip_repo'.
Upgrading '/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/quabo_master/bd/base_mb/base_mb.bd'
INFO: [IP_Flow 19-1972] Upgraded base_mb_IM_FIFO_0_0 from IM_FIFO_v1_0 1.0 to IM_FIFO_v1_0 1.0
Wrote  : </media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/quabo_master/bd/base_mb/base_mb.bd> 
update_module_reference: Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 8055.238 ; gain = 0.000 ; free physical = 12601 ; free virtual = 35670
delete_bd_objs [get_bd_intf_nets maroc_dc_0_M00_AXIS]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets maroc_dc_0_M00_AXIS]'
delete_bd_objs [get_bd_intf_nets HighSpeed_IM_v1_0_0_m_axi_im_config]
disconnect_bd_net /microblaze_0_Clk [get_bd_pins axi_fifo_mm_s_IM/s_axi_aclk]
disconnect_bd_net /rst_clk_wiz_1_100M_1_peripheral_aresetn [get_bd_pins axi_fifo_mm_s_IM/s_axi_aresetn]
delete_bd_objs [get_bd_intf_nets maroc_dc_0_M00_AXIS]
delete_bd_objs [get_bd_cells axi_fifo_mm_s_IM]
set_property location {13 5664 2257} [get_bd_cells IM_FIFO_0]
connect_bd_intf_net [get_bd_intf_pins maroc_dc_0/M00_AXIS] [get_bd_intf_pins IM_FIFO_0/axi_str_rxd]
connect_bd_net [get_bd_pins IM_FIFO_0/clk] [get_bd_pins clk_wiz_1/clk_100]
connect_bd_net [get_bd_pins IM_FIFO_0/rst] [get_bd_pins rst_clk_wiz_1_100M_1/peripheral_aresetn]
ipx::edit_ip_in_project -upgrade true -name HighSpeed_IM_v2_8_v2_8_project -directory /media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/build/quabo_V0113/quabo_V0113.tmp/HighSpeed_IM_v2_8_v2_8_project /media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/quabo_master/ip_repo/HighSpeed_IM_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/quabo_master/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/quabo_master/ip_repo/HighSpeed_IM_1.0/src/HighSpeed_IM_v1_0_M_AXI_IM_ReadData.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/quabo_master/ip_repo/HighSpeed_IM_1.0/hdl/HighSpeed_IM_v1_0_S_AXI_PacketHeader.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/quabo_master/ip_repo/HighSpeed_IM_1.0/hdl/SignalSwitch.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/quabo_master/ip_repo/HighSpeed_IM_1.0/src/StateMachine_16.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/quabo_master/ip_repo/HighSpeed_IM_1.0/src/StateMachine_8.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/quabo_master/ip_repo/HighSpeed_IM_1.0/hdl/HighSpeed_IM_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 8055.238 ; gain = 0.000 ; free physical = 12469 ; free virtual = 35542
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
current_project quabo_V0113
update_module_reference base_mb_IM_FIFO_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_str_rxd' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'axi_str_rxd'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/quabo_master/ip_repo'.
Upgrading '/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/quabo_master/bd/base_mb/base_mb.bd'
INFO: [IP_Flow 19-1972] Upgraded base_mb_IM_FIFO_0_0 from IM_FIFO_v1_0 1.0 to IM_FIFO_v1_0 1.0
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'arst'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'data_out'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'arst_for_imfifo'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'rdata_to_user'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'base_mb_IM_FIFO_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'base_mb_IM_FIFO_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : </media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/quabo_master/bd/base_mb/base_mb.bd> 
Wrote  : </media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/quabo_master/bd/base_mb/ui/bd_c2e9b563.ui> 
current_project HighSpeed_IM_v2_8_v2_8_project
ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design.
ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
ERROR: [BD 41-1273] Error running can_apply_rule TCL procedure: ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
    get_if_design_assist_can_be_applied Line 3
ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design.
ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
ERROR: [BD 41-1273] Error running can_apply_rule TCL procedure: ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
    get_if_design_assist_can_be_applied Line 3
ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design.
ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
ERROR: [#UNDEF] Tcl Error in evaluating proc can_apply_rule : ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design.
ERROR: [Common 17-39] 'get_bd_intf_ports' failed due to earlier errors.
ERROR: [#UNDEF] Tcl Error in evaluating proc can_apply_rule : ERROR: [Common 17-39] 'get_bd_intf_ports' failed due to earlier errors.
ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design.
ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
ERROR: [BD 41-1273] Error running can_apply_rule TCL procedure: ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
    get_if_design_assist_can_be_applied Line 3
ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design.
ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
ERROR: [BD 41-1273] Error running can_apply_rule TCL procedure: ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
    get_if_design_assist_can_be_applied Line 3
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/quabo_master/ip_repo/HighSpeed_IM_1.0/src/HighSpeed_IM_v1_0_M_AXI_IM_ReadData.v'.
WARNING: [IP_Flow 19-5226] Project source file '/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/quabo_master/ip_repo/HighSpeed_IM_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File '/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/quabo_master/ip_repo/HighSpeed_IM_1.0/src/HighSpeed_IM_v1_0_M_AXI_IM_ReadData.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File '/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/quabo_master/ip_repo/HighSpeed_IM_1.0/src/HighSpeed_IM_v1_0_M_AXI_IM_ReadData.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/quabo_master/ip_repo/HighSpeed_IM_1.0/src/HighSpeed_IM_v1_0_M_AXI_IM_ReadData.v'.
WARNING: [IP_Flow 19-5226] Project source file '/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/quabo_master/ip_repo/HighSpeed_IM_1.0/component.xml' ignored by IP packager.
CRITICAL WARNING: [IP_Flow 19-4835] Multiple IP ports (m_axi_im_config_rready m_axi_im_config_rvalid m_axi_im_config_rresp m_axi_im_config_rdata m_axi_im_config_arready m_axi_im_config_arvalid m_axi_im_config_arprot m_axi_im_config_araddr m_axi_im_config_bready m_axi_im_config_bvalid m_axi_im_config_bresp m_axi_im_config_wready m_axi_im_config_wvalid m_axi_im_config_wstrb m_axi_im_config_wdata m_axi_im_config_awready m_axi_im_config_awvalid m_axi_im_config_awprot m_axi_im_config_awaddr) were removed from the interface 'm_axi_im_config'. Please review the IP interface 'm_axi_im_config'.
CRITICAL WARNING: [IP_Flow 19-4835] Multiple IP ports (s_axi_im_config_rready s_axi_im_config_rvalid s_axi_im_config_rresp s_axi_im_config_rdata s_axi_im_config_arready s_axi_im_config_arvalid s_axi_im_config_arprot s_axi_im_config_araddr s_axi_im_config_bready s_axi_im_config_bvalid s_axi_im_config_bresp s_axi_im_config_wready s_axi_im_config_wvalid s_axi_im_config_wstrb s_axi_im_config_wdata s_axi_im_config_awready s_axi_im_config_awvalid s_axi_im_config_awprot s_axi_im_config_awaddr) were removed from the interface 's_axi_im_config'. Please review the IP interface 's_axi_im_config'.
INFO: [IP_Flow 19-3164] Bus Interface 'm_axi_im_config': References existing address space 'm_axi_im_config'.
INFO: [IP_Flow 19-3166] Bus Interface 's_axi_im_config': References existing memory map 's_axi_im_config'.
INFO: [IP_Flow 19-3166] Bus Interface 's_axi_packetheader': References existing memory map 's_axi_packetheader'.
ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/quabo_master/ip_repo/HighSpeed_IM_1.0/src/HighSpeed_IM_v1_0_M_AXI_IM_ReadData.v'.
WARNING: [IP_Flow 19-5226] Project source file '/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/quabo_master/ip_repo/HighSpeed_IM_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3164] Bus Interface 'm_axi_im_config': References existing address space 'm_axi_im_config'.
INFO: [IP_Flow 19-3166] Bus Interface 's_axi_im_config': References existing memory map 's_axi_im_config'.
INFO: [IP_Flow 19-3166] Bus Interface 's_axi_packetheader': References existing memory map 's_axi_packetheader'.
ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors.
ipx::remove_bus_interface m_axi_im_config [ipx::current_core]
ipx::remove_bus_interface s_axi_im_config [ipx::current_core]
set_property previous_version_for_upgrade {user.org:user:HighSpeed_IM_v1_0:1.0 user.org:user:HighSpeed_IM_v1_1:1.1 user.org:user:HighSpeed_IM_v1_2:1.2 user.org:user:HighSpeed_IM_v2_0:2.0 user.org:user:HighSpeed_IM_v2_1:2.1 user.org:user:HighSpeed_IM_v2_2:2.2 user.org:user:HighSpeed_IM_v2_3:2.3 user.org:user:HighSpeed_IM_v2_4:2.4 user.org:user:HighSpeed_IM_v2_5:2.5 user.org:user:HighSpeed_IM_v2_6:2.6 user.org:user:HighSpeed_IM_v2_7:2.7 user.org:user:HighSpeed_IM_v2_8:2.8} [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/quabo_master/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/quabo_master/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:HighSpeed_IM_v2_9:2.9 [get_ips  base_mb_HighSpeed_IM_v1_0_0_0] -log ip_upgrade.log
Upgrading '/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/quabo_master/bd/base_mb/base_mb.bd'
INFO: [IP_Flow 19-1972] Upgraded base_mb_HighSpeed_IM_v1_0_0_0 from HighSpeed_IM_v2_8 2.8 to HighSpeed_IM_v2_9 2.9
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'm_axi_im_config'
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 's_axi_im_config'
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'base_mb_HighSpeed_IM_v1_0_0_0'.
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_im_config_araddr'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_im_config_arprot'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_im_config_arready'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_im_config_arvalid'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_im_config_awaddr'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_im_config_awprot'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_im_config_awready'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_im_config_awvalid'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_im_config_bready'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_im_config_bresp'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_im_config_bvalid'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_im_config_rdata'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_im_config_rready'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_im_config_rresp'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_im_config_rvalid'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_im_config_wdata'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_im_config_wready'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_im_config_wstrb'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axi_im_config_wvalid'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_im_config_araddr'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_im_config_arprot'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_im_config_arready'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_im_config_arvalid'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_im_config_awaddr'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_im_config_awprot'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_im_config_awready'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_im_config_awvalid'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_im_config_bready'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_im_config_bresp'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_im_config_bvalid'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_im_config_rdata'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_im_config_rready'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_im_config_rresp'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_im_config_rvalid'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_im_config_wdata'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_im_config_wready'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_im_config_wstrb'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_im_config_wvalid'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'arst_for_imfifo'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'rdata_to_user'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'ready_to_read'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'start_to_read'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'base_mb_HighSpeed_IM_v1_0_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1165] The interface pin 's_axi_im_config' with bus definition 'xilinx.com:interface:aximm:1.0' is not found on the upgraded version of the cell '/HighSpeed_IM_v1_0_0'. Its connection to the interface net 'microblaze_0_axi_periph_M12_AXI' has been removed. 
CRITICAL WARNING: [BD 41-1647] Cannot locate the referencing slave interface of /HighSpeed_IM_v1_0_0/s_axi_im_config/reg0 to create segment SEG_HighSpeed_IM_v1_0_0_reg0. This is usually caused by deleting a slave interface without also deleting the address segment associated with it.
CRITICAL WARNING: [BD 41-1647] Cannot locate the referencing slave interface of /HighSpeed_IM_v1_0_0/s_axi_im_config/reg0 to create segment SEG_HighSpeed_IM_v1_0_0_reg0. This is usually caused by deleting a slave interface without also deleting the address segment associated with it.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'base_mb_HighSpeed_IM_v1_0_0_0' has identified issues that may require user intervention. Please review the upgrade log '/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/build/quabo_V0113/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : </media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/quabo_master/bd/base_mb/base_mb.bd> 
Wrote  : </media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/quabo_master/bd/base_mb/ui/bd_c2e9b563.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/build/quabo_V0113/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips base_mb_HighSpeed_IM_v1_0_0_0] -no_script -sync -force -quiet
connect_bd_net [get_bd_pins HighSpeed_IM_v1_0_0/start_to_read] [get_bd_pins IM_FIFO_0/start_to_read]
connect_bd_net [get_bd_pins HighSpeed_IM_v1_0_0/arst_for_imfifo] [get_bd_pins IM_FIFO_0/arst_for_imfifo]
connect_bd_net [get_bd_pins HighSpeed_IM_v1_0_0/rdata_to_user] [get_bd_pins IM_FIFO_0/rdata_to_user]
connect_bd_net [get_bd_pins HighSpeed_IM_v1_0_0/ready_to_read] [get_bd_pins IM_FIFO_0/ready_to_read]
save_bd_design
Wrote  : </media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/quabo_master/bd/base_mb/base_mb.bd> 
Wrote  : </media/wei/DATA/LW/Project/Vivado_Project/Panoseti/V0113/quabo_master/bd/base_mb/ui/bd_c2e9b563.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jun 27 18:07:13 2020...
