

================================================================
== Synthesis Summary Report of 'dut'
================================================================
+ General Information: 
    * Date:           Tue Nov 15 14:13:32 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        producerconsumer
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu5p-flva2104-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----+----------+-----------+-----+
    |       Modules       | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |    |          |           |     |
    |       & Loops       | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   | DSP|    FF    |    LUT    | URAM|
    +---------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----+----------+-----------+-----+
    |+ dut*               |     -|  3.56|      392|  3.920e+03|         -|      131|     -|  dataflow|  6 (~0%)|   -|  80 (~0%)|  451 (~0%)|    -|
    | + producer_sol      |     -|  4.71|      130|  1.300e+03|         -|      130|     -|        no|        -|   -|  19 (~0%)|   68 (~0%)|    -|
    |  o VITIS_LOOP_50_1  |     -|  7.30|      128|  1.280e+03|         2|        1|   128|       yes|        -|   -|         -|          -|    -|
    | + consumer1         |     -|  3.56|      130|  1.300e+03|         -|      130|     -|        no|        -|   -|  19 (~0%)|  107 (~0%)|    -|
    |  o VITIS_LOOP_16_1  |     -|  7.30|      128|  1.280e+03|         2|        1|   128|       yes|        -|   -|         -|          -|    -|
    | + consumer2         |     -|  3.56|      130|  1.300e+03|         -|      130|     -|        no|        -|   -|  19 (~0%)|  107 (~0%)|    -|
    |  o VITIS_LOOP_28_1  |     -|  7.30|      128|  1.280e+03|         2|        1|   128|       yes|        -|   -|         -|          -|    -|
    | + output_r          |     -|  3.56|      130|  1.300e+03|         -|      130|     -|        no|        -|   -|  19 (~0%)|  107 (~0%)|    -|
    |  o VITIS_LOOP_6_1   |     -|  7.30|      128|  1.280e+03|         2|        1|   128|       yes|        -|   -|         -|          -|    -|
    +---------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----+----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+---------------+----------+
| Interface     | Bitwidth |
+---------------+----------+
| a_address0    | 7        |
| a_address1    | 7        |
| a_d0          | 32       |
| a_d1          | 32       |
| a_q0          | 32       |
| a_q1          | 32       |
| b_address0    | 7        |
| b_address1    | 7        |
| b_d0          | 32       |
| b_d1          | 32       |
| b_q0          | 32       |
| b_q1          | 32       |
| tmp3_address0 | 7        |
| tmp3_address1 | 7        |
| tmp3_d0       | 32       |
| tmp3_d1       | 32       |
| tmp3_q0       | 32       |
| tmp3_q1       | 32       |
+---------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| a        | in        | int*     |
| b        | in        | int*     |
| tmp3     | out       | int*     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+---------+----------+
| Argument | HW Interface  | HW Type | HW Usage |
+----------+---------------+---------+----------+
| a        | a_address0    | port    | offset   |
| a        | a_ce0         | port    |          |
| a        | a_d0          | port    |          |
| a        | a_q0          | port    |          |
| a        | a_we0         | port    |          |
| a        | a_address1    | port    | offset   |
| a        | a_ce1         | port    |          |
| a        | a_d1          | port    |          |
| a        | a_q1          | port    |          |
| a        | a_we1         | port    |          |
| b        | b_address0    | port    | offset   |
| b        | b_ce0         | port    |          |
| b        | b_d0          | port    |          |
| b        | b_q0          | port    |          |
| b        | b_we0         | port    |          |
| b        | b_address1    | port    | offset   |
| b        | b_ce1         | port    |          |
| b        | b_d1          | port    |          |
| b        | b_q1          | port    |          |
| b        | b_we1         | port    |          |
| tmp3     | tmp3_address0 | port    | offset   |
| tmp3     | tmp3_ce0      | port    |          |
| tmp3     | tmp3_d0       | port    |          |
| tmp3     | tmp3_q0       | port    |          |
| tmp3     | tmp3_we0      | port    |          |
| tmp3     | tmp3_address1 | port    | offset   |
| tmp3     | tmp3_ce1      | port    |          |
| tmp3     | tmp3_d1       | port    |          |
| tmp3     | tmp3_q1       | port    |          |
| tmp3     | tmp3_we1      | port    |          |
+----------+---------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-----------------------+-----+--------+----------+-----+--------+---------+
| Name                  | DSP | Pragma | Variable | Op  | Impl   | Latency |
+-----------------------+-----+--------+----------+-----+--------+---------+
| + dut                 | 0   |        |          |     |        |         |
|  + producer_sol       | 0   |        |          |     |        |         |
|    add_ln50_fu_144_p2 | -   |        | add_ln50 | add | fabric | 0       |
|  + consumer1          | 0   |        |          |     |        |         |
|    add_ln16_fu_89_p2  | -   |        | add_ln16 | add | fabric | 0       |
|    tmp4_d0            | -   |        | add_ln19 | add | fabric | 0       |
|  + consumer2          | 0   |        |          |     |        |         |
|    add_ln28_fu_89_p2  | -   |        | add_ln28 | add | fabric | 0       |
|    tmp5_d0            | -   |        | sub_ln31 | sub | fabric | 0       |
|  + output_r           | 0   |        |          |     |        |         |
|    add_ln6_fu_95_p2   | -   |        | add_ln6  | add | fabric | 0       |
|    tmp3_d0            | -   |        | add_ln8  | add | fabric | 0       |
+-----------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+--------------+------+------+--------+----------+---------+------+---------+
| Name         | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+--------------+------+------+--------+----------+---------+------+---------+
| + dut        | 6    | 0    |        |          |         |      |         |
|   tmp1_U     | 2    | -    |        | tmp1     | ram_1p  | auto | 1       |
|   tmp2_U     | 2    | -    |        | tmp2     | ram_1p  | auto | 1       |
|   tmp4_U     | 2    | -    |        | tmp4     | ram_1p  | auto | 1       |
|   tmp5_U     | 2    | -    |        | tmp5     | ram_1p  | auto | 1       |
|   tmp1copy_U | 2    | -    |        | tmp1copy | ram_1p  | auto | 1       |
|   tmp2copy_U | 2    | -    |        | tmp2copy | ram_1p  | auto | 1       |
+--------------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------+---------+-----------------------+
| Type     | Options | Location              |
+----------+---------+-----------------------+
| dataflow |         | dut_sol.cpp:63 in dut |
+----------+---------+-----------------------+


