<profile>
<RunData>
  <RUN_TYPE>synth</RUN_TYPE>
  <VIVADO_VERSION>v.2021.1.1</VIVADO_VERSION>
  <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
</RunData>
<TimingReport>
  <TargetClockPeriod>10.000</TargetClockPeriod>
  <AchievedClockPeriod>4.649</AchievedClockPeriod>
  <CLOCK_NAME>ap_clk</CLOCK_NAME>
  <CP_FINAL>4.649</CP_FINAL>
  <CP_ROUTE>NA</CP_ROUTE>
  <CP_SYNTH>4.649</CP_SYNTH>
  <CP_TARGET>10.000</CP_TARGET>
  <SLACK_FINAL>5.351</SLACK_FINAL>
  <SLACK_ROUTE></SLACK_ROUTE>
  <SLACK_SYNTH>5.351</SLACK_SYNTH>
  <TIMING_MET>TRUE</TIMING_MET>
  <TNS_FINAL>0.000</TNS_FINAL>
  <TNS_ROUTE>NA</TNS_ROUTE>
  <TNS_SYNTH>0.000</TNS_SYNTH>
  <WNS_FINAL>5.351</WNS_FINAL>
  <WNS_ROUTE>NA</WNS_ROUTE>
  <WNS_SYNTH>5.351</WNS_SYNTH>
</TimingReport>
<AreaReport>
  <Resources>
    <BRAM>1</BRAM>
    <CLB>0</CLB>
    <DSP>1</DSP>
    <FF>41</FF>
    <LATCH>0</LATCH>
    <LUT>75</LUT>
    <SRL>1</SRL>
    <URAM>0</URAM>
  </Resources>
  <AvailableResources>
    <BRAM>280</BRAM>
    <CLB>0</CLB>
    <DSP>220</DSP>
    <FF>106400</FF>
    <LUT>53200</LUT>
    <URAM>0</URAM>
  </AvailableResources>
</AreaReport>
<RtlModules>
  <RtlModule CELL="inst" DEPTH="0" FILE_NAME="bd_0_hls_inst_0.v" ORIG_REF_NAME="fir" TOP_CELL="bd_0_i/hls_inst/inst">
    <SubModules count="2">grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63 shift_reg_V_U</SubModules>
    <Resources BRAM="1" DSP="1" FF="41" LUT="75" LogicLUT="74" RAMB18="1" SRL="1"/>
    <LocalResources FF="4" LUT="1" LogicLUT="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63" DEPTH="1" FILE_NAME="fir.v" ORIG_REF_NAME="fir_fir_Pipeline_VITIS_LOOP_25_1">
    <SubModules count="2">flow_control_loop_pipe_sequential_init_U mac_muladd_8s_5s_16s_16_4_1_U1</SubModules>
    <Resources DSP="1" FF="37" LUT="66" LogicLUT="65" SRL="1"/>
    <LocalResources FF="35" LUT="36" LogicLUT="35" SRL="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U" BINDMODULE="fir_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="fir_fir_Pipeline_VITIS_LOOP_25_1.v" ORIG_REF_NAME="fir_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="29" LogicLUT="29"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1" BINDMODULE="fir_mac_muladd_8s_5s_16s_16_4_1" DEPTH="2" FILE_NAME="fir_fir_Pipeline_VITIS_LOOP_25_1.v" ORIG_REF_NAME="fir_mac_muladd_8s_5s_16s_16_4_1">
    <Resources DSP="1" LUT="1" LogicLUT="1"/>
  </RtlModule>
  <RtlModule CELL="inst/shift_reg_V_U" BINDMODULE="fir_shift_reg_V" DEPTH="1" FILE_NAME="fir.v" ORIG_REF_NAME="fir_shift_reg_V">
    <Resources BRAM="1" LUT="8" LogicLUT="8" RAMB18="1"/>
  </RtlModule>
</RtlModules>
<TimingPaths>
  <TPATH DATAPATH_DELAY="3.941" DATAPATH_LOGIC_DELAY="1.208" DATAPATH_NET_DELAY="2.733" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/p_reg_reg/B[0]" LOGIC_LEVELS="3" MAX_FANOUT="10" SLACK="5.351" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/lhs_fu_34_reg[1]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/lhs_fu_34_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="229"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/g0_b0_i_2" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="175"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/g1_b0" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/p_reg_reg_i_6" PRIMITIVE_TYPE="MUXFX.others.MUXF7" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/p_reg_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="134"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="3.941" DATAPATH_LOGIC_DELAY="1.208" DATAPATH_NET_DELAY="2.733" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/p_reg_reg/B[10]" LOGIC_LEVELS="3" MAX_FANOUT="14" SLACK="5.351" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/lhs_fu_34_reg[1]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/lhs_fu_34_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="229"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/g0_b0_i_2" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="175"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/g1_b4" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/p_reg_reg_i_2" PRIMITIVE_TYPE="MUXFX.others.MUXF7" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/p_reg_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="134"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="3.941" DATAPATH_LOGIC_DELAY="1.208" DATAPATH_NET_DELAY="2.733" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/p_reg_reg/B[11]" LOGIC_LEVELS="3" MAX_FANOUT="14" SLACK="5.351" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/lhs_fu_34_reg[1]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/lhs_fu_34_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="229"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/g0_b0_i_2" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="175"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/g1_b4" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/p_reg_reg_i_2" PRIMITIVE_TYPE="MUXFX.others.MUXF7" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/p_reg_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="134"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="3.941" DATAPATH_LOGIC_DELAY="1.208" DATAPATH_NET_DELAY="2.733" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/p_reg_reg/B[12]" LOGIC_LEVELS="3" MAX_FANOUT="14" SLACK="5.351" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/lhs_fu_34_reg[1]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/lhs_fu_34_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="229"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/g0_b0_i_2" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="175"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/g1_b4" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/p_reg_reg_i_2" PRIMITIVE_TYPE="MUXFX.others.MUXF7" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/p_reg_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="134"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="3.941" DATAPATH_LOGIC_DELAY="1.208" DATAPATH_NET_DELAY="2.733" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/p_reg_reg/B[13]" LOGIC_LEVELS="3" MAX_FANOUT="14" SLACK="5.351" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/lhs_fu_34_reg[1]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/lhs_fu_34_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="229"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/g0_b0_i_2" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="175"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/g1_b4" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/p_reg_reg_i_2" PRIMITIVE_TYPE="MUXFX.others.MUXF7" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/p_reg_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="134"/>
  </TPATH>
</TimingPaths>
<VivadoReportFiles>
  <ReportFile TYPE="design_analysis" PATH="verilog/report/fir_design_analysis_synth.rpt"/>
  <ReportFile TYPE="failfast" PATH="verilog/report/fir_failfast_synth.rpt"/>
  <ReportFile TYPE="timing" PATH="verilog/report/fir_timing_synth.rpt"/>
  <ReportFile TYPE="timing_paths" PATH="verilog/report/fir_timing_paths_synth.rpt"/>
  <ReportFile TYPE="utilization" PATH="verilog/report/fir_utilization_synth.rpt"/>
  <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/fir_utilization_hierarchical_synth.rpt"/>
</VivadoReportFiles>
</profile>
