<!DOCTYPE html>

<html lang="en">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="viewport" content="width=device-width, initial-scale=1" />

    <title>AXI ADAQ8092 &#8212; HDL  documentation</title>
    <link rel="stylesheet" type="text/css" href="../../_static/pygments.css?v=8e8a900e" />
    <link rel="stylesheet" type="text/css" href="../../_static/app.min.css?v=9cb8e28d" />
    <link rel="stylesheet" type="text/css" href="../../_static/custom.css" />
    <script data-url_root="../../" id="documentation_options" src="../../_static/documentation_options.js?v=b3ba4146"></script>
    <script src="../../_static/doctools.js?v=888ff710"></script>
    <script src="../../_static/sphinx_highlight.js?v=4825356b"></script>
    <script defer="" src="../../_static/app.umd.js?v=8d0ced9f"></script>
    <link rel="icon" href="../../_static/icon.svg"/>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="AXI ADRV9001/2" href="../axi_adrv9001/index.html" />
    <link rel="prev" title="AXI AD9963" href="../axi_ad9963/index.html" />
   
  
  <meta name="repository" content="hdl">
  <meta name="version" content="">
  


<style>
  body {
    
  }

  body.dark {
    
  }

  @media (prefers-color-scheme: dark) {
    body:not(.light) {
      
    }
  }
</style>
  </head><body>
  <input type="checkbox" id="input-show-toc">
  <input type="checkbox" id="input-show-localtoc">
  <input type="checkbox" id="input-show-repotoc">

  
  <div class="search-area">
    <form action="" method="get">
      <input type="text" name="q" aria-labelledby="search-documentation" value="" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false" role="search" placeholder="Search"/>
      <button value="search" class="icon"></button>
      <span id="search-progress"></span>
    </form>
  </div>
  

  <header>
    <div id="left">
      <label id="show-sidebar" class="icon" for="input-show-toc" title="Show/hide index"></label>
    </div>
    <div id="right">
      <span>
        <a id="logo-org" href="https://analog.com"></a>
        <div class="vertical-divider"></div>
        <label id="show-repotoc" for="input-show-repotoc" title="Show/hide docs" tabindex="0">Docs</label>
        <a id="logo" href="../../index.html">
          <div>HDL</div>
        </a>
      </span>
      <span class="reverse">
        <label id="show-localtoc" class="icon" for="input-show-localtoc" title="Show/hide contents"></label>
      </span>
    </div>
  </header>


  <div class="repotoc-tree overlay">
    <root>
  <a href="../../index.html" class="current">HDL</a>
</root>

  </div>
    <div class="localtoc">
      <div class="tocwrapper">
        <div>
          <div class="localtoc-header"></div>
          <a id="scroll-up" href="#top-anchor" title="Back to top"></a>
        </div>
        <nav>
          <ul>
<li><a class="reference internal" href="#">AXI ADAQ8092</a><ul>
<li><a class="reference internal" href="#features">Features</a></li>
<li><a class="reference internal" href="#files">Files</a></li>
<li><a class="reference internal" href="#block-diagram">Block Diagram</a></li>
<li><a class="reference internal" href="#configuration-parameters">Configuration Parameters</a></li>
<li><a class="reference internal" href="#interface">Interface</a></li>
<li><a class="reference internal" href="#detailed-architecture">Detailed Architecture</a></li>
<li><a class="reference internal" href="#detailed-description">Detailed Description</a></li>
<li><a class="reference internal" href="#register-map">Register Map</a></li>
<li><a class="reference internal" href="#design-guidelines">Design Guidelines</a></li>
<li><a class="reference internal" href="#software-support">Software Support</a></li>
<li><a class="reference internal" href="#references">References</a></li>
</ul>
</li>
</ul>

        </nav>
      </div>
    </div>

  
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
    <a id="logo" href="../../index.html">
      <img class="only-light" src="../../_static/HDL_logo_cropped.svg"/>
      <img class="only-dark" src="../../_static/HDL_logo_w_cropped.svg"/>
    </a><input id="input-switch-toc" type="checkbox">
<label id="show-repotoc" for="input-switch-toc">
All content
</label>
<label id="show-toc" for="input-switch-toc">
Content on this topic
</label>
<div class="repotoc-tree">
  <root>
  <a href="../../index.html" class="current">HDL</a>
</root>

</div>
<div class="toc-tree">
  <html>
  <body><ul>
<li class="toctree-l1"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-1" id="toctree-collapse-1"/><div class="collapse"><a class="reference internal" href="../../user_guide/index.html">User Guide</a><label for="toctree-collapse-1"><div class="icon"></div></label></div><ul>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/introduction.html">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/git_repository.html">Git repository</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/releases.html">Releases</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/build_hdl.html">Build an HDL project</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/build_boot_bin.html">Build the BOOT.BIN</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/build_intel_boot_image.html">Build the Intel Boot Image</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/architecture.html">HDL architecture</a></li>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-1-1" id="toctree-collapse-1-1"/><div class="collapse"><a class="reference internal" href="../../user_guide/ip_cores/index.html">IP cores</a><label for="toctree-collapse-1-1"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../../user_guide/ip_cores/creating_new_ip.html">Creating a new IP</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../user_guide/ip_cores/use_adi_ips.html">Use ADI IPs into your own project</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../user_guide/ip_cores/interfaces.html">Interfaces</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../user_guide/ip_cores/axi_adc/index.html">Generic AXI ADC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../user_guide/ip_cores/axi_dac/index.html">Generic AXI DAC</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/porting_project.html">Porting reference designs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/customize_hdl.html">Customize HDL projects</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/hdl_coding_guidelines.html">HDL coding guidelines</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/docs_guidelines.html">Documentation guidelines</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/contributing.html">Contributing to HDL</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/third_party.html">Third party forks</a></li>
</ul>
</li>
</ul>
<ul class="current">
<li class="toctree-l1 current"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-2" id="toctree-collapse-2" checked=""/><div class="collapse"><a class="reference internal" href="../index.html">IP Cores</a><label for="toctree-collapse-2"><div class="icon"></div></label></div><ul class="current">
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-2-1" id="toctree-collapse-2-1"/><div class="collapse"><a class="reference internal" href="../i3c_controller/index.html">I3C Controller</a><label for="toctree-collapse-2-1"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../i3c_controller/i3c_controller_host_interface.html">Host Interface</a></li>
<li class="toctree-l3"><a class="reference internal" href="../i3c_controller/i3c_controller_core.html">Core Module</a></li>
<li class="toctree-l3"><a class="reference internal" href="../i3c_controller/interface.html">Interface</a></li>
</ul>
</li>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-2-2" id="toctree-collapse-2-2"/><div class="collapse"><a class="reference internal" href="../jesd204/index.html">JESD204 Interface Framework</a><label for="toctree-collapse-2-2"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../jesd204/axi_jesd204_tx/index.html">JESD204B/C Link Transmit Peripheral</a></li>
<li class="toctree-l3"><a class="reference internal" href="../jesd204/axi_jesd204_rx/index.html">JESD204B/C Link Receive Peripheral</a></li>
<li class="toctree-l3"><a class="reference internal" href="../jesd204/ad_ip_jesd204_tpl_adc/index.html">ADC JESD204B/C Transport Peripheral</a></li>
<li class="toctree-l3"><a class="reference internal" href="../jesd204/ad_ip_jesd204_tpl_dac/index.html">DAC JESD204B/C Transport Peripheral</a></li>
</ul>
</li>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-2-3" id="toctree-collapse-2-3"/><div class="collapse"><a class="reference internal" href="../spi_engine/index.html">SPI Engine</a><label for="toctree-collapse-2-3"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../spi_engine/spi_engine_execution.html">Execution Module</a></li>
<li class="toctree-l3"><a class="reference internal" href="../spi_engine/axi_spi_engine.html">AXI Module</a></li>
<li class="toctree-l3"><a class="reference internal" href="../spi_engine/spi_engine_offload.html">Offload Module</a></li>
<li class="toctree-l3"><a class="reference internal" href="../spi_engine/spi_engine_interconnect.html">Interconnect Module</a></li>
<li class="toctree-l3"><a class="reference internal" href="../spi_engine/control-interface.html">Control Interface</a></li>
<li class="toctree-l3"><a class="reference internal" href="../spi_engine/offload-control-interface.html">Offload Control Interface</a></li>
<li class="toctree-l3"><a class="reference internal" href="../spi_engine/spi-bus-interface.html">SPI Bus Interface</a></li>
<li class="toctree-l3"><a class="reference internal" href="../spi_engine/instruction-format.html">Instruction Set Specification</a></li>
<li class="toctree-l3"><a class="reference internal" href="../spi_engine/pipeline-delays.html">Pipeline Delays</a></li>
<li class="toctree-l3"><a class="reference internal" href="../spi_engine/tutorial.html">Tutorial - PulSAR ADC</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../axi_ad35xxr/index.html">AXI AD35XXR</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_ad408x/index.html">AXI AD408x</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_ad485x/index.html">AXI AD485x</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_ad7405/index.html">AXI AD7405</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_ad7606x/index.html">AXI AD7606x</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_ad7616/index.html">AXI AD7616</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_ad7768/index.html">AXI AD7768</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_ad777x/index.html">AXI AD777x</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_ad9265/index.html">AXI AD9265</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_ad9361/index.html">AXI AD9361</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_ad9467/index.html">AXI AD9467</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_ad9783/index.html">AXI AD9783</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_ad9963/index.html">AXI AD9963</a></li>
<li class="toctree-l2 current"><a class="current reference internal" href="#">AXI ADAQ8092</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_adrv9001/index.html">AXI ADRV9001/2</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_ltc2387/index.html">AXI LTC2387</a></li>
<li class="toctree-l2"><a class="reference internal" href="../data_offload/index.html">Data Offload</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_dmac/index.html">AXI DMAC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_hdmi_rx/index.html">AXI HDMI RX</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_hdmi_tx/index.html">AXI HDMI TX</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_adc_decimate/index.html">AXI ADC Decimate</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_adc_trigger/index.html">AXI ADC Trigger</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_adxcvr/index.html">AXI ADXCVR</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_clkgen/index.html">AXI CLK Generator</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_clock_monitor/index.html">AXI Clock Monitor</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_dac_interpolate/index.html">AXI DAC Interpolate</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_fan_control/index.html">AXI Fan Control</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_laser_driver/index.html">AXI Laser Driver</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_logic_analyzer/index.html">AXI Logic Analyzer</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_pwm_gen/index.html">AXI PWM Generator</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_sysid/index.html">AXI System ID</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_tdd/index.html">AXI TDD</a></li>
<li class="toctree-l2"><a class="reference internal" href="../common/ad_dds/index.html">AD Direct Digital Synthesis</a></li>
<li class="toctree-l2"><a class="reference internal" href="../corundum/index.html">Corundum</a></li>
<li class="toctree-l2"><a class="reference internal" href="../util_axis_fifo/index.html">AXI Stream FIFO</a></li>
<li class="toctree-l2"><a class="reference internal" href="../util_axis_fifo_asym/index.html">Asymmetric AXI Stream FIFO</a></li>
<li class="toctree-l2"><a class="reference internal" href="../util_extract/index.html">Util Extract</a></li>
<li class="toctree-l2"><a class="reference internal" href="../util_mii_to_rmii/index.html">Util MII to RMII</a></li>
<li class="toctree-l2"><a class="reference internal" href="../util_pack/util_cpack2.html">Channel CPACK Utility</a></li>
<li class="toctree-l2"><a class="reference internal" href="../util_pack/util_upack2.html">Channel UPACK Utility</a></li>
<li class="toctree-l2"><a class="reference internal" href="../util_rfifo/index.html">Util RFIFO</a></li>
<li class="toctree-l2"><a class="reference internal" href="../util_sigma_delta_spi/index.html">Util Sigma Delta SPI</a></li>
<li class="toctree-l2"><a class="reference internal" href="../util_var_fifo/index.html">Util VAR FIFO</a></li>
<li class="toctree-l2"><a class="reference internal" href="../util_wfifo/index.html">Util WFIFO</a></li>
<li class="toctree-l2"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-2-4" id="toctree-collapse-2-4"/><div class="collapse"><a class="reference internal" href="../xilinx/index.html">AMD Xilinx Specific IPs</a><label for="toctree-collapse-2-4"><div class="icon"></div></label></div><ul>
<li class="toctree-l3"><a class="reference internal" href="../xilinx/util_adxcvr/index.html">UTIL_ADXCVR</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../axi_ad9144/index.html">AXI AD9144 (OBSOLETE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_ad9371/index.html">AXI AD9371 (OBSOLETE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_ad9643/index.html">AXI AD9643 (OBSOLETE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../axi_ad9671/index.html">AXI AD9671 (OBSOLETE)</a></li>
</ul>
</li>
</ul>
<ul>
<li class="toctree-l1"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-3" id="toctree-collapse-3"/><div class="collapse"><a class="reference internal" href="../../projects/index.html">Projects</a><label for="toctree-collapse-3"><div class="icon"></div></label></div><ul>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad_gmsl2eth_sl/index.html">AD-GMSL2ETH-SL</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad353xr/index.html">AD353XR</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad35xxr_evb/index.html">AD35XXR-EVB</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad4052_ardz/index.html">AD4052-ARDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad408x_fmc_evb/index.html">AD408X-FMC-EVB</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad4110/index.html">AD4110-SDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad411x_ad717x/index.html">AD411x-AD717x</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad4134_fmc/index.html">AD4134-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad4170_asdz/index.html">AD4170-ASDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad4630_fmc/index.html">AD4630-FMC/AD4030-FMC/ADAQ4224-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad469x_evb/index.html">AD469X-EVB</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad485x_fmcz/index.html">AD485X-FMCZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad5758_sdz/index.html">AD5758-SDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad5766_sdz/index.html">AD5766-SDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad57xx_ardz/index.html">AD57XX-ARDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad6676evb/index.html">AD6676EVB</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad7124_asdz/index.html">AD7124-4-ASDZ/AD7124-8-ASDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad7134_fmc/index.html">AD7134-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad719x_asdz/index.html">AD719X-ASDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad738x_fmc/index.html">AD738X-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad7405_fmc/index.html">AD7405-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad7606x_fmc/index.html">AD7606X-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad7616_sdz/index.html">AD7616-SDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad77681evb/index.html">AD7768-1-EVB</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad7768evb/index.html">AD7768-EVB</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad777x_ardz/index.html">AD777X-ARDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad9081_fmca_ebz/index.html">AD9081/AD9082/AD9986/AD9988</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad9081_fmca_ebz_x_band/index.html">AD9081-FMCA-EBZ-X-BAND</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad9208_dual_ebz/index.html">AD9208-DUAL-EBZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad9209_fmca_ebz/index.html">AD9209-FMCA-EBZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad9213_evb/index.html">AD9213-EVB</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad9265_fmc/index.html">AD9265-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad9434_fmc/index.html">AD9434-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad9467_fmc/index.html">AD9467-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad9656_fmc/index.html">AD9656-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad9694_fmc/index.html">AD9694-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad9695_fmc/index.html">AD9695-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad9783_ebz/index.html">AD9783-EBZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/adaq7980_sdz/index.html">ADAQ7980-SDZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/adaq8092_fmc/index.html">ADAQ8092-FMC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/adrv9026/index.html">ADRV9026</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/adrv904x/index.html">ADRV904x</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/adv7511/index.html">ADV7511</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/adv7513/index.html">ADV7513</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/cn0363/index.html">CN0363</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/cn0506/index.html">CN0506</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/cn0540/index.html">CN0540</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/cn0561/index.html">CN0561</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/cn0577/index.html">CN0577</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/cn0579/index.html">CN0579</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/cn0585/index.html">CN0585</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/dac_fmc_ebz/index.html">DAC-FMC-EBZ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/max96724/index.html">MAX96724</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/pulsar_adc/index.html">PULSAR-ADC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/pulsar_lvds/index.html">PULSAR-LVDS</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/ad9739a_fmc/index.html">AD9739A-FMC (OBSOLETE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/fmcadc2/index.html">FMCADC2 (OBSOLETE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/fmcadc5/index.html">FMCADC5 (OBSOLETE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/fmcjesdadc1/index.html">FMCJESDADC1 (OBSOLETE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../projects/imageon/index.html">IMAGEON (OBSOLETE)</a></li>
</ul>
</li>
</ul>
</body>
</html>

</div>
        </div>
      </div>

  <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper" id="top-anchor">
          <div class="body" role="main">
            
  <section id="axi-adaq8092">
<span id="id1"></span><h1>AXI ADAQ8092<a class="headerlink" href="#axi-adaq8092" title="Permalink to this heading"></a></h1>
<div><section id="hdl-component-diagram">
<svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 435.59999999999997 474" width="435.59999999999997" class="no-background"><style>
                a {
                    text-decoration: none;
                }
                </style><defs><linearGradient id="ip_background" x1="0" x2="1" y1="0" y2="1"><stop offset="0%" stop-color="#c4e5ff"/><stop offset="100%" stop-color="#ebf6ff"/></linearGradient></defs><rect x="18" y="18" width="399.59999999999997" height="420" rx="18" fill="url(#ip_background)"/><a href="#bus-interface-s_axi"><text style="font: 16px sans-serif" text-anchor="start" dominant-baseline="middle" x="36" y="54">s_axi</text></a><g transform="translate(18,46.0) scale(-1,1)"><rect x="0" y="0" width="16" height="16" fill="#c4e5ff"/><rect x="3.2" y="0" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="0" width="3.2" height="3.2" fill="#0067b9"/><rect x="3.2" y="6.4" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="6.4" width="3.2" height="3.2" fill="#0067b9"/><rect x="3.2" y="12.8" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="12.8" width="3.2" height="3.2" fill="#0067b9"/></g><a href="#bus-interface-s_axi_aclk"><text style="font: 16px sans-serif" text-anchor="start" dominant-baseline="middle" x="36" y="78">s_axi_aclk</text></a><g transform="translate(18,70.0) scale(-1,1)"><rect x="0" y="0" width="16" height="16" fill="#c4e5ff"/><rect x="3.2" y="0" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="0" width="3.2" height="3.2" fill="#0067b9"/><rect x="3.2" y="6.4" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="6.4" width="3.2" height="3.2" fill="#0067b9"/><rect x="3.2" y="12.8" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="12.8" width="3.2" height="3.2" fill="#0067b9"/></g><a href="#bus-interface-s_axi_aresetn"><text style="font: 16px sans-serif" text-anchor="start" dominant-baseline="middle" x="36" y="102">s_axi_aresetn</text></a><g transform="translate(18,94.0) scale(-1,1)"><rect x="0" y="0" width="16" height="16" fill="#c4e5ff"/><rect x="3.2" y="0" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="0" width="3.2" height="3.2" fill="#0067b9"/><rect x="3.2" y="6.4" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="6.4" width="3.2" height="3.2" fill="#0067b9"/><rect x="3.2" y="12.8" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="12.8" width="3.2" height="3.2" fill="#0067b9"/></g><a href="#bus-interface-delay_clk"><text style="font: 16px sans-serif" text-anchor="start" dominant-baseline="middle" x="36" y="126">delay_clk</text></a><g transform="translate(18,118.0) scale(-1,1)"><rect x="0" y="0" width="16" height="16" fill="#c4e5ff"/><rect x="3.2" y="0" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="0" width="3.2" height="3.2" fill="#0067b9"/><rect x="3.2" y="6.4" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="6.4" width="3.2" height="3.2" fill="#0067b9"/><rect x="3.2" y="12.8" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="12.8" width="3.2" height="3.2" fill="#0067b9"/></g><a href="#bus-interface-adc_clk_in_p"><text style="font: 16px sans-serif" text-anchor="start" dominant-baseline="middle" x="36" y="150">adc_clk_in_p</text></a><g transform="translate(18,142.0) scale(-1,1)"><rect x="0" y="0" width="16" height="16" fill="#c4e5ff"/><rect x="3.2" y="0" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="0" width="3.2" height="3.2" fill="#0067b9"/><rect x="3.2" y="6.4" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="6.4" width="3.2" height="3.2" fill="#0067b9"/><rect x="3.2" y="12.8" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="12.8" width="3.2" height="3.2" fill="#0067b9"/></g><a href="#bus-interface-adc_clk_in_n"><text style="font: 16px sans-serif" text-anchor="start" dominant-baseline="middle" x="36" y="174">adc_clk_in_n</text></a><g transform="translate(18,166.0) scale(-1,1)"><rect x="0" y="0" width="16" height="16" fill="#c4e5ff"/><rect x="3.2" y="0" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="0" width="3.2" height="3.2" fill="#0067b9"/><rect x="3.2" y="6.4" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="6.4" width="3.2" height="3.2" fill="#0067b9"/><rect x="3.2" y="12.8" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="12.8" width="3.2" height="3.2" fill="#0067b9"/></g><a href="#ports"><text style="font: 16px sans-serif" text-anchor="start" dominant-baseline="middle" x="36" y="198">lvds_adc_data_in1_p</text></a><g transform="translate(18,190.0) scale(-1,1)"><line stroke="white" stroke-width="6" x1="0" y1="8.0" x2="19" y2="8.0"/><line stroke="black" stroke-width="3" x1="0" y1="8.0" x2="16" y2="8.0"/></g><a href="#ports"><text style="font: 16px sans-serif" text-anchor="start" dominant-baseline="middle" x="36" y="222">lvds_adc_data_in1_n</text></a><g transform="translate(18,214.0) scale(-1,1)"><line stroke="white" stroke-width="6" x1="0" y1="8.0" x2="19" y2="8.0"/><line stroke="black" stroke-width="3" x1="0" y1="8.0" x2="16" y2="8.0"/></g><a href="#ports"><text style="font: 16px sans-serif" text-anchor="start" dominant-baseline="middle" x="36" y="246">lvds_adc_data_in2_p</text></a><g transform="translate(18,238.0) scale(-1,1)"><line stroke="white" stroke-width="6" x1="0" y1="8.0" x2="19" y2="8.0"/><line stroke="black" stroke-width="3" x1="0" y1="8.0" x2="16" y2="8.0"/></g><a href="#ports"><text style="font: 16px sans-serif" text-anchor="start" dominant-baseline="middle" x="36" y="270">lvds_adc_data_in2_n</text></a><g transform="translate(18,262.0) scale(-1,1)"><line stroke="white" stroke-width="6" x1="0" y1="8.0" x2="19" y2="8.0"/><line stroke="black" stroke-width="3" x1="0" y1="8.0" x2="16" y2="8.0"/></g><a href="#ports"><text style="font: 16px sans-serif" text-anchor="start" dominant-baseline="middle" x="36" y="294">lvds_adc_or_in_p</text></a><g transform="translate(18,286.0) scale(-1,1)"><line stroke="white" stroke-width="6" x1="0" y1="8.0" x2="19" y2="8.0"/><line stroke="black" stroke-width="3" x1="0" y1="8.0" x2="16" y2="8.0"/></g><a href="#ports"><text style="font: 16px sans-serif" text-anchor="start" dominant-baseline="middle" x="36" y="318">lvds_adc_or_in_n</text></a><g transform="translate(18,310.0) scale(-1,1)"><line stroke="white" stroke-width="6" x1="0" y1="8.0" x2="19" y2="8.0"/><line stroke="black" stroke-width="3" x1="0" y1="8.0" x2="16" y2="8.0"/></g><a href="#ports"><text style="font: 16px sans-serif" text-anchor="start" dominant-baseline="middle" x="36" y="342">cmos_adc_data_in1</text></a><g transform="translate(18,334.0) scale(-1,1)"><line stroke="white" stroke-width="6" x1="0" y1="8.0" x2="19" y2="8.0"/><line stroke="black" stroke-width="3" x1="0" y1="8.0" x2="16" y2="8.0"/></g><a href="#ports"><text style="font: 16px sans-serif" text-anchor="start" dominant-baseline="middle" x="36" y="366">cmos_adc_data_in2</text></a><g transform="translate(18,358.0) scale(-1,1)"><line stroke="white" stroke-width="6" x1="0" y1="8.0" x2="19" y2="8.0"/><line stroke="black" stroke-width="3" x1="0" y1="8.0" x2="16" y2="8.0"/></g><a href="#ports"><text style="font: 16px sans-serif" text-anchor="start" dominant-baseline="middle" x="36" y="390">adc_dovf</text></a><g transform="translate(18,382.0) scale(-1,1)"><line stroke="white" stroke-width="6" x1="0" y1="8.0" x2="19" y2="8.0"/><line stroke="black" stroke-width="3" x1="0" y1="8.0" x2="16" y2="8.0"/></g><a href="#ports"><text style="font: 16px sans-serif" text-anchor="start" dominant-baseline="middle" x="36" y="414">cmos_adc_or_in_*</text></a><g transform="translate(18,406.0) scale(-1,1)"><line stroke="white" stroke-width="6" x1="0" y1="8.0" x2="19" y2="8.0"/><line stroke="black" stroke-width="3" x1="0" y1="8.0" x2="16" y2="8.0"/></g><a href="#bus-interface-adc_clk"><text style="font: 16px sans-serif" text-anchor="end" dominant-baseline="middle" x="399.59999999999997" y="54">adc_clk</text></a><g transform="translate(417.59999999999997,46.0) scale(1,1)"><rect x="0" y="0" width="16" height="16" fill="#c4e5ff"/><rect x="3.2" y="0" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="0" width="3.2" height="3.2" fill="#0067b9"/><rect x="3.2" y="6.4" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="6.4" width="3.2" height="3.2" fill="#0067b9"/><rect x="3.2" y="12.8" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="12.8" width="3.2" height="3.2" fill="#0067b9"/></g><a href="#bus-interface-adc_rst"><text style="font: 16px sans-serif" text-anchor="end" dominant-baseline="middle" x="399.59999999999997" y="78">adc_rst</text></a><g transform="translate(417.59999999999997,70.0) scale(1,1)"><rect x="0" y="0" width="16" height="16" fill="#c4e5ff"/><rect x="3.2" y="0" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="0" width="3.2" height="3.2" fill="#0067b9"/><rect x="3.2" y="6.4" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="6.4" width="3.2" height="3.2" fill="#0067b9"/><rect x="3.2" y="12.8" width="3.2" height="3.2" fill="#0067b9"/><rect x="9.600000000000001" y="12.8" width="3.2" height="3.2" fill="#0067b9"/></g><a href="#ports"><text style="font: 16px sans-serif" text-anchor="end" dominant-baseline="middle" x="399.59999999999997" y="102">adc_valid</text></a><g transform="translate(417.59999999999997,94.0) scale(1,1)"><line stroke="white" stroke-width="6" x1="0" y1="8.0" x2="19" y2="8.0"/><line stroke="black" stroke-width="3" x1="0" y1="8.0" x2="16" y2="8.0"/></g><a href="#ports"><text style="font: 16px sans-serif" text-anchor="end" dominant-baseline="middle" x="399.59999999999997" y="126">adc_data_channel1</text></a><g transform="translate(417.59999999999997,118.0) scale(1,1)"><line stroke="white" stroke-width="6" x1="0" y1="8.0" x2="19" y2="8.0"/><line stroke="black" stroke-width="3" x1="0" y1="8.0" x2="16" y2="8.0"/></g><a href="#ports"><text style="font: 16px sans-serif" text-anchor="end" dominant-baseline="middle" x="399.59999999999997" y="150">adc_data_channel2</text></a><g transform="translate(417.59999999999997,142.0) scale(1,1)"><line stroke="white" stroke-width="6" x1="0" y1="8.0" x2="19" y2="8.0"/><line stroke="black" stroke-width="3" x1="0" y1="8.0" x2="16" y2="8.0"/></g><a href="#ports"><text style="font: 16px sans-serif" text-anchor="end" dominant-baseline="middle" x="399.59999999999997" y="174">adc_enable_*</text></a><g transform="translate(417.59999999999997,166.0) scale(1,1)"><line stroke="white" stroke-width="6" x1="0" y1="8.0" x2="19" y2="8.0"/><line stroke="black" stroke-width="3" x1="0" y1="8.0" x2="16" y2="8.0"/></g><rect x="18" y="18" width="399.59999999999997" height="420" rx="18" fill="none" stroke="#0067b9" stroke-width="3"/><text style="font: 16px sans-serif" fill="#0067b9" text-anchor="middle" dominant-baseline="middle" x="217.79999999999998" y="458">axi_adaq8092</text></svg></section>
</div><p>The <a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/axi_adaq8092">AXI ADAQ8092</a> IP core
can be used to interface the <a class="icon adi reference external" href="https://www.analog.com/ADAQ8092">ADAQ8092</a> ADC,
in DDR, LVDS/CMOS or SDR CMOS mode.</p>
<p>More about the generic framework interfacing ADCs can be read in <a class="reference internal" href="../../user_guide/ip_cores/axi_adc/index.html#axi-adc"><span class="std std-ref">Generic AXI ADC</span></a>.</p>
<section id="features">
<h2>Features<a class="headerlink" href="#features" title="Permalink to this heading"></a></h2>
<ul class="simple">
<li><p>AXI based configuration</p></li>
<li><p>DC filtering</p></li>
<li><p>Configurable line delays</p></li>
<li><p>Digital output randomize output mode decoding</p></li>
<li><p>Alternate bit polarity output mode decoding</p></li>
<li><p>Vivado compatible</p></li>
</ul>
</section>
<section id="files">
<h2>Files<a class="headerlink" href="#files" title="Permalink to this heading"></a></h2>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Name</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/axi_adaq8092/axi_adaq8092.v">library/axi_adaq8092/axi_adaq8092.v</a></p></td>
<td><p>Verilog source for the AXI ADAQ8092.</p></td>
</tr>
<tr class="row-odd"><td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/axi_adaq8092/axi_adaq8092_apb_decode.v">library/axi_adaq8092/axi_adaq8092_apb_decode.v</a></p></td>
<td><p>Verilog source for the module that implements the alternate bit polarity.
decoding.</p></td>
</tr>
<tr class="row-even"><td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/axi_adaq8092/axi_adaq8092_channel.v">library/axi_adaq8092/axi_adaq8092_channel.v</a></p></td>
<td><p>Verilog source for the AXI ADAQ8092 channel.</p></td>
</tr>
<tr class="row-odd"><td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/axi_adaq8092/axi_adaq8092_if.v">library/axi_adaq8092/axi_adaq8092_if.v</a></p></td>
<td><p>Verilog source for the AXI ADAQ8092 interface module.</p></td>
</tr>
<tr class="row-even"><td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/axi_adaq8092/axi_adaq8092_rand_decode.v">library/axi_adaq8092/axi_adaq8092_rand_decode.v</a></p></td>
<td><p>Verilog source for the module that implements the randomize decoding.</p></td>
</tr>
<tr class="row-odd"><td><p><a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/axi_adaq8092/axi_adaq8092_ip.tcl">library/axi_adaq8092/axi_adaq8092_ip.tcl</a></p></td>
<td><p>TCL script to generate the Quartus IP-integrator project.</p></td>
</tr>
</tbody>
</table>
</div>
</section>
<section id="block-diagram">
<h2>Block Diagram<a class="headerlink" href="#block-diagram" title="Permalink to this heading"></a></h2>
<img alt="AXI ADAQ8092 block diagram" src="../../_images/block_diagram13.svg" /></section>
<section id="configuration-parameters">
<h2>Configuration Parameters<a class="headerlink" href="#configuration-parameters" title="Permalink to this heading"></a></h2>
<div><section id="hdl-parameters">
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Name</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Default Value</p></th>
<th class="head"><p>Choices/Range</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">ID</span></code></td>
<td class="description"><section>
<p>Core ID should be unique for each IP in the system</p>
</section>
</td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0</span></code></td>
<td class="range"><p></p></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">FPGA_TECHNOLOGY</span></code></td>
<td class="description"><section>
<p>Used to select between devices.</p>
</section>
</td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0</span></code></td>
<td class="range"><p>Unknown (0), 7series (1), ultrascale (2), ultrascale+ (3), versal (4)</p></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">FPGA_FAMILY</span></code></td>
<td class="description"><p>Fpga Family.</p></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0</span></code></td>
<td class="range"><p>Unknown (0), artix (1), kintex (2), virtex (3), zynq (4), versalprime (5), versalaicore (6), versalpremium (7)</p></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">SPEED_GRADE</span></code></td>
<td class="description"><p>Speed Grade.</p></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0</span></code></td>
<td class="range"><p>Unknown (0), -1 (10), -1L (11), -1H (12), -1HV (13), -1LV (14), -2 (20), -2L (21), -2LV (22), -2MP (23), -2LVC (24), -2LVI (25), -3 (30)</p></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">DEV_PACKAGE</span></code></td>
<td class="description"><p>Dev Package.</p></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0</span></code></td>
<td class="range"><p>Unknown (0), rf (1), fl (2), ff (3), fb (4), hc (5), fh (6), cs (7), cp (8), ft (9), fg (10), sb (11), rb (12), rs (13), cl (14), sf (15), ba (16), fa (17), fs (18), fi (19), vs (20), ls (21)</p></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">ADC_DATAPATH_DISABLE</span></code></td>
<td class="description"><section>
<p>If set, the datapath processing is not generated and output data is taken directly from the ADAQ8092</p>
</section>
</td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0</span></code></td>
<td class="range"><p></p></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">IO_DELAY_GROUP</span></code></td>
<td class="description"><section>
<p>The delay group name which is set for the delay controller</p>
</section>
</td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">adc_if_delay_group</span></code></td>
<td class="range"><p></p></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">OUTPUT_MODE</span></code></td>
<td class="description"><p>Output Mode.</p></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0</span></code></td>
<td class="range"><p>LVDS (0), CMOS (1)</p></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">POLARITY_MASK</span></code></td>
<td class="description"><p>Polarity Mask.</p></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">'h0FFFFFFF</span></code></td>
<td class="range"><p></p></td>
</tr>
</tbody>
</table>
</div>
</section>
</div></section>
<section id="interface">
<h2>Interface<a class="headerlink" href="#interface" title="Permalink to this heading"></a></h2>
<div><section id="bus-interface-s_axi">
<div class="collapsible docutils container">
<input class="collapsible_input" id="30ea55ddfb2f4f917560f2b6b63dbbe5def42c76" name="30ea55ddfb2f4f917560f2b6b63dbbe5def42c76" type="checkbox"></input><label for="30ea55ddfb2f4f917560f2b6b63dbbe5def42c76"><div><p>s_axi</p>
<section>
<p>Standard AXI Slave Memory Map interface.</p>
</section>
</div><div class="icon"></div></label><div class="collapsible_content docutils container">
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Physical Port</p></th>
<th class="head"><p>Logical Port</p></th>
<th class="head"><p>Direction</p></th>
<th class="head"><p>Dependency</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">s_axi_awaddr</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">AWADDR</span></code></td>
<td><p>in [15:0]</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">s_axi_awprot</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">AWPROT</span></code></td>
<td><p>in [2:0]</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">s_axi_awvalid</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">AWVALID</span></code></td>
<td><p>in</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">s_axi_awready</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">AWREADY</span></code></td>
<td><p>out</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">s_axi_wdata</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">WDATA</span></code></td>
<td><p>in [31:0]</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">s_axi_wstrb</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">WSTRB</span></code></td>
<td><p>in [3:0]</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">s_axi_wvalid</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">WVALID</span></code></td>
<td><p>in</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">s_axi_wready</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">WREADY</span></code></td>
<td><p>out</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">s_axi_bresp</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">BRESP</span></code></td>
<td><p>out [1:0]</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">s_axi_bvalid</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">BVALID</span></code></td>
<td><p>out</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">s_axi_bready</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">BREADY</span></code></td>
<td><p>in</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">s_axi_araddr</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ARADDR</span></code></td>
<td><p>in [15:0]</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">s_axi_arprot</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ARPROT</span></code></td>
<td><p>in [2:0]</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">s_axi_arvalid</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ARVALID</span></code></td>
<td><p>in</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">s_axi_arready</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ARREADY</span></code></td>
<td><p>out</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">s_axi_rdata</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RDATA</span></code></td>
<td><p>out [31:0]</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">s_axi_rresp</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RRESP</span></code></td>
<td><p>out [1:0]</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">s_axi_rvalid</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RVALID</span></code></td>
<td><p>out</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">s_axi_rready</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RREADY</span></code></td>
<td><p>in</p></td>
<td><p></p></td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
</section>
<section id="bus-interface-s_axi_aclk">
<div class="collapsible docutils container">
<input class="collapsible_input" id="cae6f3fa3e2e999ce4272254cffc4d868381bc1f" name="cae6f3fa3e2e999ce4272254cffc4d868381bc1f" type="checkbox"></input><label for="cae6f3fa3e2e999ce4272254cffc4d868381bc1f"><div><p>s_axi_aclk</p>
</div><div class="icon"></div></label><div class="collapsible_content docutils container">
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Physical Port</p></th>
<th class="head"><p>Logical Port</p></th>
<th class="head"><p>Direction</p></th>
<th class="head"><p>Dependency</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">s_axi_aclk</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">CLK</span></code></td>
<td><p>in</p></td>
<td><p></p></td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
</section>
<section id="bus-interface-s_axi_aresetn">
<div class="collapsible docutils container">
<input class="collapsible_input" id="74ac59602f9ac4a3381414959e12bda4f8ebb21b" name="74ac59602f9ac4a3381414959e12bda4f8ebb21b" type="checkbox"></input><label for="74ac59602f9ac4a3381414959e12bda4f8ebb21b"><div><p>s_axi_aresetn</p>
</div><div class="icon"></div></label><div class="collapsible_content docutils container">
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Physical Port</p></th>
<th class="head"><p>Logical Port</p></th>
<th class="head"><p>Direction</p></th>
<th class="head"><p>Dependency</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">s_axi_aresetn</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RST</span></code></td>
<td><p>in</p></td>
<td><p></p></td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
</section>
<section id="bus-interface-adc_clk">
<div class="collapsible docutils container">
<input class="collapsible_input" id="83bd22bfb2b13cbac4108b5850157ea3dd303636" name="83bd22bfb2b13cbac4108b5850157ea3dd303636" type="checkbox"></input><label for="83bd22bfb2b13cbac4108b5850157ea3dd303636"><div><p>adc_clk</p>
<section>
<p>The input clock is passed through an IBUFGDS and a BUFG primitive and adc_clk reults. This is the clock domain that most of the modules of the core run on.</p>
</section>
</div><div class="icon"></div></label><div class="collapsible_content docutils container">
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Physical Port</p></th>
<th class="head"><p>Logical Port</p></th>
<th class="head"><p>Direction</p></th>
<th class="head"><p>Dependency</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">adc_clk</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">CLK</span></code></td>
<td><p>out</p></td>
<td><p></p></td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
</section>
<section id="bus-interface-delay_clk">
<div class="collapsible docutils container">
<input class="collapsible_input" id="b9312962be96e69767247767483abb31a8755804" name="b9312962be96e69767247767483abb31a8755804" type="checkbox"></input><label for="b9312962be96e69767247767483abb31a8755804"><div><p>delay_clk</p>
<section>
<p>Clock used by the IDELAYCTRL. Connect to 200MHz.</p>
</section>
</div><div class="icon"></div></label><div class="collapsible_content docutils container">
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Physical Port</p></th>
<th class="head"><p>Logical Port</p></th>
<th class="head"><p>Direction</p></th>
<th class="head"><p>Dependency</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">delay_clk</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">CLK</span></code></td>
<td><p>in</p></td>
<td><p></p></td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
</section>
<section id="bus-interface-adc_clk_in_p">
<div class="collapsible docutils container">
<input class="collapsible_input" id="010c321c3cd5e61a9892375b18f1b64edc3e79fe" name="010c321c3cd5e61a9892375b18f1b64edc3e79fe" type="checkbox"></input><label for="010c321c3cd5e61a9892375b18f1b64edc3e79fe"><div><p>adc_clk_in_p</p>
<section>
<p>LVDS input clock.</p>
</section>
</div><div class="icon"></div></label><div class="collapsible_content docutils container">
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Physical Port</p></th>
<th class="head"><p>Logical Port</p></th>
<th class="head"><p>Direction</p></th>
<th class="head"><p>Dependency</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">adc_clk_in_p</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">CLK</span></code></td>
<td><p>in</p></td>
<td><p></p></td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
</section>
<section id="bus-interface-adc_clk_in_n">
<div class="collapsible docutils container">
<input class="collapsible_input" id="65dea8ca1779738f3856fd1e8fd51e7e1e778e69" name="65dea8ca1779738f3856fd1e8fd51e7e1e778e69" type="checkbox"></input><label for="65dea8ca1779738f3856fd1e8fd51e7e1e778e69"><div><p>adc_clk_in_n</p>
<section>
<p>LVDS input clock.</p>
</section>
</div><div class="icon"></div></label><div class="collapsible_content docutils container">
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Physical Port</p></th>
<th class="head"><p>Logical Port</p></th>
<th class="head"><p>Direction</p></th>
<th class="head"><p>Dependency</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">adc_clk_in_n</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">CLK</span></code></td>
<td><p>in</p></td>
<td><p></p></td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
</section>
<section id="bus-interface-adc_rst">
<div class="collapsible docutils container">
<input class="collapsible_input" id="41b7e081e5c1a89a9d58539c2f2022f0f4ada9e6" name="41b7e081e5c1a89a9d58539c2f2022f0f4ada9e6" type="checkbox"></input><label for="41b7e081e5c1a89a9d58539c2f2022f0f4ada9e6"><div><p>adc_rst</p>
<section>
<p>Output reset, on the adc_clk domain.</p>
</section>
</div><div class="icon"></div></label><div class="collapsible_content docutils container">
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Physical Port</p></th>
<th class="head"><p>Logical Port</p></th>
<th class="head"><p>Direction</p></th>
<th class="head"><p>Dependency</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">adc_rst</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RST</span></code></td>
<td><p>out</p></td>
<td><p></p></td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
</section>
<section id="ports">
<div class="collapsible docutils container">
<input class="collapsible_input" id="4c1b07cd26df59bd1a4386049d28f58cf071c857" name="4c1b07cd26df59bd1a4386049d28f58cf071c857" type="checkbox"></input><label for="4c1b07cd26df59bd1a4386049d28f58cf071c857"><p>Ports</p>
<div class="icon"></div></label><div class="collapsible_content docutils container">
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Physical Port</p></th>
<th class="head"><p>Direction</p></th>
<th class="head"><p>Dependency</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">lvds_adc_data_in1_p</span></code></td>
<td><p>in [6:0]</p></td>
<td><code class="docutils literal notranslate"> <span class="pre">$OUTPUT_MODE</span> <span class="pre">==</span> <span class="pre">0</span> </code></td>
<td class="description"><section>
<p>Channel 1 LVDS input data.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">lvds_adc_data_in1_n</span></code></td>
<td><p>in [6:0]</p></td>
<td><code class="docutils literal notranslate"> <span class="pre">$OUTPUT_MODE</span> <span class="pre">==</span> <span class="pre">0</span> </code></td>
<td class="description"><section>
<p>Channel 1 LVDS input data.</p>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">lvds_adc_data_in2_p</span></code></td>
<td><p>in [6:0]</p></td>
<td><code class="docutils literal notranslate"> <span class="pre">$OUTPUT_MODE</span> <span class="pre">==</span> <span class="pre">0</span> </code></td>
<td class="description"><section>
<p>Channel 2 LVDS input data.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">lvds_adc_data_in2_n</span></code></td>
<td><p>in [6:0]</p></td>
<td><code class="docutils literal notranslate"> <span class="pre">$OUTPUT_MODE</span> <span class="pre">==</span> <span class="pre">0</span> </code></td>
<td class="description"><section>
<p>Channel 2 LVDS input data.</p>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">lvds_adc_or_in_p</span></code></td>
<td><p>in</p></td>
<td><code class="docutils literal notranslate"> <span class="pre">$OUTPUT_MODE</span> <span class="pre">==</span> <span class="pre">0</span> </code></td>
<td class="description"><section>
<p>LVDS input over range.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">lvds_adc_or_in_n</span></code></td>
<td><p>in</p></td>
<td><code class="docutils literal notranslate"> <span class="pre">$OUTPUT_MODE</span> <span class="pre">==</span> <span class="pre">0</span> </code></td>
<td class="description"><section>
<p>LVDS input over range.</p>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">cmos_adc_data_in1</span></code></td>
<td><p>in [13:0]</p></td>
<td><code class="docutils literal notranslate"> <span class="pre">$OUTPUT_MODE</span> <span class="pre">==</span> <span class="pre">1</span> </code></td>
<td class="description"><section>
<p>Channel 1 CMOS DDR or SDR input data.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">cmos_adc_data_in2</span></code></td>
<td><p>in [13:0]</p></td>
<td><code class="docutils literal notranslate"> <span class="pre">$OUTPUT_MODE</span> <span class="pre">==</span> <span class="pre">1</span> </code></td>
<td class="description"><section>
<p>Channel 2 CMOS DDR or SDR input data.</p>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">adc_valid</span></code></td>
<td><p>out</p></td>
<td><p></p></td>
<td class="description"><section>
<p>Set when valid data is available on the bus.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">adc_data_channel1</span></code></td>
<td><p>out [15:0]</p></td>
<td><p></p></td>
<td class="description"><section>
<p>Channel 1 data bus.</p>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">adc_data_channel2</span></code></td>
<td><p>out [15:0]</p></td>
<td><p></p></td>
<td class="description"><section>
<p>Channel 2 data bus.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">adc_dovf</span></code></td>
<td><p>in</p></td>
<td><p></p></td>
<td class="description"><section>
<p>Data overflow input, from the DMA.</p>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">cmos_adc_or_in_*</span></code></td>
<td><p>in</p></td>
<td><code class="docutils literal notranslate"> <span class="pre">$OUTPUT_MODE</span> <span class="pre">==</span> <span class="pre">*</span> </code></td>
<td class="description"><section>
<p>CMOS input over range.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">adc_enable_*</span></code></td>
<td><p>out</p></td>
<td><p></p></td>
<td class="description"><section>
<p>Set when the channel is enabled, activated by software.</p>
</section>
</td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
</section>
</div></section>
<section id="detailed-architecture">
<h2>Detailed Architecture<a class="headerlink" href="#detailed-architecture" title="Permalink to this heading"></a></h2>
<img alt="AXI ADAQ8092 DDR LVDS IP architecture" src="../../_images/detailed_architecture-lvds_ddr.svg" /><img alt="AXI ADAQ8092 DDR CMOS IP architecture" src="../../_images/detailed_architecture-cmos_ddr.svg" /><img alt="AXI ADAQ8092 SDR CMOS IP architecture" src="../../_images/detailed_architecture-cmos_sdr.svg" /></section>
<section id="detailed-description">
<h2>Detailed Description<a class="headerlink" href="#detailed-description" title="Permalink to this heading"></a></h2>
<p>The top module, axi_ADAQ8092, instantiates:</p>
<ul class="simple">
<li><p>the LVDS/CMOS interface module</p></li>
<li><p>the channel1 processing module</p></li>
<li><p>the channel2 processing module</p></li>
<li><p>the ADC common register map</p></li>
<li><p>the AXI handling interface</p></li>
<li><p>delay control module</p></li>
</ul>
<p>The LVDS/CMOS interface module, axi_adaq8092_if, has as input the lvds signals
for clock, data[7:0](DDR) or data[13:0](SDR) and over range. It uses IO block
primitives inside of IP to handle the input signals. The input clock is routed
to a clock distribution primitive from which it drives all the ADC related
processing circuitry. The data signals are passed through an IDELAYE2 so that
each line can be delayed independently through the delay controller register
map. The IP outputs a data value on every clock cycle, along with the over
range signal. The latency between input and output of the interface module is
3 clock cycles.
The data from the interface module is processed by the adc channel module.</p>
<p>The channel module implements:</p>
<ul class="simple">
<li><p>digital output randomize output mode decoding</p></li>
<li><p>alternate bit polarity output mode decoding</p></li>
<li><p>data format conversion</p></li>
<li><p>DC filter</p></li>
<li><p>the ADC CHANNEL register map</p></li>
</ul>
<p><code class="docutils literal notranslate"><span class="pre">up_adc_common</span></code> module implements the ADC COMMON register map, allowing for
basic monitoring and control of the ADC.</p>
<p>The delay controller module, up_delay_cntrl, allows the dynamic
reconfiguration of the IDELAYE2 blocks. Changing the delay on each individual
line helps compensate trace differences between the data lines on the PCB.</p>
</section>
<section id="register-map">
<h2>Register Map<a class="headerlink" href="#register-map" title="Permalink to this heading"></a></h2>
<div><section id="hdl-regmap">
<section id="hdl-regmap-COMMON">
<div class="collapsible docutils container">
<input class="collapsible_input" id="d7c6517c369404a97b27fd3e5b1a469dc88d1687" name="d7c6517c369404a97b27fd3e5b1a469dc88d1687" type="checkbox"></input><label for="d7c6517c369404a97b27fd3e5b1a469dc88d1687"><p>Base (common to all cores) register map</p>
<div class="icon"></div></label><div class="collapsible_content docutils container">
<div class="table-wrapper regmap docutils container">
<table class="regmap docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>DWORD</p></th>
<th class="head"><p>BYTE</p></th>
<th class="head" colspan="4"><p>Reg Name</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<thead>
<tr class="row-even"><th class="head" colspan="2"><p></p></th>
<th class="head"><p>BITS</p></th>
<th class="head"><p>Field Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default Value</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-odd"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">VERSION</span></code></td>
<td class="description bold"><section>
<p>Version and Scratch Registers</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">VERSION</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00000000</span></code></td>
<td class="description"><section>
<p>Version number. Unique to all cores.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x1</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x4</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">ID</span></code></td>
<td class="description bold"><section>
<p>Version and Scratch Registers</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ID</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00000000</span></code></td>
<td class="description"><section>
<p>Instance identifier number.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x2</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x8</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">SCRATCH</span></code></td>
<td class="description bold"><section>
<p>Version and Scratch Registers</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">SCRATCH</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00000000</span></code></td>
<td class="description"><section>
<p>Scratch register.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x3</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0xc</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">CONFIG</span></code></td>
<td class="description bold"><section>
<p>Version and Scratch Registers</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">IQCORRECTION_DISABLE</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>If set, indicates that the IQ Correction module was not implemented. (as a result of a configuration of the IP instance)</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[1]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DCFILTER_DISABLE</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>If set, indicates that the DC Filter module was not implemented. (as a result of a configuration of the IP instance)</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[2]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DATAFORMAT_DISABLE</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>If set, indicates that the Data Format module was not implemented. (as a result of a configuration of the IP instance)</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[3]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">USERPORTS_DISABLE</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>If set, indicates that the logic related to the User Data Format (e.g. decimation) was not implemented. (as a result of a configuration of the IP instance)</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[4]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">MODE_1R1T</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>If set, indicates that the core was implemented in 1 channel mode. (e.g. refer to AD9361 data sheet)</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[5]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DELAY_CONTROL_DISABLE</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>If set, indicates that the delay control is disabled for this IP. (as a result of a configuration of the IP instance)</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[6]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DDS_DISABLE</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>If set, indicates that the DDS is disabled for this IP. (as a result of a configuration of the IP instance)</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[7]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">CMOS_OR_LVDS_N</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>CMOS or LVDS mode is used for the interface. (as a result of a configuration of the IP instance)</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[8]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">PPS_RECEIVER_ENABLE</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>If set, indicates the PPS receiver is enabled. (as a result of a configuration of the IP instance)</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[9]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">SCALECORRECTION_ONLY</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>If set, indicates that the IQ Correction module implements only scale correction.
IQ correction must be enabled. (as a result of a configuration of the IP instance)</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[12]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">EXT_SYNC</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>If set the transport layer cores (ADC/DAC) have implemented the support for external synchronization signal.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[13]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RD_RAW_DATA</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>If set, the ADC has the capability to read raw data in register CHAN_RAW_DATA from adc_channel.</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x4</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x10</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">PPS_IRQ_MASK</span></code></td>
<td class="description bold"><section>
<p>PPS Interrupt mask</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">PPS_IRQ_MASK</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x1</span></code></td>
<td class="description"><section>
<p>Mask bit for the 1PPS receiver interrupt</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x7</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x1c</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">FPGA_INFO</span></code></td>
<td class="description bold"><section>
<p>FPGA device information
<a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/scripts/adi_intel_device_info_enc.tcl">library/scripts/adi_intel_device_info_enc.tcl</a> (Intel encoded values)
<a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/scripts/adi_xilinx_device_info_enc.tcl">library/scripts/adi_xilinx_device_info_enc.tcl</a> (Xilinx encoded values)</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:24]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">FPGA_TECHNOLOGY</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00</span></code></td>
<td class="description"><section>
<p>Encoded value describing the technology/generation of the FPGA device (arria 10/7series)</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[23:16]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">FPGA_FAMILY</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00</span></code></td>
<td class="description"><section>
<p>Encoded value describing the family variant of the FPGA device(e.g., SX, GX, GT or zynq, kintex, virtex)</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[15:8]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">SPEED_GRADE</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00</span></code></td>
<td class="description"><section>
<p>Encoded value describing the FPGAs speed-grade</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[7:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DEV_PACKAGE</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00</span></code></td>
<td class="description"><section>
<p>Encoded value describing the device package. The package might affect high-speed interfaces</p>
</section>
</td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
</section>
</section>
</div><div><section id="hdl-regmap">
<section id="hdl-regmap-ADC_COMMON">
<div class="collapsible docutils container">
<input class="collapsible_input" id="66315c6cc66bb3c6a34c8f1aaa297da527f718a5" name="66315c6cc66bb3c6a34c8f1aaa297da527f718a5" type="checkbox"></input><label for="66315c6cc66bb3c6a34c8f1aaa297da527f718a5"><p>ADC Common (axi_ad*) register map</p>
<div class="icon"></div></label><div class="collapsible_content docutils container">
<div class="table-wrapper regmap docutils container">
<table class="regmap docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>DWORD</p></th>
<th class="head"><p>BYTE</p></th>
<th class="head" colspan="4"><p>Reg Name</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<thead>
<tr class="row-even"><th class="head" colspan="2"><p></p></th>
<th class="head"><p>BITS</p></th>
<th class="head"><p>Field Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default Value</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-odd"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x10</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x40</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">RSTN</span></code></td>
<td class="description bold"><section>
<p>ADC Interface Control &amp; Status</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[2]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">CE_N</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>Clock enable, default is enabled(0x0). An inverse version of the signal is exported out of
the module to control clock enables</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[1]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">MMCM_RSTN</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>MMCM reset only (required for DRP access).
Reset, default is IN-RESET (0x0), software must write 0x1 to bring up the core.</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RSTN</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>Reset, default is IN-RESET (0x0), software must write 0x1 to bring up the core.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x11</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x44</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">CNTRL</span></code></td>
<td class="description bold"><section>
<p>ADC Interface Control &amp; Status</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[16]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">SDR_DDR_N</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>Interface type (1 represents SDR, 0 represents DDR)</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[15]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">SYMB_OP</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>Select symbol data format mode (0x1)</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[14]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">SYMB_8_16B</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>Select number of bits for symbol format mode (1 represents 8b, 0 represents 16b)</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[12:8]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">NUM_LANES</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00</span></code></td>
<td class="description"><section>
<p>Number of active lanes (1 : CSSI 1-lane, LSSI 1-lane, 2 : LSSI 2-lane, 4 : CSSI 4-lane).
For AD7768, AD7768-4 and AD777x number of active lanes : 1/2/4/8 where supported.</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[3]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">SYNC</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>Initialize synchronization between multiple ADCs</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[2]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">R1_MODE</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>Select number of RF channels 1 (0x1) or 2 (0x0).</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[1]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DDR_EDGESEL</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>Select rising edge (0x0) or falling edge (0x1) for the first part
of a sample (if applicable) followed by the successive edges for
the remaining parts. This only controls how the sample is delineated
from the incoming data post DDR registers.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">PIN_MODE</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>Select interface pin mode to be clock multiplexed (0x1) or pin
multiplexed (0x0). In clock multiplexed mode, samples are received
on alternative clock edges. In pin multiplexed mode, samples are
interleaved or grouped on the pins at the same clock edge.</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x12</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x48</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">CNTRL_2</span></code></td>
<td class="description bold"><section>
<p>ADC Interface Control &amp; Status</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[1]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">EXT_SYNC_ARM</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>Setting this bit will arm the trigger mechanism sensitive to an external sync signal.
Once the external sync signal goes high it synchronizes channels within a ADC, and across multiple instances.
This bit has an effect only the EXT_SYNC synthesis parameter is set.
This bit self clears.</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[2]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">EXT_SYNC_DISARM</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>Setting this bit will disarm the trigger mechanism sensitive to an external sync signal.
This bit has an effect only the EXT_SYNC synthesis parameter is set.
This bit self clears.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[8]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">MANUAL_SYNC_REQUEST</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>Setting this bit will issue an external sync event if it is hooked up inside the fabric.
This bit has an effect only the EXT_SYNC synthesis parameter is set.
This bit self clears.</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x13</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x4c</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">CNTRL_3</span></code></td>
<td class="description bold"><section>
<p>ADC Interface Control &amp; Status</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[8]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">CRC_EN</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>Setting this bit will enable the CRC generation.</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[7:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">CUSTOM_CONTROL</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00</span></code></td>
<td class="description"><section>
<p>Select output format decode mode.(for ADAQ8092: bit 0 - enables digital output randomizer decode
, bit 1 - enables alternate bit polarity decode).</p>
</section>
</td>
</tr>
<tr class="row-odd"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x15</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x54</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">CLK_FREQ</span></code></td>
<td class="description bold"><section>
<p>ADC Interface Control &amp; Status</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">CLK_FREQ</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00000000</span></code></td>
<td class="description"><section>
<p>Interface clock frequency. This is relative to the processor clock and in many cases is
100MHz. The number is represented as unsigned 16.16 format. Assuming a 100MHz processor
clock the minimum is 1.523kHz and maximum is 6.554THz. The actual interface clock
is CLK_FREQ * CLK_RATIO (see below). Note that the actual sampling clock may not be
the same as the interface clock- software must consider device specific implementation
parameters to calculate the final sampling clock.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x16</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x58</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">CLK_RATIO</span></code></td>
<td class="description bold"><section>
<p>ADC Interface Control &amp; Status</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">CLK_RATIO</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00000000</span></code></td>
<td class="description"><section>
<p>Interface clock ratio - as a factor actual received clock. This is implementation specific
and depends on any serial to parallel conversion and interface type (ddr/sdr/qdr).</p>
</section>
</td>
</tr>
<tr class="row-odd"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x17</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x5c</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">STATUS</span></code></td>
<td class="description bold"><section>
<p>ADC Interface Control &amp; Status</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[4]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ADC_CTRL_STATUS</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>If set, indicates that the devices register data is available on the data bus.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[3]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">PN_ERR</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>If set, indicates pn error in one or more channels.</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[2]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">PN_OOS</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>If set, indicates pn oos in one or more channels.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[1]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">OVER_RANGE</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>If set, indicates over range in one or more channels.</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">STATUS</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>Interface status, if set indicates no errors. If not set, there
are errors, software may try resetting the cores.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x18</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x60</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">DELAY_CNTRL</span></code></td>
<td class="description bold"><section>
<p>ADC Interface Control &amp; Status(<code class="docutils literal notranslate"><span class="pre">Deprecated</span> <span class="pre">from</span> <span class="pre">version</span> <span class="pre">9</span></code>)</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[17]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DELAY_SEL</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>Delay select, a 0x0 to 0x1 transition in this register initiates
a delay access controlled by the registers below.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[16]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DELAY_RWN</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>Delay read (0x1) or write (0x0), the delay is accessed directly
(no increment or decrement) with an address corresponding to each pin,
and data corresponding to the total delay.</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[15:8]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DELAY_ADDRESS</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00</span></code></td>
<td class="description"><section>
<p>Delay address, the range depends on the interface pins, data pins
are usually at the lower range.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[4:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DELAY_WDATA</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00</span></code></td>
<td class="description"><section>
<p>Delay write data, a value of 1 corresponds to (1/200)ns for most devices.</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x19</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x64</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">DELAY_STATUS</span></code></td>
<td class="description bold"><section>
<p>ADC Interface Control &amp; Status(<code class="docutils literal notranslate"><span class="pre">Deprecated</span> <span class="pre">from</span> <span class="pre">version</span> <span class="pre">9</span></code>)</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[9]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DELAY_LOCKED</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>Indicates delay locked (0x1) state. If this bit is read 0x0, delay control
has failed to calibrate the elements.</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[8]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DELAY_STATUS</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>If set, indicates busy status (access pending). The read data may not be
valid if this bit is set.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[4:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DELAY_RDATA</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00</span></code></td>
<td class="description"><section>
<p>Delay read data, current delay value in the elements</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x1a</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x68</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">SYNC_STATUS</span></code></td>
<td class="description bold"><section>
<p>ADC Synchronization Status register</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ADC_SYNC</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>ADC synchronization status. Will be set to 1 after the synchronization has been completed
or while waiting for the synchronization signal in JESD204 systems.</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x1c</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x70</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">DRP_CNTRL</span></code></td>
<td class="description bold"><section>
<p>ADC Interface Control &amp; Status</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[28]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DRP_RWN</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>DRP read (0x1) or write (0x0) select (does not include GTX lanes).
NOT-APPLICABLE if DRP_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[27:16]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DRP_ADDRESS</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x000</span></code></td>
<td class="description"><section>
<p>DRP address, designs that contain more than one DRP accessible primitives
have selects based on the most significant bits (does not include GTX lanes).
NOT-APPLICABLE if DRP_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[15:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RESERVED</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0000</span></code></td>
<td class="description"><section>
<p>Reserved for backward compatibility.</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x1d</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x74</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">DRP_STATUS</span></code></td>
<td class="description bold"><section>
<p>ADC Interface Control &amp; Status</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[17]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DRP_LOCKED</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>If set indicates that the DRP has been locked.</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[16]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DRP_STATUS</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>If set indicates busy (access pending). The read data may not be valid if
this bit is set (does not include GTX lanes).
NOT-APPLICABLE if DRP_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[15:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RESERVED</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0000</span></code></td>
<td class="description"><section>
<p>Reserved for backward compatibility.</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x1e</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x78</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">DRP_WDATA</span></code></td>
<td class="description bold"><section>
<p>ADC DRP Write Data</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[15:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DRP_WDATA</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0000</span></code></td>
<td class="description"><section>
<p>DRP write data (does not include GTX lanes).
NOT-APPLICABLE if DRP_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x1f</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x7c</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">DRP_RDATA</span></code></td>
<td class="description bold"><section>
<p>ADC DRP Read Data</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[15:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DRP_RDATA</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0000</span></code></td>
<td class="description"><section>
<p>DRP read data (does not include GTX lanes).</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x20</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x80</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">ADC_CONFIG_WR</span></code></td>
<td class="description bold"><section>
<p>ADC Write Configuration Data</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ADC_CONFIG_WR</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00000000</span></code></td>
<td class="description"><section>
<p>Custom Write to the available registers.</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x21</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x84</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">ADC_CONFIG_RD</span></code></td>
<td class="description bold"><section>
<p>ADC Read Configuration Data</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ADC_CONFIG_RD</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00000000</span></code></td>
<td class="description"><section>
<p>Custom read of the available registers.</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x22</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x88</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">UI_STATUS</span></code></td>
<td class="description bold"><section>
<p>User Interface Status</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[2]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">UI_OVF</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW1C</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>User Interface overflow. If set, indicates an overflow occurred during data transfer at
the user interface (FIFO interface). Software must write a 0x1 to clear this register
bit.</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[1]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">UI_UNF</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW1C</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>User Interface underflow. If set, indicates an underflow occurred during data transfer at
the user interface (FIFO interface). Software must write a 0x1 to clear this register
bit.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">UI_RESERVED</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW1C</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>Reserved for backward compatibility.</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x23</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x8c</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">ADC_CONFIG_CTRL</span></code></td>
<td class="description bold"><section>
<p>ADC RD/WR configuration</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ADC_CONFIG_CTRL</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00000000</span></code></td>
<td class="description"><section>
<p>Control RD/WR requests to the devices register map: bit 1 - RD (b1) , WR (b0), bit 0 - enable WR/RD operation.</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x28</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0xa0</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">USR_CNTRL_1</span></code></td>
<td class="description bold"><section>
<p>ADC Interface Control &amp; Status</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[7:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">USR_CHANMAX</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00</span></code></td>
<td class="description"><section>
<p>This indicates the maximum number of inputs for the channel data multiplexers. User may add
different processing modules post data capture as another input to this common multiplexer.
NOT-APPLICABLE if USERPORTS_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x29</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0xa4</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">ADC_START_CODE</span></code></td>
<td class="description bold"><section>
<p>ADC Synchronization start word</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ADC_START_CODE</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00000000</span></code></td>
<td class="description"><section>
<p>This sets the startcode that is used by the ADCs for synchronization
NOT-APPLICABLE if START_CODE_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x2e</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0xb8</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">ADC_GPIO_IN</span></code></td>
<td class="description bold"><section>
<p>ADC GPIO inputs</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ADC_GPIO_IN</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00000000</span></code></td>
<td class="description"><section>
<p>This reads auxiliary GPI pins of the ADC core</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x2f</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0xbc</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">ADC_GPIO_OUT</span></code></td>
<td class="description bold"><section>
<p>ADC GPIO outputs</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ADC_GPIO_OUT</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00000000</span></code></td>
<td class="description"><section>
<p>This controls auxiliary GPO pins of the ADC core
NOT-APPLICABLE if GPIO_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x30</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0xc0</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">PPS_COUNTER</span></code></td>
<td class="description bold"><section>
<p>PPS Counter register</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">PPS_COUNTER</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00000000</span></code></td>
<td class="description"><section>
<p>Counts the core clock cycles (can be a device clock or interface clock) between two 1PPS pulse.</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x31</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0xc4</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">PPS_STATUS</span></code></td>
<td class="description bold"><section>
<p>PPS Status register</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">PPS_STATUS</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>If this bit is asserted there is no incomming 1PPS signal. Maybe the source is out of sync or its not active.</p>
</section>
</td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
</section>
</section>
</div><div><section id="hdl-regmap">
<section id="hdl-regmap-ADC_CHANNEL">
<div class="collapsible docutils container">
<input class="collapsible_input" id="7f0db353838a5f89ff609c34020cd94a071fac64" name="7f0db353838a5f89ff609c34020cd94a071fac64" type="checkbox"></input><label for="7f0db353838a5f89ff609c34020cd94a071fac64"><p>ADC Channel (axi_ad*) register map</p>
<div class="icon"></div></label><div class="collapsible_content docutils container">
<div class="table-wrapper regmap docutils container">
<table class="regmap docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>DWORD</p></th>
<th class="head"><p>BYTE</p></th>
<th class="head" colspan="4"><p>Reg Name</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<thead>
<tr class="row-even"><th class="head" colspan="2"><p></p></th>
<th class="head"><p>BITS</p></th>
<th class="head"><p>Field Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default Value</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-odd"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x100</span> <span class="pre">+</span> <span class="pre">0x16*n</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x400</span> <span class="pre">+</span> <span class="pre">0x58*n</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">CHAN_CNTRLn</span></code></td>
<td class="description bold"><section>
<p>ADC Interface Control &amp; Status
Where n is from 0 to 15.</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[11]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ADC_LB_OWR</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>If set, forces ADC_DATA_SEL to 1, enabling data loopback</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[10]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ADC_PN_SEL_OWR</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>If set, forces ADC_PN_SEL to 0x9, device specific pn (e.g. ad9361)
If both ADC_PN_TYPE_OWR and ADC_PN_SEL_OWR are set, they are ignored</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[9]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">IQCOR_ENB</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>if set, enables IQ correction or scale correction.
NOT-APPLICABLE if IQCORRECTION_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[8]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DCFILT_ENB</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>if set, enables DC filter (to disable DC offset, set offset value to 0x0).
NOT-APPLICABLE if DCFILTER_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[6]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">FORMAT_SIGNEXT</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>if set, enables sign extension (applicable only in 2s complement mode). The data is
always sign extended to the nearest byte boundary.
NOT-APPLICABLE if DATAFORMAT_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[5]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">FORMAT_TYPE</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>Select offset binary (0x1) or 2s complement (0x0) data type. This sets the incoming
data type and is required by the post processing modules for any data conversion.
NOT-APPLICABLE if DATAFORMAT_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[4]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">FORMAT_ENABLE</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>Enable data format conversion (see register bits above).
NOT-APPLICABLE if DATAFORMAT_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[3]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RESERVED</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>Reserved for backward compatibility.</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[2]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RESERVED</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>Reserved for backward compatibility.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[1]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ADC_PN_TYPE_OWR</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>If set, forces ADC_PN_SEL to 0x1, modified pn23
If both ADC_PN_TYPE_OWR and ADC_PN_SEL_OWR are set, they are ignored</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ENABLE</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>If set, enables channel. A 0x0 to 0x1 transition transfers all the control signals
to the respective channel processing module. If a channel is part of a complex
signal (I/Q), even channel is the master and the odd channel is the slave.
Though a single control is used, both must be individually selected.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x101</span> <span class="pre">+</span> <span class="pre">0x16*n</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x404</span> <span class="pre">+</span> <span class="pre">0x58*n</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">CHAN_STATUSn</span></code></td>
<td class="description bold"><section>
<p>ADC Interface Control &amp; Status
Where n is from 0 to 15.</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[12]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">CRC_ERR</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW1C</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>CRC errors. If set, indicates CRC error. Software must first clear this bit before initiating a transfer and monitor afterwards.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[11:4]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">STATUS_HEADER</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00</span></code></td>
<td class="description"><section>
<p>The status header sent by the ADC.(compatible with AD7768/AD7768-4/AD777x).</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[2]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">PN_ERR</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW1C</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>PN errors. If set, indicates spurious mismatches in sync state. This bit is cleared
if OOS is set and is only indicates errors when OOS is cleared.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[1]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">PN_OOS</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW1C</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>PN Out Of Sync. If set, indicates an OOS status. OOS is set, if 64 consecutive patterns
mismatch from the expected pattern. It is cleared, when 16 consecutive patterns match
the expected pattern.</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">OVER_RANGE</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW1C</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>If set, indicates over range. Note that over range is independent of the data path,
it indicates an over range over a data transfer period. Software must first clear
this bit before initiating a transfer and monitor afterwards.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x102</span> <span class="pre">+</span> <span class="pre">0x16*n</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x408</span> <span class="pre">+</span> <span class="pre">0x58*n</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">CHAN_RAW_DATAn</span></code></td>
<td class="description bold"><section>
<p>ADC Raw Data Reading
Where n is from 0 to 15.</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ADC_READ_DATA</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00000000</span></code></td>
<td class="description"><section>
<p>Raw data read from the ADC.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x104</span> <span class="pre">+</span> <span class="pre">0x16*n</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x410</span> <span class="pre">+</span> <span class="pre">0x58*n</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">CHAN_CNTRLn_1</span></code></td>
<td class="description bold"><section>
<p>ADC Interface Control &amp; Status
Where n is from 0 to 15.</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:16]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DCFILT_OFFSET</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0000</span></code></td>
<td class="description"><section>
<p>DC removal (if equipped) offset. This is a 2s complement number added to the incoming
data to remove a known DC offset.
NOT-APPLICABLE if DCFILTER_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[15:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DCFILT_COEFF</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0000</span></code></td>
<td class="description"><section>
<p>DC removal filter (if equipped) coefficient. The format is 1.1.14 (sign, integer and
fractional bits).
NOT-APPLICABLE if DCFILTER_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x105</span> <span class="pre">+</span> <span class="pre">0x16*n</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x414</span> <span class="pre">+</span> <span class="pre">0x58*n</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">CHAN_CNTRLn_2</span></code></td>
<td class="description bold"><section>
<p>ADC Interface Control &amp; Status
Where n is from 0 to 15.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:16]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">IQCOR_COEFF_1</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0000</span></code></td>
<td class="description"><section>
<p>IQ correction (if equipped) coefficient. If scale &amp; offset is implemented, this is the scale value
and the format is 1.1.14 (sign, integer and fractional bits). If matrix multiplication is used,
this is the channel I coefficient and the format is 1.1.14 (sign, integer and fractional bits).
If SCALECORRECTION_ONLY is set, this implements the scale value correction for the current channel
with the format 1.1.14 (sign, integer and fractional bits).
NOT-APPLICABLE if IQCORRECTION_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[15:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">IQCOR_COEFF_2</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0000</span></code></td>
<td class="description"><section>
<p>IQ correction (if equipped) coefficient. If scale &amp; offset is implemented, this is the offset value
and the format is 2s complement. If matrix multiplication is used, this is the channel Q coefficient
and the format is 1.1.14 (sign, integer and fractional bits).
NOT-APPLICABLE if IQCORRECTION_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-odd"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x106</span> <span class="pre">+</span> <span class="pre">0x16*n</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x418</span> <span class="pre">+</span> <span class="pre">0x58*n</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">CHAN_CNTRLn_3</span></code></td>
<td class="description bold"><section>
<p>ADC Interface Control &amp; Status
Where n is from 0 to 15.</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[19:16]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ADC_PN_SEL</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>Selects the PN monitor sequence type (available only if ADC supports it).</p>
<ul class="simple">
<li><p>0x0: pn9a (device specific, modified pn9)</p></li>
<li><p>0x1: pn23a (device specific, modified pn23)</p></li>
<li><p>0x4: pn7 (standard O.150)</p></li>
<li><p>0x5: pn15 (standard O.150)</p></li>
<li><p>0x6: pn23 (standard O.150)</p></li>
<li><p>0x7: pn31 (standard O.150)</p></li>
<li><p>0x9: pnX (device specific, e.g. ad9361)</p></li>
<li><p>0x0A: Nibble ramp (Device specific e.g. adrv9001)</p></li>
<li><p>0x0B: 16 bit ramp (Device specific e.g. adrv9001)</p></li>
</ul>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[3:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ADC_DATA_SEL</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>Selects the data source to DMA.
0x0: input data (ADC)
0x1: loopback data (DAC)</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x108</span> <span class="pre">+</span> <span class="pre">0x16*n</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x420</span> <span class="pre">+</span> <span class="pre">0x58*n</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">CHAN_USR_CNTRLn_1</span></code></td>
<td class="description bold"><section>
<p>ADC Interface Control &amp; Status
Where n is from 0 to 15.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[25]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">USR_DATATYPE_BE</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>The user data type format- if set, indicates big endian (default is little endian).
NOT-APPLICABLE if USERPORTS_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[24]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">USR_DATATYPE_SIGNED</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td class="description"><section>
<p>The user data type format- if set, indicates signed (2s complement) data (default is unsigned).
NOT-APPLICABLE if USERPORTS_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[23:16]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">USR_DATATYPE_SHIFT</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00</span></code></td>
<td class="description"><section>
<p>The user data type format- the amount of right shift for actual samples within the total number
of bits.
NOT-APPLICABLE if USERPORTS_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[15:8]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">USR_DATATYPE_TOTAL_BITS</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00</span></code></td>
<td class="description"><section>
<p>The user data type format- number of total bits used for a sample. The total number of bits must
be an integer multiple of 8 (byte aligned).
NOT-APPLICABLE if USERPORTS_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[7:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">USR_DATATYPE_BITS</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00</span></code></td>
<td class="description"><section>
<p>The user data type format- number of bits in a sample. This indicates the actual sample data bits.
NOT-APPLICABLE if USERPORTS_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-even"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x109</span> <span class="pre">+</span> <span class="pre">0x16*n</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x424</span> <span class="pre">+</span> <span class="pre">0x58*n</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">CHAN_USR_CNTRLn_2</span></code></td>
<td class="description bold"><section>
<p>ADC Interface Control &amp; Status
Where n is from 0 to 15.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:16]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">USR_DECIMATION_M</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0000</span></code></td>
<td class="description"><section>
<p>This holds the user decimation M value of the channel that is currently being selected on
the multiplexer above. The total decimation factor is of the form M/N.
NOT-APPLICABLE if USERPORTS_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[15:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">USR_DECIMATION_N</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x0000</span></code></td>
<td class="description"><section>
<p>This holds the user decimation N value of the channel that is currently being selected on
the multiplexer above. The total decimation factor is of the form M/N.
NOT-APPLICABLE if USERPORTS_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-odd"><td class="bold"><code class="docutils literal notranslate"><span class="pre">0x10a</span> <span class="pre">+</span> <span class="pre">0x16*n</span></code></td>
<td class="bold"><code class="docutils literal notranslate"><span class="pre">0x428</span> <span class="pre">+</span> <span class="pre">0x58*n</span></code></td>
<td class="bold" colspan="4"><code class="docutils literal notranslate"><span class="pre">CHAN_CNTRLn_4</span></code></td>
<td class="description bold"><section>
<p>ADC Interface Control &amp; Status
Where n is from 0 to 15.</p>
</section>
</td>
</tr>
<tr class="row-even"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:3]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RESERVED</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RO</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x00000000</span></code></td>
<td class="description"><section>
<p>Reserved for backward compatibility.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td colspan="2"><p></p></td>
<td><code class="docutils literal notranslate"><span class="pre">[2:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">SOFTSPAN</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RW</span></code></td>
<td class="default"><code class="docutils literal notranslate"><span class="pre">0x7</span></code></td>
<td class="description"><section>
<p>Softspan configuration register.</p>
</section>
</td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
</section>
</section>
</div></section>
<section id="design-guidelines">
<h2>Design Guidelines<a class="headerlink" href="#design-guidelines" title="Permalink to this heading"></a></h2>
<p>The control of the ADAQ8092 chip is done through a SPI interface or parallel
interface, which is needed at system level.</p>
<p>The <em>ADC interface signals</em> must be connected directly to the top file of the
design, as IO primitives are part of the IP.</p>
<p>The example design uses a DMA to move the data from the output of the IP to
memory.</p>
<p>If the data needs to be processed in HDL before moved to the memory, it can be
done at the output of the IP (at system level) or inside of the adc channel
module (at IP level).</p>
<p>The example design uses a processor to program all the registers. If no
processor is available in your system, you can create your own IP starting from
the interface module.</p>
</section>
<section id="software-support">
<h2>Software Support<a class="headerlink" href="#software-support" title="Permalink to this heading"></a></h2>
<ul class="simple">
<li><p>No-OS project at <a class="icon git reference external" href="https://github.com/analogdevicesinc/no-OS/tree/main/drivers/adc/adaq8092">drivers/adc/adaq8092</a></p></li>
<li><p>No-OS device driver at  <a class="icon git reference external" href="https://github.com/analogdevicesinc/no-OS/tree/main/drivers/adc/drivers/adc/adaq8092/adaq8092.c">drivers/adc/drivers/adc/adaq8092/adaq8092.c</a></p></li>
<li><p>Linux device driver at <a class="icon git reference external" href="https://github.com/analogdevicesinc/linux/tree/main/drivers/iio/adc/adaq8092.c">drivers/iio/adc/adaq8092.c</a></p></li>
<li><p>Linux device tree at <a class="icon git reference external" href="https://github.com/analogdevicesinc/linux/tree/main/arch/arm/boot/dts/zynq-zed-adv7511-adaq8092.dts">arch/arm/boot/dts/zynq-zed-adv7511-adaq8092.dts</a></p></li>
<li><p>Linux device driver documentation
<a class="reference external" href="https://wiki.analog.com/resources/tools-software/linux-drivers/iio-adc/adaq8092">on wiki</a></p></li>
</ul>
</section>
<section id="references">
<h2>References<a class="headerlink" href="#references" title="Permalink to this heading"></a></h2>
<ul class="simple">
<li><p>HDL IP core at <a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/library/axi_adaq8092">library/axi_adaq8092</a></p></li>
<li><p>HDL project at <a class="icon git reference external" href="https://github.com/analogdevicesinc/hdl/tree/main/projects/adaq8092_fmc">projects/adaq8092_fmc</a></p></li>
<li><p>HDL project documentation at <a class="reference internal" href="../../projects/adaq8092_fmc/index.html#adaq8092-fmc"><span class="std std-ref">ADAQ8092-FMC HDL project</span></a></p></li>
<li><p><a class="icon adi reference external" href="https://www.analog.com/ADAQ8092">ADAQ8092</a></p></li>
<li><p><a class="reference external" href="https://www.xilinx.com/support/documentation/data_sheets/ds190-Zynq-7000-Overview.pdf">Zynq-7000 SoC Overview</a></p></li>
<li><p><a class="reference external" href="https://www.xilinx.com/support/documentation/user_guides/ug865-Zynq-7000-Pkg-Pinout.pdf">Zynq-7000 SoC Packaging and Pinout</a></p></li>
</ul>
</section>
</section>


          </div>
              <div class="related">
                &nbsp;
    <a href="../axi_ad9963/index.html" title="Previous document (Alt+Shift+LeftArrow)" class="prev">AXI AD9963</a>
    <a href="../axi_adrv9001/index.html" title="Next document (Alt+Shift+RightArrow)" class="next">AXI ADRV9001/2</a>
              </div>
          
        </div>
      </div>
  </div>

  <div id="vertical-border"></div>

  <label id="cancel-area-show-toc" for="input-show-toc"></label>
  <label id="cancel-area-show-localtoc" for="input-show-localtoc"></label>
    <footer>
      &#169;2024, Analog Devices, Inc.
      
      |
      Made with <a href="https://www.sphinx-doc.org/">Sphinx</a>
      &amp; <a href="https://github.com/analogdevicesinc/doctools">Doctools</a>
      
    </footer>
  </body>
</html>