{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 08 23:01:57 2019 " "Info: Processing started: Fri Nov 08 23:01:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off arbi -c arbi " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off arbi -c arbi" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "arbi EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design arbi" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 1319 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "42 42 " "Critical Warning: No exact pin location assignment(s) for 42 pins of 42 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[3\] " "Info: Pin ADDRESS\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ADDRESS[3] } } } { "result2.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/result2.bdf" { { 936 2016 2192 952 "ADDRESS\[3..0\]" "" } { 480 1224 1316 496 "ADDRESS\[3..0\]" "" } { 480 1824 1916 496 "ADDRESS\[3..0\]" "" } { 480 2448 2540 496 "ADDRESS\[3..0\]" "" } { 952 128 1240 968 "ADDRESS\[3..0\]" "" } { 1240 -184 -88 1256 "ADDRESS\[3..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 483 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[2\] " "Info: Pin ADDRESS\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ADDRESS[2] } } } { "result2.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/result2.bdf" { { 936 2016 2192 952 "ADDRESS\[3..0\]" "" } { 480 1224 1316 496 "ADDRESS\[3..0\]" "" } { 480 1824 1916 496 "ADDRESS\[3..0\]" "" } { 480 2448 2540 496 "ADDRESS\[3..0\]" "" } { 952 128 1240 968 "ADDRESS\[3..0\]" "" } { 1240 -184 -88 1256 "ADDRESS\[3..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 484 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[1\] " "Info: Pin ADDRESS\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ADDRESS[1] } } } { "result2.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/result2.bdf" { { 936 2016 2192 952 "ADDRESS\[3..0\]" "" } { 480 1224 1316 496 "ADDRESS\[3..0\]" "" } { 480 1824 1916 496 "ADDRESS\[3..0\]" "" } { 480 2448 2540 496 "ADDRESS\[3..0\]" "" } { 952 128 1240 968 "ADDRESS\[3..0\]" "" } { 1240 -184 -88 1256 "ADDRESS\[3..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 485 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[0\] " "Info: Pin ADDRESS\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ADDRESS[0] } } } { "result2.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/result2.bdf" { { 936 2016 2192 952 "ADDRESS\[3..0\]" "" } { 480 1224 1316 496 "ADDRESS\[3..0\]" "" } { 480 1824 1916 496 "ADDRESS\[3..0\]" "" } { 480 2448 2540 496 "ADDRESS\[3..0\]" "" } { 952 128 1240 968 "ADDRESS\[3..0\]" "" } { 1240 -184 -88 1256 "ADDRESS\[3..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 486 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[3\] " "Info: Pin DATA\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA[3] } } } { "result2.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/result2.bdf" { { 912 2016 2192 928 "DATA\[3..0\]" "" } { 464 1224 1304 480 "DATA\[3..0\]" "" } { 464 1824 1904 480 "DATA\[3..0\]" "" } { 464 2448 2528 480 "DATA\[3..0\]" "" } { 920 128 1240 936 "DATA\[3..0\]" "" } { 1160 288 368 1176 "DATA\[3..0\]" "" } { 1160 840 920 1176 "DATA\[3..0\]" "" } { 1160 1392 1472 1176 "DATA\[3..0\]" "" } { 1320 512 592 1336 "DATA\[3..0\]" "" } { 1320 1064 1144 1336 "DATA\[3..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 487 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[2\] " "Info: Pin DATA\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA[2] } } } { "result2.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/result2.bdf" { { 912 2016 2192 928 "DATA\[3..0\]" "" } { 464 1224 1304 480 "DATA\[3..0\]" "" } { 464 1824 1904 480 "DATA\[3..0\]" "" } { 464 2448 2528 480 "DATA\[3..0\]" "" } { 920 128 1240 936 "DATA\[3..0\]" "" } { 1160 288 368 1176 "DATA\[3..0\]" "" } { 1160 840 920 1176 "DATA\[3..0\]" "" } { 1160 1392 1472 1176 "DATA\[3..0\]" "" } { 1320 512 592 1336 "DATA\[3..0\]" "" } { 1320 1064 1144 1336 "DATA\[3..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 488 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[1\] " "Info: Pin DATA\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA[1] } } } { "result2.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/result2.bdf" { { 912 2016 2192 928 "DATA\[3..0\]" "" } { 464 1224 1304 480 "DATA\[3..0\]" "" } { 464 1824 1904 480 "DATA\[3..0\]" "" } { 464 2448 2528 480 "DATA\[3..0\]" "" } { 920 128 1240 936 "DATA\[3..0\]" "" } { 1160 288 368 1176 "DATA\[3..0\]" "" } { 1160 840 920 1176 "DATA\[3..0\]" "" } { 1160 1392 1472 1176 "DATA\[3..0\]" "" } { 1320 512 592 1336 "DATA\[3..0\]" "" } { 1320 1064 1144 1336 "DATA\[3..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 489 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[0\] " "Info: Pin DATA\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA[0] } } } { "result2.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/result2.bdf" { { 912 2016 2192 928 "DATA\[3..0\]" "" } { 464 1224 1304 480 "DATA\[3..0\]" "" } { 464 1824 1904 480 "DATA\[3..0\]" "" } { 464 2448 2528 480 "DATA\[3..0\]" "" } { 920 128 1240 936 "DATA\[3..0\]" "" } { 1160 288 368 1176 "DATA\[3..0\]" "" } { 1160 840 920 1176 "DATA\[3..0\]" "" } { 1160 1392 1472 1176 "DATA\[3..0\]" "" } { 1320 512 592 1336 "DATA\[3..0\]" "" } { 1320 1064 1144 1336 "DATA\[3..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 490 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUSY " "Info: Pin BUSY not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { BUSY } } } { "result2.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/result2.bdf" { { 24 2328 2504 40 "BUSY" "" } { 432 888 968 448 "BUSY" "" } { 432 1488 1568 448 "BUSY" "" } { 432 2112 2192 448 "BUSY" "" } { 120 784 1920 136 "BUSY" "" } { 328 200 256 344 "BUSY" "" } { 512 176 256 528 "BUSY" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUSY } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 511 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lvl1 " "Info: Pin lvl1 not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { lvl1 } } } { "result2.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/result2.bdf" { { 96 2328 2504 112 "lvl1" "" } { 216 784 1760 232 "lvl1" "" } { 400 888 968 416 "lvl1" "" } { 280 296 360 296 "lvl1" "" } { 272 152 216 288 "lvl1" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lvl1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 513 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "req1 " "Info: Pin req1 not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { req1 } } } { "result2.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/result2.bdf" { { 48 2328 2504 64 "req1" "" } { 152 784 1952 168 "req1" "" } { 288 152 216 304 "req1" "" } { 464 -72 -24 480 "req1" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { req1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 514 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "req1_1 " "Info: Pin req1_1 not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { req1_1 } } } { "result2.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/result2.bdf" { { 144 2328 2504 160 "req1_1" "" } { 384 1224 1304 400 "req1_1" "" } { 80 2072 2176 96 "req1_1" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { req1_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 515 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "req1_2 " "Info: Pin req1_2 not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { req1_2 } } } { "result2.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/result2.bdf" { { 168 2328 2504 184 "req1_2" "" } { 384 1824 1904 400 "req1_2" "" } { 96 2072 2176 112 "req1_2" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { req1_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 516 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SSYN " "Info: Pin SSYN not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { SSYN } } } { "result2.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/result2.bdf" { { 984 2016 2192 1000 "SSYN" "" } { 448 888 968 464 "SSYN" "" } { 448 1488 1568 464 "SSYN" "" } { 448 2112 2192 464 "SSYN" "" } { 1016 128 1488 1032 "SSYN" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SSYN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 517 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MSYN " "Info: Pin MSYN not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { MSYN } } } { "result2.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/result2.bdf" { { 960 2016 2192 976 "MSYN" "" } { 984 128 1456 1000 "MSYN" "" } { 1144 288 368 1160 "MSYN" "" } { 1144 840 920 1160 "MSYN" "" } { 1144 1392 1472 1160 "MSYN" "" } { 1304 512 592 1320 "MSYN" "" } { 1304 1064 1144 1320 "MSYN" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MSYN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 518 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "req1_3 " "Info: Pin req1_3 not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { req1_3 } } } { "result2.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/result2.bdf" { { 192 2328 2504 208 "req1_3" "" } { 384 2448 2528 400 "req1_3" "" } { 112 2072 2176 128 "req1_3" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { req1_3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 519 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lvl2 " "Info: Pin lvl2 not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { lvl2 } } } { "result2.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/result2.bdf" { { 120 2328 2504 136 "lvl2" "" } { 248 784 1760 264 "lvl2" "" } { 416 888 968 432 "lvl2" "" } { 440 296 368 456 "lvl2" "" } { 432 160 216 448 "lvl2" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lvl2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 520 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "req2 " "Info: Pin req2 not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { req2 } } } { "result2.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/result2.bdf" { { 72 2328 2504 88 "req2" "" } { 184 784 2008 200 "req2" "" } { 440 -48 40 456 "req2" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { req2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 522 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "req2_1 " "Info: Pin req2_1 not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { req2_1 } } } { "result2.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/result2.bdf" { { 216 2328 2504 232 "req2_1" "" } { 400 1224 1304 416 "req2_1" "" } { 168 2072 2176 184 "req2_1" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { req2_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 523 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "req2_2 " "Info: Pin req2_2 not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { req2_2 } } } { "result2.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/result2.bdf" { { 240 2328 2504 256 "req2_2" "" } { 400 1824 1904 416 "req2_2" "" } { 184 2072 2176 200 "req2_2" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { req2_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 524 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "req2_3 " "Info: Pin req2_3 not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { req2_3 } } } { "result2.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/result2.bdf" { { 264 2328 2504 280 "req2_3" "" } { 400 2448 2528 416 "req2_3" "" } { 200 2072 2176 216 "req2_3" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { req2_3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 525 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SLAVE_1\[3\] " "Info: Pin SLAVE_1\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { SLAVE_1[3] } } } { "result2.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/result2.bdf" { { 1136 632 808 1152 "SLAVE_1\[3..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SLAVE_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 491 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SLAVE_1\[2\] " "Info: Pin SLAVE_1\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { SLAVE_1[2] } } } { "result2.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/result2.bdf" { { 1136 632 808 1152 "SLAVE_1\[3..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SLAVE_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 492 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SLAVE_1\[1\] " "Info: Pin SLAVE_1\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { SLAVE_1[1] } } } { "result2.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/result2.bdf" { { 1136 632 808 1152 "SLAVE_1\[3..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SLAVE_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 493 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SLAVE_1\[0\] " "Info: Pin SLAVE_1\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { SLAVE_1[0] } } } { "result2.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/result2.bdf" { { 1136 632 808 1152 "SLAVE_1\[3..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SLAVE_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 494 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SLAVE_2\[3\] " "Info: Pin SLAVE_2\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { SLAVE_2[3] } } } { "result2.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/result2.bdf" { { 1136 1184 1360 1152 "SLAVE_2\[3..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SLAVE_2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 495 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SLAVE_2\[2\] " "Info: Pin SLAVE_2\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { SLAVE_2[2] } } } { "result2.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/result2.bdf" { { 1136 1184 1360 1152 "SLAVE_2\[3..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SLAVE_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 496 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SLAVE_2\[1\] " "Info: Pin SLAVE_2\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { SLAVE_2[1] } } } { "result2.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/result2.bdf" { { 1136 1184 1360 1152 "SLAVE_2\[3..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SLAVE_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 497 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SLAVE_2\[0\] " "Info: Pin SLAVE_2\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { SLAVE_2[0] } } } { "result2.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/result2.bdf" { { 1136 1184 1360 1152 "SLAVE_2\[3..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SLAVE_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 498 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SLAVE_3\[3\] " "Info: Pin SLAVE_3\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { SLAVE_3[3] } } } { "result2.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/result2.bdf" { { 1136 1736 1912 1152 "SLAVE_3\[3..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SLAVE_3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 499 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SLAVE_3\[2\] " "Info: Pin SLAVE_3\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { SLAVE_3[2] } } } { "result2.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/result2.bdf" { { 1136 1736 1912 1152 "SLAVE_3\[3..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SLAVE_3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 500 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SLAVE_3\[1\] " "Info: Pin SLAVE_3\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { SLAVE_3[1] } } } { "result2.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/result2.bdf" { { 1136 1736 1912 1152 "SLAVE_3\[3..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SLAVE_3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 501 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SLAVE_3\[0\] " "Info: Pin SLAVE_3\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { SLAVE_3[0] } } } { "result2.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/result2.bdf" { { 1136 1736 1912 1152 "SLAVE_3\[3..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SLAVE_3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 502 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SLAVE_4\[3\] " "Info: Pin SLAVE_4\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { SLAVE_4[3] } } } { "result2.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/result2.bdf" { { 1296 856 1032 1312 "SLAVE_4\[3..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SLAVE_4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 503 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SLAVE_4\[2\] " "Info: Pin SLAVE_4\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { SLAVE_4[2] } } } { "result2.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/result2.bdf" { { 1296 856 1032 1312 "SLAVE_4\[3..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SLAVE_4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 504 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SLAVE_4\[1\] " "Info: Pin SLAVE_4\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { SLAVE_4[1] } } } { "result2.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/result2.bdf" { { 1296 856 1032 1312 "SLAVE_4\[3..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SLAVE_4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 505 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SLAVE_4\[0\] " "Info: Pin SLAVE_4\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { SLAVE_4[0] } } } { "result2.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/result2.bdf" { { 1296 856 1032 1312 "SLAVE_4\[3..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SLAVE_4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 506 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SLAVE_5\[3\] " "Info: Pin SLAVE_5\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { SLAVE_5[3] } } } { "result2.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/result2.bdf" { { 1296 1408 1584 1312 "SLAVE_5\[3..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SLAVE_5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 507 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SLAVE_5\[2\] " "Info: Pin SLAVE_5\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { SLAVE_5[2] } } } { "result2.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/result2.bdf" { { 1296 1408 1584 1312 "SLAVE_5\[3..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SLAVE_5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 508 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SLAVE_5\[1\] " "Info: Pin SLAVE_5\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { SLAVE_5[1] } } } { "result2.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/result2.bdf" { { 1296 1408 1584 1312 "SLAVE_5\[3..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SLAVE_5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 509 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SLAVE_5\[0\] " "Info: Pin SLAVE_5\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { SLAVE_5[0] } } } { "result2.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/result2.bdf" { { 1296 1408 1584 1312 "SLAVE_5\[3..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SLAVE_5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 510 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { clk } } } { "result2.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/result2.bdf" { { 8 0 168 24 "clk" "" } { 0 168 208 16 "clk" "" } { 384 888 968 400 "clk" "" } { 384 1488 1568 400 "clk" "" } { 384 2112 2192 400 "clk" "" } { 1128 288 368 1144 "clk" "" } { 1128 840 920 1144 "clk" "" } { 1128 1392 1472 1144 "clk" "" } { 1288 512 592 1304 "clk" "" } { 1288 1064 1144 1304 "clk" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 512 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "master:inst2\|delay:inst26\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[3\] " "Info: Destination node master:inst2\|delay:inst26\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_s3i.tdf" "" { Text "d:/altera/quartus/LABS/lab_5/db/cntr_s3i.tdf" 59 19 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { master:inst2|delay:inst26|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 444 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "master:inst2\|delay:inst26\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node master:inst2\|delay:inst26\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_s3i.tdf" "" { Text "d:/altera/quartus/LABS/lab_5/db/cntr_s3i.tdf" 59 19 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { master:inst2|delay:inst26|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 446 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "master:inst2\|delay:inst26\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node master:inst2\|delay:inst26\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_s3i.tdf" "" { Text "d:/altera/quartus/LABS/lab_5/db/cntr_s3i.tdf" 59 19 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { master:inst2|delay:inst26|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 448 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "master:inst2\|delay:inst26\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node master:inst2\|delay:inst26\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_s3i.tdf" "" { Text "d:/altera/quartus/LABS/lab_5/db/cntr_s3i.tdf" 59 19 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { master:inst2|delay:inst26|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 450 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "master:inst2\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_ulh:auto_generated\|counter_reg_bit1a\[7\] " "Info: Destination node master:inst2\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_ulh:auto_generated\|counter_reg_bit1a\[7\]" {  } { { "db/cntr_ulh.tdf" "" { Text "d:/altera/quartus/LABS/lab_5/db/cntr_ulh.tdf" 82 19 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { master:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 390 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "master:inst2\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_ulh:auto_generated\|counter_reg_bit1a\[6\] " "Info: Destination node master:inst2\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_ulh:auto_generated\|counter_reg_bit1a\[6\]" {  } { { "db/cntr_ulh.tdf" "" { Text "d:/altera/quartus/LABS/lab_5/db/cntr_ulh.tdf" 82 19 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { master:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 392 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "master:inst2\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_ulh:auto_generated\|counter_reg_bit1a\[5\] " "Info: Destination node master:inst2\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_ulh:auto_generated\|counter_reg_bit1a\[5\]" {  } { { "db/cntr_ulh.tdf" "" { Text "d:/altera/quartus/LABS/lab_5/db/cntr_ulh.tdf" 82 19 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { master:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 394 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "master:inst2\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_ulh:auto_generated\|counter_reg_bit1a\[4\] " "Info: Destination node master:inst2\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_ulh:auto_generated\|counter_reg_bit1a\[4\]" {  } { { "db/cntr_ulh.tdf" "" { Text "d:/altera/quartus/LABS/lab_5/db/cntr_ulh.tdf" 82 19 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { master:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 396 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "master:inst2\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_ulh:auto_generated\|counter_reg_bit1a\[3\] " "Info: Destination node master:inst2\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_ulh:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_ulh.tdf" "" { Text "d:/altera/quartus/LABS/lab_5/db/cntr_ulh.tdf" 82 19 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { master:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 398 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "master:inst2\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_ulh:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node master:inst2\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_ulh:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_ulh.tdf" "" { Text "d:/altera/quartus/LABS/lab_5/db/cntr_ulh.tdf" 82 19 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { master:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 400 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { clk } } } { "result2.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/result2.bdf" { { 8 0 168 24 "clk" "" } { 0 168 208 16 "clk" "" } { 384 888 968 400 "clk" "" } { 384 1488 1568 400 "clk" "" } { 384 2112 2192 400 "clk" "" } { 1128 288 368 1144 "clk" "" } { 1128 840 920 1144 "clk" "" } { 1128 1392 1472 1144 "clk" "" } { 1288 512 592 1304 "clk" "" } { 1288 1064 1144 1304 "clk" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 512 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "slave:inst11\|lpm_dff2:inst22\|lpm_ff:lpm_ff_component\|dffs\[0\]  " "Info: Automatically promoted node slave:inst11\|lpm_dff2:inst22\|lpm_ff:lpm_ff_component\|dffs\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "slave:inst11\|inst26 " "Info: Destination node slave:inst11\|inst26" {  } { { "slave.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/slave.bdf" { { 456 112 176 504 "inst26" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { slave:inst11|inst26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 380 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "slave:inst11\|lpm_dff2:inst22\|lpm_ff:lpm_ff_component\|dffs\[0\]~0 " "Info: Destination node slave:inst11\|lpm_dff2:inst22\|lpm_ff:lpm_ff_component\|dffs\[0\]~0" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { slave:inst11|lpm_dff2:inst22|lpm_ff:lpm_ff_component|dffs[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 1313 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { slave:inst11|lpm_dff2:inst22|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 959 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "slave:inst12\|lpm_dff2:inst22\|lpm_ff:lpm_ff_component\|dffs\[0\]  " "Info: Automatically promoted node slave:inst12\|lpm_dff2:inst22\|lpm_ff:lpm_ff_component\|dffs\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "slave:inst12\|inst26 " "Info: Destination node slave:inst12\|inst26" {  } { { "slave.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/slave.bdf" { { 456 112 176 504 "inst26" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { slave:inst12|inst26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 813 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "slave:inst12\|lpm_dff2:inst22\|lpm_ff:lpm_ff_component\|dffs\[0\]~0 " "Info: Destination node slave:inst12\|lpm_dff2:inst22\|lpm_ff:lpm_ff_component\|dffs\[0\]~0" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { slave:inst12|lpm_dff2:inst22|lpm_ff:lpm_ff_component|dffs[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 1314 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { slave:inst12|lpm_dff2:inst22|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 753 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "slave:inst15\|lpm_dff2:inst22\|lpm_ff:lpm_ff_component\|dffs\[0\]  " "Info: Automatically promoted node slave:inst15\|lpm_dff2:inst22\|lpm_ff:lpm_ff_component\|dffs\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "slave:inst15\|inst26 " "Info: Destination node slave:inst15\|inst26" {  } { { "slave.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/slave.bdf" { { 456 112 176 504 "inst26" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { slave:inst15|inst26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 618 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "slave:inst15\|lpm_dff2:inst22\|lpm_ff:lpm_ff_component\|dffs\[0\]~0 " "Info: Destination node slave:inst15\|lpm_dff2:inst22\|lpm_ff:lpm_ff_component\|dffs\[0\]~0" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { slave:inst15|lpm_dff2:inst22|lpm_ff:lpm_ff_component|dffs[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 1315 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { slave:inst15|lpm_dff2:inst22|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 558 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lpm_or0:inst10\|lpm_or:lpm_or_component\|or_node\[0\]\[2\]~2  " "Info: Automatically promoted node lpm_or0:inst10\|lpm_or:lpm_or_component\|or_node\[0\]\[2\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MSYN " "Info: Destination node MSYN" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { MSYN } } } { "result2.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/result2.bdf" { { 960 2016 2192 976 "MSYN" "" } { 984 128 1456 1000 "MSYN" "" } { 1144 288 368 1160 "MSYN" "" } { 1144 840 920 1160 "MSYN" "" } { 1144 1392 1472 1160 "MSYN" "" } { 1304 512 592 1320 "MSYN" "" } { 1304 1064 1144 1320 "MSYN" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MSYN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 518 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "lpm_or.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_or.tdf" 66 11 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_or0:inst10|lpm_or:lpm_or_component|or_node[0][2]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 1271 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lpm_or1:inst16\|lpm_or:lpm_or_component\|or_node\[0\]\[4\]~0  " "Info: Automatically promoted node lpm_or1:inst16\|lpm_or:lpm_or_component\|or_node\[0\]\[4\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SSYN " "Info: Destination node SSYN" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { SSYN } } } { "result2.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/result2.bdf" { { 984 2016 2192 1000 "SSYN" "" } { 448 888 968 464 "SSYN" "" } { 448 1488 1568 464 "SSYN" "" } { 448 2112 2192 464 "SSYN" "" } { 1016 128 1488 1032 "SSYN" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SSYN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 517 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "lpm_or.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_or.tdf" 66 11 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_or1:inst16|lpm_or:lpm_or_component|or_node[0][4]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 1268 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "master:inst2\|inst48  " "Info: Automatically promoted node master:inst2\|inst48 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { -128 656 720 -80 "inst48" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { master:inst2|inst48 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 467 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "master:inst2\|inst51  " "Info: Automatically promoted node master:inst2\|inst51 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 16 656 720 64 "inst51" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { master:inst2|inst51 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 472 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "master:inst2\|lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]  " "Info: Automatically promoted node master:inst2\|lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADDRESS\[0\] " "Info: Destination node ADDRESS\[0\]" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ADDRESS[0] } } } { "result2.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/result2.bdf" { { 936 2016 2192 952 "ADDRESS\[3..0\]" "" } { 480 1224 1316 496 "ADDRESS\[3..0\]" "" } { 480 1824 1916 496 "ADDRESS\[3..0\]" "" } { 480 2448 2540 496 "ADDRESS\[3..0\]" "" } { 952 128 1240 968 "ADDRESS\[3..0\]" "" } { 1240 -184 -88 1256 "ADDRESS\[3..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 486 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DATA\[2\] " "Info: Destination node DATA\[2\]" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA[2] } } } { "result2.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/result2.bdf" { { 912 2016 2192 928 "DATA\[3..0\]" "" } { 464 1224 1304 480 "DATA\[3..0\]" "" } { 464 1824 1904 480 "DATA\[3..0\]" "" } { 464 2448 2528 480 "DATA\[3..0\]" "" } { 920 128 1240 936 "DATA\[3..0\]" "" } { 1160 288 368 1176 "DATA\[3..0\]" "" } { 1160 840 920 1176 "DATA\[3..0\]" "" } { 1160 1392 1472 1176 "DATA\[3..0\]" "" } { 1320 512 592 1336 "DATA\[3..0\]" "" } { 1320 1064 1144 1336 "DATA\[3..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 488 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DATA\[0\] " "Info: Destination node DATA\[0\]" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA[0] } } } { "result2.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/result2.bdf" { { 912 2016 2192 928 "DATA\[3..0\]" "" } { 464 1224 1304 480 "DATA\[3..0\]" "" } { 464 1824 1904 480 "DATA\[3..0\]" "" } { 464 2448 2528 480 "DATA\[3..0\]" "" } { 920 128 1240 936 "DATA\[3..0\]" "" } { 1160 288 368 1176 "DATA\[3..0\]" "" } { 1160 840 920 1176 "DATA\[3..0\]" "" } { 1160 1392 1472 1176 "DATA\[3..0\]" "" } { 1320 512 592 1336 "DATA\[3..0\]" "" } { 1320 1064 1144 1336 "DATA\[3..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 490 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_or0:inst6\|lpm_or:lpm_or_component\|or_node\[0\]\[2\] " "Info: Destination node lpm_or0:inst6\|lpm_or:lpm_or_component\|or_node\[0\]\[2\]" {  } { { "lpm_or.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_or.tdf" 66 11 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_or0:inst6|lpm_or:lpm_or_component|or_node[0][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 475 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "master:inst2\|inst19~0 " "Info: Destination node master:inst2\|inst19~0" {  } { { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 424 600 664 472 "inst19" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { master:inst2|inst19~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 1273 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "master:inst2\|lpm_bustri3:inst14\|lpm_bustri:lpm_bustri_component\|dout\[2\]~3 " "Info: Destination node master:inst2\|lpm_bustri3:inst14\|lpm_bustri:lpm_bustri_component\|dout\[2\]~3" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { master:inst2|lpm_bustri3:inst14|lpm_bustri:lpm_bustri_component|dout[2]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 1276 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "master:inst4\|inst9 " "Info: Destination node master:inst4\|inst9" {  } { { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 272 672 736 320 "inst9" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { master:inst4|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 926 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "master:inst2\|inst9 " "Info: Destination node master:inst2\|inst9" {  } { { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 272 672 736 320 "inst9" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { master:inst2|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 470 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "master:inst3\|inst9 " "Info: Destination node master:inst3\|inst9" {  } { { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 272 672 736 320 "inst9" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { master:inst3|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 1180 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "slave:inst11\|inst~0 " "Info: Destination node slave:inst11\|inst~0" {  } { { "slave.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/slave.bdf" { { 328 600 664 376 "inst" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { slave:inst11|inst~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 1285 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { master:inst2|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 1241 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "master:inst3\|inst48  " "Info: Automatically promoted node master:inst3\|inst48 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { -128 656 720 -80 "inst48" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { master:inst3|inst48 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 1177 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "master:inst3\|inst51  " "Info: Automatically promoted node master:inst3\|inst51 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 16 656 720 64 "inst51" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { master:inst3|inst51 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 1182 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "master:inst3\|lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]  " "Info: Automatically promoted node master:inst3\|lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DATA\[3\] " "Info: Destination node DATA\[3\]" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA[3] } } } { "result2.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/result2.bdf" { { 912 2016 2192 928 "DATA\[3..0\]" "" } { 464 1224 1304 480 "DATA\[3..0\]" "" } { 464 1824 1904 480 "DATA\[3..0\]" "" } { 464 2448 2528 480 "DATA\[3..0\]" "" } { 920 128 1240 936 "DATA\[3..0\]" "" } { 1160 288 368 1176 "DATA\[3..0\]" "" } { 1160 840 920 1176 "DATA\[3..0\]" "" } { 1160 1392 1472 1176 "DATA\[3..0\]" "" } { 1320 512 592 1336 "DATA\[3..0\]" "" } { 1320 1064 1144 1336 "DATA\[3..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 487 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DATA\[1\] " "Info: Destination node DATA\[1\]" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA[1] } } } { "result2.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/result2.bdf" { { 912 2016 2192 928 "DATA\[3..0\]" "" } { 464 1224 1304 480 "DATA\[3..0\]" "" } { 464 1824 1904 480 "DATA\[3..0\]" "" } { 464 2448 2528 480 "DATA\[3..0\]" "" } { 920 128 1240 936 "DATA\[3..0\]" "" } { 1160 288 368 1176 "DATA\[3..0\]" "" } { 1160 840 920 1176 "DATA\[3..0\]" "" } { 1160 1392 1472 1176 "DATA\[3..0\]" "" } { 1320 512 592 1336 "DATA\[3..0\]" "" } { 1320 1064 1144 1336 "DATA\[3..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 489 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_or0:inst6\|lpm_or:lpm_or_component\|or_node\[0\]\[2\] " "Info: Destination node lpm_or0:inst6\|lpm_or:lpm_or_component\|or_node\[0\]\[2\]" {  } { { "lpm_or.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_or.tdf" 66 11 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_or0:inst6|lpm_or:lpm_or_component|or_node[0][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 475 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "master:inst3\|inst19~0 " "Info: Destination node master:inst3\|inst19~0" {  } { { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 424 600 664 472 "inst19" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { master:inst3|inst19~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 1274 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "master:inst2\|lpm_bustri3:inst14\|lpm_bustri:lpm_bustri_component\|dout\[2\]~3 " "Info: Destination node master:inst2\|lpm_bustri3:inst14\|lpm_bustri:lpm_bustri_component\|dout\[2\]~3" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { master:inst2|lpm_bustri3:inst14|lpm_bustri:lpm_bustri_component|dout[2]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 1276 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "master:inst3\|lpm_bustri3:inst14\|lpm_bustri:lpm_bustri_component\|dout\[1\]~1 " "Info: Destination node master:inst3\|lpm_bustri3:inst14\|lpm_bustri:lpm_bustri_component\|dout\[1\]~1" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { master:inst3|lpm_bustri3:inst14|lpm_bustri:lpm_bustri_component|dout[1]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 1277 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "master:inst4\|inst9 " "Info: Destination node master:inst4\|inst9" {  } { { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 272 672 736 320 "inst9" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { master:inst4|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 926 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "master:inst3\|inst9 " "Info: Destination node master:inst3\|inst9" {  } { { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 272 672 736 320 "inst9" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { master:inst3|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 1180 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "slave:inst11\|inst~0 " "Info: Destination node slave:inst11\|inst~0" {  } { { "slave.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/slave.bdf" { { 328 600 664 376 "inst" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { slave:inst11|inst~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 1285 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "slave:inst12\|inst " "Info: Destination node slave:inst12\|inst" {  } { { "slave.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/slave.bdf" { { 328 600 664 376 "inst" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { slave:inst12|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 812 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { master:inst3|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 1070 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "master:inst4\|lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]  " "Info: Automatically promoted node master:inst4\|lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_or0:inst6\|lpm_or:lpm_or_component\|or_node\[0\]\[2\] " "Info: Destination node lpm_or0:inst6\|lpm_or:lpm_or_component\|or_node\[0\]\[2\]" {  } { { "lpm_or.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_or.tdf" 66 11 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_or0:inst6|lpm_or:lpm_or_component|or_node[0][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 475 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "master:inst4\|inst19~0 " "Info: Destination node master:inst4\|inst19~0" {  } { { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 424 600 664 472 "inst19" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { master:inst4|inst19~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 1272 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "master:inst3\|lpm_bustri3:inst14\|lpm_bustri:lpm_bustri_component\|dout\[1\]~1 " "Info: Destination node master:inst3\|lpm_bustri3:inst14\|lpm_bustri:lpm_bustri_component\|dout\[1\]~1" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { master:inst3|lpm_bustri3:inst14|lpm_bustri:lpm_bustri_component|dout[1]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 1277 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "master:inst4\|inst9 " "Info: Destination node master:inst4\|inst9" {  } { { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 272 672 736 320 "inst9" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { master:inst4|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 926 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "master:inst3\|inst9 " "Info: Destination node master:inst3\|inst9" {  } { { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 272 672 736 320 "inst9" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { master:inst3|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 1180 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "slave:inst12\|inst " "Info: Destination node slave:inst12\|inst" {  } { { "slave.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/slave.bdf" { { 328 600 664 376 "inst" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { slave:inst12|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 812 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "slave:inst15\|inst " "Info: Destination node slave:inst15\|inst" {  } { { "slave.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/slave.bdf" { { 328 600 664 376 "inst" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { slave:inst15|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 617 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "master:inst4\|lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]~0 " "Info: Destination node master:inst4\|lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]~0" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { master:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 1292 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { master:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 843 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "slave:inst11\|delay:inst15\|lpm_compare0:inst2\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|op_1  " "Info: Automatically promoted node slave:inst11\|delay:inst15\|lpm_compare0:inst2\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|op_1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "slave:inst11\|lpm_dff2:inst22\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Destination node slave:inst11\|lpm_dff2:inst22\|lpm_ff:lpm_ff_component\|dffs\[0\]" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { slave:inst11|lpm_dff2:inst22|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 959 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { slave:inst11|delay:inst15|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|op_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 986 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "slave:inst11\|delay:inst19\|lpm_compare0:inst2\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|op_1~0  " "Info: Automatically promoted node slave:inst11\|delay:inst19\|lpm_compare0:inst2\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|op_1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { slave:inst11|delay:inst19|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|op_1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 1279 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "slave:inst11\|inst26  " "Info: Automatically promoted node slave:inst11\|inst26 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "slave.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/slave.bdf" { { 456 112 176 504 "inst26" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { slave:inst11|inst26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/LABS/lab_5/" 0 { } { { 0 { 0 ""} 0 380 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "41 unused 3.3V 0 41 0 " "Info: Number of I/O pins in group: 41 (unused VREF, 3.3V VCCIO, 0 input, 41 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "0.660 ns register register " "Info: Estimated most critical path is register to register delay of 0.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns master:inst4\|lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LAB_X6_Y12 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X6_Y12; Fanout = 9; REG Node = 'master:inst4\|lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { master:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.378 ns) 0.505 ns master:inst4\|lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]~0 2 COMB LAB_X6_Y12 1 " "Info: 2: + IC(0.127 ns) + CELL(0.378 ns) = 0.505 ns; Loc. = LAB_X6_Y12; Fanout = 1; COMB Node = 'master:inst4\|lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { master:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] master:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]~0 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.660 ns master:inst4\|lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LAB_X6_Y12 9 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.660 ns; Loc. = LAB_X6_Y12; Fanout = 9; REG Node = 'master:inst4\|lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { master:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]~0 master:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.533 ns ( 80.76 % ) " "Info: Total cell delay = 0.533 ns ( 80.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.127 ns ( 19.24 % ) " "Info: Total interconnect delay = 0.127 ns ( 19.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.660 ns" { master:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] master:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]~0 master:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X12_Y13 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X12_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "41 " "Warning: Found 41 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[3\] 0 " "Info: Pin \"ADDRESS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[2\] 0 " "Info: Pin \"ADDRESS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[1\] 0 " "Info: Pin \"ADDRESS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[0\] 0 " "Info: Pin \"ADDRESS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[3\] 0 " "Info: Pin \"DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[2\] 0 " "Info: Pin \"DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[1\] 0 " "Info: Pin \"DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[0\] 0 " "Info: Pin \"DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUSY 0 " "Info: Pin \"BUSY\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lvl1 0 " "Info: Pin \"lvl1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "req1 0 " "Info: Pin \"req1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "req1_1 0 " "Info: Pin \"req1_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "req1_2 0 " "Info: Pin \"req1_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SSYN 0 " "Info: Pin \"SSYN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MSYN 0 " "Info: Pin \"MSYN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "req1_3 0 " "Info: Pin \"req1_3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lvl2 0 " "Info: Pin \"lvl2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "req2 0 " "Info: Pin \"req2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "req2_1 0 " "Info: Pin \"req2_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "req2_2 0 " "Info: Pin \"req2_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "req2_3 0 " "Info: Pin \"req2_3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SLAVE_1\[3\] 0 " "Info: Pin \"SLAVE_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SLAVE_1\[2\] 0 " "Info: Pin \"SLAVE_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SLAVE_1\[1\] 0 " "Info: Pin \"SLAVE_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SLAVE_1\[0\] 0 " "Info: Pin \"SLAVE_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SLAVE_2\[3\] 0 " "Info: Pin \"SLAVE_2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SLAVE_2\[2\] 0 " "Info: Pin \"SLAVE_2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SLAVE_2\[1\] 0 " "Info: Pin \"SLAVE_2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SLAVE_2\[0\] 0 " "Info: Pin \"SLAVE_2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SLAVE_3\[3\] 0 " "Info: Pin \"SLAVE_3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SLAVE_3\[2\] 0 " "Info: Pin \"SLAVE_3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SLAVE_3\[1\] 0 " "Info: Pin \"SLAVE_3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SLAVE_3\[0\] 0 " "Info: Pin \"SLAVE_3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SLAVE_4\[3\] 0 " "Info: Pin \"SLAVE_4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SLAVE_4\[2\] 0 " "Info: Pin \"SLAVE_4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SLAVE_4\[1\] 0 " "Info: Pin \"SLAVE_4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SLAVE_4\[0\] 0 " "Info: Pin \"SLAVE_4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SLAVE_5\[3\] 0 " "Info: Pin \"SLAVE_5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SLAVE_5\[2\] 0 " "Info: Pin \"SLAVE_5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SLAVE_5\[1\] 0 " "Info: Pin \"SLAVE_5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SLAVE_5\[0\] 0 " "Info: Pin \"SLAVE_5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "293 " "Info: Peak virtual memory: 293 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 08 23:02:01 2019 " "Info: Processing ended: Fri Nov 08 23:02:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
