2021-06-16T19:02:24 ===> "f:/pcb/cadence_pcb/fpga_ccd/allegro/pstchip.dat"
2021-06-16T19:02:24 ===> "f:/pcb/cadence_pcb/fpga_ccd/allegro/pstxnet.dat"
2021-06-16T19:02:24 ===> "f:/pcb/cadence_pcb/fpga_ccd/allegro/pstxprt.dat"
2021-06-16T19:02:24 ===> "f:/pcb/cadence_pcb/fpga_ccd/allegro/pstdmlmodels.dat"
2021-06-16T19:02:24 ===> "pstdedb.cdsz"
2021-06-16T19:27:34 ===> "f:/pcb/cadence_pcb/fpga_ccd/allegro/pstchip.dat"
2021-06-16T19:27:34 ===> "f:/pcb/cadence_pcb/fpga_ccd/allegro/pstxnet.dat"
2021-06-16T19:27:34 ===> "f:/pcb/cadence_pcb/fpga_ccd/allegro/pstxprt.dat"
2021-06-16T19:27:34 ===> "f:/pcb/cadence_pcb/fpga_ccd/allegro/pstdmlmodels.dat"
2021-06-16T19:27:34 ===> "pstdedb.cdsz"
2021-06-16T19:28:14 ===> "f:/pcb/cadence_pcb/fpga_ccd/allegro/pstchip.dat"
2021-06-16T19:28:14 ===> "f:/pcb/cadence_pcb/fpga_ccd/allegro/pstxnet.dat"
2021-06-16T19:28:14 ===> "f:/pcb/cadence_pcb/fpga_ccd/allegro/pstxprt.dat"
2021-06-16T19:28:14 ===> "f:/pcb/cadence_pcb/fpga_ccd/allegro/pstdmlmodels.dat"
2021-06-16T19:28:14 ===> "pstdedb.cdsz"
2021-06-18T00:25:59 ===> "pstdedb.cdsz"
2021-06-19T16:46:17 ===> "f:/pcb/cadence_pcb/fpga_ccd/allegro/pstchip.dat"
2021-06-19T16:46:17 ===> "f:/pcb/cadence_pcb/fpga_ccd/allegro/pstxnet.dat"
2021-06-19T16:46:17 ===> "f:/pcb/cadence_pcb/fpga_ccd/allegro/pstxprt.dat"
2021-06-19T16:46:17 ===> "f:/pcb/cadence_pcb/fpga_ccd/allegro/pstdmlmodels.dat"
2021-06-19T16:46:17 ===> "pstdedb.cdsz"
2021-06-22T20:15:07 ===> "F:/PCB/Cadence_PCB/FPGA_CCD/allegro/logo.dxf"
