{"url": "https://www.ics.uci.edu/~jmoorkan/vhdlref/generate.html", "content": "<meta http-equiv=\"Content-Type\" content=\"text/html; charset=US-ASCII\">\n<base href=\"http://www.vdlande.com/VHDL/generate.html\"><div style=\"margin:-1px -1px 0;padding:0;border:1px solid #999;background:#fff\"><div style=\"margin:12px;padding:8px;border:1px solid #999;background:#ddd;font:13px arial,sans-serif;color:#000;font-weight:normal;text-align:left\">This is Google&#39;s cache of <a href=\"http://www.vdlande.com/VHDL/generate.html\" style=\"text-decoration:underline;color:#00c\">http://www.vdlande.com/VHDL/generate.html</a>. It is a snapshot of the page as it appeared on Oct 4, 2009 23:36:35 GMT. The <a href=\"http://www.vdlande.com/VHDL/generate.html\" style=\"text-decoration:underline;color:#00c\">current page</a> could have changed in the meantime. <a href=\"http://www.google.com/intl/en/help/features_list.html#cached\" style=\"text-decoration:underline;color:#00c\">Learn more</a><br><br><div style=\"float:right\"><a href=\"http://74.125.155.132/search?q=cache:UeUTQft27jMJ:www.vdlande.com/VHDL/generate.html+site:www.vdlande.com+vhdl+generate&amp;hl=en&amp;client=firefox-a&amp;gl=us&strip=1\" style=\"text-decoration:underline;color:#00c\">Text-only version</a></div>\n<div>These search terms are highlighted: <span style=\"background:#ffff66;color:black;font-weight:bold\">vhdl</span>&nbsp;<span style=\"background:#a0ffff;color:black;font-weight:bold\">generate</span>&nbsp;&nbsp;</div></div></div><div style=\"position:relative\">\n<HTML>\r\n<HEAD>\r\n<TITLE>VHDL Reference Guide - Generate Statement</TITLE>\r\n</HEAD>\r\n<BODY BGCOLOR=\"mintcream\">\r\n\r\n<DIV ALIGN=CENTER>\r\n<TABLE BORDER=0 CELLPADDING=5>\r\n<CAPTION><B><b style=\"color:black;background-color:#a0ffff\">Generate</b> Statement</B></CAPTION>\r\n<TR><TD COLSPAN=3><HR></TD></TR>\r\n<TR>\r\n<TD BGCOLOR=\"lightcyan\">Concurrent Statement</TD>\r\n<TD>---- used in ----></TD>\r\n<TD BGCOLOR=\"lightgreen\">Architecture</TD>\r\n</TR>\r\n</TABLE>\r\n\r\n<P><TABLE BORDER=0>\r\n<TR><TD><HR width=150></TD><TD>Syntax</TD><TD><HR width=150></TD></TR>\r\n</TABLE><P>\r\n</DIV>\r\n\r\n<DIV ALIGN=center>\r\n<TABLE BORDER=1 CELLPADDING=5 WIDTH=40%>\r\n<TR>\r\n<TD><PRE>label: for parameter in range <b style=\"color:black;background-color:#a0ffff\">generate</b>\r\n\tconcurrent statements\r\nend <b style=\"color:black;background-color:#a0ffff\">generate</b> label;\r\n</PRE></TD>\r\n</TR>\r\n</TABLE><P>\r\n</DIV>\r\n\r\n\r\n\r\n<DIV ALIGN=CENTER>\r\nSee LRM section 9.7\r\n\r\n<P><TABLE BORDER=0 align=center>\r\n<TR><TD><HR width=150></TD><TD>Rules and Examples</TD><TD><HR width=150></TD></TR>\r\n</TABLE><P>\r\n</DIV>\r\n\r\n<DIV ALIGN=center>\r\n<TABLE BORDER=1 CELLPADDING=5 WIDTH=80%>\r\n<TR>\r\n<TD>The <b>for ..<b style=\"color:black;background-color:#a0ffff\">generate</b></b> statement isd usually used to instantiate\r\n\"arrays\" of components. The <b style=\"color:black;background-color:#a0ffff\">generate</b> parameter may be used to index\r\narray-type signals associated with component ports:\r\n<PRE>architecture GEN of REG_BANK is\r\n  component REG\r\n    port(D,CLK,RESET : in  std_ulogic;\r\n         Q           : out std_ulogic);\r\n  end component;\r\nbegin\r\n   GEN_REG: \r\n   for I in 0 to 3 <b style=\"color:black;background-color:#a0ffff\">generate</b>\r\n      REGX : REG port map\r\n        (DIN(I), CLK, RESET, DOUT(I));\r\n   end <b style=\"color:black;background-color:#a0ffff\">generate</b> GEN_REG;\r\nend GEN;\r\n</PRE></TD>\r\n</TR>\r\n</TABLE><P>\r\n</DIV>\r\n\r\n<DIV ALIGN=center>\r\n<TABLE BORDER=1 CELLPADDING=5 WIDTH=100%>\r\n<TR>\r\n<TD>A label is compulsory with a <b><b style=\"color:black;background-color:#a0ffff\">generate</b></b> statement.</TD>\r\n<TD>The <b>for ... <b style=\"color:black;background-color:#a0ffff\">generate</b></b> statement is particularily powerful when\r\nused with integer <b>generics</b>.</TD>\r\n</TR>\r\n<TR>\r\n<TD>Instance labels inside a <b><b style=\"color:black;background-color:#a0ffff\">generate</b></b> statement do <b>not</b>\r\nneed to have an index:<pre>\r\nREGX(I):\t-- Illegal\r\n</pre></TD>\r\n<TD><b>for .. <b style=\"color:black;background-color:#a0ffff\">generate</b></b> statements may be nested to create\r\ntwo-dimensional instance \"arrays\".</TD>\r\n</TR>\r\n</TABLE><P>\r\n</DIV>\r\n\r\n<DIV ALIGN=center>\r\n<TABLE BORDER=1 CELLPADDING=5 WIDTH=70%>\r\n<TR>\r\n<TD>Another form of <b><b style=\"color:black;background-color:#a0ffff\">generate</b></b> is the <b>if ... <b style=\"color:black;background-color:#a0ffff\">generate</b></b>\r\nstatement. This is usually used within a <b>for .. <b style=\"color:black;background-color:#a0ffff\">generate</b></b>\r\nstatement, to account for irregularity. For instance, a ripple-carry\r\nadder with no carry-in:\r\n<PRE>\r\narchitecture GEN of RIPPLE is\r\n\r\n  component FULLADD\r\n    port (A,B,CIN : in bit;\r\n          SUM, CARRY : out bit);\r\n  end component;\r\n\r\n  component HALFADD \r\n  port(A,B : in bit;\r\n       SUM, CARRY : out bit);\r\n  end component;\r\n\r\n  signal C : bit_vector(0 to 7);\r\n\r\nbegin\r\n\r\n  GEN_ADD: for I in 0 to 7 <b style=\"color:black;background-color:#a0ffff\">generate</b>\r\n\r\n    LOWER_BIT: if I=0 <b style=\"color:black;background-color:#a0ffff\">generate</b>\r\n      U0: HALFADD port map\r\n         (A(I),B(I),S(I),C(I));\r\n    end <b style=\"color:black;background-color:#a0ffff\">generate</b> LOWER_BIT;\r\n\r\n    UPPER_BITS: if I>0 <b style=\"color:black;background-color:#a0ffff\">generate</b>\r\n      UX: FULLADD port map\r\n         (A(I),B(I),C(I-1),S(I),C(I));\r\n    end <b style=\"color:black;background-color:#a0ffff\">generate</b> UPPER_BITS;\r\n\r\n  end <b style=\"color:black;background-color:#a0ffff\">generate</b> GEN_ADD;\r\n\r\n  COUT <= C(7);\r\n\r\nend GEN;\r\n</PRE></TD>\r\n</TR>\r\n</TABLE><P>\r\n</DIV>\r\n\r\n<DIV ALIGN=CENTER>\r\n<P><TABLE BORDER=0 align=center>\r\n<TR><TD><HR width=150></TD><TD>Synthesis Issues</TD><TD><HR width=150></TD></TR>\r\n</TABLE><P>\r\n</DIV>\r\n\r\n<b style=\"color:black;background-color:#a0ffff\">Generate</b> statements are usually supported for synthesis.\r\n\r\n<DIV ALIGN=CENTER>\r\n<P><TABLE BORDER=0>\r\n<TR><TD><HR width=150></TD><TD>Whats New in '93</TD><TD><HR width=150></TD></TR>\r\n</TABLE><P>\r\n\r\nIn <b style=\"color:black;background-color:#ffff66\">VHDL</b>-93, a <b style=\"color:black;background-color:#a0ffff\">generate</b> statement may contain local declarations,\r\nfollowed by the kjeyword <b>begin</b>.\r\n\r\n</DIV>\r\n\r\n<HR WIDTH=\"80%\">\r\n<div align=center>\r\n<a href=\"function.htm\"><img border=0 src=\"../../images/left.gif\"></a>\r\n<a href=\"index.htm\"><img border=0 src=\"../../images/up.gif\"></a>\r\n<a href=\"generics.htm\"><img border=0 src=\"../../images/right.gif\"></a>\r\n</div>\r\n\r\n<HR WIDTH=\"80%\">\r\n</BODY>\r\n</HTML>\r\n", "encoding": "ascii"}