From ce6f7acc4528a7bee7db3229a86507bdaff2f7a3 Mon Sep 17 00:00:00 2001
From: Tirumalesh Chalamarla <tchalamarla@caviumnetworks.com>
Date: Tue, 9 Oct 2018 00:39:07 +0300
Subject: [PATCH 0241/1051] octeontx-pki: emulate SRIOV

Octeontx 83xx has a unique case, where PKI does DMA with more than 1
streamids, but PKI is not a SRIOV/ multi function device.
this feet is acheived by giving 8 bit programmable streamid in QPG tables.
The intention was to allow differnt addressspace per GMID.
but in reality no one accepts a device doing DMA with random streamids.
and there is no infrsastrutre in Linux to allow this.

This patch address this problem by emulating SRIOV on PKI.
With this patch in place, applications will bind one of the PKI VF
to allow DMA.

Signed-off-by: Tirumalesh Chalamarla <tchalamarla@caviumnetworks.com>
Signed-off-by: Yury Norov <ynorov@caviumnetworks.com>
[Kevin: The original patch got from Marvell sdk10.0_19.06.
Move the driver to the controller dir]
Signed-off-by: Kevin Hao <kexin.hao@windriver.com>
---
 drivers/pci/controller/Kconfig             |   8 +
 drivers/pci/controller/Makefile            |   1 +
 drivers/pci/controller/pci-octeontx-ecam.c | 276 +++++++++++++++++++++
 3 files changed, 285 insertions(+)
 create mode 100644 drivers/pci/controller/pci-octeontx-ecam.c

diff --git a/drivers/pci/controller/Kconfig b/drivers/pci/controller/Kconfig
index f2b2a78b39ca..7e38bd9895ba 100644
--- a/drivers/pci/controller/Kconfig
+++ b/drivers/pci/controller/Kconfig
@@ -202,6 +202,14 @@ config PCI_HOST_THUNDER_ECAM
 	help
 	  Say Y here if you want ECAM support for CN88XX-Pass-1.x Cavium Thunder SoCs.
 
+config PCI_HOST_OCTEONTX_ECAM
+	bool "Cavium Octeontx ECAM controller to on-chip devices on 83xx silicon"
+	depends on OF && ARM64
+	select PCI_HOST_COMMON
+	default y
+	help
+	  Say Y here if you want ECAM support for CN88XX-Pass-1.x Cavium Thunder SoCs.
+
 config PCIE_ROCKCHIP
 	bool
 	depends on PCI
diff --git a/drivers/pci/controller/Makefile b/drivers/pci/controller/Makefile
index d56a507495c5..81aa8333b3bb 100644
--- a/drivers/pci/controller/Makefile
+++ b/drivers/pci/controller/Makefile
@@ -22,6 +22,7 @@ obj-$(CONFIG_PCIE_IPROC_PLATFORM) += pcie-iproc-platform.o
 obj-$(CONFIG_PCIE_IPROC_BCMA) += pcie-iproc-bcma.o
 obj-$(CONFIG_PCIE_ALTERA) += pcie-altera.o
 obj-$(CONFIG_PCIE_ALTERA_MSI) += pcie-altera-msi.o
+obj-$(CONFIG_PCI_HOST_OCTEONTX_ECAM) += pci-octeontx-ecam.o
 obj-$(CONFIG_PCIE_ROCKCHIP) += pcie-rockchip.o
 obj-$(CONFIG_PCIE_ROCKCHIP_EP) += pcie-rockchip-ep.o
 obj-$(CONFIG_PCIE_ROCKCHIP_HOST) += pcie-rockchip-host.o
diff --git a/drivers/pci/controller/pci-octeontx-ecam.c b/drivers/pci/controller/pci-octeontx-ecam.c
new file mode 100644
index 000000000000..07e6ebec0eff
--- /dev/null
+++ b/drivers/pci/controller/pci-octeontx-ecam.c
@@ -0,0 +1,276 @@
+/*
+ * This file is subject to the terms and conditions of the GNU General Public
+ * License.  See the file "COPYING" in the main directory of this archive
+ * for more details.
+ *
+ * Copyright (C) 2015, 2016 Cavium, Inc.
+ */
+
+#include <linux/kernel.h>
+#include <linux/init.h>
+#include <linux/ioport.h>
+#include <linux/of_pci.h>
+#include <linux/of.h>
+#include <linux/pci-ecam.h>
+#include <linux/platform_device.h>
+
+static int pki_bus = -1;
+
+static void set_val(u32 v, int where, int size, u32 *val)
+{
+	int shift = (where & 3) * 8;
+
+	pr_debug("set_val %04x: %08x\n", (unsigned int)(where & ~3), v);
+	v >>= shift;
+	if (size == 1)
+		v &= 0xff;
+	else if (size == 2)
+		v &= 0xffff;
+	*val = v;
+}
+
+int octeontx_pki_sriov_read(struct pci_bus *bus, unsigned int devfn,
+			    int where, int size, u32 *val)
+{
+	int offset = where - 0x180;
+	u32 v;
+
+	switch (offset) {
+	case 0x0:
+	case 0x1:
+	case 0x2:
+	case 0x3:
+		v = 0x10000 | PCI_EXT_CAP_ID_SRIOV;
+		set_val(v, where, size, val);
+		break;
+	case 0x4:
+	case 0x5:
+	case 0x6:
+	case 0x7:
+		v = 2;
+		set_val(v, where, size, val);
+		break;
+	case 0x8:
+	case 0x9:
+	case 0xA:
+	case 0xB:
+		v = 0x19;
+		set_val(v, where, size, val);
+		break;
+	case 0xc:
+	case 0xd:
+	case 0xe:
+	case 0xf:
+		v = 32 | (32 << 16);
+		set_val(v, where, size, val);
+		break;
+	case 0x10:
+	case 0x11:
+	case 0x12:
+	case 0x13:
+		v = 32;
+		set_val(v, where, size, val);
+		break;
+	case 0x14:
+	case 0x15:
+	case 0x16:
+	case 0x17:
+		v = 1 | (1 << 16);
+		set_val(v, where, size, val);
+		break;
+	case 0x18:
+	case 0x19:
+	case 0x1a:
+	case 0x1b:
+		v = (0xa0dd << 16);
+		set_val(v, where, size, val);
+		break;
+	case 0x1c:
+	case 0x1d:
+	case 0x1e:
+	case 0x1f:
+		v = 0x553;
+		set_val(v, where, size, val);
+		break;
+	case 0x20:
+	case 0x21:
+	case 0x22:
+	case 0x23:
+		v = (0xa0dd << 16);
+		set_val(v, where, size, val);
+		break;
+	default:
+		*val = 0;
+	}
+
+	return PCIBIOS_SUCCESSFUL;
+}
+
+static int octtx_handle_pkivf_read(struct pci_bus *bus, unsigned int devfn,
+				    int where, int size, u32 *val)
+{
+	u32 v;
+
+	if (where >= 0x10 && where < 0x2c) {
+		*val = 0;
+		return PCIBIOS_SUCCESSFUL;
+	}
+
+	if (where >= 0x30 && where < 0x40) {
+		*val = 0;
+		return PCIBIOS_SUCCESSFUL;
+	}
+
+	switch (where) {
+	case 0x0:
+	case 0x1:
+	case 0x2:
+	case 0x3:
+	case 0xc:
+	case 0xd:
+	case 0xe:
+	case 0xf:
+		*val = 0;
+		break;
+	case 0x4:
+	case 0x5:
+	case 0x6:
+	case 0x7:
+		v = 0x100400;
+		set_val(v, where, size, val);
+		break;
+	case 0x8:
+	case 0x9:
+	case 0xa:
+	case 0xb:
+		v = 0x8800000;
+		set_val(v, where, size, val);
+		break;
+	case 0x2c:
+	case 0x2d:
+	case 0x2e:
+	case 0x2f:
+		v = 0xa3dd177d;
+		set_val(v, where, size, val);
+		break;
+	default:
+		*val = ~0;
+	}
+
+	return PCIBIOS_SUCCESSFUL;
+}
+
+static int octtx_handle_pkipf_read(struct pci_bus *bus, unsigned int devfn,
+				    int where, int size, u32 *val)
+{
+	u32 v;
+	void __iomem *addr;
+
+	if (where >= 0x98 && where < 0x9c) {
+		addr = bus->ops->map_bus(bus, devfn, 0x98);
+		if (!addr) {
+			*val = ~0;
+			return PCIBIOS_DEVICE_NOT_FOUND;
+		}
+		v = readl(addr);
+		v = v & 0xffff;
+		v = v | (0x3 << 16);
+		set_val(v, where, size, val);
+		return PCIBIOS_SUCCESSFUL;
+	}
+
+	if (where >= 0xC4 && where < 0xc8) {
+		v = 0x80ff0494;
+		set_val(v, where, size, val);
+		return PCIBIOS_SUCCESSFUL;
+	}
+
+	if (where >= 0xC8 && where < 0xcc) {
+		v = 0x1E00002;
+		set_val(v, where, size, val);
+		return PCIBIOS_SUCCESSFUL;
+	}
+
+	if (where >= 0xCC && where < 0xD0) {
+		v = 0xfffe;
+		set_val(v, where, size, val);
+		return PCIBIOS_SUCCESSFUL;
+	}
+
+	if (where >= 0x140 && where < 0x144) {
+		addr = bus->ops->map_bus(bus, devfn, 0x140);
+		if (!addr) {
+			*val = ~0;
+			return PCIBIOS_DEVICE_NOT_FOUND;
+		}
+		v = readl(addr);
+		v |= (0x180 <<  20);
+		set_val(v, where, size, val);
+		return PCIBIOS_SUCCESSFUL;
+	}
+
+	if (where >= 0x180 && where < 0x1bc)
+		return octeontx_pki_sriov_read(bus, devfn, where, size, val);
+
+	return pci_generic_config_read(bus, devfn, where, size, val);
+}
+
+static int octeontx_ecam_config_read(struct pci_bus *bus, unsigned int devfn,
+				    int where, int size, u32 *val)
+{
+	u32 vendor_device;
+	void __iomem *addr;
+
+	if (pki_bus == bus->number && devfn > 0)
+		return octtx_handle_pkivf_read(bus, devfn, where, size, val);
+
+	addr = bus->ops->map_bus(bus, devfn, 0x0);
+	if (!addr) {
+
+		*val = ~0;
+		return PCIBIOS_DEVICE_NOT_FOUND;
+	}
+
+	vendor_device = readl(addr);
+	if (vendor_device == 0xa047177d) {
+		pki_bus = bus->number;
+		return octtx_handle_pkipf_read(bus, devfn, where, size, val);
+	}
+
+	return pci_generic_config_read(bus, devfn, where, size, val);
+}
+
+static int octeontx_ecam_config_write(struct pci_bus *bus, unsigned int devfn,
+				     int where, int size, u32 val)
+{
+	/* If required trap PKI SRIOV config writes here */
+	return pci_generic_config_write(bus, devfn, where, size, val);
+}
+
+static struct pci_ecam_ops pci_octeontx_ecam_ops = {
+	.bus_shift	= 20,
+	.pci_ops	= {
+		.map_bus        = pci_ecam_map_bus,
+		.read           = octeontx_ecam_config_read,
+		.write          = octeontx_ecam_config_write,
+	}
+};
+
+static const struct of_device_id octeontx_ecam_of_match[] = {
+	{ .compatible = "cavium,pci-host-octeontx-ecam" },
+	{ },
+};
+
+static int octeontx_ecam_probe(struct platform_device *pdev)
+{
+	return pci_host_common_probe(pdev, &pci_octeontx_ecam_ops);
+}
+
+static struct platform_driver octeontx_ecam_driver = {
+	.driver = {
+		.name = KBUILD_MODNAME,
+		.of_match_table = octeontx_ecam_of_match,
+	},
+	.probe = octeontx_ecam_probe,
+};
+builtin_platform_driver(octeontx_ecam_driver);
-- 
2.17.1

