<stg><name>kp_502_15</name>


<trans_list>

<trans id="864" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="846" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="847" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="849" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="850" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="851" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="852" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="855" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="17" op_0_bw="32">
<![CDATA[
:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %r_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %r_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %r_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %r_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %r_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %r_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %r_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %r_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %r_4, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %r_4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %r_5, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %r_5

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %r_6, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %r_6

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %r_7, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %r_7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %r_8, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:19 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %r_8

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %r_9, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:21 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %r_9

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %r_10, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:23 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %r_10

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %r_11, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:25 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %r_11

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %r_12, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:27 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %r_12

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %r_13, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:29 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %r_13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %r_14, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:31 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %r_14

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %r_15, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:33 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %r_15

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:35 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:37 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:39 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:40 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:41 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:42 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_4, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:43 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:44 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_5, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:45 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_5

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:46 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_6, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:47 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_6

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:48 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_7, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:49 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:50 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_8, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:51 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_8

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:52 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_9, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:53 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_9

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:54 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_10, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:55 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_10

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:56 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_11, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:57 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_11

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:58 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_12, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:59 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_12

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:60 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_13, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:61 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:62 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_14, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:63 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_14

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:64 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_15, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:65 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_15

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:66 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:67 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:68 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:69 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:70 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:71 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:72 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:73 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:74 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_4, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:75 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:76 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_5, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:77 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_5

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:78 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_6, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:79 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_6

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:80 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_7, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:81 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:82 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_8, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:83 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_8

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:84 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_9, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:85 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_9

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:86 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_10, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:87 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_10

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:88 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_11, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:89 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_11

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:90 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_12, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:91 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_12

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:92 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_13, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:93 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:94 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_14, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:95 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_14

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:96 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_15, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:97 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_15

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:98 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:99 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:100 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:101 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:102 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:103 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:104 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:105 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:106 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c_4, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:107 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c_4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:108 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c_5, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:109 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c_5

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:110 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c_6, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:111 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c_6

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:112 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c_7, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:113 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c_7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:114 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c_8, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:115 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c_8

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:116 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c_9, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:117 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c_9

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:118 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c_10, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:119 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c_10

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:120 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c_11, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:121 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c_11

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:122 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c_12, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:123 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c_12

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:124 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c_13, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:125 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c_13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:126 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c_14, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:127 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c_14

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:128 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c_15, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:129 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c_15

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:130 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:131 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %x_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:132 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:133 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %x_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:134 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:135 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %x_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:136 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:137 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %x_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:138 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x_4, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:139 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %x_4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:140 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x_5, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:141 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %x_5

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:142 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x_6, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:143 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %x_6

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:144 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x_7, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:145 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %x_7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:146 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x_8, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:147 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %x_8

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:148 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x_9, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:149 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %x_9

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:150 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x_10, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:151 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %x_10

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:152 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x_11, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:153 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %x_11

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:154 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x_12, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:155 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %x_12

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:156 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x_13, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:157 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %x_13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:158 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x_14, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:159 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %x_14

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:160 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x_15, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:161 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %x_15

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
:162 %store_ln8 = store i17 0, i17 %i

]]></Node>
<StgValue><ssdm name="store_ln8"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0">
<![CDATA[
:163 %br_ln8 = br void %arrayidx115.case.0

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
arrayidx115.case.0:0 %i_1 = load i17 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
arrayidx115.case.0:1 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %i_1, i32 16

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayidx115.case.0:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx115.case.0:3 %br_ln8 = br i1 %tmp, void %arrayidx115.case.0.split, void

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="12" op_0_bw="12" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx115.case.0.split:2 %lshr_ln = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %i_1, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:3 %zext_ln10 = zext i12 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln10"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:4 %x_0_addr = getelementptr i64 %x_0, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="x_0_addr"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:5 %x_0_load = load i12 %x_0_addr

]]></Node>
<StgValue><ssdm name="x_0_load"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:7 %a_0_addr = getelementptr i64 %a_0, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="a_0_addr"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:8 %a_0_load = load i12 %a_0_addr

]]></Node>
<StgValue><ssdm name="a_0_load"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:24 %x_1_addr = getelementptr i64 %x_1, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="x_1_addr"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:25 %x_1_load = load i12 %x_1_addr

]]></Node>
<StgValue><ssdm name="x_1_load"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:27 %a_1_addr = getelementptr i64 %a_1, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="a_1_addr"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:28 %a_1_load = load i12 %a_1_addr

]]></Node>
<StgValue><ssdm name="a_1_load"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:44 %x_2_addr = getelementptr i64 %x_2, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="x_2_addr"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:45 %x_2_load = load i12 %x_2_addr

]]></Node>
<StgValue><ssdm name="x_2_load"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:47 %a_2_addr = getelementptr i64 %a_2, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="a_2_addr"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:48 %a_2_load = load i12 %a_2_addr

]]></Node>
<StgValue><ssdm name="a_2_load"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:64 %x_3_addr = getelementptr i64 %x_3, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="x_3_addr"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:65 %x_3_load = load i12 %x_3_addr

]]></Node>
<StgValue><ssdm name="x_3_load"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:67 %a_3_addr = getelementptr i64 %a_3, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="a_3_addr"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:68 %a_3_load = load i12 %a_3_addr

]]></Node>
<StgValue><ssdm name="a_3_load"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:84 %x_4_addr = getelementptr i64 %x_4, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="x_4_addr"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:85 %x_4_load = load i12 %x_4_addr

]]></Node>
<StgValue><ssdm name="x_4_load"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:87 %a_4_addr = getelementptr i64 %a_4, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="a_4_addr"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:88 %a_4_load = load i12 %a_4_addr

]]></Node>
<StgValue><ssdm name="a_4_load"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:104 %x_5_addr = getelementptr i64 %x_5, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="x_5_addr"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:105 %x_5_load = load i12 %x_5_addr

]]></Node>
<StgValue><ssdm name="x_5_load"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:107 %a_5_addr = getelementptr i64 %a_5, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="a_5_addr"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:108 %a_5_load = load i12 %a_5_addr

]]></Node>
<StgValue><ssdm name="a_5_load"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:124 %x_6_addr = getelementptr i64 %x_6, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="x_6_addr"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:125 %x_6_load = load i12 %x_6_addr

]]></Node>
<StgValue><ssdm name="x_6_load"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:127 %a_6_addr = getelementptr i64 %a_6, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="a_6_addr"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:128 %a_6_load = load i12 %a_6_addr

]]></Node>
<StgValue><ssdm name="a_6_load"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:144 %x_7_addr = getelementptr i64 %x_7, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="x_7_addr"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:145 %x_7_load = load i12 %x_7_addr

]]></Node>
<StgValue><ssdm name="x_7_load"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:147 %a_7_addr = getelementptr i64 %a_7, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="a_7_addr"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:148 %a_7_load = load i12 %a_7_addr

]]></Node>
<StgValue><ssdm name="a_7_load"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:164 %x_8_addr = getelementptr i64 %x_8, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="x_8_addr"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:165 %x_8_load = load i12 %x_8_addr

]]></Node>
<StgValue><ssdm name="x_8_load"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:167 %a_8_addr = getelementptr i64 %a_8, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="a_8_addr"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:168 %a_8_load = load i12 %a_8_addr

]]></Node>
<StgValue><ssdm name="a_8_load"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:184 %x_9_addr = getelementptr i64 %x_9, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="x_9_addr"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:185 %x_9_load = load i12 %x_9_addr

]]></Node>
<StgValue><ssdm name="x_9_load"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:187 %a_9_addr = getelementptr i64 %a_9, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="a_9_addr"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:188 %a_9_load = load i12 %a_9_addr

]]></Node>
<StgValue><ssdm name="a_9_load"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:204 %x_10_addr = getelementptr i64 %x_10, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="x_10_addr"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:205 %x_10_load = load i12 %x_10_addr

]]></Node>
<StgValue><ssdm name="x_10_load"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:207 %a_10_addr = getelementptr i64 %a_10, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="a_10_addr"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:208 %a_10_load = load i12 %a_10_addr

]]></Node>
<StgValue><ssdm name="a_10_load"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:224 %x_11_addr = getelementptr i64 %x_11, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="x_11_addr"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:225 %x_11_load = load i12 %x_11_addr

]]></Node>
<StgValue><ssdm name="x_11_load"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:227 %a_11_addr = getelementptr i64 %a_11, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="a_11_addr"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:228 %a_11_load = load i12 %a_11_addr

]]></Node>
<StgValue><ssdm name="a_11_load"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:244 %x_12_addr = getelementptr i64 %x_12, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="x_12_addr"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:245 %x_12_load = load i12 %x_12_addr

]]></Node>
<StgValue><ssdm name="x_12_load"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:247 %a_12_addr = getelementptr i64 %a_12, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="a_12_addr"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:248 %a_12_load = load i12 %a_12_addr

]]></Node>
<StgValue><ssdm name="a_12_load"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:264 %x_13_addr = getelementptr i64 %x_13, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="x_13_addr"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:265 %x_13_load = load i12 %x_13_addr

]]></Node>
<StgValue><ssdm name="x_13_load"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:267 %a_13_addr = getelementptr i64 %a_13, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="a_13_addr"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:268 %a_13_load = load i12 %a_13_addr

]]></Node>
<StgValue><ssdm name="a_13_load"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:284 %x_14_addr = getelementptr i64 %x_14, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="x_14_addr"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:285 %x_14_load = load i12 %x_14_addr

]]></Node>
<StgValue><ssdm name="x_14_load"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:287 %a_14_addr = getelementptr i64 %a_14, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="a_14_addr"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:288 %a_14_load = load i12 %a_14_addr

]]></Node>
<StgValue><ssdm name="a_14_load"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:304 %x_15_addr = getelementptr i64 %x_15, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="x_15_addr"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:305 %x_15_load = load i12 %x_15_addr

]]></Node>
<StgValue><ssdm name="x_15_load"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:307 %a_15_addr = getelementptr i64 %a_15, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="a_15_addr"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:308 %a_15_load = load i12 %a_15_addr

]]></Node>
<StgValue><ssdm name="a_15_load"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
arrayidx115.case.0.split:324 %add_ln8 = add i17 %i_1, i17 16

]]></Node>
<StgValue><ssdm name="add_ln8"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx115.case.0.split:325 %store_ln8 = store i17 %add_ln8, i17 %i

]]></Node>
<StgValue><ssdm name="store_ln8"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="258" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:5 %x_0_load = load i12 %x_0_addr

]]></Node>
<StgValue><ssdm name="x_0_load"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:8 %a_0_load = load i12 %a_0_addr

]]></Node>
<StgValue><ssdm name="a_0_load"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:25 %x_1_load = load i12 %x_1_addr

]]></Node>
<StgValue><ssdm name="x_1_load"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:28 %a_1_load = load i12 %a_1_addr

]]></Node>
<StgValue><ssdm name="a_1_load"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:45 %x_2_load = load i12 %x_2_addr

]]></Node>
<StgValue><ssdm name="x_2_load"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:48 %a_2_load = load i12 %a_2_addr

]]></Node>
<StgValue><ssdm name="a_2_load"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:65 %x_3_load = load i12 %x_3_addr

]]></Node>
<StgValue><ssdm name="x_3_load"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:68 %a_3_load = load i12 %a_3_addr

]]></Node>
<StgValue><ssdm name="a_3_load"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:85 %x_4_load = load i12 %x_4_addr

]]></Node>
<StgValue><ssdm name="x_4_load"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:88 %a_4_load = load i12 %a_4_addr

]]></Node>
<StgValue><ssdm name="a_4_load"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:105 %x_5_load = load i12 %x_5_addr

]]></Node>
<StgValue><ssdm name="x_5_load"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:108 %a_5_load = load i12 %a_5_addr

]]></Node>
<StgValue><ssdm name="a_5_load"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:125 %x_6_load = load i12 %x_6_addr

]]></Node>
<StgValue><ssdm name="x_6_load"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:128 %a_6_load = load i12 %a_6_addr

]]></Node>
<StgValue><ssdm name="a_6_load"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:145 %x_7_load = load i12 %x_7_addr

]]></Node>
<StgValue><ssdm name="x_7_load"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:148 %a_7_load = load i12 %a_7_addr

]]></Node>
<StgValue><ssdm name="a_7_load"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:165 %x_8_load = load i12 %x_8_addr

]]></Node>
<StgValue><ssdm name="x_8_load"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:168 %a_8_load = load i12 %a_8_addr

]]></Node>
<StgValue><ssdm name="a_8_load"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:185 %x_9_load = load i12 %x_9_addr

]]></Node>
<StgValue><ssdm name="x_9_load"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:188 %a_9_load = load i12 %a_9_addr

]]></Node>
<StgValue><ssdm name="a_9_load"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:205 %x_10_load = load i12 %x_10_addr

]]></Node>
<StgValue><ssdm name="x_10_load"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:208 %a_10_load = load i12 %a_10_addr

]]></Node>
<StgValue><ssdm name="a_10_load"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:225 %x_11_load = load i12 %x_11_addr

]]></Node>
<StgValue><ssdm name="x_11_load"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:228 %a_11_load = load i12 %a_11_addr

]]></Node>
<StgValue><ssdm name="a_11_load"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:245 %x_12_load = load i12 %x_12_addr

]]></Node>
<StgValue><ssdm name="x_12_load"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:248 %a_12_load = load i12 %a_12_addr

]]></Node>
<StgValue><ssdm name="a_12_load"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:265 %x_13_load = load i12 %x_13_addr

]]></Node>
<StgValue><ssdm name="x_13_load"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:268 %a_13_load = load i12 %a_13_addr

]]></Node>
<StgValue><ssdm name="a_13_load"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:285 %x_14_load = load i12 %x_14_addr

]]></Node>
<StgValue><ssdm name="x_14_load"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:288 %a_14_load = load i12 %a_14_addr

]]></Node>
<StgValue><ssdm name="a_14_load"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:305 %x_15_load = load i12 %x_15_addr

]]></Node>
<StgValue><ssdm name="x_15_load"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:308 %a_15_load = load i12 %a_15_addr

]]></Node>
<StgValue><ssdm name="a_15_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="290" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:6 %temp_x = bitcast i64 %x_0_load

]]></Node>
<StgValue><ssdm name="temp_x"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:9 %bitcast_ln11 = bitcast i64 %a_0_load

]]></Node>
<StgValue><ssdm name="bitcast_ln11"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:10 %mul = dmul i64 %bitcast_ln11, i64 %temp_x

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:26 %temp_x_1 = bitcast i64 %x_1_load

]]></Node>
<StgValue><ssdm name="temp_x_1"/></StgValue>
</operation>

<operation id="294" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:29 %bitcast_ln11_4 = bitcast i64 %a_1_load

]]></Node>
<StgValue><ssdm name="bitcast_ln11_4"/></StgValue>
</operation>

<operation id="295" st_id="3" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:30 %mul_1 = dmul i64 %bitcast_ln11_4, i64 %temp_x_1

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="296" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:46 %temp_x_2 = bitcast i64 %x_2_load

]]></Node>
<StgValue><ssdm name="temp_x_2"/></StgValue>
</operation>

<operation id="297" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:49 %bitcast_ln11_8 = bitcast i64 %a_2_load

]]></Node>
<StgValue><ssdm name="bitcast_ln11_8"/></StgValue>
</operation>

<operation id="298" st_id="3" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:50 %mul_2 = dmul i64 %bitcast_ln11_8, i64 %temp_x_2

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="299" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:66 %temp_x_3 = bitcast i64 %x_3_load

]]></Node>
<StgValue><ssdm name="temp_x_3"/></StgValue>
</operation>

<operation id="300" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:69 %bitcast_ln11_12 = bitcast i64 %a_3_load

]]></Node>
<StgValue><ssdm name="bitcast_ln11_12"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:70 %mul_3 = dmul i64 %bitcast_ln11_12, i64 %temp_x_3

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:86 %temp_x_4 = bitcast i64 %x_4_load

]]></Node>
<StgValue><ssdm name="temp_x_4"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:89 %bitcast_ln11_16 = bitcast i64 %a_4_load

]]></Node>
<StgValue><ssdm name="bitcast_ln11_16"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:90 %mul_4 = dmul i64 %bitcast_ln11_16, i64 %temp_x_4

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:106 %temp_x_5 = bitcast i64 %x_5_load

]]></Node>
<StgValue><ssdm name="temp_x_5"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:109 %bitcast_ln11_20 = bitcast i64 %a_5_load

]]></Node>
<StgValue><ssdm name="bitcast_ln11_20"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:110 %mul_5 = dmul i64 %bitcast_ln11_20, i64 %temp_x_5

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:126 %temp_x_6 = bitcast i64 %x_6_load

]]></Node>
<StgValue><ssdm name="temp_x_6"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:129 %bitcast_ln11_24 = bitcast i64 %a_6_load

]]></Node>
<StgValue><ssdm name="bitcast_ln11_24"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:130 %mul_6 = dmul i64 %bitcast_ln11_24, i64 %temp_x_6

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:146 %temp_x_7 = bitcast i64 %x_7_load

]]></Node>
<StgValue><ssdm name="temp_x_7"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:149 %bitcast_ln11_28 = bitcast i64 %a_7_load

]]></Node>
<StgValue><ssdm name="bitcast_ln11_28"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:150 %mul_7 = dmul i64 %bitcast_ln11_28, i64 %temp_x_7

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:166 %temp_x_8 = bitcast i64 %x_8_load

]]></Node>
<StgValue><ssdm name="temp_x_8"/></StgValue>
</operation>

<operation id="315" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:169 %bitcast_ln11_32 = bitcast i64 %a_8_load

]]></Node>
<StgValue><ssdm name="bitcast_ln11_32"/></StgValue>
</operation>

<operation id="316" st_id="3" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:170 %mul_8 = dmul i64 %bitcast_ln11_32, i64 %temp_x_8

]]></Node>
<StgValue><ssdm name="mul_8"/></StgValue>
</operation>

<operation id="317" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:186 %temp_x_9 = bitcast i64 %x_9_load

]]></Node>
<StgValue><ssdm name="temp_x_9"/></StgValue>
</operation>

<operation id="318" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:189 %bitcast_ln11_36 = bitcast i64 %a_9_load

]]></Node>
<StgValue><ssdm name="bitcast_ln11_36"/></StgValue>
</operation>

<operation id="319" st_id="3" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:190 %mul_9 = dmul i64 %bitcast_ln11_36, i64 %temp_x_9

]]></Node>
<StgValue><ssdm name="mul_9"/></StgValue>
</operation>

<operation id="320" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:206 %temp_x_10 = bitcast i64 %x_10_load

]]></Node>
<StgValue><ssdm name="temp_x_10"/></StgValue>
</operation>

<operation id="321" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:209 %bitcast_ln11_40 = bitcast i64 %a_10_load

]]></Node>
<StgValue><ssdm name="bitcast_ln11_40"/></StgValue>
</operation>

<operation id="322" st_id="3" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:210 %mul_s = dmul i64 %bitcast_ln11_40, i64 %temp_x_10

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>

<operation id="323" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:226 %temp_x_11 = bitcast i64 %x_11_load

]]></Node>
<StgValue><ssdm name="temp_x_11"/></StgValue>
</operation>

<operation id="324" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:229 %bitcast_ln11_44 = bitcast i64 %a_11_load

]]></Node>
<StgValue><ssdm name="bitcast_ln11_44"/></StgValue>
</operation>

<operation id="325" st_id="3" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:230 %mul_10 = dmul i64 %bitcast_ln11_44, i64 %temp_x_11

]]></Node>
<StgValue><ssdm name="mul_10"/></StgValue>
</operation>

<operation id="326" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:246 %temp_x_12 = bitcast i64 %x_12_load

]]></Node>
<StgValue><ssdm name="temp_x_12"/></StgValue>
</operation>

<operation id="327" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:249 %bitcast_ln11_48 = bitcast i64 %a_12_load

]]></Node>
<StgValue><ssdm name="bitcast_ln11_48"/></StgValue>
</operation>

<operation id="328" st_id="3" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:250 %mul_11 = dmul i64 %bitcast_ln11_48, i64 %temp_x_12

]]></Node>
<StgValue><ssdm name="mul_11"/></StgValue>
</operation>

<operation id="329" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:266 %temp_x_13 = bitcast i64 %x_13_load

]]></Node>
<StgValue><ssdm name="temp_x_13"/></StgValue>
</operation>

<operation id="330" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:269 %bitcast_ln11_52 = bitcast i64 %a_13_load

]]></Node>
<StgValue><ssdm name="bitcast_ln11_52"/></StgValue>
</operation>

<operation id="331" st_id="3" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:270 %mul_12 = dmul i64 %bitcast_ln11_52, i64 %temp_x_13

]]></Node>
<StgValue><ssdm name="mul_12"/></StgValue>
</operation>

<operation id="332" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:286 %temp_x_14 = bitcast i64 %x_14_load

]]></Node>
<StgValue><ssdm name="temp_x_14"/></StgValue>
</operation>

<operation id="333" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:289 %bitcast_ln11_56 = bitcast i64 %a_14_load

]]></Node>
<StgValue><ssdm name="bitcast_ln11_56"/></StgValue>
</operation>

<operation id="334" st_id="3" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:290 %mul_13 = dmul i64 %bitcast_ln11_56, i64 %temp_x_14

]]></Node>
<StgValue><ssdm name="mul_13"/></StgValue>
</operation>

<operation id="335" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:306 %temp_x_15 = bitcast i64 %x_15_load

]]></Node>
<StgValue><ssdm name="temp_x_15"/></StgValue>
</operation>

<operation id="336" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:309 %bitcast_ln11_60 = bitcast i64 %a_15_load

]]></Node>
<StgValue><ssdm name="bitcast_ln11_60"/></StgValue>
</operation>

<operation id="337" st_id="3" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:310 %mul_14 = dmul i64 %bitcast_ln11_60, i64 %temp_x_15

]]></Node>
<StgValue><ssdm name="mul_14"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="338" st_id="4" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:10 %mul = dmul i64 %bitcast_ln11, i64 %temp_x

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="339" st_id="4" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:30 %mul_1 = dmul i64 %bitcast_ln11_4, i64 %temp_x_1

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="340" st_id="4" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:50 %mul_2 = dmul i64 %bitcast_ln11_8, i64 %temp_x_2

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="341" st_id="4" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:70 %mul_3 = dmul i64 %bitcast_ln11_12, i64 %temp_x_3

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="342" st_id="4" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:90 %mul_4 = dmul i64 %bitcast_ln11_16, i64 %temp_x_4

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="343" st_id="4" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:110 %mul_5 = dmul i64 %bitcast_ln11_20, i64 %temp_x_5

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="344" st_id="4" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:130 %mul_6 = dmul i64 %bitcast_ln11_24, i64 %temp_x_6

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="345" st_id="4" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:150 %mul_7 = dmul i64 %bitcast_ln11_28, i64 %temp_x_7

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>

<operation id="346" st_id="4" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:170 %mul_8 = dmul i64 %bitcast_ln11_32, i64 %temp_x_8

]]></Node>
<StgValue><ssdm name="mul_8"/></StgValue>
</operation>

<operation id="347" st_id="4" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:190 %mul_9 = dmul i64 %bitcast_ln11_36, i64 %temp_x_9

]]></Node>
<StgValue><ssdm name="mul_9"/></StgValue>
</operation>

<operation id="348" st_id="4" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:210 %mul_s = dmul i64 %bitcast_ln11_40, i64 %temp_x_10

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>

<operation id="349" st_id="4" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:230 %mul_10 = dmul i64 %bitcast_ln11_44, i64 %temp_x_11

]]></Node>
<StgValue><ssdm name="mul_10"/></StgValue>
</operation>

<operation id="350" st_id="4" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:250 %mul_11 = dmul i64 %bitcast_ln11_48, i64 %temp_x_12

]]></Node>
<StgValue><ssdm name="mul_11"/></StgValue>
</operation>

<operation id="351" st_id="4" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:270 %mul_12 = dmul i64 %bitcast_ln11_52, i64 %temp_x_13

]]></Node>
<StgValue><ssdm name="mul_12"/></StgValue>
</operation>

<operation id="352" st_id="4" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:290 %mul_13 = dmul i64 %bitcast_ln11_56, i64 %temp_x_14

]]></Node>
<StgValue><ssdm name="mul_13"/></StgValue>
</operation>

<operation id="353" st_id="4" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:310 %mul_14 = dmul i64 %bitcast_ln11_60, i64 %temp_x_15

]]></Node>
<StgValue><ssdm name="mul_14"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="354" st_id="5" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:10 %mul = dmul i64 %bitcast_ln11, i64 %temp_x

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="355" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:12 %b_0_addr = getelementptr i64 %b_0, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="b_0_addr"/></StgValue>
</operation>

<operation id="356" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:13 %b_0_load = load i12 %b_0_addr

]]></Node>
<StgValue><ssdm name="b_0_load"/></StgValue>
</operation>

<operation id="357" st_id="5" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:30 %mul_1 = dmul i64 %bitcast_ln11_4, i64 %temp_x_1

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="358" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:32 %b_1_addr = getelementptr i64 %b_1, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="b_1_addr"/></StgValue>
</operation>

<operation id="359" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:33 %b_1_load = load i12 %b_1_addr

]]></Node>
<StgValue><ssdm name="b_1_load"/></StgValue>
</operation>

<operation id="360" st_id="5" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:50 %mul_2 = dmul i64 %bitcast_ln11_8, i64 %temp_x_2

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="361" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:52 %b_2_addr = getelementptr i64 %b_2, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="b_2_addr"/></StgValue>
</operation>

<operation id="362" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:53 %b_2_load = load i12 %b_2_addr

]]></Node>
<StgValue><ssdm name="b_2_load"/></StgValue>
</operation>

<operation id="363" st_id="5" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:70 %mul_3 = dmul i64 %bitcast_ln11_12, i64 %temp_x_3

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="364" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:72 %b_3_addr = getelementptr i64 %b_3, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="b_3_addr"/></StgValue>
</operation>

<operation id="365" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:73 %b_3_load = load i12 %b_3_addr

]]></Node>
<StgValue><ssdm name="b_3_load"/></StgValue>
</operation>

<operation id="366" st_id="5" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:90 %mul_4 = dmul i64 %bitcast_ln11_16, i64 %temp_x_4

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="367" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:92 %b_4_addr = getelementptr i64 %b_4, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="b_4_addr"/></StgValue>
</operation>

<operation id="368" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:93 %b_4_load = load i12 %b_4_addr

]]></Node>
<StgValue><ssdm name="b_4_load"/></StgValue>
</operation>

<operation id="369" st_id="5" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:110 %mul_5 = dmul i64 %bitcast_ln11_20, i64 %temp_x_5

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="370" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:112 %b_5_addr = getelementptr i64 %b_5, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="b_5_addr"/></StgValue>
</operation>

<operation id="371" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:113 %b_5_load = load i12 %b_5_addr

]]></Node>
<StgValue><ssdm name="b_5_load"/></StgValue>
</operation>

<operation id="372" st_id="5" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:130 %mul_6 = dmul i64 %bitcast_ln11_24, i64 %temp_x_6

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="373" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:132 %b_6_addr = getelementptr i64 %b_6, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="b_6_addr"/></StgValue>
</operation>

<operation id="374" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:133 %b_6_load = load i12 %b_6_addr

]]></Node>
<StgValue><ssdm name="b_6_load"/></StgValue>
</operation>

<operation id="375" st_id="5" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:150 %mul_7 = dmul i64 %bitcast_ln11_28, i64 %temp_x_7

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>

<operation id="376" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:152 %b_7_addr = getelementptr i64 %b_7, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="b_7_addr"/></StgValue>
</operation>

<operation id="377" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:153 %b_7_load = load i12 %b_7_addr

]]></Node>
<StgValue><ssdm name="b_7_load"/></StgValue>
</operation>

<operation id="378" st_id="5" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:170 %mul_8 = dmul i64 %bitcast_ln11_32, i64 %temp_x_8

]]></Node>
<StgValue><ssdm name="mul_8"/></StgValue>
</operation>

<operation id="379" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:172 %b_8_addr = getelementptr i64 %b_8, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="b_8_addr"/></StgValue>
</operation>

<operation id="380" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:173 %b_8_load = load i12 %b_8_addr

]]></Node>
<StgValue><ssdm name="b_8_load"/></StgValue>
</operation>

<operation id="381" st_id="5" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:190 %mul_9 = dmul i64 %bitcast_ln11_36, i64 %temp_x_9

]]></Node>
<StgValue><ssdm name="mul_9"/></StgValue>
</operation>

<operation id="382" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:192 %b_9_addr = getelementptr i64 %b_9, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="b_9_addr"/></StgValue>
</operation>

<operation id="383" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:193 %b_9_load = load i12 %b_9_addr

]]></Node>
<StgValue><ssdm name="b_9_load"/></StgValue>
</operation>

<operation id="384" st_id="5" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:210 %mul_s = dmul i64 %bitcast_ln11_40, i64 %temp_x_10

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>

<operation id="385" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:212 %b_10_addr = getelementptr i64 %b_10, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="b_10_addr"/></StgValue>
</operation>

<operation id="386" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:213 %b_10_load = load i12 %b_10_addr

]]></Node>
<StgValue><ssdm name="b_10_load"/></StgValue>
</operation>

<operation id="387" st_id="5" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:230 %mul_10 = dmul i64 %bitcast_ln11_44, i64 %temp_x_11

]]></Node>
<StgValue><ssdm name="mul_10"/></StgValue>
</operation>

<operation id="388" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:232 %b_11_addr = getelementptr i64 %b_11, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="b_11_addr"/></StgValue>
</operation>

<operation id="389" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:233 %b_11_load = load i12 %b_11_addr

]]></Node>
<StgValue><ssdm name="b_11_load"/></StgValue>
</operation>

<operation id="390" st_id="5" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:250 %mul_11 = dmul i64 %bitcast_ln11_48, i64 %temp_x_12

]]></Node>
<StgValue><ssdm name="mul_11"/></StgValue>
</operation>

<operation id="391" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:252 %b_12_addr = getelementptr i64 %b_12, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="b_12_addr"/></StgValue>
</operation>

<operation id="392" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:253 %b_12_load = load i12 %b_12_addr

]]></Node>
<StgValue><ssdm name="b_12_load"/></StgValue>
</operation>

<operation id="393" st_id="5" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:270 %mul_12 = dmul i64 %bitcast_ln11_52, i64 %temp_x_13

]]></Node>
<StgValue><ssdm name="mul_12"/></StgValue>
</operation>

<operation id="394" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:272 %b_13_addr = getelementptr i64 %b_13, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="b_13_addr"/></StgValue>
</operation>

<operation id="395" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:273 %b_13_load = load i12 %b_13_addr

]]></Node>
<StgValue><ssdm name="b_13_load"/></StgValue>
</operation>

<operation id="396" st_id="5" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:290 %mul_13 = dmul i64 %bitcast_ln11_56, i64 %temp_x_14

]]></Node>
<StgValue><ssdm name="mul_13"/></StgValue>
</operation>

<operation id="397" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:292 %b_14_addr = getelementptr i64 %b_14, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="b_14_addr"/></StgValue>
</operation>

<operation id="398" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:293 %b_14_load = load i12 %b_14_addr

]]></Node>
<StgValue><ssdm name="b_14_load"/></StgValue>
</operation>

<operation id="399" st_id="5" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:310 %mul_14 = dmul i64 %bitcast_ln11_60, i64 %temp_x_15

]]></Node>
<StgValue><ssdm name="mul_14"/></StgValue>
</operation>

<operation id="400" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:312 %b_15_addr = getelementptr i64 %b_15, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="b_15_addr"/></StgValue>
</operation>

<operation id="401" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:313 %b_15_load = load i12 %b_15_addr

]]></Node>
<StgValue><ssdm name="b_15_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="402" st_id="6" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:10 %mul = dmul i64 %bitcast_ln11, i64 %temp_x

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="403" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:13 %b_0_load = load i12 %b_0_addr

]]></Node>
<StgValue><ssdm name="b_0_load"/></StgValue>
</operation>

<operation id="404" st_id="6" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:30 %mul_1 = dmul i64 %bitcast_ln11_4, i64 %temp_x_1

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="405" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:33 %b_1_load = load i12 %b_1_addr

]]></Node>
<StgValue><ssdm name="b_1_load"/></StgValue>
</operation>

<operation id="406" st_id="6" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:50 %mul_2 = dmul i64 %bitcast_ln11_8, i64 %temp_x_2

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="407" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:53 %b_2_load = load i12 %b_2_addr

]]></Node>
<StgValue><ssdm name="b_2_load"/></StgValue>
</operation>

<operation id="408" st_id="6" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:70 %mul_3 = dmul i64 %bitcast_ln11_12, i64 %temp_x_3

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="409" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:73 %b_3_load = load i12 %b_3_addr

]]></Node>
<StgValue><ssdm name="b_3_load"/></StgValue>
</operation>

<operation id="410" st_id="6" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:90 %mul_4 = dmul i64 %bitcast_ln11_16, i64 %temp_x_4

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="411" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:93 %b_4_load = load i12 %b_4_addr

]]></Node>
<StgValue><ssdm name="b_4_load"/></StgValue>
</operation>

<operation id="412" st_id="6" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:110 %mul_5 = dmul i64 %bitcast_ln11_20, i64 %temp_x_5

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="413" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:113 %b_5_load = load i12 %b_5_addr

]]></Node>
<StgValue><ssdm name="b_5_load"/></StgValue>
</operation>

<operation id="414" st_id="6" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:130 %mul_6 = dmul i64 %bitcast_ln11_24, i64 %temp_x_6

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="415" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:133 %b_6_load = load i12 %b_6_addr

]]></Node>
<StgValue><ssdm name="b_6_load"/></StgValue>
</operation>

<operation id="416" st_id="6" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:150 %mul_7 = dmul i64 %bitcast_ln11_28, i64 %temp_x_7

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>

<operation id="417" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:153 %b_7_load = load i12 %b_7_addr

]]></Node>
<StgValue><ssdm name="b_7_load"/></StgValue>
</operation>

<operation id="418" st_id="6" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:170 %mul_8 = dmul i64 %bitcast_ln11_32, i64 %temp_x_8

]]></Node>
<StgValue><ssdm name="mul_8"/></StgValue>
</operation>

<operation id="419" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:173 %b_8_load = load i12 %b_8_addr

]]></Node>
<StgValue><ssdm name="b_8_load"/></StgValue>
</operation>

<operation id="420" st_id="6" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:190 %mul_9 = dmul i64 %bitcast_ln11_36, i64 %temp_x_9

]]></Node>
<StgValue><ssdm name="mul_9"/></StgValue>
</operation>

<operation id="421" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:193 %b_9_load = load i12 %b_9_addr

]]></Node>
<StgValue><ssdm name="b_9_load"/></StgValue>
</operation>

<operation id="422" st_id="6" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:210 %mul_s = dmul i64 %bitcast_ln11_40, i64 %temp_x_10

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>

<operation id="423" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:213 %b_10_load = load i12 %b_10_addr

]]></Node>
<StgValue><ssdm name="b_10_load"/></StgValue>
</operation>

<operation id="424" st_id="6" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:230 %mul_10 = dmul i64 %bitcast_ln11_44, i64 %temp_x_11

]]></Node>
<StgValue><ssdm name="mul_10"/></StgValue>
</operation>

<operation id="425" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:233 %b_11_load = load i12 %b_11_addr

]]></Node>
<StgValue><ssdm name="b_11_load"/></StgValue>
</operation>

<operation id="426" st_id="6" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:250 %mul_11 = dmul i64 %bitcast_ln11_48, i64 %temp_x_12

]]></Node>
<StgValue><ssdm name="mul_11"/></StgValue>
</operation>

<operation id="427" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:253 %b_12_load = load i12 %b_12_addr

]]></Node>
<StgValue><ssdm name="b_12_load"/></StgValue>
</operation>

<operation id="428" st_id="6" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:270 %mul_12 = dmul i64 %bitcast_ln11_52, i64 %temp_x_13

]]></Node>
<StgValue><ssdm name="mul_12"/></StgValue>
</operation>

<operation id="429" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:273 %b_13_load = load i12 %b_13_addr

]]></Node>
<StgValue><ssdm name="b_13_load"/></StgValue>
</operation>

<operation id="430" st_id="6" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:290 %mul_13 = dmul i64 %bitcast_ln11_56, i64 %temp_x_14

]]></Node>
<StgValue><ssdm name="mul_13"/></StgValue>
</operation>

<operation id="431" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:293 %b_14_load = load i12 %b_14_addr

]]></Node>
<StgValue><ssdm name="b_14_load"/></StgValue>
</operation>

<operation id="432" st_id="6" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:310 %mul_14 = dmul i64 %bitcast_ln11_60, i64 %temp_x_15

]]></Node>
<StgValue><ssdm name="mul_14"/></StgValue>
</operation>

<operation id="433" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:313 %b_15_load = load i12 %b_15_addr

]]></Node>
<StgValue><ssdm name="b_15_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="434" st_id="7" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:11 %mul3 = dmul i64 %mul, i64 %temp_x

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="435" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:14 %bitcast_ln11_1 = bitcast i64 %b_0_load

]]></Node>
<StgValue><ssdm name="bitcast_ln11_1"/></StgValue>
</operation>

<operation id="436" st_id="7" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:15 %mul6 = dmul i64 %bitcast_ln11_1, i64 %temp_x

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="437" st_id="7" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:31 %mul3_1 = dmul i64 %mul_1, i64 %temp_x_1

]]></Node>
<StgValue><ssdm name="mul3_1"/></StgValue>
</operation>

<operation id="438" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:34 %bitcast_ln11_5 = bitcast i64 %b_1_load

]]></Node>
<StgValue><ssdm name="bitcast_ln11_5"/></StgValue>
</operation>

<operation id="439" st_id="7" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:35 %mul6_1 = dmul i64 %bitcast_ln11_5, i64 %temp_x_1

]]></Node>
<StgValue><ssdm name="mul6_1"/></StgValue>
</operation>

<operation id="440" st_id="7" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:51 %mul3_2 = dmul i64 %mul_2, i64 %temp_x_2

]]></Node>
<StgValue><ssdm name="mul3_2"/></StgValue>
</operation>

<operation id="441" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:54 %bitcast_ln11_9 = bitcast i64 %b_2_load

]]></Node>
<StgValue><ssdm name="bitcast_ln11_9"/></StgValue>
</operation>

<operation id="442" st_id="7" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:55 %mul6_2 = dmul i64 %bitcast_ln11_9, i64 %temp_x_2

]]></Node>
<StgValue><ssdm name="mul6_2"/></StgValue>
</operation>

<operation id="443" st_id="7" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:71 %mul3_3 = dmul i64 %mul_3, i64 %temp_x_3

]]></Node>
<StgValue><ssdm name="mul3_3"/></StgValue>
</operation>

<operation id="444" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:74 %bitcast_ln11_13 = bitcast i64 %b_3_load

]]></Node>
<StgValue><ssdm name="bitcast_ln11_13"/></StgValue>
</operation>

<operation id="445" st_id="7" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:75 %mul6_3 = dmul i64 %bitcast_ln11_13, i64 %temp_x_3

]]></Node>
<StgValue><ssdm name="mul6_3"/></StgValue>
</operation>

<operation id="446" st_id="7" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:91 %mul3_4 = dmul i64 %mul_4, i64 %temp_x_4

]]></Node>
<StgValue><ssdm name="mul3_4"/></StgValue>
</operation>

<operation id="447" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:94 %bitcast_ln11_17 = bitcast i64 %b_4_load

]]></Node>
<StgValue><ssdm name="bitcast_ln11_17"/></StgValue>
</operation>

<operation id="448" st_id="7" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:95 %mul6_4 = dmul i64 %bitcast_ln11_17, i64 %temp_x_4

]]></Node>
<StgValue><ssdm name="mul6_4"/></StgValue>
</operation>

<operation id="449" st_id="7" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:111 %mul3_5 = dmul i64 %mul_5, i64 %temp_x_5

]]></Node>
<StgValue><ssdm name="mul3_5"/></StgValue>
</operation>

<operation id="450" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:114 %bitcast_ln11_21 = bitcast i64 %b_5_load

]]></Node>
<StgValue><ssdm name="bitcast_ln11_21"/></StgValue>
</operation>

<operation id="451" st_id="7" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:115 %mul6_5 = dmul i64 %bitcast_ln11_21, i64 %temp_x_5

]]></Node>
<StgValue><ssdm name="mul6_5"/></StgValue>
</operation>

<operation id="452" st_id="7" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:131 %mul3_6 = dmul i64 %mul_6, i64 %temp_x_6

]]></Node>
<StgValue><ssdm name="mul3_6"/></StgValue>
</operation>

<operation id="453" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:134 %bitcast_ln11_25 = bitcast i64 %b_6_load

]]></Node>
<StgValue><ssdm name="bitcast_ln11_25"/></StgValue>
</operation>

<operation id="454" st_id="7" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:135 %mul6_6 = dmul i64 %bitcast_ln11_25, i64 %temp_x_6

]]></Node>
<StgValue><ssdm name="mul6_6"/></StgValue>
</operation>

<operation id="455" st_id="7" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:151 %mul3_7 = dmul i64 %mul_7, i64 %temp_x_7

]]></Node>
<StgValue><ssdm name="mul3_7"/></StgValue>
</operation>

<operation id="456" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:154 %bitcast_ln11_29 = bitcast i64 %b_7_load

]]></Node>
<StgValue><ssdm name="bitcast_ln11_29"/></StgValue>
</operation>

<operation id="457" st_id="7" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:155 %mul6_7 = dmul i64 %bitcast_ln11_29, i64 %temp_x_7

]]></Node>
<StgValue><ssdm name="mul6_7"/></StgValue>
</operation>

<operation id="458" st_id="7" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:171 %mul3_8 = dmul i64 %mul_8, i64 %temp_x_8

]]></Node>
<StgValue><ssdm name="mul3_8"/></StgValue>
</operation>

<operation id="459" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:174 %bitcast_ln11_33 = bitcast i64 %b_8_load

]]></Node>
<StgValue><ssdm name="bitcast_ln11_33"/></StgValue>
</operation>

<operation id="460" st_id="7" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:175 %mul6_8 = dmul i64 %bitcast_ln11_33, i64 %temp_x_8

]]></Node>
<StgValue><ssdm name="mul6_8"/></StgValue>
</operation>

<operation id="461" st_id="7" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:191 %mul3_9 = dmul i64 %mul_9, i64 %temp_x_9

]]></Node>
<StgValue><ssdm name="mul3_9"/></StgValue>
</operation>

<operation id="462" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:194 %bitcast_ln11_37 = bitcast i64 %b_9_load

]]></Node>
<StgValue><ssdm name="bitcast_ln11_37"/></StgValue>
</operation>

<operation id="463" st_id="7" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:195 %mul6_9 = dmul i64 %bitcast_ln11_37, i64 %temp_x_9

]]></Node>
<StgValue><ssdm name="mul6_9"/></StgValue>
</operation>

<operation id="464" st_id="7" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:211 %mul3_s = dmul i64 %mul_s, i64 %temp_x_10

]]></Node>
<StgValue><ssdm name="mul3_s"/></StgValue>
</operation>

<operation id="465" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:214 %bitcast_ln11_41 = bitcast i64 %b_10_load

]]></Node>
<StgValue><ssdm name="bitcast_ln11_41"/></StgValue>
</operation>

<operation id="466" st_id="7" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:215 %mul6_s = dmul i64 %bitcast_ln11_41, i64 %temp_x_10

]]></Node>
<StgValue><ssdm name="mul6_s"/></StgValue>
</operation>

<operation id="467" st_id="7" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:231 %mul3_10 = dmul i64 %mul_10, i64 %temp_x_11

]]></Node>
<StgValue><ssdm name="mul3_10"/></StgValue>
</operation>

<operation id="468" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:234 %bitcast_ln11_45 = bitcast i64 %b_11_load

]]></Node>
<StgValue><ssdm name="bitcast_ln11_45"/></StgValue>
</operation>

<operation id="469" st_id="7" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:235 %mul6_10 = dmul i64 %bitcast_ln11_45, i64 %temp_x_11

]]></Node>
<StgValue><ssdm name="mul6_10"/></StgValue>
</operation>

<operation id="470" st_id="7" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:251 %mul3_11 = dmul i64 %mul_11, i64 %temp_x_12

]]></Node>
<StgValue><ssdm name="mul3_11"/></StgValue>
</operation>

<operation id="471" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:254 %bitcast_ln11_49 = bitcast i64 %b_12_load

]]></Node>
<StgValue><ssdm name="bitcast_ln11_49"/></StgValue>
</operation>

<operation id="472" st_id="7" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:255 %mul6_11 = dmul i64 %bitcast_ln11_49, i64 %temp_x_12

]]></Node>
<StgValue><ssdm name="mul6_11"/></StgValue>
</operation>

<operation id="473" st_id="7" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:271 %mul3_12 = dmul i64 %mul_12, i64 %temp_x_13

]]></Node>
<StgValue><ssdm name="mul3_12"/></StgValue>
</operation>

<operation id="474" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:274 %bitcast_ln11_53 = bitcast i64 %b_13_load

]]></Node>
<StgValue><ssdm name="bitcast_ln11_53"/></StgValue>
</operation>

<operation id="475" st_id="7" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:275 %mul6_12 = dmul i64 %bitcast_ln11_53, i64 %temp_x_13

]]></Node>
<StgValue><ssdm name="mul6_12"/></StgValue>
</operation>

<operation id="476" st_id="7" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:291 %mul3_13 = dmul i64 %mul_13, i64 %temp_x_14

]]></Node>
<StgValue><ssdm name="mul3_13"/></StgValue>
</operation>

<operation id="477" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:294 %bitcast_ln11_57 = bitcast i64 %b_14_load

]]></Node>
<StgValue><ssdm name="bitcast_ln11_57"/></StgValue>
</operation>

<operation id="478" st_id="7" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:295 %mul6_13 = dmul i64 %bitcast_ln11_57, i64 %temp_x_14

]]></Node>
<StgValue><ssdm name="mul6_13"/></StgValue>
</operation>

<operation id="479" st_id="7" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:311 %mul3_14 = dmul i64 %mul_14, i64 %temp_x_15

]]></Node>
<StgValue><ssdm name="mul3_14"/></StgValue>
</operation>

<operation id="480" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:314 %bitcast_ln11_61 = bitcast i64 %b_15_load

]]></Node>
<StgValue><ssdm name="bitcast_ln11_61"/></StgValue>
</operation>

<operation id="481" st_id="7" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:315 %mul6_14 = dmul i64 %bitcast_ln11_61, i64 %temp_x_15

]]></Node>
<StgValue><ssdm name="mul6_14"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="482" st_id="8" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:11 %mul3 = dmul i64 %mul, i64 %temp_x

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="483" st_id="8" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:15 %mul6 = dmul i64 %bitcast_ln11_1, i64 %temp_x

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="484" st_id="8" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:31 %mul3_1 = dmul i64 %mul_1, i64 %temp_x_1

]]></Node>
<StgValue><ssdm name="mul3_1"/></StgValue>
</operation>

<operation id="485" st_id="8" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:35 %mul6_1 = dmul i64 %bitcast_ln11_5, i64 %temp_x_1

]]></Node>
<StgValue><ssdm name="mul6_1"/></StgValue>
</operation>

<operation id="486" st_id="8" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:51 %mul3_2 = dmul i64 %mul_2, i64 %temp_x_2

]]></Node>
<StgValue><ssdm name="mul3_2"/></StgValue>
</operation>

<operation id="487" st_id="8" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:55 %mul6_2 = dmul i64 %bitcast_ln11_9, i64 %temp_x_2

]]></Node>
<StgValue><ssdm name="mul6_2"/></StgValue>
</operation>

<operation id="488" st_id="8" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:71 %mul3_3 = dmul i64 %mul_3, i64 %temp_x_3

]]></Node>
<StgValue><ssdm name="mul3_3"/></StgValue>
</operation>

<operation id="489" st_id="8" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:75 %mul6_3 = dmul i64 %bitcast_ln11_13, i64 %temp_x_3

]]></Node>
<StgValue><ssdm name="mul6_3"/></StgValue>
</operation>

<operation id="490" st_id="8" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:91 %mul3_4 = dmul i64 %mul_4, i64 %temp_x_4

]]></Node>
<StgValue><ssdm name="mul3_4"/></StgValue>
</operation>

<operation id="491" st_id="8" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:95 %mul6_4 = dmul i64 %bitcast_ln11_17, i64 %temp_x_4

]]></Node>
<StgValue><ssdm name="mul6_4"/></StgValue>
</operation>

<operation id="492" st_id="8" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:111 %mul3_5 = dmul i64 %mul_5, i64 %temp_x_5

]]></Node>
<StgValue><ssdm name="mul3_5"/></StgValue>
</operation>

<operation id="493" st_id="8" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:115 %mul6_5 = dmul i64 %bitcast_ln11_21, i64 %temp_x_5

]]></Node>
<StgValue><ssdm name="mul6_5"/></StgValue>
</operation>

<operation id="494" st_id="8" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:131 %mul3_6 = dmul i64 %mul_6, i64 %temp_x_6

]]></Node>
<StgValue><ssdm name="mul3_6"/></StgValue>
</operation>

<operation id="495" st_id="8" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:135 %mul6_6 = dmul i64 %bitcast_ln11_25, i64 %temp_x_6

]]></Node>
<StgValue><ssdm name="mul6_6"/></StgValue>
</operation>

<operation id="496" st_id="8" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:151 %mul3_7 = dmul i64 %mul_7, i64 %temp_x_7

]]></Node>
<StgValue><ssdm name="mul3_7"/></StgValue>
</operation>

<operation id="497" st_id="8" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:155 %mul6_7 = dmul i64 %bitcast_ln11_29, i64 %temp_x_7

]]></Node>
<StgValue><ssdm name="mul6_7"/></StgValue>
</operation>

<operation id="498" st_id="8" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:171 %mul3_8 = dmul i64 %mul_8, i64 %temp_x_8

]]></Node>
<StgValue><ssdm name="mul3_8"/></StgValue>
</operation>

<operation id="499" st_id="8" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:175 %mul6_8 = dmul i64 %bitcast_ln11_33, i64 %temp_x_8

]]></Node>
<StgValue><ssdm name="mul6_8"/></StgValue>
</operation>

<operation id="500" st_id="8" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:191 %mul3_9 = dmul i64 %mul_9, i64 %temp_x_9

]]></Node>
<StgValue><ssdm name="mul3_9"/></StgValue>
</operation>

<operation id="501" st_id="8" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:195 %mul6_9 = dmul i64 %bitcast_ln11_37, i64 %temp_x_9

]]></Node>
<StgValue><ssdm name="mul6_9"/></StgValue>
</operation>

<operation id="502" st_id="8" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:211 %mul3_s = dmul i64 %mul_s, i64 %temp_x_10

]]></Node>
<StgValue><ssdm name="mul3_s"/></StgValue>
</operation>

<operation id="503" st_id="8" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:215 %mul6_s = dmul i64 %bitcast_ln11_41, i64 %temp_x_10

]]></Node>
<StgValue><ssdm name="mul6_s"/></StgValue>
</operation>

<operation id="504" st_id="8" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:231 %mul3_10 = dmul i64 %mul_10, i64 %temp_x_11

]]></Node>
<StgValue><ssdm name="mul3_10"/></StgValue>
</operation>

<operation id="505" st_id="8" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:235 %mul6_10 = dmul i64 %bitcast_ln11_45, i64 %temp_x_11

]]></Node>
<StgValue><ssdm name="mul6_10"/></StgValue>
</operation>

<operation id="506" st_id="8" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:251 %mul3_11 = dmul i64 %mul_11, i64 %temp_x_12

]]></Node>
<StgValue><ssdm name="mul3_11"/></StgValue>
</operation>

<operation id="507" st_id="8" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:255 %mul6_11 = dmul i64 %bitcast_ln11_49, i64 %temp_x_12

]]></Node>
<StgValue><ssdm name="mul6_11"/></StgValue>
</operation>

<operation id="508" st_id="8" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:271 %mul3_12 = dmul i64 %mul_12, i64 %temp_x_13

]]></Node>
<StgValue><ssdm name="mul3_12"/></StgValue>
</operation>

<operation id="509" st_id="8" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:275 %mul6_12 = dmul i64 %bitcast_ln11_53, i64 %temp_x_13

]]></Node>
<StgValue><ssdm name="mul6_12"/></StgValue>
</operation>

<operation id="510" st_id="8" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:291 %mul3_13 = dmul i64 %mul_13, i64 %temp_x_14

]]></Node>
<StgValue><ssdm name="mul3_13"/></StgValue>
</operation>

<operation id="511" st_id="8" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:295 %mul6_13 = dmul i64 %bitcast_ln11_57, i64 %temp_x_14

]]></Node>
<StgValue><ssdm name="mul6_13"/></StgValue>
</operation>

<operation id="512" st_id="8" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:311 %mul3_14 = dmul i64 %mul_14, i64 %temp_x_15

]]></Node>
<StgValue><ssdm name="mul3_14"/></StgValue>
</operation>

<operation id="513" st_id="8" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:315 %mul6_14 = dmul i64 %bitcast_ln11_61, i64 %temp_x_15

]]></Node>
<StgValue><ssdm name="mul6_14"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="514" st_id="9" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:11 %mul3 = dmul i64 %mul, i64 %temp_x

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="515" st_id="9" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:15 %mul6 = dmul i64 %bitcast_ln11_1, i64 %temp_x

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="516" st_id="9" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:31 %mul3_1 = dmul i64 %mul_1, i64 %temp_x_1

]]></Node>
<StgValue><ssdm name="mul3_1"/></StgValue>
</operation>

<operation id="517" st_id="9" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:35 %mul6_1 = dmul i64 %bitcast_ln11_5, i64 %temp_x_1

]]></Node>
<StgValue><ssdm name="mul6_1"/></StgValue>
</operation>

<operation id="518" st_id="9" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:51 %mul3_2 = dmul i64 %mul_2, i64 %temp_x_2

]]></Node>
<StgValue><ssdm name="mul3_2"/></StgValue>
</operation>

<operation id="519" st_id="9" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:55 %mul6_2 = dmul i64 %bitcast_ln11_9, i64 %temp_x_2

]]></Node>
<StgValue><ssdm name="mul6_2"/></StgValue>
</operation>

<operation id="520" st_id="9" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:71 %mul3_3 = dmul i64 %mul_3, i64 %temp_x_3

]]></Node>
<StgValue><ssdm name="mul3_3"/></StgValue>
</operation>

<operation id="521" st_id="9" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:75 %mul6_3 = dmul i64 %bitcast_ln11_13, i64 %temp_x_3

]]></Node>
<StgValue><ssdm name="mul6_3"/></StgValue>
</operation>

<operation id="522" st_id="9" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:91 %mul3_4 = dmul i64 %mul_4, i64 %temp_x_4

]]></Node>
<StgValue><ssdm name="mul3_4"/></StgValue>
</operation>

<operation id="523" st_id="9" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:95 %mul6_4 = dmul i64 %bitcast_ln11_17, i64 %temp_x_4

]]></Node>
<StgValue><ssdm name="mul6_4"/></StgValue>
</operation>

<operation id="524" st_id="9" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:111 %mul3_5 = dmul i64 %mul_5, i64 %temp_x_5

]]></Node>
<StgValue><ssdm name="mul3_5"/></StgValue>
</operation>

<operation id="525" st_id="9" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:115 %mul6_5 = dmul i64 %bitcast_ln11_21, i64 %temp_x_5

]]></Node>
<StgValue><ssdm name="mul6_5"/></StgValue>
</operation>

<operation id="526" st_id="9" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:131 %mul3_6 = dmul i64 %mul_6, i64 %temp_x_6

]]></Node>
<StgValue><ssdm name="mul3_6"/></StgValue>
</operation>

<operation id="527" st_id="9" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:135 %mul6_6 = dmul i64 %bitcast_ln11_25, i64 %temp_x_6

]]></Node>
<StgValue><ssdm name="mul6_6"/></StgValue>
</operation>

<operation id="528" st_id="9" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:151 %mul3_7 = dmul i64 %mul_7, i64 %temp_x_7

]]></Node>
<StgValue><ssdm name="mul3_7"/></StgValue>
</operation>

<operation id="529" st_id="9" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:155 %mul6_7 = dmul i64 %bitcast_ln11_29, i64 %temp_x_7

]]></Node>
<StgValue><ssdm name="mul6_7"/></StgValue>
</operation>

<operation id="530" st_id="9" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:171 %mul3_8 = dmul i64 %mul_8, i64 %temp_x_8

]]></Node>
<StgValue><ssdm name="mul3_8"/></StgValue>
</operation>

<operation id="531" st_id="9" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:175 %mul6_8 = dmul i64 %bitcast_ln11_33, i64 %temp_x_8

]]></Node>
<StgValue><ssdm name="mul6_8"/></StgValue>
</operation>

<operation id="532" st_id="9" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:191 %mul3_9 = dmul i64 %mul_9, i64 %temp_x_9

]]></Node>
<StgValue><ssdm name="mul3_9"/></StgValue>
</operation>

<operation id="533" st_id="9" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:195 %mul6_9 = dmul i64 %bitcast_ln11_37, i64 %temp_x_9

]]></Node>
<StgValue><ssdm name="mul6_9"/></StgValue>
</operation>

<operation id="534" st_id="9" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:211 %mul3_s = dmul i64 %mul_s, i64 %temp_x_10

]]></Node>
<StgValue><ssdm name="mul3_s"/></StgValue>
</operation>

<operation id="535" st_id="9" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:215 %mul6_s = dmul i64 %bitcast_ln11_41, i64 %temp_x_10

]]></Node>
<StgValue><ssdm name="mul6_s"/></StgValue>
</operation>

<operation id="536" st_id="9" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:231 %mul3_10 = dmul i64 %mul_10, i64 %temp_x_11

]]></Node>
<StgValue><ssdm name="mul3_10"/></StgValue>
</operation>

<operation id="537" st_id="9" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:235 %mul6_10 = dmul i64 %bitcast_ln11_45, i64 %temp_x_11

]]></Node>
<StgValue><ssdm name="mul6_10"/></StgValue>
</operation>

<operation id="538" st_id="9" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:251 %mul3_11 = dmul i64 %mul_11, i64 %temp_x_12

]]></Node>
<StgValue><ssdm name="mul3_11"/></StgValue>
</operation>

<operation id="539" st_id="9" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:255 %mul6_11 = dmul i64 %bitcast_ln11_49, i64 %temp_x_12

]]></Node>
<StgValue><ssdm name="mul6_11"/></StgValue>
</operation>

<operation id="540" st_id="9" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:271 %mul3_12 = dmul i64 %mul_12, i64 %temp_x_13

]]></Node>
<StgValue><ssdm name="mul3_12"/></StgValue>
</operation>

<operation id="541" st_id="9" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:275 %mul6_12 = dmul i64 %bitcast_ln11_53, i64 %temp_x_13

]]></Node>
<StgValue><ssdm name="mul6_12"/></StgValue>
</operation>

<operation id="542" st_id="9" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:291 %mul3_13 = dmul i64 %mul_13, i64 %temp_x_14

]]></Node>
<StgValue><ssdm name="mul3_13"/></StgValue>
</operation>

<operation id="543" st_id="9" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:295 %mul6_13 = dmul i64 %bitcast_ln11_57, i64 %temp_x_14

]]></Node>
<StgValue><ssdm name="mul6_13"/></StgValue>
</operation>

<operation id="544" st_id="9" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:311 %mul3_14 = dmul i64 %mul_14, i64 %temp_x_15

]]></Node>
<StgValue><ssdm name="mul3_14"/></StgValue>
</operation>

<operation id="545" st_id="9" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:315 %mul6_14 = dmul i64 %bitcast_ln11_61, i64 %temp_x_15

]]></Node>
<StgValue><ssdm name="mul6_14"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="546" st_id="10" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:11 %mul3 = dmul i64 %mul, i64 %temp_x

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="547" st_id="10" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:15 %mul6 = dmul i64 %bitcast_ln11_1, i64 %temp_x

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="548" st_id="10" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:31 %mul3_1 = dmul i64 %mul_1, i64 %temp_x_1

]]></Node>
<StgValue><ssdm name="mul3_1"/></StgValue>
</operation>

<operation id="549" st_id="10" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:35 %mul6_1 = dmul i64 %bitcast_ln11_5, i64 %temp_x_1

]]></Node>
<StgValue><ssdm name="mul6_1"/></StgValue>
</operation>

<operation id="550" st_id="10" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:51 %mul3_2 = dmul i64 %mul_2, i64 %temp_x_2

]]></Node>
<StgValue><ssdm name="mul3_2"/></StgValue>
</operation>

<operation id="551" st_id="10" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:55 %mul6_2 = dmul i64 %bitcast_ln11_9, i64 %temp_x_2

]]></Node>
<StgValue><ssdm name="mul6_2"/></StgValue>
</operation>

<operation id="552" st_id="10" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:71 %mul3_3 = dmul i64 %mul_3, i64 %temp_x_3

]]></Node>
<StgValue><ssdm name="mul3_3"/></StgValue>
</operation>

<operation id="553" st_id="10" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:75 %mul6_3 = dmul i64 %bitcast_ln11_13, i64 %temp_x_3

]]></Node>
<StgValue><ssdm name="mul6_3"/></StgValue>
</operation>

<operation id="554" st_id="10" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:91 %mul3_4 = dmul i64 %mul_4, i64 %temp_x_4

]]></Node>
<StgValue><ssdm name="mul3_4"/></StgValue>
</operation>

<operation id="555" st_id="10" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:95 %mul6_4 = dmul i64 %bitcast_ln11_17, i64 %temp_x_4

]]></Node>
<StgValue><ssdm name="mul6_4"/></StgValue>
</operation>

<operation id="556" st_id="10" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:111 %mul3_5 = dmul i64 %mul_5, i64 %temp_x_5

]]></Node>
<StgValue><ssdm name="mul3_5"/></StgValue>
</operation>

<operation id="557" st_id="10" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:115 %mul6_5 = dmul i64 %bitcast_ln11_21, i64 %temp_x_5

]]></Node>
<StgValue><ssdm name="mul6_5"/></StgValue>
</operation>

<operation id="558" st_id="10" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:131 %mul3_6 = dmul i64 %mul_6, i64 %temp_x_6

]]></Node>
<StgValue><ssdm name="mul3_6"/></StgValue>
</operation>

<operation id="559" st_id="10" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:135 %mul6_6 = dmul i64 %bitcast_ln11_25, i64 %temp_x_6

]]></Node>
<StgValue><ssdm name="mul6_6"/></StgValue>
</operation>

<operation id="560" st_id="10" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:151 %mul3_7 = dmul i64 %mul_7, i64 %temp_x_7

]]></Node>
<StgValue><ssdm name="mul3_7"/></StgValue>
</operation>

<operation id="561" st_id="10" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:155 %mul6_7 = dmul i64 %bitcast_ln11_29, i64 %temp_x_7

]]></Node>
<StgValue><ssdm name="mul6_7"/></StgValue>
</operation>

<operation id="562" st_id="10" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:171 %mul3_8 = dmul i64 %mul_8, i64 %temp_x_8

]]></Node>
<StgValue><ssdm name="mul3_8"/></StgValue>
</operation>

<operation id="563" st_id="10" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:175 %mul6_8 = dmul i64 %bitcast_ln11_33, i64 %temp_x_8

]]></Node>
<StgValue><ssdm name="mul6_8"/></StgValue>
</operation>

<operation id="564" st_id="10" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:191 %mul3_9 = dmul i64 %mul_9, i64 %temp_x_9

]]></Node>
<StgValue><ssdm name="mul3_9"/></StgValue>
</operation>

<operation id="565" st_id="10" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:195 %mul6_9 = dmul i64 %bitcast_ln11_37, i64 %temp_x_9

]]></Node>
<StgValue><ssdm name="mul6_9"/></StgValue>
</operation>

<operation id="566" st_id="10" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:211 %mul3_s = dmul i64 %mul_s, i64 %temp_x_10

]]></Node>
<StgValue><ssdm name="mul3_s"/></StgValue>
</operation>

<operation id="567" st_id="10" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:215 %mul6_s = dmul i64 %bitcast_ln11_41, i64 %temp_x_10

]]></Node>
<StgValue><ssdm name="mul6_s"/></StgValue>
</operation>

<operation id="568" st_id="10" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:231 %mul3_10 = dmul i64 %mul_10, i64 %temp_x_11

]]></Node>
<StgValue><ssdm name="mul3_10"/></StgValue>
</operation>

<operation id="569" st_id="10" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:235 %mul6_10 = dmul i64 %bitcast_ln11_45, i64 %temp_x_11

]]></Node>
<StgValue><ssdm name="mul6_10"/></StgValue>
</operation>

<operation id="570" st_id="10" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:251 %mul3_11 = dmul i64 %mul_11, i64 %temp_x_12

]]></Node>
<StgValue><ssdm name="mul3_11"/></StgValue>
</operation>

<operation id="571" st_id="10" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:255 %mul6_11 = dmul i64 %bitcast_ln11_49, i64 %temp_x_12

]]></Node>
<StgValue><ssdm name="mul6_11"/></StgValue>
</operation>

<operation id="572" st_id="10" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:271 %mul3_12 = dmul i64 %mul_12, i64 %temp_x_13

]]></Node>
<StgValue><ssdm name="mul3_12"/></StgValue>
</operation>

<operation id="573" st_id="10" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:275 %mul6_12 = dmul i64 %bitcast_ln11_53, i64 %temp_x_13

]]></Node>
<StgValue><ssdm name="mul6_12"/></StgValue>
</operation>

<operation id="574" st_id="10" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:291 %mul3_13 = dmul i64 %mul_13, i64 %temp_x_14

]]></Node>
<StgValue><ssdm name="mul3_13"/></StgValue>
</operation>

<operation id="575" st_id="10" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:295 %mul6_13 = dmul i64 %bitcast_ln11_57, i64 %temp_x_14

]]></Node>
<StgValue><ssdm name="mul6_13"/></StgValue>
</operation>

<operation id="576" st_id="10" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:311 %mul3_14 = dmul i64 %mul_14, i64 %temp_x_15

]]></Node>
<StgValue><ssdm name="mul3_14"/></StgValue>
</operation>

<operation id="577" st_id="10" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:315 %mul6_14 = dmul i64 %bitcast_ln11_61, i64 %temp_x_15

]]></Node>
<StgValue><ssdm name="mul6_14"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="578" st_id="11" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:16 %add = dadd i64 %mul3, i64 %mul6

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="579" st_id="11" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:36 %add_1 = dadd i64 %mul3_1, i64 %mul6_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="580" st_id="11" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:56 %add_2 = dadd i64 %mul3_2, i64 %mul6_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>

<operation id="581" st_id="11" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:76 %add_3 = dadd i64 %mul3_3, i64 %mul6_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>

<operation id="582" st_id="11" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:96 %add_4 = dadd i64 %mul3_4, i64 %mul6_4

]]></Node>
<StgValue><ssdm name="add_4"/></StgValue>
</operation>

<operation id="583" st_id="11" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:116 %add_5 = dadd i64 %mul3_5, i64 %mul6_5

]]></Node>
<StgValue><ssdm name="add_5"/></StgValue>
</operation>

<operation id="584" st_id="11" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:136 %add_6 = dadd i64 %mul3_6, i64 %mul6_6

]]></Node>
<StgValue><ssdm name="add_6"/></StgValue>
</operation>

<operation id="585" st_id="11" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:156 %add_7 = dadd i64 %mul3_7, i64 %mul6_7

]]></Node>
<StgValue><ssdm name="add_7"/></StgValue>
</operation>

<operation id="586" st_id="11" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:176 %add_8 = dadd i64 %mul3_8, i64 %mul6_8

]]></Node>
<StgValue><ssdm name="add_8"/></StgValue>
</operation>

<operation id="587" st_id="11" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:196 %add_9 = dadd i64 %mul3_9, i64 %mul6_9

]]></Node>
<StgValue><ssdm name="add_9"/></StgValue>
</operation>

<operation id="588" st_id="11" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:216 %add_s = dadd i64 %mul3_s, i64 %mul6_s

]]></Node>
<StgValue><ssdm name="add_s"/></StgValue>
</operation>

<operation id="589" st_id="11" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:236 %add_10 = dadd i64 %mul3_10, i64 %mul6_10

]]></Node>
<StgValue><ssdm name="add_10"/></StgValue>
</operation>

<operation id="590" st_id="11" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:256 %add_11 = dadd i64 %mul3_11, i64 %mul6_11

]]></Node>
<StgValue><ssdm name="add_11"/></StgValue>
</operation>

<operation id="591" st_id="11" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:276 %add_12 = dadd i64 %mul3_12, i64 %mul6_12

]]></Node>
<StgValue><ssdm name="add_12"/></StgValue>
</operation>

<operation id="592" st_id="11" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:296 %add_13 = dadd i64 %mul3_13, i64 %mul6_13

]]></Node>
<StgValue><ssdm name="add_13"/></StgValue>
</operation>

<operation id="593" st_id="11" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:316 %add_14 = dadd i64 %mul3_14, i64 %mul6_14

]]></Node>
<StgValue><ssdm name="add_14"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="594" st_id="12" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:16 %add = dadd i64 %mul3, i64 %mul6

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="595" st_id="12" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:36 %add_1 = dadd i64 %mul3_1, i64 %mul6_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="596" st_id="12" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:56 %add_2 = dadd i64 %mul3_2, i64 %mul6_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>

<operation id="597" st_id="12" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:76 %add_3 = dadd i64 %mul3_3, i64 %mul6_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>

<operation id="598" st_id="12" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:96 %add_4 = dadd i64 %mul3_4, i64 %mul6_4

]]></Node>
<StgValue><ssdm name="add_4"/></StgValue>
</operation>

<operation id="599" st_id="12" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:116 %add_5 = dadd i64 %mul3_5, i64 %mul6_5

]]></Node>
<StgValue><ssdm name="add_5"/></StgValue>
</operation>

<operation id="600" st_id="12" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:136 %add_6 = dadd i64 %mul3_6, i64 %mul6_6

]]></Node>
<StgValue><ssdm name="add_6"/></StgValue>
</operation>

<operation id="601" st_id="12" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:156 %add_7 = dadd i64 %mul3_7, i64 %mul6_7

]]></Node>
<StgValue><ssdm name="add_7"/></StgValue>
</operation>

<operation id="602" st_id="12" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:176 %add_8 = dadd i64 %mul3_8, i64 %mul6_8

]]></Node>
<StgValue><ssdm name="add_8"/></StgValue>
</operation>

<operation id="603" st_id="12" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:196 %add_9 = dadd i64 %mul3_9, i64 %mul6_9

]]></Node>
<StgValue><ssdm name="add_9"/></StgValue>
</operation>

<operation id="604" st_id="12" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:216 %add_s = dadd i64 %mul3_s, i64 %mul6_s

]]></Node>
<StgValue><ssdm name="add_s"/></StgValue>
</operation>

<operation id="605" st_id="12" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:236 %add_10 = dadd i64 %mul3_10, i64 %mul6_10

]]></Node>
<StgValue><ssdm name="add_10"/></StgValue>
</operation>

<operation id="606" st_id="12" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:256 %add_11 = dadd i64 %mul3_11, i64 %mul6_11

]]></Node>
<StgValue><ssdm name="add_11"/></StgValue>
</operation>

<operation id="607" st_id="12" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:276 %add_12 = dadd i64 %mul3_12, i64 %mul6_12

]]></Node>
<StgValue><ssdm name="add_12"/></StgValue>
</operation>

<operation id="608" st_id="12" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:296 %add_13 = dadd i64 %mul3_13, i64 %mul6_13

]]></Node>
<StgValue><ssdm name="add_13"/></StgValue>
</operation>

<operation id="609" st_id="12" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:316 %add_14 = dadd i64 %mul3_14, i64 %mul6_14

]]></Node>
<StgValue><ssdm name="add_14"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="610" st_id="13" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:16 %add = dadd i64 %mul3, i64 %mul6

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="611" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:17 %c_0_addr = getelementptr i64 %c_0, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="c_0_addr"/></StgValue>
</operation>

<operation id="612" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:18 %c_0_load = load i12 %c_0_addr

]]></Node>
<StgValue><ssdm name="c_0_load"/></StgValue>
</operation>

<operation id="613" st_id="13" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:36 %add_1 = dadd i64 %mul3_1, i64 %mul6_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="614" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:37 %c_1_addr = getelementptr i64 %c_1, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="c_1_addr"/></StgValue>
</operation>

<operation id="615" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:38 %c_1_load = load i12 %c_1_addr

]]></Node>
<StgValue><ssdm name="c_1_load"/></StgValue>
</operation>

<operation id="616" st_id="13" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:56 %add_2 = dadd i64 %mul3_2, i64 %mul6_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>

<operation id="617" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:57 %c_2_addr = getelementptr i64 %c_2, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="c_2_addr"/></StgValue>
</operation>

<operation id="618" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:58 %c_2_load = load i12 %c_2_addr

]]></Node>
<StgValue><ssdm name="c_2_load"/></StgValue>
</operation>

<operation id="619" st_id="13" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:76 %add_3 = dadd i64 %mul3_3, i64 %mul6_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>

<operation id="620" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:77 %c_3_addr = getelementptr i64 %c_3, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="c_3_addr"/></StgValue>
</operation>

<operation id="621" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:78 %c_3_load = load i12 %c_3_addr

]]></Node>
<StgValue><ssdm name="c_3_load"/></StgValue>
</operation>

<operation id="622" st_id="13" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:96 %add_4 = dadd i64 %mul3_4, i64 %mul6_4

]]></Node>
<StgValue><ssdm name="add_4"/></StgValue>
</operation>

<operation id="623" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:97 %c_4_addr = getelementptr i64 %c_4, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="c_4_addr"/></StgValue>
</operation>

<operation id="624" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:98 %c_4_load = load i12 %c_4_addr

]]></Node>
<StgValue><ssdm name="c_4_load"/></StgValue>
</operation>

<operation id="625" st_id="13" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:116 %add_5 = dadd i64 %mul3_5, i64 %mul6_5

]]></Node>
<StgValue><ssdm name="add_5"/></StgValue>
</operation>

<operation id="626" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:117 %c_5_addr = getelementptr i64 %c_5, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="c_5_addr"/></StgValue>
</operation>

<operation id="627" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:118 %c_5_load = load i12 %c_5_addr

]]></Node>
<StgValue><ssdm name="c_5_load"/></StgValue>
</operation>

<operation id="628" st_id="13" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:136 %add_6 = dadd i64 %mul3_6, i64 %mul6_6

]]></Node>
<StgValue><ssdm name="add_6"/></StgValue>
</operation>

<operation id="629" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:137 %c_6_addr = getelementptr i64 %c_6, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="c_6_addr"/></StgValue>
</operation>

<operation id="630" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:138 %c_6_load = load i12 %c_6_addr

]]></Node>
<StgValue><ssdm name="c_6_load"/></StgValue>
</operation>

<operation id="631" st_id="13" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:156 %add_7 = dadd i64 %mul3_7, i64 %mul6_7

]]></Node>
<StgValue><ssdm name="add_7"/></StgValue>
</operation>

<operation id="632" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:157 %c_7_addr = getelementptr i64 %c_7, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="c_7_addr"/></StgValue>
</operation>

<operation id="633" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:158 %c_7_load = load i12 %c_7_addr

]]></Node>
<StgValue><ssdm name="c_7_load"/></StgValue>
</operation>

<operation id="634" st_id="13" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:176 %add_8 = dadd i64 %mul3_8, i64 %mul6_8

]]></Node>
<StgValue><ssdm name="add_8"/></StgValue>
</operation>

<operation id="635" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:177 %c_8_addr = getelementptr i64 %c_8, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="c_8_addr"/></StgValue>
</operation>

<operation id="636" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:178 %c_8_load = load i12 %c_8_addr

]]></Node>
<StgValue><ssdm name="c_8_load"/></StgValue>
</operation>

<operation id="637" st_id="13" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:196 %add_9 = dadd i64 %mul3_9, i64 %mul6_9

]]></Node>
<StgValue><ssdm name="add_9"/></StgValue>
</operation>

<operation id="638" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:197 %c_9_addr = getelementptr i64 %c_9, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="c_9_addr"/></StgValue>
</operation>

<operation id="639" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:198 %c_9_load = load i12 %c_9_addr

]]></Node>
<StgValue><ssdm name="c_9_load"/></StgValue>
</operation>

<operation id="640" st_id="13" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:216 %add_s = dadd i64 %mul3_s, i64 %mul6_s

]]></Node>
<StgValue><ssdm name="add_s"/></StgValue>
</operation>

<operation id="641" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:217 %c_10_addr = getelementptr i64 %c_10, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="c_10_addr"/></StgValue>
</operation>

<operation id="642" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:218 %c_10_load = load i12 %c_10_addr

]]></Node>
<StgValue><ssdm name="c_10_load"/></StgValue>
</operation>

<operation id="643" st_id="13" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:236 %add_10 = dadd i64 %mul3_10, i64 %mul6_10

]]></Node>
<StgValue><ssdm name="add_10"/></StgValue>
</operation>

<operation id="644" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:237 %c_11_addr = getelementptr i64 %c_11, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="c_11_addr"/></StgValue>
</operation>

<operation id="645" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:238 %c_11_load = load i12 %c_11_addr

]]></Node>
<StgValue><ssdm name="c_11_load"/></StgValue>
</operation>

<operation id="646" st_id="13" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:256 %add_11 = dadd i64 %mul3_11, i64 %mul6_11

]]></Node>
<StgValue><ssdm name="add_11"/></StgValue>
</operation>

<operation id="647" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:257 %c_12_addr = getelementptr i64 %c_12, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="c_12_addr"/></StgValue>
</operation>

<operation id="648" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:258 %c_12_load = load i12 %c_12_addr

]]></Node>
<StgValue><ssdm name="c_12_load"/></StgValue>
</operation>

<operation id="649" st_id="13" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:276 %add_12 = dadd i64 %mul3_12, i64 %mul6_12

]]></Node>
<StgValue><ssdm name="add_12"/></StgValue>
</operation>

<operation id="650" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:277 %c_13_addr = getelementptr i64 %c_13, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="c_13_addr"/></StgValue>
</operation>

<operation id="651" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:278 %c_13_load = load i12 %c_13_addr

]]></Node>
<StgValue><ssdm name="c_13_load"/></StgValue>
</operation>

<operation id="652" st_id="13" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:296 %add_13 = dadd i64 %mul3_13, i64 %mul6_13

]]></Node>
<StgValue><ssdm name="add_13"/></StgValue>
</operation>

<operation id="653" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:297 %c_14_addr = getelementptr i64 %c_14, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="c_14_addr"/></StgValue>
</operation>

<operation id="654" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:298 %c_14_load = load i12 %c_14_addr

]]></Node>
<StgValue><ssdm name="c_14_load"/></StgValue>
</operation>

<operation id="655" st_id="13" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:316 %add_14 = dadd i64 %mul3_14, i64 %mul6_14

]]></Node>
<StgValue><ssdm name="add_14"/></StgValue>
</operation>

<operation id="656" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:317 %c_15_addr = getelementptr i64 %c_15, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="c_15_addr"/></StgValue>
</operation>

<operation id="657" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:318 %c_15_load = load i12 %c_15_addr

]]></Node>
<StgValue><ssdm name="c_15_load"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="658" st_id="14" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:16 %add = dadd i64 %mul3, i64 %mul6

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="659" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:18 %c_0_load = load i12 %c_0_addr

]]></Node>
<StgValue><ssdm name="c_0_load"/></StgValue>
</operation>

<operation id="660" st_id="14" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:36 %add_1 = dadd i64 %mul3_1, i64 %mul6_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="661" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:38 %c_1_load = load i12 %c_1_addr

]]></Node>
<StgValue><ssdm name="c_1_load"/></StgValue>
</operation>

<operation id="662" st_id="14" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:56 %add_2 = dadd i64 %mul3_2, i64 %mul6_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>

<operation id="663" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:58 %c_2_load = load i12 %c_2_addr

]]></Node>
<StgValue><ssdm name="c_2_load"/></StgValue>
</operation>

<operation id="664" st_id="14" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:76 %add_3 = dadd i64 %mul3_3, i64 %mul6_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>

<operation id="665" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:78 %c_3_load = load i12 %c_3_addr

]]></Node>
<StgValue><ssdm name="c_3_load"/></StgValue>
</operation>

<operation id="666" st_id="14" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:96 %add_4 = dadd i64 %mul3_4, i64 %mul6_4

]]></Node>
<StgValue><ssdm name="add_4"/></StgValue>
</operation>

<operation id="667" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:98 %c_4_load = load i12 %c_4_addr

]]></Node>
<StgValue><ssdm name="c_4_load"/></StgValue>
</operation>

<operation id="668" st_id="14" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:116 %add_5 = dadd i64 %mul3_5, i64 %mul6_5

]]></Node>
<StgValue><ssdm name="add_5"/></StgValue>
</operation>

<operation id="669" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:118 %c_5_load = load i12 %c_5_addr

]]></Node>
<StgValue><ssdm name="c_5_load"/></StgValue>
</operation>

<operation id="670" st_id="14" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:136 %add_6 = dadd i64 %mul3_6, i64 %mul6_6

]]></Node>
<StgValue><ssdm name="add_6"/></StgValue>
</operation>

<operation id="671" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:138 %c_6_load = load i12 %c_6_addr

]]></Node>
<StgValue><ssdm name="c_6_load"/></StgValue>
</operation>

<operation id="672" st_id="14" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:156 %add_7 = dadd i64 %mul3_7, i64 %mul6_7

]]></Node>
<StgValue><ssdm name="add_7"/></StgValue>
</operation>

<operation id="673" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:158 %c_7_load = load i12 %c_7_addr

]]></Node>
<StgValue><ssdm name="c_7_load"/></StgValue>
</operation>

<operation id="674" st_id="14" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:176 %add_8 = dadd i64 %mul3_8, i64 %mul6_8

]]></Node>
<StgValue><ssdm name="add_8"/></StgValue>
</operation>

<operation id="675" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:178 %c_8_load = load i12 %c_8_addr

]]></Node>
<StgValue><ssdm name="c_8_load"/></StgValue>
</operation>

<operation id="676" st_id="14" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:196 %add_9 = dadd i64 %mul3_9, i64 %mul6_9

]]></Node>
<StgValue><ssdm name="add_9"/></StgValue>
</operation>

<operation id="677" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:198 %c_9_load = load i12 %c_9_addr

]]></Node>
<StgValue><ssdm name="c_9_load"/></StgValue>
</operation>

<operation id="678" st_id="14" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:216 %add_s = dadd i64 %mul3_s, i64 %mul6_s

]]></Node>
<StgValue><ssdm name="add_s"/></StgValue>
</operation>

<operation id="679" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:218 %c_10_load = load i12 %c_10_addr

]]></Node>
<StgValue><ssdm name="c_10_load"/></StgValue>
</operation>

<operation id="680" st_id="14" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:236 %add_10 = dadd i64 %mul3_10, i64 %mul6_10

]]></Node>
<StgValue><ssdm name="add_10"/></StgValue>
</operation>

<operation id="681" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:238 %c_11_load = load i12 %c_11_addr

]]></Node>
<StgValue><ssdm name="c_11_load"/></StgValue>
</operation>

<operation id="682" st_id="14" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:256 %add_11 = dadd i64 %mul3_11, i64 %mul6_11

]]></Node>
<StgValue><ssdm name="add_11"/></StgValue>
</operation>

<operation id="683" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:258 %c_12_load = load i12 %c_12_addr

]]></Node>
<StgValue><ssdm name="c_12_load"/></StgValue>
</operation>

<operation id="684" st_id="14" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:276 %add_12 = dadd i64 %mul3_12, i64 %mul6_12

]]></Node>
<StgValue><ssdm name="add_12"/></StgValue>
</operation>

<operation id="685" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:278 %c_13_load = load i12 %c_13_addr

]]></Node>
<StgValue><ssdm name="c_13_load"/></StgValue>
</operation>

<operation id="686" st_id="14" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:296 %add_13 = dadd i64 %mul3_13, i64 %mul6_13

]]></Node>
<StgValue><ssdm name="add_13"/></StgValue>
</operation>

<operation id="687" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:298 %c_14_load = load i12 %c_14_addr

]]></Node>
<StgValue><ssdm name="c_14_load"/></StgValue>
</operation>

<operation id="688" st_id="14" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:316 %add_14 = dadd i64 %mul3_14, i64 %mul6_14

]]></Node>
<StgValue><ssdm name="add_14"/></StgValue>
</operation>

<operation id="689" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="12">
<![CDATA[
arrayidx115.case.0.split:318 %c_15_load = load i12 %c_15_addr

]]></Node>
<StgValue><ssdm name="c_15_load"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="690" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:19 %bitcast_ln11_2 = bitcast i64 %c_0_load

]]></Node>
<StgValue><ssdm name="bitcast_ln11_2"/></StgValue>
</operation>

<operation id="691" st_id="15" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:20 %add9 = dadd i64 %add, i64 %bitcast_ln11_2

]]></Node>
<StgValue><ssdm name="add9"/></StgValue>
</operation>

<operation id="692" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:39 %bitcast_ln11_6 = bitcast i64 %c_1_load

]]></Node>
<StgValue><ssdm name="bitcast_ln11_6"/></StgValue>
</operation>

<operation id="693" st_id="15" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:40 %add9_1 = dadd i64 %add_1, i64 %bitcast_ln11_6

]]></Node>
<StgValue><ssdm name="add9_1"/></StgValue>
</operation>

<operation id="694" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:59 %bitcast_ln11_10 = bitcast i64 %c_2_load

]]></Node>
<StgValue><ssdm name="bitcast_ln11_10"/></StgValue>
</operation>

<operation id="695" st_id="15" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:60 %add9_2 = dadd i64 %add_2, i64 %bitcast_ln11_10

]]></Node>
<StgValue><ssdm name="add9_2"/></StgValue>
</operation>

<operation id="696" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:79 %bitcast_ln11_14 = bitcast i64 %c_3_load

]]></Node>
<StgValue><ssdm name="bitcast_ln11_14"/></StgValue>
</operation>

<operation id="697" st_id="15" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:80 %add9_3 = dadd i64 %add_3, i64 %bitcast_ln11_14

]]></Node>
<StgValue><ssdm name="add9_3"/></StgValue>
</operation>

<operation id="698" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:99 %bitcast_ln11_18 = bitcast i64 %c_4_load

]]></Node>
<StgValue><ssdm name="bitcast_ln11_18"/></StgValue>
</operation>

<operation id="699" st_id="15" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:100 %add9_4 = dadd i64 %add_4, i64 %bitcast_ln11_18

]]></Node>
<StgValue><ssdm name="add9_4"/></StgValue>
</operation>

<operation id="700" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:119 %bitcast_ln11_22 = bitcast i64 %c_5_load

]]></Node>
<StgValue><ssdm name="bitcast_ln11_22"/></StgValue>
</operation>

<operation id="701" st_id="15" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:120 %add9_5 = dadd i64 %add_5, i64 %bitcast_ln11_22

]]></Node>
<StgValue><ssdm name="add9_5"/></StgValue>
</operation>

<operation id="702" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:139 %bitcast_ln11_26 = bitcast i64 %c_6_load

]]></Node>
<StgValue><ssdm name="bitcast_ln11_26"/></StgValue>
</operation>

<operation id="703" st_id="15" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:140 %add9_6 = dadd i64 %add_6, i64 %bitcast_ln11_26

]]></Node>
<StgValue><ssdm name="add9_6"/></StgValue>
</operation>

<operation id="704" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:159 %bitcast_ln11_30 = bitcast i64 %c_7_load

]]></Node>
<StgValue><ssdm name="bitcast_ln11_30"/></StgValue>
</operation>

<operation id="705" st_id="15" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:160 %add9_7 = dadd i64 %add_7, i64 %bitcast_ln11_30

]]></Node>
<StgValue><ssdm name="add9_7"/></StgValue>
</operation>

<operation id="706" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:179 %bitcast_ln11_34 = bitcast i64 %c_8_load

]]></Node>
<StgValue><ssdm name="bitcast_ln11_34"/></StgValue>
</operation>

<operation id="707" st_id="15" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:180 %add9_8 = dadd i64 %add_8, i64 %bitcast_ln11_34

]]></Node>
<StgValue><ssdm name="add9_8"/></StgValue>
</operation>

<operation id="708" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:199 %bitcast_ln11_38 = bitcast i64 %c_9_load

]]></Node>
<StgValue><ssdm name="bitcast_ln11_38"/></StgValue>
</operation>

<operation id="709" st_id="15" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:200 %add9_9 = dadd i64 %add_9, i64 %bitcast_ln11_38

]]></Node>
<StgValue><ssdm name="add9_9"/></StgValue>
</operation>

<operation id="710" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:219 %bitcast_ln11_42 = bitcast i64 %c_10_load

]]></Node>
<StgValue><ssdm name="bitcast_ln11_42"/></StgValue>
</operation>

<operation id="711" st_id="15" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:220 %add9_s = dadd i64 %add_s, i64 %bitcast_ln11_42

]]></Node>
<StgValue><ssdm name="add9_s"/></StgValue>
</operation>

<operation id="712" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:239 %bitcast_ln11_46 = bitcast i64 %c_11_load

]]></Node>
<StgValue><ssdm name="bitcast_ln11_46"/></StgValue>
</operation>

<operation id="713" st_id="15" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:240 %add9_10 = dadd i64 %add_10, i64 %bitcast_ln11_46

]]></Node>
<StgValue><ssdm name="add9_10"/></StgValue>
</operation>

<operation id="714" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:259 %bitcast_ln11_50 = bitcast i64 %c_12_load

]]></Node>
<StgValue><ssdm name="bitcast_ln11_50"/></StgValue>
</operation>

<operation id="715" st_id="15" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:260 %add9_11 = dadd i64 %add_11, i64 %bitcast_ln11_50

]]></Node>
<StgValue><ssdm name="add9_11"/></StgValue>
</operation>

<operation id="716" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:279 %bitcast_ln11_54 = bitcast i64 %c_13_load

]]></Node>
<StgValue><ssdm name="bitcast_ln11_54"/></StgValue>
</operation>

<operation id="717" st_id="15" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:280 %add9_12 = dadd i64 %add_12, i64 %bitcast_ln11_54

]]></Node>
<StgValue><ssdm name="add9_12"/></StgValue>
</operation>

<operation id="718" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:299 %bitcast_ln11_58 = bitcast i64 %c_14_load

]]></Node>
<StgValue><ssdm name="bitcast_ln11_58"/></StgValue>
</operation>

<operation id="719" st_id="15" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:300 %add9_13 = dadd i64 %add_13, i64 %bitcast_ln11_58

]]></Node>
<StgValue><ssdm name="add9_13"/></StgValue>
</operation>

<operation id="720" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:319 %bitcast_ln11_62 = bitcast i64 %c_15_load

]]></Node>
<StgValue><ssdm name="bitcast_ln11_62"/></StgValue>
</operation>

<operation id="721" st_id="15" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:320 %add9_14 = dadd i64 %add_14, i64 %bitcast_ln11_62

]]></Node>
<StgValue><ssdm name="add9_14"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="722" st_id="16" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:20 %add9 = dadd i64 %add, i64 %bitcast_ln11_2

]]></Node>
<StgValue><ssdm name="add9"/></StgValue>
</operation>

<operation id="723" st_id="16" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:40 %add9_1 = dadd i64 %add_1, i64 %bitcast_ln11_6

]]></Node>
<StgValue><ssdm name="add9_1"/></StgValue>
</operation>

<operation id="724" st_id="16" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:60 %add9_2 = dadd i64 %add_2, i64 %bitcast_ln11_10

]]></Node>
<StgValue><ssdm name="add9_2"/></StgValue>
</operation>

<operation id="725" st_id="16" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:80 %add9_3 = dadd i64 %add_3, i64 %bitcast_ln11_14

]]></Node>
<StgValue><ssdm name="add9_3"/></StgValue>
</operation>

<operation id="726" st_id="16" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:100 %add9_4 = dadd i64 %add_4, i64 %bitcast_ln11_18

]]></Node>
<StgValue><ssdm name="add9_4"/></StgValue>
</operation>

<operation id="727" st_id="16" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:120 %add9_5 = dadd i64 %add_5, i64 %bitcast_ln11_22

]]></Node>
<StgValue><ssdm name="add9_5"/></StgValue>
</operation>

<operation id="728" st_id="16" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:140 %add9_6 = dadd i64 %add_6, i64 %bitcast_ln11_26

]]></Node>
<StgValue><ssdm name="add9_6"/></StgValue>
</operation>

<operation id="729" st_id="16" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:160 %add9_7 = dadd i64 %add_7, i64 %bitcast_ln11_30

]]></Node>
<StgValue><ssdm name="add9_7"/></StgValue>
</operation>

<operation id="730" st_id="16" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:180 %add9_8 = dadd i64 %add_8, i64 %bitcast_ln11_34

]]></Node>
<StgValue><ssdm name="add9_8"/></StgValue>
</operation>

<operation id="731" st_id="16" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:200 %add9_9 = dadd i64 %add_9, i64 %bitcast_ln11_38

]]></Node>
<StgValue><ssdm name="add9_9"/></StgValue>
</operation>

<operation id="732" st_id="16" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:220 %add9_s = dadd i64 %add_s, i64 %bitcast_ln11_42

]]></Node>
<StgValue><ssdm name="add9_s"/></StgValue>
</operation>

<operation id="733" st_id="16" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:240 %add9_10 = dadd i64 %add_10, i64 %bitcast_ln11_46

]]></Node>
<StgValue><ssdm name="add9_10"/></StgValue>
</operation>

<operation id="734" st_id="16" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:260 %add9_11 = dadd i64 %add_11, i64 %bitcast_ln11_50

]]></Node>
<StgValue><ssdm name="add9_11"/></StgValue>
</operation>

<operation id="735" st_id="16" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:280 %add9_12 = dadd i64 %add_12, i64 %bitcast_ln11_54

]]></Node>
<StgValue><ssdm name="add9_12"/></StgValue>
</operation>

<operation id="736" st_id="16" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:300 %add9_13 = dadd i64 %add_13, i64 %bitcast_ln11_58

]]></Node>
<StgValue><ssdm name="add9_13"/></StgValue>
</operation>

<operation id="737" st_id="16" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:320 %add9_14 = dadd i64 %add_14, i64 %bitcast_ln11_62

]]></Node>
<StgValue><ssdm name="add9_14"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="738" st_id="17" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:20 %add9 = dadd i64 %add, i64 %bitcast_ln11_2

]]></Node>
<StgValue><ssdm name="add9"/></StgValue>
</operation>

<operation id="739" st_id="17" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:40 %add9_1 = dadd i64 %add_1, i64 %bitcast_ln11_6

]]></Node>
<StgValue><ssdm name="add9_1"/></StgValue>
</operation>

<operation id="740" st_id="17" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:60 %add9_2 = dadd i64 %add_2, i64 %bitcast_ln11_10

]]></Node>
<StgValue><ssdm name="add9_2"/></StgValue>
</operation>

<operation id="741" st_id="17" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:80 %add9_3 = dadd i64 %add_3, i64 %bitcast_ln11_14

]]></Node>
<StgValue><ssdm name="add9_3"/></StgValue>
</operation>

<operation id="742" st_id="17" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:100 %add9_4 = dadd i64 %add_4, i64 %bitcast_ln11_18

]]></Node>
<StgValue><ssdm name="add9_4"/></StgValue>
</operation>

<operation id="743" st_id="17" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:120 %add9_5 = dadd i64 %add_5, i64 %bitcast_ln11_22

]]></Node>
<StgValue><ssdm name="add9_5"/></StgValue>
</operation>

<operation id="744" st_id="17" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:140 %add9_6 = dadd i64 %add_6, i64 %bitcast_ln11_26

]]></Node>
<StgValue><ssdm name="add9_6"/></StgValue>
</operation>

<operation id="745" st_id="17" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:160 %add9_7 = dadd i64 %add_7, i64 %bitcast_ln11_30

]]></Node>
<StgValue><ssdm name="add9_7"/></StgValue>
</operation>

<operation id="746" st_id="17" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:180 %add9_8 = dadd i64 %add_8, i64 %bitcast_ln11_34

]]></Node>
<StgValue><ssdm name="add9_8"/></StgValue>
</operation>

<operation id="747" st_id="17" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:200 %add9_9 = dadd i64 %add_9, i64 %bitcast_ln11_38

]]></Node>
<StgValue><ssdm name="add9_9"/></StgValue>
</operation>

<operation id="748" st_id="17" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:220 %add9_s = dadd i64 %add_s, i64 %bitcast_ln11_42

]]></Node>
<StgValue><ssdm name="add9_s"/></StgValue>
</operation>

<operation id="749" st_id="17" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:240 %add9_10 = dadd i64 %add_10, i64 %bitcast_ln11_46

]]></Node>
<StgValue><ssdm name="add9_10"/></StgValue>
</operation>

<operation id="750" st_id="17" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:260 %add9_11 = dadd i64 %add_11, i64 %bitcast_ln11_50

]]></Node>
<StgValue><ssdm name="add9_11"/></StgValue>
</operation>

<operation id="751" st_id="17" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:280 %add9_12 = dadd i64 %add_12, i64 %bitcast_ln11_54

]]></Node>
<StgValue><ssdm name="add9_12"/></StgValue>
</operation>

<operation id="752" st_id="17" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:300 %add9_13 = dadd i64 %add_13, i64 %bitcast_ln11_58

]]></Node>
<StgValue><ssdm name="add9_13"/></StgValue>
</operation>

<operation id="753" st_id="17" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:320 %add9_14 = dadd i64 %add_14, i64 %bitcast_ln11_62

]]></Node>
<StgValue><ssdm name="add9_14"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="754" st_id="18" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:20 %add9 = dadd i64 %add, i64 %bitcast_ln11_2

]]></Node>
<StgValue><ssdm name="add9"/></StgValue>
</operation>

<operation id="755" st_id="18" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:40 %add9_1 = dadd i64 %add_1, i64 %bitcast_ln11_6

]]></Node>
<StgValue><ssdm name="add9_1"/></StgValue>
</operation>

<operation id="756" st_id="18" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:60 %add9_2 = dadd i64 %add_2, i64 %bitcast_ln11_10

]]></Node>
<StgValue><ssdm name="add9_2"/></StgValue>
</operation>

<operation id="757" st_id="18" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:80 %add9_3 = dadd i64 %add_3, i64 %bitcast_ln11_14

]]></Node>
<StgValue><ssdm name="add9_3"/></StgValue>
</operation>

<operation id="758" st_id="18" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:100 %add9_4 = dadd i64 %add_4, i64 %bitcast_ln11_18

]]></Node>
<StgValue><ssdm name="add9_4"/></StgValue>
</operation>

<operation id="759" st_id="18" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:120 %add9_5 = dadd i64 %add_5, i64 %bitcast_ln11_22

]]></Node>
<StgValue><ssdm name="add9_5"/></StgValue>
</operation>

<operation id="760" st_id="18" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:140 %add9_6 = dadd i64 %add_6, i64 %bitcast_ln11_26

]]></Node>
<StgValue><ssdm name="add9_6"/></StgValue>
</operation>

<operation id="761" st_id="18" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:160 %add9_7 = dadd i64 %add_7, i64 %bitcast_ln11_30

]]></Node>
<StgValue><ssdm name="add9_7"/></StgValue>
</operation>

<operation id="762" st_id="18" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:180 %add9_8 = dadd i64 %add_8, i64 %bitcast_ln11_34

]]></Node>
<StgValue><ssdm name="add9_8"/></StgValue>
</operation>

<operation id="763" st_id="18" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:200 %add9_9 = dadd i64 %add_9, i64 %bitcast_ln11_38

]]></Node>
<StgValue><ssdm name="add9_9"/></StgValue>
</operation>

<operation id="764" st_id="18" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:220 %add9_s = dadd i64 %add_s, i64 %bitcast_ln11_42

]]></Node>
<StgValue><ssdm name="add9_s"/></StgValue>
</operation>

<operation id="765" st_id="18" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:240 %add9_10 = dadd i64 %add_10, i64 %bitcast_ln11_46

]]></Node>
<StgValue><ssdm name="add9_10"/></StgValue>
</operation>

<operation id="766" st_id="18" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:260 %add9_11 = dadd i64 %add_11, i64 %bitcast_ln11_50

]]></Node>
<StgValue><ssdm name="add9_11"/></StgValue>
</operation>

<operation id="767" st_id="18" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:280 %add9_12 = dadd i64 %add_12, i64 %bitcast_ln11_54

]]></Node>
<StgValue><ssdm name="add9_12"/></StgValue>
</operation>

<operation id="768" st_id="18" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:300 %add9_13 = dadd i64 %add_13, i64 %bitcast_ln11_58

]]></Node>
<StgValue><ssdm name="add9_13"/></StgValue>
</operation>

<operation id="769" st_id="18" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx115.case.0.split:320 %add9_14 = dadd i64 %add_14, i64 %bitcast_ln11_62

]]></Node>
<StgValue><ssdm name="add9_14"/></StgValue>
</operation>

<operation id="821" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0">
<![CDATA[
:0 %ret_ln13 = ret

]]></Node>
<StgValue><ssdm name="ret_ln13"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="770" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
arrayidx115.case.0.split:0 %specpipeline_ln8 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln8"/></StgValue>
</operation>

<operation id="771" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
arrayidx115.case.0.split:1 %specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln8"/></StgValue>
</operation>

<operation id="772" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:21 %bitcast_ln11_3 = bitcast i64 %add9

]]></Node>
<StgValue><ssdm name="bitcast_ln11_3"/></StgValue>
</operation>

<operation id="773" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:22 %r_0_addr = getelementptr i64 %r_0, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="r_0_addr"/></StgValue>
</operation>

<operation id="774" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx115.case.0.split:23 %store_ln11 = store i64 %bitcast_ln11_3, i12 %r_0_addr

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="775" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:41 %bitcast_ln11_7 = bitcast i64 %add9_1

]]></Node>
<StgValue><ssdm name="bitcast_ln11_7"/></StgValue>
</operation>

<operation id="776" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:42 %r_1_addr = getelementptr i64 %r_1, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="r_1_addr"/></StgValue>
</operation>

<operation id="777" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx115.case.0.split:43 %store_ln11 = store i64 %bitcast_ln11_7, i12 %r_1_addr

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="778" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:61 %bitcast_ln11_11 = bitcast i64 %add9_2

]]></Node>
<StgValue><ssdm name="bitcast_ln11_11"/></StgValue>
</operation>

<operation id="779" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:62 %r_2_addr = getelementptr i64 %r_2, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="r_2_addr"/></StgValue>
</operation>

<operation id="780" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx115.case.0.split:63 %store_ln11 = store i64 %bitcast_ln11_11, i12 %r_2_addr

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="781" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:81 %bitcast_ln11_15 = bitcast i64 %add9_3

]]></Node>
<StgValue><ssdm name="bitcast_ln11_15"/></StgValue>
</operation>

<operation id="782" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:82 %r_3_addr = getelementptr i64 %r_3, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="r_3_addr"/></StgValue>
</operation>

<operation id="783" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx115.case.0.split:83 %store_ln11 = store i64 %bitcast_ln11_15, i12 %r_3_addr

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="784" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:101 %bitcast_ln11_19 = bitcast i64 %add9_4

]]></Node>
<StgValue><ssdm name="bitcast_ln11_19"/></StgValue>
</operation>

<operation id="785" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:102 %r_4_addr = getelementptr i64 %r_4, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="r_4_addr"/></StgValue>
</operation>

<operation id="786" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx115.case.0.split:103 %store_ln11 = store i64 %bitcast_ln11_19, i12 %r_4_addr

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="787" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:121 %bitcast_ln11_23 = bitcast i64 %add9_5

]]></Node>
<StgValue><ssdm name="bitcast_ln11_23"/></StgValue>
</operation>

<operation id="788" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:122 %r_5_addr = getelementptr i64 %r_5, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="r_5_addr"/></StgValue>
</operation>

<operation id="789" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx115.case.0.split:123 %store_ln11 = store i64 %bitcast_ln11_23, i12 %r_5_addr

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="790" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:141 %bitcast_ln11_27 = bitcast i64 %add9_6

]]></Node>
<StgValue><ssdm name="bitcast_ln11_27"/></StgValue>
</operation>

<operation id="791" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:142 %r_6_addr = getelementptr i64 %r_6, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="r_6_addr"/></StgValue>
</operation>

<operation id="792" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx115.case.0.split:143 %store_ln11 = store i64 %bitcast_ln11_27, i12 %r_6_addr

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="793" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:161 %bitcast_ln11_31 = bitcast i64 %add9_7

]]></Node>
<StgValue><ssdm name="bitcast_ln11_31"/></StgValue>
</operation>

<operation id="794" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:162 %r_7_addr = getelementptr i64 %r_7, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="r_7_addr"/></StgValue>
</operation>

<operation id="795" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx115.case.0.split:163 %store_ln11 = store i64 %bitcast_ln11_31, i12 %r_7_addr

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="796" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:181 %bitcast_ln11_35 = bitcast i64 %add9_8

]]></Node>
<StgValue><ssdm name="bitcast_ln11_35"/></StgValue>
</operation>

<operation id="797" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:182 %r_8_addr = getelementptr i64 %r_8, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="r_8_addr"/></StgValue>
</operation>

<operation id="798" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx115.case.0.split:183 %store_ln11 = store i64 %bitcast_ln11_35, i12 %r_8_addr

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="799" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:201 %bitcast_ln11_39 = bitcast i64 %add9_9

]]></Node>
<StgValue><ssdm name="bitcast_ln11_39"/></StgValue>
</operation>

<operation id="800" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:202 %r_9_addr = getelementptr i64 %r_9, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="r_9_addr"/></StgValue>
</operation>

<operation id="801" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx115.case.0.split:203 %store_ln11 = store i64 %bitcast_ln11_39, i12 %r_9_addr

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="802" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:221 %bitcast_ln11_43 = bitcast i64 %add9_s

]]></Node>
<StgValue><ssdm name="bitcast_ln11_43"/></StgValue>
</operation>

<operation id="803" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:222 %r_10_addr = getelementptr i64 %r_10, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="r_10_addr"/></StgValue>
</operation>

<operation id="804" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx115.case.0.split:223 %store_ln11 = store i64 %bitcast_ln11_43, i12 %r_10_addr

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="805" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:241 %bitcast_ln11_47 = bitcast i64 %add9_10

]]></Node>
<StgValue><ssdm name="bitcast_ln11_47"/></StgValue>
</operation>

<operation id="806" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:242 %r_11_addr = getelementptr i64 %r_11, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="r_11_addr"/></StgValue>
</operation>

<operation id="807" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx115.case.0.split:243 %store_ln11 = store i64 %bitcast_ln11_47, i12 %r_11_addr

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="808" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:261 %bitcast_ln11_51 = bitcast i64 %add9_11

]]></Node>
<StgValue><ssdm name="bitcast_ln11_51"/></StgValue>
</operation>

<operation id="809" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:262 %r_12_addr = getelementptr i64 %r_12, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="r_12_addr"/></StgValue>
</operation>

<operation id="810" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx115.case.0.split:263 %store_ln11 = store i64 %bitcast_ln11_51, i12 %r_12_addr

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="811" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:281 %bitcast_ln11_55 = bitcast i64 %add9_12

]]></Node>
<StgValue><ssdm name="bitcast_ln11_55"/></StgValue>
</operation>

<operation id="812" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:282 %r_13_addr = getelementptr i64 %r_13, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="r_13_addr"/></StgValue>
</operation>

<operation id="813" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx115.case.0.split:283 %store_ln11 = store i64 %bitcast_ln11_55, i12 %r_13_addr

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="814" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:301 %bitcast_ln11_59 = bitcast i64 %add9_13

]]></Node>
<StgValue><ssdm name="bitcast_ln11_59"/></StgValue>
</operation>

<operation id="815" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:302 %r_14_addr = getelementptr i64 %r_14, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="r_14_addr"/></StgValue>
</operation>

<operation id="816" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx115.case.0.split:303 %store_ln11 = store i64 %bitcast_ln11_59, i12 %r_14_addr

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="817" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="64" op_0_bw="64">
<![CDATA[
arrayidx115.case.0.split:321 %bitcast_ln11_63 = bitcast i64 %add9_14

]]></Node>
<StgValue><ssdm name="bitcast_ln11_63"/></StgValue>
</operation>

<operation id="818" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx115.case.0.split:322 %r_15_addr = getelementptr i64 %r_15, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="r_15_addr"/></StgValue>
</operation>

<operation id="819" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
arrayidx115.case.0.split:323 %store_ln11 = store i64 %bitcast_ln11_63, i12 %r_15_addr

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="820" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="0">
<![CDATA[
arrayidx115.case.0.split:326 %br_ln0 = br void %arrayidx115.case.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
