
Video16.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002958  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000078  08002a64  08002a64  00012a64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002adc  08002adc  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08002adc  08002adc  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002adc  08002adc  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002adc  08002adc  00012adc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002ae0  08002ae0  00012ae0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08002ae4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000034  20000070  08002b54  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000a4  08002b54  000200a4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00003487  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001225  00000000  00000000  00023520  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000468  00000000  00000000  00024748  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000003b0  00000000  00000000  00024bb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016cc1  00000000  00000000  00024f60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00005cd8  00000000  00000000  0003bc21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000803b1  00000000  00000000  000418f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000c1caa  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000013a8  00000000  00000000  000c1cfc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08002a4c 	.word	0x08002a4c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08002a4c 	.word	0x08002a4c

0800014c <__aeabi_fmul>:
 800014c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000150:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000154:	bf1e      	ittt	ne
 8000156:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800015a:	ea92 0f0c 	teqne	r2, ip
 800015e:	ea93 0f0c 	teqne	r3, ip
 8000162:	d06f      	beq.n	8000244 <__aeabi_fmul+0xf8>
 8000164:	441a      	add	r2, r3
 8000166:	ea80 0c01 	eor.w	ip, r0, r1
 800016a:	0240      	lsls	r0, r0, #9
 800016c:	bf18      	it	ne
 800016e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000172:	d01e      	beq.n	80001b2 <__aeabi_fmul+0x66>
 8000174:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000178:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 800017c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000180:	fba0 3101 	umull	r3, r1, r0, r1
 8000184:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000188:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 800018c:	bf3e      	ittt	cc
 800018e:	0049      	lslcc	r1, r1, #1
 8000190:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000194:	005b      	lslcc	r3, r3, #1
 8000196:	ea40 0001 	orr.w	r0, r0, r1
 800019a:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 800019e:	2afd      	cmp	r2, #253	; 0xfd
 80001a0:	d81d      	bhi.n	80001de <__aeabi_fmul+0x92>
 80001a2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80001a6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001aa:	bf08      	it	eq
 80001ac:	f020 0001 	biceq.w	r0, r0, #1
 80001b0:	4770      	bx	lr
 80001b2:	f090 0f00 	teq	r0, #0
 80001b6:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80001ba:	bf08      	it	eq
 80001bc:	0249      	lsleq	r1, r1, #9
 80001be:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80001c2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80001c6:	3a7f      	subs	r2, #127	; 0x7f
 80001c8:	bfc2      	ittt	gt
 80001ca:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80001ce:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80001d2:	4770      	bxgt	lr
 80001d4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80001d8:	f04f 0300 	mov.w	r3, #0
 80001dc:	3a01      	subs	r2, #1
 80001de:	dc5d      	bgt.n	800029c <__aeabi_fmul+0x150>
 80001e0:	f112 0f19 	cmn.w	r2, #25
 80001e4:	bfdc      	itt	le
 80001e6:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 80001ea:	4770      	bxle	lr
 80001ec:	f1c2 0200 	rsb	r2, r2, #0
 80001f0:	0041      	lsls	r1, r0, #1
 80001f2:	fa21 f102 	lsr.w	r1, r1, r2
 80001f6:	f1c2 0220 	rsb	r2, r2, #32
 80001fa:	fa00 fc02 	lsl.w	ip, r0, r2
 80001fe:	ea5f 0031 	movs.w	r0, r1, rrx
 8000202:	f140 0000 	adc.w	r0, r0, #0
 8000206:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800020a:	bf08      	it	eq
 800020c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000210:	4770      	bx	lr
 8000212:	f092 0f00 	teq	r2, #0
 8000216:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800021a:	bf02      	ittt	eq
 800021c:	0040      	lsleq	r0, r0, #1
 800021e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000222:	3a01      	subeq	r2, #1
 8000224:	d0f9      	beq.n	800021a <__aeabi_fmul+0xce>
 8000226:	ea40 000c 	orr.w	r0, r0, ip
 800022a:	f093 0f00 	teq	r3, #0
 800022e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000232:	bf02      	ittt	eq
 8000234:	0049      	lsleq	r1, r1, #1
 8000236:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800023a:	3b01      	subeq	r3, #1
 800023c:	d0f9      	beq.n	8000232 <__aeabi_fmul+0xe6>
 800023e:	ea41 010c 	orr.w	r1, r1, ip
 8000242:	e78f      	b.n	8000164 <__aeabi_fmul+0x18>
 8000244:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000248:	ea92 0f0c 	teq	r2, ip
 800024c:	bf18      	it	ne
 800024e:	ea93 0f0c 	teqne	r3, ip
 8000252:	d00a      	beq.n	800026a <__aeabi_fmul+0x11e>
 8000254:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000258:	bf18      	it	ne
 800025a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800025e:	d1d8      	bne.n	8000212 <__aeabi_fmul+0xc6>
 8000260:	ea80 0001 	eor.w	r0, r0, r1
 8000264:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000268:	4770      	bx	lr
 800026a:	f090 0f00 	teq	r0, #0
 800026e:	bf17      	itett	ne
 8000270:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000274:	4608      	moveq	r0, r1
 8000276:	f091 0f00 	teqne	r1, #0
 800027a:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 800027e:	d014      	beq.n	80002aa <__aeabi_fmul+0x15e>
 8000280:	ea92 0f0c 	teq	r2, ip
 8000284:	d101      	bne.n	800028a <__aeabi_fmul+0x13e>
 8000286:	0242      	lsls	r2, r0, #9
 8000288:	d10f      	bne.n	80002aa <__aeabi_fmul+0x15e>
 800028a:	ea93 0f0c 	teq	r3, ip
 800028e:	d103      	bne.n	8000298 <__aeabi_fmul+0x14c>
 8000290:	024b      	lsls	r3, r1, #9
 8000292:	bf18      	it	ne
 8000294:	4608      	movne	r0, r1
 8000296:	d108      	bne.n	80002aa <__aeabi_fmul+0x15e>
 8000298:	ea80 0001 	eor.w	r0, r0, r1
 800029c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80002a0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80002a4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002a8:	4770      	bx	lr
 80002aa:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80002ae:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80002b2:	4770      	bx	lr

080002b4 <__aeabi_frsub>:
 80002b4:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 80002b8:	e002      	b.n	80002c0 <__addsf3>
 80002ba:	bf00      	nop

080002bc <__aeabi_fsub>:
 80002bc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

080002c0 <__addsf3>:
 80002c0:	0042      	lsls	r2, r0, #1
 80002c2:	bf1f      	itttt	ne
 80002c4:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80002c8:	ea92 0f03 	teqne	r2, r3
 80002cc:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80002d0:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80002d4:	d06a      	beq.n	80003ac <__addsf3+0xec>
 80002d6:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80002da:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80002de:	bfc1      	itttt	gt
 80002e0:	18d2      	addgt	r2, r2, r3
 80002e2:	4041      	eorgt	r1, r0
 80002e4:	4048      	eorgt	r0, r1
 80002e6:	4041      	eorgt	r1, r0
 80002e8:	bfb8      	it	lt
 80002ea:	425b      	neglt	r3, r3
 80002ec:	2b19      	cmp	r3, #25
 80002ee:	bf88      	it	hi
 80002f0:	4770      	bxhi	lr
 80002f2:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80002f6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002fa:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80002fe:	bf18      	it	ne
 8000300:	4240      	negne	r0, r0
 8000302:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000306:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 800030a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 800030e:	bf18      	it	ne
 8000310:	4249      	negne	r1, r1
 8000312:	ea92 0f03 	teq	r2, r3
 8000316:	d03f      	beq.n	8000398 <__addsf3+0xd8>
 8000318:	f1a2 0201 	sub.w	r2, r2, #1
 800031c:	fa41 fc03 	asr.w	ip, r1, r3
 8000320:	eb10 000c 	adds.w	r0, r0, ip
 8000324:	f1c3 0320 	rsb	r3, r3, #32
 8000328:	fa01 f103 	lsl.w	r1, r1, r3
 800032c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000330:	d502      	bpl.n	8000338 <__addsf3+0x78>
 8000332:	4249      	negs	r1, r1
 8000334:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000338:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 800033c:	d313      	bcc.n	8000366 <__addsf3+0xa6>
 800033e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000342:	d306      	bcc.n	8000352 <__addsf3+0x92>
 8000344:	0840      	lsrs	r0, r0, #1
 8000346:	ea4f 0131 	mov.w	r1, r1, rrx
 800034a:	f102 0201 	add.w	r2, r2, #1
 800034e:	2afe      	cmp	r2, #254	; 0xfe
 8000350:	d251      	bcs.n	80003f6 <__addsf3+0x136>
 8000352:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000356:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800035a:	bf08      	it	eq
 800035c:	f020 0001 	biceq.w	r0, r0, #1
 8000360:	ea40 0003 	orr.w	r0, r0, r3
 8000364:	4770      	bx	lr
 8000366:	0049      	lsls	r1, r1, #1
 8000368:	eb40 0000 	adc.w	r0, r0, r0
 800036c:	3a01      	subs	r2, #1
 800036e:	bf28      	it	cs
 8000370:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000374:	d2ed      	bcs.n	8000352 <__addsf3+0x92>
 8000376:	fab0 fc80 	clz	ip, r0
 800037a:	f1ac 0c08 	sub.w	ip, ip, #8
 800037e:	ebb2 020c 	subs.w	r2, r2, ip
 8000382:	fa00 f00c 	lsl.w	r0, r0, ip
 8000386:	bfaa      	itet	ge
 8000388:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 800038c:	4252      	neglt	r2, r2
 800038e:	4318      	orrge	r0, r3
 8000390:	bfbc      	itt	lt
 8000392:	40d0      	lsrlt	r0, r2
 8000394:	4318      	orrlt	r0, r3
 8000396:	4770      	bx	lr
 8000398:	f092 0f00 	teq	r2, #0
 800039c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 80003a0:	bf06      	itte	eq
 80003a2:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 80003a6:	3201      	addeq	r2, #1
 80003a8:	3b01      	subne	r3, #1
 80003aa:	e7b5      	b.n	8000318 <__addsf3+0x58>
 80003ac:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80003b0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80003b4:	bf18      	it	ne
 80003b6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80003ba:	d021      	beq.n	8000400 <__addsf3+0x140>
 80003bc:	ea92 0f03 	teq	r2, r3
 80003c0:	d004      	beq.n	80003cc <__addsf3+0x10c>
 80003c2:	f092 0f00 	teq	r2, #0
 80003c6:	bf08      	it	eq
 80003c8:	4608      	moveq	r0, r1
 80003ca:	4770      	bx	lr
 80003cc:	ea90 0f01 	teq	r0, r1
 80003d0:	bf1c      	itt	ne
 80003d2:	2000      	movne	r0, #0
 80003d4:	4770      	bxne	lr
 80003d6:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 80003da:	d104      	bne.n	80003e6 <__addsf3+0x126>
 80003dc:	0040      	lsls	r0, r0, #1
 80003de:	bf28      	it	cs
 80003e0:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 80003e4:	4770      	bx	lr
 80003e6:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 80003ea:	bf3c      	itt	cc
 80003ec:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 80003f0:	4770      	bxcc	lr
 80003f2:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80003f6:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 80003fa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80003fe:	4770      	bx	lr
 8000400:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000404:	bf16      	itet	ne
 8000406:	4608      	movne	r0, r1
 8000408:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 800040c:	4601      	movne	r1, r0
 800040e:	0242      	lsls	r2, r0, #9
 8000410:	bf06      	itte	eq
 8000412:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000416:	ea90 0f01 	teqeq	r0, r1
 800041a:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 800041e:	4770      	bx	lr

08000420 <__aeabi_ui2f>:
 8000420:	f04f 0300 	mov.w	r3, #0
 8000424:	e004      	b.n	8000430 <__aeabi_i2f+0x8>
 8000426:	bf00      	nop

08000428 <__aeabi_i2f>:
 8000428:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 800042c:	bf48      	it	mi
 800042e:	4240      	negmi	r0, r0
 8000430:	ea5f 0c00 	movs.w	ip, r0
 8000434:	bf08      	it	eq
 8000436:	4770      	bxeq	lr
 8000438:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 800043c:	4601      	mov	r1, r0
 800043e:	f04f 0000 	mov.w	r0, #0
 8000442:	e01c      	b.n	800047e <__aeabi_l2f+0x2a>

08000444 <__aeabi_ul2f>:
 8000444:	ea50 0201 	orrs.w	r2, r0, r1
 8000448:	bf08      	it	eq
 800044a:	4770      	bxeq	lr
 800044c:	f04f 0300 	mov.w	r3, #0
 8000450:	e00a      	b.n	8000468 <__aeabi_l2f+0x14>
 8000452:	bf00      	nop

08000454 <__aeabi_l2f>:
 8000454:	ea50 0201 	orrs.w	r2, r0, r1
 8000458:	bf08      	it	eq
 800045a:	4770      	bxeq	lr
 800045c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000460:	d502      	bpl.n	8000468 <__aeabi_l2f+0x14>
 8000462:	4240      	negs	r0, r0
 8000464:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000468:	ea5f 0c01 	movs.w	ip, r1
 800046c:	bf02      	ittt	eq
 800046e:	4684      	moveq	ip, r0
 8000470:	4601      	moveq	r1, r0
 8000472:	2000      	moveq	r0, #0
 8000474:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000478:	bf08      	it	eq
 800047a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 800047e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000482:	fabc f28c 	clz	r2, ip
 8000486:	3a08      	subs	r2, #8
 8000488:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 800048c:	db10      	blt.n	80004b0 <__aeabi_l2f+0x5c>
 800048e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000492:	4463      	add	r3, ip
 8000494:	fa00 fc02 	lsl.w	ip, r0, r2
 8000498:	f1c2 0220 	rsb	r2, r2, #32
 800049c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80004a0:	fa20 f202 	lsr.w	r2, r0, r2
 80004a4:	eb43 0002 	adc.w	r0, r3, r2
 80004a8:	bf08      	it	eq
 80004aa:	f020 0001 	biceq.w	r0, r0, #1
 80004ae:	4770      	bx	lr
 80004b0:	f102 0220 	add.w	r2, r2, #32
 80004b4:	fa01 fc02 	lsl.w	ip, r1, r2
 80004b8:	f1c2 0220 	rsb	r2, r2, #32
 80004bc:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 80004c0:	fa21 f202 	lsr.w	r2, r1, r2
 80004c4:	eb43 0002 	adc.w	r0, r3, r2
 80004c8:	bf08      	it	eq
 80004ca:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80004ce:	4770      	bx	lr

080004d0 <__aeabi_f2uiz>:
 80004d0:	0042      	lsls	r2, r0, #1
 80004d2:	d20e      	bcs.n	80004f2 <__aeabi_f2uiz+0x22>
 80004d4:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80004d8:	d30b      	bcc.n	80004f2 <__aeabi_f2uiz+0x22>
 80004da:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80004de:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80004e2:	d409      	bmi.n	80004f8 <__aeabi_f2uiz+0x28>
 80004e4:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80004e8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80004ec:	fa23 f002 	lsr.w	r0, r3, r2
 80004f0:	4770      	bx	lr
 80004f2:	f04f 0000 	mov.w	r0, #0
 80004f6:	4770      	bx	lr
 80004f8:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80004fc:	d101      	bne.n	8000502 <__aeabi_f2uiz+0x32>
 80004fe:	0242      	lsls	r2, r0, #9
 8000500:	d102      	bne.n	8000508 <__aeabi_f2uiz+0x38>
 8000502:	f04f 30ff 	mov.w	r0, #4294967295
 8000506:	4770      	bx	lr
 8000508:	f04f 0000 	mov.w	r0, #0
 800050c:	4770      	bx	lr
 800050e:	bf00      	nop

08000510 <keypad_init>:
#include "stm32f1xx_hal.h"
#include "keypad.h"

void keypad_init(void){
 8000510:	b580      	push	{r7, lr}
 8000512:	b086      	sub	sp, #24
 8000514:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;
	
	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000516:	4b51      	ldr	r3, [pc, #324]	; (800065c <keypad_init+0x14c>)
 8000518:	699b      	ldr	r3, [r3, #24]
 800051a:	4a50      	ldr	r2, [pc, #320]	; (800065c <keypad_init+0x14c>)
 800051c:	f043 0304 	orr.w	r3, r3, #4
 8000520:	6193      	str	r3, [r2, #24]
 8000522:	4b4e      	ldr	r3, [pc, #312]	; (800065c <keypad_init+0x14c>)
 8000524:	699b      	ldr	r3, [r3, #24]
 8000526:	f003 0304 	and.w	r3, r3, #4
 800052a:	607b      	str	r3, [r7, #4]
 800052c:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800052e:	4b4b      	ldr	r3, [pc, #300]	; (800065c <keypad_init+0x14c>)
 8000530:	699b      	ldr	r3, [r3, #24]
 8000532:	4a4a      	ldr	r2, [pc, #296]	; (800065c <keypad_init+0x14c>)
 8000534:	f043 0308 	orr.w	r3, r3, #8
 8000538:	6193      	str	r3, [r2, #24]
 800053a:	4b48      	ldr	r3, [pc, #288]	; (800065c <keypad_init+0x14c>)
 800053c:	699b      	ldr	r3, [r3, #24]
 800053e:	f003 0308 	and.w	r3, r3, #8
 8000542:	603b      	str	r3, [r7, #0]
 8000544:	683b      	ldr	r3, [r7, #0]
	
	
  GPIO_InitStruct.Pin 	= ROW1_PIN;
 8000546:	2380      	movs	r3, #128	; 0x80
 8000548:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode 	= GPIO_MODE_OUTPUT_PP;
 800054a:	2301      	movs	r3, #1
 800054c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull 	= GPIO_NOPULL;
 800054e:	2300      	movs	r3, #0
 8000550:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000552:	2302      	movs	r3, #2
 8000554:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(ROW1_PORT, &GPIO_InitStruct);
 8000556:	f107 0308 	add.w	r3, r7, #8
 800055a:	4619      	mov	r1, r3
 800055c:	4840      	ldr	r0, [pc, #256]	; (8000660 <keypad_init+0x150>)
 800055e:	f001 f82d 	bl	80015bc <HAL_GPIO_Init>
	
	GPIO_InitStruct.Pin 	= ROW2_PIN;
 8000562:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000566:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode 	= GPIO_MODE_OUTPUT_PP;
 8000568:	2301      	movs	r3, #1
 800056a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull 	= GPIO_NOPULL;
 800056c:	2300      	movs	r3, #0
 800056e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000570:	2302      	movs	r3, #2
 8000572:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(ROW2_PORT, &GPIO_InitStruct);
 8000574:	f107 0308 	add.w	r3, r7, #8
 8000578:	4619      	mov	r1, r3
 800057a:	4839      	ldr	r0, [pc, #228]	; (8000660 <keypad_init+0x150>)
 800057c:	f001 f81e 	bl	80015bc <HAL_GPIO_Init>
	
	GPIO_InitStruct.Pin 	= ROW3_PIN;
 8000580:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000584:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode 	= GPIO_MODE_OUTPUT_PP;
 8000586:	2301      	movs	r3, #1
 8000588:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull 	= GPIO_NOPULL;
 800058a:	2300      	movs	r3, #0
 800058c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800058e:	2302      	movs	r3, #2
 8000590:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(ROW3_PORT, &GPIO_InitStruct);
 8000592:	f107 0308 	add.w	r3, r7, #8
 8000596:	4619      	mov	r1, r3
 8000598:	4831      	ldr	r0, [pc, #196]	; (8000660 <keypad_init+0x150>)
 800059a:	f001 f80f 	bl	80015bc <HAL_GPIO_Init>
	
	GPIO_InitStruct.Pin 	= ROW4_PIN;
 800059e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80005a2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode 	= GPIO_MODE_OUTPUT_PP;
 80005a4:	2301      	movs	r3, #1
 80005a6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull 	= GPIO_NOPULL;
 80005a8:	2300      	movs	r3, #0
 80005aa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005ac:	2302      	movs	r3, #2
 80005ae:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(ROW4_PORT, &GPIO_InitStruct);
 80005b0:	f107 0308 	add.w	r3, r7, #8
 80005b4:	4619      	mov	r1, r3
 80005b6:	482a      	ldr	r0, [pc, #168]	; (8000660 <keypad_init+0x150>)
 80005b8:	f001 f800 	bl	80015bc <HAL_GPIO_Init>
	
	HAL_GPIO_WritePin(ROW1_PORT, ROW1_PIN, GPIO_PIN_RESET);
 80005bc:	2200      	movs	r2, #0
 80005be:	2180      	movs	r1, #128	; 0x80
 80005c0:	4827      	ldr	r0, [pc, #156]	; (8000660 <keypad_init+0x150>)
 80005c2:	f001 f996 	bl	80018f2 <HAL_GPIO_WritePin>
	
  HAL_GPIO_WritePin(ROW2_PORT, ROW2_PIN, GPIO_PIN_RESET);
 80005c6:	2200      	movs	r2, #0
 80005c8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80005cc:	4824      	ldr	r0, [pc, #144]	; (8000660 <keypad_init+0x150>)
 80005ce:	f001 f990 	bl	80018f2 <HAL_GPIO_WritePin>
	
	HAL_GPIO_WritePin(ROW3_PORT, ROW3_PIN, GPIO_PIN_RESET);
 80005d2:	2200      	movs	r2, #0
 80005d4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80005d8:	4821      	ldr	r0, [pc, #132]	; (8000660 <keypad_init+0x150>)
 80005da:	f001 f98a 	bl	80018f2 <HAL_GPIO_WritePin>
	
	HAL_GPIO_WritePin(ROW4_PORT, ROW4_PIN, GPIO_PIN_RESET);
 80005de:	2200      	movs	r2, #0
 80005e0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80005e4:	481e      	ldr	r0, [pc, #120]	; (8000660 <keypad_init+0x150>)
 80005e6:	f001 f984 	bl	80018f2 <HAL_GPIO_WritePin>

  GPIO_InitStruct.Pin 	= COL1_PIN;
 80005ea:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80005ee:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode 	= GPIO_MODE_INPUT;
 80005f0:	2300      	movs	r3, #0
 80005f2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull 	= GPIO_PULLUP;
 80005f4:	2301      	movs	r3, #1
 80005f6:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(COL1_PORT, &GPIO_InitStruct);
 80005f8:	f107 0308 	add.w	r3, r7, #8
 80005fc:	4619      	mov	r1, r3
 80005fe:	4818      	ldr	r0, [pc, #96]	; (8000660 <keypad_init+0x150>)
 8000600:	f000 ffdc 	bl	80015bc <HAL_GPIO_Init>
	
	GPIO_InitStruct.Pin 	= COL2_PIN;
 8000604:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000608:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode 	= GPIO_MODE_INPUT;
 800060a:	2300      	movs	r3, #0
 800060c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull 	= GPIO_PULLUP;
 800060e:	2301      	movs	r3, #1
 8000610:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(COL2_PORT, &GPIO_InitStruct);
 8000612:	f107 0308 	add.w	r3, r7, #8
 8000616:	4619      	mov	r1, r3
 8000618:	4811      	ldr	r0, [pc, #68]	; (8000660 <keypad_init+0x150>)
 800061a:	f000 ffcf 	bl	80015bc <HAL_GPIO_Init>
	
	GPIO_InitStruct.Pin 	= COL3_PIN;
 800061e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000622:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode 	= GPIO_MODE_INPUT;
 8000624:	2300      	movs	r3, #0
 8000626:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull 	= GPIO_PULLUP;
 8000628:	2301      	movs	r3, #1
 800062a:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(COL3_PORT, &GPIO_InitStruct);
 800062c:	f107 0308 	add.w	r3, r7, #8
 8000630:	4619      	mov	r1, r3
 8000632:	480b      	ldr	r0, [pc, #44]	; (8000660 <keypad_init+0x150>)
 8000634:	f000 ffc2 	bl	80015bc <HAL_GPIO_Init>
	
	GPIO_InitStruct.Pin 	= COL4_PIN;
 8000638:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800063c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode 	= GPIO_MODE_INPUT;
 800063e:	2300      	movs	r3, #0
 8000640:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull 	= GPIO_PULLUP;
 8000642:	2301      	movs	r3, #1
 8000644:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(COL4_PORT, &GPIO_InitStruct);
 8000646:	f107 0308 	add.w	r3, r7, #8
 800064a:	4619      	mov	r1, r3
 800064c:	4804      	ldr	r0, [pc, #16]	; (8000660 <keypad_init+0x150>)
 800064e:	f000 ffb5 	bl	80015bc <HAL_GPIO_Init>
		
}
 8000652:	bf00      	nop
 8000654:	3718      	adds	r7, #24
 8000656:	46bd      	mov	sp, r7
 8000658:	bd80      	pop	{r7, pc}
 800065a:	bf00      	nop
 800065c:	40021000 	.word	0x40021000
 8000660:	40010c00 	.word	0x40010c00

08000664 <keypad_read>:

char keypad_read(void){
 8000664:	b590      	push	{r4, r7, lr}
 8000666:	b087      	sub	sp, #28
 8000668:	af00      	add	r7, sp, #0
	char letras[4][4]={	{'1','2','3','A'},
 800066a:	4b9e      	ldr	r3, [pc, #632]	; (80008e4 <keypad_read+0x280>)
 800066c:	463c      	mov	r4, r7
 800066e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000670:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
										{'4','5','6','B'},
										{'7','8','9','C'},
										{'*','0','#','D'}};
	int  i=0;
 8000674:	2300      	movs	r3, #0
 8000676:	617b      	str	r3, [r7, #20]
	char valor=0;
 8000678:	2300      	movs	r3, #0
 800067a:	74fb      	strb	r3, [r7, #19]


	for(i=0;i<4;i++){
 800067c:	2300      	movs	r3, #0
 800067e:	617b      	str	r3, [r7, #20]
 8000680:	e126      	b.n	80008d0 <keypad_read+0x26c>
		if(i==0){
 8000682:	697b      	ldr	r3, [r7, #20]
 8000684:	2b00      	cmp	r3, #0
 8000686:	d145      	bne.n	8000714 <keypad_read+0xb0>
			HAL_GPIO_WritePin(ROW2_PORT, ROW2_PIN,  GPIO_PIN_SET);
 8000688:	2201      	movs	r2, #1
 800068a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800068e:	4896      	ldr	r0, [pc, #600]	; (80008e8 <keypad_read+0x284>)
 8000690:	f001 f92f 	bl	80018f2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(ROW3_PORT, ROW3_PIN,	GPIO_PIN_SET);
 8000694:	2201      	movs	r2, #1
 8000696:	f44f 7100 	mov.w	r1, #512	; 0x200
 800069a:	4893      	ldr	r0, [pc, #588]	; (80008e8 <keypad_read+0x284>)
 800069c:	f001 f929 	bl	80018f2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(ROW4_PORT, ROW4_PIN,  GPIO_PIN_SET);
 80006a0:	2201      	movs	r2, #1
 80006a2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80006a6:	4890      	ldr	r0, [pc, #576]	; (80008e8 <keypad_read+0x284>)
 80006a8:	f001 f923 	bl	80018f2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(ROW1_PORT, ROW1_PIN,  GPIO_PIN_RESET);
 80006ac:	2200      	movs	r2, #0
 80006ae:	2180      	movs	r1, #128	; 0x80
 80006b0:	488d      	ldr	r0, [pc, #564]	; (80008e8 <keypad_read+0x284>)
 80006b2:	f001 f91e 	bl	80018f2 <HAL_GPIO_WritePin>
			
			HAL_Delay(10);
 80006b6:	200a      	movs	r0, #10
 80006b8:	f000 fe78 	bl	80013ac <HAL_Delay>
			while ( ( HAL_GPIO_ReadPin(COL1_PORT, COL1_PIN) ) == 0 ){valor=letras[0][0];}	//1
 80006bc:	e001      	b.n	80006c2 <keypad_read+0x5e>
 80006be:	783b      	ldrb	r3, [r7, #0]
 80006c0:	74fb      	strb	r3, [r7, #19]
 80006c2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80006c6:	4888      	ldr	r0, [pc, #544]	; (80008e8 <keypad_read+0x284>)
 80006c8:	f001 f8fc 	bl	80018c4 <HAL_GPIO_ReadPin>
 80006cc:	4603      	mov	r3, r0
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d0f5      	beq.n	80006be <keypad_read+0x5a>
			while ( ( HAL_GPIO_ReadPin(COL2_PORT, COL2_PIN) ) == 0 ){valor=letras[0][1];}	//2
 80006d2:	e001      	b.n	80006d8 <keypad_read+0x74>
 80006d4:	787b      	ldrb	r3, [r7, #1]
 80006d6:	74fb      	strb	r3, [r7, #19]
 80006d8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80006dc:	4882      	ldr	r0, [pc, #520]	; (80008e8 <keypad_read+0x284>)
 80006de:	f001 f8f1 	bl	80018c4 <HAL_GPIO_ReadPin>
 80006e2:	4603      	mov	r3, r0
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	d0f5      	beq.n	80006d4 <keypad_read+0x70>
			while ( ( HAL_GPIO_ReadPin(COL3_PORT, COL3_PIN) ) == 0 ){valor=letras[0][2];}	//3
 80006e8:	e001      	b.n	80006ee <keypad_read+0x8a>
 80006ea:	78bb      	ldrb	r3, [r7, #2]
 80006ec:	74fb      	strb	r3, [r7, #19]
 80006ee:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006f2:	487d      	ldr	r0, [pc, #500]	; (80008e8 <keypad_read+0x284>)
 80006f4:	f001 f8e6 	bl	80018c4 <HAL_GPIO_ReadPin>
 80006f8:	4603      	mov	r3, r0
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d0f5      	beq.n	80006ea <keypad_read+0x86>
			while ( ( HAL_GPIO_ReadPin(COL4_PORT, COL4_PIN) ) == 0 ){valor=letras[0][3];}	//A
 80006fe:	e001      	b.n	8000704 <keypad_read+0xa0>
 8000700:	78fb      	ldrb	r3, [r7, #3]
 8000702:	74fb      	strb	r3, [r7, #19]
 8000704:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000708:	4877      	ldr	r0, [pc, #476]	; (80008e8 <keypad_read+0x284>)
 800070a:	f001 f8db 	bl	80018c4 <HAL_GPIO_ReadPin>
 800070e:	4603      	mov	r3, r0
 8000710:	2b00      	cmp	r3, #0
 8000712:	d0f5      	beq.n	8000700 <keypad_read+0x9c>
		}

		if(i==1){
 8000714:	697b      	ldr	r3, [r7, #20]
 8000716:	2b01      	cmp	r3, #1
 8000718:	d145      	bne.n	80007a6 <keypad_read+0x142>
			HAL_GPIO_WritePin(ROW1_PORT, ROW1_PIN,  GPIO_PIN_SET);
 800071a:	2201      	movs	r2, #1
 800071c:	2180      	movs	r1, #128	; 0x80
 800071e:	4872      	ldr	r0, [pc, #456]	; (80008e8 <keypad_read+0x284>)
 8000720:	f001 f8e7 	bl	80018f2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(ROW3_PORT, ROW3_PIN,	GPIO_PIN_SET);
 8000724:	2201      	movs	r2, #1
 8000726:	f44f 7100 	mov.w	r1, #512	; 0x200
 800072a:	486f      	ldr	r0, [pc, #444]	; (80008e8 <keypad_read+0x284>)
 800072c:	f001 f8e1 	bl	80018f2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(ROW4_PORT, ROW4_PIN,  GPIO_PIN_SET);
 8000730:	2201      	movs	r2, #1
 8000732:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000736:	486c      	ldr	r0, [pc, #432]	; (80008e8 <keypad_read+0x284>)
 8000738:	f001 f8db 	bl	80018f2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(ROW2_PORT, ROW2_PIN,  GPIO_PIN_RESET);
 800073c:	2200      	movs	r2, #0
 800073e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000742:	4869      	ldr	r0, [pc, #420]	; (80008e8 <keypad_read+0x284>)
 8000744:	f001 f8d5 	bl	80018f2 <HAL_GPIO_WritePin>

			HAL_Delay(10);
 8000748:	200a      	movs	r0, #10
 800074a:	f000 fe2f 	bl	80013ac <HAL_Delay>
			while ( ( HAL_GPIO_ReadPin(COL1_PORT, COL1_PIN) ) == 0 ){valor=letras[1][0];}	//4
 800074e:	e001      	b.n	8000754 <keypad_read+0xf0>
 8000750:	793b      	ldrb	r3, [r7, #4]
 8000752:	74fb      	strb	r3, [r7, #19]
 8000754:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000758:	4863      	ldr	r0, [pc, #396]	; (80008e8 <keypad_read+0x284>)
 800075a:	f001 f8b3 	bl	80018c4 <HAL_GPIO_ReadPin>
 800075e:	4603      	mov	r3, r0
 8000760:	2b00      	cmp	r3, #0
 8000762:	d0f5      	beq.n	8000750 <keypad_read+0xec>
			while ( ( HAL_GPIO_ReadPin(COL2_PORT, COL2_PIN) ) == 0 ){valor=letras[1][1];}	//5
 8000764:	e001      	b.n	800076a <keypad_read+0x106>
 8000766:	797b      	ldrb	r3, [r7, #5]
 8000768:	74fb      	strb	r3, [r7, #19]
 800076a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800076e:	485e      	ldr	r0, [pc, #376]	; (80008e8 <keypad_read+0x284>)
 8000770:	f001 f8a8 	bl	80018c4 <HAL_GPIO_ReadPin>
 8000774:	4603      	mov	r3, r0
 8000776:	2b00      	cmp	r3, #0
 8000778:	d0f5      	beq.n	8000766 <keypad_read+0x102>
			while ( ( HAL_GPIO_ReadPin(COL3_PORT, COL3_PIN) ) == 0 ){valor=letras[1][2];}	//6
 800077a:	e001      	b.n	8000780 <keypad_read+0x11c>
 800077c:	79bb      	ldrb	r3, [r7, #6]
 800077e:	74fb      	strb	r3, [r7, #19]
 8000780:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000784:	4858      	ldr	r0, [pc, #352]	; (80008e8 <keypad_read+0x284>)
 8000786:	f001 f89d 	bl	80018c4 <HAL_GPIO_ReadPin>
 800078a:	4603      	mov	r3, r0
 800078c:	2b00      	cmp	r3, #0
 800078e:	d0f5      	beq.n	800077c <keypad_read+0x118>
			while ( ( HAL_GPIO_ReadPin(COL4_PORT, COL4_PIN) ) == 0 ){valor=letras[1][3];}	//B
 8000790:	e001      	b.n	8000796 <keypad_read+0x132>
 8000792:	79fb      	ldrb	r3, [r7, #7]
 8000794:	74fb      	strb	r3, [r7, #19]
 8000796:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800079a:	4853      	ldr	r0, [pc, #332]	; (80008e8 <keypad_read+0x284>)
 800079c:	f001 f892 	bl	80018c4 <HAL_GPIO_ReadPin>
 80007a0:	4603      	mov	r3, r0
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d0f5      	beq.n	8000792 <keypad_read+0x12e>
		}

		if(i==2){
 80007a6:	697b      	ldr	r3, [r7, #20]
 80007a8:	2b02      	cmp	r3, #2
 80007aa:	d145      	bne.n	8000838 <keypad_read+0x1d4>
			HAL_GPIO_WritePin(ROW1_PORT, ROW1_PIN,  GPIO_PIN_SET);
 80007ac:	2201      	movs	r2, #1
 80007ae:	2180      	movs	r1, #128	; 0x80
 80007b0:	484d      	ldr	r0, [pc, #308]	; (80008e8 <keypad_read+0x284>)
 80007b2:	f001 f89e 	bl	80018f2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(ROW2_PORT, ROW2_PIN,	GPIO_PIN_SET);
 80007b6:	2201      	movs	r2, #1
 80007b8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007bc:	484a      	ldr	r0, [pc, #296]	; (80008e8 <keypad_read+0x284>)
 80007be:	f001 f898 	bl	80018f2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(ROW4_PORT, ROW4_PIN,  GPIO_PIN_SET);
 80007c2:	2201      	movs	r2, #1
 80007c4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80007c8:	4847      	ldr	r0, [pc, #284]	; (80008e8 <keypad_read+0x284>)
 80007ca:	f001 f892 	bl	80018f2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(ROW3_PORT, ROW3_PIN,  GPIO_PIN_RESET);
 80007ce:	2200      	movs	r2, #0
 80007d0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80007d4:	4844      	ldr	r0, [pc, #272]	; (80008e8 <keypad_read+0x284>)
 80007d6:	f001 f88c 	bl	80018f2 <HAL_GPIO_WritePin>
			
			HAL_Delay(10);
 80007da:	200a      	movs	r0, #10
 80007dc:	f000 fde6 	bl	80013ac <HAL_Delay>
			while ( ( HAL_GPIO_ReadPin(COL1_PORT, COL1_PIN) ) == 0 ){valor=letras[2][0];}	//7
 80007e0:	e001      	b.n	80007e6 <keypad_read+0x182>
 80007e2:	7a3b      	ldrb	r3, [r7, #8]
 80007e4:	74fb      	strb	r3, [r7, #19]
 80007e6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80007ea:	483f      	ldr	r0, [pc, #252]	; (80008e8 <keypad_read+0x284>)
 80007ec:	f001 f86a 	bl	80018c4 <HAL_GPIO_ReadPin>
 80007f0:	4603      	mov	r3, r0
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d0f5      	beq.n	80007e2 <keypad_read+0x17e>
			while ( ( HAL_GPIO_ReadPin(COL2_PORT, COL2_PIN) ) == 0 ){valor=letras[2][1];}	//8
 80007f6:	e001      	b.n	80007fc <keypad_read+0x198>
 80007f8:	7a7b      	ldrb	r3, [r7, #9]
 80007fa:	74fb      	strb	r3, [r7, #19]
 80007fc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000800:	4839      	ldr	r0, [pc, #228]	; (80008e8 <keypad_read+0x284>)
 8000802:	f001 f85f 	bl	80018c4 <HAL_GPIO_ReadPin>
 8000806:	4603      	mov	r3, r0
 8000808:	2b00      	cmp	r3, #0
 800080a:	d0f5      	beq.n	80007f8 <keypad_read+0x194>
			while ( ( HAL_GPIO_ReadPin(COL3_PORT, COL3_PIN) ) == 0 ){valor=letras[2][2];}	//9
 800080c:	e001      	b.n	8000812 <keypad_read+0x1ae>
 800080e:	7abb      	ldrb	r3, [r7, #10]
 8000810:	74fb      	strb	r3, [r7, #19]
 8000812:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000816:	4834      	ldr	r0, [pc, #208]	; (80008e8 <keypad_read+0x284>)
 8000818:	f001 f854 	bl	80018c4 <HAL_GPIO_ReadPin>
 800081c:	4603      	mov	r3, r0
 800081e:	2b00      	cmp	r3, #0
 8000820:	d0f5      	beq.n	800080e <keypad_read+0x1aa>
			while ( ( HAL_GPIO_ReadPin(COL4_PORT, COL4_PIN) ) == 0 ){valor=letras[2][3];}	//C
 8000822:	e001      	b.n	8000828 <keypad_read+0x1c4>
 8000824:	7afb      	ldrb	r3, [r7, #11]
 8000826:	74fb      	strb	r3, [r7, #19]
 8000828:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800082c:	482e      	ldr	r0, [pc, #184]	; (80008e8 <keypad_read+0x284>)
 800082e:	f001 f849 	bl	80018c4 <HAL_GPIO_ReadPin>
 8000832:	4603      	mov	r3, r0
 8000834:	2b00      	cmp	r3, #0
 8000836:	d0f5      	beq.n	8000824 <keypad_read+0x1c0>
		}

		if(i==3){
 8000838:	697b      	ldr	r3, [r7, #20]
 800083a:	2b03      	cmp	r3, #3
 800083c:	d145      	bne.n	80008ca <keypad_read+0x266>
			HAL_GPIO_WritePin(ROW1_PORT, ROW1_PIN,  GPIO_PIN_SET);
 800083e:	2201      	movs	r2, #1
 8000840:	2180      	movs	r1, #128	; 0x80
 8000842:	4829      	ldr	r0, [pc, #164]	; (80008e8 <keypad_read+0x284>)
 8000844:	f001 f855 	bl	80018f2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(ROW2_PORT, ROW2_PIN,	GPIO_PIN_SET);
 8000848:	2201      	movs	r2, #1
 800084a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800084e:	4826      	ldr	r0, [pc, #152]	; (80008e8 <keypad_read+0x284>)
 8000850:	f001 f84f 	bl	80018f2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(ROW3_PORT, ROW3_PIN,  GPIO_PIN_SET);
 8000854:	2201      	movs	r2, #1
 8000856:	f44f 7100 	mov.w	r1, #512	; 0x200
 800085a:	4823      	ldr	r0, [pc, #140]	; (80008e8 <keypad_read+0x284>)
 800085c:	f001 f849 	bl	80018f2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(ROW4_PORT, ROW4_PIN,  GPIO_PIN_RESET);
 8000860:	2200      	movs	r2, #0
 8000862:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000866:	4820      	ldr	r0, [pc, #128]	; (80008e8 <keypad_read+0x284>)
 8000868:	f001 f843 	bl	80018f2 <HAL_GPIO_WritePin>
			
			HAL_Delay(10);
 800086c:	200a      	movs	r0, #10
 800086e:	f000 fd9d 	bl	80013ac <HAL_Delay>
			while ( ( HAL_GPIO_ReadPin(COL1_PORT, COL1_PIN) ) == 0 ){valor=letras[3][0];}	//*
 8000872:	e001      	b.n	8000878 <keypad_read+0x214>
 8000874:	7b3b      	ldrb	r3, [r7, #12]
 8000876:	74fb      	strb	r3, [r7, #19]
 8000878:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800087c:	481a      	ldr	r0, [pc, #104]	; (80008e8 <keypad_read+0x284>)
 800087e:	f001 f821 	bl	80018c4 <HAL_GPIO_ReadPin>
 8000882:	4603      	mov	r3, r0
 8000884:	2b00      	cmp	r3, #0
 8000886:	d0f5      	beq.n	8000874 <keypad_read+0x210>
			while ( ( HAL_GPIO_ReadPin(COL2_PORT, COL2_PIN) ) == 0 ){valor=letras[3][1];}	//0
 8000888:	e001      	b.n	800088e <keypad_read+0x22a>
 800088a:	7b7b      	ldrb	r3, [r7, #13]
 800088c:	74fb      	strb	r3, [r7, #19]
 800088e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000892:	4815      	ldr	r0, [pc, #84]	; (80008e8 <keypad_read+0x284>)
 8000894:	f001 f816 	bl	80018c4 <HAL_GPIO_ReadPin>
 8000898:	4603      	mov	r3, r0
 800089a:	2b00      	cmp	r3, #0
 800089c:	d0f5      	beq.n	800088a <keypad_read+0x226>
			while ( ( HAL_GPIO_ReadPin(COL3_PORT, COL3_PIN) ) == 0 ){valor=letras[3][2];}	//+
 800089e:	e001      	b.n	80008a4 <keypad_read+0x240>
 80008a0:	7bbb      	ldrb	r3, [r7, #14]
 80008a2:	74fb      	strb	r3, [r7, #19]
 80008a4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008a8:	480f      	ldr	r0, [pc, #60]	; (80008e8 <keypad_read+0x284>)
 80008aa:	f001 f80b 	bl	80018c4 <HAL_GPIO_ReadPin>
 80008ae:	4603      	mov	r3, r0
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	d0f5      	beq.n	80008a0 <keypad_read+0x23c>
			while ( ( HAL_GPIO_ReadPin(COL4_PORT, COL4_PIN) ) == 0 ){valor=letras[3][3];}	//D
 80008b4:	e001      	b.n	80008ba <keypad_read+0x256>
 80008b6:	7bfb      	ldrb	r3, [r7, #15]
 80008b8:	74fb      	strb	r3, [r7, #19]
 80008ba:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80008be:	480a      	ldr	r0, [pc, #40]	; (80008e8 <keypad_read+0x284>)
 80008c0:	f001 f800 	bl	80018c4 <HAL_GPIO_ReadPin>
 80008c4:	4603      	mov	r3, r0
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d0f5      	beq.n	80008b6 <keypad_read+0x252>
	for(i=0;i<4;i++){
 80008ca:	697b      	ldr	r3, [r7, #20]
 80008cc:	3301      	adds	r3, #1
 80008ce:	617b      	str	r3, [r7, #20]
 80008d0:	697b      	ldr	r3, [r7, #20]
 80008d2:	2b03      	cmp	r3, #3
 80008d4:	f77f aed5 	ble.w	8000682 <keypad_read+0x1e>
		}
	}
	
	return valor;
 80008d8:	7cfb      	ldrb	r3, [r7, #19]
}
 80008da:	4618      	mov	r0, r3
 80008dc:	371c      	adds	r7, #28
 80008de:	46bd      	mov	sp, r7
 80008e0:	bd90      	pop	{r4, r7, pc}
 80008e2:	bf00      	nop
 80008e4:	08002a64 	.word	0x08002a64
 80008e8:	40010c00 	.word	0x40010c00

080008ec <lcd_init>:

		return ch;
}
*/
void lcd_init(void)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b088      	sub	sp, #32
 80008f0:	af00      	add	r7, sp, #0
	 GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80008f2:	4b90      	ldr	r3, [pc, #576]	; (8000b34 <lcd_init+0x248>)
 80008f4:	699b      	ldr	r3, [r3, #24]
 80008f6:	4a8f      	ldr	r2, [pc, #572]	; (8000b34 <lcd_init+0x248>)
 80008f8:	f043 0304 	orr.w	r3, r3, #4
 80008fc:	6193      	str	r3, [r2, #24]
 80008fe:	4b8d      	ldr	r3, [pc, #564]	; (8000b34 <lcd_init+0x248>)
 8000900:	699b      	ldr	r3, [r3, #24]
 8000902:	f003 0304 	and.w	r3, r3, #4
 8000906:	60fb      	str	r3, [r7, #12]
 8000908:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800090a:	4b8a      	ldr	r3, [pc, #552]	; (8000b34 <lcd_init+0x248>)
 800090c:	699b      	ldr	r3, [r3, #24]
 800090e:	4a89      	ldr	r2, [pc, #548]	; (8000b34 <lcd_init+0x248>)
 8000910:	f043 0308 	orr.w	r3, r3, #8
 8000914:	6193      	str	r3, [r2, #24]
 8000916:	4b87      	ldr	r3, [pc, #540]	; (8000b34 <lcd_init+0x248>)
 8000918:	699b      	ldr	r3, [r3, #24]
 800091a:	f003 0308 	and.w	r3, r3, #8
 800091e:	60bb      	str	r3, [r7, #8]
 8000920:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000922:	4b84      	ldr	r3, [pc, #528]	; (8000b34 <lcd_init+0x248>)
 8000924:	699b      	ldr	r3, [r3, #24]
 8000926:	4a83      	ldr	r2, [pc, #524]	; (8000b34 <lcd_init+0x248>)
 8000928:	f043 0310 	orr.w	r3, r3, #16
 800092c:	6193      	str	r3, [r2, #24]
 800092e:	4b81      	ldr	r3, [pc, #516]	; (8000b34 <lcd_init+0x248>)
 8000930:	699b      	ldr	r3, [r3, #24]
 8000932:	f003 0310 	and.w	r3, r3, #16
 8000936:	607b      	str	r3, [r7, #4]
 8000938:	687b      	ldr	r3, [r7, #4]

	GPIO_InitStruct.Pin 	= LCDRS_PIN;
 800093a:	2320      	movs	r3, #32
 800093c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode 	= GPIO_MODE_OUTPUT_PP;
 800093e:	2301      	movs	r3, #1
 8000940:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull 	= GPIO_NOPULL;
 8000942:	2300      	movs	r3, #0
 8000944:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000946:	2303      	movs	r3, #3
 8000948:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LCDRS_PORT, &GPIO_InitStruct);
 800094a:	f107 0310 	add.w	r3, r7, #16
 800094e:	4619      	mov	r1, r3
 8000950:	4879      	ldr	r0, [pc, #484]	; (8000b38 <lcd_init+0x24c>)
 8000952:	f000 fe33 	bl	80015bc <HAL_GPIO_Init>

	GPIO_InitStruct.Pin 	= LCDE_PIN;
 8000956:	2310      	movs	r3, #16
 8000958:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode 	= GPIO_MODE_OUTPUT_PP;
 800095a:	2301      	movs	r3, #1
 800095c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull 	= GPIO_NOPULL;
 800095e:	2300      	movs	r3, #0
 8000960:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000962:	2303      	movs	r3, #3
 8000964:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LCDE_PORT, &GPIO_InitStruct);
 8000966:	f107 0310 	add.w	r3, r7, #16
 800096a:	4619      	mov	r1, r3
 800096c:	4872      	ldr	r0, [pc, #456]	; (8000b38 <lcd_init+0x24c>)
 800096e:	f000 fe25 	bl	80015bc <HAL_GPIO_Init>

	GPIO_InitStruct.Pin 	= LCD4_PIN;
 8000972:	2308      	movs	r3, #8
 8000974:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode 	= GPIO_MODE_OUTPUT_PP;
 8000976:	2301      	movs	r3, #1
 8000978:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull 	= GPIO_NOPULL;
 800097a:	2300      	movs	r3, #0
 800097c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800097e:	2303      	movs	r3, #3
 8000980:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LCD4_PORT, &GPIO_InitStruct);
 8000982:	f107 0310 	add.w	r3, r7, #16
 8000986:	4619      	mov	r1, r3
 8000988:	486c      	ldr	r0, [pc, #432]	; (8000b3c <lcd_init+0x250>)
 800098a:	f000 fe17 	bl	80015bc <HAL_GPIO_Init>

	GPIO_InitStruct.Pin 	= LCD5_PIN;
 800098e:	2310      	movs	r3, #16
 8000990:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode 	= GPIO_MODE_OUTPUT_PP;
 8000992:	2301      	movs	r3, #1
 8000994:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull 	= GPIO_NOPULL;
 8000996:	2300      	movs	r3, #0
 8000998:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800099a:	2303      	movs	r3, #3
 800099c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LCD5_PORT, &GPIO_InitStruct);
 800099e:	f107 0310 	add.w	r3, r7, #16
 80009a2:	4619      	mov	r1, r3
 80009a4:	4865      	ldr	r0, [pc, #404]	; (8000b3c <lcd_init+0x250>)
 80009a6:	f000 fe09 	bl	80015bc <HAL_GPIO_Init>

	GPIO_InitStruct.Pin 	= LCD6_PIN;
 80009aa:	2320      	movs	r3, #32
 80009ac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode 	= GPIO_MODE_OUTPUT_PP;
 80009ae:	2301      	movs	r3, #1
 80009b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull 	= GPIO_NOPULL;
 80009b2:	2300      	movs	r3, #0
 80009b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80009b6:	2303      	movs	r3, #3
 80009b8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LCD6_PORT, &GPIO_InitStruct);
 80009ba:	f107 0310 	add.w	r3, r7, #16
 80009be:	4619      	mov	r1, r3
 80009c0:	485e      	ldr	r0, [pc, #376]	; (8000b3c <lcd_init+0x250>)
 80009c2:	f000 fdfb 	bl	80015bc <HAL_GPIO_Init>

	GPIO_InitStruct.Pin 	= LCD7_PIN;
 80009c6:	2340      	movs	r3, #64	; 0x40
 80009c8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode 	= GPIO_MODE_OUTPUT_PP;
 80009ca:	2301      	movs	r3, #1
 80009cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull 	= GPIO_NOPULL;
 80009ce:	2300      	movs	r3, #0
 80009d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80009d2:	2303      	movs	r3, #3
 80009d4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LCD7_PORT, &GPIO_InitStruct);
 80009d6:	f107 0310 	add.w	r3, r7, #16
 80009da:	4619      	mov	r1, r3
 80009dc:	4857      	ldr	r0, [pc, #348]	; (8000b3c <lcd_init+0x250>)
 80009de:	f000 fded 	bl	80015bc <HAL_GPIO_Init>

	HAL_Delay(15);
 80009e2:	200f      	movs	r0, #15
 80009e4:	f000 fce2 	bl	80013ac <HAL_Delay>
	LCD7_OFF; LCD6_OFF; LCD5_OFF; LCD4_OFF;
 80009e8:	2200      	movs	r2, #0
 80009ea:	2140      	movs	r1, #64	; 0x40
 80009ec:	4853      	ldr	r0, [pc, #332]	; (8000b3c <lcd_init+0x250>)
 80009ee:	f000 ff80 	bl	80018f2 <HAL_GPIO_WritePin>
 80009f2:	2200      	movs	r2, #0
 80009f4:	2120      	movs	r1, #32
 80009f6:	4851      	ldr	r0, [pc, #324]	; (8000b3c <lcd_init+0x250>)
 80009f8:	f000 ff7b 	bl	80018f2 <HAL_GPIO_WritePin>
 80009fc:	2200      	movs	r2, #0
 80009fe:	2110      	movs	r1, #16
 8000a00:	484e      	ldr	r0, [pc, #312]	; (8000b3c <lcd_init+0x250>)
 8000a02:	f000 ff76 	bl	80018f2 <HAL_GPIO_WritePin>
 8000a06:	2200      	movs	r2, #0
 8000a08:	2108      	movs	r1, #8
 8000a0a:	484c      	ldr	r0, [pc, #304]	; (8000b3c <lcd_init+0x250>)
 8000a0c:	f000 ff71 	bl	80018f2 <HAL_GPIO_WritePin>
	LCDE_OFF;
 8000a10:	2200      	movs	r2, #0
 8000a12:	2110      	movs	r1, #16
 8000a14:	4848      	ldr	r0, [pc, #288]	; (8000b38 <lcd_init+0x24c>)
 8000a16:	f000 ff6c 	bl	80018f2 <HAL_GPIO_WritePin>
	//LCDRW_OFF;
	LCDRS_OFF;
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	2120      	movs	r1, #32
 8000a1e:	4846      	ldr	r0, [pc, #280]	; (8000b38 <lcd_init+0x24c>)
 8000a20:	f000 ff67 	bl	80018f2 <HAL_GPIO_WritePin>
	//---------one------
	LCD7_OFF; LCD6_OFF; LCD5_ON; LCD4_ON;
 8000a24:	2200      	movs	r2, #0
 8000a26:	2140      	movs	r1, #64	; 0x40
 8000a28:	4844      	ldr	r0, [pc, #272]	; (8000b3c <lcd_init+0x250>)
 8000a2a:	f000 ff62 	bl	80018f2 <HAL_GPIO_WritePin>
 8000a2e:	2200      	movs	r2, #0
 8000a30:	2120      	movs	r1, #32
 8000a32:	4842      	ldr	r0, [pc, #264]	; (8000b3c <lcd_init+0x250>)
 8000a34:	f000 ff5d 	bl	80018f2 <HAL_GPIO_WritePin>
 8000a38:	2201      	movs	r2, #1
 8000a3a:	2110      	movs	r1, #16
 8000a3c:	483f      	ldr	r0, [pc, #252]	; (8000b3c <lcd_init+0x250>)
 8000a3e:	f000 ff58 	bl	80018f2 <HAL_GPIO_WritePin>
 8000a42:	2201      	movs	r2, #1
 8000a44:	2108      	movs	r1, #8
 8000a46:	483d      	ldr	r0, [pc, #244]	; (8000b3c <lcd_init+0x250>)
 8000a48:	f000 ff53 	bl	80018f2 <HAL_GPIO_WritePin>
	LCDE_ON;
 8000a4c:	2201      	movs	r2, #1
 8000a4e:	2110      	movs	r1, #16
 8000a50:	4839      	ldr	r0, [pc, #228]	; (8000b38 <lcd_init+0x24c>)
 8000a52:	f000 ff4e 	bl	80018f2 <HAL_GPIO_WritePin>
	//LCDRW_OFF;
	LCDRS_OFF;
 8000a56:	2200      	movs	r2, #0
 8000a58:	2120      	movs	r1, #32
 8000a5a:	4837      	ldr	r0, [pc, #220]	; (8000b38 <lcd_init+0x24c>)
 8000a5c:	f000 ff49 	bl	80018f2 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8000a60:	200a      	movs	r0, #10
 8000a62:	f000 fca3 	bl	80013ac <HAL_Delay>
	LCDE_OFF;
 8000a66:	2200      	movs	r2, #0
 8000a68:	2110      	movs	r1, #16
 8000a6a:	4833      	ldr	r0, [pc, #204]	; (8000b38 <lcd_init+0x24c>)
 8000a6c:	f000 ff41 	bl	80018f2 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8000a70:	200a      	movs	r0, #10
 8000a72:	f000 fc9b 	bl	80013ac <HAL_Delay>
	//-----------two-----------
	LCD7_OFF; LCD6_OFF; LCD5_ON; LCD4_ON;
 8000a76:	2200      	movs	r2, #0
 8000a78:	2140      	movs	r1, #64	; 0x40
 8000a7a:	4830      	ldr	r0, [pc, #192]	; (8000b3c <lcd_init+0x250>)
 8000a7c:	f000 ff39 	bl	80018f2 <HAL_GPIO_WritePin>
 8000a80:	2200      	movs	r2, #0
 8000a82:	2120      	movs	r1, #32
 8000a84:	482d      	ldr	r0, [pc, #180]	; (8000b3c <lcd_init+0x250>)
 8000a86:	f000 ff34 	bl	80018f2 <HAL_GPIO_WritePin>
 8000a8a:	2201      	movs	r2, #1
 8000a8c:	2110      	movs	r1, #16
 8000a8e:	482b      	ldr	r0, [pc, #172]	; (8000b3c <lcd_init+0x250>)
 8000a90:	f000 ff2f 	bl	80018f2 <HAL_GPIO_WritePin>
 8000a94:	2201      	movs	r2, #1
 8000a96:	2108      	movs	r1, #8
 8000a98:	4828      	ldr	r0, [pc, #160]	; (8000b3c <lcd_init+0x250>)
 8000a9a:	f000 ff2a 	bl	80018f2 <HAL_GPIO_WritePin>
	LCDE_ON;
 8000a9e:	2201      	movs	r2, #1
 8000aa0:	2110      	movs	r1, #16
 8000aa2:	4825      	ldr	r0, [pc, #148]	; (8000b38 <lcd_init+0x24c>)
 8000aa4:	f000 ff25 	bl	80018f2 <HAL_GPIO_WritePin>
	//LCDRW_OFF;
	LCDRS_OFF;
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	2120      	movs	r1, #32
 8000aac:	4822      	ldr	r0, [pc, #136]	; (8000b38 <lcd_init+0x24c>)
 8000aae:	f000 ff20 	bl	80018f2 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8000ab2:	200a      	movs	r0, #10
 8000ab4:	f000 fc7a 	bl	80013ac <HAL_Delay>
	LCDE_OFF;
 8000ab8:	2200      	movs	r2, #0
 8000aba:	2110      	movs	r1, #16
 8000abc:	481e      	ldr	r0, [pc, #120]	; (8000b38 <lcd_init+0x24c>)
 8000abe:	f000 ff18 	bl	80018f2 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8000ac2:	200a      	movs	r0, #10
 8000ac4:	f000 fc72 	bl	80013ac <HAL_Delay>
	//-------three-------------
	LCD7_OFF; LCD6_OFF; LCD5_ON; LCD4_OFF;
 8000ac8:	2200      	movs	r2, #0
 8000aca:	2140      	movs	r1, #64	; 0x40
 8000acc:	481b      	ldr	r0, [pc, #108]	; (8000b3c <lcd_init+0x250>)
 8000ace:	f000 ff10 	bl	80018f2 <HAL_GPIO_WritePin>
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	2120      	movs	r1, #32
 8000ad6:	4819      	ldr	r0, [pc, #100]	; (8000b3c <lcd_init+0x250>)
 8000ad8:	f000 ff0b 	bl	80018f2 <HAL_GPIO_WritePin>
 8000adc:	2201      	movs	r2, #1
 8000ade:	2110      	movs	r1, #16
 8000ae0:	4816      	ldr	r0, [pc, #88]	; (8000b3c <lcd_init+0x250>)
 8000ae2:	f000 ff06 	bl	80018f2 <HAL_GPIO_WritePin>
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	2108      	movs	r1, #8
 8000aea:	4814      	ldr	r0, [pc, #80]	; (8000b3c <lcd_init+0x250>)
 8000aec:	f000 ff01 	bl	80018f2 <HAL_GPIO_WritePin>
	LCDE_ON;
 8000af0:	2201      	movs	r2, #1
 8000af2:	2110      	movs	r1, #16
 8000af4:	4810      	ldr	r0, [pc, #64]	; (8000b38 <lcd_init+0x24c>)
 8000af6:	f000 fefc 	bl	80018f2 <HAL_GPIO_WritePin>
	//LCDRW_OFF;
	LCDRS_OFF;
 8000afa:	2200      	movs	r2, #0
 8000afc:	2120      	movs	r1, #32
 8000afe:	480e      	ldr	r0, [pc, #56]	; (8000b38 <lcd_init+0x24c>)
 8000b00:	f000 fef7 	bl	80018f2 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8000b04:	200a      	movs	r0, #10
 8000b06:	f000 fc51 	bl	80013ac <HAL_Delay>
	LCDE_OFF;
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	2110      	movs	r1, #16
 8000b0e:	480a      	ldr	r0, [pc, #40]	; (8000b38 <lcd_init+0x24c>)
 8000b10:	f000 feef 	bl	80018f2 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8000b14:	200a      	movs	r0, #10
 8000b16:	f000 fc49 	bl	80013ac <HAL_Delay>
	//--------4 bit--dual line--5x8 dots---------------
	lcd_command(SETLCD_4BITS_2LINE);
 8000b1a:	2028      	movs	r0, #40	; 0x28
 8000b1c:	f000 f8c2 	bl	8000ca4 <lcd_command>
	//-----increment address, invisible cursor shift------
	lcd_command(DISPLAY_ON_D_OFF_CB);
 8000b20:	200c      	movs	r0, #12
 8000b22:	f000 f8bf 	bl	8000ca4 <lcd_command>
	//-----Clear display
	lcd_clear();
 8000b26:	f000 f9bf 	bl	8000ea8 <lcd_clear>
}
 8000b2a:	bf00      	nop
 8000b2c:	3720      	adds	r7, #32
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	bd80      	pop	{r7, pc}
 8000b32:	bf00      	nop
 8000b34:	40021000 	.word	0x40021000
 8000b38:	40010800 	.word	0x40010800
 8000b3c:	40010c00 	.word	0x40010c00

08000b40 <lcd_putc>:

void lcd_putc(unsigned char ch){		//Sends Char to LCD
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b082      	sub	sp, #8
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	4603      	mov	r3, r0
 8000b48:	71fb      	strb	r3, [r7, #7]

	LCDRS_ON;
 8000b4a:	2201      	movs	r2, #1
 8000b4c:	2120      	movs	r1, #32
 8000b4e:	4853      	ldr	r0, [pc, #332]	; (8000c9c <lcd_putc+0x15c>)
 8000b50:	f000 fecf 	bl	80018f2 <HAL_GPIO_WritePin>

  if ( ch & 0x10 ) {
 8000b54:	79fb      	ldrb	r3, [r7, #7]
 8000b56:	f003 0310 	and.w	r3, r3, #16
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d005      	beq.n	8000b6a <lcd_putc+0x2a>
		LCD4_ON;
 8000b5e:	2201      	movs	r2, #1
 8000b60:	2108      	movs	r1, #8
 8000b62:	484f      	ldr	r0, [pc, #316]	; (8000ca0 <lcd_putc+0x160>)
 8000b64:	f000 fec5 	bl	80018f2 <HAL_GPIO_WritePin>
 8000b68:	e004      	b.n	8000b74 <lcd_putc+0x34>
	} else {
		LCD4_OFF;
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	2108      	movs	r1, #8
 8000b6e:	484c      	ldr	r0, [pc, #304]	; (8000ca0 <lcd_putc+0x160>)
 8000b70:	f000 febf 	bl	80018f2 <HAL_GPIO_WritePin>
	}
	if ( ch & 0x20 ) {
 8000b74:	79fb      	ldrb	r3, [r7, #7]
 8000b76:	f003 0320 	and.w	r3, r3, #32
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d005      	beq.n	8000b8a <lcd_putc+0x4a>
		LCD5_ON;
 8000b7e:	2201      	movs	r2, #1
 8000b80:	2110      	movs	r1, #16
 8000b82:	4847      	ldr	r0, [pc, #284]	; (8000ca0 <lcd_putc+0x160>)
 8000b84:	f000 feb5 	bl	80018f2 <HAL_GPIO_WritePin>
 8000b88:	e004      	b.n	8000b94 <lcd_putc+0x54>
	} else {
    LCD5_OFF;
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	2110      	movs	r1, #16
 8000b8e:	4844      	ldr	r0, [pc, #272]	; (8000ca0 <lcd_putc+0x160>)
 8000b90:	f000 feaf 	bl	80018f2 <HAL_GPIO_WritePin>
	}
	if ( ch & 0x40 ) {
 8000b94:	79fb      	ldrb	r3, [r7, #7]
 8000b96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d005      	beq.n	8000baa <lcd_putc+0x6a>
		LCD6_ON;
 8000b9e:	2201      	movs	r2, #1
 8000ba0:	2120      	movs	r1, #32
 8000ba2:	483f      	ldr	r0, [pc, #252]	; (8000ca0 <lcd_putc+0x160>)
 8000ba4:	f000 fea5 	bl	80018f2 <HAL_GPIO_WritePin>
 8000ba8:	e004      	b.n	8000bb4 <lcd_putc+0x74>
	} else {
		LCD6_OFF;
 8000baa:	2200      	movs	r2, #0
 8000bac:	2120      	movs	r1, #32
 8000bae:	483c      	ldr	r0, [pc, #240]	; (8000ca0 <lcd_putc+0x160>)
 8000bb0:	f000 fe9f 	bl	80018f2 <HAL_GPIO_WritePin>
	}
	if ( ch & 0x80 ) {
 8000bb4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	da05      	bge.n	8000bc8 <lcd_putc+0x88>
		LCD7_ON;
 8000bbc:	2201      	movs	r2, #1
 8000bbe:	2140      	movs	r1, #64	; 0x40
 8000bc0:	4837      	ldr	r0, [pc, #220]	; (8000ca0 <lcd_putc+0x160>)
 8000bc2:	f000 fe96 	bl	80018f2 <HAL_GPIO_WritePin>
 8000bc6:	e004      	b.n	8000bd2 <lcd_putc+0x92>
	} else {
		LCD7_OFF;
 8000bc8:	2200      	movs	r2, #0
 8000bca:	2140      	movs	r1, #64	; 0x40
 8000bcc:	4834      	ldr	r0, [pc, #208]	; (8000ca0 <lcd_putc+0x160>)
 8000bce:	f000 fe90 	bl	80018f2 <HAL_GPIO_WritePin>
	}

	LCDE_ON;
 8000bd2:	2201      	movs	r2, #1
 8000bd4:	2110      	movs	r1, #16
 8000bd6:	4831      	ldr	r0, [pc, #196]	; (8000c9c <lcd_putc+0x15c>)
 8000bd8:	f000 fe8b 	bl	80018f2 <HAL_GPIO_WritePin>
	HAL_Delay(1);//__delay_us(300);
 8000bdc:	2001      	movs	r0, #1
 8000bde:	f000 fbe5 	bl	80013ac <HAL_Delay>
	LCDE_OFF;
 8000be2:	2200      	movs	r2, #0
 8000be4:	2110      	movs	r1, #16
 8000be6:	482d      	ldr	r0, [pc, #180]	; (8000c9c <lcd_putc+0x15c>)
 8000be8:	f000 fe83 	bl	80018f2 <HAL_GPIO_WritePin>
  HAL_Delay(1);//__delay_us(300);
 8000bec:	2001      	movs	r0, #1
 8000bee:	f000 fbdd 	bl	80013ac <HAL_Delay>

	if ( ch & 0x01 ) {
 8000bf2:	79fb      	ldrb	r3, [r7, #7]
 8000bf4:	f003 0301 	and.w	r3, r3, #1
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d005      	beq.n	8000c08 <lcd_putc+0xc8>
		LCD4_ON;
 8000bfc:	2201      	movs	r2, #1
 8000bfe:	2108      	movs	r1, #8
 8000c00:	4827      	ldr	r0, [pc, #156]	; (8000ca0 <lcd_putc+0x160>)
 8000c02:	f000 fe76 	bl	80018f2 <HAL_GPIO_WritePin>
 8000c06:	e004      	b.n	8000c12 <lcd_putc+0xd2>
	} else {
		LCD4_OFF;
 8000c08:	2200      	movs	r2, #0
 8000c0a:	2108      	movs	r1, #8
 8000c0c:	4824      	ldr	r0, [pc, #144]	; (8000ca0 <lcd_putc+0x160>)
 8000c0e:	f000 fe70 	bl	80018f2 <HAL_GPIO_WritePin>
	}
	if ( ch & 0x02 ) {
 8000c12:	79fb      	ldrb	r3, [r7, #7]
 8000c14:	f003 0302 	and.w	r3, r3, #2
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d005      	beq.n	8000c28 <lcd_putc+0xe8>
		LCD5_ON;
 8000c1c:	2201      	movs	r2, #1
 8000c1e:	2110      	movs	r1, #16
 8000c20:	481f      	ldr	r0, [pc, #124]	; (8000ca0 <lcd_putc+0x160>)
 8000c22:	f000 fe66 	bl	80018f2 <HAL_GPIO_WritePin>
 8000c26:	e004      	b.n	8000c32 <lcd_putc+0xf2>
	} else {
    LCD5_OFF;
 8000c28:	2200      	movs	r2, #0
 8000c2a:	2110      	movs	r1, #16
 8000c2c:	481c      	ldr	r0, [pc, #112]	; (8000ca0 <lcd_putc+0x160>)
 8000c2e:	f000 fe60 	bl	80018f2 <HAL_GPIO_WritePin>
	}
	if ( ch & 0x04 ) {
 8000c32:	79fb      	ldrb	r3, [r7, #7]
 8000c34:	f003 0304 	and.w	r3, r3, #4
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d005      	beq.n	8000c48 <lcd_putc+0x108>
		LCD6_ON;
 8000c3c:	2201      	movs	r2, #1
 8000c3e:	2120      	movs	r1, #32
 8000c40:	4817      	ldr	r0, [pc, #92]	; (8000ca0 <lcd_putc+0x160>)
 8000c42:	f000 fe56 	bl	80018f2 <HAL_GPIO_WritePin>
 8000c46:	e004      	b.n	8000c52 <lcd_putc+0x112>
	} else {
    LCD6_OFF;
 8000c48:	2200      	movs	r2, #0
 8000c4a:	2120      	movs	r1, #32
 8000c4c:	4814      	ldr	r0, [pc, #80]	; (8000ca0 <lcd_putc+0x160>)
 8000c4e:	f000 fe50 	bl	80018f2 <HAL_GPIO_WritePin>
	}
	if ( ch & 0x08 ) {
 8000c52:	79fb      	ldrb	r3, [r7, #7]
 8000c54:	f003 0308 	and.w	r3, r3, #8
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d005      	beq.n	8000c68 <lcd_putc+0x128>
		LCD7_ON;
 8000c5c:	2201      	movs	r2, #1
 8000c5e:	2140      	movs	r1, #64	; 0x40
 8000c60:	480f      	ldr	r0, [pc, #60]	; (8000ca0 <lcd_putc+0x160>)
 8000c62:	f000 fe46 	bl	80018f2 <HAL_GPIO_WritePin>
 8000c66:	e004      	b.n	8000c72 <lcd_putc+0x132>
	} else {
    LCD7_OFF;
 8000c68:	2200      	movs	r2, #0
 8000c6a:	2140      	movs	r1, #64	; 0x40
 8000c6c:	480c      	ldr	r0, [pc, #48]	; (8000ca0 <lcd_putc+0x160>)
 8000c6e:	f000 fe40 	bl	80018f2 <HAL_GPIO_WritePin>
	}

	LCDE_ON;
 8000c72:	2201      	movs	r2, #1
 8000c74:	2110      	movs	r1, #16
 8000c76:	4809      	ldr	r0, [pc, #36]	; (8000c9c <lcd_putc+0x15c>)
 8000c78:	f000 fe3b 	bl	80018f2 <HAL_GPIO_WritePin>
	HAL_Delay(1);//__delay_us(300);
 8000c7c:	2001      	movs	r0, #1
 8000c7e:	f000 fb95 	bl	80013ac <HAL_Delay>
  LCDE_OFF;
 8000c82:	2200      	movs	r2, #0
 8000c84:	2110      	movs	r1, #16
 8000c86:	4805      	ldr	r0, [pc, #20]	; (8000c9c <lcd_putc+0x15c>)
 8000c88:	f000 fe33 	bl	80018f2 <HAL_GPIO_WritePin>
  HAL_Delay(1);//__delay_us(300);
 8000c8c:	2001      	movs	r0, #1
 8000c8e:	f000 fb8d 	bl	80013ac <HAL_Delay>
}
 8000c92:	bf00      	nop
 8000c94:	3708      	adds	r7, #8
 8000c96:	46bd      	mov	sp, r7
 8000c98:	bd80      	pop	{r7, pc}
 8000c9a:	bf00      	nop
 8000c9c:	40010800 	.word	0x40010800
 8000ca0:	40010c00 	.word	0x40010c00

08000ca4 <lcd_command>:
void lcd_command(unsigned char cmd){	//Sends Command to LCD
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b082      	sub	sp, #8
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	4603      	mov	r3, r0
 8000cac:	71fb      	strb	r3, [r7, #7]

	LCDRS_OFF;
 8000cae:	2200      	movs	r2, #0
 8000cb0:	2120      	movs	r1, #32
 8000cb2:	4853      	ldr	r0, [pc, #332]	; (8000e00 <lcd_command+0x15c>)
 8000cb4:	f000 fe1d 	bl	80018f2 <HAL_GPIO_WritePin>

	if ( cmd & 0x10 ) {
 8000cb8:	79fb      	ldrb	r3, [r7, #7]
 8000cba:	f003 0310 	and.w	r3, r3, #16
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d005      	beq.n	8000cce <lcd_command+0x2a>
		LCD4_ON;
 8000cc2:	2201      	movs	r2, #1
 8000cc4:	2108      	movs	r1, #8
 8000cc6:	484f      	ldr	r0, [pc, #316]	; (8000e04 <lcd_command+0x160>)
 8000cc8:	f000 fe13 	bl	80018f2 <HAL_GPIO_WritePin>
 8000ccc:	e004      	b.n	8000cd8 <lcd_command+0x34>
	} else {
		LCD4_OFF;
 8000cce:	2200      	movs	r2, #0
 8000cd0:	2108      	movs	r1, #8
 8000cd2:	484c      	ldr	r0, [pc, #304]	; (8000e04 <lcd_command+0x160>)
 8000cd4:	f000 fe0d 	bl	80018f2 <HAL_GPIO_WritePin>
	}
	if ( cmd & 0x20 ) {
 8000cd8:	79fb      	ldrb	r3, [r7, #7]
 8000cda:	f003 0320 	and.w	r3, r3, #32
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d005      	beq.n	8000cee <lcd_command+0x4a>
		LCD5_ON;
 8000ce2:	2201      	movs	r2, #1
 8000ce4:	2110      	movs	r1, #16
 8000ce6:	4847      	ldr	r0, [pc, #284]	; (8000e04 <lcd_command+0x160>)
 8000ce8:	f000 fe03 	bl	80018f2 <HAL_GPIO_WritePin>
 8000cec:	e004      	b.n	8000cf8 <lcd_command+0x54>
	} else {
		LCD5_OFF;
 8000cee:	2200      	movs	r2, #0
 8000cf0:	2110      	movs	r1, #16
 8000cf2:	4844      	ldr	r0, [pc, #272]	; (8000e04 <lcd_command+0x160>)
 8000cf4:	f000 fdfd 	bl	80018f2 <HAL_GPIO_WritePin>
	}
	if ( cmd & 0x40 ) {
 8000cf8:	79fb      	ldrb	r3, [r7, #7]
 8000cfa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d005      	beq.n	8000d0e <lcd_command+0x6a>
		LCD6_ON;
 8000d02:	2201      	movs	r2, #1
 8000d04:	2120      	movs	r1, #32
 8000d06:	483f      	ldr	r0, [pc, #252]	; (8000e04 <lcd_command+0x160>)
 8000d08:	f000 fdf3 	bl	80018f2 <HAL_GPIO_WritePin>
 8000d0c:	e004      	b.n	8000d18 <lcd_command+0x74>
	} else {
		LCD6_OFF;
 8000d0e:	2200      	movs	r2, #0
 8000d10:	2120      	movs	r1, #32
 8000d12:	483c      	ldr	r0, [pc, #240]	; (8000e04 <lcd_command+0x160>)
 8000d14:	f000 fded 	bl	80018f2 <HAL_GPIO_WritePin>
	}
	if ( cmd & 0x80 ) {
 8000d18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	da05      	bge.n	8000d2c <lcd_command+0x88>
		LCD7_ON;
 8000d20:	2201      	movs	r2, #1
 8000d22:	2140      	movs	r1, #64	; 0x40
 8000d24:	4837      	ldr	r0, [pc, #220]	; (8000e04 <lcd_command+0x160>)
 8000d26:	f000 fde4 	bl	80018f2 <HAL_GPIO_WritePin>
 8000d2a:	e004      	b.n	8000d36 <lcd_command+0x92>
	} else {
		LCD7_OFF;
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	2140      	movs	r1, #64	; 0x40
 8000d30:	4834      	ldr	r0, [pc, #208]	; (8000e04 <lcd_command+0x160>)
 8000d32:	f000 fdde 	bl	80018f2 <HAL_GPIO_WritePin>
	}

	LCDE_ON;
 8000d36:	2201      	movs	r2, #1
 8000d38:	2110      	movs	r1, #16
 8000d3a:	4831      	ldr	r0, [pc, #196]	; (8000e00 <lcd_command+0x15c>)
 8000d3c:	f000 fdd9 	bl	80018f2 <HAL_GPIO_WritePin>
  HAL_Delay(1);//__delay_us(300);
 8000d40:	2001      	movs	r0, #1
 8000d42:	f000 fb33 	bl	80013ac <HAL_Delay>
	LCDE_OFF;
 8000d46:	2200      	movs	r2, #0
 8000d48:	2110      	movs	r1, #16
 8000d4a:	482d      	ldr	r0, [pc, #180]	; (8000e00 <lcd_command+0x15c>)
 8000d4c:	f000 fdd1 	bl	80018f2 <HAL_GPIO_WritePin>
  HAL_Delay(1);//__delay_us(300);
 8000d50:	2001      	movs	r0, #1
 8000d52:	f000 fb2b 	bl	80013ac <HAL_Delay>

	if ( cmd & 0x01 ) {
 8000d56:	79fb      	ldrb	r3, [r7, #7]
 8000d58:	f003 0301 	and.w	r3, r3, #1
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d005      	beq.n	8000d6c <lcd_command+0xc8>
		LCD4_ON;
 8000d60:	2201      	movs	r2, #1
 8000d62:	2108      	movs	r1, #8
 8000d64:	4827      	ldr	r0, [pc, #156]	; (8000e04 <lcd_command+0x160>)
 8000d66:	f000 fdc4 	bl	80018f2 <HAL_GPIO_WritePin>
 8000d6a:	e004      	b.n	8000d76 <lcd_command+0xd2>
	} else {
		LCD4_OFF;
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	2108      	movs	r1, #8
 8000d70:	4824      	ldr	r0, [pc, #144]	; (8000e04 <lcd_command+0x160>)
 8000d72:	f000 fdbe 	bl	80018f2 <HAL_GPIO_WritePin>
	}
	if ( cmd & 0x02 ) {
 8000d76:	79fb      	ldrb	r3, [r7, #7]
 8000d78:	f003 0302 	and.w	r3, r3, #2
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d005      	beq.n	8000d8c <lcd_command+0xe8>
		LCD5_ON;
 8000d80:	2201      	movs	r2, #1
 8000d82:	2110      	movs	r1, #16
 8000d84:	481f      	ldr	r0, [pc, #124]	; (8000e04 <lcd_command+0x160>)
 8000d86:	f000 fdb4 	bl	80018f2 <HAL_GPIO_WritePin>
 8000d8a:	e004      	b.n	8000d96 <lcd_command+0xf2>
	} else {
		LCD5_OFF;
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	2110      	movs	r1, #16
 8000d90:	481c      	ldr	r0, [pc, #112]	; (8000e04 <lcd_command+0x160>)
 8000d92:	f000 fdae 	bl	80018f2 <HAL_GPIO_WritePin>
	}
	if ( cmd & 0x04 ) {
 8000d96:	79fb      	ldrb	r3, [r7, #7]
 8000d98:	f003 0304 	and.w	r3, r3, #4
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d005      	beq.n	8000dac <lcd_command+0x108>
		LCD6_ON;
 8000da0:	2201      	movs	r2, #1
 8000da2:	2120      	movs	r1, #32
 8000da4:	4817      	ldr	r0, [pc, #92]	; (8000e04 <lcd_command+0x160>)
 8000da6:	f000 fda4 	bl	80018f2 <HAL_GPIO_WritePin>
 8000daa:	e004      	b.n	8000db6 <lcd_command+0x112>
	} else {
		LCD6_OFF;
 8000dac:	2200      	movs	r2, #0
 8000dae:	2120      	movs	r1, #32
 8000db0:	4814      	ldr	r0, [pc, #80]	; (8000e04 <lcd_command+0x160>)
 8000db2:	f000 fd9e 	bl	80018f2 <HAL_GPIO_WritePin>
	}
	if ( cmd & 0x08 ) {
 8000db6:	79fb      	ldrb	r3, [r7, #7]
 8000db8:	f003 0308 	and.w	r3, r3, #8
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d005      	beq.n	8000dcc <lcd_command+0x128>
		LCD7_ON;
 8000dc0:	2201      	movs	r2, #1
 8000dc2:	2140      	movs	r1, #64	; 0x40
 8000dc4:	480f      	ldr	r0, [pc, #60]	; (8000e04 <lcd_command+0x160>)
 8000dc6:	f000 fd94 	bl	80018f2 <HAL_GPIO_WritePin>
 8000dca:	e004      	b.n	8000dd6 <lcd_command+0x132>
	} else {
		LCD7_OFF;
 8000dcc:	2200      	movs	r2, #0
 8000dce:	2140      	movs	r1, #64	; 0x40
 8000dd0:	480c      	ldr	r0, [pc, #48]	; (8000e04 <lcd_command+0x160>)
 8000dd2:	f000 fd8e 	bl	80018f2 <HAL_GPIO_WritePin>
	}

	LCDE_ON;
 8000dd6:	2201      	movs	r2, #1
 8000dd8:	2110      	movs	r1, #16
 8000dda:	4809      	ldr	r0, [pc, #36]	; (8000e00 <lcd_command+0x15c>)
 8000ddc:	f000 fd89 	bl	80018f2 <HAL_GPIO_WritePin>
	HAL_Delay(1);//__delay_us(300);
 8000de0:	2001      	movs	r0, #1
 8000de2:	f000 fae3 	bl	80013ac <HAL_Delay>
	LCDE_OFF;
 8000de6:	2200      	movs	r2, #0
 8000de8:	2110      	movs	r1, #16
 8000dea:	4805      	ldr	r0, [pc, #20]	; (8000e00 <lcd_command+0x15c>)
 8000dec:	f000 fd81 	bl	80018f2 <HAL_GPIO_WritePin>
	HAL_Delay(1);//__delay_us(300);
 8000df0:	2001      	movs	r0, #1
 8000df2:	f000 fadb 	bl	80013ac <HAL_Delay>

}
 8000df6:	bf00      	nop
 8000df8:	3708      	adds	r7, #8
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bd80      	pop	{r7, pc}
 8000dfe:	bf00      	nop
 8000e00:	40010800 	.word	0x40010800
 8000e04:	40010c00 	.word	0x40010c00

08000e08 <lcd_puts>:

void lcd_puts(unsigned char* data, unsigned char nBytes){	//Outputs string to LCD
 8000e08:	b590      	push	{r4, r7, lr}
 8000e0a:	b083      	sub	sp, #12
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
 8000e10:	460b      	mov	r3, r1
 8000e12:	70fb      	strb	r3, [r7, #3]
	register unsigned char i=0;

	for(i=0; i<nBytes; i++){	// print data
 8000e14:	2400      	movs	r4, #0
 8000e16:	e009      	b.n	8000e2c <lcd_puts+0x24>
		lcd_putc(data[i]);
 8000e18:	4622      	mov	r2, r4
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	4413      	add	r3, r2
 8000e1e:	781b      	ldrb	r3, [r3, #0]
 8000e20:	4618      	mov	r0, r3
 8000e22:	f7ff fe8d 	bl	8000b40 <lcd_putc>
	for(i=0; i<nBytes; i++){	// print data
 8000e26:	4623      	mov	r3, r4
 8000e28:	3301      	adds	r3, #1
 8000e2a:	b2dc      	uxtb	r4, r3
 8000e2c:	78fb      	ldrb	r3, [r7, #3]
 8000e2e:	42a3      	cmp	r3, r4
 8000e30:	d8f2      	bhi.n	8000e18 <lcd_puts+0x10>
	}
}
 8000e32:	bf00      	nop
 8000e34:	bf00      	nop
 8000e36:	370c      	adds	r7, #12
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	bd90      	pop	{r4, r7, pc}

08000e3c <lcd_gotoxy>:

void lcd_gotoxy(unsigned char x, unsigned char y){		//Cursor to X Y position
 8000e3c:	b590      	push	{r4, r7, lr}
 8000e3e:	b083      	sub	sp, #12
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	4603      	mov	r3, r0
 8000e44:	460a      	mov	r2, r1
 8000e46:	71fb      	strb	r3, [r7, #7]
 8000e48:	4613      	mov	r3, r2
 8000e4a:	71bb      	strb	r3, [r7, #6]
	register unsigned char DDRAMAddr;

	switch(y){		// remap lines into proper order
 8000e4c:	79bb      	ldrb	r3, [r7, #6]
 8000e4e:	3b01      	subs	r3, #1
 8000e50:	2b03      	cmp	r3, #3
 8000e52:	d81b      	bhi.n	8000e8c <lcd_gotoxy+0x50>
 8000e54:	a201      	add	r2, pc, #4	; (adr r2, 8000e5c <lcd_gotoxy+0x20>)
 8000e56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e5a:	bf00      	nop
 8000e5c:	08000e6d 	.word	0x08000e6d
 8000e60:	08000e75 	.word	0x08000e75
 8000e64:	08000e7d 	.word	0x08000e7d
 8000e68:	08000e85 	.word	0x08000e85
	case 1: DDRAMAddr = LCD_LINE0_DDRAMADDR+x-1; break;
 8000e6c:	79fb      	ldrb	r3, [r7, #7]
 8000e6e:	3b01      	subs	r3, #1
 8000e70:	b2dc      	uxtb	r4, r3
 8000e72:	e00f      	b.n	8000e94 <lcd_gotoxy+0x58>
	case 2: DDRAMAddr = LCD_LINE1_DDRAMADDR+x-1; break;
 8000e74:	79fb      	ldrb	r3, [r7, #7]
 8000e76:	333f      	adds	r3, #63	; 0x3f
 8000e78:	b2dc      	uxtb	r4, r3
 8000e7a:	e00b      	b.n	8000e94 <lcd_gotoxy+0x58>
	case 3: DDRAMAddr = LCD_LINE2_DDRAMADDR+x-1; break;
 8000e7c:	79fb      	ldrb	r3, [r7, #7]
 8000e7e:	3313      	adds	r3, #19
 8000e80:	b2dc      	uxtb	r4, r3
 8000e82:	e007      	b.n	8000e94 <lcd_gotoxy+0x58>
	case 4: DDRAMAddr = LCD_LINE3_DDRAMADDR+x-1; break;
 8000e84:	79fb      	ldrb	r3, [r7, #7]
 8000e86:	3353      	adds	r3, #83	; 0x53
 8000e88:	b2dc      	uxtb	r4, r3
 8000e8a:	e003      	b.n	8000e94 <lcd_gotoxy+0x58>
	default: DDRAMAddr =LCD_LINE0_DDRAMADDR+x-1;break;
 8000e8c:	79fb      	ldrb	r3, [r7, #7]
 8000e8e:	3b01      	subs	r3, #1
 8000e90:	b2dc      	uxtb	r4, r3
 8000e92:	bf00      	nop
	}
	lcd_command(1<<LCD_DDRAM|DDRAMAddr);	// set data address
 8000e94:	f064 037f 	orn	r3, r4, #127	; 0x7f
 8000e98:	b2db      	uxtb	r3, r3
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	f7ff ff02 	bl	8000ca4 <lcd_command>
}
 8000ea0:	bf00      	nop
 8000ea2:	370c      	adds	r7, #12
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	bd90      	pop	{r4, r7, pc}

08000ea8 <lcd_clear>:
        lcd_command(a++);			//	incrementa la direccion para la data
		lcd_putc(car[i]);			//	escribe caracter
	}
}

void lcd_clear(void){
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	af00      	add	r7, sp, #0
    lcd_command(CLEAR_DISPLAY);
 8000eac:	2001      	movs	r0, #1
 8000eae:	f7ff fef9 	bl	8000ca4 <lcd_command>
}
 8000eb2:	bf00      	nop
 8000eb4:	bd80      	pop	{r7, pc}
	...

08000eb8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b08a      	sub	sp, #40	; 0x28
 8000ebc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ebe:	f000 fa13 	bl	80012e8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ec2:	f000 f8f3 	bl	80010ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ec6:	f000 f92b 	bl	8001120 <MX_GPIO_Init>

  keypad_init();
 8000eca:	f7ff fb21 	bl	8000510 <keypad_init>
  HAL_Delay(10); //Esto es para estabilizar
 8000ece:	200a      	movs	r0, #10
 8000ed0:	f000 fa6c 	bl	80013ac <HAL_Delay>
  uint32_t num_entero=7;
 8000ed4:	2307      	movs	r3, #7
 8000ed6:	623b      	str	r3, [r7, #32]
  char str_num_entero[10];
  sprintf(str_num_entero, "valor=%3d", num_entero);
 8000ed8:	f107 0308 	add.w	r3, r7, #8
 8000edc:	6a3a      	ldr	r2, [r7, #32]
 8000ede:	496e      	ldr	r1, [pc, #440]	; (8001098 <main+0x1e0>)
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	f001 f939 	bl	8002158 <siprintf>
  //Conversin de flotante a string
  float num_f=26.83,temporal_frac;
 8000ee6:	4b6d      	ldr	r3, [pc, #436]	; (800109c <main+0x1e4>)
 8000ee8:	61fb      	str	r3, [r7, #28]
  uint8_t p_entera,p_frac;
  char str_entera[2];
  char str_frac[2];
  p_entera=(uint8_t)num_f; //Parte entera
 8000eea:	69f8      	ldr	r0, [r7, #28]
 8000eec:	f7ff faf0 	bl	80004d0 <__aeabi_f2uiz>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	76fb      	strb	r3, [r7, #27]
  temporal_frac=(num_f-p_entera)*100; //.7*100=70
 8000ef4:	7efb      	ldrb	r3, [r7, #27]
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	f7ff fa96 	bl	8000428 <__aeabi_i2f>
 8000efc:	4603      	mov	r3, r0
 8000efe:	4619      	mov	r1, r3
 8000f00:	69f8      	ldr	r0, [r7, #28]
 8000f02:	f7ff f9db 	bl	80002bc <__aeabi_fsub>
 8000f06:	4603      	mov	r3, r0
 8000f08:	4965      	ldr	r1, [pc, #404]	; (80010a0 <main+0x1e8>)
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	f7ff f91e 	bl	800014c <__aeabi_fmul>
 8000f10:	4603      	mov	r3, r0
 8000f12:	617b      	str	r3, [r7, #20]
  p_frac=(uint8_t)temporal_frac;
 8000f14:	6978      	ldr	r0, [r7, #20]
 8000f16:	f7ff fadb 	bl	80004d0 <__aeabi_f2uiz>
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	74fb      	strb	r3, [r7, #19]
  sprintf(str_entera, "%2d",p_entera);
 8000f1e:	7efa      	ldrb	r2, [r7, #27]
 8000f20:	1d3b      	adds	r3, r7, #4
 8000f22:	4960      	ldr	r1, [pc, #384]	; (80010a4 <main+0x1ec>)
 8000f24:	4618      	mov	r0, r3
 8000f26:	f001 f917 	bl	8002158 <siprintf>
  sprintf(str_frac, "%2d",p_frac);
 8000f2a:	7cfa      	ldrb	r2, [r7, #19]
 8000f2c:	463b      	mov	r3, r7
 8000f2e:	495d      	ldr	r1, [pc, #372]	; (80010a4 <main+0x1ec>)
 8000f30:	4618      	mov	r0, r3
 8000f32:	f001 f911 	bl	8002158 <siprintf>
  //Conversin de flotante a string
  lcd_init(); //Inicializa LCD
 8000f36:	f7ff fcd9 	bl	80008ec <lcd_init>
  lcd_command(DISPLAY_ON_D_OFF_C_ON_B);
 8000f3a:	200d      	movs	r0, #13
 8000f3c:	f7ff feb2 	bl	8000ca4 <lcd_command>
  lcd_gotoxy(1,1);
 8000f40:	2101      	movs	r1, #1
 8000f42:	2001      	movs	r0, #1
 8000f44:	f7ff ff7a 	bl	8000e3c <lcd_gotoxy>
  lcd_puts("Win",3);
 8000f48:	2103      	movs	r1, #3
 8000f4a:	4857      	ldr	r0, [pc, #348]	; (80010a8 <main+0x1f0>)
 8000f4c:	f7ff ff5c 	bl	8000e08 <lcd_puts>
  lcd_gotoxy(1,2); //Segunda fila
 8000f50:	2102      	movs	r1, #2
 8000f52:	2001      	movs	r0, #1
 8000f54:	f7ff ff72 	bl	8000e3c <lcd_gotoxy>
  lcd_puts(str_num_entero,7);
 8000f58:	f107 0308 	add.w	r3, r7, #8
 8000f5c:	2107      	movs	r1, #7
 8000f5e:	4618      	mov	r0, r3
 8000f60:	f7ff ff52 	bl	8000e08 <lcd_puts>
  lcd_putc(' ');
 8000f64:	2020      	movs	r0, #32
 8000f66:	f7ff fdeb 	bl	8000b40 <lcd_putc>
  lcd_puts(str_entera,2);
 8000f6a:	1d3b      	adds	r3, r7, #4
 8000f6c:	2102      	movs	r1, #2
 8000f6e:	4618      	mov	r0, r3
 8000f70:	f7ff ff4a 	bl	8000e08 <lcd_puts>
  lcd_putc('.');
 8000f74:	202e      	movs	r0, #46	; 0x2e
 8000f76:	f7ff fde3 	bl	8000b40 <lcd_putc>
  lcd_puts(str_frac,2);
 8000f7a:	463b      	mov	r3, r7
 8000f7c:	2102      	movs	r1, #2
 8000f7e:	4618      	mov	r0, r3
 8000f80:	f7ff ff42 	bl	8000e08 <lcd_puts>
  lcd_putc(0xf4);
 8000f84:	20f4      	movs	r0, #244	; 0xf4
 8000f86:	f7ff fddb 	bl	8000b40 <lcd_putc>
  HAL_Delay(10000);
 8000f8a:	f242 7010 	movw	r0, #10000	; 0x2710
 8000f8e:	f000 fa0d 	bl	80013ac <HAL_Delay>
  lcd_clear(); //Para Borrar pantalla
 8000f92:	f7ff ff89 	bl	8000ea8 <lcd_clear>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  //Ciclo infinito
	  if (tecla=='A')
 8000f96:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000f9a:	2b41      	cmp	r3, #65	; 0x41
 8000f9c:	d103      	bne.n	8000fa6 <main+0xee>
	    lcd_gotoxy(1,2); //Brinca a segunda linea
 8000f9e:	2102      	movs	r1, #2
 8000fa0:	2001      	movs	r0, #1
 8000fa2:	f7ff ff4b 	bl	8000e3c <lcd_gotoxy>
	    tecla=keypad_read();
 8000fa6:	f7ff fb5d 	bl	8000664 <keypad_read>
 8000faa:	4603      	mov	r3, r0
 8000fac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	    if ((tecla!=0) && (tecla!='#')&& (tecla!='*')&& (tecla!='B')
 8000fb0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d028      	beq.n	800100a <main+0x152>
 8000fb8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000fbc:	2b23      	cmp	r3, #35	; 0x23
 8000fbe:	d024      	beq.n	800100a <main+0x152>
 8000fc0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000fc4:	2b2a      	cmp	r3, #42	; 0x2a
 8000fc6:	d020      	beq.n	800100a <main+0x152>
 8000fc8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000fcc:	2b42      	cmp	r3, #66	; 0x42
 8000fce:	d01c      	beq.n	800100a <main+0x152>
	    && (tecla!='C')&& (tecla!='D')&& (tecla!='A')&& (tecla!='8')&&
 8000fd0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000fd4:	2b43      	cmp	r3, #67	; 0x43
 8000fd6:	d018      	beq.n	800100a <main+0x152>
 8000fd8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000fdc:	2b44      	cmp	r3, #68	; 0x44
 8000fde:	d014      	beq.n	800100a <main+0x152>
 8000fe0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000fe4:	2b41      	cmp	r3, #65	; 0x41
 8000fe6:	d010      	beq.n	800100a <main+0x152>
 8000fe8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000fec:	2b38      	cmp	r3, #56	; 0x38
 8000fee:	d00c      	beq.n	800100a <main+0x152>
 8000ff0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000ff4:	2b39      	cmp	r3, #57	; 0x39
 8000ff6:	d008      	beq.n	800100a <main+0x152>
	    (tecla!='9')&& (tecla!='7'))
 8000ff8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000ffc:	2b37      	cmp	r3, #55	; 0x37
 8000ffe:	d004      	beq.n	800100a <main+0x152>
	    lcd_putc(tecla);
 8001000:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001004:	4618      	mov	r0, r3
 8001006:	f7ff fd9b 	bl	8000b40 <lcd_putc>
	    if (tecla=='*')
 800100a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800100e:	2b2a      	cmp	r3, #42	; 0x2a
 8001010:	d102      	bne.n	8001018 <main+0x160>
	    lcd_command(CURSOR_MOVE_LEFT);
 8001012:	2010      	movs	r0, #16
 8001014:	f7ff fe46 	bl	8000ca4 <lcd_command>
	    if (tecla=='*')
 8001018:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800101c:	2b2a      	cmp	r3, #42	; 0x2a
 800101e:	d102      	bne.n	8001026 <main+0x16e>
	    lcd_command(DISP_MOVE_LEFT);
 8001020:	2018      	movs	r0, #24
 8001022:	f7ff fe3f 	bl	8000ca4 <lcd_command>
	    if (tecla=='#')
 8001026:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800102a:	2b23      	cmp	r3, #35	; 0x23
 800102c:	d102      	bne.n	8001034 <main+0x17c>
	    lcd_command(CURSOR_MOVE_RIGHT);
 800102e:	2014      	movs	r0, #20
 8001030:	f7ff fe38 	bl	8000ca4 <lcd_command>
	    if (tecla=='#')
 8001034:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001038:	2b23      	cmp	r3, #35	; 0x23
 800103a:	d102      	bne.n	8001042 <main+0x18a>
	    lcd_command(DISP_MOVE_RIGHT);
 800103c:	201c      	movs	r0, #28
 800103e:	f7ff fe31 	bl	8000ca4 <lcd_command>
	    if (tecla=='B')
 8001042:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001046:	2b42      	cmp	r3, #66	; 0x42
 8001048:	d102      	bne.n	8001050 <main+0x198>
	    lcd_command(parpadeo_on);
 800104a:	200f      	movs	r0, #15
 800104c:	f7ff fe2a 	bl	8000ca4 <lcd_command>
	    if (tecla=='C')
 8001050:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001054:	2b43      	cmp	r3, #67	; 0x43
 8001056:	d102      	bne.n	800105e <main+0x1a6>
	    lcd_command(parpadeo_off);
 8001058:	200e      	movs	r0, #14
 800105a:	f7ff fe23 	bl	8000ca4 <lcd_command>
	    if (tecla=='7')
 800105e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001062:	2b37      	cmp	r3, #55	; 0x37
 8001064:	d102      	bne.n	800106c <main+0x1b4>
	    lcd_command(cursor_on);
 8001066:	200e      	movs	r0, #14
 8001068:	f7ff fe1c 	bl	8000ca4 <lcd_command>
	    if (tecla=='8')
 800106c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001070:	2b38      	cmp	r3, #56	; 0x38
 8001072:	d102      	bne.n	800107a <main+0x1c2>
	    lcd_command(cursor_off);
 8001074:	200c      	movs	r0, #12
 8001076:	f7ff fe15 	bl	8000ca4 <lcd_command>
	    if (tecla=='9')
 800107a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800107e:	2b39      	cmp	r3, #57	; 0x39
 8001080:	d102      	bne.n	8001088 <main+0x1d0>
	    lcd_command(display_on);
 8001082:	200c      	movs	r0, #12
 8001084:	f7ff fe0e 	bl	8000ca4 <lcd_command>
	    if (tecla=='D')
 8001088:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800108c:	2b44      	cmp	r3, #68	; 0x44
 800108e:	d182      	bne.n	8000f96 <main+0xde>
	    lcd_command(display_off);
 8001090:	2008      	movs	r0, #8
 8001092:	f7ff fe07 	bl	8000ca4 <lcd_command>
	  if (tecla=='A')
 8001096:	e77e      	b.n	8000f96 <main+0xde>
 8001098:	08002a74 	.word	0x08002a74
 800109c:	41d6a3d7 	.word	0x41d6a3d7
 80010a0:	42c80000 	.word	0x42c80000
 80010a4:	08002a80 	.word	0x08002a80
 80010a8:	08002a84 	.word	0x08002a84

080010ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b090      	sub	sp, #64	; 0x40
 80010b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010b2:	f107 0318 	add.w	r3, r7, #24
 80010b6:	2228      	movs	r2, #40	; 0x28
 80010b8:	2100      	movs	r1, #0
 80010ba:	4618      	mov	r0, r3
 80010bc:	f001 f844 	bl	8002148 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010c0:	1d3b      	adds	r3, r7, #4
 80010c2:	2200      	movs	r2, #0
 80010c4:	601a      	str	r2, [r3, #0]
 80010c6:	605a      	str	r2, [r3, #4]
 80010c8:	609a      	str	r2, [r3, #8]
 80010ca:	60da      	str	r2, [r3, #12]
 80010cc:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80010ce:	2301      	movs	r3, #1
 80010d0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80010d2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80010d6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80010d8:	2300      	movs	r3, #0
 80010da:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010dc:	f107 0318 	add.w	r3, r7, #24
 80010e0:	4618      	mov	r0, r3
 80010e2:	f000 fc1f 	bl	8001924 <HAL_RCC_OscConfig>
 80010e6:	4603      	mov	r3, r0
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d001      	beq.n	80010f0 <SystemClock_Config+0x44>
  {
    Error_Handler();
 80010ec:	f000 f83a 	bl	8001164 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010f0:	230f      	movs	r3, #15
 80010f2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80010f4:	2301      	movs	r3, #1
 80010f6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010f8:	2300      	movs	r3, #0
 80010fa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80010fc:	2300      	movs	r3, #0
 80010fe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001100:	2300      	movs	r3, #0
 8001102:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001104:	1d3b      	adds	r3, r7, #4
 8001106:	2100      	movs	r1, #0
 8001108:	4618      	mov	r0, r3
 800110a:	f000 fe8d 	bl	8001e28 <HAL_RCC_ClockConfig>
 800110e:	4603      	mov	r3, r0
 8001110:	2b00      	cmp	r3, #0
 8001112:	d001      	beq.n	8001118 <SystemClock_Config+0x6c>
  {
    Error_Handler();
 8001114:	f000 f826 	bl	8001164 <Error_Handler>
  }
}
 8001118:	bf00      	nop
 800111a:	3740      	adds	r7, #64	; 0x40
 800111c:	46bd      	mov	sp, r7
 800111e:	bd80      	pop	{r7, pc}

08001120 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001120:	b480      	push	{r7}
 8001122:	b083      	sub	sp, #12
 8001124:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001126:	4b0e      	ldr	r3, [pc, #56]	; (8001160 <MX_GPIO_Init+0x40>)
 8001128:	699b      	ldr	r3, [r3, #24]
 800112a:	4a0d      	ldr	r2, [pc, #52]	; (8001160 <MX_GPIO_Init+0x40>)
 800112c:	f043 0320 	orr.w	r3, r3, #32
 8001130:	6193      	str	r3, [r2, #24]
 8001132:	4b0b      	ldr	r3, [pc, #44]	; (8001160 <MX_GPIO_Init+0x40>)
 8001134:	699b      	ldr	r3, [r3, #24]
 8001136:	f003 0320 	and.w	r3, r3, #32
 800113a:	607b      	str	r3, [r7, #4]
 800113c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800113e:	4b08      	ldr	r3, [pc, #32]	; (8001160 <MX_GPIO_Init+0x40>)
 8001140:	699b      	ldr	r3, [r3, #24]
 8001142:	4a07      	ldr	r2, [pc, #28]	; (8001160 <MX_GPIO_Init+0x40>)
 8001144:	f043 0304 	orr.w	r3, r3, #4
 8001148:	6193      	str	r3, [r2, #24]
 800114a:	4b05      	ldr	r3, [pc, #20]	; (8001160 <MX_GPIO_Init+0x40>)
 800114c:	699b      	ldr	r3, [r3, #24]
 800114e:	f003 0304 	and.w	r3, r3, #4
 8001152:	603b      	str	r3, [r7, #0]
 8001154:	683b      	ldr	r3, [r7, #0]

}
 8001156:	bf00      	nop
 8001158:	370c      	adds	r7, #12
 800115a:	46bd      	mov	sp, r7
 800115c:	bc80      	pop	{r7}
 800115e:	4770      	bx	lr
 8001160:	40021000 	.word	0x40021000

08001164 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001164:	b480      	push	{r7}
 8001166:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001168:	b672      	cpsid	i
}
 800116a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800116c:	e7fe      	b.n	800116c <Error_Handler+0x8>
	...

08001170 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001170:	b480      	push	{r7}
 8001172:	b085      	sub	sp, #20
 8001174:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001176:	4b15      	ldr	r3, [pc, #84]	; (80011cc <HAL_MspInit+0x5c>)
 8001178:	699b      	ldr	r3, [r3, #24]
 800117a:	4a14      	ldr	r2, [pc, #80]	; (80011cc <HAL_MspInit+0x5c>)
 800117c:	f043 0301 	orr.w	r3, r3, #1
 8001180:	6193      	str	r3, [r2, #24]
 8001182:	4b12      	ldr	r3, [pc, #72]	; (80011cc <HAL_MspInit+0x5c>)
 8001184:	699b      	ldr	r3, [r3, #24]
 8001186:	f003 0301 	and.w	r3, r3, #1
 800118a:	60bb      	str	r3, [r7, #8]
 800118c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800118e:	4b0f      	ldr	r3, [pc, #60]	; (80011cc <HAL_MspInit+0x5c>)
 8001190:	69db      	ldr	r3, [r3, #28]
 8001192:	4a0e      	ldr	r2, [pc, #56]	; (80011cc <HAL_MspInit+0x5c>)
 8001194:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001198:	61d3      	str	r3, [r2, #28]
 800119a:	4b0c      	ldr	r3, [pc, #48]	; (80011cc <HAL_MspInit+0x5c>)
 800119c:	69db      	ldr	r3, [r3, #28]
 800119e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011a2:	607b      	str	r3, [r7, #4]
 80011a4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80011a6:	4b0a      	ldr	r3, [pc, #40]	; (80011d0 <HAL_MspInit+0x60>)
 80011a8:	685b      	ldr	r3, [r3, #4]
 80011aa:	60fb      	str	r3, [r7, #12]
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80011b2:	60fb      	str	r3, [r7, #12]
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80011ba:	60fb      	str	r3, [r7, #12]
 80011bc:	4a04      	ldr	r2, [pc, #16]	; (80011d0 <HAL_MspInit+0x60>)
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011c2:	bf00      	nop
 80011c4:	3714      	adds	r7, #20
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bc80      	pop	{r7}
 80011ca:	4770      	bx	lr
 80011cc:	40021000 	.word	0x40021000
 80011d0:	40010000 	.word	0x40010000

080011d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011d4:	b480      	push	{r7}
 80011d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80011d8:	e7fe      	b.n	80011d8 <NMI_Handler+0x4>

080011da <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011da:	b480      	push	{r7}
 80011dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011de:	e7fe      	b.n	80011de <HardFault_Handler+0x4>

080011e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011e0:	b480      	push	{r7}
 80011e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011e4:	e7fe      	b.n	80011e4 <MemManage_Handler+0x4>

080011e6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011e6:	b480      	push	{r7}
 80011e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011ea:	e7fe      	b.n	80011ea <BusFault_Handler+0x4>

080011ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011ec:	b480      	push	{r7}
 80011ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011f0:	e7fe      	b.n	80011f0 <UsageFault_Handler+0x4>

080011f2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011f2:	b480      	push	{r7}
 80011f4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80011f6:	bf00      	nop
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bc80      	pop	{r7}
 80011fc:	4770      	bx	lr

080011fe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011fe:	b480      	push	{r7}
 8001200:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001202:	bf00      	nop
 8001204:	46bd      	mov	sp, r7
 8001206:	bc80      	pop	{r7}
 8001208:	4770      	bx	lr

0800120a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800120a:	b480      	push	{r7}
 800120c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800120e:	bf00      	nop
 8001210:	46bd      	mov	sp, r7
 8001212:	bc80      	pop	{r7}
 8001214:	4770      	bx	lr

08001216 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001216:	b580      	push	{r7, lr}
 8001218:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800121a:	f000 f8ab 	bl	8001374 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800121e:	bf00      	nop
 8001220:	bd80      	pop	{r7, pc}
	...

08001224 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b086      	sub	sp, #24
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800122c:	4a14      	ldr	r2, [pc, #80]	; (8001280 <_sbrk+0x5c>)
 800122e:	4b15      	ldr	r3, [pc, #84]	; (8001284 <_sbrk+0x60>)
 8001230:	1ad3      	subs	r3, r2, r3
 8001232:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001234:	697b      	ldr	r3, [r7, #20]
 8001236:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001238:	4b13      	ldr	r3, [pc, #76]	; (8001288 <_sbrk+0x64>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	2b00      	cmp	r3, #0
 800123e:	d102      	bne.n	8001246 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001240:	4b11      	ldr	r3, [pc, #68]	; (8001288 <_sbrk+0x64>)
 8001242:	4a12      	ldr	r2, [pc, #72]	; (800128c <_sbrk+0x68>)
 8001244:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001246:	4b10      	ldr	r3, [pc, #64]	; (8001288 <_sbrk+0x64>)
 8001248:	681a      	ldr	r2, [r3, #0]
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	4413      	add	r3, r2
 800124e:	693a      	ldr	r2, [r7, #16]
 8001250:	429a      	cmp	r2, r3
 8001252:	d207      	bcs.n	8001264 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001254:	f000 ff4e 	bl	80020f4 <__errno>
 8001258:	4603      	mov	r3, r0
 800125a:	220c      	movs	r2, #12
 800125c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800125e:	f04f 33ff 	mov.w	r3, #4294967295
 8001262:	e009      	b.n	8001278 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001264:	4b08      	ldr	r3, [pc, #32]	; (8001288 <_sbrk+0x64>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800126a:	4b07      	ldr	r3, [pc, #28]	; (8001288 <_sbrk+0x64>)
 800126c:	681a      	ldr	r2, [r3, #0]
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	4413      	add	r3, r2
 8001272:	4a05      	ldr	r2, [pc, #20]	; (8001288 <_sbrk+0x64>)
 8001274:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001276:	68fb      	ldr	r3, [r7, #12]
}
 8001278:	4618      	mov	r0, r3
 800127a:	3718      	adds	r7, #24
 800127c:	46bd      	mov	sp, r7
 800127e:	bd80      	pop	{r7, pc}
 8001280:	20005000 	.word	0x20005000
 8001284:	00000400 	.word	0x00000400
 8001288:	2000008c 	.word	0x2000008c
 800128c:	200000a8 	.word	0x200000a8

08001290 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001290:	b480      	push	{r7}
 8001292:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001294:	bf00      	nop
 8001296:	46bd      	mov	sp, r7
 8001298:	bc80      	pop	{r7}
 800129a:	4770      	bx	lr

0800129c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800129c:	480c      	ldr	r0, [pc, #48]	; (80012d0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800129e:	490d      	ldr	r1, [pc, #52]	; (80012d4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80012a0:	4a0d      	ldr	r2, [pc, #52]	; (80012d8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80012a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012a4:	e002      	b.n	80012ac <LoopCopyDataInit>

080012a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012aa:	3304      	adds	r3, #4

080012ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012b0:	d3f9      	bcc.n	80012a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012b2:	4a0a      	ldr	r2, [pc, #40]	; (80012dc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80012b4:	4c0a      	ldr	r4, [pc, #40]	; (80012e0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80012b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012b8:	e001      	b.n	80012be <LoopFillZerobss>

080012ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012bc:	3204      	adds	r2, #4

080012be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012c0:	d3fb      	bcc.n	80012ba <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80012c2:	f7ff ffe5 	bl	8001290 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80012c6:	f000 ff1b 	bl	8002100 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80012ca:	f7ff fdf5 	bl	8000eb8 <main>
  bx lr
 80012ce:	4770      	bx	lr
  ldr r0, =_sdata
 80012d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012d4:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80012d8:	08002ae4 	.word	0x08002ae4
  ldr r2, =_sbss
 80012dc:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80012e0:	200000a4 	.word	0x200000a4

080012e4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80012e4:	e7fe      	b.n	80012e4 <ADC1_2_IRQHandler>
	...

080012e8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012ec:	4b08      	ldr	r3, [pc, #32]	; (8001310 <HAL_Init+0x28>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	4a07      	ldr	r2, [pc, #28]	; (8001310 <HAL_Init+0x28>)
 80012f2:	f043 0310 	orr.w	r3, r3, #16
 80012f6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012f8:	2003      	movs	r0, #3
 80012fa:	f000 f92b 	bl	8001554 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80012fe:	200f      	movs	r0, #15
 8001300:	f000 f808 	bl	8001314 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001304:	f7ff ff34 	bl	8001170 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001308:	2300      	movs	r3, #0
}
 800130a:	4618      	mov	r0, r3
 800130c:	bd80      	pop	{r7, pc}
 800130e:	bf00      	nop
 8001310:	40022000 	.word	0x40022000

08001314 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b082      	sub	sp, #8
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800131c:	4b12      	ldr	r3, [pc, #72]	; (8001368 <HAL_InitTick+0x54>)
 800131e:	681a      	ldr	r2, [r3, #0]
 8001320:	4b12      	ldr	r3, [pc, #72]	; (800136c <HAL_InitTick+0x58>)
 8001322:	781b      	ldrb	r3, [r3, #0]
 8001324:	4619      	mov	r1, r3
 8001326:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800132a:	fbb3 f3f1 	udiv	r3, r3, r1
 800132e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001332:	4618      	mov	r0, r3
 8001334:	f000 f935 	bl	80015a2 <HAL_SYSTICK_Config>
 8001338:	4603      	mov	r3, r0
 800133a:	2b00      	cmp	r3, #0
 800133c:	d001      	beq.n	8001342 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800133e:	2301      	movs	r3, #1
 8001340:	e00e      	b.n	8001360 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	2b0f      	cmp	r3, #15
 8001346:	d80a      	bhi.n	800135e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001348:	2200      	movs	r2, #0
 800134a:	6879      	ldr	r1, [r7, #4]
 800134c:	f04f 30ff 	mov.w	r0, #4294967295
 8001350:	f000 f90b 	bl	800156a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001354:	4a06      	ldr	r2, [pc, #24]	; (8001370 <HAL_InitTick+0x5c>)
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800135a:	2300      	movs	r3, #0
 800135c:	e000      	b.n	8001360 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800135e:	2301      	movs	r3, #1
}
 8001360:	4618      	mov	r0, r3
 8001362:	3708      	adds	r7, #8
 8001364:	46bd      	mov	sp, r7
 8001366:	bd80      	pop	{r7, pc}
 8001368:	20000000 	.word	0x20000000
 800136c:	20000008 	.word	0x20000008
 8001370:	20000004 	.word	0x20000004

08001374 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001374:	b480      	push	{r7}
 8001376:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001378:	4b05      	ldr	r3, [pc, #20]	; (8001390 <HAL_IncTick+0x1c>)
 800137a:	781b      	ldrb	r3, [r3, #0]
 800137c:	461a      	mov	r2, r3
 800137e:	4b05      	ldr	r3, [pc, #20]	; (8001394 <HAL_IncTick+0x20>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	4413      	add	r3, r2
 8001384:	4a03      	ldr	r2, [pc, #12]	; (8001394 <HAL_IncTick+0x20>)
 8001386:	6013      	str	r3, [r2, #0]
}
 8001388:	bf00      	nop
 800138a:	46bd      	mov	sp, r7
 800138c:	bc80      	pop	{r7}
 800138e:	4770      	bx	lr
 8001390:	20000008 	.word	0x20000008
 8001394:	20000090 	.word	0x20000090

08001398 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001398:	b480      	push	{r7}
 800139a:	af00      	add	r7, sp, #0
  return uwTick;
 800139c:	4b02      	ldr	r3, [pc, #8]	; (80013a8 <HAL_GetTick+0x10>)
 800139e:	681b      	ldr	r3, [r3, #0]
}
 80013a0:	4618      	mov	r0, r3
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bc80      	pop	{r7}
 80013a6:	4770      	bx	lr
 80013a8:	20000090 	.word	0x20000090

080013ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b084      	sub	sp, #16
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80013b4:	f7ff fff0 	bl	8001398 <HAL_GetTick>
 80013b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013c4:	d005      	beq.n	80013d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80013c6:	4b0a      	ldr	r3, [pc, #40]	; (80013f0 <HAL_Delay+0x44>)
 80013c8:	781b      	ldrb	r3, [r3, #0]
 80013ca:	461a      	mov	r2, r3
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	4413      	add	r3, r2
 80013d0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80013d2:	bf00      	nop
 80013d4:	f7ff ffe0 	bl	8001398 <HAL_GetTick>
 80013d8:	4602      	mov	r2, r0
 80013da:	68bb      	ldr	r3, [r7, #8]
 80013dc:	1ad3      	subs	r3, r2, r3
 80013de:	68fa      	ldr	r2, [r7, #12]
 80013e0:	429a      	cmp	r2, r3
 80013e2:	d8f7      	bhi.n	80013d4 <HAL_Delay+0x28>
  {
  }
}
 80013e4:	bf00      	nop
 80013e6:	bf00      	nop
 80013e8:	3710      	adds	r7, #16
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	bf00      	nop
 80013f0:	20000008 	.word	0x20000008

080013f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013f4:	b480      	push	{r7}
 80013f6:	b085      	sub	sp, #20
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	f003 0307 	and.w	r3, r3, #7
 8001402:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001404:	4b0c      	ldr	r3, [pc, #48]	; (8001438 <__NVIC_SetPriorityGrouping+0x44>)
 8001406:	68db      	ldr	r3, [r3, #12]
 8001408:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800140a:	68ba      	ldr	r2, [r7, #8]
 800140c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001410:	4013      	ands	r3, r2
 8001412:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001418:	68bb      	ldr	r3, [r7, #8]
 800141a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800141c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001420:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001424:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001426:	4a04      	ldr	r2, [pc, #16]	; (8001438 <__NVIC_SetPriorityGrouping+0x44>)
 8001428:	68bb      	ldr	r3, [r7, #8]
 800142a:	60d3      	str	r3, [r2, #12]
}
 800142c:	bf00      	nop
 800142e:	3714      	adds	r7, #20
 8001430:	46bd      	mov	sp, r7
 8001432:	bc80      	pop	{r7}
 8001434:	4770      	bx	lr
 8001436:	bf00      	nop
 8001438:	e000ed00 	.word	0xe000ed00

0800143c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800143c:	b480      	push	{r7}
 800143e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001440:	4b04      	ldr	r3, [pc, #16]	; (8001454 <__NVIC_GetPriorityGrouping+0x18>)
 8001442:	68db      	ldr	r3, [r3, #12]
 8001444:	0a1b      	lsrs	r3, r3, #8
 8001446:	f003 0307 	and.w	r3, r3, #7
}
 800144a:	4618      	mov	r0, r3
 800144c:	46bd      	mov	sp, r7
 800144e:	bc80      	pop	{r7}
 8001450:	4770      	bx	lr
 8001452:	bf00      	nop
 8001454:	e000ed00 	.word	0xe000ed00

08001458 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001458:	b480      	push	{r7}
 800145a:	b083      	sub	sp, #12
 800145c:	af00      	add	r7, sp, #0
 800145e:	4603      	mov	r3, r0
 8001460:	6039      	str	r1, [r7, #0]
 8001462:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001464:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001468:	2b00      	cmp	r3, #0
 800146a:	db0a      	blt.n	8001482 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800146c:	683b      	ldr	r3, [r7, #0]
 800146e:	b2da      	uxtb	r2, r3
 8001470:	490c      	ldr	r1, [pc, #48]	; (80014a4 <__NVIC_SetPriority+0x4c>)
 8001472:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001476:	0112      	lsls	r2, r2, #4
 8001478:	b2d2      	uxtb	r2, r2
 800147a:	440b      	add	r3, r1
 800147c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001480:	e00a      	b.n	8001498 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001482:	683b      	ldr	r3, [r7, #0]
 8001484:	b2da      	uxtb	r2, r3
 8001486:	4908      	ldr	r1, [pc, #32]	; (80014a8 <__NVIC_SetPriority+0x50>)
 8001488:	79fb      	ldrb	r3, [r7, #7]
 800148a:	f003 030f 	and.w	r3, r3, #15
 800148e:	3b04      	subs	r3, #4
 8001490:	0112      	lsls	r2, r2, #4
 8001492:	b2d2      	uxtb	r2, r2
 8001494:	440b      	add	r3, r1
 8001496:	761a      	strb	r2, [r3, #24]
}
 8001498:	bf00      	nop
 800149a:	370c      	adds	r7, #12
 800149c:	46bd      	mov	sp, r7
 800149e:	bc80      	pop	{r7}
 80014a0:	4770      	bx	lr
 80014a2:	bf00      	nop
 80014a4:	e000e100 	.word	0xe000e100
 80014a8:	e000ed00 	.word	0xe000ed00

080014ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014ac:	b480      	push	{r7}
 80014ae:	b089      	sub	sp, #36	; 0x24
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	60f8      	str	r0, [r7, #12]
 80014b4:	60b9      	str	r1, [r7, #8]
 80014b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	f003 0307 	and.w	r3, r3, #7
 80014be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014c0:	69fb      	ldr	r3, [r7, #28]
 80014c2:	f1c3 0307 	rsb	r3, r3, #7
 80014c6:	2b04      	cmp	r3, #4
 80014c8:	bf28      	it	cs
 80014ca:	2304      	movcs	r3, #4
 80014cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014ce:	69fb      	ldr	r3, [r7, #28]
 80014d0:	3304      	adds	r3, #4
 80014d2:	2b06      	cmp	r3, #6
 80014d4:	d902      	bls.n	80014dc <NVIC_EncodePriority+0x30>
 80014d6:	69fb      	ldr	r3, [r7, #28]
 80014d8:	3b03      	subs	r3, #3
 80014da:	e000      	b.n	80014de <NVIC_EncodePriority+0x32>
 80014dc:	2300      	movs	r3, #0
 80014de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014e0:	f04f 32ff 	mov.w	r2, #4294967295
 80014e4:	69bb      	ldr	r3, [r7, #24]
 80014e6:	fa02 f303 	lsl.w	r3, r2, r3
 80014ea:	43da      	mvns	r2, r3
 80014ec:	68bb      	ldr	r3, [r7, #8]
 80014ee:	401a      	ands	r2, r3
 80014f0:	697b      	ldr	r3, [r7, #20]
 80014f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014f4:	f04f 31ff 	mov.w	r1, #4294967295
 80014f8:	697b      	ldr	r3, [r7, #20]
 80014fa:	fa01 f303 	lsl.w	r3, r1, r3
 80014fe:	43d9      	mvns	r1, r3
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001504:	4313      	orrs	r3, r2
         );
}
 8001506:	4618      	mov	r0, r3
 8001508:	3724      	adds	r7, #36	; 0x24
 800150a:	46bd      	mov	sp, r7
 800150c:	bc80      	pop	{r7}
 800150e:	4770      	bx	lr

08001510 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b082      	sub	sp, #8
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	3b01      	subs	r3, #1
 800151c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001520:	d301      	bcc.n	8001526 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001522:	2301      	movs	r3, #1
 8001524:	e00f      	b.n	8001546 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001526:	4a0a      	ldr	r2, [pc, #40]	; (8001550 <SysTick_Config+0x40>)
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	3b01      	subs	r3, #1
 800152c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800152e:	210f      	movs	r1, #15
 8001530:	f04f 30ff 	mov.w	r0, #4294967295
 8001534:	f7ff ff90 	bl	8001458 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001538:	4b05      	ldr	r3, [pc, #20]	; (8001550 <SysTick_Config+0x40>)
 800153a:	2200      	movs	r2, #0
 800153c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800153e:	4b04      	ldr	r3, [pc, #16]	; (8001550 <SysTick_Config+0x40>)
 8001540:	2207      	movs	r2, #7
 8001542:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001544:	2300      	movs	r3, #0
}
 8001546:	4618      	mov	r0, r3
 8001548:	3708      	adds	r7, #8
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	e000e010 	.word	0xe000e010

08001554 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b082      	sub	sp, #8
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800155c:	6878      	ldr	r0, [r7, #4]
 800155e:	f7ff ff49 	bl	80013f4 <__NVIC_SetPriorityGrouping>
}
 8001562:	bf00      	nop
 8001564:	3708      	adds	r7, #8
 8001566:	46bd      	mov	sp, r7
 8001568:	bd80      	pop	{r7, pc}

0800156a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800156a:	b580      	push	{r7, lr}
 800156c:	b086      	sub	sp, #24
 800156e:	af00      	add	r7, sp, #0
 8001570:	4603      	mov	r3, r0
 8001572:	60b9      	str	r1, [r7, #8]
 8001574:	607a      	str	r2, [r7, #4]
 8001576:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001578:	2300      	movs	r3, #0
 800157a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800157c:	f7ff ff5e 	bl	800143c <__NVIC_GetPriorityGrouping>
 8001580:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001582:	687a      	ldr	r2, [r7, #4]
 8001584:	68b9      	ldr	r1, [r7, #8]
 8001586:	6978      	ldr	r0, [r7, #20]
 8001588:	f7ff ff90 	bl	80014ac <NVIC_EncodePriority>
 800158c:	4602      	mov	r2, r0
 800158e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001592:	4611      	mov	r1, r2
 8001594:	4618      	mov	r0, r3
 8001596:	f7ff ff5f 	bl	8001458 <__NVIC_SetPriority>
}
 800159a:	bf00      	nop
 800159c:	3718      	adds	r7, #24
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}

080015a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015a2:	b580      	push	{r7, lr}
 80015a4:	b082      	sub	sp, #8
 80015a6:	af00      	add	r7, sp, #0
 80015a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015aa:	6878      	ldr	r0, [r7, #4]
 80015ac:	f7ff ffb0 	bl	8001510 <SysTick_Config>
 80015b0:	4603      	mov	r3, r0
}
 80015b2:	4618      	mov	r0, r3
 80015b4:	3708      	adds	r7, #8
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bd80      	pop	{r7, pc}
	...

080015bc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80015bc:	b480      	push	{r7}
 80015be:	b08b      	sub	sp, #44	; 0x2c
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
 80015c4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80015c6:	2300      	movs	r3, #0
 80015c8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80015ca:	2300      	movs	r3, #0
 80015cc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80015ce:	e169      	b.n	80018a4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80015d0:	2201      	movs	r2, #1
 80015d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015d4:	fa02 f303 	lsl.w	r3, r2, r3
 80015d8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80015da:	683b      	ldr	r3, [r7, #0]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	69fa      	ldr	r2, [r7, #28]
 80015e0:	4013      	ands	r3, r2
 80015e2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80015e4:	69ba      	ldr	r2, [r7, #24]
 80015e6:	69fb      	ldr	r3, [r7, #28]
 80015e8:	429a      	cmp	r2, r3
 80015ea:	f040 8158 	bne.w	800189e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80015ee:	683b      	ldr	r3, [r7, #0]
 80015f0:	685b      	ldr	r3, [r3, #4]
 80015f2:	4a9a      	ldr	r2, [pc, #616]	; (800185c <HAL_GPIO_Init+0x2a0>)
 80015f4:	4293      	cmp	r3, r2
 80015f6:	d05e      	beq.n	80016b6 <HAL_GPIO_Init+0xfa>
 80015f8:	4a98      	ldr	r2, [pc, #608]	; (800185c <HAL_GPIO_Init+0x2a0>)
 80015fa:	4293      	cmp	r3, r2
 80015fc:	d875      	bhi.n	80016ea <HAL_GPIO_Init+0x12e>
 80015fe:	4a98      	ldr	r2, [pc, #608]	; (8001860 <HAL_GPIO_Init+0x2a4>)
 8001600:	4293      	cmp	r3, r2
 8001602:	d058      	beq.n	80016b6 <HAL_GPIO_Init+0xfa>
 8001604:	4a96      	ldr	r2, [pc, #600]	; (8001860 <HAL_GPIO_Init+0x2a4>)
 8001606:	4293      	cmp	r3, r2
 8001608:	d86f      	bhi.n	80016ea <HAL_GPIO_Init+0x12e>
 800160a:	4a96      	ldr	r2, [pc, #600]	; (8001864 <HAL_GPIO_Init+0x2a8>)
 800160c:	4293      	cmp	r3, r2
 800160e:	d052      	beq.n	80016b6 <HAL_GPIO_Init+0xfa>
 8001610:	4a94      	ldr	r2, [pc, #592]	; (8001864 <HAL_GPIO_Init+0x2a8>)
 8001612:	4293      	cmp	r3, r2
 8001614:	d869      	bhi.n	80016ea <HAL_GPIO_Init+0x12e>
 8001616:	4a94      	ldr	r2, [pc, #592]	; (8001868 <HAL_GPIO_Init+0x2ac>)
 8001618:	4293      	cmp	r3, r2
 800161a:	d04c      	beq.n	80016b6 <HAL_GPIO_Init+0xfa>
 800161c:	4a92      	ldr	r2, [pc, #584]	; (8001868 <HAL_GPIO_Init+0x2ac>)
 800161e:	4293      	cmp	r3, r2
 8001620:	d863      	bhi.n	80016ea <HAL_GPIO_Init+0x12e>
 8001622:	4a92      	ldr	r2, [pc, #584]	; (800186c <HAL_GPIO_Init+0x2b0>)
 8001624:	4293      	cmp	r3, r2
 8001626:	d046      	beq.n	80016b6 <HAL_GPIO_Init+0xfa>
 8001628:	4a90      	ldr	r2, [pc, #576]	; (800186c <HAL_GPIO_Init+0x2b0>)
 800162a:	4293      	cmp	r3, r2
 800162c:	d85d      	bhi.n	80016ea <HAL_GPIO_Init+0x12e>
 800162e:	2b12      	cmp	r3, #18
 8001630:	d82a      	bhi.n	8001688 <HAL_GPIO_Init+0xcc>
 8001632:	2b12      	cmp	r3, #18
 8001634:	d859      	bhi.n	80016ea <HAL_GPIO_Init+0x12e>
 8001636:	a201      	add	r2, pc, #4	; (adr r2, 800163c <HAL_GPIO_Init+0x80>)
 8001638:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800163c:	080016b7 	.word	0x080016b7
 8001640:	08001691 	.word	0x08001691
 8001644:	080016a3 	.word	0x080016a3
 8001648:	080016e5 	.word	0x080016e5
 800164c:	080016eb 	.word	0x080016eb
 8001650:	080016eb 	.word	0x080016eb
 8001654:	080016eb 	.word	0x080016eb
 8001658:	080016eb 	.word	0x080016eb
 800165c:	080016eb 	.word	0x080016eb
 8001660:	080016eb 	.word	0x080016eb
 8001664:	080016eb 	.word	0x080016eb
 8001668:	080016eb 	.word	0x080016eb
 800166c:	080016eb 	.word	0x080016eb
 8001670:	080016eb 	.word	0x080016eb
 8001674:	080016eb 	.word	0x080016eb
 8001678:	080016eb 	.word	0x080016eb
 800167c:	080016eb 	.word	0x080016eb
 8001680:	08001699 	.word	0x08001699
 8001684:	080016ad 	.word	0x080016ad
 8001688:	4a79      	ldr	r2, [pc, #484]	; (8001870 <HAL_GPIO_Init+0x2b4>)
 800168a:	4293      	cmp	r3, r2
 800168c:	d013      	beq.n	80016b6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800168e:	e02c      	b.n	80016ea <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001690:	683b      	ldr	r3, [r7, #0]
 8001692:	68db      	ldr	r3, [r3, #12]
 8001694:	623b      	str	r3, [r7, #32]
          break;
 8001696:	e029      	b.n	80016ec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001698:	683b      	ldr	r3, [r7, #0]
 800169a:	68db      	ldr	r3, [r3, #12]
 800169c:	3304      	adds	r3, #4
 800169e:	623b      	str	r3, [r7, #32]
          break;
 80016a0:	e024      	b.n	80016ec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80016a2:	683b      	ldr	r3, [r7, #0]
 80016a4:	68db      	ldr	r3, [r3, #12]
 80016a6:	3308      	adds	r3, #8
 80016a8:	623b      	str	r3, [r7, #32]
          break;
 80016aa:	e01f      	b.n	80016ec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80016ac:	683b      	ldr	r3, [r7, #0]
 80016ae:	68db      	ldr	r3, [r3, #12]
 80016b0:	330c      	adds	r3, #12
 80016b2:	623b      	str	r3, [r7, #32]
          break;
 80016b4:	e01a      	b.n	80016ec <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80016b6:	683b      	ldr	r3, [r7, #0]
 80016b8:	689b      	ldr	r3, [r3, #8]
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d102      	bne.n	80016c4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80016be:	2304      	movs	r3, #4
 80016c0:	623b      	str	r3, [r7, #32]
          break;
 80016c2:	e013      	b.n	80016ec <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80016c4:	683b      	ldr	r3, [r7, #0]
 80016c6:	689b      	ldr	r3, [r3, #8]
 80016c8:	2b01      	cmp	r3, #1
 80016ca:	d105      	bne.n	80016d8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80016cc:	2308      	movs	r3, #8
 80016ce:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	69fa      	ldr	r2, [r7, #28]
 80016d4:	611a      	str	r2, [r3, #16]
          break;
 80016d6:	e009      	b.n	80016ec <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80016d8:	2308      	movs	r3, #8
 80016da:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	69fa      	ldr	r2, [r7, #28]
 80016e0:	615a      	str	r2, [r3, #20]
          break;
 80016e2:	e003      	b.n	80016ec <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80016e4:	2300      	movs	r3, #0
 80016e6:	623b      	str	r3, [r7, #32]
          break;
 80016e8:	e000      	b.n	80016ec <HAL_GPIO_Init+0x130>
          break;
 80016ea:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80016ec:	69bb      	ldr	r3, [r7, #24]
 80016ee:	2bff      	cmp	r3, #255	; 0xff
 80016f0:	d801      	bhi.n	80016f6 <HAL_GPIO_Init+0x13a>
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	e001      	b.n	80016fa <HAL_GPIO_Init+0x13e>
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	3304      	adds	r3, #4
 80016fa:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80016fc:	69bb      	ldr	r3, [r7, #24]
 80016fe:	2bff      	cmp	r3, #255	; 0xff
 8001700:	d802      	bhi.n	8001708 <HAL_GPIO_Init+0x14c>
 8001702:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001704:	009b      	lsls	r3, r3, #2
 8001706:	e002      	b.n	800170e <HAL_GPIO_Init+0x152>
 8001708:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800170a:	3b08      	subs	r3, #8
 800170c:	009b      	lsls	r3, r3, #2
 800170e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001710:	697b      	ldr	r3, [r7, #20]
 8001712:	681a      	ldr	r2, [r3, #0]
 8001714:	210f      	movs	r1, #15
 8001716:	693b      	ldr	r3, [r7, #16]
 8001718:	fa01 f303 	lsl.w	r3, r1, r3
 800171c:	43db      	mvns	r3, r3
 800171e:	401a      	ands	r2, r3
 8001720:	6a39      	ldr	r1, [r7, #32]
 8001722:	693b      	ldr	r3, [r7, #16]
 8001724:	fa01 f303 	lsl.w	r3, r1, r3
 8001728:	431a      	orrs	r2, r3
 800172a:	697b      	ldr	r3, [r7, #20]
 800172c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800172e:	683b      	ldr	r3, [r7, #0]
 8001730:	685b      	ldr	r3, [r3, #4]
 8001732:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001736:	2b00      	cmp	r3, #0
 8001738:	f000 80b1 	beq.w	800189e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800173c:	4b4d      	ldr	r3, [pc, #308]	; (8001874 <HAL_GPIO_Init+0x2b8>)
 800173e:	699b      	ldr	r3, [r3, #24]
 8001740:	4a4c      	ldr	r2, [pc, #304]	; (8001874 <HAL_GPIO_Init+0x2b8>)
 8001742:	f043 0301 	orr.w	r3, r3, #1
 8001746:	6193      	str	r3, [r2, #24]
 8001748:	4b4a      	ldr	r3, [pc, #296]	; (8001874 <HAL_GPIO_Init+0x2b8>)
 800174a:	699b      	ldr	r3, [r3, #24]
 800174c:	f003 0301 	and.w	r3, r3, #1
 8001750:	60bb      	str	r3, [r7, #8]
 8001752:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001754:	4a48      	ldr	r2, [pc, #288]	; (8001878 <HAL_GPIO_Init+0x2bc>)
 8001756:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001758:	089b      	lsrs	r3, r3, #2
 800175a:	3302      	adds	r3, #2
 800175c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001760:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001762:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001764:	f003 0303 	and.w	r3, r3, #3
 8001768:	009b      	lsls	r3, r3, #2
 800176a:	220f      	movs	r2, #15
 800176c:	fa02 f303 	lsl.w	r3, r2, r3
 8001770:	43db      	mvns	r3, r3
 8001772:	68fa      	ldr	r2, [r7, #12]
 8001774:	4013      	ands	r3, r2
 8001776:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	4a40      	ldr	r2, [pc, #256]	; (800187c <HAL_GPIO_Init+0x2c0>)
 800177c:	4293      	cmp	r3, r2
 800177e:	d013      	beq.n	80017a8 <HAL_GPIO_Init+0x1ec>
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	4a3f      	ldr	r2, [pc, #252]	; (8001880 <HAL_GPIO_Init+0x2c4>)
 8001784:	4293      	cmp	r3, r2
 8001786:	d00d      	beq.n	80017a4 <HAL_GPIO_Init+0x1e8>
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	4a3e      	ldr	r2, [pc, #248]	; (8001884 <HAL_GPIO_Init+0x2c8>)
 800178c:	4293      	cmp	r3, r2
 800178e:	d007      	beq.n	80017a0 <HAL_GPIO_Init+0x1e4>
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	4a3d      	ldr	r2, [pc, #244]	; (8001888 <HAL_GPIO_Init+0x2cc>)
 8001794:	4293      	cmp	r3, r2
 8001796:	d101      	bne.n	800179c <HAL_GPIO_Init+0x1e0>
 8001798:	2303      	movs	r3, #3
 800179a:	e006      	b.n	80017aa <HAL_GPIO_Init+0x1ee>
 800179c:	2304      	movs	r3, #4
 800179e:	e004      	b.n	80017aa <HAL_GPIO_Init+0x1ee>
 80017a0:	2302      	movs	r3, #2
 80017a2:	e002      	b.n	80017aa <HAL_GPIO_Init+0x1ee>
 80017a4:	2301      	movs	r3, #1
 80017a6:	e000      	b.n	80017aa <HAL_GPIO_Init+0x1ee>
 80017a8:	2300      	movs	r3, #0
 80017aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80017ac:	f002 0203 	and.w	r2, r2, #3
 80017b0:	0092      	lsls	r2, r2, #2
 80017b2:	4093      	lsls	r3, r2
 80017b4:	68fa      	ldr	r2, [r7, #12]
 80017b6:	4313      	orrs	r3, r2
 80017b8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80017ba:	492f      	ldr	r1, [pc, #188]	; (8001878 <HAL_GPIO_Init+0x2bc>)
 80017bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017be:	089b      	lsrs	r3, r3, #2
 80017c0:	3302      	adds	r3, #2
 80017c2:	68fa      	ldr	r2, [r7, #12]
 80017c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80017c8:	683b      	ldr	r3, [r7, #0]
 80017ca:	685b      	ldr	r3, [r3, #4]
 80017cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d006      	beq.n	80017e2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80017d4:	4b2d      	ldr	r3, [pc, #180]	; (800188c <HAL_GPIO_Init+0x2d0>)
 80017d6:	681a      	ldr	r2, [r3, #0]
 80017d8:	492c      	ldr	r1, [pc, #176]	; (800188c <HAL_GPIO_Init+0x2d0>)
 80017da:	69bb      	ldr	r3, [r7, #24]
 80017dc:	4313      	orrs	r3, r2
 80017de:	600b      	str	r3, [r1, #0]
 80017e0:	e006      	b.n	80017f0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80017e2:	4b2a      	ldr	r3, [pc, #168]	; (800188c <HAL_GPIO_Init+0x2d0>)
 80017e4:	681a      	ldr	r2, [r3, #0]
 80017e6:	69bb      	ldr	r3, [r7, #24]
 80017e8:	43db      	mvns	r3, r3
 80017ea:	4928      	ldr	r1, [pc, #160]	; (800188c <HAL_GPIO_Init+0x2d0>)
 80017ec:	4013      	ands	r3, r2
 80017ee:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80017f0:	683b      	ldr	r3, [r7, #0]
 80017f2:	685b      	ldr	r3, [r3, #4]
 80017f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d006      	beq.n	800180a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80017fc:	4b23      	ldr	r3, [pc, #140]	; (800188c <HAL_GPIO_Init+0x2d0>)
 80017fe:	685a      	ldr	r2, [r3, #4]
 8001800:	4922      	ldr	r1, [pc, #136]	; (800188c <HAL_GPIO_Init+0x2d0>)
 8001802:	69bb      	ldr	r3, [r7, #24]
 8001804:	4313      	orrs	r3, r2
 8001806:	604b      	str	r3, [r1, #4]
 8001808:	e006      	b.n	8001818 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800180a:	4b20      	ldr	r3, [pc, #128]	; (800188c <HAL_GPIO_Init+0x2d0>)
 800180c:	685a      	ldr	r2, [r3, #4]
 800180e:	69bb      	ldr	r3, [r7, #24]
 8001810:	43db      	mvns	r3, r3
 8001812:	491e      	ldr	r1, [pc, #120]	; (800188c <HAL_GPIO_Init+0x2d0>)
 8001814:	4013      	ands	r3, r2
 8001816:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001818:	683b      	ldr	r3, [r7, #0]
 800181a:	685b      	ldr	r3, [r3, #4]
 800181c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001820:	2b00      	cmp	r3, #0
 8001822:	d006      	beq.n	8001832 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001824:	4b19      	ldr	r3, [pc, #100]	; (800188c <HAL_GPIO_Init+0x2d0>)
 8001826:	689a      	ldr	r2, [r3, #8]
 8001828:	4918      	ldr	r1, [pc, #96]	; (800188c <HAL_GPIO_Init+0x2d0>)
 800182a:	69bb      	ldr	r3, [r7, #24]
 800182c:	4313      	orrs	r3, r2
 800182e:	608b      	str	r3, [r1, #8]
 8001830:	e006      	b.n	8001840 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001832:	4b16      	ldr	r3, [pc, #88]	; (800188c <HAL_GPIO_Init+0x2d0>)
 8001834:	689a      	ldr	r2, [r3, #8]
 8001836:	69bb      	ldr	r3, [r7, #24]
 8001838:	43db      	mvns	r3, r3
 800183a:	4914      	ldr	r1, [pc, #80]	; (800188c <HAL_GPIO_Init+0x2d0>)
 800183c:	4013      	ands	r3, r2
 800183e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001840:	683b      	ldr	r3, [r7, #0]
 8001842:	685b      	ldr	r3, [r3, #4]
 8001844:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001848:	2b00      	cmp	r3, #0
 800184a:	d021      	beq.n	8001890 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800184c:	4b0f      	ldr	r3, [pc, #60]	; (800188c <HAL_GPIO_Init+0x2d0>)
 800184e:	68da      	ldr	r2, [r3, #12]
 8001850:	490e      	ldr	r1, [pc, #56]	; (800188c <HAL_GPIO_Init+0x2d0>)
 8001852:	69bb      	ldr	r3, [r7, #24]
 8001854:	4313      	orrs	r3, r2
 8001856:	60cb      	str	r3, [r1, #12]
 8001858:	e021      	b.n	800189e <HAL_GPIO_Init+0x2e2>
 800185a:	bf00      	nop
 800185c:	10320000 	.word	0x10320000
 8001860:	10310000 	.word	0x10310000
 8001864:	10220000 	.word	0x10220000
 8001868:	10210000 	.word	0x10210000
 800186c:	10120000 	.word	0x10120000
 8001870:	10110000 	.word	0x10110000
 8001874:	40021000 	.word	0x40021000
 8001878:	40010000 	.word	0x40010000
 800187c:	40010800 	.word	0x40010800
 8001880:	40010c00 	.word	0x40010c00
 8001884:	40011000 	.word	0x40011000
 8001888:	40011400 	.word	0x40011400
 800188c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001890:	4b0b      	ldr	r3, [pc, #44]	; (80018c0 <HAL_GPIO_Init+0x304>)
 8001892:	68da      	ldr	r2, [r3, #12]
 8001894:	69bb      	ldr	r3, [r7, #24]
 8001896:	43db      	mvns	r3, r3
 8001898:	4909      	ldr	r1, [pc, #36]	; (80018c0 <HAL_GPIO_Init+0x304>)
 800189a:	4013      	ands	r3, r2
 800189c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800189e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018a0:	3301      	adds	r3, #1
 80018a2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	681a      	ldr	r2, [r3, #0]
 80018a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018aa:	fa22 f303 	lsr.w	r3, r2, r3
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	f47f ae8e 	bne.w	80015d0 <HAL_GPIO_Init+0x14>
  }
}
 80018b4:	bf00      	nop
 80018b6:	bf00      	nop
 80018b8:	372c      	adds	r7, #44	; 0x2c
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bc80      	pop	{r7}
 80018be:	4770      	bx	lr
 80018c0:	40010400 	.word	0x40010400

080018c4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80018c4:	b480      	push	{r7}
 80018c6:	b085      	sub	sp, #20
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
 80018cc:	460b      	mov	r3, r1
 80018ce:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	689a      	ldr	r2, [r3, #8]
 80018d4:	887b      	ldrh	r3, [r7, #2]
 80018d6:	4013      	ands	r3, r2
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d002      	beq.n	80018e2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80018dc:	2301      	movs	r3, #1
 80018de:	73fb      	strb	r3, [r7, #15]
 80018e0:	e001      	b.n	80018e6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80018e2:	2300      	movs	r3, #0
 80018e4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80018e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80018e8:	4618      	mov	r0, r3
 80018ea:	3714      	adds	r7, #20
 80018ec:	46bd      	mov	sp, r7
 80018ee:	bc80      	pop	{r7}
 80018f0:	4770      	bx	lr

080018f2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80018f2:	b480      	push	{r7}
 80018f4:	b083      	sub	sp, #12
 80018f6:	af00      	add	r7, sp, #0
 80018f8:	6078      	str	r0, [r7, #4]
 80018fa:	460b      	mov	r3, r1
 80018fc:	807b      	strh	r3, [r7, #2]
 80018fe:	4613      	mov	r3, r2
 8001900:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001902:	787b      	ldrb	r3, [r7, #1]
 8001904:	2b00      	cmp	r3, #0
 8001906:	d003      	beq.n	8001910 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001908:	887a      	ldrh	r2, [r7, #2]
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800190e:	e003      	b.n	8001918 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001910:	887b      	ldrh	r3, [r7, #2]
 8001912:	041a      	lsls	r2, r3, #16
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	611a      	str	r2, [r3, #16]
}
 8001918:	bf00      	nop
 800191a:	370c      	adds	r7, #12
 800191c:	46bd      	mov	sp, r7
 800191e:	bc80      	pop	{r7}
 8001920:	4770      	bx	lr
	...

08001924 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b086      	sub	sp, #24
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	2b00      	cmp	r3, #0
 8001930:	d101      	bne.n	8001936 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001932:	2301      	movs	r3, #1
 8001934:	e272      	b.n	8001e1c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	f003 0301 	and.w	r3, r3, #1
 800193e:	2b00      	cmp	r3, #0
 8001940:	f000 8087 	beq.w	8001a52 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001944:	4b92      	ldr	r3, [pc, #584]	; (8001b90 <HAL_RCC_OscConfig+0x26c>)
 8001946:	685b      	ldr	r3, [r3, #4]
 8001948:	f003 030c 	and.w	r3, r3, #12
 800194c:	2b04      	cmp	r3, #4
 800194e:	d00c      	beq.n	800196a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001950:	4b8f      	ldr	r3, [pc, #572]	; (8001b90 <HAL_RCC_OscConfig+0x26c>)
 8001952:	685b      	ldr	r3, [r3, #4]
 8001954:	f003 030c 	and.w	r3, r3, #12
 8001958:	2b08      	cmp	r3, #8
 800195a:	d112      	bne.n	8001982 <HAL_RCC_OscConfig+0x5e>
 800195c:	4b8c      	ldr	r3, [pc, #560]	; (8001b90 <HAL_RCC_OscConfig+0x26c>)
 800195e:	685b      	ldr	r3, [r3, #4]
 8001960:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001964:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001968:	d10b      	bne.n	8001982 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800196a:	4b89      	ldr	r3, [pc, #548]	; (8001b90 <HAL_RCC_OscConfig+0x26c>)
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001972:	2b00      	cmp	r3, #0
 8001974:	d06c      	beq.n	8001a50 <HAL_RCC_OscConfig+0x12c>
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	685b      	ldr	r3, [r3, #4]
 800197a:	2b00      	cmp	r3, #0
 800197c:	d168      	bne.n	8001a50 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800197e:	2301      	movs	r3, #1
 8001980:	e24c      	b.n	8001e1c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	685b      	ldr	r3, [r3, #4]
 8001986:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800198a:	d106      	bne.n	800199a <HAL_RCC_OscConfig+0x76>
 800198c:	4b80      	ldr	r3, [pc, #512]	; (8001b90 <HAL_RCC_OscConfig+0x26c>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	4a7f      	ldr	r2, [pc, #508]	; (8001b90 <HAL_RCC_OscConfig+0x26c>)
 8001992:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001996:	6013      	str	r3, [r2, #0]
 8001998:	e02e      	b.n	80019f8 <HAL_RCC_OscConfig+0xd4>
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	685b      	ldr	r3, [r3, #4]
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d10c      	bne.n	80019bc <HAL_RCC_OscConfig+0x98>
 80019a2:	4b7b      	ldr	r3, [pc, #492]	; (8001b90 <HAL_RCC_OscConfig+0x26c>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	4a7a      	ldr	r2, [pc, #488]	; (8001b90 <HAL_RCC_OscConfig+0x26c>)
 80019a8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80019ac:	6013      	str	r3, [r2, #0]
 80019ae:	4b78      	ldr	r3, [pc, #480]	; (8001b90 <HAL_RCC_OscConfig+0x26c>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	4a77      	ldr	r2, [pc, #476]	; (8001b90 <HAL_RCC_OscConfig+0x26c>)
 80019b4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80019b8:	6013      	str	r3, [r2, #0]
 80019ba:	e01d      	b.n	80019f8 <HAL_RCC_OscConfig+0xd4>
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	685b      	ldr	r3, [r3, #4]
 80019c0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80019c4:	d10c      	bne.n	80019e0 <HAL_RCC_OscConfig+0xbc>
 80019c6:	4b72      	ldr	r3, [pc, #456]	; (8001b90 <HAL_RCC_OscConfig+0x26c>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	4a71      	ldr	r2, [pc, #452]	; (8001b90 <HAL_RCC_OscConfig+0x26c>)
 80019cc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80019d0:	6013      	str	r3, [r2, #0]
 80019d2:	4b6f      	ldr	r3, [pc, #444]	; (8001b90 <HAL_RCC_OscConfig+0x26c>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	4a6e      	ldr	r2, [pc, #440]	; (8001b90 <HAL_RCC_OscConfig+0x26c>)
 80019d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80019dc:	6013      	str	r3, [r2, #0]
 80019de:	e00b      	b.n	80019f8 <HAL_RCC_OscConfig+0xd4>
 80019e0:	4b6b      	ldr	r3, [pc, #428]	; (8001b90 <HAL_RCC_OscConfig+0x26c>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	4a6a      	ldr	r2, [pc, #424]	; (8001b90 <HAL_RCC_OscConfig+0x26c>)
 80019e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80019ea:	6013      	str	r3, [r2, #0]
 80019ec:	4b68      	ldr	r3, [pc, #416]	; (8001b90 <HAL_RCC_OscConfig+0x26c>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	4a67      	ldr	r2, [pc, #412]	; (8001b90 <HAL_RCC_OscConfig+0x26c>)
 80019f2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80019f6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	685b      	ldr	r3, [r3, #4]
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d013      	beq.n	8001a28 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a00:	f7ff fcca 	bl	8001398 <HAL_GetTick>
 8001a04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a06:	e008      	b.n	8001a1a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a08:	f7ff fcc6 	bl	8001398 <HAL_GetTick>
 8001a0c:	4602      	mov	r2, r0
 8001a0e:	693b      	ldr	r3, [r7, #16]
 8001a10:	1ad3      	subs	r3, r2, r3
 8001a12:	2b64      	cmp	r3, #100	; 0x64
 8001a14:	d901      	bls.n	8001a1a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001a16:	2303      	movs	r3, #3
 8001a18:	e200      	b.n	8001e1c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a1a:	4b5d      	ldr	r3, [pc, #372]	; (8001b90 <HAL_RCC_OscConfig+0x26c>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d0f0      	beq.n	8001a08 <HAL_RCC_OscConfig+0xe4>
 8001a26:	e014      	b.n	8001a52 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a28:	f7ff fcb6 	bl	8001398 <HAL_GetTick>
 8001a2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a2e:	e008      	b.n	8001a42 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a30:	f7ff fcb2 	bl	8001398 <HAL_GetTick>
 8001a34:	4602      	mov	r2, r0
 8001a36:	693b      	ldr	r3, [r7, #16]
 8001a38:	1ad3      	subs	r3, r2, r3
 8001a3a:	2b64      	cmp	r3, #100	; 0x64
 8001a3c:	d901      	bls.n	8001a42 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001a3e:	2303      	movs	r3, #3
 8001a40:	e1ec      	b.n	8001e1c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a42:	4b53      	ldr	r3, [pc, #332]	; (8001b90 <HAL_RCC_OscConfig+0x26c>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d1f0      	bne.n	8001a30 <HAL_RCC_OscConfig+0x10c>
 8001a4e:	e000      	b.n	8001a52 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a50:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	f003 0302 	and.w	r3, r3, #2
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d063      	beq.n	8001b26 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001a5e:	4b4c      	ldr	r3, [pc, #304]	; (8001b90 <HAL_RCC_OscConfig+0x26c>)
 8001a60:	685b      	ldr	r3, [r3, #4]
 8001a62:	f003 030c 	and.w	r3, r3, #12
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d00b      	beq.n	8001a82 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001a6a:	4b49      	ldr	r3, [pc, #292]	; (8001b90 <HAL_RCC_OscConfig+0x26c>)
 8001a6c:	685b      	ldr	r3, [r3, #4]
 8001a6e:	f003 030c 	and.w	r3, r3, #12
 8001a72:	2b08      	cmp	r3, #8
 8001a74:	d11c      	bne.n	8001ab0 <HAL_RCC_OscConfig+0x18c>
 8001a76:	4b46      	ldr	r3, [pc, #280]	; (8001b90 <HAL_RCC_OscConfig+0x26c>)
 8001a78:	685b      	ldr	r3, [r3, #4]
 8001a7a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d116      	bne.n	8001ab0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a82:	4b43      	ldr	r3, [pc, #268]	; (8001b90 <HAL_RCC_OscConfig+0x26c>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	f003 0302 	and.w	r3, r3, #2
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d005      	beq.n	8001a9a <HAL_RCC_OscConfig+0x176>
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	691b      	ldr	r3, [r3, #16]
 8001a92:	2b01      	cmp	r3, #1
 8001a94:	d001      	beq.n	8001a9a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001a96:	2301      	movs	r3, #1
 8001a98:	e1c0      	b.n	8001e1c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a9a:	4b3d      	ldr	r3, [pc, #244]	; (8001b90 <HAL_RCC_OscConfig+0x26c>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	695b      	ldr	r3, [r3, #20]
 8001aa6:	00db      	lsls	r3, r3, #3
 8001aa8:	4939      	ldr	r1, [pc, #228]	; (8001b90 <HAL_RCC_OscConfig+0x26c>)
 8001aaa:	4313      	orrs	r3, r2
 8001aac:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001aae:	e03a      	b.n	8001b26 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	691b      	ldr	r3, [r3, #16]
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d020      	beq.n	8001afa <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ab8:	4b36      	ldr	r3, [pc, #216]	; (8001b94 <HAL_RCC_OscConfig+0x270>)
 8001aba:	2201      	movs	r2, #1
 8001abc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001abe:	f7ff fc6b 	bl	8001398 <HAL_GetTick>
 8001ac2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ac4:	e008      	b.n	8001ad8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ac6:	f7ff fc67 	bl	8001398 <HAL_GetTick>
 8001aca:	4602      	mov	r2, r0
 8001acc:	693b      	ldr	r3, [r7, #16]
 8001ace:	1ad3      	subs	r3, r2, r3
 8001ad0:	2b02      	cmp	r3, #2
 8001ad2:	d901      	bls.n	8001ad8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001ad4:	2303      	movs	r3, #3
 8001ad6:	e1a1      	b.n	8001e1c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ad8:	4b2d      	ldr	r3, [pc, #180]	; (8001b90 <HAL_RCC_OscConfig+0x26c>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	f003 0302 	and.w	r3, r3, #2
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d0f0      	beq.n	8001ac6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ae4:	4b2a      	ldr	r3, [pc, #168]	; (8001b90 <HAL_RCC_OscConfig+0x26c>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	695b      	ldr	r3, [r3, #20]
 8001af0:	00db      	lsls	r3, r3, #3
 8001af2:	4927      	ldr	r1, [pc, #156]	; (8001b90 <HAL_RCC_OscConfig+0x26c>)
 8001af4:	4313      	orrs	r3, r2
 8001af6:	600b      	str	r3, [r1, #0]
 8001af8:	e015      	b.n	8001b26 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001afa:	4b26      	ldr	r3, [pc, #152]	; (8001b94 <HAL_RCC_OscConfig+0x270>)
 8001afc:	2200      	movs	r2, #0
 8001afe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b00:	f7ff fc4a 	bl	8001398 <HAL_GetTick>
 8001b04:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b06:	e008      	b.n	8001b1a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b08:	f7ff fc46 	bl	8001398 <HAL_GetTick>
 8001b0c:	4602      	mov	r2, r0
 8001b0e:	693b      	ldr	r3, [r7, #16]
 8001b10:	1ad3      	subs	r3, r2, r3
 8001b12:	2b02      	cmp	r3, #2
 8001b14:	d901      	bls.n	8001b1a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001b16:	2303      	movs	r3, #3
 8001b18:	e180      	b.n	8001e1c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b1a:	4b1d      	ldr	r3, [pc, #116]	; (8001b90 <HAL_RCC_OscConfig+0x26c>)
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	f003 0302 	and.w	r3, r3, #2
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d1f0      	bne.n	8001b08 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	f003 0308 	and.w	r3, r3, #8
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d03a      	beq.n	8001ba8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	699b      	ldr	r3, [r3, #24]
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d019      	beq.n	8001b6e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b3a:	4b17      	ldr	r3, [pc, #92]	; (8001b98 <HAL_RCC_OscConfig+0x274>)
 8001b3c:	2201      	movs	r2, #1
 8001b3e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b40:	f7ff fc2a 	bl	8001398 <HAL_GetTick>
 8001b44:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b46:	e008      	b.n	8001b5a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b48:	f7ff fc26 	bl	8001398 <HAL_GetTick>
 8001b4c:	4602      	mov	r2, r0
 8001b4e:	693b      	ldr	r3, [r7, #16]
 8001b50:	1ad3      	subs	r3, r2, r3
 8001b52:	2b02      	cmp	r3, #2
 8001b54:	d901      	bls.n	8001b5a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001b56:	2303      	movs	r3, #3
 8001b58:	e160      	b.n	8001e1c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b5a:	4b0d      	ldr	r3, [pc, #52]	; (8001b90 <HAL_RCC_OscConfig+0x26c>)
 8001b5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b5e:	f003 0302 	and.w	r3, r3, #2
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d0f0      	beq.n	8001b48 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001b66:	2001      	movs	r0, #1
 8001b68:	f000 faa6 	bl	80020b8 <RCC_Delay>
 8001b6c:	e01c      	b.n	8001ba8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b6e:	4b0a      	ldr	r3, [pc, #40]	; (8001b98 <HAL_RCC_OscConfig+0x274>)
 8001b70:	2200      	movs	r2, #0
 8001b72:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b74:	f7ff fc10 	bl	8001398 <HAL_GetTick>
 8001b78:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b7a:	e00f      	b.n	8001b9c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b7c:	f7ff fc0c 	bl	8001398 <HAL_GetTick>
 8001b80:	4602      	mov	r2, r0
 8001b82:	693b      	ldr	r3, [r7, #16]
 8001b84:	1ad3      	subs	r3, r2, r3
 8001b86:	2b02      	cmp	r3, #2
 8001b88:	d908      	bls.n	8001b9c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001b8a:	2303      	movs	r3, #3
 8001b8c:	e146      	b.n	8001e1c <HAL_RCC_OscConfig+0x4f8>
 8001b8e:	bf00      	nop
 8001b90:	40021000 	.word	0x40021000
 8001b94:	42420000 	.word	0x42420000
 8001b98:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b9c:	4b92      	ldr	r3, [pc, #584]	; (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001b9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ba0:	f003 0302 	and.w	r3, r3, #2
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d1e9      	bne.n	8001b7c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	f003 0304 	and.w	r3, r3, #4
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	f000 80a6 	beq.w	8001d02 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001bba:	4b8b      	ldr	r3, [pc, #556]	; (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001bbc:	69db      	ldr	r3, [r3, #28]
 8001bbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d10d      	bne.n	8001be2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001bc6:	4b88      	ldr	r3, [pc, #544]	; (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001bc8:	69db      	ldr	r3, [r3, #28]
 8001bca:	4a87      	ldr	r2, [pc, #540]	; (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001bcc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001bd0:	61d3      	str	r3, [r2, #28]
 8001bd2:	4b85      	ldr	r3, [pc, #532]	; (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001bd4:	69db      	ldr	r3, [r3, #28]
 8001bd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bda:	60bb      	str	r3, [r7, #8]
 8001bdc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001bde:	2301      	movs	r3, #1
 8001be0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001be2:	4b82      	ldr	r3, [pc, #520]	; (8001dec <HAL_RCC_OscConfig+0x4c8>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d118      	bne.n	8001c20 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001bee:	4b7f      	ldr	r3, [pc, #508]	; (8001dec <HAL_RCC_OscConfig+0x4c8>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	4a7e      	ldr	r2, [pc, #504]	; (8001dec <HAL_RCC_OscConfig+0x4c8>)
 8001bf4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001bf8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001bfa:	f7ff fbcd 	bl	8001398 <HAL_GetTick>
 8001bfe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c00:	e008      	b.n	8001c14 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c02:	f7ff fbc9 	bl	8001398 <HAL_GetTick>
 8001c06:	4602      	mov	r2, r0
 8001c08:	693b      	ldr	r3, [r7, #16]
 8001c0a:	1ad3      	subs	r3, r2, r3
 8001c0c:	2b64      	cmp	r3, #100	; 0x64
 8001c0e:	d901      	bls.n	8001c14 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001c10:	2303      	movs	r3, #3
 8001c12:	e103      	b.n	8001e1c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c14:	4b75      	ldr	r3, [pc, #468]	; (8001dec <HAL_RCC_OscConfig+0x4c8>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d0f0      	beq.n	8001c02 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	68db      	ldr	r3, [r3, #12]
 8001c24:	2b01      	cmp	r3, #1
 8001c26:	d106      	bne.n	8001c36 <HAL_RCC_OscConfig+0x312>
 8001c28:	4b6f      	ldr	r3, [pc, #444]	; (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001c2a:	6a1b      	ldr	r3, [r3, #32]
 8001c2c:	4a6e      	ldr	r2, [pc, #440]	; (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001c2e:	f043 0301 	orr.w	r3, r3, #1
 8001c32:	6213      	str	r3, [r2, #32]
 8001c34:	e02d      	b.n	8001c92 <HAL_RCC_OscConfig+0x36e>
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	68db      	ldr	r3, [r3, #12]
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d10c      	bne.n	8001c58 <HAL_RCC_OscConfig+0x334>
 8001c3e:	4b6a      	ldr	r3, [pc, #424]	; (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001c40:	6a1b      	ldr	r3, [r3, #32]
 8001c42:	4a69      	ldr	r2, [pc, #420]	; (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001c44:	f023 0301 	bic.w	r3, r3, #1
 8001c48:	6213      	str	r3, [r2, #32]
 8001c4a:	4b67      	ldr	r3, [pc, #412]	; (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001c4c:	6a1b      	ldr	r3, [r3, #32]
 8001c4e:	4a66      	ldr	r2, [pc, #408]	; (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001c50:	f023 0304 	bic.w	r3, r3, #4
 8001c54:	6213      	str	r3, [r2, #32]
 8001c56:	e01c      	b.n	8001c92 <HAL_RCC_OscConfig+0x36e>
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	68db      	ldr	r3, [r3, #12]
 8001c5c:	2b05      	cmp	r3, #5
 8001c5e:	d10c      	bne.n	8001c7a <HAL_RCC_OscConfig+0x356>
 8001c60:	4b61      	ldr	r3, [pc, #388]	; (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001c62:	6a1b      	ldr	r3, [r3, #32]
 8001c64:	4a60      	ldr	r2, [pc, #384]	; (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001c66:	f043 0304 	orr.w	r3, r3, #4
 8001c6a:	6213      	str	r3, [r2, #32]
 8001c6c:	4b5e      	ldr	r3, [pc, #376]	; (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001c6e:	6a1b      	ldr	r3, [r3, #32]
 8001c70:	4a5d      	ldr	r2, [pc, #372]	; (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001c72:	f043 0301 	orr.w	r3, r3, #1
 8001c76:	6213      	str	r3, [r2, #32]
 8001c78:	e00b      	b.n	8001c92 <HAL_RCC_OscConfig+0x36e>
 8001c7a:	4b5b      	ldr	r3, [pc, #364]	; (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001c7c:	6a1b      	ldr	r3, [r3, #32]
 8001c7e:	4a5a      	ldr	r2, [pc, #360]	; (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001c80:	f023 0301 	bic.w	r3, r3, #1
 8001c84:	6213      	str	r3, [r2, #32]
 8001c86:	4b58      	ldr	r3, [pc, #352]	; (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001c88:	6a1b      	ldr	r3, [r3, #32]
 8001c8a:	4a57      	ldr	r2, [pc, #348]	; (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001c8c:	f023 0304 	bic.w	r3, r3, #4
 8001c90:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	68db      	ldr	r3, [r3, #12]
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d015      	beq.n	8001cc6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c9a:	f7ff fb7d 	bl	8001398 <HAL_GetTick>
 8001c9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ca0:	e00a      	b.n	8001cb8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ca2:	f7ff fb79 	bl	8001398 <HAL_GetTick>
 8001ca6:	4602      	mov	r2, r0
 8001ca8:	693b      	ldr	r3, [r7, #16]
 8001caa:	1ad3      	subs	r3, r2, r3
 8001cac:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cb0:	4293      	cmp	r3, r2
 8001cb2:	d901      	bls.n	8001cb8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001cb4:	2303      	movs	r3, #3
 8001cb6:	e0b1      	b.n	8001e1c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cb8:	4b4b      	ldr	r3, [pc, #300]	; (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001cba:	6a1b      	ldr	r3, [r3, #32]
 8001cbc:	f003 0302 	and.w	r3, r3, #2
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d0ee      	beq.n	8001ca2 <HAL_RCC_OscConfig+0x37e>
 8001cc4:	e014      	b.n	8001cf0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cc6:	f7ff fb67 	bl	8001398 <HAL_GetTick>
 8001cca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ccc:	e00a      	b.n	8001ce4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cce:	f7ff fb63 	bl	8001398 <HAL_GetTick>
 8001cd2:	4602      	mov	r2, r0
 8001cd4:	693b      	ldr	r3, [r7, #16]
 8001cd6:	1ad3      	subs	r3, r2, r3
 8001cd8:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cdc:	4293      	cmp	r3, r2
 8001cde:	d901      	bls.n	8001ce4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001ce0:	2303      	movs	r3, #3
 8001ce2:	e09b      	b.n	8001e1c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ce4:	4b40      	ldr	r3, [pc, #256]	; (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001ce6:	6a1b      	ldr	r3, [r3, #32]
 8001ce8:	f003 0302 	and.w	r3, r3, #2
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d1ee      	bne.n	8001cce <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001cf0:	7dfb      	ldrb	r3, [r7, #23]
 8001cf2:	2b01      	cmp	r3, #1
 8001cf4:	d105      	bne.n	8001d02 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001cf6:	4b3c      	ldr	r3, [pc, #240]	; (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001cf8:	69db      	ldr	r3, [r3, #28]
 8001cfa:	4a3b      	ldr	r2, [pc, #236]	; (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001cfc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001d00:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	69db      	ldr	r3, [r3, #28]
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	f000 8087 	beq.w	8001e1a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d0c:	4b36      	ldr	r3, [pc, #216]	; (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001d0e:	685b      	ldr	r3, [r3, #4]
 8001d10:	f003 030c 	and.w	r3, r3, #12
 8001d14:	2b08      	cmp	r3, #8
 8001d16:	d061      	beq.n	8001ddc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	69db      	ldr	r3, [r3, #28]
 8001d1c:	2b02      	cmp	r3, #2
 8001d1e:	d146      	bne.n	8001dae <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d20:	4b33      	ldr	r3, [pc, #204]	; (8001df0 <HAL_RCC_OscConfig+0x4cc>)
 8001d22:	2200      	movs	r2, #0
 8001d24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d26:	f7ff fb37 	bl	8001398 <HAL_GetTick>
 8001d2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d2c:	e008      	b.n	8001d40 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d2e:	f7ff fb33 	bl	8001398 <HAL_GetTick>
 8001d32:	4602      	mov	r2, r0
 8001d34:	693b      	ldr	r3, [r7, #16]
 8001d36:	1ad3      	subs	r3, r2, r3
 8001d38:	2b02      	cmp	r3, #2
 8001d3a:	d901      	bls.n	8001d40 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001d3c:	2303      	movs	r3, #3
 8001d3e:	e06d      	b.n	8001e1c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d40:	4b29      	ldr	r3, [pc, #164]	; (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d1f0      	bne.n	8001d2e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	6a1b      	ldr	r3, [r3, #32]
 8001d50:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d54:	d108      	bne.n	8001d68 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001d56:	4b24      	ldr	r3, [pc, #144]	; (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001d58:	685b      	ldr	r3, [r3, #4]
 8001d5a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	689b      	ldr	r3, [r3, #8]
 8001d62:	4921      	ldr	r1, [pc, #132]	; (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001d64:	4313      	orrs	r3, r2
 8001d66:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d68:	4b1f      	ldr	r3, [pc, #124]	; (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001d6a:	685b      	ldr	r3, [r3, #4]
 8001d6c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	6a19      	ldr	r1, [r3, #32]
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d78:	430b      	orrs	r3, r1
 8001d7a:	491b      	ldr	r1, [pc, #108]	; (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001d7c:	4313      	orrs	r3, r2
 8001d7e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d80:	4b1b      	ldr	r3, [pc, #108]	; (8001df0 <HAL_RCC_OscConfig+0x4cc>)
 8001d82:	2201      	movs	r2, #1
 8001d84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d86:	f7ff fb07 	bl	8001398 <HAL_GetTick>
 8001d8a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001d8c:	e008      	b.n	8001da0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d8e:	f7ff fb03 	bl	8001398 <HAL_GetTick>
 8001d92:	4602      	mov	r2, r0
 8001d94:	693b      	ldr	r3, [r7, #16]
 8001d96:	1ad3      	subs	r3, r2, r3
 8001d98:	2b02      	cmp	r3, #2
 8001d9a:	d901      	bls.n	8001da0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001d9c:	2303      	movs	r3, #3
 8001d9e:	e03d      	b.n	8001e1c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001da0:	4b11      	ldr	r3, [pc, #68]	; (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d0f0      	beq.n	8001d8e <HAL_RCC_OscConfig+0x46a>
 8001dac:	e035      	b.n	8001e1a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001dae:	4b10      	ldr	r3, [pc, #64]	; (8001df0 <HAL_RCC_OscConfig+0x4cc>)
 8001db0:	2200      	movs	r2, #0
 8001db2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001db4:	f7ff faf0 	bl	8001398 <HAL_GetTick>
 8001db8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001dba:	e008      	b.n	8001dce <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001dbc:	f7ff faec 	bl	8001398 <HAL_GetTick>
 8001dc0:	4602      	mov	r2, r0
 8001dc2:	693b      	ldr	r3, [r7, #16]
 8001dc4:	1ad3      	subs	r3, r2, r3
 8001dc6:	2b02      	cmp	r3, #2
 8001dc8:	d901      	bls.n	8001dce <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001dca:	2303      	movs	r3, #3
 8001dcc:	e026      	b.n	8001e1c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001dce:	4b06      	ldr	r3, [pc, #24]	; (8001de8 <HAL_RCC_OscConfig+0x4c4>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d1f0      	bne.n	8001dbc <HAL_RCC_OscConfig+0x498>
 8001dda:	e01e      	b.n	8001e1a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	69db      	ldr	r3, [r3, #28]
 8001de0:	2b01      	cmp	r3, #1
 8001de2:	d107      	bne.n	8001df4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001de4:	2301      	movs	r3, #1
 8001de6:	e019      	b.n	8001e1c <HAL_RCC_OscConfig+0x4f8>
 8001de8:	40021000 	.word	0x40021000
 8001dec:	40007000 	.word	0x40007000
 8001df0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001df4:	4b0b      	ldr	r3, [pc, #44]	; (8001e24 <HAL_RCC_OscConfig+0x500>)
 8001df6:	685b      	ldr	r3, [r3, #4]
 8001df8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	6a1b      	ldr	r3, [r3, #32]
 8001e04:	429a      	cmp	r2, r3
 8001e06:	d106      	bne.n	8001e16 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e12:	429a      	cmp	r2, r3
 8001e14:	d001      	beq.n	8001e1a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001e16:	2301      	movs	r3, #1
 8001e18:	e000      	b.n	8001e1c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001e1a:	2300      	movs	r3, #0
}
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	3718      	adds	r7, #24
 8001e20:	46bd      	mov	sp, r7
 8001e22:	bd80      	pop	{r7, pc}
 8001e24:	40021000 	.word	0x40021000

08001e28 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b084      	sub	sp, #16
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
 8001e30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d101      	bne.n	8001e3c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001e38:	2301      	movs	r3, #1
 8001e3a:	e0d0      	b.n	8001fde <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001e3c:	4b6a      	ldr	r3, [pc, #424]	; (8001fe8 <HAL_RCC_ClockConfig+0x1c0>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f003 0307 	and.w	r3, r3, #7
 8001e44:	683a      	ldr	r2, [r7, #0]
 8001e46:	429a      	cmp	r2, r3
 8001e48:	d910      	bls.n	8001e6c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e4a:	4b67      	ldr	r3, [pc, #412]	; (8001fe8 <HAL_RCC_ClockConfig+0x1c0>)
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f023 0207 	bic.w	r2, r3, #7
 8001e52:	4965      	ldr	r1, [pc, #404]	; (8001fe8 <HAL_RCC_ClockConfig+0x1c0>)
 8001e54:	683b      	ldr	r3, [r7, #0]
 8001e56:	4313      	orrs	r3, r2
 8001e58:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e5a:	4b63      	ldr	r3, [pc, #396]	; (8001fe8 <HAL_RCC_ClockConfig+0x1c0>)
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f003 0307 	and.w	r3, r3, #7
 8001e62:	683a      	ldr	r2, [r7, #0]
 8001e64:	429a      	cmp	r2, r3
 8001e66:	d001      	beq.n	8001e6c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001e68:	2301      	movs	r3, #1
 8001e6a:	e0b8      	b.n	8001fde <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	f003 0302 	and.w	r3, r3, #2
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d020      	beq.n	8001eba <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	f003 0304 	and.w	r3, r3, #4
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d005      	beq.n	8001e90 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001e84:	4b59      	ldr	r3, [pc, #356]	; (8001fec <HAL_RCC_ClockConfig+0x1c4>)
 8001e86:	685b      	ldr	r3, [r3, #4]
 8001e88:	4a58      	ldr	r2, [pc, #352]	; (8001fec <HAL_RCC_ClockConfig+0x1c4>)
 8001e8a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001e8e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	f003 0308 	and.w	r3, r3, #8
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d005      	beq.n	8001ea8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001e9c:	4b53      	ldr	r3, [pc, #332]	; (8001fec <HAL_RCC_ClockConfig+0x1c4>)
 8001e9e:	685b      	ldr	r3, [r3, #4]
 8001ea0:	4a52      	ldr	r2, [pc, #328]	; (8001fec <HAL_RCC_ClockConfig+0x1c4>)
 8001ea2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001ea6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ea8:	4b50      	ldr	r3, [pc, #320]	; (8001fec <HAL_RCC_ClockConfig+0x1c4>)
 8001eaa:	685b      	ldr	r3, [r3, #4]
 8001eac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	689b      	ldr	r3, [r3, #8]
 8001eb4:	494d      	ldr	r1, [pc, #308]	; (8001fec <HAL_RCC_ClockConfig+0x1c4>)
 8001eb6:	4313      	orrs	r3, r2
 8001eb8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f003 0301 	and.w	r3, r3, #1
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d040      	beq.n	8001f48 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	685b      	ldr	r3, [r3, #4]
 8001eca:	2b01      	cmp	r3, #1
 8001ecc:	d107      	bne.n	8001ede <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ece:	4b47      	ldr	r3, [pc, #284]	; (8001fec <HAL_RCC_ClockConfig+0x1c4>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d115      	bne.n	8001f06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001eda:	2301      	movs	r3, #1
 8001edc:	e07f      	b.n	8001fde <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	685b      	ldr	r3, [r3, #4]
 8001ee2:	2b02      	cmp	r3, #2
 8001ee4:	d107      	bne.n	8001ef6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ee6:	4b41      	ldr	r3, [pc, #260]	; (8001fec <HAL_RCC_ClockConfig+0x1c4>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d109      	bne.n	8001f06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	e073      	b.n	8001fde <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ef6:	4b3d      	ldr	r3, [pc, #244]	; (8001fec <HAL_RCC_ClockConfig+0x1c4>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f003 0302 	and.w	r3, r3, #2
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d101      	bne.n	8001f06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f02:	2301      	movs	r3, #1
 8001f04:	e06b      	b.n	8001fde <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001f06:	4b39      	ldr	r3, [pc, #228]	; (8001fec <HAL_RCC_ClockConfig+0x1c4>)
 8001f08:	685b      	ldr	r3, [r3, #4]
 8001f0a:	f023 0203 	bic.w	r2, r3, #3
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	685b      	ldr	r3, [r3, #4]
 8001f12:	4936      	ldr	r1, [pc, #216]	; (8001fec <HAL_RCC_ClockConfig+0x1c4>)
 8001f14:	4313      	orrs	r3, r2
 8001f16:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001f18:	f7ff fa3e 	bl	8001398 <HAL_GetTick>
 8001f1c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f1e:	e00a      	b.n	8001f36 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f20:	f7ff fa3a 	bl	8001398 <HAL_GetTick>
 8001f24:	4602      	mov	r2, r0
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	1ad3      	subs	r3, r2, r3
 8001f2a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d901      	bls.n	8001f36 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001f32:	2303      	movs	r3, #3
 8001f34:	e053      	b.n	8001fde <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f36:	4b2d      	ldr	r3, [pc, #180]	; (8001fec <HAL_RCC_ClockConfig+0x1c4>)
 8001f38:	685b      	ldr	r3, [r3, #4]
 8001f3a:	f003 020c 	and.w	r2, r3, #12
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	685b      	ldr	r3, [r3, #4]
 8001f42:	009b      	lsls	r3, r3, #2
 8001f44:	429a      	cmp	r2, r3
 8001f46:	d1eb      	bne.n	8001f20 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001f48:	4b27      	ldr	r3, [pc, #156]	; (8001fe8 <HAL_RCC_ClockConfig+0x1c0>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f003 0307 	and.w	r3, r3, #7
 8001f50:	683a      	ldr	r2, [r7, #0]
 8001f52:	429a      	cmp	r2, r3
 8001f54:	d210      	bcs.n	8001f78 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f56:	4b24      	ldr	r3, [pc, #144]	; (8001fe8 <HAL_RCC_ClockConfig+0x1c0>)
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f023 0207 	bic.w	r2, r3, #7
 8001f5e:	4922      	ldr	r1, [pc, #136]	; (8001fe8 <HAL_RCC_ClockConfig+0x1c0>)
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	4313      	orrs	r3, r2
 8001f64:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f66:	4b20      	ldr	r3, [pc, #128]	; (8001fe8 <HAL_RCC_ClockConfig+0x1c0>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f003 0307 	and.w	r3, r3, #7
 8001f6e:	683a      	ldr	r2, [r7, #0]
 8001f70:	429a      	cmp	r2, r3
 8001f72:	d001      	beq.n	8001f78 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001f74:	2301      	movs	r3, #1
 8001f76:	e032      	b.n	8001fde <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f003 0304 	and.w	r3, r3, #4
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d008      	beq.n	8001f96 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f84:	4b19      	ldr	r3, [pc, #100]	; (8001fec <HAL_RCC_ClockConfig+0x1c4>)
 8001f86:	685b      	ldr	r3, [r3, #4]
 8001f88:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	68db      	ldr	r3, [r3, #12]
 8001f90:	4916      	ldr	r1, [pc, #88]	; (8001fec <HAL_RCC_ClockConfig+0x1c4>)
 8001f92:	4313      	orrs	r3, r2
 8001f94:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f003 0308 	and.w	r3, r3, #8
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d009      	beq.n	8001fb6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001fa2:	4b12      	ldr	r3, [pc, #72]	; (8001fec <HAL_RCC_ClockConfig+0x1c4>)
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	691b      	ldr	r3, [r3, #16]
 8001fae:	00db      	lsls	r3, r3, #3
 8001fb0:	490e      	ldr	r1, [pc, #56]	; (8001fec <HAL_RCC_ClockConfig+0x1c4>)
 8001fb2:	4313      	orrs	r3, r2
 8001fb4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001fb6:	f000 f821 	bl	8001ffc <HAL_RCC_GetSysClockFreq>
 8001fba:	4602      	mov	r2, r0
 8001fbc:	4b0b      	ldr	r3, [pc, #44]	; (8001fec <HAL_RCC_ClockConfig+0x1c4>)
 8001fbe:	685b      	ldr	r3, [r3, #4]
 8001fc0:	091b      	lsrs	r3, r3, #4
 8001fc2:	f003 030f 	and.w	r3, r3, #15
 8001fc6:	490a      	ldr	r1, [pc, #40]	; (8001ff0 <HAL_RCC_ClockConfig+0x1c8>)
 8001fc8:	5ccb      	ldrb	r3, [r1, r3]
 8001fca:	fa22 f303 	lsr.w	r3, r2, r3
 8001fce:	4a09      	ldr	r2, [pc, #36]	; (8001ff4 <HAL_RCC_ClockConfig+0x1cc>)
 8001fd0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001fd2:	4b09      	ldr	r3, [pc, #36]	; (8001ff8 <HAL_RCC_ClockConfig+0x1d0>)
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	f7ff f99c 	bl	8001314 <HAL_InitTick>

  return HAL_OK;
 8001fdc:	2300      	movs	r3, #0
}
 8001fde:	4618      	mov	r0, r3
 8001fe0:	3710      	adds	r7, #16
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bd80      	pop	{r7, pc}
 8001fe6:	bf00      	nop
 8001fe8:	40022000 	.word	0x40022000
 8001fec:	40021000 	.word	0x40021000
 8001ff0:	08002a98 	.word	0x08002a98
 8001ff4:	20000000 	.word	0x20000000
 8001ff8:	20000004 	.word	0x20000004

08001ffc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ffc:	b490      	push	{r4, r7}
 8001ffe:	b08a      	sub	sp, #40	; 0x28
 8002000:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002002:	4b29      	ldr	r3, [pc, #164]	; (80020a8 <HAL_RCC_GetSysClockFreq+0xac>)
 8002004:	1d3c      	adds	r4, r7, #4
 8002006:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002008:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800200c:	f240 2301 	movw	r3, #513	; 0x201
 8002010:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002012:	2300      	movs	r3, #0
 8002014:	61fb      	str	r3, [r7, #28]
 8002016:	2300      	movs	r3, #0
 8002018:	61bb      	str	r3, [r7, #24]
 800201a:	2300      	movs	r3, #0
 800201c:	627b      	str	r3, [r7, #36]	; 0x24
 800201e:	2300      	movs	r3, #0
 8002020:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002022:	2300      	movs	r3, #0
 8002024:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002026:	4b21      	ldr	r3, [pc, #132]	; (80020ac <HAL_RCC_GetSysClockFreq+0xb0>)
 8002028:	685b      	ldr	r3, [r3, #4]
 800202a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800202c:	69fb      	ldr	r3, [r7, #28]
 800202e:	f003 030c 	and.w	r3, r3, #12
 8002032:	2b04      	cmp	r3, #4
 8002034:	d002      	beq.n	800203c <HAL_RCC_GetSysClockFreq+0x40>
 8002036:	2b08      	cmp	r3, #8
 8002038:	d003      	beq.n	8002042 <HAL_RCC_GetSysClockFreq+0x46>
 800203a:	e02b      	b.n	8002094 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800203c:	4b1c      	ldr	r3, [pc, #112]	; (80020b0 <HAL_RCC_GetSysClockFreq+0xb4>)
 800203e:	623b      	str	r3, [r7, #32]
      break;
 8002040:	e02b      	b.n	800209a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002042:	69fb      	ldr	r3, [r7, #28]
 8002044:	0c9b      	lsrs	r3, r3, #18
 8002046:	f003 030f 	and.w	r3, r3, #15
 800204a:	3328      	adds	r3, #40	; 0x28
 800204c:	443b      	add	r3, r7
 800204e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002052:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002054:	69fb      	ldr	r3, [r7, #28]
 8002056:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800205a:	2b00      	cmp	r3, #0
 800205c:	d012      	beq.n	8002084 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800205e:	4b13      	ldr	r3, [pc, #76]	; (80020ac <HAL_RCC_GetSysClockFreq+0xb0>)
 8002060:	685b      	ldr	r3, [r3, #4]
 8002062:	0c5b      	lsrs	r3, r3, #17
 8002064:	f003 0301 	and.w	r3, r3, #1
 8002068:	3328      	adds	r3, #40	; 0x28
 800206a:	443b      	add	r3, r7
 800206c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002070:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002072:	697b      	ldr	r3, [r7, #20]
 8002074:	4a0e      	ldr	r2, [pc, #56]	; (80020b0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002076:	fb03 f202 	mul.w	r2, r3, r2
 800207a:	69bb      	ldr	r3, [r7, #24]
 800207c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002080:	627b      	str	r3, [r7, #36]	; 0x24
 8002082:	e004      	b.n	800208e <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002084:	697b      	ldr	r3, [r7, #20]
 8002086:	4a0b      	ldr	r2, [pc, #44]	; (80020b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002088:	fb02 f303 	mul.w	r3, r2, r3
 800208c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800208e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002090:	623b      	str	r3, [r7, #32]
      break;
 8002092:	e002      	b.n	800209a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002094:	4b06      	ldr	r3, [pc, #24]	; (80020b0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002096:	623b      	str	r3, [r7, #32]
      break;
 8002098:	bf00      	nop
    }
  }
  return sysclockfreq;
 800209a:	6a3b      	ldr	r3, [r7, #32]
}
 800209c:	4618      	mov	r0, r3
 800209e:	3728      	adds	r7, #40	; 0x28
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bc90      	pop	{r4, r7}
 80020a4:	4770      	bx	lr
 80020a6:	bf00      	nop
 80020a8:	08002a88 	.word	0x08002a88
 80020ac:	40021000 	.word	0x40021000
 80020b0:	007a1200 	.word	0x007a1200
 80020b4:	003d0900 	.word	0x003d0900

080020b8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80020b8:	b480      	push	{r7}
 80020ba:	b085      	sub	sp, #20
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80020c0:	4b0a      	ldr	r3, [pc, #40]	; (80020ec <RCC_Delay+0x34>)
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	4a0a      	ldr	r2, [pc, #40]	; (80020f0 <RCC_Delay+0x38>)
 80020c6:	fba2 2303 	umull	r2, r3, r2, r3
 80020ca:	0a5b      	lsrs	r3, r3, #9
 80020cc:	687a      	ldr	r2, [r7, #4]
 80020ce:	fb02 f303 	mul.w	r3, r2, r3
 80020d2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80020d4:	bf00      	nop
  }
  while (Delay --);
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	1e5a      	subs	r2, r3, #1
 80020da:	60fa      	str	r2, [r7, #12]
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d1f9      	bne.n	80020d4 <RCC_Delay+0x1c>
}
 80020e0:	bf00      	nop
 80020e2:	bf00      	nop
 80020e4:	3714      	adds	r7, #20
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bc80      	pop	{r7}
 80020ea:	4770      	bx	lr
 80020ec:	20000000 	.word	0x20000000
 80020f0:	10624dd3 	.word	0x10624dd3

080020f4 <__errno>:
 80020f4:	4b01      	ldr	r3, [pc, #4]	; (80020fc <__errno+0x8>)
 80020f6:	6818      	ldr	r0, [r3, #0]
 80020f8:	4770      	bx	lr
 80020fa:	bf00      	nop
 80020fc:	2000000c 	.word	0x2000000c

08002100 <__libc_init_array>:
 8002100:	b570      	push	{r4, r5, r6, lr}
 8002102:	2600      	movs	r6, #0
 8002104:	4d0c      	ldr	r5, [pc, #48]	; (8002138 <__libc_init_array+0x38>)
 8002106:	4c0d      	ldr	r4, [pc, #52]	; (800213c <__libc_init_array+0x3c>)
 8002108:	1b64      	subs	r4, r4, r5
 800210a:	10a4      	asrs	r4, r4, #2
 800210c:	42a6      	cmp	r6, r4
 800210e:	d109      	bne.n	8002124 <__libc_init_array+0x24>
 8002110:	f000 fc9c 	bl	8002a4c <_init>
 8002114:	2600      	movs	r6, #0
 8002116:	4d0a      	ldr	r5, [pc, #40]	; (8002140 <__libc_init_array+0x40>)
 8002118:	4c0a      	ldr	r4, [pc, #40]	; (8002144 <__libc_init_array+0x44>)
 800211a:	1b64      	subs	r4, r4, r5
 800211c:	10a4      	asrs	r4, r4, #2
 800211e:	42a6      	cmp	r6, r4
 8002120:	d105      	bne.n	800212e <__libc_init_array+0x2e>
 8002122:	bd70      	pop	{r4, r5, r6, pc}
 8002124:	f855 3b04 	ldr.w	r3, [r5], #4
 8002128:	4798      	blx	r3
 800212a:	3601      	adds	r6, #1
 800212c:	e7ee      	b.n	800210c <__libc_init_array+0xc>
 800212e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002132:	4798      	blx	r3
 8002134:	3601      	adds	r6, #1
 8002136:	e7f2      	b.n	800211e <__libc_init_array+0x1e>
 8002138:	08002adc 	.word	0x08002adc
 800213c:	08002adc 	.word	0x08002adc
 8002140:	08002adc 	.word	0x08002adc
 8002144:	08002ae0 	.word	0x08002ae0

08002148 <memset>:
 8002148:	4603      	mov	r3, r0
 800214a:	4402      	add	r2, r0
 800214c:	4293      	cmp	r3, r2
 800214e:	d100      	bne.n	8002152 <memset+0xa>
 8002150:	4770      	bx	lr
 8002152:	f803 1b01 	strb.w	r1, [r3], #1
 8002156:	e7f9      	b.n	800214c <memset+0x4>

08002158 <siprintf>:
 8002158:	b40e      	push	{r1, r2, r3}
 800215a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800215e:	b500      	push	{lr}
 8002160:	b09c      	sub	sp, #112	; 0x70
 8002162:	ab1d      	add	r3, sp, #116	; 0x74
 8002164:	9002      	str	r0, [sp, #8]
 8002166:	9006      	str	r0, [sp, #24]
 8002168:	9107      	str	r1, [sp, #28]
 800216a:	9104      	str	r1, [sp, #16]
 800216c:	4808      	ldr	r0, [pc, #32]	; (8002190 <siprintf+0x38>)
 800216e:	4909      	ldr	r1, [pc, #36]	; (8002194 <siprintf+0x3c>)
 8002170:	f853 2b04 	ldr.w	r2, [r3], #4
 8002174:	9105      	str	r1, [sp, #20]
 8002176:	6800      	ldr	r0, [r0, #0]
 8002178:	a902      	add	r1, sp, #8
 800217a:	9301      	str	r3, [sp, #4]
 800217c:	f000 f868 	bl	8002250 <_svfiprintf_r>
 8002180:	2200      	movs	r2, #0
 8002182:	9b02      	ldr	r3, [sp, #8]
 8002184:	701a      	strb	r2, [r3, #0]
 8002186:	b01c      	add	sp, #112	; 0x70
 8002188:	f85d eb04 	ldr.w	lr, [sp], #4
 800218c:	b003      	add	sp, #12
 800218e:	4770      	bx	lr
 8002190:	2000000c 	.word	0x2000000c
 8002194:	ffff0208 	.word	0xffff0208

08002198 <__ssputs_r>:
 8002198:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800219c:	688e      	ldr	r6, [r1, #8]
 800219e:	4682      	mov	sl, r0
 80021a0:	429e      	cmp	r6, r3
 80021a2:	460c      	mov	r4, r1
 80021a4:	4690      	mov	r8, r2
 80021a6:	461f      	mov	r7, r3
 80021a8:	d838      	bhi.n	800221c <__ssputs_r+0x84>
 80021aa:	898a      	ldrh	r2, [r1, #12]
 80021ac:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80021b0:	d032      	beq.n	8002218 <__ssputs_r+0x80>
 80021b2:	6825      	ldr	r5, [r4, #0]
 80021b4:	6909      	ldr	r1, [r1, #16]
 80021b6:	3301      	adds	r3, #1
 80021b8:	eba5 0901 	sub.w	r9, r5, r1
 80021bc:	6965      	ldr	r5, [r4, #20]
 80021be:	444b      	add	r3, r9
 80021c0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80021c4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80021c8:	106d      	asrs	r5, r5, #1
 80021ca:	429d      	cmp	r5, r3
 80021cc:	bf38      	it	cc
 80021ce:	461d      	movcc	r5, r3
 80021d0:	0553      	lsls	r3, r2, #21
 80021d2:	d531      	bpl.n	8002238 <__ssputs_r+0xa0>
 80021d4:	4629      	mov	r1, r5
 80021d6:	f000 fb6f 	bl	80028b8 <_malloc_r>
 80021da:	4606      	mov	r6, r0
 80021dc:	b950      	cbnz	r0, 80021f4 <__ssputs_r+0x5c>
 80021de:	230c      	movs	r3, #12
 80021e0:	f04f 30ff 	mov.w	r0, #4294967295
 80021e4:	f8ca 3000 	str.w	r3, [sl]
 80021e8:	89a3      	ldrh	r3, [r4, #12]
 80021ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80021ee:	81a3      	strh	r3, [r4, #12]
 80021f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80021f4:	464a      	mov	r2, r9
 80021f6:	6921      	ldr	r1, [r4, #16]
 80021f8:	f000 face 	bl	8002798 <memcpy>
 80021fc:	89a3      	ldrh	r3, [r4, #12]
 80021fe:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002202:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002206:	81a3      	strh	r3, [r4, #12]
 8002208:	6126      	str	r6, [r4, #16]
 800220a:	444e      	add	r6, r9
 800220c:	6026      	str	r6, [r4, #0]
 800220e:	463e      	mov	r6, r7
 8002210:	6165      	str	r5, [r4, #20]
 8002212:	eba5 0509 	sub.w	r5, r5, r9
 8002216:	60a5      	str	r5, [r4, #8]
 8002218:	42be      	cmp	r6, r7
 800221a:	d900      	bls.n	800221e <__ssputs_r+0x86>
 800221c:	463e      	mov	r6, r7
 800221e:	4632      	mov	r2, r6
 8002220:	4641      	mov	r1, r8
 8002222:	6820      	ldr	r0, [r4, #0]
 8002224:	f000 fac6 	bl	80027b4 <memmove>
 8002228:	68a3      	ldr	r3, [r4, #8]
 800222a:	2000      	movs	r0, #0
 800222c:	1b9b      	subs	r3, r3, r6
 800222e:	60a3      	str	r3, [r4, #8]
 8002230:	6823      	ldr	r3, [r4, #0]
 8002232:	4433      	add	r3, r6
 8002234:	6023      	str	r3, [r4, #0]
 8002236:	e7db      	b.n	80021f0 <__ssputs_r+0x58>
 8002238:	462a      	mov	r2, r5
 800223a:	f000 fbb1 	bl	80029a0 <_realloc_r>
 800223e:	4606      	mov	r6, r0
 8002240:	2800      	cmp	r0, #0
 8002242:	d1e1      	bne.n	8002208 <__ssputs_r+0x70>
 8002244:	4650      	mov	r0, sl
 8002246:	6921      	ldr	r1, [r4, #16]
 8002248:	f000 face 	bl	80027e8 <_free_r>
 800224c:	e7c7      	b.n	80021de <__ssputs_r+0x46>
	...

08002250 <_svfiprintf_r>:
 8002250:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002254:	4698      	mov	r8, r3
 8002256:	898b      	ldrh	r3, [r1, #12]
 8002258:	4607      	mov	r7, r0
 800225a:	061b      	lsls	r3, r3, #24
 800225c:	460d      	mov	r5, r1
 800225e:	4614      	mov	r4, r2
 8002260:	b09d      	sub	sp, #116	; 0x74
 8002262:	d50e      	bpl.n	8002282 <_svfiprintf_r+0x32>
 8002264:	690b      	ldr	r3, [r1, #16]
 8002266:	b963      	cbnz	r3, 8002282 <_svfiprintf_r+0x32>
 8002268:	2140      	movs	r1, #64	; 0x40
 800226a:	f000 fb25 	bl	80028b8 <_malloc_r>
 800226e:	6028      	str	r0, [r5, #0]
 8002270:	6128      	str	r0, [r5, #16]
 8002272:	b920      	cbnz	r0, 800227e <_svfiprintf_r+0x2e>
 8002274:	230c      	movs	r3, #12
 8002276:	603b      	str	r3, [r7, #0]
 8002278:	f04f 30ff 	mov.w	r0, #4294967295
 800227c:	e0d1      	b.n	8002422 <_svfiprintf_r+0x1d2>
 800227e:	2340      	movs	r3, #64	; 0x40
 8002280:	616b      	str	r3, [r5, #20]
 8002282:	2300      	movs	r3, #0
 8002284:	9309      	str	r3, [sp, #36]	; 0x24
 8002286:	2320      	movs	r3, #32
 8002288:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800228c:	2330      	movs	r3, #48	; 0x30
 800228e:	f04f 0901 	mov.w	r9, #1
 8002292:	f8cd 800c 	str.w	r8, [sp, #12]
 8002296:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800243c <_svfiprintf_r+0x1ec>
 800229a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800229e:	4623      	mov	r3, r4
 80022a0:	469a      	mov	sl, r3
 80022a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80022a6:	b10a      	cbz	r2, 80022ac <_svfiprintf_r+0x5c>
 80022a8:	2a25      	cmp	r2, #37	; 0x25
 80022aa:	d1f9      	bne.n	80022a0 <_svfiprintf_r+0x50>
 80022ac:	ebba 0b04 	subs.w	fp, sl, r4
 80022b0:	d00b      	beq.n	80022ca <_svfiprintf_r+0x7a>
 80022b2:	465b      	mov	r3, fp
 80022b4:	4622      	mov	r2, r4
 80022b6:	4629      	mov	r1, r5
 80022b8:	4638      	mov	r0, r7
 80022ba:	f7ff ff6d 	bl	8002198 <__ssputs_r>
 80022be:	3001      	adds	r0, #1
 80022c0:	f000 80aa 	beq.w	8002418 <_svfiprintf_r+0x1c8>
 80022c4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80022c6:	445a      	add	r2, fp
 80022c8:	9209      	str	r2, [sp, #36]	; 0x24
 80022ca:	f89a 3000 	ldrb.w	r3, [sl]
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	f000 80a2 	beq.w	8002418 <_svfiprintf_r+0x1c8>
 80022d4:	2300      	movs	r3, #0
 80022d6:	f04f 32ff 	mov.w	r2, #4294967295
 80022da:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80022de:	f10a 0a01 	add.w	sl, sl, #1
 80022e2:	9304      	str	r3, [sp, #16]
 80022e4:	9307      	str	r3, [sp, #28]
 80022e6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80022ea:	931a      	str	r3, [sp, #104]	; 0x68
 80022ec:	4654      	mov	r4, sl
 80022ee:	2205      	movs	r2, #5
 80022f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80022f4:	4851      	ldr	r0, [pc, #324]	; (800243c <_svfiprintf_r+0x1ec>)
 80022f6:	f000 fa41 	bl	800277c <memchr>
 80022fa:	9a04      	ldr	r2, [sp, #16]
 80022fc:	b9d8      	cbnz	r0, 8002336 <_svfiprintf_r+0xe6>
 80022fe:	06d0      	lsls	r0, r2, #27
 8002300:	bf44      	itt	mi
 8002302:	2320      	movmi	r3, #32
 8002304:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002308:	0711      	lsls	r1, r2, #28
 800230a:	bf44      	itt	mi
 800230c:	232b      	movmi	r3, #43	; 0x2b
 800230e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002312:	f89a 3000 	ldrb.w	r3, [sl]
 8002316:	2b2a      	cmp	r3, #42	; 0x2a
 8002318:	d015      	beq.n	8002346 <_svfiprintf_r+0xf6>
 800231a:	4654      	mov	r4, sl
 800231c:	2000      	movs	r0, #0
 800231e:	f04f 0c0a 	mov.w	ip, #10
 8002322:	9a07      	ldr	r2, [sp, #28]
 8002324:	4621      	mov	r1, r4
 8002326:	f811 3b01 	ldrb.w	r3, [r1], #1
 800232a:	3b30      	subs	r3, #48	; 0x30
 800232c:	2b09      	cmp	r3, #9
 800232e:	d94e      	bls.n	80023ce <_svfiprintf_r+0x17e>
 8002330:	b1b0      	cbz	r0, 8002360 <_svfiprintf_r+0x110>
 8002332:	9207      	str	r2, [sp, #28]
 8002334:	e014      	b.n	8002360 <_svfiprintf_r+0x110>
 8002336:	eba0 0308 	sub.w	r3, r0, r8
 800233a:	fa09 f303 	lsl.w	r3, r9, r3
 800233e:	4313      	orrs	r3, r2
 8002340:	46a2      	mov	sl, r4
 8002342:	9304      	str	r3, [sp, #16]
 8002344:	e7d2      	b.n	80022ec <_svfiprintf_r+0x9c>
 8002346:	9b03      	ldr	r3, [sp, #12]
 8002348:	1d19      	adds	r1, r3, #4
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	9103      	str	r1, [sp, #12]
 800234e:	2b00      	cmp	r3, #0
 8002350:	bfbb      	ittet	lt
 8002352:	425b      	neglt	r3, r3
 8002354:	f042 0202 	orrlt.w	r2, r2, #2
 8002358:	9307      	strge	r3, [sp, #28]
 800235a:	9307      	strlt	r3, [sp, #28]
 800235c:	bfb8      	it	lt
 800235e:	9204      	strlt	r2, [sp, #16]
 8002360:	7823      	ldrb	r3, [r4, #0]
 8002362:	2b2e      	cmp	r3, #46	; 0x2e
 8002364:	d10c      	bne.n	8002380 <_svfiprintf_r+0x130>
 8002366:	7863      	ldrb	r3, [r4, #1]
 8002368:	2b2a      	cmp	r3, #42	; 0x2a
 800236a:	d135      	bne.n	80023d8 <_svfiprintf_r+0x188>
 800236c:	9b03      	ldr	r3, [sp, #12]
 800236e:	3402      	adds	r4, #2
 8002370:	1d1a      	adds	r2, r3, #4
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	9203      	str	r2, [sp, #12]
 8002376:	2b00      	cmp	r3, #0
 8002378:	bfb8      	it	lt
 800237a:	f04f 33ff 	movlt.w	r3, #4294967295
 800237e:	9305      	str	r3, [sp, #20]
 8002380:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8002440 <_svfiprintf_r+0x1f0>
 8002384:	2203      	movs	r2, #3
 8002386:	4650      	mov	r0, sl
 8002388:	7821      	ldrb	r1, [r4, #0]
 800238a:	f000 f9f7 	bl	800277c <memchr>
 800238e:	b140      	cbz	r0, 80023a2 <_svfiprintf_r+0x152>
 8002390:	2340      	movs	r3, #64	; 0x40
 8002392:	eba0 000a 	sub.w	r0, r0, sl
 8002396:	fa03 f000 	lsl.w	r0, r3, r0
 800239a:	9b04      	ldr	r3, [sp, #16]
 800239c:	3401      	adds	r4, #1
 800239e:	4303      	orrs	r3, r0
 80023a0:	9304      	str	r3, [sp, #16]
 80023a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80023a6:	2206      	movs	r2, #6
 80023a8:	4826      	ldr	r0, [pc, #152]	; (8002444 <_svfiprintf_r+0x1f4>)
 80023aa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80023ae:	f000 f9e5 	bl	800277c <memchr>
 80023b2:	2800      	cmp	r0, #0
 80023b4:	d038      	beq.n	8002428 <_svfiprintf_r+0x1d8>
 80023b6:	4b24      	ldr	r3, [pc, #144]	; (8002448 <_svfiprintf_r+0x1f8>)
 80023b8:	bb1b      	cbnz	r3, 8002402 <_svfiprintf_r+0x1b2>
 80023ba:	9b03      	ldr	r3, [sp, #12]
 80023bc:	3307      	adds	r3, #7
 80023be:	f023 0307 	bic.w	r3, r3, #7
 80023c2:	3308      	adds	r3, #8
 80023c4:	9303      	str	r3, [sp, #12]
 80023c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80023c8:	4433      	add	r3, r6
 80023ca:	9309      	str	r3, [sp, #36]	; 0x24
 80023cc:	e767      	b.n	800229e <_svfiprintf_r+0x4e>
 80023ce:	460c      	mov	r4, r1
 80023d0:	2001      	movs	r0, #1
 80023d2:	fb0c 3202 	mla	r2, ip, r2, r3
 80023d6:	e7a5      	b.n	8002324 <_svfiprintf_r+0xd4>
 80023d8:	2300      	movs	r3, #0
 80023da:	f04f 0c0a 	mov.w	ip, #10
 80023de:	4619      	mov	r1, r3
 80023e0:	3401      	adds	r4, #1
 80023e2:	9305      	str	r3, [sp, #20]
 80023e4:	4620      	mov	r0, r4
 80023e6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80023ea:	3a30      	subs	r2, #48	; 0x30
 80023ec:	2a09      	cmp	r2, #9
 80023ee:	d903      	bls.n	80023f8 <_svfiprintf_r+0x1a8>
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d0c5      	beq.n	8002380 <_svfiprintf_r+0x130>
 80023f4:	9105      	str	r1, [sp, #20]
 80023f6:	e7c3      	b.n	8002380 <_svfiprintf_r+0x130>
 80023f8:	4604      	mov	r4, r0
 80023fa:	2301      	movs	r3, #1
 80023fc:	fb0c 2101 	mla	r1, ip, r1, r2
 8002400:	e7f0      	b.n	80023e4 <_svfiprintf_r+0x194>
 8002402:	ab03      	add	r3, sp, #12
 8002404:	9300      	str	r3, [sp, #0]
 8002406:	462a      	mov	r2, r5
 8002408:	4638      	mov	r0, r7
 800240a:	4b10      	ldr	r3, [pc, #64]	; (800244c <_svfiprintf_r+0x1fc>)
 800240c:	a904      	add	r1, sp, #16
 800240e:	f3af 8000 	nop.w
 8002412:	1c42      	adds	r2, r0, #1
 8002414:	4606      	mov	r6, r0
 8002416:	d1d6      	bne.n	80023c6 <_svfiprintf_r+0x176>
 8002418:	89ab      	ldrh	r3, [r5, #12]
 800241a:	065b      	lsls	r3, r3, #25
 800241c:	f53f af2c 	bmi.w	8002278 <_svfiprintf_r+0x28>
 8002420:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002422:	b01d      	add	sp, #116	; 0x74
 8002424:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002428:	ab03      	add	r3, sp, #12
 800242a:	9300      	str	r3, [sp, #0]
 800242c:	462a      	mov	r2, r5
 800242e:	4638      	mov	r0, r7
 8002430:	4b06      	ldr	r3, [pc, #24]	; (800244c <_svfiprintf_r+0x1fc>)
 8002432:	a904      	add	r1, sp, #16
 8002434:	f000 f87c 	bl	8002530 <_printf_i>
 8002438:	e7eb      	b.n	8002412 <_svfiprintf_r+0x1c2>
 800243a:	bf00      	nop
 800243c:	08002aa8 	.word	0x08002aa8
 8002440:	08002aae 	.word	0x08002aae
 8002444:	08002ab2 	.word	0x08002ab2
 8002448:	00000000 	.word	0x00000000
 800244c:	08002199 	.word	0x08002199

08002450 <_printf_common>:
 8002450:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002454:	4616      	mov	r6, r2
 8002456:	4699      	mov	r9, r3
 8002458:	688a      	ldr	r2, [r1, #8]
 800245a:	690b      	ldr	r3, [r1, #16]
 800245c:	4607      	mov	r7, r0
 800245e:	4293      	cmp	r3, r2
 8002460:	bfb8      	it	lt
 8002462:	4613      	movlt	r3, r2
 8002464:	6033      	str	r3, [r6, #0]
 8002466:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800246a:	460c      	mov	r4, r1
 800246c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002470:	b10a      	cbz	r2, 8002476 <_printf_common+0x26>
 8002472:	3301      	adds	r3, #1
 8002474:	6033      	str	r3, [r6, #0]
 8002476:	6823      	ldr	r3, [r4, #0]
 8002478:	0699      	lsls	r1, r3, #26
 800247a:	bf42      	ittt	mi
 800247c:	6833      	ldrmi	r3, [r6, #0]
 800247e:	3302      	addmi	r3, #2
 8002480:	6033      	strmi	r3, [r6, #0]
 8002482:	6825      	ldr	r5, [r4, #0]
 8002484:	f015 0506 	ands.w	r5, r5, #6
 8002488:	d106      	bne.n	8002498 <_printf_common+0x48>
 800248a:	f104 0a19 	add.w	sl, r4, #25
 800248e:	68e3      	ldr	r3, [r4, #12]
 8002490:	6832      	ldr	r2, [r6, #0]
 8002492:	1a9b      	subs	r3, r3, r2
 8002494:	42ab      	cmp	r3, r5
 8002496:	dc28      	bgt.n	80024ea <_printf_common+0x9a>
 8002498:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800249c:	1e13      	subs	r3, r2, #0
 800249e:	6822      	ldr	r2, [r4, #0]
 80024a0:	bf18      	it	ne
 80024a2:	2301      	movne	r3, #1
 80024a4:	0692      	lsls	r2, r2, #26
 80024a6:	d42d      	bmi.n	8002504 <_printf_common+0xb4>
 80024a8:	4649      	mov	r1, r9
 80024aa:	4638      	mov	r0, r7
 80024ac:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80024b0:	47c0      	blx	r8
 80024b2:	3001      	adds	r0, #1
 80024b4:	d020      	beq.n	80024f8 <_printf_common+0xa8>
 80024b6:	6823      	ldr	r3, [r4, #0]
 80024b8:	68e5      	ldr	r5, [r4, #12]
 80024ba:	f003 0306 	and.w	r3, r3, #6
 80024be:	2b04      	cmp	r3, #4
 80024c0:	bf18      	it	ne
 80024c2:	2500      	movne	r5, #0
 80024c4:	6832      	ldr	r2, [r6, #0]
 80024c6:	f04f 0600 	mov.w	r6, #0
 80024ca:	68a3      	ldr	r3, [r4, #8]
 80024cc:	bf08      	it	eq
 80024ce:	1aad      	subeq	r5, r5, r2
 80024d0:	6922      	ldr	r2, [r4, #16]
 80024d2:	bf08      	it	eq
 80024d4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80024d8:	4293      	cmp	r3, r2
 80024da:	bfc4      	itt	gt
 80024dc:	1a9b      	subgt	r3, r3, r2
 80024de:	18ed      	addgt	r5, r5, r3
 80024e0:	341a      	adds	r4, #26
 80024e2:	42b5      	cmp	r5, r6
 80024e4:	d11a      	bne.n	800251c <_printf_common+0xcc>
 80024e6:	2000      	movs	r0, #0
 80024e8:	e008      	b.n	80024fc <_printf_common+0xac>
 80024ea:	2301      	movs	r3, #1
 80024ec:	4652      	mov	r2, sl
 80024ee:	4649      	mov	r1, r9
 80024f0:	4638      	mov	r0, r7
 80024f2:	47c0      	blx	r8
 80024f4:	3001      	adds	r0, #1
 80024f6:	d103      	bne.n	8002500 <_printf_common+0xb0>
 80024f8:	f04f 30ff 	mov.w	r0, #4294967295
 80024fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002500:	3501      	adds	r5, #1
 8002502:	e7c4      	b.n	800248e <_printf_common+0x3e>
 8002504:	2030      	movs	r0, #48	; 0x30
 8002506:	18e1      	adds	r1, r4, r3
 8002508:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800250c:	1c5a      	adds	r2, r3, #1
 800250e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002512:	4422      	add	r2, r4
 8002514:	3302      	adds	r3, #2
 8002516:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800251a:	e7c5      	b.n	80024a8 <_printf_common+0x58>
 800251c:	2301      	movs	r3, #1
 800251e:	4622      	mov	r2, r4
 8002520:	4649      	mov	r1, r9
 8002522:	4638      	mov	r0, r7
 8002524:	47c0      	blx	r8
 8002526:	3001      	adds	r0, #1
 8002528:	d0e6      	beq.n	80024f8 <_printf_common+0xa8>
 800252a:	3601      	adds	r6, #1
 800252c:	e7d9      	b.n	80024e2 <_printf_common+0x92>
	...

08002530 <_printf_i>:
 8002530:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002534:	7e0f      	ldrb	r7, [r1, #24]
 8002536:	4691      	mov	r9, r2
 8002538:	2f78      	cmp	r7, #120	; 0x78
 800253a:	4680      	mov	r8, r0
 800253c:	460c      	mov	r4, r1
 800253e:	469a      	mov	sl, r3
 8002540:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002542:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002546:	d807      	bhi.n	8002558 <_printf_i+0x28>
 8002548:	2f62      	cmp	r7, #98	; 0x62
 800254a:	d80a      	bhi.n	8002562 <_printf_i+0x32>
 800254c:	2f00      	cmp	r7, #0
 800254e:	f000 80d9 	beq.w	8002704 <_printf_i+0x1d4>
 8002552:	2f58      	cmp	r7, #88	; 0x58
 8002554:	f000 80a4 	beq.w	80026a0 <_printf_i+0x170>
 8002558:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800255c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002560:	e03a      	b.n	80025d8 <_printf_i+0xa8>
 8002562:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002566:	2b15      	cmp	r3, #21
 8002568:	d8f6      	bhi.n	8002558 <_printf_i+0x28>
 800256a:	a101      	add	r1, pc, #4	; (adr r1, 8002570 <_printf_i+0x40>)
 800256c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002570:	080025c9 	.word	0x080025c9
 8002574:	080025dd 	.word	0x080025dd
 8002578:	08002559 	.word	0x08002559
 800257c:	08002559 	.word	0x08002559
 8002580:	08002559 	.word	0x08002559
 8002584:	08002559 	.word	0x08002559
 8002588:	080025dd 	.word	0x080025dd
 800258c:	08002559 	.word	0x08002559
 8002590:	08002559 	.word	0x08002559
 8002594:	08002559 	.word	0x08002559
 8002598:	08002559 	.word	0x08002559
 800259c:	080026eb 	.word	0x080026eb
 80025a0:	0800260d 	.word	0x0800260d
 80025a4:	080026cd 	.word	0x080026cd
 80025a8:	08002559 	.word	0x08002559
 80025ac:	08002559 	.word	0x08002559
 80025b0:	0800270d 	.word	0x0800270d
 80025b4:	08002559 	.word	0x08002559
 80025b8:	0800260d 	.word	0x0800260d
 80025bc:	08002559 	.word	0x08002559
 80025c0:	08002559 	.word	0x08002559
 80025c4:	080026d5 	.word	0x080026d5
 80025c8:	682b      	ldr	r3, [r5, #0]
 80025ca:	1d1a      	adds	r2, r3, #4
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	602a      	str	r2, [r5, #0]
 80025d0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80025d4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80025d8:	2301      	movs	r3, #1
 80025da:	e0a4      	b.n	8002726 <_printf_i+0x1f6>
 80025dc:	6820      	ldr	r0, [r4, #0]
 80025de:	6829      	ldr	r1, [r5, #0]
 80025e0:	0606      	lsls	r6, r0, #24
 80025e2:	f101 0304 	add.w	r3, r1, #4
 80025e6:	d50a      	bpl.n	80025fe <_printf_i+0xce>
 80025e8:	680e      	ldr	r6, [r1, #0]
 80025ea:	602b      	str	r3, [r5, #0]
 80025ec:	2e00      	cmp	r6, #0
 80025ee:	da03      	bge.n	80025f8 <_printf_i+0xc8>
 80025f0:	232d      	movs	r3, #45	; 0x2d
 80025f2:	4276      	negs	r6, r6
 80025f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80025f8:	230a      	movs	r3, #10
 80025fa:	485e      	ldr	r0, [pc, #376]	; (8002774 <_printf_i+0x244>)
 80025fc:	e019      	b.n	8002632 <_printf_i+0x102>
 80025fe:	680e      	ldr	r6, [r1, #0]
 8002600:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002604:	602b      	str	r3, [r5, #0]
 8002606:	bf18      	it	ne
 8002608:	b236      	sxthne	r6, r6
 800260a:	e7ef      	b.n	80025ec <_printf_i+0xbc>
 800260c:	682b      	ldr	r3, [r5, #0]
 800260e:	6820      	ldr	r0, [r4, #0]
 8002610:	1d19      	adds	r1, r3, #4
 8002612:	6029      	str	r1, [r5, #0]
 8002614:	0601      	lsls	r1, r0, #24
 8002616:	d501      	bpl.n	800261c <_printf_i+0xec>
 8002618:	681e      	ldr	r6, [r3, #0]
 800261a:	e002      	b.n	8002622 <_printf_i+0xf2>
 800261c:	0646      	lsls	r6, r0, #25
 800261e:	d5fb      	bpl.n	8002618 <_printf_i+0xe8>
 8002620:	881e      	ldrh	r6, [r3, #0]
 8002622:	2f6f      	cmp	r7, #111	; 0x6f
 8002624:	bf0c      	ite	eq
 8002626:	2308      	moveq	r3, #8
 8002628:	230a      	movne	r3, #10
 800262a:	4852      	ldr	r0, [pc, #328]	; (8002774 <_printf_i+0x244>)
 800262c:	2100      	movs	r1, #0
 800262e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002632:	6865      	ldr	r5, [r4, #4]
 8002634:	2d00      	cmp	r5, #0
 8002636:	bfa8      	it	ge
 8002638:	6821      	ldrge	r1, [r4, #0]
 800263a:	60a5      	str	r5, [r4, #8]
 800263c:	bfa4      	itt	ge
 800263e:	f021 0104 	bicge.w	r1, r1, #4
 8002642:	6021      	strge	r1, [r4, #0]
 8002644:	b90e      	cbnz	r6, 800264a <_printf_i+0x11a>
 8002646:	2d00      	cmp	r5, #0
 8002648:	d04d      	beq.n	80026e6 <_printf_i+0x1b6>
 800264a:	4615      	mov	r5, r2
 800264c:	fbb6 f1f3 	udiv	r1, r6, r3
 8002650:	fb03 6711 	mls	r7, r3, r1, r6
 8002654:	5dc7      	ldrb	r7, [r0, r7]
 8002656:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800265a:	4637      	mov	r7, r6
 800265c:	42bb      	cmp	r3, r7
 800265e:	460e      	mov	r6, r1
 8002660:	d9f4      	bls.n	800264c <_printf_i+0x11c>
 8002662:	2b08      	cmp	r3, #8
 8002664:	d10b      	bne.n	800267e <_printf_i+0x14e>
 8002666:	6823      	ldr	r3, [r4, #0]
 8002668:	07de      	lsls	r6, r3, #31
 800266a:	d508      	bpl.n	800267e <_printf_i+0x14e>
 800266c:	6923      	ldr	r3, [r4, #16]
 800266e:	6861      	ldr	r1, [r4, #4]
 8002670:	4299      	cmp	r1, r3
 8002672:	bfde      	ittt	le
 8002674:	2330      	movle	r3, #48	; 0x30
 8002676:	f805 3c01 	strble.w	r3, [r5, #-1]
 800267a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800267e:	1b52      	subs	r2, r2, r5
 8002680:	6122      	str	r2, [r4, #16]
 8002682:	464b      	mov	r3, r9
 8002684:	4621      	mov	r1, r4
 8002686:	4640      	mov	r0, r8
 8002688:	f8cd a000 	str.w	sl, [sp]
 800268c:	aa03      	add	r2, sp, #12
 800268e:	f7ff fedf 	bl	8002450 <_printf_common>
 8002692:	3001      	adds	r0, #1
 8002694:	d14c      	bne.n	8002730 <_printf_i+0x200>
 8002696:	f04f 30ff 	mov.w	r0, #4294967295
 800269a:	b004      	add	sp, #16
 800269c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80026a0:	4834      	ldr	r0, [pc, #208]	; (8002774 <_printf_i+0x244>)
 80026a2:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80026a6:	6829      	ldr	r1, [r5, #0]
 80026a8:	6823      	ldr	r3, [r4, #0]
 80026aa:	f851 6b04 	ldr.w	r6, [r1], #4
 80026ae:	6029      	str	r1, [r5, #0]
 80026b0:	061d      	lsls	r5, r3, #24
 80026b2:	d514      	bpl.n	80026de <_printf_i+0x1ae>
 80026b4:	07df      	lsls	r7, r3, #31
 80026b6:	bf44      	itt	mi
 80026b8:	f043 0320 	orrmi.w	r3, r3, #32
 80026bc:	6023      	strmi	r3, [r4, #0]
 80026be:	b91e      	cbnz	r6, 80026c8 <_printf_i+0x198>
 80026c0:	6823      	ldr	r3, [r4, #0]
 80026c2:	f023 0320 	bic.w	r3, r3, #32
 80026c6:	6023      	str	r3, [r4, #0]
 80026c8:	2310      	movs	r3, #16
 80026ca:	e7af      	b.n	800262c <_printf_i+0xfc>
 80026cc:	6823      	ldr	r3, [r4, #0]
 80026ce:	f043 0320 	orr.w	r3, r3, #32
 80026d2:	6023      	str	r3, [r4, #0]
 80026d4:	2378      	movs	r3, #120	; 0x78
 80026d6:	4828      	ldr	r0, [pc, #160]	; (8002778 <_printf_i+0x248>)
 80026d8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80026dc:	e7e3      	b.n	80026a6 <_printf_i+0x176>
 80026de:	0659      	lsls	r1, r3, #25
 80026e0:	bf48      	it	mi
 80026e2:	b2b6      	uxthmi	r6, r6
 80026e4:	e7e6      	b.n	80026b4 <_printf_i+0x184>
 80026e6:	4615      	mov	r5, r2
 80026e8:	e7bb      	b.n	8002662 <_printf_i+0x132>
 80026ea:	682b      	ldr	r3, [r5, #0]
 80026ec:	6826      	ldr	r6, [r4, #0]
 80026ee:	1d18      	adds	r0, r3, #4
 80026f0:	6961      	ldr	r1, [r4, #20]
 80026f2:	6028      	str	r0, [r5, #0]
 80026f4:	0635      	lsls	r5, r6, #24
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	d501      	bpl.n	80026fe <_printf_i+0x1ce>
 80026fa:	6019      	str	r1, [r3, #0]
 80026fc:	e002      	b.n	8002704 <_printf_i+0x1d4>
 80026fe:	0670      	lsls	r0, r6, #25
 8002700:	d5fb      	bpl.n	80026fa <_printf_i+0x1ca>
 8002702:	8019      	strh	r1, [r3, #0]
 8002704:	2300      	movs	r3, #0
 8002706:	4615      	mov	r5, r2
 8002708:	6123      	str	r3, [r4, #16]
 800270a:	e7ba      	b.n	8002682 <_printf_i+0x152>
 800270c:	682b      	ldr	r3, [r5, #0]
 800270e:	2100      	movs	r1, #0
 8002710:	1d1a      	adds	r2, r3, #4
 8002712:	602a      	str	r2, [r5, #0]
 8002714:	681d      	ldr	r5, [r3, #0]
 8002716:	6862      	ldr	r2, [r4, #4]
 8002718:	4628      	mov	r0, r5
 800271a:	f000 f82f 	bl	800277c <memchr>
 800271e:	b108      	cbz	r0, 8002724 <_printf_i+0x1f4>
 8002720:	1b40      	subs	r0, r0, r5
 8002722:	6060      	str	r0, [r4, #4]
 8002724:	6863      	ldr	r3, [r4, #4]
 8002726:	6123      	str	r3, [r4, #16]
 8002728:	2300      	movs	r3, #0
 800272a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800272e:	e7a8      	b.n	8002682 <_printf_i+0x152>
 8002730:	462a      	mov	r2, r5
 8002732:	4649      	mov	r1, r9
 8002734:	4640      	mov	r0, r8
 8002736:	6923      	ldr	r3, [r4, #16]
 8002738:	47d0      	blx	sl
 800273a:	3001      	adds	r0, #1
 800273c:	d0ab      	beq.n	8002696 <_printf_i+0x166>
 800273e:	6823      	ldr	r3, [r4, #0]
 8002740:	079b      	lsls	r3, r3, #30
 8002742:	d413      	bmi.n	800276c <_printf_i+0x23c>
 8002744:	68e0      	ldr	r0, [r4, #12]
 8002746:	9b03      	ldr	r3, [sp, #12]
 8002748:	4298      	cmp	r0, r3
 800274a:	bfb8      	it	lt
 800274c:	4618      	movlt	r0, r3
 800274e:	e7a4      	b.n	800269a <_printf_i+0x16a>
 8002750:	2301      	movs	r3, #1
 8002752:	4632      	mov	r2, r6
 8002754:	4649      	mov	r1, r9
 8002756:	4640      	mov	r0, r8
 8002758:	47d0      	blx	sl
 800275a:	3001      	adds	r0, #1
 800275c:	d09b      	beq.n	8002696 <_printf_i+0x166>
 800275e:	3501      	adds	r5, #1
 8002760:	68e3      	ldr	r3, [r4, #12]
 8002762:	9903      	ldr	r1, [sp, #12]
 8002764:	1a5b      	subs	r3, r3, r1
 8002766:	42ab      	cmp	r3, r5
 8002768:	dcf2      	bgt.n	8002750 <_printf_i+0x220>
 800276a:	e7eb      	b.n	8002744 <_printf_i+0x214>
 800276c:	2500      	movs	r5, #0
 800276e:	f104 0619 	add.w	r6, r4, #25
 8002772:	e7f5      	b.n	8002760 <_printf_i+0x230>
 8002774:	08002ab9 	.word	0x08002ab9
 8002778:	08002aca 	.word	0x08002aca

0800277c <memchr>:
 800277c:	4603      	mov	r3, r0
 800277e:	b510      	push	{r4, lr}
 8002780:	b2c9      	uxtb	r1, r1
 8002782:	4402      	add	r2, r0
 8002784:	4293      	cmp	r3, r2
 8002786:	4618      	mov	r0, r3
 8002788:	d101      	bne.n	800278e <memchr+0x12>
 800278a:	2000      	movs	r0, #0
 800278c:	e003      	b.n	8002796 <memchr+0x1a>
 800278e:	7804      	ldrb	r4, [r0, #0]
 8002790:	3301      	adds	r3, #1
 8002792:	428c      	cmp	r4, r1
 8002794:	d1f6      	bne.n	8002784 <memchr+0x8>
 8002796:	bd10      	pop	{r4, pc}

08002798 <memcpy>:
 8002798:	440a      	add	r2, r1
 800279a:	4291      	cmp	r1, r2
 800279c:	f100 33ff 	add.w	r3, r0, #4294967295
 80027a0:	d100      	bne.n	80027a4 <memcpy+0xc>
 80027a2:	4770      	bx	lr
 80027a4:	b510      	push	{r4, lr}
 80027a6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80027aa:	4291      	cmp	r1, r2
 80027ac:	f803 4f01 	strb.w	r4, [r3, #1]!
 80027b0:	d1f9      	bne.n	80027a6 <memcpy+0xe>
 80027b2:	bd10      	pop	{r4, pc}

080027b4 <memmove>:
 80027b4:	4288      	cmp	r0, r1
 80027b6:	b510      	push	{r4, lr}
 80027b8:	eb01 0402 	add.w	r4, r1, r2
 80027bc:	d902      	bls.n	80027c4 <memmove+0x10>
 80027be:	4284      	cmp	r4, r0
 80027c0:	4623      	mov	r3, r4
 80027c2:	d807      	bhi.n	80027d4 <memmove+0x20>
 80027c4:	1e43      	subs	r3, r0, #1
 80027c6:	42a1      	cmp	r1, r4
 80027c8:	d008      	beq.n	80027dc <memmove+0x28>
 80027ca:	f811 2b01 	ldrb.w	r2, [r1], #1
 80027ce:	f803 2f01 	strb.w	r2, [r3, #1]!
 80027d2:	e7f8      	b.n	80027c6 <memmove+0x12>
 80027d4:	4601      	mov	r1, r0
 80027d6:	4402      	add	r2, r0
 80027d8:	428a      	cmp	r2, r1
 80027da:	d100      	bne.n	80027de <memmove+0x2a>
 80027dc:	bd10      	pop	{r4, pc}
 80027de:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80027e2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80027e6:	e7f7      	b.n	80027d8 <memmove+0x24>

080027e8 <_free_r>:
 80027e8:	b538      	push	{r3, r4, r5, lr}
 80027ea:	4605      	mov	r5, r0
 80027ec:	2900      	cmp	r1, #0
 80027ee:	d040      	beq.n	8002872 <_free_r+0x8a>
 80027f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80027f4:	1f0c      	subs	r4, r1, #4
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	bfb8      	it	lt
 80027fa:	18e4      	addlt	r4, r4, r3
 80027fc:	f000 f910 	bl	8002a20 <__malloc_lock>
 8002800:	4a1c      	ldr	r2, [pc, #112]	; (8002874 <_free_r+0x8c>)
 8002802:	6813      	ldr	r3, [r2, #0]
 8002804:	b933      	cbnz	r3, 8002814 <_free_r+0x2c>
 8002806:	6063      	str	r3, [r4, #4]
 8002808:	6014      	str	r4, [r2, #0]
 800280a:	4628      	mov	r0, r5
 800280c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002810:	f000 b90c 	b.w	8002a2c <__malloc_unlock>
 8002814:	42a3      	cmp	r3, r4
 8002816:	d908      	bls.n	800282a <_free_r+0x42>
 8002818:	6820      	ldr	r0, [r4, #0]
 800281a:	1821      	adds	r1, r4, r0
 800281c:	428b      	cmp	r3, r1
 800281e:	bf01      	itttt	eq
 8002820:	6819      	ldreq	r1, [r3, #0]
 8002822:	685b      	ldreq	r3, [r3, #4]
 8002824:	1809      	addeq	r1, r1, r0
 8002826:	6021      	streq	r1, [r4, #0]
 8002828:	e7ed      	b.n	8002806 <_free_r+0x1e>
 800282a:	461a      	mov	r2, r3
 800282c:	685b      	ldr	r3, [r3, #4]
 800282e:	b10b      	cbz	r3, 8002834 <_free_r+0x4c>
 8002830:	42a3      	cmp	r3, r4
 8002832:	d9fa      	bls.n	800282a <_free_r+0x42>
 8002834:	6811      	ldr	r1, [r2, #0]
 8002836:	1850      	adds	r0, r2, r1
 8002838:	42a0      	cmp	r0, r4
 800283a:	d10b      	bne.n	8002854 <_free_r+0x6c>
 800283c:	6820      	ldr	r0, [r4, #0]
 800283e:	4401      	add	r1, r0
 8002840:	1850      	adds	r0, r2, r1
 8002842:	4283      	cmp	r3, r0
 8002844:	6011      	str	r1, [r2, #0]
 8002846:	d1e0      	bne.n	800280a <_free_r+0x22>
 8002848:	6818      	ldr	r0, [r3, #0]
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	4401      	add	r1, r0
 800284e:	6011      	str	r1, [r2, #0]
 8002850:	6053      	str	r3, [r2, #4]
 8002852:	e7da      	b.n	800280a <_free_r+0x22>
 8002854:	d902      	bls.n	800285c <_free_r+0x74>
 8002856:	230c      	movs	r3, #12
 8002858:	602b      	str	r3, [r5, #0]
 800285a:	e7d6      	b.n	800280a <_free_r+0x22>
 800285c:	6820      	ldr	r0, [r4, #0]
 800285e:	1821      	adds	r1, r4, r0
 8002860:	428b      	cmp	r3, r1
 8002862:	bf01      	itttt	eq
 8002864:	6819      	ldreq	r1, [r3, #0]
 8002866:	685b      	ldreq	r3, [r3, #4]
 8002868:	1809      	addeq	r1, r1, r0
 800286a:	6021      	streq	r1, [r4, #0]
 800286c:	6063      	str	r3, [r4, #4]
 800286e:	6054      	str	r4, [r2, #4]
 8002870:	e7cb      	b.n	800280a <_free_r+0x22>
 8002872:	bd38      	pop	{r3, r4, r5, pc}
 8002874:	20000094 	.word	0x20000094

08002878 <sbrk_aligned>:
 8002878:	b570      	push	{r4, r5, r6, lr}
 800287a:	4e0e      	ldr	r6, [pc, #56]	; (80028b4 <sbrk_aligned+0x3c>)
 800287c:	460c      	mov	r4, r1
 800287e:	6831      	ldr	r1, [r6, #0]
 8002880:	4605      	mov	r5, r0
 8002882:	b911      	cbnz	r1, 800288a <sbrk_aligned+0x12>
 8002884:	f000 f8bc 	bl	8002a00 <_sbrk_r>
 8002888:	6030      	str	r0, [r6, #0]
 800288a:	4621      	mov	r1, r4
 800288c:	4628      	mov	r0, r5
 800288e:	f000 f8b7 	bl	8002a00 <_sbrk_r>
 8002892:	1c43      	adds	r3, r0, #1
 8002894:	d00a      	beq.n	80028ac <sbrk_aligned+0x34>
 8002896:	1cc4      	adds	r4, r0, #3
 8002898:	f024 0403 	bic.w	r4, r4, #3
 800289c:	42a0      	cmp	r0, r4
 800289e:	d007      	beq.n	80028b0 <sbrk_aligned+0x38>
 80028a0:	1a21      	subs	r1, r4, r0
 80028a2:	4628      	mov	r0, r5
 80028a4:	f000 f8ac 	bl	8002a00 <_sbrk_r>
 80028a8:	3001      	adds	r0, #1
 80028aa:	d101      	bne.n	80028b0 <sbrk_aligned+0x38>
 80028ac:	f04f 34ff 	mov.w	r4, #4294967295
 80028b0:	4620      	mov	r0, r4
 80028b2:	bd70      	pop	{r4, r5, r6, pc}
 80028b4:	20000098 	.word	0x20000098

080028b8 <_malloc_r>:
 80028b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80028bc:	1ccd      	adds	r5, r1, #3
 80028be:	f025 0503 	bic.w	r5, r5, #3
 80028c2:	3508      	adds	r5, #8
 80028c4:	2d0c      	cmp	r5, #12
 80028c6:	bf38      	it	cc
 80028c8:	250c      	movcc	r5, #12
 80028ca:	2d00      	cmp	r5, #0
 80028cc:	4607      	mov	r7, r0
 80028ce:	db01      	blt.n	80028d4 <_malloc_r+0x1c>
 80028d0:	42a9      	cmp	r1, r5
 80028d2:	d905      	bls.n	80028e0 <_malloc_r+0x28>
 80028d4:	230c      	movs	r3, #12
 80028d6:	2600      	movs	r6, #0
 80028d8:	603b      	str	r3, [r7, #0]
 80028da:	4630      	mov	r0, r6
 80028dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80028e0:	4e2e      	ldr	r6, [pc, #184]	; (800299c <_malloc_r+0xe4>)
 80028e2:	f000 f89d 	bl	8002a20 <__malloc_lock>
 80028e6:	6833      	ldr	r3, [r6, #0]
 80028e8:	461c      	mov	r4, r3
 80028ea:	bb34      	cbnz	r4, 800293a <_malloc_r+0x82>
 80028ec:	4629      	mov	r1, r5
 80028ee:	4638      	mov	r0, r7
 80028f0:	f7ff ffc2 	bl	8002878 <sbrk_aligned>
 80028f4:	1c43      	adds	r3, r0, #1
 80028f6:	4604      	mov	r4, r0
 80028f8:	d14d      	bne.n	8002996 <_malloc_r+0xde>
 80028fa:	6834      	ldr	r4, [r6, #0]
 80028fc:	4626      	mov	r6, r4
 80028fe:	2e00      	cmp	r6, #0
 8002900:	d140      	bne.n	8002984 <_malloc_r+0xcc>
 8002902:	6823      	ldr	r3, [r4, #0]
 8002904:	4631      	mov	r1, r6
 8002906:	4638      	mov	r0, r7
 8002908:	eb04 0803 	add.w	r8, r4, r3
 800290c:	f000 f878 	bl	8002a00 <_sbrk_r>
 8002910:	4580      	cmp	r8, r0
 8002912:	d13a      	bne.n	800298a <_malloc_r+0xd2>
 8002914:	6821      	ldr	r1, [r4, #0]
 8002916:	3503      	adds	r5, #3
 8002918:	1a6d      	subs	r5, r5, r1
 800291a:	f025 0503 	bic.w	r5, r5, #3
 800291e:	3508      	adds	r5, #8
 8002920:	2d0c      	cmp	r5, #12
 8002922:	bf38      	it	cc
 8002924:	250c      	movcc	r5, #12
 8002926:	4638      	mov	r0, r7
 8002928:	4629      	mov	r1, r5
 800292a:	f7ff ffa5 	bl	8002878 <sbrk_aligned>
 800292e:	3001      	adds	r0, #1
 8002930:	d02b      	beq.n	800298a <_malloc_r+0xd2>
 8002932:	6823      	ldr	r3, [r4, #0]
 8002934:	442b      	add	r3, r5
 8002936:	6023      	str	r3, [r4, #0]
 8002938:	e00e      	b.n	8002958 <_malloc_r+0xa0>
 800293a:	6822      	ldr	r2, [r4, #0]
 800293c:	1b52      	subs	r2, r2, r5
 800293e:	d41e      	bmi.n	800297e <_malloc_r+0xc6>
 8002940:	2a0b      	cmp	r2, #11
 8002942:	d916      	bls.n	8002972 <_malloc_r+0xba>
 8002944:	1961      	adds	r1, r4, r5
 8002946:	42a3      	cmp	r3, r4
 8002948:	6025      	str	r5, [r4, #0]
 800294a:	bf18      	it	ne
 800294c:	6059      	strne	r1, [r3, #4]
 800294e:	6863      	ldr	r3, [r4, #4]
 8002950:	bf08      	it	eq
 8002952:	6031      	streq	r1, [r6, #0]
 8002954:	5162      	str	r2, [r4, r5]
 8002956:	604b      	str	r3, [r1, #4]
 8002958:	4638      	mov	r0, r7
 800295a:	f104 060b 	add.w	r6, r4, #11
 800295e:	f000 f865 	bl	8002a2c <__malloc_unlock>
 8002962:	f026 0607 	bic.w	r6, r6, #7
 8002966:	1d23      	adds	r3, r4, #4
 8002968:	1af2      	subs	r2, r6, r3
 800296a:	d0b6      	beq.n	80028da <_malloc_r+0x22>
 800296c:	1b9b      	subs	r3, r3, r6
 800296e:	50a3      	str	r3, [r4, r2]
 8002970:	e7b3      	b.n	80028da <_malloc_r+0x22>
 8002972:	6862      	ldr	r2, [r4, #4]
 8002974:	42a3      	cmp	r3, r4
 8002976:	bf0c      	ite	eq
 8002978:	6032      	streq	r2, [r6, #0]
 800297a:	605a      	strne	r2, [r3, #4]
 800297c:	e7ec      	b.n	8002958 <_malloc_r+0xa0>
 800297e:	4623      	mov	r3, r4
 8002980:	6864      	ldr	r4, [r4, #4]
 8002982:	e7b2      	b.n	80028ea <_malloc_r+0x32>
 8002984:	4634      	mov	r4, r6
 8002986:	6876      	ldr	r6, [r6, #4]
 8002988:	e7b9      	b.n	80028fe <_malloc_r+0x46>
 800298a:	230c      	movs	r3, #12
 800298c:	4638      	mov	r0, r7
 800298e:	603b      	str	r3, [r7, #0]
 8002990:	f000 f84c 	bl	8002a2c <__malloc_unlock>
 8002994:	e7a1      	b.n	80028da <_malloc_r+0x22>
 8002996:	6025      	str	r5, [r4, #0]
 8002998:	e7de      	b.n	8002958 <_malloc_r+0xa0>
 800299a:	bf00      	nop
 800299c:	20000094 	.word	0x20000094

080029a0 <_realloc_r>:
 80029a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80029a4:	4680      	mov	r8, r0
 80029a6:	4614      	mov	r4, r2
 80029a8:	460e      	mov	r6, r1
 80029aa:	b921      	cbnz	r1, 80029b6 <_realloc_r+0x16>
 80029ac:	4611      	mov	r1, r2
 80029ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80029b2:	f7ff bf81 	b.w	80028b8 <_malloc_r>
 80029b6:	b92a      	cbnz	r2, 80029c4 <_realloc_r+0x24>
 80029b8:	f7ff ff16 	bl	80027e8 <_free_r>
 80029bc:	4625      	mov	r5, r4
 80029be:	4628      	mov	r0, r5
 80029c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80029c4:	f000 f838 	bl	8002a38 <_malloc_usable_size_r>
 80029c8:	4284      	cmp	r4, r0
 80029ca:	4607      	mov	r7, r0
 80029cc:	d802      	bhi.n	80029d4 <_realloc_r+0x34>
 80029ce:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80029d2:	d812      	bhi.n	80029fa <_realloc_r+0x5a>
 80029d4:	4621      	mov	r1, r4
 80029d6:	4640      	mov	r0, r8
 80029d8:	f7ff ff6e 	bl	80028b8 <_malloc_r>
 80029dc:	4605      	mov	r5, r0
 80029de:	2800      	cmp	r0, #0
 80029e0:	d0ed      	beq.n	80029be <_realloc_r+0x1e>
 80029e2:	42bc      	cmp	r4, r7
 80029e4:	4622      	mov	r2, r4
 80029e6:	4631      	mov	r1, r6
 80029e8:	bf28      	it	cs
 80029ea:	463a      	movcs	r2, r7
 80029ec:	f7ff fed4 	bl	8002798 <memcpy>
 80029f0:	4631      	mov	r1, r6
 80029f2:	4640      	mov	r0, r8
 80029f4:	f7ff fef8 	bl	80027e8 <_free_r>
 80029f8:	e7e1      	b.n	80029be <_realloc_r+0x1e>
 80029fa:	4635      	mov	r5, r6
 80029fc:	e7df      	b.n	80029be <_realloc_r+0x1e>
	...

08002a00 <_sbrk_r>:
 8002a00:	b538      	push	{r3, r4, r5, lr}
 8002a02:	2300      	movs	r3, #0
 8002a04:	4d05      	ldr	r5, [pc, #20]	; (8002a1c <_sbrk_r+0x1c>)
 8002a06:	4604      	mov	r4, r0
 8002a08:	4608      	mov	r0, r1
 8002a0a:	602b      	str	r3, [r5, #0]
 8002a0c:	f7fe fc0a 	bl	8001224 <_sbrk>
 8002a10:	1c43      	adds	r3, r0, #1
 8002a12:	d102      	bne.n	8002a1a <_sbrk_r+0x1a>
 8002a14:	682b      	ldr	r3, [r5, #0]
 8002a16:	b103      	cbz	r3, 8002a1a <_sbrk_r+0x1a>
 8002a18:	6023      	str	r3, [r4, #0]
 8002a1a:	bd38      	pop	{r3, r4, r5, pc}
 8002a1c:	2000009c 	.word	0x2000009c

08002a20 <__malloc_lock>:
 8002a20:	4801      	ldr	r0, [pc, #4]	; (8002a28 <__malloc_lock+0x8>)
 8002a22:	f000 b811 	b.w	8002a48 <__retarget_lock_acquire_recursive>
 8002a26:	bf00      	nop
 8002a28:	200000a0 	.word	0x200000a0

08002a2c <__malloc_unlock>:
 8002a2c:	4801      	ldr	r0, [pc, #4]	; (8002a34 <__malloc_unlock+0x8>)
 8002a2e:	f000 b80c 	b.w	8002a4a <__retarget_lock_release_recursive>
 8002a32:	bf00      	nop
 8002a34:	200000a0 	.word	0x200000a0

08002a38 <_malloc_usable_size_r>:
 8002a38:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002a3c:	1f18      	subs	r0, r3, #4
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	bfbc      	itt	lt
 8002a42:	580b      	ldrlt	r3, [r1, r0]
 8002a44:	18c0      	addlt	r0, r0, r3
 8002a46:	4770      	bx	lr

08002a48 <__retarget_lock_acquire_recursive>:
 8002a48:	4770      	bx	lr

08002a4a <__retarget_lock_release_recursive>:
 8002a4a:	4770      	bx	lr

08002a4c <_init>:
 8002a4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a4e:	bf00      	nop
 8002a50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a52:	bc08      	pop	{r3}
 8002a54:	469e      	mov	lr, r3
 8002a56:	4770      	bx	lr

08002a58 <_fini>:
 8002a58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a5a:	bf00      	nop
 8002a5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a5e:	bc08      	pop	{r3}
 8002a60:	469e      	mov	lr, r3
 8002a62:	4770      	bx	lr
