;redcode
;assert 1
	MOV @826, <-94
	MOV @826, <-94
	DJN -1, <-12
	MOV @826, <-94
	ADD 110, 30
	ADD 110, 30
	DJN -1, <-12
	DJN -1, <-12
	ADD 110, 30
	JMZ 126, @26
	MOV @26, <-4
	SUB <0, @-2
	MOV @26, <-4
	JMZ 126, @26
	SUB <0, @-21
	JMZ 126, @26
	MOV @26, <-4
	JMZ 126, @26
	ADD #131, 103
	ADD #131, 103
	SUB @0, @-2
	MOV @26, <-4
	SUB <0, @-21
	SUB @0, @-2
	MOV @26, <-4
	ADD 310, 30
	SUB @2, 0
	ADD #131, 103
	SLT @310, 30
	ADD #131, 103
	ADD -310, 70
	DJN -1, <-12
	SUB 0, -9
	SUB 0, -2
	MOV @26, <-4
	SUB <0, @-2
	SUB <0, @-2
	MOV @26, <-4
	MOV @826, <-94
	JMZ 126, @26
	ADD #131, 103
	DJN -1, <-12
	JMZ 126, @26
	DJN 126, @26
	JMZ 126, @26
	JMP 2, 20
	ADD 110, 30
	MOV @26, <-4
	ADD 110, 30
	SUB @11, 3
	JMZ 126, @26
	SUB <82, -9
	ADD @26, <-4
	DJN -801, <-12
	ADD #110, 30
	SUB @0, @-2
	SUB <0, @-21
	SPL 100, 200
	MOV @26, <-904
	SPL @131, 103
	SUB 7, <29
	MOV @26, <-4
	JMZ 126, @26
	SUB @11, 3
	SUB <0, @-21
	JMZ 126, @26
	JMZ 126, @26
	SLT 100, 300
	JMZ 226, @26
