<stg><name>llama_layer_Pipeline_VITIS_LOOP_144_4</name>


<trans_list>

<trans id="252" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_35, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_36, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_37, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_38, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_39, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_40, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_41, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_42, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_43, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_10, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:12 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_11, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:13 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_12, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:14 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_13, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:15 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_14, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:16 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_15, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:17 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:18 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_19, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:19 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_20, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:20 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_21, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:21 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_22, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:22 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_23, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:23 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_24, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:24 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_25, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:25 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_26, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:26 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_27, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:27 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_10, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:28 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_11, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:29 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_12, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:30 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_13, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:31 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_14, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:32 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_15, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:33 %store_ln144 = store i10 0, i10 %i_9

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:34 %br_ln0 = br void %for.inc53

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc53:0 %i = load i10 %i_9

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc53:1 %add_ln144 = add i10 %i, i10 1

]]></Node>
<StgValue><ssdm name="add_ln144"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc53:2 %icmp_ln144 = icmp_eq  i10 %i, i10 768

]]></Node>
<StgValue><ssdm name="icmp_ln144"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc53:3 %br_ln144 = br i1 %icmp_ln144, void %for.inc53.split, void %VITIS_LOOP_150_5.exitStub

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="10">
<![CDATA[
for.inc53.split:0 %trunc_ln144 = trunc i10 %i

]]></Node>
<StgValue><ssdm name="trunc_ln144"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="10">
<![CDATA[
for.inc53.split:1 %trunc_ln144_1 = trunc i10 %i

]]></Node>
<StgValue><ssdm name="trunc_ln144_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="6" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc53.split:5 %lshr_ln5 = partselect i6 @_ssdm_op_PartSelect.i6.i10.i32.i32, i10 %i, i32 4, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln5"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="6">
<![CDATA[
for.inc53.split:6 %zext_ln144 = zext i6 %lshr_ln5

]]></Node>
<StgValue><ssdm name="zext_ln144"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc53.split:7 %lshr_ln144_1 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %i, i32 3, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln144_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="7">
<![CDATA[
for.inc53.split:8 %zext_ln144_1 = zext i7 %lshr_ln144_1

]]></Node>
<StgValue><ssdm name="zext_ln144_1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.split:9 %layer_output_addr = getelementptr i32 %layer_output, i64 0, i64 %zext_ln144_1

]]></Node>
<StgValue><ssdm name="layer_output_addr"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.split:10 %layer_output_28_addr = getelementptr i32 %layer_output_28, i64 0, i64 %zext_ln144_1

]]></Node>
<StgValue><ssdm name="layer_output_28_addr"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.split:11 %layer_output_29_addr = getelementptr i32 %layer_output_29, i64 0, i64 %zext_ln144_1

]]></Node>
<StgValue><ssdm name="layer_output_29_addr"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.split:12 %layer_output_30_addr = getelementptr i32 %layer_output_30, i64 0, i64 %zext_ln144_1

]]></Node>
<StgValue><ssdm name="layer_output_30_addr"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.split:13 %layer_output_31_addr = getelementptr i32 %layer_output_31, i64 0, i64 %zext_ln144_1

]]></Node>
<StgValue><ssdm name="layer_output_31_addr"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.split:14 %layer_output_32_addr = getelementptr i32 %layer_output_32, i64 0, i64 %zext_ln144_1

]]></Node>
<StgValue><ssdm name="layer_output_32_addr"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.split:15 %layer_output_33_addr = getelementptr i32 %layer_output_33, i64 0, i64 %zext_ln144_1

]]></Node>
<StgValue><ssdm name="layer_output_33_addr"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.split:16 %layer_output_34_addr = getelementptr i32 %layer_output_34, i64 0, i64 %zext_ln144_1

]]></Node>
<StgValue><ssdm name="layer_output_34_addr"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="7">
<![CDATA[
for.inc53.split:17 %muxLogicRAMAddr_to_layer_output_load = muxlogic i7 %layer_output_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_layer_output_load"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="7">
<![CDATA[
for.inc53.split:18 %layer_output_load = load i7 %layer_output_addr

]]></Node>
<StgValue><ssdm name="layer_output_load"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="7">
<![CDATA[
for.inc53.split:19 %muxLogicRAMAddr_to_layer_output_28_load = muxlogic i7 %layer_output_28_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_layer_output_28_load"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="7">
<![CDATA[
for.inc53.split:20 %layer_output_28_load = load i7 %layer_output_28_addr

]]></Node>
<StgValue><ssdm name="layer_output_28_load"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="7">
<![CDATA[
for.inc53.split:21 %muxLogicRAMAddr_to_layer_output_29_load = muxlogic i7 %layer_output_29_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_layer_output_29_load"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="7">
<![CDATA[
for.inc53.split:22 %layer_output_29_load = load i7 %layer_output_29_addr

]]></Node>
<StgValue><ssdm name="layer_output_29_load"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="7">
<![CDATA[
for.inc53.split:23 %muxLogicRAMAddr_to_layer_output_30_load = muxlogic i7 %layer_output_30_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_layer_output_30_load"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="7">
<![CDATA[
for.inc53.split:24 %layer_output_30_load = load i7 %layer_output_30_addr

]]></Node>
<StgValue><ssdm name="layer_output_30_load"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="7">
<![CDATA[
for.inc53.split:25 %muxLogicRAMAddr_to_layer_output_31_load = muxlogic i7 %layer_output_31_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_layer_output_31_load"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="7">
<![CDATA[
for.inc53.split:26 %layer_output_31_load = load i7 %layer_output_31_addr

]]></Node>
<StgValue><ssdm name="layer_output_31_load"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="7">
<![CDATA[
for.inc53.split:27 %muxLogicRAMAddr_to_layer_output_32_load = muxlogic i7 %layer_output_32_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_layer_output_32_load"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="7">
<![CDATA[
for.inc53.split:28 %layer_output_32_load = load i7 %layer_output_32_addr

]]></Node>
<StgValue><ssdm name="layer_output_32_load"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="7">
<![CDATA[
for.inc53.split:29 %muxLogicRAMAddr_to_layer_output_33_load = muxlogic i7 %layer_output_33_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_layer_output_33_load"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="7">
<![CDATA[
for.inc53.split:30 %layer_output_33_load = load i7 %layer_output_33_addr

]]></Node>
<StgValue><ssdm name="layer_output_33_load"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="7">
<![CDATA[
for.inc53.split:31 %muxLogicRAMAddr_to_layer_output_34_load = muxlogic i7 %layer_output_34_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_layer_output_34_load"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="7">
<![CDATA[
for.inc53.split:32 %layer_output_34_load = load i7 %layer_output_34_addr

]]></Node>
<StgValue><ssdm name="layer_output_34_load"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.split:34 %norm_output_addr = getelementptr i32 %norm_output, i64 0, i64 %zext_ln144

]]></Node>
<StgValue><ssdm name="norm_output_addr"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.split:35 %norm_output_35_addr = getelementptr i32 %norm_output_35, i64 0, i64 %zext_ln144

]]></Node>
<StgValue><ssdm name="norm_output_35_addr"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.split:36 %norm_output_36_addr = getelementptr i32 %norm_output_36, i64 0, i64 %zext_ln144

]]></Node>
<StgValue><ssdm name="norm_output_36_addr"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.split:37 %norm_output_37_addr = getelementptr i32 %norm_output_37, i64 0, i64 %zext_ln144

]]></Node>
<StgValue><ssdm name="norm_output_37_addr"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.split:38 %norm_output_38_addr = getelementptr i32 %norm_output_38, i64 0, i64 %zext_ln144

]]></Node>
<StgValue><ssdm name="norm_output_38_addr"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.split:39 %norm_output_39_addr = getelementptr i32 %norm_output_39, i64 0, i64 %zext_ln144

]]></Node>
<StgValue><ssdm name="norm_output_39_addr"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.split:40 %norm_output_40_addr = getelementptr i32 %norm_output_40, i64 0, i64 %zext_ln144

]]></Node>
<StgValue><ssdm name="norm_output_40_addr"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.split:41 %norm_output_41_addr = getelementptr i32 %norm_output_41, i64 0, i64 %zext_ln144

]]></Node>
<StgValue><ssdm name="norm_output_41_addr"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.split:42 %norm_output_42_addr = getelementptr i32 %norm_output_42, i64 0, i64 %zext_ln144

]]></Node>
<StgValue><ssdm name="norm_output_42_addr"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.split:43 %norm_output_43_addr = getelementptr i32 %norm_output_43, i64 0, i64 %zext_ln144

]]></Node>
<StgValue><ssdm name="norm_output_43_addr"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.split:44 %p_ZZ11llama_layerE11norm_output_10_addr = getelementptr i32 %p_ZZ11llama_layerE11norm_output_10, i64 0, i64 %zext_ln144

]]></Node>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_10_addr"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.split:45 %p_ZZ11llama_layerE11norm_output_11_addr = getelementptr i32 %p_ZZ11llama_layerE11norm_output_11, i64 0, i64 %zext_ln144

]]></Node>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_11_addr"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.split:46 %p_ZZ11llama_layerE11norm_output_12_addr = getelementptr i32 %p_ZZ11llama_layerE11norm_output_12, i64 0, i64 %zext_ln144

]]></Node>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_12_addr"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.split:47 %p_ZZ11llama_layerE11norm_output_13_addr = getelementptr i32 %p_ZZ11llama_layerE11norm_output_13, i64 0, i64 %zext_ln144

]]></Node>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_13_addr"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.split:48 %p_ZZ11llama_layerE11norm_output_14_addr = getelementptr i32 %p_ZZ11llama_layerE11norm_output_14, i64 0, i64 %zext_ln144

]]></Node>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_14_addr"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.split:49 %llama_layer_norm_output = getelementptr i32 %p_ZZ11llama_layerE11norm_output_15, i64 0, i64 %zext_ln144

]]></Node>
<StgValue><ssdm name="llama_layer_norm_output"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="6">
<![CDATA[
for.inc53.split:50 %muxLogicRAMAddr_to_norm_output_load = muxlogic i6 %norm_output_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_norm_output_load"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="6">
<![CDATA[
for.inc53.split:51 %norm_output_load = load i6 %norm_output_addr

]]></Node>
<StgValue><ssdm name="norm_output_load"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="6">
<![CDATA[
for.inc53.split:52 %muxLogicRAMAddr_to_norm_output_35_load = muxlogic i6 %norm_output_35_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_norm_output_35_load"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="6">
<![CDATA[
for.inc53.split:53 %norm_output_35_load = load i6 %norm_output_35_addr

]]></Node>
<StgValue><ssdm name="norm_output_35_load"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="6">
<![CDATA[
for.inc53.split:54 %muxLogicRAMAddr_to_norm_output_36_load = muxlogic i6 %norm_output_36_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_norm_output_36_load"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="6">
<![CDATA[
for.inc53.split:55 %norm_output_36_load = load i6 %norm_output_36_addr

]]></Node>
<StgValue><ssdm name="norm_output_36_load"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="6">
<![CDATA[
for.inc53.split:56 %muxLogicRAMAddr_to_norm_output_37_load = muxlogic i6 %norm_output_37_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_norm_output_37_load"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="6">
<![CDATA[
for.inc53.split:57 %norm_output_37_load = load i6 %norm_output_37_addr

]]></Node>
<StgValue><ssdm name="norm_output_37_load"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="6">
<![CDATA[
for.inc53.split:58 %muxLogicRAMAddr_to_norm_output_38_load = muxlogic i6 %norm_output_38_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_norm_output_38_load"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="6">
<![CDATA[
for.inc53.split:59 %norm_output_38_load = load i6 %norm_output_38_addr

]]></Node>
<StgValue><ssdm name="norm_output_38_load"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="6">
<![CDATA[
for.inc53.split:60 %muxLogicRAMAddr_to_norm_output_39_load = muxlogic i6 %norm_output_39_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_norm_output_39_load"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="6">
<![CDATA[
for.inc53.split:61 %norm_output_39_load = load i6 %norm_output_39_addr

]]></Node>
<StgValue><ssdm name="norm_output_39_load"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="6">
<![CDATA[
for.inc53.split:62 %muxLogicRAMAddr_to_norm_output_40_load = muxlogic i6 %norm_output_40_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_norm_output_40_load"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="6">
<![CDATA[
for.inc53.split:63 %norm_output_40_load = load i6 %norm_output_40_addr

]]></Node>
<StgValue><ssdm name="norm_output_40_load"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="6">
<![CDATA[
for.inc53.split:64 %muxLogicRAMAddr_to_norm_output_41_load = muxlogic i6 %norm_output_41_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_norm_output_41_load"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="6">
<![CDATA[
for.inc53.split:65 %norm_output_41_load = load i6 %norm_output_41_addr

]]></Node>
<StgValue><ssdm name="norm_output_41_load"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="6">
<![CDATA[
for.inc53.split:66 %muxLogicRAMAddr_to_norm_output_42_load = muxlogic i6 %norm_output_42_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_norm_output_42_load"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="6">
<![CDATA[
for.inc53.split:67 %norm_output_42_load = load i6 %norm_output_42_addr

]]></Node>
<StgValue><ssdm name="norm_output_42_load"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="6">
<![CDATA[
for.inc53.split:68 %muxLogicRAMAddr_to_norm_output_43_load = muxlogic i6 %norm_output_43_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_norm_output_43_load"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="6">
<![CDATA[
for.inc53.split:69 %norm_output_43_load = load i6 %norm_output_43_addr

]]></Node>
<StgValue><ssdm name="norm_output_43_load"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="6">
<![CDATA[
for.inc53.split:70 %muxLogicRAMAddr_to_p_ZZ11llama_layerE11norm_output_10_load = muxlogic i6 %p_ZZ11llama_layerE11norm_output_10_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11llama_layerE11norm_output_10_load"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="6">
<![CDATA[
for.inc53.split:71 %p_ZZ11llama_layerE11norm_output_10_load = load i6 %p_ZZ11llama_layerE11norm_output_10_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_10_load"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="6">
<![CDATA[
for.inc53.split:72 %muxLogicRAMAddr_to_llama_layer_norm_output_238 = muxlogic i6 %p_ZZ11llama_layerE11norm_output_11_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_llama_layer_norm_output_238"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="6">
<![CDATA[
for.inc53.split:73 %llama_layer_norm_output_238 = load i6 %p_ZZ11llama_layerE11norm_output_11_addr

]]></Node>
<StgValue><ssdm name="llama_layer_norm_output_238"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="6">
<![CDATA[
for.inc53.split:74 %muxLogicRAMAddr_to_llama_layer_norm_output_239 = muxlogic i6 %p_ZZ11llama_layerE11norm_output_12_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_llama_layer_norm_output_239"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="6">
<![CDATA[
for.inc53.split:75 %llama_layer_norm_output_239 = load i6 %p_ZZ11llama_layerE11norm_output_12_addr

]]></Node>
<StgValue><ssdm name="llama_layer_norm_output_239"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="6">
<![CDATA[
for.inc53.split:76 %muxLogicRAMAddr_to_llama_layer_norm_output_240 = muxlogic i6 %p_ZZ11llama_layerE11norm_output_13_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_llama_layer_norm_output_240"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="6">
<![CDATA[
for.inc53.split:77 %llama_layer_norm_output_240 = load i6 %p_ZZ11llama_layerE11norm_output_13_addr

]]></Node>
<StgValue><ssdm name="llama_layer_norm_output_240"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="6">
<![CDATA[
for.inc53.split:78 %muxLogicRAMAddr_to_llama_layer_norm_output_241 = muxlogic i6 %p_ZZ11llama_layerE11norm_output_14_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_llama_layer_norm_output_241"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="6">
<![CDATA[
for.inc53.split:79 %llama_layer_norm_output_241 = load i6 %p_ZZ11llama_layerE11norm_output_14_addr

]]></Node>
<StgValue><ssdm name="llama_layer_norm_output_241"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="6">
<![CDATA[
for.inc53.split:80 %muxLogicRAMAddr_to_llama_layer_norm_output_242 = muxlogic i6 %llama_layer_norm_output

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_llama_layer_norm_output_242"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="6">
<![CDATA[
for.inc53.split:81 %llama_layer_norm_output_242 = load i6 %llama_layer_norm_output

]]></Node>
<StgValue><ssdm name="llama_layer_norm_output_242"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
for.inc53.split:102 %switch_ln146 = switch i4 %trunc_ln144_1, void %arrayidx52.case.15, i4 0, void %arrayidx52.case.0, i4 1, void %arrayidx52.case.1, i4 2, void %arrayidx52.case.2, i4 3, void %arrayidx52.case.3, i4 4, void %arrayidx52.case.4, i4 5, void %arrayidx52.case.5, i4 6, void %arrayidx52.case.6, i4 7, void %arrayidx52.case.7, i4 8, void %arrayidx52.case.8, i4 9, void %arrayidx52.case.9, i4 10, void %arrayidx52.case.10, i4 11, void %arrayidx52.case.11, i4 12, void %arrayidx52.case.12, i4 13, void %arrayidx52.case.13, i4 14, void %arrayidx52.case.14

]]></Node>
<StgValue><ssdm name="switch_ln146"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx52.exit:0 %store_ln144 = store i10 %add_ln144, i10 %i_9

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0">
<![CDATA[
arrayidx52.exit:1 %br_ln144 = br void %for.inc53

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="127" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="7">
<![CDATA[
for.inc53.split:18 %layer_output_load = load i7 %layer_output_addr

]]></Node>
<StgValue><ssdm name="layer_output_load"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="7">
<![CDATA[
for.inc53.split:20 %layer_output_28_load = load i7 %layer_output_28_addr

]]></Node>
<StgValue><ssdm name="layer_output_28_load"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="7">
<![CDATA[
for.inc53.split:22 %layer_output_29_load = load i7 %layer_output_29_addr

]]></Node>
<StgValue><ssdm name="layer_output_29_load"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="7">
<![CDATA[
for.inc53.split:24 %layer_output_30_load = load i7 %layer_output_30_addr

]]></Node>
<StgValue><ssdm name="layer_output_30_load"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="7">
<![CDATA[
for.inc53.split:26 %layer_output_31_load = load i7 %layer_output_31_addr

]]></Node>
<StgValue><ssdm name="layer_output_31_load"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="7">
<![CDATA[
for.inc53.split:28 %layer_output_32_load = load i7 %layer_output_32_addr

]]></Node>
<StgValue><ssdm name="layer_output_32_load"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="7">
<![CDATA[
for.inc53.split:30 %layer_output_33_load = load i7 %layer_output_33_addr

]]></Node>
<StgValue><ssdm name="layer_output_33_load"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="7">
<![CDATA[
for.inc53.split:32 %layer_output_34_load = load i7 %layer_output_34_addr

]]></Node>
<StgValue><ssdm name="layer_output_34_load"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="3" op_12_bw="32" op_13_bw="3" op_14_bw="32" op_15_bw="3" op_16_bw="32" op_17_bw="32" op_18_bw="3">
<![CDATA[
for.inc53.split:33 %tmp_8 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i3, i3 0, i32 %layer_output_load, i3 1, i32 %layer_output_28_load, i3 2, i32 %layer_output_29_load, i3 3, i32 %layer_output_30_load, i3 4, i32 %layer_output_31_load, i3 5, i32 %layer_output_32_load, i3 6, i32 %layer_output_33_load, i3 7, i32 %layer_output_34_load, i32 <undef>, i3 %trunc_ln144

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="6">
<![CDATA[
for.inc53.split:51 %norm_output_load = load i6 %norm_output_addr

]]></Node>
<StgValue><ssdm name="norm_output_load"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="6">
<![CDATA[
for.inc53.split:53 %norm_output_35_load = load i6 %norm_output_35_addr

]]></Node>
<StgValue><ssdm name="norm_output_35_load"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="6">
<![CDATA[
for.inc53.split:55 %norm_output_36_load = load i6 %norm_output_36_addr

]]></Node>
<StgValue><ssdm name="norm_output_36_load"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="6">
<![CDATA[
for.inc53.split:57 %norm_output_37_load = load i6 %norm_output_37_addr

]]></Node>
<StgValue><ssdm name="norm_output_37_load"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="6">
<![CDATA[
for.inc53.split:59 %norm_output_38_load = load i6 %norm_output_38_addr

]]></Node>
<StgValue><ssdm name="norm_output_38_load"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="6">
<![CDATA[
for.inc53.split:61 %norm_output_39_load = load i6 %norm_output_39_addr

]]></Node>
<StgValue><ssdm name="norm_output_39_load"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="6">
<![CDATA[
for.inc53.split:63 %norm_output_40_load = load i6 %norm_output_40_addr

]]></Node>
<StgValue><ssdm name="norm_output_40_load"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="6">
<![CDATA[
for.inc53.split:65 %norm_output_41_load = load i6 %norm_output_41_addr

]]></Node>
<StgValue><ssdm name="norm_output_41_load"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="6">
<![CDATA[
for.inc53.split:67 %norm_output_42_load = load i6 %norm_output_42_addr

]]></Node>
<StgValue><ssdm name="norm_output_42_load"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="6">
<![CDATA[
for.inc53.split:69 %norm_output_43_load = load i6 %norm_output_43_addr

]]></Node>
<StgValue><ssdm name="norm_output_43_load"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="6">
<![CDATA[
for.inc53.split:71 %p_ZZ11llama_layerE11norm_output_10_load = load i6 %p_ZZ11llama_layerE11norm_output_10_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_10_load"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="6">
<![CDATA[
for.inc53.split:73 %llama_layer_norm_output_238 = load i6 %p_ZZ11llama_layerE11norm_output_11_addr

]]></Node>
<StgValue><ssdm name="llama_layer_norm_output_238"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="6">
<![CDATA[
for.inc53.split:75 %llama_layer_norm_output_239 = load i6 %p_ZZ11llama_layerE11norm_output_12_addr

]]></Node>
<StgValue><ssdm name="llama_layer_norm_output_239"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="6">
<![CDATA[
for.inc53.split:77 %llama_layer_norm_output_240 = load i6 %p_ZZ11llama_layerE11norm_output_13_addr

]]></Node>
<StgValue><ssdm name="llama_layer_norm_output_240"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="6">
<![CDATA[
for.inc53.split:79 %llama_layer_norm_output_241 = load i6 %p_ZZ11llama_layerE11norm_output_14_addr

]]></Node>
<StgValue><ssdm name="llama_layer_norm_output_241"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="6">
<![CDATA[
for.inc53.split:81 %llama_layer_norm_output_242 = load i6 %llama_layer_norm_output

]]></Node>
<StgValue><ssdm name="llama_layer_norm_output_242"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="4" op_26_bw="32" op_27_bw="4" op_28_bw="32" op_29_bw="4" op_30_bw="32" op_31_bw="4" op_32_bw="32" op_33_bw="32" op_34_bw="4">
<![CDATA[
for.inc53.split:82 %tmp_9 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16float.float.i4, i4 0, i32 %norm_output_load, i4 1, i32 %norm_output_35_load, i4 2, i32 %norm_output_36_load, i4 3, i32 %norm_output_37_load, i4 4, i32 %norm_output_38_load, i4 5, i32 %norm_output_39_load, i4 6, i32 %norm_output_40_load, i4 7, i32 %norm_output_41_load, i4 8, i32 %norm_output_42_load, i4 9, i32 %norm_output_43_load, i4 10, i32 %p_ZZ11llama_layerE11norm_output_10_load, i4 11, i32 %llama_layer_norm_output_238, i4 12, i32 %llama_layer_norm_output_239, i4 13, i32 %llama_layer_norm_output_240, i4 14, i32 %llama_layer_norm_output_241, i4 15, i32 %llama_layer_norm_output_242, i32 <undef>, i4 %trunc_ln144_1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32">
<![CDATA[
for.inc53.split:83 %muxLogicI0_to_add1 = muxlogic i32 %tmp_8

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_add1"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32">
<![CDATA[
for.inc53.split:84 %muxLogicI1_to_add1 = muxlogic i32 %tmp_9

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_add1"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc53.split:85 %add1 = fadd i32 %tmp_8, i32 %tmp_9

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0">
<![CDATA[
VITIS_LOOP_150_5.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc53.split:2 %specpipeline_ln145 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_107

]]></Node>
<StgValue><ssdm name="specpipeline_ln145"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc53.split:3 %speclooptripcount_ln144 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln144"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc53.split:4 %specloopname_ln144 = specloopname void @_ssdm_op_SpecLoopName, void @empty_75

]]></Node>
<StgValue><ssdm name="specloopname_ln144"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.split:86 %current_token_addr = getelementptr i32 %current_token, i64 0, i64 %zext_ln144

]]></Node>
<StgValue><ssdm name="current_token_addr"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.split:87 %current_token_19_addr = getelementptr i32 %current_token_19, i64 0, i64 %zext_ln144

]]></Node>
<StgValue><ssdm name="current_token_19_addr"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.split:88 %current_token_20_addr = getelementptr i32 %current_token_20, i64 0, i64 %zext_ln144

]]></Node>
<StgValue><ssdm name="current_token_20_addr"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.split:89 %current_token_21_addr = getelementptr i32 %current_token_21, i64 0, i64 %zext_ln144

]]></Node>
<StgValue><ssdm name="current_token_21_addr"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.split:90 %current_token_22_addr = getelementptr i32 %current_token_22, i64 0, i64 %zext_ln144

]]></Node>
<StgValue><ssdm name="current_token_22_addr"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.split:91 %current_token_23_addr = getelementptr i32 %current_token_23, i64 0, i64 %zext_ln144

]]></Node>
<StgValue><ssdm name="current_token_23_addr"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.split:92 %current_token_24_addr = getelementptr i32 %current_token_24, i64 0, i64 %zext_ln144

]]></Node>
<StgValue><ssdm name="current_token_24_addr"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.split:93 %current_token_25_addr = getelementptr i32 %current_token_25, i64 0, i64 %zext_ln144

]]></Node>
<StgValue><ssdm name="current_token_25_addr"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.split:94 %current_token_26_addr = getelementptr i32 %current_token_26, i64 0, i64 %zext_ln144

]]></Node>
<StgValue><ssdm name="current_token_26_addr"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.split:95 %current_token_27_addr = getelementptr i32 %current_token_27, i64 0, i64 %zext_ln144

]]></Node>
<StgValue><ssdm name="current_token_27_addr"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.split:96 %p_ZZ11llama_layerE13current_token_10_addr = getelementptr i32 %p_ZZ11llama_layerE13current_token_10, i64 0, i64 %zext_ln144

]]></Node>
<StgValue><ssdm name="p_ZZ11llama_layerE13current_token_10_addr"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.split:97 %p_ZZ11llama_layerE13current_token_11_addr = getelementptr i32 %p_ZZ11llama_layerE13current_token_11, i64 0, i64 %zext_ln144

]]></Node>
<StgValue><ssdm name="p_ZZ11llama_layerE13current_token_11_addr"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.split:98 %p_ZZ11llama_layerE13current_token_12_addr = getelementptr i32 %p_ZZ11llama_layerE13current_token_12, i64 0, i64 %zext_ln144

]]></Node>
<StgValue><ssdm name="p_ZZ11llama_layerE13current_token_12_addr"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.split:99 %p_ZZ11llama_layerE13current_token_13_addr = getelementptr i32 %p_ZZ11llama_layerE13current_token_13, i64 0, i64 %zext_ln144

]]></Node>
<StgValue><ssdm name="p_ZZ11llama_layerE13current_token_13_addr"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.split:100 %p_ZZ11llama_layerE13current_token_14_addr = getelementptr i32 %p_ZZ11llama_layerE13current_token_14, i64 0, i64 %zext_ln144

]]></Node>
<StgValue><ssdm name="p_ZZ11llama_layerE13current_token_14_addr"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.split:101 %llama_layer_current_token = getelementptr i32 %p_ZZ11llama_layerE13current_token_15, i64 0, i64 %zext_ln144

]]></Node>
<StgValue><ssdm name="llama_layer_current_token"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln144_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="32">
<![CDATA[
arrayidx52.case.14:0 %muxLogicRAMData_to_store_ln146 = muxlogic i32 %add1

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln146"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln144_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="6">
<![CDATA[
arrayidx52.case.14:1 %muxLogicRAMAddr_to_store_ln146 = muxlogic i6 %p_ZZ11llama_layerE13current_token_14_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln146"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln144_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx52.case.14:2 %store_ln146 = store i32 %add1, i6 %p_ZZ11llama_layerE13current_token_14_addr

]]></Node>
<StgValue><ssdm name="store_ln146"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln144_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
arrayidx52.case.14:3 %br_ln146 = br void %arrayidx52.exit

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln144_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="32">
<![CDATA[
arrayidx52.case.13:0 %muxLogicRAMData_to_store_ln146 = muxlogic i32 %add1

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln146"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln144_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="6">
<![CDATA[
arrayidx52.case.13:1 %muxLogicRAMAddr_to_store_ln146 = muxlogic i6 %p_ZZ11llama_layerE13current_token_13_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln146"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln144_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx52.case.13:2 %store_ln146 = store i32 %add1, i6 %p_ZZ11llama_layerE13current_token_13_addr

]]></Node>
<StgValue><ssdm name="store_ln146"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln144_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0">
<![CDATA[
arrayidx52.case.13:3 %br_ln146 = br void %arrayidx52.exit

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln144_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="32">
<![CDATA[
arrayidx52.case.12:0 %muxLogicRAMData_to_store_ln146 = muxlogic i32 %add1

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln146"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln144_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="6">
<![CDATA[
arrayidx52.case.12:1 %muxLogicRAMAddr_to_store_ln146 = muxlogic i6 %p_ZZ11llama_layerE13current_token_12_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln146"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln144_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx52.case.12:2 %store_ln146 = store i32 %add1, i6 %p_ZZ11llama_layerE13current_token_12_addr

]]></Node>
<StgValue><ssdm name="store_ln146"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln144_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
arrayidx52.case.12:3 %br_ln146 = br void %arrayidx52.exit

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln144_1" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="32">
<![CDATA[
arrayidx52.case.11:0 %muxLogicRAMData_to_store_ln146 = muxlogic i32 %add1

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln146"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln144_1" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="6">
<![CDATA[
arrayidx52.case.11:1 %muxLogicRAMAddr_to_store_ln146 = muxlogic i6 %p_ZZ11llama_layerE13current_token_11_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln146"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln144_1" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx52.case.11:2 %store_ln146 = store i32 %add1, i6 %p_ZZ11llama_layerE13current_token_11_addr

]]></Node>
<StgValue><ssdm name="store_ln146"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln144_1" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
arrayidx52.case.11:3 %br_ln146 = br void %arrayidx52.exit

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln144_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="32">
<![CDATA[
arrayidx52.case.10:0 %muxLogicRAMData_to_store_ln146 = muxlogic i32 %add1

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln146"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln144_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="6">
<![CDATA[
arrayidx52.case.10:1 %muxLogicRAMAddr_to_store_ln146 = muxlogic i6 %p_ZZ11llama_layerE13current_token_10_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln146"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln144_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx52.case.10:2 %store_ln146 = store i32 %add1, i6 %p_ZZ11llama_layerE13current_token_10_addr

]]></Node>
<StgValue><ssdm name="store_ln146"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln144_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0">
<![CDATA[
arrayidx52.case.10:3 %br_ln146 = br void %arrayidx52.exit

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln144_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="32">
<![CDATA[
arrayidx52.case.9:0 %muxLogicRAMData_to_store_ln146 = muxlogic i32 %add1

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln146"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln144_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="6">
<![CDATA[
arrayidx52.case.9:1 %muxLogicRAMAddr_to_store_ln146 = muxlogic i6 %current_token_27_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln146"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln144_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx52.case.9:2 %store_ln146 = store i32 %add1, i6 %current_token_27_addr

]]></Node>
<StgValue><ssdm name="store_ln146"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln144_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
arrayidx52.case.9:3 %br_ln146 = br void %arrayidx52.exit

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln144_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="32">
<![CDATA[
arrayidx52.case.8:0 %muxLogicRAMData_to_store_ln146 = muxlogic i32 %add1

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln146"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln144_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="6">
<![CDATA[
arrayidx52.case.8:1 %muxLogicRAMAddr_to_store_ln146 = muxlogic i6 %current_token_26_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln146"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln144_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx52.case.8:2 %store_ln146 = store i32 %add1, i6 %current_token_26_addr

]]></Node>
<StgValue><ssdm name="store_ln146"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln144_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
arrayidx52.case.8:3 %br_ln146 = br void %arrayidx52.exit

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln144_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="32">
<![CDATA[
arrayidx52.case.7:0 %muxLogicRAMData_to_store_ln146 = muxlogic i32 %add1

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln146"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln144_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="6">
<![CDATA[
arrayidx52.case.7:1 %muxLogicRAMAddr_to_store_ln146 = muxlogic i6 %current_token_25_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln146"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln144_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx52.case.7:2 %store_ln146 = store i32 %add1, i6 %current_token_25_addr

]]></Node>
<StgValue><ssdm name="store_ln146"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln144_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
arrayidx52.case.7:3 %br_ln146 = br void %arrayidx52.exit

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln144_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="32">
<![CDATA[
arrayidx52.case.6:0 %muxLogicRAMData_to_store_ln146 = muxlogic i32 %add1

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln146"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln144_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="6">
<![CDATA[
arrayidx52.case.6:1 %muxLogicRAMAddr_to_store_ln146 = muxlogic i6 %current_token_24_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln146"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln144_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx52.case.6:2 %store_ln146 = store i32 %add1, i6 %current_token_24_addr

]]></Node>
<StgValue><ssdm name="store_ln146"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln144_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0">
<![CDATA[
arrayidx52.case.6:3 %br_ln146 = br void %arrayidx52.exit

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln144_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="32">
<![CDATA[
arrayidx52.case.5:0 %muxLogicRAMData_to_store_ln146 = muxlogic i32 %add1

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln146"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln144_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="6">
<![CDATA[
arrayidx52.case.5:1 %muxLogicRAMAddr_to_store_ln146 = muxlogic i6 %current_token_23_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln146"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln144_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx52.case.5:2 %store_ln146 = store i32 %add1, i6 %current_token_23_addr

]]></Node>
<StgValue><ssdm name="store_ln146"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln144_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
arrayidx52.case.5:3 %br_ln146 = br void %arrayidx52.exit

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln144_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="32">
<![CDATA[
arrayidx52.case.4:0 %muxLogicRAMData_to_store_ln146 = muxlogic i32 %add1

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln146"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln144_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="6">
<![CDATA[
arrayidx52.case.4:1 %muxLogicRAMAddr_to_store_ln146 = muxlogic i6 %current_token_22_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln146"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln144_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx52.case.4:2 %store_ln146 = store i32 %add1, i6 %current_token_22_addr

]]></Node>
<StgValue><ssdm name="store_ln146"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln144_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
arrayidx52.case.4:3 %br_ln146 = br void %arrayidx52.exit

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln144_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="32">
<![CDATA[
arrayidx52.case.3:0 %muxLogicRAMData_to_store_ln146 = muxlogic i32 %add1

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln146"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln144_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="6">
<![CDATA[
arrayidx52.case.3:1 %muxLogicRAMAddr_to_store_ln146 = muxlogic i6 %current_token_21_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln146"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln144_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx52.case.3:2 %store_ln146 = store i32 %add1, i6 %current_token_21_addr

]]></Node>
<StgValue><ssdm name="store_ln146"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln144_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0">
<![CDATA[
arrayidx52.case.3:3 %br_ln146 = br void %arrayidx52.exit

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln144_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="32">
<![CDATA[
arrayidx52.case.2:0 %muxLogicRAMData_to_store_ln146 = muxlogic i32 %add1

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln146"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln144_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="6">
<![CDATA[
arrayidx52.case.2:1 %muxLogicRAMAddr_to_store_ln146 = muxlogic i6 %current_token_20_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln146"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln144_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx52.case.2:2 %store_ln146 = store i32 %add1, i6 %current_token_20_addr

]]></Node>
<StgValue><ssdm name="store_ln146"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln144_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0">
<![CDATA[
arrayidx52.case.2:3 %br_ln146 = br void %arrayidx52.exit

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln144_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="32">
<![CDATA[
arrayidx52.case.1:0 %muxLogicRAMData_to_store_ln146 = muxlogic i32 %add1

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln146"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln144_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="6">
<![CDATA[
arrayidx52.case.1:1 %muxLogicRAMAddr_to_store_ln146 = muxlogic i6 %current_token_19_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln146"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln144_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx52.case.1:2 %store_ln146 = store i32 %add1, i6 %current_token_19_addr

]]></Node>
<StgValue><ssdm name="store_ln146"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln144_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0">
<![CDATA[
arrayidx52.case.1:3 %br_ln146 = br void %arrayidx52.exit

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="32">
<![CDATA[
arrayidx52.case.0:0 %muxLogicRAMData_to_store_ln146 = muxlogic i32 %add1

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln146"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="6">
<![CDATA[
arrayidx52.case.0:1 %muxLogicRAMAddr_to_store_ln146 = muxlogic i6 %current_token_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln146"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx52.case.0:2 %store_ln146 = store i32 %add1, i6 %current_token_addr

]]></Node>
<StgValue><ssdm name="store_ln146"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln144_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0">
<![CDATA[
arrayidx52.case.0:3 %br_ln146 = br void %arrayidx52.exit

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln144_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="32">
<![CDATA[
arrayidx52.case.15:0 %muxLogicRAMData_to_store_ln146 = muxlogic i32 %add1

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln146"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln144_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="6">
<![CDATA[
arrayidx52.case.15:1 %muxLogicRAMAddr_to_store_ln146 = muxlogic i6 %llama_layer_current_token

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln146"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln144_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx52.case.15:2 %store_ln146 = store i32 %add1, i6 %llama_layer_current_token

]]></Node>
<StgValue><ssdm name="store_ln146"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln144_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0">
<![CDATA[
arrayidx52.case.15:3 %br_ln146 = br void %arrayidx52.exit

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
