
===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: SW[1] (input port clocked by __VIRTUAL_CLK__)
Endpoint: LED[6] (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v SW[1] (in)
                                         SW[1] (net)
                  0.01    0.00    2.01 v input2/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.05    0.10    2.10 v input2/X (sky130_fd_sc_hd__buf_1)
                                         net2 (net)
                  0.05    0.00    2.10 v _13_/A (sky130_fd_sc_hd__or4_2)
     5    0.02    0.15    0.77    2.87 v _13_/X (sky130_fd_sc_hd__or4_2)
                                         _02_ (net)
                  0.15    0.00    2.87 v _20_/D (sky130_fd_sc_hd__or4_1)
     2    0.01    0.11    0.49    3.36 v _20_/X (sky130_fd_sc_hd__or4_1)
                                         _06_ (net)
                  0.11    0.00    3.36 v _22_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.16    3.53 v _22_/X (sky130_fd_sc_hd__and2_1)
                                         _08_ (net)
                  0.03    0.00    3.53 v _23_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    3.61 v _23_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net15 (net)
                  0.02    0.00    3.61 v output15/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.18    3.78 v output15/X (sky130_fd_sc_hd__buf_2)
                                         LED[6] (net)
                  0.09    0.00    3.78 v LED[6] (out)
                                  3.78   data arrival time

                  0.00   10.00   10.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.78   data arrival time
-----------------------------------------------------------------------------
                                  3.97   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================


max slew violations count Typical: 0
max fanout violations count Typical: 0
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 0 unannotated drivers.
Found 12 partially unannotated drivers.
 SW[0]
 SW[7]
 _14_/X
 _16_/Y
 _20_/X
 _22_/X
 _23_/X
 input1/X
 input2/X
 input3/X
 input4/X
 input5/X

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
