module clock (
    input clk,    // clock
    input rst,    // reset
    output trig  // trigger output
  ) {
 
  dff counter[20](.clk(clk), .rst(rst));
 
  always {
    trig = counter.q[19];
    counter.d = counter.q + 1;
  }
}