

Microchip MPLAB XC8 Assembler V2.10 build 88905656 
                                                                                                           Sat Sep 19 23:49:00 2020


     1                           	processor	18F46K20
     2                           	opt	pw 132
     3                           	psect	config,global,class=CONFIG,delta=1,noexec
     4                           	psect	idloc,global,class=IDLOC,delta=1,noexec
     5                           	psect	const,global,reloc=2,class=CONST,delta=1,noexec
     6                           	psect	smallconst,global,reloc=2,class=SMALLCONST,delta=1,noexec
     7                           	psect	mediumconst,global,reloc=2,class=MEDIUMCONST,delta=1,noexec
     8                           	psect	rbss,global,class=COMRAM,space=1,delta=1,noexec
     9                           	psect	bss,global,class=RAM,space=1,delta=1,noexec
    10                           	psect	rdata,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	irdata,global,reloc=2,class=CODE,delta=1,noexec
    12                           	psect	data,global,class=RAM,space=1,delta=1,noexec
    13                           	psect	idata,global,reloc=2,class=CODE,delta=1,noexec
    14                           	psect	nvrram,global,class=COMRAM,space=1,delta=1,noexec
    15                           	psect	nvbit,global,bit,class=COMRAM,space=1,delta=1,noexec
    16                           	psect	temp,global,ovrld,class=COMRAM,space=1,delta=1,noexec
    17                           	psect	struct,global,ovrld,class=COMRAM,space=1,delta=1,noexec
    18                           	psect	rbit,global,bit,class=COMRAM,space=1,delta=1,noexec
    19                           	psect	bigbss,global,class=BIGRAM,space=1,delta=1,noexec
    20                           	psect	bigdata,global,class=BIGRAM,space=1,delta=1,noexec
    21                           	psect	ibigdata,global,reloc=2,class=CODE,delta=1,noexec
    22                           	psect	farbss,global,reloc=2,class=FARRAM,delta=1,noexec
    23                           	psect	nvFARRAM,global,reloc=2,class=FARRAM,delta=1,noexec
    24                           	psect	fardata,global,reloc=2,class=FARRAM,delta=1,noexec
    25                           	psect	ifardata,global,reloc=2,class=CODE,delta=1,noexec
    26                           	psect	reset_vec,global,reloc=2,class=CODE,delta=1
    27                           	psect	powerup,global,reloc=2,class=CODE,delta=1
    28                           	psect	init,global,reloc=2,class=CODE,delta=1
    29                           	psect	text,global,reloc=2,class=CODE,delta=1
    30                           	psect	clrtext,global,reloc=2,class=CODE,delta=1
    31                           	psect	intcode,global,reloc=2,class=CODE,delta=1
    32                           	psect	intcode_body,global,reloc=2,class=CODE,delta=1
    33                           	psect	intcodelo,global,reloc=2,class=CODE,delta=1
    34                           	psect	intret,global,reloc=2,class=CODE,delta=1
    35                           	psect	intentry,global,reloc=2,class=CODE,delta=1
    36                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1
    37                           	psect	eeprom_data,global,class=EEDATA,delta=1,noexec
    38                           	psect	ramtop,global,class=RAM,delta=1,noexec
    39                           	psect	stack,global,class=STACK,space=2,delta=1,noexec
    40                           	psect	comram,global,class=COMRAM,space=1,delta=1
    41                           	psect	abs1,global,class=ABS1,space=1,delta=1
    42                           	psect	bigram,global,class=BIGRAM,space=1,delta=1
    43                           	psect	ram,global,class=RAM,space=1,delta=1
    44                           	psect	bank0,global,class=BANK0,space=1,delta=1
    45                           	psect	bank1,global,class=BANK1,space=1,delta=1
    46                           	psect	bank2,global,class=BANK2,space=1,delta=1
    47                           	psect	bank3,global,class=BANK3,space=1,delta=1
    48                           	psect	bank4,global,class=BANK4,space=1,delta=1
    49                           	psect	bank5,global,class=BANK5,space=1,delta=1
    50                           	psect	bank6,global,class=BANK6,space=1,delta=1
    51                           	psect	bank7,global,class=BANK7,space=1,delta=1
    52                           	psect	bank8,global,class=BANK8,space=1,delta=1
    53                           	psect	bank9,global,class=BANK9,space=1,delta=1
    54                           	psect	bank10,global,class=BANK10,space=1,delta=1
    55                           	psect	bank11,global,class=BANK11,space=1,delta=1
    56                           	psect	bank12,global,class=BANK12,space=1,delta=1
    57                           	psect	bank13,global,class=BANK13,space=1,delta=1
    58                           	psect	bank14,global,class=BANK14,space=1,delta=1
    59                           	psect	bank15,global,class=BANK15,space=1,delta=1
    60                           	psect	sfr,global,class=SFR,space=1,delta=1
    61                           
    62                           ; Microchip MPLAB XC8 C Compiler V2.10
    63                           ; Copyright (C) 2019 Microchip Technology Inc.
    64                           ; Auto-generated runtime startup code for final link stage.
    65                           ;
    66                           ; Compiler options:
    67                           ;
    68                           ; -q --opt=none --chip=18f46k20 \
    69                           ; -Mdist/default/production/05_MPLAB_X_IDE_LED_and_7-Segments_Interfacing.production.map \
    70                           ; -DXPRJ_default=default -L--defsym=__MPLAB_BUILD=1 --double=32 \
    71                           ; --float=32 --emi=wordwrite --opt=+asmfile --addrqual=ignore -P \
    72                           ; --warn=-3 --asmlist --summary=+psect,+class,+mem,+hex,+file \
    73                           ; --output=+inhx032 --runtime=+clear --runtime=+init --runtime=+keep \
    74                           ; --runtime=-download --runtime=+config --std=c99 \
    75                           ; --output=+elf:multilocs --stack=compiled:auto:auto:auto \
    76                           ; --summary=+xml --summarydir=dist/default/production/memoryfile.xml \
    77                           ; -o05_MPLAB_X_IDE_LED_and_7-Segments_Interfacing.production.elf \
    78                           ; --objdir=dist/default/production --outdir=dist/default/production \
    79                           ; build/default/production/ECU Layer/seven_seg.p1 \
    80                           ; build/default/production/mcc_generated_files/pin_manager.p1 \
    81                           ; build/default/production/mcc_generated_files/mcc.p1 \
    82                           ; build/default/production/mcc_generated_files/device_config.p1 \
    83                           ; build/default/production/main.p1 \
    84                           ; build/default/production/seven_seg_cfg.p1 \
    85                           ; --errformat=%f:%l:%c: error: (%n) %s \
    86                           ; --warnformat=%f:%l:%c: warning: (%n) %s \
    87                           ; --msgformat=%f:%l:%c: advisory: (%n) %s
    88                           ;
    89  0000                     
    90                           ; Version 2.10
    91                           ; Generated 31/07/2019 GMT
    92                           ; 
    93                           ; Copyright Â© 2019, Microchip Technology Inc. and its subsidiaries ("Microchip")
    94                           ; All rights reserved.
    95                           ; 
    96                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microchip").
    97                           ; 
    98                           ; Redistribution and use in source and binary forms, with or without modification, are
    99                           ; permitted provided that the following conditions are met:
   100                           ; 
   101                           ;     1. Redistributions of source code must retain the above copyright notice, this list of
   102                           ;        conditions and the following disclaimer.
   103                           ; 
   104                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this list
   105                           ;        of conditions and the following disclaimer in the documentation and/or other
   106                           ;        materials provided with the distribution.
   107                           ; 
   108                           ;     3. Microchip's name may not be used to endorse or promote products derived from this
   109                           ;        software without specific prior written permission.
   110                           ; 
   111                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
   112                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
   113                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIRECT,
   114                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
   115                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
   116                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
   117                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
   118                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
   119                           ; 
   120                           ; 
   121                           ; Code-generator required, PIC18F46K20 Definitions
   122                           ; 
   123                           ; SFR Addresses
   124  0000                     
   125                           ; Padding undefined space
   126                           
   127                           ; Config register CONFIG1H @ 0x300001
   128                           ;	Oscillator Selection bits
   129                           ;	FOSC = HS, HS oscillator
   130                           ;	Fail-Safe Clock Monitor Enable bit
   131                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   132                           ;	Internal/External Oscillator Switchover bit
   133                           ;	IESO = OFF, Oscillator Switchover mode disabled
   134                           
   135                           ; Config register CONFIG2L @ 0x300002
   136                           ;	Power-up Timer Enable bit
   137                           ;	PWRT = OFF, PWRT disabled
   138                           ;	Brown-out Reset Enable bits
   139                           ;	BOREN = SBORDIS, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   140                           ;	Brown Out Reset Voltage bits
   141                           ;	BORV = 18, VBOR set to 1.8 V nominal
   142                           
   143                           ; Config register CONFIG2H @ 0x300003
   144                           ;	Watchdog Timer Enable bit
   145                           ;	WDTEN = OFF, WDT is controlled by SWDTEN bit of the WDTCON register
   146                           ;	Watchdog Timer Postscale Select bits
   147                           ;	WDTPS = 32768, 1:32768
   148                           
   149                           ; Padding undefined space
   150                           
   151                           ; Config register CONFIG3H @ 0x300005
   152                           ;	CCP2 MUX bit
   153                           ;	CCP2MX = PORTC, CCP2 input/output is multiplexed with RC1
   154                           ;	PORTB A/D Enable bit
   155                           ;	PBADEN = ON, PORTB<4:0> pins are configured as analog input channels on Reset
   156                           ;	Low-Power Timer1 Oscillator Enable bit
   157                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   158                           ;	HFINTOSC Fast Start-up
   159                           ;	HFOFST = ON, HFINTOSC starts clocking the CPU without waiting for the oscillator to stablize.
   160                           ;	MCLR Pin Enable bit
   161                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   162                           
   163                           ; Config register CONFIG4L @ 0x300006
   164                           ;	Stack Full/Underflow Reset Enable bit
   165                           ;	STVREN = ON, Stack full/underflow will cause Reset
   166                           ;	Single-Supply ICSP Enable bit
   167                           ;	LVP = ON, Single-Supply ICSP enabled
   168                           ;	Extended Instruction Set Enable bit
   169                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mode)
   170                           ;	Background Debugger Enable bit
   171                           ;	DEBUG = OFF, Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins
   172                           
   173                           ; Padding undefined space
   174                           
   175                           ; Config register CONFIG5L @ 0x300008
   176                           ;	Code Protection Block 0
   177                           ;	CP0 = OFF, Block 0 (000800-003FFFh) not code-protected
   178                           ;	Code Protection Block 1
   179                           ;	CP1 = OFF, Block 1 (004000-007FFFh) not code-protected
   180                           ;	Code Protection Block 2
   181                           ;	CP2 = OFF, Block 2 (008000-00BFFFh) not code-protected
   182                           ;	Code Protection Block 3
   183                           ;	CP3 = OFF, Block 3 (00C000-00FFFFh) not code-protected
   184                           
   185                           ; Config register CONFIG5H @ 0x300009
   186                           ;	Boot Block Code Protection bit
   187                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
   188                           ;	Data EEPROM Code Protection bit
   189                           ;	CPD = OFF, Data EEPROM not code-protected
   190                           
   191                           ; Config register CONFIG6L @ 0x30000A
   192                           ;	Write Protection Block 0
   193                           ;	WRT0 = OFF, Block 0 (000800-003FFFh) not write-protected
   194                           ;	Write Protection Block 1
   195                           ;	WRT1 = OFF, Block 1 (004000-007FFFh) not write-protected
   196                           ;	Write Protection Block 2
   197                           ;	WRT2 = OFF, Block 2 (008000-00BFFFh) not write-protected
   198                           ;	Write Protection Block 3
   199                           ;	WRT3 = OFF, Block 3 (00C000h-00FFFFh) not write-protected
   200                           
   201                           ; Config register CONFIG6H @ 0x30000B
   202                           ;	Configuration Register Write Protection bit
   203                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   204                           ;	Boot Block Write Protection bit
   205                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
   206                           ;	Data EEPROM Write Protection bit
   207                           ;	WRTD = OFF, Data EEPROM not write-protected
   208                           
   209                           ; Config register CONFIG7L @ 0x30000C
   210                           ;	Table Read Protection Block 0
   211                           ;	EBTR0 = OFF, Block 0 (000800-003FFFh) not protected from table reads executed in other blocks
   212                           ;	Table Read Protection Block 1
   213                           ;	EBTR1 = OFF, Block 1 (004000-007FFFh) not protected from table reads executed in other blocks
   214                           ;	Table Read Protection Block 2
   215                           ;	EBTR2 = OFF, Block 2 (008000-00BFFFh) not protected from table reads executed in other blocks
   216                           ;	Table Read Protection Block 3
   217                           ;	EBTR3 = OFF, Block 3 (00C000-00FFFFh) not protected from table reads executed in other blocks
   218                           
   219                           ; Config register CONFIG7H @ 0x30000D
   220                           ;	Boot Block Table Read Protection bit
   221                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in other blocks
   222                           
   223                           	psect	config
   224  300000                     	org	0
   225  300000  FF                 	db	255
   226  300001                     	org	1
   227  300001  02                 	db	2
   228  300002                     	org	2
   229  300002  1F                 	db	31
   230  300003                     	org	3
   231  300003  1E                 	db	30
   232  300004                     	org	4
   233  300004  FF                 	db	255
   234  300005                     	org	5
   235  300005  8B                 	db	139
   236  300006                     	org	6
   237  300006  85                 	db	133
   238  300007                     	org	7
   239  300007  FF                 	db	255
   240  300008                     	org	8
   241  300008  0F                 	db	15
   242  300009                     	org	9
   243  300009  C0                 	db	192
   244  30000A                     	org	10
   245  30000A  0F                 	db	15
   246  30000B                     	org	11
   247  30000B  E0                 	db	224
   248  30000C                     	org	12
   249  30000C  0F                 	db	15
   250  30000D                     	org	13
   251  30000D  40                 	db	64
   252                           
   253                           ; Config register IDLOC0 @ 0x200000
   254                           ;	unspecified using default value
   255                           
   256                           ; Config register IDLOC1 @ 0x200001
   257                           ;	unspecified using default value
   258                           
   259                           ; Config register IDLOC2 @ 0x200002
   260                           ;	unspecified using default value
   261                           
   262                           ; Config register IDLOC3 @ 0x200003
   263                           ;	unspecified using default value
   264                           
   265                           ; Config register IDLOC4 @ 0x200004
   266                           ;	unspecified using default value
   267                           
   268                           ; Config register IDLOC5 @ 0x200005
   269                           ;	unspecified using default value
   270                           
   271                           ; Config register IDLOC6 @ 0x200006
   272                           ;	unspecified using default value
   273                           
   274                           ; Config register IDLOC7 @ 0x200007
   275                           ;	unspecified using default value
   276                           
   277                           	psect	idloc
   278  200000                     	org	0
   279  200000  FF                 	db	255
   280  200001                     	org	1
   281  200001  FF                 	db	255
   282  200002                     	org	2
   283  200002  FF                 	db	255
   284  200003                     	org	3
   285  200003  FF                 	db	255
   286  200004                     	org	4
   287  200004  FF                 	db	255
   288  200005                     	org	5
   289  200005  FF                 	db	255
   290  200006                     	org	6
   291  200006  FF                 	db	255
   292  200007                     	org	7
   293  200007  FF                 	db	255
   294                           
   295                           	psect	smallconst
   296  000000                     __smallconst:
   297                           	opt callstack 0
   298                           
   299                           	psect	mediumconst
   300  000000                     __mediumconst:
   301                           	opt callstack 0	; top of RAM usage
   302                           
   303                           	psect	reset_vec
   304  000000                     
   305                           ; No powerup routine
   306                           ; No interrupt routine
   307  0000                     
   308                           ;Initialize the stack pointer (FSR1)
   309  0000                     
   310                           	psect	init
   311  000000                     start:
   312                           	opt callstack 0
   313  000000  EF9E  F07F         	goto	start_initialization	;jump to C runtime clear & initialization
   314                           
   315                           	psect	text
   316  000000                     intlevel0:
   317                           	opt callstack 0
   318  000000                     intlevel1:
   319                           	opt callstack 0
   320  000000                     intlevel2:
   321                           	opt callstack 0
   322  000000                     intlevel3:
   323                           	opt callstack 0
   324                           
   325                           	psect	ramtop
   326  001000                     __ramtop:
   327                           	opt callstack 0
   328                           
   329                           	psect	stack
   330  000000                     ___sp:
   331                           	opt callstack 0
   332  000000                     ___inthi_sp:
   333                           	opt callstack 0
   334  000000                     ___intlo_sp:
   335                           	opt callstack 0
   336                           tosu	equ	0xFFF
   337                           tosh	equ	0xFFE
   338                           tosl	equ	0xFFD
   339                           stkptr	equ	0xFFC
   340                           pclatu	equ	0xFFB
   341                           pclath	equ	0xFFA
   342                           pcl	equ	0xFF9
   343                           tblptru	equ	0xFF8
   344                           tblptrh	equ	0xFF7
   345                           tblptrl	equ	0xFF6
   346                           tablat	equ	0xFF5
   347                           prodh	equ	0xFF4
   348                           prodl	equ	0xFF3
   349                           indf0	equ	0xFEF
   350                           postinc0	equ	0xFEE
   351                           postdec0	equ	0xFED
   352                           preinc0	equ	0xFEC
   353                           plusw0	equ	0xFEB
   354                           fsr0h	equ	0xFEA
   355                           fsr0l	equ	0xFE9
   356                           wreg	equ	0xFE8
   357                           indf1	equ	0xFE7
   358                           postinc1	equ	0xFE6
   359                           postdec1	equ	0xFE5
   360                           preinc1	equ	0xFE4
   361                           plusw1	equ	0xFE3
   362                           fsr1h	equ	0xFE2
   363                           fsr1l	equ	0xFE1
   364                           bsr	equ	0xFE0
   365                           indf2	equ	0xFDF
   366                           postinc2	equ	0xFDE
   367                           postdec2	equ	0xFDD
   368                           preinc2	equ	0xFDC
   369                           plusw2	equ	0xFDB
   370                           fsr2h	equ	0xFDA
   371                           fsr2l	equ	0xFD9
   372                           status	equ	0xFD8


Microchip Technology PIC18 Macro Assembler V2.10 build 88905656 
Symbol Table                                                                                               Sat Sep 19 23:49:00 2020

                __S1 001A                 ___sp 0000                 _main FFBE                 start 0000  
              __HRAM 0000                __LRAM 0001         __mediumconst 0000               stackhi 000F5F  
             stacklo 000060           __accesstop 000060           ___inthi_sp 0000           ___intlo_sp 0000  
            __ramtop 1000  start_initialization FF3C          __smallconst 0000             intlevel0 0000  
           intlevel1 0000             intlevel2 0000             intlevel3 0000             reset_vec 0000  
