Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Dec 13 21:38:07 2017
| Host         : LAPTOP-MKE09LNG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a75t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              19 |            9 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              12 |            6 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------+------------------------+-----------------------+------------------+----------------+
|     Clock Signal    |      Enable Signal     |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+---------------------+------------------------+-----------------------+------------------+----------------+
|  myvga/clk_vga      | myvga/hsync_r_i_1_n_0  | myvga/clk_vga_i_2_n_0 |                1 |              1 |
|  myvga/clk_vga      | myvga/vsync_r_i_1_n_0  | myvga/clk_vga_i_2_n_0 |                1 |              1 |
|  CLK50MHZ_IBUF_BUFG |                        | myvga/clk_vga_i_2_n_0 |                1 |              1 |
|  myvga/clk_vga      | myvga/y_cnt[9]_i_1_n_0 | myvga/clk_vga_i_2_n_0 |                4 |             10 |
|  myvga/clk_vga      |                        | myvga/clk_vga_i_2_n_0 |                8 |             18 |
+---------------------+------------------------+-----------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 10     |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


