Analysis & Synthesis report for RISCV-1
Thu Dec 21 15:16:15 2017
Quartus Prime Version 16.0.2 Build 222 07/20/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |RISCV-1|SRAMController:inst10|aktuellerZustand
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for InstructionMemory:inst11|altsyncram:altsyncram_component|altsyncram_u0s3:auto_generated
 16. Source assignments for sld_signaltap:auto_signaltap_0
 17. Parameter Settings for User Entity Instance: InstructionMemory:inst11|altsyncram:altsyncram_component
 18. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 19. altsyncram Parameter Settings by Entity Instance
 20. SignalTap II Logic Analyzer Settings
 21. Post-Synthesis Netlist Statistics for Top Partition
 22. Elapsed Time Per Partition
 23. Connections to In-System Debugging Instance "auto_signaltap_0"
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Dec 21 15:16:15 2017           ;
; Quartus Prime Version              ; 16.0.2 Build 222 07/20/2016 SJ Standard Edition ;
; Revision Name                      ; RISCV-1                                         ;
; Top-level Entity Name              ; RISCV-1                                         ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 9,599                                           ;
;     Total combinational functions  ; 4,709                                           ;
;     Dedicated logic registers      ; 6,437                                           ;
; Total registers                    ; 6437                                            ;
; Total pins                         ; 71                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 81,792                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; RISCV-1            ; RISCV-1            ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                     ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------+
; RISCV-1.bdf                                                        ; yes             ; User Block Diagram/Schematic File            ; /student/home/walterdo/hardware_entwurf/riskv/RISCV-1.bdf                                                        ;             ;
; decode.vhd                                                         ; yes             ; User VHDL File                               ; /student/home/walterdo/hardware_entwurf/riskv/decode.vhd                                                         ;             ;
; constants.vhd                                                      ; yes             ; User VHDL File                               ; /student/home/walterdo/hardware_entwurf/riskv/constants.vhd                                                      ;             ;
; mux.vhd                                                            ; yes             ; User VHDL File                               ; /student/home/walterdo/hardware_entwurf/riskv/mux.vhd                                                            ;             ;
; DecodeStage.vhd                                                    ; yes             ; User VHDL File                               ; /student/home/walterdo/hardware_entwurf/riskv/DecodeStage.vhd                                                    ;             ;
; ExecuteStage.vhd                                                   ; yes             ; User VHDL File                               ; /student/home/walterdo/hardware_entwurf/riskv/ExecuteStage.vhd                                                   ;             ;
; MemStage.vhd                                                       ; yes             ; User VHDL File                               ; /student/home/walterdo/hardware_entwurf/riskv/MemStage.vhd                                                       ;             ;
; Forward.vhd                                                        ; yes             ; User VHDL File                               ; /student/home/walterdo/hardware_entwurf/riskv/Forward.vhd                                                        ;             ;
; FetchStage.vhd                                                     ; yes             ; User VHDL File                               ; /student/home/walterdo/hardware_entwurf/riskv/FetchStage.vhd                                                     ;             ;
; Fetch.vhd                                                          ; yes             ; User VHDL File                               ; /student/home/walterdo/hardware_entwurf/riskv/Fetch.vhd                                                          ;             ;
; MemMux.vhd                                                         ; yes             ; User VHDL File                               ; /student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd                                                         ;             ;
; SRAMController.vhd                                                 ; yes             ; User VHDL File                               ; /student/home/walterdo/hardware_entwurf/riskv/SRAMController.vhd                                                 ;             ;
; InstructionMemory.vhd                                              ; yes             ; User Wizard-Generated File                   ; /student/home/walterdo/hardware_entwurf/riskv/InstructionMemory.vhd                                              ;             ;
; SevenSeg.vhd                                                       ; yes             ; User VHDL File                               ; /student/home/walterdo/hardware_entwurf/riskv/SevenSeg.vhd                                                       ;             ;
; ALUTest.vhd                                                        ; yes             ; Auto-Found VHDL File                         ; /student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd                                                        ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; /opt/altera/16.0.0/quartus/libraries/megafunctions/altsyncram.tdf                                                ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; /opt/altera/16.0.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                         ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; /opt/altera/16.0.0/quartus/libraries/megafunctions/lpm_mux.inc                                                   ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; /opt/altera/16.0.0/quartus/libraries/megafunctions/lpm_decode.inc                                                ;             ;
; aglobal160.inc                                                     ; yes             ; Megafunction                                 ; /opt/altera/16.0.0/quartus/libraries/megafunctions/aglobal160.inc                                                ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; /opt/altera/16.0.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                 ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; /opt/altera/16.0.0/quartus/libraries/megafunctions/altrom.inc                                                    ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; /opt/altera/16.0.0/quartus/libraries/megafunctions/altram.inc                                                    ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; /opt/altera/16.0.0/quartus/libraries/megafunctions/altdpram.inc                                                  ;             ;
; db/altsyncram_u0s3.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /student/home/walterdo/hardware_entwurf/riskv/db/altsyncram_u0s3.tdf                                             ;             ;
; test12dec.hex                                                      ; yes             ; Auto-Found Memory Initialization File        ; /student/home/walterdo/hardware_entwurf/riskv/test12dec.hex                                                      ;             ;
; RegSet.vhd                                                         ; yes             ; Auto-Found VHDL File                         ; /student/home/walterdo/hardware_entwurf/riskv/RegSet.vhd                                                         ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; /opt/altera/16.0.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                             ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; /opt/altera/16.0.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                        ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; /opt/altera/16.0.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                           ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; /opt/altera/16.0.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                              ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; /opt/altera/16.0.0/quartus/libraries/megafunctions/lpm_constant.inc                                              ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; /opt/altera/16.0.0/quartus/libraries/megafunctions/dffeea.inc                                                    ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; /opt/altera/16.0.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                 ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; /opt/altera/16.0.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                  ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; /opt/altera/16.0.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                        ;             ;
; db/altsyncram_v124.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /student/home/walterdo/hardware_entwurf/riskv/db/altsyncram_v124.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; /opt/altera/16.0.0/quartus/libraries/megafunctions/altdpram.tdf                                                  ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; /opt/altera/16.0.0/quartus/libraries/others/maxplus2/memmodes.inc                                                ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; /opt/altera/16.0.0/quartus/libraries/megafunctions/a_hdffe.inc                                                   ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; /opt/altera/16.0.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                           ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; /opt/altera/16.0.0/quartus/libraries/megafunctions/altsyncram.inc                                                ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; /opt/altera/16.0.0/quartus/libraries/megafunctions/lpm_mux.tdf                                                   ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; /opt/altera/16.0.0/quartus/libraries/megafunctions/muxlut.inc                                                    ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; /opt/altera/16.0.0/quartus/libraries/megafunctions/bypassff.inc                                                  ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; /opt/altera/16.0.0/quartus/libraries/megafunctions/altshift.inc                                                  ;             ;
; db/mux_ssc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; /student/home/walterdo/hardware_entwurf/riskv/db/mux_ssc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; /opt/altera/16.0.0/quartus/libraries/megafunctions/lpm_decode.tdf                                                ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; /opt/altera/16.0.0/quartus/libraries/megafunctions/declut.inc                                                    ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; /opt/altera/16.0.0/quartus/libraries/megafunctions/lpm_compare.inc                                               ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; /student/home/walterdo/hardware_entwurf/riskv/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; /opt/altera/16.0.0/quartus/libraries/megafunctions/lpm_counter.tdf                                               ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; /opt/altera/16.0.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                               ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; /opt/altera/16.0.0/quartus/libraries/megafunctions/cmpconst.inc                                                  ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; /opt/altera/16.0.0/quartus/libraries/megafunctions/lpm_counter.inc                                               ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; /opt/altera/16.0.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                       ;             ;
; db/cntr_jii.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /student/home/walterdo/hardware_entwurf/riskv/db/cntr_jii.tdf                                                    ;             ;
; db/cmpr_vgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /student/home/walterdo/hardware_entwurf/riskv/db/cmpr_vgc.tdf                                                    ;             ;
; db/cntr_i6j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /student/home/walterdo/hardware_entwurf/riskv/db/cntr_i6j.tdf                                                    ;             ;
; db/cntr_egi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /student/home/walterdo/hardware_entwurf/riskv/db/cntr_egi.tdf                                                    ;             ;
; db/cmpr_qgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /student/home/walterdo/hardware_entwurf/riskv/db/cmpr_qgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /student/home/walterdo/hardware_entwurf/riskv/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /student/home/walterdo/hardware_entwurf/riskv/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; /opt/altera/16.0.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; /opt/altera/16.0.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                 ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; /opt/altera/16.0.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                             ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; /opt/altera/16.0.0/quartus/libraries/megafunctions/sld_hub.vhd                                                   ; altera_sld  ;
; db/ip/sld8ecfd4c3/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /student/home/walterdo/hardware_entwurf/riskv/db/ip/sld8ecfd4c3/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /student/home/walterdo/hardware_entwurf/riskv/db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; /student/home/walterdo/hardware_entwurf/riskv/db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /student/home/walterdo/hardware_entwurf/riskv/db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; /student/home/walterdo/hardware_entwurf/riskv/db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /student/home/walterdo/hardware_entwurf/riskv/db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; /opt/altera/16.0.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                              ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 9,599          ;
;                                             ;                ;
; Total combinational functions               ; 4709           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 3176           ;
;     -- 3 input functions                    ; 1171           ;
;     -- <=2 input functions                  ; 362            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 4400           ;
;     -- arithmetic mode                      ; 309            ;
;                                             ;                ;
; Total registers                             ; 6437           ;
;     -- Dedicated logic registers            ; 6437           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 71             ;
; Total memory bits                           ; 81792          ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 5054           ;
; Total fan-out                               ; 44087          ;
; Average fan-out                             ; 3.76           ;
+---------------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                 ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |RISCV-1                                                                                                                                ; 4709 (1)          ; 6437 (0)     ; 81792       ; 0            ; 0       ; 0         ; 71   ; 0            ; |RISCV-1                                                                                                                                                                                                                                                                                                                                            ; RISCV-1                           ; work         ;
;    |ALUTest:alu|                                                                                                                        ; 843 (843)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|ALUTest:alu                                                                                                                                                                                                                                                                                                                                ; ALUTest                           ; work         ;
;    |DecodeStage:inst2|                                                                                                                  ; 0 (0)             ; 66 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|DecodeStage:inst2                                                                                                                                                                                                                                                                                                                          ; DecodeStage                       ; work         ;
;    |ExecuteStage:inst3|                                                                                                                 ; 114 (114)         ; 176 (176)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|ExecuteStage:inst3                                                                                                                                                                                                                                                                                                                         ; ExecuteStage                      ; work         ;
;    |Fetch:inst7|                                                                                                                        ; 86 (86)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|Fetch:inst7                                                                                                                                                                                                                                                                                                                                ; Fetch                             ; work         ;
;    |FetchStage:inst6|                                                                                                                   ; 60 (60)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|FetchStage:inst6                                                                                                                                                                                                                                                                                                                           ; FetchStage                        ; work         ;
;    |Forward:inst5|                                                                                                                      ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|Forward:inst5                                                                                                                                                                                                                                                                                                                              ; Forward                           ; work         ;
;    |InstructionMemory:inst11|                                                                                                           ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|InstructionMemory:inst11                                                                                                                                                                                                                                                                                                                   ; InstructionMemory                 ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|InstructionMemory:inst11|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;          |altsyncram_u0s3:auto_generated|                                                                                               ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|InstructionMemory:inst11|altsyncram:altsyncram_component|altsyncram_u0s3:auto_generated                                                                                                                                                                                                                                                    ; altsyncram_u0s3                   ; work         ;
;    |MemMux:inst9|                                                                                                                       ; 154 (154)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|MemMux:inst9                                                                                                                                                                                                                                                                                                                               ; MemMux                            ; work         ;
;    |MemStage:inst4|                                                                                                                     ; 0 (0)             ; 42 (42)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|MemStage:inst4                                                                                                                                                                                                                                                                                                                             ; MemStage                          ; work         ;
;    |RegSet:registers|                                                                                                                   ; 1385 (1385)       ; 992 (992)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|RegSet:registers                                                                                                                                                                                                                                                                                                                           ; RegSet                            ; work         ;
;    |SRAMController:inst10|                                                                                                              ; 92 (92)           ; 111 (111)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|SRAMController:inst10                                                                                                                                                                                                                                                                                                                      ; SRAMController                    ; work         ;
;    |SevenSeg:inst1|                                                                                                                     ; 0 (0)             ; 56 (56)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|SevenSeg:inst1                                                                                                                                                                                                                                                                                                                             ; SevenSeg                          ; work         ;
;    |decode:dec|                                                                                                                         ; 226 (226)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|decode:dec                                                                                                                                                                                                                                                                                                                                 ; decode                            ; work         ;
;    |mux:inst|                                                                                                                           ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|mux:inst                                                                                                                                                                                                                                                                                                                                   ; mux                               ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 124 (1)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 123 (0)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 123 (0)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 123 (1)           ; 90 (5)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 122 (0)           ; 85 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 122 (83)          ; 85 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 1576 (2)          ; 4872 (766)   ; 49024       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 1574 (0)          ; 4106 (0)     ; 49024       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 1574 (89)         ; 4106 (1606)  ; 49024       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 17 (0)            ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_ssc:auto_generated|                                                                                              ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                              ; mux_ssc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)             ; 0 (0)        ; 49024       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_v124:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 49024       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v124:auto_generated                                                                                                                                                 ; altsyncram_v124                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 59 (59)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 896 (1)           ; 1931 (1)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 766 (0)           ; 1915 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)             ; 1149 (1149)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 766 (0)           ; 766 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:296:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:296:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:297:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:297:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:298:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:298:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:303:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:303:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:304:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:304:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:308:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:308:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:309:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:309:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:310:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:310:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:312:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:312:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:314:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:314:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:315:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:315:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:316:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:316:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:317:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:317:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:318:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:318:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:319:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:319:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:320:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:320:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:321:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:321:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:322:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:322:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:323:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:323:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:324:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:324:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:325:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:325:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:326:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:326:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:327:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:327:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:328:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:328:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:329:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:329:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:330:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:330:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:331:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:331:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:332:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:332:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:333:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:333:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:334:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:334:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:335:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:335:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:336:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:336:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:337:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:337:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:338:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:338:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:339:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:339:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:340:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:340:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:341:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:341:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:342:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:342:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:343:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:343:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:344:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:344:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:345:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:345:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:346:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:346:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:347:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:347:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:348:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:348:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:349:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:349:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:350:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:350:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:351:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:351:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:352:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:352:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:353:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:353:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:354:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:354:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:355:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:355:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:356:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:356:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:357:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:357:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:358:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:358:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:359:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:359:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:360:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:360:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:361:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:361:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:362:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:362:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:363:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:363:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:364:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:364:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:365:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:365:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:366:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:366:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:367:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:367:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:368:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:368:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:369:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:369:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:370:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:370:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:371:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:371:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:372:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:372:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:373:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:373:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:374:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:374:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:375:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:375:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:376:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:376:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:377:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:377:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:378:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:378:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:379:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:379:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:380:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:380:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:381:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:381:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:382:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:382:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 129 (129)         ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 452 (12)          ; 434 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 11 (0)            ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_jii:auto_generated|                                                                                             ; 11 (11)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jii:auto_generated                                                             ; cntr_jii                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_i6j:auto_generated|                                                                                             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated                                                                                      ; cntr_i6j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_egi:auto_generated|                                                                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                            ; cntr_egi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 383 (383)         ; 383 (383)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV-1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------+
; InstructionMemory:inst11|altsyncram:altsyncram_component|altsyncram_u0s3:auto_generated|ALTSYNCRAM                                                                                                    ; AUTO ; True Dual Port   ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; test12dec.hex ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v124:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 383          ; 128          ; 383          ; 49024 ; None          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                              ; IP Include File       ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |RISCV-1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                       ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |RISCV-1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                       ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |RISCV-1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                       ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |RISCV-1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                       ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |RISCV-1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                       ;
; Altera ; ROM: 2-PORT  ; 16.0    ; N/A          ; N/A          ; |RISCV-1|InstructionMemory:inst11                                                                                                                                                                                                                                            ; InstructionMemory.vhd ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RISCV-1|SRAMController:inst10|aktuellerZustand                                                                                                ;
+--------------------------------+--------------------------------+-------------------------------+------------------------------+-------------------------------+
; Name                           ; aktuellerZustand.writeHighByte ; aktuellerZustand.readHighByte ; aktuellerZustand.readLowByte ; aktuellerZustand.waitMemInstr ;
+--------------------------------+--------------------------------+-------------------------------+------------------------------+-------------------------------+
; aktuellerZustand.waitMemInstr  ; 0                              ; 0                             ; 0                            ; 0                             ;
; aktuellerZustand.readLowByte   ; 0                              ; 0                             ; 1                            ; 1                             ;
; aktuellerZustand.readHighByte  ; 0                              ; 1                             ; 0                            ; 1                             ;
; aktuellerZustand.writeHighByte ; 1                              ; 0                             ; 0                            ; 1                             ;
+--------------------------------+--------------------------------+-------------------------------+------------------------------+-------------------------------+


+---------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                ;
+----------------------------------------------+----------------------------------------------------+
; Register name                                ; Reason for Removal                                 ;
+----------------------------------------------+----------------------------------------------------+
; SRAMController:inst10|SRAM_Chip_Enable_N     ; Stuck at GND due to stuck port data_in             ;
; SRAMController:inst10|SRAM_data_store[0]~en  ; Lost fanout                                        ;
; SRAMController:inst10|SRAM_data_store[1]~en  ; Lost fanout                                        ;
; SRAMController:inst10|SRAM_data_store[2]~en  ; Lost fanout                                        ;
; SRAMController:inst10|SRAM_data_store[3]~en  ; Lost fanout                                        ;
; SRAMController:inst10|SRAM_data_store[4]~en  ; Lost fanout                                        ;
; SRAMController:inst10|SRAM_data_store[5]~en  ; Lost fanout                                        ;
; SRAMController:inst10|SRAM_data_store[6]~en  ; Lost fanout                                        ;
; SRAMController:inst10|SRAM_data_store[7]~en  ; Lost fanout                                        ;
; SRAMController:inst10|SRAM_data_store[8]~en  ; Lost fanout                                        ;
; SRAMController:inst10|SRAM_data_store[9]~en  ; Lost fanout                                        ;
; SRAMController:inst10|SRAM_data_store[10]~en ; Lost fanout                                        ;
; SRAMController:inst10|SRAM_data_store[11]~en ; Lost fanout                                        ;
; SRAMController:inst10|SRAM_data_store[12]~en ; Lost fanout                                        ;
; SRAMController:inst10|SRAM_data_store[13]~en ; Lost fanout                                        ;
; SRAMController:inst10|SRAM_data_store[14]~en ; Lost fanout                                        ;
; SRAMController:inst10|SRAM_data_store[15]~en ; Lost fanout                                        ;
; ExecuteStage:inst3|ClearO                    ; Merged with DecodeStage:inst2|ClearO               ;
; SRAMController:inst10|SRAM_address_store[19] ; Merged with SRAMController:inst10|SRAM_address[19] ;
; SRAMController:inst10|SRAM_address_store[18] ; Merged with SRAMController:inst10|SRAM_address[18] ;
; SRAMController:inst10|SRAM_address_store[17] ; Merged with SRAMController:inst10|SRAM_address[17] ;
; SRAMController:inst10|SRAM_address_store[16] ; Merged with SRAMController:inst10|SRAM_address[16] ;
; SRAMController:inst10|SRAM_address_store[15] ; Merged with SRAMController:inst10|SRAM_address[15] ;
; SRAMController:inst10|SRAM_address_store[14] ; Merged with SRAMController:inst10|SRAM_address[14] ;
; SRAMController:inst10|SRAM_address_store[13] ; Merged with SRAMController:inst10|SRAM_address[13] ;
; SRAMController:inst10|SRAM_address_store[12] ; Merged with SRAMController:inst10|SRAM_address[12] ;
; SRAMController:inst10|SRAM_address_store[11] ; Merged with SRAMController:inst10|SRAM_address[11] ;
; SRAMController:inst10|SRAM_address_store[10] ; Merged with SRAMController:inst10|SRAM_address[10] ;
; SRAMController:inst10|SRAM_address_store[9]  ; Merged with SRAMController:inst10|SRAM_address[9]  ;
; SRAMController:inst10|SRAM_address_store[8]  ; Merged with SRAMController:inst10|SRAM_address[8]  ;
; SRAMController:inst10|SRAM_address_store[7]  ; Merged with SRAMController:inst10|SRAM_address[7]  ;
; SRAMController:inst10|SRAM_address_store[6]  ; Merged with SRAMController:inst10|SRAM_address[6]  ;
; SRAMController:inst10|SRAM_address_store[5]  ; Merged with SRAMController:inst10|SRAM_address[5]  ;
; SRAMController:inst10|SRAM_address_store[4]  ; Merged with SRAMController:inst10|SRAM_address[4]  ;
; SRAMController:inst10|SRAM_address_store[3]  ; Merged with SRAMController:inst10|SRAM_address[3]  ;
; SRAMController:inst10|SRAM_address_store[2]  ; Merged with SRAMController:inst10|SRAM_address[2]  ;
; SRAMController:inst10|SRAM_address_store[1]  ; Merged with SRAMController:inst10|SRAM_address[1]  ;
; RegSet:registers|Registers[0][0]             ; Stuck at GND due to stuck port data_in             ;
; RegSet:registers|Registers[0][10]            ; Stuck at GND due to stuck port data_in             ;
; RegSet:registers|Registers[0][11]            ; Stuck at GND due to stuck port data_in             ;
; RegSet:registers|Registers[0][12]            ; Stuck at GND due to stuck port data_in             ;
; RegSet:registers|Registers[0][13]            ; Stuck at GND due to stuck port data_in             ;
; RegSet:registers|Registers[0][14]            ; Stuck at GND due to stuck port data_in             ;
; RegSet:registers|Registers[0][15]            ; Stuck at GND due to stuck port data_in             ;
; RegSet:registers|Registers[0][16]            ; Stuck at GND due to stuck port data_in             ;
; RegSet:registers|Registers[0][17]            ; Stuck at GND due to stuck port data_in             ;
; RegSet:registers|Registers[0][18]            ; Stuck at GND due to stuck port data_in             ;
; RegSet:registers|Registers[0][19]            ; Stuck at GND due to stuck port data_in             ;
; RegSet:registers|Registers[0][1]             ; Stuck at GND due to stuck port data_in             ;
; RegSet:registers|Registers[0][20]            ; Stuck at GND due to stuck port data_in             ;
; RegSet:registers|Registers[0][21]            ; Stuck at GND due to stuck port data_in             ;
; RegSet:registers|Registers[0][22]            ; Stuck at GND due to stuck port data_in             ;
; RegSet:registers|Registers[0][23]            ; Stuck at GND due to stuck port data_in             ;
; RegSet:registers|Registers[0][24]            ; Stuck at GND due to stuck port data_in             ;
; RegSet:registers|Registers[0][25]            ; Stuck at GND due to stuck port data_in             ;
; RegSet:registers|Registers[0][26]            ; Stuck at GND due to stuck port data_in             ;
; RegSet:registers|Registers[0][27]            ; Stuck at GND due to stuck port data_in             ;
; RegSet:registers|Registers[0][28]            ; Stuck at GND due to stuck port data_in             ;
; RegSet:registers|Registers[0][29]            ; Stuck at GND due to stuck port data_in             ;
; RegSet:registers|Registers[0][2]             ; Stuck at GND due to stuck port data_in             ;
; RegSet:registers|Registers[0][30]            ; Stuck at GND due to stuck port data_in             ;
; RegSet:registers|Registers[0][31]            ; Stuck at GND due to stuck port data_in             ;
; RegSet:registers|Registers[0][3]             ; Stuck at GND due to stuck port data_in             ;
; RegSet:registers|Registers[0][4]             ; Stuck at GND due to stuck port data_in             ;
; RegSet:registers|Registers[0][5]             ; Stuck at GND due to stuck port data_in             ;
; RegSet:registers|Registers[0][6]             ; Stuck at GND due to stuck port data_in             ;
; RegSet:registers|Registers[0][7]             ; Stuck at GND due to stuck port data_in             ;
; RegSet:registers|Registers[0][8]             ; Stuck at GND due to stuck port data_in             ;
; RegSet:registers|Registers[0][9]             ; Stuck at GND due to stuck port data_in             ;
; Total Number of Removed Registers = 69       ;                                                    ;
+----------------------------------------------+----------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 6437  ;
; Number of registers using Synchronous Clear  ; 79    ;
; Number of registers using Synchronous Load   ; 131   ;
; Number of registers using Asynchronous Clear ; 3099  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2793  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; SRAMController:inst10|SRAM_Read_Enable_N                                                                                                                                                                                                                                                                                        ; 2       ;
; SRAMController:inst10|SRAM_Write_Enable_N                                                                                                                                                                                                                                                                                       ; 2       ;
; FetchStage:inst6|PCO[2]                                                                                                                                                                                                                                                                                                         ; 2       ;
; FetchStage:inst6|PCO[3]                                                                                                                                                                                                                                                                                                         ; 2       ;
; FetchStage:inst6|PCO[4]                                                                                                                                                                                                                                                                                                         ; 2       ;
; FetchStage:inst6|PCO[5]                                                                                                                                                                                                                                                                                                         ; 2       ;
; FetchStage:inst6|PCO[6]                                                                                                                                                                                                                                                                                                         ; 2       ;
; FetchStage:inst6|PCO[7]                                                                                                                                                                                                                                                                                                         ; 2       ;
; FetchStage:inst6|PCO[8]                                                                                                                                                                                                                                                                                                         ; 2       ;
; FetchStage:inst6|PCO[9]                                                                                                                                                                                                                                                                                                         ; 2       ;
; FetchStage:inst6|PCO[10]                                                                                                                                                                                                                                                                                                        ; 2       ;
; FetchStage:inst6|PCO[11]                                                                                                                                                                                                                                                                                                        ; 2       ;
; FetchStage:inst6|PCO[12]                                                                                                                                                                                                                                                                                                        ; 2       ;
; FetchStage:inst6|PCO[13]                                                                                                                                                                                                                                                                                                        ; 2       ;
; FetchStage:inst6|PCO[14]                                                                                                                                                                                                                                                                                                        ; 2       ;
; FetchStage:inst6|PCO[15]                                                                                                                                                                                                                                                                                                        ; 2       ;
; FetchStage:inst6|PCO[16]                                                                                                                                                                                                                                                                                                        ; 2       ;
; FetchStage:inst6|PCO[17]                                                                                                                                                                                                                                                                                                        ; 2       ;
; FetchStage:inst6|PCO[18]                                                                                                                                                                                                                                                                                                        ; 2       ;
; FetchStage:inst6|PCO[19]                                                                                                                                                                                                                                                                                                        ; 2       ;
; FetchStage:inst6|PCO[20]                                                                                                                                                                                                                                                                                                        ; 2       ;
; FetchStage:inst6|PCO[21]                                                                                                                                                                                                                                                                                                        ; 2       ;
; FetchStage:inst6|PCO[22]                                                                                                                                                                                                                                                                                                        ; 2       ;
; FetchStage:inst6|PCO[23]                                                                                                                                                                                                                                                                                                        ; 2       ;
; FetchStage:inst6|PCO[24]                                                                                                                                                                                                                                                                                                        ; 2       ;
; FetchStage:inst6|PCO[25]                                                                                                                                                                                                                                                                                                        ; 2       ;
; FetchStage:inst6|PCO[26]                                                                                                                                                                                                                                                                                                        ; 2       ;
; FetchStage:inst6|PCO[27]                                                                                                                                                                                                                                                                                                        ; 2       ;
; FetchStage:inst6|PCO[28]                                                                                                                                                                                                                                                                                                        ; 2       ;
; FetchStage:inst6|PCO[29]                                                                                                                                                                                                                                                                                                        ; 2       ;
; FetchStage:inst6|PCO[30]                                                                                                                                                                                                                                                                                                        ; 2       ;
; FetchStage:inst6|PCO[31]                                                                                                                                                                                                                                                                                                        ; 2       ;
; RegSet:registers|Registers[1][0]                                                                                                                                                                                                                                                                                                ; 2       ;
; SRAMController:inst10|SRAM_Write_Enable_N_store                                                                                                                                                                                                                                                                                 ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 44                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |RISCV-1|ExecuteStage:inst3|MemWrEnO                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |RISCV-1|ExecuteStage:inst3|SrcData1O[24]                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |RISCV-1|ExecuteStage:inst3|SrcData2O[12]                     ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |RISCV-1|ExecuteStage:inst3|FunctO[0]                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RISCV-1|SRAMController:inst10|SRAM_data_store[9]             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RISCV-1|SRAMController:inst10|SRAM_data_store[4]             ;
; 129:1              ; 31 bits   ; 2666 LEs      ; 31 LEs               ; 2635 LEs               ; Yes        ; |RISCV-1|ExecuteStage:inst3|JumpTargetO[19]                   ;
; 11:1               ; 5 bits    ; 35 LEs        ; 10 LEs               ; 25 LEs                 ; Yes        ; |RISCV-1|ExecuteStage:inst3|DestRegNoO[0]                     ;
; 10:1               ; 19 bits   ; 114 LEs       ; 57 LEs               ; 57 LEs                 ; Yes        ; |RISCV-1|ExecuteStage:inst3|ImmO[15]                          ;
; 15:1               ; 5 bits    ; 50 LEs        ; 10 LEs               ; 40 LEs                 ; Yes        ; |RISCV-1|ExecuteStage:inst3|ImmO[7]                           ;
; 15:1               ; 4 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |RISCV-1|ExecuteStage:inst3|ImmO[4]                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RISCV-1|SRAMController:inst10|SRAM_data[9]~reg0              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RISCV-1|SRAMController:inst10|SRAM_data[1]~reg0              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |RISCV-1|ALUTest:alu|MemWrData[2]                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |RISCV-1|ALUTest:alu|JumpTargetO[22]                          ;
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |RISCV-1|Fetch:inst7|PCNext[28]                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |RISCV-1|MemMux:inst9|Mux58                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |RISCV-1|SRAMController:inst10|aktuellerZustand               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |RISCV-1|ALUTest:alu|X[8]                                     ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |RISCV-1|Fetch:inst7|ImemAddr[3]                              ;
; 4:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; No         ; |RISCV-1|decode:dec|Mux3                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |RISCV-1|MemMux:inst9|Mux105                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |RISCV-1|ALUTest:alu|MemWrData[16]                            ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; No         ; |RISCV-1|decode:dec|SrcRegNo2[2]                              ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |RISCV-1|MemMux:inst9|WrData[18]                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |RISCV-1|SRAMController:inst10|aktuellerZustand.writeHighByte ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |RISCV-1|ALUTest:alu|MemWrData[9]                             ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |RISCV-1|ALUTest:alu|MemWrData[26]                            ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; No         ; |RISCV-1|decode:dec|SrcRegNo1[1]                              ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |RISCV-1|RegSet:registers|Mux28                               ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |RISCV-1|RegSet:registers|Mux45                               ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; No         ; |RISCV-1|decode:dec|Add0                                      ;
; 11:1               ; 7 bits    ; 49 LEs        ; 42 LEs               ; 7 LEs                  ; No         ; |RISCV-1|MemMux:inst9|WrData[14]                              ;
; 15:1               ; 8 bits    ; 80 LEs        ; 56 LEs               ; 24 LEs                 ; No         ; |RISCV-1|ALUTest:alu|Result                                   ;
; 16:1               ; 7 bits    ; 70 LEs        ; 56 LEs               ; 14 LEs                 ; No         ; |RISCV-1|ALUTest:alu|Result                                   ;
; 16:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |RISCV-1|ALUTest:alu|Result                                   ;
; 17:1               ; 4 bits    ; 44 LEs        ; 32 LEs               ; 12 LEs                 ; No         ; |RISCV-1|ALUTest:alu|Result                                   ;
; 17:1               ; 2 bits    ; 22 LEs        ; 18 LEs               ; 4 LEs                  ; No         ; |RISCV-1|ALUTest:alu|Result                                   ;
; 18:1               ; 2 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; No         ; |RISCV-1|ALUTest:alu|Result                                   ;
; 19:1               ; 7 bits    ; 84 LEs        ; 42 LEs               ; 42 LEs                 ; No         ; |RISCV-1|MemMux:inst9|WrData[3]                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for InstructionMemory:inst11|altsyncram:altsyncram_component|altsyncram_u0s3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InstructionMemory:inst11|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 32                   ; Signed Integer                            ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                            ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                            ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; test12dec.hex        ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_u0s3      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_data_bits                                   ; 383                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_bits                                ; 383                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; sld_inversion_mask_length                       ; 1170                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_storage_qualifier_bits                      ; 383                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                     ;
+-------------------------------------------+----------------------------------------------------------+
; Name                                      ; Value                                                    ;
+-------------------------------------------+----------------------------------------------------------+
; Number of entity instances                ; 1                                                        ;
; Entity Instance                           ; InstructionMemory:inst11|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                          ;
;     -- WIDTH_A                            ; 32                                                       ;
;     -- NUMWORDS_A                         ; 1024                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                             ;
;     -- WIDTH_B                            ; 32                                                       ;
;     -- NUMWORDS_B                         ; 1024                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ;
+-------------------------------------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 383                 ; 383              ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 453                         ;
; cycloneiii_ff         ; 1475                        ;
;     CLR               ; 97                          ;
;     ENA               ; 36                          ;
;     ENA CLR           ; 1247                        ;
;     ENA CLR SCLR      ; 31                          ;
;     ENA CLR SLD       ; 64                          ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 3009                        ;
;     arith             ; 231                         ;
;         2 data inputs ; 57                          ;
;         3 data inputs ; 174                         ;
;     normal            ; 2778                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 65                          ;
;         2 data inputs ; 98                          ;
;         3 data inputs ; 500                         ;
;         4 data inputs ; 2114                        ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 15.00                       ;
; Average LUT depth     ; 7.32                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                             ;
+-------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------+---------+
; Name                                      ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                   ; Details ;
+-------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------+---------+
; CLOCK_50                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                            ; N/A     ;
; Fetch:inst7|ImemAddr[0]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~3                                  ; N/A     ;
; Fetch:inst7|ImemAddr[0]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~3                                  ; N/A     ;
; Fetch:inst7|ImemAddr[1]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~7                                  ; N/A     ;
; Fetch:inst7|ImemAddr[1]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~7                                  ; N/A     ;
; Fetch:inst7|ImemAddr[2]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~11                                 ; N/A     ;
; Fetch:inst7|ImemAddr[2]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~11                                 ; N/A     ;
; Fetch:inst7|ImemAddr[3]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~15                                 ; N/A     ;
; Fetch:inst7|ImemAddr[3]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~15                                 ; N/A     ;
; Fetch:inst7|ImemAddr[4]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~19                                 ; N/A     ;
; Fetch:inst7|ImemAddr[4]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~19                                 ; N/A     ;
; Fetch:inst7|ImemAddr[5]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~23                                 ; N/A     ;
; Fetch:inst7|ImemAddr[5]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~23                                 ; N/A     ;
; Fetch:inst7|ImemAddr[6]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~27                                 ; N/A     ;
; Fetch:inst7|ImemAddr[6]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~27                                 ; N/A     ;
; Fetch:inst7|ImemAddr[7]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~31                                 ; N/A     ;
; Fetch:inst7|ImemAddr[7]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~31                                 ; N/A     ;
; Fetch:inst7|ImemAddr[8]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~35                                 ; N/A     ;
; Fetch:inst7|ImemAddr[8]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~35                                 ; N/A     ;
; Fetch:inst7|ImemAddr[9]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~39                                 ; N/A     ;
; Fetch:inst7|ImemAddr[9]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~39                                 ; N/A     ;
; Fetch:inst7|InterlockI                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decode:dec|InterlockO~3                             ; N/A     ;
; Fetch:inst7|InterlockI                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decode:dec|InterlockO~3                             ; N/A     ;
; Fetch:inst7|Jump                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|JumpO~1                                 ; N/A     ;
; Fetch:inst7|Jump                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|JumpO~1                                 ; N/A     ;
; Fetch:inst7|JumpTarget[0]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|JumpTargetO[0]~15                       ; N/A     ;
; Fetch:inst7|JumpTarget[0]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|JumpTargetO[0]~15                       ; N/A     ;
; Fetch:inst7|JumpTarget[10]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|JumpTargetO[10]~11                      ; N/A     ;
; Fetch:inst7|JumpTarget[10]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|JumpTargetO[10]~11                      ; N/A     ;
; Fetch:inst7|JumpTarget[11]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|JumpTargetO[11]~12                      ; N/A     ;
; Fetch:inst7|JumpTarget[11]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|JumpTargetO[11]~12                      ; N/A     ;
; Fetch:inst7|JumpTarget[12]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|JumpTargetO[12]~16                      ; N/A     ;
; Fetch:inst7|JumpTarget[12]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|JumpTargetO[12]~16                      ; N/A     ;
; Fetch:inst7|JumpTarget[13]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|JumpTargetO[13]~17                      ; N/A     ;
; Fetch:inst7|JumpTarget[13]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|JumpTargetO[13]~17                      ; N/A     ;
; Fetch:inst7|JumpTarget[14]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|JumpTargetO[14]~18                      ; N/A     ;
; Fetch:inst7|JumpTarget[14]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|JumpTargetO[14]~18                      ; N/A     ;
; Fetch:inst7|JumpTarget[15]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|JumpTargetO[15]~19                      ; N/A     ;
; Fetch:inst7|JumpTarget[15]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|JumpTargetO[15]~19                      ; N/A     ;
; Fetch:inst7|JumpTarget[16]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|JumpTargetO[16]~21                      ; N/A     ;
; Fetch:inst7|JumpTarget[16]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|JumpTargetO[16]~21                      ; N/A     ;
; Fetch:inst7|JumpTarget[17]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|JumpTargetO[17]~24                      ; N/A     ;
; Fetch:inst7|JumpTarget[17]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|JumpTargetO[17]~24                      ; N/A     ;
; Fetch:inst7|JumpTarget[18]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|JumpTargetO[18]~26                      ; N/A     ;
; Fetch:inst7|JumpTarget[18]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|JumpTargetO[18]~26                      ; N/A     ;
; Fetch:inst7|JumpTarget[19]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|JumpTargetO[19]~28                      ; N/A     ;
; Fetch:inst7|JumpTarget[19]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|JumpTargetO[19]~28                      ; N/A     ;
; Fetch:inst7|JumpTarget[1]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|JumpTargetO[1]~31                       ; N/A     ;
; Fetch:inst7|JumpTarget[1]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|JumpTargetO[1]~31                       ; N/A     ;
; Fetch:inst7|JumpTarget[20]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|JumpTargetO[20]~33                      ; N/A     ;
; Fetch:inst7|JumpTarget[20]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|JumpTargetO[20]~33                      ; N/A     ;
; Fetch:inst7|JumpTarget[21]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|JumpTargetO[21]~35                      ; N/A     ;
; Fetch:inst7|JumpTarget[21]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|JumpTargetO[21]~35                      ; N/A     ;
; Fetch:inst7|JumpTarget[22]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|JumpTargetO[22]~37                      ; N/A     ;
; Fetch:inst7|JumpTarget[22]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|JumpTargetO[22]~37                      ; N/A     ;
; Fetch:inst7|JumpTarget[23]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|JumpTargetO[23]~39                      ; N/A     ;
; Fetch:inst7|JumpTarget[23]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|JumpTargetO[23]~39                      ; N/A     ;
; Fetch:inst7|JumpTarget[24]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|JumpTargetO[24]~41                      ; N/A     ;
; Fetch:inst7|JumpTarget[24]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|JumpTargetO[24]~41                      ; N/A     ;
; Fetch:inst7|JumpTarget[25]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|JumpTargetO[25]~43                      ; N/A     ;
; Fetch:inst7|JumpTarget[25]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|JumpTargetO[25]~43                      ; N/A     ;
; Fetch:inst7|JumpTarget[26]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|JumpTargetO[26]~45                      ; N/A     ;
; Fetch:inst7|JumpTarget[26]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|JumpTargetO[26]~45                      ; N/A     ;
; Fetch:inst7|JumpTarget[27]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|JumpTargetO[27]~47                      ; N/A     ;
; Fetch:inst7|JumpTarget[27]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|JumpTargetO[27]~47                      ; N/A     ;
; Fetch:inst7|JumpTarget[28]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|JumpTargetO[28]~48                      ; N/A     ;
; Fetch:inst7|JumpTarget[28]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|JumpTargetO[28]~48                      ; N/A     ;
; Fetch:inst7|JumpTarget[29]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|JumpTargetO[29]~50                      ; N/A     ;
; Fetch:inst7|JumpTarget[29]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|JumpTargetO[29]~50                      ; N/A     ;
; Fetch:inst7|JumpTarget[2]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|JumpTargetO[2]~2                        ; N/A     ;
; Fetch:inst7|JumpTarget[2]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|JumpTargetO[2]~2                        ; N/A     ;
; Fetch:inst7|JumpTarget[30]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|JumpTargetO[30]~52                      ; N/A     ;
; Fetch:inst7|JumpTarget[30]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|JumpTargetO[30]~52                      ; N/A     ;
; Fetch:inst7|JumpTarget[31]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|JumpTargetO[31]~54                      ; N/A     ;
; Fetch:inst7|JumpTarget[31]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|JumpTargetO[31]~54                      ; N/A     ;
; Fetch:inst7|JumpTarget[3]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|JumpTargetO[3]~3                        ; N/A     ;
; Fetch:inst7|JumpTarget[3]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|JumpTargetO[3]~3                        ; N/A     ;
; Fetch:inst7|JumpTarget[4]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|JumpTargetO[4]~4                        ; N/A     ;
; Fetch:inst7|JumpTarget[4]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|JumpTargetO[4]~4                        ; N/A     ;
; Fetch:inst7|JumpTarget[5]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|JumpTargetO[5]~5                        ; N/A     ;
; Fetch:inst7|JumpTarget[5]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|JumpTargetO[5]~5                        ; N/A     ;
; Fetch:inst7|JumpTarget[6]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|JumpTargetO[6]~6                        ; N/A     ;
; Fetch:inst7|JumpTarget[6]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|JumpTargetO[6]~6                        ; N/A     ;
; Fetch:inst7|JumpTarget[7]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|JumpTargetO[7]~7                        ; N/A     ;
; Fetch:inst7|JumpTarget[7]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|JumpTargetO[7]~7                        ; N/A     ;
; Fetch:inst7|JumpTarget[8]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|JumpTargetO[8]~9                        ; N/A     ;
; Fetch:inst7|JumpTarget[8]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|JumpTargetO[8]~9                        ; N/A     ;
; Fetch:inst7|JumpTarget[9]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|JumpTargetO[9]~10                       ; N/A     ;
; Fetch:inst7|JumpTarget[9]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|JumpTargetO[9]~10                       ; N/A     ;
; Fetch:inst7|PCNext[0]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|PCNext[0]~0                             ; N/A     ;
; Fetch:inst7|PCNext[0]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|PCNext[0]~0                             ; N/A     ;
; Fetch:inst7|PCNext[10]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~35                                 ; N/A     ;
; Fetch:inst7|PCNext[10]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~35                                 ; N/A     ;
; Fetch:inst7|PCNext[11]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~39                                 ; N/A     ;
; Fetch:inst7|PCNext[11]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~39                                 ; N/A     ;
; Fetch:inst7|PCNext[12]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~43                                 ; N/A     ;
; Fetch:inst7|PCNext[12]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~43                                 ; N/A     ;
; Fetch:inst7|PCNext[13]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~47                                 ; N/A     ;
; Fetch:inst7|PCNext[13]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~47                                 ; N/A     ;
; Fetch:inst7|PCNext[14]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~51                                 ; N/A     ;
; Fetch:inst7|PCNext[14]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~51                                 ; N/A     ;
; Fetch:inst7|PCNext[15]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~55                                 ; N/A     ;
; Fetch:inst7|PCNext[15]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~55                                 ; N/A     ;
; Fetch:inst7|PCNext[16]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~59                                 ; N/A     ;
; Fetch:inst7|PCNext[16]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~59                                 ; N/A     ;
; Fetch:inst7|PCNext[17]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~63                                 ; N/A     ;
; Fetch:inst7|PCNext[17]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~63                                 ; N/A     ;
; Fetch:inst7|PCNext[18]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~67                                 ; N/A     ;
; Fetch:inst7|PCNext[18]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~67                                 ; N/A     ;
; Fetch:inst7|PCNext[19]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~71                                 ; N/A     ;
; Fetch:inst7|PCNext[19]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~71                                 ; N/A     ;
; Fetch:inst7|PCNext[1]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|PCNext[1]~1                             ; N/A     ;
; Fetch:inst7|PCNext[1]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|PCNext[1]~1                             ; N/A     ;
; Fetch:inst7|PCNext[20]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~75                                 ; N/A     ;
; Fetch:inst7|PCNext[20]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~75                                 ; N/A     ;
; Fetch:inst7|PCNext[21]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~79                                 ; N/A     ;
; Fetch:inst7|PCNext[21]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~79                                 ; N/A     ;
; Fetch:inst7|PCNext[22]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~83                                 ; N/A     ;
; Fetch:inst7|PCNext[22]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~83                                 ; N/A     ;
; Fetch:inst7|PCNext[23]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~87                                 ; N/A     ;
; Fetch:inst7|PCNext[23]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~87                                 ; N/A     ;
; Fetch:inst7|PCNext[24]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~90                                 ; N/A     ;
; Fetch:inst7|PCNext[24]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~90                                 ; N/A     ;
; Fetch:inst7|PCNext[25]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~93                                 ; N/A     ;
; Fetch:inst7|PCNext[25]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~93                                 ; N/A     ;
; Fetch:inst7|PCNext[26]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~96                                 ; N/A     ;
; Fetch:inst7|PCNext[26]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~96                                 ; N/A     ;
; Fetch:inst7|PCNext[27]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~99                                 ; N/A     ;
; Fetch:inst7|PCNext[27]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~99                                 ; N/A     ;
; Fetch:inst7|PCNext[28]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~102                                ; N/A     ;
; Fetch:inst7|PCNext[28]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~102                                ; N/A     ;
; Fetch:inst7|PCNext[29]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~105                                ; N/A     ;
; Fetch:inst7|PCNext[29]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~105                                ; N/A     ;
; Fetch:inst7|PCNext[2]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~3                                  ; N/A     ;
; Fetch:inst7|PCNext[2]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~3                                  ; N/A     ;
; Fetch:inst7|PCNext[30]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~108                                ; N/A     ;
; Fetch:inst7|PCNext[30]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~108                                ; N/A     ;
; Fetch:inst7|PCNext[31]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~111                                ; N/A     ;
; Fetch:inst7|PCNext[31]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~111                                ; N/A     ;
; Fetch:inst7|PCNext[3]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~7                                  ; N/A     ;
; Fetch:inst7|PCNext[3]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~7                                  ; N/A     ;
; Fetch:inst7|PCNext[4]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~11                                 ; N/A     ;
; Fetch:inst7|PCNext[4]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~11                                 ; N/A     ;
; Fetch:inst7|PCNext[5]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~15                                 ; N/A     ;
; Fetch:inst7|PCNext[5]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~15                                 ; N/A     ;
; Fetch:inst7|PCNext[6]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~19                                 ; N/A     ;
; Fetch:inst7|PCNext[6]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~19                                 ; N/A     ;
; Fetch:inst7|PCNext[7]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~23                                 ; N/A     ;
; Fetch:inst7|PCNext[7]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~23                                 ; N/A     ;
; Fetch:inst7|PCNext[8]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~27                                 ; N/A     ;
; Fetch:inst7|PCNext[8]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~27                                 ; N/A     ;
; Fetch:inst7|PCNext[9]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~31                                 ; N/A     ;
; Fetch:inst7|PCNext[9]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Fetch:inst7|Add0~31                                 ; N/A     ;
; Fetch:inst7|PCOld[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FetchStage:inst6|PCO[0]                             ; N/A     ;
; Fetch:inst7|PCOld[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FetchStage:inst6|PCO[0]                             ; N/A     ;
; Fetch:inst7|PCOld[10]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FetchStage:inst6|PCO[10]~_wirecell                  ; N/A     ;
; Fetch:inst7|PCOld[10]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FetchStage:inst6|PCO[10]~_wirecell                  ; N/A     ;
; Fetch:inst7|PCOld[11]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FetchStage:inst6|PCO[11]~_wirecell                  ; N/A     ;
; Fetch:inst7|PCOld[11]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FetchStage:inst6|PCO[11]~_wirecell                  ; N/A     ;
; Fetch:inst7|PCOld[12]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FetchStage:inst6|PCO[12]~_wirecell                  ; N/A     ;
; Fetch:inst7|PCOld[12]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FetchStage:inst6|PCO[12]~_wirecell                  ; N/A     ;
; Fetch:inst7|PCOld[13]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FetchStage:inst6|PCO[13]~_wirecell                  ; N/A     ;
; Fetch:inst7|PCOld[13]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FetchStage:inst6|PCO[13]~_wirecell                  ; N/A     ;
; Fetch:inst7|PCOld[14]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FetchStage:inst6|PCO[14]~_wirecell                  ; N/A     ;
; Fetch:inst7|PCOld[14]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FetchStage:inst6|PCO[14]~_wirecell                  ; N/A     ;
; Fetch:inst7|PCOld[15]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FetchStage:inst6|PCO[15]~_wirecell                  ; N/A     ;
; Fetch:inst7|PCOld[15]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FetchStage:inst6|PCO[15]~_wirecell                  ; N/A     ;
; Fetch:inst7|PCOld[16]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FetchStage:inst6|PCO[16]~_wirecell                  ; N/A     ;
; Fetch:inst7|PCOld[16]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FetchStage:inst6|PCO[16]~_wirecell                  ; N/A     ;
; Fetch:inst7|PCOld[17]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FetchStage:inst6|PCO[17]~_wirecell                  ; N/A     ;
; Fetch:inst7|PCOld[17]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FetchStage:inst6|PCO[17]~_wirecell                  ; N/A     ;
; Fetch:inst7|PCOld[18]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FetchStage:inst6|PCO[18]~_wirecell                  ; N/A     ;
; Fetch:inst7|PCOld[18]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FetchStage:inst6|PCO[18]~_wirecell                  ; N/A     ;
; Fetch:inst7|PCOld[19]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FetchStage:inst6|PCO[19]~_wirecell                  ; N/A     ;
; Fetch:inst7|PCOld[19]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FetchStage:inst6|PCO[19]~_wirecell                  ; N/A     ;
; Fetch:inst7|PCOld[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FetchStage:inst6|PCO[1]                             ; N/A     ;
; Fetch:inst7|PCOld[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FetchStage:inst6|PCO[1]                             ; N/A     ;
; Fetch:inst7|PCOld[20]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FetchStage:inst6|PCO[20]~_wirecell                  ; N/A     ;
; Fetch:inst7|PCOld[20]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FetchStage:inst6|PCO[20]~_wirecell                  ; N/A     ;
; Fetch:inst7|PCOld[21]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FetchStage:inst6|PCO[21]~_wirecell                  ; N/A     ;
; Fetch:inst7|PCOld[21]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FetchStage:inst6|PCO[21]~_wirecell                  ; N/A     ;
; Fetch:inst7|PCOld[22]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FetchStage:inst6|PCO[22]~_wirecell                  ; N/A     ;
; Fetch:inst7|PCOld[22]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FetchStage:inst6|PCO[22]~_wirecell                  ; N/A     ;
; Fetch:inst7|PCOld[23]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FetchStage:inst6|PCO[23]~_wirecell                  ; N/A     ;
; Fetch:inst7|PCOld[23]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FetchStage:inst6|PCO[23]~_wirecell                  ; N/A     ;
; Fetch:inst7|PCOld[24]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FetchStage:inst6|PCO[24]~_wirecell                  ; N/A     ;
; Fetch:inst7|PCOld[24]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FetchStage:inst6|PCO[24]~_wirecell                  ; N/A     ;
; Fetch:inst7|PCOld[25]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FetchStage:inst6|PCO[25]~_wirecell                  ; N/A     ;
; Fetch:inst7|PCOld[25]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FetchStage:inst6|PCO[25]~_wirecell                  ; N/A     ;
; Fetch:inst7|PCOld[26]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FetchStage:inst6|PCO[26]~_wirecell                  ; N/A     ;
; Fetch:inst7|PCOld[26]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FetchStage:inst6|PCO[26]~_wirecell                  ; N/A     ;
; Fetch:inst7|PCOld[27]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FetchStage:inst6|PCO[27]~_wirecell                  ; N/A     ;
; Fetch:inst7|PCOld[27]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FetchStage:inst6|PCO[27]~_wirecell                  ; N/A     ;
; Fetch:inst7|PCOld[28]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FetchStage:inst6|PCO[28]~_wirecell                  ; N/A     ;
; Fetch:inst7|PCOld[28]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FetchStage:inst6|PCO[28]~_wirecell                  ; N/A     ;
; Fetch:inst7|PCOld[29]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FetchStage:inst6|PCO[29]~_wirecell                  ; N/A     ;
; Fetch:inst7|PCOld[29]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FetchStage:inst6|PCO[29]~_wirecell                  ; N/A     ;
; Fetch:inst7|PCOld[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FetchStage:inst6|PCO[2]~_wirecell                   ; N/A     ;
; Fetch:inst7|PCOld[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FetchStage:inst6|PCO[2]~_wirecell                   ; N/A     ;
; Fetch:inst7|PCOld[30]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FetchStage:inst6|PCO[30]~_wirecell                  ; N/A     ;
; Fetch:inst7|PCOld[30]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FetchStage:inst6|PCO[30]~_wirecell                  ; N/A     ;
; Fetch:inst7|PCOld[31]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FetchStage:inst6|PCO[31]~_wirecell                  ; N/A     ;
; Fetch:inst7|PCOld[31]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FetchStage:inst6|PCO[31]~_wirecell                  ; N/A     ;
; Fetch:inst7|PCOld[3]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FetchStage:inst6|PCO[3]~_wirecell                   ; N/A     ;
; Fetch:inst7|PCOld[3]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FetchStage:inst6|PCO[3]~_wirecell                   ; N/A     ;
; Fetch:inst7|PCOld[4]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FetchStage:inst6|PCO[4]~_wirecell                   ; N/A     ;
; Fetch:inst7|PCOld[4]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FetchStage:inst6|PCO[4]~_wirecell                   ; N/A     ;
; Fetch:inst7|PCOld[5]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FetchStage:inst6|PCO[5]~_wirecell                   ; N/A     ;
; Fetch:inst7|PCOld[5]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FetchStage:inst6|PCO[5]~_wirecell                   ; N/A     ;
; Fetch:inst7|PCOld[6]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FetchStage:inst6|PCO[6]~_wirecell                   ; N/A     ;
; Fetch:inst7|PCOld[6]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FetchStage:inst6|PCO[6]~_wirecell                   ; N/A     ;
; Fetch:inst7|PCOld[7]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FetchStage:inst6|PCO[7]~_wirecell                   ; N/A     ;
; Fetch:inst7|PCOld[7]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FetchStage:inst6|PCO[7]~_wirecell                   ; N/A     ;
; Fetch:inst7|PCOld[8]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FetchStage:inst6|PCO[8]~_wirecell                   ; N/A     ;
; Fetch:inst7|PCOld[8]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FetchStage:inst6|PCO[8]~_wirecell                   ; N/A     ;
; Fetch:inst7|PCOld[9]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FetchStage:inst6|PCO[9]~_wirecell                   ; N/A     ;
; Fetch:inst7|PCOld[9]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FetchStage:inst6|PCO[9]~_wirecell                   ; N/A     ;
; Fetch:inst7|Stall                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|Stall                         ; N/A     ;
; Fetch:inst7|Stall                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|Stall                         ; N/A     ;
; KEY[2]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[2]                                              ; N/A     ;
; KEY[2]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[2]                                              ; N/A     ;
; RegSet:registers|RdData1[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux31~20                           ; N/A     ;
; RegSet:registers|RdData1[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux31~20                           ; N/A     ;
; RegSet:registers|RdData1[10]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux21~20                           ; N/A     ;
; RegSet:registers|RdData1[10]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux21~20                           ; N/A     ;
; RegSet:registers|RdData1[11]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux20~20                           ; N/A     ;
; RegSet:registers|RdData1[11]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux20~20                           ; N/A     ;
; RegSet:registers|RdData1[12]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux19~20                           ; N/A     ;
; RegSet:registers|RdData1[12]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux19~20                           ; N/A     ;
; RegSet:registers|RdData1[13]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux18~20                           ; N/A     ;
; RegSet:registers|RdData1[13]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux18~20                           ; N/A     ;
; RegSet:registers|RdData1[14]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux17~20                           ; N/A     ;
; RegSet:registers|RdData1[14]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux17~20                           ; N/A     ;
; RegSet:registers|RdData1[15]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux16~20                           ; N/A     ;
; RegSet:registers|RdData1[15]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux16~20                           ; N/A     ;
; RegSet:registers|RdData1[16]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux15~20                           ; N/A     ;
; RegSet:registers|RdData1[16]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux15~20                           ; N/A     ;
; RegSet:registers|RdData1[17]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux14~20                           ; N/A     ;
; RegSet:registers|RdData1[17]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux14~20                           ; N/A     ;
; RegSet:registers|RdData1[18]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux13~20                           ; N/A     ;
; RegSet:registers|RdData1[18]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux13~20                           ; N/A     ;
; RegSet:registers|RdData1[19]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux12~20                           ; N/A     ;
; RegSet:registers|RdData1[19]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux12~20                           ; N/A     ;
; RegSet:registers|RdData1[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux30~20                           ; N/A     ;
; RegSet:registers|RdData1[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux30~20                           ; N/A     ;
; RegSet:registers|RdData1[20]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux11~20                           ; N/A     ;
; RegSet:registers|RdData1[20]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux11~20                           ; N/A     ;
; RegSet:registers|RdData1[21]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux10~20                           ; N/A     ;
; RegSet:registers|RdData1[21]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux10~20                           ; N/A     ;
; RegSet:registers|RdData1[22]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux9~20                            ; N/A     ;
; RegSet:registers|RdData1[22]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux9~20                            ; N/A     ;
; RegSet:registers|RdData1[23]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux8~20                            ; N/A     ;
; RegSet:registers|RdData1[23]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux8~20                            ; N/A     ;
; RegSet:registers|RdData1[24]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux7~20                            ; N/A     ;
; RegSet:registers|RdData1[24]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux7~20                            ; N/A     ;
; RegSet:registers|RdData1[25]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux6~20                            ; N/A     ;
; RegSet:registers|RdData1[25]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux6~20                            ; N/A     ;
; RegSet:registers|RdData1[26]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux5~20                            ; N/A     ;
; RegSet:registers|RdData1[26]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux5~20                            ; N/A     ;
; RegSet:registers|RdData1[27]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux4~20                            ; N/A     ;
; RegSet:registers|RdData1[27]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux4~20                            ; N/A     ;
; RegSet:registers|RdData1[28]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux3~20                            ; N/A     ;
; RegSet:registers|RdData1[28]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux3~20                            ; N/A     ;
; RegSet:registers|RdData1[29]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux2~20                            ; N/A     ;
; RegSet:registers|RdData1[29]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux2~20                            ; N/A     ;
; RegSet:registers|RdData1[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux29~20                           ; N/A     ;
; RegSet:registers|RdData1[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux29~20                           ; N/A     ;
; RegSet:registers|RdData1[30]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux1~20                            ; N/A     ;
; RegSet:registers|RdData1[30]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux1~20                            ; N/A     ;
; RegSet:registers|RdData1[31]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux0~20                            ; N/A     ;
; RegSet:registers|RdData1[31]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux0~20                            ; N/A     ;
; RegSet:registers|RdData1[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux28~20                           ; N/A     ;
; RegSet:registers|RdData1[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux28~20                           ; N/A     ;
; RegSet:registers|RdData1[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux27~20                           ; N/A     ;
; RegSet:registers|RdData1[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux27~20                           ; N/A     ;
; RegSet:registers|RdData1[5]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux26~20                           ; N/A     ;
; RegSet:registers|RdData1[5]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux26~20                           ; N/A     ;
; RegSet:registers|RdData1[6]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux25~20                           ; N/A     ;
; RegSet:registers|RdData1[6]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux25~20                           ; N/A     ;
; RegSet:registers|RdData1[7]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux24~20                           ; N/A     ;
; RegSet:registers|RdData1[7]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux24~20                           ; N/A     ;
; RegSet:registers|RdData1[8]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux23~20                           ; N/A     ;
; RegSet:registers|RdData1[8]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux23~20                           ; N/A     ;
; RegSet:registers|RdData1[9]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux22~20                           ; N/A     ;
; RegSet:registers|RdData1[9]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux22~20                           ; N/A     ;
; RegSet:registers|RdData2[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux63~22                           ; N/A     ;
; RegSet:registers|RdData2[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux63~22                           ; N/A     ;
; RegSet:registers|RdData2[10]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux53~22                           ; N/A     ;
; RegSet:registers|RdData2[10]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux53~22                           ; N/A     ;
; RegSet:registers|RdData2[11]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux52~22                           ; N/A     ;
; RegSet:registers|RdData2[11]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux52~22                           ; N/A     ;
; RegSet:registers|RdData2[12]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux51~22                           ; N/A     ;
; RegSet:registers|RdData2[12]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux51~22                           ; N/A     ;
; RegSet:registers|RdData2[13]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux50~22                           ; N/A     ;
; RegSet:registers|RdData2[13]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux50~22                           ; N/A     ;
; RegSet:registers|RdData2[14]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux49~22                           ; N/A     ;
; RegSet:registers|RdData2[14]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux49~22                           ; N/A     ;
; RegSet:registers|RdData2[15]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux48~22                           ; N/A     ;
; RegSet:registers|RdData2[15]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux48~22                           ; N/A     ;
; RegSet:registers|RdData2[16]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux47~22                           ; N/A     ;
; RegSet:registers|RdData2[16]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux47~22                           ; N/A     ;
; RegSet:registers|RdData2[17]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux46~22                           ; N/A     ;
; RegSet:registers|RdData2[17]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux46~22                           ; N/A     ;
; RegSet:registers|RdData2[18]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux45~22                           ; N/A     ;
; RegSet:registers|RdData2[18]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux45~22                           ; N/A     ;
; RegSet:registers|RdData2[19]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux44~22                           ; N/A     ;
; RegSet:registers|RdData2[19]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux44~22                           ; N/A     ;
; RegSet:registers|RdData2[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux62~22                           ; N/A     ;
; RegSet:registers|RdData2[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux62~22                           ; N/A     ;
; RegSet:registers|RdData2[20]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux43~22                           ; N/A     ;
; RegSet:registers|RdData2[20]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux43~22                           ; N/A     ;
; RegSet:registers|RdData2[21]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux42~22                           ; N/A     ;
; RegSet:registers|RdData2[21]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux42~22                           ; N/A     ;
; RegSet:registers|RdData2[22]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux41~22                           ; N/A     ;
; RegSet:registers|RdData2[22]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux41~22                           ; N/A     ;
; RegSet:registers|RdData2[23]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux40~22                           ; N/A     ;
; RegSet:registers|RdData2[23]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux40~22                           ; N/A     ;
; RegSet:registers|RdData2[24]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux39~22                           ; N/A     ;
; RegSet:registers|RdData2[24]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux39~22                           ; N/A     ;
; RegSet:registers|RdData2[25]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux38~22                           ; N/A     ;
; RegSet:registers|RdData2[25]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux38~22                           ; N/A     ;
; RegSet:registers|RdData2[26]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux37~22                           ; N/A     ;
; RegSet:registers|RdData2[26]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux37~22                           ; N/A     ;
; RegSet:registers|RdData2[27]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux36~22                           ; N/A     ;
; RegSet:registers|RdData2[27]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux36~22                           ; N/A     ;
; RegSet:registers|RdData2[28]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux35~22                           ; N/A     ;
; RegSet:registers|RdData2[28]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux35~22                           ; N/A     ;
; RegSet:registers|RdData2[29]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux34~22                           ; N/A     ;
; RegSet:registers|RdData2[29]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux34~22                           ; N/A     ;
; RegSet:registers|RdData2[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux61~22                           ; N/A     ;
; RegSet:registers|RdData2[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux61~22                           ; N/A     ;
; RegSet:registers|RdData2[30]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux33~22                           ; N/A     ;
; RegSet:registers|RdData2[30]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux33~22                           ; N/A     ;
; RegSet:registers|RdData2[31]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux32~22                           ; N/A     ;
; RegSet:registers|RdData2[31]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux32~22                           ; N/A     ;
; RegSet:registers|RdData2[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux60~22                           ; N/A     ;
; RegSet:registers|RdData2[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux60~22                           ; N/A     ;
; RegSet:registers|RdData2[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux59~22                           ; N/A     ;
; RegSet:registers|RdData2[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux59~22                           ; N/A     ;
; RegSet:registers|RdData2[5]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux58~22                           ; N/A     ;
; RegSet:registers|RdData2[5]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux58~22                           ; N/A     ;
; RegSet:registers|RdData2[6]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux57~22                           ; N/A     ;
; RegSet:registers|RdData2[6]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux57~22                           ; N/A     ;
; RegSet:registers|RdData2[7]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux56~22                           ; N/A     ;
; RegSet:registers|RdData2[7]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux56~22                           ; N/A     ;
; RegSet:registers|RdData2[8]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux55~22                           ; N/A     ;
; RegSet:registers|RdData2[8]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux55~22                           ; N/A     ;
; RegSet:registers|RdData2[9]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux54~22                           ; N/A     ;
; RegSet:registers|RdData2[9]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RegSet:registers|Mux54~22                           ; N/A     ;
; RegSet:registers|RdRegNo1[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decode:dec|SrcRegNo1[0]~3                           ; N/A     ;
; RegSet:registers|RdRegNo1[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decode:dec|SrcRegNo1[0]~3                           ; N/A     ;
; RegSet:registers|RdRegNo1[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decode:dec|SrcRegNo1[1]~4                           ; N/A     ;
; RegSet:registers|RdRegNo1[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decode:dec|SrcRegNo1[1]~4                           ; N/A     ;
; RegSet:registers|RdRegNo1[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decode:dec|SrcRegNo1[2]~2                           ; N/A     ;
; RegSet:registers|RdRegNo1[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decode:dec|SrcRegNo1[2]~2                           ; N/A     ;
; RegSet:registers|RdRegNo1[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decode:dec|SrcRegNo1[3]~1                           ; N/A     ;
; RegSet:registers|RdRegNo1[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decode:dec|SrcRegNo1[3]~1                           ; N/A     ;
; RegSet:registers|RdRegNo1[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decode:dec|SrcRegNo1[4]~5                           ; N/A     ;
; RegSet:registers|RdRegNo1[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decode:dec|SrcRegNo1[4]~5                           ; N/A     ;
; RegSet:registers|RdRegNo2[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decode:dec|SrcRegNo2[0]~3                           ; N/A     ;
; RegSet:registers|RdRegNo2[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decode:dec|SrcRegNo2[0]~3                           ; N/A     ;
; RegSet:registers|RdRegNo2[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decode:dec|SrcRegNo2[1]~4                           ; N/A     ;
; RegSet:registers|RdRegNo2[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decode:dec|SrcRegNo2[1]~4                           ; N/A     ;
; RegSet:registers|RdRegNo2[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decode:dec|SrcRegNo2[2]~2                           ; N/A     ;
; RegSet:registers|RdRegNo2[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decode:dec|SrcRegNo2[2]~2                           ; N/A     ;
; RegSet:registers|RdRegNo2[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decode:dec|SrcRegNo2[3]~1                           ; N/A     ;
; RegSet:registers|RdRegNo2[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decode:dec|SrcRegNo2[3]~1                           ; N/A     ;
; RegSet:registers|RdRegNo2[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decode:dec|SrcRegNo2[4]~5                           ; N/A     ;
; RegSet:registers|RdRegNo2[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decode:dec|SrcRegNo2[4]~5                           ; N/A     ;
; RegSet:registers|WrData[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemMux:inst9|WrData[0]~7                            ; N/A     ;
; RegSet:registers|WrData[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemMux:inst9|WrData[0]~7                            ; N/A     ;
; RegSet:registers|WrData[10]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemMux:inst9|WrData[10]~15                          ; N/A     ;
; RegSet:registers|WrData[10]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemMux:inst9|WrData[10]~15                          ; N/A     ;
; RegSet:registers|WrData[11]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemMux:inst9|WrData[11]~21                          ; N/A     ;
; RegSet:registers|WrData[11]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemMux:inst9|WrData[11]~21                          ; N/A     ;
; RegSet:registers|WrData[12]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemMux:inst9|WrData[12]~27                          ; N/A     ;
; RegSet:registers|WrData[12]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemMux:inst9|WrData[12]~27                          ; N/A     ;
; RegSet:registers|WrData[13]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemMux:inst9|WrData[13]~33                          ; N/A     ;
; RegSet:registers|WrData[13]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemMux:inst9|WrData[13]~33                          ; N/A     ;
; RegSet:registers|WrData[14]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemMux:inst9|WrData[14]~39                          ; N/A     ;
; RegSet:registers|WrData[14]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemMux:inst9|WrData[14]~39                          ; N/A     ;
; RegSet:registers|WrData[15]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemMux:inst9|WrData[15]~42                          ; N/A     ;
; RegSet:registers|WrData[15]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemMux:inst9|WrData[15]~42                          ; N/A     ;
; RegSet:registers|WrData[16]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemMux:inst9|WrData[16]~45                          ; N/A     ;
; RegSet:registers|WrData[16]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemMux:inst9|WrData[16]~45                          ; N/A     ;
; RegSet:registers|WrData[17]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemMux:inst9|WrData[17]~47                          ; N/A     ;
; RegSet:registers|WrData[17]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemMux:inst9|WrData[17]~47                          ; N/A     ;
; RegSet:registers|WrData[18]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemMux:inst9|WrData[18]~49                          ; N/A     ;
; RegSet:registers|WrData[18]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemMux:inst9|WrData[18]~49                          ; N/A     ;
; RegSet:registers|WrData[19]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemMux:inst9|WrData[19]~51                          ; N/A     ;
; RegSet:registers|WrData[19]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemMux:inst9|WrData[19]~51                          ; N/A     ;
; RegSet:registers|WrData[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemMux:inst9|WrData[1]~57                           ; N/A     ;
; RegSet:registers|WrData[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemMux:inst9|WrData[1]~57                           ; N/A     ;
; RegSet:registers|WrData[20]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemMux:inst9|WrData[20]~59                          ; N/A     ;
; RegSet:registers|WrData[20]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemMux:inst9|WrData[20]~59                          ; N/A     ;
; RegSet:registers|WrData[21]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemMux:inst9|WrData[21]~61                          ; N/A     ;
; RegSet:registers|WrData[21]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemMux:inst9|WrData[21]~61                          ; N/A     ;
; RegSet:registers|WrData[22]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemMux:inst9|WrData[22]~63                          ; N/A     ;
; RegSet:registers|WrData[22]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemMux:inst9|WrData[22]~63                          ; N/A     ;
; RegSet:registers|WrData[23]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemMux:inst9|WrData[23]~65                          ; N/A     ;
; RegSet:registers|WrData[23]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemMux:inst9|WrData[23]~65                          ; N/A     ;
; RegSet:registers|WrData[24]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemMux:inst9|WrData[24]~67                          ; N/A     ;
; RegSet:registers|WrData[24]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemMux:inst9|WrData[24]~67                          ; N/A     ;
; RegSet:registers|WrData[25]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemMux:inst9|WrData[25]~69                          ; N/A     ;
; RegSet:registers|WrData[25]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemMux:inst9|WrData[25]~69                          ; N/A     ;
; RegSet:registers|WrData[26]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemMux:inst9|WrData[26]~72                          ; N/A     ;
; RegSet:registers|WrData[26]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemMux:inst9|WrData[26]~72                          ; N/A     ;
; RegSet:registers|WrData[27]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemMux:inst9|WrData[27]~74                          ; N/A     ;
; RegSet:registers|WrData[27]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemMux:inst9|WrData[27]~74                          ; N/A     ;
; RegSet:registers|WrData[28]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemMux:inst9|WrData[28]~77                          ; N/A     ;
; RegSet:registers|WrData[28]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemMux:inst9|WrData[28]~77                          ; N/A     ;
; RegSet:registers|WrData[29]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemMux:inst9|WrData[29]~79                          ; N/A     ;
; RegSet:registers|WrData[29]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemMux:inst9|WrData[29]~79                          ; N/A     ;
; RegSet:registers|WrData[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemMux:inst9|WrData[2]~85                           ; N/A     ;
; RegSet:registers|WrData[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemMux:inst9|WrData[2]~85                           ; N/A     ;
; RegSet:registers|WrData[30]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemMux:inst9|WrData[30]~88                          ; N/A     ;
; RegSet:registers|WrData[30]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemMux:inst9|WrData[30]~88                          ; N/A     ;
; RegSet:registers|WrData[31]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemMux:inst9|WrData[31]~90                          ; N/A     ;
; RegSet:registers|WrData[31]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemMux:inst9|WrData[31]~90                          ; N/A     ;
; RegSet:registers|WrData[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemMux:inst9|WrData[3]~96                           ; N/A     ;
; RegSet:registers|WrData[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemMux:inst9|WrData[3]~96                           ; N/A     ;
; RegSet:registers|WrData[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemMux:inst9|WrData[4]~102                          ; N/A     ;
; RegSet:registers|WrData[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemMux:inst9|WrData[4]~102                          ; N/A     ;
; RegSet:registers|WrData[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemMux:inst9|WrData[5]~108                          ; N/A     ;
; RegSet:registers|WrData[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemMux:inst9|WrData[5]~108                          ; N/A     ;
; RegSet:registers|WrData[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemMux:inst9|WrData[6]~114                          ; N/A     ;
; RegSet:registers|WrData[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemMux:inst9|WrData[6]~114                          ; N/A     ;
; RegSet:registers|WrData[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemMux:inst9|WrData[7]~115                          ; N/A     ;
; RegSet:registers|WrData[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemMux:inst9|WrData[7]~115                          ; N/A     ;
; RegSet:registers|WrData[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemMux:inst9|WrData[8]~121                          ; N/A     ;
; RegSet:registers|WrData[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemMux:inst9|WrData[8]~121                          ; N/A     ;
; RegSet:registers|WrData[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemMux:inst9|WrData[9]~127                          ; N/A     ;
; RegSet:registers|WrData[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemMux:inst9|WrData[9]~127                          ; N/A     ;
; RegSet:registers|WrEn                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestWrEnO                            ; N/A     ;
; RegSet:registers|WrEn                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestWrEnO                            ; N/A     ;
; RegSet:registers|WrRegNo[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestRegNoO[0]                        ; N/A     ;
; RegSet:registers|WrRegNo[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestRegNoO[0]                        ; N/A     ;
; RegSet:registers|WrRegNo[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestRegNoO[1]                        ; N/A     ;
; RegSet:registers|WrRegNo[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestRegNoO[1]                        ; N/A     ;
; RegSet:registers|WrRegNo[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestRegNoO[2]                        ; N/A     ;
; RegSet:registers|WrRegNo[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestRegNoO[2]                        ; N/A     ;
; RegSet:registers|WrRegNo[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestRegNoO[3]                        ; N/A     ;
; RegSet:registers|WrRegNo[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestRegNoO[3]                        ; N/A     ;
; RegSet:registers|WrRegNo[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestRegNoO[4]                        ; N/A     ;
; RegSet:registers|WrRegNo[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MemStage:inst4|DestRegNoO[4]                        ; N/A     ;
; SRAMController:inst10|SRAM_High_Byte_N    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|SRAM_High_Byte_N              ; N/A     ;
; SRAMController:inst10|SRAM_High_Byte_N    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|SRAM_High_Byte_N              ; N/A     ;
; SRAMController:inst10|SRAM_Low_Byte_N     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|SRAM_Low_Byte_N               ; N/A     ;
; SRAMController:inst10|SRAM_Low_Byte_N     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|SRAM_Low_Byte_N               ; N/A     ;
; SRAMController:inst10|SRAM_Read_Enable_N  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|SRAM_Read_Enable_N~_wirecell  ; N/A     ;
; SRAMController:inst10|SRAM_Read_Enable_N  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|SRAM_Read_Enable_N~_wirecell  ; N/A     ;
; SRAMController:inst10|SRAM_Write_Enable_N ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|SRAM_Write_Enable_N~_wirecell ; N/A     ;
; SRAMController:inst10|SRAM_Write_Enable_N ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|SRAM_Write_Enable_N~_wirecell ; N/A     ;
; SRAMController:inst10|SRAM_address[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|SRAM_address[0]               ; N/A     ;
; SRAMController:inst10|SRAM_address[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|SRAM_address[0]               ; N/A     ;
; SRAMController:inst10|SRAM_address[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|SRAM_address[10]              ; N/A     ;
; SRAMController:inst10|SRAM_address[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|SRAM_address[10]              ; N/A     ;
; SRAMController:inst10|SRAM_address[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|SRAM_address[11]              ; N/A     ;
; SRAMController:inst10|SRAM_address[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|SRAM_address[11]              ; N/A     ;
; SRAMController:inst10|SRAM_address[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|SRAM_address[12]              ; N/A     ;
; SRAMController:inst10|SRAM_address[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|SRAM_address[12]              ; N/A     ;
; SRAMController:inst10|SRAM_address[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|SRAM_address[13]              ; N/A     ;
; SRAMController:inst10|SRAM_address[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|SRAM_address[13]              ; N/A     ;
; SRAMController:inst10|SRAM_address[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|SRAM_address[14]              ; N/A     ;
; SRAMController:inst10|SRAM_address[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|SRAM_address[14]              ; N/A     ;
; SRAMController:inst10|SRAM_address[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|SRAM_address[15]              ; N/A     ;
; SRAMController:inst10|SRAM_address[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|SRAM_address[15]              ; N/A     ;
; SRAMController:inst10|SRAM_address[16]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|SRAM_address[16]              ; N/A     ;
; SRAMController:inst10|SRAM_address[16]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|SRAM_address[16]              ; N/A     ;
; SRAMController:inst10|SRAM_address[17]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|SRAM_address[17]              ; N/A     ;
; SRAMController:inst10|SRAM_address[17]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|SRAM_address[17]              ; N/A     ;
; SRAMController:inst10|SRAM_address[18]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|SRAM_address[18]              ; N/A     ;
; SRAMController:inst10|SRAM_address[18]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|SRAM_address[18]              ; N/A     ;
; SRAMController:inst10|SRAM_address[19]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|SRAM_address[19]              ; N/A     ;
; SRAMController:inst10|SRAM_address[19]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|SRAM_address[19]              ; N/A     ;
; SRAMController:inst10|SRAM_address[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|SRAM_address[1]               ; N/A     ;
; SRAMController:inst10|SRAM_address[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|SRAM_address[1]               ; N/A     ;
; SRAMController:inst10|SRAM_address[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|SRAM_address[2]               ; N/A     ;
; SRAMController:inst10|SRAM_address[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|SRAM_address[2]               ; N/A     ;
; SRAMController:inst10|SRAM_address[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|SRAM_address[3]               ; N/A     ;
; SRAMController:inst10|SRAM_address[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|SRAM_address[3]               ; N/A     ;
; SRAMController:inst10|SRAM_address[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|SRAM_address[4]               ; N/A     ;
; SRAMController:inst10|SRAM_address[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|SRAM_address[4]               ; N/A     ;
; SRAMController:inst10|SRAM_address[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|SRAM_address[5]               ; N/A     ;
; SRAMController:inst10|SRAM_address[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|SRAM_address[5]               ; N/A     ;
; SRAMController:inst10|SRAM_address[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|SRAM_address[6]               ; N/A     ;
; SRAMController:inst10|SRAM_address[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|SRAM_address[6]               ; N/A     ;
; SRAMController:inst10|SRAM_address[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|SRAM_address[7]               ; N/A     ;
; SRAMController:inst10|SRAM_address[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|SRAM_address[7]               ; N/A     ;
; SRAMController:inst10|SRAM_address[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|SRAM_address[8]               ; N/A     ;
; SRAMController:inst10|SRAM_address[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|SRAM_address[8]               ; N/A     ;
; SRAMController:inst10|SRAM_address[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|SRAM_address[9]               ; N/A     ;
; SRAMController:inst10|SRAM_address[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|SRAM_address[9]               ; N/A     ;
; SRAMController:inst10|SRAM_data[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[0]                                          ; N/A     ;
; SRAMController:inst10|SRAM_data[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[0]                                          ; N/A     ;
; SRAMController:inst10|SRAM_data[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[10]                                         ; N/A     ;
; SRAMController:inst10|SRAM_data[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[10]                                         ; N/A     ;
; SRAMController:inst10|SRAM_data[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[11]                                         ; N/A     ;
; SRAMController:inst10|SRAM_data[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[11]                                         ; N/A     ;
; SRAMController:inst10|SRAM_data[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[12]                                         ; N/A     ;
; SRAMController:inst10|SRAM_data[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[12]                                         ; N/A     ;
; SRAMController:inst10|SRAM_data[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[13]                                         ; N/A     ;
; SRAMController:inst10|SRAM_data[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[13]                                         ; N/A     ;
; SRAMController:inst10|SRAM_data[14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[14]                                         ; N/A     ;
; SRAMController:inst10|SRAM_data[14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[14]                                         ; N/A     ;
; SRAMController:inst10|SRAM_data[15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[15]                                         ; N/A     ;
; SRAMController:inst10|SRAM_data[15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[15]                                         ; N/A     ;
; SRAMController:inst10|SRAM_data[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[1]                                          ; N/A     ;
; SRAMController:inst10|SRAM_data[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[1]                                          ; N/A     ;
; SRAMController:inst10|SRAM_data[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[2]                                          ; N/A     ;
; SRAMController:inst10|SRAM_data[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[2]                                          ; N/A     ;
; SRAMController:inst10|SRAM_data[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[3]                                          ; N/A     ;
; SRAMController:inst10|SRAM_data[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[3]                                          ; N/A     ;
; SRAMController:inst10|SRAM_data[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[4]                                          ; N/A     ;
; SRAMController:inst10|SRAM_data[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[4]                                          ; N/A     ;
; SRAMController:inst10|SRAM_data[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[5]                                          ; N/A     ;
; SRAMController:inst10|SRAM_data[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[5]                                          ; N/A     ;
; SRAMController:inst10|SRAM_data[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[6]                                          ; N/A     ;
; SRAMController:inst10|SRAM_data[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[6]                                          ; N/A     ;
; SRAMController:inst10|SRAM_data[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[7]                                          ; N/A     ;
; SRAMController:inst10|SRAM_data[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[7]                                          ; N/A     ;
; SRAMController:inst10|SRAM_data[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[8]                                          ; N/A     ;
; SRAMController:inst10|SRAM_data[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[8]                                          ; N/A     ;
; SRAMController:inst10|SRAM_data[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[9]                                          ; N/A     ;
; SRAMController:inst10|SRAM_data[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[9]                                          ; N/A     ;
; SRAMController:inst10|Stall               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|Stall                         ; N/A     ;
; SRAMController:inst10|Stall               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|Stall                         ; N/A     ;
; SRAMController:inst10|address[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[2]~8                                  ; N/A     ;
; SRAMController:inst10|address[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[2]~8                                  ; N/A     ;
; SRAMController:inst10|address[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[12]~10                                ; N/A     ;
; SRAMController:inst10|address[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[12]~10                                ; N/A     ;
; SRAMController:inst10|address[11]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[13]~11                                ; N/A     ;
; SRAMController:inst10|address[11]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[13]~11                                ; N/A     ;
; SRAMController:inst10|address[12]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[14]~12                                ; N/A     ;
; SRAMController:inst10|address[12]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[14]~12                                ; N/A     ;
; SRAMController:inst10|address[13]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[15]~13                                ; N/A     ;
; SRAMController:inst10|address[13]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[15]~13                                ; N/A     ;
; SRAMController:inst10|address[14]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[16]~16                                ; N/A     ;
; SRAMController:inst10|address[14]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[16]~16                                ; N/A     ;
; SRAMController:inst10|address[15]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[17]~18                                ; N/A     ;
; SRAMController:inst10|address[15]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[17]~18                                ; N/A     ;
; SRAMController:inst10|address[16]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[18]~20                                ; N/A     ;
; SRAMController:inst10|address[16]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[18]~20                                ; N/A     ;
; SRAMController:inst10|address[17]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[19]~22                                ; N/A     ;
; SRAMController:inst10|address[17]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[19]~22                                ; N/A     ;
; SRAMController:inst10|address[18]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[20]~24                                ; N/A     ;
; SRAMController:inst10|address[18]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[20]~24                                ; N/A     ;
; SRAMController:inst10|address[19]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[21]~28                                ; N/A     ;
; SRAMController:inst10|address[19]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[21]~28                                ; N/A     ;
; SRAMController:inst10|address[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[3]~29                                 ; N/A     ;
; SRAMController:inst10|address[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[3]~29                                 ; N/A     ;
; SRAMController:inst10|address[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[4]~30                                 ; N/A     ;
; SRAMController:inst10|address[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[4]~30                                 ; N/A     ;
; SRAMController:inst10|address[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[5]~31                                 ; N/A     ;
; SRAMController:inst10|address[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[5]~31                                 ; N/A     ;
; SRAMController:inst10|address[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[6]~32                                 ; N/A     ;
; SRAMController:inst10|address[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[6]~32                                 ; N/A     ;
; SRAMController:inst10|address[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[7]~33                                 ; N/A     ;
; SRAMController:inst10|address[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[7]~33                                 ; N/A     ;
; SRAMController:inst10|address[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[8]~34                                 ; N/A     ;
; SRAMController:inst10|address[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[8]~34                                 ; N/A     ;
; SRAMController:inst10|address[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[9]~35                                 ; N/A     ;
; SRAMController:inst10|address[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[9]~35                                 ; N/A     ;
; SRAMController:inst10|address[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[10]~36                                ; N/A     ;
; SRAMController:inst10|address[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[10]~36                                ; N/A     ;
; SRAMController:inst10|address[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[11]~37                                ; N/A     ;
; SRAMController:inst10|address[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|X[11]~37                                ; N/A     ;
; SRAMController:inst10|byteena[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemByteEna[0]~20                        ; N/A     ;
; SRAMController:inst10|byteena[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemByteEna[0]~20                        ; N/A     ;
; SRAMController:inst10|byteena[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemByteEna[1]~21                        ; N/A     ;
; SRAMController:inst10|byteena[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemByteEna[1]~21                        ; N/A     ;
; SRAMController:inst10|byteena[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemByteEna[2]~22                        ; N/A     ;
; SRAMController:inst10|byteena[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemByteEna[2]~22                        ; N/A     ;
; SRAMController:inst10|byteena[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemByteEna[3]~23                        ; N/A     ;
; SRAMController:inst10|byteena[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemByteEna[3]~23                        ; N/A     ;
; SRAMController:inst10|data[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemWrData[0]~0                          ; N/A     ;
; SRAMController:inst10|data[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemWrData[0]~0                          ; N/A     ;
; SRAMController:inst10|data[10]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemWrData[10]~3                         ; N/A     ;
; SRAMController:inst10|data[10]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemWrData[10]~3                         ; N/A     ;
; SRAMController:inst10|data[11]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemWrData[11]~4                         ; N/A     ;
; SRAMController:inst10|data[11]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemWrData[11]~4                         ; N/A     ;
; SRAMController:inst10|data[12]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemWrData[12]~5                         ; N/A     ;
; SRAMController:inst10|data[12]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemWrData[12]~5                         ; N/A     ;
; SRAMController:inst10|data[13]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemWrData[13]~6                         ; N/A     ;
; SRAMController:inst10|data[13]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemWrData[13]~6                         ; N/A     ;
; SRAMController:inst10|data[14]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemWrData[14]~7                         ; N/A     ;
; SRAMController:inst10|data[14]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemWrData[14]~7                         ; N/A     ;
; SRAMController:inst10|data[15]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemWrData[15]~8                         ; N/A     ;
; SRAMController:inst10|data[15]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemWrData[15]~8                         ; N/A     ;
; SRAMController:inst10|data[16]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemWrData[16]~10                        ; N/A     ;
; SRAMController:inst10|data[16]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemWrData[16]~10                        ; N/A     ;
; SRAMController:inst10|data[17]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemWrData[17]~11                        ; N/A     ;
; SRAMController:inst10|data[17]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemWrData[17]~11                        ; N/A     ;
; SRAMController:inst10|data[18]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemWrData[18]~12                        ; N/A     ;
; SRAMController:inst10|data[18]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemWrData[18]~12                        ; N/A     ;
; SRAMController:inst10|data[19]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemWrData[19]~13                        ; N/A     ;
; SRAMController:inst10|data[19]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemWrData[19]~13                        ; N/A     ;
; SRAMController:inst10|data[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemWrData[1]~14                         ; N/A     ;
; SRAMController:inst10|data[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemWrData[1]~14                         ; N/A     ;
; SRAMController:inst10|data[20]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemWrData[20]~15                        ; N/A     ;
; SRAMController:inst10|data[20]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemWrData[20]~15                        ; N/A     ;
; SRAMController:inst10|data[21]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemWrData[21]~16                        ; N/A     ;
; SRAMController:inst10|data[21]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemWrData[21]~16                        ; N/A     ;
; SRAMController:inst10|data[22]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemWrData[22]~17                        ; N/A     ;
; SRAMController:inst10|data[22]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemWrData[22]~17                        ; N/A     ;
; SRAMController:inst10|data[23]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemWrData[23]~18                        ; N/A     ;
; SRAMController:inst10|data[23]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemWrData[23]~18                        ; N/A     ;
; SRAMController:inst10|data[24]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemWrData[24]~20                        ; N/A     ;
; SRAMController:inst10|data[24]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemWrData[24]~20                        ; N/A     ;
; SRAMController:inst10|data[25]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemWrData[25]~22                        ; N/A     ;
; SRAMController:inst10|data[25]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemWrData[25]~22                        ; N/A     ;
; SRAMController:inst10|data[26]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemWrData[26]~24                        ; N/A     ;
; SRAMController:inst10|data[26]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemWrData[26]~24                        ; N/A     ;
; SRAMController:inst10|data[27]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemWrData[27]~26                        ; N/A     ;
; SRAMController:inst10|data[27]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemWrData[27]~26                        ; N/A     ;
; SRAMController:inst10|data[28]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemWrData[28]~28                        ; N/A     ;
; SRAMController:inst10|data[28]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemWrData[28]~28                        ; N/A     ;
; SRAMController:inst10|data[29]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemWrData[29]~30                        ; N/A     ;
; SRAMController:inst10|data[29]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemWrData[29]~30                        ; N/A     ;
; SRAMController:inst10|data[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemWrData[2]~31                         ; N/A     ;
; SRAMController:inst10|data[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemWrData[2]~31                         ; N/A     ;
; SRAMController:inst10|data[30]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemWrData[30]~33                        ; N/A     ;
; SRAMController:inst10|data[30]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemWrData[30]~33                        ; N/A     ;
; SRAMController:inst10|data[31]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemWrData[31]~35                        ; N/A     ;
; SRAMController:inst10|data[31]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemWrData[31]~35                        ; N/A     ;
; SRAMController:inst10|data[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemWrData[3]~36                         ; N/A     ;
; SRAMController:inst10|data[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemWrData[3]~36                         ; N/A     ;
; SRAMController:inst10|data[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemWrData[4]~37                         ; N/A     ;
; SRAMController:inst10|data[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemWrData[4]~37                         ; N/A     ;
; SRAMController:inst10|data[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemWrData[5]~38                         ; N/A     ;
; SRAMController:inst10|data[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemWrData[5]~38                         ; N/A     ;
; SRAMController:inst10|data[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemWrData[6]~39                         ; N/A     ;
; SRAMController:inst10|data[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemWrData[6]~39                         ; N/A     ;
; SRAMController:inst10|data[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemWrData[7]~40                         ; N/A     ;
; SRAMController:inst10|data[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemWrData[7]~40                         ; N/A     ;
; SRAMController:inst10|data[8]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemWrData[8]~41                         ; N/A     ;
; SRAMController:inst10|data[8]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemWrData[8]~41                         ; N/A     ;
; SRAMController:inst10|data[9]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemWrData[9]~42                         ; N/A     ;
; SRAMController:inst10|data[9]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALUTest:alu|MemWrData[9]~42                         ; N/A     ;
; SRAMController:inst10|data_out[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|data_out[0]                   ; N/A     ;
; SRAMController:inst10|data_out[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|data_out[0]                   ; N/A     ;
; SRAMController:inst10|data_out[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|data_out[10]                  ; N/A     ;
; SRAMController:inst10|data_out[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|data_out[10]                  ; N/A     ;
; SRAMController:inst10|data_out[11]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|data_out[11]                  ; N/A     ;
; SRAMController:inst10|data_out[11]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|data_out[11]                  ; N/A     ;
; SRAMController:inst10|data_out[12]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|data_out[12]                  ; N/A     ;
; SRAMController:inst10|data_out[12]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|data_out[12]                  ; N/A     ;
; SRAMController:inst10|data_out[13]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|data_out[13]                  ; N/A     ;
; SRAMController:inst10|data_out[13]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|data_out[13]                  ; N/A     ;
; SRAMController:inst10|data_out[14]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|data_out[14]                  ; N/A     ;
; SRAMController:inst10|data_out[14]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|data_out[14]                  ; N/A     ;
; SRAMController:inst10|data_out[15]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|data_out[15]                  ; N/A     ;
; SRAMController:inst10|data_out[15]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|data_out[15]                  ; N/A     ;
; SRAMController:inst10|data_out[16]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|data_out[16]                  ; N/A     ;
; SRAMController:inst10|data_out[16]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|data_out[16]                  ; N/A     ;
; SRAMController:inst10|data_out[17]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|data_out[17]                  ; N/A     ;
; SRAMController:inst10|data_out[17]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|data_out[17]                  ; N/A     ;
; SRAMController:inst10|data_out[18]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|data_out[18]                  ; N/A     ;
; SRAMController:inst10|data_out[18]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|data_out[18]                  ; N/A     ;
; SRAMController:inst10|data_out[19]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|data_out[19]                  ; N/A     ;
; SRAMController:inst10|data_out[19]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|data_out[19]                  ; N/A     ;
; SRAMController:inst10|data_out[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|data_out[1]                   ; N/A     ;
; SRAMController:inst10|data_out[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|data_out[1]                   ; N/A     ;
; SRAMController:inst10|data_out[20]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|data_out[20]                  ; N/A     ;
; SRAMController:inst10|data_out[20]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|data_out[20]                  ; N/A     ;
; SRAMController:inst10|data_out[21]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|data_out[21]                  ; N/A     ;
; SRAMController:inst10|data_out[21]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|data_out[21]                  ; N/A     ;
; SRAMController:inst10|data_out[22]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|data_out[22]                  ; N/A     ;
; SRAMController:inst10|data_out[22]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|data_out[22]                  ; N/A     ;
; SRAMController:inst10|data_out[23]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|data_out[23]                  ; N/A     ;
; SRAMController:inst10|data_out[23]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|data_out[23]                  ; N/A     ;
; SRAMController:inst10|data_out[24]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|data_out[24]                  ; N/A     ;
; SRAMController:inst10|data_out[24]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|data_out[24]                  ; N/A     ;
; SRAMController:inst10|data_out[25]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|data_out[25]                  ; N/A     ;
; SRAMController:inst10|data_out[25]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|data_out[25]                  ; N/A     ;
; SRAMController:inst10|data_out[26]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|data_out[26]                  ; N/A     ;
; SRAMController:inst10|data_out[26]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|data_out[26]                  ; N/A     ;
; SRAMController:inst10|data_out[27]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|data_out[27]                  ; N/A     ;
; SRAMController:inst10|data_out[27]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|data_out[27]                  ; N/A     ;
; SRAMController:inst10|data_out[28]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|data_out[28]                  ; N/A     ;
; SRAMController:inst10|data_out[28]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|data_out[28]                  ; N/A     ;
; SRAMController:inst10|data_out[29]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|data_out[29]                  ; N/A     ;
; SRAMController:inst10|data_out[29]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|data_out[29]                  ; N/A     ;
; SRAMController:inst10|data_out[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|data_out[2]                   ; N/A     ;
; SRAMController:inst10|data_out[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|data_out[2]                   ; N/A     ;
; SRAMController:inst10|data_out[30]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|data_out[30]                  ; N/A     ;
; SRAMController:inst10|data_out[30]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|data_out[30]                  ; N/A     ;
; SRAMController:inst10|data_out[31]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|data_out[31]                  ; N/A     ;
; SRAMController:inst10|data_out[31]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|data_out[31]                  ; N/A     ;
; SRAMController:inst10|data_out[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|data_out[3]                   ; N/A     ;
; SRAMController:inst10|data_out[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|data_out[3]                   ; N/A     ;
; SRAMController:inst10|data_out[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|data_out[4]                   ; N/A     ;
; SRAMController:inst10|data_out[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|data_out[4]                   ; N/A     ;
; SRAMController:inst10|data_out[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|data_out[5]                   ; N/A     ;
; SRAMController:inst10|data_out[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|data_out[5]                   ; N/A     ;
; SRAMController:inst10|data_out[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|data_out[6]                   ; N/A     ;
; SRAMController:inst10|data_out[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|data_out[6]                   ; N/A     ;
; SRAMController:inst10|data_out[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|data_out[7]                   ; N/A     ;
; SRAMController:inst10|data_out[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|data_out[7]                   ; N/A     ;
; SRAMController:inst10|data_out[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|data_out[8]                   ; N/A     ;
; SRAMController:inst10|data_out[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|data_out[8]                   ; N/A     ;
; SRAMController:inst10|data_out[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|data_out[9]                   ; N/A     ;
; SRAMController:inst10|data_out[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAMController:inst10|data_out[9]                   ; N/A     ;
; decode:dec|Insn[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[0]                          ; N/A     ;
; decode:dec|Insn[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[0]                          ; N/A     ;
; decode:dec|Insn[10]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[10]                         ; N/A     ;
; decode:dec|Insn[10]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[10]                         ; N/A     ;
; decode:dec|Insn[11]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[11]                         ; N/A     ;
; decode:dec|Insn[11]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[11]                         ; N/A     ;
; decode:dec|Insn[12]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[12]                         ; N/A     ;
; decode:dec|Insn[12]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[12]                         ; N/A     ;
; decode:dec|Insn[13]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[13]                         ; N/A     ;
; decode:dec|Insn[13]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[13]                         ; N/A     ;
; decode:dec|Insn[14]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[14]                         ; N/A     ;
; decode:dec|Insn[14]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[14]                         ; N/A     ;
; decode:dec|Insn[15]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[15]                         ; N/A     ;
; decode:dec|Insn[15]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[15]                         ; N/A     ;
; decode:dec|Insn[16]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[16]                         ; N/A     ;
; decode:dec|Insn[16]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[16]                         ; N/A     ;
; decode:dec|Insn[17]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[17]                         ; N/A     ;
; decode:dec|Insn[17]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[17]                         ; N/A     ;
; decode:dec|Insn[18]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[18]                         ; N/A     ;
; decode:dec|Insn[18]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[18]                         ; N/A     ;
; decode:dec|Insn[19]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[19]                         ; N/A     ;
; decode:dec|Insn[19]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[19]                         ; N/A     ;
; decode:dec|Insn[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[1]                          ; N/A     ;
; decode:dec|Insn[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[1]                          ; N/A     ;
; decode:dec|Insn[20]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[20]                         ; N/A     ;
; decode:dec|Insn[20]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[20]                         ; N/A     ;
; decode:dec|Insn[21]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[21]                         ; N/A     ;
; decode:dec|Insn[21]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[21]                         ; N/A     ;
; decode:dec|Insn[22]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[22]                         ; N/A     ;
; decode:dec|Insn[22]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[22]                         ; N/A     ;
; decode:dec|Insn[23]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[23]                         ; N/A     ;
; decode:dec|Insn[23]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[23]                         ; N/A     ;
; decode:dec|Insn[24]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[24]                         ; N/A     ;
; decode:dec|Insn[24]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[24]                         ; N/A     ;
; decode:dec|Insn[25]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[25]                         ; N/A     ;
; decode:dec|Insn[25]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[25]                         ; N/A     ;
; decode:dec|Insn[26]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[26]                         ; N/A     ;
; decode:dec|Insn[26]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[26]                         ; N/A     ;
; decode:dec|Insn[27]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[27]                         ; N/A     ;
; decode:dec|Insn[27]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[27]                         ; N/A     ;
; decode:dec|Insn[28]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[28]                         ; N/A     ;
; decode:dec|Insn[28]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[28]                         ; N/A     ;
; decode:dec|Insn[29]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[29]                         ; N/A     ;
; decode:dec|Insn[29]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[29]                         ; N/A     ;
; decode:dec|Insn[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[2]                          ; N/A     ;
; decode:dec|Insn[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[2]                          ; N/A     ;
; decode:dec|Insn[30]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[30]                         ; N/A     ;
; decode:dec|Insn[30]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[30]                         ; N/A     ;
; decode:dec|Insn[31]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[31]                         ; N/A     ;
; decode:dec|Insn[31]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[31]                         ; N/A     ;
; decode:dec|Insn[3]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[3]                          ; N/A     ;
; decode:dec|Insn[3]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[3]                          ; N/A     ;
; decode:dec|Insn[4]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[4]                          ; N/A     ;
; decode:dec|Insn[4]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[4]                          ; N/A     ;
; decode:dec|Insn[5]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[5]                          ; N/A     ;
; decode:dec|Insn[5]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[5]                          ; N/A     ;
; decode:dec|Insn[6]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[6]                          ; N/A     ;
; decode:dec|Insn[6]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[6]                          ; N/A     ;
; decode:dec|Insn[7]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[7]                          ; N/A     ;
; decode:dec|Insn[7]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[7]                          ; N/A     ;
; decode:dec|Insn[8]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[8]                          ; N/A     ;
; decode:dec|Insn[8]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[8]                          ; N/A     ;
; decode:dec|Insn[9]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[9]                          ; N/A     ;
; decode:dec|Insn[9]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DecodeStage:inst2|InsnO[9]                          ; N/A     ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                 ; N/A     ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                 ; N/A     ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                 ; N/A     ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                 ; N/A     ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                 ; N/A     ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                 ; N/A     ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                 ; N/A     ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                 ; N/A     ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                 ; N/A     ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                 ; N/A     ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                 ; N/A     ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                 ; N/A     ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                 ; N/A     ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                 ; N/A     ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                 ; N/A     ;
; auto_signaltap_0|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                 ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                 ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                 ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                 ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                 ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                 ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                 ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                 ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                 ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                 ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                 ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                 ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                 ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                 ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                 ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                 ; N/A     ;
; auto_signaltap_0|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                 ; N/A     ;
+-------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.2 Build 222 07/20/2016 SJ Standard Edition
    Info: Processing started: Thu Dec 21 15:15:46 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RISCV-1 -c RISCV-1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file test01.vhd
    Info (12022): Found design unit 1: imem-SYN File: /student/home/walterdo/hardware_entwurf/riskv/test01.vhd Line: 9
    Info (12023): Found entity 1: imem File: /student/home/walterdo/hardware_entwurf/riskv/test01.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /student/home/walterdo/hardware_entwurf/ALUTest/Inc3Bit.vhd
    Info (12022): Found design unit 1: Inc3Bit-Behavioral File: /student/home/walterdo/hardware_entwurf/ALUTest/Inc3Bit.vhd Line: 14
    Info (12023): Found entity 1: Inc3Bit File: /student/home/walterdo/hardware_entwurf/ALUTest/Inc3Bit.vhd Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file RISCV-1.bdf
    Info (12023): Found entity 1: RISCV-1
Info (12021): Found 2 design units, including 1 entities, in source file decode.vhd
    Info (12022): Found design unit 1: decode-Behavioral File: /student/home/walterdo/hardware_entwurf/riskv/decode.vhd Line: 34
    Info (12023): Found entity 1: decode File: /student/home/walterdo/hardware_entwurf/riskv/decode.vhd Line: 7
Info (12021): Found 1 design units, including 0 entities, in source file constants.vhd
    Info (12022): Found design unit 1: constants File: /student/home/walterdo/hardware_entwurf/riskv/constants.vhd Line: 9
Warning (12090): Entity "mux" obtained from "mux.vhd" instead of from Quartus Prime megafunction library File: /student/home/walterdo/hardware_entwurf/riskv/mux.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mux.vhd
    Info (12022): Found design unit 1: mux-Behavioral File: /student/home/walterdo/hardware_entwurf/riskv/mux.vhd Line: 15
    Info (12023): Found entity 1: mux File: /student/home/walterdo/hardware_entwurf/riskv/mux.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file DecodeStage.vhd
    Info (12022): Found design unit 1: DecodeStage-Behavioral File: /student/home/walterdo/hardware_entwurf/riskv/DecodeStage.vhd Line: 27
    Info (12023): Found entity 1: DecodeStage File: /student/home/walterdo/hardware_entwurf/riskv/DecodeStage.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ExecuteStage.vhd
    Info (12022): Found design unit 1: ExecuteStage-Behavioral File: /student/home/walterdo/hardware_entwurf/riskv/ExecuteStage.vhd Line: 49
    Info (12023): Found entity 1: ExecuteStage File: /student/home/walterdo/hardware_entwurf/riskv/ExecuteStage.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file MemStage.vhd
    Info (12022): Found design unit 1: MemStage-Behavioral File: /student/home/walterdo/hardware_entwurf/riskv/MemStage.vhd Line: 26
    Info (12023): Found entity 1: MemStage File: /student/home/walterdo/hardware_entwurf/riskv/MemStage.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file Forward.vhd
    Info (12022): Found design unit 1: Forward-Behavioral File: /student/home/walterdo/hardware_entwurf/riskv/Forward.vhd Line: 29
    Info (12023): Found entity 1: Forward File: /student/home/walterdo/hardware_entwurf/riskv/Forward.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file FetchStage.vhd
    Info (12022): Found design unit 1: FetchStage-Behavioral File: /student/home/walterdo/hardware_entwurf/riskv/FetchStage.vhd Line: 17
    Info (12023): Found entity 1: FetchStage File: /student/home/walterdo/hardware_entwurf/riskv/FetchStage.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file Fetch.vhd
    Info (12022): Found design unit 1: Fetch-Behavioral File: /student/home/walterdo/hardware_entwurf/riskv/Fetch.vhd Line: 20
    Info (12023): Found entity 1: Fetch File: /student/home/walterdo/hardware_entwurf/riskv/Fetch.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file Memory.vhd
    Info (12022): Found design unit 1: memory-SYN File: /student/home/walterdo/hardware_entwurf/riskv/Memory.vhd Line: 56
    Info (12023): Found entity 1: Memory File: /student/home/walterdo/hardware_entwurf/riskv/Memory.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file MemMux.vhd
    Info (12022): Found design unit 1: MemMux-Behavioral File: /student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd Line: 17
    Info (12023): Found entity 1: MemMux File: /student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file SRAMController.vhd
    Info (12022): Found design unit 1: SRAMController-Behavioral File: /student/home/walterdo/hardware_entwurf/riskv/SRAMController.vhd Line: 31
    Info (12023): Found entity 1: SRAMController File: /student/home/walterdo/hardware_entwurf/riskv/SRAMController.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file InstructionMemory.vhd
    Info (12022): Found design unit 1: instructionmemory-SYN File: /student/home/walterdo/hardware_entwurf/riskv/InstructionMemory.vhd Line: 55
    Info (12023): Found entity 1: InstructionMemory File: /student/home/walterdo/hardware_entwurf/riskv/InstructionMemory.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file SevenSeg.vhd
    Info (12022): Found design unit 1: SevenSeg-Behavioral File: /student/home/walterdo/hardware_entwurf/riskv/SevenSeg.vhd Line: 19
    Info (12023): Found entity 1: SevenSeg File: /student/home/walterdo/hardware_entwurf/riskv/SevenSeg.vhd Line: 5
Info (12127): Elaborating entity "RISCV-1" for the top level hierarchy
Info (12128): Elaborating entity "SRAMController" for hierarchy "SRAMController:inst10"
Info (12128): Elaborating entity "ExecuteStage" for hierarchy "ExecuteStage:inst3"
Info (12128): Elaborating entity "decode" for hierarchy "decode:dec"
Info (12128): Elaborating entity "DecodeStage" for hierarchy "DecodeStage:inst2"
Warning (12125): Using design file ALUTest.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ALUTest-Behavioral File: /student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd Line: 37
    Info (12023): Found entity 1: ALUTest File: /student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd Line: 6
Warning (10645): VHDL type inferencing warning at ALUTest.vhd(71): two visible identifiers match "SHIFT_LEFT" because the actual at position 1 has an ambiguous type - it could be "UNSIGNED" or "SIGNED", assuming "UNSIGNED" File: /student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd Line: 71
Warning (10645): VHDL type inferencing warning at ALUTest.vhd(74): two visible identifiers match "SHIFT_LEFT" because the actual at position 1 has an ambiguous type - it could be "UNSIGNED" or "SIGNED", assuming "UNSIGNED" File: /student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd Line: 74
Info (12128): Elaborating entity "ALUTest" for hierarchy "ALUTest:alu"
Warning (10492): VHDL Process Statement warning at ALUTest.vhd(53): signal "JumpRel" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd Line: 53
Warning (10492): VHDL Process Statement warning at ALUTest.vhd(67): signal "MemAccessI" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd Line: 67
Warning (10492): VHDL Process Statement warning at ALUTest.vhd(87): signal "Aux" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd Line: 87
Warning (10492): VHDL Process Statement warning at ALUTest.vhd(107): signal "Aux" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd Line: 107
Warning (10492): VHDL Process Statement warning at ALUTest.vhd(124): signal "JumpRel" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd Line: 124
Warning (10492): VHDL Process Statement warning at ALUTest.vhd(126): signal "JumpTargetI" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd Line: 126
Warning (10492): VHDL Process Statement warning at ALUTest.vhd(134): signal "JumpTargetI" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd Line: 134
Warning (10492): VHDL Process Statement warning at ALUTest.vhd(138): signal "JumpRel" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd Line: 138
Warning (10492): VHDL Process Statement warning at ALUTest.vhd(139): signal "PCNext" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd Line: 139
Warning (10492): VHDL Process Statement warning at ALUTest.vhd(143): signal "PCNext" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd Line: 143
Warning (10492): VHDL Process Statement warning at ALUTest.vhd(144): signal "JumpTargetI" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd Line: 144
Info (12128): Elaborating entity "mux" for hierarchy "mux:inst"
Info (12128): Elaborating entity "InstructionMemory" for hierarchy "InstructionMemory:inst11"
Info (12128): Elaborating entity "altsyncram" for hierarchy "InstructionMemory:inst11|altsyncram:altsyncram_component" File: /student/home/walterdo/hardware_entwurf/riskv/InstructionMemory.vhd Line: 70
Info (12130): Elaborated megafunction instantiation "InstructionMemory:inst11|altsyncram:altsyncram_component" File: /student/home/walterdo/hardware_entwurf/riskv/InstructionMemory.vhd Line: 70
Info (12133): Instantiated megafunction "InstructionMemory:inst11|altsyncram:altsyncram_component" with the following parameter: File: /student/home/walterdo/hardware_entwurf/riskv/InstructionMemory.vhd Line: 70
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "test12dec.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u0s3.tdf
    Info (12023): Found entity 1: altsyncram_u0s3 File: /student/home/walterdo/hardware_entwurf/riskv/db/altsyncram_u0s3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_u0s3" for hierarchy "InstructionMemory:inst11|altsyncram:altsyncram_component|altsyncram_u0s3:auto_generated" File: /opt/altera/16.0.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "Fetch" for hierarchy "Fetch:inst7"
Info (12128): Elaborating entity "FetchStage" for hierarchy "FetchStage:inst6"
Info (12128): Elaborating entity "Forward" for hierarchy "Forward:inst5"
Warning (10492): VHDL Process Statement warning at Forward.vhd(38): signal "DestWrEn_MEM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /student/home/walterdo/hardware_entwurf/riskv/Forward.vhd Line: 38
Warning (10492): VHDL Process Statement warning at Forward.vhd(39): signal "DestData_MEM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /student/home/walterdo/hardware_entwurf/riskv/Forward.vhd Line: 39
Warning (10492): VHDL Process Statement warning at Forward.vhd(46): signal "DestWrEn_MEM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /student/home/walterdo/hardware_entwurf/riskv/Forward.vhd Line: 46
Warning (10492): VHDL Process Statement warning at Forward.vhd(47): signal "DestData_MEM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /student/home/walterdo/hardware_entwurf/riskv/Forward.vhd Line: 47
Info (12128): Elaborating entity "MemStage" for hierarchy "MemStage:inst4"
Info (12128): Elaborating entity "MemMux" for hierarchy "MemMux:inst9"
Warning (10492): VHDL Process Statement warning at MemMux.vhd(23): signal "FunctI" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd Line: 23
Warning (10492): VHDL Process Statement warning at MemMux.vhd(42): signal "FunctI" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd Line: 42
Warning (10492): VHDL Process Statement warning at MemMux.vhd(44): signal "RomDataIn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd Line: 44
Warning (10492): VHDL Process Statement warning at MemMux.vhd(45): signal "RomDataIn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd Line: 45
Warning (10492): VHDL Process Statement warning at MemMux.vhd(47): signal "RomDataIn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd Line: 47
Warning (10492): VHDL Process Statement warning at MemMux.vhd(50): signal "RomDataIn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd Line: 50
Warning (10492): VHDL Process Statement warning at MemMux.vhd(51): signal "RomDataIn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd Line: 51
Warning (10492): VHDL Process Statement warning at MemMux.vhd(53): signal "RomDataIn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd Line: 53
Warning (10492): VHDL Process Statement warning at MemMux.vhd(55): signal "RomDataIn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd Line: 55
Warning (10492): VHDL Process Statement warning at MemMux.vhd(56): signal "RomDataIn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd Line: 56
Warning (10492): VHDL Process Statement warning at MemMux.vhd(57): signal "RomDataIn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd Line: 57
Warning (10492): VHDL Process Statement warning at MemMux.vhd(58): signal "RomDataIn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd Line: 58
Warning (12125): Using design file RegSet.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: RegSet-Behavioral File: /student/home/walterdo/hardware_entwurf/riskv/RegSet.vhd Line: 23
    Info (12023): Found entity 1: RegSet File: /student/home/walterdo/hardware_entwurf/riskv/RegSet.vhd Line: 6
Info (12128): Elaborating entity "RegSet" for hierarchy "RegSet:registers"
Warning (10492): VHDL Process Statement warning at RegSet.vhd(51): signal "Registers" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /student/home/walterdo/hardware_entwurf/riskv/RegSet.vhd Line: 51
Warning (10492): VHDL Process Statement warning at RegSet.vhd(52): signal "Registers" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /student/home/walterdo/hardware_entwurf/riskv/RegSet.vhd Line: 52
Info (12128): Elaborating entity "SevenSeg" for hierarchy "SevenSeg:inst1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v124.tdf
    Info (12023): Found entity 1: altsyncram_v124 File: /student/home/walterdo/hardware_entwurf/riskv/db/altsyncram_v124.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf
    Info (12023): Found entity 1: mux_ssc File: /student/home/walterdo/hardware_entwurf/riskv/db/mux_ssc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: /student/home/walterdo/hardware_entwurf/riskv/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jii.tdf
    Info (12023): Found entity 1: cntr_jii File: /student/home/walterdo/hardware_entwurf/riskv/db/cntr_jii.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_vgc.tdf
    Info (12023): Found entity 1: cmpr_vgc File: /student/home/walterdo/hardware_entwurf/riskv/db/cmpr_vgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j File: /student/home/walterdo/hardware_entwurf/riskv/db/cntr_i6j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi File: /student/home/walterdo/hardware_entwurf/riskv/db/cntr_egi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc File: /student/home/walterdo/hardware_entwurf/riskv/db/cmpr_qgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: /student/home/walterdo/hardware_entwurf/riskv/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: /student/home/walterdo/hardware_entwurf/riskv/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2017.12.21.15:16:01 Progress: Loading sld8ecfd4c3/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8ecfd4c3/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /student/home/walterdo/hardware_entwurf/riskv/db/ip/sld8ecfd4c3/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /student/home/walterdo/hardware_entwurf/riskv/db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /student/home/walterdo/hardware_entwurf/riskv/db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /student/home/walterdo/hardware_entwurf/riskv/db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /student/home/walterdo/hardware_entwurf/riskv/db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 93
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /student/home/walterdo/hardware_entwurf/riskv/db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /student/home/walterdo/hardware_entwurf/riskv/db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "SRAMController:inst10|SRAM_data_store[0]~0" feeding internal logic into a wire File: /student/home/walterdo/hardware_entwurf/riskv/SRAMController.vhd Line: 43
    Warning (13049): Converted tri-state buffer "SRAMController:inst10|SRAM_data_store[1]~1" feeding internal logic into a wire File: /student/home/walterdo/hardware_entwurf/riskv/SRAMController.vhd Line: 43
    Warning (13049): Converted tri-state buffer "SRAMController:inst10|SRAM_data_store[2]~2" feeding internal logic into a wire File: /student/home/walterdo/hardware_entwurf/riskv/SRAMController.vhd Line: 43
    Warning (13049): Converted tri-state buffer "SRAMController:inst10|SRAM_data_store[3]~3" feeding internal logic into a wire File: /student/home/walterdo/hardware_entwurf/riskv/SRAMController.vhd Line: 43
    Warning (13049): Converted tri-state buffer "SRAMController:inst10|SRAM_data_store[4]~4" feeding internal logic into a wire File: /student/home/walterdo/hardware_entwurf/riskv/SRAMController.vhd Line: 43
    Warning (13049): Converted tri-state buffer "SRAMController:inst10|SRAM_data_store[5]~5" feeding internal logic into a wire File: /student/home/walterdo/hardware_entwurf/riskv/SRAMController.vhd Line: 43
    Warning (13049): Converted tri-state buffer "SRAMController:inst10|SRAM_data_store[6]~6" feeding internal logic into a wire File: /student/home/walterdo/hardware_entwurf/riskv/SRAMController.vhd Line: 43
    Warning (13049): Converted tri-state buffer "SRAMController:inst10|SRAM_data_store[7]~7" feeding internal logic into a wire File: /student/home/walterdo/hardware_entwurf/riskv/SRAMController.vhd Line: 43
    Warning (13049): Converted tri-state buffer "SRAMController:inst10|SRAM_data_store[8]~8" feeding internal logic into a wire File: /student/home/walterdo/hardware_entwurf/riskv/SRAMController.vhd Line: 43
    Warning (13049): Converted tri-state buffer "SRAMController:inst10|SRAM_data_store[9]~9" feeding internal logic into a wire File: /student/home/walterdo/hardware_entwurf/riskv/SRAMController.vhd Line: 43
    Warning (13049): Converted tri-state buffer "SRAMController:inst10|SRAM_data_store[10]~10" feeding internal logic into a wire File: /student/home/walterdo/hardware_entwurf/riskv/SRAMController.vhd Line: 43
    Warning (13049): Converted tri-state buffer "SRAMController:inst10|SRAM_data_store[11]~11" feeding internal logic into a wire File: /student/home/walterdo/hardware_entwurf/riskv/SRAMController.vhd Line: 43
    Warning (13049): Converted tri-state buffer "SRAMController:inst10|SRAM_data_store[12]~12" feeding internal logic into a wire File: /student/home/walterdo/hardware_entwurf/riskv/SRAMController.vhd Line: 43
    Warning (13049): Converted tri-state buffer "SRAMController:inst10|SRAM_data_store[13]~13" feeding internal logic into a wire File: /student/home/walterdo/hardware_entwurf/riskv/SRAMController.vhd Line: 43
    Warning (13049): Converted tri-state buffer "SRAMController:inst10|SRAM_data_store[14]~14" feeding internal logic into a wire File: /student/home/walterdo/hardware_entwurf/riskv/SRAMController.vhd Line: 43
    Warning (13049): Converted tri-state buffer "SRAMController:inst10|SRAM_data_store[15]~15" feeding internal logic into a wire File: /student/home/walterdo/hardware_entwurf/riskv/SRAMController.vhd Line: 43
Info (13000): Registers with preset signals will power-up high File: /student/home/walterdo/hardware_entwurf/riskv/SRAMController.vhd Line: 18
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Warning (14632): Output pin "pre_syn.bp.inst10_SRAM_data_15_" driven by bidirectional pin "SRAM_DQ[15]" cannot be tri-stated
Warning (14632): Output pin "pre_syn.bp.inst10_SRAM_data_14_" driven by bidirectional pin "SRAM_DQ[14]" cannot be tri-stated
Warning (14632): Output pin "pre_syn.bp.inst10_SRAM_data_13_" driven by bidirectional pin "SRAM_DQ[13]" cannot be tri-stated
Warning (14632): Output pin "pre_syn.bp.inst10_SRAM_data_12_" driven by bidirectional pin "SRAM_DQ[12]" cannot be tri-stated
Warning (14632): Output pin "pre_syn.bp.inst10_SRAM_data_11_" driven by bidirectional pin "SRAM_DQ[11]" cannot be tri-stated
Warning (14632): Output pin "pre_syn.bp.inst10_SRAM_data_10_" driven by bidirectional pin "SRAM_DQ[10]" cannot be tri-stated
Warning (14632): Output pin "pre_syn.bp.inst10_SRAM_data_9_" driven by bidirectional pin "SRAM_DQ[9]" cannot be tri-stated
Warning (14632): Output pin "pre_syn.bp.inst10_SRAM_data_8_" driven by bidirectional pin "SRAM_DQ[8]" cannot be tri-stated
Warning (14632): Output pin "pre_syn.bp.inst10_SRAM_data_7_" driven by bidirectional pin "SRAM_DQ[7]" cannot be tri-stated
Warning (14632): Output pin "pre_syn.bp.inst10_SRAM_data_6_" driven by bidirectional pin "SRAM_DQ[6]" cannot be tri-stated
Warning (14632): Output pin "pre_syn.bp.inst10_SRAM_data_5_" driven by bidirectional pin "SRAM_DQ[5]" cannot be tri-stated
Warning (14632): Output pin "pre_syn.bp.inst10_SRAM_data_4_" driven by bidirectional pin "SRAM_DQ[4]" cannot be tri-stated
Warning (14632): Output pin "pre_syn.bp.inst10_SRAM_data_3_" driven by bidirectional pin "SRAM_DQ[3]" cannot be tri-stated
Warning (14632): Output pin "pre_syn.bp.inst10_SRAM_data_2_" driven by bidirectional pin "SRAM_DQ[2]" cannot be tri-stated
Warning (14632): Output pin "pre_syn.bp.inst10_SRAM_data_1_" driven by bidirectional pin "SRAM_DQ[1]" cannot be tri-stated
Warning (14632): Output pin "pre_syn.bp.inst10_SRAM_data_0_" driven by bidirectional pin "SRAM_DQ[0]" cannot be tri-stated
Info (17049): 16 registers lost all their fanouts during netlist optimizations.
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 799 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 10379 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 54 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 9888 logic cells
    Info (21064): Implemented 415 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 70 warnings
    Info: Peak virtual memory: 1454 megabytes
    Info: Processing ended: Thu Dec 21 15:16:15 2017
    Info: Elapsed time: 00:00:29
    Info: Total CPU time (on all processors): 00:00:53


