<def f='llvm/llvm/include/llvm/Support/MathExtras.h' l='283' ll='285' type='uint32_t llvm::Hi_32(uint64_t Value)'/>
<doc f='llvm/llvm/include/llvm/Support/MathExtras.h' l='278'>// NOTE: The following support functions use the _32/_64 extensions instead of
// type overloading so that signed and unsigned integers can be used without
// ambiguity.

/// Return the high 32 bits of a 64 bit value.</doc>
<use f='llvm/clang/lib/CodeGen/CGBuiltin.cpp' l='10185' u='c' c='_ZN5clang7CodeGen15CodeGenFunction18EmitX86CpuSupportsEm'/>
<use f='llvm/llvm/lib/Support/APInt.cpp' l='1329' u='c' c='_ZL8KnuthDivPjS_S_S_jj'/>
<use f='llvm/llvm/lib/Support/APInt.cpp' l='1329' u='c' c='_ZL8KnuthDivPjS_S_S_jj'/>
<use f='llvm/llvm/lib/Support/APInt.cpp' l='1436' u='c' c='_ZN4llvm5APInt6divideEPKmjS2_jPmS3_'/>
<use f='llvm/llvm/lib/Support/APInt.cpp' l='1445' u='c' c='_ZN4llvm5APInt6divideEPKmjS2_jPmS3_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='4015' u='c' c='_ZNK4llvm20AMDGPUTargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='4026' u='c' c='_ZNK4llvm20AMDGPUTargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='7497' u='c' c='_ZNK4llvm16SITargetLowering24splitBinaryBitConstantOpERNS_14TargetLowering15DAGCombinerInfoERKNS_5SDLocEjNS_7SDValueEPKNS_14ConstantSDNodeE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='1429' u='c' c='_ZN12_GLOBAL__N_115ConstGeneration11genTfrConstEPKN4llvm19TargetRegisterClassElRNS1_17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12Machine12924585'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonGenInsert.cpp' l='676' u='c' c='_ZNK12_GLOBAL__N_116HexagonGenInsert15isSmallConstantEj'/>
