
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.104408                       # Number of seconds simulated
sim_ticks                                104407552191                       # Number of ticks simulated
final_tick                               634045269501                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 206147                       # Simulator instruction rate (inst/s)
host_op_rate                                   267181                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6701821                       # Simulator tick rate (ticks/s)
host_mem_usage                               16921976                       # Number of bytes of host memory used
host_seconds                                 15578.98                       # Real time elapsed on the host
sim_insts                                  3211565845                       # Number of instructions simulated
sim_ops                                    4162402199                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2203520                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       610048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1430144                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4248576                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1214336                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1214336                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        17215                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4766                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        11173                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 33192                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9487                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9487                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        12260                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     21104987                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        17164                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      5842949                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        17164                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     13697706                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                40692229                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        12260                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        17164                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        17164                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              46587                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          11630730                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               11630730                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          11630730                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        12260                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     21104987                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        17164                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      5842949                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        17164                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     13697706                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               52322958                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               250377824                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21413129                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17436930                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1917683                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8790290                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8137192                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2235781                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87001                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    193694878                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120529431                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21413129                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10372973                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25473100                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5740630                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       8557670                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11849517                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1916813                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    231517460                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.629490                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.998090                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       206044360     89.00%     89.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2724674      1.18%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2140262      0.92%     91.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2312288      1.00%     92.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1952578      0.84%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1105272      0.48%     93.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          757272      0.33%     93.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1930493      0.83%     94.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12550261      5.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    231517460                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.085523                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.481390                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       191358636                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     10932750                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25331617                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109167                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3785286                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3650058                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6526                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145458788                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51656                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3785286                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       191615779                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        7304943                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2472583                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25184462                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1154395                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145244706                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2574                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        424116                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       569594                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        37466                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    203244279                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    676922957                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    676922957                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34793573                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33593                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17513                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3614067                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13981510                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7849327                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       296132                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1688663                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144731458                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33590                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137423383                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        82494                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20216813                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41333192                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1430                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    231517460                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.593577                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.298387                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    173473155     74.93%     74.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24495945     10.58%     85.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12390693      5.35%     90.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7986525      3.45%     94.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6570172      2.84%     97.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2583050      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3187175      1.38%     99.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       778471      0.34%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        52274      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    231517460                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         961253     75.43%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        144676     11.35%     86.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       168418     13.22%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113935174     82.91%     82.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2016455      1.47%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13651254      9.93%     94.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7804420      5.68%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137423383                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.548864                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1274347                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009273                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    507721067                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164982554                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133611154                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138697730                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       153625                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1829910                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           45                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          694                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       139761                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          556                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3785286                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        6557480                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       286952                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144765048                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          955                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13981510                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7849327                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17510                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        222247                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12659                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          694                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1147623                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1066003                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2213626                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134838322                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13519565                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2585061                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21323261                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19244296                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7803696                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.538539                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133613381                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133611154                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79394833                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213690849                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.533638                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371541                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22308818                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1941726                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    227732174                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.537765                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.390748                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    177942207     78.14%     78.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23328810     10.24%     88.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10838362      4.76%     93.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4819825      2.12%     95.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3657397      1.61%     96.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1544018      0.68%     97.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1532774      0.67%     98.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1095216      0.48%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2973565      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    227732174                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2973565                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           369533790                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          293335695                       # The number of ROB writes
system.switch_cpus0.timesIdled                2864846                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               18860364                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.503778                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.503778                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.399396                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.399396                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609680536                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184109296                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138171968                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               250377824                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22602736                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18325481                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2082957                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9256330                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8560860                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2453586                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        98222                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    195840065                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             126012858                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22602736                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11014446                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27743323                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6355015                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3715027                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12103266                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2081043                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    231543638                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.668639                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.029293                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       203800315     88.02%     88.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1932893      0.83%     88.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3509622      1.52%     90.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3250648      1.40%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2063690      0.89%     92.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1695267      0.73%     93.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          971239      0.42%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1003233      0.43%     94.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13316731      5.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    231543638                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.090275                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.503291                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       193842273                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5730779                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27676951                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        48630                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4245000                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3923319                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          223                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     154717212                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1288                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4245000                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       194337932                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1275017                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3314842                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27199728                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1171114                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     154585509                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        197926                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       502672                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    219240280                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    720084303                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    720084303                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    180435101                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        38805165                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35530                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17764                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4313408                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14608290                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7548833                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        85474                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1672684                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         153577947                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35528                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        144996868                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       122245                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     23208138                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     48905009                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    231543638                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.626218                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.299372                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    169026800     73.00%     73.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26458717     11.43%     84.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     14230481      6.15%     90.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7217648      3.12%     93.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8603066      3.72%     97.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2789171      1.20%     98.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2607465      1.13%     99.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       460984      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       149306      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    231543638                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         437048     59.49%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        152771     20.79%     80.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       144897     19.72%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    121936877     84.10%     84.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2078903      1.43%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17766      0.01%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13438784      9.27%     94.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7524538      5.19%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     144996868                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.579112                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             734716                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005067                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    522394335                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    176821837                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    141863864                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     145731584                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       280673                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2845734                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          224                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        97358                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4245000                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         863638                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       120083                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    153613475                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         8916                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14608290                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7548833                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17764                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        104010                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          224                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1110982                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1161562                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2272544                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    142908853                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12965828                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2088015                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20490198                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20174057                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7524370                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.570773                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             141863900                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            141863864                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         81862869                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        228071125                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.566599                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.358936                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    105084993                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    129390325                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     24223456                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35528                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2109380                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    227298638                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.569253                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.368984                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    172810629     76.03%     76.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25083147     11.04%     87.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     13010133      5.72%     92.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4179240      1.84%     94.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5745792      2.53%     97.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1925603      0.85%     98.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1114724      0.49%     98.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       985295      0.43%     98.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2444075      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    227298638                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    105084993                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     129390325                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19214022                       # Number of memory references committed
system.switch_cpus1.commit.loads             11762547                       # Number of loads committed
system.switch_cpus1.commit.membars              17764                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18676183                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        116570638                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2668646                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2444075                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           378468344                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          311472604                       # The number of ROB writes
system.switch_cpus1.timesIdled                3037955                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               18834186                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          105084993                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            129390325                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    105084993                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.382622                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.382622                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.419706                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.419706                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       642746860                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      198524163                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      142744409                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35528                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               250377824                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        18766320                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     16657396                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1618641                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9817832                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9588394                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1196311                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        46627                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    202035599                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             106224921                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           18766320                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10784705                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             21490282                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        4948920                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       2098295                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12358707                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1613365                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    228945977                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.523072                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.773701                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       207455695     90.61%     90.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          977842      0.43%     91.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1817062      0.79%     91.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         1577079      0.69%     92.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3174753      1.39%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         3828761      1.67%     95.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          922223      0.40%     95.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          504700      0.22%     96.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         8687862      3.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    228945977                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.074952                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.424259                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       200563694                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      3585545                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         21457169                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        22111                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3317457                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      1844197                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         4344                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     119685735                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1323                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3317457                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       200805187                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1730612                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1132710                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         21227982                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       732021                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     119587342                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         77280                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       448621                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    157989675                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    540838133                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    540838133                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    130650318                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        27339336                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        16519                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         8267                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2288771                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     20745021                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      3700450                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        65560                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       832483                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         119136290                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        16519                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        113143560                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        71888                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     17955770                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     37752133                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    228945977                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.494193                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.177342                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    180529677     78.85%     78.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     20305729      8.87%     87.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     10396945      4.54%     92.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      5995950      2.62%     94.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6670969      2.91%     97.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3337744      1.46%     99.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1338946      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       310317      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        59700      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    228945977                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         209874     48.16%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     48.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        158791     36.44%     84.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        67080     15.39%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     88873569     78.55%     78.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       899652      0.80%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         8252      0.01%     79.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     19680548     17.39%     96.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      3681539      3.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     113143560                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.451891                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             435745                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003851                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    455740729                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    137108849                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    110531598                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     113579305                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       199645                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3438200                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          205                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          270                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        99451                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3317457                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1216964                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        57433                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    119152809                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         5226                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     20745021                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      3700450                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         8267                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         33205                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          474                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          270                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       730752                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       974375                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1705127                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    112140852                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     19433636                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1002707                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            23115133                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        17320201                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           3681497                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.447887                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             110561190                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            110531598                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         63233038                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        146218956                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.441459                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.432454                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     88929629                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    100251208                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     18904075                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        16504                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1622569                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    225628520                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.444320                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.294274                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    188036036     83.34%     83.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     14268340      6.32%     89.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     11117930      4.93%     94.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      2199244      0.97%     95.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2784741      1.23%     96.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       942775      0.42%     97.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      4024364      1.78%     99.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       890467      0.39%     99.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      1364623      0.60%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    225628520                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     88929629                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     100251208                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              20907817                       # Number of memory references committed
system.switch_cpus2.commit.loads             17306818                       # Number of loads committed
system.switch_cpus2.commit.membars               8252                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          15806995                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         87223200                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1271043                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      1364623                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           343419180                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          241628104                       # The number of ROB writes
system.switch_cpus2.timesIdled                5325809                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               21431847                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           88929629                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            100251208                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     88929629                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.815460                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.815460                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.355182                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.355182                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       519179037                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      144265085                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      126472426                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         16504                       # number of misc regfile writes
system.l20.replacements                         17225                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          689579                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27465                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.107555                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           13.594751                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     4.313709                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5829.303417                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4392.788123                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001328                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000421                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.569268                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.428983                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        79900                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  79900                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           18928                       # number of Writeback hits
system.l20.Writeback_hits::total                18928                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        79900                       # number of demand (read+write) hits
system.l20.demand_hits::total                   79900                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        79900                       # number of overall hits
system.l20.overall_hits::total                  79900                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        17215                       # number of ReadReq misses
system.l20.ReadReq_misses::total                17225                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        17215                       # number of demand (read+write) misses
system.l20.demand_misses::total                 17225                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        17215                       # number of overall misses
system.l20.overall_misses::total                17225                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2083243                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   4092048811                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     4094132054                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2083243                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   4092048811                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      4094132054                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2083243                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   4092048811                       # number of overall miss cycles
system.l20.overall_miss_latency::total     4094132054                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        97115                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              97125                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        18928                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            18928                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        97115                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               97125                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        97115                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              97125                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.177264                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.177349                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.177264                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.177349                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.177264                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.177349                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 208324.300000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 237702.515887                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 237685.460319                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 208324.300000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 237702.515887                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 237685.460319                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 208324.300000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 237702.515887                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 237685.460319                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4218                       # number of writebacks
system.l20.writebacks::total                     4218                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        17215                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           17225                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        17215                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            17225                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        17215                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           17225                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1464144                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3026488292                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3027952436                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1464144                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3026488292                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3027952436                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1464144                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3026488292                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3027952436                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.177264                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.177349                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.177264                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.177349                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.177264                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.177349                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 146414.400000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 175805.303050                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 175788.240116                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 146414.400000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 175805.303050                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 175788.240116                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 146414.400000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 175805.303050                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 175788.240116                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4781                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          376585                       # Total number of references to valid blocks.
system.l21.sampled_refs                         15021                       # Sample count of references to valid blocks.
system.l21.avg_refs                         25.070568                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          319.472592                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    11.679491                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2248.809606                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7660.038311                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.031198                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001141                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.219610                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.748051                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        36227                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  36227                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10873                       # number of Writeback hits
system.l21.Writeback_hits::total                10873                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        36227                       # number of demand (read+write) hits
system.l21.demand_hits::total                   36227                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        36227                       # number of overall hits
system.l21.overall_hits::total                  36227                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4766                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4780                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4766                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4780                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4766                       # number of overall misses
system.l21.overall_misses::total                 4780                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3268936                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1134154279                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1137423215                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3268936                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1134154279                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1137423215                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3268936                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1134154279                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1137423215                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        40993                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              41007                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10873                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10873                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        40993                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               41007                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        40993                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              41007                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.116264                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.116565                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.116264                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.116565                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.116264                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.116565                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 233495.428571                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 237967.746328                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 237954.647490                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 233495.428571                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 237967.746328                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 237954.647490                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 233495.428571                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 237967.746328                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 237954.647490                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3428                       # number of writebacks
system.l21.writebacks::total                     3428                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4766                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4780                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4766                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4780                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4766                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4780                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2402080                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    839118939                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    841521019                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2402080                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    839118939                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    841521019                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2402080                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    839118939                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    841521019                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.116264                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.116565                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.116264                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.116565                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.116264                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.116565                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 171577.142857                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 176063.562526                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 176050.422385                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 171577.142857                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 176063.562526                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 176050.422385                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 171577.142857                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 176063.562526                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 176050.422385                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         11187                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          197546                       # Total number of references to valid blocks.
system.l22.sampled_refs                         23475                       # Sample count of references to valid blocks.
system.l22.avg_refs                          8.415165                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          488.744110                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     9.705186                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  5052.209995                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          6737.340710                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.039774                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000790                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.411150                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.548286                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        34103                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  34103                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9078                       # number of Writeback hits
system.l22.Writeback_hits::total                 9078                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        34103                       # number of demand (read+write) hits
system.l22.demand_hits::total                   34103                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        34103                       # number of overall hits
system.l22.overall_hits::total                  34103                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        11173                       # number of ReadReq misses
system.l22.ReadReq_misses::total                11187                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        11173                       # number of demand (read+write) misses
system.l22.demand_misses::total                 11187                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        11173                       # number of overall misses
system.l22.overall_misses::total                11187                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      4090533                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   2554199070                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     2558289603                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      4090533                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   2554199070                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      2558289603                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      4090533                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   2554199070                       # number of overall miss cycles
system.l22.overall_miss_latency::total     2558289603                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        45276                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              45290                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9078                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9078                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        45276                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               45290                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        45276                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              45290                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.246775                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.247008                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.246775                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.247008                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.246775                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.247008                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 292180.928571                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 228604.588741                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 228684.151515                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 292180.928571                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 228604.588741                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 228684.151515                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 292180.928571                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 228604.588741                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 228684.151515                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                1841                       # number of writebacks
system.l22.writebacks::total                     1841                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        11173                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           11187                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        11173                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            11187                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        11173                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           11187                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3224666                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1862421369                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1865646035                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3224666                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1862421369                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1865646035                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3224666                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1862421369                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1865646035                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.246775                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.247008                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.246775                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.247008                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.246775                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.247008                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 230333.285714                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 166689.462902                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 166769.110128                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 230333.285714                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 166689.462902                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 166769.110128                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 230333.285714                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 166689.462902                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 166769.110128                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               546.983729                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011857156                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1849830.266910                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.983729                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016000                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.876576                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11849506                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11849506                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11849506                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11849506                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11849506                       # number of overall hits
system.cpu0.icache.overall_hits::total       11849506                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2410572                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2410572                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2410572                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2410572                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2410572                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2410572                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11849517                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11849517                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11849517                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11849517                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11849517                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11849517                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 219142.909091                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 219142.909091                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 219142.909091                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 219142.909091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 219142.909091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 219142.909091                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2166243                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2166243                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2166243                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2166243                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2166243                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2166243                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 216624.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 216624.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 216624.300000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 216624.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 216624.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 216624.300000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97115                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190998200                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97371                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1961.551181                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.596531                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.403469                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916393                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083607                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10413298                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10413298                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677237                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677237                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17092                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17092                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18090535                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18090535                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18090535                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18090535                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       400397                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       400397                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           75                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           75                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       400472                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        400472                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       400472                       # number of overall misses
system.cpu0.dcache.overall_misses::total       400472                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  41705802055                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  41705802055                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      8979735                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      8979735                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  41714781790                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  41714781790                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  41714781790                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  41714781790                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10813695                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10813695                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17092                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17092                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18491007                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18491007                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18491007                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18491007                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.037027                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037027                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021658                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021658                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021658                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021658                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 104161.125221                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 104161.125221                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 119729.800000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 119729.800000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 104164.040907                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 104164.040907                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 104164.040907                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 104164.040907                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18928                       # number of writebacks
system.cpu0.dcache.writebacks::total            18928                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       303282                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       303282                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           75                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           75                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       303357                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       303357                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       303357                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       303357                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97115                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97115                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97115                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97115                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97115                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97115                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   9546060839                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   9546060839                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   9546060839                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9546060839                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   9546060839                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   9546060839                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008981                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008981                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005252                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005252                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005252                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005252                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 98296.461298                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 98296.461298                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 98296.461298                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 98296.461298                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 98296.461298                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 98296.461298                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.996852                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015151103                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2192550.978402                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.996852                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12103251                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12103251                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12103251                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12103251                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12103251                       # number of overall hits
system.cpu1.icache.overall_hits::total       12103251                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3794484                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3794484                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3794484                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3794484                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3794484                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3794484                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12103266                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12103266                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12103266                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12103266                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12103266                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12103266                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 252965.600000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 252965.600000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 252965.600000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 252965.600000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 252965.600000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 252965.600000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3385136                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3385136                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3385136                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3385136                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3385136                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3385136                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 241795.428571                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 241795.428571                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 241795.428571                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 241795.428571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 241795.428571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 241795.428571                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 40993                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               169384533                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 41249                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4106.391258                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.016001                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.983999                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.910219                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.089781                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9743288                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9743288                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7417727                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7417727                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17764                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17764                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17764                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17764                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17161015                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17161015                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17161015                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17161015                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       123353                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       123353                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       123353                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        123353                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       123353                       # number of overall misses
system.cpu1.dcache.overall_misses::total       123353                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  13702120609                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  13702120609                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  13702120609                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  13702120609                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  13702120609                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  13702120609                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9866641                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9866641                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7417727                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7417727                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17764                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17764                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17764                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17764                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17284368                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17284368                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17284368                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17284368                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012502                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012502                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007137                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007137                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007137                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007137                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 111080.562362                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 111080.562362                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 111080.562362                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 111080.562362                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 111080.562362                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 111080.562362                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10873                       # number of writebacks
system.cpu1.dcache.writebacks::total            10873                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        82360                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        82360                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        82360                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        82360                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        82360                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        82360                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        40993                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        40993                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        40993                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        40993                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        40993                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        40993                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3531447623                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3531447623                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3531447623                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3531447623                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3531447623                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3531447623                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004155                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004155                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002372                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002372                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002372                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002372                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 86147.576977                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 86147.576977                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 86147.576977                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 86147.576977                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 86147.576977                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 86147.576977                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               540.960109                       # Cycle average of tags in use
system.cpu2.icache.total_refs               926901824                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1713312.059150                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.960109                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          527                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022372                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.844551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.866923                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12358690                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12358690                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12358690                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12358690                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12358690                       # number of overall hits
system.cpu2.icache.overall_hits::total       12358690                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      5268136                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5268136                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      5268136                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5268136                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      5268136                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5268136                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12358707                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12358707                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12358707                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12358707                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12358707                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12358707                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 309890.352941                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 309890.352941                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 309890.352941                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 309890.352941                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 309890.352941                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 309890.352941                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4206733                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4206733                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4206733                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4206733                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4206733                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4206733                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 300480.928571                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 300480.928571                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 300480.928571                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 300480.928571                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 300480.928571                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 300480.928571                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 45276                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               227662168                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 45532                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               5000.047615                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   209.018337                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    46.981663                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.816478                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.183522                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     17732434                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       17732434                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      3584446                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3584446                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         8268                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         8268                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         8252                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         8252                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     21316880                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        21316880                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     21316880                       # number of overall hits
system.cpu2.dcache.overall_hits::total       21316880                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       164095                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       164095                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       164095                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        164095                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       164095                       # number of overall misses
system.cpu2.dcache.overall_misses::total       164095                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  20923171333                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  20923171333                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  20923171333                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  20923171333                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  20923171333                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  20923171333                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     17896529                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     17896529                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      3584446                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3584446                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         8268                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         8268                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         8252                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         8252                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     21480975                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     21480975                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     21480975                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     21480975                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009169                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009169                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007639                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007639                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007639                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007639                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 127506.452561                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 127506.452561                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 127506.452561                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 127506.452561                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 127506.452561                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 127506.452561                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9078                       # number of writebacks
system.cpu2.dcache.writebacks::total             9078                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       118819                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       118819                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       118819                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       118819                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       118819                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       118819                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        45276                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        45276                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        45276                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        45276                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        45276                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        45276                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4868526693                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4868526693                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4868526693                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4868526693                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4868526693                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4868526693                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002530                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002530                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002108                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002108                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002108                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002108                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 107529.964948                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 107529.964948                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 107529.964948                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 107529.964948                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 107529.964948                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 107529.964948                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
