// Seed: 2596086004
module module_0 (
    input  tri0  id_0,
    output uwire id_1,
    input  wor   id_2,
    input  tri   id_3
);
  assign id_1 = 1;
  id_5(
      .id_0(id_3), .id_1(1), .id_2(id_0), .id_3(id_1), .id_4(id_3), .id_5(1)
  );
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    input tri1 id_0,
    output wire id_1,
    input uwire id_2,
    input tri0 id_3,
    output supply1 id_4,
    output wor id_5,
    output wire id_6,
    input wire id_7,
    input supply1 id_8,
    output tri1 id_9,
    input tri1 id_10
    , id_15,
    input wor id_11,
    output wor id_12,
    output uwire id_13
);
  assign id_15 = 1;
  logic [7:0][1 : ~  1] id_16 (id_2);
  module_0 modCall_1 (
      id_0,
      id_5,
      id_2,
      id_10
  );
  reg  id_17;
  wire id_18;
  initial id_17 <= 1;
  always id_13 = 1 & id_7;
endmodule
