
PLC_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000eac0  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000250  0800eca0  0800eca0  0000fca0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800eef0  0800eef0  000101ec  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800eef0  0800eef0  0000fef0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800eef8  0800eef8  000101ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800eef8  0800eef8  0000fef8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800eefc  0800eefc  0000fefc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001ec  20000000  0800ef00  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002104  200001ec  0800f0ec  000101ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200022f0  0800f0ec  000102f0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000101ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e0d6  00000000  00000000  0001021c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004d53  00000000  00000000  0002e2f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001710  00000000  00000000  00033048  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001173  00000000  00000000  00034758  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00008125  00000000  00000000  000358cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00022626  00000000  00000000  0003d9f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f3020  00000000  00000000  00060016  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00153036  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000061dc  00000000  00000000  0015307c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  00159258  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001ec 	.word	0x200001ec
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800ec88 	.word	0x0800ec88

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001f0 	.word	0x200001f0
 800021c:	0800ec88 	.word	0x0800ec88

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_uldivmod>:
 80002d0:	b953      	cbnz	r3, 80002e8 <__aeabi_uldivmod+0x18>
 80002d2:	b94a      	cbnz	r2, 80002e8 <__aeabi_uldivmod+0x18>
 80002d4:	2900      	cmp	r1, #0
 80002d6:	bf08      	it	eq
 80002d8:	2800      	cmpeq	r0, #0
 80002da:	bf1c      	itt	ne
 80002dc:	f04f 31ff 	movne.w	r1, #4294967295
 80002e0:	f04f 30ff 	movne.w	r0, #4294967295
 80002e4:	f000 b988 	b.w	80005f8 <__aeabi_idiv0>
 80002e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f0:	f000 f806 	bl	8000300 <__udivmoddi4>
 80002f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002fc:	b004      	add	sp, #16
 80002fe:	4770      	bx	lr

08000300 <__udivmoddi4>:
 8000300:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000304:	9d08      	ldr	r5, [sp, #32]
 8000306:	468e      	mov	lr, r1
 8000308:	4604      	mov	r4, r0
 800030a:	4688      	mov	r8, r1
 800030c:	2b00      	cmp	r3, #0
 800030e:	d14a      	bne.n	80003a6 <__udivmoddi4+0xa6>
 8000310:	428a      	cmp	r2, r1
 8000312:	4617      	mov	r7, r2
 8000314:	d962      	bls.n	80003dc <__udivmoddi4+0xdc>
 8000316:	fab2 f682 	clz	r6, r2
 800031a:	b14e      	cbz	r6, 8000330 <__udivmoddi4+0x30>
 800031c:	f1c6 0320 	rsb	r3, r6, #32
 8000320:	fa01 f806 	lsl.w	r8, r1, r6
 8000324:	fa20 f303 	lsr.w	r3, r0, r3
 8000328:	40b7      	lsls	r7, r6
 800032a:	ea43 0808 	orr.w	r8, r3, r8
 800032e:	40b4      	lsls	r4, r6
 8000330:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000334:	fa1f fc87 	uxth.w	ip, r7
 8000338:	fbb8 f1fe 	udiv	r1, r8, lr
 800033c:	0c23      	lsrs	r3, r4, #16
 800033e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000342:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000346:	fb01 f20c 	mul.w	r2, r1, ip
 800034a:	429a      	cmp	r2, r3
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0x62>
 800034e:	18fb      	adds	r3, r7, r3
 8000350:	f101 30ff 	add.w	r0, r1, #4294967295
 8000354:	f080 80ea 	bcs.w	800052c <__udivmoddi4+0x22c>
 8000358:	429a      	cmp	r2, r3
 800035a:	f240 80e7 	bls.w	800052c <__udivmoddi4+0x22c>
 800035e:	3902      	subs	r1, #2
 8000360:	443b      	add	r3, r7
 8000362:	1a9a      	subs	r2, r3, r2
 8000364:	b2a3      	uxth	r3, r4
 8000366:	fbb2 f0fe 	udiv	r0, r2, lr
 800036a:	fb0e 2210 	mls	r2, lr, r0, r2
 800036e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000372:	fb00 fc0c 	mul.w	ip, r0, ip
 8000376:	459c      	cmp	ip, r3
 8000378:	d909      	bls.n	800038e <__udivmoddi4+0x8e>
 800037a:	18fb      	adds	r3, r7, r3
 800037c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000380:	f080 80d6 	bcs.w	8000530 <__udivmoddi4+0x230>
 8000384:	459c      	cmp	ip, r3
 8000386:	f240 80d3 	bls.w	8000530 <__udivmoddi4+0x230>
 800038a:	443b      	add	r3, r7
 800038c:	3802      	subs	r0, #2
 800038e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000392:	eba3 030c 	sub.w	r3, r3, ip
 8000396:	2100      	movs	r1, #0
 8000398:	b11d      	cbz	r5, 80003a2 <__udivmoddi4+0xa2>
 800039a:	40f3      	lsrs	r3, r6
 800039c:	2200      	movs	r2, #0
 800039e:	e9c5 3200 	strd	r3, r2, [r5]
 80003a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a6:	428b      	cmp	r3, r1
 80003a8:	d905      	bls.n	80003b6 <__udivmoddi4+0xb6>
 80003aa:	b10d      	cbz	r5, 80003b0 <__udivmoddi4+0xb0>
 80003ac:	e9c5 0100 	strd	r0, r1, [r5]
 80003b0:	2100      	movs	r1, #0
 80003b2:	4608      	mov	r0, r1
 80003b4:	e7f5      	b.n	80003a2 <__udivmoddi4+0xa2>
 80003b6:	fab3 f183 	clz	r1, r3
 80003ba:	2900      	cmp	r1, #0
 80003bc:	d146      	bne.n	800044c <__udivmoddi4+0x14c>
 80003be:	4573      	cmp	r3, lr
 80003c0:	d302      	bcc.n	80003c8 <__udivmoddi4+0xc8>
 80003c2:	4282      	cmp	r2, r0
 80003c4:	f200 8105 	bhi.w	80005d2 <__udivmoddi4+0x2d2>
 80003c8:	1a84      	subs	r4, r0, r2
 80003ca:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ce:	2001      	movs	r0, #1
 80003d0:	4690      	mov	r8, r2
 80003d2:	2d00      	cmp	r5, #0
 80003d4:	d0e5      	beq.n	80003a2 <__udivmoddi4+0xa2>
 80003d6:	e9c5 4800 	strd	r4, r8, [r5]
 80003da:	e7e2      	b.n	80003a2 <__udivmoddi4+0xa2>
 80003dc:	2a00      	cmp	r2, #0
 80003de:	f000 8090 	beq.w	8000502 <__udivmoddi4+0x202>
 80003e2:	fab2 f682 	clz	r6, r2
 80003e6:	2e00      	cmp	r6, #0
 80003e8:	f040 80a4 	bne.w	8000534 <__udivmoddi4+0x234>
 80003ec:	1a8a      	subs	r2, r1, r2
 80003ee:	0c03      	lsrs	r3, r0, #16
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	b280      	uxth	r0, r0
 80003f6:	b2bc      	uxth	r4, r7
 80003f8:	2101      	movs	r1, #1
 80003fa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003fe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000402:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000406:	fb04 f20c 	mul.w	r2, r4, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d907      	bls.n	800041e <__udivmoddi4+0x11e>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000414:	d202      	bcs.n	800041c <__udivmoddi4+0x11c>
 8000416:	429a      	cmp	r2, r3
 8000418:	f200 80e0 	bhi.w	80005dc <__udivmoddi4+0x2dc>
 800041c:	46c4      	mov	ip, r8
 800041e:	1a9b      	subs	r3, r3, r2
 8000420:	fbb3 f2fe 	udiv	r2, r3, lr
 8000424:	fb0e 3312 	mls	r3, lr, r2, r3
 8000428:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800042c:	fb02 f404 	mul.w	r4, r2, r4
 8000430:	429c      	cmp	r4, r3
 8000432:	d907      	bls.n	8000444 <__udivmoddi4+0x144>
 8000434:	18fb      	adds	r3, r7, r3
 8000436:	f102 30ff 	add.w	r0, r2, #4294967295
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x142>
 800043c:	429c      	cmp	r4, r3
 800043e:	f200 80ca 	bhi.w	80005d6 <__udivmoddi4+0x2d6>
 8000442:	4602      	mov	r2, r0
 8000444:	1b1b      	subs	r3, r3, r4
 8000446:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800044a:	e7a5      	b.n	8000398 <__udivmoddi4+0x98>
 800044c:	f1c1 0620 	rsb	r6, r1, #32
 8000450:	408b      	lsls	r3, r1
 8000452:	fa22 f706 	lsr.w	r7, r2, r6
 8000456:	431f      	orrs	r7, r3
 8000458:	fa0e f401 	lsl.w	r4, lr, r1
 800045c:	fa20 f306 	lsr.w	r3, r0, r6
 8000460:	fa2e fe06 	lsr.w	lr, lr, r6
 8000464:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000468:	4323      	orrs	r3, r4
 800046a:	fa00 f801 	lsl.w	r8, r0, r1
 800046e:	fa1f fc87 	uxth.w	ip, r7
 8000472:	fbbe f0f9 	udiv	r0, lr, r9
 8000476:	0c1c      	lsrs	r4, r3, #16
 8000478:	fb09 ee10 	mls	lr, r9, r0, lr
 800047c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000480:	fb00 fe0c 	mul.w	lr, r0, ip
 8000484:	45a6      	cmp	lr, r4
 8000486:	fa02 f201 	lsl.w	r2, r2, r1
 800048a:	d909      	bls.n	80004a0 <__udivmoddi4+0x1a0>
 800048c:	193c      	adds	r4, r7, r4
 800048e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000492:	f080 809c 	bcs.w	80005ce <__udivmoddi4+0x2ce>
 8000496:	45a6      	cmp	lr, r4
 8000498:	f240 8099 	bls.w	80005ce <__udivmoddi4+0x2ce>
 800049c:	3802      	subs	r0, #2
 800049e:	443c      	add	r4, r7
 80004a0:	eba4 040e 	sub.w	r4, r4, lr
 80004a4:	fa1f fe83 	uxth.w	lr, r3
 80004a8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004ac:	fb09 4413 	mls	r4, r9, r3, r4
 80004b0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004b4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004b8:	45a4      	cmp	ip, r4
 80004ba:	d908      	bls.n	80004ce <__udivmoddi4+0x1ce>
 80004bc:	193c      	adds	r4, r7, r4
 80004be:	f103 3eff 	add.w	lr, r3, #4294967295
 80004c2:	f080 8082 	bcs.w	80005ca <__udivmoddi4+0x2ca>
 80004c6:	45a4      	cmp	ip, r4
 80004c8:	d97f      	bls.n	80005ca <__udivmoddi4+0x2ca>
 80004ca:	3b02      	subs	r3, #2
 80004cc:	443c      	add	r4, r7
 80004ce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004d2:	eba4 040c 	sub.w	r4, r4, ip
 80004d6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004da:	4564      	cmp	r4, ip
 80004dc:	4673      	mov	r3, lr
 80004de:	46e1      	mov	r9, ip
 80004e0:	d362      	bcc.n	80005a8 <__udivmoddi4+0x2a8>
 80004e2:	d05f      	beq.n	80005a4 <__udivmoddi4+0x2a4>
 80004e4:	b15d      	cbz	r5, 80004fe <__udivmoddi4+0x1fe>
 80004e6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ea:	eb64 0409 	sbc.w	r4, r4, r9
 80004ee:	fa04 f606 	lsl.w	r6, r4, r6
 80004f2:	fa22 f301 	lsr.w	r3, r2, r1
 80004f6:	431e      	orrs	r6, r3
 80004f8:	40cc      	lsrs	r4, r1
 80004fa:	e9c5 6400 	strd	r6, r4, [r5]
 80004fe:	2100      	movs	r1, #0
 8000500:	e74f      	b.n	80003a2 <__udivmoddi4+0xa2>
 8000502:	fbb1 fcf2 	udiv	ip, r1, r2
 8000506:	0c01      	lsrs	r1, r0, #16
 8000508:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800050c:	b280      	uxth	r0, r0
 800050e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000512:	463b      	mov	r3, r7
 8000514:	4638      	mov	r0, r7
 8000516:	463c      	mov	r4, r7
 8000518:	46b8      	mov	r8, r7
 800051a:	46be      	mov	lr, r7
 800051c:	2620      	movs	r6, #32
 800051e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000522:	eba2 0208 	sub.w	r2, r2, r8
 8000526:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800052a:	e766      	b.n	80003fa <__udivmoddi4+0xfa>
 800052c:	4601      	mov	r1, r0
 800052e:	e718      	b.n	8000362 <__udivmoddi4+0x62>
 8000530:	4610      	mov	r0, r2
 8000532:	e72c      	b.n	800038e <__udivmoddi4+0x8e>
 8000534:	f1c6 0220 	rsb	r2, r6, #32
 8000538:	fa2e f302 	lsr.w	r3, lr, r2
 800053c:	40b7      	lsls	r7, r6
 800053e:	40b1      	lsls	r1, r6
 8000540:	fa20 f202 	lsr.w	r2, r0, r2
 8000544:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000548:	430a      	orrs	r2, r1
 800054a:	fbb3 f8fe 	udiv	r8, r3, lr
 800054e:	b2bc      	uxth	r4, r7
 8000550:	fb0e 3318 	mls	r3, lr, r8, r3
 8000554:	0c11      	lsrs	r1, r2, #16
 8000556:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800055a:	fb08 f904 	mul.w	r9, r8, r4
 800055e:	40b0      	lsls	r0, r6
 8000560:	4589      	cmp	r9, r1
 8000562:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000566:	b280      	uxth	r0, r0
 8000568:	d93e      	bls.n	80005e8 <__udivmoddi4+0x2e8>
 800056a:	1879      	adds	r1, r7, r1
 800056c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000570:	d201      	bcs.n	8000576 <__udivmoddi4+0x276>
 8000572:	4589      	cmp	r9, r1
 8000574:	d81f      	bhi.n	80005b6 <__udivmoddi4+0x2b6>
 8000576:	eba1 0109 	sub.w	r1, r1, r9
 800057a:	fbb1 f9fe 	udiv	r9, r1, lr
 800057e:	fb09 f804 	mul.w	r8, r9, r4
 8000582:	fb0e 1119 	mls	r1, lr, r9, r1
 8000586:	b292      	uxth	r2, r2
 8000588:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800058c:	4542      	cmp	r2, r8
 800058e:	d229      	bcs.n	80005e4 <__udivmoddi4+0x2e4>
 8000590:	18ba      	adds	r2, r7, r2
 8000592:	f109 31ff 	add.w	r1, r9, #4294967295
 8000596:	d2c4      	bcs.n	8000522 <__udivmoddi4+0x222>
 8000598:	4542      	cmp	r2, r8
 800059a:	d2c2      	bcs.n	8000522 <__udivmoddi4+0x222>
 800059c:	f1a9 0102 	sub.w	r1, r9, #2
 80005a0:	443a      	add	r2, r7
 80005a2:	e7be      	b.n	8000522 <__udivmoddi4+0x222>
 80005a4:	45f0      	cmp	r8, lr
 80005a6:	d29d      	bcs.n	80004e4 <__udivmoddi4+0x1e4>
 80005a8:	ebbe 0302 	subs.w	r3, lr, r2
 80005ac:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005b0:	3801      	subs	r0, #1
 80005b2:	46e1      	mov	r9, ip
 80005b4:	e796      	b.n	80004e4 <__udivmoddi4+0x1e4>
 80005b6:	eba7 0909 	sub.w	r9, r7, r9
 80005ba:	4449      	add	r1, r9
 80005bc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005c0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c4:	fb09 f804 	mul.w	r8, r9, r4
 80005c8:	e7db      	b.n	8000582 <__udivmoddi4+0x282>
 80005ca:	4673      	mov	r3, lr
 80005cc:	e77f      	b.n	80004ce <__udivmoddi4+0x1ce>
 80005ce:	4650      	mov	r0, sl
 80005d0:	e766      	b.n	80004a0 <__udivmoddi4+0x1a0>
 80005d2:	4608      	mov	r0, r1
 80005d4:	e6fd      	b.n	80003d2 <__udivmoddi4+0xd2>
 80005d6:	443b      	add	r3, r7
 80005d8:	3a02      	subs	r2, #2
 80005da:	e733      	b.n	8000444 <__udivmoddi4+0x144>
 80005dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e0:	443b      	add	r3, r7
 80005e2:	e71c      	b.n	800041e <__udivmoddi4+0x11e>
 80005e4:	4649      	mov	r1, r9
 80005e6:	e79c      	b.n	8000522 <__udivmoddi4+0x222>
 80005e8:	eba1 0109 	sub.w	r1, r1, r9
 80005ec:	46c4      	mov	ip, r8
 80005ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80005f2:	fb09 f804 	mul.w	r8, r9, r4
 80005f6:	e7c4      	b.n	8000582 <__udivmoddi4+0x282>

080005f8 <__aeabi_idiv0>:
 80005f8:	4770      	bx	lr
 80005fa:	bf00      	nop

080005fc <io_digital_add_channel>:
 *
 * @param port: Pointer to the port where the digital pin is connected (e.g., GPIOA, GPIOB, GPIOC).
 * @param pin: Pin number of the GPIO port where the digital pin is connected.
 * @param dir: Direction of the channel (IO_DIGITAL_INPUT or IO_DIGITAL_OUTPUT)
 */
void io_digital_add_channel(GPIO_TypeDef* port, uint16_t pin, IO_Direction dir) {
 80005fc:	b480      	push	{r7}
 80005fe:	b083      	sub	sp, #12
 8000600:	af00      	add	r7, sp, #0
 8000602:	6078      	str	r0, [r7, #4]
 8000604:	460b      	mov	r3, r1
 8000606:	807b      	strh	r3, [r7, #2]
 8000608:	4613      	mov	r3, r2
 800060a:	707b      	strb	r3, [r7, #1]
	if (io_digital_channel_count >= MAX_IO_DIGITAL) return; // Cannot add another channel if all channels taken
 800060c:	4b11      	ldr	r3, [pc, #68]	@ (8000654 <io_digital_add_channel+0x58>)
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	2b0f      	cmp	r3, #15
 8000612:	dc19      	bgt.n	8000648 <io_digital_add_channel+0x4c>

	io_digital_channels[io_digital_channel_count].port = port;
 8000614:	4b0f      	ldr	r3, [pc, #60]	@ (8000654 <io_digital_add_channel+0x58>)
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	490f      	ldr	r1, [pc, #60]	@ (8000658 <io_digital_add_channel+0x5c>)
 800061a:	687a      	ldr	r2, [r7, #4]
 800061c:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
	io_digital_channels[io_digital_channel_count].pin = pin;
 8000620:	4b0c      	ldr	r3, [pc, #48]	@ (8000654 <io_digital_add_channel+0x58>)
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	4a0c      	ldr	r2, [pc, #48]	@ (8000658 <io_digital_add_channel+0x5c>)
 8000626:	00db      	lsls	r3, r3, #3
 8000628:	4413      	add	r3, r2
 800062a:	887a      	ldrh	r2, [r7, #2]
 800062c:	809a      	strh	r2, [r3, #4]
	io_digital_channels[io_digital_channel_count].direction = dir;
 800062e:	4b09      	ldr	r3, [pc, #36]	@ (8000654 <io_digital_add_channel+0x58>)
 8000630:	681b      	ldr	r3, [r3, #0]
 8000632:	4a09      	ldr	r2, [pc, #36]	@ (8000658 <io_digital_add_channel+0x5c>)
 8000634:	00db      	lsls	r3, r3, #3
 8000636:	4413      	add	r3, r2
 8000638:	787a      	ldrb	r2, [r7, #1]
 800063a:	719a      	strb	r2, [r3, #6]
	io_digital_channel_count++;
 800063c:	4b05      	ldr	r3, [pc, #20]	@ (8000654 <io_digital_add_channel+0x58>)
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	3301      	adds	r3, #1
 8000642:	4a04      	ldr	r2, [pc, #16]	@ (8000654 <io_digital_add_channel+0x58>)
 8000644:	6013      	str	r3, [r2, #0]
 8000646:	e000      	b.n	800064a <io_digital_add_channel+0x4e>
	if (io_digital_channel_count >= MAX_IO_DIGITAL) return; // Cannot add another channel if all channels taken
 8000648:	bf00      	nop
}
 800064a:	370c      	adds	r7, #12
 800064c:	46bd      	mov	sp, r7
 800064e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000652:	4770      	bx	lr
 8000654:	20000288 	.word	0x20000288
 8000658:	20000208 	.word	0x20000208

0800065c <io_digital_write>:
 * This function writes the provided value to a digital output.
 *
 * @param index: The index of the channel to write to (assigned in order of registration with io_digital_add_channel).
 * @param value: The GPIO_PinState to write to the output channel (GPIO_PIN_RESET, or GPIO_PIN_SET).
 */
void io_digital_write(int index, GPIO_PinState value) {
 800065c:	b580      	push	{r7, lr}
 800065e:	b082      	sub	sp, #8
 8000660:	af00      	add	r7, sp, #0
 8000662:	6078      	str	r0, [r7, #4]
 8000664:	460b      	mov	r3, r1
 8000666:	70fb      	strb	r3, [r7, #3]
	if (index >= 0 && index < io_digital_channel_count && io_digital_channels[index].direction == IO_DIGITAL_OUTPUT) {
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	2b00      	cmp	r3, #0
 800066c:	db18      	blt.n	80006a0 <io_digital_write+0x44>
 800066e:	4b0e      	ldr	r3, [pc, #56]	@ (80006a8 <io_digital_write+0x4c>)
 8000670:	681b      	ldr	r3, [r3, #0]
 8000672:	687a      	ldr	r2, [r7, #4]
 8000674:	429a      	cmp	r2, r3
 8000676:	da13      	bge.n	80006a0 <io_digital_write+0x44>
 8000678:	4a0c      	ldr	r2, [pc, #48]	@ (80006ac <io_digital_write+0x50>)
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	00db      	lsls	r3, r3, #3
 800067e:	4413      	add	r3, r2
 8000680:	799b      	ldrb	r3, [r3, #6]
 8000682:	2b01      	cmp	r3, #1
 8000684:	d10c      	bne.n	80006a0 <io_digital_write+0x44>
		HAL_GPIO_WritePin(io_digital_channels[index].port, io_digital_channels[index].pin, value);
 8000686:	4a09      	ldr	r2, [pc, #36]	@ (80006ac <io_digital_write+0x50>)
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 800068e:	4a07      	ldr	r2, [pc, #28]	@ (80006ac <io_digital_write+0x50>)
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	00db      	lsls	r3, r3, #3
 8000694:	4413      	add	r3, r2
 8000696:	889b      	ldrh	r3, [r3, #4]
 8000698:	78fa      	ldrb	r2, [r7, #3]
 800069a:	4619      	mov	r1, r3
 800069c:	f002 faf2 	bl	8002c84 <HAL_GPIO_WritePin>
	}
}
 80006a0:	bf00      	nop
 80006a2:	3708      	adds	r7, #8
 80006a4:	46bd      	mov	sp, r7
 80006a6:	bd80      	pop	{r7, pc}
 80006a8:	20000288 	.word	0x20000288
 80006ac:	20000208 	.word	0x20000208

080006b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006b0:	b5b0      	push	{r4, r5, r7, lr}
 80006b2:	f5ad 6d92 	sub.w	sp, sp, #1168	@ 0x490
 80006b6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006b8:	f001 fc81 	bl	8001fbe <HAL_Init>

  /* USER CODE BEGIN Init */
  io_digital_add_channel(GPIOC, GPIO_PIN_6, IO_DIGITAL_OUTPUT);
 80006bc:	2201      	movs	r2, #1
 80006be:	2140      	movs	r1, #64	@ 0x40
 80006c0:	4843      	ldr	r0, [pc, #268]	@ (80007d0 <main+0x120>)
 80006c2:	f7ff ff9b 	bl	80005fc <io_digital_add_channel>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006c6:	f000 f88f 	bl	80007e8 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006ca:	f000 f997 	bl	80009fc <MX_GPIO_Init>
  MX_DMA_Init();
 80006ce:	f000 f963 	bl	8000998 <MX_DMA_Init>
  MX_USB_Device_Init();
 80006d2:	f00d f91b 	bl	800d90c <MX_USB_Device_Init>
  MX_USART2_UART_Init();
 80006d6:	f000 f911 	bl	80008fc <MX_USART2_UART_Init>
  MX_SPI1_Init();
 80006da:	f000 f8d1 	bl	8000880 <MX_SPI1_Init>
  if (MX_FATFS_Init() != APP_OK) {
 80006de:	f009 faa5 	bl	8009c2c <MX_FATFS_Init>
 80006e2:	4603      	mov	r3, r0
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	d001      	beq.n	80006ec <main+0x3c>
    Error_Handler();
 80006e8:	f000 f9f4 	bl	8000ad4 <Error_Handler>
  }
  /* USER CODE BEGIN 2 */
	RS485_Setup(GPIOA, GPIO_PIN_4);
 80006ec:	2110      	movs	r1, #16
 80006ee:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006f2:	f000 fe73 	bl	80013dc <RS485_Setup>
	io_digital_write(0, GPIO_PIN_RESET);
 80006f6:	2100      	movs	r1, #0
 80006f8:	2000      	movs	r0, #0
 80006fa:	f7ff ffaf 	bl	800065c <io_digital_write>
	HAL_Delay(5000);
 80006fe:	f241 3088 	movw	r0, #5000	@ 0x1388
 8000702:	f001 fccd 	bl	80020a0 <HAL_Delay>
	FATFS FatFs; // Fatfs handle
	FIL fil; // File handle
	FRESULT fres; // Result after operations

	// Open the file system
	fres = f_mount(&FatFs, "", 1); // 1 = mount now
 8000706:	f507 7317 	add.w	r3, r7, #604	@ 0x25c
 800070a:	2201      	movs	r2, #1
 800070c:	4931      	ldr	r1, [pc, #196]	@ (80007d4 <main+0x124>)
 800070e:	4618      	mov	r0, r3
 8000710:	f00c fc82 	bl	800d018 <f_mount>
 8000714:	4603      	mov	r3, r0
 8000716:	f887 348f 	strb.w	r3, [r7, #1167]	@ 0x48f
	if (fres != FR_OK) {
 800071a:	f897 348f 	ldrb.w	r3, [r7, #1167]	@ 0x48f
 800071e:	2b00      	cmp	r3, #0
 8000720:	d004      	beq.n	800072c <main+0x7c>
	  usb_serial_println("f_mount error");
 8000722:	482d      	ldr	r0, [pc, #180]	@ (80007d8 <main+0x128>)
 8000724:	f000 fbe6 	bl	8000ef4 <usb_serial_println>
	  while(1);
 8000728:	bf00      	nop
 800072a:	e7fd      	b.n	8000728 <main+0x78>
	}

	//Now let's try and write a file "write.txt"
	fres = f_open(&fil, "write.txt", FA_WRITE | FA_OPEN_ALWAYS | FA_CREATE_ALWAYS);
 800072c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000730:	221a      	movs	r2, #26
 8000732:	492a      	ldr	r1, [pc, #168]	@ (80007dc <main+0x12c>)
 8000734:	4618      	mov	r0, r3
 8000736:	f00c fcb5 	bl	800d0a4 <f_open>
 800073a:	4603      	mov	r3, r0
 800073c:	f887 348f 	strb.w	r3, [r7, #1167]	@ 0x48f

	//Copy in a string
	BYTE readBuf[30];
	strncpy((char*)readBuf, "a new file is made!", 19);
 8000740:	f107 030c 	add.w	r3, r7, #12
 8000744:	4a26      	ldr	r2, [pc, #152]	@ (80007e0 <main+0x130>)
 8000746:	461c      	mov	r4, r3
 8000748:	4615      	mov	r5, r2
 800074a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800074c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800074e:	682b      	ldr	r3, [r5, #0]
 8000750:	461a      	mov	r2, r3
 8000752:	8022      	strh	r2, [r4, #0]
 8000754:	3402      	adds	r4, #2
 8000756:	0c1b      	lsrs	r3, r3, #16
 8000758:	7023      	strb	r3, [r4, #0]
	UINT bytesWrote;
	fres = f_write(&fil, readBuf, 19, &bytesWrote);
 800075a:	f107 0308 	add.w	r3, r7, #8
 800075e:	f107 010c 	add.w	r1, r7, #12
 8000762:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 8000766:	2213      	movs	r2, #19
 8000768:	f00c fe56 	bl	800d418 <f_write>
 800076c:	4603      	mov	r3, r0
 800076e:	f887 348f 	strb.w	r3, [r7, #1167]	@ 0x48f

	f_close(&fil); // close the file
 8000772:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000776:	4618      	mov	r0, r3
 8000778:	f00d f841 	bl	800d7fe <f_close>
	f_mount(NULL, "", 0); // un-mount the drive
 800077c:	2200      	movs	r2, #0
 800077e:	4915      	ldr	r1, [pc, #84]	@ (80007d4 <main+0x124>)
 8000780:	2000      	movs	r0, #0
 8000782:	f00c fc49 	bl	800d018 <f_mount>

	uint8_t modbus_frame[] = {0x01, 0x03, 0x00, 0x10, 0x00, 0x02, 0xC4, 0x0B};
 8000786:	f507 6392 	add.w	r3, r7, #1168	@ 0x490
 800078a:	f5a3 6392 	sub.w	r3, r3, #1168	@ 0x490
 800078e:	4a15      	ldr	r2, [pc, #84]	@ (80007e4 <main+0x134>)
 8000790:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000794:	e883 0003 	stmia.w	r3, {r0, r1}
	uint16_t frame_len = sizeof(modbus_frame) / sizeof(modbus_frame[0]);
 8000798:	2308      	movs	r3, #8
 800079a:	f8a7 348c 	strh.w	r3, [r7, #1164]	@ 0x48c
	while(1) {
		//uint8_t msg[] = "Hello from STM32!\r\n";
		//RS485_Transmit(msg, sizeof(msg) - 1);

		// Simualate receiving modbus frame
		modbus_handle_frame(modbus_frame, frame_len);
 800079e:	f8b7 248c 	ldrh.w	r2, [r7, #1164]	@ 0x48c
 80007a2:	463b      	mov	r3, r7
 80007a4:	4611      	mov	r1, r2
 80007a6:	4618      	mov	r0, r3
 80007a8:	f000 fbba 	bl	8000f20 <modbus_handle_frame>

		// Flash on-board LED to signify non-stuck while loop (was crashing in previous tests trying to implement DMA RS485)
		io_digital_write(0, GPIO_PIN_SET);
 80007ac:	2101      	movs	r1, #1
 80007ae:	2000      	movs	r0, #0
 80007b0:	f7ff ff54 	bl	800065c <io_digital_write>
		HAL_Delay(1000);
 80007b4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80007b8:	f001 fc72 	bl	80020a0 <HAL_Delay>
		io_digital_write(0, GPIO_PIN_RESET);
 80007bc:	2100      	movs	r1, #0
 80007be:	2000      	movs	r0, #0
 80007c0:	f7ff ff4c 	bl	800065c <io_digital_write>
		HAL_Delay(1000);
 80007c4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80007c8:	f001 fc6a 	bl	80020a0 <HAL_Delay>
		modbus_handle_frame(modbus_frame, frame_len);
 80007cc:	bf00      	nop
 80007ce:	e7e6      	b.n	800079e <main+0xee>
 80007d0:	48000800 	.word	0x48000800
 80007d4:	0800eca0 	.word	0x0800eca0
 80007d8:	0800eca4 	.word	0x0800eca4
 80007dc:	0800ecb4 	.word	0x0800ecb4
 80007e0:	0800ecc0 	.word	0x0800ecc0
 80007e4:	0800ecd4 	.word	0x0800ecd4

080007e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b094      	sub	sp, #80	@ 0x50
 80007ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007ee:	f107 0318 	add.w	r3, r7, #24
 80007f2:	2238      	movs	r2, #56	@ 0x38
 80007f4:	2100      	movs	r1, #0
 80007f6:	4618      	mov	r0, r3
 80007f8:	f00d fdc8 	bl	800e38c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007fc:	1d3b      	adds	r3, r7, #4
 80007fe:	2200      	movs	r2, #0
 8000800:	601a      	str	r2, [r3, #0]
 8000802:	605a      	str	r2, [r3, #4]
 8000804:	609a      	str	r2, [r3, #8]
 8000806:	60da      	str	r2, [r3, #12]
 8000808:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800080a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800080e:	f003 ff53 	bl	80046b8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000812:	2301      	movs	r3, #1
 8000814:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000816:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800081a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800081c:	2302      	movs	r3, #2
 800081e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000820:	2303      	movs	r3, #3
 8000822:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000824:	2301      	movs	r3, #1
 8000826:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 36;
 8000828:	2324      	movs	r3, #36	@ 0x24
 800082a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800082c:	2302      	movs	r3, #2
 800082e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV6;
 8000830:	2306      	movs	r3, #6
 8000832:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000834:	2302      	movs	r3, #2
 8000836:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000838:	f107 0318 	add.w	r3, r7, #24
 800083c:	4618      	mov	r0, r3
 800083e:	f003 ffef 	bl	8004820 <HAL_RCC_OscConfig>
 8000842:	4603      	mov	r3, r0
 8000844:	2b00      	cmp	r3, #0
 8000846:	d001      	beq.n	800084c <SystemClock_Config+0x64>
  {
    Error_Handler();
 8000848:	f000 f944 	bl	8000ad4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800084c:	230f      	movs	r3, #15
 800084e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000850:	2303      	movs	r3, #3
 8000852:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8000854:	2380      	movs	r3, #128	@ 0x80
 8000856:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000858:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800085c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800085e:	2300      	movs	r3, #0
 8000860:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000862:	1d3b      	adds	r3, r7, #4
 8000864:	2102      	movs	r1, #2
 8000866:	4618      	mov	r0, r3
 8000868:	f004 faec 	bl	8004e44 <HAL_RCC_ClockConfig>
 800086c:	4603      	mov	r3, r0
 800086e:	2b00      	cmp	r3, #0
 8000870:	d001      	beq.n	8000876 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000872:	f000 f92f 	bl	8000ad4 <Error_Handler>
  }
}
 8000876:	bf00      	nop
 8000878:	3750      	adds	r7, #80	@ 0x50
 800087a:	46bd      	mov	sp, r7
 800087c:	bd80      	pop	{r7, pc}
	...

08000880 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000884:	4b1b      	ldr	r3, [pc, #108]	@ (80008f4 <MX_SPI1_Init+0x74>)
 8000886:	4a1c      	ldr	r2, [pc, #112]	@ (80008f8 <MX_SPI1_Init+0x78>)
 8000888:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800088a:	4b1a      	ldr	r3, [pc, #104]	@ (80008f4 <MX_SPI1_Init+0x74>)
 800088c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000890:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000892:	4b18      	ldr	r3, [pc, #96]	@ (80008f4 <MX_SPI1_Init+0x74>)
 8000894:	2200      	movs	r2, #0
 8000896:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000898:	4b16      	ldr	r3, [pc, #88]	@ (80008f4 <MX_SPI1_Init+0x74>)
 800089a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800089e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80008a0:	4b14      	ldr	r3, [pc, #80]	@ (80008f4 <MX_SPI1_Init+0x74>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80008a6:	4b13      	ldr	r3, [pc, #76]	@ (80008f4 <MX_SPI1_Init+0x74>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80008ac:	4b11      	ldr	r3, [pc, #68]	@ (80008f4 <MX_SPI1_Init+0x74>)
 80008ae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80008b2:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80008b4:	4b0f      	ldr	r3, [pc, #60]	@ (80008f4 <MX_SPI1_Init+0x74>)
 80008b6:	2238      	movs	r2, #56	@ 0x38
 80008b8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80008ba:	4b0e      	ldr	r3, [pc, #56]	@ (80008f4 <MX_SPI1_Init+0x74>)
 80008bc:	2200      	movs	r2, #0
 80008be:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80008c0:	4b0c      	ldr	r3, [pc, #48]	@ (80008f4 <MX_SPI1_Init+0x74>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80008c6:	4b0b      	ldr	r3, [pc, #44]	@ (80008f4 <MX_SPI1_Init+0x74>)
 80008c8:	2200      	movs	r2, #0
 80008ca:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80008cc:	4b09      	ldr	r3, [pc, #36]	@ (80008f4 <MX_SPI1_Init+0x74>)
 80008ce:	2207      	movs	r2, #7
 80008d0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80008d2:	4b08      	ldr	r3, [pc, #32]	@ (80008f4 <MX_SPI1_Init+0x74>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80008d8:	4b06      	ldr	r3, [pc, #24]	@ (80008f4 <MX_SPI1_Init+0x74>)
 80008da:	2208      	movs	r2, #8
 80008dc:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80008de:	4805      	ldr	r0, [pc, #20]	@ (80008f4 <MX_SPI1_Init+0x74>)
 80008e0:	f004 ff1a 	bl	8005718 <HAL_SPI_Init>
 80008e4:	4603      	mov	r3, r0
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d001      	beq.n	80008ee <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80008ea:	f000 f8f3 	bl	8000ad4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80008ee:	bf00      	nop
 80008f0:	bd80      	pop	{r7, pc}
 80008f2:	bf00      	nop
 80008f4:	2000028c 	.word	0x2000028c
 80008f8:	40013000 	.word	0x40013000

080008fc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000900:	4b23      	ldr	r3, [pc, #140]	@ (8000990 <MX_USART2_UART_Init+0x94>)
 8000902:	4a24      	ldr	r2, [pc, #144]	@ (8000994 <MX_USART2_UART_Init+0x98>)
 8000904:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000906:	4b22      	ldr	r3, [pc, #136]	@ (8000990 <MX_USART2_UART_Init+0x94>)
 8000908:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800090c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800090e:	4b20      	ldr	r3, [pc, #128]	@ (8000990 <MX_USART2_UART_Init+0x94>)
 8000910:	2200      	movs	r2, #0
 8000912:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_2;
 8000914:	4b1e      	ldr	r3, [pc, #120]	@ (8000990 <MX_USART2_UART_Init+0x94>)
 8000916:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800091a:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800091c:	4b1c      	ldr	r3, [pc, #112]	@ (8000990 <MX_USART2_UART_Init+0x94>)
 800091e:	2200      	movs	r2, #0
 8000920:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000922:	4b1b      	ldr	r3, [pc, #108]	@ (8000990 <MX_USART2_UART_Init+0x94>)
 8000924:	220c      	movs	r2, #12
 8000926:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000928:	4b19      	ldr	r3, [pc, #100]	@ (8000990 <MX_USART2_UART_Init+0x94>)
 800092a:	2200      	movs	r2, #0
 800092c:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800092e:	4b18      	ldr	r3, [pc, #96]	@ (8000990 <MX_USART2_UART_Init+0x94>)
 8000930:	2200      	movs	r2, #0
 8000932:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000934:	4b16      	ldr	r3, [pc, #88]	@ (8000990 <MX_USART2_UART_Init+0x94>)
 8000936:	2200      	movs	r2, #0
 8000938:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800093a:	4b15      	ldr	r3, [pc, #84]	@ (8000990 <MX_USART2_UART_Init+0x94>)
 800093c:	2200      	movs	r2, #0
 800093e:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000940:	4b13      	ldr	r3, [pc, #76]	@ (8000990 <MX_USART2_UART_Init+0x94>)
 8000942:	2200      	movs	r2, #0
 8000944:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000946:	4812      	ldr	r0, [pc, #72]	@ (8000990 <MX_USART2_UART_Init+0x94>)
 8000948:	f005 fc8a 	bl	8006260 <HAL_UART_Init>
 800094c:	4603      	mov	r3, r0
 800094e:	2b00      	cmp	r3, #0
 8000950:	d001      	beq.n	8000956 <MX_USART2_UART_Init+0x5a>
  {
    Error_Handler();
 8000952:	f000 f8bf 	bl	8000ad4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000956:	2100      	movs	r1, #0
 8000958:	480d      	ldr	r0, [pc, #52]	@ (8000990 <MX_USART2_UART_Init+0x94>)
 800095a:	f007 f9b0 	bl	8007cbe <HAL_UARTEx_SetTxFifoThreshold>
 800095e:	4603      	mov	r3, r0
 8000960:	2b00      	cmp	r3, #0
 8000962:	d001      	beq.n	8000968 <MX_USART2_UART_Init+0x6c>
  {
    Error_Handler();
 8000964:	f000 f8b6 	bl	8000ad4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000968:	2100      	movs	r1, #0
 800096a:	4809      	ldr	r0, [pc, #36]	@ (8000990 <MX_USART2_UART_Init+0x94>)
 800096c:	f007 f9e5 	bl	8007d3a <HAL_UARTEx_SetRxFifoThreshold>
 8000970:	4603      	mov	r3, r0
 8000972:	2b00      	cmp	r3, #0
 8000974:	d001      	beq.n	800097a <MX_USART2_UART_Init+0x7e>
  {
    Error_Handler();
 8000976:	f000 f8ad 	bl	8000ad4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800097a:	4805      	ldr	r0, [pc, #20]	@ (8000990 <MX_USART2_UART_Init+0x94>)
 800097c:	f007 f966 	bl	8007c4c <HAL_UARTEx_DisableFifoMode>
 8000980:	4603      	mov	r3, r0
 8000982:	2b00      	cmp	r3, #0
 8000984:	d001      	beq.n	800098a <MX_USART2_UART_Init+0x8e>
  {
    Error_Handler();
 8000986:	f000 f8a5 	bl	8000ad4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800098a:	bf00      	nop
 800098c:	bd80      	pop	{r7, pc}
 800098e:	bf00      	nop
 8000990:	200002f0 	.word	0x200002f0
 8000994:	40004400 	.word	0x40004400

08000998 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	b082      	sub	sp, #8
 800099c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800099e:	4b16      	ldr	r3, [pc, #88]	@ (80009f8 <MX_DMA_Init+0x60>)
 80009a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80009a2:	4a15      	ldr	r2, [pc, #84]	@ (80009f8 <MX_DMA_Init+0x60>)
 80009a4:	f043 0304 	orr.w	r3, r3, #4
 80009a8:	6493      	str	r3, [r2, #72]	@ 0x48
 80009aa:	4b13      	ldr	r3, [pc, #76]	@ (80009f8 <MX_DMA_Init+0x60>)
 80009ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80009ae:	f003 0304 	and.w	r3, r3, #4
 80009b2:	607b      	str	r3, [r7, #4]
 80009b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80009b6:	4b10      	ldr	r3, [pc, #64]	@ (80009f8 <MX_DMA_Init+0x60>)
 80009b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80009ba:	4a0f      	ldr	r2, [pc, #60]	@ (80009f8 <MX_DMA_Init+0x60>)
 80009bc:	f043 0301 	orr.w	r3, r3, #1
 80009c0:	6493      	str	r3, [r2, #72]	@ 0x48
 80009c2:	4b0d      	ldr	r3, [pc, #52]	@ (80009f8 <MX_DMA_Init+0x60>)
 80009c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80009c6:	f003 0301 	and.w	r3, r3, #1
 80009ca:	603b      	str	r3, [r7, #0]
 80009cc:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 80009ce:	2200      	movs	r2, #0
 80009d0:	2101      	movs	r1, #1
 80009d2:	200b      	movs	r0, #11
 80009d4:	f001 fc61 	bl	800229a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80009d8:	200b      	movs	r0, #11
 80009da:	f001 fc78 	bl	80022ce <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 1, 0);
 80009de:	2200      	movs	r2, #0
 80009e0:	2101      	movs	r1, #1
 80009e2:	200c      	movs	r0, #12
 80009e4:	f001 fc59 	bl	800229a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80009e8:	200c      	movs	r0, #12
 80009ea:	f001 fc70 	bl	80022ce <HAL_NVIC_EnableIRQ>

}
 80009ee:	bf00      	nop
 80009f0:	3708      	adds	r7, #8
 80009f2:	46bd      	mov	sp, r7
 80009f4:	bd80      	pop	{r7, pc}
 80009f6:	bf00      	nop
 80009f8:	40021000 	.word	0x40021000

080009fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b08a      	sub	sp, #40	@ 0x28
 8000a00:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a02:	f107 0314 	add.w	r3, r7, #20
 8000a06:	2200      	movs	r2, #0
 8000a08:	601a      	str	r2, [r3, #0]
 8000a0a:	605a      	str	r2, [r3, #4]
 8000a0c:	609a      	str	r2, [r3, #8]
 8000a0e:	60da      	str	r2, [r3, #12]
 8000a10:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000a12:	4b2e      	ldr	r3, [pc, #184]	@ (8000acc <MX_GPIO_Init+0xd0>)
 8000a14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a16:	4a2d      	ldr	r2, [pc, #180]	@ (8000acc <MX_GPIO_Init+0xd0>)
 8000a18:	f043 0320 	orr.w	r3, r3, #32
 8000a1c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a1e:	4b2b      	ldr	r3, [pc, #172]	@ (8000acc <MX_GPIO_Init+0xd0>)
 8000a20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a22:	f003 0320 	and.w	r3, r3, #32
 8000a26:	613b      	str	r3, [r7, #16]
 8000a28:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a2a:	4b28      	ldr	r3, [pc, #160]	@ (8000acc <MX_GPIO_Init+0xd0>)
 8000a2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a2e:	4a27      	ldr	r2, [pc, #156]	@ (8000acc <MX_GPIO_Init+0xd0>)
 8000a30:	f043 0301 	orr.w	r3, r3, #1
 8000a34:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a36:	4b25      	ldr	r3, [pc, #148]	@ (8000acc <MX_GPIO_Init+0xd0>)
 8000a38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a3a:	f003 0301 	and.w	r3, r3, #1
 8000a3e:	60fb      	str	r3, [r7, #12]
 8000a40:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a42:	4b22      	ldr	r3, [pc, #136]	@ (8000acc <MX_GPIO_Init+0xd0>)
 8000a44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a46:	4a21      	ldr	r2, [pc, #132]	@ (8000acc <MX_GPIO_Init+0xd0>)
 8000a48:	f043 0304 	orr.w	r3, r3, #4
 8000a4c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a4e:	4b1f      	ldr	r3, [pc, #124]	@ (8000acc <MX_GPIO_Init+0xd0>)
 8000a50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a52:	f003 0304 	and.w	r3, r3, #4
 8000a56:	60bb      	str	r3, [r7, #8]
 8000a58:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a5a:	4b1c      	ldr	r3, [pc, #112]	@ (8000acc <MX_GPIO_Init+0xd0>)
 8000a5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a5e:	4a1b      	ldr	r2, [pc, #108]	@ (8000acc <MX_GPIO_Init+0xd0>)
 8000a60:	f043 0302 	orr.w	r3, r3, #2
 8000a64:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a66:	4b19      	ldr	r3, [pc, #100]	@ (8000acc <MX_GPIO_Init+0xd0>)
 8000a68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a6a:	f003 0302 	and.w	r3, r3, #2
 8000a6e:	607b      	str	r3, [r7, #4]
 8000a70:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 8000a72:	2200      	movs	r2, #0
 8000a74:	2130      	movs	r1, #48	@ 0x30
 8000a76:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a7a:	f002 f903 	bl	8002c84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SD_CS_Pin|GPIO_PIN_6, GPIO_PIN_RESET);
 8000a7e:	2200      	movs	r2, #0
 8000a80:	2150      	movs	r1, #80	@ 0x50
 8000a82:	4813      	ldr	r0, [pc, #76]	@ (8000ad0 <MX_GPIO_Init+0xd4>)
 8000a84:	f002 f8fe 	bl	8002c84 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA4 PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000a88:	2330      	movs	r3, #48	@ 0x30
 8000a8a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a8c:	2301      	movs	r3, #1
 8000a8e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a90:	2300      	movs	r3, #0
 8000a92:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a94:	2300      	movs	r3, #0
 8000a96:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a98:	f107 0314 	add.w	r3, r7, #20
 8000a9c:	4619      	mov	r1, r3
 8000a9e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000aa2:	f001 ff6d 	bl	8002980 <HAL_GPIO_Init>

  /*Configure GPIO pins : SD_CS_Pin PC6 */
  GPIO_InitStruct.Pin = SD_CS_Pin|GPIO_PIN_6;
 8000aa6:	2350      	movs	r3, #80	@ 0x50
 8000aa8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000aaa:	2301      	movs	r3, #1
 8000aac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ab6:	f107 0314 	add.w	r3, r7, #20
 8000aba:	4619      	mov	r1, r3
 8000abc:	4804      	ldr	r0, [pc, #16]	@ (8000ad0 <MX_GPIO_Init+0xd4>)
 8000abe:	f001 ff5f 	bl	8002980 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8000ac2:	bf00      	nop
 8000ac4:	3728      	adds	r7, #40	@ 0x28
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	bd80      	pop	{r7, pc}
 8000aca:	bf00      	nop
 8000acc:	40021000 	.word	0x40021000
 8000ad0:	48000800 	.word	0x48000800

08000ad4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ad4:	b480      	push	{r7}
 8000ad6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* USER CODE END Error_Handler_Debug */
}
 8000ad8:	bf00      	nop
 8000ada:	46bd      	mov	sp, r7
 8000adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae0:	4770      	bx	lr
	...

08000ae4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b082      	sub	sp, #8
 8000ae8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000aea:	4b0f      	ldr	r3, [pc, #60]	@ (8000b28 <HAL_MspInit+0x44>)
 8000aec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000aee:	4a0e      	ldr	r2, [pc, #56]	@ (8000b28 <HAL_MspInit+0x44>)
 8000af0:	f043 0301 	orr.w	r3, r3, #1
 8000af4:	6613      	str	r3, [r2, #96]	@ 0x60
 8000af6:	4b0c      	ldr	r3, [pc, #48]	@ (8000b28 <HAL_MspInit+0x44>)
 8000af8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000afa:	f003 0301 	and.w	r3, r3, #1
 8000afe:	607b      	str	r3, [r7, #4]
 8000b00:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b02:	4b09      	ldr	r3, [pc, #36]	@ (8000b28 <HAL_MspInit+0x44>)
 8000b04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b06:	4a08      	ldr	r2, [pc, #32]	@ (8000b28 <HAL_MspInit+0x44>)
 8000b08:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b0c:	6593      	str	r3, [r2, #88]	@ 0x58
 8000b0e:	4b06      	ldr	r3, [pc, #24]	@ (8000b28 <HAL_MspInit+0x44>)
 8000b10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b16:	603b      	str	r3, [r7, #0]
 8000b18:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000b1a:	f003 fe71 	bl	8004800 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b1e:	bf00      	nop
 8000b20:	3708      	adds	r7, #8
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bd80      	pop	{r7, pc}
 8000b26:	bf00      	nop
 8000b28:	40021000 	.word	0x40021000

08000b2c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b08a      	sub	sp, #40	@ 0x28
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b34:	f107 0314 	add.w	r3, r7, #20
 8000b38:	2200      	movs	r2, #0
 8000b3a:	601a      	str	r2, [r3, #0]
 8000b3c:	605a      	str	r2, [r3, #4]
 8000b3e:	609a      	str	r2, [r3, #8]
 8000b40:	60da      	str	r2, [r3, #12]
 8000b42:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	4a25      	ldr	r2, [pc, #148]	@ (8000be0 <HAL_SPI_MspInit+0xb4>)
 8000b4a:	4293      	cmp	r3, r2
 8000b4c:	d144      	bne.n	8000bd8 <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000b4e:	4b25      	ldr	r3, [pc, #148]	@ (8000be4 <HAL_SPI_MspInit+0xb8>)
 8000b50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000b52:	4a24      	ldr	r2, [pc, #144]	@ (8000be4 <HAL_SPI_MspInit+0xb8>)
 8000b54:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000b58:	6613      	str	r3, [r2, #96]	@ 0x60
 8000b5a:	4b22      	ldr	r3, [pc, #136]	@ (8000be4 <HAL_SPI_MspInit+0xb8>)
 8000b5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000b5e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000b62:	613b      	str	r3, [r7, #16]
 8000b64:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b66:	4b1f      	ldr	r3, [pc, #124]	@ (8000be4 <HAL_SPI_MspInit+0xb8>)
 8000b68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b6a:	4a1e      	ldr	r2, [pc, #120]	@ (8000be4 <HAL_SPI_MspInit+0xb8>)
 8000b6c:	f043 0301 	orr.w	r3, r3, #1
 8000b70:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b72:	4b1c      	ldr	r3, [pc, #112]	@ (8000be4 <HAL_SPI_MspInit+0xb8>)
 8000b74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b76:	f003 0301 	and.w	r3, r3, #1
 8000b7a:	60fb      	str	r3, [r7, #12]
 8000b7c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b7e:	4b19      	ldr	r3, [pc, #100]	@ (8000be4 <HAL_SPI_MspInit+0xb8>)
 8000b80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b82:	4a18      	ldr	r2, [pc, #96]	@ (8000be4 <HAL_SPI_MspInit+0xb8>)
 8000b84:	f043 0302 	orr.w	r3, r3, #2
 8000b88:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b8a:	4b16      	ldr	r3, [pc, #88]	@ (8000be4 <HAL_SPI_MspInit+0xb8>)
 8000b8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b8e:	f003 0302 	and.w	r3, r3, #2
 8000b92:	60bb      	str	r3, [r7, #8]
 8000b94:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000b96:	23c0      	movs	r3, #192	@ 0xc0
 8000b98:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b9a:	2302      	movs	r3, #2
 8000b9c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000ba6:	2305      	movs	r3, #5
 8000ba8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000baa:	f107 0314 	add.w	r3, r7, #20
 8000bae:	4619      	mov	r1, r3
 8000bb0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000bb4:	f001 fee4 	bl	8002980 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000bb8:	2308      	movs	r3, #8
 8000bba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bbc:	2302      	movs	r3, #2
 8000bbe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000bc8:	2305      	movs	r3, #5
 8000bca:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bcc:	f107 0314 	add.w	r3, r7, #20
 8000bd0:	4619      	mov	r1, r3
 8000bd2:	4805      	ldr	r0, [pc, #20]	@ (8000be8 <HAL_SPI_MspInit+0xbc>)
 8000bd4:	f001 fed4 	bl	8002980 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000bd8:	bf00      	nop
 8000bda:	3728      	adds	r7, #40	@ 0x28
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	bd80      	pop	{r7, pc}
 8000be0:	40013000 	.word	0x40013000
 8000be4:	40021000 	.word	0x40021000
 8000be8:	48000400 	.word	0x48000400

08000bec <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b09e      	sub	sp, #120	@ 0x78
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bf4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	601a      	str	r2, [r3, #0]
 8000bfc:	605a      	str	r2, [r3, #4]
 8000bfe:	609a      	str	r2, [r3, #8]
 8000c00:	60da      	str	r2, [r3, #12]
 8000c02:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c04:	f107 0310 	add.w	r3, r7, #16
 8000c08:	2254      	movs	r2, #84	@ 0x54
 8000c0a:	2100      	movs	r1, #0
 8000c0c:	4618      	mov	r0, r3
 8000c0e:	f00d fbbd 	bl	800e38c <memset>
  if(huart->Instance==USART2)
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	4a4e      	ldr	r2, [pc, #312]	@ (8000d50 <HAL_UART_MspInit+0x164>)
 8000c18:	4293      	cmp	r3, r2
 8000c1a:	f040 8094 	bne.w	8000d46 <HAL_UART_MspInit+0x15a>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000c1e:	2302      	movs	r3, #2
 8000c20:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000c22:	2300      	movs	r3, #0
 8000c24:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c26:	f107 0310 	add.w	r3, r7, #16
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	f004 fb26 	bl	800527c <HAL_RCCEx_PeriphCLKConfig>
 8000c30:	4603      	mov	r3, r0
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d001      	beq.n	8000c3a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000c36:	f7ff ff4d 	bl	8000ad4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c3a:	4b46      	ldr	r3, [pc, #280]	@ (8000d54 <HAL_UART_MspInit+0x168>)
 8000c3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c3e:	4a45      	ldr	r2, [pc, #276]	@ (8000d54 <HAL_UART_MspInit+0x168>)
 8000c40:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c44:	6593      	str	r3, [r2, #88]	@ 0x58
 8000c46:	4b43      	ldr	r3, [pc, #268]	@ (8000d54 <HAL_UART_MspInit+0x168>)
 8000c48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c4e:	60fb      	str	r3, [r7, #12]
 8000c50:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c52:	4b40      	ldr	r3, [pc, #256]	@ (8000d54 <HAL_UART_MspInit+0x168>)
 8000c54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c56:	4a3f      	ldr	r2, [pc, #252]	@ (8000d54 <HAL_UART_MspInit+0x168>)
 8000c58:	f043 0301 	orr.w	r3, r3, #1
 8000c5c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c5e:	4b3d      	ldr	r3, [pc, #244]	@ (8000d54 <HAL_UART_MspInit+0x168>)
 8000c60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c62:	f003 0301 	and.w	r3, r3, #1
 8000c66:	60bb      	str	r3, [r7, #8]
 8000c68:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000c6a:	230c      	movs	r3, #12
 8000c6c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c6e:	2302      	movs	r3, #2
 8000c70:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c72:	2300      	movs	r3, #0
 8000c74:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c76:	2300      	movs	r3, #0
 8000c78:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000c7a:	2307      	movs	r3, #7
 8000c7c:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c7e:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000c82:	4619      	mov	r1, r3
 8000c84:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c88:	f001 fe7a 	bl	8002980 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel1;
 8000c8c:	4b32      	ldr	r3, [pc, #200]	@ (8000d58 <HAL_UART_MspInit+0x16c>)
 8000c8e:	4a33      	ldr	r2, [pc, #204]	@ (8000d5c <HAL_UART_MspInit+0x170>)
 8000c90:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8000c92:	4b31      	ldr	r3, [pc, #196]	@ (8000d58 <HAL_UART_MspInit+0x16c>)
 8000c94:	221a      	movs	r2, #26
 8000c96:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000c98:	4b2f      	ldr	r3, [pc, #188]	@ (8000d58 <HAL_UART_MspInit+0x16c>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c9e:	4b2e      	ldr	r3, [pc, #184]	@ (8000d58 <HAL_UART_MspInit+0x16c>)
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000ca4:	4b2c      	ldr	r3, [pc, #176]	@ (8000d58 <HAL_UART_MspInit+0x16c>)
 8000ca6:	2280      	movs	r2, #128	@ 0x80
 8000ca8:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000caa:	4b2b      	ldr	r3, [pc, #172]	@ (8000d58 <HAL_UART_MspInit+0x16c>)
 8000cac:	2200      	movs	r2, #0
 8000cae:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000cb0:	4b29      	ldr	r3, [pc, #164]	@ (8000d58 <HAL_UART_MspInit+0x16c>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8000cb6:	4b28      	ldr	r3, [pc, #160]	@ (8000d58 <HAL_UART_MspInit+0x16c>)
 8000cb8:	2200      	movs	r2, #0
 8000cba:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8000cbc:	4b26      	ldr	r3, [pc, #152]	@ (8000d58 <HAL_UART_MspInit+0x16c>)
 8000cbe:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000cc2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8000cc4:	4824      	ldr	r0, [pc, #144]	@ (8000d58 <HAL_UART_MspInit+0x16c>)
 8000cc6:	f001 fb1d 	bl	8002304 <HAL_DMA_Init>
 8000cca:	4603      	mov	r3, r0
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d001      	beq.n	8000cd4 <HAL_UART_MspInit+0xe8>
    {
      Error_Handler();
 8000cd0:	f7ff ff00 	bl	8000ad4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	4a20      	ldr	r2, [pc, #128]	@ (8000d58 <HAL_UART_MspInit+0x16c>)
 8000cd8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8000cdc:	4a1e      	ldr	r2, [pc, #120]	@ (8000d58 <HAL_UART_MspInit+0x16c>)
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel2;
 8000ce2:	4b1f      	ldr	r3, [pc, #124]	@ (8000d60 <HAL_UART_MspInit+0x174>)
 8000ce4:	4a1f      	ldr	r2, [pc, #124]	@ (8000d64 <HAL_UART_MspInit+0x178>)
 8000ce6:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8000ce8:	4b1d      	ldr	r3, [pc, #116]	@ (8000d60 <HAL_UART_MspInit+0x174>)
 8000cea:	221b      	movs	r2, #27
 8000cec:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000cee:	4b1c      	ldr	r3, [pc, #112]	@ (8000d60 <HAL_UART_MspInit+0x174>)
 8000cf0:	2210      	movs	r2, #16
 8000cf2:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000cf4:	4b1a      	ldr	r3, [pc, #104]	@ (8000d60 <HAL_UART_MspInit+0x174>)
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000cfa:	4b19      	ldr	r3, [pc, #100]	@ (8000d60 <HAL_UART_MspInit+0x174>)
 8000cfc:	2280      	movs	r2, #128	@ 0x80
 8000cfe:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000d00:	4b17      	ldr	r3, [pc, #92]	@ (8000d60 <HAL_UART_MspInit+0x174>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000d06:	4b16      	ldr	r3, [pc, #88]	@ (8000d60 <HAL_UART_MspInit+0x174>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8000d0c:	4b14      	ldr	r3, [pc, #80]	@ (8000d60 <HAL_UART_MspInit+0x174>)
 8000d0e:	2200      	movs	r2, #0
 8000d10:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8000d12:	4b13      	ldr	r3, [pc, #76]	@ (8000d60 <HAL_UART_MspInit+0x174>)
 8000d14:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000d18:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8000d1a:	4811      	ldr	r0, [pc, #68]	@ (8000d60 <HAL_UART_MspInit+0x174>)
 8000d1c:	f001 faf2 	bl	8002304 <HAL_DMA_Init>
 8000d20:	4603      	mov	r3, r0
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d001      	beq.n	8000d2a <HAL_UART_MspInit+0x13e>
    {
      Error_Handler();
 8000d26:	f7ff fed5 	bl	8000ad4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	4a0c      	ldr	r2, [pc, #48]	@ (8000d60 <HAL_UART_MspInit+0x174>)
 8000d2e:	67da      	str	r2, [r3, #124]	@ 0x7c
 8000d30:	4a0b      	ldr	r2, [pc, #44]	@ (8000d60 <HAL_UART_MspInit+0x174>)
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 8000d36:	2200      	movs	r2, #0
 8000d38:	2102      	movs	r1, #2
 8000d3a:	2026      	movs	r0, #38	@ 0x26
 8000d3c:	f001 faad 	bl	800229a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000d40:	2026      	movs	r0, #38	@ 0x26
 8000d42:	f001 fac4 	bl	80022ce <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000d46:	bf00      	nop
 8000d48:	3778      	adds	r7, #120	@ 0x78
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	bd80      	pop	{r7, pc}
 8000d4e:	bf00      	nop
 8000d50:	40004400 	.word	0x40004400
 8000d54:	40021000 	.word	0x40021000
 8000d58:	20000384 	.word	0x20000384
 8000d5c:	40020008 	.word	0x40020008
 8000d60:	200003e4 	.word	0x200003e4
 8000d64:	4002001c 	.word	0x4002001c

08000d68 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d6c:	bf00      	nop
 8000d6e:	e7fd      	b.n	8000d6c <NMI_Handler+0x4>

08000d70 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d70:	b480      	push	{r7}
 8000d72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d74:	bf00      	nop
 8000d76:	e7fd      	b.n	8000d74 <HardFault_Handler+0x4>

08000d78 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d7c:	bf00      	nop
 8000d7e:	e7fd      	b.n	8000d7c <MemManage_Handler+0x4>

08000d80 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d80:	b480      	push	{r7}
 8000d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d84:	bf00      	nop
 8000d86:	e7fd      	b.n	8000d84 <BusFault_Handler+0x4>

08000d88 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d8c:	bf00      	nop
 8000d8e:	e7fd      	b.n	8000d8c <UsageFault_Handler+0x4>

08000d90 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d90:	b480      	push	{r7}
 8000d92:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d94:	bf00      	nop
 8000d96:	46bd      	mov	sp, r7
 8000d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9c:	4770      	bx	lr

08000d9e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d9e:	b480      	push	{r7}
 8000da0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000da2:	bf00      	nop
 8000da4:	46bd      	mov	sp, r7
 8000da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000daa:	4770      	bx	lr

08000dac <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000dac:	b480      	push	{r7}
 8000dae:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000db0:	bf00      	nop
 8000db2:	46bd      	mov	sp, r7
 8000db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db8:	4770      	bx	lr

08000dba <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000dba:	b580      	push	{r7, lr}
 8000dbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000dbe:	f001 f951 	bl	8002064 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000dc2:	bf00      	nop
 8000dc4:	bd80      	pop	{r7, pc}
	...

08000dc8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8000dcc:	4802      	ldr	r0, [pc, #8]	@ (8000dd8 <DMA1_Channel1_IRQHandler+0x10>)
 8000dce:	f001 fc7c 	bl	80026ca <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000dd2:	bf00      	nop
 8000dd4:	bd80      	pop	{r7, pc}
 8000dd6:	bf00      	nop
 8000dd8:	20000384 	.word	0x20000384

08000ddc <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8000de0:	4802      	ldr	r0, [pc, #8]	@ (8000dec <DMA1_Channel2_IRQHandler+0x10>)
 8000de2:	f001 fc72 	bl	80026ca <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8000de6:	bf00      	nop
 8000de8:	bd80      	pop	{r7, pc}
 8000dea:	bf00      	nop
 8000dec:	200003e4 	.word	0x200003e4

08000df0 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8000df4:	4802      	ldr	r0, [pc, #8]	@ (8000e00 <USB_LP_IRQHandler+0x10>)
 8000df6:	f002 f84d 	bl	8002e94 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8000dfa:	bf00      	nop
 8000dfc:	bd80      	pop	{r7, pc}
 8000dfe:	bf00      	nop
 8000e00:	20001cac 	.word	0x20001cac

08000e04 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000e08:	480c      	ldr	r0, [pc, #48]	@ (8000e3c <USART2_IRQHandler+0x38>)
 8000e0a:	f005 fc07 	bl	800661c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  // Check if TC interrupt is triggered
  if (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_TC)) {
 8000e0e:	4b0b      	ldr	r3, [pc, #44]	@ (8000e3c <USART2_IRQHandler+0x38>)
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	69db      	ldr	r3, [r3, #28]
 8000e14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000e18:	2b40      	cmp	r3, #64	@ 0x40
 8000e1a:	d10d      	bne.n	8000e38 <USART2_IRQHandler+0x34>
	  // Clear the TC interrupt flag
	  __HAL_UART_CLEAR_FLAG(&huart2, UART_FLAG_TC);
 8000e1c:	4b07      	ldr	r3, [pc, #28]	@ (8000e3c <USART2_IRQHandler+0x38>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	2240      	movs	r2, #64	@ 0x40
 8000e22:	621a      	str	r2, [r3, #32]

	  // Disable TC interrupt (optional, if no longer needed)
	  __HAL_UART_DISABLE_IT(&huart2, UART_IT_TC);
 8000e24:	4b05      	ldr	r3, [pc, #20]	@ (8000e3c <USART2_IRQHandler+0x38>)
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	681a      	ldr	r2, [r3, #0]
 8000e2a:	4b04      	ldr	r3, [pc, #16]	@ (8000e3c <USART2_IRQHandler+0x38>)
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8000e32:	601a      	str	r2, [r3, #0]

	  // Call the post-transmission function from RS485.c
	  RS485_TCCallback();
 8000e34:	f000 fbac 	bl	8001590 <RS485_TCCallback>
  }

  /* USER CODE END USART2_IRQn 1 */
}
 8000e38:	bf00      	nop
 8000e3a:	bd80      	pop	{r7, pc}
 8000e3c:	200002f0 	.word	0x200002f0

08000e40 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b086      	sub	sp, #24
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e48:	4a14      	ldr	r2, [pc, #80]	@ (8000e9c <_sbrk+0x5c>)
 8000e4a:	4b15      	ldr	r3, [pc, #84]	@ (8000ea0 <_sbrk+0x60>)
 8000e4c:	1ad3      	subs	r3, r2, r3
 8000e4e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e50:	697b      	ldr	r3, [r7, #20]
 8000e52:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e54:	4b13      	ldr	r3, [pc, #76]	@ (8000ea4 <_sbrk+0x64>)
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d102      	bne.n	8000e62 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e5c:	4b11      	ldr	r3, [pc, #68]	@ (8000ea4 <_sbrk+0x64>)
 8000e5e:	4a12      	ldr	r2, [pc, #72]	@ (8000ea8 <_sbrk+0x68>)
 8000e60:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e62:	4b10      	ldr	r3, [pc, #64]	@ (8000ea4 <_sbrk+0x64>)
 8000e64:	681a      	ldr	r2, [r3, #0]
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	4413      	add	r3, r2
 8000e6a:	693a      	ldr	r2, [r7, #16]
 8000e6c:	429a      	cmp	r2, r3
 8000e6e:	d207      	bcs.n	8000e80 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e70:	f00d fa94 	bl	800e39c <__errno>
 8000e74:	4603      	mov	r3, r0
 8000e76:	220c      	movs	r2, #12
 8000e78:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e7a:	f04f 33ff 	mov.w	r3, #4294967295
 8000e7e:	e009      	b.n	8000e94 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e80:	4b08      	ldr	r3, [pc, #32]	@ (8000ea4 <_sbrk+0x64>)
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e86:	4b07      	ldr	r3, [pc, #28]	@ (8000ea4 <_sbrk+0x64>)
 8000e88:	681a      	ldr	r2, [r3, #0]
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	4413      	add	r3, r2
 8000e8e:	4a05      	ldr	r2, [pc, #20]	@ (8000ea4 <_sbrk+0x64>)
 8000e90:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e92:	68fb      	ldr	r3, [r7, #12]
}
 8000e94:	4618      	mov	r0, r3
 8000e96:	3718      	adds	r7, #24
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	bd80      	pop	{r7, pc}
 8000e9c:	20020000 	.word	0x20020000
 8000ea0:	00000400 	.word	0x00000400
 8000ea4:	20000444 	.word	0x20000444
 8000ea8:	200022f0 	.word	0x200022f0

08000eac <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000eac:	b480      	push	{r7}
 8000eae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000eb0:	4b06      	ldr	r3, [pc, #24]	@ (8000ecc <SystemInit+0x20>)
 8000eb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000eb6:	4a05      	ldr	r2, [pc, #20]	@ (8000ecc <SystemInit+0x20>)
 8000eb8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ebc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ec0:	bf00      	nop
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec8:	4770      	bx	lr
 8000eca:	bf00      	nop
 8000ecc:	e000ed00 	.word	0xe000ed00

08000ed0 <usb_serial_print>:
/**
 * @Brief Prints a message to the serial output over USB.
 *
 * @param msg: Pointer to the message that is to be printed.
 */
void usb_serial_print(const char *msg) { // Actual implementation of the method thats in the header file
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b084      	sub	sp, #16
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]
    uint16_t len = strlen(msg);	// Calculates the length of the string so we know how many bytes to send
 8000ed8:	6878      	ldr	r0, [r7, #4]
 8000eda:	f7ff f9a1 	bl	8000220 <strlen>
 8000ede:	4603      	mov	r3, r0
 8000ee0:	81fb      	strh	r3, [r7, #14]
    CDC_Transmit_FS((uint8_t*)msg, len); // Sends the message over USB as serial data. (uint8_t*) casts the string to a byte array as required by the method. len is just how many bytes to actually send
 8000ee2:	89fb      	ldrh	r3, [r7, #14]
 8000ee4:	4619      	mov	r1, r3
 8000ee6:	6878      	ldr	r0, [r7, #4]
 8000ee8:	f00c fdce 	bl	800da88 <CDC_Transmit_FS>
}
 8000eec:	bf00      	nop
 8000eee:	3710      	adds	r7, #16
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	bd80      	pop	{r7, pc}

08000ef4 <usb_serial_println>:
/**
 * @Brief Prints a message to the serial output over USB ending with a new line (\r\n).
 *
 * @param msg: Pointer to the message that is to be printed.
 */
void usb_serial_println(const char *msg) {
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b0a2      	sub	sp, #136	@ 0x88
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
	char buffer[128];
	snprintf(buffer, sizeof(buffer), "%s\r\n", msg);
 8000efc:	f107 0008 	add.w	r0, r7, #8
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	4a06      	ldr	r2, [pc, #24]	@ (8000f1c <usb_serial_println+0x28>)
 8000f04:	2180      	movs	r1, #128	@ 0x80
 8000f06:	f00d fa0b 	bl	800e320 <sniprintf>
	usb_serial_print(buffer);
 8000f0a:	f107 0308 	add.w	r3, r7, #8
 8000f0e:	4618      	mov	r0, r3
 8000f10:	f7ff ffde 	bl	8000ed0 <usb_serial_print>
}
 8000f14:	bf00      	nop
 8000f16:	3788      	adds	r7, #136	@ 0x88
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	bd80      	pop	{r7, pc}
 8000f1c:	0800ecdc 	.word	0x0800ecdc

08000f20 <modbus_handle_frame>:
static void send_response(uint8_t* frame, uint16_t len);
static void send_exception(uint8_t address, uint8_t function, uint8_t exception);


// Handle a full received modbus frame
void modbus_handle_frame(uint8_t* frame, uint16_t len) {
 8000f20:	b590      	push	{r4, r7, lr}
 8000f22:	b0cd      	sub	sp, #308	@ 0x134
 8000f24:	af04      	add	r7, sp, #16
 8000f26:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000f2a:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000f2e:	6018      	str	r0, [r3, #0]
 8000f30:	460a      	mov	r2, r1
 8000f32:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000f36:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 8000f3a:	801a      	strh	r2, [r3, #0]
	//debug
	static char debug_msg[256];
	snprintf(debug_msg, sizeof(debug_msg), "DEBUG: Frame len = %u, First four = 0x%02X 0x%02X 0x%02X 0x%02X\r\n", len, frame[0], frame[1], frame[2], frame[3]);
 8000f3c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000f40:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 8000f44:	881a      	ldrh	r2, [r3, #0]
 8000f46:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000f4a:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	781b      	ldrb	r3, [r3, #0]
 8000f52:	4619      	mov	r1, r3
 8000f54:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000f58:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	3301      	adds	r3, #1
 8000f60:	781b      	ldrb	r3, [r3, #0]
 8000f62:	4618      	mov	r0, r3
 8000f64:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000f68:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	3302      	adds	r3, #2
 8000f70:	781b      	ldrb	r3, [r3, #0]
 8000f72:	461c      	mov	r4, r3
 8000f74:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000f78:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	3303      	adds	r3, #3
 8000f80:	781b      	ldrb	r3, [r3, #0]
 8000f82:	9303      	str	r3, [sp, #12]
 8000f84:	9402      	str	r4, [sp, #8]
 8000f86:	9001      	str	r0, [sp, #4]
 8000f88:	9100      	str	r1, [sp, #0]
 8000f8a:	4613      	mov	r3, r2
 8000f8c:	4acb      	ldr	r2, [pc, #812]	@ (80012bc <modbus_handle_frame+0x39c>)
 8000f8e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000f92:	48cb      	ldr	r0, [pc, #812]	@ (80012c0 <modbus_handle_frame+0x3a0>)
 8000f94:	f00d f9c4 	bl	800e320 <sniprintf>
	CDC_Transmit_FS((uint8_t*)debug_msg, strlen(debug_msg));
 8000f98:	48c9      	ldr	r0, [pc, #804]	@ (80012c0 <modbus_handle_frame+0x3a0>)
 8000f9a:	f7ff f941 	bl	8000220 <strlen>
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	b29b      	uxth	r3, r3
 8000fa2:	4619      	mov	r1, r3
 8000fa4:	48c6      	ldr	r0, [pc, #792]	@ (80012c0 <modbus_handle_frame+0x3a0>)
 8000fa6:	f00c fd6f 	bl	800da88 <CDC_Transmit_FS>

	if (len < 6) return;
 8000faa:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000fae:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 8000fb2:	881b      	ldrh	r3, [r3, #0]
 8000fb4:	2b05      	cmp	r3, #5
 8000fb6:	f240 8177 	bls.w	80012a8 <modbus_handle_frame+0x388>

	uint8_t address = frame[0];
 8000fba:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000fbe:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	781b      	ldrb	r3, [r3, #0]
 8000fc6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

	uint8_t function = frame[1];
 8000fca:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000fce:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	785b      	ldrb	r3, [r3, #1]
 8000fd6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

	// Check if the frame is for us
	if (address != MODBUS_SLAVE_ADDRESS) return;
 8000fda:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8000fde:	2b01      	cmp	r3, #1
 8000fe0:	f040 8164 	bne.w	80012ac <modbus_handle_frame+0x38c>

	// Check if the CRC is valid
	uint16_t received_crc = (frame[7] << 8) | frame[6]; // MODBUS sends LSB first (unlike address, function)
 8000fe4:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000fe8:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	3307      	adds	r3, #7
 8000ff0:	781b      	ldrb	r3, [r3, #0]
 8000ff2:	b21b      	sxth	r3, r3
 8000ff4:	021b      	lsls	r3, r3, #8
 8000ff6:	b21a      	sxth	r2, r3
 8000ff8:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000ffc:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	3306      	adds	r3, #6
 8001004:	781b      	ldrb	r3, [r3, #0]
 8001006:	b21b      	sxth	r3, r3
 8001008:	4313      	orrs	r3, r2
 800100a:	b21b      	sxth	r3, r3
 800100c:	f8a7 3114 	strh.w	r3, [r7, #276]	@ 0x114
	uint16_t calculated_crc = modbus_crc16(frame, len);
 8001010:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001014:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 8001018:	881a      	ldrh	r2, [r3, #0]
 800101a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800101e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001022:	4611      	mov	r1, r2
 8001024:	6818      	ldr	r0, [r3, #0]
 8001026:	f000 f953 	bl	80012d0 <modbus_crc16>
 800102a:	4603      	mov	r3, r0
 800102c:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
	if (received_crc != calculated_crc) {
 8001030:	f8b7 2114 	ldrh.w	r2, [r7, #276]	@ 0x114
 8001034:	f8b7 3112 	ldrh.w	r3, [r7, #274]	@ 0x112
 8001038:	429a      	cmp	r2, r3
 800103a:	f040 8139 	bne.w	80012b0 <modbus_handle_frame+0x390>
		// Invalid CRC, No exception for a CRC failure
		return;
	}

	switch (function) {
 800103e:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8001042:	2b03      	cmp	r3, #3
 8001044:	d003      	beq.n	800104e <modbus_handle_frame+0x12e>
 8001046:	2b06      	cmp	r3, #6
 8001048:	f000 80dc 	beq.w	8001204 <modbus_handle_frame+0x2e4>
 800104c:	e123      	b.n	8001296 <modbus_handle_frame+0x376>
		case MODBUS_FUNC_READ_HOLDING_REGISTERS: {
			// Combine two bytes to get the 16 byte address
			// Example: frame[2] = 00010110, frame[3] = 10110100 (arbitrary)
			// frame[2] << 8 = 00010110 << 8 = 0001011000000000 (16 bit now)
			// 000101100000000 | frame[3] = 000101100000000 | 10110100 = 0001011010110100 (combines them)
			uint16_t startAddress = (frame[2] << 8) | frame[3]; // combines frame[2] and frame[3] to get 16 bit address
 800104e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001052:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	3302      	adds	r3, #2
 800105a:	781b      	ldrb	r3, [r3, #0]
 800105c:	b21b      	sxth	r3, r3
 800105e:	021b      	lsls	r3, r3, #8
 8001060:	b21a      	sxth	r2, r3
 8001062:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001066:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	3303      	adds	r3, #3
 800106e:	781b      	ldrb	r3, [r3, #0]
 8001070:	b21b      	sxth	r3, r3
 8001072:	4313      	orrs	r3, r2
 8001074:	b21b      	sxth	r3, r3
 8001076:	f8a7 311e 	strh.w	r3, [r7, #286]	@ 0x11e
			uint16_t regCount = (frame[4] << 8) | frame[5]; // combines frame[4] and frame[5] to get 16 bit number of registers
 800107a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800107e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	3304      	adds	r3, #4
 8001086:	781b      	ldrb	r3, [r3, #0]
 8001088:	b21b      	sxth	r3, r3
 800108a:	021b      	lsls	r3, r3, #8
 800108c:	b21a      	sxth	r2, r3
 800108e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001092:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	3305      	adds	r3, #5
 800109a:	781b      	ldrb	r3, [r3, #0]
 800109c:	b21b      	sxth	r3, r3
 800109e:	4313      	orrs	r3, r2
 80010a0:	b21b      	sxth	r3, r3
 80010a2:	f8a7 310c 	strh.w	r3, [r7, #268]	@ 0x10c

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > 125) {
 80010a6:	f8b7 310c 	ldrh.w	r3, [r7, #268]	@ 0x10c
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d003      	beq.n	80010b6 <modbus_handle_frame+0x196>
 80010ae:	f8b7 310c 	ldrh.w	r3, [r7, #268]	@ 0x10c
 80010b2:	2b7d      	cmp	r3, #125	@ 0x7d
 80010b4:	d908      	bls.n	80010c8 <modbus_handle_frame+0x1a8>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80010b6:	f897 1116 	ldrb.w	r1, [r7, #278]	@ 0x116
 80010ba:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80010be:	2203      	movs	r2, #3
 80010c0:	4618      	mov	r0, r3
 80010c2:	f000 f952 	bl	800136a <send_exception>
				return;
 80010c6:	e0f4      	b.n	80012b2 <modbus_handle_frame+0x392>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 80010c8:	f8b7 211e 	ldrh.w	r2, [r7, #286]	@ 0x11e
 80010cc:	f8b7 310c 	ldrh.w	r3, [r7, #268]	@ 0x10c
 80010d0:	4413      	add	r3, r2
 80010d2:	b29b      	uxth	r3, r3
 80010d4:	3b01      	subs	r3, #1
 80010d6:	f8a7 310a 	strh.w	r3, [r7, #266]	@ 0x10a

			// Check if endAddress is outside the stored registers
			if (endAddress > MODBUS_REGISTER_COUNT) {
 80010da:	f8b7 310a 	ldrh.w	r3, [r7, #266]	@ 0x10a
 80010de:	2b20      	cmp	r3, #32
 80010e0:	d908      	bls.n	80010f4 <modbus_handle_frame+0x1d4>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80010e2:	f897 1116 	ldrb.w	r1, [r7, #278]	@ 0x116
 80010e6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80010ea:	2202      	movs	r2, #2
 80010ec:	4618      	mov	r0, r3
 80010ee:	f000 f93c 	bl	800136a <send_exception>
				return;
 80010f2:	e0de      	b.n	80012b2 <modbus_handle_frame+0x392>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = MODBUS_SLAVE_ADDRESS; // the address of us
 80010f4:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80010f8:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80010fc:	2201      	movs	r2, #1
 80010fe:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8001100:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001104:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001108:	f897 2116 	ldrb.w	r2, [r7, #278]	@ 0x116
 800110c:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount;
 800110e:	f8b7 310c 	ldrh.w	r3, [r7, #268]	@ 0x10c
 8001112:	b2da      	uxtb	r2, r3
 8001114:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001118:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800111c:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 800111e:	2303      	movs	r3, #3
 8001120:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 8001124:	2300      	movs	r3, #0
 8001126:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 800112a:	e02f      	b.n	800118c <modbus_handle_frame+0x26c>
				responseLen++;
 800112c:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8001130:	3301      	adds	r3, #1
 8001132:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c
				responseData[responseLen] = (modbus_holding_registers[startAddress] >> 8) & 0xFF; // Extract the higher byte
 8001136:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 800113a:	4a62      	ldr	r2, [pc, #392]	@ (80012c4 <modbus_handle_frame+0x3a4>)
 800113c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001140:	0a1b      	lsrs	r3, r3, #8
 8001142:	b29a      	uxth	r2, r3
 8001144:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8001148:	b2d1      	uxtb	r1, r2
 800114a:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 800114e:	f5a2 728c 	sub.w	r2, r2, #280	@ 0x118
 8001152:	54d1      	strb	r1, [r2, r3]
				responseLen++;
 8001154:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8001158:	3301      	adds	r3, #1
 800115a:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c
				responseData[responseLen] = (modbus_holding_registers[startAddress]) & 0xFF; // Extract the lower byte
 800115e:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8001162:	4a58      	ldr	r2, [pc, #352]	@ (80012c4 <modbus_handle_frame+0x3a4>)
 8001164:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001168:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 800116c:	b2d1      	uxtb	r1, r2
 800116e:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 8001172:	f5a2 728c 	sub.w	r2, r2, #280	@ 0x118
 8001176:	54d1      	strb	r1, [r2, r3]

				startAddress++;
 8001178:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 800117c:	3301      	adds	r3, #1
 800117e:	f8a7 311e 	strh.w	r3, [r7, #286]	@ 0x11e
			for (int i = 0; i < regCount; i++) {
 8001182:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001186:	3301      	adds	r3, #1
 8001188:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 800118c:	f8b7 310c 	ldrh.w	r3, [r7, #268]	@ 0x10c
 8001190:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8001194:	429a      	cmp	r2, r3
 8001196:	dbc9      	blt.n	800112c <modbus_handle_frame+0x20c>
			}

			//debug
			static char debug_msg_response[256];
			snprintf(debug_msg_response, sizeof(debug_msg_response), "DEBUG: Response len = %u, first four = 0x%02X 0x%02X 0x%02X 0x%02X\r\n", responseLen, responseData[0], responseData[1], responseData[2], responseData[3]);
 8001198:	f8b7 211c 	ldrh.w	r2, [r7, #284]	@ 0x11c
 800119c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80011a0:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80011a4:	781b      	ldrb	r3, [r3, #0]
 80011a6:	4619      	mov	r1, r3
 80011a8:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80011ac:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80011b0:	785b      	ldrb	r3, [r3, #1]
 80011b2:	4618      	mov	r0, r3
 80011b4:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80011b8:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80011bc:	789b      	ldrb	r3, [r3, #2]
 80011be:	461c      	mov	r4, r3
 80011c0:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80011c4:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80011c8:	78db      	ldrb	r3, [r3, #3]
 80011ca:	9303      	str	r3, [sp, #12]
 80011cc:	9402      	str	r4, [sp, #8]
 80011ce:	9001      	str	r0, [sp, #4]
 80011d0:	9100      	str	r1, [sp, #0]
 80011d2:	4613      	mov	r3, r2
 80011d4:	4a3c      	ldr	r2, [pc, #240]	@ (80012c8 <modbus_handle_frame+0x3a8>)
 80011d6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80011da:	483c      	ldr	r0, [pc, #240]	@ (80012cc <modbus_handle_frame+0x3ac>)
 80011dc:	f00d f8a0 	bl	800e320 <sniprintf>
			CDC_Transmit_FS((uint8_t*)debug_msg_response, strlen(debug_msg_response));
 80011e0:	483a      	ldr	r0, [pc, #232]	@ (80012cc <modbus_handle_frame+0x3ac>)
 80011e2:	f7ff f81d 	bl	8000220 <strlen>
 80011e6:	4603      	mov	r3, r0
 80011e8:	b29b      	uxth	r3, r3
 80011ea:	4619      	mov	r1, r3
 80011ec:	4837      	ldr	r0, [pc, #220]	@ (80012cc <modbus_handle_frame+0x3ac>)
 80011ee:	f00c fc4b 	bl	800da88 <CDC_Transmit_FS>


			send_response(responseData, responseLen);
 80011f2:	f8b7 211c 	ldrh.w	r2, [r7, #284]	@ 0x11c
 80011f6:	f107 0308 	add.w	r3, r7, #8
 80011fa:	4611      	mov	r1, r2
 80011fc:	4618      	mov	r0, r3
 80011fe:	f000 f8a5 	bl	800134c <send_response>
 8001202:	e056      	b.n	80012b2 <modbus_handle_frame+0x392>
			break;
		}

		case MODBUS_FUNC_WRITE_SINGLE_REGISTER: {
			uint16_t regAddress = (frame[2] << 8) | frame[3];
 8001204:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001208:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	3302      	adds	r3, #2
 8001210:	781b      	ldrb	r3, [r3, #0]
 8001212:	b21b      	sxth	r3, r3
 8001214:	021b      	lsls	r3, r3, #8
 8001216:	b21a      	sxth	r2, r3
 8001218:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800121c:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	3303      	adds	r3, #3
 8001224:	781b      	ldrb	r3, [r3, #0]
 8001226:	b21b      	sxth	r3, r3
 8001228:	4313      	orrs	r3, r2
 800122a:	b21b      	sxth	r3, r3
 800122c:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 8001230:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001234:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	3304      	adds	r3, #4
 800123c:	781b      	ldrb	r3, [r3, #0]
 800123e:	b21b      	sxth	r3, r3
 8001240:	021b      	lsls	r3, r3, #8
 8001242:	b21a      	sxth	r2, r3
 8001244:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001248:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	3305      	adds	r3, #5
 8001250:	781b      	ldrb	r3, [r3, #0]
 8001252:	b21b      	sxth	r3, r3
 8001254:	4313      	orrs	r3, r2
 8001256:	b21b      	sxth	r3, r3
 8001258:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e

			if (regAddress >= MODBUS_REGISTER_COUNT) {
 800125c:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8001260:	2b1f      	cmp	r3, #31
 8001262:	d908      	bls.n	8001276 <modbus_handle_frame+0x356>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8001264:	f897 1116 	ldrb.w	r1, [r7, #278]	@ 0x116
 8001268:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800126c:	2202      	movs	r2, #2
 800126e:	4618      	mov	r0, r3
 8001270:	f000 f87b 	bl	800136a <send_exception>
				return;
 8001274:	e01d      	b.n	80012b2 <modbus_handle_frame+0x392>
			}

			modbus_holding_registers[regAddress] = writeValue; // write the value to the register
 8001276:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 800127a:	4912      	ldr	r1, [pc, #72]	@ (80012c4 <modbus_handle_frame+0x3a4>)
 800127c:	f8b7 210e 	ldrh.w	r2, [r7, #270]	@ 0x10e
 8001280:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
			send_response(frame, 6); // Echo back the original request (to say it was successful)
 8001284:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001288:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800128c:	2106      	movs	r1, #6
 800128e:	6818      	ldr	r0, [r3, #0]
 8001290:	f000 f85c 	bl	800134c <send_response>
			break;
 8001294:	e00d      	b.n	80012b2 <modbus_handle_frame+0x392>
		}

		default:
			send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_FUNCTION);
 8001296:	f897 1116 	ldrb.w	r1, [r7, #278]	@ 0x116
 800129a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800129e:	2201      	movs	r2, #1
 80012a0:	4618      	mov	r0, r3
 80012a2:	f000 f862 	bl	800136a <send_exception>
			break;
 80012a6:	e004      	b.n	80012b2 <modbus_handle_frame+0x392>
	if (len < 6) return;
 80012a8:	bf00      	nop
 80012aa:	e002      	b.n	80012b2 <modbus_handle_frame+0x392>
	if (address != MODBUS_SLAVE_ADDRESS) return;
 80012ac:	bf00      	nop
 80012ae:	e000      	b.n	80012b2 <modbus_handle_frame+0x392>
		return;
 80012b0:	bf00      	nop
	}
}
 80012b2:	f507 7792 	add.w	r7, r7, #292	@ 0x124
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd90      	pop	{r4, r7, pc}
 80012ba:	bf00      	nop
 80012bc:	0800ece4 	.word	0x0800ece4
 80012c0:	20000488 	.word	0x20000488
 80012c4:	20000448 	.word	0x20000448
 80012c8:	0800ed28 	.word	0x0800ed28
 80012cc:	20000588 	.word	0x20000588

080012d0 <modbus_crc16>:
	return modbus_holding_registers;
}

// Calculate CRC16
// Source: https://stackoverflow.com/questions/19347685/calculating-modbus-rtu-crc-16
static uint16_t modbus_crc16(uint8_t* frame, uint16_t len) {
 80012d0:	b480      	push	{r7}
 80012d2:	b085      	sub	sp, #20
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
 80012d8:	460b      	mov	r3, r1
 80012da:	807b      	strh	r3, [r7, #2]
	uint16_t crc = 0xFFFF;
 80012dc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80012e0:	81fb      	strh	r3, [r7, #14]

	for (uint16_t pos = 0; pos < len; pos++) {
 80012e2:	2300      	movs	r3, #0
 80012e4:	81bb      	strh	r3, [r7, #12]
 80012e6:	e026      	b.n	8001336 <modbus_crc16+0x66>
		crc ^= frame[pos]; // XOR byte into LSB of CRC
 80012e8:	89bb      	ldrh	r3, [r7, #12]
 80012ea:	687a      	ldr	r2, [r7, #4]
 80012ec:	4413      	add	r3, r2
 80012ee:	781b      	ldrb	r3, [r3, #0]
 80012f0:	461a      	mov	r2, r3
 80012f2:	89fb      	ldrh	r3, [r7, #14]
 80012f4:	4053      	eors	r3, r2
 80012f6:	81fb      	strh	r3, [r7, #14]

		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 80012f8:	2300      	movs	r3, #0
 80012fa:	72fb      	strb	r3, [r7, #11]
 80012fc:	e015      	b.n	800132a <modbus_crc16+0x5a>
			if ((crc & 0x0001) != 0) { // If LSB is set
 80012fe:	89fb      	ldrh	r3, [r7, #14]
 8001300:	f003 0301 	and.w	r3, r3, #1
 8001304:	2b00      	cmp	r3, #0
 8001306:	d00a      	beq.n	800131e <modbus_crc16+0x4e>
				crc >>= 1; // Shift right
 8001308:	89fb      	ldrh	r3, [r7, #14]
 800130a:	085b      	lsrs	r3, r3, #1
 800130c:	81fb      	strh	r3, [r7, #14]
				crc ^= 0xA001; // XOR 0xA001
 800130e:	89fb      	ldrh	r3, [r7, #14]
 8001310:	f483 43bf 	eor.w	r3, r3, #24448	@ 0x5f80
 8001314:	f083 037e 	eor.w	r3, r3, #126	@ 0x7e
 8001318:	43db      	mvns	r3, r3
 800131a:	81fb      	strh	r3, [r7, #14]
 800131c:	e002      	b.n	8001324 <modbus_crc16+0x54>
			} else { // Else (LSB is not set)
				crc >>= 1; // Shift right
 800131e:	89fb      	ldrh	r3, [r7, #14]
 8001320:	085b      	lsrs	r3, r3, #1
 8001322:	81fb      	strh	r3, [r7, #14]
		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 8001324:	7afb      	ldrb	r3, [r7, #11]
 8001326:	3301      	adds	r3, #1
 8001328:	72fb      	strb	r3, [r7, #11]
 800132a:	7afb      	ldrb	r3, [r7, #11]
 800132c:	2b07      	cmp	r3, #7
 800132e:	d9e6      	bls.n	80012fe <modbus_crc16+0x2e>
	for (uint16_t pos = 0; pos < len; pos++) {
 8001330:	89bb      	ldrh	r3, [r7, #12]
 8001332:	3301      	adds	r3, #1
 8001334:	81bb      	strh	r3, [r7, #12]
 8001336:	89ba      	ldrh	r2, [r7, #12]
 8001338:	887b      	ldrh	r3, [r7, #2]
 800133a:	429a      	cmp	r2, r3
 800133c:	d3d4      	bcc.n	80012e8 <modbus_crc16+0x18>
			}
		}
	}

	return crc;
 800133e:	89fb      	ldrh	r3, [r7, #14]
}
 8001340:	4618      	mov	r0, r3
 8001342:	3714      	adds	r7, #20
 8001344:	46bd      	mov	sp, r7
 8001346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134a:	4770      	bx	lr

0800134c <send_response>:

// Send the response over RS485
static void send_response(uint8_t* frame, uint16_t len) {
 800134c:	b580      	push	{r7, lr}
 800134e:	b082      	sub	sp, #8
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
 8001354:	460b      	mov	r3, r1
 8001356:	807b      	strh	r3, [r7, #2]
	// Transmit over RS485
	RS485_Transmit(frame, len);
 8001358:	887b      	ldrh	r3, [r7, #2]
 800135a:	4619      	mov	r1, r3
 800135c:	6878      	ldr	r0, [r7, #4]
 800135e:	f000 f863 	bl	8001428 <RS485_Transmit>
}
 8001362:	bf00      	nop
 8001364:	3708      	adds	r7, #8
 8001366:	46bd      	mov	sp, r7
 8001368:	bd80      	pop	{r7, pc}

0800136a <send_exception>:

// Send the exception over RS485
static void send_exception(uint8_t address, uint8_t function, uint8_t exception) {
 800136a:	b580      	push	{r7, lr}
 800136c:	b084      	sub	sp, #16
 800136e:	af00      	add	r7, sp, #0
 8001370:	4603      	mov	r3, r0
 8001372:	71fb      	strb	r3, [r7, #7]
 8001374:	460b      	mov	r3, r1
 8001376:	71bb      	strb	r3, [r7, #6]
 8001378:	4613      	mov	r3, r2
 800137a:	717b      	strb	r3, [r7, #5]
	// Craft exceptionFrame
	uint8_t exceptionFrame[3]; // length is only 3 bytes (address|function|exception)
	exceptionFrame[0] = address;
 800137c:	79fb      	ldrb	r3, [r7, #7]
 800137e:	733b      	strb	r3, [r7, #12]
	exceptionFrame[1] = function;
 8001380:	79bb      	ldrb	r3, [r7, #6]
 8001382:	737b      	strb	r3, [r7, #13]
	exceptionFrame[2] = exception;
 8001384:	797b      	ldrb	r3, [r7, #5]
 8001386:	73bb      	strb	r3, [r7, #14]

	// Transmit over RS485
	RS485_Transmit(exceptionFrame, 3);
 8001388:	f107 030c 	add.w	r3, r7, #12
 800138c:	2103      	movs	r1, #3
 800138e:	4618      	mov	r0, r3
 8001390:	f000 f84a 	bl	8001428 <RS485_Transmit>
}
 8001394:	bf00      	nop
 8001396:	3710      	adds	r7, #16
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}

0800139c <RS485_SetTransmitMode>:
static volatile uint16_t RS485_ReceivedLength = 0;

static volatile bool RS485_TxInProgress = false;


void RS485_SetTransmitMode(void) {
 800139c:	b580      	push	{r7, lr}
 800139e:	af00      	add	r7, sp, #0
	// Set direction pin to HIGH (transmit)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_SET);
 80013a0:	4b04      	ldr	r3, [pc, #16]	@ (80013b4 <RS485_SetTransmitMode+0x18>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	4a04      	ldr	r2, [pc, #16]	@ (80013b8 <RS485_SetTransmitMode+0x1c>)
 80013a6:	8811      	ldrh	r1, [r2, #0]
 80013a8:	2201      	movs	r2, #1
 80013aa:	4618      	mov	r0, r3
 80013ac:	f001 fc6a 	bl	8002c84 <HAL_GPIO_WritePin>
}
 80013b0:	bf00      	nop
 80013b2:	bd80      	pop	{r7, pc}
 80013b4:	20000688 	.word	0x20000688
 80013b8:	2000068c 	.word	0x2000068c

080013bc <RS485_SetReceiveMode>:

void RS485_SetReceiveMode(void) {
 80013bc:	b580      	push	{r7, lr}
 80013be:	af00      	add	r7, sp, #0
	// Set direction pin to LOW (receive)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_RESET);
 80013c0:	4b04      	ldr	r3, [pc, #16]	@ (80013d4 <RS485_SetReceiveMode+0x18>)
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	4a04      	ldr	r2, [pc, #16]	@ (80013d8 <RS485_SetReceiveMode+0x1c>)
 80013c6:	8811      	ldrh	r1, [r2, #0]
 80013c8:	2200      	movs	r2, #0
 80013ca:	4618      	mov	r0, r3
 80013cc:	f001 fc5a 	bl	8002c84 <HAL_GPIO_WritePin>
}
 80013d0:	bf00      	nop
 80013d2:	bd80      	pop	{r7, pc}
 80013d4:	20000688 	.word	0x20000688
 80013d8:	2000068c 	.word	0x2000068c

080013dc <RS485_Setup>:

void RS485_Setup(GPIO_TypeDef* dir_port, uint16_t dir_pin) {
 80013dc:	b580      	push	{r7, lr}
 80013de:	b082      	sub	sp, #8
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
 80013e4:	460b      	mov	r3, r1
 80013e6:	807b      	strh	r3, [r7, #2]
	RS485_TxInProgress = false;
 80013e8:	4b0a      	ldr	r3, [pc, #40]	@ (8001414 <RS485_Setup+0x38>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	701a      	strb	r2, [r3, #0]

	RS485_DIR_PORT = dir_port;
 80013ee:	4a0a      	ldr	r2, [pc, #40]	@ (8001418 <RS485_Setup+0x3c>)
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	6013      	str	r3, [r2, #0]
	RS485_DIR_PIN = dir_pin;
 80013f4:	4a09      	ldr	r2, [pc, #36]	@ (800141c <RS485_Setup+0x40>)
 80013f6:	887b      	ldrh	r3, [r7, #2]
 80013f8:	8013      	strh	r3, [r2, #0]

	RS485_SetReceiveMode();
 80013fa:	f7ff ffdf 	bl	80013bc <RS485_SetReceiveMode>

	// Start DMA
	HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 80013fe:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001402:	4907      	ldr	r1, [pc, #28]	@ (8001420 <RS485_Setup+0x44>)
 8001404:	4807      	ldr	r0, [pc, #28]	@ (8001424 <RS485_Setup+0x48>)
 8001406:	f006 fcd6 	bl	8007db6 <HAL_UARTEx_ReceiveToIdle_DMA>
}
 800140a:	bf00      	nop
 800140c:	3708      	adds	r7, #8
 800140e:	46bd      	mov	sp, r7
 8001410:	bd80      	pop	{r7, pc}
 8001412:	bf00      	nop
 8001414:	20000792 	.word	0x20000792
 8001418:	20000688 	.word	0x20000688
 800141c:	2000068c 	.word	0x2000068c
 8001420:	20000690 	.word	0x20000690
 8001424:	200002f0 	.word	0x200002f0

08001428 <RS485_Transmit>:

void RS485_Transmit(uint8_t *data, uint16_t len) {
 8001428:	b580      	push	{r7, lr}
 800142a:	b084      	sub	sp, #16
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
 8001430:	460b      	mov	r3, r1
 8001432:	807b      	strh	r3, [r7, #2]
    if (RS485_TxInProgress) {
 8001434:	4b22      	ldr	r3, [pc, #136]	@ (80014c0 <RS485_Transmit+0x98>)
 8001436:	781b      	ldrb	r3, [r3, #0]
 8001438:	b2db      	uxtb	r3, r3
 800143a:	2b00      	cmp	r3, #0
 800143c:	d13b      	bne.n	80014b6 <RS485_Transmit+0x8e>
    	// TODO: Implement queue of transmits
    	return;
    }

    if (huart2.gState != HAL_UART_STATE_READY || huart2.ErrorCode != HAL_UART_ERROR_NONE) {
 800143e:	4b21      	ldr	r3, [pc, #132]	@ (80014c4 <RS485_Transmit+0x9c>)
 8001440:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001444:	2b20      	cmp	r3, #32
 8001446:	d104      	bne.n	8001452 <RS485_Transmit+0x2a>
 8001448:	4b1e      	ldr	r3, [pc, #120]	@ (80014c4 <RS485_Transmit+0x9c>)
 800144a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800144e:	2b00      	cmp	r3, #0
 8001450:	d005      	beq.n	800145e <RS485_Transmit+0x36>
    	// Reset UART
		HAL_UART_Abort(&huart2);
 8001452:	481c      	ldr	r0, [pc, #112]	@ (80014c4 <RS485_Transmit+0x9c>)
 8001454:	f004 ffd4 	bl	8006400 <HAL_UART_Abort>
		HAL_UART_Init(&huart2);
 8001458:	481a      	ldr	r0, [pc, #104]	@ (80014c4 <RS485_Transmit+0x9c>)
 800145a:	f004 ff01 	bl	8006260 <HAL_UART_Init>
	}

    RS485_TxInProgress = true;
 800145e:	4b18      	ldr	r3, [pc, #96]	@ (80014c0 <RS485_Transmit+0x98>)
 8001460:	2201      	movs	r2, #1
 8001462:	701a      	strb	r2, [r3, #0]
	RS485_SetTransmitMode();
 8001464:	f7ff ff9a 	bl	800139c <RS485_SetTransmitMode>

	// Enable TC interrupt
	__HAL_UART_ENABLE_IT(&huart2, UART_IT_TC);
 8001468:	4b16      	ldr	r3, [pc, #88]	@ (80014c4 <RS485_Transmit+0x9c>)
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	681a      	ldr	r2, [r3, #0]
 800146e:	4b15      	ldr	r3, [pc, #84]	@ (80014c4 <RS485_Transmit+0x9c>)
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001476:	601a      	str	r2, [r3, #0]

	// Transmit and store the status of it
	HAL_StatusTypeDef transmitStatus = HAL_UART_Transmit_DMA(&huart2, data, len);
 8001478:	887b      	ldrh	r3, [r7, #2]
 800147a:	461a      	mov	r2, r3
 800147c:	6879      	ldr	r1, [r7, #4]
 800147e:	4811      	ldr	r0, [pc, #68]	@ (80014c4 <RS485_Transmit+0x9c>)
 8001480:	f004 ff3e 	bl	8006300 <HAL_UART_Transmit_DMA>
 8001484:	4603      	mov	r3, r0
 8001486:	73fb      	strb	r3, [r7, #15]
	if (transmitStatus != HAL_OK) {
 8001488:	7bfb      	ldrb	r3, [r7, #15]
 800148a:	2b00      	cmp	r3, #0
 800148c:	d014      	beq.n	80014b8 <RS485_Transmit+0x90>
		// UART TX DMA Error - switch back to receiving
		RS485_SetReceiveMode();
 800148e:	f7ff ff95 	bl	80013bc <RS485_SetReceiveMode>
		RS485_TxInProgress = false;
 8001492:	4b0b      	ldr	r3, [pc, #44]	@ (80014c0 <RS485_Transmit+0x98>)
 8001494:	2200      	movs	r2, #0
 8001496:	701a      	strb	r2, [r3, #0]
		__HAL_UART_DISABLE_IT(&huart2, UART_IT_TC);
 8001498:	4b0a      	ldr	r3, [pc, #40]	@ (80014c4 <RS485_Transmit+0x9c>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	681a      	ldr	r2, [r3, #0]
 800149e:	4b09      	ldr	r3, [pc, #36]	@ (80014c4 <RS485_Transmit+0x9c>)
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80014a6:	601a      	str	r2, [r3, #0]
		HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 80014a8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80014ac:	4906      	ldr	r1, [pc, #24]	@ (80014c8 <RS485_Transmit+0xa0>)
 80014ae:	4805      	ldr	r0, [pc, #20]	@ (80014c4 <RS485_Transmit+0x9c>)
 80014b0:	f006 fc81 	bl	8007db6 <HAL_UARTEx_ReceiveToIdle_DMA>
 80014b4:	e000      	b.n	80014b8 <RS485_Transmit+0x90>
    	return;
 80014b6:	bf00      	nop
	}
}
 80014b8:	3710      	adds	r7, #16
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bd80      	pop	{r7, pc}
 80014be:	bf00      	nop
 80014c0:	20000792 	.word	0x20000792
 80014c4:	200002f0 	.word	0x200002f0
 80014c8:	20000690 	.word	0x20000690

080014cc <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t size) {
 80014cc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80014d0:	b085      	sub	sp, #20
 80014d2:	af00      	add	r7, sp, #0
 80014d4:	6078      	str	r0, [r7, #4]
 80014d6:	460b      	mov	r3, r1
 80014d8:	807b      	strh	r3, [r7, #2]
	if (huart->Instance == USART2) {
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	4a23      	ldr	r2, [pc, #140]	@ (800156c <HAL_UARTEx_RxEventCallback+0xa0>)
 80014e0:	4293      	cmp	r3, r2
 80014e2:	d13d      	bne.n	8001560 <HAL_UARTEx_RxEventCallback+0x94>
 80014e4:	466b      	mov	r3, sp
 80014e6:	461e      	mov	r6, r3
		RS485_ReceivedLength = size;
 80014e8:	4a21      	ldr	r2, [pc, #132]	@ (8001570 <HAL_UARTEx_RxEventCallback+0xa4>)
 80014ea:	887b      	ldrh	r3, [r7, #2]
 80014ec:	8013      	strh	r3, [r2, #0]
			RS485_DMA_BUFFER[RS485_ReceivedLength] = '\0';
			usb_serial_println((char*)RS485_DMA_BUFFER);
		}*/

		// Copy the received data into a new buffer for safe processing
		uint8_t frame[size];
 80014ee:	8879      	ldrh	r1, [r7, #2]
 80014f0:	460b      	mov	r3, r1
 80014f2:	3b01      	subs	r3, #1
 80014f4:	60fb      	str	r3, [r7, #12]
 80014f6:	b28b      	uxth	r3, r1
 80014f8:	2200      	movs	r2, #0
 80014fa:	4698      	mov	r8, r3
 80014fc:	4691      	mov	r9, r2
 80014fe:	f04f 0200 	mov.w	r2, #0
 8001502:	f04f 0300 	mov.w	r3, #0
 8001506:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800150a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800150e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001512:	b28b      	uxth	r3, r1
 8001514:	2200      	movs	r2, #0
 8001516:	461c      	mov	r4, r3
 8001518:	4615      	mov	r5, r2
 800151a:	f04f 0200 	mov.w	r2, #0
 800151e:	f04f 0300 	mov.w	r3, #0
 8001522:	00eb      	lsls	r3, r5, #3
 8001524:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001528:	00e2      	lsls	r2, r4, #3
 800152a:	460b      	mov	r3, r1
 800152c:	3307      	adds	r3, #7
 800152e:	08db      	lsrs	r3, r3, #3
 8001530:	00db      	lsls	r3, r3, #3
 8001532:	ebad 0d03 	sub.w	sp, sp, r3
 8001536:	466b      	mov	r3, sp
 8001538:	3300      	adds	r3, #0
 800153a:	60bb      	str	r3, [r7, #8]
		memcpy(frame, RS485_DMA_BUFFER, size);
 800153c:	887b      	ldrh	r3, [r7, #2]
 800153e:	461a      	mov	r2, r3
 8001540:	490c      	ldr	r1, [pc, #48]	@ (8001574 <HAL_UARTEx_RxEventCallback+0xa8>)
 8001542:	68b8      	ldr	r0, [r7, #8]
 8001544:	f00c ff56 	bl	800e3f4 <memcpy>

		// Handle the frame with modbus
		modbus_handle_frame(frame, size);
 8001548:	887b      	ldrh	r3, [r7, #2]
 800154a:	4619      	mov	r1, r3
 800154c:	68b8      	ldr	r0, [r7, #8]
 800154e:	f7ff fce7 	bl	8000f20 <modbus_handle_frame>

		// Ready for next reception
		HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8001552:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001556:	4907      	ldr	r1, [pc, #28]	@ (8001574 <HAL_UARTEx_RxEventCallback+0xa8>)
 8001558:	4807      	ldr	r0, [pc, #28]	@ (8001578 <HAL_UARTEx_RxEventCallback+0xac>)
 800155a:	f006 fc2c 	bl	8007db6 <HAL_UARTEx_ReceiveToIdle_DMA>
 800155e:	46b5      	mov	sp, r6
	}
}
 8001560:	bf00      	nop
 8001562:	3714      	adds	r7, #20
 8001564:	46bd      	mov	sp, r7
 8001566:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800156a:	bf00      	nop
 800156c:	40004400 	.word	0x40004400
 8001570:	20000790 	.word	0x20000790
 8001574:	20000690 	.word	0x20000690
 8001578:	200002f0 	.word	0x200002f0

0800157c <HAL_UART_TxCpltCallback>:


void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 800157c:	b480      	push	{r7}
 800157e:	b083      	sub	sp, #12
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
    		// Restart DMA receive
    		HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
    	}*/
    	// DMA Completion (data transferred to UART TDR) does nothing here
    //}
}
 8001584:	bf00      	nop
 8001586:	370c      	adds	r7, #12
 8001588:	46bd      	mov	sp, r7
 800158a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158e:	4770      	bx	lr

08001590 <RS485_TCCallback>:

void RS485_TCCallback(void)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	af00      	add	r7, sp, #0
	// Transmission fully complete, switch to receive mode
	RS485_SetReceiveMode();
 8001594:	f7ff ff12 	bl	80013bc <RS485_SetReceiveMode>
	RS485_TxInProgress = false;
 8001598:	4b05      	ldr	r3, [pc, #20]	@ (80015b0 <RS485_TCCallback+0x20>)
 800159a:	2200      	movs	r2, #0
 800159c:	701a      	strb	r2, [r3, #0]

	// Restart DMA receive
	HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 800159e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80015a2:	4904      	ldr	r1, [pc, #16]	@ (80015b4 <RS485_TCCallback+0x24>)
 80015a4:	4804      	ldr	r0, [pc, #16]	@ (80015b8 <RS485_TCCallback+0x28>)
 80015a6:	f006 fc06 	bl	8007db6 <HAL_UARTEx_ReceiveToIdle_DMA>
        RS485_TCCallback();
    }

    // REMEMBER TO INCLUDE RS485.h: #include "rs485/rs485.h"
    */
}
 80015aa:	bf00      	nop
 80015ac:	bd80      	pop	{r7, pc}
 80015ae:	bf00      	nop
 80015b0:	20000792 	.word	0x20000792
 80015b4:	20000690 	.word	0x20000690
 80015b8:	200002f0 	.word	0x200002f0

080015bc <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 80015bc:	b580      	push	{r7, lr}
 80015be:	b082      	sub	sp, #8
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 80015c4:	f000 fd60 	bl	8002088 <HAL_GetTick>
 80015c8:	4603      	mov	r3, r0
 80015ca:	4a04      	ldr	r2, [pc, #16]	@ (80015dc <SPI_Timer_On+0x20>)
 80015cc:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 80015ce:	4a04      	ldr	r2, [pc, #16]	@ (80015e0 <SPI_Timer_On+0x24>)
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	6013      	str	r3, [r2, #0]
}
 80015d4:	bf00      	nop
 80015d6:	3708      	adds	r7, #8
 80015d8:	46bd      	mov	sp, r7
 80015da:	bd80      	pop	{r7, pc}
 80015dc:	20000794 	.word	0x20000794
 80015e0:	20000798 	.word	0x20000798

080015e4 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 80015e4:	b580      	push	{r7, lr}
 80015e6:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 80015e8:	f000 fd4e 	bl	8002088 <HAL_GetTick>
 80015ec:	4602      	mov	r2, r0
 80015ee:	4b06      	ldr	r3, [pc, #24]	@ (8001608 <SPI_Timer_Status+0x24>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	1ad2      	subs	r2, r2, r3
 80015f4:	4b05      	ldr	r3, [pc, #20]	@ (800160c <SPI_Timer_Status+0x28>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	429a      	cmp	r2, r3
 80015fa:	bf34      	ite	cc
 80015fc:	2301      	movcc	r3, #1
 80015fe:	2300      	movcs	r3, #0
 8001600:	b2db      	uxtb	r3, r3
}
 8001602:	4618      	mov	r0, r3
 8001604:	bd80      	pop	{r7, pc}
 8001606:	bf00      	nop
 8001608:	20000794 	.word	0x20000794
 800160c:	20000798 	.word	0x20000798

08001610 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b086      	sub	sp, #24
 8001614:	af02      	add	r7, sp, #8
 8001616:	4603      	mov	r3, r0
 8001618:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 800161a:	f107 020f 	add.w	r2, r7, #15
 800161e:	1df9      	adds	r1, r7, #7
 8001620:	2332      	movs	r3, #50	@ 0x32
 8001622:	9300      	str	r3, [sp, #0]
 8001624:	2301      	movs	r3, #1
 8001626:	4804      	ldr	r0, [pc, #16]	@ (8001638 <xchg_spi+0x28>)
 8001628:	f004 fa97 	bl	8005b5a <HAL_SPI_TransmitReceive>
    return rxDat;
 800162c:	7bfb      	ldrb	r3, [r7, #15]
}
 800162e:	4618      	mov	r0, r3
 8001630:	3710      	adds	r7, #16
 8001632:	46bd      	mov	sp, r7
 8001634:	bd80      	pop	{r7, pc}
 8001636:	bf00      	nop
 8001638:	2000028c 	.word	0x2000028c

0800163c <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 800163c:	b590      	push	{r4, r7, lr}
 800163e:	b085      	sub	sp, #20
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
 8001644:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 8001646:	2300      	movs	r3, #0
 8001648:	60fb      	str	r3, [r7, #12]
 800164a:	e00a      	b.n	8001662 <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 800164c:	687a      	ldr	r2, [r7, #4]
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	18d4      	adds	r4, r2, r3
 8001652:	20ff      	movs	r0, #255	@ 0xff
 8001654:	f7ff ffdc 	bl	8001610 <xchg_spi>
 8001658:	4603      	mov	r3, r0
 800165a:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	3301      	adds	r3, #1
 8001660:	60fb      	str	r3, [r7, #12]
 8001662:	68fa      	ldr	r2, [r7, #12]
 8001664:	683b      	ldr	r3, [r7, #0]
 8001666:	429a      	cmp	r2, r3
 8001668:	d3f0      	bcc.n	800164c <rcvr_spi_multi+0x10>
	}
}
 800166a:	bf00      	nop
 800166c:	bf00      	nop
 800166e:	3714      	adds	r7, #20
 8001670:	46bd      	mov	sp, r7
 8001672:	bd90      	pop	{r4, r7, pc}

08001674 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b082      	sub	sp, #8
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
 800167c:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 800167e:	683b      	ldr	r3, [r7, #0]
 8001680:	b29a      	uxth	r2, r3
 8001682:	f04f 33ff 	mov.w	r3, #4294967295
 8001686:	6879      	ldr	r1, [r7, #4]
 8001688:	4803      	ldr	r0, [pc, #12]	@ (8001698 <xmit_spi_multi+0x24>)
 800168a:	f004 f8f0 	bl	800586e <HAL_SPI_Transmit>
}
 800168e:	bf00      	nop
 8001690:	3708      	adds	r7, #8
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}
 8001696:	bf00      	nop
 8001698:	2000028c 	.word	0x2000028c

0800169c <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b086      	sub	sp, #24
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 80016a4:	f000 fcf0 	bl	8002088 <HAL_GetTick>
 80016a8:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 80016ae:	20ff      	movs	r0, #255	@ 0xff
 80016b0:	f7ff ffae 	bl	8001610 <xchg_spi>
 80016b4:	4603      	mov	r3, r0
 80016b6:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 80016b8:	7bfb      	ldrb	r3, [r7, #15]
 80016ba:	2bff      	cmp	r3, #255	@ 0xff
 80016bc:	d007      	beq.n	80016ce <wait_ready+0x32>
 80016be:	f000 fce3 	bl	8002088 <HAL_GetTick>
 80016c2:	4602      	mov	r2, r0
 80016c4:	697b      	ldr	r3, [r7, #20]
 80016c6:	1ad3      	subs	r3, r2, r3
 80016c8:	693a      	ldr	r2, [r7, #16]
 80016ca:	429a      	cmp	r2, r3
 80016cc:	d8ef      	bhi.n	80016ae <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 80016ce:	7bfb      	ldrb	r3, [r7, #15]
 80016d0:	2bff      	cmp	r3, #255	@ 0xff
 80016d2:	bf0c      	ite	eq
 80016d4:	2301      	moveq	r3, #1
 80016d6:	2300      	movne	r3, #0
 80016d8:	b2db      	uxtb	r3, r3
}
 80016da:	4618      	mov	r0, r3
 80016dc:	3718      	adds	r7, #24
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}
	...

080016e4 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 80016e8:	2201      	movs	r2, #1
 80016ea:	2110      	movs	r1, #16
 80016ec:	4803      	ldr	r0, [pc, #12]	@ (80016fc <despiselect+0x18>)
 80016ee:	f001 fac9 	bl	8002c84 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 80016f2:	20ff      	movs	r0, #255	@ 0xff
 80016f4:	f7ff ff8c 	bl	8001610 <xchg_spi>

}
 80016f8:	bf00      	nop
 80016fa:	bd80      	pop	{r7, pc}
 80016fc:	48000800 	.word	0x48000800

08001700 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8001700:	b580      	push	{r7, lr}
 8001702:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 8001704:	2200      	movs	r2, #0
 8001706:	2110      	movs	r1, #16
 8001708:	4809      	ldr	r0, [pc, #36]	@ (8001730 <spiselect+0x30>)
 800170a:	f001 fabb 	bl	8002c84 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 800170e:	20ff      	movs	r0, #255	@ 0xff
 8001710:	f7ff ff7e 	bl	8001610 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8001714:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001718:	f7ff ffc0 	bl	800169c <wait_ready>
 800171c:	4603      	mov	r3, r0
 800171e:	2b00      	cmp	r3, #0
 8001720:	d001      	beq.n	8001726 <spiselect+0x26>
 8001722:	2301      	movs	r3, #1
 8001724:	e002      	b.n	800172c <spiselect+0x2c>

	despiselect();
 8001726:	f7ff ffdd 	bl	80016e4 <despiselect>
	return 0;	/* Timeout */
 800172a:	2300      	movs	r3, #0
}
 800172c:	4618      	mov	r0, r3
 800172e:	bd80      	pop	{r7, pc}
 8001730:	48000800 	.word	0x48000800

08001734 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b084      	sub	sp, #16
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
 800173c:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 800173e:	20c8      	movs	r0, #200	@ 0xc8
 8001740:	f7ff ff3c 	bl	80015bc <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8001744:	20ff      	movs	r0, #255	@ 0xff
 8001746:	f7ff ff63 	bl	8001610 <xchg_spi>
 800174a:	4603      	mov	r3, r0
 800174c:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 800174e:	7bfb      	ldrb	r3, [r7, #15]
 8001750:	2bff      	cmp	r3, #255	@ 0xff
 8001752:	d104      	bne.n	800175e <rcvr_datablock+0x2a>
 8001754:	f7ff ff46 	bl	80015e4 <SPI_Timer_Status>
 8001758:	4603      	mov	r3, r0
 800175a:	2b00      	cmp	r3, #0
 800175c:	d1f2      	bne.n	8001744 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 800175e:	7bfb      	ldrb	r3, [r7, #15]
 8001760:	2bfe      	cmp	r3, #254	@ 0xfe
 8001762:	d001      	beq.n	8001768 <rcvr_datablock+0x34>
 8001764:	2300      	movs	r3, #0
 8001766:	e00a      	b.n	800177e <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 8001768:	6839      	ldr	r1, [r7, #0]
 800176a:	6878      	ldr	r0, [r7, #4]
 800176c:	f7ff ff66 	bl	800163c <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 8001770:	20ff      	movs	r0, #255	@ 0xff
 8001772:	f7ff ff4d 	bl	8001610 <xchg_spi>
 8001776:	20ff      	movs	r0, #255	@ 0xff
 8001778:	f7ff ff4a 	bl	8001610 <xchg_spi>

	return 1;						/* Function succeeded */
 800177c:	2301      	movs	r3, #1
}
 800177e:	4618      	mov	r0, r3
 8001780:	3710      	adds	r7, #16
 8001782:	46bd      	mov	sp, r7
 8001784:	bd80      	pop	{r7, pc}

08001786 <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 8001786:	b580      	push	{r7, lr}
 8001788:	b084      	sub	sp, #16
 800178a:	af00      	add	r7, sp, #0
 800178c:	6078      	str	r0, [r7, #4]
 800178e:	460b      	mov	r3, r1
 8001790:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 8001792:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001796:	f7ff ff81 	bl	800169c <wait_ready>
 800179a:	4603      	mov	r3, r0
 800179c:	2b00      	cmp	r3, #0
 800179e:	d101      	bne.n	80017a4 <xmit_datablock+0x1e>
 80017a0:	2300      	movs	r3, #0
 80017a2:	e01e      	b.n	80017e2 <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 80017a4:	78fb      	ldrb	r3, [r7, #3]
 80017a6:	4618      	mov	r0, r3
 80017a8:	f7ff ff32 	bl	8001610 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 80017ac:	78fb      	ldrb	r3, [r7, #3]
 80017ae:	2bfd      	cmp	r3, #253	@ 0xfd
 80017b0:	d016      	beq.n	80017e0 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 80017b2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80017b6:	6878      	ldr	r0, [r7, #4]
 80017b8:	f7ff ff5c 	bl	8001674 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 80017bc:	20ff      	movs	r0, #255	@ 0xff
 80017be:	f7ff ff27 	bl	8001610 <xchg_spi>
 80017c2:	20ff      	movs	r0, #255	@ 0xff
 80017c4:	f7ff ff24 	bl	8001610 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 80017c8:	20ff      	movs	r0, #255	@ 0xff
 80017ca:	f7ff ff21 	bl	8001610 <xchg_spi>
 80017ce:	4603      	mov	r3, r0
 80017d0:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 80017d2:	7bfb      	ldrb	r3, [r7, #15]
 80017d4:	f003 031f 	and.w	r3, r3, #31
 80017d8:	2b05      	cmp	r3, #5
 80017da:	d001      	beq.n	80017e0 <xmit_datablock+0x5a>
 80017dc:	2300      	movs	r3, #0
 80017de:	e000      	b.n	80017e2 <xmit_datablock+0x5c>
	}
	return 1;
 80017e0:	2301      	movs	r3, #1
}
 80017e2:	4618      	mov	r0, r3
 80017e4:	3710      	adds	r7, #16
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}

080017ea <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 80017ea:	b580      	push	{r7, lr}
 80017ec:	b084      	sub	sp, #16
 80017ee:	af00      	add	r7, sp, #0
 80017f0:	4603      	mov	r3, r0
 80017f2:	6039      	str	r1, [r7, #0]
 80017f4:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 80017f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	da0e      	bge.n	800181c <send_cmd+0x32>
		cmd &= 0x7F;
 80017fe:	79fb      	ldrb	r3, [r7, #7]
 8001800:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001804:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 8001806:	2100      	movs	r1, #0
 8001808:	2037      	movs	r0, #55	@ 0x37
 800180a:	f7ff ffee 	bl	80017ea <send_cmd>
 800180e:	4603      	mov	r3, r0
 8001810:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 8001812:	7bbb      	ldrb	r3, [r7, #14]
 8001814:	2b01      	cmp	r3, #1
 8001816:	d901      	bls.n	800181c <send_cmd+0x32>
 8001818:	7bbb      	ldrb	r3, [r7, #14]
 800181a:	e051      	b.n	80018c0 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 800181c:	79fb      	ldrb	r3, [r7, #7]
 800181e:	2b0c      	cmp	r3, #12
 8001820:	d008      	beq.n	8001834 <send_cmd+0x4a>
		despiselect();
 8001822:	f7ff ff5f 	bl	80016e4 <despiselect>
		if (!spiselect()) return 0xFF;
 8001826:	f7ff ff6b 	bl	8001700 <spiselect>
 800182a:	4603      	mov	r3, r0
 800182c:	2b00      	cmp	r3, #0
 800182e:	d101      	bne.n	8001834 <send_cmd+0x4a>
 8001830:	23ff      	movs	r3, #255	@ 0xff
 8001832:	e045      	b.n	80018c0 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 8001834:	79fb      	ldrb	r3, [r7, #7]
 8001836:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800183a:	b2db      	uxtb	r3, r3
 800183c:	4618      	mov	r0, r3
 800183e:	f7ff fee7 	bl	8001610 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 8001842:	683b      	ldr	r3, [r7, #0]
 8001844:	0e1b      	lsrs	r3, r3, #24
 8001846:	b2db      	uxtb	r3, r3
 8001848:	4618      	mov	r0, r3
 800184a:	f7ff fee1 	bl	8001610 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 800184e:	683b      	ldr	r3, [r7, #0]
 8001850:	0c1b      	lsrs	r3, r3, #16
 8001852:	b2db      	uxtb	r3, r3
 8001854:	4618      	mov	r0, r3
 8001856:	f7ff fedb 	bl	8001610 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 800185a:	683b      	ldr	r3, [r7, #0]
 800185c:	0a1b      	lsrs	r3, r3, #8
 800185e:	b2db      	uxtb	r3, r3
 8001860:	4618      	mov	r0, r3
 8001862:	f7ff fed5 	bl	8001610 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	b2db      	uxtb	r3, r3
 800186a:	4618      	mov	r0, r3
 800186c:	f7ff fed0 	bl	8001610 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 8001870:	2301      	movs	r3, #1
 8001872:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8001874:	79fb      	ldrb	r3, [r7, #7]
 8001876:	2b00      	cmp	r3, #0
 8001878:	d101      	bne.n	800187e <send_cmd+0x94>
 800187a:	2395      	movs	r3, #149	@ 0x95
 800187c:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 800187e:	79fb      	ldrb	r3, [r7, #7]
 8001880:	2b08      	cmp	r3, #8
 8001882:	d101      	bne.n	8001888 <send_cmd+0x9e>
 8001884:	2387      	movs	r3, #135	@ 0x87
 8001886:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 8001888:	7bfb      	ldrb	r3, [r7, #15]
 800188a:	4618      	mov	r0, r3
 800188c:	f7ff fec0 	bl	8001610 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8001890:	79fb      	ldrb	r3, [r7, #7]
 8001892:	2b0c      	cmp	r3, #12
 8001894:	d102      	bne.n	800189c <send_cmd+0xb2>
 8001896:	20ff      	movs	r0, #255	@ 0xff
 8001898:	f7ff feba 	bl	8001610 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 800189c:	230a      	movs	r3, #10
 800189e:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 80018a0:	20ff      	movs	r0, #255	@ 0xff
 80018a2:	f7ff feb5 	bl	8001610 <xchg_spi>
 80018a6:	4603      	mov	r3, r0
 80018a8:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 80018aa:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	da05      	bge.n	80018be <send_cmd+0xd4>
 80018b2:	7bfb      	ldrb	r3, [r7, #15]
 80018b4:	3b01      	subs	r3, #1
 80018b6:	73fb      	strb	r3, [r7, #15]
 80018b8:	7bfb      	ldrb	r3, [r7, #15]
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d1f0      	bne.n	80018a0 <send_cmd+0xb6>

	return res;							/* Return received response */
 80018be:	7bbb      	ldrb	r3, [r7, #14]
}
 80018c0:	4618      	mov	r0, r3
 80018c2:	3710      	adds	r7, #16
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd80      	pop	{r7, pc}

080018c8 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 80018c8:	b590      	push	{r4, r7, lr}
 80018ca:	b085      	sub	sp, #20
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	4603      	mov	r3, r0
 80018d0:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 80018d2:	79fb      	ldrb	r3, [r7, #7]
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d001      	beq.n	80018dc <USER_SPI_initialize+0x14>
 80018d8:	2301      	movs	r3, #1
 80018da:	e0d4      	b.n	8001a86 <USER_SPI_initialize+0x1be>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 80018dc:	4b6c      	ldr	r3, [pc, #432]	@ (8001a90 <USER_SPI_initialize+0x1c8>)
 80018de:	781b      	ldrb	r3, [r3, #0]
 80018e0:	b2db      	uxtb	r3, r3
 80018e2:	f003 0302 	and.w	r3, r3, #2
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d003      	beq.n	80018f2 <USER_SPI_initialize+0x2a>
 80018ea:	4b69      	ldr	r3, [pc, #420]	@ (8001a90 <USER_SPI_initialize+0x1c8>)
 80018ec:	781b      	ldrb	r3, [r3, #0]
 80018ee:	b2db      	uxtb	r3, r3
 80018f0:	e0c9      	b.n	8001a86 <USER_SPI_initialize+0x1be>

	FCLK_SLOW();
 80018f2:	4b68      	ldr	r3, [pc, #416]	@ (8001a94 <USER_SPI_initialize+0x1cc>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	681a      	ldr	r2, [r3, #0]
 80018f8:	4b66      	ldr	r3, [pc, #408]	@ (8001a94 <USER_SPI_initialize+0x1cc>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f042 0238 	orr.w	r2, r2, #56	@ 0x38
 8001900:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 8001902:	230a      	movs	r3, #10
 8001904:	73fb      	strb	r3, [r7, #15]
 8001906:	e005      	b.n	8001914 <USER_SPI_initialize+0x4c>
 8001908:	20ff      	movs	r0, #255	@ 0xff
 800190a:	f7ff fe81 	bl	8001610 <xchg_spi>
 800190e:	7bfb      	ldrb	r3, [r7, #15]
 8001910:	3b01      	subs	r3, #1
 8001912:	73fb      	strb	r3, [r7, #15]
 8001914:	7bfb      	ldrb	r3, [r7, #15]
 8001916:	2b00      	cmp	r3, #0
 8001918:	d1f6      	bne.n	8001908 <USER_SPI_initialize+0x40>

	ty = 0;
 800191a:	2300      	movs	r3, #0
 800191c:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 800191e:	2100      	movs	r1, #0
 8001920:	2000      	movs	r0, #0
 8001922:	f7ff ff62 	bl	80017ea <send_cmd>
 8001926:	4603      	mov	r3, r0
 8001928:	2b01      	cmp	r3, #1
 800192a:	f040 808b 	bne.w	8001a44 <USER_SPI_initialize+0x17c>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 800192e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001932:	f7ff fe43 	bl	80015bc <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 8001936:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 800193a:	2008      	movs	r0, #8
 800193c:	f7ff ff55 	bl	80017ea <send_cmd>
 8001940:	4603      	mov	r3, r0
 8001942:	2b01      	cmp	r3, #1
 8001944:	d151      	bne.n	80019ea <USER_SPI_initialize+0x122>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 8001946:	2300      	movs	r3, #0
 8001948:	73fb      	strb	r3, [r7, #15]
 800194a:	e00d      	b.n	8001968 <USER_SPI_initialize+0xa0>
 800194c:	7bfc      	ldrb	r4, [r7, #15]
 800194e:	20ff      	movs	r0, #255	@ 0xff
 8001950:	f7ff fe5e 	bl	8001610 <xchg_spi>
 8001954:	4603      	mov	r3, r0
 8001956:	461a      	mov	r2, r3
 8001958:	f104 0310 	add.w	r3, r4, #16
 800195c:	443b      	add	r3, r7
 800195e:	f803 2c08 	strb.w	r2, [r3, #-8]
 8001962:	7bfb      	ldrb	r3, [r7, #15]
 8001964:	3301      	adds	r3, #1
 8001966:	73fb      	strb	r3, [r7, #15]
 8001968:	7bfb      	ldrb	r3, [r7, #15]
 800196a:	2b03      	cmp	r3, #3
 800196c:	d9ee      	bls.n	800194c <USER_SPI_initialize+0x84>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 800196e:	7abb      	ldrb	r3, [r7, #10]
 8001970:	2b01      	cmp	r3, #1
 8001972:	d167      	bne.n	8001a44 <USER_SPI_initialize+0x17c>
 8001974:	7afb      	ldrb	r3, [r7, #11]
 8001976:	2baa      	cmp	r3, #170	@ 0xaa
 8001978:	d164      	bne.n	8001a44 <USER_SPI_initialize+0x17c>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 800197a:	bf00      	nop
 800197c:	f7ff fe32 	bl	80015e4 <SPI_Timer_Status>
 8001980:	4603      	mov	r3, r0
 8001982:	2b00      	cmp	r3, #0
 8001984:	d007      	beq.n	8001996 <USER_SPI_initialize+0xce>
 8001986:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800198a:	20a9      	movs	r0, #169	@ 0xa9
 800198c:	f7ff ff2d 	bl	80017ea <send_cmd>
 8001990:	4603      	mov	r3, r0
 8001992:	2b00      	cmp	r3, #0
 8001994:	d1f2      	bne.n	800197c <USER_SPI_initialize+0xb4>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 8001996:	f7ff fe25 	bl	80015e4 <SPI_Timer_Status>
 800199a:	4603      	mov	r3, r0
 800199c:	2b00      	cmp	r3, #0
 800199e:	d051      	beq.n	8001a44 <USER_SPI_initialize+0x17c>
 80019a0:	2100      	movs	r1, #0
 80019a2:	203a      	movs	r0, #58	@ 0x3a
 80019a4:	f7ff ff21 	bl	80017ea <send_cmd>
 80019a8:	4603      	mov	r3, r0
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d14a      	bne.n	8001a44 <USER_SPI_initialize+0x17c>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 80019ae:	2300      	movs	r3, #0
 80019b0:	73fb      	strb	r3, [r7, #15]
 80019b2:	e00d      	b.n	80019d0 <USER_SPI_initialize+0x108>
 80019b4:	7bfc      	ldrb	r4, [r7, #15]
 80019b6:	20ff      	movs	r0, #255	@ 0xff
 80019b8:	f7ff fe2a 	bl	8001610 <xchg_spi>
 80019bc:	4603      	mov	r3, r0
 80019be:	461a      	mov	r2, r3
 80019c0:	f104 0310 	add.w	r3, r4, #16
 80019c4:	443b      	add	r3, r7
 80019c6:	f803 2c08 	strb.w	r2, [r3, #-8]
 80019ca:	7bfb      	ldrb	r3, [r7, #15]
 80019cc:	3301      	adds	r3, #1
 80019ce:	73fb      	strb	r3, [r7, #15]
 80019d0:	7bfb      	ldrb	r3, [r7, #15]
 80019d2:	2b03      	cmp	r3, #3
 80019d4:	d9ee      	bls.n	80019b4 <USER_SPI_initialize+0xec>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 80019d6:	7a3b      	ldrb	r3, [r7, #8]
 80019d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d001      	beq.n	80019e4 <USER_SPI_initialize+0x11c>
 80019e0:	230c      	movs	r3, #12
 80019e2:	e000      	b.n	80019e6 <USER_SPI_initialize+0x11e>
 80019e4:	2304      	movs	r3, #4
 80019e6:	737b      	strb	r3, [r7, #13]
 80019e8:	e02c      	b.n	8001a44 <USER_SPI_initialize+0x17c>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 80019ea:	2100      	movs	r1, #0
 80019ec:	20a9      	movs	r0, #169	@ 0xa9
 80019ee:	f7ff fefc 	bl	80017ea <send_cmd>
 80019f2:	4603      	mov	r3, r0
 80019f4:	2b01      	cmp	r3, #1
 80019f6:	d804      	bhi.n	8001a02 <USER_SPI_initialize+0x13a>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 80019f8:	2302      	movs	r3, #2
 80019fa:	737b      	strb	r3, [r7, #13]
 80019fc:	23a9      	movs	r3, #169	@ 0xa9
 80019fe:	73bb      	strb	r3, [r7, #14]
 8001a00:	e003      	b.n	8001a0a <USER_SPI_initialize+0x142>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 8001a02:	2301      	movs	r3, #1
 8001a04:	737b      	strb	r3, [r7, #13]
 8001a06:	2301      	movs	r3, #1
 8001a08:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 8001a0a:	bf00      	nop
 8001a0c:	f7ff fdea 	bl	80015e4 <SPI_Timer_Status>
 8001a10:	4603      	mov	r3, r0
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d007      	beq.n	8001a26 <USER_SPI_initialize+0x15e>
 8001a16:	7bbb      	ldrb	r3, [r7, #14]
 8001a18:	2100      	movs	r1, #0
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	f7ff fee5 	bl	80017ea <send_cmd>
 8001a20:	4603      	mov	r3, r0
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d1f2      	bne.n	8001a0c <USER_SPI_initialize+0x144>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 8001a26:	f7ff fddd 	bl	80015e4 <SPI_Timer_Status>
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d007      	beq.n	8001a40 <USER_SPI_initialize+0x178>
 8001a30:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001a34:	2010      	movs	r0, #16
 8001a36:	f7ff fed8 	bl	80017ea <send_cmd>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d001      	beq.n	8001a44 <USER_SPI_initialize+0x17c>
				ty = 0;
 8001a40:	2300      	movs	r3, #0
 8001a42:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 8001a44:	4a14      	ldr	r2, [pc, #80]	@ (8001a98 <USER_SPI_initialize+0x1d0>)
 8001a46:	7b7b      	ldrb	r3, [r7, #13]
 8001a48:	7013      	strb	r3, [r2, #0]
	despiselect();
 8001a4a:	f7ff fe4b 	bl	80016e4 <despiselect>

	if (ty) {			/* OK */
 8001a4e:	7b7b      	ldrb	r3, [r7, #13]
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d012      	beq.n	8001a7a <USER_SPI_initialize+0x1b2>
		FCLK_FAST();			/* Set fast clock */
 8001a54:	4b0f      	ldr	r3, [pc, #60]	@ (8001a94 <USER_SPI_initialize+0x1cc>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 8001a5e:	4b0d      	ldr	r3, [pc, #52]	@ (8001a94 <USER_SPI_initialize+0x1cc>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	f042 0210 	orr.w	r2, r2, #16
 8001a66:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8001a68:	4b09      	ldr	r3, [pc, #36]	@ (8001a90 <USER_SPI_initialize+0x1c8>)
 8001a6a:	781b      	ldrb	r3, [r3, #0]
 8001a6c:	b2db      	uxtb	r3, r3
 8001a6e:	f023 0301 	bic.w	r3, r3, #1
 8001a72:	b2da      	uxtb	r2, r3
 8001a74:	4b06      	ldr	r3, [pc, #24]	@ (8001a90 <USER_SPI_initialize+0x1c8>)
 8001a76:	701a      	strb	r2, [r3, #0]
 8001a78:	e002      	b.n	8001a80 <USER_SPI_initialize+0x1b8>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 8001a7a:	4b05      	ldr	r3, [pc, #20]	@ (8001a90 <USER_SPI_initialize+0x1c8>)
 8001a7c:	2201      	movs	r2, #1
 8001a7e:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 8001a80:	4b03      	ldr	r3, [pc, #12]	@ (8001a90 <USER_SPI_initialize+0x1c8>)
 8001a82:	781b      	ldrb	r3, [r3, #0]
 8001a84:	b2db      	uxtb	r3, r3
}
 8001a86:	4618      	mov	r0, r3
 8001a88:	3714      	adds	r7, #20
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd90      	pop	{r4, r7, pc}
 8001a8e:	bf00      	nop
 8001a90:	20000004 	.word	0x20000004
 8001a94:	2000028c 	.word	0x2000028c
 8001a98:	20000793 	.word	0x20000793

08001a9c <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	b083      	sub	sp, #12
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 8001aa6:	79fb      	ldrb	r3, [r7, #7]
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d001      	beq.n	8001ab0 <USER_SPI_status+0x14>
 8001aac:	2301      	movs	r3, #1
 8001aae:	e002      	b.n	8001ab6 <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 8001ab0:	4b04      	ldr	r3, [pc, #16]	@ (8001ac4 <USER_SPI_status+0x28>)
 8001ab2:	781b      	ldrb	r3, [r3, #0]
 8001ab4:	b2db      	uxtb	r3, r3
}
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	370c      	adds	r7, #12
 8001aba:	46bd      	mov	sp, r7
 8001abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac0:	4770      	bx	lr
 8001ac2:	bf00      	nop
 8001ac4:	20000004 	.word	0x20000004

08001ac8 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b084      	sub	sp, #16
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	60b9      	str	r1, [r7, #8]
 8001ad0:	607a      	str	r2, [r7, #4]
 8001ad2:	603b      	str	r3, [r7, #0]
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8001ad8:	7bfb      	ldrb	r3, [r7, #15]
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d102      	bne.n	8001ae4 <USER_SPI_read+0x1c>
 8001ade:	683b      	ldr	r3, [r7, #0]
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d101      	bne.n	8001ae8 <USER_SPI_read+0x20>
 8001ae4:	2304      	movs	r3, #4
 8001ae6:	e04d      	b.n	8001b84 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8001ae8:	4b28      	ldr	r3, [pc, #160]	@ (8001b8c <USER_SPI_read+0xc4>)
 8001aea:	781b      	ldrb	r3, [r3, #0]
 8001aec:	b2db      	uxtb	r3, r3
 8001aee:	f003 0301 	and.w	r3, r3, #1
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d001      	beq.n	8001afa <USER_SPI_read+0x32>
 8001af6:	2303      	movs	r3, #3
 8001af8:	e044      	b.n	8001b84 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 8001afa:	4b25      	ldr	r3, [pc, #148]	@ (8001b90 <USER_SPI_read+0xc8>)
 8001afc:	781b      	ldrb	r3, [r3, #0]
 8001afe:	f003 0308 	and.w	r3, r3, #8
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d102      	bne.n	8001b0c <USER_SPI_read+0x44>
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	025b      	lsls	r3, r3, #9
 8001b0a:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 8001b0c:	683b      	ldr	r3, [r7, #0]
 8001b0e:	2b01      	cmp	r3, #1
 8001b10:	d111      	bne.n	8001b36 <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 8001b12:	6879      	ldr	r1, [r7, #4]
 8001b14:	2011      	movs	r0, #17
 8001b16:	f7ff fe68 	bl	80017ea <send_cmd>
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d129      	bne.n	8001b74 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 8001b20:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001b24:	68b8      	ldr	r0, [r7, #8]
 8001b26:	f7ff fe05 	bl	8001734 <rcvr_datablock>
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d021      	beq.n	8001b74 <USER_SPI_read+0xac>
			count = 0;
 8001b30:	2300      	movs	r3, #0
 8001b32:	603b      	str	r3, [r7, #0]
 8001b34:	e01e      	b.n	8001b74 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 8001b36:	6879      	ldr	r1, [r7, #4]
 8001b38:	2012      	movs	r0, #18
 8001b3a:	f7ff fe56 	bl	80017ea <send_cmd>
 8001b3e:	4603      	mov	r3, r0
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d117      	bne.n	8001b74 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 8001b44:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001b48:	68b8      	ldr	r0, [r7, #8]
 8001b4a:	f7ff fdf3 	bl	8001734 <rcvr_datablock>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d00a      	beq.n	8001b6a <USER_SPI_read+0xa2>
				buff += 512;
 8001b54:	68bb      	ldr	r3, [r7, #8]
 8001b56:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001b5a:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8001b5c:	683b      	ldr	r3, [r7, #0]
 8001b5e:	3b01      	subs	r3, #1
 8001b60:	603b      	str	r3, [r7, #0]
 8001b62:	683b      	ldr	r3, [r7, #0]
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d1ed      	bne.n	8001b44 <USER_SPI_read+0x7c>
 8001b68:	e000      	b.n	8001b6c <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 8001b6a:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 8001b6c:	2100      	movs	r1, #0
 8001b6e:	200c      	movs	r0, #12
 8001b70:	f7ff fe3b 	bl	80017ea <send_cmd>
		}
	}
	despiselect();
 8001b74:	f7ff fdb6 	bl	80016e4 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	bf14      	ite	ne
 8001b7e:	2301      	movne	r3, #1
 8001b80:	2300      	moveq	r3, #0
 8001b82:	b2db      	uxtb	r3, r3
}
 8001b84:	4618      	mov	r0, r3
 8001b86:	3710      	adds	r7, #16
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	bd80      	pop	{r7, pc}
 8001b8c:	20000004 	.word	0x20000004
 8001b90:	20000793 	.word	0x20000793

08001b94 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b084      	sub	sp, #16
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	60b9      	str	r1, [r7, #8]
 8001b9c:	607a      	str	r2, [r7, #4]
 8001b9e:	603b      	str	r3, [r7, #0]
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8001ba4:	7bfb      	ldrb	r3, [r7, #15]
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d102      	bne.n	8001bb0 <USER_SPI_write+0x1c>
 8001baa:	683b      	ldr	r3, [r7, #0]
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d101      	bne.n	8001bb4 <USER_SPI_write+0x20>
 8001bb0:	2304      	movs	r3, #4
 8001bb2:	e063      	b.n	8001c7c <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 8001bb4:	4b33      	ldr	r3, [pc, #204]	@ (8001c84 <USER_SPI_write+0xf0>)
 8001bb6:	781b      	ldrb	r3, [r3, #0]
 8001bb8:	b2db      	uxtb	r3, r3
 8001bba:	f003 0301 	and.w	r3, r3, #1
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d001      	beq.n	8001bc6 <USER_SPI_write+0x32>
 8001bc2:	2303      	movs	r3, #3
 8001bc4:	e05a      	b.n	8001c7c <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 8001bc6:	4b2f      	ldr	r3, [pc, #188]	@ (8001c84 <USER_SPI_write+0xf0>)
 8001bc8:	781b      	ldrb	r3, [r3, #0]
 8001bca:	b2db      	uxtb	r3, r3
 8001bcc:	f003 0304 	and.w	r3, r3, #4
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d001      	beq.n	8001bd8 <USER_SPI_write+0x44>
 8001bd4:	2302      	movs	r3, #2
 8001bd6:	e051      	b.n	8001c7c <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 8001bd8:	4b2b      	ldr	r3, [pc, #172]	@ (8001c88 <USER_SPI_write+0xf4>)
 8001bda:	781b      	ldrb	r3, [r3, #0]
 8001bdc:	f003 0308 	and.w	r3, r3, #8
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d102      	bne.n	8001bea <USER_SPI_write+0x56>
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	025b      	lsls	r3, r3, #9
 8001be8:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	2b01      	cmp	r3, #1
 8001bee:	d110      	bne.n	8001c12 <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8001bf0:	6879      	ldr	r1, [r7, #4]
 8001bf2:	2018      	movs	r0, #24
 8001bf4:	f7ff fdf9 	bl	80017ea <send_cmd>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d136      	bne.n	8001c6c <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 8001bfe:	21fe      	movs	r1, #254	@ 0xfe
 8001c00:	68b8      	ldr	r0, [r7, #8]
 8001c02:	f7ff fdc0 	bl	8001786 <xmit_datablock>
 8001c06:	4603      	mov	r3, r0
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d02f      	beq.n	8001c6c <USER_SPI_write+0xd8>
			count = 0;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	603b      	str	r3, [r7, #0]
 8001c10:	e02c      	b.n	8001c6c <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 8001c12:	4b1d      	ldr	r3, [pc, #116]	@ (8001c88 <USER_SPI_write+0xf4>)
 8001c14:	781b      	ldrb	r3, [r3, #0]
 8001c16:	f003 0306 	and.w	r3, r3, #6
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d003      	beq.n	8001c26 <USER_SPI_write+0x92>
 8001c1e:	6839      	ldr	r1, [r7, #0]
 8001c20:	2097      	movs	r0, #151	@ 0x97
 8001c22:	f7ff fde2 	bl	80017ea <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 8001c26:	6879      	ldr	r1, [r7, #4]
 8001c28:	2019      	movs	r0, #25
 8001c2a:	f7ff fdde 	bl	80017ea <send_cmd>
 8001c2e:	4603      	mov	r3, r0
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d11b      	bne.n	8001c6c <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 8001c34:	21fc      	movs	r1, #252	@ 0xfc
 8001c36:	68b8      	ldr	r0, [r7, #8]
 8001c38:	f7ff fda5 	bl	8001786 <xmit_datablock>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d00a      	beq.n	8001c58 <USER_SPI_write+0xc4>
				buff += 512;
 8001c42:	68bb      	ldr	r3, [r7, #8]
 8001c44:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001c48:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8001c4a:	683b      	ldr	r3, [r7, #0]
 8001c4c:	3b01      	subs	r3, #1
 8001c4e:	603b      	str	r3, [r7, #0]
 8001c50:	683b      	ldr	r3, [r7, #0]
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d1ee      	bne.n	8001c34 <USER_SPI_write+0xa0>
 8001c56:	e000      	b.n	8001c5a <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 8001c58:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 8001c5a:	21fd      	movs	r1, #253	@ 0xfd
 8001c5c:	2000      	movs	r0, #0
 8001c5e:	f7ff fd92 	bl	8001786 <xmit_datablock>
 8001c62:	4603      	mov	r3, r0
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d101      	bne.n	8001c6c <USER_SPI_write+0xd8>
 8001c68:	2301      	movs	r3, #1
 8001c6a:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 8001c6c:	f7ff fd3a 	bl	80016e4 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	bf14      	ite	ne
 8001c76:	2301      	movne	r3, #1
 8001c78:	2300      	moveq	r3, #0
 8001c7a:	b2db      	uxtb	r3, r3
}
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	3710      	adds	r7, #16
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bd80      	pop	{r7, pc}
 8001c84:	20000004 	.word	0x20000004
 8001c88:	20000793 	.word	0x20000793

08001c8c <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b08c      	sub	sp, #48	@ 0x30
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	4603      	mov	r3, r0
 8001c94:	603a      	str	r2, [r7, #0]
 8001c96:	71fb      	strb	r3, [r7, #7]
 8001c98:	460b      	mov	r3, r1
 8001c9a:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8001c9c:	79fb      	ldrb	r3, [r7, #7]
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d001      	beq.n	8001ca6 <USER_SPI_ioctl+0x1a>
 8001ca2:	2304      	movs	r3, #4
 8001ca4:	e15a      	b.n	8001f5c <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8001ca6:	4baf      	ldr	r3, [pc, #700]	@ (8001f64 <USER_SPI_ioctl+0x2d8>)
 8001ca8:	781b      	ldrb	r3, [r3, #0]
 8001caa:	b2db      	uxtb	r3, r3
 8001cac:	f003 0301 	and.w	r3, r3, #1
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d001      	beq.n	8001cb8 <USER_SPI_ioctl+0x2c>
 8001cb4:	2303      	movs	r3, #3
 8001cb6:	e151      	b.n	8001f5c <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 8001cb8:	2301      	movs	r3, #1
 8001cba:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	switch (cmd) {
 8001cbe:	79bb      	ldrb	r3, [r7, #6]
 8001cc0:	2b04      	cmp	r3, #4
 8001cc2:	f200 8136 	bhi.w	8001f32 <USER_SPI_ioctl+0x2a6>
 8001cc6:	a201      	add	r2, pc, #4	@ (adr r2, 8001ccc <USER_SPI_ioctl+0x40>)
 8001cc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ccc:	08001ce1 	.word	0x08001ce1
 8001cd0:	08001cf5 	.word	0x08001cf5
 8001cd4:	08001f33 	.word	0x08001f33
 8001cd8:	08001da1 	.word	0x08001da1
 8001cdc:	08001e97 	.word	0x08001e97
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 8001ce0:	f7ff fd0e 	bl	8001700 <spiselect>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	f000 8127 	beq.w	8001f3a <USER_SPI_ioctl+0x2ae>
 8001cec:	2300      	movs	r3, #0
 8001cee:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 8001cf2:	e122      	b.n	8001f3a <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 8001cf4:	2100      	movs	r1, #0
 8001cf6:	2009      	movs	r0, #9
 8001cf8:	f7ff fd77 	bl	80017ea <send_cmd>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	f040 811d 	bne.w	8001f3e <USER_SPI_ioctl+0x2b2>
 8001d04:	f107 030c 	add.w	r3, r7, #12
 8001d08:	2110      	movs	r1, #16
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	f7ff fd12 	bl	8001734 <rcvr_datablock>
 8001d10:	4603      	mov	r3, r0
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	f000 8113 	beq.w	8001f3e <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 8001d18:	7b3b      	ldrb	r3, [r7, #12]
 8001d1a:	099b      	lsrs	r3, r3, #6
 8001d1c:	b2db      	uxtb	r3, r3
 8001d1e:	2b01      	cmp	r3, #1
 8001d20:	d111      	bne.n	8001d46 <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 8001d22:	7d7b      	ldrb	r3, [r7, #21]
 8001d24:	461a      	mov	r2, r3
 8001d26:	7d3b      	ldrb	r3, [r7, #20]
 8001d28:	021b      	lsls	r3, r3, #8
 8001d2a:	4413      	add	r3, r2
 8001d2c:	461a      	mov	r2, r3
 8001d2e:	7cfb      	ldrb	r3, [r7, #19]
 8001d30:	041b      	lsls	r3, r3, #16
 8001d32:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
 8001d36:	4413      	add	r3, r2
 8001d38:	3301      	adds	r3, #1
 8001d3a:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 8001d3c:	69fb      	ldr	r3, [r7, #28]
 8001d3e:	029a      	lsls	r2, r3, #10
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	601a      	str	r2, [r3, #0]
 8001d44:	e028      	b.n	8001d98 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8001d46:	7c7b      	ldrb	r3, [r7, #17]
 8001d48:	f003 030f 	and.w	r3, r3, #15
 8001d4c:	b2da      	uxtb	r2, r3
 8001d4e:	7dbb      	ldrb	r3, [r7, #22]
 8001d50:	09db      	lsrs	r3, r3, #7
 8001d52:	b2db      	uxtb	r3, r3
 8001d54:	4413      	add	r3, r2
 8001d56:	b2da      	uxtb	r2, r3
 8001d58:	7d7b      	ldrb	r3, [r7, #21]
 8001d5a:	005b      	lsls	r3, r3, #1
 8001d5c:	b2db      	uxtb	r3, r3
 8001d5e:	f003 0306 	and.w	r3, r3, #6
 8001d62:	b2db      	uxtb	r3, r3
 8001d64:	4413      	add	r3, r2
 8001d66:	b2db      	uxtb	r3, r3
 8001d68:	3302      	adds	r3, #2
 8001d6a:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 8001d6e:	7d3b      	ldrb	r3, [r7, #20]
 8001d70:	099b      	lsrs	r3, r3, #6
 8001d72:	b2db      	uxtb	r3, r3
 8001d74:	461a      	mov	r2, r3
 8001d76:	7cfb      	ldrb	r3, [r7, #19]
 8001d78:	009b      	lsls	r3, r3, #2
 8001d7a:	441a      	add	r2, r3
 8001d7c:	7cbb      	ldrb	r3, [r7, #18]
 8001d7e:	029b      	lsls	r3, r3, #10
 8001d80:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001d84:	4413      	add	r3, r2
 8001d86:	3301      	adds	r3, #1
 8001d88:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 8001d8a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001d8e:	3b09      	subs	r3, #9
 8001d90:	69fa      	ldr	r2, [r7, #28]
 8001d92:	409a      	lsls	r2, r3
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 8001d9e:	e0ce      	b.n	8001f3e <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 8001da0:	4b71      	ldr	r3, [pc, #452]	@ (8001f68 <USER_SPI_ioctl+0x2dc>)
 8001da2:	781b      	ldrb	r3, [r3, #0]
 8001da4:	f003 0304 	and.w	r3, r3, #4
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d031      	beq.n	8001e10 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 8001dac:	2100      	movs	r1, #0
 8001dae:	208d      	movs	r0, #141	@ 0x8d
 8001db0:	f7ff fd1b 	bl	80017ea <send_cmd>
 8001db4:	4603      	mov	r3, r0
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	f040 80c3 	bne.w	8001f42 <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 8001dbc:	20ff      	movs	r0, #255	@ 0xff
 8001dbe:	f7ff fc27 	bl	8001610 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 8001dc2:	f107 030c 	add.w	r3, r7, #12
 8001dc6:	2110      	movs	r1, #16
 8001dc8:	4618      	mov	r0, r3
 8001dca:	f7ff fcb3 	bl	8001734 <rcvr_datablock>
 8001dce:	4603      	mov	r3, r0
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	f000 80b6 	beq.w	8001f42 <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 8001dd6:	2330      	movs	r3, #48	@ 0x30
 8001dd8:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8001ddc:	e007      	b.n	8001dee <USER_SPI_ioctl+0x162>
 8001dde:	20ff      	movs	r0, #255	@ 0xff
 8001de0:	f7ff fc16 	bl	8001610 <xchg_spi>
 8001de4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001de8:	3b01      	subs	r3, #1
 8001dea:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8001dee:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d1f3      	bne.n	8001dde <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 8001df6:	7dbb      	ldrb	r3, [r7, #22]
 8001df8:	091b      	lsrs	r3, r3, #4
 8001dfa:	b2db      	uxtb	r3, r3
 8001dfc:	461a      	mov	r2, r3
 8001dfe:	2310      	movs	r3, #16
 8001e00:	fa03 f202 	lsl.w	r2, r3, r2
 8001e04:	683b      	ldr	r3, [r7, #0]
 8001e06:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 8001e0e:	e098      	b.n	8001f42 <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 8001e10:	2100      	movs	r1, #0
 8001e12:	2009      	movs	r0, #9
 8001e14:	f7ff fce9 	bl	80017ea <send_cmd>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	f040 8091 	bne.w	8001f42 <USER_SPI_ioctl+0x2b6>
 8001e20:	f107 030c 	add.w	r3, r7, #12
 8001e24:	2110      	movs	r1, #16
 8001e26:	4618      	mov	r0, r3
 8001e28:	f7ff fc84 	bl	8001734 <rcvr_datablock>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	f000 8087 	beq.w	8001f42 <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 8001e34:	4b4c      	ldr	r3, [pc, #304]	@ (8001f68 <USER_SPI_ioctl+0x2dc>)
 8001e36:	781b      	ldrb	r3, [r3, #0]
 8001e38:	f003 0302 	and.w	r3, r3, #2
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d012      	beq.n	8001e66 <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8001e40:	7dbb      	ldrb	r3, [r7, #22]
 8001e42:	005b      	lsls	r3, r3, #1
 8001e44:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8001e48:	7dfa      	ldrb	r2, [r7, #23]
 8001e4a:	09d2      	lsrs	r2, r2, #7
 8001e4c:	b2d2      	uxtb	r2, r2
 8001e4e:	4413      	add	r3, r2
 8001e50:	1c5a      	adds	r2, r3, #1
 8001e52:	7e7b      	ldrb	r3, [r7, #25]
 8001e54:	099b      	lsrs	r3, r3, #6
 8001e56:	b2db      	uxtb	r3, r3
 8001e58:	3b01      	subs	r3, #1
 8001e5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e5e:	461a      	mov	r2, r3
 8001e60:	683b      	ldr	r3, [r7, #0]
 8001e62:	601a      	str	r2, [r3, #0]
 8001e64:	e013      	b.n	8001e8e <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 8001e66:	7dbb      	ldrb	r3, [r7, #22]
 8001e68:	109b      	asrs	r3, r3, #2
 8001e6a:	b29b      	uxth	r3, r3
 8001e6c:	f003 031f 	and.w	r3, r3, #31
 8001e70:	3301      	adds	r3, #1
 8001e72:	7dfa      	ldrb	r2, [r7, #23]
 8001e74:	00d2      	lsls	r2, r2, #3
 8001e76:	f002 0218 	and.w	r2, r2, #24
 8001e7a:	7df9      	ldrb	r1, [r7, #23]
 8001e7c:	0949      	lsrs	r1, r1, #5
 8001e7e:	b2c9      	uxtb	r1, r1
 8001e80:	440a      	add	r2, r1
 8001e82:	3201      	adds	r2, #1
 8001e84:	fb02 f303 	mul.w	r3, r2, r3
 8001e88:	461a      	mov	r2, r3
 8001e8a:	683b      	ldr	r3, [r7, #0]
 8001e8c:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 8001e94:	e055      	b.n	8001f42 <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8001e96:	4b34      	ldr	r3, [pc, #208]	@ (8001f68 <USER_SPI_ioctl+0x2dc>)
 8001e98:	781b      	ldrb	r3, [r3, #0]
 8001e9a:	f003 0306 	and.w	r3, r3, #6
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d051      	beq.n	8001f46 <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8001ea2:	f107 020c 	add.w	r2, r7, #12
 8001ea6:	79fb      	ldrb	r3, [r7, #7]
 8001ea8:	210b      	movs	r1, #11
 8001eaa:	4618      	mov	r0, r3
 8001eac:	f7ff feee 	bl	8001c8c <USER_SPI_ioctl>
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d149      	bne.n	8001f4a <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8001eb6:	7b3b      	ldrb	r3, [r7, #12]
 8001eb8:	099b      	lsrs	r3, r3, #6
 8001eba:	b2db      	uxtb	r3, r3
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d104      	bne.n	8001eca <USER_SPI_ioctl+0x23e>
 8001ec0:	7dbb      	ldrb	r3, [r7, #22]
 8001ec2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d041      	beq.n	8001f4e <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	623b      	str	r3, [r7, #32]
 8001ece:	6a3b      	ldr	r3, [r7, #32]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001ed4:	6a3b      	ldr	r3, [r7, #32]
 8001ed6:	685b      	ldr	r3, [r3, #4]
 8001ed8:	627b      	str	r3, [r7, #36]	@ 0x24
		if (!(CardType & CT_BLOCK)) {
 8001eda:	4b23      	ldr	r3, [pc, #140]	@ (8001f68 <USER_SPI_ioctl+0x2dc>)
 8001edc:	781b      	ldrb	r3, [r3, #0]
 8001ede:	f003 0308 	and.w	r3, r3, #8
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d105      	bne.n	8001ef2 <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 8001ee6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ee8:	025b      	lsls	r3, r3, #9
 8001eea:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001eec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001eee:	025b      	lsls	r3, r3, #9
 8001ef0:	627b      	str	r3, [r7, #36]	@ 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 8001ef2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001ef4:	2020      	movs	r0, #32
 8001ef6:	f7ff fc78 	bl	80017ea <send_cmd>
 8001efa:	4603      	mov	r3, r0
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d128      	bne.n	8001f52 <USER_SPI_ioctl+0x2c6>
 8001f00:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001f02:	2021      	movs	r0, #33	@ 0x21
 8001f04:	f7ff fc71 	bl	80017ea <send_cmd>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d121      	bne.n	8001f52 <USER_SPI_ioctl+0x2c6>
 8001f0e:	2100      	movs	r1, #0
 8001f10:	2026      	movs	r0, #38	@ 0x26
 8001f12:	f7ff fc6a 	bl	80017ea <send_cmd>
 8001f16:	4603      	mov	r3, r0
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d11a      	bne.n	8001f52 <USER_SPI_ioctl+0x2c6>
 8001f1c:	f247 5030 	movw	r0, #30000	@ 0x7530
 8001f20:	f7ff fbbc 	bl	800169c <wait_ready>
 8001f24:	4603      	mov	r3, r0
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d013      	beq.n	8001f52 <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 8001f30:	e00f      	b.n	8001f52 <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 8001f32:	2304      	movs	r3, #4
 8001f34:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8001f38:	e00c      	b.n	8001f54 <USER_SPI_ioctl+0x2c8>
		break;
 8001f3a:	bf00      	nop
 8001f3c:	e00a      	b.n	8001f54 <USER_SPI_ioctl+0x2c8>
		break;
 8001f3e:	bf00      	nop
 8001f40:	e008      	b.n	8001f54 <USER_SPI_ioctl+0x2c8>
		break;
 8001f42:	bf00      	nop
 8001f44:	e006      	b.n	8001f54 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8001f46:	bf00      	nop
 8001f48:	e004      	b.n	8001f54 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8001f4a:	bf00      	nop
 8001f4c:	e002      	b.n	8001f54 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8001f4e:	bf00      	nop
 8001f50:	e000      	b.n	8001f54 <USER_SPI_ioctl+0x2c8>
		break;
 8001f52:	bf00      	nop
	}

	despiselect();
 8001f54:	f7ff fbc6 	bl	80016e4 <despiselect>

	return res;
 8001f58:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	3730      	adds	r7, #48	@ 0x30
 8001f60:	46bd      	mov	sp, r7
 8001f62:	bd80      	pop	{r7, pc}
 8001f64:	20000004 	.word	0x20000004
 8001f68:	20000793 	.word	0x20000793

08001f6c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001f6c:	480d      	ldr	r0, [pc, #52]	@ (8001fa4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001f6e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001f70:	f7fe ff9c 	bl	8000eac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001f74:	480c      	ldr	r0, [pc, #48]	@ (8001fa8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001f76:	490d      	ldr	r1, [pc, #52]	@ (8001fac <LoopForever+0xa>)
  ldr r2, =_sidata
 8001f78:	4a0d      	ldr	r2, [pc, #52]	@ (8001fb0 <LoopForever+0xe>)
  movs r3, #0
 8001f7a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001f7c:	e002      	b.n	8001f84 <LoopCopyDataInit>

08001f7e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f7e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f80:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f82:	3304      	adds	r3, #4

08001f84 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f84:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f86:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f88:	d3f9      	bcc.n	8001f7e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f8a:	4a0a      	ldr	r2, [pc, #40]	@ (8001fb4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001f8c:	4c0a      	ldr	r4, [pc, #40]	@ (8001fb8 <LoopForever+0x16>)
  movs r3, #0
 8001f8e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f90:	e001      	b.n	8001f96 <LoopFillZerobss>

08001f92 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f92:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f94:	3204      	adds	r2, #4

08001f96 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f96:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f98:	d3fb      	bcc.n	8001f92 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001f9a:	f00c fa05 	bl	800e3a8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001f9e:	f7fe fb87 	bl	80006b0 <main>

08001fa2 <LoopForever>:

LoopForever:
    b LoopForever
 8001fa2:	e7fe      	b.n	8001fa2 <LoopForever>
  ldr   r0, =_estack
 8001fa4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001fa8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001fac:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8001fb0:	0800ef00 	.word	0x0800ef00
  ldr r2, =_sbss
 8001fb4:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 8001fb8:	200022f0 	.word	0x200022f0

08001fbc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001fbc:	e7fe      	b.n	8001fbc <ADC1_2_IRQHandler>

08001fbe <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fbe:	b580      	push	{r7, lr}
 8001fc0:	b082      	sub	sp, #8
 8001fc2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fc8:	2003      	movs	r0, #3
 8001fca:	f000 f95b 	bl	8002284 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001fce:	200f      	movs	r0, #15
 8001fd0:	f000 f80e 	bl	8001ff0 <HAL_InitTick>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d002      	beq.n	8001fe0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001fda:	2301      	movs	r3, #1
 8001fdc:	71fb      	strb	r3, [r7, #7]
 8001fde:	e001      	b.n	8001fe4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001fe0:	f7fe fd80 	bl	8000ae4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001fe4:	79fb      	ldrb	r3, [r7, #7]

}
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	3708      	adds	r7, #8
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bd80      	pop	{r7, pc}
	...

08001ff0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b084      	sub	sp, #16
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001ffc:	4b16      	ldr	r3, [pc, #88]	@ (8002058 <HAL_InitTick+0x68>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	2b00      	cmp	r3, #0
 8002002:	d022      	beq.n	800204a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002004:	4b15      	ldr	r3, [pc, #84]	@ (800205c <HAL_InitTick+0x6c>)
 8002006:	681a      	ldr	r2, [r3, #0]
 8002008:	4b13      	ldr	r3, [pc, #76]	@ (8002058 <HAL_InitTick+0x68>)
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002010:	fbb1 f3f3 	udiv	r3, r1, r3
 8002014:	fbb2 f3f3 	udiv	r3, r2, r3
 8002018:	4618      	mov	r0, r3
 800201a:	f000 f966 	bl	80022ea <HAL_SYSTICK_Config>
 800201e:	4603      	mov	r3, r0
 8002020:	2b00      	cmp	r3, #0
 8002022:	d10f      	bne.n	8002044 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	2b0f      	cmp	r3, #15
 8002028:	d809      	bhi.n	800203e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800202a:	2200      	movs	r2, #0
 800202c:	6879      	ldr	r1, [r7, #4]
 800202e:	f04f 30ff 	mov.w	r0, #4294967295
 8002032:	f000 f932 	bl	800229a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002036:	4a0a      	ldr	r2, [pc, #40]	@ (8002060 <HAL_InitTick+0x70>)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	6013      	str	r3, [r2, #0]
 800203c:	e007      	b.n	800204e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800203e:	2301      	movs	r3, #1
 8002040:	73fb      	strb	r3, [r7, #15]
 8002042:	e004      	b.n	800204e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002044:	2301      	movs	r3, #1
 8002046:	73fb      	strb	r3, [r7, #15]
 8002048:	e001      	b.n	800204e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800204a:	2301      	movs	r3, #1
 800204c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800204e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002050:	4618      	mov	r0, r3
 8002052:	3710      	adds	r7, #16
 8002054:	46bd      	mov	sp, r7
 8002056:	bd80      	pop	{r7, pc}
 8002058:	2000000c 	.word	0x2000000c
 800205c:	20000000 	.word	0x20000000
 8002060:	20000008 	.word	0x20000008

08002064 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002064:	b480      	push	{r7}
 8002066:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002068:	4b05      	ldr	r3, [pc, #20]	@ (8002080 <HAL_IncTick+0x1c>)
 800206a:	681a      	ldr	r2, [r3, #0]
 800206c:	4b05      	ldr	r3, [pc, #20]	@ (8002084 <HAL_IncTick+0x20>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	4413      	add	r3, r2
 8002072:	4a03      	ldr	r2, [pc, #12]	@ (8002080 <HAL_IncTick+0x1c>)
 8002074:	6013      	str	r3, [r2, #0]
}
 8002076:	bf00      	nop
 8002078:	46bd      	mov	sp, r7
 800207a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207e:	4770      	bx	lr
 8002080:	2000079c 	.word	0x2000079c
 8002084:	2000000c 	.word	0x2000000c

08002088 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002088:	b480      	push	{r7}
 800208a:	af00      	add	r7, sp, #0
  return uwTick;
 800208c:	4b03      	ldr	r3, [pc, #12]	@ (800209c <HAL_GetTick+0x14>)
 800208e:	681b      	ldr	r3, [r3, #0]
}
 8002090:	4618      	mov	r0, r3
 8002092:	46bd      	mov	sp, r7
 8002094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002098:	4770      	bx	lr
 800209a:	bf00      	nop
 800209c:	2000079c 	.word	0x2000079c

080020a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b084      	sub	sp, #16
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80020a8:	f7ff ffee 	bl	8002088 <HAL_GetTick>
 80020ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020b8:	d004      	beq.n	80020c4 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80020ba:	4b09      	ldr	r3, [pc, #36]	@ (80020e0 <HAL_Delay+0x40>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	68fa      	ldr	r2, [r7, #12]
 80020c0:	4413      	add	r3, r2
 80020c2:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80020c4:	bf00      	nop
 80020c6:	f7ff ffdf 	bl	8002088 <HAL_GetTick>
 80020ca:	4602      	mov	r2, r0
 80020cc:	68bb      	ldr	r3, [r7, #8]
 80020ce:	1ad3      	subs	r3, r2, r3
 80020d0:	68fa      	ldr	r2, [r7, #12]
 80020d2:	429a      	cmp	r2, r3
 80020d4:	d8f7      	bhi.n	80020c6 <HAL_Delay+0x26>
  {
  }
}
 80020d6:	bf00      	nop
 80020d8:	bf00      	nop
 80020da:	3710      	adds	r7, #16
 80020dc:	46bd      	mov	sp, r7
 80020de:	bd80      	pop	{r7, pc}
 80020e0:	2000000c 	.word	0x2000000c

080020e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020e4:	b480      	push	{r7}
 80020e6:	b085      	sub	sp, #20
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	f003 0307 	and.w	r3, r3, #7
 80020f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80020f4:	4b0c      	ldr	r3, [pc, #48]	@ (8002128 <__NVIC_SetPriorityGrouping+0x44>)
 80020f6:	68db      	ldr	r3, [r3, #12]
 80020f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020fa:	68ba      	ldr	r2, [r7, #8]
 80020fc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002100:	4013      	ands	r3, r2
 8002102:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002108:	68bb      	ldr	r3, [r7, #8]
 800210a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800210c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002110:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002114:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002116:	4a04      	ldr	r2, [pc, #16]	@ (8002128 <__NVIC_SetPriorityGrouping+0x44>)
 8002118:	68bb      	ldr	r3, [r7, #8]
 800211a:	60d3      	str	r3, [r2, #12]
}
 800211c:	bf00      	nop
 800211e:	3714      	adds	r7, #20
 8002120:	46bd      	mov	sp, r7
 8002122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002126:	4770      	bx	lr
 8002128:	e000ed00 	.word	0xe000ed00

0800212c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800212c:	b480      	push	{r7}
 800212e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002130:	4b04      	ldr	r3, [pc, #16]	@ (8002144 <__NVIC_GetPriorityGrouping+0x18>)
 8002132:	68db      	ldr	r3, [r3, #12]
 8002134:	0a1b      	lsrs	r3, r3, #8
 8002136:	f003 0307 	and.w	r3, r3, #7
}
 800213a:	4618      	mov	r0, r3
 800213c:	46bd      	mov	sp, r7
 800213e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002142:	4770      	bx	lr
 8002144:	e000ed00 	.word	0xe000ed00

08002148 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002148:	b480      	push	{r7}
 800214a:	b083      	sub	sp, #12
 800214c:	af00      	add	r7, sp, #0
 800214e:	4603      	mov	r3, r0
 8002150:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002152:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002156:	2b00      	cmp	r3, #0
 8002158:	db0b      	blt.n	8002172 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800215a:	79fb      	ldrb	r3, [r7, #7]
 800215c:	f003 021f 	and.w	r2, r3, #31
 8002160:	4907      	ldr	r1, [pc, #28]	@ (8002180 <__NVIC_EnableIRQ+0x38>)
 8002162:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002166:	095b      	lsrs	r3, r3, #5
 8002168:	2001      	movs	r0, #1
 800216a:	fa00 f202 	lsl.w	r2, r0, r2
 800216e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002172:	bf00      	nop
 8002174:	370c      	adds	r7, #12
 8002176:	46bd      	mov	sp, r7
 8002178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217c:	4770      	bx	lr
 800217e:	bf00      	nop
 8002180:	e000e100 	.word	0xe000e100

08002184 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002184:	b480      	push	{r7}
 8002186:	b083      	sub	sp, #12
 8002188:	af00      	add	r7, sp, #0
 800218a:	4603      	mov	r3, r0
 800218c:	6039      	str	r1, [r7, #0]
 800218e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002190:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002194:	2b00      	cmp	r3, #0
 8002196:	db0a      	blt.n	80021ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	b2da      	uxtb	r2, r3
 800219c:	490c      	ldr	r1, [pc, #48]	@ (80021d0 <__NVIC_SetPriority+0x4c>)
 800219e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021a2:	0112      	lsls	r2, r2, #4
 80021a4:	b2d2      	uxtb	r2, r2
 80021a6:	440b      	add	r3, r1
 80021a8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80021ac:	e00a      	b.n	80021c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021ae:	683b      	ldr	r3, [r7, #0]
 80021b0:	b2da      	uxtb	r2, r3
 80021b2:	4908      	ldr	r1, [pc, #32]	@ (80021d4 <__NVIC_SetPriority+0x50>)
 80021b4:	79fb      	ldrb	r3, [r7, #7]
 80021b6:	f003 030f 	and.w	r3, r3, #15
 80021ba:	3b04      	subs	r3, #4
 80021bc:	0112      	lsls	r2, r2, #4
 80021be:	b2d2      	uxtb	r2, r2
 80021c0:	440b      	add	r3, r1
 80021c2:	761a      	strb	r2, [r3, #24]
}
 80021c4:	bf00      	nop
 80021c6:	370c      	adds	r7, #12
 80021c8:	46bd      	mov	sp, r7
 80021ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ce:	4770      	bx	lr
 80021d0:	e000e100 	.word	0xe000e100
 80021d4:	e000ed00 	.word	0xe000ed00

080021d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021d8:	b480      	push	{r7}
 80021da:	b089      	sub	sp, #36	@ 0x24
 80021dc:	af00      	add	r7, sp, #0
 80021de:	60f8      	str	r0, [r7, #12]
 80021e0:	60b9      	str	r1, [r7, #8]
 80021e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	f003 0307 	and.w	r3, r3, #7
 80021ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021ec:	69fb      	ldr	r3, [r7, #28]
 80021ee:	f1c3 0307 	rsb	r3, r3, #7
 80021f2:	2b04      	cmp	r3, #4
 80021f4:	bf28      	it	cs
 80021f6:	2304      	movcs	r3, #4
 80021f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021fa:	69fb      	ldr	r3, [r7, #28]
 80021fc:	3304      	adds	r3, #4
 80021fe:	2b06      	cmp	r3, #6
 8002200:	d902      	bls.n	8002208 <NVIC_EncodePriority+0x30>
 8002202:	69fb      	ldr	r3, [r7, #28]
 8002204:	3b03      	subs	r3, #3
 8002206:	e000      	b.n	800220a <NVIC_EncodePriority+0x32>
 8002208:	2300      	movs	r3, #0
 800220a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800220c:	f04f 32ff 	mov.w	r2, #4294967295
 8002210:	69bb      	ldr	r3, [r7, #24]
 8002212:	fa02 f303 	lsl.w	r3, r2, r3
 8002216:	43da      	mvns	r2, r3
 8002218:	68bb      	ldr	r3, [r7, #8]
 800221a:	401a      	ands	r2, r3
 800221c:	697b      	ldr	r3, [r7, #20]
 800221e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002220:	f04f 31ff 	mov.w	r1, #4294967295
 8002224:	697b      	ldr	r3, [r7, #20]
 8002226:	fa01 f303 	lsl.w	r3, r1, r3
 800222a:	43d9      	mvns	r1, r3
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002230:	4313      	orrs	r3, r2
         );
}
 8002232:	4618      	mov	r0, r3
 8002234:	3724      	adds	r7, #36	@ 0x24
 8002236:	46bd      	mov	sp, r7
 8002238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223c:	4770      	bx	lr
	...

08002240 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b082      	sub	sp, #8
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	3b01      	subs	r3, #1
 800224c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002250:	d301      	bcc.n	8002256 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002252:	2301      	movs	r3, #1
 8002254:	e00f      	b.n	8002276 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002256:	4a0a      	ldr	r2, [pc, #40]	@ (8002280 <SysTick_Config+0x40>)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	3b01      	subs	r3, #1
 800225c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800225e:	210f      	movs	r1, #15
 8002260:	f04f 30ff 	mov.w	r0, #4294967295
 8002264:	f7ff ff8e 	bl	8002184 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002268:	4b05      	ldr	r3, [pc, #20]	@ (8002280 <SysTick_Config+0x40>)
 800226a:	2200      	movs	r2, #0
 800226c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800226e:	4b04      	ldr	r3, [pc, #16]	@ (8002280 <SysTick_Config+0x40>)
 8002270:	2207      	movs	r2, #7
 8002272:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002274:	2300      	movs	r3, #0
}
 8002276:	4618      	mov	r0, r3
 8002278:	3708      	adds	r7, #8
 800227a:	46bd      	mov	sp, r7
 800227c:	bd80      	pop	{r7, pc}
 800227e:	bf00      	nop
 8002280:	e000e010 	.word	0xe000e010

08002284 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b082      	sub	sp, #8
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800228c:	6878      	ldr	r0, [r7, #4]
 800228e:	f7ff ff29 	bl	80020e4 <__NVIC_SetPriorityGrouping>
}
 8002292:	bf00      	nop
 8002294:	3708      	adds	r7, #8
 8002296:	46bd      	mov	sp, r7
 8002298:	bd80      	pop	{r7, pc}

0800229a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800229a:	b580      	push	{r7, lr}
 800229c:	b086      	sub	sp, #24
 800229e:	af00      	add	r7, sp, #0
 80022a0:	4603      	mov	r3, r0
 80022a2:	60b9      	str	r1, [r7, #8]
 80022a4:	607a      	str	r2, [r7, #4]
 80022a6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80022a8:	f7ff ff40 	bl	800212c <__NVIC_GetPriorityGrouping>
 80022ac:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80022ae:	687a      	ldr	r2, [r7, #4]
 80022b0:	68b9      	ldr	r1, [r7, #8]
 80022b2:	6978      	ldr	r0, [r7, #20]
 80022b4:	f7ff ff90 	bl	80021d8 <NVIC_EncodePriority>
 80022b8:	4602      	mov	r2, r0
 80022ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80022be:	4611      	mov	r1, r2
 80022c0:	4618      	mov	r0, r3
 80022c2:	f7ff ff5f 	bl	8002184 <__NVIC_SetPriority>
}
 80022c6:	bf00      	nop
 80022c8:	3718      	adds	r7, #24
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bd80      	pop	{r7, pc}

080022ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022ce:	b580      	push	{r7, lr}
 80022d0:	b082      	sub	sp, #8
 80022d2:	af00      	add	r7, sp, #0
 80022d4:	4603      	mov	r3, r0
 80022d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80022d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022dc:	4618      	mov	r0, r3
 80022de:	f7ff ff33 	bl	8002148 <__NVIC_EnableIRQ>
}
 80022e2:	bf00      	nop
 80022e4:	3708      	adds	r7, #8
 80022e6:	46bd      	mov	sp, r7
 80022e8:	bd80      	pop	{r7, pc}

080022ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80022ea:	b580      	push	{r7, lr}
 80022ec:	b082      	sub	sp, #8
 80022ee:	af00      	add	r7, sp, #0
 80022f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80022f2:	6878      	ldr	r0, [r7, #4]
 80022f4:	f7ff ffa4 	bl	8002240 <SysTick_Config>
 80022f8:	4603      	mov	r3, r0
}
 80022fa:	4618      	mov	r0, r3
 80022fc:	3708      	adds	r7, #8
 80022fe:	46bd      	mov	sp, r7
 8002300:	bd80      	pop	{r7, pc}
	...

08002304 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b084      	sub	sp, #16
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	2b00      	cmp	r3, #0
 8002310:	d101      	bne.n	8002316 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002312:	2301      	movs	r3, #1
 8002314:	e08d      	b.n	8002432 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	461a      	mov	r2, r3
 800231c:	4b47      	ldr	r3, [pc, #284]	@ (800243c <HAL_DMA_Init+0x138>)
 800231e:	429a      	cmp	r2, r3
 8002320:	d80f      	bhi.n	8002342 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	461a      	mov	r2, r3
 8002328:	4b45      	ldr	r3, [pc, #276]	@ (8002440 <HAL_DMA_Init+0x13c>)
 800232a:	4413      	add	r3, r2
 800232c:	4a45      	ldr	r2, [pc, #276]	@ (8002444 <HAL_DMA_Init+0x140>)
 800232e:	fba2 2303 	umull	r2, r3, r2, r3
 8002332:	091b      	lsrs	r3, r3, #4
 8002334:	009a      	lsls	r2, r3, #2
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	4a42      	ldr	r2, [pc, #264]	@ (8002448 <HAL_DMA_Init+0x144>)
 800233e:	641a      	str	r2, [r3, #64]	@ 0x40
 8002340:	e00e      	b.n	8002360 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	461a      	mov	r2, r3
 8002348:	4b40      	ldr	r3, [pc, #256]	@ (800244c <HAL_DMA_Init+0x148>)
 800234a:	4413      	add	r3, r2
 800234c:	4a3d      	ldr	r2, [pc, #244]	@ (8002444 <HAL_DMA_Init+0x140>)
 800234e:	fba2 2303 	umull	r2, r3, r2, r3
 8002352:	091b      	lsrs	r3, r3, #4
 8002354:	009a      	lsls	r2, r3, #2
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	4a3c      	ldr	r2, [pc, #240]	@ (8002450 <HAL_DMA_Init+0x14c>)
 800235e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	2202      	movs	r2, #2
 8002364:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8002376:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800237a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002384:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	691b      	ldr	r3, [r3, #16]
 800238a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002390:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	699b      	ldr	r3, [r3, #24]
 8002396:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800239c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	6a1b      	ldr	r3, [r3, #32]
 80023a2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80023a4:	68fa      	ldr	r2, [r7, #12]
 80023a6:	4313      	orrs	r3, r2
 80023a8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	68fa      	ldr	r2, [r7, #12]
 80023b0:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80023b2:	6878      	ldr	r0, [r7, #4]
 80023b4:	f000 fa82 	bl	80028bc <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	689b      	ldr	r3, [r3, #8]
 80023bc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80023c0:	d102      	bne.n	80023c8 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	2200      	movs	r2, #0
 80023c6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	685a      	ldr	r2, [r3, #4]
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80023d0:	b2d2      	uxtb	r2, r2
 80023d2:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023d8:	687a      	ldr	r2, [r7, #4]
 80023da:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80023dc:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	685b      	ldr	r3, [r3, #4]
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d010      	beq.n	8002408 <HAL_DMA_Init+0x104>
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	685b      	ldr	r3, [r3, #4]
 80023ea:	2b04      	cmp	r3, #4
 80023ec:	d80c      	bhi.n	8002408 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80023ee:	6878      	ldr	r0, [r7, #4]
 80023f0:	f000 faa2 	bl	8002938 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023f8:	2200      	movs	r2, #0
 80023fa:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002400:	687a      	ldr	r2, [r7, #4]
 8002402:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002404:	605a      	str	r2, [r3, #4]
 8002406:	e008      	b.n	800241a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	2200      	movs	r2, #0
 800240c:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	2200      	movs	r2, #0
 8002412:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	2200      	movs	r2, #0
 8002418:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	2200      	movs	r2, #0
 800241e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	2201      	movs	r2, #1
 8002424:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	2200      	movs	r2, #0
 800242c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002430:	2300      	movs	r3, #0
}
 8002432:	4618      	mov	r0, r3
 8002434:	3710      	adds	r7, #16
 8002436:	46bd      	mov	sp, r7
 8002438:	bd80      	pop	{r7, pc}
 800243a:	bf00      	nop
 800243c:	40020407 	.word	0x40020407
 8002440:	bffdfff8 	.word	0xbffdfff8
 8002444:	cccccccd 	.word	0xcccccccd
 8002448:	40020000 	.word	0x40020000
 800244c:	bffdfbf8 	.word	0xbffdfbf8
 8002450:	40020400 	.word	0x40020400

08002454 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b086      	sub	sp, #24
 8002458:	af00      	add	r7, sp, #0
 800245a:	60f8      	str	r0, [r7, #12]
 800245c:	60b9      	str	r1, [r7, #8]
 800245e:	607a      	str	r2, [r7, #4]
 8002460:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002462:	2300      	movs	r3, #0
 8002464:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800246c:	2b01      	cmp	r3, #1
 800246e:	d101      	bne.n	8002474 <HAL_DMA_Start_IT+0x20>
 8002470:	2302      	movs	r3, #2
 8002472:	e066      	b.n	8002542 <HAL_DMA_Start_IT+0xee>
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	2201      	movs	r2, #1
 8002478:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002482:	b2db      	uxtb	r3, r3
 8002484:	2b01      	cmp	r3, #1
 8002486:	d155      	bne.n	8002534 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	2202      	movs	r2, #2
 800248c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	2200      	movs	r2, #0
 8002494:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	681a      	ldr	r2, [r3, #0]
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f022 0201 	bic.w	r2, r2, #1
 80024a4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80024a6:	683b      	ldr	r3, [r7, #0]
 80024a8:	687a      	ldr	r2, [r7, #4]
 80024aa:	68b9      	ldr	r1, [r7, #8]
 80024ac:	68f8      	ldr	r0, [r7, #12]
 80024ae:	f000 f9c7 	bl	8002840 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d008      	beq.n	80024cc <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	681a      	ldr	r2, [r3, #0]
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f042 020e 	orr.w	r2, r2, #14
 80024c8:	601a      	str	r2, [r3, #0]
 80024ca:	e00f      	b.n	80024ec <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	681a      	ldr	r2, [r3, #0]
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f022 0204 	bic.w	r2, r2, #4
 80024da:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	681a      	ldr	r2, [r3, #0]
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f042 020a 	orr.w	r2, r2, #10
 80024ea:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d007      	beq.n	800250a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80024fe:	681a      	ldr	r2, [r3, #0]
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002504:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002508:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800250e:	2b00      	cmp	r3, #0
 8002510:	d007      	beq.n	8002522 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002516:	681a      	ldr	r2, [r3, #0]
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800251c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002520:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	681a      	ldr	r2, [r3, #0]
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f042 0201 	orr.w	r2, r2, #1
 8002530:	601a      	str	r2, [r3, #0]
 8002532:	e005      	b.n	8002540 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	2200      	movs	r2, #0
 8002538:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800253c:	2302      	movs	r3, #2
 800253e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8002540:	7dfb      	ldrb	r3, [r7, #23]
}
 8002542:	4618      	mov	r0, r3
 8002544:	3718      	adds	r7, #24
 8002546:	46bd      	mov	sp, r7
 8002548:	bd80      	pop	{r7, pc}

0800254a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800254a:	b480      	push	{r7}
 800254c:	b085      	sub	sp, #20
 800254e:	af00      	add	r7, sp, #0
 8002550:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002552:	2300      	movs	r3, #0
 8002554:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800255c:	b2db      	uxtb	r3, r3
 800255e:	2b02      	cmp	r3, #2
 8002560:	d005      	beq.n	800256e <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	2204      	movs	r2, #4
 8002566:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8002568:	2301      	movs	r3, #1
 800256a:	73fb      	strb	r3, [r7, #15]
 800256c:	e037      	b.n	80025de <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	681a      	ldr	r2, [r3, #0]
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f022 020e 	bic.w	r2, r2, #14
 800257c:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002582:	681a      	ldr	r2, [r3, #0]
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002588:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800258c:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	681a      	ldr	r2, [r3, #0]
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f022 0201 	bic.w	r2, r2, #1
 800259c:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025a2:	f003 021f 	and.w	r2, r3, #31
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025aa:	2101      	movs	r1, #1
 80025ac:	fa01 f202 	lsl.w	r2, r1, r2
 80025b0:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025b6:	687a      	ldr	r2, [r7, #4]
 80025b8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80025ba:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d00c      	beq.n	80025de <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025c8:	681a      	ldr	r2, [r3, #0]
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025ce:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80025d2:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025d8:	687a      	ldr	r2, [r7, #4]
 80025da:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80025dc:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	2201      	movs	r2, #1
 80025e2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	2200      	movs	r2, #0
 80025ea:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 80025ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80025f0:	4618      	mov	r0, r3
 80025f2:	3714      	adds	r7, #20
 80025f4:	46bd      	mov	sp, r7
 80025f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fa:	4770      	bx	lr

080025fc <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b084      	sub	sp, #16
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002604:	2300      	movs	r3, #0
 8002606:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800260e:	b2db      	uxtb	r3, r3
 8002610:	2b02      	cmp	r3, #2
 8002612:	d00d      	beq.n	8002630 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	2204      	movs	r2, #4
 8002618:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	2201      	movs	r2, #1
 800261e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	2200      	movs	r2, #0
 8002626:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 800262a:	2301      	movs	r3, #1
 800262c:	73fb      	strb	r3, [r7, #15]
 800262e:	e047      	b.n	80026c0 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	681a      	ldr	r2, [r3, #0]
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f022 020e 	bic.w	r2, r2, #14
 800263e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	681a      	ldr	r2, [r3, #0]
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f022 0201 	bic.w	r2, r2, #1
 800264e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002654:	681a      	ldr	r2, [r3, #0]
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800265a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800265e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002664:	f003 021f 	and.w	r2, r3, #31
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800266c:	2101      	movs	r1, #1
 800266e:	fa01 f202 	lsl.w	r2, r1, r2
 8002672:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002678:	687a      	ldr	r2, [r7, #4]
 800267a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800267c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002682:	2b00      	cmp	r3, #0
 8002684:	d00c      	beq.n	80026a0 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800268a:	681a      	ldr	r2, [r3, #0]
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002690:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002694:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800269a:	687a      	ldr	r2, [r7, #4]
 800269c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800269e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2201      	movs	r2, #1
 80026a4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2200      	movs	r2, #0
 80026ac:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d003      	beq.n	80026c0 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026bc:	6878      	ldr	r0, [r7, #4]
 80026be:	4798      	blx	r3
    }
  }
  return status;
 80026c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80026c2:	4618      	mov	r0, r3
 80026c4:	3710      	adds	r7, #16
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bd80      	pop	{r7, pc}

080026ca <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80026ca:	b580      	push	{r7, lr}
 80026cc:	b084      	sub	sp, #16
 80026ce:	af00      	add	r7, sp, #0
 80026d0:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026e6:	f003 031f 	and.w	r3, r3, #31
 80026ea:	2204      	movs	r2, #4
 80026ec:	409a      	lsls	r2, r3
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	4013      	ands	r3, r2
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d026      	beq.n	8002744 <HAL_DMA_IRQHandler+0x7a>
 80026f6:	68bb      	ldr	r3, [r7, #8]
 80026f8:	f003 0304 	and.w	r3, r3, #4
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d021      	beq.n	8002744 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f003 0320 	and.w	r3, r3, #32
 800270a:	2b00      	cmp	r3, #0
 800270c:	d107      	bne.n	800271e <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	681a      	ldr	r2, [r3, #0]
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f022 0204 	bic.w	r2, r2, #4
 800271c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002722:	f003 021f 	and.w	r2, r3, #31
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800272a:	2104      	movs	r1, #4
 800272c:	fa01 f202 	lsl.w	r2, r1, r2
 8002730:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002736:	2b00      	cmp	r3, #0
 8002738:	d071      	beq.n	800281e <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800273e:	6878      	ldr	r0, [r7, #4]
 8002740:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002742:	e06c      	b.n	800281e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002748:	f003 031f 	and.w	r3, r3, #31
 800274c:	2202      	movs	r2, #2
 800274e:	409a      	lsls	r2, r3
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	4013      	ands	r3, r2
 8002754:	2b00      	cmp	r3, #0
 8002756:	d02e      	beq.n	80027b6 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8002758:	68bb      	ldr	r3, [r7, #8]
 800275a:	f003 0302 	and.w	r3, r3, #2
 800275e:	2b00      	cmp	r3, #0
 8002760:	d029      	beq.n	80027b6 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f003 0320 	and.w	r3, r3, #32
 800276c:	2b00      	cmp	r3, #0
 800276e:	d10b      	bne.n	8002788 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	681a      	ldr	r2, [r3, #0]
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f022 020a 	bic.w	r2, r2, #10
 800277e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2201      	movs	r2, #1
 8002784:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800278c:	f003 021f 	and.w	r2, r3, #31
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002794:	2102      	movs	r1, #2
 8002796:	fa01 f202 	lsl.w	r2, r1, r2
 800279a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	2200      	movs	r2, #0
 80027a0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d038      	beq.n	800281e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027b0:	6878      	ldr	r0, [r7, #4]
 80027b2:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80027b4:	e033      	b.n	800281e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027ba:	f003 031f 	and.w	r3, r3, #31
 80027be:	2208      	movs	r2, #8
 80027c0:	409a      	lsls	r2, r3
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	4013      	ands	r3, r2
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d02a      	beq.n	8002820 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80027ca:	68bb      	ldr	r3, [r7, #8]
 80027cc:	f003 0308 	and.w	r3, r3, #8
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d025      	beq.n	8002820 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	681a      	ldr	r2, [r3, #0]
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	f022 020e 	bic.w	r2, r2, #14
 80027e2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027e8:	f003 021f 	and.w	r2, r3, #31
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027f0:	2101      	movs	r1, #1
 80027f2:	fa01 f202 	lsl.w	r2, r1, r2
 80027f6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	2201      	movs	r2, #1
 80027fc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	2201      	movs	r2, #1
 8002802:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	2200      	movs	r2, #0
 800280a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002812:	2b00      	cmp	r3, #0
 8002814:	d004      	beq.n	8002820 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800281a:	6878      	ldr	r0, [r7, #4]
 800281c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800281e:	bf00      	nop
 8002820:	bf00      	nop
}
 8002822:	3710      	adds	r7, #16
 8002824:	46bd      	mov	sp, r7
 8002826:	bd80      	pop	{r7, pc}

08002828 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8002828:	b480      	push	{r7}
 800282a:	b083      	sub	sp, #12
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 8002834:	4618      	mov	r0, r3
 8002836:	370c      	adds	r7, #12
 8002838:	46bd      	mov	sp, r7
 800283a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283e:	4770      	bx	lr

08002840 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002840:	b480      	push	{r7}
 8002842:	b085      	sub	sp, #20
 8002844:	af00      	add	r7, sp, #0
 8002846:	60f8      	str	r0, [r7, #12]
 8002848:	60b9      	str	r1, [r7, #8]
 800284a:	607a      	str	r2, [r7, #4]
 800284c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002852:	68fa      	ldr	r2, [r7, #12]
 8002854:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002856:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800285c:	2b00      	cmp	r3, #0
 800285e:	d004      	beq.n	800286a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002864:	68fa      	ldr	r2, [r7, #12]
 8002866:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002868:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800286e:	f003 021f 	and.w	r2, r3, #31
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002876:	2101      	movs	r1, #1
 8002878:	fa01 f202 	lsl.w	r2, r1, r2
 800287c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	683a      	ldr	r2, [r7, #0]
 8002884:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	689b      	ldr	r3, [r3, #8]
 800288a:	2b10      	cmp	r3, #16
 800288c:	d108      	bne.n	80028a0 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	687a      	ldr	r2, [r7, #4]
 8002894:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	68ba      	ldr	r2, [r7, #8]
 800289c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800289e:	e007      	b.n	80028b0 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	68ba      	ldr	r2, [r7, #8]
 80028a6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	687a      	ldr	r2, [r7, #4]
 80028ae:	60da      	str	r2, [r3, #12]
}
 80028b0:	bf00      	nop
 80028b2:	3714      	adds	r7, #20
 80028b4:	46bd      	mov	sp, r7
 80028b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ba:	4770      	bx	lr

080028bc <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80028bc:	b480      	push	{r7}
 80028be:	b087      	sub	sp, #28
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	461a      	mov	r2, r3
 80028ca:	4b16      	ldr	r3, [pc, #88]	@ (8002924 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 80028cc:	429a      	cmp	r2, r3
 80028ce:	d802      	bhi.n	80028d6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80028d0:	4b15      	ldr	r3, [pc, #84]	@ (8002928 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80028d2:	617b      	str	r3, [r7, #20]
 80028d4:	e001      	b.n	80028da <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 80028d6:	4b15      	ldr	r3, [pc, #84]	@ (800292c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80028d8:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80028da:	697b      	ldr	r3, [r7, #20]
 80028dc:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	b2db      	uxtb	r3, r3
 80028e4:	3b08      	subs	r3, #8
 80028e6:	4a12      	ldr	r2, [pc, #72]	@ (8002930 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80028e8:	fba2 2303 	umull	r2, r3, r2, r3
 80028ec:	091b      	lsrs	r3, r3, #4
 80028ee:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028f4:	089b      	lsrs	r3, r3, #2
 80028f6:	009a      	lsls	r2, r3, #2
 80028f8:	693b      	ldr	r3, [r7, #16]
 80028fa:	4413      	add	r3, r2
 80028fc:	461a      	mov	r2, r3
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	4a0b      	ldr	r2, [pc, #44]	@ (8002934 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8002906:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	f003 031f 	and.w	r3, r3, #31
 800290e:	2201      	movs	r2, #1
 8002910:	409a      	lsls	r2, r3
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8002916:	bf00      	nop
 8002918:	371c      	adds	r7, #28
 800291a:	46bd      	mov	sp, r7
 800291c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002920:	4770      	bx	lr
 8002922:	bf00      	nop
 8002924:	40020407 	.word	0x40020407
 8002928:	40020800 	.word	0x40020800
 800292c:	40020820 	.word	0x40020820
 8002930:	cccccccd 	.word	0xcccccccd
 8002934:	40020880 	.word	0x40020880

08002938 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002938:	b480      	push	{r7}
 800293a:	b085      	sub	sp, #20
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	685b      	ldr	r3, [r3, #4]
 8002944:	b2db      	uxtb	r3, r3
 8002946:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002948:	68fa      	ldr	r2, [r7, #12]
 800294a:	4b0b      	ldr	r3, [pc, #44]	@ (8002978 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800294c:	4413      	add	r3, r2
 800294e:	009b      	lsls	r3, r3, #2
 8002950:	461a      	mov	r2, r3
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	4a08      	ldr	r2, [pc, #32]	@ (800297c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800295a:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	3b01      	subs	r3, #1
 8002960:	f003 031f 	and.w	r3, r3, #31
 8002964:	2201      	movs	r2, #1
 8002966:	409a      	lsls	r2, r3
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800296c:	bf00      	nop
 800296e:	3714      	adds	r7, #20
 8002970:	46bd      	mov	sp, r7
 8002972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002976:	4770      	bx	lr
 8002978:	1000823f 	.word	0x1000823f
 800297c:	40020940 	.word	0x40020940

08002980 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002980:	b480      	push	{r7}
 8002982:	b087      	sub	sp, #28
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
 8002988:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800298a:	2300      	movs	r3, #0
 800298c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800298e:	e15a      	b.n	8002c46 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002990:	683b      	ldr	r3, [r7, #0]
 8002992:	681a      	ldr	r2, [r3, #0]
 8002994:	2101      	movs	r1, #1
 8002996:	697b      	ldr	r3, [r7, #20]
 8002998:	fa01 f303 	lsl.w	r3, r1, r3
 800299c:	4013      	ands	r3, r2
 800299e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	f000 814c 	beq.w	8002c40 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80029a8:	683b      	ldr	r3, [r7, #0]
 80029aa:	685b      	ldr	r3, [r3, #4]
 80029ac:	f003 0303 	and.w	r3, r3, #3
 80029b0:	2b01      	cmp	r3, #1
 80029b2:	d005      	beq.n	80029c0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	685b      	ldr	r3, [r3, #4]
 80029b8:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80029bc:	2b02      	cmp	r3, #2
 80029be:	d130      	bne.n	8002a22 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	689b      	ldr	r3, [r3, #8]
 80029c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80029c6:	697b      	ldr	r3, [r7, #20]
 80029c8:	005b      	lsls	r3, r3, #1
 80029ca:	2203      	movs	r2, #3
 80029cc:	fa02 f303 	lsl.w	r3, r2, r3
 80029d0:	43db      	mvns	r3, r3
 80029d2:	693a      	ldr	r2, [r7, #16]
 80029d4:	4013      	ands	r3, r2
 80029d6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80029d8:	683b      	ldr	r3, [r7, #0]
 80029da:	68da      	ldr	r2, [r3, #12]
 80029dc:	697b      	ldr	r3, [r7, #20]
 80029de:	005b      	lsls	r3, r3, #1
 80029e0:	fa02 f303 	lsl.w	r3, r2, r3
 80029e4:	693a      	ldr	r2, [r7, #16]
 80029e6:	4313      	orrs	r3, r2
 80029e8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	693a      	ldr	r2, [r7, #16]
 80029ee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	685b      	ldr	r3, [r3, #4]
 80029f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80029f6:	2201      	movs	r2, #1
 80029f8:	697b      	ldr	r3, [r7, #20]
 80029fa:	fa02 f303 	lsl.w	r3, r2, r3
 80029fe:	43db      	mvns	r3, r3
 8002a00:	693a      	ldr	r2, [r7, #16]
 8002a02:	4013      	ands	r3, r2
 8002a04:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	685b      	ldr	r3, [r3, #4]
 8002a0a:	091b      	lsrs	r3, r3, #4
 8002a0c:	f003 0201 	and.w	r2, r3, #1
 8002a10:	697b      	ldr	r3, [r7, #20]
 8002a12:	fa02 f303 	lsl.w	r3, r2, r3
 8002a16:	693a      	ldr	r2, [r7, #16]
 8002a18:	4313      	orrs	r3, r2
 8002a1a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	693a      	ldr	r2, [r7, #16]
 8002a20:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	685b      	ldr	r3, [r3, #4]
 8002a26:	f003 0303 	and.w	r3, r3, #3
 8002a2a:	2b03      	cmp	r3, #3
 8002a2c:	d017      	beq.n	8002a5e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	68db      	ldr	r3, [r3, #12]
 8002a32:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002a34:	697b      	ldr	r3, [r7, #20]
 8002a36:	005b      	lsls	r3, r3, #1
 8002a38:	2203      	movs	r2, #3
 8002a3a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a3e:	43db      	mvns	r3, r3
 8002a40:	693a      	ldr	r2, [r7, #16]
 8002a42:	4013      	ands	r3, r2
 8002a44:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	689a      	ldr	r2, [r3, #8]
 8002a4a:	697b      	ldr	r3, [r7, #20]
 8002a4c:	005b      	lsls	r3, r3, #1
 8002a4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a52:	693a      	ldr	r2, [r7, #16]
 8002a54:	4313      	orrs	r3, r2
 8002a56:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	693a      	ldr	r2, [r7, #16]
 8002a5c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a5e:	683b      	ldr	r3, [r7, #0]
 8002a60:	685b      	ldr	r3, [r3, #4]
 8002a62:	f003 0303 	and.w	r3, r3, #3
 8002a66:	2b02      	cmp	r3, #2
 8002a68:	d123      	bne.n	8002ab2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002a6a:	697b      	ldr	r3, [r7, #20]
 8002a6c:	08da      	lsrs	r2, r3, #3
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	3208      	adds	r2, #8
 8002a72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a76:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002a78:	697b      	ldr	r3, [r7, #20]
 8002a7a:	f003 0307 	and.w	r3, r3, #7
 8002a7e:	009b      	lsls	r3, r3, #2
 8002a80:	220f      	movs	r2, #15
 8002a82:	fa02 f303 	lsl.w	r3, r2, r3
 8002a86:	43db      	mvns	r3, r3
 8002a88:	693a      	ldr	r2, [r7, #16]
 8002a8a:	4013      	ands	r3, r2
 8002a8c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	691a      	ldr	r2, [r3, #16]
 8002a92:	697b      	ldr	r3, [r7, #20]
 8002a94:	f003 0307 	and.w	r3, r3, #7
 8002a98:	009b      	lsls	r3, r3, #2
 8002a9a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a9e:	693a      	ldr	r2, [r7, #16]
 8002aa0:	4313      	orrs	r3, r2
 8002aa2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002aa4:	697b      	ldr	r3, [r7, #20]
 8002aa6:	08da      	lsrs	r2, r3, #3
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	3208      	adds	r2, #8
 8002aac:	6939      	ldr	r1, [r7, #16]
 8002aae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002ab8:	697b      	ldr	r3, [r7, #20]
 8002aba:	005b      	lsls	r3, r3, #1
 8002abc:	2203      	movs	r2, #3
 8002abe:	fa02 f303 	lsl.w	r3, r2, r3
 8002ac2:	43db      	mvns	r3, r3
 8002ac4:	693a      	ldr	r2, [r7, #16]
 8002ac6:	4013      	ands	r3, r2
 8002ac8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	685b      	ldr	r3, [r3, #4]
 8002ace:	f003 0203 	and.w	r2, r3, #3
 8002ad2:	697b      	ldr	r3, [r7, #20]
 8002ad4:	005b      	lsls	r3, r3, #1
 8002ad6:	fa02 f303 	lsl.w	r3, r2, r3
 8002ada:	693a      	ldr	r2, [r7, #16]
 8002adc:	4313      	orrs	r3, r2
 8002ade:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	693a      	ldr	r2, [r7, #16]
 8002ae4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	685b      	ldr	r3, [r3, #4]
 8002aea:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	f000 80a6 	beq.w	8002c40 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002af4:	4b5b      	ldr	r3, [pc, #364]	@ (8002c64 <HAL_GPIO_Init+0x2e4>)
 8002af6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002af8:	4a5a      	ldr	r2, [pc, #360]	@ (8002c64 <HAL_GPIO_Init+0x2e4>)
 8002afa:	f043 0301 	orr.w	r3, r3, #1
 8002afe:	6613      	str	r3, [r2, #96]	@ 0x60
 8002b00:	4b58      	ldr	r3, [pc, #352]	@ (8002c64 <HAL_GPIO_Init+0x2e4>)
 8002b02:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b04:	f003 0301 	and.w	r3, r3, #1
 8002b08:	60bb      	str	r3, [r7, #8]
 8002b0a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002b0c:	4a56      	ldr	r2, [pc, #344]	@ (8002c68 <HAL_GPIO_Init+0x2e8>)
 8002b0e:	697b      	ldr	r3, [r7, #20]
 8002b10:	089b      	lsrs	r3, r3, #2
 8002b12:	3302      	adds	r3, #2
 8002b14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b18:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002b1a:	697b      	ldr	r3, [r7, #20]
 8002b1c:	f003 0303 	and.w	r3, r3, #3
 8002b20:	009b      	lsls	r3, r3, #2
 8002b22:	220f      	movs	r2, #15
 8002b24:	fa02 f303 	lsl.w	r3, r2, r3
 8002b28:	43db      	mvns	r3, r3
 8002b2a:	693a      	ldr	r2, [r7, #16]
 8002b2c:	4013      	ands	r3, r2
 8002b2e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002b36:	d01f      	beq.n	8002b78 <HAL_GPIO_Init+0x1f8>
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	4a4c      	ldr	r2, [pc, #304]	@ (8002c6c <HAL_GPIO_Init+0x2ec>)
 8002b3c:	4293      	cmp	r3, r2
 8002b3e:	d019      	beq.n	8002b74 <HAL_GPIO_Init+0x1f4>
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	4a4b      	ldr	r2, [pc, #300]	@ (8002c70 <HAL_GPIO_Init+0x2f0>)
 8002b44:	4293      	cmp	r3, r2
 8002b46:	d013      	beq.n	8002b70 <HAL_GPIO_Init+0x1f0>
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	4a4a      	ldr	r2, [pc, #296]	@ (8002c74 <HAL_GPIO_Init+0x2f4>)
 8002b4c:	4293      	cmp	r3, r2
 8002b4e:	d00d      	beq.n	8002b6c <HAL_GPIO_Init+0x1ec>
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	4a49      	ldr	r2, [pc, #292]	@ (8002c78 <HAL_GPIO_Init+0x2f8>)
 8002b54:	4293      	cmp	r3, r2
 8002b56:	d007      	beq.n	8002b68 <HAL_GPIO_Init+0x1e8>
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	4a48      	ldr	r2, [pc, #288]	@ (8002c7c <HAL_GPIO_Init+0x2fc>)
 8002b5c:	4293      	cmp	r3, r2
 8002b5e:	d101      	bne.n	8002b64 <HAL_GPIO_Init+0x1e4>
 8002b60:	2305      	movs	r3, #5
 8002b62:	e00a      	b.n	8002b7a <HAL_GPIO_Init+0x1fa>
 8002b64:	2306      	movs	r3, #6
 8002b66:	e008      	b.n	8002b7a <HAL_GPIO_Init+0x1fa>
 8002b68:	2304      	movs	r3, #4
 8002b6a:	e006      	b.n	8002b7a <HAL_GPIO_Init+0x1fa>
 8002b6c:	2303      	movs	r3, #3
 8002b6e:	e004      	b.n	8002b7a <HAL_GPIO_Init+0x1fa>
 8002b70:	2302      	movs	r3, #2
 8002b72:	e002      	b.n	8002b7a <HAL_GPIO_Init+0x1fa>
 8002b74:	2301      	movs	r3, #1
 8002b76:	e000      	b.n	8002b7a <HAL_GPIO_Init+0x1fa>
 8002b78:	2300      	movs	r3, #0
 8002b7a:	697a      	ldr	r2, [r7, #20]
 8002b7c:	f002 0203 	and.w	r2, r2, #3
 8002b80:	0092      	lsls	r2, r2, #2
 8002b82:	4093      	lsls	r3, r2
 8002b84:	693a      	ldr	r2, [r7, #16]
 8002b86:	4313      	orrs	r3, r2
 8002b88:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002b8a:	4937      	ldr	r1, [pc, #220]	@ (8002c68 <HAL_GPIO_Init+0x2e8>)
 8002b8c:	697b      	ldr	r3, [r7, #20]
 8002b8e:	089b      	lsrs	r3, r3, #2
 8002b90:	3302      	adds	r3, #2
 8002b92:	693a      	ldr	r2, [r7, #16]
 8002b94:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002b98:	4b39      	ldr	r3, [pc, #228]	@ (8002c80 <HAL_GPIO_Init+0x300>)
 8002b9a:	689b      	ldr	r3, [r3, #8]
 8002b9c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	43db      	mvns	r3, r3
 8002ba2:	693a      	ldr	r2, [r7, #16]
 8002ba4:	4013      	ands	r3, r2
 8002ba6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	685b      	ldr	r3, [r3, #4]
 8002bac:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d003      	beq.n	8002bbc <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002bb4:	693a      	ldr	r2, [r7, #16]
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	4313      	orrs	r3, r2
 8002bba:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002bbc:	4a30      	ldr	r2, [pc, #192]	@ (8002c80 <HAL_GPIO_Init+0x300>)
 8002bbe:	693b      	ldr	r3, [r7, #16]
 8002bc0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002bc2:	4b2f      	ldr	r3, [pc, #188]	@ (8002c80 <HAL_GPIO_Init+0x300>)
 8002bc4:	68db      	ldr	r3, [r3, #12]
 8002bc6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	43db      	mvns	r3, r3
 8002bcc:	693a      	ldr	r2, [r7, #16]
 8002bce:	4013      	ands	r3, r2
 8002bd0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	685b      	ldr	r3, [r3, #4]
 8002bd6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d003      	beq.n	8002be6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002bde:	693a      	ldr	r2, [r7, #16]
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	4313      	orrs	r3, r2
 8002be4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002be6:	4a26      	ldr	r2, [pc, #152]	@ (8002c80 <HAL_GPIO_Init+0x300>)
 8002be8:	693b      	ldr	r3, [r7, #16]
 8002bea:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8002bec:	4b24      	ldr	r3, [pc, #144]	@ (8002c80 <HAL_GPIO_Init+0x300>)
 8002bee:	685b      	ldr	r3, [r3, #4]
 8002bf0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	43db      	mvns	r3, r3
 8002bf6:	693a      	ldr	r2, [r7, #16]
 8002bf8:	4013      	ands	r3, r2
 8002bfa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d003      	beq.n	8002c10 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002c08:	693a      	ldr	r2, [r7, #16]
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	4313      	orrs	r3, r2
 8002c0e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002c10:	4a1b      	ldr	r2, [pc, #108]	@ (8002c80 <HAL_GPIO_Init+0x300>)
 8002c12:	693b      	ldr	r3, [r7, #16]
 8002c14:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002c16:	4b1a      	ldr	r3, [pc, #104]	@ (8002c80 <HAL_GPIO_Init+0x300>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	43db      	mvns	r3, r3
 8002c20:	693a      	ldr	r2, [r7, #16]
 8002c22:	4013      	ands	r3, r2
 8002c24:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002c26:	683b      	ldr	r3, [r7, #0]
 8002c28:	685b      	ldr	r3, [r3, #4]
 8002c2a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d003      	beq.n	8002c3a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002c32:	693a      	ldr	r2, [r7, #16]
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	4313      	orrs	r3, r2
 8002c38:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002c3a:	4a11      	ldr	r2, [pc, #68]	@ (8002c80 <HAL_GPIO_Init+0x300>)
 8002c3c:	693b      	ldr	r3, [r7, #16]
 8002c3e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002c40:	697b      	ldr	r3, [r7, #20]
 8002c42:	3301      	adds	r3, #1
 8002c44:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	681a      	ldr	r2, [r3, #0]
 8002c4a:	697b      	ldr	r3, [r7, #20]
 8002c4c:	fa22 f303 	lsr.w	r3, r2, r3
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	f47f ae9d 	bne.w	8002990 <HAL_GPIO_Init+0x10>
  }
}
 8002c56:	bf00      	nop
 8002c58:	bf00      	nop
 8002c5a:	371c      	adds	r7, #28
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c62:	4770      	bx	lr
 8002c64:	40021000 	.word	0x40021000
 8002c68:	40010000 	.word	0x40010000
 8002c6c:	48000400 	.word	0x48000400
 8002c70:	48000800 	.word	0x48000800
 8002c74:	48000c00 	.word	0x48000c00
 8002c78:	48001000 	.word	0x48001000
 8002c7c:	48001400 	.word	0x48001400
 8002c80:	40010400 	.word	0x40010400

08002c84 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c84:	b480      	push	{r7}
 8002c86:	b083      	sub	sp, #12
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
 8002c8c:	460b      	mov	r3, r1
 8002c8e:	807b      	strh	r3, [r7, #2]
 8002c90:	4613      	mov	r3, r2
 8002c92:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002c94:	787b      	ldrb	r3, [r7, #1]
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d003      	beq.n	8002ca2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002c9a:	887a      	ldrh	r2, [r7, #2]
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002ca0:	e002      	b.n	8002ca8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002ca2:	887a      	ldrh	r2, [r7, #2]
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002ca8:	bf00      	nop
 8002caa:	370c      	adds	r7, #12
 8002cac:	46bd      	mov	sp, r7
 8002cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb2:	4770      	bx	lr

08002cb4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b084      	sub	sp, #16
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d101      	bne.n	8002cc6 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002cc2:	2301      	movs	r3, #1
 8002cc4:	e0c0      	b.n	8002e48 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8002ccc:	b2db      	uxtb	r3, r3
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d106      	bne.n	8002ce0 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002cda:	6878      	ldr	r0, [r7, #4]
 8002cdc:	f00b f81c 	bl	800dd18 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	2203      	movs	r2, #3
 8002ce4:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	4618      	mov	r0, r3
 8002cee:	f005 f91c 	bl	8007f2a <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	73fb      	strb	r3, [r7, #15]
 8002cf6:	e03e      	b.n	8002d76 <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002cf8:	7bfa      	ldrb	r2, [r7, #15]
 8002cfa:	6879      	ldr	r1, [r7, #4]
 8002cfc:	4613      	mov	r3, r2
 8002cfe:	009b      	lsls	r3, r3, #2
 8002d00:	4413      	add	r3, r2
 8002d02:	00db      	lsls	r3, r3, #3
 8002d04:	440b      	add	r3, r1
 8002d06:	3311      	adds	r3, #17
 8002d08:	2201      	movs	r2, #1
 8002d0a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002d0c:	7bfa      	ldrb	r2, [r7, #15]
 8002d0e:	6879      	ldr	r1, [r7, #4]
 8002d10:	4613      	mov	r3, r2
 8002d12:	009b      	lsls	r3, r3, #2
 8002d14:	4413      	add	r3, r2
 8002d16:	00db      	lsls	r3, r3, #3
 8002d18:	440b      	add	r3, r1
 8002d1a:	3310      	adds	r3, #16
 8002d1c:	7bfa      	ldrb	r2, [r7, #15]
 8002d1e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002d20:	7bfa      	ldrb	r2, [r7, #15]
 8002d22:	6879      	ldr	r1, [r7, #4]
 8002d24:	4613      	mov	r3, r2
 8002d26:	009b      	lsls	r3, r3, #2
 8002d28:	4413      	add	r3, r2
 8002d2a:	00db      	lsls	r3, r3, #3
 8002d2c:	440b      	add	r3, r1
 8002d2e:	3313      	adds	r3, #19
 8002d30:	2200      	movs	r2, #0
 8002d32:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002d34:	7bfa      	ldrb	r2, [r7, #15]
 8002d36:	6879      	ldr	r1, [r7, #4]
 8002d38:	4613      	mov	r3, r2
 8002d3a:	009b      	lsls	r3, r3, #2
 8002d3c:	4413      	add	r3, r2
 8002d3e:	00db      	lsls	r3, r3, #3
 8002d40:	440b      	add	r3, r1
 8002d42:	3320      	adds	r3, #32
 8002d44:	2200      	movs	r2, #0
 8002d46:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002d48:	7bfa      	ldrb	r2, [r7, #15]
 8002d4a:	6879      	ldr	r1, [r7, #4]
 8002d4c:	4613      	mov	r3, r2
 8002d4e:	009b      	lsls	r3, r3, #2
 8002d50:	4413      	add	r3, r2
 8002d52:	00db      	lsls	r3, r3, #3
 8002d54:	440b      	add	r3, r1
 8002d56:	3324      	adds	r3, #36	@ 0x24
 8002d58:	2200      	movs	r2, #0
 8002d5a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002d5c:	7bfb      	ldrb	r3, [r7, #15]
 8002d5e:	6879      	ldr	r1, [r7, #4]
 8002d60:	1c5a      	adds	r2, r3, #1
 8002d62:	4613      	mov	r3, r2
 8002d64:	009b      	lsls	r3, r3, #2
 8002d66:	4413      	add	r3, r2
 8002d68:	00db      	lsls	r3, r3, #3
 8002d6a:	440b      	add	r3, r1
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002d70:	7bfb      	ldrb	r3, [r7, #15]
 8002d72:	3301      	adds	r3, #1
 8002d74:	73fb      	strb	r3, [r7, #15]
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	791b      	ldrb	r3, [r3, #4]
 8002d7a:	7bfa      	ldrb	r2, [r7, #15]
 8002d7c:	429a      	cmp	r2, r3
 8002d7e:	d3bb      	bcc.n	8002cf8 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002d80:	2300      	movs	r3, #0
 8002d82:	73fb      	strb	r3, [r7, #15]
 8002d84:	e044      	b.n	8002e10 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002d86:	7bfa      	ldrb	r2, [r7, #15]
 8002d88:	6879      	ldr	r1, [r7, #4]
 8002d8a:	4613      	mov	r3, r2
 8002d8c:	009b      	lsls	r3, r3, #2
 8002d8e:	4413      	add	r3, r2
 8002d90:	00db      	lsls	r3, r3, #3
 8002d92:	440b      	add	r3, r1
 8002d94:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8002d98:	2200      	movs	r2, #0
 8002d9a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002d9c:	7bfa      	ldrb	r2, [r7, #15]
 8002d9e:	6879      	ldr	r1, [r7, #4]
 8002da0:	4613      	mov	r3, r2
 8002da2:	009b      	lsls	r3, r3, #2
 8002da4:	4413      	add	r3, r2
 8002da6:	00db      	lsls	r3, r3, #3
 8002da8:	440b      	add	r3, r1
 8002daa:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002dae:	7bfa      	ldrb	r2, [r7, #15]
 8002db0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002db2:	7bfa      	ldrb	r2, [r7, #15]
 8002db4:	6879      	ldr	r1, [r7, #4]
 8002db6:	4613      	mov	r3, r2
 8002db8:	009b      	lsls	r3, r3, #2
 8002dba:	4413      	add	r3, r2
 8002dbc:	00db      	lsls	r3, r3, #3
 8002dbe:	440b      	add	r3, r1
 8002dc0:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002dc8:	7bfa      	ldrb	r2, [r7, #15]
 8002dca:	6879      	ldr	r1, [r7, #4]
 8002dcc:	4613      	mov	r3, r2
 8002dce:	009b      	lsls	r3, r3, #2
 8002dd0:	4413      	add	r3, r2
 8002dd2:	00db      	lsls	r3, r3, #3
 8002dd4:	440b      	add	r3, r1
 8002dd6:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8002dda:	2200      	movs	r2, #0
 8002ddc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002dde:	7bfa      	ldrb	r2, [r7, #15]
 8002de0:	6879      	ldr	r1, [r7, #4]
 8002de2:	4613      	mov	r3, r2
 8002de4:	009b      	lsls	r3, r3, #2
 8002de6:	4413      	add	r3, r2
 8002de8:	00db      	lsls	r3, r3, #3
 8002dea:	440b      	add	r3, r1
 8002dec:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8002df0:	2200      	movs	r2, #0
 8002df2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002df4:	7bfa      	ldrb	r2, [r7, #15]
 8002df6:	6879      	ldr	r1, [r7, #4]
 8002df8:	4613      	mov	r3, r2
 8002dfa:	009b      	lsls	r3, r3, #2
 8002dfc:	4413      	add	r3, r2
 8002dfe:	00db      	lsls	r3, r3, #3
 8002e00:	440b      	add	r3, r1
 8002e02:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8002e06:	2200      	movs	r2, #0
 8002e08:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002e0a:	7bfb      	ldrb	r3, [r7, #15]
 8002e0c:	3301      	adds	r3, #1
 8002e0e:	73fb      	strb	r3, [r7, #15]
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	791b      	ldrb	r3, [r3, #4]
 8002e14:	7bfa      	ldrb	r2, [r7, #15]
 8002e16:	429a      	cmp	r2, r3
 8002e18:	d3b5      	bcc.n	8002d86 <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	6818      	ldr	r0, [r3, #0]
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	3304      	adds	r3, #4
 8002e22:	e893 0006 	ldmia.w	r3, {r1, r2}
 8002e26:	f005 f89b 	bl	8007f60 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	2201      	movs	r2, #1
 8002e34:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	7a9b      	ldrb	r3, [r3, #10]
 8002e3c:	2b01      	cmp	r3, #1
 8002e3e:	d102      	bne.n	8002e46 <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002e40:	6878      	ldr	r0, [r7, #4]
 8002e42:	f001 fc0e 	bl	8004662 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8002e46:	2300      	movs	r3, #0
}
 8002e48:	4618      	mov	r0, r3
 8002e4a:	3710      	adds	r7, #16
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	bd80      	pop	{r7, pc}

08002e50 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	b082      	sub	sp, #8
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8002e5e:	2b01      	cmp	r3, #1
 8002e60:	d101      	bne.n	8002e66 <HAL_PCD_Start+0x16>
 8002e62:	2302      	movs	r3, #2
 8002e64:	e012      	b.n	8002e8c <HAL_PCD_Start+0x3c>
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	2201      	movs	r2, #1
 8002e6a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	4618      	mov	r0, r3
 8002e74:	f005 f842 	bl	8007efc <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	f006 fe1f 	bl	8009ac0 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	2200      	movs	r2, #0
 8002e86:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8002e8a:	2300      	movs	r3, #0
}
 8002e8c:	4618      	mov	r0, r3
 8002e8e:	3708      	adds	r7, #8
 8002e90:	46bd      	mov	sp, r7
 8002e92:	bd80      	pop	{r7, pc}

08002e94 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b084      	sub	sp, #16
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	f006 fe24 	bl	8009aee <USB_ReadInterrupts>
 8002ea6:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d003      	beq.n	8002eba <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8002eb2:	6878      	ldr	r0, [r7, #4]
 8002eb4:	f000 fb06 	bl	80034c4 <PCD_EP_ISR_Handler>

    return;
 8002eb8:	e110      	b.n	80030dc <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d013      	beq.n	8002eec <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002ecc:	b29a      	uxth	r2, r3
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002ed6:	b292      	uxth	r2, r2
 8002ed8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8002edc:	6878      	ldr	r0, [r7, #4]
 8002ede:	f00a ffac 	bl	800de3a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8002ee2:	2100      	movs	r1, #0
 8002ee4:	6878      	ldr	r0, [r7, #4]
 8002ee6:	f000 f8fc 	bl	80030e2 <HAL_PCD_SetAddress>

    return;
 8002eea:	e0f7      	b.n	80030dc <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d00c      	beq.n	8002f10 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002efe:	b29a      	uxth	r2, r3
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002f08:	b292      	uxth	r2, r2
 8002f0a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8002f0e:	e0e5      	b.n	80030dc <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d00c      	beq.n	8002f34 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002f22:	b29a      	uxth	r2, r3
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002f2c:	b292      	uxth	r2, r2
 8002f2e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8002f32:	e0d3      	b.n	80030dc <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d034      	beq.n	8002fa8 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002f46:	b29a      	uxth	r2, r3
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f022 0204 	bic.w	r2, r2, #4
 8002f50:	b292      	uxth	r2, r2
 8002f52:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002f5e:	b29a      	uxth	r2, r3
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f022 0208 	bic.w	r2, r2, #8
 8002f68:	b292      	uxth	r2, r2
 8002f6a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8002f74:	2b01      	cmp	r3, #1
 8002f76:	d107      	bne.n	8002f88 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002f80:	2100      	movs	r1, #0
 8002f82:	6878      	ldr	r0, [r7, #4]
 8002f84:	f00b f94c 	bl	800e220 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8002f88:	6878      	ldr	r0, [r7, #4]
 8002f8a:	f00a ff8f 	bl	800deac <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002f96:	b29a      	uxth	r2, r3
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002fa0:	b292      	uxth	r2, r2
 8002fa2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8002fa6:	e099      	b.n	80030dc <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d027      	beq.n	8003002 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002fba:	b29a      	uxth	r2, r3
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f042 0208 	orr.w	r2, r2, #8
 8002fc4:	b292      	uxth	r2, r2
 8002fc6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002fd2:	b29a      	uxth	r2, r3
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002fdc:	b292      	uxth	r2, r2
 8002fde:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002fea:	b29a      	uxth	r2, r3
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f042 0204 	orr.w	r2, r2, #4
 8002ff4:	b292      	uxth	r2, r2
 8002ff6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8002ffa:	6878      	ldr	r0, [r7, #4]
 8002ffc:	f00a ff3c 	bl	800de78 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8003000:	e06c      	b.n	80030dc <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003008:	2b00      	cmp	r3, #0
 800300a:	d040      	beq.n	800308e <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003014:	b29a      	uxth	r2, r3
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800301e:	b292      	uxth	r2, r2
 8003020:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 800302a:	2b00      	cmp	r3, #0
 800302c:	d12b      	bne.n	8003086 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003036:	b29a      	uxth	r2, r3
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f042 0204 	orr.w	r2, r2, #4
 8003040:	b292      	uxth	r2, r2
 8003042:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800304e:	b29a      	uxth	r2, r3
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f042 0208 	orr.w	r2, r2, #8
 8003058:	b292      	uxth	r2, r2
 800305a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	2201      	movs	r2, #1
 8003062:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800306e:	b29b      	uxth	r3, r3
 8003070:	089b      	lsrs	r3, r3, #2
 8003072:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800307c:	2101      	movs	r1, #1
 800307e:	6878      	ldr	r0, [r7, #4]
 8003080:	f00b f8ce 	bl	800e220 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8003084:	e02a      	b.n	80030dc <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 8003086:	6878      	ldr	r0, [r7, #4]
 8003088:	f00a fef6 	bl	800de78 <HAL_PCD_SuspendCallback>
    return;
 800308c:	e026      	b.n	80030dc <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003094:	2b00      	cmp	r3, #0
 8003096:	d00f      	beq.n	80030b8 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80030a0:	b29a      	uxth	r2, r3
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80030aa:	b292      	uxth	r2, r2
 80030ac:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 80030b0:	6878      	ldr	r0, [r7, #4]
 80030b2:	f00a feb4 	bl	800de1e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80030b6:	e011      	b.n	80030dc <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d00c      	beq.n	80030dc <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80030ca:	b29a      	uxth	r2, r3
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80030d4:	b292      	uxth	r2, r2
 80030d6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80030da:	bf00      	nop
  }
}
 80030dc:	3710      	adds	r7, #16
 80030de:	46bd      	mov	sp, r7
 80030e0:	bd80      	pop	{r7, pc}

080030e2 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80030e2:	b580      	push	{r7, lr}
 80030e4:	b082      	sub	sp, #8
 80030e6:	af00      	add	r7, sp, #0
 80030e8:	6078      	str	r0, [r7, #4]
 80030ea:	460b      	mov	r3, r1
 80030ec:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80030f4:	2b01      	cmp	r3, #1
 80030f6:	d101      	bne.n	80030fc <HAL_PCD_SetAddress+0x1a>
 80030f8:	2302      	movs	r3, #2
 80030fa:	e012      	b.n	8003122 <HAL_PCD_SetAddress+0x40>
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	2201      	movs	r2, #1
 8003100:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	78fa      	ldrb	r2, [r7, #3]
 8003108:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	78fa      	ldrb	r2, [r7, #3]
 8003110:	4611      	mov	r1, r2
 8003112:	4618      	mov	r0, r3
 8003114:	f006 fcc0 	bl	8009a98 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	2200      	movs	r2, #0
 800311c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8003120:	2300      	movs	r3, #0
}
 8003122:	4618      	mov	r0, r3
 8003124:	3708      	adds	r7, #8
 8003126:	46bd      	mov	sp, r7
 8003128:	bd80      	pop	{r7, pc}

0800312a <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800312a:	b580      	push	{r7, lr}
 800312c:	b084      	sub	sp, #16
 800312e:	af00      	add	r7, sp, #0
 8003130:	6078      	str	r0, [r7, #4]
 8003132:	4608      	mov	r0, r1
 8003134:	4611      	mov	r1, r2
 8003136:	461a      	mov	r2, r3
 8003138:	4603      	mov	r3, r0
 800313a:	70fb      	strb	r3, [r7, #3]
 800313c:	460b      	mov	r3, r1
 800313e:	803b      	strh	r3, [r7, #0]
 8003140:	4613      	mov	r3, r2
 8003142:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8003144:	2300      	movs	r3, #0
 8003146:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003148:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800314c:	2b00      	cmp	r3, #0
 800314e:	da0e      	bge.n	800316e <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003150:	78fb      	ldrb	r3, [r7, #3]
 8003152:	f003 0207 	and.w	r2, r3, #7
 8003156:	4613      	mov	r3, r2
 8003158:	009b      	lsls	r3, r3, #2
 800315a:	4413      	add	r3, r2
 800315c:	00db      	lsls	r3, r3, #3
 800315e:	3310      	adds	r3, #16
 8003160:	687a      	ldr	r2, [r7, #4]
 8003162:	4413      	add	r3, r2
 8003164:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	2201      	movs	r2, #1
 800316a:	705a      	strb	r2, [r3, #1]
 800316c:	e00e      	b.n	800318c <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800316e:	78fb      	ldrb	r3, [r7, #3]
 8003170:	f003 0207 	and.w	r2, r3, #7
 8003174:	4613      	mov	r3, r2
 8003176:	009b      	lsls	r3, r3, #2
 8003178:	4413      	add	r3, r2
 800317a:	00db      	lsls	r3, r3, #3
 800317c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003180:	687a      	ldr	r2, [r7, #4]
 8003182:	4413      	add	r3, r2
 8003184:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	2200      	movs	r2, #0
 800318a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800318c:	78fb      	ldrb	r3, [r7, #3]
 800318e:	f003 0307 	and.w	r3, r3, #7
 8003192:	b2da      	uxtb	r2, r3
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8003198:	883b      	ldrh	r3, [r7, #0]
 800319a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	78ba      	ldrb	r2, [r7, #2]
 80031a6:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80031a8:	78bb      	ldrb	r3, [r7, #2]
 80031aa:	2b02      	cmp	r3, #2
 80031ac:	d102      	bne.n	80031b4 <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	2200      	movs	r2, #0
 80031b2:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80031ba:	2b01      	cmp	r3, #1
 80031bc:	d101      	bne.n	80031c2 <HAL_PCD_EP_Open+0x98>
 80031be:	2302      	movs	r3, #2
 80031c0:	e00e      	b.n	80031e0 <HAL_PCD_EP_Open+0xb6>
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	2201      	movs	r2, #1
 80031c6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	68f9      	ldr	r1, [r7, #12]
 80031d0:	4618      	mov	r0, r3
 80031d2:	f004 fee3 	bl	8007f9c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	2200      	movs	r2, #0
 80031da:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 80031de:	7afb      	ldrb	r3, [r7, #11]
}
 80031e0:	4618      	mov	r0, r3
 80031e2:	3710      	adds	r7, #16
 80031e4:	46bd      	mov	sp, r7
 80031e6:	bd80      	pop	{r7, pc}

080031e8 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b084      	sub	sp, #16
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]
 80031f0:	460b      	mov	r3, r1
 80031f2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80031f4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	da0e      	bge.n	800321a <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80031fc:	78fb      	ldrb	r3, [r7, #3]
 80031fe:	f003 0207 	and.w	r2, r3, #7
 8003202:	4613      	mov	r3, r2
 8003204:	009b      	lsls	r3, r3, #2
 8003206:	4413      	add	r3, r2
 8003208:	00db      	lsls	r3, r3, #3
 800320a:	3310      	adds	r3, #16
 800320c:	687a      	ldr	r2, [r7, #4]
 800320e:	4413      	add	r3, r2
 8003210:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	2201      	movs	r2, #1
 8003216:	705a      	strb	r2, [r3, #1]
 8003218:	e00e      	b.n	8003238 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800321a:	78fb      	ldrb	r3, [r7, #3]
 800321c:	f003 0207 	and.w	r2, r3, #7
 8003220:	4613      	mov	r3, r2
 8003222:	009b      	lsls	r3, r3, #2
 8003224:	4413      	add	r3, r2
 8003226:	00db      	lsls	r3, r3, #3
 8003228:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800322c:	687a      	ldr	r2, [r7, #4]
 800322e:	4413      	add	r3, r2
 8003230:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	2200      	movs	r2, #0
 8003236:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8003238:	78fb      	ldrb	r3, [r7, #3]
 800323a:	f003 0307 	and.w	r3, r3, #7
 800323e:	b2da      	uxtb	r2, r3
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800324a:	2b01      	cmp	r3, #1
 800324c:	d101      	bne.n	8003252 <HAL_PCD_EP_Close+0x6a>
 800324e:	2302      	movs	r3, #2
 8003250:	e00e      	b.n	8003270 <HAL_PCD_EP_Close+0x88>
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	2201      	movs	r2, #1
 8003256:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	68f9      	ldr	r1, [r7, #12]
 8003260:	4618      	mov	r0, r3
 8003262:	f005 fb83 	bl	800896c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	2200      	movs	r2, #0
 800326a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 800326e:	2300      	movs	r3, #0
}
 8003270:	4618      	mov	r0, r3
 8003272:	3710      	adds	r7, #16
 8003274:	46bd      	mov	sp, r7
 8003276:	bd80      	pop	{r7, pc}

08003278 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b086      	sub	sp, #24
 800327c:	af00      	add	r7, sp, #0
 800327e:	60f8      	str	r0, [r7, #12]
 8003280:	607a      	str	r2, [r7, #4]
 8003282:	603b      	str	r3, [r7, #0]
 8003284:	460b      	mov	r3, r1
 8003286:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003288:	7afb      	ldrb	r3, [r7, #11]
 800328a:	f003 0207 	and.w	r2, r3, #7
 800328e:	4613      	mov	r3, r2
 8003290:	009b      	lsls	r3, r3, #2
 8003292:	4413      	add	r3, r2
 8003294:	00db      	lsls	r3, r3, #3
 8003296:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800329a:	68fa      	ldr	r2, [r7, #12]
 800329c:	4413      	add	r3, r2
 800329e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80032a0:	697b      	ldr	r3, [r7, #20]
 80032a2:	687a      	ldr	r2, [r7, #4]
 80032a4:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80032a6:	697b      	ldr	r3, [r7, #20]
 80032a8:	683a      	ldr	r2, [r7, #0]
 80032aa:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80032ac:	697b      	ldr	r3, [r7, #20]
 80032ae:	2200      	movs	r2, #0
 80032b0:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 80032b2:	697b      	ldr	r3, [r7, #20]
 80032b4:	2200      	movs	r2, #0
 80032b6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80032b8:	7afb      	ldrb	r3, [r7, #11]
 80032ba:	f003 0307 	and.w	r3, r3, #7
 80032be:	b2da      	uxtb	r2, r3
 80032c0:	697b      	ldr	r3, [r7, #20]
 80032c2:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	6979      	ldr	r1, [r7, #20]
 80032ca:	4618      	mov	r0, r3
 80032cc:	f005 fd3b 	bl	8008d46 <USB_EPStartXfer>

  return HAL_OK;
 80032d0:	2300      	movs	r3, #0
}
 80032d2:	4618      	mov	r0, r3
 80032d4:	3718      	adds	r7, #24
 80032d6:	46bd      	mov	sp, r7
 80032d8:	bd80      	pop	{r7, pc}

080032da <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80032da:	b480      	push	{r7}
 80032dc:	b083      	sub	sp, #12
 80032de:	af00      	add	r7, sp, #0
 80032e0:	6078      	str	r0, [r7, #4]
 80032e2:	460b      	mov	r3, r1
 80032e4:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80032e6:	78fb      	ldrb	r3, [r7, #3]
 80032e8:	f003 0207 	and.w	r2, r3, #7
 80032ec:	6879      	ldr	r1, [r7, #4]
 80032ee:	4613      	mov	r3, r2
 80032f0:	009b      	lsls	r3, r3, #2
 80032f2:	4413      	add	r3, r2
 80032f4:	00db      	lsls	r3, r3, #3
 80032f6:	440b      	add	r3, r1
 80032f8:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 80032fc:	681b      	ldr	r3, [r3, #0]
}
 80032fe:	4618      	mov	r0, r3
 8003300:	370c      	adds	r7, #12
 8003302:	46bd      	mov	sp, r7
 8003304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003308:	4770      	bx	lr

0800330a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800330a:	b580      	push	{r7, lr}
 800330c:	b086      	sub	sp, #24
 800330e:	af00      	add	r7, sp, #0
 8003310:	60f8      	str	r0, [r7, #12]
 8003312:	607a      	str	r2, [r7, #4]
 8003314:	603b      	str	r3, [r7, #0]
 8003316:	460b      	mov	r3, r1
 8003318:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800331a:	7afb      	ldrb	r3, [r7, #11]
 800331c:	f003 0207 	and.w	r2, r3, #7
 8003320:	4613      	mov	r3, r2
 8003322:	009b      	lsls	r3, r3, #2
 8003324:	4413      	add	r3, r2
 8003326:	00db      	lsls	r3, r3, #3
 8003328:	3310      	adds	r3, #16
 800332a:	68fa      	ldr	r2, [r7, #12]
 800332c:	4413      	add	r3, r2
 800332e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003330:	697b      	ldr	r3, [r7, #20]
 8003332:	687a      	ldr	r2, [r7, #4]
 8003334:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8003336:	697b      	ldr	r3, [r7, #20]
 8003338:	683a      	ldr	r2, [r7, #0]
 800333a:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 800333c:	697b      	ldr	r3, [r7, #20]
 800333e:	2201      	movs	r2, #1
 8003340:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8003344:	697b      	ldr	r3, [r7, #20]
 8003346:	683a      	ldr	r2, [r7, #0]
 8003348:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 800334a:	697b      	ldr	r3, [r7, #20]
 800334c:	2200      	movs	r2, #0
 800334e:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8003350:	697b      	ldr	r3, [r7, #20]
 8003352:	2201      	movs	r2, #1
 8003354:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003356:	7afb      	ldrb	r3, [r7, #11]
 8003358:	f003 0307 	and.w	r3, r3, #7
 800335c:	b2da      	uxtb	r2, r3
 800335e:	697b      	ldr	r3, [r7, #20]
 8003360:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	6979      	ldr	r1, [r7, #20]
 8003368:	4618      	mov	r0, r3
 800336a:	f005 fcec 	bl	8008d46 <USB_EPStartXfer>

  return HAL_OK;
 800336e:	2300      	movs	r3, #0
}
 8003370:	4618      	mov	r0, r3
 8003372:	3718      	adds	r7, #24
 8003374:	46bd      	mov	sp, r7
 8003376:	bd80      	pop	{r7, pc}

08003378 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b084      	sub	sp, #16
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
 8003380:	460b      	mov	r3, r1
 8003382:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003384:	78fb      	ldrb	r3, [r7, #3]
 8003386:	f003 0307 	and.w	r3, r3, #7
 800338a:	687a      	ldr	r2, [r7, #4]
 800338c:	7912      	ldrb	r2, [r2, #4]
 800338e:	4293      	cmp	r3, r2
 8003390:	d901      	bls.n	8003396 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003392:	2301      	movs	r3, #1
 8003394:	e03e      	b.n	8003414 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003396:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800339a:	2b00      	cmp	r3, #0
 800339c:	da0e      	bge.n	80033bc <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800339e:	78fb      	ldrb	r3, [r7, #3]
 80033a0:	f003 0207 	and.w	r2, r3, #7
 80033a4:	4613      	mov	r3, r2
 80033a6:	009b      	lsls	r3, r3, #2
 80033a8:	4413      	add	r3, r2
 80033aa:	00db      	lsls	r3, r3, #3
 80033ac:	3310      	adds	r3, #16
 80033ae:	687a      	ldr	r2, [r7, #4]
 80033b0:	4413      	add	r3, r2
 80033b2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	2201      	movs	r2, #1
 80033b8:	705a      	strb	r2, [r3, #1]
 80033ba:	e00c      	b.n	80033d6 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80033bc:	78fa      	ldrb	r2, [r7, #3]
 80033be:	4613      	mov	r3, r2
 80033c0:	009b      	lsls	r3, r3, #2
 80033c2:	4413      	add	r3, r2
 80033c4:	00db      	lsls	r3, r3, #3
 80033c6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80033ca:	687a      	ldr	r2, [r7, #4]
 80033cc:	4413      	add	r3, r2
 80033ce:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	2200      	movs	r2, #0
 80033d4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	2201      	movs	r2, #1
 80033da:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80033dc:	78fb      	ldrb	r3, [r7, #3]
 80033de:	f003 0307 	and.w	r3, r3, #7
 80033e2:	b2da      	uxtb	r2, r3
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80033ee:	2b01      	cmp	r3, #1
 80033f0:	d101      	bne.n	80033f6 <HAL_PCD_EP_SetStall+0x7e>
 80033f2:	2302      	movs	r3, #2
 80033f4:	e00e      	b.n	8003414 <HAL_PCD_EP_SetStall+0x9c>
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	2201      	movs	r2, #1
 80033fa:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	68f9      	ldr	r1, [r7, #12]
 8003404:	4618      	mov	r0, r3
 8003406:	f006 fa4d 	bl	80098a4 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	2200      	movs	r2, #0
 800340e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8003412:	2300      	movs	r3, #0
}
 8003414:	4618      	mov	r0, r3
 8003416:	3710      	adds	r7, #16
 8003418:	46bd      	mov	sp, r7
 800341a:	bd80      	pop	{r7, pc}

0800341c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b084      	sub	sp, #16
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
 8003424:	460b      	mov	r3, r1
 8003426:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003428:	78fb      	ldrb	r3, [r7, #3]
 800342a:	f003 030f 	and.w	r3, r3, #15
 800342e:	687a      	ldr	r2, [r7, #4]
 8003430:	7912      	ldrb	r2, [r2, #4]
 8003432:	4293      	cmp	r3, r2
 8003434:	d901      	bls.n	800343a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003436:	2301      	movs	r3, #1
 8003438:	e040      	b.n	80034bc <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800343a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800343e:	2b00      	cmp	r3, #0
 8003440:	da0e      	bge.n	8003460 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003442:	78fb      	ldrb	r3, [r7, #3]
 8003444:	f003 0207 	and.w	r2, r3, #7
 8003448:	4613      	mov	r3, r2
 800344a:	009b      	lsls	r3, r3, #2
 800344c:	4413      	add	r3, r2
 800344e:	00db      	lsls	r3, r3, #3
 8003450:	3310      	adds	r3, #16
 8003452:	687a      	ldr	r2, [r7, #4]
 8003454:	4413      	add	r3, r2
 8003456:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	2201      	movs	r2, #1
 800345c:	705a      	strb	r2, [r3, #1]
 800345e:	e00e      	b.n	800347e <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003460:	78fb      	ldrb	r3, [r7, #3]
 8003462:	f003 0207 	and.w	r2, r3, #7
 8003466:	4613      	mov	r3, r2
 8003468:	009b      	lsls	r3, r3, #2
 800346a:	4413      	add	r3, r2
 800346c:	00db      	lsls	r3, r3, #3
 800346e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003472:	687a      	ldr	r2, [r7, #4]
 8003474:	4413      	add	r3, r2
 8003476:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	2200      	movs	r2, #0
 800347c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	2200      	movs	r2, #0
 8003482:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003484:	78fb      	ldrb	r3, [r7, #3]
 8003486:	f003 0307 	and.w	r3, r3, #7
 800348a:	b2da      	uxtb	r2, r3
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003496:	2b01      	cmp	r3, #1
 8003498:	d101      	bne.n	800349e <HAL_PCD_EP_ClrStall+0x82>
 800349a:	2302      	movs	r3, #2
 800349c:	e00e      	b.n	80034bc <HAL_PCD_EP_ClrStall+0xa0>
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	2201      	movs	r2, #1
 80034a2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	68f9      	ldr	r1, [r7, #12]
 80034ac:	4618      	mov	r0, r3
 80034ae:	f006 fa4a 	bl	8009946 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	2200      	movs	r2, #0
 80034b6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80034ba:	2300      	movs	r3, #0
}
 80034bc:	4618      	mov	r0, r3
 80034be:	3710      	adds	r7, #16
 80034c0:	46bd      	mov	sp, r7
 80034c2:	bd80      	pop	{r7, pc}

080034c4 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 80034c4:	b580      	push	{r7, lr}
 80034c6:	b092      	sub	sp, #72	@ 0x48
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80034cc:	e333      	b.n	8003b36 <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80034d6:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 80034d8:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80034da:	b2db      	uxtb	r3, r3
 80034dc:	f003 030f 	and.w	r3, r3, #15
 80034e0:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 80034e4:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	f040 8108 	bne.w	80036fe <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 80034ee:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80034f0:	f003 0310 	and.w	r3, r3, #16
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d14c      	bne.n	8003592 <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	881b      	ldrh	r3, [r3, #0]
 80034fe:	b29b      	uxth	r3, r3
 8003500:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8003504:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003508:	813b      	strh	r3, [r7, #8]
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681a      	ldr	r2, [r3, #0]
 800350e:	893b      	ldrh	r3, [r7, #8]
 8003510:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003514:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003518:	b29b      	uxth	r3, r3
 800351a:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	3310      	adds	r3, #16
 8003520:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800352a:	b29b      	uxth	r3, r3
 800352c:	461a      	mov	r2, r3
 800352e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003530:	781b      	ldrb	r3, [r3, #0]
 8003532:	00db      	lsls	r3, r3, #3
 8003534:	4413      	add	r3, r2
 8003536:	687a      	ldr	r2, [r7, #4]
 8003538:	6812      	ldr	r2, [r2, #0]
 800353a:	4413      	add	r3, r2
 800353c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003540:	881b      	ldrh	r3, [r3, #0]
 8003542:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003546:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003548:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800354a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800354c:	695a      	ldr	r2, [r3, #20]
 800354e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003550:	69db      	ldr	r3, [r3, #28]
 8003552:	441a      	add	r2, r3
 8003554:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003556:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8003558:	2100      	movs	r1, #0
 800355a:	6878      	ldr	r0, [r7, #4]
 800355c:	f00a fc45 	bl	800ddea <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	7b1b      	ldrb	r3, [r3, #12]
 8003564:	b2db      	uxtb	r3, r3
 8003566:	2b00      	cmp	r3, #0
 8003568:	f000 82e5 	beq.w	8003b36 <PCD_EP_ISR_Handler+0x672>
 800356c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800356e:	699b      	ldr	r3, [r3, #24]
 8003570:	2b00      	cmp	r3, #0
 8003572:	f040 82e0 	bne.w	8003b36 <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	7b1b      	ldrb	r3, [r3, #12]
 800357a:	b2db      	uxtb	r3, r3
 800357c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003580:	b2da      	uxtb	r2, r3
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	2200      	movs	r2, #0
 800358e:	731a      	strb	r2, [r3, #12]
 8003590:	e2d1      	b.n	8003b36 <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003598:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	881b      	ldrh	r3, [r3, #0]
 80035a0:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 80035a2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80035a4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d032      	beq.n	8003612 <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80035b4:	b29b      	uxth	r3, r3
 80035b6:	461a      	mov	r2, r3
 80035b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80035ba:	781b      	ldrb	r3, [r3, #0]
 80035bc:	00db      	lsls	r3, r3, #3
 80035be:	4413      	add	r3, r2
 80035c0:	687a      	ldr	r2, [r7, #4]
 80035c2:	6812      	ldr	r2, [r2, #0]
 80035c4:	4413      	add	r3, r2
 80035c6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80035ca:	881b      	ldrh	r3, [r3, #0]
 80035cc:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80035d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80035d2:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6818      	ldr	r0, [r3, #0]
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 80035de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80035e0:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 80035e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80035e4:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80035e6:	b29b      	uxth	r3, r3
 80035e8:	f006 fad4 	bl	8009b94 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	881b      	ldrh	r3, [r3, #0]
 80035f2:	b29a      	uxth	r2, r3
 80035f4:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80035f8:	4013      	ands	r3, r2
 80035fa:	817b      	strh	r3, [r7, #10]
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	897a      	ldrh	r2, [r7, #10]
 8003602:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003606:	b292      	uxth	r2, r2
 8003608:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800360a:	6878      	ldr	r0, [r7, #4]
 800360c:	f00a fbc0 	bl	800dd90 <HAL_PCD_SetupStageCallback>
 8003610:	e291      	b.n	8003b36 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003612:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8003616:	2b00      	cmp	r3, #0
 8003618:	f280 828d 	bge.w	8003b36 <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	881b      	ldrh	r3, [r3, #0]
 8003622:	b29a      	uxth	r2, r3
 8003624:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8003628:	4013      	ands	r3, r2
 800362a:	81fb      	strh	r3, [r7, #14]
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	89fa      	ldrh	r2, [r7, #14]
 8003632:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003636:	b292      	uxth	r2, r2
 8003638:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003642:	b29b      	uxth	r3, r3
 8003644:	461a      	mov	r2, r3
 8003646:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003648:	781b      	ldrb	r3, [r3, #0]
 800364a:	00db      	lsls	r3, r3, #3
 800364c:	4413      	add	r3, r2
 800364e:	687a      	ldr	r2, [r7, #4]
 8003650:	6812      	ldr	r2, [r2, #0]
 8003652:	4413      	add	r3, r2
 8003654:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003658:	881b      	ldrh	r3, [r3, #0]
 800365a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800365e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003660:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8003662:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003664:	69db      	ldr	r3, [r3, #28]
 8003666:	2b00      	cmp	r3, #0
 8003668:	d019      	beq.n	800369e <PCD_EP_ISR_Handler+0x1da>
 800366a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800366c:	695b      	ldr	r3, [r3, #20]
 800366e:	2b00      	cmp	r3, #0
 8003670:	d015      	beq.n	800369e <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6818      	ldr	r0, [r3, #0]
 8003676:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003678:	6959      	ldr	r1, [r3, #20]
 800367a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800367c:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 800367e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003680:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003682:	b29b      	uxth	r3, r3
 8003684:	f006 fa86 	bl	8009b94 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8003688:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800368a:	695a      	ldr	r2, [r3, #20]
 800368c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800368e:	69db      	ldr	r3, [r3, #28]
 8003690:	441a      	add	r2, r3
 8003692:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003694:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8003696:	2100      	movs	r1, #0
 8003698:	6878      	ldr	r0, [r7, #4]
 800369a:	f00a fb8b 	bl	800ddb4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	881b      	ldrh	r3, [r3, #0]
 80036a4:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 80036a6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80036a8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	f040 8242 	bne.w	8003b36 <PCD_EP_ISR_Handler+0x672>
 80036b2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80036b4:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80036b8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80036bc:	f000 823b 	beq.w	8003b36 <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	881b      	ldrh	r3, [r3, #0]
 80036c6:	b29b      	uxth	r3, r3
 80036c8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80036cc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80036d0:	81bb      	strh	r3, [r7, #12]
 80036d2:	89bb      	ldrh	r3, [r7, #12]
 80036d4:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80036d8:	81bb      	strh	r3, [r7, #12]
 80036da:	89bb      	ldrh	r3, [r7, #12]
 80036dc:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80036e0:	81bb      	strh	r3, [r7, #12]
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681a      	ldr	r2, [r3, #0]
 80036e6:	89bb      	ldrh	r3, [r7, #12]
 80036e8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80036ec:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80036f0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80036f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80036f8:	b29b      	uxth	r3, r3
 80036fa:	8013      	strh	r3, [r2, #0]
 80036fc:	e21b      	b.n	8003b36 <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	461a      	mov	r2, r3
 8003704:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8003708:	009b      	lsls	r3, r3, #2
 800370a:	4413      	add	r3, r2
 800370c:	881b      	ldrh	r3, [r3, #0]
 800370e:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003710:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8003714:	2b00      	cmp	r3, #0
 8003716:	f280 80f1 	bge.w	80038fc <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	461a      	mov	r2, r3
 8003720:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8003724:	009b      	lsls	r3, r3, #2
 8003726:	4413      	add	r3, r2
 8003728:	881b      	ldrh	r3, [r3, #0]
 800372a:	b29a      	uxth	r2, r3
 800372c:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8003730:	4013      	ands	r3, r2
 8003732:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	461a      	mov	r2, r3
 800373a:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800373e:	009b      	lsls	r3, r3, #2
 8003740:	4413      	add	r3, r2
 8003742:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003744:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003748:	b292      	uxth	r2, r2
 800374a:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800374c:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8003750:	4613      	mov	r3, r2
 8003752:	009b      	lsls	r3, r3, #2
 8003754:	4413      	add	r3, r2
 8003756:	00db      	lsls	r3, r3, #3
 8003758:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800375c:	687a      	ldr	r2, [r7, #4]
 800375e:	4413      	add	r3, r2
 8003760:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8003762:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003764:	7b1b      	ldrb	r3, [r3, #12]
 8003766:	2b00      	cmp	r3, #0
 8003768:	d123      	bne.n	80037b2 <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003772:	b29b      	uxth	r3, r3
 8003774:	461a      	mov	r2, r3
 8003776:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003778:	781b      	ldrb	r3, [r3, #0]
 800377a:	00db      	lsls	r3, r3, #3
 800377c:	4413      	add	r3, r2
 800377e:	687a      	ldr	r2, [r7, #4]
 8003780:	6812      	ldr	r2, [r2, #0]
 8003782:	4413      	add	r3, r2
 8003784:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003788:	881b      	ldrh	r3, [r3, #0]
 800378a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800378e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 8003792:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003796:	2b00      	cmp	r3, #0
 8003798:	f000 808b 	beq.w	80038b2 <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	6818      	ldr	r0, [r3, #0]
 80037a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80037a2:	6959      	ldr	r1, [r3, #20]
 80037a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80037a6:	88da      	ldrh	r2, [r3, #6]
 80037a8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80037ac:	f006 f9f2 	bl	8009b94 <USB_ReadPMA>
 80037b0:	e07f      	b.n	80038b2 <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 80037b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80037b4:	78db      	ldrb	r3, [r3, #3]
 80037b6:	2b02      	cmp	r3, #2
 80037b8:	d109      	bne.n	80037ce <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80037ba:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80037bc:	461a      	mov	r2, r3
 80037be:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80037c0:	6878      	ldr	r0, [r7, #4]
 80037c2:	f000 f9c6 	bl	8003b52 <HAL_PCD_EP_DB_Receive>
 80037c6:	4603      	mov	r3, r0
 80037c8:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 80037cc:	e071      	b.n	80038b2 <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	461a      	mov	r2, r3
 80037d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80037d6:	781b      	ldrb	r3, [r3, #0]
 80037d8:	009b      	lsls	r3, r3, #2
 80037da:	4413      	add	r3, r2
 80037dc:	881b      	ldrh	r3, [r3, #0]
 80037de:	b29b      	uxth	r3, r3
 80037e0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80037e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80037e8:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	461a      	mov	r2, r3
 80037f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80037f2:	781b      	ldrb	r3, [r3, #0]
 80037f4:	009b      	lsls	r3, r3, #2
 80037f6:	441a      	add	r2, r3
 80037f8:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80037fa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80037fe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003802:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003806:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800380a:	b29b      	uxth	r3, r3
 800380c:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	461a      	mov	r2, r3
 8003814:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003816:	781b      	ldrb	r3, [r3, #0]
 8003818:	009b      	lsls	r3, r3, #2
 800381a:	4413      	add	r3, r2
 800381c:	881b      	ldrh	r3, [r3, #0]
 800381e:	b29b      	uxth	r3, r3
 8003820:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003824:	2b00      	cmp	r3, #0
 8003826:	d022      	beq.n	800386e <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003830:	b29b      	uxth	r3, r3
 8003832:	461a      	mov	r2, r3
 8003834:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003836:	781b      	ldrb	r3, [r3, #0]
 8003838:	00db      	lsls	r3, r3, #3
 800383a:	4413      	add	r3, r2
 800383c:	687a      	ldr	r2, [r7, #4]
 800383e:	6812      	ldr	r2, [r2, #0]
 8003840:	4413      	add	r3, r2
 8003842:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003846:	881b      	ldrh	r3, [r3, #0]
 8003848:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800384c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8003850:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003854:	2b00      	cmp	r3, #0
 8003856:	d02c      	beq.n	80038b2 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	6818      	ldr	r0, [r3, #0]
 800385c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800385e:	6959      	ldr	r1, [r3, #20]
 8003860:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003862:	891a      	ldrh	r2, [r3, #8]
 8003864:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003868:	f006 f994 	bl	8009b94 <USB_ReadPMA>
 800386c:	e021      	b.n	80038b2 <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003876:	b29b      	uxth	r3, r3
 8003878:	461a      	mov	r2, r3
 800387a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800387c:	781b      	ldrb	r3, [r3, #0]
 800387e:	00db      	lsls	r3, r3, #3
 8003880:	4413      	add	r3, r2
 8003882:	687a      	ldr	r2, [r7, #4]
 8003884:	6812      	ldr	r2, [r2, #0]
 8003886:	4413      	add	r3, r2
 8003888:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800388c:	881b      	ldrh	r3, [r3, #0]
 800388e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003892:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8003896:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800389a:	2b00      	cmp	r3, #0
 800389c:	d009      	beq.n	80038b2 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6818      	ldr	r0, [r3, #0]
 80038a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038a4:	6959      	ldr	r1, [r3, #20]
 80038a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038a8:	895a      	ldrh	r2, [r3, #10]
 80038aa:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80038ae:	f006 f971 	bl	8009b94 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 80038b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038b4:	69da      	ldr	r2, [r3, #28]
 80038b6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80038ba:	441a      	add	r2, r3
 80038bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038be:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80038c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038c2:	695a      	ldr	r2, [r3, #20]
 80038c4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80038c8:	441a      	add	r2, r3
 80038ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038cc:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80038ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038d0:	699b      	ldr	r3, [r3, #24]
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d005      	beq.n	80038e2 <PCD_EP_ISR_Handler+0x41e>
 80038d6:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 80038da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038dc:	691b      	ldr	r3, [r3, #16]
 80038de:	429a      	cmp	r2, r3
 80038e0:	d206      	bcs.n	80038f0 <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80038e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038e4:	781b      	ldrb	r3, [r3, #0]
 80038e6:	4619      	mov	r1, r3
 80038e8:	6878      	ldr	r0, [r7, #4]
 80038ea:	f00a fa63 	bl	800ddb4 <HAL_PCD_DataOutStageCallback>
 80038ee:	e005      	b.n	80038fc <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80038f6:	4618      	mov	r0, r3
 80038f8:	f005 fa25 	bl	8008d46 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 80038fc:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80038fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003902:	2b00      	cmp	r3, #0
 8003904:	f000 8117 	beq.w	8003b36 <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 8003908:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800390c:	4613      	mov	r3, r2
 800390e:	009b      	lsls	r3, r3, #2
 8003910:	4413      	add	r3, r2
 8003912:	00db      	lsls	r3, r3, #3
 8003914:	3310      	adds	r3, #16
 8003916:	687a      	ldr	r2, [r7, #4]
 8003918:	4413      	add	r3, r2
 800391a:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	461a      	mov	r2, r3
 8003922:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8003926:	009b      	lsls	r3, r3, #2
 8003928:	4413      	add	r3, r2
 800392a:	881b      	ldrh	r3, [r3, #0]
 800392c:	b29b      	uxth	r3, r3
 800392e:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8003932:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003936:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	461a      	mov	r2, r3
 800393e:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8003942:	009b      	lsls	r3, r3, #2
 8003944:	441a      	add	r2, r3
 8003946:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8003948:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800394c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003950:	b29b      	uxth	r3, r3
 8003952:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8003954:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003956:	78db      	ldrb	r3, [r3, #3]
 8003958:	2b01      	cmp	r3, #1
 800395a:	f040 80a1 	bne.w	8003aa0 <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 800395e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003960:	2200      	movs	r2, #0
 8003962:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8003964:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003966:	7b1b      	ldrb	r3, [r3, #12]
 8003968:	2b00      	cmp	r3, #0
 800396a:	f000 8092 	beq.w	8003a92 <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800396e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003970:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003974:	2b00      	cmp	r3, #0
 8003976:	d046      	beq.n	8003a06 <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003978:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800397a:	785b      	ldrb	r3, [r3, #1]
 800397c:	2b00      	cmp	r3, #0
 800397e:	d126      	bne.n	80039ce <PCD_EP_ISR_Handler+0x50a>
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	617b      	str	r3, [r7, #20]
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800398e:	b29b      	uxth	r3, r3
 8003990:	461a      	mov	r2, r3
 8003992:	697b      	ldr	r3, [r7, #20]
 8003994:	4413      	add	r3, r2
 8003996:	617b      	str	r3, [r7, #20]
 8003998:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800399a:	781b      	ldrb	r3, [r3, #0]
 800399c:	00da      	lsls	r2, r3, #3
 800399e:	697b      	ldr	r3, [r7, #20]
 80039a0:	4413      	add	r3, r2
 80039a2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80039a6:	613b      	str	r3, [r7, #16]
 80039a8:	693b      	ldr	r3, [r7, #16]
 80039aa:	881b      	ldrh	r3, [r3, #0]
 80039ac:	b29b      	uxth	r3, r3
 80039ae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80039b2:	b29a      	uxth	r2, r3
 80039b4:	693b      	ldr	r3, [r7, #16]
 80039b6:	801a      	strh	r2, [r3, #0]
 80039b8:	693b      	ldr	r3, [r7, #16]
 80039ba:	881b      	ldrh	r3, [r3, #0]
 80039bc:	b29b      	uxth	r3, r3
 80039be:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80039c2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80039c6:	b29a      	uxth	r2, r3
 80039c8:	693b      	ldr	r3, [r7, #16]
 80039ca:	801a      	strh	r2, [r3, #0]
 80039cc:	e061      	b.n	8003a92 <PCD_EP_ISR_Handler+0x5ce>
 80039ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80039d0:	785b      	ldrb	r3, [r3, #1]
 80039d2:	2b01      	cmp	r3, #1
 80039d4:	d15d      	bne.n	8003a92 <PCD_EP_ISR_Handler+0x5ce>
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	61fb      	str	r3, [r7, #28]
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80039e4:	b29b      	uxth	r3, r3
 80039e6:	461a      	mov	r2, r3
 80039e8:	69fb      	ldr	r3, [r7, #28]
 80039ea:	4413      	add	r3, r2
 80039ec:	61fb      	str	r3, [r7, #28]
 80039ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80039f0:	781b      	ldrb	r3, [r3, #0]
 80039f2:	00da      	lsls	r2, r3, #3
 80039f4:	69fb      	ldr	r3, [r7, #28]
 80039f6:	4413      	add	r3, r2
 80039f8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80039fc:	61bb      	str	r3, [r7, #24]
 80039fe:	69bb      	ldr	r3, [r7, #24]
 8003a00:	2200      	movs	r2, #0
 8003a02:	801a      	strh	r2, [r3, #0]
 8003a04:	e045      	b.n	8003a92 <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003a0c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003a0e:	785b      	ldrb	r3, [r3, #1]
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d126      	bne.n	8003a62 <PCD_EP_ISR_Handler+0x59e>
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003a22:	b29b      	uxth	r3, r3
 8003a24:	461a      	mov	r2, r3
 8003a26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a28:	4413      	add	r3, r2
 8003a2a:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a2c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003a2e:	781b      	ldrb	r3, [r3, #0]
 8003a30:	00da      	lsls	r2, r3, #3
 8003a32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a34:	4413      	add	r3, r2
 8003a36:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003a3a:	623b      	str	r3, [r7, #32]
 8003a3c:	6a3b      	ldr	r3, [r7, #32]
 8003a3e:	881b      	ldrh	r3, [r3, #0]
 8003a40:	b29b      	uxth	r3, r3
 8003a42:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003a46:	b29a      	uxth	r2, r3
 8003a48:	6a3b      	ldr	r3, [r7, #32]
 8003a4a:	801a      	strh	r2, [r3, #0]
 8003a4c:	6a3b      	ldr	r3, [r7, #32]
 8003a4e:	881b      	ldrh	r3, [r3, #0]
 8003a50:	b29b      	uxth	r3, r3
 8003a52:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003a56:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003a5a:	b29a      	uxth	r2, r3
 8003a5c:	6a3b      	ldr	r3, [r7, #32]
 8003a5e:	801a      	strh	r2, [r3, #0]
 8003a60:	e017      	b.n	8003a92 <PCD_EP_ISR_Handler+0x5ce>
 8003a62:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003a64:	785b      	ldrb	r3, [r3, #1]
 8003a66:	2b01      	cmp	r3, #1
 8003a68:	d113      	bne.n	8003a92 <PCD_EP_ISR_Handler+0x5ce>
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003a72:	b29b      	uxth	r3, r3
 8003a74:	461a      	mov	r2, r3
 8003a76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a78:	4413      	add	r3, r2
 8003a7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003a7c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003a7e:	781b      	ldrb	r3, [r3, #0]
 8003a80:	00da      	lsls	r2, r3, #3
 8003a82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a84:	4413      	add	r3, r2
 8003a86:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003a8a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003a8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a8e:	2200      	movs	r2, #0
 8003a90:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003a92:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003a94:	781b      	ldrb	r3, [r3, #0]
 8003a96:	4619      	mov	r1, r3
 8003a98:	6878      	ldr	r0, [r7, #4]
 8003a9a:	f00a f9a6 	bl	800ddea <HAL_PCD_DataInStageCallback>
 8003a9e:	e04a      	b.n	8003b36 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8003aa0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003aa2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d13f      	bne.n	8003b2a <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003ab2:	b29b      	uxth	r3, r3
 8003ab4:	461a      	mov	r2, r3
 8003ab6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003ab8:	781b      	ldrb	r3, [r3, #0]
 8003aba:	00db      	lsls	r3, r3, #3
 8003abc:	4413      	add	r3, r2
 8003abe:	687a      	ldr	r2, [r7, #4]
 8003ac0:	6812      	ldr	r2, [r2, #0]
 8003ac2:	4413      	add	r3, r2
 8003ac4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003ac8:	881b      	ldrh	r3, [r3, #0]
 8003aca:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003ace:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 8003ad0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003ad2:	699a      	ldr	r2, [r3, #24]
 8003ad4:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8003ad6:	429a      	cmp	r2, r3
 8003ad8:	d906      	bls.n	8003ae8 <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 8003ada:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003adc:	699a      	ldr	r2, [r3, #24]
 8003ade:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8003ae0:	1ad2      	subs	r2, r2, r3
 8003ae2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003ae4:	619a      	str	r2, [r3, #24]
 8003ae6:	e002      	b.n	8003aee <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 8003ae8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003aea:	2200      	movs	r2, #0
 8003aec:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8003aee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003af0:	699b      	ldr	r3, [r3, #24]
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d106      	bne.n	8003b04 <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003af6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003af8:	781b      	ldrb	r3, [r3, #0]
 8003afa:	4619      	mov	r1, r3
 8003afc:	6878      	ldr	r0, [r7, #4]
 8003afe:	f00a f974 	bl	800ddea <HAL_PCD_DataInStageCallback>
 8003b02:	e018      	b.n	8003b36 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8003b04:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b06:	695a      	ldr	r2, [r3, #20]
 8003b08:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8003b0a:	441a      	add	r2, r3
 8003b0c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b0e:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8003b10:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b12:	69da      	ldr	r2, [r3, #28]
 8003b14:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8003b16:	441a      	add	r2, r3
 8003b18:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b1a:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003b22:	4618      	mov	r0, r3
 8003b24:	f005 f90f 	bl	8008d46 <USB_EPStartXfer>
 8003b28:	e005      	b.n	8003b36 <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8003b2a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003b2c:	461a      	mov	r2, r3
 8003b2e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003b30:	6878      	ldr	r0, [r7, #4]
 8003b32:	f000 f917 	bl	8003d64 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003b3e:	b29b      	uxth	r3, r3
 8003b40:	b21b      	sxth	r3, r3
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	f6ff acc3 	blt.w	80034ce <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8003b48:	2300      	movs	r3, #0
}
 8003b4a:	4618      	mov	r0, r3
 8003b4c:	3748      	adds	r7, #72	@ 0x48
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	bd80      	pop	{r7, pc}

08003b52 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8003b52:	b580      	push	{r7, lr}
 8003b54:	b088      	sub	sp, #32
 8003b56:	af00      	add	r7, sp, #0
 8003b58:	60f8      	str	r0, [r7, #12]
 8003b5a:	60b9      	str	r1, [r7, #8]
 8003b5c:	4613      	mov	r3, r2
 8003b5e:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003b60:	88fb      	ldrh	r3, [r7, #6]
 8003b62:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d07c      	beq.n	8003c64 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003b72:	b29b      	uxth	r3, r3
 8003b74:	461a      	mov	r2, r3
 8003b76:	68bb      	ldr	r3, [r7, #8]
 8003b78:	781b      	ldrb	r3, [r3, #0]
 8003b7a:	00db      	lsls	r3, r3, #3
 8003b7c:	4413      	add	r3, r2
 8003b7e:	68fa      	ldr	r2, [r7, #12]
 8003b80:	6812      	ldr	r2, [r2, #0]
 8003b82:	4413      	add	r3, r2
 8003b84:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003b88:	881b      	ldrh	r3, [r3, #0]
 8003b8a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003b8e:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8003b90:	68bb      	ldr	r3, [r7, #8]
 8003b92:	699a      	ldr	r2, [r3, #24]
 8003b94:	8b7b      	ldrh	r3, [r7, #26]
 8003b96:	429a      	cmp	r2, r3
 8003b98:	d306      	bcc.n	8003ba8 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 8003b9a:	68bb      	ldr	r3, [r7, #8]
 8003b9c:	699a      	ldr	r2, [r3, #24]
 8003b9e:	8b7b      	ldrh	r3, [r7, #26]
 8003ba0:	1ad2      	subs	r2, r2, r3
 8003ba2:	68bb      	ldr	r3, [r7, #8]
 8003ba4:	619a      	str	r2, [r3, #24]
 8003ba6:	e002      	b.n	8003bae <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 8003ba8:	68bb      	ldr	r3, [r7, #8]
 8003baa:	2200      	movs	r2, #0
 8003bac:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8003bae:	68bb      	ldr	r3, [r7, #8]
 8003bb0:	699b      	ldr	r3, [r3, #24]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d123      	bne.n	8003bfe <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	461a      	mov	r2, r3
 8003bbc:	68bb      	ldr	r3, [r7, #8]
 8003bbe:	781b      	ldrb	r3, [r3, #0]
 8003bc0:	009b      	lsls	r3, r3, #2
 8003bc2:	4413      	add	r3, r2
 8003bc4:	881b      	ldrh	r3, [r3, #0]
 8003bc6:	b29b      	uxth	r3, r3
 8003bc8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003bcc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003bd0:	833b      	strh	r3, [r7, #24]
 8003bd2:	8b3b      	ldrh	r3, [r7, #24]
 8003bd4:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8003bd8:	833b      	strh	r3, [r7, #24]
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	461a      	mov	r2, r3
 8003be0:	68bb      	ldr	r3, [r7, #8]
 8003be2:	781b      	ldrb	r3, [r3, #0]
 8003be4:	009b      	lsls	r3, r3, #2
 8003be6:	441a      	add	r2, r3
 8003be8:	8b3b      	ldrh	r3, [r7, #24]
 8003bea:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003bee:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003bf2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003bf6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003bfa:	b29b      	uxth	r3, r3
 8003bfc:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003bfe:	88fb      	ldrh	r3, [r7, #6]
 8003c00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d01f      	beq.n	8003c48 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	461a      	mov	r2, r3
 8003c0e:	68bb      	ldr	r3, [r7, #8]
 8003c10:	781b      	ldrb	r3, [r3, #0]
 8003c12:	009b      	lsls	r3, r3, #2
 8003c14:	4413      	add	r3, r2
 8003c16:	881b      	ldrh	r3, [r3, #0]
 8003c18:	b29b      	uxth	r3, r3
 8003c1a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003c1e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003c22:	82fb      	strh	r3, [r7, #22]
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	461a      	mov	r2, r3
 8003c2a:	68bb      	ldr	r3, [r7, #8]
 8003c2c:	781b      	ldrb	r3, [r3, #0]
 8003c2e:	009b      	lsls	r3, r3, #2
 8003c30:	441a      	add	r2, r3
 8003c32:	8afb      	ldrh	r3, [r7, #22]
 8003c34:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003c38:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003c3c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003c40:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8003c44:	b29b      	uxth	r3, r3
 8003c46:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8003c48:	8b7b      	ldrh	r3, [r7, #26]
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	f000 8085 	beq.w	8003d5a <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	6818      	ldr	r0, [r3, #0]
 8003c54:	68bb      	ldr	r3, [r7, #8]
 8003c56:	6959      	ldr	r1, [r3, #20]
 8003c58:	68bb      	ldr	r3, [r7, #8]
 8003c5a:	891a      	ldrh	r2, [r3, #8]
 8003c5c:	8b7b      	ldrh	r3, [r7, #26]
 8003c5e:	f005 ff99 	bl	8009b94 <USB_ReadPMA>
 8003c62:	e07a      	b.n	8003d5a <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003c6c:	b29b      	uxth	r3, r3
 8003c6e:	461a      	mov	r2, r3
 8003c70:	68bb      	ldr	r3, [r7, #8]
 8003c72:	781b      	ldrb	r3, [r3, #0]
 8003c74:	00db      	lsls	r3, r3, #3
 8003c76:	4413      	add	r3, r2
 8003c78:	68fa      	ldr	r2, [r7, #12]
 8003c7a:	6812      	ldr	r2, [r2, #0]
 8003c7c:	4413      	add	r3, r2
 8003c7e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003c82:	881b      	ldrh	r3, [r3, #0]
 8003c84:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003c88:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8003c8a:	68bb      	ldr	r3, [r7, #8]
 8003c8c:	699a      	ldr	r2, [r3, #24]
 8003c8e:	8b7b      	ldrh	r3, [r7, #26]
 8003c90:	429a      	cmp	r2, r3
 8003c92:	d306      	bcc.n	8003ca2 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 8003c94:	68bb      	ldr	r3, [r7, #8]
 8003c96:	699a      	ldr	r2, [r3, #24]
 8003c98:	8b7b      	ldrh	r3, [r7, #26]
 8003c9a:	1ad2      	subs	r2, r2, r3
 8003c9c:	68bb      	ldr	r3, [r7, #8]
 8003c9e:	619a      	str	r2, [r3, #24]
 8003ca0:	e002      	b.n	8003ca8 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8003ca2:	68bb      	ldr	r3, [r7, #8]
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8003ca8:	68bb      	ldr	r3, [r7, #8]
 8003caa:	699b      	ldr	r3, [r3, #24]
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d123      	bne.n	8003cf8 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	461a      	mov	r2, r3
 8003cb6:	68bb      	ldr	r3, [r7, #8]
 8003cb8:	781b      	ldrb	r3, [r3, #0]
 8003cba:	009b      	lsls	r3, r3, #2
 8003cbc:	4413      	add	r3, r2
 8003cbe:	881b      	ldrh	r3, [r3, #0]
 8003cc0:	b29b      	uxth	r3, r3
 8003cc2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003cc6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003cca:	83fb      	strh	r3, [r7, #30]
 8003ccc:	8bfb      	ldrh	r3, [r7, #30]
 8003cce:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8003cd2:	83fb      	strh	r3, [r7, #30]
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	461a      	mov	r2, r3
 8003cda:	68bb      	ldr	r3, [r7, #8]
 8003cdc:	781b      	ldrb	r3, [r3, #0]
 8003cde:	009b      	lsls	r3, r3, #2
 8003ce0:	441a      	add	r2, r3
 8003ce2:	8bfb      	ldrh	r3, [r7, #30]
 8003ce4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003ce8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003cec:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003cf0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003cf4:	b29b      	uxth	r3, r3
 8003cf6:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8003cf8:	88fb      	ldrh	r3, [r7, #6]
 8003cfa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d11f      	bne.n	8003d42 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	461a      	mov	r2, r3
 8003d08:	68bb      	ldr	r3, [r7, #8]
 8003d0a:	781b      	ldrb	r3, [r3, #0]
 8003d0c:	009b      	lsls	r3, r3, #2
 8003d0e:	4413      	add	r3, r2
 8003d10:	881b      	ldrh	r3, [r3, #0]
 8003d12:	b29b      	uxth	r3, r3
 8003d14:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003d18:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003d1c:	83bb      	strh	r3, [r7, #28]
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	461a      	mov	r2, r3
 8003d24:	68bb      	ldr	r3, [r7, #8]
 8003d26:	781b      	ldrb	r3, [r3, #0]
 8003d28:	009b      	lsls	r3, r3, #2
 8003d2a:	441a      	add	r2, r3
 8003d2c:	8bbb      	ldrh	r3, [r7, #28]
 8003d2e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003d32:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003d36:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003d3a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8003d3e:	b29b      	uxth	r3, r3
 8003d40:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8003d42:	8b7b      	ldrh	r3, [r7, #26]
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d008      	beq.n	8003d5a <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	6818      	ldr	r0, [r3, #0]
 8003d4c:	68bb      	ldr	r3, [r7, #8]
 8003d4e:	6959      	ldr	r1, [r3, #20]
 8003d50:	68bb      	ldr	r3, [r7, #8]
 8003d52:	895a      	ldrh	r2, [r3, #10]
 8003d54:	8b7b      	ldrh	r3, [r7, #26]
 8003d56:	f005 ff1d 	bl	8009b94 <USB_ReadPMA>
    }
  }

  return count;
 8003d5a:	8b7b      	ldrh	r3, [r7, #26]
}
 8003d5c:	4618      	mov	r0, r3
 8003d5e:	3720      	adds	r7, #32
 8003d60:	46bd      	mov	sp, r7
 8003d62:	bd80      	pop	{r7, pc}

08003d64 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8003d64:	b580      	push	{r7, lr}
 8003d66:	b0a6      	sub	sp, #152	@ 0x98
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	60f8      	str	r0, [r7, #12]
 8003d6c:	60b9      	str	r1, [r7, #8]
 8003d6e:	4613      	mov	r3, r2
 8003d70:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003d72:	88fb      	ldrh	r3, [r7, #6]
 8003d74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	f000 81f7 	beq.w	800416c <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003d86:	b29b      	uxth	r3, r3
 8003d88:	461a      	mov	r2, r3
 8003d8a:	68bb      	ldr	r3, [r7, #8]
 8003d8c:	781b      	ldrb	r3, [r3, #0]
 8003d8e:	00db      	lsls	r3, r3, #3
 8003d90:	4413      	add	r3, r2
 8003d92:	68fa      	ldr	r2, [r7, #12]
 8003d94:	6812      	ldr	r2, [r2, #0]
 8003d96:	4413      	add	r3, r2
 8003d98:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003d9c:	881b      	ldrh	r3, [r3, #0]
 8003d9e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003da2:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 8003da6:	68bb      	ldr	r3, [r7, #8]
 8003da8:	699a      	ldr	r2, [r3, #24]
 8003daa:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003dae:	429a      	cmp	r2, r3
 8003db0:	d907      	bls.n	8003dc2 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 8003db2:	68bb      	ldr	r3, [r7, #8]
 8003db4:	699a      	ldr	r2, [r3, #24]
 8003db6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003dba:	1ad2      	subs	r2, r2, r3
 8003dbc:	68bb      	ldr	r3, [r7, #8]
 8003dbe:	619a      	str	r2, [r3, #24]
 8003dc0:	e002      	b.n	8003dc8 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 8003dc2:	68bb      	ldr	r3, [r7, #8]
 8003dc4:	2200      	movs	r2, #0
 8003dc6:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8003dc8:	68bb      	ldr	r3, [r7, #8]
 8003dca:	699b      	ldr	r3, [r3, #24]
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	f040 80e1 	bne.w	8003f94 <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003dd2:	68bb      	ldr	r3, [r7, #8]
 8003dd4:	785b      	ldrb	r3, [r3, #1]
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d126      	bne.n	8003e28 <HAL_PCD_EP_DB_Transmit+0xc4>
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	633b      	str	r3, [r7, #48]	@ 0x30
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003de8:	b29b      	uxth	r3, r3
 8003dea:	461a      	mov	r2, r3
 8003dec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dee:	4413      	add	r3, r2
 8003df0:	633b      	str	r3, [r7, #48]	@ 0x30
 8003df2:	68bb      	ldr	r3, [r7, #8]
 8003df4:	781b      	ldrb	r3, [r3, #0]
 8003df6:	00da      	lsls	r2, r3, #3
 8003df8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dfa:	4413      	add	r3, r2
 8003dfc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003e00:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003e02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e04:	881b      	ldrh	r3, [r3, #0]
 8003e06:	b29b      	uxth	r3, r3
 8003e08:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003e0c:	b29a      	uxth	r2, r3
 8003e0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e10:	801a      	strh	r2, [r3, #0]
 8003e12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e14:	881b      	ldrh	r3, [r3, #0]
 8003e16:	b29b      	uxth	r3, r3
 8003e18:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003e1c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003e20:	b29a      	uxth	r2, r3
 8003e22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e24:	801a      	strh	r2, [r3, #0]
 8003e26:	e01a      	b.n	8003e5e <HAL_PCD_EP_DB_Transmit+0xfa>
 8003e28:	68bb      	ldr	r3, [r7, #8]
 8003e2a:	785b      	ldrb	r3, [r3, #1]
 8003e2c:	2b01      	cmp	r3, #1
 8003e2e:	d116      	bne.n	8003e5e <HAL_PCD_EP_DB_Transmit+0xfa>
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003e3e:	b29b      	uxth	r3, r3
 8003e40:	461a      	mov	r2, r3
 8003e42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e44:	4413      	add	r3, r2
 8003e46:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003e48:	68bb      	ldr	r3, [r7, #8]
 8003e4a:	781b      	ldrb	r3, [r3, #0]
 8003e4c:	00da      	lsls	r2, r3, #3
 8003e4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e50:	4413      	add	r3, r2
 8003e52:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003e56:	637b      	str	r3, [r7, #52]	@ 0x34
 8003e58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003e64:	68bb      	ldr	r3, [r7, #8]
 8003e66:	785b      	ldrb	r3, [r3, #1]
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d126      	bne.n	8003eba <HAL_PCD_EP_DB_Transmit+0x156>
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	623b      	str	r3, [r7, #32]
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003e7a:	b29b      	uxth	r3, r3
 8003e7c:	461a      	mov	r2, r3
 8003e7e:	6a3b      	ldr	r3, [r7, #32]
 8003e80:	4413      	add	r3, r2
 8003e82:	623b      	str	r3, [r7, #32]
 8003e84:	68bb      	ldr	r3, [r7, #8]
 8003e86:	781b      	ldrb	r3, [r3, #0]
 8003e88:	00da      	lsls	r2, r3, #3
 8003e8a:	6a3b      	ldr	r3, [r7, #32]
 8003e8c:	4413      	add	r3, r2
 8003e8e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003e92:	61fb      	str	r3, [r7, #28]
 8003e94:	69fb      	ldr	r3, [r7, #28]
 8003e96:	881b      	ldrh	r3, [r3, #0]
 8003e98:	b29b      	uxth	r3, r3
 8003e9a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003e9e:	b29a      	uxth	r2, r3
 8003ea0:	69fb      	ldr	r3, [r7, #28]
 8003ea2:	801a      	strh	r2, [r3, #0]
 8003ea4:	69fb      	ldr	r3, [r7, #28]
 8003ea6:	881b      	ldrh	r3, [r3, #0]
 8003ea8:	b29b      	uxth	r3, r3
 8003eaa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003eae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003eb2:	b29a      	uxth	r2, r3
 8003eb4:	69fb      	ldr	r3, [r7, #28]
 8003eb6:	801a      	strh	r2, [r3, #0]
 8003eb8:	e017      	b.n	8003eea <HAL_PCD_EP_DB_Transmit+0x186>
 8003eba:	68bb      	ldr	r3, [r7, #8]
 8003ebc:	785b      	ldrb	r3, [r3, #1]
 8003ebe:	2b01      	cmp	r3, #1
 8003ec0:	d113      	bne.n	8003eea <HAL_PCD_EP_DB_Transmit+0x186>
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003eca:	b29b      	uxth	r3, r3
 8003ecc:	461a      	mov	r2, r3
 8003ece:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ed0:	4413      	add	r3, r2
 8003ed2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003ed4:	68bb      	ldr	r3, [r7, #8]
 8003ed6:	781b      	ldrb	r3, [r3, #0]
 8003ed8:	00da      	lsls	r2, r3, #3
 8003eda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003edc:	4413      	add	r3, r2
 8003ede:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003ee2:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ee4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8003eea:	68bb      	ldr	r3, [r7, #8]
 8003eec:	78db      	ldrb	r3, [r3, #3]
 8003eee:	2b02      	cmp	r3, #2
 8003ef0:	d123      	bne.n	8003f3a <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	461a      	mov	r2, r3
 8003ef8:	68bb      	ldr	r3, [r7, #8]
 8003efa:	781b      	ldrb	r3, [r3, #0]
 8003efc:	009b      	lsls	r3, r3, #2
 8003efe:	4413      	add	r3, r2
 8003f00:	881b      	ldrh	r3, [r3, #0]
 8003f02:	b29b      	uxth	r3, r3
 8003f04:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003f08:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003f0c:	837b      	strh	r3, [r7, #26]
 8003f0e:	8b7b      	ldrh	r3, [r7, #26]
 8003f10:	f083 0320 	eor.w	r3, r3, #32
 8003f14:	837b      	strh	r3, [r7, #26]
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	461a      	mov	r2, r3
 8003f1c:	68bb      	ldr	r3, [r7, #8]
 8003f1e:	781b      	ldrb	r3, [r3, #0]
 8003f20:	009b      	lsls	r3, r3, #2
 8003f22:	441a      	add	r2, r3
 8003f24:	8b7b      	ldrh	r3, [r7, #26]
 8003f26:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003f2a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003f2e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003f32:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003f36:	b29b      	uxth	r3, r3
 8003f38:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003f3a:	68bb      	ldr	r3, [r7, #8]
 8003f3c:	781b      	ldrb	r3, [r3, #0]
 8003f3e:	4619      	mov	r1, r3
 8003f40:	68f8      	ldr	r0, [r7, #12]
 8003f42:	f009 ff52 	bl	800ddea <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003f46:	88fb      	ldrh	r3, [r7, #6]
 8003f48:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d01f      	beq.n	8003f90 <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	461a      	mov	r2, r3
 8003f56:	68bb      	ldr	r3, [r7, #8]
 8003f58:	781b      	ldrb	r3, [r3, #0]
 8003f5a:	009b      	lsls	r3, r3, #2
 8003f5c:	4413      	add	r3, r2
 8003f5e:	881b      	ldrh	r3, [r3, #0]
 8003f60:	b29b      	uxth	r3, r3
 8003f62:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003f66:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f6a:	833b      	strh	r3, [r7, #24]
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	461a      	mov	r2, r3
 8003f72:	68bb      	ldr	r3, [r7, #8]
 8003f74:	781b      	ldrb	r3, [r3, #0]
 8003f76:	009b      	lsls	r3, r3, #2
 8003f78:	441a      	add	r2, r3
 8003f7a:	8b3b      	ldrh	r3, [r7, #24]
 8003f7c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003f80:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003f84:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003f88:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003f8c:	b29b      	uxth	r3, r3
 8003f8e:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8003f90:	2300      	movs	r3, #0
 8003f92:	e31f      	b.n	80045d4 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003f94:	88fb      	ldrh	r3, [r7, #6]
 8003f96:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d021      	beq.n	8003fe2 <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	461a      	mov	r2, r3
 8003fa4:	68bb      	ldr	r3, [r7, #8]
 8003fa6:	781b      	ldrb	r3, [r3, #0]
 8003fa8:	009b      	lsls	r3, r3, #2
 8003faa:	4413      	add	r3, r2
 8003fac:	881b      	ldrh	r3, [r3, #0]
 8003fae:	b29b      	uxth	r3, r3
 8003fb0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003fb4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003fb8:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	461a      	mov	r2, r3
 8003fc2:	68bb      	ldr	r3, [r7, #8]
 8003fc4:	781b      	ldrb	r3, [r3, #0]
 8003fc6:	009b      	lsls	r3, r3, #2
 8003fc8:	441a      	add	r2, r3
 8003fca:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8003fce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003fd2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003fd6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003fda:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003fde:	b29b      	uxth	r3, r3
 8003fe0:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8003fe2:	68bb      	ldr	r3, [r7, #8]
 8003fe4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003fe8:	2b01      	cmp	r3, #1
 8003fea:	f040 82ca 	bne.w	8004582 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8003fee:	68bb      	ldr	r3, [r7, #8]
 8003ff0:	695a      	ldr	r2, [r3, #20]
 8003ff2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003ff6:	441a      	add	r2, r3
 8003ff8:	68bb      	ldr	r3, [r7, #8]
 8003ffa:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8003ffc:	68bb      	ldr	r3, [r7, #8]
 8003ffe:	69da      	ldr	r2, [r3, #28]
 8004000:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8004004:	441a      	add	r2, r3
 8004006:	68bb      	ldr	r3, [r7, #8]
 8004008:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800400a:	68bb      	ldr	r3, [r7, #8]
 800400c:	6a1a      	ldr	r2, [r3, #32]
 800400e:	68bb      	ldr	r3, [r7, #8]
 8004010:	691b      	ldr	r3, [r3, #16]
 8004012:	429a      	cmp	r2, r3
 8004014:	d309      	bcc.n	800402a <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 8004016:	68bb      	ldr	r3, [r7, #8]
 8004018:	691b      	ldr	r3, [r3, #16]
 800401a:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 800401c:	68bb      	ldr	r3, [r7, #8]
 800401e:	6a1a      	ldr	r2, [r3, #32]
 8004020:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004022:	1ad2      	subs	r2, r2, r3
 8004024:	68bb      	ldr	r3, [r7, #8]
 8004026:	621a      	str	r2, [r3, #32]
 8004028:	e015      	b.n	8004056 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 800402a:	68bb      	ldr	r3, [r7, #8]
 800402c:	6a1b      	ldr	r3, [r3, #32]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d107      	bne.n	8004042 <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 8004032:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8004036:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8004038:	68bb      	ldr	r3, [r7, #8]
 800403a:	2200      	movs	r2, #0
 800403c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8004040:	e009      	b.n	8004056 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8004042:	68bb      	ldr	r3, [r7, #8]
 8004044:	2200      	movs	r2, #0
 8004046:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 800404a:	68bb      	ldr	r3, [r7, #8]
 800404c:	6a1b      	ldr	r3, [r3, #32]
 800404e:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8004050:	68bb      	ldr	r3, [r7, #8]
 8004052:	2200      	movs	r2, #0
 8004054:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8004056:	68bb      	ldr	r3, [r7, #8]
 8004058:	785b      	ldrb	r3, [r3, #1]
 800405a:	2b00      	cmp	r3, #0
 800405c:	d15f      	bne.n	800411e <HAL_PCD_EP_DB_Transmit+0x3ba>
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	643b      	str	r3, [r7, #64]	@ 0x40
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800406c:	b29b      	uxth	r3, r3
 800406e:	461a      	mov	r2, r3
 8004070:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004072:	4413      	add	r3, r2
 8004074:	643b      	str	r3, [r7, #64]	@ 0x40
 8004076:	68bb      	ldr	r3, [r7, #8]
 8004078:	781b      	ldrb	r3, [r3, #0]
 800407a:	00da      	lsls	r2, r3, #3
 800407c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800407e:	4413      	add	r3, r2
 8004080:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004084:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004086:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004088:	881b      	ldrh	r3, [r3, #0]
 800408a:	b29b      	uxth	r3, r3
 800408c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004090:	b29a      	uxth	r2, r3
 8004092:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004094:	801a      	strh	r2, [r3, #0]
 8004096:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004098:	2b00      	cmp	r3, #0
 800409a:	d10a      	bne.n	80040b2 <HAL_PCD_EP_DB_Transmit+0x34e>
 800409c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800409e:	881b      	ldrh	r3, [r3, #0]
 80040a0:	b29b      	uxth	r3, r3
 80040a2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80040a6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80040aa:	b29a      	uxth	r2, r3
 80040ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80040ae:	801a      	strh	r2, [r3, #0]
 80040b0:	e051      	b.n	8004156 <HAL_PCD_EP_DB_Transmit+0x3f2>
 80040b2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80040b4:	2b3e      	cmp	r3, #62	@ 0x3e
 80040b6:	d816      	bhi.n	80040e6 <HAL_PCD_EP_DB_Transmit+0x382>
 80040b8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80040ba:	085b      	lsrs	r3, r3, #1
 80040bc:	653b      	str	r3, [r7, #80]	@ 0x50
 80040be:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80040c0:	f003 0301 	and.w	r3, r3, #1
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d002      	beq.n	80040ce <HAL_PCD_EP_DB_Transmit+0x36a>
 80040c8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80040ca:	3301      	adds	r3, #1
 80040cc:	653b      	str	r3, [r7, #80]	@ 0x50
 80040ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80040d0:	881b      	ldrh	r3, [r3, #0]
 80040d2:	b29a      	uxth	r2, r3
 80040d4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80040d6:	b29b      	uxth	r3, r3
 80040d8:	029b      	lsls	r3, r3, #10
 80040da:	b29b      	uxth	r3, r3
 80040dc:	4313      	orrs	r3, r2
 80040de:	b29a      	uxth	r2, r3
 80040e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80040e2:	801a      	strh	r2, [r3, #0]
 80040e4:	e037      	b.n	8004156 <HAL_PCD_EP_DB_Transmit+0x3f2>
 80040e6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80040e8:	095b      	lsrs	r3, r3, #5
 80040ea:	653b      	str	r3, [r7, #80]	@ 0x50
 80040ec:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80040ee:	f003 031f 	and.w	r3, r3, #31
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d102      	bne.n	80040fc <HAL_PCD_EP_DB_Transmit+0x398>
 80040f6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80040f8:	3b01      	subs	r3, #1
 80040fa:	653b      	str	r3, [r7, #80]	@ 0x50
 80040fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80040fe:	881b      	ldrh	r3, [r3, #0]
 8004100:	b29a      	uxth	r2, r3
 8004102:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004104:	b29b      	uxth	r3, r3
 8004106:	029b      	lsls	r3, r3, #10
 8004108:	b29b      	uxth	r3, r3
 800410a:	4313      	orrs	r3, r2
 800410c:	b29b      	uxth	r3, r3
 800410e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004112:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004116:	b29a      	uxth	r2, r3
 8004118:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800411a:	801a      	strh	r2, [r3, #0]
 800411c:	e01b      	b.n	8004156 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800411e:	68bb      	ldr	r3, [r7, #8]
 8004120:	785b      	ldrb	r3, [r3, #1]
 8004122:	2b01      	cmp	r3, #1
 8004124:	d117      	bne.n	8004156 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004134:	b29b      	uxth	r3, r3
 8004136:	461a      	mov	r2, r3
 8004138:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800413a:	4413      	add	r3, r2
 800413c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800413e:	68bb      	ldr	r3, [r7, #8]
 8004140:	781b      	ldrb	r3, [r3, #0]
 8004142:	00da      	lsls	r2, r3, #3
 8004144:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004146:	4413      	add	r3, r2
 8004148:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800414c:	647b      	str	r3, [r7, #68]	@ 0x44
 800414e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004150:	b29a      	uxth	r2, r3
 8004152:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004154:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	6818      	ldr	r0, [r3, #0]
 800415a:	68bb      	ldr	r3, [r7, #8]
 800415c:	6959      	ldr	r1, [r3, #20]
 800415e:	68bb      	ldr	r3, [r7, #8]
 8004160:	891a      	ldrh	r2, [r3, #8]
 8004162:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004164:	b29b      	uxth	r3, r3
 8004166:	f005 fcd2 	bl	8009b0e <USB_WritePMA>
 800416a:	e20a      	b.n	8004582 <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004174:	b29b      	uxth	r3, r3
 8004176:	461a      	mov	r2, r3
 8004178:	68bb      	ldr	r3, [r7, #8]
 800417a:	781b      	ldrb	r3, [r3, #0]
 800417c:	00db      	lsls	r3, r3, #3
 800417e:	4413      	add	r3, r2
 8004180:	68fa      	ldr	r2, [r7, #12]
 8004182:	6812      	ldr	r2, [r2, #0]
 8004184:	4413      	add	r3, r2
 8004186:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800418a:	881b      	ldrh	r3, [r3, #0]
 800418c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004190:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 8004194:	68bb      	ldr	r3, [r7, #8]
 8004196:	699a      	ldr	r2, [r3, #24]
 8004198:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800419c:	429a      	cmp	r2, r3
 800419e:	d307      	bcc.n	80041b0 <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 80041a0:	68bb      	ldr	r3, [r7, #8]
 80041a2:	699a      	ldr	r2, [r3, #24]
 80041a4:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80041a8:	1ad2      	subs	r2, r2, r3
 80041aa:	68bb      	ldr	r3, [r7, #8]
 80041ac:	619a      	str	r2, [r3, #24]
 80041ae:	e002      	b.n	80041b6 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 80041b0:	68bb      	ldr	r3, [r7, #8]
 80041b2:	2200      	movs	r2, #0
 80041b4:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80041b6:	68bb      	ldr	r3, [r7, #8]
 80041b8:	699b      	ldr	r3, [r3, #24]
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	f040 80f6 	bne.w	80043ac <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80041c0:	68bb      	ldr	r3, [r7, #8]
 80041c2:	785b      	ldrb	r3, [r3, #1]
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d126      	bne.n	8004216 <HAL_PCD_EP_DB_Transmit+0x4b2>
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	677b      	str	r3, [r7, #116]	@ 0x74
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80041d6:	b29b      	uxth	r3, r3
 80041d8:	461a      	mov	r2, r3
 80041da:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80041dc:	4413      	add	r3, r2
 80041de:	677b      	str	r3, [r7, #116]	@ 0x74
 80041e0:	68bb      	ldr	r3, [r7, #8]
 80041e2:	781b      	ldrb	r3, [r3, #0]
 80041e4:	00da      	lsls	r2, r3, #3
 80041e6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80041e8:	4413      	add	r3, r2
 80041ea:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80041ee:	673b      	str	r3, [r7, #112]	@ 0x70
 80041f0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80041f2:	881b      	ldrh	r3, [r3, #0]
 80041f4:	b29b      	uxth	r3, r3
 80041f6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80041fa:	b29a      	uxth	r2, r3
 80041fc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80041fe:	801a      	strh	r2, [r3, #0]
 8004200:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004202:	881b      	ldrh	r3, [r3, #0]
 8004204:	b29b      	uxth	r3, r3
 8004206:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800420a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800420e:	b29a      	uxth	r2, r3
 8004210:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004212:	801a      	strh	r2, [r3, #0]
 8004214:	e01a      	b.n	800424c <HAL_PCD_EP_DB_Transmit+0x4e8>
 8004216:	68bb      	ldr	r3, [r7, #8]
 8004218:	785b      	ldrb	r3, [r3, #1]
 800421a:	2b01      	cmp	r3, #1
 800421c:	d116      	bne.n	800424c <HAL_PCD_EP_DB_Transmit+0x4e8>
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800422c:	b29b      	uxth	r3, r3
 800422e:	461a      	mov	r2, r3
 8004230:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004232:	4413      	add	r3, r2
 8004234:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004236:	68bb      	ldr	r3, [r7, #8]
 8004238:	781b      	ldrb	r3, [r3, #0]
 800423a:	00da      	lsls	r2, r3, #3
 800423c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800423e:	4413      	add	r3, r2
 8004240:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004244:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004246:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004248:	2200      	movs	r2, #0
 800424a:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004254:	68bb      	ldr	r3, [r7, #8]
 8004256:	785b      	ldrb	r3, [r3, #1]
 8004258:	2b00      	cmp	r3, #0
 800425a:	d12f      	bne.n	80042bc <HAL_PCD_EP_DB_Transmit+0x558>
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800426c:	b29b      	uxth	r3, r3
 800426e:	461a      	mov	r2, r3
 8004270:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004274:	4413      	add	r3, r2
 8004276:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800427a:	68bb      	ldr	r3, [r7, #8]
 800427c:	781b      	ldrb	r3, [r3, #0]
 800427e:	00da      	lsls	r2, r3, #3
 8004280:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004284:	4413      	add	r3, r2
 8004286:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800428a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800428e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004292:	881b      	ldrh	r3, [r3, #0]
 8004294:	b29b      	uxth	r3, r3
 8004296:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800429a:	b29a      	uxth	r2, r3
 800429c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80042a0:	801a      	strh	r2, [r3, #0]
 80042a2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80042a6:	881b      	ldrh	r3, [r3, #0]
 80042a8:	b29b      	uxth	r3, r3
 80042aa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80042ae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80042b2:	b29a      	uxth	r2, r3
 80042b4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80042b8:	801a      	strh	r2, [r3, #0]
 80042ba:	e01c      	b.n	80042f6 <HAL_PCD_EP_DB_Transmit+0x592>
 80042bc:	68bb      	ldr	r3, [r7, #8]
 80042be:	785b      	ldrb	r3, [r3, #1]
 80042c0:	2b01      	cmp	r3, #1
 80042c2:	d118      	bne.n	80042f6 <HAL_PCD_EP_DB_Transmit+0x592>
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80042cc:	b29b      	uxth	r3, r3
 80042ce:	461a      	mov	r2, r3
 80042d0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80042d4:	4413      	add	r3, r2
 80042d6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80042da:	68bb      	ldr	r3, [r7, #8]
 80042dc:	781b      	ldrb	r3, [r3, #0]
 80042de:	00da      	lsls	r2, r3, #3
 80042e0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80042e4:	4413      	add	r3, r2
 80042e6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80042ea:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80042ee:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80042f2:	2200      	movs	r2, #0
 80042f4:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 80042f6:	68bb      	ldr	r3, [r7, #8]
 80042f8:	78db      	ldrb	r3, [r3, #3]
 80042fa:	2b02      	cmp	r3, #2
 80042fc:	d127      	bne.n	800434e <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	461a      	mov	r2, r3
 8004304:	68bb      	ldr	r3, [r7, #8]
 8004306:	781b      	ldrb	r3, [r3, #0]
 8004308:	009b      	lsls	r3, r3, #2
 800430a:	4413      	add	r3, r2
 800430c:	881b      	ldrh	r3, [r3, #0]
 800430e:	b29b      	uxth	r3, r3
 8004310:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004314:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004318:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800431c:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8004320:	f083 0320 	eor.w	r3, r3, #32
 8004324:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	461a      	mov	r2, r3
 800432e:	68bb      	ldr	r3, [r7, #8]
 8004330:	781b      	ldrb	r3, [r3, #0]
 8004332:	009b      	lsls	r3, r3, #2
 8004334:	441a      	add	r2, r3
 8004336:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800433a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800433e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004342:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004346:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800434a:	b29b      	uxth	r3, r3
 800434c:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800434e:	68bb      	ldr	r3, [r7, #8]
 8004350:	781b      	ldrb	r3, [r3, #0]
 8004352:	4619      	mov	r1, r3
 8004354:	68f8      	ldr	r0, [r7, #12]
 8004356:	f009 fd48 	bl	800ddea <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800435a:	88fb      	ldrh	r3, [r7, #6]
 800435c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004360:	2b00      	cmp	r3, #0
 8004362:	d121      	bne.n	80043a8 <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	461a      	mov	r2, r3
 800436a:	68bb      	ldr	r3, [r7, #8]
 800436c:	781b      	ldrb	r3, [r3, #0]
 800436e:	009b      	lsls	r3, r3, #2
 8004370:	4413      	add	r3, r2
 8004372:	881b      	ldrh	r3, [r3, #0]
 8004374:	b29b      	uxth	r3, r3
 8004376:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800437a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800437e:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	461a      	mov	r2, r3
 8004388:	68bb      	ldr	r3, [r7, #8]
 800438a:	781b      	ldrb	r3, [r3, #0]
 800438c:	009b      	lsls	r3, r3, #2
 800438e:	441a      	add	r2, r3
 8004390:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8004394:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004398:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800439c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80043a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80043a4:	b29b      	uxth	r3, r3
 80043a6:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 80043a8:	2300      	movs	r3, #0
 80043aa:	e113      	b.n	80045d4 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80043ac:	88fb      	ldrh	r3, [r7, #6]
 80043ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d121      	bne.n	80043fa <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	461a      	mov	r2, r3
 80043bc:	68bb      	ldr	r3, [r7, #8]
 80043be:	781b      	ldrb	r3, [r3, #0]
 80043c0:	009b      	lsls	r3, r3, #2
 80043c2:	4413      	add	r3, r2
 80043c4:	881b      	ldrh	r3, [r3, #0]
 80043c6:	b29b      	uxth	r3, r3
 80043c8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80043cc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80043d0:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	461a      	mov	r2, r3
 80043da:	68bb      	ldr	r3, [r7, #8]
 80043dc:	781b      	ldrb	r3, [r3, #0]
 80043de:	009b      	lsls	r3, r3, #2
 80043e0:	441a      	add	r2, r3
 80043e2:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80043e6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80043ea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80043ee:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80043f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80043f6:	b29b      	uxth	r3, r3
 80043f8:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80043fa:	68bb      	ldr	r3, [r7, #8]
 80043fc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004400:	2b01      	cmp	r3, #1
 8004402:	f040 80be 	bne.w	8004582 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8004406:	68bb      	ldr	r3, [r7, #8]
 8004408:	695a      	ldr	r2, [r3, #20]
 800440a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800440e:	441a      	add	r2, r3
 8004410:	68bb      	ldr	r3, [r7, #8]
 8004412:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8004414:	68bb      	ldr	r3, [r7, #8]
 8004416:	69da      	ldr	r2, [r3, #28]
 8004418:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800441c:	441a      	add	r2, r3
 800441e:	68bb      	ldr	r3, [r7, #8]
 8004420:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8004422:	68bb      	ldr	r3, [r7, #8]
 8004424:	6a1a      	ldr	r2, [r3, #32]
 8004426:	68bb      	ldr	r3, [r7, #8]
 8004428:	691b      	ldr	r3, [r3, #16]
 800442a:	429a      	cmp	r2, r3
 800442c:	d309      	bcc.n	8004442 <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 800442e:	68bb      	ldr	r3, [r7, #8]
 8004430:	691b      	ldr	r3, [r3, #16]
 8004432:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8004434:	68bb      	ldr	r3, [r7, #8]
 8004436:	6a1a      	ldr	r2, [r3, #32]
 8004438:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800443a:	1ad2      	subs	r2, r2, r3
 800443c:	68bb      	ldr	r3, [r7, #8]
 800443e:	621a      	str	r2, [r3, #32]
 8004440:	e015      	b.n	800446e <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 8004442:	68bb      	ldr	r3, [r7, #8]
 8004444:	6a1b      	ldr	r3, [r3, #32]
 8004446:	2b00      	cmp	r3, #0
 8004448:	d107      	bne.n	800445a <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 800444a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800444e:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8004450:	68bb      	ldr	r3, [r7, #8]
 8004452:	2200      	movs	r2, #0
 8004454:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8004458:	e009      	b.n	800446e <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 800445a:	68bb      	ldr	r3, [r7, #8]
 800445c:	6a1b      	ldr	r3, [r3, #32]
 800445e:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8004460:	68bb      	ldr	r3, [r7, #8]
 8004462:	2200      	movs	r2, #0
 8004464:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8004466:	68bb      	ldr	r3, [r7, #8]
 8004468:	2200      	movs	r2, #0
 800446a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004474:	68bb      	ldr	r3, [r7, #8]
 8004476:	785b      	ldrb	r3, [r3, #1]
 8004478:	2b00      	cmp	r3, #0
 800447a:	d15f      	bne.n	800453c <HAL_PCD_EP_DB_Transmit+0x7d8>
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800448a:	b29b      	uxth	r3, r3
 800448c:	461a      	mov	r2, r3
 800448e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004490:	4413      	add	r3, r2
 8004492:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004494:	68bb      	ldr	r3, [r7, #8]
 8004496:	781b      	ldrb	r3, [r3, #0]
 8004498:	00da      	lsls	r2, r3, #3
 800449a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800449c:	4413      	add	r3, r2
 800449e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80044a2:	667b      	str	r3, [r7, #100]	@ 0x64
 80044a4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80044a6:	881b      	ldrh	r3, [r3, #0]
 80044a8:	b29b      	uxth	r3, r3
 80044aa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80044ae:	b29a      	uxth	r2, r3
 80044b0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80044b2:	801a      	strh	r2, [r3, #0]
 80044b4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d10a      	bne.n	80044d0 <HAL_PCD_EP_DB_Transmit+0x76c>
 80044ba:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80044bc:	881b      	ldrh	r3, [r3, #0]
 80044be:	b29b      	uxth	r3, r3
 80044c0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80044c4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80044c8:	b29a      	uxth	r2, r3
 80044ca:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80044cc:	801a      	strh	r2, [r3, #0]
 80044ce:	e04e      	b.n	800456e <HAL_PCD_EP_DB_Transmit+0x80a>
 80044d0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80044d2:	2b3e      	cmp	r3, #62	@ 0x3e
 80044d4:	d816      	bhi.n	8004504 <HAL_PCD_EP_DB_Transmit+0x7a0>
 80044d6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80044d8:	085b      	lsrs	r3, r3, #1
 80044da:	663b      	str	r3, [r7, #96]	@ 0x60
 80044dc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80044de:	f003 0301 	and.w	r3, r3, #1
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d002      	beq.n	80044ec <HAL_PCD_EP_DB_Transmit+0x788>
 80044e6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80044e8:	3301      	adds	r3, #1
 80044ea:	663b      	str	r3, [r7, #96]	@ 0x60
 80044ec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80044ee:	881b      	ldrh	r3, [r3, #0]
 80044f0:	b29a      	uxth	r2, r3
 80044f2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80044f4:	b29b      	uxth	r3, r3
 80044f6:	029b      	lsls	r3, r3, #10
 80044f8:	b29b      	uxth	r3, r3
 80044fa:	4313      	orrs	r3, r2
 80044fc:	b29a      	uxth	r2, r3
 80044fe:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004500:	801a      	strh	r2, [r3, #0]
 8004502:	e034      	b.n	800456e <HAL_PCD_EP_DB_Transmit+0x80a>
 8004504:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004506:	095b      	lsrs	r3, r3, #5
 8004508:	663b      	str	r3, [r7, #96]	@ 0x60
 800450a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800450c:	f003 031f 	and.w	r3, r3, #31
 8004510:	2b00      	cmp	r3, #0
 8004512:	d102      	bne.n	800451a <HAL_PCD_EP_DB_Transmit+0x7b6>
 8004514:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004516:	3b01      	subs	r3, #1
 8004518:	663b      	str	r3, [r7, #96]	@ 0x60
 800451a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800451c:	881b      	ldrh	r3, [r3, #0]
 800451e:	b29a      	uxth	r2, r3
 8004520:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004522:	b29b      	uxth	r3, r3
 8004524:	029b      	lsls	r3, r3, #10
 8004526:	b29b      	uxth	r3, r3
 8004528:	4313      	orrs	r3, r2
 800452a:	b29b      	uxth	r3, r3
 800452c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004530:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004534:	b29a      	uxth	r2, r3
 8004536:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004538:	801a      	strh	r2, [r3, #0]
 800453a:	e018      	b.n	800456e <HAL_PCD_EP_DB_Transmit+0x80a>
 800453c:	68bb      	ldr	r3, [r7, #8]
 800453e:	785b      	ldrb	r3, [r3, #1]
 8004540:	2b01      	cmp	r3, #1
 8004542:	d114      	bne.n	800456e <HAL_PCD_EP_DB_Transmit+0x80a>
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800454c:	b29b      	uxth	r3, r3
 800454e:	461a      	mov	r2, r3
 8004550:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004552:	4413      	add	r3, r2
 8004554:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004556:	68bb      	ldr	r3, [r7, #8]
 8004558:	781b      	ldrb	r3, [r3, #0]
 800455a:	00da      	lsls	r2, r3, #3
 800455c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800455e:	4413      	add	r3, r2
 8004560:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004564:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004566:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004568:	b29a      	uxth	r2, r3
 800456a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800456c:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	6818      	ldr	r0, [r3, #0]
 8004572:	68bb      	ldr	r3, [r7, #8]
 8004574:	6959      	ldr	r1, [r3, #20]
 8004576:	68bb      	ldr	r3, [r7, #8]
 8004578:	895a      	ldrh	r2, [r3, #10]
 800457a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800457c:	b29b      	uxth	r3, r3
 800457e:	f005 fac6 	bl	8009b0e <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	461a      	mov	r2, r3
 8004588:	68bb      	ldr	r3, [r7, #8]
 800458a:	781b      	ldrb	r3, [r3, #0]
 800458c:	009b      	lsls	r3, r3, #2
 800458e:	4413      	add	r3, r2
 8004590:	881b      	ldrh	r3, [r3, #0]
 8004592:	b29b      	uxth	r3, r3
 8004594:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004598:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800459c:	82fb      	strh	r3, [r7, #22]
 800459e:	8afb      	ldrh	r3, [r7, #22]
 80045a0:	f083 0310 	eor.w	r3, r3, #16
 80045a4:	82fb      	strh	r3, [r7, #22]
 80045a6:	8afb      	ldrh	r3, [r7, #22]
 80045a8:	f083 0320 	eor.w	r3, r3, #32
 80045ac:	82fb      	strh	r3, [r7, #22]
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	461a      	mov	r2, r3
 80045b4:	68bb      	ldr	r3, [r7, #8]
 80045b6:	781b      	ldrb	r3, [r3, #0]
 80045b8:	009b      	lsls	r3, r3, #2
 80045ba:	441a      	add	r2, r3
 80045bc:	8afb      	ldrh	r3, [r7, #22]
 80045be:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80045c2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80045c6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80045ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80045ce:	b29b      	uxth	r3, r3
 80045d0:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 80045d2:	2300      	movs	r3, #0
}
 80045d4:	4618      	mov	r0, r3
 80045d6:	3798      	adds	r7, #152	@ 0x98
 80045d8:	46bd      	mov	sp, r7
 80045da:	bd80      	pop	{r7, pc}

080045dc <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 80045dc:	b480      	push	{r7}
 80045de:	b087      	sub	sp, #28
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	60f8      	str	r0, [r7, #12]
 80045e4:	607b      	str	r3, [r7, #4]
 80045e6:	460b      	mov	r3, r1
 80045e8:	817b      	strh	r3, [r7, #10]
 80045ea:	4613      	mov	r3, r2
 80045ec:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 80045ee:	897b      	ldrh	r3, [r7, #10]
 80045f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045f4:	b29b      	uxth	r3, r3
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d00b      	beq.n	8004612 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80045fa:	897b      	ldrh	r3, [r7, #10]
 80045fc:	f003 0207 	and.w	r2, r3, #7
 8004600:	4613      	mov	r3, r2
 8004602:	009b      	lsls	r3, r3, #2
 8004604:	4413      	add	r3, r2
 8004606:	00db      	lsls	r3, r3, #3
 8004608:	3310      	adds	r3, #16
 800460a:	68fa      	ldr	r2, [r7, #12]
 800460c:	4413      	add	r3, r2
 800460e:	617b      	str	r3, [r7, #20]
 8004610:	e009      	b.n	8004626 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004612:	897a      	ldrh	r2, [r7, #10]
 8004614:	4613      	mov	r3, r2
 8004616:	009b      	lsls	r3, r3, #2
 8004618:	4413      	add	r3, r2
 800461a:	00db      	lsls	r3, r3, #3
 800461c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8004620:	68fa      	ldr	r2, [r7, #12]
 8004622:	4413      	add	r3, r2
 8004624:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8004626:	893b      	ldrh	r3, [r7, #8]
 8004628:	2b00      	cmp	r3, #0
 800462a:	d107      	bne.n	800463c <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800462c:	697b      	ldr	r3, [r7, #20]
 800462e:	2200      	movs	r2, #0
 8004630:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	b29a      	uxth	r2, r3
 8004636:	697b      	ldr	r3, [r7, #20]
 8004638:	80da      	strh	r2, [r3, #6]
 800463a:	e00b      	b.n	8004654 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800463c:	697b      	ldr	r3, [r7, #20]
 800463e:	2201      	movs	r2, #1
 8004640:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	b29a      	uxth	r2, r3
 8004646:	697b      	ldr	r3, [r7, #20]
 8004648:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	0c1b      	lsrs	r3, r3, #16
 800464e:	b29a      	uxth	r2, r3
 8004650:	697b      	ldr	r3, [r7, #20]
 8004652:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8004654:	2300      	movs	r3, #0
}
 8004656:	4618      	mov	r0, r3
 8004658:	371c      	adds	r7, #28
 800465a:	46bd      	mov	sp, r7
 800465c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004660:	4770      	bx	lr

08004662 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8004662:	b480      	push	{r7}
 8004664:	b085      	sub	sp, #20
 8004666:	af00      	add	r7, sp, #0
 8004668:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2201      	movs	r2, #1
 8004674:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2200      	movs	r2, #0
 800467c:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8004686:	b29b      	uxth	r3, r3
 8004688:	f043 0301 	orr.w	r3, r3, #1
 800468c:	b29a      	uxth	r2, r3
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800469a:	b29b      	uxth	r3, r3
 800469c:	f043 0302 	orr.w	r3, r3, #2
 80046a0:	b29a      	uxth	r2, r3
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 80046a8:	2300      	movs	r3, #0
}
 80046aa:	4618      	mov	r0, r3
 80046ac:	3714      	adds	r7, #20
 80046ae:	46bd      	mov	sp, r7
 80046b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b4:	4770      	bx	lr
	...

080046b8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80046b8:	b480      	push	{r7}
 80046ba:	b085      	sub	sp, #20
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d141      	bne.n	800474a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80046c6:	4b4b      	ldr	r3, [pc, #300]	@ (80047f4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80046ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046d2:	d131      	bne.n	8004738 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80046d4:	4b47      	ldr	r3, [pc, #284]	@ (80047f4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80046da:	4a46      	ldr	r2, [pc, #280]	@ (80047f4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046dc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80046e0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80046e4:	4b43      	ldr	r3, [pc, #268]	@ (80047f4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80046ec:	4a41      	ldr	r2, [pc, #260]	@ (80047f4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046ee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80046f2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80046f4:	4b40      	ldr	r3, [pc, #256]	@ (80047f8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	2232      	movs	r2, #50	@ 0x32
 80046fa:	fb02 f303 	mul.w	r3, r2, r3
 80046fe:	4a3f      	ldr	r2, [pc, #252]	@ (80047fc <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004700:	fba2 2303 	umull	r2, r3, r2, r3
 8004704:	0c9b      	lsrs	r3, r3, #18
 8004706:	3301      	adds	r3, #1
 8004708:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800470a:	e002      	b.n	8004712 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	3b01      	subs	r3, #1
 8004710:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004712:	4b38      	ldr	r3, [pc, #224]	@ (80047f4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004714:	695b      	ldr	r3, [r3, #20]
 8004716:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800471a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800471e:	d102      	bne.n	8004726 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	2b00      	cmp	r3, #0
 8004724:	d1f2      	bne.n	800470c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004726:	4b33      	ldr	r3, [pc, #204]	@ (80047f4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004728:	695b      	ldr	r3, [r3, #20]
 800472a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800472e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004732:	d158      	bne.n	80047e6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004734:	2303      	movs	r3, #3
 8004736:	e057      	b.n	80047e8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004738:	4b2e      	ldr	r3, [pc, #184]	@ (80047f4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800473a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800473e:	4a2d      	ldr	r2, [pc, #180]	@ (80047f4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004740:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004744:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004748:	e04d      	b.n	80047e6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004750:	d141      	bne.n	80047d6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004752:	4b28      	ldr	r3, [pc, #160]	@ (80047f4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800475a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800475e:	d131      	bne.n	80047c4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004760:	4b24      	ldr	r3, [pc, #144]	@ (80047f4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004762:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004766:	4a23      	ldr	r2, [pc, #140]	@ (80047f4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004768:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800476c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004770:	4b20      	ldr	r3, [pc, #128]	@ (80047f4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004778:	4a1e      	ldr	r2, [pc, #120]	@ (80047f4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800477a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800477e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004780:	4b1d      	ldr	r3, [pc, #116]	@ (80047f8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	2232      	movs	r2, #50	@ 0x32
 8004786:	fb02 f303 	mul.w	r3, r2, r3
 800478a:	4a1c      	ldr	r2, [pc, #112]	@ (80047fc <HAL_PWREx_ControlVoltageScaling+0x144>)
 800478c:	fba2 2303 	umull	r2, r3, r2, r3
 8004790:	0c9b      	lsrs	r3, r3, #18
 8004792:	3301      	adds	r3, #1
 8004794:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004796:	e002      	b.n	800479e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	3b01      	subs	r3, #1
 800479c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800479e:	4b15      	ldr	r3, [pc, #84]	@ (80047f4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047a0:	695b      	ldr	r3, [r3, #20]
 80047a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80047aa:	d102      	bne.n	80047b2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d1f2      	bne.n	8004798 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80047b2:	4b10      	ldr	r3, [pc, #64]	@ (80047f4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047b4:	695b      	ldr	r3, [r3, #20]
 80047b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80047be:	d112      	bne.n	80047e6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80047c0:	2303      	movs	r3, #3
 80047c2:	e011      	b.n	80047e8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80047c4:	4b0b      	ldr	r3, [pc, #44]	@ (80047f4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80047ca:	4a0a      	ldr	r2, [pc, #40]	@ (80047f4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80047d0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80047d4:	e007      	b.n	80047e6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80047d6:	4b07      	ldr	r3, [pc, #28]	@ (80047f4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80047de:	4a05      	ldr	r2, [pc, #20]	@ (80047f4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047e0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80047e4:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80047e6:	2300      	movs	r3, #0
}
 80047e8:	4618      	mov	r0, r3
 80047ea:	3714      	adds	r7, #20
 80047ec:	46bd      	mov	sp, r7
 80047ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f2:	4770      	bx	lr
 80047f4:	40007000 	.word	0x40007000
 80047f8:	20000000 	.word	0x20000000
 80047fc:	431bde83 	.word	0x431bde83

08004800 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8004800:	b480      	push	{r7}
 8004802:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8004804:	4b05      	ldr	r3, [pc, #20]	@ (800481c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004806:	689b      	ldr	r3, [r3, #8]
 8004808:	4a04      	ldr	r2, [pc, #16]	@ (800481c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800480a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800480e:	6093      	str	r3, [r2, #8]
}
 8004810:	bf00      	nop
 8004812:	46bd      	mov	sp, r7
 8004814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004818:	4770      	bx	lr
 800481a:	bf00      	nop
 800481c:	40007000 	.word	0x40007000

08004820 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004820:	b580      	push	{r7, lr}
 8004822:	b088      	sub	sp, #32
 8004824:	af00      	add	r7, sp, #0
 8004826:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2b00      	cmp	r3, #0
 800482c:	d101      	bne.n	8004832 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800482e:	2301      	movs	r3, #1
 8004830:	e2fe      	b.n	8004e30 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f003 0301 	and.w	r3, r3, #1
 800483a:	2b00      	cmp	r3, #0
 800483c:	d075      	beq.n	800492a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800483e:	4b97      	ldr	r3, [pc, #604]	@ (8004a9c <HAL_RCC_OscConfig+0x27c>)
 8004840:	689b      	ldr	r3, [r3, #8]
 8004842:	f003 030c 	and.w	r3, r3, #12
 8004846:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004848:	4b94      	ldr	r3, [pc, #592]	@ (8004a9c <HAL_RCC_OscConfig+0x27c>)
 800484a:	68db      	ldr	r3, [r3, #12]
 800484c:	f003 0303 	and.w	r3, r3, #3
 8004850:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8004852:	69bb      	ldr	r3, [r7, #24]
 8004854:	2b0c      	cmp	r3, #12
 8004856:	d102      	bne.n	800485e <HAL_RCC_OscConfig+0x3e>
 8004858:	697b      	ldr	r3, [r7, #20]
 800485a:	2b03      	cmp	r3, #3
 800485c:	d002      	beq.n	8004864 <HAL_RCC_OscConfig+0x44>
 800485e:	69bb      	ldr	r3, [r7, #24]
 8004860:	2b08      	cmp	r3, #8
 8004862:	d10b      	bne.n	800487c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004864:	4b8d      	ldr	r3, [pc, #564]	@ (8004a9c <HAL_RCC_OscConfig+0x27c>)
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800486c:	2b00      	cmp	r3, #0
 800486e:	d05b      	beq.n	8004928 <HAL_RCC_OscConfig+0x108>
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	685b      	ldr	r3, [r3, #4]
 8004874:	2b00      	cmp	r3, #0
 8004876:	d157      	bne.n	8004928 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004878:	2301      	movs	r3, #1
 800487a:	e2d9      	b.n	8004e30 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	685b      	ldr	r3, [r3, #4]
 8004880:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004884:	d106      	bne.n	8004894 <HAL_RCC_OscConfig+0x74>
 8004886:	4b85      	ldr	r3, [pc, #532]	@ (8004a9c <HAL_RCC_OscConfig+0x27c>)
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	4a84      	ldr	r2, [pc, #528]	@ (8004a9c <HAL_RCC_OscConfig+0x27c>)
 800488c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004890:	6013      	str	r3, [r2, #0]
 8004892:	e01d      	b.n	80048d0 <HAL_RCC_OscConfig+0xb0>
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	685b      	ldr	r3, [r3, #4]
 8004898:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800489c:	d10c      	bne.n	80048b8 <HAL_RCC_OscConfig+0x98>
 800489e:	4b7f      	ldr	r3, [pc, #508]	@ (8004a9c <HAL_RCC_OscConfig+0x27c>)
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	4a7e      	ldr	r2, [pc, #504]	@ (8004a9c <HAL_RCC_OscConfig+0x27c>)
 80048a4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80048a8:	6013      	str	r3, [r2, #0]
 80048aa:	4b7c      	ldr	r3, [pc, #496]	@ (8004a9c <HAL_RCC_OscConfig+0x27c>)
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	4a7b      	ldr	r2, [pc, #492]	@ (8004a9c <HAL_RCC_OscConfig+0x27c>)
 80048b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80048b4:	6013      	str	r3, [r2, #0]
 80048b6:	e00b      	b.n	80048d0 <HAL_RCC_OscConfig+0xb0>
 80048b8:	4b78      	ldr	r3, [pc, #480]	@ (8004a9c <HAL_RCC_OscConfig+0x27c>)
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	4a77      	ldr	r2, [pc, #476]	@ (8004a9c <HAL_RCC_OscConfig+0x27c>)
 80048be:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80048c2:	6013      	str	r3, [r2, #0]
 80048c4:	4b75      	ldr	r3, [pc, #468]	@ (8004a9c <HAL_RCC_OscConfig+0x27c>)
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	4a74      	ldr	r2, [pc, #464]	@ (8004a9c <HAL_RCC_OscConfig+0x27c>)
 80048ca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80048ce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	685b      	ldr	r3, [r3, #4]
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d013      	beq.n	8004900 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048d8:	f7fd fbd6 	bl	8002088 <HAL_GetTick>
 80048dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80048de:	e008      	b.n	80048f2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80048e0:	f7fd fbd2 	bl	8002088 <HAL_GetTick>
 80048e4:	4602      	mov	r2, r0
 80048e6:	693b      	ldr	r3, [r7, #16]
 80048e8:	1ad3      	subs	r3, r2, r3
 80048ea:	2b64      	cmp	r3, #100	@ 0x64
 80048ec:	d901      	bls.n	80048f2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80048ee:	2303      	movs	r3, #3
 80048f0:	e29e      	b.n	8004e30 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80048f2:	4b6a      	ldr	r3, [pc, #424]	@ (8004a9c <HAL_RCC_OscConfig+0x27c>)
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d0f0      	beq.n	80048e0 <HAL_RCC_OscConfig+0xc0>
 80048fe:	e014      	b.n	800492a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004900:	f7fd fbc2 	bl	8002088 <HAL_GetTick>
 8004904:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004906:	e008      	b.n	800491a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004908:	f7fd fbbe 	bl	8002088 <HAL_GetTick>
 800490c:	4602      	mov	r2, r0
 800490e:	693b      	ldr	r3, [r7, #16]
 8004910:	1ad3      	subs	r3, r2, r3
 8004912:	2b64      	cmp	r3, #100	@ 0x64
 8004914:	d901      	bls.n	800491a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004916:	2303      	movs	r3, #3
 8004918:	e28a      	b.n	8004e30 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800491a:	4b60      	ldr	r3, [pc, #384]	@ (8004a9c <HAL_RCC_OscConfig+0x27c>)
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004922:	2b00      	cmp	r3, #0
 8004924:	d1f0      	bne.n	8004908 <HAL_RCC_OscConfig+0xe8>
 8004926:	e000      	b.n	800492a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004928:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f003 0302 	and.w	r3, r3, #2
 8004932:	2b00      	cmp	r3, #0
 8004934:	d075      	beq.n	8004a22 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004936:	4b59      	ldr	r3, [pc, #356]	@ (8004a9c <HAL_RCC_OscConfig+0x27c>)
 8004938:	689b      	ldr	r3, [r3, #8]
 800493a:	f003 030c 	and.w	r3, r3, #12
 800493e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004940:	4b56      	ldr	r3, [pc, #344]	@ (8004a9c <HAL_RCC_OscConfig+0x27c>)
 8004942:	68db      	ldr	r3, [r3, #12]
 8004944:	f003 0303 	and.w	r3, r3, #3
 8004948:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800494a:	69bb      	ldr	r3, [r7, #24]
 800494c:	2b0c      	cmp	r3, #12
 800494e:	d102      	bne.n	8004956 <HAL_RCC_OscConfig+0x136>
 8004950:	697b      	ldr	r3, [r7, #20]
 8004952:	2b02      	cmp	r3, #2
 8004954:	d002      	beq.n	800495c <HAL_RCC_OscConfig+0x13c>
 8004956:	69bb      	ldr	r3, [r7, #24]
 8004958:	2b04      	cmp	r3, #4
 800495a:	d11f      	bne.n	800499c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800495c:	4b4f      	ldr	r3, [pc, #316]	@ (8004a9c <HAL_RCC_OscConfig+0x27c>)
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004964:	2b00      	cmp	r3, #0
 8004966:	d005      	beq.n	8004974 <HAL_RCC_OscConfig+0x154>
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	68db      	ldr	r3, [r3, #12]
 800496c:	2b00      	cmp	r3, #0
 800496e:	d101      	bne.n	8004974 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8004970:	2301      	movs	r3, #1
 8004972:	e25d      	b.n	8004e30 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004974:	4b49      	ldr	r3, [pc, #292]	@ (8004a9c <HAL_RCC_OscConfig+0x27c>)
 8004976:	685b      	ldr	r3, [r3, #4]
 8004978:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	691b      	ldr	r3, [r3, #16]
 8004980:	061b      	lsls	r3, r3, #24
 8004982:	4946      	ldr	r1, [pc, #280]	@ (8004a9c <HAL_RCC_OscConfig+0x27c>)
 8004984:	4313      	orrs	r3, r2
 8004986:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004988:	4b45      	ldr	r3, [pc, #276]	@ (8004aa0 <HAL_RCC_OscConfig+0x280>)
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	4618      	mov	r0, r3
 800498e:	f7fd fb2f 	bl	8001ff0 <HAL_InitTick>
 8004992:	4603      	mov	r3, r0
 8004994:	2b00      	cmp	r3, #0
 8004996:	d043      	beq.n	8004a20 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8004998:	2301      	movs	r3, #1
 800499a:	e249      	b.n	8004e30 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	68db      	ldr	r3, [r3, #12]
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d023      	beq.n	80049ec <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80049a4:	4b3d      	ldr	r3, [pc, #244]	@ (8004a9c <HAL_RCC_OscConfig+0x27c>)
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	4a3c      	ldr	r2, [pc, #240]	@ (8004a9c <HAL_RCC_OscConfig+0x27c>)
 80049aa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80049ae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049b0:	f7fd fb6a 	bl	8002088 <HAL_GetTick>
 80049b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80049b6:	e008      	b.n	80049ca <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80049b8:	f7fd fb66 	bl	8002088 <HAL_GetTick>
 80049bc:	4602      	mov	r2, r0
 80049be:	693b      	ldr	r3, [r7, #16]
 80049c0:	1ad3      	subs	r3, r2, r3
 80049c2:	2b02      	cmp	r3, #2
 80049c4:	d901      	bls.n	80049ca <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80049c6:	2303      	movs	r3, #3
 80049c8:	e232      	b.n	8004e30 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80049ca:	4b34      	ldr	r3, [pc, #208]	@ (8004a9c <HAL_RCC_OscConfig+0x27c>)
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d0f0      	beq.n	80049b8 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80049d6:	4b31      	ldr	r3, [pc, #196]	@ (8004a9c <HAL_RCC_OscConfig+0x27c>)
 80049d8:	685b      	ldr	r3, [r3, #4]
 80049da:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	691b      	ldr	r3, [r3, #16]
 80049e2:	061b      	lsls	r3, r3, #24
 80049e4:	492d      	ldr	r1, [pc, #180]	@ (8004a9c <HAL_RCC_OscConfig+0x27c>)
 80049e6:	4313      	orrs	r3, r2
 80049e8:	604b      	str	r3, [r1, #4]
 80049ea:	e01a      	b.n	8004a22 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80049ec:	4b2b      	ldr	r3, [pc, #172]	@ (8004a9c <HAL_RCC_OscConfig+0x27c>)
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	4a2a      	ldr	r2, [pc, #168]	@ (8004a9c <HAL_RCC_OscConfig+0x27c>)
 80049f2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80049f6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049f8:	f7fd fb46 	bl	8002088 <HAL_GetTick>
 80049fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80049fe:	e008      	b.n	8004a12 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a00:	f7fd fb42 	bl	8002088 <HAL_GetTick>
 8004a04:	4602      	mov	r2, r0
 8004a06:	693b      	ldr	r3, [r7, #16]
 8004a08:	1ad3      	subs	r3, r2, r3
 8004a0a:	2b02      	cmp	r3, #2
 8004a0c:	d901      	bls.n	8004a12 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8004a0e:	2303      	movs	r3, #3
 8004a10:	e20e      	b.n	8004e30 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004a12:	4b22      	ldr	r3, [pc, #136]	@ (8004a9c <HAL_RCC_OscConfig+0x27c>)
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d1f0      	bne.n	8004a00 <HAL_RCC_OscConfig+0x1e0>
 8004a1e:	e000      	b.n	8004a22 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004a20:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f003 0308 	and.w	r3, r3, #8
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d041      	beq.n	8004ab2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	695b      	ldr	r3, [r3, #20]
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d01c      	beq.n	8004a70 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004a36:	4b19      	ldr	r3, [pc, #100]	@ (8004a9c <HAL_RCC_OscConfig+0x27c>)
 8004a38:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004a3c:	4a17      	ldr	r2, [pc, #92]	@ (8004a9c <HAL_RCC_OscConfig+0x27c>)
 8004a3e:	f043 0301 	orr.w	r3, r3, #1
 8004a42:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a46:	f7fd fb1f 	bl	8002088 <HAL_GetTick>
 8004a4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004a4c:	e008      	b.n	8004a60 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004a4e:	f7fd fb1b 	bl	8002088 <HAL_GetTick>
 8004a52:	4602      	mov	r2, r0
 8004a54:	693b      	ldr	r3, [r7, #16]
 8004a56:	1ad3      	subs	r3, r2, r3
 8004a58:	2b02      	cmp	r3, #2
 8004a5a:	d901      	bls.n	8004a60 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004a5c:	2303      	movs	r3, #3
 8004a5e:	e1e7      	b.n	8004e30 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004a60:	4b0e      	ldr	r3, [pc, #56]	@ (8004a9c <HAL_RCC_OscConfig+0x27c>)
 8004a62:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004a66:	f003 0302 	and.w	r3, r3, #2
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d0ef      	beq.n	8004a4e <HAL_RCC_OscConfig+0x22e>
 8004a6e:	e020      	b.n	8004ab2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004a70:	4b0a      	ldr	r3, [pc, #40]	@ (8004a9c <HAL_RCC_OscConfig+0x27c>)
 8004a72:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004a76:	4a09      	ldr	r2, [pc, #36]	@ (8004a9c <HAL_RCC_OscConfig+0x27c>)
 8004a78:	f023 0301 	bic.w	r3, r3, #1
 8004a7c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a80:	f7fd fb02 	bl	8002088 <HAL_GetTick>
 8004a84:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004a86:	e00d      	b.n	8004aa4 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004a88:	f7fd fafe 	bl	8002088 <HAL_GetTick>
 8004a8c:	4602      	mov	r2, r0
 8004a8e:	693b      	ldr	r3, [r7, #16]
 8004a90:	1ad3      	subs	r3, r2, r3
 8004a92:	2b02      	cmp	r3, #2
 8004a94:	d906      	bls.n	8004aa4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004a96:	2303      	movs	r3, #3
 8004a98:	e1ca      	b.n	8004e30 <HAL_RCC_OscConfig+0x610>
 8004a9a:	bf00      	nop
 8004a9c:	40021000 	.word	0x40021000
 8004aa0:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004aa4:	4b8c      	ldr	r3, [pc, #560]	@ (8004cd8 <HAL_RCC_OscConfig+0x4b8>)
 8004aa6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004aaa:	f003 0302 	and.w	r3, r3, #2
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d1ea      	bne.n	8004a88 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f003 0304 	and.w	r3, r3, #4
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	f000 80a6 	beq.w	8004c0c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004ac0:	2300      	movs	r3, #0
 8004ac2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004ac4:	4b84      	ldr	r3, [pc, #528]	@ (8004cd8 <HAL_RCC_OscConfig+0x4b8>)
 8004ac6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ac8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d101      	bne.n	8004ad4 <HAL_RCC_OscConfig+0x2b4>
 8004ad0:	2301      	movs	r3, #1
 8004ad2:	e000      	b.n	8004ad6 <HAL_RCC_OscConfig+0x2b6>
 8004ad4:	2300      	movs	r3, #0
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d00d      	beq.n	8004af6 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004ada:	4b7f      	ldr	r3, [pc, #508]	@ (8004cd8 <HAL_RCC_OscConfig+0x4b8>)
 8004adc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ade:	4a7e      	ldr	r2, [pc, #504]	@ (8004cd8 <HAL_RCC_OscConfig+0x4b8>)
 8004ae0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004ae4:	6593      	str	r3, [r2, #88]	@ 0x58
 8004ae6:	4b7c      	ldr	r3, [pc, #496]	@ (8004cd8 <HAL_RCC_OscConfig+0x4b8>)
 8004ae8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004aea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004aee:	60fb      	str	r3, [r7, #12]
 8004af0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004af2:	2301      	movs	r3, #1
 8004af4:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004af6:	4b79      	ldr	r3, [pc, #484]	@ (8004cdc <HAL_RCC_OscConfig+0x4bc>)
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d118      	bne.n	8004b34 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004b02:	4b76      	ldr	r3, [pc, #472]	@ (8004cdc <HAL_RCC_OscConfig+0x4bc>)
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	4a75      	ldr	r2, [pc, #468]	@ (8004cdc <HAL_RCC_OscConfig+0x4bc>)
 8004b08:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b0c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004b0e:	f7fd fabb 	bl	8002088 <HAL_GetTick>
 8004b12:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004b14:	e008      	b.n	8004b28 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b16:	f7fd fab7 	bl	8002088 <HAL_GetTick>
 8004b1a:	4602      	mov	r2, r0
 8004b1c:	693b      	ldr	r3, [r7, #16]
 8004b1e:	1ad3      	subs	r3, r2, r3
 8004b20:	2b02      	cmp	r3, #2
 8004b22:	d901      	bls.n	8004b28 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8004b24:	2303      	movs	r3, #3
 8004b26:	e183      	b.n	8004e30 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004b28:	4b6c      	ldr	r3, [pc, #432]	@ (8004cdc <HAL_RCC_OscConfig+0x4bc>)
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d0f0      	beq.n	8004b16 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	689b      	ldr	r3, [r3, #8]
 8004b38:	2b01      	cmp	r3, #1
 8004b3a:	d108      	bne.n	8004b4e <HAL_RCC_OscConfig+0x32e>
 8004b3c:	4b66      	ldr	r3, [pc, #408]	@ (8004cd8 <HAL_RCC_OscConfig+0x4b8>)
 8004b3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b42:	4a65      	ldr	r2, [pc, #404]	@ (8004cd8 <HAL_RCC_OscConfig+0x4b8>)
 8004b44:	f043 0301 	orr.w	r3, r3, #1
 8004b48:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004b4c:	e024      	b.n	8004b98 <HAL_RCC_OscConfig+0x378>
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	689b      	ldr	r3, [r3, #8]
 8004b52:	2b05      	cmp	r3, #5
 8004b54:	d110      	bne.n	8004b78 <HAL_RCC_OscConfig+0x358>
 8004b56:	4b60      	ldr	r3, [pc, #384]	@ (8004cd8 <HAL_RCC_OscConfig+0x4b8>)
 8004b58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b5c:	4a5e      	ldr	r2, [pc, #376]	@ (8004cd8 <HAL_RCC_OscConfig+0x4b8>)
 8004b5e:	f043 0304 	orr.w	r3, r3, #4
 8004b62:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004b66:	4b5c      	ldr	r3, [pc, #368]	@ (8004cd8 <HAL_RCC_OscConfig+0x4b8>)
 8004b68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b6c:	4a5a      	ldr	r2, [pc, #360]	@ (8004cd8 <HAL_RCC_OscConfig+0x4b8>)
 8004b6e:	f043 0301 	orr.w	r3, r3, #1
 8004b72:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004b76:	e00f      	b.n	8004b98 <HAL_RCC_OscConfig+0x378>
 8004b78:	4b57      	ldr	r3, [pc, #348]	@ (8004cd8 <HAL_RCC_OscConfig+0x4b8>)
 8004b7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b7e:	4a56      	ldr	r2, [pc, #344]	@ (8004cd8 <HAL_RCC_OscConfig+0x4b8>)
 8004b80:	f023 0301 	bic.w	r3, r3, #1
 8004b84:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004b88:	4b53      	ldr	r3, [pc, #332]	@ (8004cd8 <HAL_RCC_OscConfig+0x4b8>)
 8004b8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b8e:	4a52      	ldr	r2, [pc, #328]	@ (8004cd8 <HAL_RCC_OscConfig+0x4b8>)
 8004b90:	f023 0304 	bic.w	r3, r3, #4
 8004b94:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	689b      	ldr	r3, [r3, #8]
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d016      	beq.n	8004bce <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ba0:	f7fd fa72 	bl	8002088 <HAL_GetTick>
 8004ba4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004ba6:	e00a      	b.n	8004bbe <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ba8:	f7fd fa6e 	bl	8002088 <HAL_GetTick>
 8004bac:	4602      	mov	r2, r0
 8004bae:	693b      	ldr	r3, [r7, #16]
 8004bb0:	1ad3      	subs	r3, r2, r3
 8004bb2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004bb6:	4293      	cmp	r3, r2
 8004bb8:	d901      	bls.n	8004bbe <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8004bba:	2303      	movs	r3, #3
 8004bbc:	e138      	b.n	8004e30 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004bbe:	4b46      	ldr	r3, [pc, #280]	@ (8004cd8 <HAL_RCC_OscConfig+0x4b8>)
 8004bc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bc4:	f003 0302 	and.w	r3, r3, #2
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d0ed      	beq.n	8004ba8 <HAL_RCC_OscConfig+0x388>
 8004bcc:	e015      	b.n	8004bfa <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bce:	f7fd fa5b 	bl	8002088 <HAL_GetTick>
 8004bd2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004bd4:	e00a      	b.n	8004bec <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004bd6:	f7fd fa57 	bl	8002088 <HAL_GetTick>
 8004bda:	4602      	mov	r2, r0
 8004bdc:	693b      	ldr	r3, [r7, #16]
 8004bde:	1ad3      	subs	r3, r2, r3
 8004be0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004be4:	4293      	cmp	r3, r2
 8004be6:	d901      	bls.n	8004bec <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8004be8:	2303      	movs	r3, #3
 8004bea:	e121      	b.n	8004e30 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004bec:	4b3a      	ldr	r3, [pc, #232]	@ (8004cd8 <HAL_RCC_OscConfig+0x4b8>)
 8004bee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bf2:	f003 0302 	and.w	r3, r3, #2
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d1ed      	bne.n	8004bd6 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004bfa:	7ffb      	ldrb	r3, [r7, #31]
 8004bfc:	2b01      	cmp	r3, #1
 8004bfe:	d105      	bne.n	8004c0c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004c00:	4b35      	ldr	r3, [pc, #212]	@ (8004cd8 <HAL_RCC_OscConfig+0x4b8>)
 8004c02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c04:	4a34      	ldr	r2, [pc, #208]	@ (8004cd8 <HAL_RCC_OscConfig+0x4b8>)
 8004c06:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004c0a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f003 0320 	and.w	r3, r3, #32
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d03c      	beq.n	8004c92 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	699b      	ldr	r3, [r3, #24]
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d01c      	beq.n	8004c5a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004c20:	4b2d      	ldr	r3, [pc, #180]	@ (8004cd8 <HAL_RCC_OscConfig+0x4b8>)
 8004c22:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004c26:	4a2c      	ldr	r2, [pc, #176]	@ (8004cd8 <HAL_RCC_OscConfig+0x4b8>)
 8004c28:	f043 0301 	orr.w	r3, r3, #1
 8004c2c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c30:	f7fd fa2a 	bl	8002088 <HAL_GetTick>
 8004c34:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004c36:	e008      	b.n	8004c4a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004c38:	f7fd fa26 	bl	8002088 <HAL_GetTick>
 8004c3c:	4602      	mov	r2, r0
 8004c3e:	693b      	ldr	r3, [r7, #16]
 8004c40:	1ad3      	subs	r3, r2, r3
 8004c42:	2b02      	cmp	r3, #2
 8004c44:	d901      	bls.n	8004c4a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8004c46:	2303      	movs	r3, #3
 8004c48:	e0f2      	b.n	8004e30 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004c4a:	4b23      	ldr	r3, [pc, #140]	@ (8004cd8 <HAL_RCC_OscConfig+0x4b8>)
 8004c4c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004c50:	f003 0302 	and.w	r3, r3, #2
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d0ef      	beq.n	8004c38 <HAL_RCC_OscConfig+0x418>
 8004c58:	e01b      	b.n	8004c92 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004c5a:	4b1f      	ldr	r3, [pc, #124]	@ (8004cd8 <HAL_RCC_OscConfig+0x4b8>)
 8004c5c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004c60:	4a1d      	ldr	r2, [pc, #116]	@ (8004cd8 <HAL_RCC_OscConfig+0x4b8>)
 8004c62:	f023 0301 	bic.w	r3, r3, #1
 8004c66:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c6a:	f7fd fa0d 	bl	8002088 <HAL_GetTick>
 8004c6e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004c70:	e008      	b.n	8004c84 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004c72:	f7fd fa09 	bl	8002088 <HAL_GetTick>
 8004c76:	4602      	mov	r2, r0
 8004c78:	693b      	ldr	r3, [r7, #16]
 8004c7a:	1ad3      	subs	r3, r2, r3
 8004c7c:	2b02      	cmp	r3, #2
 8004c7e:	d901      	bls.n	8004c84 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004c80:	2303      	movs	r3, #3
 8004c82:	e0d5      	b.n	8004e30 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004c84:	4b14      	ldr	r3, [pc, #80]	@ (8004cd8 <HAL_RCC_OscConfig+0x4b8>)
 8004c86:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004c8a:	f003 0302 	and.w	r3, r3, #2
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d1ef      	bne.n	8004c72 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	69db      	ldr	r3, [r3, #28]
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	f000 80c9 	beq.w	8004e2e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004c9c:	4b0e      	ldr	r3, [pc, #56]	@ (8004cd8 <HAL_RCC_OscConfig+0x4b8>)
 8004c9e:	689b      	ldr	r3, [r3, #8]
 8004ca0:	f003 030c 	and.w	r3, r3, #12
 8004ca4:	2b0c      	cmp	r3, #12
 8004ca6:	f000 8083 	beq.w	8004db0 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	69db      	ldr	r3, [r3, #28]
 8004cae:	2b02      	cmp	r3, #2
 8004cb0:	d15e      	bne.n	8004d70 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004cb2:	4b09      	ldr	r3, [pc, #36]	@ (8004cd8 <HAL_RCC_OscConfig+0x4b8>)
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	4a08      	ldr	r2, [pc, #32]	@ (8004cd8 <HAL_RCC_OscConfig+0x4b8>)
 8004cb8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004cbc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cbe:	f7fd f9e3 	bl	8002088 <HAL_GetTick>
 8004cc2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004cc4:	e00c      	b.n	8004ce0 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004cc6:	f7fd f9df 	bl	8002088 <HAL_GetTick>
 8004cca:	4602      	mov	r2, r0
 8004ccc:	693b      	ldr	r3, [r7, #16]
 8004cce:	1ad3      	subs	r3, r2, r3
 8004cd0:	2b02      	cmp	r3, #2
 8004cd2:	d905      	bls.n	8004ce0 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8004cd4:	2303      	movs	r3, #3
 8004cd6:	e0ab      	b.n	8004e30 <HAL_RCC_OscConfig+0x610>
 8004cd8:	40021000 	.word	0x40021000
 8004cdc:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004ce0:	4b55      	ldr	r3, [pc, #340]	@ (8004e38 <HAL_RCC_OscConfig+0x618>)
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d1ec      	bne.n	8004cc6 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004cec:	4b52      	ldr	r3, [pc, #328]	@ (8004e38 <HAL_RCC_OscConfig+0x618>)
 8004cee:	68da      	ldr	r2, [r3, #12]
 8004cf0:	4b52      	ldr	r3, [pc, #328]	@ (8004e3c <HAL_RCC_OscConfig+0x61c>)
 8004cf2:	4013      	ands	r3, r2
 8004cf4:	687a      	ldr	r2, [r7, #4]
 8004cf6:	6a11      	ldr	r1, [r2, #32]
 8004cf8:	687a      	ldr	r2, [r7, #4]
 8004cfa:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004cfc:	3a01      	subs	r2, #1
 8004cfe:	0112      	lsls	r2, r2, #4
 8004d00:	4311      	orrs	r1, r2
 8004d02:	687a      	ldr	r2, [r7, #4]
 8004d04:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8004d06:	0212      	lsls	r2, r2, #8
 8004d08:	4311      	orrs	r1, r2
 8004d0a:	687a      	ldr	r2, [r7, #4]
 8004d0c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004d0e:	0852      	lsrs	r2, r2, #1
 8004d10:	3a01      	subs	r2, #1
 8004d12:	0552      	lsls	r2, r2, #21
 8004d14:	4311      	orrs	r1, r2
 8004d16:	687a      	ldr	r2, [r7, #4]
 8004d18:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004d1a:	0852      	lsrs	r2, r2, #1
 8004d1c:	3a01      	subs	r2, #1
 8004d1e:	0652      	lsls	r2, r2, #25
 8004d20:	4311      	orrs	r1, r2
 8004d22:	687a      	ldr	r2, [r7, #4]
 8004d24:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004d26:	06d2      	lsls	r2, r2, #27
 8004d28:	430a      	orrs	r2, r1
 8004d2a:	4943      	ldr	r1, [pc, #268]	@ (8004e38 <HAL_RCC_OscConfig+0x618>)
 8004d2c:	4313      	orrs	r3, r2
 8004d2e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004d30:	4b41      	ldr	r3, [pc, #260]	@ (8004e38 <HAL_RCC_OscConfig+0x618>)
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	4a40      	ldr	r2, [pc, #256]	@ (8004e38 <HAL_RCC_OscConfig+0x618>)
 8004d36:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004d3a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004d3c:	4b3e      	ldr	r3, [pc, #248]	@ (8004e38 <HAL_RCC_OscConfig+0x618>)
 8004d3e:	68db      	ldr	r3, [r3, #12]
 8004d40:	4a3d      	ldr	r2, [pc, #244]	@ (8004e38 <HAL_RCC_OscConfig+0x618>)
 8004d42:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004d46:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d48:	f7fd f99e 	bl	8002088 <HAL_GetTick>
 8004d4c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004d4e:	e008      	b.n	8004d62 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d50:	f7fd f99a 	bl	8002088 <HAL_GetTick>
 8004d54:	4602      	mov	r2, r0
 8004d56:	693b      	ldr	r3, [r7, #16]
 8004d58:	1ad3      	subs	r3, r2, r3
 8004d5a:	2b02      	cmp	r3, #2
 8004d5c:	d901      	bls.n	8004d62 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8004d5e:	2303      	movs	r3, #3
 8004d60:	e066      	b.n	8004e30 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004d62:	4b35      	ldr	r3, [pc, #212]	@ (8004e38 <HAL_RCC_OscConfig+0x618>)
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d0f0      	beq.n	8004d50 <HAL_RCC_OscConfig+0x530>
 8004d6e:	e05e      	b.n	8004e2e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d70:	4b31      	ldr	r3, [pc, #196]	@ (8004e38 <HAL_RCC_OscConfig+0x618>)
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	4a30      	ldr	r2, [pc, #192]	@ (8004e38 <HAL_RCC_OscConfig+0x618>)
 8004d76:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004d7a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d7c:	f7fd f984 	bl	8002088 <HAL_GetTick>
 8004d80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004d82:	e008      	b.n	8004d96 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d84:	f7fd f980 	bl	8002088 <HAL_GetTick>
 8004d88:	4602      	mov	r2, r0
 8004d8a:	693b      	ldr	r3, [r7, #16]
 8004d8c:	1ad3      	subs	r3, r2, r3
 8004d8e:	2b02      	cmp	r3, #2
 8004d90:	d901      	bls.n	8004d96 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8004d92:	2303      	movs	r3, #3
 8004d94:	e04c      	b.n	8004e30 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004d96:	4b28      	ldr	r3, [pc, #160]	@ (8004e38 <HAL_RCC_OscConfig+0x618>)
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d1f0      	bne.n	8004d84 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8004da2:	4b25      	ldr	r3, [pc, #148]	@ (8004e38 <HAL_RCC_OscConfig+0x618>)
 8004da4:	68da      	ldr	r2, [r3, #12]
 8004da6:	4924      	ldr	r1, [pc, #144]	@ (8004e38 <HAL_RCC_OscConfig+0x618>)
 8004da8:	4b25      	ldr	r3, [pc, #148]	@ (8004e40 <HAL_RCC_OscConfig+0x620>)
 8004daa:	4013      	ands	r3, r2
 8004dac:	60cb      	str	r3, [r1, #12]
 8004dae:	e03e      	b.n	8004e2e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	69db      	ldr	r3, [r3, #28]
 8004db4:	2b01      	cmp	r3, #1
 8004db6:	d101      	bne.n	8004dbc <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8004db8:	2301      	movs	r3, #1
 8004dba:	e039      	b.n	8004e30 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8004dbc:	4b1e      	ldr	r3, [pc, #120]	@ (8004e38 <HAL_RCC_OscConfig+0x618>)
 8004dbe:	68db      	ldr	r3, [r3, #12]
 8004dc0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004dc2:	697b      	ldr	r3, [r7, #20]
 8004dc4:	f003 0203 	and.w	r2, r3, #3
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	6a1b      	ldr	r3, [r3, #32]
 8004dcc:	429a      	cmp	r2, r3
 8004dce:	d12c      	bne.n	8004e2a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004dd0:	697b      	ldr	r3, [r7, #20]
 8004dd2:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dda:	3b01      	subs	r3, #1
 8004ddc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004dde:	429a      	cmp	r2, r3
 8004de0:	d123      	bne.n	8004e2a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004de2:	697b      	ldr	r3, [r7, #20]
 8004de4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dec:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004dee:	429a      	cmp	r2, r3
 8004df0:	d11b      	bne.n	8004e2a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004df2:	697b      	ldr	r3, [r7, #20]
 8004df4:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dfc:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004dfe:	429a      	cmp	r2, r3
 8004e00:	d113      	bne.n	8004e2a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004e02:	697b      	ldr	r3, [r7, #20]
 8004e04:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e0c:	085b      	lsrs	r3, r3, #1
 8004e0e:	3b01      	subs	r3, #1
 8004e10:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004e12:	429a      	cmp	r2, r3
 8004e14:	d109      	bne.n	8004e2a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004e16:	697b      	ldr	r3, [r7, #20]
 8004e18:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e20:	085b      	lsrs	r3, r3, #1
 8004e22:	3b01      	subs	r3, #1
 8004e24:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004e26:	429a      	cmp	r2, r3
 8004e28:	d001      	beq.n	8004e2e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8004e2a:	2301      	movs	r3, #1
 8004e2c:	e000      	b.n	8004e30 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8004e2e:	2300      	movs	r3, #0
}
 8004e30:	4618      	mov	r0, r3
 8004e32:	3720      	adds	r7, #32
 8004e34:	46bd      	mov	sp, r7
 8004e36:	bd80      	pop	{r7, pc}
 8004e38:	40021000 	.word	0x40021000
 8004e3c:	019f800c 	.word	0x019f800c
 8004e40:	feeefffc 	.word	0xfeeefffc

08004e44 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004e44:	b580      	push	{r7, lr}
 8004e46:	b086      	sub	sp, #24
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	6078      	str	r0, [r7, #4]
 8004e4c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004e4e:	2300      	movs	r3, #0
 8004e50:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d101      	bne.n	8004e5c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004e58:	2301      	movs	r3, #1
 8004e5a:	e11e      	b.n	800509a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004e5c:	4b91      	ldr	r3, [pc, #580]	@ (80050a4 <HAL_RCC_ClockConfig+0x260>)
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f003 030f 	and.w	r3, r3, #15
 8004e64:	683a      	ldr	r2, [r7, #0]
 8004e66:	429a      	cmp	r2, r3
 8004e68:	d910      	bls.n	8004e8c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e6a:	4b8e      	ldr	r3, [pc, #568]	@ (80050a4 <HAL_RCC_ClockConfig+0x260>)
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f023 020f 	bic.w	r2, r3, #15
 8004e72:	498c      	ldr	r1, [pc, #560]	@ (80050a4 <HAL_RCC_ClockConfig+0x260>)
 8004e74:	683b      	ldr	r3, [r7, #0]
 8004e76:	4313      	orrs	r3, r2
 8004e78:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e7a:	4b8a      	ldr	r3, [pc, #552]	@ (80050a4 <HAL_RCC_ClockConfig+0x260>)
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f003 030f 	and.w	r3, r3, #15
 8004e82:	683a      	ldr	r2, [r7, #0]
 8004e84:	429a      	cmp	r2, r3
 8004e86:	d001      	beq.n	8004e8c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004e88:	2301      	movs	r3, #1
 8004e8a:	e106      	b.n	800509a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f003 0301 	and.w	r3, r3, #1
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d073      	beq.n	8004f80 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	685b      	ldr	r3, [r3, #4]
 8004e9c:	2b03      	cmp	r3, #3
 8004e9e:	d129      	bne.n	8004ef4 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004ea0:	4b81      	ldr	r3, [pc, #516]	@ (80050a8 <HAL_RCC_ClockConfig+0x264>)
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d101      	bne.n	8004eb0 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8004eac:	2301      	movs	r3, #1
 8004eae:	e0f4      	b.n	800509a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8004eb0:	f000 f99e 	bl	80051f0 <RCC_GetSysClockFreqFromPLLSource>
 8004eb4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8004eb6:	693b      	ldr	r3, [r7, #16]
 8004eb8:	4a7c      	ldr	r2, [pc, #496]	@ (80050ac <HAL_RCC_ClockConfig+0x268>)
 8004eba:	4293      	cmp	r3, r2
 8004ebc:	d93f      	bls.n	8004f3e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004ebe:	4b7a      	ldr	r3, [pc, #488]	@ (80050a8 <HAL_RCC_ClockConfig+0x264>)
 8004ec0:	689b      	ldr	r3, [r3, #8]
 8004ec2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d009      	beq.n	8004ede <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d033      	beq.n	8004f3e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d12f      	bne.n	8004f3e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004ede:	4b72      	ldr	r3, [pc, #456]	@ (80050a8 <HAL_RCC_ClockConfig+0x264>)
 8004ee0:	689b      	ldr	r3, [r3, #8]
 8004ee2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004ee6:	4a70      	ldr	r2, [pc, #448]	@ (80050a8 <HAL_RCC_ClockConfig+0x264>)
 8004ee8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004eec:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004eee:	2380      	movs	r3, #128	@ 0x80
 8004ef0:	617b      	str	r3, [r7, #20]
 8004ef2:	e024      	b.n	8004f3e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	685b      	ldr	r3, [r3, #4]
 8004ef8:	2b02      	cmp	r3, #2
 8004efa:	d107      	bne.n	8004f0c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004efc:	4b6a      	ldr	r3, [pc, #424]	@ (80050a8 <HAL_RCC_ClockConfig+0x264>)
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d109      	bne.n	8004f1c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004f08:	2301      	movs	r3, #1
 8004f0a:	e0c6      	b.n	800509a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004f0c:	4b66      	ldr	r3, [pc, #408]	@ (80050a8 <HAL_RCC_ClockConfig+0x264>)
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d101      	bne.n	8004f1c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004f18:	2301      	movs	r3, #1
 8004f1a:	e0be      	b.n	800509a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8004f1c:	f000 f8ce 	bl	80050bc <HAL_RCC_GetSysClockFreq>
 8004f20:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8004f22:	693b      	ldr	r3, [r7, #16]
 8004f24:	4a61      	ldr	r2, [pc, #388]	@ (80050ac <HAL_RCC_ClockConfig+0x268>)
 8004f26:	4293      	cmp	r3, r2
 8004f28:	d909      	bls.n	8004f3e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004f2a:	4b5f      	ldr	r3, [pc, #380]	@ (80050a8 <HAL_RCC_ClockConfig+0x264>)
 8004f2c:	689b      	ldr	r3, [r3, #8]
 8004f2e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004f32:	4a5d      	ldr	r2, [pc, #372]	@ (80050a8 <HAL_RCC_ClockConfig+0x264>)
 8004f34:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004f38:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8004f3a:	2380      	movs	r3, #128	@ 0x80
 8004f3c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004f3e:	4b5a      	ldr	r3, [pc, #360]	@ (80050a8 <HAL_RCC_ClockConfig+0x264>)
 8004f40:	689b      	ldr	r3, [r3, #8]
 8004f42:	f023 0203 	bic.w	r2, r3, #3
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	685b      	ldr	r3, [r3, #4]
 8004f4a:	4957      	ldr	r1, [pc, #348]	@ (80050a8 <HAL_RCC_ClockConfig+0x264>)
 8004f4c:	4313      	orrs	r3, r2
 8004f4e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f50:	f7fd f89a 	bl	8002088 <HAL_GetTick>
 8004f54:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f56:	e00a      	b.n	8004f6e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f58:	f7fd f896 	bl	8002088 <HAL_GetTick>
 8004f5c:	4602      	mov	r2, r0
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	1ad3      	subs	r3, r2, r3
 8004f62:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f66:	4293      	cmp	r3, r2
 8004f68:	d901      	bls.n	8004f6e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8004f6a:	2303      	movs	r3, #3
 8004f6c:	e095      	b.n	800509a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f6e:	4b4e      	ldr	r3, [pc, #312]	@ (80050a8 <HAL_RCC_ClockConfig+0x264>)
 8004f70:	689b      	ldr	r3, [r3, #8]
 8004f72:	f003 020c 	and.w	r2, r3, #12
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	685b      	ldr	r3, [r3, #4]
 8004f7a:	009b      	lsls	r3, r3, #2
 8004f7c:	429a      	cmp	r2, r3
 8004f7e:	d1eb      	bne.n	8004f58 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f003 0302 	and.w	r3, r3, #2
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d023      	beq.n	8004fd4 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f003 0304 	and.w	r3, r3, #4
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d005      	beq.n	8004fa4 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004f98:	4b43      	ldr	r3, [pc, #268]	@ (80050a8 <HAL_RCC_ClockConfig+0x264>)
 8004f9a:	689b      	ldr	r3, [r3, #8]
 8004f9c:	4a42      	ldr	r2, [pc, #264]	@ (80050a8 <HAL_RCC_ClockConfig+0x264>)
 8004f9e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004fa2:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f003 0308 	and.w	r3, r3, #8
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d007      	beq.n	8004fc0 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8004fb0:	4b3d      	ldr	r3, [pc, #244]	@ (80050a8 <HAL_RCC_ClockConfig+0x264>)
 8004fb2:	689b      	ldr	r3, [r3, #8]
 8004fb4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004fb8:	4a3b      	ldr	r2, [pc, #236]	@ (80050a8 <HAL_RCC_ClockConfig+0x264>)
 8004fba:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004fbe:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004fc0:	4b39      	ldr	r3, [pc, #228]	@ (80050a8 <HAL_RCC_ClockConfig+0x264>)
 8004fc2:	689b      	ldr	r3, [r3, #8]
 8004fc4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	689b      	ldr	r3, [r3, #8]
 8004fcc:	4936      	ldr	r1, [pc, #216]	@ (80050a8 <HAL_RCC_ClockConfig+0x264>)
 8004fce:	4313      	orrs	r3, r2
 8004fd0:	608b      	str	r3, [r1, #8]
 8004fd2:	e008      	b.n	8004fe6 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8004fd4:	697b      	ldr	r3, [r7, #20]
 8004fd6:	2b80      	cmp	r3, #128	@ 0x80
 8004fd8:	d105      	bne.n	8004fe6 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004fda:	4b33      	ldr	r3, [pc, #204]	@ (80050a8 <HAL_RCC_ClockConfig+0x264>)
 8004fdc:	689b      	ldr	r3, [r3, #8]
 8004fde:	4a32      	ldr	r2, [pc, #200]	@ (80050a8 <HAL_RCC_ClockConfig+0x264>)
 8004fe0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004fe4:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004fe6:	4b2f      	ldr	r3, [pc, #188]	@ (80050a4 <HAL_RCC_ClockConfig+0x260>)
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	f003 030f 	and.w	r3, r3, #15
 8004fee:	683a      	ldr	r2, [r7, #0]
 8004ff0:	429a      	cmp	r2, r3
 8004ff2:	d21d      	bcs.n	8005030 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ff4:	4b2b      	ldr	r3, [pc, #172]	@ (80050a4 <HAL_RCC_ClockConfig+0x260>)
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f023 020f 	bic.w	r2, r3, #15
 8004ffc:	4929      	ldr	r1, [pc, #164]	@ (80050a4 <HAL_RCC_ClockConfig+0x260>)
 8004ffe:	683b      	ldr	r3, [r7, #0]
 8005000:	4313      	orrs	r3, r2
 8005002:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005004:	f7fd f840 	bl	8002088 <HAL_GetTick>
 8005008:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800500a:	e00a      	b.n	8005022 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800500c:	f7fd f83c 	bl	8002088 <HAL_GetTick>
 8005010:	4602      	mov	r2, r0
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	1ad3      	subs	r3, r2, r3
 8005016:	f241 3288 	movw	r2, #5000	@ 0x1388
 800501a:	4293      	cmp	r3, r2
 800501c:	d901      	bls.n	8005022 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800501e:	2303      	movs	r3, #3
 8005020:	e03b      	b.n	800509a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005022:	4b20      	ldr	r3, [pc, #128]	@ (80050a4 <HAL_RCC_ClockConfig+0x260>)
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f003 030f 	and.w	r3, r3, #15
 800502a:	683a      	ldr	r2, [r7, #0]
 800502c:	429a      	cmp	r2, r3
 800502e:	d1ed      	bne.n	800500c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	f003 0304 	and.w	r3, r3, #4
 8005038:	2b00      	cmp	r3, #0
 800503a:	d008      	beq.n	800504e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800503c:	4b1a      	ldr	r3, [pc, #104]	@ (80050a8 <HAL_RCC_ClockConfig+0x264>)
 800503e:	689b      	ldr	r3, [r3, #8]
 8005040:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	68db      	ldr	r3, [r3, #12]
 8005048:	4917      	ldr	r1, [pc, #92]	@ (80050a8 <HAL_RCC_ClockConfig+0x264>)
 800504a:	4313      	orrs	r3, r2
 800504c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f003 0308 	and.w	r3, r3, #8
 8005056:	2b00      	cmp	r3, #0
 8005058:	d009      	beq.n	800506e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800505a:	4b13      	ldr	r3, [pc, #76]	@ (80050a8 <HAL_RCC_ClockConfig+0x264>)
 800505c:	689b      	ldr	r3, [r3, #8]
 800505e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	691b      	ldr	r3, [r3, #16]
 8005066:	00db      	lsls	r3, r3, #3
 8005068:	490f      	ldr	r1, [pc, #60]	@ (80050a8 <HAL_RCC_ClockConfig+0x264>)
 800506a:	4313      	orrs	r3, r2
 800506c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800506e:	f000 f825 	bl	80050bc <HAL_RCC_GetSysClockFreq>
 8005072:	4602      	mov	r2, r0
 8005074:	4b0c      	ldr	r3, [pc, #48]	@ (80050a8 <HAL_RCC_ClockConfig+0x264>)
 8005076:	689b      	ldr	r3, [r3, #8]
 8005078:	091b      	lsrs	r3, r3, #4
 800507a:	f003 030f 	and.w	r3, r3, #15
 800507e:	490c      	ldr	r1, [pc, #48]	@ (80050b0 <HAL_RCC_ClockConfig+0x26c>)
 8005080:	5ccb      	ldrb	r3, [r1, r3]
 8005082:	f003 031f 	and.w	r3, r3, #31
 8005086:	fa22 f303 	lsr.w	r3, r2, r3
 800508a:	4a0a      	ldr	r2, [pc, #40]	@ (80050b4 <HAL_RCC_ClockConfig+0x270>)
 800508c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800508e:	4b0a      	ldr	r3, [pc, #40]	@ (80050b8 <HAL_RCC_ClockConfig+0x274>)
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	4618      	mov	r0, r3
 8005094:	f7fc ffac 	bl	8001ff0 <HAL_InitTick>
 8005098:	4603      	mov	r3, r0
}
 800509a:	4618      	mov	r0, r3
 800509c:	3718      	adds	r7, #24
 800509e:	46bd      	mov	sp, r7
 80050a0:	bd80      	pop	{r7, pc}
 80050a2:	bf00      	nop
 80050a4:	40022000 	.word	0x40022000
 80050a8:	40021000 	.word	0x40021000
 80050ac:	04c4b400 	.word	0x04c4b400
 80050b0:	0800edfc 	.word	0x0800edfc
 80050b4:	20000000 	.word	0x20000000
 80050b8:	20000008 	.word	0x20000008

080050bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80050bc:	b480      	push	{r7}
 80050be:	b087      	sub	sp, #28
 80050c0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80050c2:	4b2c      	ldr	r3, [pc, #176]	@ (8005174 <HAL_RCC_GetSysClockFreq+0xb8>)
 80050c4:	689b      	ldr	r3, [r3, #8]
 80050c6:	f003 030c 	and.w	r3, r3, #12
 80050ca:	2b04      	cmp	r3, #4
 80050cc:	d102      	bne.n	80050d4 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80050ce:	4b2a      	ldr	r3, [pc, #168]	@ (8005178 <HAL_RCC_GetSysClockFreq+0xbc>)
 80050d0:	613b      	str	r3, [r7, #16]
 80050d2:	e047      	b.n	8005164 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80050d4:	4b27      	ldr	r3, [pc, #156]	@ (8005174 <HAL_RCC_GetSysClockFreq+0xb8>)
 80050d6:	689b      	ldr	r3, [r3, #8]
 80050d8:	f003 030c 	and.w	r3, r3, #12
 80050dc:	2b08      	cmp	r3, #8
 80050de:	d102      	bne.n	80050e6 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80050e0:	4b26      	ldr	r3, [pc, #152]	@ (800517c <HAL_RCC_GetSysClockFreq+0xc0>)
 80050e2:	613b      	str	r3, [r7, #16]
 80050e4:	e03e      	b.n	8005164 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80050e6:	4b23      	ldr	r3, [pc, #140]	@ (8005174 <HAL_RCC_GetSysClockFreq+0xb8>)
 80050e8:	689b      	ldr	r3, [r3, #8]
 80050ea:	f003 030c 	and.w	r3, r3, #12
 80050ee:	2b0c      	cmp	r3, #12
 80050f0:	d136      	bne.n	8005160 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80050f2:	4b20      	ldr	r3, [pc, #128]	@ (8005174 <HAL_RCC_GetSysClockFreq+0xb8>)
 80050f4:	68db      	ldr	r3, [r3, #12]
 80050f6:	f003 0303 	and.w	r3, r3, #3
 80050fa:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80050fc:	4b1d      	ldr	r3, [pc, #116]	@ (8005174 <HAL_RCC_GetSysClockFreq+0xb8>)
 80050fe:	68db      	ldr	r3, [r3, #12]
 8005100:	091b      	lsrs	r3, r3, #4
 8005102:	f003 030f 	and.w	r3, r3, #15
 8005106:	3301      	adds	r3, #1
 8005108:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	2b03      	cmp	r3, #3
 800510e:	d10c      	bne.n	800512a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005110:	4a1a      	ldr	r2, [pc, #104]	@ (800517c <HAL_RCC_GetSysClockFreq+0xc0>)
 8005112:	68bb      	ldr	r3, [r7, #8]
 8005114:	fbb2 f3f3 	udiv	r3, r2, r3
 8005118:	4a16      	ldr	r2, [pc, #88]	@ (8005174 <HAL_RCC_GetSysClockFreq+0xb8>)
 800511a:	68d2      	ldr	r2, [r2, #12]
 800511c:	0a12      	lsrs	r2, r2, #8
 800511e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005122:	fb02 f303 	mul.w	r3, r2, r3
 8005126:	617b      	str	r3, [r7, #20]
      break;
 8005128:	e00c      	b.n	8005144 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800512a:	4a13      	ldr	r2, [pc, #76]	@ (8005178 <HAL_RCC_GetSysClockFreq+0xbc>)
 800512c:	68bb      	ldr	r3, [r7, #8]
 800512e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005132:	4a10      	ldr	r2, [pc, #64]	@ (8005174 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005134:	68d2      	ldr	r2, [r2, #12]
 8005136:	0a12      	lsrs	r2, r2, #8
 8005138:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800513c:	fb02 f303 	mul.w	r3, r2, r3
 8005140:	617b      	str	r3, [r7, #20]
      break;
 8005142:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005144:	4b0b      	ldr	r3, [pc, #44]	@ (8005174 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005146:	68db      	ldr	r3, [r3, #12]
 8005148:	0e5b      	lsrs	r3, r3, #25
 800514a:	f003 0303 	and.w	r3, r3, #3
 800514e:	3301      	adds	r3, #1
 8005150:	005b      	lsls	r3, r3, #1
 8005152:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8005154:	697a      	ldr	r2, [r7, #20]
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	fbb2 f3f3 	udiv	r3, r2, r3
 800515c:	613b      	str	r3, [r7, #16]
 800515e:	e001      	b.n	8005164 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8005160:	2300      	movs	r3, #0
 8005162:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005164:	693b      	ldr	r3, [r7, #16]
}
 8005166:	4618      	mov	r0, r3
 8005168:	371c      	adds	r7, #28
 800516a:	46bd      	mov	sp, r7
 800516c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005170:	4770      	bx	lr
 8005172:	bf00      	nop
 8005174:	40021000 	.word	0x40021000
 8005178:	00f42400 	.word	0x00f42400
 800517c:	007a1200 	.word	0x007a1200

08005180 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005180:	b480      	push	{r7}
 8005182:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005184:	4b03      	ldr	r3, [pc, #12]	@ (8005194 <HAL_RCC_GetHCLKFreq+0x14>)
 8005186:	681b      	ldr	r3, [r3, #0]
}
 8005188:	4618      	mov	r0, r3
 800518a:	46bd      	mov	sp, r7
 800518c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005190:	4770      	bx	lr
 8005192:	bf00      	nop
 8005194:	20000000 	.word	0x20000000

08005198 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005198:	b580      	push	{r7, lr}
 800519a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800519c:	f7ff fff0 	bl	8005180 <HAL_RCC_GetHCLKFreq>
 80051a0:	4602      	mov	r2, r0
 80051a2:	4b06      	ldr	r3, [pc, #24]	@ (80051bc <HAL_RCC_GetPCLK1Freq+0x24>)
 80051a4:	689b      	ldr	r3, [r3, #8]
 80051a6:	0a1b      	lsrs	r3, r3, #8
 80051a8:	f003 0307 	and.w	r3, r3, #7
 80051ac:	4904      	ldr	r1, [pc, #16]	@ (80051c0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80051ae:	5ccb      	ldrb	r3, [r1, r3]
 80051b0:	f003 031f 	and.w	r3, r3, #31
 80051b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80051b8:	4618      	mov	r0, r3
 80051ba:	bd80      	pop	{r7, pc}
 80051bc:	40021000 	.word	0x40021000
 80051c0:	0800ee0c 	.word	0x0800ee0c

080051c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80051c4:	b580      	push	{r7, lr}
 80051c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80051c8:	f7ff ffda 	bl	8005180 <HAL_RCC_GetHCLKFreq>
 80051cc:	4602      	mov	r2, r0
 80051ce:	4b06      	ldr	r3, [pc, #24]	@ (80051e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80051d0:	689b      	ldr	r3, [r3, #8]
 80051d2:	0adb      	lsrs	r3, r3, #11
 80051d4:	f003 0307 	and.w	r3, r3, #7
 80051d8:	4904      	ldr	r1, [pc, #16]	@ (80051ec <HAL_RCC_GetPCLK2Freq+0x28>)
 80051da:	5ccb      	ldrb	r3, [r1, r3]
 80051dc:	f003 031f 	and.w	r3, r3, #31
 80051e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80051e4:	4618      	mov	r0, r3
 80051e6:	bd80      	pop	{r7, pc}
 80051e8:	40021000 	.word	0x40021000
 80051ec:	0800ee0c 	.word	0x0800ee0c

080051f0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80051f0:	b480      	push	{r7}
 80051f2:	b087      	sub	sp, #28
 80051f4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80051f6:	4b1e      	ldr	r3, [pc, #120]	@ (8005270 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80051f8:	68db      	ldr	r3, [r3, #12]
 80051fa:	f003 0303 	and.w	r3, r3, #3
 80051fe:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005200:	4b1b      	ldr	r3, [pc, #108]	@ (8005270 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005202:	68db      	ldr	r3, [r3, #12]
 8005204:	091b      	lsrs	r3, r3, #4
 8005206:	f003 030f 	and.w	r3, r3, #15
 800520a:	3301      	adds	r3, #1
 800520c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800520e:	693b      	ldr	r3, [r7, #16]
 8005210:	2b03      	cmp	r3, #3
 8005212:	d10c      	bne.n	800522e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005214:	4a17      	ldr	r2, [pc, #92]	@ (8005274 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	fbb2 f3f3 	udiv	r3, r2, r3
 800521c:	4a14      	ldr	r2, [pc, #80]	@ (8005270 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800521e:	68d2      	ldr	r2, [r2, #12]
 8005220:	0a12      	lsrs	r2, r2, #8
 8005222:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005226:	fb02 f303 	mul.w	r3, r2, r3
 800522a:	617b      	str	r3, [r7, #20]
    break;
 800522c:	e00c      	b.n	8005248 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800522e:	4a12      	ldr	r2, [pc, #72]	@ (8005278 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	fbb2 f3f3 	udiv	r3, r2, r3
 8005236:	4a0e      	ldr	r2, [pc, #56]	@ (8005270 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005238:	68d2      	ldr	r2, [r2, #12]
 800523a:	0a12      	lsrs	r2, r2, #8
 800523c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005240:	fb02 f303 	mul.w	r3, r2, r3
 8005244:	617b      	str	r3, [r7, #20]
    break;
 8005246:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005248:	4b09      	ldr	r3, [pc, #36]	@ (8005270 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800524a:	68db      	ldr	r3, [r3, #12]
 800524c:	0e5b      	lsrs	r3, r3, #25
 800524e:	f003 0303 	and.w	r3, r3, #3
 8005252:	3301      	adds	r3, #1
 8005254:	005b      	lsls	r3, r3, #1
 8005256:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8005258:	697a      	ldr	r2, [r7, #20]
 800525a:	68bb      	ldr	r3, [r7, #8]
 800525c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005260:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8005262:	687b      	ldr	r3, [r7, #4]
}
 8005264:	4618      	mov	r0, r3
 8005266:	371c      	adds	r7, #28
 8005268:	46bd      	mov	sp, r7
 800526a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800526e:	4770      	bx	lr
 8005270:	40021000 	.word	0x40021000
 8005274:	007a1200 	.word	0x007a1200
 8005278:	00f42400 	.word	0x00f42400

0800527c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800527c:	b580      	push	{r7, lr}
 800527e:	b086      	sub	sp, #24
 8005280:	af00      	add	r7, sp, #0
 8005282:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005284:	2300      	movs	r3, #0
 8005286:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005288:	2300      	movs	r3, #0
 800528a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005294:	2b00      	cmp	r3, #0
 8005296:	f000 8098 	beq.w	80053ca <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800529a:	2300      	movs	r3, #0
 800529c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800529e:	4b43      	ldr	r3, [pc, #268]	@ (80053ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80052a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d10d      	bne.n	80052c6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80052aa:	4b40      	ldr	r3, [pc, #256]	@ (80053ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80052ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052ae:	4a3f      	ldr	r2, [pc, #252]	@ (80053ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80052b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80052b4:	6593      	str	r3, [r2, #88]	@ 0x58
 80052b6:	4b3d      	ldr	r3, [pc, #244]	@ (80053ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80052b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80052be:	60bb      	str	r3, [r7, #8]
 80052c0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80052c2:	2301      	movs	r3, #1
 80052c4:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80052c6:	4b3a      	ldr	r3, [pc, #232]	@ (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	4a39      	ldr	r2, [pc, #228]	@ (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80052cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80052d0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80052d2:	f7fc fed9 	bl	8002088 <HAL_GetTick>
 80052d6:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80052d8:	e009      	b.n	80052ee <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80052da:	f7fc fed5 	bl	8002088 <HAL_GetTick>
 80052de:	4602      	mov	r2, r0
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	1ad3      	subs	r3, r2, r3
 80052e4:	2b02      	cmp	r3, #2
 80052e6:	d902      	bls.n	80052ee <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80052e8:	2303      	movs	r3, #3
 80052ea:	74fb      	strb	r3, [r7, #19]
        break;
 80052ec:	e005      	b.n	80052fa <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80052ee:	4b30      	ldr	r3, [pc, #192]	@ (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d0ef      	beq.n	80052da <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80052fa:	7cfb      	ldrb	r3, [r7, #19]
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d159      	bne.n	80053b4 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005300:	4b2a      	ldr	r3, [pc, #168]	@ (80053ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005302:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005306:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800530a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800530c:	697b      	ldr	r3, [r7, #20]
 800530e:	2b00      	cmp	r3, #0
 8005310:	d01e      	beq.n	8005350 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005316:	697a      	ldr	r2, [r7, #20]
 8005318:	429a      	cmp	r2, r3
 800531a:	d019      	beq.n	8005350 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800531c:	4b23      	ldr	r3, [pc, #140]	@ (80053ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800531e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005322:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005326:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005328:	4b20      	ldr	r3, [pc, #128]	@ (80053ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800532a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800532e:	4a1f      	ldr	r2, [pc, #124]	@ (80053ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005330:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005334:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005338:	4b1c      	ldr	r3, [pc, #112]	@ (80053ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800533a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800533e:	4a1b      	ldr	r2, [pc, #108]	@ (80053ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005340:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005344:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005348:	4a18      	ldr	r2, [pc, #96]	@ (80053ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800534a:	697b      	ldr	r3, [r7, #20]
 800534c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005350:	697b      	ldr	r3, [r7, #20]
 8005352:	f003 0301 	and.w	r3, r3, #1
 8005356:	2b00      	cmp	r3, #0
 8005358:	d016      	beq.n	8005388 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800535a:	f7fc fe95 	bl	8002088 <HAL_GetTick>
 800535e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005360:	e00b      	b.n	800537a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005362:	f7fc fe91 	bl	8002088 <HAL_GetTick>
 8005366:	4602      	mov	r2, r0
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	1ad3      	subs	r3, r2, r3
 800536c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005370:	4293      	cmp	r3, r2
 8005372:	d902      	bls.n	800537a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8005374:	2303      	movs	r3, #3
 8005376:	74fb      	strb	r3, [r7, #19]
            break;
 8005378:	e006      	b.n	8005388 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800537a:	4b0c      	ldr	r3, [pc, #48]	@ (80053ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800537c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005380:	f003 0302 	and.w	r3, r3, #2
 8005384:	2b00      	cmp	r3, #0
 8005386:	d0ec      	beq.n	8005362 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8005388:	7cfb      	ldrb	r3, [r7, #19]
 800538a:	2b00      	cmp	r3, #0
 800538c:	d10b      	bne.n	80053a6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800538e:	4b07      	ldr	r3, [pc, #28]	@ (80053ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005390:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005394:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800539c:	4903      	ldr	r1, [pc, #12]	@ (80053ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800539e:	4313      	orrs	r3, r2
 80053a0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80053a4:	e008      	b.n	80053b8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80053a6:	7cfb      	ldrb	r3, [r7, #19]
 80053a8:	74bb      	strb	r3, [r7, #18]
 80053aa:	e005      	b.n	80053b8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80053ac:	40021000 	.word	0x40021000
 80053b0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80053b4:	7cfb      	ldrb	r3, [r7, #19]
 80053b6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80053b8:	7c7b      	ldrb	r3, [r7, #17]
 80053ba:	2b01      	cmp	r3, #1
 80053bc:	d105      	bne.n	80053ca <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80053be:	4ba7      	ldr	r3, [pc, #668]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053c2:	4aa6      	ldr	r2, [pc, #664]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053c4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80053c8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f003 0301 	and.w	r3, r3, #1
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d00a      	beq.n	80053ec <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80053d6:	4ba1      	ldr	r3, [pc, #644]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053dc:	f023 0203 	bic.w	r2, r3, #3
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	685b      	ldr	r3, [r3, #4]
 80053e4:	499d      	ldr	r1, [pc, #628]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053e6:	4313      	orrs	r3, r2
 80053e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	f003 0302 	and.w	r3, r3, #2
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d00a      	beq.n	800540e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80053f8:	4b98      	ldr	r3, [pc, #608]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053fe:	f023 020c 	bic.w	r2, r3, #12
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	689b      	ldr	r3, [r3, #8]
 8005406:	4995      	ldr	r1, [pc, #596]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005408:	4313      	orrs	r3, r2
 800540a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f003 0304 	and.w	r3, r3, #4
 8005416:	2b00      	cmp	r3, #0
 8005418:	d00a      	beq.n	8005430 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800541a:	4b90      	ldr	r3, [pc, #576]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800541c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005420:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	68db      	ldr	r3, [r3, #12]
 8005428:	498c      	ldr	r1, [pc, #560]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800542a:	4313      	orrs	r3, r2
 800542c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f003 0308 	and.w	r3, r3, #8
 8005438:	2b00      	cmp	r3, #0
 800543a:	d00a      	beq.n	8005452 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800543c:	4b87      	ldr	r3, [pc, #540]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800543e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005442:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	691b      	ldr	r3, [r3, #16]
 800544a:	4984      	ldr	r1, [pc, #528]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800544c:	4313      	orrs	r3, r2
 800544e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	f003 0310 	and.w	r3, r3, #16
 800545a:	2b00      	cmp	r3, #0
 800545c:	d00a      	beq.n	8005474 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800545e:	4b7f      	ldr	r3, [pc, #508]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005460:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005464:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	695b      	ldr	r3, [r3, #20]
 800546c:	497b      	ldr	r1, [pc, #492]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800546e:	4313      	orrs	r3, r2
 8005470:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f003 0320 	and.w	r3, r3, #32
 800547c:	2b00      	cmp	r3, #0
 800547e:	d00a      	beq.n	8005496 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005480:	4b76      	ldr	r3, [pc, #472]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005482:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005486:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	699b      	ldr	r3, [r3, #24]
 800548e:	4973      	ldr	r1, [pc, #460]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005490:	4313      	orrs	r3, r2
 8005492:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d00a      	beq.n	80054b8 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80054a2:	4b6e      	ldr	r3, [pc, #440]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054a8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	69db      	ldr	r3, [r3, #28]
 80054b0:	496a      	ldr	r1, [pc, #424]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054b2:	4313      	orrs	r3, r2
 80054b4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d00a      	beq.n	80054da <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80054c4:	4b65      	ldr	r3, [pc, #404]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054ca:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6a1b      	ldr	r3, [r3, #32]
 80054d2:	4962      	ldr	r1, [pc, #392]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054d4:	4313      	orrs	r3, r2
 80054d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d00a      	beq.n	80054fc <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80054e6:	4b5d      	ldr	r3, [pc, #372]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054ec:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054f4:	4959      	ldr	r1, [pc, #356]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054f6:	4313      	orrs	r3, r2
 80054f8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005504:	2b00      	cmp	r3, #0
 8005506:	d00a      	beq.n	800551e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005508:	4b54      	ldr	r3, [pc, #336]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800550a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800550e:	f023 0203 	bic.w	r2, r3, #3
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005516:	4951      	ldr	r1, [pc, #324]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005518:	4313      	orrs	r3, r2
 800551a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005526:	2b00      	cmp	r3, #0
 8005528:	d00a      	beq.n	8005540 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800552a:	4b4c      	ldr	r3, [pc, #304]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800552c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005530:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005538:	4948      	ldr	r1, [pc, #288]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800553a:	4313      	orrs	r3, r2
 800553c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005548:	2b00      	cmp	r3, #0
 800554a:	d015      	beq.n	8005578 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800554c:	4b43      	ldr	r3, [pc, #268]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800554e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005552:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800555a:	4940      	ldr	r1, [pc, #256]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800555c:	4313      	orrs	r3, r2
 800555e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005566:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800556a:	d105      	bne.n	8005578 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800556c:	4b3b      	ldr	r3, [pc, #236]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800556e:	68db      	ldr	r3, [r3, #12]
 8005570:	4a3a      	ldr	r2, [pc, #232]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005572:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005576:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005580:	2b00      	cmp	r3, #0
 8005582:	d015      	beq.n	80055b0 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005584:	4b35      	ldr	r3, [pc, #212]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005586:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800558a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005592:	4932      	ldr	r1, [pc, #200]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005594:	4313      	orrs	r3, r2
 8005596:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800559e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80055a2:	d105      	bne.n	80055b0 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80055a4:	4b2d      	ldr	r3, [pc, #180]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80055a6:	68db      	ldr	r3, [r3, #12]
 80055a8:	4a2c      	ldr	r2, [pc, #176]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80055aa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80055ae:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d015      	beq.n	80055e8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80055bc:	4b27      	ldr	r3, [pc, #156]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80055be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055c2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055ca:	4924      	ldr	r1, [pc, #144]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80055cc:	4313      	orrs	r3, r2
 80055ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055d6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80055da:	d105      	bne.n	80055e8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80055dc:	4b1f      	ldr	r3, [pc, #124]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80055de:	68db      	ldr	r3, [r3, #12]
 80055e0:	4a1e      	ldr	r2, [pc, #120]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80055e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80055e6:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d015      	beq.n	8005620 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80055f4:	4b19      	ldr	r3, [pc, #100]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80055f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055fa:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005602:	4916      	ldr	r1, [pc, #88]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005604:	4313      	orrs	r3, r2
 8005606:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800560e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005612:	d105      	bne.n	8005620 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005614:	4b11      	ldr	r3, [pc, #68]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005616:	68db      	ldr	r3, [r3, #12]
 8005618:	4a10      	ldr	r2, [pc, #64]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800561a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800561e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005628:	2b00      	cmp	r3, #0
 800562a:	d019      	beq.n	8005660 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800562c:	4b0b      	ldr	r3, [pc, #44]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800562e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005632:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800563a:	4908      	ldr	r1, [pc, #32]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800563c:	4313      	orrs	r3, r2
 800563e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005646:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800564a:	d109      	bne.n	8005660 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800564c:	4b03      	ldr	r3, [pc, #12]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800564e:	68db      	ldr	r3, [r3, #12]
 8005650:	4a02      	ldr	r2, [pc, #8]	@ (800565c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005652:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005656:	60d3      	str	r3, [r2, #12]
 8005658:	e002      	b.n	8005660 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800565a:	bf00      	nop
 800565c:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005668:	2b00      	cmp	r3, #0
 800566a:	d015      	beq.n	8005698 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800566c:	4b29      	ldr	r3, [pc, #164]	@ (8005714 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800566e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005672:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800567a:	4926      	ldr	r1, [pc, #152]	@ (8005714 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800567c:	4313      	orrs	r3, r2
 800567e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005686:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800568a:	d105      	bne.n	8005698 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800568c:	4b21      	ldr	r3, [pc, #132]	@ (8005714 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800568e:	68db      	ldr	r3, [r3, #12]
 8005690:	4a20      	ldr	r2, [pc, #128]	@ (8005714 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005692:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005696:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d015      	beq.n	80056d0 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80056a4:	4b1b      	ldr	r3, [pc, #108]	@ (8005714 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80056a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056aa:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80056b2:	4918      	ldr	r1, [pc, #96]	@ (8005714 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80056b4:	4313      	orrs	r3, r2
 80056b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80056be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056c2:	d105      	bne.n	80056d0 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80056c4:	4b13      	ldr	r3, [pc, #76]	@ (8005714 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80056c6:	68db      	ldr	r3, [r3, #12]
 80056c8:	4a12      	ldr	r2, [pc, #72]	@ (8005714 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80056ca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80056ce:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d015      	beq.n	8005708 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80056dc:	4b0d      	ldr	r3, [pc, #52]	@ (8005714 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80056de:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80056e2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80056ea:	490a      	ldr	r1, [pc, #40]	@ (8005714 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80056ec:	4313      	orrs	r3, r2
 80056ee:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80056f6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80056fa:	d105      	bne.n	8005708 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80056fc:	4b05      	ldr	r3, [pc, #20]	@ (8005714 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80056fe:	68db      	ldr	r3, [r3, #12]
 8005700:	4a04      	ldr	r2, [pc, #16]	@ (8005714 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005702:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005706:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8005708:	7cbb      	ldrb	r3, [r7, #18]
}
 800570a:	4618      	mov	r0, r3
 800570c:	3718      	adds	r7, #24
 800570e:	46bd      	mov	sp, r7
 8005710:	bd80      	pop	{r7, pc}
 8005712:	bf00      	nop
 8005714:	40021000 	.word	0x40021000

08005718 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005718:	b580      	push	{r7, lr}
 800571a:	b084      	sub	sp, #16
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2b00      	cmp	r3, #0
 8005724:	d101      	bne.n	800572a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005726:	2301      	movs	r3, #1
 8005728:	e09d      	b.n	8005866 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800572e:	2b00      	cmp	r3, #0
 8005730:	d108      	bne.n	8005744 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	685b      	ldr	r3, [r3, #4]
 8005736:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800573a:	d009      	beq.n	8005750 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	2200      	movs	r2, #0
 8005740:	61da      	str	r2, [r3, #28]
 8005742:	e005      	b.n	8005750 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	2200      	movs	r2, #0
 8005748:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	2200      	movs	r2, #0
 800574e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	2200      	movs	r2, #0
 8005754:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800575c:	b2db      	uxtb	r3, r3
 800575e:	2b00      	cmp	r3, #0
 8005760:	d106      	bne.n	8005770 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	2200      	movs	r2, #0
 8005766:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800576a:	6878      	ldr	r0, [r7, #4]
 800576c:	f7fb f9de 	bl	8000b2c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	2202      	movs	r2, #2
 8005774:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	681a      	ldr	r2, [r3, #0]
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005786:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	68db      	ldr	r3, [r3, #12]
 800578c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005790:	d902      	bls.n	8005798 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005792:	2300      	movs	r3, #0
 8005794:	60fb      	str	r3, [r7, #12]
 8005796:	e002      	b.n	800579e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005798:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800579c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	68db      	ldr	r3, [r3, #12]
 80057a2:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80057a6:	d007      	beq.n	80057b8 <HAL_SPI_Init+0xa0>
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	68db      	ldr	r3, [r3, #12]
 80057ac:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80057b0:	d002      	beq.n	80057b8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	2200      	movs	r2, #0
 80057b6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	685b      	ldr	r3, [r3, #4]
 80057bc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	689b      	ldr	r3, [r3, #8]
 80057c4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80057c8:	431a      	orrs	r2, r3
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	691b      	ldr	r3, [r3, #16]
 80057ce:	f003 0302 	and.w	r3, r3, #2
 80057d2:	431a      	orrs	r2, r3
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	695b      	ldr	r3, [r3, #20]
 80057d8:	f003 0301 	and.w	r3, r3, #1
 80057dc:	431a      	orrs	r2, r3
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	699b      	ldr	r3, [r3, #24]
 80057e2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80057e6:	431a      	orrs	r2, r3
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	69db      	ldr	r3, [r3, #28]
 80057ec:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80057f0:	431a      	orrs	r2, r3
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	6a1b      	ldr	r3, [r3, #32]
 80057f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80057fa:	ea42 0103 	orr.w	r1, r2, r3
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005802:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	430a      	orrs	r2, r1
 800580c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	699b      	ldr	r3, [r3, #24]
 8005812:	0c1b      	lsrs	r3, r3, #16
 8005814:	f003 0204 	and.w	r2, r3, #4
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800581c:	f003 0310 	and.w	r3, r3, #16
 8005820:	431a      	orrs	r2, r3
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005826:	f003 0308 	and.w	r3, r3, #8
 800582a:	431a      	orrs	r2, r3
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	68db      	ldr	r3, [r3, #12]
 8005830:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8005834:	ea42 0103 	orr.w	r1, r2, r3
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	430a      	orrs	r2, r1
 8005844:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	69da      	ldr	r2, [r3, #28]
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005854:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	2200      	movs	r2, #0
 800585a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	2201      	movs	r2, #1
 8005860:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8005864:	2300      	movs	r3, #0
}
 8005866:	4618      	mov	r0, r3
 8005868:	3710      	adds	r7, #16
 800586a:	46bd      	mov	sp, r7
 800586c:	bd80      	pop	{r7, pc}

0800586e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800586e:	b580      	push	{r7, lr}
 8005870:	b088      	sub	sp, #32
 8005872:	af00      	add	r7, sp, #0
 8005874:	60f8      	str	r0, [r7, #12]
 8005876:	60b9      	str	r1, [r7, #8]
 8005878:	603b      	str	r3, [r7, #0]
 800587a:	4613      	mov	r3, r2
 800587c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800587e:	f7fc fc03 	bl	8002088 <HAL_GetTick>
 8005882:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8005884:	88fb      	ldrh	r3, [r7, #6]
 8005886:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800588e:	b2db      	uxtb	r3, r3
 8005890:	2b01      	cmp	r3, #1
 8005892:	d001      	beq.n	8005898 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8005894:	2302      	movs	r3, #2
 8005896:	e15c      	b.n	8005b52 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8005898:	68bb      	ldr	r3, [r7, #8]
 800589a:	2b00      	cmp	r3, #0
 800589c:	d002      	beq.n	80058a4 <HAL_SPI_Transmit+0x36>
 800589e:	88fb      	ldrh	r3, [r7, #6]
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d101      	bne.n	80058a8 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80058a4:	2301      	movs	r3, #1
 80058a6:	e154      	b.n	8005b52 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80058ae:	2b01      	cmp	r3, #1
 80058b0:	d101      	bne.n	80058b6 <HAL_SPI_Transmit+0x48>
 80058b2:	2302      	movs	r3, #2
 80058b4:	e14d      	b.n	8005b52 <HAL_SPI_Transmit+0x2e4>
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	2201      	movs	r2, #1
 80058ba:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	2203      	movs	r2, #3
 80058c2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	2200      	movs	r2, #0
 80058ca:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	68ba      	ldr	r2, [r7, #8]
 80058d0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	88fa      	ldrh	r2, [r7, #6]
 80058d6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	88fa      	ldrh	r2, [r7, #6]
 80058dc:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	2200      	movs	r2, #0
 80058e2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	2200      	movs	r2, #0
 80058e8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	2200      	movs	r2, #0
 80058f0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	2200      	movs	r2, #0
 80058f8:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	2200      	movs	r2, #0
 80058fe:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	689b      	ldr	r3, [r3, #8]
 8005904:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005908:	d10f      	bne.n	800592a <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	681a      	ldr	r2, [r3, #0]
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005918:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	681a      	ldr	r2, [r3, #0]
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005928:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005934:	2b40      	cmp	r3, #64	@ 0x40
 8005936:	d007      	beq.n	8005948 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	681a      	ldr	r2, [r3, #0]
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005946:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	68db      	ldr	r3, [r3, #12]
 800594c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005950:	d952      	bls.n	80059f8 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	685b      	ldr	r3, [r3, #4]
 8005956:	2b00      	cmp	r3, #0
 8005958:	d002      	beq.n	8005960 <HAL_SPI_Transmit+0xf2>
 800595a:	8b7b      	ldrh	r3, [r7, #26]
 800595c:	2b01      	cmp	r3, #1
 800595e:	d145      	bne.n	80059ec <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005964:	881a      	ldrh	r2, [r3, #0]
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005970:	1c9a      	adds	r2, r3, #2
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800597a:	b29b      	uxth	r3, r3
 800597c:	3b01      	subs	r3, #1
 800597e:	b29a      	uxth	r2, r3
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005984:	e032      	b.n	80059ec <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	689b      	ldr	r3, [r3, #8]
 800598c:	f003 0302 	and.w	r3, r3, #2
 8005990:	2b02      	cmp	r3, #2
 8005992:	d112      	bne.n	80059ba <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005998:	881a      	ldrh	r2, [r3, #0]
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059a4:	1c9a      	adds	r2, r3, #2
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80059ae:	b29b      	uxth	r3, r3
 80059b0:	3b01      	subs	r3, #1
 80059b2:	b29a      	uxth	r2, r3
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80059b8:	e018      	b.n	80059ec <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80059ba:	f7fc fb65 	bl	8002088 <HAL_GetTick>
 80059be:	4602      	mov	r2, r0
 80059c0:	69fb      	ldr	r3, [r7, #28]
 80059c2:	1ad3      	subs	r3, r2, r3
 80059c4:	683a      	ldr	r2, [r7, #0]
 80059c6:	429a      	cmp	r2, r3
 80059c8:	d803      	bhi.n	80059d2 <HAL_SPI_Transmit+0x164>
 80059ca:	683b      	ldr	r3, [r7, #0]
 80059cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059d0:	d102      	bne.n	80059d8 <HAL_SPI_Transmit+0x16a>
 80059d2:	683b      	ldr	r3, [r7, #0]
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d109      	bne.n	80059ec <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	2201      	movs	r2, #1
 80059dc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	2200      	movs	r2, #0
 80059e4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80059e8:	2303      	movs	r3, #3
 80059ea:	e0b2      	b.n	8005b52 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80059f0:	b29b      	uxth	r3, r3
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d1c7      	bne.n	8005986 <HAL_SPI_Transmit+0x118>
 80059f6:	e083      	b.n	8005b00 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	685b      	ldr	r3, [r3, #4]
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d002      	beq.n	8005a06 <HAL_SPI_Transmit+0x198>
 8005a00:	8b7b      	ldrh	r3, [r7, #26]
 8005a02:	2b01      	cmp	r3, #1
 8005a04:	d177      	bne.n	8005af6 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005a0a:	b29b      	uxth	r3, r3
 8005a0c:	2b01      	cmp	r3, #1
 8005a0e:	d912      	bls.n	8005a36 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a14:	881a      	ldrh	r2, [r3, #0]
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a20:	1c9a      	adds	r2, r3, #2
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005a2a:	b29b      	uxth	r3, r3
 8005a2c:	3b02      	subs	r3, #2
 8005a2e:	b29a      	uxth	r2, r3
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005a34:	e05f      	b.n	8005af6 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	330c      	adds	r3, #12
 8005a40:	7812      	ldrb	r2, [r2, #0]
 8005a42:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a48:	1c5a      	adds	r2, r3, #1
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005a52:	b29b      	uxth	r3, r3
 8005a54:	3b01      	subs	r3, #1
 8005a56:	b29a      	uxth	r2, r3
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8005a5c:	e04b      	b.n	8005af6 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	689b      	ldr	r3, [r3, #8]
 8005a64:	f003 0302 	and.w	r3, r3, #2
 8005a68:	2b02      	cmp	r3, #2
 8005a6a:	d12b      	bne.n	8005ac4 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005a70:	b29b      	uxth	r3, r3
 8005a72:	2b01      	cmp	r3, #1
 8005a74:	d912      	bls.n	8005a9c <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a7a:	881a      	ldrh	r2, [r3, #0]
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a86:	1c9a      	adds	r2, r3, #2
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005a90:	b29b      	uxth	r3, r3
 8005a92:	3b02      	subs	r3, #2
 8005a94:	b29a      	uxth	r2, r3
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005a9a:	e02c      	b.n	8005af6 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	330c      	adds	r3, #12
 8005aa6:	7812      	ldrb	r2, [r2, #0]
 8005aa8:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005aae:	1c5a      	adds	r2, r3, #1
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ab8:	b29b      	uxth	r3, r3
 8005aba:	3b01      	subs	r3, #1
 8005abc:	b29a      	uxth	r2, r3
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005ac2:	e018      	b.n	8005af6 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005ac4:	f7fc fae0 	bl	8002088 <HAL_GetTick>
 8005ac8:	4602      	mov	r2, r0
 8005aca:	69fb      	ldr	r3, [r7, #28]
 8005acc:	1ad3      	subs	r3, r2, r3
 8005ace:	683a      	ldr	r2, [r7, #0]
 8005ad0:	429a      	cmp	r2, r3
 8005ad2:	d803      	bhi.n	8005adc <HAL_SPI_Transmit+0x26e>
 8005ad4:	683b      	ldr	r3, [r7, #0]
 8005ad6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ada:	d102      	bne.n	8005ae2 <HAL_SPI_Transmit+0x274>
 8005adc:	683b      	ldr	r3, [r7, #0]
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d109      	bne.n	8005af6 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	2201      	movs	r2, #1
 8005ae6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	2200      	movs	r2, #0
 8005aee:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8005af2:	2303      	movs	r3, #3
 8005af4:	e02d      	b.n	8005b52 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005afa:	b29b      	uxth	r3, r3
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d1ae      	bne.n	8005a5e <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005b00:	69fa      	ldr	r2, [r7, #28]
 8005b02:	6839      	ldr	r1, [r7, #0]
 8005b04:	68f8      	ldr	r0, [r7, #12]
 8005b06:	f000 fb65 	bl	80061d4 <SPI_EndRxTxTransaction>
 8005b0a:	4603      	mov	r3, r0
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d002      	beq.n	8005b16 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	2220      	movs	r2, #32
 8005b14:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	689b      	ldr	r3, [r3, #8]
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d10a      	bne.n	8005b34 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005b1e:	2300      	movs	r3, #0
 8005b20:	617b      	str	r3, [r7, #20]
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	68db      	ldr	r3, [r3, #12]
 8005b28:	617b      	str	r3, [r7, #20]
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	689b      	ldr	r3, [r3, #8]
 8005b30:	617b      	str	r3, [r7, #20]
 8005b32:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	2201      	movs	r2, #1
 8005b38:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	2200      	movs	r2, #0
 8005b40:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d001      	beq.n	8005b50 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8005b4c:	2301      	movs	r3, #1
 8005b4e:	e000      	b.n	8005b52 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8005b50:	2300      	movs	r3, #0
  }
}
 8005b52:	4618      	mov	r0, r3
 8005b54:	3720      	adds	r7, #32
 8005b56:	46bd      	mov	sp, r7
 8005b58:	bd80      	pop	{r7, pc}

08005b5a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005b5a:	b580      	push	{r7, lr}
 8005b5c:	b08a      	sub	sp, #40	@ 0x28
 8005b5e:	af00      	add	r7, sp, #0
 8005b60:	60f8      	str	r0, [r7, #12]
 8005b62:	60b9      	str	r1, [r7, #8]
 8005b64:	607a      	str	r2, [r7, #4]
 8005b66:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005b68:	2301      	movs	r3, #1
 8005b6a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005b6c:	f7fc fa8c 	bl	8002088 <HAL_GetTick>
 8005b70:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005b78:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	685b      	ldr	r3, [r3, #4]
 8005b7e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8005b80:	887b      	ldrh	r3, [r7, #2]
 8005b82:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8005b84:	887b      	ldrh	r3, [r7, #2]
 8005b86:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005b88:	7ffb      	ldrb	r3, [r7, #31]
 8005b8a:	2b01      	cmp	r3, #1
 8005b8c:	d00c      	beq.n	8005ba8 <HAL_SPI_TransmitReceive+0x4e>
 8005b8e:	69bb      	ldr	r3, [r7, #24]
 8005b90:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005b94:	d106      	bne.n	8005ba4 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	689b      	ldr	r3, [r3, #8]
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d102      	bne.n	8005ba4 <HAL_SPI_TransmitReceive+0x4a>
 8005b9e:	7ffb      	ldrb	r3, [r7, #31]
 8005ba0:	2b04      	cmp	r3, #4
 8005ba2:	d001      	beq.n	8005ba8 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8005ba4:	2302      	movs	r3, #2
 8005ba6:	e1f3      	b.n	8005f90 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005ba8:	68bb      	ldr	r3, [r7, #8]
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d005      	beq.n	8005bba <HAL_SPI_TransmitReceive+0x60>
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d002      	beq.n	8005bba <HAL_SPI_TransmitReceive+0x60>
 8005bb4:	887b      	ldrh	r3, [r7, #2]
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d101      	bne.n	8005bbe <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8005bba:	2301      	movs	r3, #1
 8005bbc:	e1e8      	b.n	8005f90 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005bc4:	2b01      	cmp	r3, #1
 8005bc6:	d101      	bne.n	8005bcc <HAL_SPI_TransmitReceive+0x72>
 8005bc8:	2302      	movs	r3, #2
 8005bca:	e1e1      	b.n	8005f90 <HAL_SPI_TransmitReceive+0x436>
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	2201      	movs	r2, #1
 8005bd0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005bda:	b2db      	uxtb	r3, r3
 8005bdc:	2b04      	cmp	r3, #4
 8005bde:	d003      	beq.n	8005be8 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	2205      	movs	r2, #5
 8005be4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	2200      	movs	r2, #0
 8005bec:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	687a      	ldr	r2, [r7, #4]
 8005bf2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	887a      	ldrh	r2, [r7, #2]
 8005bf8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	887a      	ldrh	r2, [r7, #2]
 8005c00:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	68ba      	ldr	r2, [r7, #8]
 8005c08:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	887a      	ldrh	r2, [r7, #2]
 8005c0e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	887a      	ldrh	r2, [r7, #2]
 8005c14:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	2200      	movs	r2, #0
 8005c1a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	2200      	movs	r2, #0
 8005c20:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	68db      	ldr	r3, [r3, #12]
 8005c26:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005c2a:	d802      	bhi.n	8005c32 <HAL_SPI_TransmitReceive+0xd8>
 8005c2c:	8abb      	ldrh	r3, [r7, #20]
 8005c2e:	2b01      	cmp	r3, #1
 8005c30:	d908      	bls.n	8005c44 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	685a      	ldr	r2, [r3, #4]
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005c40:	605a      	str	r2, [r3, #4]
 8005c42:	e007      	b.n	8005c54 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	685a      	ldr	r2, [r3, #4]
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005c52:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c5e:	2b40      	cmp	r3, #64	@ 0x40
 8005c60:	d007      	beq.n	8005c72 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	681a      	ldr	r2, [r3, #0]
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005c70:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	68db      	ldr	r3, [r3, #12]
 8005c76:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005c7a:	f240 8083 	bls.w	8005d84 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	685b      	ldr	r3, [r3, #4]
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d002      	beq.n	8005c8c <HAL_SPI_TransmitReceive+0x132>
 8005c86:	8afb      	ldrh	r3, [r7, #22]
 8005c88:	2b01      	cmp	r3, #1
 8005c8a:	d16f      	bne.n	8005d6c <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c90:	881a      	ldrh	r2, [r3, #0]
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c9c:	1c9a      	adds	r2, r3, #2
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ca6:	b29b      	uxth	r3, r3
 8005ca8:	3b01      	subs	r3, #1
 8005caa:	b29a      	uxth	r2, r3
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005cb0:	e05c      	b.n	8005d6c <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	689b      	ldr	r3, [r3, #8]
 8005cb8:	f003 0302 	and.w	r3, r3, #2
 8005cbc:	2b02      	cmp	r3, #2
 8005cbe:	d11b      	bne.n	8005cf8 <HAL_SPI_TransmitReceive+0x19e>
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005cc4:	b29b      	uxth	r3, r3
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d016      	beq.n	8005cf8 <HAL_SPI_TransmitReceive+0x19e>
 8005cca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ccc:	2b01      	cmp	r3, #1
 8005cce:	d113      	bne.n	8005cf8 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cd4:	881a      	ldrh	r2, [r3, #0]
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ce0:	1c9a      	adds	r2, r3, #2
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005cea:	b29b      	uxth	r3, r3
 8005cec:	3b01      	subs	r3, #1
 8005cee:	b29a      	uxth	r2, r3
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005cf4:	2300      	movs	r3, #0
 8005cf6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	689b      	ldr	r3, [r3, #8]
 8005cfe:	f003 0301 	and.w	r3, r3, #1
 8005d02:	2b01      	cmp	r3, #1
 8005d04:	d11c      	bne.n	8005d40 <HAL_SPI_TransmitReceive+0x1e6>
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005d0c:	b29b      	uxth	r3, r3
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d016      	beq.n	8005d40 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	68da      	ldr	r2, [r3, #12]
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d1c:	b292      	uxth	r2, r2
 8005d1e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d24:	1c9a      	adds	r2, r3, #2
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005d30:	b29b      	uxth	r3, r3
 8005d32:	3b01      	subs	r3, #1
 8005d34:	b29a      	uxth	r2, r3
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005d3c:	2301      	movs	r3, #1
 8005d3e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005d40:	f7fc f9a2 	bl	8002088 <HAL_GetTick>
 8005d44:	4602      	mov	r2, r0
 8005d46:	6a3b      	ldr	r3, [r7, #32]
 8005d48:	1ad3      	subs	r3, r2, r3
 8005d4a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005d4c:	429a      	cmp	r2, r3
 8005d4e:	d80d      	bhi.n	8005d6c <HAL_SPI_TransmitReceive+0x212>
 8005d50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d56:	d009      	beq.n	8005d6c <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	2201      	movs	r2, #1
 8005d5c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	2200      	movs	r2, #0
 8005d64:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8005d68:	2303      	movs	r3, #3
 8005d6a:	e111      	b.n	8005f90 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d70:	b29b      	uxth	r3, r3
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d19d      	bne.n	8005cb2 <HAL_SPI_TransmitReceive+0x158>
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005d7c:	b29b      	uxth	r3, r3
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d197      	bne.n	8005cb2 <HAL_SPI_TransmitReceive+0x158>
 8005d82:	e0e5      	b.n	8005f50 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	685b      	ldr	r3, [r3, #4]
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d003      	beq.n	8005d94 <HAL_SPI_TransmitReceive+0x23a>
 8005d8c:	8afb      	ldrh	r3, [r7, #22]
 8005d8e:	2b01      	cmp	r3, #1
 8005d90:	f040 80d1 	bne.w	8005f36 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d98:	b29b      	uxth	r3, r3
 8005d9a:	2b01      	cmp	r3, #1
 8005d9c:	d912      	bls.n	8005dc4 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005da2:	881a      	ldrh	r2, [r3, #0]
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dae:	1c9a      	adds	r2, r3, #2
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005db8:	b29b      	uxth	r3, r3
 8005dba:	3b02      	subs	r3, #2
 8005dbc:	b29a      	uxth	r2, r3
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005dc2:	e0b8      	b.n	8005f36 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	330c      	adds	r3, #12
 8005dce:	7812      	ldrb	r2, [r2, #0]
 8005dd0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dd6:	1c5a      	adds	r2, r3, #1
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005de0:	b29b      	uxth	r3, r3
 8005de2:	3b01      	subs	r3, #1
 8005de4:	b29a      	uxth	r2, r3
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005dea:	e0a4      	b.n	8005f36 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	689b      	ldr	r3, [r3, #8]
 8005df2:	f003 0302 	and.w	r3, r3, #2
 8005df6:	2b02      	cmp	r3, #2
 8005df8:	d134      	bne.n	8005e64 <HAL_SPI_TransmitReceive+0x30a>
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005dfe:	b29b      	uxth	r3, r3
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d02f      	beq.n	8005e64 <HAL_SPI_TransmitReceive+0x30a>
 8005e04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e06:	2b01      	cmp	r3, #1
 8005e08:	d12c      	bne.n	8005e64 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005e0e:	b29b      	uxth	r3, r3
 8005e10:	2b01      	cmp	r3, #1
 8005e12:	d912      	bls.n	8005e3a <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e18:	881a      	ldrh	r2, [r3, #0]
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e24:	1c9a      	adds	r2, r3, #2
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005e2e:	b29b      	uxth	r3, r3
 8005e30:	3b02      	subs	r3, #2
 8005e32:	b29a      	uxth	r2, r3
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005e38:	e012      	b.n	8005e60 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	330c      	adds	r3, #12
 8005e44:	7812      	ldrb	r2, [r2, #0]
 8005e46:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e4c:	1c5a      	adds	r2, r3, #1
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005e56:	b29b      	uxth	r3, r3
 8005e58:	3b01      	subs	r3, #1
 8005e5a:	b29a      	uxth	r2, r3
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005e60:	2300      	movs	r3, #0
 8005e62:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	689b      	ldr	r3, [r3, #8]
 8005e6a:	f003 0301 	and.w	r3, r3, #1
 8005e6e:	2b01      	cmp	r3, #1
 8005e70:	d148      	bne.n	8005f04 <HAL_SPI_TransmitReceive+0x3aa>
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005e78:	b29b      	uxth	r3, r3
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d042      	beq.n	8005f04 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005e84:	b29b      	uxth	r3, r3
 8005e86:	2b01      	cmp	r3, #1
 8005e88:	d923      	bls.n	8005ed2 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	68da      	ldr	r2, [r3, #12]
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e94:	b292      	uxth	r2, r2
 8005e96:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e9c:	1c9a      	adds	r2, r3, #2
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005ea8:	b29b      	uxth	r3, r3
 8005eaa:	3b02      	subs	r3, #2
 8005eac:	b29a      	uxth	r2, r3
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005eba:	b29b      	uxth	r3, r3
 8005ebc:	2b01      	cmp	r3, #1
 8005ebe:	d81f      	bhi.n	8005f00 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	685a      	ldr	r2, [r3, #4]
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005ece:	605a      	str	r2, [r3, #4]
 8005ed0:	e016      	b.n	8005f00 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	f103 020c 	add.w	r2, r3, #12
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ede:	7812      	ldrb	r2, [r2, #0]
 8005ee0:	b2d2      	uxtb	r2, r2
 8005ee2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ee8:	1c5a      	adds	r2, r3, #1
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005ef4:	b29b      	uxth	r3, r3
 8005ef6:	3b01      	subs	r3, #1
 8005ef8:	b29a      	uxth	r2, r3
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005f00:	2301      	movs	r3, #1
 8005f02:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005f04:	f7fc f8c0 	bl	8002088 <HAL_GetTick>
 8005f08:	4602      	mov	r2, r0
 8005f0a:	6a3b      	ldr	r3, [r7, #32]
 8005f0c:	1ad3      	subs	r3, r2, r3
 8005f0e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005f10:	429a      	cmp	r2, r3
 8005f12:	d803      	bhi.n	8005f1c <HAL_SPI_TransmitReceive+0x3c2>
 8005f14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f1a:	d102      	bne.n	8005f22 <HAL_SPI_TransmitReceive+0x3c8>
 8005f1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d109      	bne.n	8005f36 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	2201      	movs	r2, #1
 8005f26:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	2200      	movs	r2, #0
 8005f2e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8005f32:	2303      	movs	r3, #3
 8005f34:	e02c      	b.n	8005f90 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005f3a:	b29b      	uxth	r3, r3
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	f47f af55 	bne.w	8005dec <HAL_SPI_TransmitReceive+0x292>
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005f48:	b29b      	uxth	r3, r3
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	f47f af4e 	bne.w	8005dec <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005f50:	6a3a      	ldr	r2, [r7, #32]
 8005f52:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005f54:	68f8      	ldr	r0, [r7, #12]
 8005f56:	f000 f93d 	bl	80061d4 <SPI_EndRxTxTransaction>
 8005f5a:	4603      	mov	r3, r0
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d008      	beq.n	8005f72 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	2220      	movs	r2, #32
 8005f64:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	2200      	movs	r2, #0
 8005f6a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8005f6e:	2301      	movs	r3, #1
 8005f70:	e00e      	b.n	8005f90 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	2201      	movs	r2, #1
 8005f76:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	2200      	movs	r2, #0
 8005f7e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d001      	beq.n	8005f8e <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8005f8a:	2301      	movs	r3, #1
 8005f8c:	e000      	b.n	8005f90 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8005f8e:	2300      	movs	r3, #0
  }
}
 8005f90:	4618      	mov	r0, r3
 8005f92:	3728      	adds	r7, #40	@ 0x28
 8005f94:	46bd      	mov	sp, r7
 8005f96:	bd80      	pop	{r7, pc}

08005f98 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005f98:	b580      	push	{r7, lr}
 8005f9a:	b088      	sub	sp, #32
 8005f9c:	af00      	add	r7, sp, #0
 8005f9e:	60f8      	str	r0, [r7, #12]
 8005fa0:	60b9      	str	r1, [r7, #8]
 8005fa2:	603b      	str	r3, [r7, #0]
 8005fa4:	4613      	mov	r3, r2
 8005fa6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005fa8:	f7fc f86e 	bl	8002088 <HAL_GetTick>
 8005fac:	4602      	mov	r2, r0
 8005fae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fb0:	1a9b      	subs	r3, r3, r2
 8005fb2:	683a      	ldr	r2, [r7, #0]
 8005fb4:	4413      	add	r3, r2
 8005fb6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005fb8:	f7fc f866 	bl	8002088 <HAL_GetTick>
 8005fbc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005fbe:	4b39      	ldr	r3, [pc, #228]	@ (80060a4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	015b      	lsls	r3, r3, #5
 8005fc4:	0d1b      	lsrs	r3, r3, #20
 8005fc6:	69fa      	ldr	r2, [r7, #28]
 8005fc8:	fb02 f303 	mul.w	r3, r2, r3
 8005fcc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005fce:	e054      	b.n	800607a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005fd0:	683b      	ldr	r3, [r7, #0]
 8005fd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fd6:	d050      	beq.n	800607a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005fd8:	f7fc f856 	bl	8002088 <HAL_GetTick>
 8005fdc:	4602      	mov	r2, r0
 8005fde:	69bb      	ldr	r3, [r7, #24]
 8005fe0:	1ad3      	subs	r3, r2, r3
 8005fe2:	69fa      	ldr	r2, [r7, #28]
 8005fe4:	429a      	cmp	r2, r3
 8005fe6:	d902      	bls.n	8005fee <SPI_WaitFlagStateUntilTimeout+0x56>
 8005fe8:	69fb      	ldr	r3, [r7, #28]
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d13d      	bne.n	800606a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	685a      	ldr	r2, [r3, #4]
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005ffc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	685b      	ldr	r3, [r3, #4]
 8006002:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006006:	d111      	bne.n	800602c <SPI_WaitFlagStateUntilTimeout+0x94>
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	689b      	ldr	r3, [r3, #8]
 800600c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006010:	d004      	beq.n	800601c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	689b      	ldr	r3, [r3, #8]
 8006016:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800601a:	d107      	bne.n	800602c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	681a      	ldr	r2, [r3, #0]
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800602a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006030:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006034:	d10f      	bne.n	8006056 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	681a      	ldr	r2, [r3, #0]
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006044:	601a      	str	r2, [r3, #0]
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	681a      	ldr	r2, [r3, #0]
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006054:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	2201      	movs	r2, #1
 800605a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	2200      	movs	r2, #0
 8006062:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006066:	2303      	movs	r3, #3
 8006068:	e017      	b.n	800609a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800606a:	697b      	ldr	r3, [r7, #20]
 800606c:	2b00      	cmp	r3, #0
 800606e:	d101      	bne.n	8006074 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006070:	2300      	movs	r3, #0
 8006072:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006074:	697b      	ldr	r3, [r7, #20]
 8006076:	3b01      	subs	r3, #1
 8006078:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	689a      	ldr	r2, [r3, #8]
 8006080:	68bb      	ldr	r3, [r7, #8]
 8006082:	4013      	ands	r3, r2
 8006084:	68ba      	ldr	r2, [r7, #8]
 8006086:	429a      	cmp	r2, r3
 8006088:	bf0c      	ite	eq
 800608a:	2301      	moveq	r3, #1
 800608c:	2300      	movne	r3, #0
 800608e:	b2db      	uxtb	r3, r3
 8006090:	461a      	mov	r2, r3
 8006092:	79fb      	ldrb	r3, [r7, #7]
 8006094:	429a      	cmp	r2, r3
 8006096:	d19b      	bne.n	8005fd0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006098:	2300      	movs	r3, #0
}
 800609a:	4618      	mov	r0, r3
 800609c:	3720      	adds	r7, #32
 800609e:	46bd      	mov	sp, r7
 80060a0:	bd80      	pop	{r7, pc}
 80060a2:	bf00      	nop
 80060a4:	20000000 	.word	0x20000000

080060a8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80060a8:	b580      	push	{r7, lr}
 80060aa:	b08a      	sub	sp, #40	@ 0x28
 80060ac:	af00      	add	r7, sp, #0
 80060ae:	60f8      	str	r0, [r7, #12]
 80060b0:	60b9      	str	r1, [r7, #8]
 80060b2:	607a      	str	r2, [r7, #4]
 80060b4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80060b6:	2300      	movs	r3, #0
 80060b8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80060ba:	f7fb ffe5 	bl	8002088 <HAL_GetTick>
 80060be:	4602      	mov	r2, r0
 80060c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060c2:	1a9b      	subs	r3, r3, r2
 80060c4:	683a      	ldr	r2, [r7, #0]
 80060c6:	4413      	add	r3, r2
 80060c8:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80060ca:	f7fb ffdd 	bl	8002088 <HAL_GetTick>
 80060ce:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	330c      	adds	r3, #12
 80060d6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80060d8:	4b3d      	ldr	r3, [pc, #244]	@ (80061d0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80060da:	681a      	ldr	r2, [r3, #0]
 80060dc:	4613      	mov	r3, r2
 80060de:	009b      	lsls	r3, r3, #2
 80060e0:	4413      	add	r3, r2
 80060e2:	00da      	lsls	r2, r3, #3
 80060e4:	1ad3      	subs	r3, r2, r3
 80060e6:	0d1b      	lsrs	r3, r3, #20
 80060e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80060ea:	fb02 f303 	mul.w	r3, r2, r3
 80060ee:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80060f0:	e060      	b.n	80061b4 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80060f2:	68bb      	ldr	r3, [r7, #8]
 80060f4:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80060f8:	d107      	bne.n	800610a <SPI_WaitFifoStateUntilTimeout+0x62>
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d104      	bne.n	800610a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006100:	69fb      	ldr	r3, [r7, #28]
 8006102:	781b      	ldrb	r3, [r3, #0]
 8006104:	b2db      	uxtb	r3, r3
 8006106:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006108:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800610a:	683b      	ldr	r3, [r7, #0]
 800610c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006110:	d050      	beq.n	80061b4 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006112:	f7fb ffb9 	bl	8002088 <HAL_GetTick>
 8006116:	4602      	mov	r2, r0
 8006118:	6a3b      	ldr	r3, [r7, #32]
 800611a:	1ad3      	subs	r3, r2, r3
 800611c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800611e:	429a      	cmp	r2, r3
 8006120:	d902      	bls.n	8006128 <SPI_WaitFifoStateUntilTimeout+0x80>
 8006122:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006124:	2b00      	cmp	r3, #0
 8006126:	d13d      	bne.n	80061a4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	685a      	ldr	r2, [r3, #4]
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006136:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	685b      	ldr	r3, [r3, #4]
 800613c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006140:	d111      	bne.n	8006166 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	689b      	ldr	r3, [r3, #8]
 8006146:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800614a:	d004      	beq.n	8006156 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	689b      	ldr	r3, [r3, #8]
 8006150:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006154:	d107      	bne.n	8006166 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	681a      	ldr	r2, [r3, #0]
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006164:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800616a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800616e:	d10f      	bne.n	8006190 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	681a      	ldr	r2, [r3, #0]
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800617e:	601a      	str	r2, [r3, #0]
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	681a      	ldr	r2, [r3, #0]
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800618e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	2201      	movs	r2, #1
 8006194:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	2200      	movs	r2, #0
 800619c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80061a0:	2303      	movs	r3, #3
 80061a2:	e010      	b.n	80061c6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80061a4:	69bb      	ldr	r3, [r7, #24]
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d101      	bne.n	80061ae <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80061aa:	2300      	movs	r3, #0
 80061ac:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80061ae:	69bb      	ldr	r3, [r7, #24]
 80061b0:	3b01      	subs	r3, #1
 80061b2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	689a      	ldr	r2, [r3, #8]
 80061ba:	68bb      	ldr	r3, [r7, #8]
 80061bc:	4013      	ands	r3, r2
 80061be:	687a      	ldr	r2, [r7, #4]
 80061c0:	429a      	cmp	r2, r3
 80061c2:	d196      	bne.n	80060f2 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80061c4:	2300      	movs	r3, #0
}
 80061c6:	4618      	mov	r0, r3
 80061c8:	3728      	adds	r7, #40	@ 0x28
 80061ca:	46bd      	mov	sp, r7
 80061cc:	bd80      	pop	{r7, pc}
 80061ce:	bf00      	nop
 80061d0:	20000000 	.word	0x20000000

080061d4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80061d4:	b580      	push	{r7, lr}
 80061d6:	b086      	sub	sp, #24
 80061d8:	af02      	add	r7, sp, #8
 80061da:	60f8      	str	r0, [r7, #12]
 80061dc:	60b9      	str	r1, [r7, #8]
 80061de:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	9300      	str	r3, [sp, #0]
 80061e4:	68bb      	ldr	r3, [r7, #8]
 80061e6:	2200      	movs	r2, #0
 80061e8:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80061ec:	68f8      	ldr	r0, [r7, #12]
 80061ee:	f7ff ff5b 	bl	80060a8 <SPI_WaitFifoStateUntilTimeout>
 80061f2:	4603      	mov	r3, r0
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d007      	beq.n	8006208 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80061fc:	f043 0220 	orr.w	r2, r3, #32
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006204:	2303      	movs	r3, #3
 8006206:	e027      	b.n	8006258 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	9300      	str	r3, [sp, #0]
 800620c:	68bb      	ldr	r3, [r7, #8]
 800620e:	2200      	movs	r2, #0
 8006210:	2180      	movs	r1, #128	@ 0x80
 8006212:	68f8      	ldr	r0, [r7, #12]
 8006214:	f7ff fec0 	bl	8005f98 <SPI_WaitFlagStateUntilTimeout>
 8006218:	4603      	mov	r3, r0
 800621a:	2b00      	cmp	r3, #0
 800621c:	d007      	beq.n	800622e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006222:	f043 0220 	orr.w	r2, r3, #32
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800622a:	2303      	movs	r3, #3
 800622c:	e014      	b.n	8006258 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	9300      	str	r3, [sp, #0]
 8006232:	68bb      	ldr	r3, [r7, #8]
 8006234:	2200      	movs	r2, #0
 8006236:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800623a:	68f8      	ldr	r0, [r7, #12]
 800623c:	f7ff ff34 	bl	80060a8 <SPI_WaitFifoStateUntilTimeout>
 8006240:	4603      	mov	r3, r0
 8006242:	2b00      	cmp	r3, #0
 8006244:	d007      	beq.n	8006256 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800624a:	f043 0220 	orr.w	r2, r3, #32
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006252:	2303      	movs	r3, #3
 8006254:	e000      	b.n	8006258 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8006256:	2300      	movs	r3, #0
}
 8006258:	4618      	mov	r0, r3
 800625a:	3710      	adds	r7, #16
 800625c:	46bd      	mov	sp, r7
 800625e:	bd80      	pop	{r7, pc}

08006260 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006260:	b580      	push	{r7, lr}
 8006262:	b082      	sub	sp, #8
 8006264:	af00      	add	r7, sp, #0
 8006266:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	2b00      	cmp	r3, #0
 800626c:	d101      	bne.n	8006272 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800626e:	2301      	movs	r3, #1
 8006270:	e042      	b.n	80062f8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006278:	2b00      	cmp	r3, #0
 800627a:	d106      	bne.n	800628a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	2200      	movs	r2, #0
 8006280:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006284:	6878      	ldr	r0, [r7, #4]
 8006286:	f7fa fcb1 	bl	8000bec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	2224      	movs	r2, #36	@ 0x24
 800628e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	681a      	ldr	r2, [r3, #0]
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	f022 0201 	bic.w	r2, r2, #1
 80062a0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d002      	beq.n	80062b0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80062aa:	6878      	ldr	r0, [r7, #4]
 80062ac:	f001 f81c 	bl	80072e8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80062b0:	6878      	ldr	r0, [r7, #4]
 80062b2:	f000 fd1d 	bl	8006cf0 <UART_SetConfig>
 80062b6:	4603      	mov	r3, r0
 80062b8:	2b01      	cmp	r3, #1
 80062ba:	d101      	bne.n	80062c0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80062bc:	2301      	movs	r3, #1
 80062be:	e01b      	b.n	80062f8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	685a      	ldr	r2, [r3, #4]
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80062ce:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	689a      	ldr	r2, [r3, #8]
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80062de:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	681a      	ldr	r2, [r3, #0]
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	f042 0201 	orr.w	r2, r2, #1
 80062ee:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80062f0:	6878      	ldr	r0, [r7, #4]
 80062f2:	f001 f89b 	bl	800742c <UART_CheckIdleState>
 80062f6:	4603      	mov	r3, r0
}
 80062f8:	4618      	mov	r0, r3
 80062fa:	3708      	adds	r7, #8
 80062fc:	46bd      	mov	sp, r7
 80062fe:	bd80      	pop	{r7, pc}

08006300 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006300:	b580      	push	{r7, lr}
 8006302:	b08a      	sub	sp, #40	@ 0x28
 8006304:	af00      	add	r7, sp, #0
 8006306:	60f8      	str	r0, [r7, #12]
 8006308:	60b9      	str	r1, [r7, #8]
 800630a:	4613      	mov	r3, r2
 800630c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006314:	2b20      	cmp	r3, #32
 8006316:	d167      	bne.n	80063e8 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8006318:	68bb      	ldr	r3, [r7, #8]
 800631a:	2b00      	cmp	r3, #0
 800631c:	d002      	beq.n	8006324 <HAL_UART_Transmit_DMA+0x24>
 800631e:	88fb      	ldrh	r3, [r7, #6]
 8006320:	2b00      	cmp	r3, #0
 8006322:	d101      	bne.n	8006328 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8006324:	2301      	movs	r3, #1
 8006326:	e060      	b.n	80063ea <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	68ba      	ldr	r2, [r7, #8]
 800632c:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	88fa      	ldrh	r2, [r7, #6]
 8006332:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	88fa      	ldrh	r2, [r7, #6]
 800633a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	2200      	movs	r2, #0
 8006342:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	2221      	movs	r2, #33	@ 0x21
 800634a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006352:	2b00      	cmp	r3, #0
 8006354:	d028      	beq.n	80063a8 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800635a:	4a26      	ldr	r2, [pc, #152]	@ (80063f4 <HAL_UART_Transmit_DMA+0xf4>)
 800635c:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006362:	4a25      	ldr	r2, [pc, #148]	@ (80063f8 <HAL_UART_Transmit_DMA+0xf8>)
 8006364:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800636a:	4a24      	ldr	r2, [pc, #144]	@ (80063fc <HAL_UART_Transmit_DMA+0xfc>)
 800636c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006372:	2200      	movs	r2, #0
 8006374:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800637e:	4619      	mov	r1, r3
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	3328      	adds	r3, #40	@ 0x28
 8006386:	461a      	mov	r2, r3
 8006388:	88fb      	ldrh	r3, [r7, #6]
 800638a:	f7fc f863 	bl	8002454 <HAL_DMA_Start_IT>
 800638e:	4603      	mov	r3, r0
 8006390:	2b00      	cmp	r3, #0
 8006392:	d009      	beq.n	80063a8 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	2210      	movs	r2, #16
 8006398:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	2220      	movs	r2, #32
 80063a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 80063a4:	2301      	movs	r3, #1
 80063a6:	e020      	b.n	80063ea <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	2240      	movs	r2, #64	@ 0x40
 80063ae:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	3308      	adds	r3, #8
 80063b6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063b8:	697b      	ldr	r3, [r7, #20]
 80063ba:	e853 3f00 	ldrex	r3, [r3]
 80063be:	613b      	str	r3, [r7, #16]
   return(result);
 80063c0:	693b      	ldr	r3, [r7, #16]
 80063c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80063c6:	627b      	str	r3, [r7, #36]	@ 0x24
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	3308      	adds	r3, #8
 80063ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80063d0:	623a      	str	r2, [r7, #32]
 80063d2:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063d4:	69f9      	ldr	r1, [r7, #28]
 80063d6:	6a3a      	ldr	r2, [r7, #32]
 80063d8:	e841 2300 	strex	r3, r2, [r1]
 80063dc:	61bb      	str	r3, [r7, #24]
   return(result);
 80063de:	69bb      	ldr	r3, [r7, #24]
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d1e5      	bne.n	80063b0 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 80063e4:	2300      	movs	r3, #0
 80063e6:	e000      	b.n	80063ea <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 80063e8:	2302      	movs	r3, #2
  }
}
 80063ea:	4618      	mov	r0, r3
 80063ec:	3728      	adds	r7, #40	@ 0x28
 80063ee:	46bd      	mov	sp, r7
 80063f0:	bd80      	pop	{r7, pc}
 80063f2:	bf00      	nop
 80063f4:	080078f7 	.word	0x080078f7
 80063f8:	08007991 	.word	0x08007991
 80063fc:	08007b17 	.word	0x08007b17

08006400 <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 8006400:	b580      	push	{r7, lr}
 8006402:	b0a0      	sub	sp, #128	@ 0x80
 8006404:	af00      	add	r7, sp, #0
 8006406:	6078      	str	r0, [r7, #4]
  /* Disable TXE, TC, RXNE, PE, RXFT, TXFT and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800640e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006410:	e853 3f00 	ldrex	r3, [r3]
 8006414:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8006416:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006418:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 800641c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	461a      	mov	r2, r3
 8006424:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006426:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006428:	667a      	str	r2, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800642a:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800642c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800642e:	e841 2300 	strex	r3, r2, [r1]
 8006432:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8006434:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006436:	2b00      	cmp	r3, #0
 8006438:	d1e6      	bne.n	8006408 <HAL_UART_Abort+0x8>
                                          USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE);
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	3308      	adds	r3, #8
 8006440:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006442:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006444:	e853 3f00 	ldrex	r3, [r3]
 8006448:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800644a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800644c:	f023 5384 	bic.w	r3, r3, #276824064	@ 0x10800000
 8006450:	f023 0301 	bic.w	r3, r3, #1
 8006454:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	3308      	adds	r3, #8
 800645c:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800645e:	657a      	str	r2, [r7, #84]	@ 0x54
 8006460:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006462:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006464:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006466:	e841 2300 	strex	r3, r2, [r1]
 800646a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800646c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800646e:	2b00      	cmp	r3, #0
 8006470:	d1e3      	bne.n	800643a <HAL_UART_Abort+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006476:	2b01      	cmp	r3, #1
 8006478:	d118      	bne.n	80064ac <HAL_UART_Abort+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006480:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006482:	e853 3f00 	ldrex	r3, [r3]
 8006486:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006488:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800648a:	f023 0310 	bic.w	r3, r3, #16
 800648e:	677b      	str	r3, [r7, #116]	@ 0x74
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	461a      	mov	r2, r3
 8006496:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006498:	643b      	str	r3, [r7, #64]	@ 0x40
 800649a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800649c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800649e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80064a0:	e841 2300 	strex	r3, r2, [r1]
 80064a4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80064a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d1e6      	bne.n	800647a <HAL_UART_Abort+0x7a>
  }

  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	689b      	ldr	r3, [r3, #8]
 80064b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80064b6:	2b80      	cmp	r3, #128	@ 0x80
 80064b8:	d137      	bne.n	800652a <HAL_UART_Abort+0x12a>
  {
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	3308      	adds	r3, #8
 80064c0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064c2:	6a3b      	ldr	r3, [r7, #32]
 80064c4:	e853 3f00 	ldrex	r3, [r3]
 80064c8:	61fb      	str	r3, [r7, #28]
   return(result);
 80064ca:	69fb      	ldr	r3, [r7, #28]
 80064cc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80064d0:	673b      	str	r3, [r7, #112]	@ 0x70
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	3308      	adds	r3, #8
 80064d8:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80064da:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80064dc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064de:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80064e0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80064e2:	e841 2300 	strex	r3, r2, [r1]
 80064e6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80064e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d1e5      	bne.n	80064ba <HAL_UART_Abort+0xba>

    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d019      	beq.n	800652a <HAL_UART_Abort+0x12a>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80064fa:	2200      	movs	r2, #0
 80064fc:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006502:	4618      	mov	r0, r3
 8006504:	f7fc f821 	bl	800254a <HAL_DMA_Abort>
 8006508:	4603      	mov	r3, r0
 800650a:	2b00      	cmp	r3, #0
 800650c:	d00d      	beq.n	800652a <HAL_UART_Abort+0x12a>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006512:	4618      	mov	r0, r3
 8006514:	f7fc f988 	bl	8002828 <HAL_DMA_GetError>
 8006518:	4603      	mov	r3, r0
 800651a:	2b20      	cmp	r3, #32
 800651c:	d105      	bne.n	800652a <HAL_UART_Abort+0x12a>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	2210      	movs	r2, #16
 8006522:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 8006526:	2303      	movs	r3, #3
 8006528:	e073      	b.n	8006612 <HAL_UART_Abort+0x212>
      }
    }
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	689b      	ldr	r3, [r3, #8]
 8006530:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006534:	2b40      	cmp	r3, #64	@ 0x40
 8006536:	d13b      	bne.n	80065b0 <HAL_UART_Abort+0x1b0>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	3308      	adds	r3, #8
 800653e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	e853 3f00 	ldrex	r3, [r3]
 8006546:	60bb      	str	r3, [r7, #8]
   return(result);
 8006548:	68bb      	ldr	r3, [r7, #8]
 800654a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800654e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	3308      	adds	r3, #8
 8006556:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006558:	61ba      	str	r2, [r7, #24]
 800655a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800655c:	6979      	ldr	r1, [r7, #20]
 800655e:	69ba      	ldr	r2, [r7, #24]
 8006560:	e841 2300 	strex	r3, r2, [r1]
 8006564:	613b      	str	r3, [r7, #16]
   return(result);
 8006566:	693b      	ldr	r3, [r7, #16]
 8006568:	2b00      	cmp	r3, #0
 800656a:	d1e5      	bne.n	8006538 <HAL_UART_Abort+0x138>

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006572:	2b00      	cmp	r3, #0
 8006574:	d01c      	beq.n	80065b0 <HAL_UART_Abort+0x1b0>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800657c:	2200      	movs	r2, #0
 800657e:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006586:	4618      	mov	r0, r3
 8006588:	f7fb ffdf 	bl	800254a <HAL_DMA_Abort>
 800658c:	4603      	mov	r3, r0
 800658e:	2b00      	cmp	r3, #0
 8006590:	d00e      	beq.n	80065b0 <HAL_UART_Abort+0x1b0>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006598:	4618      	mov	r0, r3
 800659a:	f7fc f945 	bl	8002828 <HAL_DMA_GetError>
 800659e:	4603      	mov	r3, r0
 80065a0:	2b20      	cmp	r3, #32
 80065a2:	d105      	bne.n	80065b0 <HAL_UART_Abort+0x1b0>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	2210      	movs	r2, #16
 80065a8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 80065ac:	2303      	movs	r3, #3
 80065ae:	e030      	b.n	8006612 <HAL_UART_Abort+0x212>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0U;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	2200      	movs	r2, #0
 80065b4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
  huart->RxXferCount = 0U;
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	2200      	movs	r2, #0
 80065bc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	220f      	movs	r2, #15
 80065c6:	621a      	str	r2, [r3, #32]

  /* Flush the whole TX FIFO (if needed) */
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80065cc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80065d0:	d107      	bne.n	80065e2 <HAL_UART_Abort+0x1e2>
  {
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	699a      	ldr	r2, [r3, #24]
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	f042 0210 	orr.w	r2, r2, #16
 80065e0:	619a      	str	r2, [r3, #24]
  }

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	699a      	ldr	r2, [r3, #24]
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	f042 0208 	orr.w	r2, r2, #8
 80065f0:	619a      	str	r2, [r3, #24]

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	2220      	movs	r2, #32
 80065f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	2220      	movs	r2, #32
 80065fe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	2200      	movs	r2, #0
 8006606:	66da      	str	r2, [r3, #108]	@ 0x6c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	2200      	movs	r2, #0
 800660c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
 8006610:	2300      	movs	r3, #0
}
 8006612:	4618      	mov	r0, r3
 8006614:	3780      	adds	r7, #128	@ 0x80
 8006616:	46bd      	mov	sp, r7
 8006618:	bd80      	pop	{r7, pc}
	...

0800661c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800661c:	b580      	push	{r7, lr}
 800661e:	b0ba      	sub	sp, #232	@ 0xe8
 8006620:	af00      	add	r7, sp, #0
 8006622:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	69db      	ldr	r3, [r3, #28]
 800662a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	689b      	ldr	r3, [r3, #8]
 800663e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006642:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8006646:	f640 030f 	movw	r3, #2063	@ 0x80f
 800664a:	4013      	ands	r3, r2
 800664c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8006650:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006654:	2b00      	cmp	r3, #0
 8006656:	d11b      	bne.n	8006690 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006658:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800665c:	f003 0320 	and.w	r3, r3, #32
 8006660:	2b00      	cmp	r3, #0
 8006662:	d015      	beq.n	8006690 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006664:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006668:	f003 0320 	and.w	r3, r3, #32
 800666c:	2b00      	cmp	r3, #0
 800666e:	d105      	bne.n	800667c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006670:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006674:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006678:	2b00      	cmp	r3, #0
 800667a:	d009      	beq.n	8006690 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006680:	2b00      	cmp	r3, #0
 8006682:	f000 8300 	beq.w	8006c86 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800668a:	6878      	ldr	r0, [r7, #4]
 800668c:	4798      	blx	r3
      }
      return;
 800668e:	e2fa      	b.n	8006c86 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006690:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006694:	2b00      	cmp	r3, #0
 8006696:	f000 8123 	beq.w	80068e0 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800669a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800669e:	4b8d      	ldr	r3, [pc, #564]	@ (80068d4 <HAL_UART_IRQHandler+0x2b8>)
 80066a0:	4013      	ands	r3, r2
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d106      	bne.n	80066b4 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80066a6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80066aa:	4b8b      	ldr	r3, [pc, #556]	@ (80068d8 <HAL_UART_IRQHandler+0x2bc>)
 80066ac:	4013      	ands	r3, r2
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	f000 8116 	beq.w	80068e0 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80066b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80066b8:	f003 0301 	and.w	r3, r3, #1
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d011      	beq.n	80066e4 <HAL_UART_IRQHandler+0xc8>
 80066c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80066c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d00b      	beq.n	80066e4 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	2201      	movs	r2, #1
 80066d2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80066da:	f043 0201 	orr.w	r2, r3, #1
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80066e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80066e8:	f003 0302 	and.w	r3, r3, #2
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d011      	beq.n	8006714 <HAL_UART_IRQHandler+0xf8>
 80066f0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80066f4:	f003 0301 	and.w	r3, r3, #1
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d00b      	beq.n	8006714 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	2202      	movs	r2, #2
 8006702:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800670a:	f043 0204 	orr.w	r2, r3, #4
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006714:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006718:	f003 0304 	and.w	r3, r3, #4
 800671c:	2b00      	cmp	r3, #0
 800671e:	d011      	beq.n	8006744 <HAL_UART_IRQHandler+0x128>
 8006720:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006724:	f003 0301 	and.w	r3, r3, #1
 8006728:	2b00      	cmp	r3, #0
 800672a:	d00b      	beq.n	8006744 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	2204      	movs	r2, #4
 8006732:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800673a:	f043 0202 	orr.w	r2, r3, #2
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006744:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006748:	f003 0308 	and.w	r3, r3, #8
 800674c:	2b00      	cmp	r3, #0
 800674e:	d017      	beq.n	8006780 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006750:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006754:	f003 0320 	and.w	r3, r3, #32
 8006758:	2b00      	cmp	r3, #0
 800675a:	d105      	bne.n	8006768 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800675c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8006760:	4b5c      	ldr	r3, [pc, #368]	@ (80068d4 <HAL_UART_IRQHandler+0x2b8>)
 8006762:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006764:	2b00      	cmp	r3, #0
 8006766:	d00b      	beq.n	8006780 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	2208      	movs	r2, #8
 800676e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006776:	f043 0208 	orr.w	r2, r3, #8
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006780:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006784:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006788:	2b00      	cmp	r3, #0
 800678a:	d012      	beq.n	80067b2 <HAL_UART_IRQHandler+0x196>
 800678c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006790:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006794:	2b00      	cmp	r3, #0
 8006796:	d00c      	beq.n	80067b2 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80067a0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80067a8:	f043 0220 	orr.w	r2, r3, #32
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	f000 8266 	beq.w	8006c8a <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80067be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067c2:	f003 0320 	and.w	r3, r3, #32
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d013      	beq.n	80067f2 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80067ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80067ce:	f003 0320 	and.w	r3, r3, #32
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d105      	bne.n	80067e2 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80067d6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80067da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d007      	beq.n	80067f2 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d003      	beq.n	80067f2 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80067ee:	6878      	ldr	r0, [r7, #4]
 80067f0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80067f8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	689b      	ldr	r3, [r3, #8]
 8006802:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006806:	2b40      	cmp	r3, #64	@ 0x40
 8006808:	d005      	beq.n	8006816 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800680a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800680e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006812:	2b00      	cmp	r3, #0
 8006814:	d054      	beq.n	80068c0 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006816:	6878      	ldr	r0, [r7, #4]
 8006818:	f001 f807 	bl	800782a <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	689b      	ldr	r3, [r3, #8]
 8006822:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006826:	2b40      	cmp	r3, #64	@ 0x40
 8006828:	d146      	bne.n	80068b8 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	3308      	adds	r3, #8
 8006830:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006834:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006838:	e853 3f00 	ldrex	r3, [r3]
 800683c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006840:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006844:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006848:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	3308      	adds	r3, #8
 8006852:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006856:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800685a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800685e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006862:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006866:	e841 2300 	strex	r3, r2, [r1]
 800686a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800686e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006872:	2b00      	cmp	r3, #0
 8006874:	d1d9      	bne.n	800682a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800687c:	2b00      	cmp	r3, #0
 800687e:	d017      	beq.n	80068b0 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006886:	4a15      	ldr	r2, [pc, #84]	@ (80068dc <HAL_UART_IRQHandler+0x2c0>)
 8006888:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006890:	4618      	mov	r0, r3
 8006892:	f7fb feb3 	bl	80025fc <HAL_DMA_Abort_IT>
 8006896:	4603      	mov	r3, r0
 8006898:	2b00      	cmp	r3, #0
 800689a:	d019      	beq.n	80068d0 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80068a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068a4:	687a      	ldr	r2, [r7, #4]
 80068a6:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80068aa:	4610      	mov	r0, r2
 80068ac:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80068ae:	e00f      	b.n	80068d0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80068b0:	6878      	ldr	r0, [r7, #4]
 80068b2:	f000 fa13 	bl	8006cdc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80068b6:	e00b      	b.n	80068d0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80068b8:	6878      	ldr	r0, [r7, #4]
 80068ba:	f000 fa0f 	bl	8006cdc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80068be:	e007      	b.n	80068d0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80068c0:	6878      	ldr	r0, [r7, #4]
 80068c2:	f000 fa0b 	bl	8006cdc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	2200      	movs	r2, #0
 80068ca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 80068ce:	e1dc      	b.n	8006c8a <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80068d0:	bf00      	nop
    return;
 80068d2:	e1da      	b.n	8006c8a <HAL_UART_IRQHandler+0x66e>
 80068d4:	10000001 	.word	0x10000001
 80068d8:	04000120 	.word	0x04000120
 80068dc:	08007b97 	.word	0x08007b97

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80068e4:	2b01      	cmp	r3, #1
 80068e6:	f040 8170 	bne.w	8006bca <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80068ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80068ee:	f003 0310 	and.w	r3, r3, #16
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	f000 8169 	beq.w	8006bca <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80068f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80068fc:	f003 0310 	and.w	r3, r3, #16
 8006900:	2b00      	cmp	r3, #0
 8006902:	f000 8162 	beq.w	8006bca <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	2210      	movs	r2, #16
 800690c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	689b      	ldr	r3, [r3, #8]
 8006914:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006918:	2b40      	cmp	r3, #64	@ 0x40
 800691a:	f040 80d8 	bne.w	8006ace <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	685b      	ldr	r3, [r3, #4]
 8006928:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800692c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006930:	2b00      	cmp	r3, #0
 8006932:	f000 80af 	beq.w	8006a94 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800693c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006940:	429a      	cmp	r2, r3
 8006942:	f080 80a7 	bcs.w	8006a94 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800694c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	f003 0320 	and.w	r3, r3, #32
 800695e:	2b00      	cmp	r3, #0
 8006960:	f040 8087 	bne.w	8006a72 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800696c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006970:	e853 3f00 	ldrex	r3, [r3]
 8006974:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006978:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800697c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006980:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	461a      	mov	r2, r3
 800698a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800698e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006992:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006996:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800699a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800699e:	e841 2300 	strex	r3, r2, [r1]
 80069a2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80069a6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d1da      	bne.n	8006964 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	3308      	adds	r3, #8
 80069b4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069b6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80069b8:	e853 3f00 	ldrex	r3, [r3]
 80069bc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80069be:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80069c0:	f023 0301 	bic.w	r3, r3, #1
 80069c4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	3308      	adds	r3, #8
 80069ce:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80069d2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80069d6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069d8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80069da:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80069de:	e841 2300 	strex	r3, r2, [r1]
 80069e2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80069e4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d1e1      	bne.n	80069ae <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	3308      	adds	r3, #8
 80069f0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069f2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80069f4:	e853 3f00 	ldrex	r3, [r3]
 80069f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80069fa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80069fc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006a00:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	3308      	adds	r3, #8
 8006a0a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006a0e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006a10:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a12:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006a14:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006a16:	e841 2300 	strex	r3, r2, [r1]
 8006a1a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006a1c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d1e3      	bne.n	80069ea <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	2220      	movs	r2, #32
 8006a26:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	2200      	movs	r2, #0
 8006a2e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a36:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006a38:	e853 3f00 	ldrex	r3, [r3]
 8006a3c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006a3e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006a40:	f023 0310 	bic.w	r3, r3, #16
 8006a44:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	461a      	mov	r2, r3
 8006a4e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006a52:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006a54:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a56:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006a58:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006a5a:	e841 2300 	strex	r3, r2, [r1]
 8006a5e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006a60:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d1e4      	bne.n	8006a30 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006a6c:	4618      	mov	r0, r3
 8006a6e:	f7fb fd6c 	bl	800254a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	2202      	movs	r2, #2
 8006a76:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006a84:	b29b      	uxth	r3, r3
 8006a86:	1ad3      	subs	r3, r2, r3
 8006a88:	b29b      	uxth	r3, r3
 8006a8a:	4619      	mov	r1, r3
 8006a8c:	6878      	ldr	r0, [r7, #4]
 8006a8e:	f7fa fd1d 	bl	80014cc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006a92:	e0fc      	b.n	8006c8e <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006a9a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006a9e:	429a      	cmp	r2, r3
 8006aa0:	f040 80f5 	bne.w	8006c8e <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	f003 0320 	and.w	r3, r3, #32
 8006ab2:	2b20      	cmp	r3, #32
 8006ab4:	f040 80eb 	bne.w	8006c8e <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	2202      	movs	r2, #2
 8006abc:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006ac4:	4619      	mov	r1, r3
 8006ac6:	6878      	ldr	r0, [r7, #4]
 8006ac8:	f7fa fd00 	bl	80014cc <HAL_UARTEx_RxEventCallback>
      return;
 8006acc:	e0df      	b.n	8006c8e <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006ada:	b29b      	uxth	r3, r3
 8006adc:	1ad3      	subs	r3, r2, r3
 8006ade:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006ae8:	b29b      	uxth	r3, r3
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	f000 80d1 	beq.w	8006c92 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8006af0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	f000 80cc 	beq.w	8006c92 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b02:	e853 3f00 	ldrex	r3, [r3]
 8006b06:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006b08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b0a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006b0e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	461a      	mov	r2, r3
 8006b18:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006b1c:	647b      	str	r3, [r7, #68]	@ 0x44
 8006b1e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b20:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006b22:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006b24:	e841 2300 	strex	r3, r2, [r1]
 8006b28:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006b2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d1e4      	bne.n	8006afa <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	3308      	adds	r3, #8
 8006b36:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b3a:	e853 3f00 	ldrex	r3, [r3]
 8006b3e:	623b      	str	r3, [r7, #32]
   return(result);
 8006b40:	6a3b      	ldr	r3, [r7, #32]
 8006b42:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006b46:	f023 0301 	bic.w	r3, r3, #1
 8006b4a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	3308      	adds	r3, #8
 8006b54:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006b58:	633a      	str	r2, [r7, #48]	@ 0x30
 8006b5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b5c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006b5e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006b60:	e841 2300 	strex	r3, r2, [r1]
 8006b64:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006b66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d1e1      	bne.n	8006b30 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	2220      	movs	r2, #32
 8006b70:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	2200      	movs	r2, #0
 8006b78:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	2200      	movs	r2, #0
 8006b7e:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b86:	693b      	ldr	r3, [r7, #16]
 8006b88:	e853 3f00 	ldrex	r3, [r3]
 8006b8c:	60fb      	str	r3, [r7, #12]
   return(result);
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	f023 0310 	bic.w	r3, r3, #16
 8006b94:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	461a      	mov	r2, r3
 8006b9e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006ba2:	61fb      	str	r3, [r7, #28]
 8006ba4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ba6:	69b9      	ldr	r1, [r7, #24]
 8006ba8:	69fa      	ldr	r2, [r7, #28]
 8006baa:	e841 2300 	strex	r3, r2, [r1]
 8006bae:	617b      	str	r3, [r7, #20]
   return(result);
 8006bb0:	697b      	ldr	r3, [r7, #20]
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d1e4      	bne.n	8006b80 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	2202      	movs	r2, #2
 8006bba:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006bbc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006bc0:	4619      	mov	r1, r3
 8006bc2:	6878      	ldr	r0, [r7, #4]
 8006bc4:	f7fa fc82 	bl	80014cc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006bc8:	e063      	b.n	8006c92 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006bca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006bce:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d00e      	beq.n	8006bf4 <HAL_UART_IRQHandler+0x5d8>
 8006bd6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006bda:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d008      	beq.n	8006bf4 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8006bea:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006bec:	6878      	ldr	r0, [r7, #4]
 8006bee:	f001 f80f 	bl	8007c10 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006bf2:	e051      	b.n	8006c98 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8006bf4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006bf8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d014      	beq.n	8006c2a <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8006c00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c04:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d105      	bne.n	8006c18 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8006c0c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006c10:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d008      	beq.n	8006c2a <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d03a      	beq.n	8006c96 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006c24:	6878      	ldr	r0, [r7, #4]
 8006c26:	4798      	blx	r3
    }
    return;
 8006c28:	e035      	b.n	8006c96 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006c2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d009      	beq.n	8006c4a <HAL_UART_IRQHandler+0x62e>
 8006c36:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d003      	beq.n	8006c4a <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8006c42:	6878      	ldr	r0, [r7, #4]
 8006c44:	f000 ffb9 	bl	8007bba <UART_EndTransmit_IT>
    return;
 8006c48:	e026      	b.n	8006c98 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8006c4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c4e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d009      	beq.n	8006c6a <HAL_UART_IRQHandler+0x64e>
 8006c56:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c5a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d003      	beq.n	8006c6a <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8006c62:	6878      	ldr	r0, [r7, #4]
 8006c64:	f000 ffe8 	bl	8007c38 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006c68:	e016      	b.n	8006c98 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8006c6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c6e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d010      	beq.n	8006c98 <HAL_UART_IRQHandler+0x67c>
 8006c76:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	da0c      	bge.n	8006c98 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8006c7e:	6878      	ldr	r0, [r7, #4]
 8006c80:	f000 ffd0 	bl	8007c24 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006c84:	e008      	b.n	8006c98 <HAL_UART_IRQHandler+0x67c>
      return;
 8006c86:	bf00      	nop
 8006c88:	e006      	b.n	8006c98 <HAL_UART_IRQHandler+0x67c>
    return;
 8006c8a:	bf00      	nop
 8006c8c:	e004      	b.n	8006c98 <HAL_UART_IRQHandler+0x67c>
      return;
 8006c8e:	bf00      	nop
 8006c90:	e002      	b.n	8006c98 <HAL_UART_IRQHandler+0x67c>
      return;
 8006c92:	bf00      	nop
 8006c94:	e000      	b.n	8006c98 <HAL_UART_IRQHandler+0x67c>
    return;
 8006c96:	bf00      	nop
  }
}
 8006c98:	37e8      	adds	r7, #232	@ 0xe8
 8006c9a:	46bd      	mov	sp, r7
 8006c9c:	bd80      	pop	{r7, pc}
 8006c9e:	bf00      	nop

08006ca0 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006ca0:	b480      	push	{r7}
 8006ca2:	b083      	sub	sp, #12
 8006ca4:	af00      	add	r7, sp, #0
 8006ca6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8006ca8:	bf00      	nop
 8006caa:	370c      	adds	r7, #12
 8006cac:	46bd      	mov	sp, r7
 8006cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cb2:	4770      	bx	lr

08006cb4 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006cb4:	b480      	push	{r7}
 8006cb6:	b083      	sub	sp, #12
 8006cb8:	af00      	add	r7, sp, #0
 8006cba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8006cbc:	bf00      	nop
 8006cbe:	370c      	adds	r7, #12
 8006cc0:	46bd      	mov	sp, r7
 8006cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc6:	4770      	bx	lr

08006cc8 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006cc8:	b480      	push	{r7}
 8006cca:	b083      	sub	sp, #12
 8006ccc:	af00      	add	r7, sp, #0
 8006cce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8006cd0:	bf00      	nop
 8006cd2:	370c      	adds	r7, #12
 8006cd4:	46bd      	mov	sp, r7
 8006cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cda:	4770      	bx	lr

08006cdc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006cdc:	b480      	push	{r7}
 8006cde:	b083      	sub	sp, #12
 8006ce0:	af00      	add	r7, sp, #0
 8006ce2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006ce4:	bf00      	nop
 8006ce6:	370c      	adds	r7, #12
 8006ce8:	46bd      	mov	sp, r7
 8006cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cee:	4770      	bx	lr

08006cf0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006cf0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006cf4:	b08c      	sub	sp, #48	@ 0x30
 8006cf6:	af00      	add	r7, sp, #0
 8006cf8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006cfa:	2300      	movs	r3, #0
 8006cfc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006d00:	697b      	ldr	r3, [r7, #20]
 8006d02:	689a      	ldr	r2, [r3, #8]
 8006d04:	697b      	ldr	r3, [r7, #20]
 8006d06:	691b      	ldr	r3, [r3, #16]
 8006d08:	431a      	orrs	r2, r3
 8006d0a:	697b      	ldr	r3, [r7, #20]
 8006d0c:	695b      	ldr	r3, [r3, #20]
 8006d0e:	431a      	orrs	r2, r3
 8006d10:	697b      	ldr	r3, [r7, #20]
 8006d12:	69db      	ldr	r3, [r3, #28]
 8006d14:	4313      	orrs	r3, r2
 8006d16:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006d18:	697b      	ldr	r3, [r7, #20]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	681a      	ldr	r2, [r3, #0]
 8006d1e:	4baa      	ldr	r3, [pc, #680]	@ (8006fc8 <UART_SetConfig+0x2d8>)
 8006d20:	4013      	ands	r3, r2
 8006d22:	697a      	ldr	r2, [r7, #20]
 8006d24:	6812      	ldr	r2, [r2, #0]
 8006d26:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006d28:	430b      	orrs	r3, r1
 8006d2a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006d2c:	697b      	ldr	r3, [r7, #20]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	685b      	ldr	r3, [r3, #4]
 8006d32:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006d36:	697b      	ldr	r3, [r7, #20]
 8006d38:	68da      	ldr	r2, [r3, #12]
 8006d3a:	697b      	ldr	r3, [r7, #20]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	430a      	orrs	r2, r1
 8006d40:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006d42:	697b      	ldr	r3, [r7, #20]
 8006d44:	699b      	ldr	r3, [r3, #24]
 8006d46:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006d48:	697b      	ldr	r3, [r7, #20]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	4a9f      	ldr	r2, [pc, #636]	@ (8006fcc <UART_SetConfig+0x2dc>)
 8006d4e:	4293      	cmp	r3, r2
 8006d50:	d004      	beq.n	8006d5c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006d52:	697b      	ldr	r3, [r7, #20]
 8006d54:	6a1b      	ldr	r3, [r3, #32]
 8006d56:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006d58:	4313      	orrs	r3, r2
 8006d5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006d5c:	697b      	ldr	r3, [r7, #20]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	689b      	ldr	r3, [r3, #8]
 8006d62:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8006d66:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8006d6a:	697a      	ldr	r2, [r7, #20]
 8006d6c:	6812      	ldr	r2, [r2, #0]
 8006d6e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006d70:	430b      	orrs	r3, r1
 8006d72:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006d74:	697b      	ldr	r3, [r7, #20]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d7a:	f023 010f 	bic.w	r1, r3, #15
 8006d7e:	697b      	ldr	r3, [r7, #20]
 8006d80:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006d82:	697b      	ldr	r3, [r7, #20]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	430a      	orrs	r2, r1
 8006d88:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006d8a:	697b      	ldr	r3, [r7, #20]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	4a90      	ldr	r2, [pc, #576]	@ (8006fd0 <UART_SetConfig+0x2e0>)
 8006d90:	4293      	cmp	r3, r2
 8006d92:	d125      	bne.n	8006de0 <UART_SetConfig+0xf0>
 8006d94:	4b8f      	ldr	r3, [pc, #572]	@ (8006fd4 <UART_SetConfig+0x2e4>)
 8006d96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d9a:	f003 0303 	and.w	r3, r3, #3
 8006d9e:	2b03      	cmp	r3, #3
 8006da0:	d81a      	bhi.n	8006dd8 <UART_SetConfig+0xe8>
 8006da2:	a201      	add	r2, pc, #4	@ (adr r2, 8006da8 <UART_SetConfig+0xb8>)
 8006da4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006da8:	08006db9 	.word	0x08006db9
 8006dac:	08006dc9 	.word	0x08006dc9
 8006db0:	08006dc1 	.word	0x08006dc1
 8006db4:	08006dd1 	.word	0x08006dd1
 8006db8:	2301      	movs	r3, #1
 8006dba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006dbe:	e116      	b.n	8006fee <UART_SetConfig+0x2fe>
 8006dc0:	2302      	movs	r3, #2
 8006dc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006dc6:	e112      	b.n	8006fee <UART_SetConfig+0x2fe>
 8006dc8:	2304      	movs	r3, #4
 8006dca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006dce:	e10e      	b.n	8006fee <UART_SetConfig+0x2fe>
 8006dd0:	2308      	movs	r3, #8
 8006dd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006dd6:	e10a      	b.n	8006fee <UART_SetConfig+0x2fe>
 8006dd8:	2310      	movs	r3, #16
 8006dda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006dde:	e106      	b.n	8006fee <UART_SetConfig+0x2fe>
 8006de0:	697b      	ldr	r3, [r7, #20]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	4a7c      	ldr	r2, [pc, #496]	@ (8006fd8 <UART_SetConfig+0x2e8>)
 8006de6:	4293      	cmp	r3, r2
 8006de8:	d138      	bne.n	8006e5c <UART_SetConfig+0x16c>
 8006dea:	4b7a      	ldr	r3, [pc, #488]	@ (8006fd4 <UART_SetConfig+0x2e4>)
 8006dec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006df0:	f003 030c 	and.w	r3, r3, #12
 8006df4:	2b0c      	cmp	r3, #12
 8006df6:	d82d      	bhi.n	8006e54 <UART_SetConfig+0x164>
 8006df8:	a201      	add	r2, pc, #4	@ (adr r2, 8006e00 <UART_SetConfig+0x110>)
 8006dfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006dfe:	bf00      	nop
 8006e00:	08006e35 	.word	0x08006e35
 8006e04:	08006e55 	.word	0x08006e55
 8006e08:	08006e55 	.word	0x08006e55
 8006e0c:	08006e55 	.word	0x08006e55
 8006e10:	08006e45 	.word	0x08006e45
 8006e14:	08006e55 	.word	0x08006e55
 8006e18:	08006e55 	.word	0x08006e55
 8006e1c:	08006e55 	.word	0x08006e55
 8006e20:	08006e3d 	.word	0x08006e3d
 8006e24:	08006e55 	.word	0x08006e55
 8006e28:	08006e55 	.word	0x08006e55
 8006e2c:	08006e55 	.word	0x08006e55
 8006e30:	08006e4d 	.word	0x08006e4d
 8006e34:	2300      	movs	r3, #0
 8006e36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e3a:	e0d8      	b.n	8006fee <UART_SetConfig+0x2fe>
 8006e3c:	2302      	movs	r3, #2
 8006e3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e42:	e0d4      	b.n	8006fee <UART_SetConfig+0x2fe>
 8006e44:	2304      	movs	r3, #4
 8006e46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e4a:	e0d0      	b.n	8006fee <UART_SetConfig+0x2fe>
 8006e4c:	2308      	movs	r3, #8
 8006e4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e52:	e0cc      	b.n	8006fee <UART_SetConfig+0x2fe>
 8006e54:	2310      	movs	r3, #16
 8006e56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e5a:	e0c8      	b.n	8006fee <UART_SetConfig+0x2fe>
 8006e5c:	697b      	ldr	r3, [r7, #20]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	4a5e      	ldr	r2, [pc, #376]	@ (8006fdc <UART_SetConfig+0x2ec>)
 8006e62:	4293      	cmp	r3, r2
 8006e64:	d125      	bne.n	8006eb2 <UART_SetConfig+0x1c2>
 8006e66:	4b5b      	ldr	r3, [pc, #364]	@ (8006fd4 <UART_SetConfig+0x2e4>)
 8006e68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e6c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006e70:	2b30      	cmp	r3, #48	@ 0x30
 8006e72:	d016      	beq.n	8006ea2 <UART_SetConfig+0x1b2>
 8006e74:	2b30      	cmp	r3, #48	@ 0x30
 8006e76:	d818      	bhi.n	8006eaa <UART_SetConfig+0x1ba>
 8006e78:	2b20      	cmp	r3, #32
 8006e7a:	d00a      	beq.n	8006e92 <UART_SetConfig+0x1a2>
 8006e7c:	2b20      	cmp	r3, #32
 8006e7e:	d814      	bhi.n	8006eaa <UART_SetConfig+0x1ba>
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d002      	beq.n	8006e8a <UART_SetConfig+0x19a>
 8006e84:	2b10      	cmp	r3, #16
 8006e86:	d008      	beq.n	8006e9a <UART_SetConfig+0x1aa>
 8006e88:	e00f      	b.n	8006eaa <UART_SetConfig+0x1ba>
 8006e8a:	2300      	movs	r3, #0
 8006e8c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e90:	e0ad      	b.n	8006fee <UART_SetConfig+0x2fe>
 8006e92:	2302      	movs	r3, #2
 8006e94:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e98:	e0a9      	b.n	8006fee <UART_SetConfig+0x2fe>
 8006e9a:	2304      	movs	r3, #4
 8006e9c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006ea0:	e0a5      	b.n	8006fee <UART_SetConfig+0x2fe>
 8006ea2:	2308      	movs	r3, #8
 8006ea4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006ea8:	e0a1      	b.n	8006fee <UART_SetConfig+0x2fe>
 8006eaa:	2310      	movs	r3, #16
 8006eac:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006eb0:	e09d      	b.n	8006fee <UART_SetConfig+0x2fe>
 8006eb2:	697b      	ldr	r3, [r7, #20]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	4a4a      	ldr	r2, [pc, #296]	@ (8006fe0 <UART_SetConfig+0x2f0>)
 8006eb8:	4293      	cmp	r3, r2
 8006eba:	d125      	bne.n	8006f08 <UART_SetConfig+0x218>
 8006ebc:	4b45      	ldr	r3, [pc, #276]	@ (8006fd4 <UART_SetConfig+0x2e4>)
 8006ebe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ec2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006ec6:	2bc0      	cmp	r3, #192	@ 0xc0
 8006ec8:	d016      	beq.n	8006ef8 <UART_SetConfig+0x208>
 8006eca:	2bc0      	cmp	r3, #192	@ 0xc0
 8006ecc:	d818      	bhi.n	8006f00 <UART_SetConfig+0x210>
 8006ece:	2b80      	cmp	r3, #128	@ 0x80
 8006ed0:	d00a      	beq.n	8006ee8 <UART_SetConfig+0x1f8>
 8006ed2:	2b80      	cmp	r3, #128	@ 0x80
 8006ed4:	d814      	bhi.n	8006f00 <UART_SetConfig+0x210>
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d002      	beq.n	8006ee0 <UART_SetConfig+0x1f0>
 8006eda:	2b40      	cmp	r3, #64	@ 0x40
 8006edc:	d008      	beq.n	8006ef0 <UART_SetConfig+0x200>
 8006ede:	e00f      	b.n	8006f00 <UART_SetConfig+0x210>
 8006ee0:	2300      	movs	r3, #0
 8006ee2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006ee6:	e082      	b.n	8006fee <UART_SetConfig+0x2fe>
 8006ee8:	2302      	movs	r3, #2
 8006eea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006eee:	e07e      	b.n	8006fee <UART_SetConfig+0x2fe>
 8006ef0:	2304      	movs	r3, #4
 8006ef2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006ef6:	e07a      	b.n	8006fee <UART_SetConfig+0x2fe>
 8006ef8:	2308      	movs	r3, #8
 8006efa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006efe:	e076      	b.n	8006fee <UART_SetConfig+0x2fe>
 8006f00:	2310      	movs	r3, #16
 8006f02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006f06:	e072      	b.n	8006fee <UART_SetConfig+0x2fe>
 8006f08:	697b      	ldr	r3, [r7, #20]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	4a35      	ldr	r2, [pc, #212]	@ (8006fe4 <UART_SetConfig+0x2f4>)
 8006f0e:	4293      	cmp	r3, r2
 8006f10:	d12a      	bne.n	8006f68 <UART_SetConfig+0x278>
 8006f12:	4b30      	ldr	r3, [pc, #192]	@ (8006fd4 <UART_SetConfig+0x2e4>)
 8006f14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f18:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006f1c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006f20:	d01a      	beq.n	8006f58 <UART_SetConfig+0x268>
 8006f22:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006f26:	d81b      	bhi.n	8006f60 <UART_SetConfig+0x270>
 8006f28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006f2c:	d00c      	beq.n	8006f48 <UART_SetConfig+0x258>
 8006f2e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006f32:	d815      	bhi.n	8006f60 <UART_SetConfig+0x270>
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d003      	beq.n	8006f40 <UART_SetConfig+0x250>
 8006f38:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006f3c:	d008      	beq.n	8006f50 <UART_SetConfig+0x260>
 8006f3e:	e00f      	b.n	8006f60 <UART_SetConfig+0x270>
 8006f40:	2300      	movs	r3, #0
 8006f42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006f46:	e052      	b.n	8006fee <UART_SetConfig+0x2fe>
 8006f48:	2302      	movs	r3, #2
 8006f4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006f4e:	e04e      	b.n	8006fee <UART_SetConfig+0x2fe>
 8006f50:	2304      	movs	r3, #4
 8006f52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006f56:	e04a      	b.n	8006fee <UART_SetConfig+0x2fe>
 8006f58:	2308      	movs	r3, #8
 8006f5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006f5e:	e046      	b.n	8006fee <UART_SetConfig+0x2fe>
 8006f60:	2310      	movs	r3, #16
 8006f62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006f66:	e042      	b.n	8006fee <UART_SetConfig+0x2fe>
 8006f68:	697b      	ldr	r3, [r7, #20]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	4a17      	ldr	r2, [pc, #92]	@ (8006fcc <UART_SetConfig+0x2dc>)
 8006f6e:	4293      	cmp	r3, r2
 8006f70:	d13a      	bne.n	8006fe8 <UART_SetConfig+0x2f8>
 8006f72:	4b18      	ldr	r3, [pc, #96]	@ (8006fd4 <UART_SetConfig+0x2e4>)
 8006f74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f78:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006f7c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006f80:	d01a      	beq.n	8006fb8 <UART_SetConfig+0x2c8>
 8006f82:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006f86:	d81b      	bhi.n	8006fc0 <UART_SetConfig+0x2d0>
 8006f88:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006f8c:	d00c      	beq.n	8006fa8 <UART_SetConfig+0x2b8>
 8006f8e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006f92:	d815      	bhi.n	8006fc0 <UART_SetConfig+0x2d0>
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d003      	beq.n	8006fa0 <UART_SetConfig+0x2b0>
 8006f98:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006f9c:	d008      	beq.n	8006fb0 <UART_SetConfig+0x2c0>
 8006f9e:	e00f      	b.n	8006fc0 <UART_SetConfig+0x2d0>
 8006fa0:	2300      	movs	r3, #0
 8006fa2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006fa6:	e022      	b.n	8006fee <UART_SetConfig+0x2fe>
 8006fa8:	2302      	movs	r3, #2
 8006faa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006fae:	e01e      	b.n	8006fee <UART_SetConfig+0x2fe>
 8006fb0:	2304      	movs	r3, #4
 8006fb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006fb6:	e01a      	b.n	8006fee <UART_SetConfig+0x2fe>
 8006fb8:	2308      	movs	r3, #8
 8006fba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006fbe:	e016      	b.n	8006fee <UART_SetConfig+0x2fe>
 8006fc0:	2310      	movs	r3, #16
 8006fc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006fc6:	e012      	b.n	8006fee <UART_SetConfig+0x2fe>
 8006fc8:	cfff69f3 	.word	0xcfff69f3
 8006fcc:	40008000 	.word	0x40008000
 8006fd0:	40013800 	.word	0x40013800
 8006fd4:	40021000 	.word	0x40021000
 8006fd8:	40004400 	.word	0x40004400
 8006fdc:	40004800 	.word	0x40004800
 8006fe0:	40004c00 	.word	0x40004c00
 8006fe4:	40005000 	.word	0x40005000
 8006fe8:	2310      	movs	r3, #16
 8006fea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006fee:	697b      	ldr	r3, [r7, #20]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	4aae      	ldr	r2, [pc, #696]	@ (80072ac <UART_SetConfig+0x5bc>)
 8006ff4:	4293      	cmp	r3, r2
 8006ff6:	f040 8097 	bne.w	8007128 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006ffa:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006ffe:	2b08      	cmp	r3, #8
 8007000:	d823      	bhi.n	800704a <UART_SetConfig+0x35a>
 8007002:	a201      	add	r2, pc, #4	@ (adr r2, 8007008 <UART_SetConfig+0x318>)
 8007004:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007008:	0800702d 	.word	0x0800702d
 800700c:	0800704b 	.word	0x0800704b
 8007010:	08007035 	.word	0x08007035
 8007014:	0800704b 	.word	0x0800704b
 8007018:	0800703b 	.word	0x0800703b
 800701c:	0800704b 	.word	0x0800704b
 8007020:	0800704b 	.word	0x0800704b
 8007024:	0800704b 	.word	0x0800704b
 8007028:	08007043 	.word	0x08007043
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800702c:	f7fe f8b4 	bl	8005198 <HAL_RCC_GetPCLK1Freq>
 8007030:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007032:	e010      	b.n	8007056 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007034:	4b9e      	ldr	r3, [pc, #632]	@ (80072b0 <UART_SetConfig+0x5c0>)
 8007036:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007038:	e00d      	b.n	8007056 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800703a:	f7fe f83f 	bl	80050bc <HAL_RCC_GetSysClockFreq>
 800703e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007040:	e009      	b.n	8007056 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007042:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007046:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007048:	e005      	b.n	8007056 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800704a:	2300      	movs	r3, #0
 800704c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800704e:	2301      	movs	r3, #1
 8007050:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007054:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007056:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007058:	2b00      	cmp	r3, #0
 800705a:	f000 8130 	beq.w	80072be <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800705e:	697b      	ldr	r3, [r7, #20]
 8007060:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007062:	4a94      	ldr	r2, [pc, #592]	@ (80072b4 <UART_SetConfig+0x5c4>)
 8007064:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007068:	461a      	mov	r2, r3
 800706a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800706c:	fbb3 f3f2 	udiv	r3, r3, r2
 8007070:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007072:	697b      	ldr	r3, [r7, #20]
 8007074:	685a      	ldr	r2, [r3, #4]
 8007076:	4613      	mov	r3, r2
 8007078:	005b      	lsls	r3, r3, #1
 800707a:	4413      	add	r3, r2
 800707c:	69ba      	ldr	r2, [r7, #24]
 800707e:	429a      	cmp	r2, r3
 8007080:	d305      	bcc.n	800708e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007082:	697b      	ldr	r3, [r7, #20]
 8007084:	685b      	ldr	r3, [r3, #4]
 8007086:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007088:	69ba      	ldr	r2, [r7, #24]
 800708a:	429a      	cmp	r2, r3
 800708c:	d903      	bls.n	8007096 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800708e:	2301      	movs	r3, #1
 8007090:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007094:	e113      	b.n	80072be <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007096:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007098:	2200      	movs	r2, #0
 800709a:	60bb      	str	r3, [r7, #8]
 800709c:	60fa      	str	r2, [r7, #12]
 800709e:	697b      	ldr	r3, [r7, #20]
 80070a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070a2:	4a84      	ldr	r2, [pc, #528]	@ (80072b4 <UART_SetConfig+0x5c4>)
 80070a4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80070a8:	b29b      	uxth	r3, r3
 80070aa:	2200      	movs	r2, #0
 80070ac:	603b      	str	r3, [r7, #0]
 80070ae:	607a      	str	r2, [r7, #4]
 80070b0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80070b4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80070b8:	f7f9 f90a 	bl	80002d0 <__aeabi_uldivmod>
 80070bc:	4602      	mov	r2, r0
 80070be:	460b      	mov	r3, r1
 80070c0:	4610      	mov	r0, r2
 80070c2:	4619      	mov	r1, r3
 80070c4:	f04f 0200 	mov.w	r2, #0
 80070c8:	f04f 0300 	mov.w	r3, #0
 80070cc:	020b      	lsls	r3, r1, #8
 80070ce:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80070d2:	0202      	lsls	r2, r0, #8
 80070d4:	6979      	ldr	r1, [r7, #20]
 80070d6:	6849      	ldr	r1, [r1, #4]
 80070d8:	0849      	lsrs	r1, r1, #1
 80070da:	2000      	movs	r0, #0
 80070dc:	460c      	mov	r4, r1
 80070de:	4605      	mov	r5, r0
 80070e0:	eb12 0804 	adds.w	r8, r2, r4
 80070e4:	eb43 0905 	adc.w	r9, r3, r5
 80070e8:	697b      	ldr	r3, [r7, #20]
 80070ea:	685b      	ldr	r3, [r3, #4]
 80070ec:	2200      	movs	r2, #0
 80070ee:	469a      	mov	sl, r3
 80070f0:	4693      	mov	fp, r2
 80070f2:	4652      	mov	r2, sl
 80070f4:	465b      	mov	r3, fp
 80070f6:	4640      	mov	r0, r8
 80070f8:	4649      	mov	r1, r9
 80070fa:	f7f9 f8e9 	bl	80002d0 <__aeabi_uldivmod>
 80070fe:	4602      	mov	r2, r0
 8007100:	460b      	mov	r3, r1
 8007102:	4613      	mov	r3, r2
 8007104:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007106:	6a3b      	ldr	r3, [r7, #32]
 8007108:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800710c:	d308      	bcc.n	8007120 <UART_SetConfig+0x430>
 800710e:	6a3b      	ldr	r3, [r7, #32]
 8007110:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007114:	d204      	bcs.n	8007120 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8007116:	697b      	ldr	r3, [r7, #20]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	6a3a      	ldr	r2, [r7, #32]
 800711c:	60da      	str	r2, [r3, #12]
 800711e:	e0ce      	b.n	80072be <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8007120:	2301      	movs	r3, #1
 8007122:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007126:	e0ca      	b.n	80072be <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007128:	697b      	ldr	r3, [r7, #20]
 800712a:	69db      	ldr	r3, [r3, #28]
 800712c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007130:	d166      	bne.n	8007200 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8007132:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007136:	2b08      	cmp	r3, #8
 8007138:	d827      	bhi.n	800718a <UART_SetConfig+0x49a>
 800713a:	a201      	add	r2, pc, #4	@ (adr r2, 8007140 <UART_SetConfig+0x450>)
 800713c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007140:	08007165 	.word	0x08007165
 8007144:	0800716d 	.word	0x0800716d
 8007148:	08007175 	.word	0x08007175
 800714c:	0800718b 	.word	0x0800718b
 8007150:	0800717b 	.word	0x0800717b
 8007154:	0800718b 	.word	0x0800718b
 8007158:	0800718b 	.word	0x0800718b
 800715c:	0800718b 	.word	0x0800718b
 8007160:	08007183 	.word	0x08007183
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007164:	f7fe f818 	bl	8005198 <HAL_RCC_GetPCLK1Freq>
 8007168:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800716a:	e014      	b.n	8007196 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800716c:	f7fe f82a 	bl	80051c4 <HAL_RCC_GetPCLK2Freq>
 8007170:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007172:	e010      	b.n	8007196 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007174:	4b4e      	ldr	r3, [pc, #312]	@ (80072b0 <UART_SetConfig+0x5c0>)
 8007176:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007178:	e00d      	b.n	8007196 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800717a:	f7fd ff9f 	bl	80050bc <HAL_RCC_GetSysClockFreq>
 800717e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007180:	e009      	b.n	8007196 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007182:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007186:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007188:	e005      	b.n	8007196 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800718a:	2300      	movs	r3, #0
 800718c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800718e:	2301      	movs	r3, #1
 8007190:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007194:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007196:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007198:	2b00      	cmp	r3, #0
 800719a:	f000 8090 	beq.w	80072be <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800719e:	697b      	ldr	r3, [r7, #20]
 80071a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071a2:	4a44      	ldr	r2, [pc, #272]	@ (80072b4 <UART_SetConfig+0x5c4>)
 80071a4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80071a8:	461a      	mov	r2, r3
 80071aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071ac:	fbb3 f3f2 	udiv	r3, r3, r2
 80071b0:	005a      	lsls	r2, r3, #1
 80071b2:	697b      	ldr	r3, [r7, #20]
 80071b4:	685b      	ldr	r3, [r3, #4]
 80071b6:	085b      	lsrs	r3, r3, #1
 80071b8:	441a      	add	r2, r3
 80071ba:	697b      	ldr	r3, [r7, #20]
 80071bc:	685b      	ldr	r3, [r3, #4]
 80071be:	fbb2 f3f3 	udiv	r3, r2, r3
 80071c2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80071c4:	6a3b      	ldr	r3, [r7, #32]
 80071c6:	2b0f      	cmp	r3, #15
 80071c8:	d916      	bls.n	80071f8 <UART_SetConfig+0x508>
 80071ca:	6a3b      	ldr	r3, [r7, #32]
 80071cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80071d0:	d212      	bcs.n	80071f8 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80071d2:	6a3b      	ldr	r3, [r7, #32]
 80071d4:	b29b      	uxth	r3, r3
 80071d6:	f023 030f 	bic.w	r3, r3, #15
 80071da:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80071dc:	6a3b      	ldr	r3, [r7, #32]
 80071de:	085b      	lsrs	r3, r3, #1
 80071e0:	b29b      	uxth	r3, r3
 80071e2:	f003 0307 	and.w	r3, r3, #7
 80071e6:	b29a      	uxth	r2, r3
 80071e8:	8bfb      	ldrh	r3, [r7, #30]
 80071ea:	4313      	orrs	r3, r2
 80071ec:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80071ee:	697b      	ldr	r3, [r7, #20]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	8bfa      	ldrh	r2, [r7, #30]
 80071f4:	60da      	str	r2, [r3, #12]
 80071f6:	e062      	b.n	80072be <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80071f8:	2301      	movs	r3, #1
 80071fa:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80071fe:	e05e      	b.n	80072be <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007200:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007204:	2b08      	cmp	r3, #8
 8007206:	d828      	bhi.n	800725a <UART_SetConfig+0x56a>
 8007208:	a201      	add	r2, pc, #4	@ (adr r2, 8007210 <UART_SetConfig+0x520>)
 800720a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800720e:	bf00      	nop
 8007210:	08007235 	.word	0x08007235
 8007214:	0800723d 	.word	0x0800723d
 8007218:	08007245 	.word	0x08007245
 800721c:	0800725b 	.word	0x0800725b
 8007220:	0800724b 	.word	0x0800724b
 8007224:	0800725b 	.word	0x0800725b
 8007228:	0800725b 	.word	0x0800725b
 800722c:	0800725b 	.word	0x0800725b
 8007230:	08007253 	.word	0x08007253
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007234:	f7fd ffb0 	bl	8005198 <HAL_RCC_GetPCLK1Freq>
 8007238:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800723a:	e014      	b.n	8007266 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800723c:	f7fd ffc2 	bl	80051c4 <HAL_RCC_GetPCLK2Freq>
 8007240:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007242:	e010      	b.n	8007266 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007244:	4b1a      	ldr	r3, [pc, #104]	@ (80072b0 <UART_SetConfig+0x5c0>)
 8007246:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007248:	e00d      	b.n	8007266 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800724a:	f7fd ff37 	bl	80050bc <HAL_RCC_GetSysClockFreq>
 800724e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007250:	e009      	b.n	8007266 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007252:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007256:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007258:	e005      	b.n	8007266 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800725a:	2300      	movs	r3, #0
 800725c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800725e:	2301      	movs	r3, #1
 8007260:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007264:	bf00      	nop
    }

    if (pclk != 0U)
 8007266:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007268:	2b00      	cmp	r3, #0
 800726a:	d028      	beq.n	80072be <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800726c:	697b      	ldr	r3, [r7, #20]
 800726e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007270:	4a10      	ldr	r2, [pc, #64]	@ (80072b4 <UART_SetConfig+0x5c4>)
 8007272:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007276:	461a      	mov	r2, r3
 8007278:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800727a:	fbb3 f2f2 	udiv	r2, r3, r2
 800727e:	697b      	ldr	r3, [r7, #20]
 8007280:	685b      	ldr	r3, [r3, #4]
 8007282:	085b      	lsrs	r3, r3, #1
 8007284:	441a      	add	r2, r3
 8007286:	697b      	ldr	r3, [r7, #20]
 8007288:	685b      	ldr	r3, [r3, #4]
 800728a:	fbb2 f3f3 	udiv	r3, r2, r3
 800728e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007290:	6a3b      	ldr	r3, [r7, #32]
 8007292:	2b0f      	cmp	r3, #15
 8007294:	d910      	bls.n	80072b8 <UART_SetConfig+0x5c8>
 8007296:	6a3b      	ldr	r3, [r7, #32]
 8007298:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800729c:	d20c      	bcs.n	80072b8 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800729e:	6a3b      	ldr	r3, [r7, #32]
 80072a0:	b29a      	uxth	r2, r3
 80072a2:	697b      	ldr	r3, [r7, #20]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	60da      	str	r2, [r3, #12]
 80072a8:	e009      	b.n	80072be <UART_SetConfig+0x5ce>
 80072aa:	bf00      	nop
 80072ac:	40008000 	.word	0x40008000
 80072b0:	00f42400 	.word	0x00f42400
 80072b4:	0800ee14 	.word	0x0800ee14
      }
      else
      {
        ret = HAL_ERROR;
 80072b8:	2301      	movs	r3, #1
 80072ba:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80072be:	697b      	ldr	r3, [r7, #20]
 80072c0:	2201      	movs	r2, #1
 80072c2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80072c6:	697b      	ldr	r3, [r7, #20]
 80072c8:	2201      	movs	r2, #1
 80072ca:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80072ce:	697b      	ldr	r3, [r7, #20]
 80072d0:	2200      	movs	r2, #0
 80072d2:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80072d4:	697b      	ldr	r3, [r7, #20]
 80072d6:	2200      	movs	r2, #0
 80072d8:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80072da:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80072de:	4618      	mov	r0, r3
 80072e0:	3730      	adds	r7, #48	@ 0x30
 80072e2:	46bd      	mov	sp, r7
 80072e4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080072e8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80072e8:	b480      	push	{r7}
 80072ea:	b083      	sub	sp, #12
 80072ec:	af00      	add	r7, sp, #0
 80072ee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072f4:	f003 0308 	and.w	r3, r3, #8
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d00a      	beq.n	8007312 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	685b      	ldr	r3, [r3, #4]
 8007302:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	430a      	orrs	r2, r1
 8007310:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007316:	f003 0301 	and.w	r3, r3, #1
 800731a:	2b00      	cmp	r3, #0
 800731c:	d00a      	beq.n	8007334 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	685b      	ldr	r3, [r3, #4]
 8007324:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	430a      	orrs	r2, r1
 8007332:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007338:	f003 0302 	and.w	r3, r3, #2
 800733c:	2b00      	cmp	r3, #0
 800733e:	d00a      	beq.n	8007356 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	685b      	ldr	r3, [r3, #4]
 8007346:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	430a      	orrs	r2, r1
 8007354:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800735a:	f003 0304 	and.w	r3, r3, #4
 800735e:	2b00      	cmp	r3, #0
 8007360:	d00a      	beq.n	8007378 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	685b      	ldr	r3, [r3, #4]
 8007368:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	430a      	orrs	r2, r1
 8007376:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800737c:	f003 0310 	and.w	r3, r3, #16
 8007380:	2b00      	cmp	r3, #0
 8007382:	d00a      	beq.n	800739a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	689b      	ldr	r3, [r3, #8]
 800738a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	430a      	orrs	r2, r1
 8007398:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800739e:	f003 0320 	and.w	r3, r3, #32
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d00a      	beq.n	80073bc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	689b      	ldr	r3, [r3, #8]
 80073ac:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	430a      	orrs	r2, r1
 80073ba:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d01a      	beq.n	80073fe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	685b      	ldr	r3, [r3, #4]
 80073ce:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	430a      	orrs	r2, r1
 80073dc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80073e2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80073e6:	d10a      	bne.n	80073fe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	685b      	ldr	r3, [r3, #4]
 80073ee:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	430a      	orrs	r2, r1
 80073fc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007402:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007406:	2b00      	cmp	r3, #0
 8007408:	d00a      	beq.n	8007420 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	685b      	ldr	r3, [r3, #4]
 8007410:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	430a      	orrs	r2, r1
 800741e:	605a      	str	r2, [r3, #4]
  }
}
 8007420:	bf00      	nop
 8007422:	370c      	adds	r7, #12
 8007424:	46bd      	mov	sp, r7
 8007426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800742a:	4770      	bx	lr

0800742c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800742c:	b580      	push	{r7, lr}
 800742e:	b098      	sub	sp, #96	@ 0x60
 8007430:	af02      	add	r7, sp, #8
 8007432:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	2200      	movs	r2, #0
 8007438:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800743c:	f7fa fe24 	bl	8002088 <HAL_GetTick>
 8007440:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	f003 0308 	and.w	r3, r3, #8
 800744c:	2b08      	cmp	r3, #8
 800744e:	d12f      	bne.n	80074b0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007450:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007454:	9300      	str	r3, [sp, #0]
 8007456:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007458:	2200      	movs	r2, #0
 800745a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800745e:	6878      	ldr	r0, [r7, #4]
 8007460:	f000 f88e 	bl	8007580 <UART_WaitOnFlagUntilTimeout>
 8007464:	4603      	mov	r3, r0
 8007466:	2b00      	cmp	r3, #0
 8007468:	d022      	beq.n	80074b0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007470:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007472:	e853 3f00 	ldrex	r3, [r3]
 8007476:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007478:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800747a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800747e:	653b      	str	r3, [r7, #80]	@ 0x50
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	461a      	mov	r2, r3
 8007486:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007488:	647b      	str	r3, [r7, #68]	@ 0x44
 800748a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800748c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800748e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007490:	e841 2300 	strex	r3, r2, [r1]
 8007494:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007496:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007498:	2b00      	cmp	r3, #0
 800749a:	d1e6      	bne.n	800746a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	2220      	movs	r2, #32
 80074a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	2200      	movs	r2, #0
 80074a8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80074ac:	2303      	movs	r3, #3
 80074ae:	e063      	b.n	8007578 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	f003 0304 	and.w	r3, r3, #4
 80074ba:	2b04      	cmp	r3, #4
 80074bc:	d149      	bne.n	8007552 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80074be:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80074c2:	9300      	str	r3, [sp, #0]
 80074c4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80074c6:	2200      	movs	r2, #0
 80074c8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80074cc:	6878      	ldr	r0, [r7, #4]
 80074ce:	f000 f857 	bl	8007580 <UART_WaitOnFlagUntilTimeout>
 80074d2:	4603      	mov	r3, r0
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d03c      	beq.n	8007552 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074e0:	e853 3f00 	ldrex	r3, [r3]
 80074e4:	623b      	str	r3, [r7, #32]
   return(result);
 80074e6:	6a3b      	ldr	r3, [r7, #32]
 80074e8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80074ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	461a      	mov	r2, r3
 80074f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80074f6:	633b      	str	r3, [r7, #48]	@ 0x30
 80074f8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074fa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80074fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80074fe:	e841 2300 	strex	r3, r2, [r1]
 8007502:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007504:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007506:	2b00      	cmp	r3, #0
 8007508:	d1e6      	bne.n	80074d8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	3308      	adds	r3, #8
 8007510:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007512:	693b      	ldr	r3, [r7, #16]
 8007514:	e853 3f00 	ldrex	r3, [r3]
 8007518:	60fb      	str	r3, [r7, #12]
   return(result);
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	f023 0301 	bic.w	r3, r3, #1
 8007520:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	3308      	adds	r3, #8
 8007528:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800752a:	61fa      	str	r2, [r7, #28]
 800752c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800752e:	69b9      	ldr	r1, [r7, #24]
 8007530:	69fa      	ldr	r2, [r7, #28]
 8007532:	e841 2300 	strex	r3, r2, [r1]
 8007536:	617b      	str	r3, [r7, #20]
   return(result);
 8007538:	697b      	ldr	r3, [r7, #20]
 800753a:	2b00      	cmp	r3, #0
 800753c:	d1e5      	bne.n	800750a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	2220      	movs	r2, #32
 8007542:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	2200      	movs	r2, #0
 800754a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800754e:	2303      	movs	r3, #3
 8007550:	e012      	b.n	8007578 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	2220      	movs	r2, #32
 8007556:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	2220      	movs	r2, #32
 800755e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	2200      	movs	r2, #0
 8007566:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	2200      	movs	r2, #0
 800756c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	2200      	movs	r2, #0
 8007572:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007576:	2300      	movs	r3, #0
}
 8007578:	4618      	mov	r0, r3
 800757a:	3758      	adds	r7, #88	@ 0x58
 800757c:	46bd      	mov	sp, r7
 800757e:	bd80      	pop	{r7, pc}

08007580 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007580:	b580      	push	{r7, lr}
 8007582:	b084      	sub	sp, #16
 8007584:	af00      	add	r7, sp, #0
 8007586:	60f8      	str	r0, [r7, #12]
 8007588:	60b9      	str	r1, [r7, #8]
 800758a:	603b      	str	r3, [r7, #0]
 800758c:	4613      	mov	r3, r2
 800758e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007590:	e04f      	b.n	8007632 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007592:	69bb      	ldr	r3, [r7, #24]
 8007594:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007598:	d04b      	beq.n	8007632 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800759a:	f7fa fd75 	bl	8002088 <HAL_GetTick>
 800759e:	4602      	mov	r2, r0
 80075a0:	683b      	ldr	r3, [r7, #0]
 80075a2:	1ad3      	subs	r3, r2, r3
 80075a4:	69ba      	ldr	r2, [r7, #24]
 80075a6:	429a      	cmp	r2, r3
 80075a8:	d302      	bcc.n	80075b0 <UART_WaitOnFlagUntilTimeout+0x30>
 80075aa:	69bb      	ldr	r3, [r7, #24]
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d101      	bne.n	80075b4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80075b0:	2303      	movs	r3, #3
 80075b2:	e04e      	b.n	8007652 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	f003 0304 	and.w	r3, r3, #4
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d037      	beq.n	8007632 <UART_WaitOnFlagUntilTimeout+0xb2>
 80075c2:	68bb      	ldr	r3, [r7, #8]
 80075c4:	2b80      	cmp	r3, #128	@ 0x80
 80075c6:	d034      	beq.n	8007632 <UART_WaitOnFlagUntilTimeout+0xb2>
 80075c8:	68bb      	ldr	r3, [r7, #8]
 80075ca:	2b40      	cmp	r3, #64	@ 0x40
 80075cc:	d031      	beq.n	8007632 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	69db      	ldr	r3, [r3, #28]
 80075d4:	f003 0308 	and.w	r3, r3, #8
 80075d8:	2b08      	cmp	r3, #8
 80075da:	d110      	bne.n	80075fe <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	2208      	movs	r2, #8
 80075e2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80075e4:	68f8      	ldr	r0, [r7, #12]
 80075e6:	f000 f920 	bl	800782a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	2208      	movs	r2, #8
 80075ee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	2200      	movs	r2, #0
 80075f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80075fa:	2301      	movs	r3, #1
 80075fc:	e029      	b.n	8007652 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	69db      	ldr	r3, [r3, #28]
 8007604:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007608:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800760c:	d111      	bne.n	8007632 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007616:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007618:	68f8      	ldr	r0, [r7, #12]
 800761a:	f000 f906 	bl	800782a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	2220      	movs	r2, #32
 8007622:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	2200      	movs	r2, #0
 800762a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800762e:	2303      	movs	r3, #3
 8007630:	e00f      	b.n	8007652 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	69da      	ldr	r2, [r3, #28]
 8007638:	68bb      	ldr	r3, [r7, #8]
 800763a:	4013      	ands	r3, r2
 800763c:	68ba      	ldr	r2, [r7, #8]
 800763e:	429a      	cmp	r2, r3
 8007640:	bf0c      	ite	eq
 8007642:	2301      	moveq	r3, #1
 8007644:	2300      	movne	r3, #0
 8007646:	b2db      	uxtb	r3, r3
 8007648:	461a      	mov	r2, r3
 800764a:	79fb      	ldrb	r3, [r7, #7]
 800764c:	429a      	cmp	r2, r3
 800764e:	d0a0      	beq.n	8007592 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007650:	2300      	movs	r3, #0
}
 8007652:	4618      	mov	r0, r3
 8007654:	3710      	adds	r7, #16
 8007656:	46bd      	mov	sp, r7
 8007658:	bd80      	pop	{r7, pc}
	...

0800765c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800765c:	b580      	push	{r7, lr}
 800765e:	b096      	sub	sp, #88	@ 0x58
 8007660:	af00      	add	r7, sp, #0
 8007662:	60f8      	str	r0, [r7, #12]
 8007664:	60b9      	str	r1, [r7, #8]
 8007666:	4613      	mov	r3, r2
 8007668:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	68ba      	ldr	r2, [r7, #8]
 800766e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	88fa      	ldrh	r2, [r7, #6]
 8007674:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	2200      	movs	r2, #0
 800767c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	2222      	movs	r2, #34	@ 0x22
 8007684:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800768e:	2b00      	cmp	r3, #0
 8007690:	d02d      	beq.n	80076ee <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007698:	4a40      	ldr	r2, [pc, #256]	@ (800779c <UART_Start_Receive_DMA+0x140>)
 800769a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80076a2:	4a3f      	ldr	r2, [pc, #252]	@ (80077a0 <UART_Start_Receive_DMA+0x144>)
 80076a4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80076ac:	4a3d      	ldr	r2, [pc, #244]	@ (80077a4 <UART_Start_Receive_DMA+0x148>)
 80076ae:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80076b6:	2200      	movs	r2, #0
 80076b8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	3324      	adds	r3, #36	@ 0x24
 80076c6:	4619      	mov	r1, r3
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80076cc:	461a      	mov	r2, r3
 80076ce:	88fb      	ldrh	r3, [r7, #6]
 80076d0:	f7fa fec0 	bl	8002454 <HAL_DMA_Start_IT>
 80076d4:	4603      	mov	r3, r0
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d009      	beq.n	80076ee <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	2210      	movs	r2, #16
 80076de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	2220      	movs	r2, #32
 80076e6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 80076ea:	2301      	movs	r3, #1
 80076ec:	e051      	b.n	8007792 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	691b      	ldr	r3, [r3, #16]
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d018      	beq.n	8007728 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80076fe:	e853 3f00 	ldrex	r3, [r3]
 8007702:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007704:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007706:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800770a:	657b      	str	r3, [r7, #84]	@ 0x54
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	461a      	mov	r2, r3
 8007712:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007714:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007716:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007718:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800771a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800771c:	e841 2300 	strex	r3, r2, [r1]
 8007720:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8007722:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007724:	2b00      	cmp	r3, #0
 8007726:	d1e6      	bne.n	80076f6 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	3308      	adds	r3, #8
 800772e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007730:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007732:	e853 3f00 	ldrex	r3, [r3]
 8007736:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007738:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800773a:	f043 0301 	orr.w	r3, r3, #1
 800773e:	653b      	str	r3, [r7, #80]	@ 0x50
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	3308      	adds	r3, #8
 8007746:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007748:	637a      	str	r2, [r7, #52]	@ 0x34
 800774a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800774c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800774e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007750:	e841 2300 	strex	r3, r2, [r1]
 8007754:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8007756:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007758:	2b00      	cmp	r3, #0
 800775a:	d1e5      	bne.n	8007728 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	3308      	adds	r3, #8
 8007762:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007764:	697b      	ldr	r3, [r7, #20]
 8007766:	e853 3f00 	ldrex	r3, [r3]
 800776a:	613b      	str	r3, [r7, #16]
   return(result);
 800776c:	693b      	ldr	r3, [r7, #16]
 800776e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007772:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	3308      	adds	r3, #8
 800777a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800777c:	623a      	str	r2, [r7, #32]
 800777e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007780:	69f9      	ldr	r1, [r7, #28]
 8007782:	6a3a      	ldr	r2, [r7, #32]
 8007784:	e841 2300 	strex	r3, r2, [r1]
 8007788:	61bb      	str	r3, [r7, #24]
   return(result);
 800778a:	69bb      	ldr	r3, [r7, #24]
 800778c:	2b00      	cmp	r3, #0
 800778e:	d1e5      	bne.n	800775c <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8007790:	2300      	movs	r3, #0
}
 8007792:	4618      	mov	r0, r3
 8007794:	3758      	adds	r7, #88	@ 0x58
 8007796:	46bd      	mov	sp, r7
 8007798:	bd80      	pop	{r7, pc}
 800779a:	bf00      	nop
 800779c:	080079ad 	.word	0x080079ad
 80077a0:	08007ad9 	.word	0x08007ad9
 80077a4:	08007b17 	.word	0x08007b17

080077a8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80077a8:	b480      	push	{r7}
 80077aa:	b08f      	sub	sp, #60	@ 0x3c
 80077ac:	af00      	add	r7, sp, #0
 80077ae:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077b6:	6a3b      	ldr	r3, [r7, #32]
 80077b8:	e853 3f00 	ldrex	r3, [r3]
 80077bc:	61fb      	str	r3, [r7, #28]
   return(result);
 80077be:	69fb      	ldr	r3, [r7, #28]
 80077c0:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80077c4:	637b      	str	r3, [r7, #52]	@ 0x34
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	461a      	mov	r2, r3
 80077cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80077ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80077d0:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077d2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80077d4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80077d6:	e841 2300 	strex	r3, r2, [r1]
 80077da:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80077dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d1e6      	bne.n	80077b0 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	3308      	adds	r3, #8
 80077e8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	e853 3f00 	ldrex	r3, [r3]
 80077f0:	60bb      	str	r3, [r7, #8]
   return(result);
 80077f2:	68bb      	ldr	r3, [r7, #8]
 80077f4:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80077f8:	633b      	str	r3, [r7, #48]	@ 0x30
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	3308      	adds	r3, #8
 8007800:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007802:	61ba      	str	r2, [r7, #24]
 8007804:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007806:	6979      	ldr	r1, [r7, #20]
 8007808:	69ba      	ldr	r2, [r7, #24]
 800780a:	e841 2300 	strex	r3, r2, [r1]
 800780e:	613b      	str	r3, [r7, #16]
   return(result);
 8007810:	693b      	ldr	r3, [r7, #16]
 8007812:	2b00      	cmp	r3, #0
 8007814:	d1e5      	bne.n	80077e2 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	2220      	movs	r2, #32
 800781a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800781e:	bf00      	nop
 8007820:	373c      	adds	r7, #60	@ 0x3c
 8007822:	46bd      	mov	sp, r7
 8007824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007828:	4770      	bx	lr

0800782a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800782a:	b480      	push	{r7}
 800782c:	b095      	sub	sp, #84	@ 0x54
 800782e:	af00      	add	r7, sp, #0
 8007830:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007838:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800783a:	e853 3f00 	ldrex	r3, [r3]
 800783e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007840:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007842:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007846:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	461a      	mov	r2, r3
 800784e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007850:	643b      	str	r3, [r7, #64]	@ 0x40
 8007852:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007854:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007856:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007858:	e841 2300 	strex	r3, r2, [r1]
 800785c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800785e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007860:	2b00      	cmp	r3, #0
 8007862:	d1e6      	bne.n	8007832 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	3308      	adds	r3, #8
 800786a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800786c:	6a3b      	ldr	r3, [r7, #32]
 800786e:	e853 3f00 	ldrex	r3, [r3]
 8007872:	61fb      	str	r3, [r7, #28]
   return(result);
 8007874:	69fb      	ldr	r3, [r7, #28]
 8007876:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800787a:	f023 0301 	bic.w	r3, r3, #1
 800787e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	3308      	adds	r3, #8
 8007886:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007888:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800788a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800788c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800788e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007890:	e841 2300 	strex	r3, r2, [r1]
 8007894:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007896:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007898:	2b00      	cmp	r3, #0
 800789a:	d1e3      	bne.n	8007864 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80078a0:	2b01      	cmp	r3, #1
 80078a2:	d118      	bne.n	80078d6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	e853 3f00 	ldrex	r3, [r3]
 80078b0:	60bb      	str	r3, [r7, #8]
   return(result);
 80078b2:	68bb      	ldr	r3, [r7, #8]
 80078b4:	f023 0310 	bic.w	r3, r3, #16
 80078b8:	647b      	str	r3, [r7, #68]	@ 0x44
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	461a      	mov	r2, r3
 80078c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80078c2:	61bb      	str	r3, [r7, #24]
 80078c4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078c6:	6979      	ldr	r1, [r7, #20]
 80078c8:	69ba      	ldr	r2, [r7, #24]
 80078ca:	e841 2300 	strex	r3, r2, [r1]
 80078ce:	613b      	str	r3, [r7, #16]
   return(result);
 80078d0:	693b      	ldr	r3, [r7, #16]
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d1e6      	bne.n	80078a4 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	2220      	movs	r2, #32
 80078da:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	2200      	movs	r2, #0
 80078e2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	2200      	movs	r2, #0
 80078e8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80078ea:	bf00      	nop
 80078ec:	3754      	adds	r7, #84	@ 0x54
 80078ee:	46bd      	mov	sp, r7
 80078f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f4:	4770      	bx	lr

080078f6 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80078f6:	b580      	push	{r7, lr}
 80078f8:	b090      	sub	sp, #64	@ 0x40
 80078fa:	af00      	add	r7, sp, #0
 80078fc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007902:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	f003 0320 	and.w	r3, r3, #32
 800790e:	2b00      	cmp	r3, #0
 8007910:	d137      	bne.n	8007982 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 8007912:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007914:	2200      	movs	r2, #0
 8007916:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800791a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	3308      	adds	r3, #8
 8007920:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007922:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007924:	e853 3f00 	ldrex	r3, [r3]
 8007928:	623b      	str	r3, [r7, #32]
   return(result);
 800792a:	6a3b      	ldr	r3, [r7, #32]
 800792c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007930:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007932:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	3308      	adds	r3, #8
 8007938:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800793a:	633a      	str	r2, [r7, #48]	@ 0x30
 800793c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800793e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007940:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007942:	e841 2300 	strex	r3, r2, [r1]
 8007946:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007948:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800794a:	2b00      	cmp	r3, #0
 800794c:	d1e5      	bne.n	800791a <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800794e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007954:	693b      	ldr	r3, [r7, #16]
 8007956:	e853 3f00 	ldrex	r3, [r3]
 800795a:	60fb      	str	r3, [r7, #12]
   return(result);
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007962:	637b      	str	r3, [r7, #52]	@ 0x34
 8007964:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	461a      	mov	r2, r3
 800796a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800796c:	61fb      	str	r3, [r7, #28]
 800796e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007970:	69b9      	ldr	r1, [r7, #24]
 8007972:	69fa      	ldr	r2, [r7, #28]
 8007974:	e841 2300 	strex	r3, r2, [r1]
 8007978:	617b      	str	r3, [r7, #20]
   return(result);
 800797a:	697b      	ldr	r3, [r7, #20]
 800797c:	2b00      	cmp	r3, #0
 800797e:	d1e6      	bne.n	800794e <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007980:	e002      	b.n	8007988 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8007982:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8007984:	f7f9 fdfa 	bl	800157c <HAL_UART_TxCpltCallback>
}
 8007988:	bf00      	nop
 800798a:	3740      	adds	r7, #64	@ 0x40
 800798c:	46bd      	mov	sp, r7
 800798e:	bd80      	pop	{r7, pc}

08007990 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007990:	b580      	push	{r7, lr}
 8007992:	b084      	sub	sp, #16
 8007994:	af00      	add	r7, sp, #0
 8007996:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800799c:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800799e:	68f8      	ldr	r0, [r7, #12]
 80079a0:	f7ff f97e 	bl	8006ca0 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80079a4:	bf00      	nop
 80079a6:	3710      	adds	r7, #16
 80079a8:	46bd      	mov	sp, r7
 80079aa:	bd80      	pop	{r7, pc}

080079ac <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80079ac:	b580      	push	{r7, lr}
 80079ae:	b09c      	sub	sp, #112	@ 0x70
 80079b0:	af00      	add	r7, sp, #0
 80079b2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079b8:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	f003 0320 	and.w	r3, r3, #32
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d171      	bne.n	8007aac <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 80079c8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80079ca:	2200      	movs	r2, #0
 80079cc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80079d0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80079d8:	e853 3f00 	ldrex	r3, [r3]
 80079dc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80079de:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80079e0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80079e4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80079e6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	461a      	mov	r2, r3
 80079ec:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80079ee:	65bb      	str	r3, [r7, #88]	@ 0x58
 80079f0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079f2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80079f4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80079f6:	e841 2300 	strex	r3, r2, [r1]
 80079fa:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80079fc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d1e6      	bne.n	80079d0 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a02:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	3308      	adds	r3, #8
 8007a08:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a0c:	e853 3f00 	ldrex	r3, [r3]
 8007a10:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007a12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a14:	f023 0301 	bic.w	r3, r3, #1
 8007a18:	667b      	str	r3, [r7, #100]	@ 0x64
 8007a1a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	3308      	adds	r3, #8
 8007a20:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007a22:	647a      	str	r2, [r7, #68]	@ 0x44
 8007a24:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a26:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007a28:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007a2a:	e841 2300 	strex	r3, r2, [r1]
 8007a2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007a30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d1e5      	bne.n	8007a02 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007a36:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	3308      	adds	r3, #8
 8007a3c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a40:	e853 3f00 	ldrex	r3, [r3]
 8007a44:	623b      	str	r3, [r7, #32]
   return(result);
 8007a46:	6a3b      	ldr	r3, [r7, #32]
 8007a48:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007a4c:	663b      	str	r3, [r7, #96]	@ 0x60
 8007a4e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	3308      	adds	r3, #8
 8007a54:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007a56:	633a      	str	r2, [r7, #48]	@ 0x30
 8007a58:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a5a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007a5c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007a5e:	e841 2300 	strex	r3, r2, [r1]
 8007a62:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007a64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d1e5      	bne.n	8007a36 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007a6a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007a6c:	2220      	movs	r2, #32
 8007a6e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007a72:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007a74:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007a76:	2b01      	cmp	r3, #1
 8007a78:	d118      	bne.n	8007aac <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007a7a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a80:	693b      	ldr	r3, [r7, #16]
 8007a82:	e853 3f00 	ldrex	r3, [r3]
 8007a86:	60fb      	str	r3, [r7, #12]
   return(result);
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	f023 0310 	bic.w	r3, r3, #16
 8007a8e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007a90:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	461a      	mov	r2, r3
 8007a96:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007a98:	61fb      	str	r3, [r7, #28]
 8007a9a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a9c:	69b9      	ldr	r1, [r7, #24]
 8007a9e:	69fa      	ldr	r2, [r7, #28]
 8007aa0:	e841 2300 	strex	r3, r2, [r1]
 8007aa4:	617b      	str	r3, [r7, #20]
   return(result);
 8007aa6:	697b      	ldr	r3, [r7, #20]
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d1e6      	bne.n	8007a7a <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007aac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007aae:	2200      	movs	r2, #0
 8007ab0:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ab2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007ab4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007ab6:	2b01      	cmp	r3, #1
 8007ab8:	d107      	bne.n	8007aca <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007aba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007abc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007ac0:	4619      	mov	r1, r3
 8007ac2:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007ac4:	f7f9 fd02 	bl	80014cc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007ac8:	e002      	b.n	8007ad0 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8007aca:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007acc:	f7ff f8f2 	bl	8006cb4 <HAL_UART_RxCpltCallback>
}
 8007ad0:	bf00      	nop
 8007ad2:	3770      	adds	r7, #112	@ 0x70
 8007ad4:	46bd      	mov	sp, r7
 8007ad6:	bd80      	pop	{r7, pc}

08007ad8 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007ad8:	b580      	push	{r7, lr}
 8007ada:	b084      	sub	sp, #16
 8007adc:	af00      	add	r7, sp, #0
 8007ade:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ae4:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	2201      	movs	r2, #1
 8007aea:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007af0:	2b01      	cmp	r3, #1
 8007af2:	d109      	bne.n	8007b08 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007afa:	085b      	lsrs	r3, r3, #1
 8007afc:	b29b      	uxth	r3, r3
 8007afe:	4619      	mov	r1, r3
 8007b00:	68f8      	ldr	r0, [r7, #12]
 8007b02:	f7f9 fce3 	bl	80014cc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007b06:	e002      	b.n	8007b0e <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8007b08:	68f8      	ldr	r0, [r7, #12]
 8007b0a:	f7ff f8dd 	bl	8006cc8 <HAL_UART_RxHalfCpltCallback>
}
 8007b0e:	bf00      	nop
 8007b10:	3710      	adds	r7, #16
 8007b12:	46bd      	mov	sp, r7
 8007b14:	bd80      	pop	{r7, pc}

08007b16 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007b16:	b580      	push	{r7, lr}
 8007b18:	b086      	sub	sp, #24
 8007b1a:	af00      	add	r7, sp, #0
 8007b1c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b22:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8007b24:	697b      	ldr	r3, [r7, #20]
 8007b26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b2a:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8007b2c:	697b      	ldr	r3, [r7, #20]
 8007b2e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007b32:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8007b34:	697b      	ldr	r3, [r7, #20]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	689b      	ldr	r3, [r3, #8]
 8007b3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007b3e:	2b80      	cmp	r3, #128	@ 0x80
 8007b40:	d109      	bne.n	8007b56 <UART_DMAError+0x40>
 8007b42:	693b      	ldr	r3, [r7, #16]
 8007b44:	2b21      	cmp	r3, #33	@ 0x21
 8007b46:	d106      	bne.n	8007b56 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8007b48:	697b      	ldr	r3, [r7, #20]
 8007b4a:	2200      	movs	r2, #0
 8007b4c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8007b50:	6978      	ldr	r0, [r7, #20]
 8007b52:	f7ff fe29 	bl	80077a8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8007b56:	697b      	ldr	r3, [r7, #20]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	689b      	ldr	r3, [r3, #8]
 8007b5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b60:	2b40      	cmp	r3, #64	@ 0x40
 8007b62:	d109      	bne.n	8007b78 <UART_DMAError+0x62>
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	2b22      	cmp	r3, #34	@ 0x22
 8007b68:	d106      	bne.n	8007b78 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8007b6a:	697b      	ldr	r3, [r7, #20]
 8007b6c:	2200      	movs	r2, #0
 8007b6e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8007b72:	6978      	ldr	r0, [r7, #20]
 8007b74:	f7ff fe59 	bl	800782a <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007b78:	697b      	ldr	r3, [r7, #20]
 8007b7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b7e:	f043 0210 	orr.w	r2, r3, #16
 8007b82:	697b      	ldr	r3, [r7, #20]
 8007b84:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007b88:	6978      	ldr	r0, [r7, #20]
 8007b8a:	f7ff f8a7 	bl	8006cdc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007b8e:	bf00      	nop
 8007b90:	3718      	adds	r7, #24
 8007b92:	46bd      	mov	sp, r7
 8007b94:	bd80      	pop	{r7, pc}

08007b96 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007b96:	b580      	push	{r7, lr}
 8007b98:	b084      	sub	sp, #16
 8007b9a:	af00      	add	r7, sp, #0
 8007b9c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ba2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	2200      	movs	r2, #0
 8007ba8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007bac:	68f8      	ldr	r0, [r7, #12]
 8007bae:	f7ff f895 	bl	8006cdc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007bb2:	bf00      	nop
 8007bb4:	3710      	adds	r7, #16
 8007bb6:	46bd      	mov	sp, r7
 8007bb8:	bd80      	pop	{r7, pc}

08007bba <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007bba:	b580      	push	{r7, lr}
 8007bbc:	b088      	sub	sp, #32
 8007bbe:	af00      	add	r7, sp, #0
 8007bc0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	e853 3f00 	ldrex	r3, [r3]
 8007bce:	60bb      	str	r3, [r7, #8]
   return(result);
 8007bd0:	68bb      	ldr	r3, [r7, #8]
 8007bd2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007bd6:	61fb      	str	r3, [r7, #28]
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	461a      	mov	r2, r3
 8007bde:	69fb      	ldr	r3, [r7, #28]
 8007be0:	61bb      	str	r3, [r7, #24]
 8007be2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007be4:	6979      	ldr	r1, [r7, #20]
 8007be6:	69ba      	ldr	r2, [r7, #24]
 8007be8:	e841 2300 	strex	r3, r2, [r1]
 8007bec:	613b      	str	r3, [r7, #16]
   return(result);
 8007bee:	693b      	ldr	r3, [r7, #16]
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d1e6      	bne.n	8007bc2 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	2220      	movs	r2, #32
 8007bf8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	2200      	movs	r2, #0
 8007c00:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007c02:	6878      	ldr	r0, [r7, #4]
 8007c04:	f7f9 fcba 	bl	800157c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007c08:	bf00      	nop
 8007c0a:	3720      	adds	r7, #32
 8007c0c:	46bd      	mov	sp, r7
 8007c0e:	bd80      	pop	{r7, pc}

08007c10 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007c10:	b480      	push	{r7}
 8007c12:	b083      	sub	sp, #12
 8007c14:	af00      	add	r7, sp, #0
 8007c16:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007c18:	bf00      	nop
 8007c1a:	370c      	adds	r7, #12
 8007c1c:	46bd      	mov	sp, r7
 8007c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c22:	4770      	bx	lr

08007c24 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8007c24:	b480      	push	{r7}
 8007c26:	b083      	sub	sp, #12
 8007c28:	af00      	add	r7, sp, #0
 8007c2a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8007c2c:	bf00      	nop
 8007c2e:	370c      	adds	r7, #12
 8007c30:	46bd      	mov	sp, r7
 8007c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c36:	4770      	bx	lr

08007c38 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8007c38:	b480      	push	{r7}
 8007c3a:	b083      	sub	sp, #12
 8007c3c:	af00      	add	r7, sp, #0
 8007c3e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8007c40:	bf00      	nop
 8007c42:	370c      	adds	r7, #12
 8007c44:	46bd      	mov	sp, r7
 8007c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c4a:	4770      	bx	lr

08007c4c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007c4c:	b480      	push	{r7}
 8007c4e:	b085      	sub	sp, #20
 8007c50:	af00      	add	r7, sp, #0
 8007c52:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007c5a:	2b01      	cmp	r3, #1
 8007c5c:	d101      	bne.n	8007c62 <HAL_UARTEx_DisableFifoMode+0x16>
 8007c5e:	2302      	movs	r3, #2
 8007c60:	e027      	b.n	8007cb2 <HAL_UARTEx_DisableFifoMode+0x66>
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	2201      	movs	r2, #1
 8007c66:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	2224      	movs	r2, #36	@ 0x24
 8007c6e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	681a      	ldr	r2, [r3, #0]
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	f022 0201 	bic.w	r2, r2, #1
 8007c88:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007c90:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	2200      	movs	r2, #0
 8007c96:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	68fa      	ldr	r2, [r7, #12]
 8007c9e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	2220      	movs	r2, #32
 8007ca4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	2200      	movs	r2, #0
 8007cac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007cb0:	2300      	movs	r3, #0
}
 8007cb2:	4618      	mov	r0, r3
 8007cb4:	3714      	adds	r7, #20
 8007cb6:	46bd      	mov	sp, r7
 8007cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cbc:	4770      	bx	lr

08007cbe <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007cbe:	b580      	push	{r7, lr}
 8007cc0:	b084      	sub	sp, #16
 8007cc2:	af00      	add	r7, sp, #0
 8007cc4:	6078      	str	r0, [r7, #4]
 8007cc6:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007cce:	2b01      	cmp	r3, #1
 8007cd0:	d101      	bne.n	8007cd6 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007cd2:	2302      	movs	r3, #2
 8007cd4:	e02d      	b.n	8007d32 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	2201      	movs	r2, #1
 8007cda:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	2224      	movs	r2, #36	@ 0x24
 8007ce2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	681a      	ldr	r2, [r3, #0]
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	f022 0201 	bic.w	r2, r2, #1
 8007cfc:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	689b      	ldr	r3, [r3, #8]
 8007d04:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	683a      	ldr	r2, [r7, #0]
 8007d0e:	430a      	orrs	r2, r1
 8007d10:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007d12:	6878      	ldr	r0, [r7, #4]
 8007d14:	f000 f8a4 	bl	8007e60 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	68fa      	ldr	r2, [r7, #12]
 8007d1e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	2220      	movs	r2, #32
 8007d24:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	2200      	movs	r2, #0
 8007d2c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007d30:	2300      	movs	r3, #0
}
 8007d32:	4618      	mov	r0, r3
 8007d34:	3710      	adds	r7, #16
 8007d36:	46bd      	mov	sp, r7
 8007d38:	bd80      	pop	{r7, pc}

08007d3a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007d3a:	b580      	push	{r7, lr}
 8007d3c:	b084      	sub	sp, #16
 8007d3e:	af00      	add	r7, sp, #0
 8007d40:	6078      	str	r0, [r7, #4]
 8007d42:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007d4a:	2b01      	cmp	r3, #1
 8007d4c:	d101      	bne.n	8007d52 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007d4e:	2302      	movs	r3, #2
 8007d50:	e02d      	b.n	8007dae <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	2201      	movs	r2, #1
 8007d56:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	2224      	movs	r2, #36	@ 0x24
 8007d5e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	681a      	ldr	r2, [r3, #0]
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	f022 0201 	bic.w	r2, r2, #1
 8007d78:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	689b      	ldr	r3, [r3, #8]
 8007d80:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	683a      	ldr	r2, [r7, #0]
 8007d8a:	430a      	orrs	r2, r1
 8007d8c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007d8e:	6878      	ldr	r0, [r7, #4]
 8007d90:	f000 f866 	bl	8007e60 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	68fa      	ldr	r2, [r7, #12]
 8007d9a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	2220      	movs	r2, #32
 8007da0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	2200      	movs	r2, #0
 8007da8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007dac:	2300      	movs	r3, #0
}
 8007dae:	4618      	mov	r0, r3
 8007db0:	3710      	adds	r7, #16
 8007db2:	46bd      	mov	sp, r7
 8007db4:	bd80      	pop	{r7, pc}

08007db6 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007db6:	b580      	push	{r7, lr}
 8007db8:	b08c      	sub	sp, #48	@ 0x30
 8007dba:	af00      	add	r7, sp, #0
 8007dbc:	60f8      	str	r0, [r7, #12]
 8007dbe:	60b9      	str	r1, [r7, #8]
 8007dc0:	4613      	mov	r3, r2
 8007dc2:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007dca:	2b20      	cmp	r3, #32
 8007dcc:	d142      	bne.n	8007e54 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 8007dce:	68bb      	ldr	r3, [r7, #8]
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d002      	beq.n	8007dda <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 8007dd4:	88fb      	ldrh	r3, [r7, #6]
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d101      	bne.n	8007dde <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 8007dda:	2301      	movs	r3, #1
 8007ddc:	e03b      	b.n	8007e56 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	2201      	movs	r2, #1
 8007de2:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	2200      	movs	r2, #0
 8007de8:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8007dea:	88fb      	ldrh	r3, [r7, #6]
 8007dec:	461a      	mov	r2, r3
 8007dee:	68b9      	ldr	r1, [r7, #8]
 8007df0:	68f8      	ldr	r0, [r7, #12]
 8007df2:	f7ff fc33 	bl	800765c <UART_Start_Receive_DMA>
 8007df6:	4603      	mov	r3, r0
 8007df8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8007dfc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d124      	bne.n	8007e4e <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007e08:	2b01      	cmp	r3, #1
 8007e0a:	d11d      	bne.n	8007e48 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	2210      	movs	r2, #16
 8007e12:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e1a:	69bb      	ldr	r3, [r7, #24]
 8007e1c:	e853 3f00 	ldrex	r3, [r3]
 8007e20:	617b      	str	r3, [r7, #20]
   return(result);
 8007e22:	697b      	ldr	r3, [r7, #20]
 8007e24:	f043 0310 	orr.w	r3, r3, #16
 8007e28:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	461a      	mov	r2, r3
 8007e30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e32:	627b      	str	r3, [r7, #36]	@ 0x24
 8007e34:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e36:	6a39      	ldr	r1, [r7, #32]
 8007e38:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007e3a:	e841 2300 	strex	r3, r2, [r1]
 8007e3e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007e40:	69fb      	ldr	r3, [r7, #28]
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d1e6      	bne.n	8007e14 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 8007e46:	e002      	b.n	8007e4e <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8007e48:	2301      	movs	r3, #1
 8007e4a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8007e4e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007e52:	e000      	b.n	8007e56 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8007e54:	2302      	movs	r3, #2
  }
}
 8007e56:	4618      	mov	r0, r3
 8007e58:	3730      	adds	r7, #48	@ 0x30
 8007e5a:	46bd      	mov	sp, r7
 8007e5c:	bd80      	pop	{r7, pc}
	...

08007e60 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007e60:	b480      	push	{r7}
 8007e62:	b085      	sub	sp, #20
 8007e64:	af00      	add	r7, sp, #0
 8007e66:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d108      	bne.n	8007e82 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	2201      	movs	r2, #1
 8007e74:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	2201      	movs	r2, #1
 8007e7c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007e80:	e031      	b.n	8007ee6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007e82:	2308      	movs	r3, #8
 8007e84:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007e86:	2308      	movs	r3, #8
 8007e88:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	689b      	ldr	r3, [r3, #8]
 8007e90:	0e5b      	lsrs	r3, r3, #25
 8007e92:	b2db      	uxtb	r3, r3
 8007e94:	f003 0307 	and.w	r3, r3, #7
 8007e98:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	689b      	ldr	r3, [r3, #8]
 8007ea0:	0f5b      	lsrs	r3, r3, #29
 8007ea2:	b2db      	uxtb	r3, r3
 8007ea4:	f003 0307 	and.w	r3, r3, #7
 8007ea8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007eaa:	7bbb      	ldrb	r3, [r7, #14]
 8007eac:	7b3a      	ldrb	r2, [r7, #12]
 8007eae:	4911      	ldr	r1, [pc, #68]	@ (8007ef4 <UARTEx_SetNbDataToProcess+0x94>)
 8007eb0:	5c8a      	ldrb	r2, [r1, r2]
 8007eb2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007eb6:	7b3a      	ldrb	r2, [r7, #12]
 8007eb8:	490f      	ldr	r1, [pc, #60]	@ (8007ef8 <UARTEx_SetNbDataToProcess+0x98>)
 8007eba:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007ebc:	fb93 f3f2 	sdiv	r3, r3, r2
 8007ec0:	b29a      	uxth	r2, r3
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007ec8:	7bfb      	ldrb	r3, [r7, #15]
 8007eca:	7b7a      	ldrb	r2, [r7, #13]
 8007ecc:	4909      	ldr	r1, [pc, #36]	@ (8007ef4 <UARTEx_SetNbDataToProcess+0x94>)
 8007ece:	5c8a      	ldrb	r2, [r1, r2]
 8007ed0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007ed4:	7b7a      	ldrb	r2, [r7, #13]
 8007ed6:	4908      	ldr	r1, [pc, #32]	@ (8007ef8 <UARTEx_SetNbDataToProcess+0x98>)
 8007ed8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007eda:	fb93 f3f2 	sdiv	r3, r3, r2
 8007ede:	b29a      	uxth	r2, r3
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8007ee6:	bf00      	nop
 8007ee8:	3714      	adds	r7, #20
 8007eea:	46bd      	mov	sp, r7
 8007eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ef0:	4770      	bx	lr
 8007ef2:	bf00      	nop
 8007ef4:	0800ee2c 	.word	0x0800ee2c
 8007ef8:	0800ee34 	.word	0x0800ee34

08007efc <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8007efc:	b480      	push	{r7}
 8007efe:	b085      	sub	sp, #20
 8007f00:	af00      	add	r7, sp, #0
 8007f02:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	2200      	movs	r2, #0
 8007f08:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8007f0c:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8007f10:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	b29a      	uxth	r2, r3
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8007f1c:	2300      	movs	r3, #0
}
 8007f1e:	4618      	mov	r0, r3
 8007f20:	3714      	adds	r7, #20
 8007f22:	46bd      	mov	sp, r7
 8007f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f28:	4770      	bx	lr

08007f2a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8007f2a:	b480      	push	{r7}
 8007f2c:	b085      	sub	sp, #20
 8007f2e:	af00      	add	r7, sp, #0
 8007f30:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8007f32:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8007f36:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8007f3e:	b29a      	uxth	r2, r3
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	b29b      	uxth	r3, r3
 8007f44:	43db      	mvns	r3, r3
 8007f46:	b29b      	uxth	r3, r3
 8007f48:	4013      	ands	r3, r2
 8007f4a:	b29a      	uxth	r2, r3
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8007f52:	2300      	movs	r3, #0
}
 8007f54:	4618      	mov	r0, r3
 8007f56:	3714      	adds	r7, #20
 8007f58:	46bd      	mov	sp, r7
 8007f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f5e:	4770      	bx	lr

08007f60 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8007f60:	b480      	push	{r7}
 8007f62:	b085      	sub	sp, #20
 8007f64:	af00      	add	r7, sp, #0
 8007f66:	60f8      	str	r0, [r7, #12]
 8007f68:	1d3b      	adds	r3, r7, #4
 8007f6a:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	2201      	movs	r2, #1
 8007f72:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	2200      	movs	r2, #0
 8007f7a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	2200      	movs	r2, #0
 8007f82:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	2200      	movs	r2, #0
 8007f8a:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8007f8e:	2300      	movs	r3, #0
}
 8007f90:	4618      	mov	r0, r3
 8007f92:	3714      	adds	r7, #20
 8007f94:	46bd      	mov	sp, r7
 8007f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f9a:	4770      	bx	lr

08007f9c <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007f9c:	b480      	push	{r7}
 8007f9e:	b0a7      	sub	sp, #156	@ 0x9c
 8007fa0:	af00      	add	r7, sp, #0
 8007fa2:	6078      	str	r0, [r7, #4]
 8007fa4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8007fa6:	2300      	movs	r3, #0
 8007fa8:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8007fac:	687a      	ldr	r2, [r7, #4]
 8007fae:	683b      	ldr	r3, [r7, #0]
 8007fb0:	781b      	ldrb	r3, [r3, #0]
 8007fb2:	009b      	lsls	r3, r3, #2
 8007fb4:	4413      	add	r3, r2
 8007fb6:	881b      	ldrh	r3, [r3, #0]
 8007fb8:	b29b      	uxth	r3, r3
 8007fba:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 8007fbe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007fc2:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 8007fc6:	683b      	ldr	r3, [r7, #0]
 8007fc8:	78db      	ldrb	r3, [r3, #3]
 8007fca:	2b03      	cmp	r3, #3
 8007fcc:	d81f      	bhi.n	800800e <USB_ActivateEndpoint+0x72>
 8007fce:	a201      	add	r2, pc, #4	@ (adr r2, 8007fd4 <USB_ActivateEndpoint+0x38>)
 8007fd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fd4:	08007fe5 	.word	0x08007fe5
 8007fd8:	08008001 	.word	0x08008001
 8007fdc:	08008017 	.word	0x08008017
 8007fe0:	08007ff3 	.word	0x08007ff3
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8007fe4:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8007fe8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007fec:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8007ff0:	e012      	b.n	8008018 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8007ff2:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8007ff6:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 8007ffa:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8007ffe:	e00b      	b.n	8008018 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8008000:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8008004:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8008008:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800800c:	e004      	b.n	8008018 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800800e:	2301      	movs	r3, #1
 8008010:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 8008014:	e000      	b.n	8008018 <USB_ActivateEndpoint+0x7c>
      break;
 8008016:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8008018:	687a      	ldr	r2, [r7, #4]
 800801a:	683b      	ldr	r3, [r7, #0]
 800801c:	781b      	ldrb	r3, [r3, #0]
 800801e:	009b      	lsls	r3, r3, #2
 8008020:	441a      	add	r2, r3
 8008022:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8008026:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800802a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800802e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008032:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008036:	b29b      	uxth	r3, r3
 8008038:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800803a:	687a      	ldr	r2, [r7, #4]
 800803c:	683b      	ldr	r3, [r7, #0]
 800803e:	781b      	ldrb	r3, [r3, #0]
 8008040:	009b      	lsls	r3, r3, #2
 8008042:	4413      	add	r3, r2
 8008044:	881b      	ldrh	r3, [r3, #0]
 8008046:	b29b      	uxth	r3, r3
 8008048:	b21b      	sxth	r3, r3
 800804a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800804e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008052:	b21a      	sxth	r2, r3
 8008054:	683b      	ldr	r3, [r7, #0]
 8008056:	781b      	ldrb	r3, [r3, #0]
 8008058:	b21b      	sxth	r3, r3
 800805a:	4313      	orrs	r3, r2
 800805c:	b21b      	sxth	r3, r3
 800805e:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 8008062:	687a      	ldr	r2, [r7, #4]
 8008064:	683b      	ldr	r3, [r7, #0]
 8008066:	781b      	ldrb	r3, [r3, #0]
 8008068:	009b      	lsls	r3, r3, #2
 800806a:	441a      	add	r2, r3
 800806c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8008070:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008074:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008078:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800807c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008080:	b29b      	uxth	r3, r3
 8008082:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8008084:	683b      	ldr	r3, [r7, #0]
 8008086:	7b1b      	ldrb	r3, [r3, #12]
 8008088:	2b00      	cmp	r3, #0
 800808a:	f040 8180 	bne.w	800838e <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 800808e:	683b      	ldr	r3, [r7, #0]
 8008090:	785b      	ldrb	r3, [r3, #1]
 8008092:	2b00      	cmp	r3, #0
 8008094:	f000 8084 	beq.w	80081a0 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	61bb      	str	r3, [r7, #24]
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80080a2:	b29b      	uxth	r3, r3
 80080a4:	461a      	mov	r2, r3
 80080a6:	69bb      	ldr	r3, [r7, #24]
 80080a8:	4413      	add	r3, r2
 80080aa:	61bb      	str	r3, [r7, #24]
 80080ac:	683b      	ldr	r3, [r7, #0]
 80080ae:	781b      	ldrb	r3, [r3, #0]
 80080b0:	00da      	lsls	r2, r3, #3
 80080b2:	69bb      	ldr	r3, [r7, #24]
 80080b4:	4413      	add	r3, r2
 80080b6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80080ba:	617b      	str	r3, [r7, #20]
 80080bc:	683b      	ldr	r3, [r7, #0]
 80080be:	88db      	ldrh	r3, [r3, #6]
 80080c0:	085b      	lsrs	r3, r3, #1
 80080c2:	b29b      	uxth	r3, r3
 80080c4:	005b      	lsls	r3, r3, #1
 80080c6:	b29a      	uxth	r2, r3
 80080c8:	697b      	ldr	r3, [r7, #20]
 80080ca:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80080cc:	687a      	ldr	r2, [r7, #4]
 80080ce:	683b      	ldr	r3, [r7, #0]
 80080d0:	781b      	ldrb	r3, [r3, #0]
 80080d2:	009b      	lsls	r3, r3, #2
 80080d4:	4413      	add	r3, r2
 80080d6:	881b      	ldrh	r3, [r3, #0]
 80080d8:	827b      	strh	r3, [r7, #18]
 80080da:	8a7b      	ldrh	r3, [r7, #18]
 80080dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d01b      	beq.n	800811c <USB_ActivateEndpoint+0x180>
 80080e4:	687a      	ldr	r2, [r7, #4]
 80080e6:	683b      	ldr	r3, [r7, #0]
 80080e8:	781b      	ldrb	r3, [r3, #0]
 80080ea:	009b      	lsls	r3, r3, #2
 80080ec:	4413      	add	r3, r2
 80080ee:	881b      	ldrh	r3, [r3, #0]
 80080f0:	b29b      	uxth	r3, r3
 80080f2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80080f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80080fa:	823b      	strh	r3, [r7, #16]
 80080fc:	687a      	ldr	r2, [r7, #4]
 80080fe:	683b      	ldr	r3, [r7, #0]
 8008100:	781b      	ldrb	r3, [r3, #0]
 8008102:	009b      	lsls	r3, r3, #2
 8008104:	441a      	add	r2, r3
 8008106:	8a3b      	ldrh	r3, [r7, #16]
 8008108:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800810c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008110:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008114:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008118:	b29b      	uxth	r3, r3
 800811a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800811c:	683b      	ldr	r3, [r7, #0]
 800811e:	78db      	ldrb	r3, [r3, #3]
 8008120:	2b01      	cmp	r3, #1
 8008122:	d020      	beq.n	8008166 <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8008124:	687a      	ldr	r2, [r7, #4]
 8008126:	683b      	ldr	r3, [r7, #0]
 8008128:	781b      	ldrb	r3, [r3, #0]
 800812a:	009b      	lsls	r3, r3, #2
 800812c:	4413      	add	r3, r2
 800812e:	881b      	ldrh	r3, [r3, #0]
 8008130:	b29b      	uxth	r3, r3
 8008132:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008136:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800813a:	81bb      	strh	r3, [r7, #12]
 800813c:	89bb      	ldrh	r3, [r7, #12]
 800813e:	f083 0320 	eor.w	r3, r3, #32
 8008142:	81bb      	strh	r3, [r7, #12]
 8008144:	687a      	ldr	r2, [r7, #4]
 8008146:	683b      	ldr	r3, [r7, #0]
 8008148:	781b      	ldrb	r3, [r3, #0]
 800814a:	009b      	lsls	r3, r3, #2
 800814c:	441a      	add	r2, r3
 800814e:	89bb      	ldrh	r3, [r7, #12]
 8008150:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008154:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008158:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800815c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008160:	b29b      	uxth	r3, r3
 8008162:	8013      	strh	r3, [r2, #0]
 8008164:	e3f9      	b.n	800895a <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008166:	687a      	ldr	r2, [r7, #4]
 8008168:	683b      	ldr	r3, [r7, #0]
 800816a:	781b      	ldrb	r3, [r3, #0]
 800816c:	009b      	lsls	r3, r3, #2
 800816e:	4413      	add	r3, r2
 8008170:	881b      	ldrh	r3, [r3, #0]
 8008172:	b29b      	uxth	r3, r3
 8008174:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008178:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800817c:	81fb      	strh	r3, [r7, #14]
 800817e:	687a      	ldr	r2, [r7, #4]
 8008180:	683b      	ldr	r3, [r7, #0]
 8008182:	781b      	ldrb	r3, [r3, #0]
 8008184:	009b      	lsls	r3, r3, #2
 8008186:	441a      	add	r2, r3
 8008188:	89fb      	ldrh	r3, [r7, #14]
 800818a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800818e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008192:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008196:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800819a:	b29b      	uxth	r3, r3
 800819c:	8013      	strh	r3, [r2, #0]
 800819e:	e3dc      	b.n	800895a <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	633b      	str	r3, [r7, #48]	@ 0x30
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80081aa:	b29b      	uxth	r3, r3
 80081ac:	461a      	mov	r2, r3
 80081ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081b0:	4413      	add	r3, r2
 80081b2:	633b      	str	r3, [r7, #48]	@ 0x30
 80081b4:	683b      	ldr	r3, [r7, #0]
 80081b6:	781b      	ldrb	r3, [r3, #0]
 80081b8:	00da      	lsls	r2, r3, #3
 80081ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081bc:	4413      	add	r3, r2
 80081be:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80081c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80081c4:	683b      	ldr	r3, [r7, #0]
 80081c6:	88db      	ldrh	r3, [r3, #6]
 80081c8:	085b      	lsrs	r3, r3, #1
 80081ca:	b29b      	uxth	r3, r3
 80081cc:	005b      	lsls	r3, r3, #1
 80081ce:	b29a      	uxth	r2, r3
 80081d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081d2:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80081de:	b29b      	uxth	r3, r3
 80081e0:	461a      	mov	r2, r3
 80081e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081e4:	4413      	add	r3, r2
 80081e6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80081e8:	683b      	ldr	r3, [r7, #0]
 80081ea:	781b      	ldrb	r3, [r3, #0]
 80081ec:	00da      	lsls	r2, r3, #3
 80081ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081f0:	4413      	add	r3, r2
 80081f2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80081f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80081f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081fa:	881b      	ldrh	r3, [r3, #0]
 80081fc:	b29b      	uxth	r3, r3
 80081fe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008202:	b29a      	uxth	r2, r3
 8008204:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008206:	801a      	strh	r2, [r3, #0]
 8008208:	683b      	ldr	r3, [r7, #0]
 800820a:	691b      	ldr	r3, [r3, #16]
 800820c:	2b00      	cmp	r3, #0
 800820e:	d10a      	bne.n	8008226 <USB_ActivateEndpoint+0x28a>
 8008210:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008212:	881b      	ldrh	r3, [r3, #0]
 8008214:	b29b      	uxth	r3, r3
 8008216:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800821a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800821e:	b29a      	uxth	r2, r3
 8008220:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008222:	801a      	strh	r2, [r3, #0]
 8008224:	e041      	b.n	80082aa <USB_ActivateEndpoint+0x30e>
 8008226:	683b      	ldr	r3, [r7, #0]
 8008228:	691b      	ldr	r3, [r3, #16]
 800822a:	2b3e      	cmp	r3, #62	@ 0x3e
 800822c:	d81c      	bhi.n	8008268 <USB_ActivateEndpoint+0x2cc>
 800822e:	683b      	ldr	r3, [r7, #0]
 8008230:	691b      	ldr	r3, [r3, #16]
 8008232:	085b      	lsrs	r3, r3, #1
 8008234:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008238:	683b      	ldr	r3, [r7, #0]
 800823a:	691b      	ldr	r3, [r3, #16]
 800823c:	f003 0301 	and.w	r3, r3, #1
 8008240:	2b00      	cmp	r3, #0
 8008242:	d004      	beq.n	800824e <USB_ActivateEndpoint+0x2b2>
 8008244:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008248:	3301      	adds	r3, #1
 800824a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800824e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008250:	881b      	ldrh	r3, [r3, #0]
 8008252:	b29a      	uxth	r2, r3
 8008254:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008258:	b29b      	uxth	r3, r3
 800825a:	029b      	lsls	r3, r3, #10
 800825c:	b29b      	uxth	r3, r3
 800825e:	4313      	orrs	r3, r2
 8008260:	b29a      	uxth	r2, r3
 8008262:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008264:	801a      	strh	r2, [r3, #0]
 8008266:	e020      	b.n	80082aa <USB_ActivateEndpoint+0x30e>
 8008268:	683b      	ldr	r3, [r7, #0]
 800826a:	691b      	ldr	r3, [r3, #16]
 800826c:	095b      	lsrs	r3, r3, #5
 800826e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008272:	683b      	ldr	r3, [r7, #0]
 8008274:	691b      	ldr	r3, [r3, #16]
 8008276:	f003 031f 	and.w	r3, r3, #31
 800827a:	2b00      	cmp	r3, #0
 800827c:	d104      	bne.n	8008288 <USB_ActivateEndpoint+0x2ec>
 800827e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008282:	3b01      	subs	r3, #1
 8008284:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008288:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800828a:	881b      	ldrh	r3, [r3, #0]
 800828c:	b29a      	uxth	r2, r3
 800828e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008292:	b29b      	uxth	r3, r3
 8008294:	029b      	lsls	r3, r3, #10
 8008296:	b29b      	uxth	r3, r3
 8008298:	4313      	orrs	r3, r2
 800829a:	b29b      	uxth	r3, r3
 800829c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80082a0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80082a4:	b29a      	uxth	r2, r3
 80082a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082a8:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80082aa:	687a      	ldr	r2, [r7, #4]
 80082ac:	683b      	ldr	r3, [r7, #0]
 80082ae:	781b      	ldrb	r3, [r3, #0]
 80082b0:	009b      	lsls	r3, r3, #2
 80082b2:	4413      	add	r3, r2
 80082b4:	881b      	ldrh	r3, [r3, #0]
 80082b6:	847b      	strh	r3, [r7, #34]	@ 0x22
 80082b8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80082ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d01b      	beq.n	80082fa <USB_ActivateEndpoint+0x35e>
 80082c2:	687a      	ldr	r2, [r7, #4]
 80082c4:	683b      	ldr	r3, [r7, #0]
 80082c6:	781b      	ldrb	r3, [r3, #0]
 80082c8:	009b      	lsls	r3, r3, #2
 80082ca:	4413      	add	r3, r2
 80082cc:	881b      	ldrh	r3, [r3, #0]
 80082ce:	b29b      	uxth	r3, r3
 80082d0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80082d4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80082d8:	843b      	strh	r3, [r7, #32]
 80082da:	687a      	ldr	r2, [r7, #4]
 80082dc:	683b      	ldr	r3, [r7, #0]
 80082de:	781b      	ldrb	r3, [r3, #0]
 80082e0:	009b      	lsls	r3, r3, #2
 80082e2:	441a      	add	r2, r3
 80082e4:	8c3b      	ldrh	r3, [r7, #32]
 80082e6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80082ea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80082ee:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80082f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80082f6:	b29b      	uxth	r3, r3
 80082f8:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 80082fa:	683b      	ldr	r3, [r7, #0]
 80082fc:	781b      	ldrb	r3, [r3, #0]
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d124      	bne.n	800834c <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008302:	687a      	ldr	r2, [r7, #4]
 8008304:	683b      	ldr	r3, [r7, #0]
 8008306:	781b      	ldrb	r3, [r3, #0]
 8008308:	009b      	lsls	r3, r3, #2
 800830a:	4413      	add	r3, r2
 800830c:	881b      	ldrh	r3, [r3, #0]
 800830e:	b29b      	uxth	r3, r3
 8008310:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008314:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008318:	83bb      	strh	r3, [r7, #28]
 800831a:	8bbb      	ldrh	r3, [r7, #28]
 800831c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8008320:	83bb      	strh	r3, [r7, #28]
 8008322:	8bbb      	ldrh	r3, [r7, #28]
 8008324:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8008328:	83bb      	strh	r3, [r7, #28]
 800832a:	687a      	ldr	r2, [r7, #4]
 800832c:	683b      	ldr	r3, [r7, #0]
 800832e:	781b      	ldrb	r3, [r3, #0]
 8008330:	009b      	lsls	r3, r3, #2
 8008332:	441a      	add	r2, r3
 8008334:	8bbb      	ldrh	r3, [r7, #28]
 8008336:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800833a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800833e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008342:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008346:	b29b      	uxth	r3, r3
 8008348:	8013      	strh	r3, [r2, #0]
 800834a:	e306      	b.n	800895a <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800834c:	687a      	ldr	r2, [r7, #4]
 800834e:	683b      	ldr	r3, [r7, #0]
 8008350:	781b      	ldrb	r3, [r3, #0]
 8008352:	009b      	lsls	r3, r3, #2
 8008354:	4413      	add	r3, r2
 8008356:	881b      	ldrh	r3, [r3, #0]
 8008358:	b29b      	uxth	r3, r3
 800835a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800835e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008362:	83fb      	strh	r3, [r7, #30]
 8008364:	8bfb      	ldrh	r3, [r7, #30]
 8008366:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800836a:	83fb      	strh	r3, [r7, #30]
 800836c:	687a      	ldr	r2, [r7, #4]
 800836e:	683b      	ldr	r3, [r7, #0]
 8008370:	781b      	ldrb	r3, [r3, #0]
 8008372:	009b      	lsls	r3, r3, #2
 8008374:	441a      	add	r2, r3
 8008376:	8bfb      	ldrh	r3, [r7, #30]
 8008378:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800837c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008380:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008384:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008388:	b29b      	uxth	r3, r3
 800838a:	8013      	strh	r3, [r2, #0]
 800838c:	e2e5      	b.n	800895a <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800838e:	683b      	ldr	r3, [r7, #0]
 8008390:	78db      	ldrb	r3, [r3, #3]
 8008392:	2b02      	cmp	r3, #2
 8008394:	d11e      	bne.n	80083d4 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8008396:	687a      	ldr	r2, [r7, #4]
 8008398:	683b      	ldr	r3, [r7, #0]
 800839a:	781b      	ldrb	r3, [r3, #0]
 800839c:	009b      	lsls	r3, r3, #2
 800839e:	4413      	add	r3, r2
 80083a0:	881b      	ldrh	r3, [r3, #0]
 80083a2:	b29b      	uxth	r3, r3
 80083a4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80083a8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80083ac:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 80083b0:	687a      	ldr	r2, [r7, #4]
 80083b2:	683b      	ldr	r3, [r7, #0]
 80083b4:	781b      	ldrb	r3, [r3, #0]
 80083b6:	009b      	lsls	r3, r3, #2
 80083b8:	441a      	add	r2, r3
 80083ba:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 80083be:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80083c2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80083c6:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80083ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80083ce:	b29b      	uxth	r3, r3
 80083d0:	8013      	strh	r3, [r2, #0]
 80083d2:	e01d      	b.n	8008410 <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 80083d4:	687a      	ldr	r2, [r7, #4]
 80083d6:	683b      	ldr	r3, [r7, #0]
 80083d8:	781b      	ldrb	r3, [r3, #0]
 80083da:	009b      	lsls	r3, r3, #2
 80083dc:	4413      	add	r3, r2
 80083de:	881b      	ldrh	r3, [r3, #0]
 80083e0:	b29b      	uxth	r3, r3
 80083e2:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 80083e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80083ea:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 80083ee:	687a      	ldr	r2, [r7, #4]
 80083f0:	683b      	ldr	r3, [r7, #0]
 80083f2:	781b      	ldrb	r3, [r3, #0]
 80083f4:	009b      	lsls	r3, r3, #2
 80083f6:	441a      	add	r2, r3
 80083f8:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 80083fc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008400:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008404:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008408:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800840c:	b29b      	uxth	r3, r3
 800840e:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800841a:	b29b      	uxth	r3, r3
 800841c:	461a      	mov	r2, r3
 800841e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008420:	4413      	add	r3, r2
 8008422:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008424:	683b      	ldr	r3, [r7, #0]
 8008426:	781b      	ldrb	r3, [r3, #0]
 8008428:	00da      	lsls	r2, r3, #3
 800842a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800842c:	4413      	add	r3, r2
 800842e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008432:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008434:	683b      	ldr	r3, [r7, #0]
 8008436:	891b      	ldrh	r3, [r3, #8]
 8008438:	085b      	lsrs	r3, r3, #1
 800843a:	b29b      	uxth	r3, r3
 800843c:	005b      	lsls	r3, r3, #1
 800843e:	b29a      	uxth	r2, r3
 8008440:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008442:	801a      	strh	r2, [r3, #0]
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	677b      	str	r3, [r7, #116]	@ 0x74
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800844e:	b29b      	uxth	r3, r3
 8008450:	461a      	mov	r2, r3
 8008452:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008454:	4413      	add	r3, r2
 8008456:	677b      	str	r3, [r7, #116]	@ 0x74
 8008458:	683b      	ldr	r3, [r7, #0]
 800845a:	781b      	ldrb	r3, [r3, #0]
 800845c:	00da      	lsls	r2, r3, #3
 800845e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008460:	4413      	add	r3, r2
 8008462:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8008466:	673b      	str	r3, [r7, #112]	@ 0x70
 8008468:	683b      	ldr	r3, [r7, #0]
 800846a:	895b      	ldrh	r3, [r3, #10]
 800846c:	085b      	lsrs	r3, r3, #1
 800846e:	b29b      	uxth	r3, r3
 8008470:	005b      	lsls	r3, r3, #1
 8008472:	b29a      	uxth	r2, r3
 8008474:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008476:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8008478:	683b      	ldr	r3, [r7, #0]
 800847a:	785b      	ldrb	r3, [r3, #1]
 800847c:	2b00      	cmp	r3, #0
 800847e:	f040 81af 	bne.w	80087e0 <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008482:	687a      	ldr	r2, [r7, #4]
 8008484:	683b      	ldr	r3, [r7, #0]
 8008486:	781b      	ldrb	r3, [r3, #0]
 8008488:	009b      	lsls	r3, r3, #2
 800848a:	4413      	add	r3, r2
 800848c:	881b      	ldrh	r3, [r3, #0]
 800848e:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 8008492:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 8008496:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800849a:	2b00      	cmp	r3, #0
 800849c:	d01d      	beq.n	80084da <USB_ActivateEndpoint+0x53e>
 800849e:	687a      	ldr	r2, [r7, #4]
 80084a0:	683b      	ldr	r3, [r7, #0]
 80084a2:	781b      	ldrb	r3, [r3, #0]
 80084a4:	009b      	lsls	r3, r3, #2
 80084a6:	4413      	add	r3, r2
 80084a8:	881b      	ldrh	r3, [r3, #0]
 80084aa:	b29b      	uxth	r3, r3
 80084ac:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80084b0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80084b4:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 80084b8:	687a      	ldr	r2, [r7, #4]
 80084ba:	683b      	ldr	r3, [r7, #0]
 80084bc:	781b      	ldrb	r3, [r3, #0]
 80084be:	009b      	lsls	r3, r3, #2
 80084c0:	441a      	add	r2, r3
 80084c2:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 80084c6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80084ca:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80084ce:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80084d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80084d6:	b29b      	uxth	r3, r3
 80084d8:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80084da:	687a      	ldr	r2, [r7, #4]
 80084dc:	683b      	ldr	r3, [r7, #0]
 80084de:	781b      	ldrb	r3, [r3, #0]
 80084e0:	009b      	lsls	r3, r3, #2
 80084e2:	4413      	add	r3, r2
 80084e4:	881b      	ldrh	r3, [r3, #0]
 80084e6:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 80084ea:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 80084ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d01d      	beq.n	8008532 <USB_ActivateEndpoint+0x596>
 80084f6:	687a      	ldr	r2, [r7, #4]
 80084f8:	683b      	ldr	r3, [r7, #0]
 80084fa:	781b      	ldrb	r3, [r3, #0]
 80084fc:	009b      	lsls	r3, r3, #2
 80084fe:	4413      	add	r3, r2
 8008500:	881b      	ldrh	r3, [r3, #0]
 8008502:	b29b      	uxth	r3, r3
 8008504:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008508:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800850c:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 8008510:	687a      	ldr	r2, [r7, #4]
 8008512:	683b      	ldr	r3, [r7, #0]
 8008514:	781b      	ldrb	r3, [r3, #0]
 8008516:	009b      	lsls	r3, r3, #2
 8008518:	441a      	add	r2, r3
 800851a:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800851e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008522:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008526:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800852a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800852e:	b29b      	uxth	r3, r3
 8008530:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8008532:	683b      	ldr	r3, [r7, #0]
 8008534:	785b      	ldrb	r3, [r3, #1]
 8008536:	2b00      	cmp	r3, #0
 8008538:	d16b      	bne.n	8008612 <USB_ActivateEndpoint+0x676>
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008544:	b29b      	uxth	r3, r3
 8008546:	461a      	mov	r2, r3
 8008548:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800854a:	4413      	add	r3, r2
 800854c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800854e:	683b      	ldr	r3, [r7, #0]
 8008550:	781b      	ldrb	r3, [r3, #0]
 8008552:	00da      	lsls	r2, r3, #3
 8008554:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008556:	4413      	add	r3, r2
 8008558:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800855c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800855e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008560:	881b      	ldrh	r3, [r3, #0]
 8008562:	b29b      	uxth	r3, r3
 8008564:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008568:	b29a      	uxth	r2, r3
 800856a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800856c:	801a      	strh	r2, [r3, #0]
 800856e:	683b      	ldr	r3, [r7, #0]
 8008570:	691b      	ldr	r3, [r3, #16]
 8008572:	2b00      	cmp	r3, #0
 8008574:	d10a      	bne.n	800858c <USB_ActivateEndpoint+0x5f0>
 8008576:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008578:	881b      	ldrh	r3, [r3, #0]
 800857a:	b29b      	uxth	r3, r3
 800857c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008580:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008584:	b29a      	uxth	r2, r3
 8008586:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008588:	801a      	strh	r2, [r3, #0]
 800858a:	e05d      	b.n	8008648 <USB_ActivateEndpoint+0x6ac>
 800858c:	683b      	ldr	r3, [r7, #0]
 800858e:	691b      	ldr	r3, [r3, #16]
 8008590:	2b3e      	cmp	r3, #62	@ 0x3e
 8008592:	d81c      	bhi.n	80085ce <USB_ActivateEndpoint+0x632>
 8008594:	683b      	ldr	r3, [r7, #0]
 8008596:	691b      	ldr	r3, [r3, #16]
 8008598:	085b      	lsrs	r3, r3, #1
 800859a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800859e:	683b      	ldr	r3, [r7, #0]
 80085a0:	691b      	ldr	r3, [r3, #16]
 80085a2:	f003 0301 	and.w	r3, r3, #1
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d004      	beq.n	80085b4 <USB_ActivateEndpoint+0x618>
 80085aa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80085ae:	3301      	adds	r3, #1
 80085b0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80085b4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80085b6:	881b      	ldrh	r3, [r3, #0]
 80085b8:	b29a      	uxth	r2, r3
 80085ba:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80085be:	b29b      	uxth	r3, r3
 80085c0:	029b      	lsls	r3, r3, #10
 80085c2:	b29b      	uxth	r3, r3
 80085c4:	4313      	orrs	r3, r2
 80085c6:	b29a      	uxth	r2, r3
 80085c8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80085ca:	801a      	strh	r2, [r3, #0]
 80085cc:	e03c      	b.n	8008648 <USB_ActivateEndpoint+0x6ac>
 80085ce:	683b      	ldr	r3, [r7, #0]
 80085d0:	691b      	ldr	r3, [r3, #16]
 80085d2:	095b      	lsrs	r3, r3, #5
 80085d4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80085d8:	683b      	ldr	r3, [r7, #0]
 80085da:	691b      	ldr	r3, [r3, #16]
 80085dc:	f003 031f 	and.w	r3, r3, #31
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	d104      	bne.n	80085ee <USB_ActivateEndpoint+0x652>
 80085e4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80085e8:	3b01      	subs	r3, #1
 80085ea:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80085ee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80085f0:	881b      	ldrh	r3, [r3, #0]
 80085f2:	b29a      	uxth	r2, r3
 80085f4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80085f8:	b29b      	uxth	r3, r3
 80085fa:	029b      	lsls	r3, r3, #10
 80085fc:	b29b      	uxth	r3, r3
 80085fe:	4313      	orrs	r3, r2
 8008600:	b29b      	uxth	r3, r3
 8008602:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008606:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800860a:	b29a      	uxth	r2, r3
 800860c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800860e:	801a      	strh	r2, [r3, #0]
 8008610:	e01a      	b.n	8008648 <USB_ActivateEndpoint+0x6ac>
 8008612:	683b      	ldr	r3, [r7, #0]
 8008614:	785b      	ldrb	r3, [r3, #1]
 8008616:	2b01      	cmp	r3, #1
 8008618:	d116      	bne.n	8008648 <USB_ActivateEndpoint+0x6ac>
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	657b      	str	r3, [r7, #84]	@ 0x54
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008624:	b29b      	uxth	r3, r3
 8008626:	461a      	mov	r2, r3
 8008628:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800862a:	4413      	add	r3, r2
 800862c:	657b      	str	r3, [r7, #84]	@ 0x54
 800862e:	683b      	ldr	r3, [r7, #0]
 8008630:	781b      	ldrb	r3, [r3, #0]
 8008632:	00da      	lsls	r2, r3, #3
 8008634:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008636:	4413      	add	r3, r2
 8008638:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800863c:	653b      	str	r3, [r7, #80]	@ 0x50
 800863e:	683b      	ldr	r3, [r7, #0]
 8008640:	691b      	ldr	r3, [r3, #16]
 8008642:	b29a      	uxth	r2, r3
 8008644:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008646:	801a      	strh	r2, [r3, #0]
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	647b      	str	r3, [r7, #68]	@ 0x44
 800864c:	683b      	ldr	r3, [r7, #0]
 800864e:	785b      	ldrb	r3, [r3, #1]
 8008650:	2b00      	cmp	r3, #0
 8008652:	d16b      	bne.n	800872c <USB_ActivateEndpoint+0x790>
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800865e:	b29b      	uxth	r3, r3
 8008660:	461a      	mov	r2, r3
 8008662:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008664:	4413      	add	r3, r2
 8008666:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008668:	683b      	ldr	r3, [r7, #0]
 800866a:	781b      	ldrb	r3, [r3, #0]
 800866c:	00da      	lsls	r2, r3, #3
 800866e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008670:	4413      	add	r3, r2
 8008672:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008676:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008678:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800867a:	881b      	ldrh	r3, [r3, #0]
 800867c:	b29b      	uxth	r3, r3
 800867e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008682:	b29a      	uxth	r2, r3
 8008684:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008686:	801a      	strh	r2, [r3, #0]
 8008688:	683b      	ldr	r3, [r7, #0]
 800868a:	691b      	ldr	r3, [r3, #16]
 800868c:	2b00      	cmp	r3, #0
 800868e:	d10a      	bne.n	80086a6 <USB_ActivateEndpoint+0x70a>
 8008690:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008692:	881b      	ldrh	r3, [r3, #0]
 8008694:	b29b      	uxth	r3, r3
 8008696:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800869a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800869e:	b29a      	uxth	r2, r3
 80086a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086a2:	801a      	strh	r2, [r3, #0]
 80086a4:	e05b      	b.n	800875e <USB_ActivateEndpoint+0x7c2>
 80086a6:	683b      	ldr	r3, [r7, #0]
 80086a8:	691b      	ldr	r3, [r3, #16]
 80086aa:	2b3e      	cmp	r3, #62	@ 0x3e
 80086ac:	d81c      	bhi.n	80086e8 <USB_ActivateEndpoint+0x74c>
 80086ae:	683b      	ldr	r3, [r7, #0]
 80086b0:	691b      	ldr	r3, [r3, #16]
 80086b2:	085b      	lsrs	r3, r3, #1
 80086b4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80086b8:	683b      	ldr	r3, [r7, #0]
 80086ba:	691b      	ldr	r3, [r3, #16]
 80086bc:	f003 0301 	and.w	r3, r3, #1
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d004      	beq.n	80086ce <USB_ActivateEndpoint+0x732>
 80086c4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80086c8:	3301      	adds	r3, #1
 80086ca:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80086ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086d0:	881b      	ldrh	r3, [r3, #0]
 80086d2:	b29a      	uxth	r2, r3
 80086d4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80086d8:	b29b      	uxth	r3, r3
 80086da:	029b      	lsls	r3, r3, #10
 80086dc:	b29b      	uxth	r3, r3
 80086de:	4313      	orrs	r3, r2
 80086e0:	b29a      	uxth	r2, r3
 80086e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086e4:	801a      	strh	r2, [r3, #0]
 80086e6:	e03a      	b.n	800875e <USB_ActivateEndpoint+0x7c2>
 80086e8:	683b      	ldr	r3, [r7, #0]
 80086ea:	691b      	ldr	r3, [r3, #16]
 80086ec:	095b      	lsrs	r3, r3, #5
 80086ee:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80086f2:	683b      	ldr	r3, [r7, #0]
 80086f4:	691b      	ldr	r3, [r3, #16]
 80086f6:	f003 031f 	and.w	r3, r3, #31
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d104      	bne.n	8008708 <USB_ActivateEndpoint+0x76c>
 80086fe:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008702:	3b01      	subs	r3, #1
 8008704:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008708:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800870a:	881b      	ldrh	r3, [r3, #0]
 800870c:	b29a      	uxth	r2, r3
 800870e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008712:	b29b      	uxth	r3, r3
 8008714:	029b      	lsls	r3, r3, #10
 8008716:	b29b      	uxth	r3, r3
 8008718:	4313      	orrs	r3, r2
 800871a:	b29b      	uxth	r3, r3
 800871c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008720:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008724:	b29a      	uxth	r2, r3
 8008726:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008728:	801a      	strh	r2, [r3, #0]
 800872a:	e018      	b.n	800875e <USB_ActivateEndpoint+0x7c2>
 800872c:	683b      	ldr	r3, [r7, #0]
 800872e:	785b      	ldrb	r3, [r3, #1]
 8008730:	2b01      	cmp	r3, #1
 8008732:	d114      	bne.n	800875e <USB_ActivateEndpoint+0x7c2>
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800873a:	b29b      	uxth	r3, r3
 800873c:	461a      	mov	r2, r3
 800873e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008740:	4413      	add	r3, r2
 8008742:	647b      	str	r3, [r7, #68]	@ 0x44
 8008744:	683b      	ldr	r3, [r7, #0]
 8008746:	781b      	ldrb	r3, [r3, #0]
 8008748:	00da      	lsls	r2, r3, #3
 800874a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800874c:	4413      	add	r3, r2
 800874e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008752:	643b      	str	r3, [r7, #64]	@ 0x40
 8008754:	683b      	ldr	r3, [r7, #0]
 8008756:	691b      	ldr	r3, [r3, #16]
 8008758:	b29a      	uxth	r2, r3
 800875a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800875c:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800875e:	687a      	ldr	r2, [r7, #4]
 8008760:	683b      	ldr	r3, [r7, #0]
 8008762:	781b      	ldrb	r3, [r3, #0]
 8008764:	009b      	lsls	r3, r3, #2
 8008766:	4413      	add	r3, r2
 8008768:	881b      	ldrh	r3, [r3, #0]
 800876a:	b29b      	uxth	r3, r3
 800876c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008770:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008774:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8008776:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008778:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800877c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800877e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008780:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8008784:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8008786:	687a      	ldr	r2, [r7, #4]
 8008788:	683b      	ldr	r3, [r7, #0]
 800878a:	781b      	ldrb	r3, [r3, #0]
 800878c:	009b      	lsls	r3, r3, #2
 800878e:	441a      	add	r2, r3
 8008790:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008792:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008796:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800879a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800879e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80087a2:	b29b      	uxth	r3, r3
 80087a4:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80087a6:	687a      	ldr	r2, [r7, #4]
 80087a8:	683b      	ldr	r3, [r7, #0]
 80087aa:	781b      	ldrb	r3, [r3, #0]
 80087ac:	009b      	lsls	r3, r3, #2
 80087ae:	4413      	add	r3, r2
 80087b0:	881b      	ldrh	r3, [r3, #0]
 80087b2:	b29b      	uxth	r3, r3
 80087b4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80087b8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80087bc:	86bb      	strh	r3, [r7, #52]	@ 0x34
 80087be:	687a      	ldr	r2, [r7, #4]
 80087c0:	683b      	ldr	r3, [r7, #0]
 80087c2:	781b      	ldrb	r3, [r3, #0]
 80087c4:	009b      	lsls	r3, r3, #2
 80087c6:	441a      	add	r2, r3
 80087c8:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80087ca:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80087ce:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80087d2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80087d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80087da:	b29b      	uxth	r3, r3
 80087dc:	8013      	strh	r3, [r2, #0]
 80087de:	e0bc      	b.n	800895a <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80087e0:	687a      	ldr	r2, [r7, #4]
 80087e2:	683b      	ldr	r3, [r7, #0]
 80087e4:	781b      	ldrb	r3, [r3, #0]
 80087e6:	009b      	lsls	r3, r3, #2
 80087e8:	4413      	add	r3, r2
 80087ea:	881b      	ldrh	r3, [r3, #0]
 80087ec:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 80087f0:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80087f4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d01d      	beq.n	8008838 <USB_ActivateEndpoint+0x89c>
 80087fc:	687a      	ldr	r2, [r7, #4]
 80087fe:	683b      	ldr	r3, [r7, #0]
 8008800:	781b      	ldrb	r3, [r3, #0]
 8008802:	009b      	lsls	r3, r3, #2
 8008804:	4413      	add	r3, r2
 8008806:	881b      	ldrh	r3, [r3, #0]
 8008808:	b29b      	uxth	r3, r3
 800880a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800880e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008812:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 8008816:	687a      	ldr	r2, [r7, #4]
 8008818:	683b      	ldr	r3, [r7, #0]
 800881a:	781b      	ldrb	r3, [r3, #0]
 800881c:	009b      	lsls	r3, r3, #2
 800881e:	441a      	add	r2, r3
 8008820:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8008824:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008828:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800882c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008830:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008834:	b29b      	uxth	r3, r3
 8008836:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008838:	687a      	ldr	r2, [r7, #4]
 800883a:	683b      	ldr	r3, [r7, #0]
 800883c:	781b      	ldrb	r3, [r3, #0]
 800883e:	009b      	lsls	r3, r3, #2
 8008840:	4413      	add	r3, r2
 8008842:	881b      	ldrh	r3, [r3, #0]
 8008844:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 8008848:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800884c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008850:	2b00      	cmp	r3, #0
 8008852:	d01d      	beq.n	8008890 <USB_ActivateEndpoint+0x8f4>
 8008854:	687a      	ldr	r2, [r7, #4]
 8008856:	683b      	ldr	r3, [r7, #0]
 8008858:	781b      	ldrb	r3, [r3, #0]
 800885a:	009b      	lsls	r3, r3, #2
 800885c:	4413      	add	r3, r2
 800885e:	881b      	ldrh	r3, [r3, #0]
 8008860:	b29b      	uxth	r3, r3
 8008862:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008866:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800886a:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 800886e:	687a      	ldr	r2, [r7, #4]
 8008870:	683b      	ldr	r3, [r7, #0]
 8008872:	781b      	ldrb	r3, [r3, #0]
 8008874:	009b      	lsls	r3, r3, #2
 8008876:	441a      	add	r2, r3
 8008878:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 800887c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008880:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008884:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008888:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800888c:	b29b      	uxth	r3, r3
 800888e:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008890:	683b      	ldr	r3, [r7, #0]
 8008892:	78db      	ldrb	r3, [r3, #3]
 8008894:	2b01      	cmp	r3, #1
 8008896:	d024      	beq.n	80088e2 <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8008898:	687a      	ldr	r2, [r7, #4]
 800889a:	683b      	ldr	r3, [r7, #0]
 800889c:	781b      	ldrb	r3, [r3, #0]
 800889e:	009b      	lsls	r3, r3, #2
 80088a0:	4413      	add	r3, r2
 80088a2:	881b      	ldrh	r3, [r3, #0]
 80088a4:	b29b      	uxth	r3, r3
 80088a6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80088aa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80088ae:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 80088b2:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 80088b6:	f083 0320 	eor.w	r3, r3, #32
 80088ba:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 80088be:	687a      	ldr	r2, [r7, #4]
 80088c0:	683b      	ldr	r3, [r7, #0]
 80088c2:	781b      	ldrb	r3, [r3, #0]
 80088c4:	009b      	lsls	r3, r3, #2
 80088c6:	441a      	add	r2, r3
 80088c8:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 80088cc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80088d0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80088d4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80088d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80088dc:	b29b      	uxth	r3, r3
 80088de:	8013      	strh	r3, [r2, #0]
 80088e0:	e01d      	b.n	800891e <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80088e2:	687a      	ldr	r2, [r7, #4]
 80088e4:	683b      	ldr	r3, [r7, #0]
 80088e6:	781b      	ldrb	r3, [r3, #0]
 80088e8:	009b      	lsls	r3, r3, #2
 80088ea:	4413      	add	r3, r2
 80088ec:	881b      	ldrh	r3, [r3, #0]
 80088ee:	b29b      	uxth	r3, r3
 80088f0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80088f4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80088f8:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 80088fc:	687a      	ldr	r2, [r7, #4]
 80088fe:	683b      	ldr	r3, [r7, #0]
 8008900:	781b      	ldrb	r3, [r3, #0]
 8008902:	009b      	lsls	r3, r3, #2
 8008904:	441a      	add	r2, r3
 8008906:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800890a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800890e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008912:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008916:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800891a:	b29b      	uxth	r3, r3
 800891c:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800891e:	687a      	ldr	r2, [r7, #4]
 8008920:	683b      	ldr	r3, [r7, #0]
 8008922:	781b      	ldrb	r3, [r3, #0]
 8008924:	009b      	lsls	r3, r3, #2
 8008926:	4413      	add	r3, r2
 8008928:	881b      	ldrh	r3, [r3, #0]
 800892a:	b29b      	uxth	r3, r3
 800892c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008930:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008934:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8008938:	687a      	ldr	r2, [r7, #4]
 800893a:	683b      	ldr	r3, [r7, #0]
 800893c:	781b      	ldrb	r3, [r3, #0]
 800893e:	009b      	lsls	r3, r3, #2
 8008940:	441a      	add	r2, r3
 8008942:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8008946:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800894a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800894e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008952:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008956:	b29b      	uxth	r3, r3
 8008958:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800895a:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 800895e:	4618      	mov	r0, r3
 8008960:	379c      	adds	r7, #156	@ 0x9c
 8008962:	46bd      	mov	sp, r7
 8008964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008968:	4770      	bx	lr
 800896a:	bf00      	nop

0800896c <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800896c:	b480      	push	{r7}
 800896e:	b08d      	sub	sp, #52	@ 0x34
 8008970:	af00      	add	r7, sp, #0
 8008972:	6078      	str	r0, [r7, #4]
 8008974:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8008976:	683b      	ldr	r3, [r7, #0]
 8008978:	7b1b      	ldrb	r3, [r3, #12]
 800897a:	2b00      	cmp	r3, #0
 800897c:	f040 808e 	bne.w	8008a9c <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8008980:	683b      	ldr	r3, [r7, #0]
 8008982:	785b      	ldrb	r3, [r3, #1]
 8008984:	2b00      	cmp	r3, #0
 8008986:	d044      	beq.n	8008a12 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008988:	687a      	ldr	r2, [r7, #4]
 800898a:	683b      	ldr	r3, [r7, #0]
 800898c:	781b      	ldrb	r3, [r3, #0]
 800898e:	009b      	lsls	r3, r3, #2
 8008990:	4413      	add	r3, r2
 8008992:	881b      	ldrh	r3, [r3, #0]
 8008994:	81bb      	strh	r3, [r7, #12]
 8008996:	89bb      	ldrh	r3, [r7, #12]
 8008998:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800899c:	2b00      	cmp	r3, #0
 800899e:	d01b      	beq.n	80089d8 <USB_DeactivateEndpoint+0x6c>
 80089a0:	687a      	ldr	r2, [r7, #4]
 80089a2:	683b      	ldr	r3, [r7, #0]
 80089a4:	781b      	ldrb	r3, [r3, #0]
 80089a6:	009b      	lsls	r3, r3, #2
 80089a8:	4413      	add	r3, r2
 80089aa:	881b      	ldrh	r3, [r3, #0]
 80089ac:	b29b      	uxth	r3, r3
 80089ae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80089b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80089b6:	817b      	strh	r3, [r7, #10]
 80089b8:	687a      	ldr	r2, [r7, #4]
 80089ba:	683b      	ldr	r3, [r7, #0]
 80089bc:	781b      	ldrb	r3, [r3, #0]
 80089be:	009b      	lsls	r3, r3, #2
 80089c0:	441a      	add	r2, r3
 80089c2:	897b      	ldrh	r3, [r7, #10]
 80089c4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80089c8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80089cc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80089d0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80089d4:	b29b      	uxth	r3, r3
 80089d6:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80089d8:	687a      	ldr	r2, [r7, #4]
 80089da:	683b      	ldr	r3, [r7, #0]
 80089dc:	781b      	ldrb	r3, [r3, #0]
 80089de:	009b      	lsls	r3, r3, #2
 80089e0:	4413      	add	r3, r2
 80089e2:	881b      	ldrh	r3, [r3, #0]
 80089e4:	b29b      	uxth	r3, r3
 80089e6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80089ea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80089ee:	813b      	strh	r3, [r7, #8]
 80089f0:	687a      	ldr	r2, [r7, #4]
 80089f2:	683b      	ldr	r3, [r7, #0]
 80089f4:	781b      	ldrb	r3, [r3, #0]
 80089f6:	009b      	lsls	r3, r3, #2
 80089f8:	441a      	add	r2, r3
 80089fa:	893b      	ldrh	r3, [r7, #8]
 80089fc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008a00:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008a04:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008a08:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008a0c:	b29b      	uxth	r3, r3
 8008a0e:	8013      	strh	r3, [r2, #0]
 8008a10:	e192      	b.n	8008d38 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008a12:	687a      	ldr	r2, [r7, #4]
 8008a14:	683b      	ldr	r3, [r7, #0]
 8008a16:	781b      	ldrb	r3, [r3, #0]
 8008a18:	009b      	lsls	r3, r3, #2
 8008a1a:	4413      	add	r3, r2
 8008a1c:	881b      	ldrh	r3, [r3, #0]
 8008a1e:	827b      	strh	r3, [r7, #18]
 8008a20:	8a7b      	ldrh	r3, [r7, #18]
 8008a22:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d01b      	beq.n	8008a62 <USB_DeactivateEndpoint+0xf6>
 8008a2a:	687a      	ldr	r2, [r7, #4]
 8008a2c:	683b      	ldr	r3, [r7, #0]
 8008a2e:	781b      	ldrb	r3, [r3, #0]
 8008a30:	009b      	lsls	r3, r3, #2
 8008a32:	4413      	add	r3, r2
 8008a34:	881b      	ldrh	r3, [r3, #0]
 8008a36:	b29b      	uxth	r3, r3
 8008a38:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008a3c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008a40:	823b      	strh	r3, [r7, #16]
 8008a42:	687a      	ldr	r2, [r7, #4]
 8008a44:	683b      	ldr	r3, [r7, #0]
 8008a46:	781b      	ldrb	r3, [r3, #0]
 8008a48:	009b      	lsls	r3, r3, #2
 8008a4a:	441a      	add	r2, r3
 8008a4c:	8a3b      	ldrh	r3, [r7, #16]
 8008a4e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008a52:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008a56:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008a5a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008a5e:	b29b      	uxth	r3, r3
 8008a60:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8008a62:	687a      	ldr	r2, [r7, #4]
 8008a64:	683b      	ldr	r3, [r7, #0]
 8008a66:	781b      	ldrb	r3, [r3, #0]
 8008a68:	009b      	lsls	r3, r3, #2
 8008a6a:	4413      	add	r3, r2
 8008a6c:	881b      	ldrh	r3, [r3, #0]
 8008a6e:	b29b      	uxth	r3, r3
 8008a70:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008a74:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008a78:	81fb      	strh	r3, [r7, #14]
 8008a7a:	687a      	ldr	r2, [r7, #4]
 8008a7c:	683b      	ldr	r3, [r7, #0]
 8008a7e:	781b      	ldrb	r3, [r3, #0]
 8008a80:	009b      	lsls	r3, r3, #2
 8008a82:	441a      	add	r2, r3
 8008a84:	89fb      	ldrh	r3, [r7, #14]
 8008a86:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008a8a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008a8e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008a92:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008a96:	b29b      	uxth	r3, r3
 8008a98:	8013      	strh	r3, [r2, #0]
 8008a9a:	e14d      	b.n	8008d38 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8008a9c:	683b      	ldr	r3, [r7, #0]
 8008a9e:	785b      	ldrb	r3, [r3, #1]
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	f040 80a5 	bne.w	8008bf0 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008aa6:	687a      	ldr	r2, [r7, #4]
 8008aa8:	683b      	ldr	r3, [r7, #0]
 8008aaa:	781b      	ldrb	r3, [r3, #0]
 8008aac:	009b      	lsls	r3, r3, #2
 8008aae:	4413      	add	r3, r2
 8008ab0:	881b      	ldrh	r3, [r3, #0]
 8008ab2:	843b      	strh	r3, [r7, #32]
 8008ab4:	8c3b      	ldrh	r3, [r7, #32]
 8008ab6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d01b      	beq.n	8008af6 <USB_DeactivateEndpoint+0x18a>
 8008abe:	687a      	ldr	r2, [r7, #4]
 8008ac0:	683b      	ldr	r3, [r7, #0]
 8008ac2:	781b      	ldrb	r3, [r3, #0]
 8008ac4:	009b      	lsls	r3, r3, #2
 8008ac6:	4413      	add	r3, r2
 8008ac8:	881b      	ldrh	r3, [r3, #0]
 8008aca:	b29b      	uxth	r3, r3
 8008acc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008ad0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008ad4:	83fb      	strh	r3, [r7, #30]
 8008ad6:	687a      	ldr	r2, [r7, #4]
 8008ad8:	683b      	ldr	r3, [r7, #0]
 8008ada:	781b      	ldrb	r3, [r3, #0]
 8008adc:	009b      	lsls	r3, r3, #2
 8008ade:	441a      	add	r2, r3
 8008ae0:	8bfb      	ldrh	r3, [r7, #30]
 8008ae2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008ae6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008aea:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008aee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008af2:	b29b      	uxth	r3, r3
 8008af4:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008af6:	687a      	ldr	r2, [r7, #4]
 8008af8:	683b      	ldr	r3, [r7, #0]
 8008afa:	781b      	ldrb	r3, [r3, #0]
 8008afc:	009b      	lsls	r3, r3, #2
 8008afe:	4413      	add	r3, r2
 8008b00:	881b      	ldrh	r3, [r3, #0]
 8008b02:	83bb      	strh	r3, [r7, #28]
 8008b04:	8bbb      	ldrh	r3, [r7, #28]
 8008b06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d01b      	beq.n	8008b46 <USB_DeactivateEndpoint+0x1da>
 8008b0e:	687a      	ldr	r2, [r7, #4]
 8008b10:	683b      	ldr	r3, [r7, #0]
 8008b12:	781b      	ldrb	r3, [r3, #0]
 8008b14:	009b      	lsls	r3, r3, #2
 8008b16:	4413      	add	r3, r2
 8008b18:	881b      	ldrh	r3, [r3, #0]
 8008b1a:	b29b      	uxth	r3, r3
 8008b1c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008b20:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008b24:	837b      	strh	r3, [r7, #26]
 8008b26:	687a      	ldr	r2, [r7, #4]
 8008b28:	683b      	ldr	r3, [r7, #0]
 8008b2a:	781b      	ldrb	r3, [r3, #0]
 8008b2c:	009b      	lsls	r3, r3, #2
 8008b2e:	441a      	add	r2, r3
 8008b30:	8b7b      	ldrh	r3, [r7, #26]
 8008b32:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008b36:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008b3a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008b3e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008b42:	b29b      	uxth	r3, r3
 8008b44:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8008b46:	687a      	ldr	r2, [r7, #4]
 8008b48:	683b      	ldr	r3, [r7, #0]
 8008b4a:	781b      	ldrb	r3, [r3, #0]
 8008b4c:	009b      	lsls	r3, r3, #2
 8008b4e:	4413      	add	r3, r2
 8008b50:	881b      	ldrh	r3, [r3, #0]
 8008b52:	b29b      	uxth	r3, r3
 8008b54:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008b58:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008b5c:	833b      	strh	r3, [r7, #24]
 8008b5e:	687a      	ldr	r2, [r7, #4]
 8008b60:	683b      	ldr	r3, [r7, #0]
 8008b62:	781b      	ldrb	r3, [r3, #0]
 8008b64:	009b      	lsls	r3, r3, #2
 8008b66:	441a      	add	r2, r3
 8008b68:	8b3b      	ldrh	r3, [r7, #24]
 8008b6a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008b6e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008b72:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008b76:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008b7a:	b29b      	uxth	r3, r3
 8008b7c:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8008b7e:	687a      	ldr	r2, [r7, #4]
 8008b80:	683b      	ldr	r3, [r7, #0]
 8008b82:	781b      	ldrb	r3, [r3, #0]
 8008b84:	009b      	lsls	r3, r3, #2
 8008b86:	4413      	add	r3, r2
 8008b88:	881b      	ldrh	r3, [r3, #0]
 8008b8a:	b29b      	uxth	r3, r3
 8008b8c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008b90:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008b94:	82fb      	strh	r3, [r7, #22]
 8008b96:	687a      	ldr	r2, [r7, #4]
 8008b98:	683b      	ldr	r3, [r7, #0]
 8008b9a:	781b      	ldrb	r3, [r3, #0]
 8008b9c:	009b      	lsls	r3, r3, #2
 8008b9e:	441a      	add	r2, r3
 8008ba0:	8afb      	ldrh	r3, [r7, #22]
 8008ba2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008ba6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008baa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008bae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008bb2:	b29b      	uxth	r3, r3
 8008bb4:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008bb6:	687a      	ldr	r2, [r7, #4]
 8008bb8:	683b      	ldr	r3, [r7, #0]
 8008bba:	781b      	ldrb	r3, [r3, #0]
 8008bbc:	009b      	lsls	r3, r3, #2
 8008bbe:	4413      	add	r3, r2
 8008bc0:	881b      	ldrh	r3, [r3, #0]
 8008bc2:	b29b      	uxth	r3, r3
 8008bc4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008bc8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008bcc:	82bb      	strh	r3, [r7, #20]
 8008bce:	687a      	ldr	r2, [r7, #4]
 8008bd0:	683b      	ldr	r3, [r7, #0]
 8008bd2:	781b      	ldrb	r3, [r3, #0]
 8008bd4:	009b      	lsls	r3, r3, #2
 8008bd6:	441a      	add	r2, r3
 8008bd8:	8abb      	ldrh	r3, [r7, #20]
 8008bda:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008bde:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008be2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008be6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008bea:	b29b      	uxth	r3, r3
 8008bec:	8013      	strh	r3, [r2, #0]
 8008bee:	e0a3      	b.n	8008d38 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008bf0:	687a      	ldr	r2, [r7, #4]
 8008bf2:	683b      	ldr	r3, [r7, #0]
 8008bf4:	781b      	ldrb	r3, [r3, #0]
 8008bf6:	009b      	lsls	r3, r3, #2
 8008bf8:	4413      	add	r3, r2
 8008bfa:	881b      	ldrh	r3, [r3, #0]
 8008bfc:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8008bfe:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8008c00:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d01b      	beq.n	8008c40 <USB_DeactivateEndpoint+0x2d4>
 8008c08:	687a      	ldr	r2, [r7, #4]
 8008c0a:	683b      	ldr	r3, [r7, #0]
 8008c0c:	781b      	ldrb	r3, [r3, #0]
 8008c0e:	009b      	lsls	r3, r3, #2
 8008c10:	4413      	add	r3, r2
 8008c12:	881b      	ldrh	r3, [r3, #0]
 8008c14:	b29b      	uxth	r3, r3
 8008c16:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008c1a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008c1e:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8008c20:	687a      	ldr	r2, [r7, #4]
 8008c22:	683b      	ldr	r3, [r7, #0]
 8008c24:	781b      	ldrb	r3, [r3, #0]
 8008c26:	009b      	lsls	r3, r3, #2
 8008c28:	441a      	add	r2, r3
 8008c2a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8008c2c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008c30:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008c34:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008c38:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008c3c:	b29b      	uxth	r3, r3
 8008c3e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008c40:	687a      	ldr	r2, [r7, #4]
 8008c42:	683b      	ldr	r3, [r7, #0]
 8008c44:	781b      	ldrb	r3, [r3, #0]
 8008c46:	009b      	lsls	r3, r3, #2
 8008c48:	4413      	add	r3, r2
 8008c4a:	881b      	ldrh	r3, [r3, #0]
 8008c4c:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8008c4e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8008c50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	d01b      	beq.n	8008c90 <USB_DeactivateEndpoint+0x324>
 8008c58:	687a      	ldr	r2, [r7, #4]
 8008c5a:	683b      	ldr	r3, [r7, #0]
 8008c5c:	781b      	ldrb	r3, [r3, #0]
 8008c5e:	009b      	lsls	r3, r3, #2
 8008c60:	4413      	add	r3, r2
 8008c62:	881b      	ldrh	r3, [r3, #0]
 8008c64:	b29b      	uxth	r3, r3
 8008c66:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008c6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008c6e:	853b      	strh	r3, [r7, #40]	@ 0x28
 8008c70:	687a      	ldr	r2, [r7, #4]
 8008c72:	683b      	ldr	r3, [r7, #0]
 8008c74:	781b      	ldrb	r3, [r3, #0]
 8008c76:	009b      	lsls	r3, r3, #2
 8008c78:	441a      	add	r2, r3
 8008c7a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008c7c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008c80:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008c84:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008c88:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008c8c:	b29b      	uxth	r3, r3
 8008c8e:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8008c90:	687a      	ldr	r2, [r7, #4]
 8008c92:	683b      	ldr	r3, [r7, #0]
 8008c94:	781b      	ldrb	r3, [r3, #0]
 8008c96:	009b      	lsls	r3, r3, #2
 8008c98:	4413      	add	r3, r2
 8008c9a:	881b      	ldrh	r3, [r3, #0]
 8008c9c:	b29b      	uxth	r3, r3
 8008c9e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008ca2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008ca6:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8008ca8:	687a      	ldr	r2, [r7, #4]
 8008caa:	683b      	ldr	r3, [r7, #0]
 8008cac:	781b      	ldrb	r3, [r3, #0]
 8008cae:	009b      	lsls	r3, r3, #2
 8008cb0:	441a      	add	r2, r3
 8008cb2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008cb4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008cb8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008cbc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008cc0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008cc4:	b29b      	uxth	r3, r3
 8008cc6:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008cc8:	687a      	ldr	r2, [r7, #4]
 8008cca:	683b      	ldr	r3, [r7, #0]
 8008ccc:	781b      	ldrb	r3, [r3, #0]
 8008cce:	009b      	lsls	r3, r3, #2
 8008cd0:	4413      	add	r3, r2
 8008cd2:	881b      	ldrh	r3, [r3, #0]
 8008cd4:	b29b      	uxth	r3, r3
 8008cd6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008cda:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008cde:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8008ce0:	687a      	ldr	r2, [r7, #4]
 8008ce2:	683b      	ldr	r3, [r7, #0]
 8008ce4:	781b      	ldrb	r3, [r3, #0]
 8008ce6:	009b      	lsls	r3, r3, #2
 8008ce8:	441a      	add	r2, r3
 8008cea:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008cec:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008cf0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008cf4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008cf8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008cfc:	b29b      	uxth	r3, r3
 8008cfe:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8008d00:	687a      	ldr	r2, [r7, #4]
 8008d02:	683b      	ldr	r3, [r7, #0]
 8008d04:	781b      	ldrb	r3, [r3, #0]
 8008d06:	009b      	lsls	r3, r3, #2
 8008d08:	4413      	add	r3, r2
 8008d0a:	881b      	ldrh	r3, [r3, #0]
 8008d0c:	b29b      	uxth	r3, r3
 8008d0e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008d12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008d16:	847b      	strh	r3, [r7, #34]	@ 0x22
 8008d18:	687a      	ldr	r2, [r7, #4]
 8008d1a:	683b      	ldr	r3, [r7, #0]
 8008d1c:	781b      	ldrb	r3, [r3, #0]
 8008d1e:	009b      	lsls	r3, r3, #2
 8008d20:	441a      	add	r2, r3
 8008d22:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8008d24:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008d28:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008d2c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008d30:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008d34:	b29b      	uxth	r3, r3
 8008d36:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8008d38:	2300      	movs	r3, #0
}
 8008d3a:	4618      	mov	r0, r3
 8008d3c:	3734      	adds	r7, #52	@ 0x34
 8008d3e:	46bd      	mov	sp, r7
 8008d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d44:	4770      	bx	lr

08008d46 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8008d46:	b580      	push	{r7, lr}
 8008d48:	b0ac      	sub	sp, #176	@ 0xb0
 8008d4a:	af00      	add	r7, sp, #0
 8008d4c:	6078      	str	r0, [r7, #4]
 8008d4e:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008d50:	683b      	ldr	r3, [r7, #0]
 8008d52:	785b      	ldrb	r3, [r3, #1]
 8008d54:	2b01      	cmp	r3, #1
 8008d56:	f040 84ca 	bne.w	80096ee <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 8008d5a:	683b      	ldr	r3, [r7, #0]
 8008d5c:	699a      	ldr	r2, [r3, #24]
 8008d5e:	683b      	ldr	r3, [r7, #0]
 8008d60:	691b      	ldr	r3, [r3, #16]
 8008d62:	429a      	cmp	r2, r3
 8008d64:	d904      	bls.n	8008d70 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 8008d66:	683b      	ldr	r3, [r7, #0]
 8008d68:	691b      	ldr	r3, [r3, #16]
 8008d6a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008d6e:	e003      	b.n	8008d78 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 8008d70:	683b      	ldr	r3, [r7, #0]
 8008d72:	699b      	ldr	r3, [r3, #24]
 8008d74:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8008d78:	683b      	ldr	r3, [r7, #0]
 8008d7a:	7b1b      	ldrb	r3, [r3, #12]
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d122      	bne.n	8008dc6 <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8008d80:	683b      	ldr	r3, [r7, #0]
 8008d82:	6959      	ldr	r1, [r3, #20]
 8008d84:	683b      	ldr	r3, [r7, #0]
 8008d86:	88da      	ldrh	r2, [r3, #6]
 8008d88:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008d8c:	b29b      	uxth	r3, r3
 8008d8e:	6878      	ldr	r0, [r7, #4]
 8008d90:	f000 febd 	bl	8009b0e <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	613b      	str	r3, [r7, #16]
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008d9e:	b29b      	uxth	r3, r3
 8008da0:	461a      	mov	r2, r3
 8008da2:	693b      	ldr	r3, [r7, #16]
 8008da4:	4413      	add	r3, r2
 8008da6:	613b      	str	r3, [r7, #16]
 8008da8:	683b      	ldr	r3, [r7, #0]
 8008daa:	781b      	ldrb	r3, [r3, #0]
 8008dac:	00da      	lsls	r2, r3, #3
 8008dae:	693b      	ldr	r3, [r7, #16]
 8008db0:	4413      	add	r3, r2
 8008db2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008db6:	60fb      	str	r3, [r7, #12]
 8008db8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008dbc:	b29a      	uxth	r2, r3
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	801a      	strh	r2, [r3, #0]
 8008dc2:	f000 bc6f 	b.w	80096a4 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8008dc6:	683b      	ldr	r3, [r7, #0]
 8008dc8:	78db      	ldrb	r3, [r3, #3]
 8008dca:	2b02      	cmp	r3, #2
 8008dcc:	f040 831e 	bne.w	800940c <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8008dd0:	683b      	ldr	r3, [r7, #0]
 8008dd2:	6a1a      	ldr	r2, [r3, #32]
 8008dd4:	683b      	ldr	r3, [r7, #0]
 8008dd6:	691b      	ldr	r3, [r3, #16]
 8008dd8:	429a      	cmp	r2, r3
 8008dda:	f240 82cf 	bls.w	800937c <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8008dde:	687a      	ldr	r2, [r7, #4]
 8008de0:	683b      	ldr	r3, [r7, #0]
 8008de2:	781b      	ldrb	r3, [r3, #0]
 8008de4:	009b      	lsls	r3, r3, #2
 8008de6:	4413      	add	r3, r2
 8008de8:	881b      	ldrh	r3, [r3, #0]
 8008dea:	b29b      	uxth	r3, r3
 8008dec:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008df0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008df4:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8008df8:	687a      	ldr	r2, [r7, #4]
 8008dfa:	683b      	ldr	r3, [r7, #0]
 8008dfc:	781b      	ldrb	r3, [r3, #0]
 8008dfe:	009b      	lsls	r3, r3, #2
 8008e00:	441a      	add	r2, r3
 8008e02:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8008e06:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008e0a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008e0e:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8008e12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008e16:	b29b      	uxth	r3, r3
 8008e18:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8008e1a:	683b      	ldr	r3, [r7, #0]
 8008e1c:	6a1a      	ldr	r2, [r3, #32]
 8008e1e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008e22:	1ad2      	subs	r2, r2, r3
 8008e24:	683b      	ldr	r3, [r7, #0]
 8008e26:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8008e28:	687a      	ldr	r2, [r7, #4]
 8008e2a:	683b      	ldr	r3, [r7, #0]
 8008e2c:	781b      	ldrb	r3, [r3, #0]
 8008e2e:	009b      	lsls	r3, r3, #2
 8008e30:	4413      	add	r3, r2
 8008e32:	881b      	ldrh	r3, [r3, #0]
 8008e34:	b29b      	uxth	r3, r3
 8008e36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	f000 814f 	beq.w	80090de <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	633b      	str	r3, [r7, #48]	@ 0x30
 8008e44:	683b      	ldr	r3, [r7, #0]
 8008e46:	785b      	ldrb	r3, [r3, #1]
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	d16b      	bne.n	8008f24 <USB_EPStartXfer+0x1de>
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008e56:	b29b      	uxth	r3, r3
 8008e58:	461a      	mov	r2, r3
 8008e5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e5c:	4413      	add	r3, r2
 8008e5e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008e60:	683b      	ldr	r3, [r7, #0]
 8008e62:	781b      	ldrb	r3, [r3, #0]
 8008e64:	00da      	lsls	r2, r3, #3
 8008e66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e68:	4413      	add	r3, r2
 8008e6a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008e6e:	627b      	str	r3, [r7, #36]	@ 0x24
 8008e70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e72:	881b      	ldrh	r3, [r3, #0]
 8008e74:	b29b      	uxth	r3, r3
 8008e76:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008e7a:	b29a      	uxth	r2, r3
 8008e7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e7e:	801a      	strh	r2, [r3, #0]
 8008e80:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d10a      	bne.n	8008e9e <USB_EPStartXfer+0x158>
 8008e88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e8a:	881b      	ldrh	r3, [r3, #0]
 8008e8c:	b29b      	uxth	r3, r3
 8008e8e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008e92:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008e96:	b29a      	uxth	r2, r3
 8008e98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e9a:	801a      	strh	r2, [r3, #0]
 8008e9c:	e05b      	b.n	8008f56 <USB_EPStartXfer+0x210>
 8008e9e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008ea2:	2b3e      	cmp	r3, #62	@ 0x3e
 8008ea4:	d81c      	bhi.n	8008ee0 <USB_EPStartXfer+0x19a>
 8008ea6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008eaa:	085b      	lsrs	r3, r3, #1
 8008eac:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008eb0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008eb4:	f003 0301 	and.w	r3, r3, #1
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d004      	beq.n	8008ec6 <USB_EPStartXfer+0x180>
 8008ebc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008ec0:	3301      	adds	r3, #1
 8008ec2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008ec6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ec8:	881b      	ldrh	r3, [r3, #0]
 8008eca:	b29a      	uxth	r2, r3
 8008ecc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008ed0:	b29b      	uxth	r3, r3
 8008ed2:	029b      	lsls	r3, r3, #10
 8008ed4:	b29b      	uxth	r3, r3
 8008ed6:	4313      	orrs	r3, r2
 8008ed8:	b29a      	uxth	r2, r3
 8008eda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008edc:	801a      	strh	r2, [r3, #0]
 8008ede:	e03a      	b.n	8008f56 <USB_EPStartXfer+0x210>
 8008ee0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008ee4:	095b      	lsrs	r3, r3, #5
 8008ee6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008eea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008eee:	f003 031f 	and.w	r3, r3, #31
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d104      	bne.n	8008f00 <USB_EPStartXfer+0x1ba>
 8008ef6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008efa:	3b01      	subs	r3, #1
 8008efc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008f00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f02:	881b      	ldrh	r3, [r3, #0]
 8008f04:	b29a      	uxth	r2, r3
 8008f06:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008f0a:	b29b      	uxth	r3, r3
 8008f0c:	029b      	lsls	r3, r3, #10
 8008f0e:	b29b      	uxth	r3, r3
 8008f10:	4313      	orrs	r3, r2
 8008f12:	b29b      	uxth	r3, r3
 8008f14:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008f18:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008f1c:	b29a      	uxth	r2, r3
 8008f1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f20:	801a      	strh	r2, [r3, #0]
 8008f22:	e018      	b.n	8008f56 <USB_EPStartXfer+0x210>
 8008f24:	683b      	ldr	r3, [r7, #0]
 8008f26:	785b      	ldrb	r3, [r3, #1]
 8008f28:	2b01      	cmp	r3, #1
 8008f2a:	d114      	bne.n	8008f56 <USB_EPStartXfer+0x210>
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008f32:	b29b      	uxth	r3, r3
 8008f34:	461a      	mov	r2, r3
 8008f36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f38:	4413      	add	r3, r2
 8008f3a:	633b      	str	r3, [r7, #48]	@ 0x30
 8008f3c:	683b      	ldr	r3, [r7, #0]
 8008f3e:	781b      	ldrb	r3, [r3, #0]
 8008f40:	00da      	lsls	r2, r3, #3
 8008f42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f44:	4413      	add	r3, r2
 8008f46:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008f4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008f4c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008f50:	b29a      	uxth	r2, r3
 8008f52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f54:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8008f56:	683b      	ldr	r3, [r7, #0]
 8008f58:	895b      	ldrh	r3, [r3, #10]
 8008f5a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008f5e:	683b      	ldr	r3, [r7, #0]
 8008f60:	6959      	ldr	r1, [r3, #20]
 8008f62:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008f66:	b29b      	uxth	r3, r3
 8008f68:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8008f6c:	6878      	ldr	r0, [r7, #4]
 8008f6e:	f000 fdce 	bl	8009b0e <USB_WritePMA>
            ep->xfer_buff += len;
 8008f72:	683b      	ldr	r3, [r7, #0]
 8008f74:	695a      	ldr	r2, [r3, #20]
 8008f76:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008f7a:	441a      	add	r2, r3
 8008f7c:	683b      	ldr	r3, [r7, #0]
 8008f7e:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8008f80:	683b      	ldr	r3, [r7, #0]
 8008f82:	6a1a      	ldr	r2, [r3, #32]
 8008f84:	683b      	ldr	r3, [r7, #0]
 8008f86:	691b      	ldr	r3, [r3, #16]
 8008f88:	429a      	cmp	r2, r3
 8008f8a:	d907      	bls.n	8008f9c <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 8008f8c:	683b      	ldr	r3, [r7, #0]
 8008f8e:	6a1a      	ldr	r2, [r3, #32]
 8008f90:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008f94:	1ad2      	subs	r2, r2, r3
 8008f96:	683b      	ldr	r3, [r7, #0]
 8008f98:	621a      	str	r2, [r3, #32]
 8008f9a:	e006      	b.n	8008faa <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 8008f9c:	683b      	ldr	r3, [r7, #0]
 8008f9e:	6a1b      	ldr	r3, [r3, #32]
 8008fa0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8008fa4:	683b      	ldr	r3, [r7, #0]
 8008fa6:	2200      	movs	r2, #0
 8008fa8:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008faa:	683b      	ldr	r3, [r7, #0]
 8008fac:	785b      	ldrb	r3, [r3, #1]
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d16b      	bne.n	800908a <USB_EPStartXfer+0x344>
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	61bb      	str	r3, [r7, #24]
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008fbc:	b29b      	uxth	r3, r3
 8008fbe:	461a      	mov	r2, r3
 8008fc0:	69bb      	ldr	r3, [r7, #24]
 8008fc2:	4413      	add	r3, r2
 8008fc4:	61bb      	str	r3, [r7, #24]
 8008fc6:	683b      	ldr	r3, [r7, #0]
 8008fc8:	781b      	ldrb	r3, [r3, #0]
 8008fca:	00da      	lsls	r2, r3, #3
 8008fcc:	69bb      	ldr	r3, [r7, #24]
 8008fce:	4413      	add	r3, r2
 8008fd0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008fd4:	617b      	str	r3, [r7, #20]
 8008fd6:	697b      	ldr	r3, [r7, #20]
 8008fd8:	881b      	ldrh	r3, [r3, #0]
 8008fda:	b29b      	uxth	r3, r3
 8008fdc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008fe0:	b29a      	uxth	r2, r3
 8008fe2:	697b      	ldr	r3, [r7, #20]
 8008fe4:	801a      	strh	r2, [r3, #0]
 8008fe6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d10a      	bne.n	8009004 <USB_EPStartXfer+0x2be>
 8008fee:	697b      	ldr	r3, [r7, #20]
 8008ff0:	881b      	ldrh	r3, [r3, #0]
 8008ff2:	b29b      	uxth	r3, r3
 8008ff4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008ff8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008ffc:	b29a      	uxth	r2, r3
 8008ffe:	697b      	ldr	r3, [r7, #20]
 8009000:	801a      	strh	r2, [r3, #0]
 8009002:	e05d      	b.n	80090c0 <USB_EPStartXfer+0x37a>
 8009004:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009008:	2b3e      	cmp	r3, #62	@ 0x3e
 800900a:	d81c      	bhi.n	8009046 <USB_EPStartXfer+0x300>
 800900c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009010:	085b      	lsrs	r3, r3, #1
 8009012:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8009016:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800901a:	f003 0301 	and.w	r3, r3, #1
 800901e:	2b00      	cmp	r3, #0
 8009020:	d004      	beq.n	800902c <USB_EPStartXfer+0x2e6>
 8009022:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8009026:	3301      	adds	r3, #1
 8009028:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800902c:	697b      	ldr	r3, [r7, #20]
 800902e:	881b      	ldrh	r3, [r3, #0]
 8009030:	b29a      	uxth	r2, r3
 8009032:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8009036:	b29b      	uxth	r3, r3
 8009038:	029b      	lsls	r3, r3, #10
 800903a:	b29b      	uxth	r3, r3
 800903c:	4313      	orrs	r3, r2
 800903e:	b29a      	uxth	r2, r3
 8009040:	697b      	ldr	r3, [r7, #20]
 8009042:	801a      	strh	r2, [r3, #0]
 8009044:	e03c      	b.n	80090c0 <USB_EPStartXfer+0x37a>
 8009046:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800904a:	095b      	lsrs	r3, r3, #5
 800904c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8009050:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009054:	f003 031f 	and.w	r3, r3, #31
 8009058:	2b00      	cmp	r3, #0
 800905a:	d104      	bne.n	8009066 <USB_EPStartXfer+0x320>
 800905c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8009060:	3b01      	subs	r3, #1
 8009062:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8009066:	697b      	ldr	r3, [r7, #20]
 8009068:	881b      	ldrh	r3, [r3, #0]
 800906a:	b29a      	uxth	r2, r3
 800906c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8009070:	b29b      	uxth	r3, r3
 8009072:	029b      	lsls	r3, r3, #10
 8009074:	b29b      	uxth	r3, r3
 8009076:	4313      	orrs	r3, r2
 8009078:	b29b      	uxth	r3, r3
 800907a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800907e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009082:	b29a      	uxth	r2, r3
 8009084:	697b      	ldr	r3, [r7, #20]
 8009086:	801a      	strh	r2, [r3, #0]
 8009088:	e01a      	b.n	80090c0 <USB_EPStartXfer+0x37a>
 800908a:	683b      	ldr	r3, [r7, #0]
 800908c:	785b      	ldrb	r3, [r3, #1]
 800908e:	2b01      	cmp	r3, #1
 8009090:	d116      	bne.n	80090c0 <USB_EPStartXfer+0x37a>
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	623b      	str	r3, [r7, #32]
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800909c:	b29b      	uxth	r3, r3
 800909e:	461a      	mov	r2, r3
 80090a0:	6a3b      	ldr	r3, [r7, #32]
 80090a2:	4413      	add	r3, r2
 80090a4:	623b      	str	r3, [r7, #32]
 80090a6:	683b      	ldr	r3, [r7, #0]
 80090a8:	781b      	ldrb	r3, [r3, #0]
 80090aa:	00da      	lsls	r2, r3, #3
 80090ac:	6a3b      	ldr	r3, [r7, #32]
 80090ae:	4413      	add	r3, r2
 80090b0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80090b4:	61fb      	str	r3, [r7, #28]
 80090b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80090ba:	b29a      	uxth	r2, r3
 80090bc:	69fb      	ldr	r3, [r7, #28]
 80090be:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80090c0:	683b      	ldr	r3, [r7, #0]
 80090c2:	891b      	ldrh	r3, [r3, #8]
 80090c4:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80090c8:	683b      	ldr	r3, [r7, #0]
 80090ca:	6959      	ldr	r1, [r3, #20]
 80090cc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80090d0:	b29b      	uxth	r3, r3
 80090d2:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80090d6:	6878      	ldr	r0, [r7, #4]
 80090d8:	f000 fd19 	bl	8009b0e <USB_WritePMA>
 80090dc:	e2e2      	b.n	80096a4 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80090de:	683b      	ldr	r3, [r7, #0]
 80090e0:	785b      	ldrb	r3, [r3, #1]
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d16b      	bne.n	80091be <USB_EPStartXfer+0x478>
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80090f0:	b29b      	uxth	r3, r3
 80090f2:	461a      	mov	r2, r3
 80090f4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80090f6:	4413      	add	r3, r2
 80090f8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80090fa:	683b      	ldr	r3, [r7, #0]
 80090fc:	781b      	ldrb	r3, [r3, #0]
 80090fe:	00da      	lsls	r2, r3, #3
 8009100:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009102:	4413      	add	r3, r2
 8009104:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009108:	647b      	str	r3, [r7, #68]	@ 0x44
 800910a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800910c:	881b      	ldrh	r3, [r3, #0]
 800910e:	b29b      	uxth	r3, r3
 8009110:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009114:	b29a      	uxth	r2, r3
 8009116:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009118:	801a      	strh	r2, [r3, #0]
 800911a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800911e:	2b00      	cmp	r3, #0
 8009120:	d10a      	bne.n	8009138 <USB_EPStartXfer+0x3f2>
 8009122:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009124:	881b      	ldrh	r3, [r3, #0]
 8009126:	b29b      	uxth	r3, r3
 8009128:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800912c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009130:	b29a      	uxth	r2, r3
 8009132:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009134:	801a      	strh	r2, [r3, #0]
 8009136:	e05d      	b.n	80091f4 <USB_EPStartXfer+0x4ae>
 8009138:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800913c:	2b3e      	cmp	r3, #62	@ 0x3e
 800913e:	d81c      	bhi.n	800917a <USB_EPStartXfer+0x434>
 8009140:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009144:	085b      	lsrs	r3, r3, #1
 8009146:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800914a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800914e:	f003 0301 	and.w	r3, r3, #1
 8009152:	2b00      	cmp	r3, #0
 8009154:	d004      	beq.n	8009160 <USB_EPStartXfer+0x41a>
 8009156:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800915a:	3301      	adds	r3, #1
 800915c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009160:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009162:	881b      	ldrh	r3, [r3, #0]
 8009164:	b29a      	uxth	r2, r3
 8009166:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800916a:	b29b      	uxth	r3, r3
 800916c:	029b      	lsls	r3, r3, #10
 800916e:	b29b      	uxth	r3, r3
 8009170:	4313      	orrs	r3, r2
 8009172:	b29a      	uxth	r2, r3
 8009174:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009176:	801a      	strh	r2, [r3, #0]
 8009178:	e03c      	b.n	80091f4 <USB_EPStartXfer+0x4ae>
 800917a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800917e:	095b      	lsrs	r3, r3, #5
 8009180:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009184:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009188:	f003 031f 	and.w	r3, r3, #31
 800918c:	2b00      	cmp	r3, #0
 800918e:	d104      	bne.n	800919a <USB_EPStartXfer+0x454>
 8009190:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009194:	3b01      	subs	r3, #1
 8009196:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800919a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800919c:	881b      	ldrh	r3, [r3, #0]
 800919e:	b29a      	uxth	r2, r3
 80091a0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80091a4:	b29b      	uxth	r3, r3
 80091a6:	029b      	lsls	r3, r3, #10
 80091a8:	b29b      	uxth	r3, r3
 80091aa:	4313      	orrs	r3, r2
 80091ac:	b29b      	uxth	r3, r3
 80091ae:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80091b2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80091b6:	b29a      	uxth	r2, r3
 80091b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80091ba:	801a      	strh	r2, [r3, #0]
 80091bc:	e01a      	b.n	80091f4 <USB_EPStartXfer+0x4ae>
 80091be:	683b      	ldr	r3, [r7, #0]
 80091c0:	785b      	ldrb	r3, [r3, #1]
 80091c2:	2b01      	cmp	r3, #1
 80091c4:	d116      	bne.n	80091f4 <USB_EPStartXfer+0x4ae>
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	653b      	str	r3, [r7, #80]	@ 0x50
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80091d0:	b29b      	uxth	r3, r3
 80091d2:	461a      	mov	r2, r3
 80091d4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80091d6:	4413      	add	r3, r2
 80091d8:	653b      	str	r3, [r7, #80]	@ 0x50
 80091da:	683b      	ldr	r3, [r7, #0]
 80091dc:	781b      	ldrb	r3, [r3, #0]
 80091de:	00da      	lsls	r2, r3, #3
 80091e0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80091e2:	4413      	add	r3, r2
 80091e4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80091e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80091ea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80091ee:	b29a      	uxth	r2, r3
 80091f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80091f2:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80091f4:	683b      	ldr	r3, [r7, #0]
 80091f6:	891b      	ldrh	r3, [r3, #8]
 80091f8:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80091fc:	683b      	ldr	r3, [r7, #0]
 80091fe:	6959      	ldr	r1, [r3, #20]
 8009200:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009204:	b29b      	uxth	r3, r3
 8009206:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800920a:	6878      	ldr	r0, [r7, #4]
 800920c:	f000 fc7f 	bl	8009b0e <USB_WritePMA>
            ep->xfer_buff += len;
 8009210:	683b      	ldr	r3, [r7, #0]
 8009212:	695a      	ldr	r2, [r3, #20]
 8009214:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009218:	441a      	add	r2, r3
 800921a:	683b      	ldr	r3, [r7, #0]
 800921c:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800921e:	683b      	ldr	r3, [r7, #0]
 8009220:	6a1a      	ldr	r2, [r3, #32]
 8009222:	683b      	ldr	r3, [r7, #0]
 8009224:	691b      	ldr	r3, [r3, #16]
 8009226:	429a      	cmp	r2, r3
 8009228:	d907      	bls.n	800923a <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 800922a:	683b      	ldr	r3, [r7, #0]
 800922c:	6a1a      	ldr	r2, [r3, #32]
 800922e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009232:	1ad2      	subs	r2, r2, r3
 8009234:	683b      	ldr	r3, [r7, #0]
 8009236:	621a      	str	r2, [r3, #32]
 8009238:	e006      	b.n	8009248 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 800923a:	683b      	ldr	r3, [r7, #0]
 800923c:	6a1b      	ldr	r3, [r3, #32]
 800923e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8009242:	683b      	ldr	r3, [r7, #0]
 8009244:	2200      	movs	r2, #0
 8009246:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	643b      	str	r3, [r7, #64]	@ 0x40
 800924c:	683b      	ldr	r3, [r7, #0]
 800924e:	785b      	ldrb	r3, [r3, #1]
 8009250:	2b00      	cmp	r3, #0
 8009252:	d16b      	bne.n	800932c <USB_EPStartXfer+0x5e6>
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800925e:	b29b      	uxth	r3, r3
 8009260:	461a      	mov	r2, r3
 8009262:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009264:	4413      	add	r3, r2
 8009266:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009268:	683b      	ldr	r3, [r7, #0]
 800926a:	781b      	ldrb	r3, [r3, #0]
 800926c:	00da      	lsls	r2, r3, #3
 800926e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009270:	4413      	add	r3, r2
 8009272:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009276:	637b      	str	r3, [r7, #52]	@ 0x34
 8009278:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800927a:	881b      	ldrh	r3, [r3, #0]
 800927c:	b29b      	uxth	r3, r3
 800927e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009282:	b29a      	uxth	r2, r3
 8009284:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009286:	801a      	strh	r2, [r3, #0]
 8009288:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800928c:	2b00      	cmp	r3, #0
 800928e:	d10a      	bne.n	80092a6 <USB_EPStartXfer+0x560>
 8009290:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009292:	881b      	ldrh	r3, [r3, #0]
 8009294:	b29b      	uxth	r3, r3
 8009296:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800929a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800929e:	b29a      	uxth	r2, r3
 80092a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80092a2:	801a      	strh	r2, [r3, #0]
 80092a4:	e05b      	b.n	800935e <USB_EPStartXfer+0x618>
 80092a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80092aa:	2b3e      	cmp	r3, #62	@ 0x3e
 80092ac:	d81c      	bhi.n	80092e8 <USB_EPStartXfer+0x5a2>
 80092ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80092b2:	085b      	lsrs	r3, r3, #1
 80092b4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80092b8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80092bc:	f003 0301 	and.w	r3, r3, #1
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	d004      	beq.n	80092ce <USB_EPStartXfer+0x588>
 80092c4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80092c8:	3301      	adds	r3, #1
 80092ca:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80092ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80092d0:	881b      	ldrh	r3, [r3, #0]
 80092d2:	b29a      	uxth	r2, r3
 80092d4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80092d8:	b29b      	uxth	r3, r3
 80092da:	029b      	lsls	r3, r3, #10
 80092dc:	b29b      	uxth	r3, r3
 80092de:	4313      	orrs	r3, r2
 80092e0:	b29a      	uxth	r2, r3
 80092e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80092e4:	801a      	strh	r2, [r3, #0]
 80092e6:	e03a      	b.n	800935e <USB_EPStartXfer+0x618>
 80092e8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80092ec:	095b      	lsrs	r3, r3, #5
 80092ee:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80092f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80092f6:	f003 031f 	and.w	r3, r3, #31
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	d104      	bne.n	8009308 <USB_EPStartXfer+0x5c2>
 80092fe:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009302:	3b01      	subs	r3, #1
 8009304:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009308:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800930a:	881b      	ldrh	r3, [r3, #0]
 800930c:	b29a      	uxth	r2, r3
 800930e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009312:	b29b      	uxth	r3, r3
 8009314:	029b      	lsls	r3, r3, #10
 8009316:	b29b      	uxth	r3, r3
 8009318:	4313      	orrs	r3, r2
 800931a:	b29b      	uxth	r3, r3
 800931c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009320:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009324:	b29a      	uxth	r2, r3
 8009326:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009328:	801a      	strh	r2, [r3, #0]
 800932a:	e018      	b.n	800935e <USB_EPStartXfer+0x618>
 800932c:	683b      	ldr	r3, [r7, #0]
 800932e:	785b      	ldrb	r3, [r3, #1]
 8009330:	2b01      	cmp	r3, #1
 8009332:	d114      	bne.n	800935e <USB_EPStartXfer+0x618>
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800933a:	b29b      	uxth	r3, r3
 800933c:	461a      	mov	r2, r3
 800933e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009340:	4413      	add	r3, r2
 8009342:	643b      	str	r3, [r7, #64]	@ 0x40
 8009344:	683b      	ldr	r3, [r7, #0]
 8009346:	781b      	ldrb	r3, [r3, #0]
 8009348:	00da      	lsls	r2, r3, #3
 800934a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800934c:	4413      	add	r3, r2
 800934e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009352:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009354:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009358:	b29a      	uxth	r2, r3
 800935a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800935c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800935e:	683b      	ldr	r3, [r7, #0]
 8009360:	895b      	ldrh	r3, [r3, #10]
 8009362:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009366:	683b      	ldr	r3, [r7, #0]
 8009368:	6959      	ldr	r1, [r3, #20]
 800936a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800936e:	b29b      	uxth	r3, r3
 8009370:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8009374:	6878      	ldr	r0, [r7, #4]
 8009376:	f000 fbca 	bl	8009b0e <USB_WritePMA>
 800937a:	e193      	b.n	80096a4 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800937c:	683b      	ldr	r3, [r7, #0]
 800937e:	6a1b      	ldr	r3, [r3, #32]
 8009380:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8009384:	687a      	ldr	r2, [r7, #4]
 8009386:	683b      	ldr	r3, [r7, #0]
 8009388:	781b      	ldrb	r3, [r3, #0]
 800938a:	009b      	lsls	r3, r3, #2
 800938c:	4413      	add	r3, r2
 800938e:	881b      	ldrh	r3, [r3, #0]
 8009390:	b29b      	uxth	r3, r3
 8009392:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8009396:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800939a:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800939e:	687a      	ldr	r2, [r7, #4]
 80093a0:	683b      	ldr	r3, [r7, #0]
 80093a2:	781b      	ldrb	r3, [r3, #0]
 80093a4:	009b      	lsls	r3, r3, #2
 80093a6:	441a      	add	r2, r3
 80093a8:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80093ac:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80093b0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80093b4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80093b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80093bc:	b29b      	uxth	r3, r3
 80093be:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80093ca:	b29b      	uxth	r3, r3
 80093cc:	461a      	mov	r2, r3
 80093ce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80093d0:	4413      	add	r3, r2
 80093d2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80093d4:	683b      	ldr	r3, [r7, #0]
 80093d6:	781b      	ldrb	r3, [r3, #0]
 80093d8:	00da      	lsls	r2, r3, #3
 80093da:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80093dc:	4413      	add	r3, r2
 80093de:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80093e2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80093e4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80093e8:	b29a      	uxth	r2, r3
 80093ea:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80093ec:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80093ee:	683b      	ldr	r3, [r7, #0]
 80093f0:	891b      	ldrh	r3, [r3, #8]
 80093f2:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80093f6:	683b      	ldr	r3, [r7, #0]
 80093f8:	6959      	ldr	r1, [r3, #20]
 80093fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80093fe:	b29b      	uxth	r3, r3
 8009400:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8009404:	6878      	ldr	r0, [r7, #4]
 8009406:	f000 fb82 	bl	8009b0e <USB_WritePMA>
 800940a:	e14b      	b.n	80096a4 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800940c:	683b      	ldr	r3, [r7, #0]
 800940e:	6a1a      	ldr	r2, [r3, #32]
 8009410:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009414:	1ad2      	subs	r2, r2, r3
 8009416:	683b      	ldr	r3, [r7, #0]
 8009418:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800941a:	687a      	ldr	r2, [r7, #4]
 800941c:	683b      	ldr	r3, [r7, #0]
 800941e:	781b      	ldrb	r3, [r3, #0]
 8009420:	009b      	lsls	r3, r3, #2
 8009422:	4413      	add	r3, r2
 8009424:	881b      	ldrh	r3, [r3, #0]
 8009426:	b29b      	uxth	r3, r3
 8009428:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800942c:	2b00      	cmp	r3, #0
 800942e:	f000 809a 	beq.w	8009566 <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	673b      	str	r3, [r7, #112]	@ 0x70
 8009436:	683b      	ldr	r3, [r7, #0]
 8009438:	785b      	ldrb	r3, [r3, #1]
 800943a:	2b00      	cmp	r3, #0
 800943c:	d16b      	bne.n	8009516 <USB_EPStartXfer+0x7d0>
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009448:	b29b      	uxth	r3, r3
 800944a:	461a      	mov	r2, r3
 800944c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800944e:	4413      	add	r3, r2
 8009450:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009452:	683b      	ldr	r3, [r7, #0]
 8009454:	781b      	ldrb	r3, [r3, #0]
 8009456:	00da      	lsls	r2, r3, #3
 8009458:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800945a:	4413      	add	r3, r2
 800945c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009460:	667b      	str	r3, [r7, #100]	@ 0x64
 8009462:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009464:	881b      	ldrh	r3, [r3, #0]
 8009466:	b29b      	uxth	r3, r3
 8009468:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800946c:	b29a      	uxth	r2, r3
 800946e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009470:	801a      	strh	r2, [r3, #0]
 8009472:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009476:	2b00      	cmp	r3, #0
 8009478:	d10a      	bne.n	8009490 <USB_EPStartXfer+0x74a>
 800947a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800947c:	881b      	ldrh	r3, [r3, #0]
 800947e:	b29b      	uxth	r3, r3
 8009480:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009484:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009488:	b29a      	uxth	r2, r3
 800948a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800948c:	801a      	strh	r2, [r3, #0]
 800948e:	e05b      	b.n	8009548 <USB_EPStartXfer+0x802>
 8009490:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009494:	2b3e      	cmp	r3, #62	@ 0x3e
 8009496:	d81c      	bhi.n	80094d2 <USB_EPStartXfer+0x78c>
 8009498:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800949c:	085b      	lsrs	r3, r3, #1
 800949e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80094a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80094a6:	f003 0301 	and.w	r3, r3, #1
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	d004      	beq.n	80094b8 <USB_EPStartXfer+0x772>
 80094ae:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80094b2:	3301      	adds	r3, #1
 80094b4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80094b8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80094ba:	881b      	ldrh	r3, [r3, #0]
 80094bc:	b29a      	uxth	r2, r3
 80094be:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80094c2:	b29b      	uxth	r3, r3
 80094c4:	029b      	lsls	r3, r3, #10
 80094c6:	b29b      	uxth	r3, r3
 80094c8:	4313      	orrs	r3, r2
 80094ca:	b29a      	uxth	r2, r3
 80094cc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80094ce:	801a      	strh	r2, [r3, #0]
 80094d0:	e03a      	b.n	8009548 <USB_EPStartXfer+0x802>
 80094d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80094d6:	095b      	lsrs	r3, r3, #5
 80094d8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80094dc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80094e0:	f003 031f 	and.w	r3, r3, #31
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	d104      	bne.n	80094f2 <USB_EPStartXfer+0x7ac>
 80094e8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80094ec:	3b01      	subs	r3, #1
 80094ee:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80094f2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80094f4:	881b      	ldrh	r3, [r3, #0]
 80094f6:	b29a      	uxth	r2, r3
 80094f8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80094fc:	b29b      	uxth	r3, r3
 80094fe:	029b      	lsls	r3, r3, #10
 8009500:	b29b      	uxth	r3, r3
 8009502:	4313      	orrs	r3, r2
 8009504:	b29b      	uxth	r3, r3
 8009506:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800950a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800950e:	b29a      	uxth	r2, r3
 8009510:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009512:	801a      	strh	r2, [r3, #0]
 8009514:	e018      	b.n	8009548 <USB_EPStartXfer+0x802>
 8009516:	683b      	ldr	r3, [r7, #0]
 8009518:	785b      	ldrb	r3, [r3, #1]
 800951a:	2b01      	cmp	r3, #1
 800951c:	d114      	bne.n	8009548 <USB_EPStartXfer+0x802>
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009524:	b29b      	uxth	r3, r3
 8009526:	461a      	mov	r2, r3
 8009528:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800952a:	4413      	add	r3, r2
 800952c:	673b      	str	r3, [r7, #112]	@ 0x70
 800952e:	683b      	ldr	r3, [r7, #0]
 8009530:	781b      	ldrb	r3, [r3, #0]
 8009532:	00da      	lsls	r2, r3, #3
 8009534:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009536:	4413      	add	r3, r2
 8009538:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800953c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800953e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009542:	b29a      	uxth	r2, r3
 8009544:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009546:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8009548:	683b      	ldr	r3, [r7, #0]
 800954a:	895b      	ldrh	r3, [r3, #10]
 800954c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009550:	683b      	ldr	r3, [r7, #0]
 8009552:	6959      	ldr	r1, [r3, #20]
 8009554:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009558:	b29b      	uxth	r3, r3
 800955a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800955e:	6878      	ldr	r0, [r7, #4]
 8009560:	f000 fad5 	bl	8009b0e <USB_WritePMA>
 8009564:	e09e      	b.n	80096a4 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8009566:	683b      	ldr	r3, [r7, #0]
 8009568:	785b      	ldrb	r3, [r3, #1]
 800956a:	2b00      	cmp	r3, #0
 800956c:	d16b      	bne.n	8009646 <USB_EPStartXfer+0x900>
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009578:	b29b      	uxth	r3, r3
 800957a:	461a      	mov	r2, r3
 800957c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800957e:	4413      	add	r3, r2
 8009580:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009582:	683b      	ldr	r3, [r7, #0]
 8009584:	781b      	ldrb	r3, [r3, #0]
 8009586:	00da      	lsls	r2, r3, #3
 8009588:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800958a:	4413      	add	r3, r2
 800958c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009590:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009592:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009594:	881b      	ldrh	r3, [r3, #0]
 8009596:	b29b      	uxth	r3, r3
 8009598:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800959c:	b29a      	uxth	r2, r3
 800959e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80095a0:	801a      	strh	r2, [r3, #0]
 80095a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80095a6:	2b00      	cmp	r3, #0
 80095a8:	d10a      	bne.n	80095c0 <USB_EPStartXfer+0x87a>
 80095aa:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80095ac:	881b      	ldrh	r3, [r3, #0]
 80095ae:	b29b      	uxth	r3, r3
 80095b0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80095b4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80095b8:	b29a      	uxth	r2, r3
 80095ba:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80095bc:	801a      	strh	r2, [r3, #0]
 80095be:	e063      	b.n	8009688 <USB_EPStartXfer+0x942>
 80095c0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80095c4:	2b3e      	cmp	r3, #62	@ 0x3e
 80095c6:	d81c      	bhi.n	8009602 <USB_EPStartXfer+0x8bc>
 80095c8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80095cc:	085b      	lsrs	r3, r3, #1
 80095ce:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80095d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80095d6:	f003 0301 	and.w	r3, r3, #1
 80095da:	2b00      	cmp	r3, #0
 80095dc:	d004      	beq.n	80095e8 <USB_EPStartXfer+0x8a2>
 80095de:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80095e2:	3301      	adds	r3, #1
 80095e4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80095e8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80095ea:	881b      	ldrh	r3, [r3, #0]
 80095ec:	b29a      	uxth	r2, r3
 80095ee:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80095f2:	b29b      	uxth	r3, r3
 80095f4:	029b      	lsls	r3, r3, #10
 80095f6:	b29b      	uxth	r3, r3
 80095f8:	4313      	orrs	r3, r2
 80095fa:	b29a      	uxth	r2, r3
 80095fc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80095fe:	801a      	strh	r2, [r3, #0]
 8009600:	e042      	b.n	8009688 <USB_EPStartXfer+0x942>
 8009602:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009606:	095b      	lsrs	r3, r3, #5
 8009608:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800960c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009610:	f003 031f 	and.w	r3, r3, #31
 8009614:	2b00      	cmp	r3, #0
 8009616:	d104      	bne.n	8009622 <USB_EPStartXfer+0x8dc>
 8009618:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800961c:	3b01      	subs	r3, #1
 800961e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009622:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009624:	881b      	ldrh	r3, [r3, #0]
 8009626:	b29a      	uxth	r2, r3
 8009628:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800962c:	b29b      	uxth	r3, r3
 800962e:	029b      	lsls	r3, r3, #10
 8009630:	b29b      	uxth	r3, r3
 8009632:	4313      	orrs	r3, r2
 8009634:	b29b      	uxth	r3, r3
 8009636:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800963a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800963e:	b29a      	uxth	r2, r3
 8009640:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009642:	801a      	strh	r2, [r3, #0]
 8009644:	e020      	b.n	8009688 <USB_EPStartXfer+0x942>
 8009646:	683b      	ldr	r3, [r7, #0]
 8009648:	785b      	ldrb	r3, [r3, #1]
 800964a:	2b01      	cmp	r3, #1
 800964c:	d11c      	bne.n	8009688 <USB_EPStartXfer+0x942>
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800965a:	b29b      	uxth	r3, r3
 800965c:	461a      	mov	r2, r3
 800965e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009662:	4413      	add	r3, r2
 8009664:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009668:	683b      	ldr	r3, [r7, #0]
 800966a:	781b      	ldrb	r3, [r3, #0]
 800966c:	00da      	lsls	r2, r3, #3
 800966e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009672:	4413      	add	r3, r2
 8009674:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009678:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800967c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009680:	b29a      	uxth	r2, r3
 8009682:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009686:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8009688:	683b      	ldr	r3, [r7, #0]
 800968a:	891b      	ldrh	r3, [r3, #8]
 800968c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009690:	683b      	ldr	r3, [r7, #0]
 8009692:	6959      	ldr	r1, [r3, #20]
 8009694:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009698:	b29b      	uxth	r3, r3
 800969a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800969e:	6878      	ldr	r0, [r7, #4]
 80096a0:	f000 fa35 	bl	8009b0e <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 80096a4:	687a      	ldr	r2, [r7, #4]
 80096a6:	683b      	ldr	r3, [r7, #0]
 80096a8:	781b      	ldrb	r3, [r3, #0]
 80096aa:	009b      	lsls	r3, r3, #2
 80096ac:	4413      	add	r3, r2
 80096ae:	881b      	ldrh	r3, [r3, #0]
 80096b0:	b29b      	uxth	r3, r3
 80096b2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80096b6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80096ba:	817b      	strh	r3, [r7, #10]
 80096bc:	897b      	ldrh	r3, [r7, #10]
 80096be:	f083 0310 	eor.w	r3, r3, #16
 80096c2:	817b      	strh	r3, [r7, #10]
 80096c4:	897b      	ldrh	r3, [r7, #10]
 80096c6:	f083 0320 	eor.w	r3, r3, #32
 80096ca:	817b      	strh	r3, [r7, #10]
 80096cc:	687a      	ldr	r2, [r7, #4]
 80096ce:	683b      	ldr	r3, [r7, #0]
 80096d0:	781b      	ldrb	r3, [r3, #0]
 80096d2:	009b      	lsls	r3, r3, #2
 80096d4:	441a      	add	r2, r3
 80096d6:	897b      	ldrh	r3, [r7, #10]
 80096d8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80096dc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80096e0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80096e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80096e8:	b29b      	uxth	r3, r3
 80096ea:	8013      	strh	r3, [r2, #0]
 80096ec:	e0d5      	b.n	800989a <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 80096ee:	683b      	ldr	r3, [r7, #0]
 80096f0:	7b1b      	ldrb	r3, [r3, #12]
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	d156      	bne.n	80097a4 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 80096f6:	683b      	ldr	r3, [r7, #0]
 80096f8:	699b      	ldr	r3, [r3, #24]
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d122      	bne.n	8009744 <USB_EPStartXfer+0x9fe>
 80096fe:	683b      	ldr	r3, [r7, #0]
 8009700:	78db      	ldrb	r3, [r3, #3]
 8009702:	2b00      	cmp	r3, #0
 8009704:	d11e      	bne.n	8009744 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 8009706:	687a      	ldr	r2, [r7, #4]
 8009708:	683b      	ldr	r3, [r7, #0]
 800970a:	781b      	ldrb	r3, [r3, #0]
 800970c:	009b      	lsls	r3, r3, #2
 800970e:	4413      	add	r3, r2
 8009710:	881b      	ldrh	r3, [r3, #0]
 8009712:	b29b      	uxth	r3, r3
 8009714:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009718:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800971c:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 8009720:	687a      	ldr	r2, [r7, #4]
 8009722:	683b      	ldr	r3, [r7, #0]
 8009724:	781b      	ldrb	r3, [r3, #0]
 8009726:	009b      	lsls	r3, r3, #2
 8009728:	441a      	add	r2, r3
 800972a:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800972e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009732:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009736:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800973a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800973e:	b29b      	uxth	r3, r3
 8009740:	8013      	strh	r3, [r2, #0]
 8009742:	e01d      	b.n	8009780 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 8009744:	687a      	ldr	r2, [r7, #4]
 8009746:	683b      	ldr	r3, [r7, #0]
 8009748:	781b      	ldrb	r3, [r3, #0]
 800974a:	009b      	lsls	r3, r3, #2
 800974c:	4413      	add	r3, r2
 800974e:	881b      	ldrh	r3, [r3, #0]
 8009750:	b29b      	uxth	r3, r3
 8009752:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8009756:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800975a:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 800975e:	687a      	ldr	r2, [r7, #4]
 8009760:	683b      	ldr	r3, [r7, #0]
 8009762:	781b      	ldrb	r3, [r3, #0]
 8009764:	009b      	lsls	r3, r3, #2
 8009766:	441a      	add	r2, r3
 8009768:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 800976c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009770:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009774:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009778:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800977c:	b29b      	uxth	r3, r3
 800977e:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8009780:	683b      	ldr	r3, [r7, #0]
 8009782:	699a      	ldr	r2, [r3, #24]
 8009784:	683b      	ldr	r3, [r7, #0]
 8009786:	691b      	ldr	r3, [r3, #16]
 8009788:	429a      	cmp	r2, r3
 800978a:	d907      	bls.n	800979c <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 800978c:	683b      	ldr	r3, [r7, #0]
 800978e:	699a      	ldr	r2, [r3, #24]
 8009790:	683b      	ldr	r3, [r7, #0]
 8009792:	691b      	ldr	r3, [r3, #16]
 8009794:	1ad2      	subs	r2, r2, r3
 8009796:	683b      	ldr	r3, [r7, #0]
 8009798:	619a      	str	r2, [r3, #24]
 800979a:	e054      	b.n	8009846 <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 800979c:	683b      	ldr	r3, [r7, #0]
 800979e:	2200      	movs	r2, #0
 80097a0:	619a      	str	r2, [r3, #24]
 80097a2:	e050      	b.n	8009846 <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 80097a4:	683b      	ldr	r3, [r7, #0]
 80097a6:	78db      	ldrb	r3, [r3, #3]
 80097a8:	2b02      	cmp	r3, #2
 80097aa:	d142      	bne.n	8009832 <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 80097ac:	683b      	ldr	r3, [r7, #0]
 80097ae:	69db      	ldr	r3, [r3, #28]
 80097b0:	2b00      	cmp	r3, #0
 80097b2:	d048      	beq.n	8009846 <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 80097b4:	687a      	ldr	r2, [r7, #4]
 80097b6:	683b      	ldr	r3, [r7, #0]
 80097b8:	781b      	ldrb	r3, [r3, #0]
 80097ba:	009b      	lsls	r3, r3, #2
 80097bc:	4413      	add	r3, r2
 80097be:	881b      	ldrh	r3, [r3, #0]
 80097c0:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80097c4:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80097c8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d005      	beq.n	80097dc <USB_EPStartXfer+0xa96>
 80097d0:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80097d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d10b      	bne.n	80097f4 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80097dc:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80097e0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	d12e      	bne.n	8009846 <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80097e8:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80097ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	d128      	bne.n	8009846 <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 80097f4:	687a      	ldr	r2, [r7, #4]
 80097f6:	683b      	ldr	r3, [r7, #0]
 80097f8:	781b      	ldrb	r3, [r3, #0]
 80097fa:	009b      	lsls	r3, r3, #2
 80097fc:	4413      	add	r3, r2
 80097fe:	881b      	ldrh	r3, [r3, #0]
 8009800:	b29b      	uxth	r3, r3
 8009802:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009806:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800980a:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 800980e:	687a      	ldr	r2, [r7, #4]
 8009810:	683b      	ldr	r3, [r7, #0]
 8009812:	781b      	ldrb	r3, [r3, #0]
 8009814:	009b      	lsls	r3, r3, #2
 8009816:	441a      	add	r2, r3
 8009818:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 800981c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009820:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009824:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009828:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800982c:	b29b      	uxth	r3, r3
 800982e:	8013      	strh	r3, [r2, #0]
 8009830:	e009      	b.n	8009846 <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8009832:	683b      	ldr	r3, [r7, #0]
 8009834:	78db      	ldrb	r3, [r3, #3]
 8009836:	2b01      	cmp	r3, #1
 8009838:	d103      	bne.n	8009842 <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 800983a:	683b      	ldr	r3, [r7, #0]
 800983c:	2200      	movs	r2, #0
 800983e:	619a      	str	r2, [r3, #24]
 8009840:	e001      	b.n	8009846 <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 8009842:	2301      	movs	r3, #1
 8009844:	e02a      	b.n	800989c <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009846:	687a      	ldr	r2, [r7, #4]
 8009848:	683b      	ldr	r3, [r7, #0]
 800984a:	781b      	ldrb	r3, [r3, #0]
 800984c:	009b      	lsls	r3, r3, #2
 800984e:	4413      	add	r3, r2
 8009850:	881b      	ldrh	r3, [r3, #0]
 8009852:	b29b      	uxth	r3, r3
 8009854:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009858:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800985c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8009860:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8009864:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8009868:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800986c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8009870:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8009874:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8009878:	687a      	ldr	r2, [r7, #4]
 800987a:	683b      	ldr	r3, [r7, #0]
 800987c:	781b      	ldrb	r3, [r3, #0]
 800987e:	009b      	lsls	r3, r3, #2
 8009880:	441a      	add	r2, r3
 8009882:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8009886:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800988a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800988e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009892:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009896:	b29b      	uxth	r3, r3
 8009898:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800989a:	2300      	movs	r3, #0
}
 800989c:	4618      	mov	r0, r3
 800989e:	37b0      	adds	r7, #176	@ 0xb0
 80098a0:	46bd      	mov	sp, r7
 80098a2:	bd80      	pop	{r7, pc}

080098a4 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80098a4:	b480      	push	{r7}
 80098a6:	b085      	sub	sp, #20
 80098a8:	af00      	add	r7, sp, #0
 80098aa:	6078      	str	r0, [r7, #4]
 80098ac:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 80098ae:	683b      	ldr	r3, [r7, #0]
 80098b0:	785b      	ldrb	r3, [r3, #1]
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	d020      	beq.n	80098f8 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 80098b6:	687a      	ldr	r2, [r7, #4]
 80098b8:	683b      	ldr	r3, [r7, #0]
 80098ba:	781b      	ldrb	r3, [r3, #0]
 80098bc:	009b      	lsls	r3, r3, #2
 80098be:	4413      	add	r3, r2
 80098c0:	881b      	ldrh	r3, [r3, #0]
 80098c2:	b29b      	uxth	r3, r3
 80098c4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80098c8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80098cc:	81bb      	strh	r3, [r7, #12]
 80098ce:	89bb      	ldrh	r3, [r7, #12]
 80098d0:	f083 0310 	eor.w	r3, r3, #16
 80098d4:	81bb      	strh	r3, [r7, #12]
 80098d6:	687a      	ldr	r2, [r7, #4]
 80098d8:	683b      	ldr	r3, [r7, #0]
 80098da:	781b      	ldrb	r3, [r3, #0]
 80098dc:	009b      	lsls	r3, r3, #2
 80098de:	441a      	add	r2, r3
 80098e0:	89bb      	ldrh	r3, [r7, #12]
 80098e2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80098e6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80098ea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80098ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80098f2:	b29b      	uxth	r3, r3
 80098f4:	8013      	strh	r3, [r2, #0]
 80098f6:	e01f      	b.n	8009938 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 80098f8:	687a      	ldr	r2, [r7, #4]
 80098fa:	683b      	ldr	r3, [r7, #0]
 80098fc:	781b      	ldrb	r3, [r3, #0]
 80098fe:	009b      	lsls	r3, r3, #2
 8009900:	4413      	add	r3, r2
 8009902:	881b      	ldrh	r3, [r3, #0]
 8009904:	b29b      	uxth	r3, r3
 8009906:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800990a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800990e:	81fb      	strh	r3, [r7, #14]
 8009910:	89fb      	ldrh	r3, [r7, #14]
 8009912:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8009916:	81fb      	strh	r3, [r7, #14]
 8009918:	687a      	ldr	r2, [r7, #4]
 800991a:	683b      	ldr	r3, [r7, #0]
 800991c:	781b      	ldrb	r3, [r3, #0]
 800991e:	009b      	lsls	r3, r3, #2
 8009920:	441a      	add	r2, r3
 8009922:	89fb      	ldrh	r3, [r7, #14]
 8009924:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009928:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800992c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009930:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009934:	b29b      	uxth	r3, r3
 8009936:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8009938:	2300      	movs	r3, #0
}
 800993a:	4618      	mov	r0, r3
 800993c:	3714      	adds	r7, #20
 800993e:	46bd      	mov	sp, r7
 8009940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009944:	4770      	bx	lr

08009946 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009946:	b480      	push	{r7}
 8009948:	b087      	sub	sp, #28
 800994a:	af00      	add	r7, sp, #0
 800994c:	6078      	str	r0, [r7, #4]
 800994e:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8009950:	683b      	ldr	r3, [r7, #0]
 8009952:	785b      	ldrb	r3, [r3, #1]
 8009954:	2b00      	cmp	r3, #0
 8009956:	d04c      	beq.n	80099f2 <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009958:	687a      	ldr	r2, [r7, #4]
 800995a:	683b      	ldr	r3, [r7, #0]
 800995c:	781b      	ldrb	r3, [r3, #0]
 800995e:	009b      	lsls	r3, r3, #2
 8009960:	4413      	add	r3, r2
 8009962:	881b      	ldrh	r3, [r3, #0]
 8009964:	823b      	strh	r3, [r7, #16]
 8009966:	8a3b      	ldrh	r3, [r7, #16]
 8009968:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800996c:	2b00      	cmp	r3, #0
 800996e:	d01b      	beq.n	80099a8 <USB_EPClearStall+0x62>
 8009970:	687a      	ldr	r2, [r7, #4]
 8009972:	683b      	ldr	r3, [r7, #0]
 8009974:	781b      	ldrb	r3, [r3, #0]
 8009976:	009b      	lsls	r3, r3, #2
 8009978:	4413      	add	r3, r2
 800997a:	881b      	ldrh	r3, [r3, #0]
 800997c:	b29b      	uxth	r3, r3
 800997e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009982:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009986:	81fb      	strh	r3, [r7, #14]
 8009988:	687a      	ldr	r2, [r7, #4]
 800998a:	683b      	ldr	r3, [r7, #0]
 800998c:	781b      	ldrb	r3, [r3, #0]
 800998e:	009b      	lsls	r3, r3, #2
 8009990:	441a      	add	r2, r3
 8009992:	89fb      	ldrh	r3, [r7, #14]
 8009994:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009998:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800999c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80099a0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80099a4:	b29b      	uxth	r3, r3
 80099a6:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 80099a8:	683b      	ldr	r3, [r7, #0]
 80099aa:	78db      	ldrb	r3, [r3, #3]
 80099ac:	2b01      	cmp	r3, #1
 80099ae:	d06c      	beq.n	8009a8a <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80099b0:	687a      	ldr	r2, [r7, #4]
 80099b2:	683b      	ldr	r3, [r7, #0]
 80099b4:	781b      	ldrb	r3, [r3, #0]
 80099b6:	009b      	lsls	r3, r3, #2
 80099b8:	4413      	add	r3, r2
 80099ba:	881b      	ldrh	r3, [r3, #0]
 80099bc:	b29b      	uxth	r3, r3
 80099be:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80099c2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80099c6:	81bb      	strh	r3, [r7, #12]
 80099c8:	89bb      	ldrh	r3, [r7, #12]
 80099ca:	f083 0320 	eor.w	r3, r3, #32
 80099ce:	81bb      	strh	r3, [r7, #12]
 80099d0:	687a      	ldr	r2, [r7, #4]
 80099d2:	683b      	ldr	r3, [r7, #0]
 80099d4:	781b      	ldrb	r3, [r3, #0]
 80099d6:	009b      	lsls	r3, r3, #2
 80099d8:	441a      	add	r2, r3
 80099da:	89bb      	ldrh	r3, [r7, #12]
 80099dc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80099e0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80099e4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80099e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80099ec:	b29b      	uxth	r3, r3
 80099ee:	8013      	strh	r3, [r2, #0]
 80099f0:	e04b      	b.n	8009a8a <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80099f2:	687a      	ldr	r2, [r7, #4]
 80099f4:	683b      	ldr	r3, [r7, #0]
 80099f6:	781b      	ldrb	r3, [r3, #0]
 80099f8:	009b      	lsls	r3, r3, #2
 80099fa:	4413      	add	r3, r2
 80099fc:	881b      	ldrh	r3, [r3, #0]
 80099fe:	82fb      	strh	r3, [r7, #22]
 8009a00:	8afb      	ldrh	r3, [r7, #22]
 8009a02:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	d01b      	beq.n	8009a42 <USB_EPClearStall+0xfc>
 8009a0a:	687a      	ldr	r2, [r7, #4]
 8009a0c:	683b      	ldr	r3, [r7, #0]
 8009a0e:	781b      	ldrb	r3, [r3, #0]
 8009a10:	009b      	lsls	r3, r3, #2
 8009a12:	4413      	add	r3, r2
 8009a14:	881b      	ldrh	r3, [r3, #0]
 8009a16:	b29b      	uxth	r3, r3
 8009a18:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009a1c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009a20:	82bb      	strh	r3, [r7, #20]
 8009a22:	687a      	ldr	r2, [r7, #4]
 8009a24:	683b      	ldr	r3, [r7, #0]
 8009a26:	781b      	ldrb	r3, [r3, #0]
 8009a28:	009b      	lsls	r3, r3, #2
 8009a2a:	441a      	add	r2, r3
 8009a2c:	8abb      	ldrh	r3, [r7, #20]
 8009a2e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009a32:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009a36:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009a3a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009a3e:	b29b      	uxth	r3, r3
 8009a40:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009a42:	687a      	ldr	r2, [r7, #4]
 8009a44:	683b      	ldr	r3, [r7, #0]
 8009a46:	781b      	ldrb	r3, [r3, #0]
 8009a48:	009b      	lsls	r3, r3, #2
 8009a4a:	4413      	add	r3, r2
 8009a4c:	881b      	ldrh	r3, [r3, #0]
 8009a4e:	b29b      	uxth	r3, r3
 8009a50:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009a54:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009a58:	827b      	strh	r3, [r7, #18]
 8009a5a:	8a7b      	ldrh	r3, [r7, #18]
 8009a5c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8009a60:	827b      	strh	r3, [r7, #18]
 8009a62:	8a7b      	ldrh	r3, [r7, #18]
 8009a64:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8009a68:	827b      	strh	r3, [r7, #18]
 8009a6a:	687a      	ldr	r2, [r7, #4]
 8009a6c:	683b      	ldr	r3, [r7, #0]
 8009a6e:	781b      	ldrb	r3, [r3, #0]
 8009a70:	009b      	lsls	r3, r3, #2
 8009a72:	441a      	add	r2, r3
 8009a74:	8a7b      	ldrh	r3, [r7, #18]
 8009a76:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009a7a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009a7e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009a82:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009a86:	b29b      	uxth	r3, r3
 8009a88:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8009a8a:	2300      	movs	r3, #0
}
 8009a8c:	4618      	mov	r0, r3
 8009a8e:	371c      	adds	r7, #28
 8009a90:	46bd      	mov	sp, r7
 8009a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a96:	4770      	bx	lr

08009a98 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8009a98:	b480      	push	{r7}
 8009a9a:	b083      	sub	sp, #12
 8009a9c:	af00      	add	r7, sp, #0
 8009a9e:	6078      	str	r0, [r7, #4]
 8009aa0:	460b      	mov	r3, r1
 8009aa2:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8009aa4:	78fb      	ldrb	r3, [r7, #3]
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	d103      	bne.n	8009ab2 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	2280      	movs	r2, #128	@ 0x80
 8009aae:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8009ab2:	2300      	movs	r3, #0
}
 8009ab4:	4618      	mov	r0, r3
 8009ab6:	370c      	adds	r7, #12
 8009ab8:	46bd      	mov	sp, r7
 8009aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009abe:	4770      	bx	lr

08009ac0 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8009ac0:	b480      	push	{r7}
 8009ac2:	b083      	sub	sp, #12
 8009ac4:	af00      	add	r7, sp, #0
 8009ac6:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8009ace:	b29b      	uxth	r3, r3
 8009ad0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009ad4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009ad8:	b29a      	uxth	r2, r3
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 8009ae0:	2300      	movs	r3, #0
}
 8009ae2:	4618      	mov	r0, r3
 8009ae4:	370c      	adds	r7, #12
 8009ae6:	46bd      	mov	sp, r7
 8009ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aec:	4770      	bx	lr

08009aee <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 8009aee:	b480      	push	{r7}
 8009af0:	b085      	sub	sp, #20
 8009af2:	af00      	add	r7, sp, #0
 8009af4:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8009afc:	b29b      	uxth	r3, r3
 8009afe:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8009b00:	68fb      	ldr	r3, [r7, #12]
}
 8009b02:	4618      	mov	r0, r3
 8009b04:	3714      	adds	r7, #20
 8009b06:	46bd      	mov	sp, r7
 8009b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b0c:	4770      	bx	lr

08009b0e <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8009b0e:	b480      	push	{r7}
 8009b10:	b08b      	sub	sp, #44	@ 0x2c
 8009b12:	af00      	add	r7, sp, #0
 8009b14:	60f8      	str	r0, [r7, #12]
 8009b16:	60b9      	str	r1, [r7, #8]
 8009b18:	4611      	mov	r1, r2
 8009b1a:	461a      	mov	r2, r3
 8009b1c:	460b      	mov	r3, r1
 8009b1e:	80fb      	strh	r3, [r7, #6]
 8009b20:	4613      	mov	r3, r2
 8009b22:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8009b24:	88bb      	ldrh	r3, [r7, #4]
 8009b26:	3301      	adds	r3, #1
 8009b28:	085b      	lsrs	r3, r3, #1
 8009b2a:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8009b30:	68bb      	ldr	r3, [r7, #8]
 8009b32:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8009b34:	88fa      	ldrh	r2, [r7, #6]
 8009b36:	697b      	ldr	r3, [r7, #20]
 8009b38:	4413      	add	r3, r2
 8009b3a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009b3e:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8009b40:	69bb      	ldr	r3, [r7, #24]
 8009b42:	627b      	str	r3, [r7, #36]	@ 0x24
 8009b44:	e01c      	b.n	8009b80 <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 8009b46:	69fb      	ldr	r3, [r7, #28]
 8009b48:	781b      	ldrb	r3, [r3, #0]
 8009b4a:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8009b4c:	69fb      	ldr	r3, [r7, #28]
 8009b4e:	3301      	adds	r3, #1
 8009b50:	781b      	ldrb	r3, [r3, #0]
 8009b52:	b21b      	sxth	r3, r3
 8009b54:	021b      	lsls	r3, r3, #8
 8009b56:	b21a      	sxth	r2, r3
 8009b58:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8009b5c:	4313      	orrs	r3, r2
 8009b5e:	b21b      	sxth	r3, r3
 8009b60:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8009b62:	6a3b      	ldr	r3, [r7, #32]
 8009b64:	8a7a      	ldrh	r2, [r7, #18]
 8009b66:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8009b68:	6a3b      	ldr	r3, [r7, #32]
 8009b6a:	3302      	adds	r3, #2
 8009b6c:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 8009b6e:	69fb      	ldr	r3, [r7, #28]
 8009b70:	3301      	adds	r3, #1
 8009b72:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8009b74:	69fb      	ldr	r3, [r7, #28]
 8009b76:	3301      	adds	r3, #1
 8009b78:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8009b7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b7c:	3b01      	subs	r3, #1
 8009b7e:	627b      	str	r3, [r7, #36]	@ 0x24
 8009b80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	d1df      	bne.n	8009b46 <USB_WritePMA+0x38>
  }
}
 8009b86:	bf00      	nop
 8009b88:	bf00      	nop
 8009b8a:	372c      	adds	r7, #44	@ 0x2c
 8009b8c:	46bd      	mov	sp, r7
 8009b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b92:	4770      	bx	lr

08009b94 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8009b94:	b480      	push	{r7}
 8009b96:	b08b      	sub	sp, #44	@ 0x2c
 8009b98:	af00      	add	r7, sp, #0
 8009b9a:	60f8      	str	r0, [r7, #12]
 8009b9c:	60b9      	str	r1, [r7, #8]
 8009b9e:	4611      	mov	r1, r2
 8009ba0:	461a      	mov	r2, r3
 8009ba2:	460b      	mov	r3, r1
 8009ba4:	80fb      	strh	r3, [r7, #6]
 8009ba6:	4613      	mov	r3, r2
 8009ba8:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8009baa:	88bb      	ldrh	r3, [r7, #4]
 8009bac:	085b      	lsrs	r3, r3, #1
 8009bae:	b29b      	uxth	r3, r3
 8009bb0:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8009bb2:	68fb      	ldr	r3, [r7, #12]
 8009bb4:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8009bb6:	68bb      	ldr	r3, [r7, #8]
 8009bb8:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8009bba:	88fa      	ldrh	r2, [r7, #6]
 8009bbc:	697b      	ldr	r3, [r7, #20]
 8009bbe:	4413      	add	r3, r2
 8009bc0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009bc4:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8009bc6:	69bb      	ldr	r3, [r7, #24]
 8009bc8:	627b      	str	r3, [r7, #36]	@ 0x24
 8009bca:	e018      	b.n	8009bfe <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8009bcc:	6a3b      	ldr	r3, [r7, #32]
 8009bce:	881b      	ldrh	r3, [r3, #0]
 8009bd0:	b29b      	uxth	r3, r3
 8009bd2:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8009bd4:	6a3b      	ldr	r3, [r7, #32]
 8009bd6:	3302      	adds	r3, #2
 8009bd8:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8009bda:	693b      	ldr	r3, [r7, #16]
 8009bdc:	b2da      	uxtb	r2, r3
 8009bde:	69fb      	ldr	r3, [r7, #28]
 8009be0:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8009be2:	69fb      	ldr	r3, [r7, #28]
 8009be4:	3301      	adds	r3, #1
 8009be6:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8009be8:	693b      	ldr	r3, [r7, #16]
 8009bea:	0a1b      	lsrs	r3, r3, #8
 8009bec:	b2da      	uxtb	r2, r3
 8009bee:	69fb      	ldr	r3, [r7, #28]
 8009bf0:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8009bf2:	69fb      	ldr	r3, [r7, #28]
 8009bf4:	3301      	adds	r3, #1
 8009bf6:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8009bf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bfa:	3b01      	subs	r3, #1
 8009bfc:	627b      	str	r3, [r7, #36]	@ 0x24
 8009bfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c00:	2b00      	cmp	r3, #0
 8009c02:	d1e3      	bne.n	8009bcc <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8009c04:	88bb      	ldrh	r3, [r7, #4]
 8009c06:	f003 0301 	and.w	r3, r3, #1
 8009c0a:	b29b      	uxth	r3, r3
 8009c0c:	2b00      	cmp	r3, #0
 8009c0e:	d007      	beq.n	8009c20 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 8009c10:	6a3b      	ldr	r3, [r7, #32]
 8009c12:	881b      	ldrh	r3, [r3, #0]
 8009c14:	b29b      	uxth	r3, r3
 8009c16:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8009c18:	693b      	ldr	r3, [r7, #16]
 8009c1a:	b2da      	uxtb	r2, r3
 8009c1c:	69fb      	ldr	r3, [r7, #28]
 8009c1e:	701a      	strb	r2, [r3, #0]
  }
}
 8009c20:	bf00      	nop
 8009c22:	372c      	adds	r7, #44	@ 0x2c
 8009c24:	46bd      	mov	sp, r7
 8009c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c2a:	4770      	bx	lr

08009c2c <MX_FATFS_Init>:
  * @brief  FatFs initialization
  * @param  None
  * @retval Initialization result
  */
int32_t MX_FATFS_Init(void)
{
 8009c2c:	b580      	push	{r7, lr}
 8009c2e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the disk I/O driver(s)  ###########################*/

if (FATFS_LinkDriver(&USER_Driver, USERPath) != 0)
 8009c30:	4907      	ldr	r1, [pc, #28]	@ (8009c50 <MX_FATFS_Init+0x24>)
 8009c32:	4808      	ldr	r0, [pc, #32]	@ (8009c54 <MX_FATFS_Init+0x28>)
 8009c34:	f003 fe5a 	bl	800d8ec <FATFS_LinkDriver>
 8009c38:	4603      	mov	r3, r0
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d002      	beq.n	8009c44 <MX_FATFS_Init+0x18>
  /* USER CODE BEGIN FATFS_Init */
  {
    return APP_ERROR;
 8009c3e:	f04f 33ff 	mov.w	r3, #4294967295
 8009c42:	e003      	b.n	8009c4c <MX_FATFS_Init+0x20>
  }
  else
  {
    Appli_state = APPLICATION_INIT;
 8009c44:	4b04      	ldr	r3, [pc, #16]	@ (8009c58 <MX_FATFS_Init+0x2c>)
 8009c46:	2201      	movs	r2, #1
 8009c48:	701a      	strb	r2, [r3, #0]
    return APP_OK;
 8009c4a:	2300      	movs	r3, #0
  }
  /* USER CODE END FATFS_Init */
}
 8009c4c:	4618      	mov	r0, r3
 8009c4e:	bd80      	pop	{r7, pc}
 8009c50:	200007a0 	.word	0x200007a0
 8009c54:	20000010 	.word	0x20000010
 8009c58:	200007a4 	.word	0x200007a4

08009c5c <get_fattime>:
  * @brief  Gets Time from RTC (generated when FS_NORTC==0; see ff.c)
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8009c5c:	b480      	push	{r7}
 8009c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8009c60:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8009c62:	4618      	mov	r0, r3
 8009c64:	46bd      	mov	sp, r7
 8009c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c6a:	4770      	bx	lr

08009c6c <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8009c6c:	b580      	push	{r7, lr}
 8009c6e:	b082      	sub	sp, #8
 8009c70:	af00      	add	r7, sp, #0
 8009c72:	4603      	mov	r3, r0
 8009c74:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    return USER_SPI_initialize(pdrv); // ADDED
 8009c76:	79fb      	ldrb	r3, [r7, #7]
 8009c78:	4618      	mov	r0, r3
 8009c7a:	f7f7 fe25 	bl	80018c8 <USER_SPI_initialize>
 8009c7e:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8009c80:	4618      	mov	r0, r3
 8009c82:	3708      	adds	r7, #8
 8009c84:	46bd      	mov	sp, r7
 8009c86:	bd80      	pop	{r7, pc}

08009c88 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8009c88:	b580      	push	{r7, lr}
 8009c8a:	b082      	sub	sp, #8
 8009c8c:	af00      	add	r7, sp, #0
 8009c8e:	4603      	mov	r3, r0
 8009c90:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    return USER_SPI_status(pdrv); // ADDED
 8009c92:	79fb      	ldrb	r3, [r7, #7]
 8009c94:	4618      	mov	r0, r3
 8009c96:	f7f7 ff01 	bl	8001a9c <USER_SPI_status>
 8009c9a:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8009c9c:	4618      	mov	r0, r3
 8009c9e:	3708      	adds	r7, #8
 8009ca0:	46bd      	mov	sp, r7
 8009ca2:	bd80      	pop	{r7, pc}

08009ca4 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8009ca4:	b580      	push	{r7, lr}
 8009ca6:	b084      	sub	sp, #16
 8009ca8:	af00      	add	r7, sp, #0
 8009caa:	60b9      	str	r1, [r7, #8]
 8009cac:	607a      	str	r2, [r7, #4]
 8009cae:	603b      	str	r3, [r7, #0]
 8009cb0:	4603      	mov	r3, r0
 8009cb2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return USER_SPI_read(pdrv, buff, sector, count); // ADDED
 8009cb4:	7bf8      	ldrb	r0, [r7, #15]
 8009cb6:	683b      	ldr	r3, [r7, #0]
 8009cb8:	687a      	ldr	r2, [r7, #4]
 8009cba:	68b9      	ldr	r1, [r7, #8]
 8009cbc:	f7f7 ff04 	bl	8001ac8 <USER_SPI_read>
 8009cc0:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8009cc2:	4618      	mov	r0, r3
 8009cc4:	3710      	adds	r7, #16
 8009cc6:	46bd      	mov	sp, r7
 8009cc8:	bd80      	pop	{r7, pc}

08009cca <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8009cca:	b580      	push	{r7, lr}
 8009ccc:	b084      	sub	sp, #16
 8009cce:	af00      	add	r7, sp, #0
 8009cd0:	60b9      	str	r1, [r7, #8]
 8009cd2:	607a      	str	r2, [r7, #4]
 8009cd4:	603b      	str	r3, [r7, #0]
 8009cd6:	4603      	mov	r3, r0
 8009cd8:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return USER_SPI_write(pdrv, buff, sector, count); // ADDED
 8009cda:	7bf8      	ldrb	r0, [r7, #15]
 8009cdc:	683b      	ldr	r3, [r7, #0]
 8009cde:	687a      	ldr	r2, [r7, #4]
 8009ce0:	68b9      	ldr	r1, [r7, #8]
 8009ce2:	f7f7 ff57 	bl	8001b94 <USER_SPI_write>
 8009ce6:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8009ce8:	4618      	mov	r0, r3
 8009cea:	3710      	adds	r7, #16
 8009cec:	46bd      	mov	sp, r7
 8009cee:	bd80      	pop	{r7, pc}

08009cf0 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8009cf0:	b580      	push	{r7, lr}
 8009cf2:	b082      	sub	sp, #8
 8009cf4:	af00      	add	r7, sp, #0
 8009cf6:	4603      	mov	r3, r0
 8009cf8:	603a      	str	r2, [r7, #0]
 8009cfa:	71fb      	strb	r3, [r7, #7]
 8009cfc:	460b      	mov	r3, r1
 8009cfe:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    return USER_SPI_ioctl(pdrv, cmd, buff); // ADDED
 8009d00:	79b9      	ldrb	r1, [r7, #6]
 8009d02:	79fb      	ldrb	r3, [r7, #7]
 8009d04:	683a      	ldr	r2, [r7, #0]
 8009d06:	4618      	mov	r0, r3
 8009d08:	f7f7 ffc0 	bl	8001c8c <USER_SPI_ioctl>
 8009d0c:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8009d0e:	4618      	mov	r0, r3
 8009d10:	3708      	adds	r7, #8
 8009d12:	46bd      	mov	sp, r7
 8009d14:	bd80      	pop	{r7, pc}

08009d16 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009d16:	b580      	push	{r7, lr}
 8009d18:	b084      	sub	sp, #16
 8009d1a:	af00      	add	r7, sp, #0
 8009d1c:	6078      	str	r0, [r7, #4]
 8009d1e:	460b      	mov	r3, r1
 8009d20:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8009d22:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8009d26:	f004 fab1 	bl	800e28c <USBD_static_malloc>
 8009d2a:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8009d2c:	68fb      	ldr	r3, [r7, #12]
 8009d2e:	2b00      	cmp	r3, #0
 8009d30:	d105      	bne.n	8009d3e <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	2200      	movs	r2, #0
 8009d36:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 8009d3a:	2302      	movs	r3, #2
 8009d3c:	e066      	b.n	8009e0c <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	68fa      	ldr	r2, [r7, #12]
 8009d42:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	7c1b      	ldrb	r3, [r3, #16]
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	d119      	bne.n	8009d82 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8009d4e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009d52:	2202      	movs	r2, #2
 8009d54:	2181      	movs	r1, #129	@ 0x81
 8009d56:	6878      	ldr	r0, [r7, #4]
 8009d58:	f004 f93f 	bl	800dfda <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	2201      	movs	r2, #1
 8009d60:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8009d62:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009d66:	2202      	movs	r2, #2
 8009d68:	2101      	movs	r1, #1
 8009d6a:	6878      	ldr	r0, [r7, #4]
 8009d6c:	f004 f935 	bl	800dfda <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	2201      	movs	r2, #1
 8009d74:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	2210      	movs	r2, #16
 8009d7c:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 8009d80:	e016      	b.n	8009db0 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8009d82:	2340      	movs	r3, #64	@ 0x40
 8009d84:	2202      	movs	r2, #2
 8009d86:	2181      	movs	r1, #129	@ 0x81
 8009d88:	6878      	ldr	r0, [r7, #4]
 8009d8a:	f004 f926 	bl	800dfda <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	2201      	movs	r2, #1
 8009d92:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8009d94:	2340      	movs	r3, #64	@ 0x40
 8009d96:	2202      	movs	r2, #2
 8009d98:	2101      	movs	r1, #1
 8009d9a:	6878      	ldr	r0, [r7, #4]
 8009d9c:	f004 f91d 	bl	800dfda <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	2201      	movs	r2, #1
 8009da4:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	2210      	movs	r2, #16
 8009dac:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8009db0:	2308      	movs	r3, #8
 8009db2:	2203      	movs	r2, #3
 8009db4:	2182      	movs	r1, #130	@ 0x82
 8009db6:	6878      	ldr	r0, [r7, #4]
 8009db8:	f004 f90f 	bl	800dfda <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	2201      	movs	r2, #1
 8009dc0:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8009dce:	68fb      	ldr	r3, [r7, #12]
 8009dd0:	2200      	movs	r2, #0
 8009dd2:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	2200      	movs	r2, #0
 8009dda:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	7c1b      	ldrb	r3, [r3, #16]
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	d109      	bne.n	8009dfa <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009dec:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009df0:	2101      	movs	r1, #1
 8009df2:	6878      	ldr	r0, [r7, #4]
 8009df4:	f004 f9e0 	bl	800e1b8 <USBD_LL_PrepareReceive>
 8009df8:	e007      	b.n	8009e0a <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009e00:	2340      	movs	r3, #64	@ 0x40
 8009e02:	2101      	movs	r1, #1
 8009e04:	6878      	ldr	r0, [r7, #4]
 8009e06:	f004 f9d7 	bl	800e1b8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009e0a:	2300      	movs	r3, #0
}
 8009e0c:	4618      	mov	r0, r3
 8009e0e:	3710      	adds	r7, #16
 8009e10:	46bd      	mov	sp, r7
 8009e12:	bd80      	pop	{r7, pc}

08009e14 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009e14:	b580      	push	{r7, lr}
 8009e16:	b082      	sub	sp, #8
 8009e18:	af00      	add	r7, sp, #0
 8009e1a:	6078      	str	r0, [r7, #4]
 8009e1c:	460b      	mov	r3, r1
 8009e1e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8009e20:	2181      	movs	r1, #129	@ 0x81
 8009e22:	6878      	ldr	r0, [r7, #4]
 8009e24:	f004 f8ff 	bl	800e026 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	2200      	movs	r2, #0
 8009e2c:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8009e2e:	2101      	movs	r1, #1
 8009e30:	6878      	ldr	r0, [r7, #4]
 8009e32:	f004 f8f8 	bl	800e026 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	2200      	movs	r2, #0
 8009e3a:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8009e3e:	2182      	movs	r1, #130	@ 0x82
 8009e40:	6878      	ldr	r0, [r7, #4]
 8009e42:	f004 f8f0 	bl	800e026 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	2200      	movs	r2, #0
 8009e4a:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	2200      	movs	r2, #0
 8009e52:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	d00e      	beq.n	8009e7e <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009e66:	685b      	ldr	r3, [r3, #4]
 8009e68:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009e70:	4618      	mov	r0, r3
 8009e72:	f004 fa19 	bl	800e2a8 <USBD_static_free>
    pdev->pClassData = NULL;
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	2200      	movs	r2, #0
 8009e7a:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8009e7e:	2300      	movs	r3, #0
}
 8009e80:	4618      	mov	r0, r3
 8009e82:	3708      	adds	r7, #8
 8009e84:	46bd      	mov	sp, r7
 8009e86:	bd80      	pop	{r7, pc}

08009e88 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8009e88:	b580      	push	{r7, lr}
 8009e8a:	b086      	sub	sp, #24
 8009e8c:	af00      	add	r7, sp, #0
 8009e8e:	6078      	str	r0, [r7, #4]
 8009e90:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009e98:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8009e9a:	2300      	movs	r3, #0
 8009e9c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8009e9e:	2300      	movs	r3, #0
 8009ea0:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8009ea2:	2300      	movs	r3, #0
 8009ea4:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8009ea6:	693b      	ldr	r3, [r7, #16]
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	d101      	bne.n	8009eb0 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 8009eac:	2303      	movs	r3, #3
 8009eae:	e0af      	b.n	800a010 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009eb0:	683b      	ldr	r3, [r7, #0]
 8009eb2:	781b      	ldrb	r3, [r3, #0]
 8009eb4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	d03f      	beq.n	8009f3c <USBD_CDC_Setup+0xb4>
 8009ebc:	2b20      	cmp	r3, #32
 8009ebe:	f040 809f 	bne.w	800a000 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8009ec2:	683b      	ldr	r3, [r7, #0]
 8009ec4:	88db      	ldrh	r3, [r3, #6]
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d02e      	beq.n	8009f28 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8009eca:	683b      	ldr	r3, [r7, #0]
 8009ecc:	781b      	ldrb	r3, [r3, #0]
 8009ece:	b25b      	sxtb	r3, r3
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	da16      	bge.n	8009f02 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009eda:	689b      	ldr	r3, [r3, #8]
 8009edc:	683a      	ldr	r2, [r7, #0]
 8009ede:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 8009ee0:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009ee2:	683a      	ldr	r2, [r7, #0]
 8009ee4:	88d2      	ldrh	r2, [r2, #6]
 8009ee6:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8009ee8:	683b      	ldr	r3, [r7, #0]
 8009eea:	88db      	ldrh	r3, [r3, #6]
 8009eec:	2b07      	cmp	r3, #7
 8009eee:	bf28      	it	cs
 8009ef0:	2307      	movcs	r3, #7
 8009ef2:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8009ef4:	693b      	ldr	r3, [r7, #16]
 8009ef6:	89fa      	ldrh	r2, [r7, #14]
 8009ef8:	4619      	mov	r1, r3
 8009efa:	6878      	ldr	r0, [r7, #4]
 8009efc:	f001 facf 	bl	800b49e <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 8009f00:	e085      	b.n	800a00e <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 8009f02:	683b      	ldr	r3, [r7, #0]
 8009f04:	785a      	ldrb	r2, [r3, #1]
 8009f06:	693b      	ldr	r3, [r7, #16]
 8009f08:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8009f0c:	683b      	ldr	r3, [r7, #0]
 8009f0e:	88db      	ldrh	r3, [r3, #6]
 8009f10:	b2da      	uxtb	r2, r3
 8009f12:	693b      	ldr	r3, [r7, #16]
 8009f14:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8009f18:	6939      	ldr	r1, [r7, #16]
 8009f1a:	683b      	ldr	r3, [r7, #0]
 8009f1c:	88db      	ldrh	r3, [r3, #6]
 8009f1e:	461a      	mov	r2, r3
 8009f20:	6878      	ldr	r0, [r7, #4]
 8009f22:	f001 fae8 	bl	800b4f6 <USBD_CtlPrepareRx>
      break;
 8009f26:	e072      	b.n	800a00e <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009f2e:	689b      	ldr	r3, [r3, #8]
 8009f30:	683a      	ldr	r2, [r7, #0]
 8009f32:	7850      	ldrb	r0, [r2, #1]
 8009f34:	2200      	movs	r2, #0
 8009f36:	6839      	ldr	r1, [r7, #0]
 8009f38:	4798      	blx	r3
      break;
 8009f3a:	e068      	b.n	800a00e <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009f3c:	683b      	ldr	r3, [r7, #0]
 8009f3e:	785b      	ldrb	r3, [r3, #1]
 8009f40:	2b0b      	cmp	r3, #11
 8009f42:	d852      	bhi.n	8009fea <USBD_CDC_Setup+0x162>
 8009f44:	a201      	add	r2, pc, #4	@ (adr r2, 8009f4c <USBD_CDC_Setup+0xc4>)
 8009f46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f4a:	bf00      	nop
 8009f4c:	08009f7d 	.word	0x08009f7d
 8009f50:	08009ff9 	.word	0x08009ff9
 8009f54:	08009feb 	.word	0x08009feb
 8009f58:	08009feb 	.word	0x08009feb
 8009f5c:	08009feb 	.word	0x08009feb
 8009f60:	08009feb 	.word	0x08009feb
 8009f64:	08009feb 	.word	0x08009feb
 8009f68:	08009feb 	.word	0x08009feb
 8009f6c:	08009feb 	.word	0x08009feb
 8009f70:	08009feb 	.word	0x08009feb
 8009f74:	08009fa7 	.word	0x08009fa7
 8009f78:	08009fd1 	.word	0x08009fd1
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009f82:	b2db      	uxtb	r3, r3
 8009f84:	2b03      	cmp	r3, #3
 8009f86:	d107      	bne.n	8009f98 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8009f88:	f107 030a 	add.w	r3, r7, #10
 8009f8c:	2202      	movs	r2, #2
 8009f8e:	4619      	mov	r1, r3
 8009f90:	6878      	ldr	r0, [r7, #4]
 8009f92:	f001 fa84 	bl	800b49e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009f96:	e032      	b.n	8009ffe <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8009f98:	6839      	ldr	r1, [r7, #0]
 8009f9a:	6878      	ldr	r0, [r7, #4]
 8009f9c:	f001 fa0e 	bl	800b3bc <USBD_CtlError>
            ret = USBD_FAIL;
 8009fa0:	2303      	movs	r3, #3
 8009fa2:	75fb      	strb	r3, [r7, #23]
          break;
 8009fa4:	e02b      	b.n	8009ffe <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009fac:	b2db      	uxtb	r3, r3
 8009fae:	2b03      	cmp	r3, #3
 8009fb0:	d107      	bne.n	8009fc2 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8009fb2:	f107 030d 	add.w	r3, r7, #13
 8009fb6:	2201      	movs	r2, #1
 8009fb8:	4619      	mov	r1, r3
 8009fba:	6878      	ldr	r0, [r7, #4]
 8009fbc:	f001 fa6f 	bl	800b49e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009fc0:	e01d      	b.n	8009ffe <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8009fc2:	6839      	ldr	r1, [r7, #0]
 8009fc4:	6878      	ldr	r0, [r7, #4]
 8009fc6:	f001 f9f9 	bl	800b3bc <USBD_CtlError>
            ret = USBD_FAIL;
 8009fca:	2303      	movs	r3, #3
 8009fcc:	75fb      	strb	r3, [r7, #23]
          break;
 8009fce:	e016      	b.n	8009ffe <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009fd6:	b2db      	uxtb	r3, r3
 8009fd8:	2b03      	cmp	r3, #3
 8009fda:	d00f      	beq.n	8009ffc <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 8009fdc:	6839      	ldr	r1, [r7, #0]
 8009fde:	6878      	ldr	r0, [r7, #4]
 8009fe0:	f001 f9ec 	bl	800b3bc <USBD_CtlError>
            ret = USBD_FAIL;
 8009fe4:	2303      	movs	r3, #3
 8009fe6:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8009fe8:	e008      	b.n	8009ffc <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8009fea:	6839      	ldr	r1, [r7, #0]
 8009fec:	6878      	ldr	r0, [r7, #4]
 8009fee:	f001 f9e5 	bl	800b3bc <USBD_CtlError>
          ret = USBD_FAIL;
 8009ff2:	2303      	movs	r3, #3
 8009ff4:	75fb      	strb	r3, [r7, #23]
          break;
 8009ff6:	e002      	b.n	8009ffe <USBD_CDC_Setup+0x176>
          break;
 8009ff8:	bf00      	nop
 8009ffa:	e008      	b.n	800a00e <USBD_CDC_Setup+0x186>
          break;
 8009ffc:	bf00      	nop
      }
      break;
 8009ffe:	e006      	b.n	800a00e <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 800a000:	6839      	ldr	r1, [r7, #0]
 800a002:	6878      	ldr	r0, [r7, #4]
 800a004:	f001 f9da 	bl	800b3bc <USBD_CtlError>
      ret = USBD_FAIL;
 800a008:	2303      	movs	r3, #3
 800a00a:	75fb      	strb	r3, [r7, #23]
      break;
 800a00c:	bf00      	nop
  }

  return (uint8_t)ret;
 800a00e:	7dfb      	ldrb	r3, [r7, #23]
}
 800a010:	4618      	mov	r0, r3
 800a012:	3718      	adds	r7, #24
 800a014:	46bd      	mov	sp, r7
 800a016:	bd80      	pop	{r7, pc}

0800a018 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a018:	b580      	push	{r7, lr}
 800a01a:	b084      	sub	sp, #16
 800a01c:	af00      	add	r7, sp, #0
 800a01e:	6078      	str	r0, [r7, #4]
 800a020:	460b      	mov	r3, r1
 800a022:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800a02a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a032:	2b00      	cmp	r3, #0
 800a034:	d101      	bne.n	800a03a <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800a036:	2303      	movs	r3, #3
 800a038:	e04f      	b.n	800a0da <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a040:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800a042:	78fa      	ldrb	r2, [r7, #3]
 800a044:	6879      	ldr	r1, [r7, #4]
 800a046:	4613      	mov	r3, r2
 800a048:	009b      	lsls	r3, r3, #2
 800a04a:	4413      	add	r3, r2
 800a04c:	009b      	lsls	r3, r3, #2
 800a04e:	440b      	add	r3, r1
 800a050:	3318      	adds	r3, #24
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	2b00      	cmp	r3, #0
 800a056:	d029      	beq.n	800a0ac <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800a058:	78fa      	ldrb	r2, [r7, #3]
 800a05a:	6879      	ldr	r1, [r7, #4]
 800a05c:	4613      	mov	r3, r2
 800a05e:	009b      	lsls	r3, r3, #2
 800a060:	4413      	add	r3, r2
 800a062:	009b      	lsls	r3, r3, #2
 800a064:	440b      	add	r3, r1
 800a066:	3318      	adds	r3, #24
 800a068:	681a      	ldr	r2, [r3, #0]
 800a06a:	78f9      	ldrb	r1, [r7, #3]
 800a06c:	68f8      	ldr	r0, [r7, #12]
 800a06e:	460b      	mov	r3, r1
 800a070:	009b      	lsls	r3, r3, #2
 800a072:	440b      	add	r3, r1
 800a074:	00db      	lsls	r3, r3, #3
 800a076:	4403      	add	r3, r0
 800a078:	3320      	adds	r3, #32
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	fbb2 f1f3 	udiv	r1, r2, r3
 800a080:	fb01 f303 	mul.w	r3, r1, r3
 800a084:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800a086:	2b00      	cmp	r3, #0
 800a088:	d110      	bne.n	800a0ac <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800a08a:	78fa      	ldrb	r2, [r7, #3]
 800a08c:	6879      	ldr	r1, [r7, #4]
 800a08e:	4613      	mov	r3, r2
 800a090:	009b      	lsls	r3, r3, #2
 800a092:	4413      	add	r3, r2
 800a094:	009b      	lsls	r3, r3, #2
 800a096:	440b      	add	r3, r1
 800a098:	3318      	adds	r3, #24
 800a09a:	2200      	movs	r2, #0
 800a09c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800a09e:	78f9      	ldrb	r1, [r7, #3]
 800a0a0:	2300      	movs	r3, #0
 800a0a2:	2200      	movs	r2, #0
 800a0a4:	6878      	ldr	r0, [r7, #4]
 800a0a6:	f004 f866 	bl	800e176 <USBD_LL_Transmit>
 800a0aa:	e015      	b.n	800a0d8 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800a0ac:	68bb      	ldr	r3, [r7, #8]
 800a0ae:	2200      	movs	r2, #0
 800a0b0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a0ba:	691b      	ldr	r3, [r3, #16]
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	d00b      	beq.n	800a0d8 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a0c6:	691b      	ldr	r3, [r3, #16]
 800a0c8:	68ba      	ldr	r2, [r7, #8]
 800a0ca:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800a0ce:	68ba      	ldr	r2, [r7, #8]
 800a0d0:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800a0d4:	78fa      	ldrb	r2, [r7, #3]
 800a0d6:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800a0d8:	2300      	movs	r3, #0
}
 800a0da:	4618      	mov	r0, r3
 800a0dc:	3710      	adds	r7, #16
 800a0de:	46bd      	mov	sp, r7
 800a0e0:	bd80      	pop	{r7, pc}

0800a0e2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a0e2:	b580      	push	{r7, lr}
 800a0e4:	b084      	sub	sp, #16
 800a0e6:	af00      	add	r7, sp, #0
 800a0e8:	6078      	str	r0, [r7, #4]
 800a0ea:	460b      	mov	r3, r1
 800a0ec:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a0f4:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a0fc:	2b00      	cmp	r3, #0
 800a0fe:	d101      	bne.n	800a104 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800a100:	2303      	movs	r3, #3
 800a102:	e015      	b.n	800a130 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800a104:	78fb      	ldrb	r3, [r7, #3]
 800a106:	4619      	mov	r1, r3
 800a108:	6878      	ldr	r0, [r7, #4]
 800a10a:	f004 f876 	bl	800e1fa <USBD_LL_GetRxDataSize>
 800a10e:	4602      	mov	r2, r0
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a11c:	68db      	ldr	r3, [r3, #12]
 800a11e:	68fa      	ldr	r2, [r7, #12]
 800a120:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800a124:	68fa      	ldr	r2, [r7, #12]
 800a126:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800a12a:	4611      	mov	r1, r2
 800a12c:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800a12e:	2300      	movs	r3, #0
}
 800a130:	4618      	mov	r0, r3
 800a132:	3710      	adds	r7, #16
 800a134:	46bd      	mov	sp, r7
 800a136:	bd80      	pop	{r7, pc}

0800a138 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800a138:	b580      	push	{r7, lr}
 800a13a:	b084      	sub	sp, #16
 800a13c:	af00      	add	r7, sp, #0
 800a13e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a146:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800a148:	68fb      	ldr	r3, [r7, #12]
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	d101      	bne.n	800a152 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800a14e:	2303      	movs	r3, #3
 800a150:	e01a      	b.n	800a188 <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a158:	2b00      	cmp	r3, #0
 800a15a:	d014      	beq.n	800a186 <USBD_CDC_EP0_RxReady+0x4e>
 800a15c:	68fb      	ldr	r3, [r7, #12]
 800a15e:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800a162:	2bff      	cmp	r3, #255	@ 0xff
 800a164:	d00f      	beq.n	800a186 <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a16c:	689b      	ldr	r3, [r3, #8]
 800a16e:	68fa      	ldr	r2, [r7, #12]
 800a170:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 800a174:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800a176:	68fa      	ldr	r2, [r7, #12]
 800a178:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800a17c:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800a17e:	68fb      	ldr	r3, [r7, #12]
 800a180:	22ff      	movs	r2, #255	@ 0xff
 800a182:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800a186:	2300      	movs	r3, #0
}
 800a188:	4618      	mov	r0, r3
 800a18a:	3710      	adds	r7, #16
 800a18c:	46bd      	mov	sp, r7
 800a18e:	bd80      	pop	{r7, pc}

0800a190 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800a190:	b480      	push	{r7}
 800a192:	b083      	sub	sp, #12
 800a194:	af00      	add	r7, sp, #0
 800a196:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	2243      	movs	r2, #67	@ 0x43
 800a19c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800a19e:	4b03      	ldr	r3, [pc, #12]	@ (800a1ac <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800a1a0:	4618      	mov	r0, r3
 800a1a2:	370c      	adds	r7, #12
 800a1a4:	46bd      	mov	sp, r7
 800a1a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1aa:	4770      	bx	lr
 800a1ac:	200000ac 	.word	0x200000ac

0800a1b0 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800a1b0:	b480      	push	{r7}
 800a1b2:	b083      	sub	sp, #12
 800a1b4:	af00      	add	r7, sp, #0
 800a1b6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	2243      	movs	r2, #67	@ 0x43
 800a1bc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800a1be:	4b03      	ldr	r3, [pc, #12]	@ (800a1cc <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800a1c0:	4618      	mov	r0, r3
 800a1c2:	370c      	adds	r7, #12
 800a1c4:	46bd      	mov	sp, r7
 800a1c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ca:	4770      	bx	lr
 800a1cc:	20000068 	.word	0x20000068

0800a1d0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800a1d0:	b480      	push	{r7}
 800a1d2:	b083      	sub	sp, #12
 800a1d4:	af00      	add	r7, sp, #0
 800a1d6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	2243      	movs	r2, #67	@ 0x43
 800a1dc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800a1de:	4b03      	ldr	r3, [pc, #12]	@ (800a1ec <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800a1e0:	4618      	mov	r0, r3
 800a1e2:	370c      	adds	r7, #12
 800a1e4:	46bd      	mov	sp, r7
 800a1e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ea:	4770      	bx	lr
 800a1ec:	200000f0 	.word	0x200000f0

0800a1f0 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800a1f0:	b480      	push	{r7}
 800a1f2:	b083      	sub	sp, #12
 800a1f4:	af00      	add	r7, sp, #0
 800a1f6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	220a      	movs	r2, #10
 800a1fc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800a1fe:	4b03      	ldr	r3, [pc, #12]	@ (800a20c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800a200:	4618      	mov	r0, r3
 800a202:	370c      	adds	r7, #12
 800a204:	46bd      	mov	sp, r7
 800a206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a20a:	4770      	bx	lr
 800a20c:	20000024 	.word	0x20000024

0800a210 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800a210:	b480      	push	{r7}
 800a212:	b083      	sub	sp, #12
 800a214:	af00      	add	r7, sp, #0
 800a216:	6078      	str	r0, [r7, #4]
 800a218:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800a21a:	683b      	ldr	r3, [r7, #0]
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	d101      	bne.n	800a224 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800a220:	2303      	movs	r3, #3
 800a222:	e004      	b.n	800a22e <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	683a      	ldr	r2, [r7, #0]
 800a228:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 800a22c:	2300      	movs	r3, #0
}
 800a22e:	4618      	mov	r0, r3
 800a230:	370c      	adds	r7, #12
 800a232:	46bd      	mov	sp, r7
 800a234:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a238:	4770      	bx	lr

0800a23a <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800a23a:	b480      	push	{r7}
 800a23c:	b087      	sub	sp, #28
 800a23e:	af00      	add	r7, sp, #0
 800a240:	60f8      	str	r0, [r7, #12]
 800a242:	60b9      	str	r1, [r7, #8]
 800a244:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a246:	68fb      	ldr	r3, [r7, #12]
 800a248:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a24c:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800a24e:	697b      	ldr	r3, [r7, #20]
 800a250:	2b00      	cmp	r3, #0
 800a252:	d101      	bne.n	800a258 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800a254:	2303      	movs	r3, #3
 800a256:	e008      	b.n	800a26a <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 800a258:	697b      	ldr	r3, [r7, #20]
 800a25a:	68ba      	ldr	r2, [r7, #8]
 800a25c:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800a260:	697b      	ldr	r3, [r7, #20]
 800a262:	687a      	ldr	r2, [r7, #4]
 800a264:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800a268:	2300      	movs	r3, #0
}
 800a26a:	4618      	mov	r0, r3
 800a26c:	371c      	adds	r7, #28
 800a26e:	46bd      	mov	sp, r7
 800a270:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a274:	4770      	bx	lr

0800a276 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800a276:	b480      	push	{r7}
 800a278:	b085      	sub	sp, #20
 800a27a:	af00      	add	r7, sp, #0
 800a27c:	6078      	str	r0, [r7, #4]
 800a27e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a286:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800a288:	68fb      	ldr	r3, [r7, #12]
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	d101      	bne.n	800a292 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800a28e:	2303      	movs	r3, #3
 800a290:	e004      	b.n	800a29c <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 800a292:	68fb      	ldr	r3, [r7, #12]
 800a294:	683a      	ldr	r2, [r7, #0]
 800a296:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800a29a:	2300      	movs	r3, #0
}
 800a29c:	4618      	mov	r0, r3
 800a29e:	3714      	adds	r7, #20
 800a2a0:	46bd      	mov	sp, r7
 800a2a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2a6:	4770      	bx	lr

0800a2a8 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800a2a8:	b580      	push	{r7, lr}
 800a2aa:	b084      	sub	sp, #16
 800a2ac:	af00      	add	r7, sp, #0
 800a2ae:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a2b6:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800a2b8:	2301      	movs	r3, #1
 800a2ba:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	d101      	bne.n	800a2ca <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800a2c6:	2303      	movs	r3, #3
 800a2c8:	e01a      	b.n	800a300 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800a2ca:	68bb      	ldr	r3, [r7, #8]
 800a2cc:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	d114      	bne.n	800a2fe <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800a2d4:	68bb      	ldr	r3, [r7, #8]
 800a2d6:	2201      	movs	r2, #1
 800a2d8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800a2dc:	68bb      	ldr	r3, [r7, #8]
 800a2de:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800a2e6:	68bb      	ldr	r3, [r7, #8]
 800a2e8:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800a2ec:	68bb      	ldr	r3, [r7, #8]
 800a2ee:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800a2f2:	2181      	movs	r1, #129	@ 0x81
 800a2f4:	6878      	ldr	r0, [r7, #4]
 800a2f6:	f003 ff3e 	bl	800e176 <USBD_LL_Transmit>

    ret = USBD_OK;
 800a2fa:	2300      	movs	r3, #0
 800a2fc:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800a2fe:	7bfb      	ldrb	r3, [r7, #15]
}
 800a300:	4618      	mov	r0, r3
 800a302:	3710      	adds	r7, #16
 800a304:	46bd      	mov	sp, r7
 800a306:	bd80      	pop	{r7, pc}

0800a308 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800a308:	b580      	push	{r7, lr}
 800a30a:	b084      	sub	sp, #16
 800a30c:	af00      	add	r7, sp, #0
 800a30e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a316:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a31e:	2b00      	cmp	r3, #0
 800a320:	d101      	bne.n	800a326 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800a322:	2303      	movs	r3, #3
 800a324:	e016      	b.n	800a354 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	7c1b      	ldrb	r3, [r3, #16]
 800a32a:	2b00      	cmp	r3, #0
 800a32c:	d109      	bne.n	800a342 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800a32e:	68fb      	ldr	r3, [r7, #12]
 800a330:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a334:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a338:	2101      	movs	r1, #1
 800a33a:	6878      	ldr	r0, [r7, #4]
 800a33c:	f003 ff3c 	bl	800e1b8 <USBD_LL_PrepareReceive>
 800a340:	e007      	b.n	800a352 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a348:	2340      	movs	r3, #64	@ 0x40
 800a34a:	2101      	movs	r1, #1
 800a34c:	6878      	ldr	r0, [r7, #4]
 800a34e:	f003 ff33 	bl	800e1b8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800a352:	2300      	movs	r3, #0
}
 800a354:	4618      	mov	r0, r3
 800a356:	3710      	adds	r7, #16
 800a358:	46bd      	mov	sp, r7
 800a35a:	bd80      	pop	{r7, pc}

0800a35c <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800a35c:	b580      	push	{r7, lr}
 800a35e:	b086      	sub	sp, #24
 800a360:	af00      	add	r7, sp, #0
 800a362:	60f8      	str	r0, [r7, #12]
 800a364:	60b9      	str	r1, [r7, #8]
 800a366:	4613      	mov	r3, r2
 800a368:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	2b00      	cmp	r3, #0
 800a36e:	d101      	bne.n	800a374 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800a370:	2303      	movs	r3, #3
 800a372:	e01f      	b.n	800a3b4 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800a374:	68fb      	ldr	r3, [r7, #12]
 800a376:	2200      	movs	r2, #0
 800a378:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 800a37c:	68fb      	ldr	r3, [r7, #12]
 800a37e:	2200      	movs	r2, #0
 800a380:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 800a384:	68fb      	ldr	r3, [r7, #12]
 800a386:	2200      	movs	r2, #0
 800a388:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800a38c:	68bb      	ldr	r3, [r7, #8]
 800a38e:	2b00      	cmp	r3, #0
 800a390:	d003      	beq.n	800a39a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800a392:	68fb      	ldr	r3, [r7, #12]
 800a394:	68ba      	ldr	r2, [r7, #8]
 800a396:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a39a:	68fb      	ldr	r3, [r7, #12]
 800a39c:	2201      	movs	r2, #1
 800a39e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800a3a2:	68fb      	ldr	r3, [r7, #12]
 800a3a4:	79fa      	ldrb	r2, [r7, #7]
 800a3a6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800a3a8:	68f8      	ldr	r0, [r7, #12]
 800a3aa:	f003 fd9b 	bl	800dee4 <USBD_LL_Init>
 800a3ae:	4603      	mov	r3, r0
 800a3b0:	75fb      	strb	r3, [r7, #23]

  return ret;
 800a3b2:	7dfb      	ldrb	r3, [r7, #23]
}
 800a3b4:	4618      	mov	r0, r3
 800a3b6:	3718      	adds	r7, #24
 800a3b8:	46bd      	mov	sp, r7
 800a3ba:	bd80      	pop	{r7, pc}

0800a3bc <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800a3bc:	b580      	push	{r7, lr}
 800a3be:	b084      	sub	sp, #16
 800a3c0:	af00      	add	r7, sp, #0
 800a3c2:	6078      	str	r0, [r7, #4]
 800a3c4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a3c6:	2300      	movs	r3, #0
 800a3c8:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800a3ca:	683b      	ldr	r3, [r7, #0]
 800a3cc:	2b00      	cmp	r3, #0
 800a3ce:	d101      	bne.n	800a3d4 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800a3d0:	2303      	movs	r3, #3
 800a3d2:	e016      	b.n	800a402 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	683a      	ldr	r2, [r7, #0]
 800a3d8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a3e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	d00b      	beq.n	800a400 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a3ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a3f0:	f107 020e 	add.w	r2, r7, #14
 800a3f4:	4610      	mov	r0, r2
 800a3f6:	4798      	blx	r3
 800a3f8:	4602      	mov	r2, r0
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800a400:	2300      	movs	r3, #0
}
 800a402:	4618      	mov	r0, r3
 800a404:	3710      	adds	r7, #16
 800a406:	46bd      	mov	sp, r7
 800a408:	bd80      	pop	{r7, pc}

0800a40a <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800a40a:	b580      	push	{r7, lr}
 800a40c:	b082      	sub	sp, #8
 800a40e:	af00      	add	r7, sp, #0
 800a410:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800a412:	6878      	ldr	r0, [r7, #4]
 800a414:	f003 fdc6 	bl	800dfa4 <USBD_LL_Start>
 800a418:	4603      	mov	r3, r0
}
 800a41a:	4618      	mov	r0, r3
 800a41c:	3708      	adds	r7, #8
 800a41e:	46bd      	mov	sp, r7
 800a420:	bd80      	pop	{r7, pc}

0800a422 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800a422:	b480      	push	{r7}
 800a424:	b083      	sub	sp, #12
 800a426:	af00      	add	r7, sp, #0
 800a428:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a42a:	2300      	movs	r3, #0
}
 800a42c:	4618      	mov	r0, r3
 800a42e:	370c      	adds	r7, #12
 800a430:	46bd      	mov	sp, r7
 800a432:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a436:	4770      	bx	lr

0800a438 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a438:	b580      	push	{r7, lr}
 800a43a:	b084      	sub	sp, #16
 800a43c:	af00      	add	r7, sp, #0
 800a43e:	6078      	str	r0, [r7, #4]
 800a440:	460b      	mov	r3, r1
 800a442:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800a444:	2303      	movs	r3, #3
 800a446:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a44e:	2b00      	cmp	r3, #0
 800a450:	d009      	beq.n	800a466 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	78fa      	ldrb	r2, [r7, #3]
 800a45c:	4611      	mov	r1, r2
 800a45e:	6878      	ldr	r0, [r7, #4]
 800a460:	4798      	blx	r3
 800a462:	4603      	mov	r3, r0
 800a464:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800a466:	7bfb      	ldrb	r3, [r7, #15]
}
 800a468:	4618      	mov	r0, r3
 800a46a:	3710      	adds	r7, #16
 800a46c:	46bd      	mov	sp, r7
 800a46e:	bd80      	pop	{r7, pc}

0800a470 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a470:	b580      	push	{r7, lr}
 800a472:	b082      	sub	sp, #8
 800a474:	af00      	add	r7, sp, #0
 800a476:	6078      	str	r0, [r7, #4]
 800a478:	460b      	mov	r3, r1
 800a47a:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a482:	2b00      	cmp	r3, #0
 800a484:	d007      	beq.n	800a496 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a48c:	685b      	ldr	r3, [r3, #4]
 800a48e:	78fa      	ldrb	r2, [r7, #3]
 800a490:	4611      	mov	r1, r2
 800a492:	6878      	ldr	r0, [r7, #4]
 800a494:	4798      	blx	r3
  }

  return USBD_OK;
 800a496:	2300      	movs	r3, #0
}
 800a498:	4618      	mov	r0, r3
 800a49a:	3708      	adds	r7, #8
 800a49c:	46bd      	mov	sp, r7
 800a49e:	bd80      	pop	{r7, pc}

0800a4a0 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800a4a0:	b580      	push	{r7, lr}
 800a4a2:	b084      	sub	sp, #16
 800a4a4:	af00      	add	r7, sp, #0
 800a4a6:	6078      	str	r0, [r7, #4]
 800a4a8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a4b0:	6839      	ldr	r1, [r7, #0]
 800a4b2:	4618      	mov	r0, r3
 800a4b4:	f000 ff48 	bl	800b348 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	2201      	movs	r2, #1
 800a4bc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800a4c6:	461a      	mov	r2, r3
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800a4d4:	f003 031f 	and.w	r3, r3, #31
 800a4d8:	2b02      	cmp	r3, #2
 800a4da:	d01a      	beq.n	800a512 <USBD_LL_SetupStage+0x72>
 800a4dc:	2b02      	cmp	r3, #2
 800a4de:	d822      	bhi.n	800a526 <USBD_LL_SetupStage+0x86>
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	d002      	beq.n	800a4ea <USBD_LL_SetupStage+0x4a>
 800a4e4:	2b01      	cmp	r3, #1
 800a4e6:	d00a      	beq.n	800a4fe <USBD_LL_SetupStage+0x5e>
 800a4e8:	e01d      	b.n	800a526 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a4f0:	4619      	mov	r1, r3
 800a4f2:	6878      	ldr	r0, [r7, #4]
 800a4f4:	f000 f9f0 	bl	800a8d8 <USBD_StdDevReq>
 800a4f8:	4603      	mov	r3, r0
 800a4fa:	73fb      	strb	r3, [r7, #15]
      break;
 800a4fc:	e020      	b.n	800a540 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a504:	4619      	mov	r1, r3
 800a506:	6878      	ldr	r0, [r7, #4]
 800a508:	f000 fa54 	bl	800a9b4 <USBD_StdItfReq>
 800a50c:	4603      	mov	r3, r0
 800a50e:	73fb      	strb	r3, [r7, #15]
      break;
 800a510:	e016      	b.n	800a540 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a518:	4619      	mov	r1, r3
 800a51a:	6878      	ldr	r0, [r7, #4]
 800a51c:	f000 fa93 	bl	800aa46 <USBD_StdEPReq>
 800a520:	4603      	mov	r3, r0
 800a522:	73fb      	strb	r3, [r7, #15]
      break;
 800a524:	e00c      	b.n	800a540 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800a52c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800a530:	b2db      	uxtb	r3, r3
 800a532:	4619      	mov	r1, r3
 800a534:	6878      	ldr	r0, [r7, #4]
 800a536:	f003 fd95 	bl	800e064 <USBD_LL_StallEP>
 800a53a:	4603      	mov	r3, r0
 800a53c:	73fb      	strb	r3, [r7, #15]
      break;
 800a53e:	bf00      	nop
  }

  return ret;
 800a540:	7bfb      	ldrb	r3, [r7, #15]
}
 800a542:	4618      	mov	r0, r3
 800a544:	3710      	adds	r7, #16
 800a546:	46bd      	mov	sp, r7
 800a548:	bd80      	pop	{r7, pc}

0800a54a <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800a54a:	b580      	push	{r7, lr}
 800a54c:	b086      	sub	sp, #24
 800a54e:	af00      	add	r7, sp, #0
 800a550:	60f8      	str	r0, [r7, #12]
 800a552:	460b      	mov	r3, r1
 800a554:	607a      	str	r2, [r7, #4]
 800a556:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800a558:	7afb      	ldrb	r3, [r7, #11]
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	d138      	bne.n	800a5d0 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800a55e:	68fb      	ldr	r3, [r7, #12]
 800a560:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800a564:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800a566:	68fb      	ldr	r3, [r7, #12]
 800a568:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800a56c:	2b03      	cmp	r3, #3
 800a56e:	d14a      	bne.n	800a606 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800a570:	693b      	ldr	r3, [r7, #16]
 800a572:	689a      	ldr	r2, [r3, #8]
 800a574:	693b      	ldr	r3, [r7, #16]
 800a576:	68db      	ldr	r3, [r3, #12]
 800a578:	429a      	cmp	r2, r3
 800a57a:	d913      	bls.n	800a5a4 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800a57c:	693b      	ldr	r3, [r7, #16]
 800a57e:	689a      	ldr	r2, [r3, #8]
 800a580:	693b      	ldr	r3, [r7, #16]
 800a582:	68db      	ldr	r3, [r3, #12]
 800a584:	1ad2      	subs	r2, r2, r3
 800a586:	693b      	ldr	r3, [r7, #16]
 800a588:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800a58a:	693b      	ldr	r3, [r7, #16]
 800a58c:	68da      	ldr	r2, [r3, #12]
 800a58e:	693b      	ldr	r3, [r7, #16]
 800a590:	689b      	ldr	r3, [r3, #8]
 800a592:	4293      	cmp	r3, r2
 800a594:	bf28      	it	cs
 800a596:	4613      	movcs	r3, r2
 800a598:	461a      	mov	r2, r3
 800a59a:	6879      	ldr	r1, [r7, #4]
 800a59c:	68f8      	ldr	r0, [r7, #12]
 800a59e:	f000 ffc7 	bl	800b530 <USBD_CtlContinueRx>
 800a5a2:	e030      	b.n	800a606 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a5a4:	68fb      	ldr	r3, [r7, #12]
 800a5a6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a5aa:	b2db      	uxtb	r3, r3
 800a5ac:	2b03      	cmp	r3, #3
 800a5ae:	d10b      	bne.n	800a5c8 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800a5b0:	68fb      	ldr	r3, [r7, #12]
 800a5b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a5b6:	691b      	ldr	r3, [r3, #16]
 800a5b8:	2b00      	cmp	r3, #0
 800a5ba:	d005      	beq.n	800a5c8 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800a5bc:	68fb      	ldr	r3, [r7, #12]
 800a5be:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a5c2:	691b      	ldr	r3, [r3, #16]
 800a5c4:	68f8      	ldr	r0, [r7, #12]
 800a5c6:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800a5c8:	68f8      	ldr	r0, [r7, #12]
 800a5ca:	f000 ffc2 	bl	800b552 <USBD_CtlSendStatus>
 800a5ce:	e01a      	b.n	800a606 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a5d0:	68fb      	ldr	r3, [r7, #12]
 800a5d2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a5d6:	b2db      	uxtb	r3, r3
 800a5d8:	2b03      	cmp	r3, #3
 800a5da:	d114      	bne.n	800a606 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800a5dc:	68fb      	ldr	r3, [r7, #12]
 800a5de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a5e2:	699b      	ldr	r3, [r3, #24]
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	d00e      	beq.n	800a606 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800a5e8:	68fb      	ldr	r3, [r7, #12]
 800a5ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a5ee:	699b      	ldr	r3, [r3, #24]
 800a5f0:	7afa      	ldrb	r2, [r7, #11]
 800a5f2:	4611      	mov	r1, r2
 800a5f4:	68f8      	ldr	r0, [r7, #12]
 800a5f6:	4798      	blx	r3
 800a5f8:	4603      	mov	r3, r0
 800a5fa:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800a5fc:	7dfb      	ldrb	r3, [r7, #23]
 800a5fe:	2b00      	cmp	r3, #0
 800a600:	d001      	beq.n	800a606 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800a602:	7dfb      	ldrb	r3, [r7, #23]
 800a604:	e000      	b.n	800a608 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800a606:	2300      	movs	r3, #0
}
 800a608:	4618      	mov	r0, r3
 800a60a:	3718      	adds	r7, #24
 800a60c:	46bd      	mov	sp, r7
 800a60e:	bd80      	pop	{r7, pc}

0800a610 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800a610:	b580      	push	{r7, lr}
 800a612:	b086      	sub	sp, #24
 800a614:	af00      	add	r7, sp, #0
 800a616:	60f8      	str	r0, [r7, #12]
 800a618:	460b      	mov	r3, r1
 800a61a:	607a      	str	r2, [r7, #4]
 800a61c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800a61e:	7afb      	ldrb	r3, [r7, #11]
 800a620:	2b00      	cmp	r3, #0
 800a622:	d16b      	bne.n	800a6fc <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800a624:	68fb      	ldr	r3, [r7, #12]
 800a626:	3314      	adds	r3, #20
 800a628:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800a62a:	68fb      	ldr	r3, [r7, #12]
 800a62c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800a630:	2b02      	cmp	r3, #2
 800a632:	d156      	bne.n	800a6e2 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800a634:	693b      	ldr	r3, [r7, #16]
 800a636:	689a      	ldr	r2, [r3, #8]
 800a638:	693b      	ldr	r3, [r7, #16]
 800a63a:	68db      	ldr	r3, [r3, #12]
 800a63c:	429a      	cmp	r2, r3
 800a63e:	d914      	bls.n	800a66a <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800a640:	693b      	ldr	r3, [r7, #16]
 800a642:	689a      	ldr	r2, [r3, #8]
 800a644:	693b      	ldr	r3, [r7, #16]
 800a646:	68db      	ldr	r3, [r3, #12]
 800a648:	1ad2      	subs	r2, r2, r3
 800a64a:	693b      	ldr	r3, [r7, #16]
 800a64c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800a64e:	693b      	ldr	r3, [r7, #16]
 800a650:	689b      	ldr	r3, [r3, #8]
 800a652:	461a      	mov	r2, r3
 800a654:	6879      	ldr	r1, [r7, #4]
 800a656:	68f8      	ldr	r0, [r7, #12]
 800a658:	f000 ff3c 	bl	800b4d4 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a65c:	2300      	movs	r3, #0
 800a65e:	2200      	movs	r2, #0
 800a660:	2100      	movs	r1, #0
 800a662:	68f8      	ldr	r0, [r7, #12]
 800a664:	f003 fda8 	bl	800e1b8 <USBD_LL_PrepareReceive>
 800a668:	e03b      	b.n	800a6e2 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800a66a:	693b      	ldr	r3, [r7, #16]
 800a66c:	68da      	ldr	r2, [r3, #12]
 800a66e:	693b      	ldr	r3, [r7, #16]
 800a670:	689b      	ldr	r3, [r3, #8]
 800a672:	429a      	cmp	r2, r3
 800a674:	d11c      	bne.n	800a6b0 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800a676:	693b      	ldr	r3, [r7, #16]
 800a678:	685a      	ldr	r2, [r3, #4]
 800a67a:	693b      	ldr	r3, [r7, #16]
 800a67c:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800a67e:	429a      	cmp	r2, r3
 800a680:	d316      	bcc.n	800a6b0 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800a682:	693b      	ldr	r3, [r7, #16]
 800a684:	685a      	ldr	r2, [r3, #4]
 800a686:	68fb      	ldr	r3, [r7, #12]
 800a688:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800a68c:	429a      	cmp	r2, r3
 800a68e:	d20f      	bcs.n	800a6b0 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800a690:	2200      	movs	r2, #0
 800a692:	2100      	movs	r1, #0
 800a694:	68f8      	ldr	r0, [r7, #12]
 800a696:	f000 ff1d 	bl	800b4d4 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800a69a:	68fb      	ldr	r3, [r7, #12]
 800a69c:	2200      	movs	r2, #0
 800a69e:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a6a2:	2300      	movs	r3, #0
 800a6a4:	2200      	movs	r2, #0
 800a6a6:	2100      	movs	r1, #0
 800a6a8:	68f8      	ldr	r0, [r7, #12]
 800a6aa:	f003 fd85 	bl	800e1b8 <USBD_LL_PrepareReceive>
 800a6ae:	e018      	b.n	800a6e2 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a6b0:	68fb      	ldr	r3, [r7, #12]
 800a6b2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a6b6:	b2db      	uxtb	r3, r3
 800a6b8:	2b03      	cmp	r3, #3
 800a6ba:	d10b      	bne.n	800a6d4 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800a6bc:	68fb      	ldr	r3, [r7, #12]
 800a6be:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a6c2:	68db      	ldr	r3, [r3, #12]
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	d005      	beq.n	800a6d4 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800a6c8:	68fb      	ldr	r3, [r7, #12]
 800a6ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a6ce:	68db      	ldr	r3, [r3, #12]
 800a6d0:	68f8      	ldr	r0, [r7, #12]
 800a6d2:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800a6d4:	2180      	movs	r1, #128	@ 0x80
 800a6d6:	68f8      	ldr	r0, [r7, #12]
 800a6d8:	f003 fcc4 	bl	800e064 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800a6dc:	68f8      	ldr	r0, [r7, #12]
 800a6de:	f000 ff4b 	bl	800b578 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800a6e8:	2b01      	cmp	r3, #1
 800a6ea:	d122      	bne.n	800a732 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800a6ec:	68f8      	ldr	r0, [r7, #12]
 800a6ee:	f7ff fe98 	bl	800a422 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800a6f2:	68fb      	ldr	r3, [r7, #12]
 800a6f4:	2200      	movs	r2, #0
 800a6f6:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800a6fa:	e01a      	b.n	800a732 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a6fc:	68fb      	ldr	r3, [r7, #12]
 800a6fe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a702:	b2db      	uxtb	r3, r3
 800a704:	2b03      	cmp	r3, #3
 800a706:	d114      	bne.n	800a732 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800a708:	68fb      	ldr	r3, [r7, #12]
 800a70a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a70e:	695b      	ldr	r3, [r3, #20]
 800a710:	2b00      	cmp	r3, #0
 800a712:	d00e      	beq.n	800a732 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800a714:	68fb      	ldr	r3, [r7, #12]
 800a716:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a71a:	695b      	ldr	r3, [r3, #20]
 800a71c:	7afa      	ldrb	r2, [r7, #11]
 800a71e:	4611      	mov	r1, r2
 800a720:	68f8      	ldr	r0, [r7, #12]
 800a722:	4798      	blx	r3
 800a724:	4603      	mov	r3, r0
 800a726:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800a728:	7dfb      	ldrb	r3, [r7, #23]
 800a72a:	2b00      	cmp	r3, #0
 800a72c:	d001      	beq.n	800a732 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800a72e:	7dfb      	ldrb	r3, [r7, #23]
 800a730:	e000      	b.n	800a734 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800a732:	2300      	movs	r3, #0
}
 800a734:	4618      	mov	r0, r3
 800a736:	3718      	adds	r7, #24
 800a738:	46bd      	mov	sp, r7
 800a73a:	bd80      	pop	{r7, pc}

0800a73c <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800a73c:	b580      	push	{r7, lr}
 800a73e:	b082      	sub	sp, #8
 800a740:	af00      	add	r7, sp, #0
 800a742:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	2201      	movs	r2, #1
 800a748:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	2200      	movs	r2, #0
 800a750:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	2200      	movs	r2, #0
 800a758:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	2200      	movs	r2, #0
 800a75e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a768:	2b00      	cmp	r3, #0
 800a76a:	d101      	bne.n	800a770 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800a76c:	2303      	movs	r3, #3
 800a76e:	e02f      	b.n	800a7d0 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a776:	2b00      	cmp	r3, #0
 800a778:	d00f      	beq.n	800a79a <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a780:	685b      	ldr	r3, [r3, #4]
 800a782:	2b00      	cmp	r3, #0
 800a784:	d009      	beq.n	800a79a <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a78c:	685b      	ldr	r3, [r3, #4]
 800a78e:	687a      	ldr	r2, [r7, #4]
 800a790:	6852      	ldr	r2, [r2, #4]
 800a792:	b2d2      	uxtb	r2, r2
 800a794:	4611      	mov	r1, r2
 800a796:	6878      	ldr	r0, [r7, #4]
 800a798:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a79a:	2340      	movs	r3, #64	@ 0x40
 800a79c:	2200      	movs	r2, #0
 800a79e:	2100      	movs	r1, #0
 800a7a0:	6878      	ldr	r0, [r7, #4]
 800a7a2:	f003 fc1a 	bl	800dfda <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	2201      	movs	r2, #1
 800a7aa:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	2240      	movs	r2, #64	@ 0x40
 800a7b2:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a7b6:	2340      	movs	r3, #64	@ 0x40
 800a7b8:	2200      	movs	r2, #0
 800a7ba:	2180      	movs	r1, #128	@ 0x80
 800a7bc:	6878      	ldr	r0, [r7, #4]
 800a7be:	f003 fc0c 	bl	800dfda <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	2201      	movs	r2, #1
 800a7c6:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	2240      	movs	r2, #64	@ 0x40
 800a7cc:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800a7ce:	2300      	movs	r3, #0
}
 800a7d0:	4618      	mov	r0, r3
 800a7d2:	3708      	adds	r7, #8
 800a7d4:	46bd      	mov	sp, r7
 800a7d6:	bd80      	pop	{r7, pc}

0800a7d8 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800a7d8:	b480      	push	{r7}
 800a7da:	b083      	sub	sp, #12
 800a7dc:	af00      	add	r7, sp, #0
 800a7de:	6078      	str	r0, [r7, #4]
 800a7e0:	460b      	mov	r3, r1
 800a7e2:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	78fa      	ldrb	r2, [r7, #3]
 800a7e8:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800a7ea:	2300      	movs	r3, #0
}
 800a7ec:	4618      	mov	r0, r3
 800a7ee:	370c      	adds	r7, #12
 800a7f0:	46bd      	mov	sp, r7
 800a7f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7f6:	4770      	bx	lr

0800a7f8 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800a7f8:	b480      	push	{r7}
 800a7fa:	b083      	sub	sp, #12
 800a7fc:	af00      	add	r7, sp, #0
 800a7fe:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a806:	b2da      	uxtb	r2, r3
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	2204      	movs	r2, #4
 800a812:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800a816:	2300      	movs	r3, #0
}
 800a818:	4618      	mov	r0, r3
 800a81a:	370c      	adds	r7, #12
 800a81c:	46bd      	mov	sp, r7
 800a81e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a822:	4770      	bx	lr

0800a824 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800a824:	b480      	push	{r7}
 800a826:	b083      	sub	sp, #12
 800a828:	af00      	add	r7, sp, #0
 800a82a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a832:	b2db      	uxtb	r3, r3
 800a834:	2b04      	cmp	r3, #4
 800a836:	d106      	bne.n	800a846 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800a83e:	b2da      	uxtb	r2, r3
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800a846:	2300      	movs	r3, #0
}
 800a848:	4618      	mov	r0, r3
 800a84a:	370c      	adds	r7, #12
 800a84c:	46bd      	mov	sp, r7
 800a84e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a852:	4770      	bx	lr

0800a854 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800a854:	b580      	push	{r7, lr}
 800a856:	b082      	sub	sp, #8
 800a858:	af00      	add	r7, sp, #0
 800a85a:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a862:	2b00      	cmp	r3, #0
 800a864:	d101      	bne.n	800a86a <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800a866:	2303      	movs	r3, #3
 800a868:	e012      	b.n	800a890 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a870:	b2db      	uxtb	r3, r3
 800a872:	2b03      	cmp	r3, #3
 800a874:	d10b      	bne.n	800a88e <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a87c:	69db      	ldr	r3, [r3, #28]
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d005      	beq.n	800a88e <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a888:	69db      	ldr	r3, [r3, #28]
 800a88a:	6878      	ldr	r0, [r7, #4]
 800a88c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a88e:	2300      	movs	r3, #0
}
 800a890:	4618      	mov	r0, r3
 800a892:	3708      	adds	r7, #8
 800a894:	46bd      	mov	sp, r7
 800a896:	bd80      	pop	{r7, pc}

0800a898 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800a898:	b480      	push	{r7}
 800a89a:	b087      	sub	sp, #28
 800a89c:	af00      	add	r7, sp, #0
 800a89e:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800a8a4:	697b      	ldr	r3, [r7, #20]
 800a8a6:	781b      	ldrb	r3, [r3, #0]
 800a8a8:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800a8aa:	697b      	ldr	r3, [r7, #20]
 800a8ac:	3301      	adds	r3, #1
 800a8ae:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800a8b0:	697b      	ldr	r3, [r7, #20]
 800a8b2:	781b      	ldrb	r3, [r3, #0]
 800a8b4:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800a8b6:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800a8ba:	021b      	lsls	r3, r3, #8
 800a8bc:	b21a      	sxth	r2, r3
 800a8be:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800a8c2:	4313      	orrs	r3, r2
 800a8c4:	b21b      	sxth	r3, r3
 800a8c6:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800a8c8:	89fb      	ldrh	r3, [r7, #14]
}
 800a8ca:	4618      	mov	r0, r3
 800a8cc:	371c      	adds	r7, #28
 800a8ce:	46bd      	mov	sp, r7
 800a8d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8d4:	4770      	bx	lr
	...

0800a8d8 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a8d8:	b580      	push	{r7, lr}
 800a8da:	b084      	sub	sp, #16
 800a8dc:	af00      	add	r7, sp, #0
 800a8de:	6078      	str	r0, [r7, #4]
 800a8e0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a8e2:	2300      	movs	r3, #0
 800a8e4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a8e6:	683b      	ldr	r3, [r7, #0]
 800a8e8:	781b      	ldrb	r3, [r3, #0]
 800a8ea:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a8ee:	2b40      	cmp	r3, #64	@ 0x40
 800a8f0:	d005      	beq.n	800a8fe <USBD_StdDevReq+0x26>
 800a8f2:	2b40      	cmp	r3, #64	@ 0x40
 800a8f4:	d853      	bhi.n	800a99e <USBD_StdDevReq+0xc6>
 800a8f6:	2b00      	cmp	r3, #0
 800a8f8:	d00b      	beq.n	800a912 <USBD_StdDevReq+0x3a>
 800a8fa:	2b20      	cmp	r3, #32
 800a8fc:	d14f      	bne.n	800a99e <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a904:	689b      	ldr	r3, [r3, #8]
 800a906:	6839      	ldr	r1, [r7, #0]
 800a908:	6878      	ldr	r0, [r7, #4]
 800a90a:	4798      	blx	r3
 800a90c:	4603      	mov	r3, r0
 800a90e:	73fb      	strb	r3, [r7, #15]
      break;
 800a910:	e04a      	b.n	800a9a8 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a912:	683b      	ldr	r3, [r7, #0]
 800a914:	785b      	ldrb	r3, [r3, #1]
 800a916:	2b09      	cmp	r3, #9
 800a918:	d83b      	bhi.n	800a992 <USBD_StdDevReq+0xba>
 800a91a:	a201      	add	r2, pc, #4	@ (adr r2, 800a920 <USBD_StdDevReq+0x48>)
 800a91c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a920:	0800a975 	.word	0x0800a975
 800a924:	0800a989 	.word	0x0800a989
 800a928:	0800a993 	.word	0x0800a993
 800a92c:	0800a97f 	.word	0x0800a97f
 800a930:	0800a993 	.word	0x0800a993
 800a934:	0800a953 	.word	0x0800a953
 800a938:	0800a949 	.word	0x0800a949
 800a93c:	0800a993 	.word	0x0800a993
 800a940:	0800a96b 	.word	0x0800a96b
 800a944:	0800a95d 	.word	0x0800a95d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800a948:	6839      	ldr	r1, [r7, #0]
 800a94a:	6878      	ldr	r0, [r7, #4]
 800a94c:	f000 f9de 	bl	800ad0c <USBD_GetDescriptor>
          break;
 800a950:	e024      	b.n	800a99c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800a952:	6839      	ldr	r1, [r7, #0]
 800a954:	6878      	ldr	r0, [r7, #4]
 800a956:	f000 fb6d 	bl	800b034 <USBD_SetAddress>
          break;
 800a95a:	e01f      	b.n	800a99c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800a95c:	6839      	ldr	r1, [r7, #0]
 800a95e:	6878      	ldr	r0, [r7, #4]
 800a960:	f000 fbac 	bl	800b0bc <USBD_SetConfig>
 800a964:	4603      	mov	r3, r0
 800a966:	73fb      	strb	r3, [r7, #15]
          break;
 800a968:	e018      	b.n	800a99c <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800a96a:	6839      	ldr	r1, [r7, #0]
 800a96c:	6878      	ldr	r0, [r7, #4]
 800a96e:	f000 fc4b 	bl	800b208 <USBD_GetConfig>
          break;
 800a972:	e013      	b.n	800a99c <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800a974:	6839      	ldr	r1, [r7, #0]
 800a976:	6878      	ldr	r0, [r7, #4]
 800a978:	f000 fc7c 	bl	800b274 <USBD_GetStatus>
          break;
 800a97c:	e00e      	b.n	800a99c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800a97e:	6839      	ldr	r1, [r7, #0]
 800a980:	6878      	ldr	r0, [r7, #4]
 800a982:	f000 fcab 	bl	800b2dc <USBD_SetFeature>
          break;
 800a986:	e009      	b.n	800a99c <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800a988:	6839      	ldr	r1, [r7, #0]
 800a98a:	6878      	ldr	r0, [r7, #4]
 800a98c:	f000 fcba 	bl	800b304 <USBD_ClrFeature>
          break;
 800a990:	e004      	b.n	800a99c <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800a992:	6839      	ldr	r1, [r7, #0]
 800a994:	6878      	ldr	r0, [r7, #4]
 800a996:	f000 fd11 	bl	800b3bc <USBD_CtlError>
          break;
 800a99a:	bf00      	nop
      }
      break;
 800a99c:	e004      	b.n	800a9a8 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800a99e:	6839      	ldr	r1, [r7, #0]
 800a9a0:	6878      	ldr	r0, [r7, #4]
 800a9a2:	f000 fd0b 	bl	800b3bc <USBD_CtlError>
      break;
 800a9a6:	bf00      	nop
  }

  return ret;
 800a9a8:	7bfb      	ldrb	r3, [r7, #15]
}
 800a9aa:	4618      	mov	r0, r3
 800a9ac:	3710      	adds	r7, #16
 800a9ae:	46bd      	mov	sp, r7
 800a9b0:	bd80      	pop	{r7, pc}
 800a9b2:	bf00      	nop

0800a9b4 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a9b4:	b580      	push	{r7, lr}
 800a9b6:	b084      	sub	sp, #16
 800a9b8:	af00      	add	r7, sp, #0
 800a9ba:	6078      	str	r0, [r7, #4]
 800a9bc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a9be:	2300      	movs	r3, #0
 800a9c0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a9c2:	683b      	ldr	r3, [r7, #0]
 800a9c4:	781b      	ldrb	r3, [r3, #0]
 800a9c6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a9ca:	2b40      	cmp	r3, #64	@ 0x40
 800a9cc:	d005      	beq.n	800a9da <USBD_StdItfReq+0x26>
 800a9ce:	2b40      	cmp	r3, #64	@ 0x40
 800a9d0:	d82f      	bhi.n	800aa32 <USBD_StdItfReq+0x7e>
 800a9d2:	2b00      	cmp	r3, #0
 800a9d4:	d001      	beq.n	800a9da <USBD_StdItfReq+0x26>
 800a9d6:	2b20      	cmp	r3, #32
 800a9d8:	d12b      	bne.n	800aa32 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a9e0:	b2db      	uxtb	r3, r3
 800a9e2:	3b01      	subs	r3, #1
 800a9e4:	2b02      	cmp	r3, #2
 800a9e6:	d81d      	bhi.n	800aa24 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800a9e8:	683b      	ldr	r3, [r7, #0]
 800a9ea:	889b      	ldrh	r3, [r3, #4]
 800a9ec:	b2db      	uxtb	r3, r3
 800a9ee:	2b01      	cmp	r3, #1
 800a9f0:	d813      	bhi.n	800aa1a <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a9f8:	689b      	ldr	r3, [r3, #8]
 800a9fa:	6839      	ldr	r1, [r7, #0]
 800a9fc:	6878      	ldr	r0, [r7, #4]
 800a9fe:	4798      	blx	r3
 800aa00:	4603      	mov	r3, r0
 800aa02:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800aa04:	683b      	ldr	r3, [r7, #0]
 800aa06:	88db      	ldrh	r3, [r3, #6]
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	d110      	bne.n	800aa2e <USBD_StdItfReq+0x7a>
 800aa0c:	7bfb      	ldrb	r3, [r7, #15]
 800aa0e:	2b00      	cmp	r3, #0
 800aa10:	d10d      	bne.n	800aa2e <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800aa12:	6878      	ldr	r0, [r7, #4]
 800aa14:	f000 fd9d 	bl	800b552 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800aa18:	e009      	b.n	800aa2e <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800aa1a:	6839      	ldr	r1, [r7, #0]
 800aa1c:	6878      	ldr	r0, [r7, #4]
 800aa1e:	f000 fccd 	bl	800b3bc <USBD_CtlError>
          break;
 800aa22:	e004      	b.n	800aa2e <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800aa24:	6839      	ldr	r1, [r7, #0]
 800aa26:	6878      	ldr	r0, [r7, #4]
 800aa28:	f000 fcc8 	bl	800b3bc <USBD_CtlError>
          break;
 800aa2c:	e000      	b.n	800aa30 <USBD_StdItfReq+0x7c>
          break;
 800aa2e:	bf00      	nop
      }
      break;
 800aa30:	e004      	b.n	800aa3c <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800aa32:	6839      	ldr	r1, [r7, #0]
 800aa34:	6878      	ldr	r0, [r7, #4]
 800aa36:	f000 fcc1 	bl	800b3bc <USBD_CtlError>
      break;
 800aa3a:	bf00      	nop
  }

  return ret;
 800aa3c:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa3e:	4618      	mov	r0, r3
 800aa40:	3710      	adds	r7, #16
 800aa42:	46bd      	mov	sp, r7
 800aa44:	bd80      	pop	{r7, pc}

0800aa46 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aa46:	b580      	push	{r7, lr}
 800aa48:	b084      	sub	sp, #16
 800aa4a:	af00      	add	r7, sp, #0
 800aa4c:	6078      	str	r0, [r7, #4]
 800aa4e:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800aa50:	2300      	movs	r3, #0
 800aa52:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800aa54:	683b      	ldr	r3, [r7, #0]
 800aa56:	889b      	ldrh	r3, [r3, #4]
 800aa58:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800aa5a:	683b      	ldr	r3, [r7, #0]
 800aa5c:	781b      	ldrb	r3, [r3, #0]
 800aa5e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800aa62:	2b40      	cmp	r3, #64	@ 0x40
 800aa64:	d007      	beq.n	800aa76 <USBD_StdEPReq+0x30>
 800aa66:	2b40      	cmp	r3, #64	@ 0x40
 800aa68:	f200 8145 	bhi.w	800acf6 <USBD_StdEPReq+0x2b0>
 800aa6c:	2b00      	cmp	r3, #0
 800aa6e:	d00c      	beq.n	800aa8a <USBD_StdEPReq+0x44>
 800aa70:	2b20      	cmp	r3, #32
 800aa72:	f040 8140 	bne.w	800acf6 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aa7c:	689b      	ldr	r3, [r3, #8]
 800aa7e:	6839      	ldr	r1, [r7, #0]
 800aa80:	6878      	ldr	r0, [r7, #4]
 800aa82:	4798      	blx	r3
 800aa84:	4603      	mov	r3, r0
 800aa86:	73fb      	strb	r3, [r7, #15]
      break;
 800aa88:	e13a      	b.n	800ad00 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800aa8a:	683b      	ldr	r3, [r7, #0]
 800aa8c:	785b      	ldrb	r3, [r3, #1]
 800aa8e:	2b03      	cmp	r3, #3
 800aa90:	d007      	beq.n	800aaa2 <USBD_StdEPReq+0x5c>
 800aa92:	2b03      	cmp	r3, #3
 800aa94:	f300 8129 	bgt.w	800acea <USBD_StdEPReq+0x2a4>
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	d07f      	beq.n	800ab9c <USBD_StdEPReq+0x156>
 800aa9c:	2b01      	cmp	r3, #1
 800aa9e:	d03c      	beq.n	800ab1a <USBD_StdEPReq+0xd4>
 800aaa0:	e123      	b.n	800acea <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800aaa8:	b2db      	uxtb	r3, r3
 800aaaa:	2b02      	cmp	r3, #2
 800aaac:	d002      	beq.n	800aab4 <USBD_StdEPReq+0x6e>
 800aaae:	2b03      	cmp	r3, #3
 800aab0:	d016      	beq.n	800aae0 <USBD_StdEPReq+0x9a>
 800aab2:	e02c      	b.n	800ab0e <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800aab4:	7bbb      	ldrb	r3, [r7, #14]
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	d00d      	beq.n	800aad6 <USBD_StdEPReq+0x90>
 800aaba:	7bbb      	ldrb	r3, [r7, #14]
 800aabc:	2b80      	cmp	r3, #128	@ 0x80
 800aabe:	d00a      	beq.n	800aad6 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800aac0:	7bbb      	ldrb	r3, [r7, #14]
 800aac2:	4619      	mov	r1, r3
 800aac4:	6878      	ldr	r0, [r7, #4]
 800aac6:	f003 facd 	bl	800e064 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800aaca:	2180      	movs	r1, #128	@ 0x80
 800aacc:	6878      	ldr	r0, [r7, #4]
 800aace:	f003 fac9 	bl	800e064 <USBD_LL_StallEP>
 800aad2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800aad4:	e020      	b.n	800ab18 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800aad6:	6839      	ldr	r1, [r7, #0]
 800aad8:	6878      	ldr	r0, [r7, #4]
 800aada:	f000 fc6f 	bl	800b3bc <USBD_CtlError>
              break;
 800aade:	e01b      	b.n	800ab18 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800aae0:	683b      	ldr	r3, [r7, #0]
 800aae2:	885b      	ldrh	r3, [r3, #2]
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	d10e      	bne.n	800ab06 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800aae8:	7bbb      	ldrb	r3, [r7, #14]
 800aaea:	2b00      	cmp	r3, #0
 800aaec:	d00b      	beq.n	800ab06 <USBD_StdEPReq+0xc0>
 800aaee:	7bbb      	ldrb	r3, [r7, #14]
 800aaf0:	2b80      	cmp	r3, #128	@ 0x80
 800aaf2:	d008      	beq.n	800ab06 <USBD_StdEPReq+0xc0>
 800aaf4:	683b      	ldr	r3, [r7, #0]
 800aaf6:	88db      	ldrh	r3, [r3, #6]
 800aaf8:	2b00      	cmp	r3, #0
 800aafa:	d104      	bne.n	800ab06 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800aafc:	7bbb      	ldrb	r3, [r7, #14]
 800aafe:	4619      	mov	r1, r3
 800ab00:	6878      	ldr	r0, [r7, #4]
 800ab02:	f003 faaf 	bl	800e064 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800ab06:	6878      	ldr	r0, [r7, #4]
 800ab08:	f000 fd23 	bl	800b552 <USBD_CtlSendStatus>

              break;
 800ab0c:	e004      	b.n	800ab18 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800ab0e:	6839      	ldr	r1, [r7, #0]
 800ab10:	6878      	ldr	r0, [r7, #4]
 800ab12:	f000 fc53 	bl	800b3bc <USBD_CtlError>
              break;
 800ab16:	bf00      	nop
          }
          break;
 800ab18:	e0ec      	b.n	800acf4 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ab20:	b2db      	uxtb	r3, r3
 800ab22:	2b02      	cmp	r3, #2
 800ab24:	d002      	beq.n	800ab2c <USBD_StdEPReq+0xe6>
 800ab26:	2b03      	cmp	r3, #3
 800ab28:	d016      	beq.n	800ab58 <USBD_StdEPReq+0x112>
 800ab2a:	e030      	b.n	800ab8e <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ab2c:	7bbb      	ldrb	r3, [r7, #14]
 800ab2e:	2b00      	cmp	r3, #0
 800ab30:	d00d      	beq.n	800ab4e <USBD_StdEPReq+0x108>
 800ab32:	7bbb      	ldrb	r3, [r7, #14]
 800ab34:	2b80      	cmp	r3, #128	@ 0x80
 800ab36:	d00a      	beq.n	800ab4e <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800ab38:	7bbb      	ldrb	r3, [r7, #14]
 800ab3a:	4619      	mov	r1, r3
 800ab3c:	6878      	ldr	r0, [r7, #4]
 800ab3e:	f003 fa91 	bl	800e064 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800ab42:	2180      	movs	r1, #128	@ 0x80
 800ab44:	6878      	ldr	r0, [r7, #4]
 800ab46:	f003 fa8d 	bl	800e064 <USBD_LL_StallEP>
 800ab4a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800ab4c:	e025      	b.n	800ab9a <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800ab4e:	6839      	ldr	r1, [r7, #0]
 800ab50:	6878      	ldr	r0, [r7, #4]
 800ab52:	f000 fc33 	bl	800b3bc <USBD_CtlError>
              break;
 800ab56:	e020      	b.n	800ab9a <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800ab58:	683b      	ldr	r3, [r7, #0]
 800ab5a:	885b      	ldrh	r3, [r3, #2]
 800ab5c:	2b00      	cmp	r3, #0
 800ab5e:	d11b      	bne.n	800ab98 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800ab60:	7bbb      	ldrb	r3, [r7, #14]
 800ab62:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ab66:	2b00      	cmp	r3, #0
 800ab68:	d004      	beq.n	800ab74 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800ab6a:	7bbb      	ldrb	r3, [r7, #14]
 800ab6c:	4619      	mov	r1, r3
 800ab6e:	6878      	ldr	r0, [r7, #4]
 800ab70:	f003 fa97 	bl	800e0a2 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800ab74:	6878      	ldr	r0, [r7, #4]
 800ab76:	f000 fcec 	bl	800b552 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ab80:	689b      	ldr	r3, [r3, #8]
 800ab82:	6839      	ldr	r1, [r7, #0]
 800ab84:	6878      	ldr	r0, [r7, #4]
 800ab86:	4798      	blx	r3
 800ab88:	4603      	mov	r3, r0
 800ab8a:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800ab8c:	e004      	b.n	800ab98 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800ab8e:	6839      	ldr	r1, [r7, #0]
 800ab90:	6878      	ldr	r0, [r7, #4]
 800ab92:	f000 fc13 	bl	800b3bc <USBD_CtlError>
              break;
 800ab96:	e000      	b.n	800ab9a <USBD_StdEPReq+0x154>
              break;
 800ab98:	bf00      	nop
          }
          break;
 800ab9a:	e0ab      	b.n	800acf4 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800aba2:	b2db      	uxtb	r3, r3
 800aba4:	2b02      	cmp	r3, #2
 800aba6:	d002      	beq.n	800abae <USBD_StdEPReq+0x168>
 800aba8:	2b03      	cmp	r3, #3
 800abaa:	d032      	beq.n	800ac12 <USBD_StdEPReq+0x1cc>
 800abac:	e097      	b.n	800acde <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800abae:	7bbb      	ldrb	r3, [r7, #14]
 800abb0:	2b00      	cmp	r3, #0
 800abb2:	d007      	beq.n	800abc4 <USBD_StdEPReq+0x17e>
 800abb4:	7bbb      	ldrb	r3, [r7, #14]
 800abb6:	2b80      	cmp	r3, #128	@ 0x80
 800abb8:	d004      	beq.n	800abc4 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800abba:	6839      	ldr	r1, [r7, #0]
 800abbc:	6878      	ldr	r0, [r7, #4]
 800abbe:	f000 fbfd 	bl	800b3bc <USBD_CtlError>
                break;
 800abc2:	e091      	b.n	800ace8 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800abc4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800abc8:	2b00      	cmp	r3, #0
 800abca:	da0b      	bge.n	800abe4 <USBD_StdEPReq+0x19e>
 800abcc:	7bbb      	ldrb	r3, [r7, #14]
 800abce:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800abd2:	4613      	mov	r3, r2
 800abd4:	009b      	lsls	r3, r3, #2
 800abd6:	4413      	add	r3, r2
 800abd8:	009b      	lsls	r3, r3, #2
 800abda:	3310      	adds	r3, #16
 800abdc:	687a      	ldr	r2, [r7, #4]
 800abde:	4413      	add	r3, r2
 800abe0:	3304      	adds	r3, #4
 800abe2:	e00b      	b.n	800abfc <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800abe4:	7bbb      	ldrb	r3, [r7, #14]
 800abe6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800abea:	4613      	mov	r3, r2
 800abec:	009b      	lsls	r3, r3, #2
 800abee:	4413      	add	r3, r2
 800abf0:	009b      	lsls	r3, r3, #2
 800abf2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800abf6:	687a      	ldr	r2, [r7, #4]
 800abf8:	4413      	add	r3, r2
 800abfa:	3304      	adds	r3, #4
 800abfc:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800abfe:	68bb      	ldr	r3, [r7, #8]
 800ac00:	2200      	movs	r2, #0
 800ac02:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800ac04:	68bb      	ldr	r3, [r7, #8]
 800ac06:	2202      	movs	r2, #2
 800ac08:	4619      	mov	r1, r3
 800ac0a:	6878      	ldr	r0, [r7, #4]
 800ac0c:	f000 fc47 	bl	800b49e <USBD_CtlSendData>
              break;
 800ac10:	e06a      	b.n	800ace8 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800ac12:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ac16:	2b00      	cmp	r3, #0
 800ac18:	da11      	bge.n	800ac3e <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800ac1a:	7bbb      	ldrb	r3, [r7, #14]
 800ac1c:	f003 020f 	and.w	r2, r3, #15
 800ac20:	6879      	ldr	r1, [r7, #4]
 800ac22:	4613      	mov	r3, r2
 800ac24:	009b      	lsls	r3, r3, #2
 800ac26:	4413      	add	r3, r2
 800ac28:	009b      	lsls	r3, r3, #2
 800ac2a:	440b      	add	r3, r1
 800ac2c:	3324      	adds	r3, #36	@ 0x24
 800ac2e:	881b      	ldrh	r3, [r3, #0]
 800ac30:	2b00      	cmp	r3, #0
 800ac32:	d117      	bne.n	800ac64 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800ac34:	6839      	ldr	r1, [r7, #0]
 800ac36:	6878      	ldr	r0, [r7, #4]
 800ac38:	f000 fbc0 	bl	800b3bc <USBD_CtlError>
                  break;
 800ac3c:	e054      	b.n	800ace8 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800ac3e:	7bbb      	ldrb	r3, [r7, #14]
 800ac40:	f003 020f 	and.w	r2, r3, #15
 800ac44:	6879      	ldr	r1, [r7, #4]
 800ac46:	4613      	mov	r3, r2
 800ac48:	009b      	lsls	r3, r3, #2
 800ac4a:	4413      	add	r3, r2
 800ac4c:	009b      	lsls	r3, r3, #2
 800ac4e:	440b      	add	r3, r1
 800ac50:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800ac54:	881b      	ldrh	r3, [r3, #0]
 800ac56:	2b00      	cmp	r3, #0
 800ac58:	d104      	bne.n	800ac64 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800ac5a:	6839      	ldr	r1, [r7, #0]
 800ac5c:	6878      	ldr	r0, [r7, #4]
 800ac5e:	f000 fbad 	bl	800b3bc <USBD_CtlError>
                  break;
 800ac62:	e041      	b.n	800ace8 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ac64:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ac68:	2b00      	cmp	r3, #0
 800ac6a:	da0b      	bge.n	800ac84 <USBD_StdEPReq+0x23e>
 800ac6c:	7bbb      	ldrb	r3, [r7, #14]
 800ac6e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ac72:	4613      	mov	r3, r2
 800ac74:	009b      	lsls	r3, r3, #2
 800ac76:	4413      	add	r3, r2
 800ac78:	009b      	lsls	r3, r3, #2
 800ac7a:	3310      	adds	r3, #16
 800ac7c:	687a      	ldr	r2, [r7, #4]
 800ac7e:	4413      	add	r3, r2
 800ac80:	3304      	adds	r3, #4
 800ac82:	e00b      	b.n	800ac9c <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ac84:	7bbb      	ldrb	r3, [r7, #14]
 800ac86:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ac8a:	4613      	mov	r3, r2
 800ac8c:	009b      	lsls	r3, r3, #2
 800ac8e:	4413      	add	r3, r2
 800ac90:	009b      	lsls	r3, r3, #2
 800ac92:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800ac96:	687a      	ldr	r2, [r7, #4]
 800ac98:	4413      	add	r3, r2
 800ac9a:	3304      	adds	r3, #4
 800ac9c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800ac9e:	7bbb      	ldrb	r3, [r7, #14]
 800aca0:	2b00      	cmp	r3, #0
 800aca2:	d002      	beq.n	800acaa <USBD_StdEPReq+0x264>
 800aca4:	7bbb      	ldrb	r3, [r7, #14]
 800aca6:	2b80      	cmp	r3, #128	@ 0x80
 800aca8:	d103      	bne.n	800acb2 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800acaa:	68bb      	ldr	r3, [r7, #8]
 800acac:	2200      	movs	r2, #0
 800acae:	601a      	str	r2, [r3, #0]
 800acb0:	e00e      	b.n	800acd0 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800acb2:	7bbb      	ldrb	r3, [r7, #14]
 800acb4:	4619      	mov	r1, r3
 800acb6:	6878      	ldr	r0, [r7, #4]
 800acb8:	f003 fa12 	bl	800e0e0 <USBD_LL_IsStallEP>
 800acbc:	4603      	mov	r3, r0
 800acbe:	2b00      	cmp	r3, #0
 800acc0:	d003      	beq.n	800acca <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800acc2:	68bb      	ldr	r3, [r7, #8]
 800acc4:	2201      	movs	r2, #1
 800acc6:	601a      	str	r2, [r3, #0]
 800acc8:	e002      	b.n	800acd0 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800acca:	68bb      	ldr	r3, [r7, #8]
 800accc:	2200      	movs	r2, #0
 800acce:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800acd0:	68bb      	ldr	r3, [r7, #8]
 800acd2:	2202      	movs	r2, #2
 800acd4:	4619      	mov	r1, r3
 800acd6:	6878      	ldr	r0, [r7, #4]
 800acd8:	f000 fbe1 	bl	800b49e <USBD_CtlSendData>
              break;
 800acdc:	e004      	b.n	800ace8 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800acde:	6839      	ldr	r1, [r7, #0]
 800ace0:	6878      	ldr	r0, [r7, #4]
 800ace2:	f000 fb6b 	bl	800b3bc <USBD_CtlError>
              break;
 800ace6:	bf00      	nop
          }
          break;
 800ace8:	e004      	b.n	800acf4 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800acea:	6839      	ldr	r1, [r7, #0]
 800acec:	6878      	ldr	r0, [r7, #4]
 800acee:	f000 fb65 	bl	800b3bc <USBD_CtlError>
          break;
 800acf2:	bf00      	nop
      }
      break;
 800acf4:	e004      	b.n	800ad00 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800acf6:	6839      	ldr	r1, [r7, #0]
 800acf8:	6878      	ldr	r0, [r7, #4]
 800acfa:	f000 fb5f 	bl	800b3bc <USBD_CtlError>
      break;
 800acfe:	bf00      	nop
  }

  return ret;
 800ad00:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad02:	4618      	mov	r0, r3
 800ad04:	3710      	adds	r7, #16
 800ad06:	46bd      	mov	sp, r7
 800ad08:	bd80      	pop	{r7, pc}
	...

0800ad0c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ad0c:	b580      	push	{r7, lr}
 800ad0e:	b084      	sub	sp, #16
 800ad10:	af00      	add	r7, sp, #0
 800ad12:	6078      	str	r0, [r7, #4]
 800ad14:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ad16:	2300      	movs	r3, #0
 800ad18:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800ad1a:	2300      	movs	r3, #0
 800ad1c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800ad1e:	2300      	movs	r3, #0
 800ad20:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800ad22:	683b      	ldr	r3, [r7, #0]
 800ad24:	885b      	ldrh	r3, [r3, #2]
 800ad26:	0a1b      	lsrs	r3, r3, #8
 800ad28:	b29b      	uxth	r3, r3
 800ad2a:	3b01      	subs	r3, #1
 800ad2c:	2b0e      	cmp	r3, #14
 800ad2e:	f200 8152 	bhi.w	800afd6 <USBD_GetDescriptor+0x2ca>
 800ad32:	a201      	add	r2, pc, #4	@ (adr r2, 800ad38 <USBD_GetDescriptor+0x2c>)
 800ad34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad38:	0800ada9 	.word	0x0800ada9
 800ad3c:	0800adc1 	.word	0x0800adc1
 800ad40:	0800ae01 	.word	0x0800ae01
 800ad44:	0800afd7 	.word	0x0800afd7
 800ad48:	0800afd7 	.word	0x0800afd7
 800ad4c:	0800af77 	.word	0x0800af77
 800ad50:	0800afa3 	.word	0x0800afa3
 800ad54:	0800afd7 	.word	0x0800afd7
 800ad58:	0800afd7 	.word	0x0800afd7
 800ad5c:	0800afd7 	.word	0x0800afd7
 800ad60:	0800afd7 	.word	0x0800afd7
 800ad64:	0800afd7 	.word	0x0800afd7
 800ad68:	0800afd7 	.word	0x0800afd7
 800ad6c:	0800afd7 	.word	0x0800afd7
 800ad70:	0800ad75 	.word	0x0800ad75
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ad7a:	69db      	ldr	r3, [r3, #28]
 800ad7c:	2b00      	cmp	r3, #0
 800ad7e:	d00b      	beq.n	800ad98 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ad86:	69db      	ldr	r3, [r3, #28]
 800ad88:	687a      	ldr	r2, [r7, #4]
 800ad8a:	7c12      	ldrb	r2, [r2, #16]
 800ad8c:	f107 0108 	add.w	r1, r7, #8
 800ad90:	4610      	mov	r0, r2
 800ad92:	4798      	blx	r3
 800ad94:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ad96:	e126      	b.n	800afe6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800ad98:	6839      	ldr	r1, [r7, #0]
 800ad9a:	6878      	ldr	r0, [r7, #4]
 800ad9c:	f000 fb0e 	bl	800b3bc <USBD_CtlError>
        err++;
 800ada0:	7afb      	ldrb	r3, [r7, #11]
 800ada2:	3301      	adds	r3, #1
 800ada4:	72fb      	strb	r3, [r7, #11]
      break;
 800ada6:	e11e      	b.n	800afe6 <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800adae:	681b      	ldr	r3, [r3, #0]
 800adb0:	687a      	ldr	r2, [r7, #4]
 800adb2:	7c12      	ldrb	r2, [r2, #16]
 800adb4:	f107 0108 	add.w	r1, r7, #8
 800adb8:	4610      	mov	r0, r2
 800adba:	4798      	blx	r3
 800adbc:	60f8      	str	r0, [r7, #12]
      break;
 800adbe:	e112      	b.n	800afe6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	7c1b      	ldrb	r3, [r3, #16]
 800adc4:	2b00      	cmp	r3, #0
 800adc6:	d10d      	bne.n	800ade4 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800adce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800add0:	f107 0208 	add.w	r2, r7, #8
 800add4:	4610      	mov	r0, r2
 800add6:	4798      	blx	r3
 800add8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800adda:	68fb      	ldr	r3, [r7, #12]
 800addc:	3301      	adds	r3, #1
 800adde:	2202      	movs	r2, #2
 800ade0:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800ade2:	e100      	b.n	800afe6 <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800adea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800adec:	f107 0208 	add.w	r2, r7, #8
 800adf0:	4610      	mov	r0, r2
 800adf2:	4798      	blx	r3
 800adf4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800adf6:	68fb      	ldr	r3, [r7, #12]
 800adf8:	3301      	adds	r3, #1
 800adfa:	2202      	movs	r2, #2
 800adfc:	701a      	strb	r2, [r3, #0]
      break;
 800adfe:	e0f2      	b.n	800afe6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800ae00:	683b      	ldr	r3, [r7, #0]
 800ae02:	885b      	ldrh	r3, [r3, #2]
 800ae04:	b2db      	uxtb	r3, r3
 800ae06:	2b05      	cmp	r3, #5
 800ae08:	f200 80ac 	bhi.w	800af64 <USBD_GetDescriptor+0x258>
 800ae0c:	a201      	add	r2, pc, #4	@ (adr r2, 800ae14 <USBD_GetDescriptor+0x108>)
 800ae0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae12:	bf00      	nop
 800ae14:	0800ae2d 	.word	0x0800ae2d
 800ae18:	0800ae61 	.word	0x0800ae61
 800ae1c:	0800ae95 	.word	0x0800ae95
 800ae20:	0800aec9 	.word	0x0800aec9
 800ae24:	0800aefd 	.word	0x0800aefd
 800ae28:	0800af31 	.word	0x0800af31
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ae32:	685b      	ldr	r3, [r3, #4]
 800ae34:	2b00      	cmp	r3, #0
 800ae36:	d00b      	beq.n	800ae50 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ae3e:	685b      	ldr	r3, [r3, #4]
 800ae40:	687a      	ldr	r2, [r7, #4]
 800ae42:	7c12      	ldrb	r2, [r2, #16]
 800ae44:	f107 0108 	add.w	r1, r7, #8
 800ae48:	4610      	mov	r0, r2
 800ae4a:	4798      	blx	r3
 800ae4c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ae4e:	e091      	b.n	800af74 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800ae50:	6839      	ldr	r1, [r7, #0]
 800ae52:	6878      	ldr	r0, [r7, #4]
 800ae54:	f000 fab2 	bl	800b3bc <USBD_CtlError>
            err++;
 800ae58:	7afb      	ldrb	r3, [r7, #11]
 800ae5a:	3301      	adds	r3, #1
 800ae5c:	72fb      	strb	r3, [r7, #11]
          break;
 800ae5e:	e089      	b.n	800af74 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ae66:	689b      	ldr	r3, [r3, #8]
 800ae68:	2b00      	cmp	r3, #0
 800ae6a:	d00b      	beq.n	800ae84 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ae72:	689b      	ldr	r3, [r3, #8]
 800ae74:	687a      	ldr	r2, [r7, #4]
 800ae76:	7c12      	ldrb	r2, [r2, #16]
 800ae78:	f107 0108 	add.w	r1, r7, #8
 800ae7c:	4610      	mov	r0, r2
 800ae7e:	4798      	blx	r3
 800ae80:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ae82:	e077      	b.n	800af74 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800ae84:	6839      	ldr	r1, [r7, #0]
 800ae86:	6878      	ldr	r0, [r7, #4]
 800ae88:	f000 fa98 	bl	800b3bc <USBD_CtlError>
            err++;
 800ae8c:	7afb      	ldrb	r3, [r7, #11]
 800ae8e:	3301      	adds	r3, #1
 800ae90:	72fb      	strb	r3, [r7, #11]
          break;
 800ae92:	e06f      	b.n	800af74 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ae9a:	68db      	ldr	r3, [r3, #12]
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	d00b      	beq.n	800aeb8 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800aea6:	68db      	ldr	r3, [r3, #12]
 800aea8:	687a      	ldr	r2, [r7, #4]
 800aeaa:	7c12      	ldrb	r2, [r2, #16]
 800aeac:	f107 0108 	add.w	r1, r7, #8
 800aeb0:	4610      	mov	r0, r2
 800aeb2:	4798      	blx	r3
 800aeb4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800aeb6:	e05d      	b.n	800af74 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800aeb8:	6839      	ldr	r1, [r7, #0]
 800aeba:	6878      	ldr	r0, [r7, #4]
 800aebc:	f000 fa7e 	bl	800b3bc <USBD_CtlError>
            err++;
 800aec0:	7afb      	ldrb	r3, [r7, #11]
 800aec2:	3301      	adds	r3, #1
 800aec4:	72fb      	strb	r3, [r7, #11]
          break;
 800aec6:	e055      	b.n	800af74 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800aece:	691b      	ldr	r3, [r3, #16]
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	d00b      	beq.n	800aeec <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800aeda:	691b      	ldr	r3, [r3, #16]
 800aedc:	687a      	ldr	r2, [r7, #4]
 800aede:	7c12      	ldrb	r2, [r2, #16]
 800aee0:	f107 0108 	add.w	r1, r7, #8
 800aee4:	4610      	mov	r0, r2
 800aee6:	4798      	blx	r3
 800aee8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800aeea:	e043      	b.n	800af74 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800aeec:	6839      	ldr	r1, [r7, #0]
 800aeee:	6878      	ldr	r0, [r7, #4]
 800aef0:	f000 fa64 	bl	800b3bc <USBD_CtlError>
            err++;
 800aef4:	7afb      	ldrb	r3, [r7, #11]
 800aef6:	3301      	adds	r3, #1
 800aef8:	72fb      	strb	r3, [r7, #11]
          break;
 800aefa:	e03b      	b.n	800af74 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800af02:	695b      	ldr	r3, [r3, #20]
 800af04:	2b00      	cmp	r3, #0
 800af06:	d00b      	beq.n	800af20 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800af0e:	695b      	ldr	r3, [r3, #20]
 800af10:	687a      	ldr	r2, [r7, #4]
 800af12:	7c12      	ldrb	r2, [r2, #16]
 800af14:	f107 0108 	add.w	r1, r7, #8
 800af18:	4610      	mov	r0, r2
 800af1a:	4798      	blx	r3
 800af1c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800af1e:	e029      	b.n	800af74 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800af20:	6839      	ldr	r1, [r7, #0]
 800af22:	6878      	ldr	r0, [r7, #4]
 800af24:	f000 fa4a 	bl	800b3bc <USBD_CtlError>
            err++;
 800af28:	7afb      	ldrb	r3, [r7, #11]
 800af2a:	3301      	adds	r3, #1
 800af2c:	72fb      	strb	r3, [r7, #11]
          break;
 800af2e:	e021      	b.n	800af74 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800af36:	699b      	ldr	r3, [r3, #24]
 800af38:	2b00      	cmp	r3, #0
 800af3a:	d00b      	beq.n	800af54 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800af42:	699b      	ldr	r3, [r3, #24]
 800af44:	687a      	ldr	r2, [r7, #4]
 800af46:	7c12      	ldrb	r2, [r2, #16]
 800af48:	f107 0108 	add.w	r1, r7, #8
 800af4c:	4610      	mov	r0, r2
 800af4e:	4798      	blx	r3
 800af50:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800af52:	e00f      	b.n	800af74 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800af54:	6839      	ldr	r1, [r7, #0]
 800af56:	6878      	ldr	r0, [r7, #4]
 800af58:	f000 fa30 	bl	800b3bc <USBD_CtlError>
            err++;
 800af5c:	7afb      	ldrb	r3, [r7, #11]
 800af5e:	3301      	adds	r3, #1
 800af60:	72fb      	strb	r3, [r7, #11]
          break;
 800af62:	e007      	b.n	800af74 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800af64:	6839      	ldr	r1, [r7, #0]
 800af66:	6878      	ldr	r0, [r7, #4]
 800af68:	f000 fa28 	bl	800b3bc <USBD_CtlError>
          err++;
 800af6c:	7afb      	ldrb	r3, [r7, #11]
 800af6e:	3301      	adds	r3, #1
 800af70:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800af72:	bf00      	nop
      }
      break;
 800af74:	e037      	b.n	800afe6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800af76:	687b      	ldr	r3, [r7, #4]
 800af78:	7c1b      	ldrb	r3, [r3, #16]
 800af7a:	2b00      	cmp	r3, #0
 800af7c:	d109      	bne.n	800af92 <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800af84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800af86:	f107 0208 	add.w	r2, r7, #8
 800af8a:	4610      	mov	r0, r2
 800af8c:	4798      	blx	r3
 800af8e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800af90:	e029      	b.n	800afe6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800af92:	6839      	ldr	r1, [r7, #0]
 800af94:	6878      	ldr	r0, [r7, #4]
 800af96:	f000 fa11 	bl	800b3bc <USBD_CtlError>
        err++;
 800af9a:	7afb      	ldrb	r3, [r7, #11]
 800af9c:	3301      	adds	r3, #1
 800af9e:	72fb      	strb	r3, [r7, #11]
      break;
 800afa0:	e021      	b.n	800afe6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	7c1b      	ldrb	r3, [r3, #16]
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	d10d      	bne.n	800afc6 <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800afb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800afb2:	f107 0208 	add.w	r2, r7, #8
 800afb6:	4610      	mov	r0, r2
 800afb8:	4798      	blx	r3
 800afba:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800afbc:	68fb      	ldr	r3, [r7, #12]
 800afbe:	3301      	adds	r3, #1
 800afc0:	2207      	movs	r2, #7
 800afc2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800afc4:	e00f      	b.n	800afe6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800afc6:	6839      	ldr	r1, [r7, #0]
 800afc8:	6878      	ldr	r0, [r7, #4]
 800afca:	f000 f9f7 	bl	800b3bc <USBD_CtlError>
        err++;
 800afce:	7afb      	ldrb	r3, [r7, #11]
 800afd0:	3301      	adds	r3, #1
 800afd2:	72fb      	strb	r3, [r7, #11]
      break;
 800afd4:	e007      	b.n	800afe6 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800afd6:	6839      	ldr	r1, [r7, #0]
 800afd8:	6878      	ldr	r0, [r7, #4]
 800afda:	f000 f9ef 	bl	800b3bc <USBD_CtlError>
      err++;
 800afde:	7afb      	ldrb	r3, [r7, #11]
 800afe0:	3301      	adds	r3, #1
 800afe2:	72fb      	strb	r3, [r7, #11]
      break;
 800afe4:	bf00      	nop
  }

  if (err != 0U)
 800afe6:	7afb      	ldrb	r3, [r7, #11]
 800afe8:	2b00      	cmp	r3, #0
 800afea:	d11e      	bne.n	800b02a <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800afec:	683b      	ldr	r3, [r7, #0]
 800afee:	88db      	ldrh	r3, [r3, #6]
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	d016      	beq.n	800b022 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800aff4:	893b      	ldrh	r3, [r7, #8]
 800aff6:	2b00      	cmp	r3, #0
 800aff8:	d00e      	beq.n	800b018 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800affa:	683b      	ldr	r3, [r7, #0]
 800affc:	88da      	ldrh	r2, [r3, #6]
 800affe:	893b      	ldrh	r3, [r7, #8]
 800b000:	4293      	cmp	r3, r2
 800b002:	bf28      	it	cs
 800b004:	4613      	movcs	r3, r2
 800b006:	b29b      	uxth	r3, r3
 800b008:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800b00a:	893b      	ldrh	r3, [r7, #8]
 800b00c:	461a      	mov	r2, r3
 800b00e:	68f9      	ldr	r1, [r7, #12]
 800b010:	6878      	ldr	r0, [r7, #4]
 800b012:	f000 fa44 	bl	800b49e <USBD_CtlSendData>
 800b016:	e009      	b.n	800b02c <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800b018:	6839      	ldr	r1, [r7, #0]
 800b01a:	6878      	ldr	r0, [r7, #4]
 800b01c:	f000 f9ce 	bl	800b3bc <USBD_CtlError>
 800b020:	e004      	b.n	800b02c <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800b022:	6878      	ldr	r0, [r7, #4]
 800b024:	f000 fa95 	bl	800b552 <USBD_CtlSendStatus>
 800b028:	e000      	b.n	800b02c <USBD_GetDescriptor+0x320>
    return;
 800b02a:	bf00      	nop
  }
}
 800b02c:	3710      	adds	r7, #16
 800b02e:	46bd      	mov	sp, r7
 800b030:	bd80      	pop	{r7, pc}
 800b032:	bf00      	nop

0800b034 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b034:	b580      	push	{r7, lr}
 800b036:	b084      	sub	sp, #16
 800b038:	af00      	add	r7, sp, #0
 800b03a:	6078      	str	r0, [r7, #4]
 800b03c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800b03e:	683b      	ldr	r3, [r7, #0]
 800b040:	889b      	ldrh	r3, [r3, #4]
 800b042:	2b00      	cmp	r3, #0
 800b044:	d131      	bne.n	800b0aa <USBD_SetAddress+0x76>
 800b046:	683b      	ldr	r3, [r7, #0]
 800b048:	88db      	ldrh	r3, [r3, #6]
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	d12d      	bne.n	800b0aa <USBD_SetAddress+0x76>
 800b04e:	683b      	ldr	r3, [r7, #0]
 800b050:	885b      	ldrh	r3, [r3, #2]
 800b052:	2b7f      	cmp	r3, #127	@ 0x7f
 800b054:	d829      	bhi.n	800b0aa <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800b056:	683b      	ldr	r3, [r7, #0]
 800b058:	885b      	ldrh	r3, [r3, #2]
 800b05a:	b2db      	uxtb	r3, r3
 800b05c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b060:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b068:	b2db      	uxtb	r3, r3
 800b06a:	2b03      	cmp	r3, #3
 800b06c:	d104      	bne.n	800b078 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800b06e:	6839      	ldr	r1, [r7, #0]
 800b070:	6878      	ldr	r0, [r7, #4]
 800b072:	f000 f9a3 	bl	800b3bc <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b076:	e01d      	b.n	800b0b4 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	7bfa      	ldrb	r2, [r7, #15]
 800b07c:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800b080:	7bfb      	ldrb	r3, [r7, #15]
 800b082:	4619      	mov	r1, r3
 800b084:	6878      	ldr	r0, [r7, #4]
 800b086:	f003 f857 	bl	800e138 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800b08a:	6878      	ldr	r0, [r7, #4]
 800b08c:	f000 fa61 	bl	800b552 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800b090:	7bfb      	ldrb	r3, [r7, #15]
 800b092:	2b00      	cmp	r3, #0
 800b094:	d004      	beq.n	800b0a0 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	2202      	movs	r2, #2
 800b09a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b09e:	e009      	b.n	800b0b4 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	2201      	movs	r2, #1
 800b0a4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b0a8:	e004      	b.n	800b0b4 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800b0aa:	6839      	ldr	r1, [r7, #0]
 800b0ac:	6878      	ldr	r0, [r7, #4]
 800b0ae:	f000 f985 	bl	800b3bc <USBD_CtlError>
  }
}
 800b0b2:	bf00      	nop
 800b0b4:	bf00      	nop
 800b0b6:	3710      	adds	r7, #16
 800b0b8:	46bd      	mov	sp, r7
 800b0ba:	bd80      	pop	{r7, pc}

0800b0bc <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b0bc:	b580      	push	{r7, lr}
 800b0be:	b084      	sub	sp, #16
 800b0c0:	af00      	add	r7, sp, #0
 800b0c2:	6078      	str	r0, [r7, #4]
 800b0c4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b0c6:	2300      	movs	r3, #0
 800b0c8:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800b0ca:	683b      	ldr	r3, [r7, #0]
 800b0cc:	885b      	ldrh	r3, [r3, #2]
 800b0ce:	b2da      	uxtb	r2, r3
 800b0d0:	4b4c      	ldr	r3, [pc, #304]	@ (800b204 <USBD_SetConfig+0x148>)
 800b0d2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800b0d4:	4b4b      	ldr	r3, [pc, #300]	@ (800b204 <USBD_SetConfig+0x148>)
 800b0d6:	781b      	ldrb	r3, [r3, #0]
 800b0d8:	2b01      	cmp	r3, #1
 800b0da:	d905      	bls.n	800b0e8 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800b0dc:	6839      	ldr	r1, [r7, #0]
 800b0de:	6878      	ldr	r0, [r7, #4]
 800b0e0:	f000 f96c 	bl	800b3bc <USBD_CtlError>
    return USBD_FAIL;
 800b0e4:	2303      	movs	r3, #3
 800b0e6:	e088      	b.n	800b1fa <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b0ee:	b2db      	uxtb	r3, r3
 800b0f0:	2b02      	cmp	r3, #2
 800b0f2:	d002      	beq.n	800b0fa <USBD_SetConfig+0x3e>
 800b0f4:	2b03      	cmp	r3, #3
 800b0f6:	d025      	beq.n	800b144 <USBD_SetConfig+0x88>
 800b0f8:	e071      	b.n	800b1de <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800b0fa:	4b42      	ldr	r3, [pc, #264]	@ (800b204 <USBD_SetConfig+0x148>)
 800b0fc:	781b      	ldrb	r3, [r3, #0]
 800b0fe:	2b00      	cmp	r3, #0
 800b100:	d01c      	beq.n	800b13c <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800b102:	4b40      	ldr	r3, [pc, #256]	@ (800b204 <USBD_SetConfig+0x148>)
 800b104:	781b      	ldrb	r3, [r3, #0]
 800b106:	461a      	mov	r2, r3
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b10c:	4b3d      	ldr	r3, [pc, #244]	@ (800b204 <USBD_SetConfig+0x148>)
 800b10e:	781b      	ldrb	r3, [r3, #0]
 800b110:	4619      	mov	r1, r3
 800b112:	6878      	ldr	r0, [r7, #4]
 800b114:	f7ff f990 	bl	800a438 <USBD_SetClassConfig>
 800b118:	4603      	mov	r3, r0
 800b11a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800b11c:	7bfb      	ldrb	r3, [r7, #15]
 800b11e:	2b00      	cmp	r3, #0
 800b120:	d004      	beq.n	800b12c <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800b122:	6839      	ldr	r1, [r7, #0]
 800b124:	6878      	ldr	r0, [r7, #4]
 800b126:	f000 f949 	bl	800b3bc <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b12a:	e065      	b.n	800b1f8 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800b12c:	6878      	ldr	r0, [r7, #4]
 800b12e:	f000 fa10 	bl	800b552 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	2203      	movs	r2, #3
 800b136:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800b13a:	e05d      	b.n	800b1f8 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800b13c:	6878      	ldr	r0, [r7, #4]
 800b13e:	f000 fa08 	bl	800b552 <USBD_CtlSendStatus>
      break;
 800b142:	e059      	b.n	800b1f8 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800b144:	4b2f      	ldr	r3, [pc, #188]	@ (800b204 <USBD_SetConfig+0x148>)
 800b146:	781b      	ldrb	r3, [r3, #0]
 800b148:	2b00      	cmp	r3, #0
 800b14a:	d112      	bne.n	800b172 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	2202      	movs	r2, #2
 800b150:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800b154:	4b2b      	ldr	r3, [pc, #172]	@ (800b204 <USBD_SetConfig+0x148>)
 800b156:	781b      	ldrb	r3, [r3, #0]
 800b158:	461a      	mov	r2, r3
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b15e:	4b29      	ldr	r3, [pc, #164]	@ (800b204 <USBD_SetConfig+0x148>)
 800b160:	781b      	ldrb	r3, [r3, #0]
 800b162:	4619      	mov	r1, r3
 800b164:	6878      	ldr	r0, [r7, #4]
 800b166:	f7ff f983 	bl	800a470 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800b16a:	6878      	ldr	r0, [r7, #4]
 800b16c:	f000 f9f1 	bl	800b552 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b170:	e042      	b.n	800b1f8 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800b172:	4b24      	ldr	r3, [pc, #144]	@ (800b204 <USBD_SetConfig+0x148>)
 800b174:	781b      	ldrb	r3, [r3, #0]
 800b176:	461a      	mov	r2, r3
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	685b      	ldr	r3, [r3, #4]
 800b17c:	429a      	cmp	r2, r3
 800b17e:	d02a      	beq.n	800b1d6 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	685b      	ldr	r3, [r3, #4]
 800b184:	b2db      	uxtb	r3, r3
 800b186:	4619      	mov	r1, r3
 800b188:	6878      	ldr	r0, [r7, #4]
 800b18a:	f7ff f971 	bl	800a470 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800b18e:	4b1d      	ldr	r3, [pc, #116]	@ (800b204 <USBD_SetConfig+0x148>)
 800b190:	781b      	ldrb	r3, [r3, #0]
 800b192:	461a      	mov	r2, r3
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b198:	4b1a      	ldr	r3, [pc, #104]	@ (800b204 <USBD_SetConfig+0x148>)
 800b19a:	781b      	ldrb	r3, [r3, #0]
 800b19c:	4619      	mov	r1, r3
 800b19e:	6878      	ldr	r0, [r7, #4]
 800b1a0:	f7ff f94a 	bl	800a438 <USBD_SetClassConfig>
 800b1a4:	4603      	mov	r3, r0
 800b1a6:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800b1a8:	7bfb      	ldrb	r3, [r7, #15]
 800b1aa:	2b00      	cmp	r3, #0
 800b1ac:	d00f      	beq.n	800b1ce <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800b1ae:	6839      	ldr	r1, [r7, #0]
 800b1b0:	6878      	ldr	r0, [r7, #4]
 800b1b2:	f000 f903 	bl	800b3bc <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	685b      	ldr	r3, [r3, #4]
 800b1ba:	b2db      	uxtb	r3, r3
 800b1bc:	4619      	mov	r1, r3
 800b1be:	6878      	ldr	r0, [r7, #4]
 800b1c0:	f7ff f956 	bl	800a470 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	2202      	movs	r2, #2
 800b1c8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800b1cc:	e014      	b.n	800b1f8 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800b1ce:	6878      	ldr	r0, [r7, #4]
 800b1d0:	f000 f9bf 	bl	800b552 <USBD_CtlSendStatus>
      break;
 800b1d4:	e010      	b.n	800b1f8 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800b1d6:	6878      	ldr	r0, [r7, #4]
 800b1d8:	f000 f9bb 	bl	800b552 <USBD_CtlSendStatus>
      break;
 800b1dc:	e00c      	b.n	800b1f8 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800b1de:	6839      	ldr	r1, [r7, #0]
 800b1e0:	6878      	ldr	r0, [r7, #4]
 800b1e2:	f000 f8eb 	bl	800b3bc <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b1e6:	4b07      	ldr	r3, [pc, #28]	@ (800b204 <USBD_SetConfig+0x148>)
 800b1e8:	781b      	ldrb	r3, [r3, #0]
 800b1ea:	4619      	mov	r1, r3
 800b1ec:	6878      	ldr	r0, [r7, #4]
 800b1ee:	f7ff f93f 	bl	800a470 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800b1f2:	2303      	movs	r3, #3
 800b1f4:	73fb      	strb	r3, [r7, #15]
      break;
 800b1f6:	bf00      	nop
  }

  return ret;
 800b1f8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b1fa:	4618      	mov	r0, r3
 800b1fc:	3710      	adds	r7, #16
 800b1fe:	46bd      	mov	sp, r7
 800b200:	bd80      	pop	{r7, pc}
 800b202:	bf00      	nop
 800b204:	200007a5 	.word	0x200007a5

0800b208 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b208:	b580      	push	{r7, lr}
 800b20a:	b082      	sub	sp, #8
 800b20c:	af00      	add	r7, sp, #0
 800b20e:	6078      	str	r0, [r7, #4]
 800b210:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800b212:	683b      	ldr	r3, [r7, #0]
 800b214:	88db      	ldrh	r3, [r3, #6]
 800b216:	2b01      	cmp	r3, #1
 800b218:	d004      	beq.n	800b224 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800b21a:	6839      	ldr	r1, [r7, #0]
 800b21c:	6878      	ldr	r0, [r7, #4]
 800b21e:	f000 f8cd 	bl	800b3bc <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800b222:	e023      	b.n	800b26c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b22a:	b2db      	uxtb	r3, r3
 800b22c:	2b02      	cmp	r3, #2
 800b22e:	dc02      	bgt.n	800b236 <USBD_GetConfig+0x2e>
 800b230:	2b00      	cmp	r3, #0
 800b232:	dc03      	bgt.n	800b23c <USBD_GetConfig+0x34>
 800b234:	e015      	b.n	800b262 <USBD_GetConfig+0x5a>
 800b236:	2b03      	cmp	r3, #3
 800b238:	d00b      	beq.n	800b252 <USBD_GetConfig+0x4a>
 800b23a:	e012      	b.n	800b262 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	2200      	movs	r2, #0
 800b240:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	3308      	adds	r3, #8
 800b246:	2201      	movs	r2, #1
 800b248:	4619      	mov	r1, r3
 800b24a:	6878      	ldr	r0, [r7, #4]
 800b24c:	f000 f927 	bl	800b49e <USBD_CtlSendData>
        break;
 800b250:	e00c      	b.n	800b26c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	3304      	adds	r3, #4
 800b256:	2201      	movs	r2, #1
 800b258:	4619      	mov	r1, r3
 800b25a:	6878      	ldr	r0, [r7, #4]
 800b25c:	f000 f91f 	bl	800b49e <USBD_CtlSendData>
        break;
 800b260:	e004      	b.n	800b26c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800b262:	6839      	ldr	r1, [r7, #0]
 800b264:	6878      	ldr	r0, [r7, #4]
 800b266:	f000 f8a9 	bl	800b3bc <USBD_CtlError>
        break;
 800b26a:	bf00      	nop
}
 800b26c:	bf00      	nop
 800b26e:	3708      	adds	r7, #8
 800b270:	46bd      	mov	sp, r7
 800b272:	bd80      	pop	{r7, pc}

0800b274 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b274:	b580      	push	{r7, lr}
 800b276:	b082      	sub	sp, #8
 800b278:	af00      	add	r7, sp, #0
 800b27a:	6078      	str	r0, [r7, #4]
 800b27c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b284:	b2db      	uxtb	r3, r3
 800b286:	3b01      	subs	r3, #1
 800b288:	2b02      	cmp	r3, #2
 800b28a:	d81e      	bhi.n	800b2ca <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800b28c:	683b      	ldr	r3, [r7, #0]
 800b28e:	88db      	ldrh	r3, [r3, #6]
 800b290:	2b02      	cmp	r3, #2
 800b292:	d004      	beq.n	800b29e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800b294:	6839      	ldr	r1, [r7, #0]
 800b296:	6878      	ldr	r0, [r7, #4]
 800b298:	f000 f890 	bl	800b3bc <USBD_CtlError>
        break;
 800b29c:	e01a      	b.n	800b2d4 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	2201      	movs	r2, #1
 800b2a2:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800b2aa:	2b00      	cmp	r3, #0
 800b2ac:	d005      	beq.n	800b2ba <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	68db      	ldr	r3, [r3, #12]
 800b2b2:	f043 0202 	orr.w	r2, r3, #2
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	330c      	adds	r3, #12
 800b2be:	2202      	movs	r2, #2
 800b2c0:	4619      	mov	r1, r3
 800b2c2:	6878      	ldr	r0, [r7, #4]
 800b2c4:	f000 f8eb 	bl	800b49e <USBD_CtlSendData>
      break;
 800b2c8:	e004      	b.n	800b2d4 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800b2ca:	6839      	ldr	r1, [r7, #0]
 800b2cc:	6878      	ldr	r0, [r7, #4]
 800b2ce:	f000 f875 	bl	800b3bc <USBD_CtlError>
      break;
 800b2d2:	bf00      	nop
  }
}
 800b2d4:	bf00      	nop
 800b2d6:	3708      	adds	r7, #8
 800b2d8:	46bd      	mov	sp, r7
 800b2da:	bd80      	pop	{r7, pc}

0800b2dc <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b2dc:	b580      	push	{r7, lr}
 800b2de:	b082      	sub	sp, #8
 800b2e0:	af00      	add	r7, sp, #0
 800b2e2:	6078      	str	r0, [r7, #4]
 800b2e4:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b2e6:	683b      	ldr	r3, [r7, #0]
 800b2e8:	885b      	ldrh	r3, [r3, #2]
 800b2ea:	2b01      	cmp	r3, #1
 800b2ec:	d106      	bne.n	800b2fc <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	2201      	movs	r2, #1
 800b2f2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800b2f6:	6878      	ldr	r0, [r7, #4]
 800b2f8:	f000 f92b 	bl	800b552 <USBD_CtlSendStatus>
  }
}
 800b2fc:	bf00      	nop
 800b2fe:	3708      	adds	r7, #8
 800b300:	46bd      	mov	sp, r7
 800b302:	bd80      	pop	{r7, pc}

0800b304 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b304:	b580      	push	{r7, lr}
 800b306:	b082      	sub	sp, #8
 800b308:	af00      	add	r7, sp, #0
 800b30a:	6078      	str	r0, [r7, #4]
 800b30c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b314:	b2db      	uxtb	r3, r3
 800b316:	3b01      	subs	r3, #1
 800b318:	2b02      	cmp	r3, #2
 800b31a:	d80b      	bhi.n	800b334 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b31c:	683b      	ldr	r3, [r7, #0]
 800b31e:	885b      	ldrh	r3, [r3, #2]
 800b320:	2b01      	cmp	r3, #1
 800b322:	d10c      	bne.n	800b33e <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	2200      	movs	r2, #0
 800b328:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800b32c:	6878      	ldr	r0, [r7, #4]
 800b32e:	f000 f910 	bl	800b552 <USBD_CtlSendStatus>
      }
      break;
 800b332:	e004      	b.n	800b33e <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800b334:	6839      	ldr	r1, [r7, #0]
 800b336:	6878      	ldr	r0, [r7, #4]
 800b338:	f000 f840 	bl	800b3bc <USBD_CtlError>
      break;
 800b33c:	e000      	b.n	800b340 <USBD_ClrFeature+0x3c>
      break;
 800b33e:	bf00      	nop
  }
}
 800b340:	bf00      	nop
 800b342:	3708      	adds	r7, #8
 800b344:	46bd      	mov	sp, r7
 800b346:	bd80      	pop	{r7, pc}

0800b348 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800b348:	b580      	push	{r7, lr}
 800b34a:	b084      	sub	sp, #16
 800b34c:	af00      	add	r7, sp, #0
 800b34e:	6078      	str	r0, [r7, #4]
 800b350:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800b352:	683b      	ldr	r3, [r7, #0]
 800b354:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800b356:	68fb      	ldr	r3, [r7, #12]
 800b358:	781a      	ldrb	r2, [r3, #0]
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800b35e:	68fb      	ldr	r3, [r7, #12]
 800b360:	3301      	adds	r3, #1
 800b362:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800b364:	68fb      	ldr	r3, [r7, #12]
 800b366:	781a      	ldrb	r2, [r3, #0]
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800b36c:	68fb      	ldr	r3, [r7, #12]
 800b36e:	3301      	adds	r3, #1
 800b370:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800b372:	68f8      	ldr	r0, [r7, #12]
 800b374:	f7ff fa90 	bl	800a898 <SWAPBYTE>
 800b378:	4603      	mov	r3, r0
 800b37a:	461a      	mov	r2, r3
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800b380:	68fb      	ldr	r3, [r7, #12]
 800b382:	3301      	adds	r3, #1
 800b384:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b386:	68fb      	ldr	r3, [r7, #12]
 800b388:	3301      	adds	r3, #1
 800b38a:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800b38c:	68f8      	ldr	r0, [r7, #12]
 800b38e:	f7ff fa83 	bl	800a898 <SWAPBYTE>
 800b392:	4603      	mov	r3, r0
 800b394:	461a      	mov	r2, r3
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800b39a:	68fb      	ldr	r3, [r7, #12]
 800b39c:	3301      	adds	r3, #1
 800b39e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b3a0:	68fb      	ldr	r3, [r7, #12]
 800b3a2:	3301      	adds	r3, #1
 800b3a4:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800b3a6:	68f8      	ldr	r0, [r7, #12]
 800b3a8:	f7ff fa76 	bl	800a898 <SWAPBYTE>
 800b3ac:	4603      	mov	r3, r0
 800b3ae:	461a      	mov	r2, r3
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	80da      	strh	r2, [r3, #6]
}
 800b3b4:	bf00      	nop
 800b3b6:	3710      	adds	r7, #16
 800b3b8:	46bd      	mov	sp, r7
 800b3ba:	bd80      	pop	{r7, pc}

0800b3bc <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b3bc:	b580      	push	{r7, lr}
 800b3be:	b082      	sub	sp, #8
 800b3c0:	af00      	add	r7, sp, #0
 800b3c2:	6078      	str	r0, [r7, #4]
 800b3c4:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800b3c6:	2180      	movs	r1, #128	@ 0x80
 800b3c8:	6878      	ldr	r0, [r7, #4]
 800b3ca:	f002 fe4b 	bl	800e064 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800b3ce:	2100      	movs	r1, #0
 800b3d0:	6878      	ldr	r0, [r7, #4]
 800b3d2:	f002 fe47 	bl	800e064 <USBD_LL_StallEP>
}
 800b3d6:	bf00      	nop
 800b3d8:	3708      	adds	r7, #8
 800b3da:	46bd      	mov	sp, r7
 800b3dc:	bd80      	pop	{r7, pc}

0800b3de <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800b3de:	b580      	push	{r7, lr}
 800b3e0:	b086      	sub	sp, #24
 800b3e2:	af00      	add	r7, sp, #0
 800b3e4:	60f8      	str	r0, [r7, #12]
 800b3e6:	60b9      	str	r1, [r7, #8]
 800b3e8:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800b3ea:	2300      	movs	r3, #0
 800b3ec:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800b3ee:	68fb      	ldr	r3, [r7, #12]
 800b3f0:	2b00      	cmp	r3, #0
 800b3f2:	d036      	beq.n	800b462 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800b3f4:	68fb      	ldr	r3, [r7, #12]
 800b3f6:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800b3f8:	6938      	ldr	r0, [r7, #16]
 800b3fa:	f000 f836 	bl	800b46a <USBD_GetLen>
 800b3fe:	4603      	mov	r3, r0
 800b400:	3301      	adds	r3, #1
 800b402:	b29b      	uxth	r3, r3
 800b404:	005b      	lsls	r3, r3, #1
 800b406:	b29a      	uxth	r2, r3
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800b40c:	7dfb      	ldrb	r3, [r7, #23]
 800b40e:	68ba      	ldr	r2, [r7, #8]
 800b410:	4413      	add	r3, r2
 800b412:	687a      	ldr	r2, [r7, #4]
 800b414:	7812      	ldrb	r2, [r2, #0]
 800b416:	701a      	strb	r2, [r3, #0]
  idx++;
 800b418:	7dfb      	ldrb	r3, [r7, #23]
 800b41a:	3301      	adds	r3, #1
 800b41c:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800b41e:	7dfb      	ldrb	r3, [r7, #23]
 800b420:	68ba      	ldr	r2, [r7, #8]
 800b422:	4413      	add	r3, r2
 800b424:	2203      	movs	r2, #3
 800b426:	701a      	strb	r2, [r3, #0]
  idx++;
 800b428:	7dfb      	ldrb	r3, [r7, #23]
 800b42a:	3301      	adds	r3, #1
 800b42c:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800b42e:	e013      	b.n	800b458 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800b430:	7dfb      	ldrb	r3, [r7, #23]
 800b432:	68ba      	ldr	r2, [r7, #8]
 800b434:	4413      	add	r3, r2
 800b436:	693a      	ldr	r2, [r7, #16]
 800b438:	7812      	ldrb	r2, [r2, #0]
 800b43a:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800b43c:	693b      	ldr	r3, [r7, #16]
 800b43e:	3301      	adds	r3, #1
 800b440:	613b      	str	r3, [r7, #16]
    idx++;
 800b442:	7dfb      	ldrb	r3, [r7, #23]
 800b444:	3301      	adds	r3, #1
 800b446:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800b448:	7dfb      	ldrb	r3, [r7, #23]
 800b44a:	68ba      	ldr	r2, [r7, #8]
 800b44c:	4413      	add	r3, r2
 800b44e:	2200      	movs	r2, #0
 800b450:	701a      	strb	r2, [r3, #0]
    idx++;
 800b452:	7dfb      	ldrb	r3, [r7, #23]
 800b454:	3301      	adds	r3, #1
 800b456:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800b458:	693b      	ldr	r3, [r7, #16]
 800b45a:	781b      	ldrb	r3, [r3, #0]
 800b45c:	2b00      	cmp	r3, #0
 800b45e:	d1e7      	bne.n	800b430 <USBD_GetString+0x52>
 800b460:	e000      	b.n	800b464 <USBD_GetString+0x86>
    return;
 800b462:	bf00      	nop
  }
}
 800b464:	3718      	adds	r7, #24
 800b466:	46bd      	mov	sp, r7
 800b468:	bd80      	pop	{r7, pc}

0800b46a <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800b46a:	b480      	push	{r7}
 800b46c:	b085      	sub	sp, #20
 800b46e:	af00      	add	r7, sp, #0
 800b470:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800b472:	2300      	movs	r3, #0
 800b474:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800b47a:	e005      	b.n	800b488 <USBD_GetLen+0x1e>
  {
    len++;
 800b47c:	7bfb      	ldrb	r3, [r7, #15]
 800b47e:	3301      	adds	r3, #1
 800b480:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800b482:	68bb      	ldr	r3, [r7, #8]
 800b484:	3301      	adds	r3, #1
 800b486:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800b488:	68bb      	ldr	r3, [r7, #8]
 800b48a:	781b      	ldrb	r3, [r3, #0]
 800b48c:	2b00      	cmp	r3, #0
 800b48e:	d1f5      	bne.n	800b47c <USBD_GetLen+0x12>
  }

  return len;
 800b490:	7bfb      	ldrb	r3, [r7, #15]
}
 800b492:	4618      	mov	r0, r3
 800b494:	3714      	adds	r7, #20
 800b496:	46bd      	mov	sp, r7
 800b498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b49c:	4770      	bx	lr

0800b49e <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800b49e:	b580      	push	{r7, lr}
 800b4a0:	b084      	sub	sp, #16
 800b4a2:	af00      	add	r7, sp, #0
 800b4a4:	60f8      	str	r0, [r7, #12]
 800b4a6:	60b9      	str	r1, [r7, #8]
 800b4a8:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800b4aa:	68fb      	ldr	r3, [r7, #12]
 800b4ac:	2202      	movs	r2, #2
 800b4ae:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800b4b2:	68fb      	ldr	r3, [r7, #12]
 800b4b4:	687a      	ldr	r2, [r7, #4]
 800b4b6:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800b4b8:	68fb      	ldr	r3, [r7, #12]
 800b4ba:	687a      	ldr	r2, [r7, #4]
 800b4bc:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	68ba      	ldr	r2, [r7, #8]
 800b4c2:	2100      	movs	r1, #0
 800b4c4:	68f8      	ldr	r0, [r7, #12]
 800b4c6:	f002 fe56 	bl	800e176 <USBD_LL_Transmit>

  return USBD_OK;
 800b4ca:	2300      	movs	r3, #0
}
 800b4cc:	4618      	mov	r0, r3
 800b4ce:	3710      	adds	r7, #16
 800b4d0:	46bd      	mov	sp, r7
 800b4d2:	bd80      	pop	{r7, pc}

0800b4d4 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800b4d4:	b580      	push	{r7, lr}
 800b4d6:	b084      	sub	sp, #16
 800b4d8:	af00      	add	r7, sp, #0
 800b4da:	60f8      	str	r0, [r7, #12]
 800b4dc:	60b9      	str	r1, [r7, #8]
 800b4de:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	68ba      	ldr	r2, [r7, #8]
 800b4e4:	2100      	movs	r1, #0
 800b4e6:	68f8      	ldr	r0, [r7, #12]
 800b4e8:	f002 fe45 	bl	800e176 <USBD_LL_Transmit>

  return USBD_OK;
 800b4ec:	2300      	movs	r3, #0
}
 800b4ee:	4618      	mov	r0, r3
 800b4f0:	3710      	adds	r7, #16
 800b4f2:	46bd      	mov	sp, r7
 800b4f4:	bd80      	pop	{r7, pc}

0800b4f6 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800b4f6:	b580      	push	{r7, lr}
 800b4f8:	b084      	sub	sp, #16
 800b4fa:	af00      	add	r7, sp, #0
 800b4fc:	60f8      	str	r0, [r7, #12]
 800b4fe:	60b9      	str	r1, [r7, #8]
 800b500:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800b502:	68fb      	ldr	r3, [r7, #12]
 800b504:	2203      	movs	r2, #3
 800b506:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800b50a:	68fb      	ldr	r3, [r7, #12]
 800b50c:	687a      	ldr	r2, [r7, #4]
 800b50e:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800b512:	68fb      	ldr	r3, [r7, #12]
 800b514:	687a      	ldr	r2, [r7, #4]
 800b516:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	68ba      	ldr	r2, [r7, #8]
 800b51e:	2100      	movs	r1, #0
 800b520:	68f8      	ldr	r0, [r7, #12]
 800b522:	f002 fe49 	bl	800e1b8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b526:	2300      	movs	r3, #0
}
 800b528:	4618      	mov	r0, r3
 800b52a:	3710      	adds	r7, #16
 800b52c:	46bd      	mov	sp, r7
 800b52e:	bd80      	pop	{r7, pc}

0800b530 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800b530:	b580      	push	{r7, lr}
 800b532:	b084      	sub	sp, #16
 800b534:	af00      	add	r7, sp, #0
 800b536:	60f8      	str	r0, [r7, #12]
 800b538:	60b9      	str	r1, [r7, #8]
 800b53a:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	68ba      	ldr	r2, [r7, #8]
 800b540:	2100      	movs	r1, #0
 800b542:	68f8      	ldr	r0, [r7, #12]
 800b544:	f002 fe38 	bl	800e1b8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b548:	2300      	movs	r3, #0
}
 800b54a:	4618      	mov	r0, r3
 800b54c:	3710      	adds	r7, #16
 800b54e:	46bd      	mov	sp, r7
 800b550:	bd80      	pop	{r7, pc}

0800b552 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800b552:	b580      	push	{r7, lr}
 800b554:	b082      	sub	sp, #8
 800b556:	af00      	add	r7, sp, #0
 800b558:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	2204      	movs	r2, #4
 800b55e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800b562:	2300      	movs	r3, #0
 800b564:	2200      	movs	r2, #0
 800b566:	2100      	movs	r1, #0
 800b568:	6878      	ldr	r0, [r7, #4]
 800b56a:	f002 fe04 	bl	800e176 <USBD_LL_Transmit>

  return USBD_OK;
 800b56e:	2300      	movs	r3, #0
}
 800b570:	4618      	mov	r0, r3
 800b572:	3708      	adds	r7, #8
 800b574:	46bd      	mov	sp, r7
 800b576:	bd80      	pop	{r7, pc}

0800b578 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800b578:	b580      	push	{r7, lr}
 800b57a:	b082      	sub	sp, #8
 800b57c:	af00      	add	r7, sp, #0
 800b57e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	2205      	movs	r2, #5
 800b584:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b588:	2300      	movs	r3, #0
 800b58a:	2200      	movs	r2, #0
 800b58c:	2100      	movs	r1, #0
 800b58e:	6878      	ldr	r0, [r7, #4]
 800b590:	f002 fe12 	bl	800e1b8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b594:	2300      	movs	r3, #0
}
 800b596:	4618      	mov	r0, r3
 800b598:	3708      	adds	r7, #8
 800b59a:	46bd      	mov	sp, r7
 800b59c:	bd80      	pop	{r7, pc}
	...

0800b5a0 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800b5a0:	b580      	push	{r7, lr}
 800b5a2:	b084      	sub	sp, #16
 800b5a4:	af00      	add	r7, sp, #0
 800b5a6:	4603      	mov	r3, r0
 800b5a8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800b5aa:	79fb      	ldrb	r3, [r7, #7]
 800b5ac:	4a08      	ldr	r2, [pc, #32]	@ (800b5d0 <disk_status+0x30>)
 800b5ae:	009b      	lsls	r3, r3, #2
 800b5b0:	4413      	add	r3, r2
 800b5b2:	685b      	ldr	r3, [r3, #4]
 800b5b4:	685b      	ldr	r3, [r3, #4]
 800b5b6:	79fa      	ldrb	r2, [r7, #7]
 800b5b8:	4905      	ldr	r1, [pc, #20]	@ (800b5d0 <disk_status+0x30>)
 800b5ba:	440a      	add	r2, r1
 800b5bc:	7a12      	ldrb	r2, [r2, #8]
 800b5be:	4610      	mov	r0, r2
 800b5c0:	4798      	blx	r3
 800b5c2:	4603      	mov	r3, r0
 800b5c4:	73fb      	strb	r3, [r7, #15]
  return stat;
 800b5c6:	7bfb      	ldrb	r3, [r7, #15]
}
 800b5c8:	4618      	mov	r0, r3
 800b5ca:	3710      	adds	r7, #16
 800b5cc:	46bd      	mov	sp, r7
 800b5ce:	bd80      	pop	{r7, pc}
 800b5d0:	200007d0 	.word	0x200007d0

0800b5d4 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800b5d4:	b580      	push	{r7, lr}
 800b5d6:	b084      	sub	sp, #16
 800b5d8:	af00      	add	r7, sp, #0
 800b5da:	4603      	mov	r3, r0
 800b5dc:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800b5de:	2300      	movs	r3, #0
 800b5e0:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800b5e2:	79fb      	ldrb	r3, [r7, #7]
 800b5e4:	4a0d      	ldr	r2, [pc, #52]	@ (800b61c <disk_initialize+0x48>)
 800b5e6:	5cd3      	ldrb	r3, [r2, r3]
 800b5e8:	2b00      	cmp	r3, #0
 800b5ea:	d111      	bne.n	800b610 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800b5ec:	79fb      	ldrb	r3, [r7, #7]
 800b5ee:	4a0b      	ldr	r2, [pc, #44]	@ (800b61c <disk_initialize+0x48>)
 800b5f0:	2101      	movs	r1, #1
 800b5f2:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800b5f4:	79fb      	ldrb	r3, [r7, #7]
 800b5f6:	4a09      	ldr	r2, [pc, #36]	@ (800b61c <disk_initialize+0x48>)
 800b5f8:	009b      	lsls	r3, r3, #2
 800b5fa:	4413      	add	r3, r2
 800b5fc:	685b      	ldr	r3, [r3, #4]
 800b5fe:	681b      	ldr	r3, [r3, #0]
 800b600:	79fa      	ldrb	r2, [r7, #7]
 800b602:	4906      	ldr	r1, [pc, #24]	@ (800b61c <disk_initialize+0x48>)
 800b604:	440a      	add	r2, r1
 800b606:	7a12      	ldrb	r2, [r2, #8]
 800b608:	4610      	mov	r0, r2
 800b60a:	4798      	blx	r3
 800b60c:	4603      	mov	r3, r0
 800b60e:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800b610:	7bfb      	ldrb	r3, [r7, #15]
}
 800b612:	4618      	mov	r0, r3
 800b614:	3710      	adds	r7, #16
 800b616:	46bd      	mov	sp, r7
 800b618:	bd80      	pop	{r7, pc}
 800b61a:	bf00      	nop
 800b61c:	200007d0 	.word	0x200007d0

0800b620 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800b620:	b590      	push	{r4, r7, lr}
 800b622:	b087      	sub	sp, #28
 800b624:	af00      	add	r7, sp, #0
 800b626:	60b9      	str	r1, [r7, #8]
 800b628:	607a      	str	r2, [r7, #4]
 800b62a:	603b      	str	r3, [r7, #0]
 800b62c:	4603      	mov	r3, r0
 800b62e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800b630:	7bfb      	ldrb	r3, [r7, #15]
 800b632:	4a0a      	ldr	r2, [pc, #40]	@ (800b65c <disk_read+0x3c>)
 800b634:	009b      	lsls	r3, r3, #2
 800b636:	4413      	add	r3, r2
 800b638:	685b      	ldr	r3, [r3, #4]
 800b63a:	689c      	ldr	r4, [r3, #8]
 800b63c:	7bfb      	ldrb	r3, [r7, #15]
 800b63e:	4a07      	ldr	r2, [pc, #28]	@ (800b65c <disk_read+0x3c>)
 800b640:	4413      	add	r3, r2
 800b642:	7a18      	ldrb	r0, [r3, #8]
 800b644:	683b      	ldr	r3, [r7, #0]
 800b646:	687a      	ldr	r2, [r7, #4]
 800b648:	68b9      	ldr	r1, [r7, #8]
 800b64a:	47a0      	blx	r4
 800b64c:	4603      	mov	r3, r0
 800b64e:	75fb      	strb	r3, [r7, #23]
  return res;
 800b650:	7dfb      	ldrb	r3, [r7, #23]
}
 800b652:	4618      	mov	r0, r3
 800b654:	371c      	adds	r7, #28
 800b656:	46bd      	mov	sp, r7
 800b658:	bd90      	pop	{r4, r7, pc}
 800b65a:	bf00      	nop
 800b65c:	200007d0 	.word	0x200007d0

0800b660 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800b660:	b590      	push	{r4, r7, lr}
 800b662:	b087      	sub	sp, #28
 800b664:	af00      	add	r7, sp, #0
 800b666:	60b9      	str	r1, [r7, #8]
 800b668:	607a      	str	r2, [r7, #4]
 800b66a:	603b      	str	r3, [r7, #0]
 800b66c:	4603      	mov	r3, r0
 800b66e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800b670:	7bfb      	ldrb	r3, [r7, #15]
 800b672:	4a0a      	ldr	r2, [pc, #40]	@ (800b69c <disk_write+0x3c>)
 800b674:	009b      	lsls	r3, r3, #2
 800b676:	4413      	add	r3, r2
 800b678:	685b      	ldr	r3, [r3, #4]
 800b67a:	68dc      	ldr	r4, [r3, #12]
 800b67c:	7bfb      	ldrb	r3, [r7, #15]
 800b67e:	4a07      	ldr	r2, [pc, #28]	@ (800b69c <disk_write+0x3c>)
 800b680:	4413      	add	r3, r2
 800b682:	7a18      	ldrb	r0, [r3, #8]
 800b684:	683b      	ldr	r3, [r7, #0]
 800b686:	687a      	ldr	r2, [r7, #4]
 800b688:	68b9      	ldr	r1, [r7, #8]
 800b68a:	47a0      	blx	r4
 800b68c:	4603      	mov	r3, r0
 800b68e:	75fb      	strb	r3, [r7, #23]
  return res;
 800b690:	7dfb      	ldrb	r3, [r7, #23]
}
 800b692:	4618      	mov	r0, r3
 800b694:	371c      	adds	r7, #28
 800b696:	46bd      	mov	sp, r7
 800b698:	bd90      	pop	{r4, r7, pc}
 800b69a:	bf00      	nop
 800b69c:	200007d0 	.word	0x200007d0

0800b6a0 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800b6a0:	b580      	push	{r7, lr}
 800b6a2:	b084      	sub	sp, #16
 800b6a4:	af00      	add	r7, sp, #0
 800b6a6:	4603      	mov	r3, r0
 800b6a8:	603a      	str	r2, [r7, #0]
 800b6aa:	71fb      	strb	r3, [r7, #7]
 800b6ac:	460b      	mov	r3, r1
 800b6ae:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800b6b0:	79fb      	ldrb	r3, [r7, #7]
 800b6b2:	4a09      	ldr	r2, [pc, #36]	@ (800b6d8 <disk_ioctl+0x38>)
 800b6b4:	009b      	lsls	r3, r3, #2
 800b6b6:	4413      	add	r3, r2
 800b6b8:	685b      	ldr	r3, [r3, #4]
 800b6ba:	691b      	ldr	r3, [r3, #16]
 800b6bc:	79fa      	ldrb	r2, [r7, #7]
 800b6be:	4906      	ldr	r1, [pc, #24]	@ (800b6d8 <disk_ioctl+0x38>)
 800b6c0:	440a      	add	r2, r1
 800b6c2:	7a10      	ldrb	r0, [r2, #8]
 800b6c4:	79b9      	ldrb	r1, [r7, #6]
 800b6c6:	683a      	ldr	r2, [r7, #0]
 800b6c8:	4798      	blx	r3
 800b6ca:	4603      	mov	r3, r0
 800b6cc:	73fb      	strb	r3, [r7, #15]
  return res;
 800b6ce:	7bfb      	ldrb	r3, [r7, #15]
}
 800b6d0:	4618      	mov	r0, r3
 800b6d2:	3710      	adds	r7, #16
 800b6d4:	46bd      	mov	sp, r7
 800b6d6:	bd80      	pop	{r7, pc}
 800b6d8:	200007d0 	.word	0x200007d0

0800b6dc <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800b6dc:	b480      	push	{r7}
 800b6de:	b085      	sub	sp, #20
 800b6e0:	af00      	add	r7, sp, #0
 800b6e2:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	3301      	adds	r3, #1
 800b6e8:	781b      	ldrb	r3, [r3, #0]
 800b6ea:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800b6ec:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800b6f0:	021b      	lsls	r3, r3, #8
 800b6f2:	b21a      	sxth	r2, r3
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	781b      	ldrb	r3, [r3, #0]
 800b6f8:	b21b      	sxth	r3, r3
 800b6fa:	4313      	orrs	r3, r2
 800b6fc:	b21b      	sxth	r3, r3
 800b6fe:	81fb      	strh	r3, [r7, #14]
	return rv;
 800b700:	89fb      	ldrh	r3, [r7, #14]
}
 800b702:	4618      	mov	r0, r3
 800b704:	3714      	adds	r7, #20
 800b706:	46bd      	mov	sp, r7
 800b708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b70c:	4770      	bx	lr

0800b70e <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800b70e:	b480      	push	{r7}
 800b710:	b085      	sub	sp, #20
 800b712:	af00      	add	r7, sp, #0
 800b714:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	3303      	adds	r3, #3
 800b71a:	781b      	ldrb	r3, [r3, #0]
 800b71c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800b71e:	68fb      	ldr	r3, [r7, #12]
 800b720:	021b      	lsls	r3, r3, #8
 800b722:	687a      	ldr	r2, [r7, #4]
 800b724:	3202      	adds	r2, #2
 800b726:	7812      	ldrb	r2, [r2, #0]
 800b728:	4313      	orrs	r3, r2
 800b72a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800b72c:	68fb      	ldr	r3, [r7, #12]
 800b72e:	021b      	lsls	r3, r3, #8
 800b730:	687a      	ldr	r2, [r7, #4]
 800b732:	3201      	adds	r2, #1
 800b734:	7812      	ldrb	r2, [r2, #0]
 800b736:	4313      	orrs	r3, r2
 800b738:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800b73a:	68fb      	ldr	r3, [r7, #12]
 800b73c:	021b      	lsls	r3, r3, #8
 800b73e:	687a      	ldr	r2, [r7, #4]
 800b740:	7812      	ldrb	r2, [r2, #0]
 800b742:	4313      	orrs	r3, r2
 800b744:	60fb      	str	r3, [r7, #12]
	return rv;
 800b746:	68fb      	ldr	r3, [r7, #12]
}
 800b748:	4618      	mov	r0, r3
 800b74a:	3714      	adds	r7, #20
 800b74c:	46bd      	mov	sp, r7
 800b74e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b752:	4770      	bx	lr

0800b754 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800b754:	b480      	push	{r7}
 800b756:	b083      	sub	sp, #12
 800b758:	af00      	add	r7, sp, #0
 800b75a:	6078      	str	r0, [r7, #4]
 800b75c:	460b      	mov	r3, r1
 800b75e:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	1c5a      	adds	r2, r3, #1
 800b764:	607a      	str	r2, [r7, #4]
 800b766:	887a      	ldrh	r2, [r7, #2]
 800b768:	b2d2      	uxtb	r2, r2
 800b76a:	701a      	strb	r2, [r3, #0]
 800b76c:	887b      	ldrh	r3, [r7, #2]
 800b76e:	0a1b      	lsrs	r3, r3, #8
 800b770:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	1c5a      	adds	r2, r3, #1
 800b776:	607a      	str	r2, [r7, #4]
 800b778:	887a      	ldrh	r2, [r7, #2]
 800b77a:	b2d2      	uxtb	r2, r2
 800b77c:	701a      	strb	r2, [r3, #0]
}
 800b77e:	bf00      	nop
 800b780:	370c      	adds	r7, #12
 800b782:	46bd      	mov	sp, r7
 800b784:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b788:	4770      	bx	lr

0800b78a <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800b78a:	b480      	push	{r7}
 800b78c:	b083      	sub	sp, #12
 800b78e:	af00      	add	r7, sp, #0
 800b790:	6078      	str	r0, [r7, #4]
 800b792:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	1c5a      	adds	r2, r3, #1
 800b798:	607a      	str	r2, [r7, #4]
 800b79a:	683a      	ldr	r2, [r7, #0]
 800b79c:	b2d2      	uxtb	r2, r2
 800b79e:	701a      	strb	r2, [r3, #0]
 800b7a0:	683b      	ldr	r3, [r7, #0]
 800b7a2:	0a1b      	lsrs	r3, r3, #8
 800b7a4:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	1c5a      	adds	r2, r3, #1
 800b7aa:	607a      	str	r2, [r7, #4]
 800b7ac:	683a      	ldr	r2, [r7, #0]
 800b7ae:	b2d2      	uxtb	r2, r2
 800b7b0:	701a      	strb	r2, [r3, #0]
 800b7b2:	683b      	ldr	r3, [r7, #0]
 800b7b4:	0a1b      	lsrs	r3, r3, #8
 800b7b6:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	1c5a      	adds	r2, r3, #1
 800b7bc:	607a      	str	r2, [r7, #4]
 800b7be:	683a      	ldr	r2, [r7, #0]
 800b7c0:	b2d2      	uxtb	r2, r2
 800b7c2:	701a      	strb	r2, [r3, #0]
 800b7c4:	683b      	ldr	r3, [r7, #0]
 800b7c6:	0a1b      	lsrs	r3, r3, #8
 800b7c8:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	1c5a      	adds	r2, r3, #1
 800b7ce:	607a      	str	r2, [r7, #4]
 800b7d0:	683a      	ldr	r2, [r7, #0]
 800b7d2:	b2d2      	uxtb	r2, r2
 800b7d4:	701a      	strb	r2, [r3, #0]
}
 800b7d6:	bf00      	nop
 800b7d8:	370c      	adds	r7, #12
 800b7da:	46bd      	mov	sp, r7
 800b7dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7e0:	4770      	bx	lr

0800b7e2 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800b7e2:	b480      	push	{r7}
 800b7e4:	b087      	sub	sp, #28
 800b7e6:	af00      	add	r7, sp, #0
 800b7e8:	60f8      	str	r0, [r7, #12]
 800b7ea:	60b9      	str	r1, [r7, #8]
 800b7ec:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800b7ee:	68fb      	ldr	r3, [r7, #12]
 800b7f0:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800b7f2:	68bb      	ldr	r3, [r7, #8]
 800b7f4:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	d00d      	beq.n	800b818 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800b7fc:	693a      	ldr	r2, [r7, #16]
 800b7fe:	1c53      	adds	r3, r2, #1
 800b800:	613b      	str	r3, [r7, #16]
 800b802:	697b      	ldr	r3, [r7, #20]
 800b804:	1c59      	adds	r1, r3, #1
 800b806:	6179      	str	r1, [r7, #20]
 800b808:	7812      	ldrb	r2, [r2, #0]
 800b80a:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	3b01      	subs	r3, #1
 800b810:	607b      	str	r3, [r7, #4]
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	2b00      	cmp	r3, #0
 800b816:	d1f1      	bne.n	800b7fc <mem_cpy+0x1a>
	}
}
 800b818:	bf00      	nop
 800b81a:	371c      	adds	r7, #28
 800b81c:	46bd      	mov	sp, r7
 800b81e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b822:	4770      	bx	lr

0800b824 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800b824:	b480      	push	{r7}
 800b826:	b087      	sub	sp, #28
 800b828:	af00      	add	r7, sp, #0
 800b82a:	60f8      	str	r0, [r7, #12]
 800b82c:	60b9      	str	r1, [r7, #8]
 800b82e:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800b830:	68fb      	ldr	r3, [r7, #12]
 800b832:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800b834:	697b      	ldr	r3, [r7, #20]
 800b836:	1c5a      	adds	r2, r3, #1
 800b838:	617a      	str	r2, [r7, #20]
 800b83a:	68ba      	ldr	r2, [r7, #8]
 800b83c:	b2d2      	uxtb	r2, r2
 800b83e:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	3b01      	subs	r3, #1
 800b844:	607b      	str	r3, [r7, #4]
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	2b00      	cmp	r3, #0
 800b84a:	d1f3      	bne.n	800b834 <mem_set+0x10>
}
 800b84c:	bf00      	nop
 800b84e:	bf00      	nop
 800b850:	371c      	adds	r7, #28
 800b852:	46bd      	mov	sp, r7
 800b854:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b858:	4770      	bx	lr

0800b85a <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800b85a:	b480      	push	{r7}
 800b85c:	b089      	sub	sp, #36	@ 0x24
 800b85e:	af00      	add	r7, sp, #0
 800b860:	60f8      	str	r0, [r7, #12]
 800b862:	60b9      	str	r1, [r7, #8]
 800b864:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800b866:	68fb      	ldr	r3, [r7, #12]
 800b868:	61fb      	str	r3, [r7, #28]
 800b86a:	68bb      	ldr	r3, [r7, #8]
 800b86c:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800b86e:	2300      	movs	r3, #0
 800b870:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800b872:	69fb      	ldr	r3, [r7, #28]
 800b874:	1c5a      	adds	r2, r3, #1
 800b876:	61fa      	str	r2, [r7, #28]
 800b878:	781b      	ldrb	r3, [r3, #0]
 800b87a:	4619      	mov	r1, r3
 800b87c:	69bb      	ldr	r3, [r7, #24]
 800b87e:	1c5a      	adds	r2, r3, #1
 800b880:	61ba      	str	r2, [r7, #24]
 800b882:	781b      	ldrb	r3, [r3, #0]
 800b884:	1acb      	subs	r3, r1, r3
 800b886:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	3b01      	subs	r3, #1
 800b88c:	607b      	str	r3, [r7, #4]
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	2b00      	cmp	r3, #0
 800b892:	d002      	beq.n	800b89a <mem_cmp+0x40>
 800b894:	697b      	ldr	r3, [r7, #20]
 800b896:	2b00      	cmp	r3, #0
 800b898:	d0eb      	beq.n	800b872 <mem_cmp+0x18>

	return r;
 800b89a:	697b      	ldr	r3, [r7, #20]
}
 800b89c:	4618      	mov	r0, r3
 800b89e:	3724      	adds	r7, #36	@ 0x24
 800b8a0:	46bd      	mov	sp, r7
 800b8a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8a6:	4770      	bx	lr

0800b8a8 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800b8a8:	b480      	push	{r7}
 800b8aa:	b083      	sub	sp, #12
 800b8ac:	af00      	add	r7, sp, #0
 800b8ae:	6078      	str	r0, [r7, #4]
 800b8b0:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800b8b2:	e002      	b.n	800b8ba <chk_chr+0x12>
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	3301      	adds	r3, #1
 800b8b8:	607b      	str	r3, [r7, #4]
 800b8ba:	687b      	ldr	r3, [r7, #4]
 800b8bc:	781b      	ldrb	r3, [r3, #0]
 800b8be:	2b00      	cmp	r3, #0
 800b8c0:	d005      	beq.n	800b8ce <chk_chr+0x26>
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	781b      	ldrb	r3, [r3, #0]
 800b8c6:	461a      	mov	r2, r3
 800b8c8:	683b      	ldr	r3, [r7, #0]
 800b8ca:	4293      	cmp	r3, r2
 800b8cc:	d1f2      	bne.n	800b8b4 <chk_chr+0xc>
	return *str;
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	781b      	ldrb	r3, [r3, #0]
}
 800b8d2:	4618      	mov	r0, r3
 800b8d4:	370c      	adds	r7, #12
 800b8d6:	46bd      	mov	sp, r7
 800b8d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8dc:	4770      	bx	lr
	...

0800b8e0 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800b8e0:	b480      	push	{r7}
 800b8e2:	b085      	sub	sp, #20
 800b8e4:	af00      	add	r7, sp, #0
 800b8e6:	6078      	str	r0, [r7, #4]
 800b8e8:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800b8ea:	2300      	movs	r3, #0
 800b8ec:	60bb      	str	r3, [r7, #8]
 800b8ee:	68bb      	ldr	r3, [r7, #8]
 800b8f0:	60fb      	str	r3, [r7, #12]
 800b8f2:	e029      	b.n	800b948 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800b8f4:	4a27      	ldr	r2, [pc, #156]	@ (800b994 <chk_lock+0xb4>)
 800b8f6:	68fb      	ldr	r3, [r7, #12]
 800b8f8:	011b      	lsls	r3, r3, #4
 800b8fa:	4413      	add	r3, r2
 800b8fc:	681b      	ldr	r3, [r3, #0]
 800b8fe:	2b00      	cmp	r3, #0
 800b900:	d01d      	beq.n	800b93e <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800b902:	4a24      	ldr	r2, [pc, #144]	@ (800b994 <chk_lock+0xb4>)
 800b904:	68fb      	ldr	r3, [r7, #12]
 800b906:	011b      	lsls	r3, r3, #4
 800b908:	4413      	add	r3, r2
 800b90a:	681a      	ldr	r2, [r3, #0]
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	681b      	ldr	r3, [r3, #0]
 800b910:	429a      	cmp	r2, r3
 800b912:	d116      	bne.n	800b942 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800b914:	4a1f      	ldr	r2, [pc, #124]	@ (800b994 <chk_lock+0xb4>)
 800b916:	68fb      	ldr	r3, [r7, #12]
 800b918:	011b      	lsls	r3, r3, #4
 800b91a:	4413      	add	r3, r2
 800b91c:	3304      	adds	r3, #4
 800b91e:	681a      	ldr	r2, [r3, #0]
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800b924:	429a      	cmp	r2, r3
 800b926:	d10c      	bne.n	800b942 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800b928:	4a1a      	ldr	r2, [pc, #104]	@ (800b994 <chk_lock+0xb4>)
 800b92a:	68fb      	ldr	r3, [r7, #12]
 800b92c:	011b      	lsls	r3, r3, #4
 800b92e:	4413      	add	r3, r2
 800b930:	3308      	adds	r3, #8
 800b932:	681a      	ldr	r2, [r3, #0]
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800b938:	429a      	cmp	r2, r3
 800b93a:	d102      	bne.n	800b942 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800b93c:	e007      	b.n	800b94e <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800b93e:	2301      	movs	r3, #1
 800b940:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800b942:	68fb      	ldr	r3, [r7, #12]
 800b944:	3301      	adds	r3, #1
 800b946:	60fb      	str	r3, [r7, #12]
 800b948:	68fb      	ldr	r3, [r7, #12]
 800b94a:	2b01      	cmp	r3, #1
 800b94c:	d9d2      	bls.n	800b8f4 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800b94e:	68fb      	ldr	r3, [r7, #12]
 800b950:	2b02      	cmp	r3, #2
 800b952:	d109      	bne.n	800b968 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800b954:	68bb      	ldr	r3, [r7, #8]
 800b956:	2b00      	cmp	r3, #0
 800b958:	d102      	bne.n	800b960 <chk_lock+0x80>
 800b95a:	683b      	ldr	r3, [r7, #0]
 800b95c:	2b02      	cmp	r3, #2
 800b95e:	d101      	bne.n	800b964 <chk_lock+0x84>
 800b960:	2300      	movs	r3, #0
 800b962:	e010      	b.n	800b986 <chk_lock+0xa6>
 800b964:	2312      	movs	r3, #18
 800b966:	e00e      	b.n	800b986 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800b968:	683b      	ldr	r3, [r7, #0]
 800b96a:	2b00      	cmp	r3, #0
 800b96c:	d108      	bne.n	800b980 <chk_lock+0xa0>
 800b96e:	4a09      	ldr	r2, [pc, #36]	@ (800b994 <chk_lock+0xb4>)
 800b970:	68fb      	ldr	r3, [r7, #12]
 800b972:	011b      	lsls	r3, r3, #4
 800b974:	4413      	add	r3, r2
 800b976:	330c      	adds	r3, #12
 800b978:	881b      	ldrh	r3, [r3, #0]
 800b97a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b97e:	d101      	bne.n	800b984 <chk_lock+0xa4>
 800b980:	2310      	movs	r3, #16
 800b982:	e000      	b.n	800b986 <chk_lock+0xa6>
 800b984:	2300      	movs	r3, #0
}
 800b986:	4618      	mov	r0, r3
 800b988:	3714      	adds	r7, #20
 800b98a:	46bd      	mov	sp, r7
 800b98c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b990:	4770      	bx	lr
 800b992:	bf00      	nop
 800b994:	200007b0 	.word	0x200007b0

0800b998 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800b998:	b480      	push	{r7}
 800b99a:	b083      	sub	sp, #12
 800b99c:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800b99e:	2300      	movs	r3, #0
 800b9a0:	607b      	str	r3, [r7, #4]
 800b9a2:	e002      	b.n	800b9aa <enq_lock+0x12>
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	3301      	adds	r3, #1
 800b9a8:	607b      	str	r3, [r7, #4]
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	2b01      	cmp	r3, #1
 800b9ae:	d806      	bhi.n	800b9be <enq_lock+0x26>
 800b9b0:	4a09      	ldr	r2, [pc, #36]	@ (800b9d8 <enq_lock+0x40>)
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	011b      	lsls	r3, r3, #4
 800b9b6:	4413      	add	r3, r2
 800b9b8:	681b      	ldr	r3, [r3, #0]
 800b9ba:	2b00      	cmp	r3, #0
 800b9bc:	d1f2      	bne.n	800b9a4 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	2b02      	cmp	r3, #2
 800b9c2:	bf14      	ite	ne
 800b9c4:	2301      	movne	r3, #1
 800b9c6:	2300      	moveq	r3, #0
 800b9c8:	b2db      	uxtb	r3, r3
}
 800b9ca:	4618      	mov	r0, r3
 800b9cc:	370c      	adds	r7, #12
 800b9ce:	46bd      	mov	sp, r7
 800b9d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9d4:	4770      	bx	lr
 800b9d6:	bf00      	nop
 800b9d8:	200007b0 	.word	0x200007b0

0800b9dc <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800b9dc:	b480      	push	{r7}
 800b9de:	b085      	sub	sp, #20
 800b9e0:	af00      	add	r7, sp, #0
 800b9e2:	6078      	str	r0, [r7, #4]
 800b9e4:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800b9e6:	2300      	movs	r3, #0
 800b9e8:	60fb      	str	r3, [r7, #12]
 800b9ea:	e01f      	b.n	800ba2c <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800b9ec:	4a41      	ldr	r2, [pc, #260]	@ (800baf4 <inc_lock+0x118>)
 800b9ee:	68fb      	ldr	r3, [r7, #12]
 800b9f0:	011b      	lsls	r3, r3, #4
 800b9f2:	4413      	add	r3, r2
 800b9f4:	681a      	ldr	r2, [r3, #0]
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	681b      	ldr	r3, [r3, #0]
 800b9fa:	429a      	cmp	r2, r3
 800b9fc:	d113      	bne.n	800ba26 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800b9fe:	4a3d      	ldr	r2, [pc, #244]	@ (800baf4 <inc_lock+0x118>)
 800ba00:	68fb      	ldr	r3, [r7, #12]
 800ba02:	011b      	lsls	r3, r3, #4
 800ba04:	4413      	add	r3, r2
 800ba06:	3304      	adds	r3, #4
 800ba08:	681a      	ldr	r2, [r3, #0]
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800ba0e:	429a      	cmp	r2, r3
 800ba10:	d109      	bne.n	800ba26 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800ba12:	4a38      	ldr	r2, [pc, #224]	@ (800baf4 <inc_lock+0x118>)
 800ba14:	68fb      	ldr	r3, [r7, #12]
 800ba16:	011b      	lsls	r3, r3, #4
 800ba18:	4413      	add	r3, r2
 800ba1a:	3308      	adds	r3, #8
 800ba1c:	681a      	ldr	r2, [r3, #0]
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800ba22:	429a      	cmp	r2, r3
 800ba24:	d006      	beq.n	800ba34 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800ba26:	68fb      	ldr	r3, [r7, #12]
 800ba28:	3301      	adds	r3, #1
 800ba2a:	60fb      	str	r3, [r7, #12]
 800ba2c:	68fb      	ldr	r3, [r7, #12]
 800ba2e:	2b01      	cmp	r3, #1
 800ba30:	d9dc      	bls.n	800b9ec <inc_lock+0x10>
 800ba32:	e000      	b.n	800ba36 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800ba34:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800ba36:	68fb      	ldr	r3, [r7, #12]
 800ba38:	2b02      	cmp	r3, #2
 800ba3a:	d132      	bne.n	800baa2 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800ba3c:	2300      	movs	r3, #0
 800ba3e:	60fb      	str	r3, [r7, #12]
 800ba40:	e002      	b.n	800ba48 <inc_lock+0x6c>
 800ba42:	68fb      	ldr	r3, [r7, #12]
 800ba44:	3301      	adds	r3, #1
 800ba46:	60fb      	str	r3, [r7, #12]
 800ba48:	68fb      	ldr	r3, [r7, #12]
 800ba4a:	2b01      	cmp	r3, #1
 800ba4c:	d806      	bhi.n	800ba5c <inc_lock+0x80>
 800ba4e:	4a29      	ldr	r2, [pc, #164]	@ (800baf4 <inc_lock+0x118>)
 800ba50:	68fb      	ldr	r3, [r7, #12]
 800ba52:	011b      	lsls	r3, r3, #4
 800ba54:	4413      	add	r3, r2
 800ba56:	681b      	ldr	r3, [r3, #0]
 800ba58:	2b00      	cmp	r3, #0
 800ba5a:	d1f2      	bne.n	800ba42 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800ba5c:	68fb      	ldr	r3, [r7, #12]
 800ba5e:	2b02      	cmp	r3, #2
 800ba60:	d101      	bne.n	800ba66 <inc_lock+0x8a>
 800ba62:	2300      	movs	r3, #0
 800ba64:	e040      	b.n	800bae8 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	681a      	ldr	r2, [r3, #0]
 800ba6a:	4922      	ldr	r1, [pc, #136]	@ (800baf4 <inc_lock+0x118>)
 800ba6c:	68fb      	ldr	r3, [r7, #12]
 800ba6e:	011b      	lsls	r3, r3, #4
 800ba70:	440b      	add	r3, r1
 800ba72:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	689a      	ldr	r2, [r3, #8]
 800ba78:	491e      	ldr	r1, [pc, #120]	@ (800baf4 <inc_lock+0x118>)
 800ba7a:	68fb      	ldr	r3, [r7, #12]
 800ba7c:	011b      	lsls	r3, r3, #4
 800ba7e:	440b      	add	r3, r1
 800ba80:	3304      	adds	r3, #4
 800ba82:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	695a      	ldr	r2, [r3, #20]
 800ba88:	491a      	ldr	r1, [pc, #104]	@ (800baf4 <inc_lock+0x118>)
 800ba8a:	68fb      	ldr	r3, [r7, #12]
 800ba8c:	011b      	lsls	r3, r3, #4
 800ba8e:	440b      	add	r3, r1
 800ba90:	3308      	adds	r3, #8
 800ba92:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800ba94:	4a17      	ldr	r2, [pc, #92]	@ (800baf4 <inc_lock+0x118>)
 800ba96:	68fb      	ldr	r3, [r7, #12]
 800ba98:	011b      	lsls	r3, r3, #4
 800ba9a:	4413      	add	r3, r2
 800ba9c:	330c      	adds	r3, #12
 800ba9e:	2200      	movs	r2, #0
 800baa0:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800baa2:	683b      	ldr	r3, [r7, #0]
 800baa4:	2b00      	cmp	r3, #0
 800baa6:	d009      	beq.n	800babc <inc_lock+0xe0>
 800baa8:	4a12      	ldr	r2, [pc, #72]	@ (800baf4 <inc_lock+0x118>)
 800baaa:	68fb      	ldr	r3, [r7, #12]
 800baac:	011b      	lsls	r3, r3, #4
 800baae:	4413      	add	r3, r2
 800bab0:	330c      	adds	r3, #12
 800bab2:	881b      	ldrh	r3, [r3, #0]
 800bab4:	2b00      	cmp	r3, #0
 800bab6:	d001      	beq.n	800babc <inc_lock+0xe0>
 800bab8:	2300      	movs	r3, #0
 800baba:	e015      	b.n	800bae8 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800babc:	683b      	ldr	r3, [r7, #0]
 800babe:	2b00      	cmp	r3, #0
 800bac0:	d108      	bne.n	800bad4 <inc_lock+0xf8>
 800bac2:	4a0c      	ldr	r2, [pc, #48]	@ (800baf4 <inc_lock+0x118>)
 800bac4:	68fb      	ldr	r3, [r7, #12]
 800bac6:	011b      	lsls	r3, r3, #4
 800bac8:	4413      	add	r3, r2
 800baca:	330c      	adds	r3, #12
 800bacc:	881b      	ldrh	r3, [r3, #0]
 800bace:	3301      	adds	r3, #1
 800bad0:	b29a      	uxth	r2, r3
 800bad2:	e001      	b.n	800bad8 <inc_lock+0xfc>
 800bad4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800bad8:	4906      	ldr	r1, [pc, #24]	@ (800baf4 <inc_lock+0x118>)
 800bada:	68fb      	ldr	r3, [r7, #12]
 800badc:	011b      	lsls	r3, r3, #4
 800bade:	440b      	add	r3, r1
 800bae0:	330c      	adds	r3, #12
 800bae2:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800bae4:	68fb      	ldr	r3, [r7, #12]
 800bae6:	3301      	adds	r3, #1
}
 800bae8:	4618      	mov	r0, r3
 800baea:	3714      	adds	r7, #20
 800baec:	46bd      	mov	sp, r7
 800baee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baf2:	4770      	bx	lr
 800baf4:	200007b0 	.word	0x200007b0

0800baf8 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800baf8:	b480      	push	{r7}
 800bafa:	b085      	sub	sp, #20
 800bafc:	af00      	add	r7, sp, #0
 800bafe:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	3b01      	subs	r3, #1
 800bb04:	607b      	str	r3, [r7, #4]
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	2b01      	cmp	r3, #1
 800bb0a:	d825      	bhi.n	800bb58 <dec_lock+0x60>
		n = Files[i].ctr;
 800bb0c:	4a17      	ldr	r2, [pc, #92]	@ (800bb6c <dec_lock+0x74>)
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	011b      	lsls	r3, r3, #4
 800bb12:	4413      	add	r3, r2
 800bb14:	330c      	adds	r3, #12
 800bb16:	881b      	ldrh	r3, [r3, #0]
 800bb18:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800bb1a:	89fb      	ldrh	r3, [r7, #14]
 800bb1c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bb20:	d101      	bne.n	800bb26 <dec_lock+0x2e>
 800bb22:	2300      	movs	r3, #0
 800bb24:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800bb26:	89fb      	ldrh	r3, [r7, #14]
 800bb28:	2b00      	cmp	r3, #0
 800bb2a:	d002      	beq.n	800bb32 <dec_lock+0x3a>
 800bb2c:	89fb      	ldrh	r3, [r7, #14]
 800bb2e:	3b01      	subs	r3, #1
 800bb30:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800bb32:	4a0e      	ldr	r2, [pc, #56]	@ (800bb6c <dec_lock+0x74>)
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	011b      	lsls	r3, r3, #4
 800bb38:	4413      	add	r3, r2
 800bb3a:	330c      	adds	r3, #12
 800bb3c:	89fa      	ldrh	r2, [r7, #14]
 800bb3e:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800bb40:	89fb      	ldrh	r3, [r7, #14]
 800bb42:	2b00      	cmp	r3, #0
 800bb44:	d105      	bne.n	800bb52 <dec_lock+0x5a>
 800bb46:	4a09      	ldr	r2, [pc, #36]	@ (800bb6c <dec_lock+0x74>)
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	011b      	lsls	r3, r3, #4
 800bb4c:	4413      	add	r3, r2
 800bb4e:	2200      	movs	r2, #0
 800bb50:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800bb52:	2300      	movs	r3, #0
 800bb54:	737b      	strb	r3, [r7, #13]
 800bb56:	e001      	b.n	800bb5c <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800bb58:	2302      	movs	r3, #2
 800bb5a:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800bb5c:	7b7b      	ldrb	r3, [r7, #13]
}
 800bb5e:	4618      	mov	r0, r3
 800bb60:	3714      	adds	r7, #20
 800bb62:	46bd      	mov	sp, r7
 800bb64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb68:	4770      	bx	lr
 800bb6a:	bf00      	nop
 800bb6c:	200007b0 	.word	0x200007b0

0800bb70 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800bb70:	b480      	push	{r7}
 800bb72:	b085      	sub	sp, #20
 800bb74:	af00      	add	r7, sp, #0
 800bb76:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800bb78:	2300      	movs	r3, #0
 800bb7a:	60fb      	str	r3, [r7, #12]
 800bb7c:	e010      	b.n	800bba0 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800bb7e:	4a0d      	ldr	r2, [pc, #52]	@ (800bbb4 <clear_lock+0x44>)
 800bb80:	68fb      	ldr	r3, [r7, #12]
 800bb82:	011b      	lsls	r3, r3, #4
 800bb84:	4413      	add	r3, r2
 800bb86:	681b      	ldr	r3, [r3, #0]
 800bb88:	687a      	ldr	r2, [r7, #4]
 800bb8a:	429a      	cmp	r2, r3
 800bb8c:	d105      	bne.n	800bb9a <clear_lock+0x2a>
 800bb8e:	4a09      	ldr	r2, [pc, #36]	@ (800bbb4 <clear_lock+0x44>)
 800bb90:	68fb      	ldr	r3, [r7, #12]
 800bb92:	011b      	lsls	r3, r3, #4
 800bb94:	4413      	add	r3, r2
 800bb96:	2200      	movs	r2, #0
 800bb98:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800bb9a:	68fb      	ldr	r3, [r7, #12]
 800bb9c:	3301      	adds	r3, #1
 800bb9e:	60fb      	str	r3, [r7, #12]
 800bba0:	68fb      	ldr	r3, [r7, #12]
 800bba2:	2b01      	cmp	r3, #1
 800bba4:	d9eb      	bls.n	800bb7e <clear_lock+0xe>
	}
}
 800bba6:	bf00      	nop
 800bba8:	bf00      	nop
 800bbaa:	3714      	adds	r7, #20
 800bbac:	46bd      	mov	sp, r7
 800bbae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbb2:	4770      	bx	lr
 800bbb4:	200007b0 	.word	0x200007b0

0800bbb8 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800bbb8:	b580      	push	{r7, lr}
 800bbba:	b086      	sub	sp, #24
 800bbbc:	af00      	add	r7, sp, #0
 800bbbe:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800bbc0:	2300      	movs	r3, #0
 800bbc2:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	78db      	ldrb	r3, [r3, #3]
 800bbc8:	2b00      	cmp	r3, #0
 800bbca:	d034      	beq.n	800bc36 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bbd0:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	7858      	ldrb	r0, [r3, #1]
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800bbdc:	2301      	movs	r3, #1
 800bbde:	697a      	ldr	r2, [r7, #20]
 800bbe0:	f7ff fd3e 	bl	800b660 <disk_write>
 800bbe4:	4603      	mov	r3, r0
 800bbe6:	2b00      	cmp	r3, #0
 800bbe8:	d002      	beq.n	800bbf0 <sync_window+0x38>
			res = FR_DISK_ERR;
 800bbea:	2301      	movs	r3, #1
 800bbec:	73fb      	strb	r3, [r7, #15]
 800bbee:	e022      	b.n	800bc36 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	2200      	movs	r2, #0
 800bbf4:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	6a1b      	ldr	r3, [r3, #32]
 800bbfa:	697a      	ldr	r2, [r7, #20]
 800bbfc:	1ad2      	subs	r2, r2, r3
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	699b      	ldr	r3, [r3, #24]
 800bc02:	429a      	cmp	r2, r3
 800bc04:	d217      	bcs.n	800bc36 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	789b      	ldrb	r3, [r3, #2]
 800bc0a:	613b      	str	r3, [r7, #16]
 800bc0c:	e010      	b.n	800bc30 <sync_window+0x78>
					wsect += fs->fsize;
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	699b      	ldr	r3, [r3, #24]
 800bc12:	697a      	ldr	r2, [r7, #20]
 800bc14:	4413      	add	r3, r2
 800bc16:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	7858      	ldrb	r0, [r3, #1]
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800bc22:	2301      	movs	r3, #1
 800bc24:	697a      	ldr	r2, [r7, #20]
 800bc26:	f7ff fd1b 	bl	800b660 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800bc2a:	693b      	ldr	r3, [r7, #16]
 800bc2c:	3b01      	subs	r3, #1
 800bc2e:	613b      	str	r3, [r7, #16]
 800bc30:	693b      	ldr	r3, [r7, #16]
 800bc32:	2b01      	cmp	r3, #1
 800bc34:	d8eb      	bhi.n	800bc0e <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800bc36:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc38:	4618      	mov	r0, r3
 800bc3a:	3718      	adds	r7, #24
 800bc3c:	46bd      	mov	sp, r7
 800bc3e:	bd80      	pop	{r7, pc}

0800bc40 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800bc40:	b580      	push	{r7, lr}
 800bc42:	b084      	sub	sp, #16
 800bc44:	af00      	add	r7, sp, #0
 800bc46:	6078      	str	r0, [r7, #4]
 800bc48:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800bc4a:	2300      	movs	r3, #0
 800bc4c:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bc52:	683a      	ldr	r2, [r7, #0]
 800bc54:	429a      	cmp	r2, r3
 800bc56:	d01b      	beq.n	800bc90 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800bc58:	6878      	ldr	r0, [r7, #4]
 800bc5a:	f7ff ffad 	bl	800bbb8 <sync_window>
 800bc5e:	4603      	mov	r3, r0
 800bc60:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800bc62:	7bfb      	ldrb	r3, [r7, #15]
 800bc64:	2b00      	cmp	r3, #0
 800bc66:	d113      	bne.n	800bc90 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	7858      	ldrb	r0, [r3, #1]
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800bc72:	2301      	movs	r3, #1
 800bc74:	683a      	ldr	r2, [r7, #0]
 800bc76:	f7ff fcd3 	bl	800b620 <disk_read>
 800bc7a:	4603      	mov	r3, r0
 800bc7c:	2b00      	cmp	r3, #0
 800bc7e:	d004      	beq.n	800bc8a <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800bc80:	f04f 33ff 	mov.w	r3, #4294967295
 800bc84:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800bc86:	2301      	movs	r3, #1
 800bc88:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800bc8a:	687b      	ldr	r3, [r7, #4]
 800bc8c:	683a      	ldr	r2, [r7, #0]
 800bc8e:	62da      	str	r2, [r3, #44]	@ 0x2c
		}
	}
	return res;
 800bc90:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc92:	4618      	mov	r0, r3
 800bc94:	3710      	adds	r7, #16
 800bc96:	46bd      	mov	sp, r7
 800bc98:	bd80      	pop	{r7, pc}
	...

0800bc9c <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800bc9c:	b580      	push	{r7, lr}
 800bc9e:	b084      	sub	sp, #16
 800bca0:	af00      	add	r7, sp, #0
 800bca2:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800bca4:	6878      	ldr	r0, [r7, #4]
 800bca6:	f7ff ff87 	bl	800bbb8 <sync_window>
 800bcaa:	4603      	mov	r3, r0
 800bcac:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800bcae:	7bfb      	ldrb	r3, [r7, #15]
 800bcb0:	2b00      	cmp	r3, #0
 800bcb2:	d158      	bne.n	800bd66 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	781b      	ldrb	r3, [r3, #0]
 800bcb8:	2b03      	cmp	r3, #3
 800bcba:	d148      	bne.n	800bd4e <sync_fs+0xb2>
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	791b      	ldrb	r3, [r3, #4]
 800bcc0:	2b01      	cmp	r3, #1
 800bcc2:	d144      	bne.n	800bd4e <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	3330      	adds	r3, #48	@ 0x30
 800bcc8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800bccc:	2100      	movs	r1, #0
 800bcce:	4618      	mov	r0, r3
 800bcd0:	f7ff fda8 	bl	800b824 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	3330      	adds	r3, #48	@ 0x30
 800bcd8:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800bcdc:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800bce0:	4618      	mov	r0, r3
 800bce2:	f7ff fd37 	bl	800b754 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	3330      	adds	r3, #48	@ 0x30
 800bcea:	4921      	ldr	r1, [pc, #132]	@ (800bd70 <sync_fs+0xd4>)
 800bcec:	4618      	mov	r0, r3
 800bcee:	f7ff fd4c 	bl	800b78a <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800bcf2:	687b      	ldr	r3, [r7, #4]
 800bcf4:	3330      	adds	r3, #48	@ 0x30
 800bcf6:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800bcfa:	491e      	ldr	r1, [pc, #120]	@ (800bd74 <sync_fs+0xd8>)
 800bcfc:	4618      	mov	r0, r3
 800bcfe:	f7ff fd44 	bl	800b78a <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800bd02:	687b      	ldr	r3, [r7, #4]
 800bd04:	3330      	adds	r3, #48	@ 0x30
 800bd06:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800bd0a:	687b      	ldr	r3, [r7, #4]
 800bd0c:	691b      	ldr	r3, [r3, #16]
 800bd0e:	4619      	mov	r1, r3
 800bd10:	4610      	mov	r0, r2
 800bd12:	f7ff fd3a 	bl	800b78a <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	3330      	adds	r3, #48	@ 0x30
 800bd1a:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	68db      	ldr	r3, [r3, #12]
 800bd22:	4619      	mov	r1, r3
 800bd24:	4610      	mov	r0, r2
 800bd26:	f7ff fd30 	bl	800b78a <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800bd2a:	687b      	ldr	r3, [r7, #4]
 800bd2c:	69db      	ldr	r3, [r3, #28]
 800bd2e:	1c5a      	adds	r2, r3, #1
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	62da      	str	r2, [r3, #44]	@ 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	7858      	ldrb	r0, [r3, #1]
 800bd38:	687b      	ldr	r3, [r7, #4]
 800bd3a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bd42:	2301      	movs	r3, #1
 800bd44:	f7ff fc8c 	bl	800b660 <disk_write>
			fs->fsi_flag = 0;
 800bd48:	687b      	ldr	r3, [r7, #4]
 800bd4a:	2200      	movs	r2, #0
 800bd4c:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	785b      	ldrb	r3, [r3, #1]
 800bd52:	2200      	movs	r2, #0
 800bd54:	2100      	movs	r1, #0
 800bd56:	4618      	mov	r0, r3
 800bd58:	f7ff fca2 	bl	800b6a0 <disk_ioctl>
 800bd5c:	4603      	mov	r3, r0
 800bd5e:	2b00      	cmp	r3, #0
 800bd60:	d001      	beq.n	800bd66 <sync_fs+0xca>
 800bd62:	2301      	movs	r3, #1
 800bd64:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800bd66:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd68:	4618      	mov	r0, r3
 800bd6a:	3710      	adds	r7, #16
 800bd6c:	46bd      	mov	sp, r7
 800bd6e:	bd80      	pop	{r7, pc}
 800bd70:	41615252 	.word	0x41615252
 800bd74:	61417272 	.word	0x61417272

0800bd78 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800bd78:	b480      	push	{r7}
 800bd7a:	b083      	sub	sp, #12
 800bd7c:	af00      	add	r7, sp, #0
 800bd7e:	6078      	str	r0, [r7, #4]
 800bd80:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800bd82:	683b      	ldr	r3, [r7, #0]
 800bd84:	3b02      	subs	r3, #2
 800bd86:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	695b      	ldr	r3, [r3, #20]
 800bd8c:	3b02      	subs	r3, #2
 800bd8e:	683a      	ldr	r2, [r7, #0]
 800bd90:	429a      	cmp	r2, r3
 800bd92:	d301      	bcc.n	800bd98 <clust2sect+0x20>
 800bd94:	2300      	movs	r3, #0
 800bd96:	e008      	b.n	800bdaa <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	895b      	ldrh	r3, [r3, #10]
 800bd9c:	461a      	mov	r2, r3
 800bd9e:	683b      	ldr	r3, [r7, #0]
 800bda0:	fb03 f202 	mul.w	r2, r3, r2
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bda8:	4413      	add	r3, r2
}
 800bdaa:	4618      	mov	r0, r3
 800bdac:	370c      	adds	r7, #12
 800bdae:	46bd      	mov	sp, r7
 800bdb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdb4:	4770      	bx	lr

0800bdb6 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800bdb6:	b580      	push	{r7, lr}
 800bdb8:	b086      	sub	sp, #24
 800bdba:	af00      	add	r7, sp, #0
 800bdbc:	6078      	str	r0, [r7, #4]
 800bdbe:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	681b      	ldr	r3, [r3, #0]
 800bdc4:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800bdc6:	683b      	ldr	r3, [r7, #0]
 800bdc8:	2b01      	cmp	r3, #1
 800bdca:	d904      	bls.n	800bdd6 <get_fat+0x20>
 800bdcc:	693b      	ldr	r3, [r7, #16]
 800bdce:	695b      	ldr	r3, [r3, #20]
 800bdd0:	683a      	ldr	r2, [r7, #0]
 800bdd2:	429a      	cmp	r2, r3
 800bdd4:	d302      	bcc.n	800bddc <get_fat+0x26>
		val = 1;	/* Internal error */
 800bdd6:	2301      	movs	r3, #1
 800bdd8:	617b      	str	r3, [r7, #20]
 800bdda:	e08e      	b.n	800befa <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800bddc:	f04f 33ff 	mov.w	r3, #4294967295
 800bde0:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800bde2:	693b      	ldr	r3, [r7, #16]
 800bde4:	781b      	ldrb	r3, [r3, #0]
 800bde6:	2b03      	cmp	r3, #3
 800bde8:	d061      	beq.n	800beae <get_fat+0xf8>
 800bdea:	2b03      	cmp	r3, #3
 800bdec:	dc7b      	bgt.n	800bee6 <get_fat+0x130>
 800bdee:	2b01      	cmp	r3, #1
 800bdf0:	d002      	beq.n	800bdf8 <get_fat+0x42>
 800bdf2:	2b02      	cmp	r3, #2
 800bdf4:	d041      	beq.n	800be7a <get_fat+0xc4>
 800bdf6:	e076      	b.n	800bee6 <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800bdf8:	683b      	ldr	r3, [r7, #0]
 800bdfa:	60fb      	str	r3, [r7, #12]
 800bdfc:	68fb      	ldr	r3, [r7, #12]
 800bdfe:	085b      	lsrs	r3, r3, #1
 800be00:	68fa      	ldr	r2, [r7, #12]
 800be02:	4413      	add	r3, r2
 800be04:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800be06:	693b      	ldr	r3, [r7, #16]
 800be08:	6a1a      	ldr	r2, [r3, #32]
 800be0a:	68fb      	ldr	r3, [r7, #12]
 800be0c:	0a5b      	lsrs	r3, r3, #9
 800be0e:	4413      	add	r3, r2
 800be10:	4619      	mov	r1, r3
 800be12:	6938      	ldr	r0, [r7, #16]
 800be14:	f7ff ff14 	bl	800bc40 <move_window>
 800be18:	4603      	mov	r3, r0
 800be1a:	2b00      	cmp	r3, #0
 800be1c:	d166      	bne.n	800beec <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 800be1e:	68fb      	ldr	r3, [r7, #12]
 800be20:	1c5a      	adds	r2, r3, #1
 800be22:	60fa      	str	r2, [r7, #12]
 800be24:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800be28:	693a      	ldr	r2, [r7, #16]
 800be2a:	4413      	add	r3, r2
 800be2c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800be30:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800be32:	693b      	ldr	r3, [r7, #16]
 800be34:	6a1a      	ldr	r2, [r3, #32]
 800be36:	68fb      	ldr	r3, [r7, #12]
 800be38:	0a5b      	lsrs	r3, r3, #9
 800be3a:	4413      	add	r3, r2
 800be3c:	4619      	mov	r1, r3
 800be3e:	6938      	ldr	r0, [r7, #16]
 800be40:	f7ff fefe 	bl	800bc40 <move_window>
 800be44:	4603      	mov	r3, r0
 800be46:	2b00      	cmp	r3, #0
 800be48:	d152      	bne.n	800bef0 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 800be4a:	68fb      	ldr	r3, [r7, #12]
 800be4c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800be50:	693a      	ldr	r2, [r7, #16]
 800be52:	4413      	add	r3, r2
 800be54:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800be58:	021b      	lsls	r3, r3, #8
 800be5a:	68ba      	ldr	r2, [r7, #8]
 800be5c:	4313      	orrs	r3, r2
 800be5e:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800be60:	683b      	ldr	r3, [r7, #0]
 800be62:	f003 0301 	and.w	r3, r3, #1
 800be66:	2b00      	cmp	r3, #0
 800be68:	d002      	beq.n	800be70 <get_fat+0xba>
 800be6a:	68bb      	ldr	r3, [r7, #8]
 800be6c:	091b      	lsrs	r3, r3, #4
 800be6e:	e002      	b.n	800be76 <get_fat+0xc0>
 800be70:	68bb      	ldr	r3, [r7, #8]
 800be72:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800be76:	617b      	str	r3, [r7, #20]
			break;
 800be78:	e03f      	b.n	800befa <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800be7a:	693b      	ldr	r3, [r7, #16]
 800be7c:	6a1a      	ldr	r2, [r3, #32]
 800be7e:	683b      	ldr	r3, [r7, #0]
 800be80:	0a1b      	lsrs	r3, r3, #8
 800be82:	4413      	add	r3, r2
 800be84:	4619      	mov	r1, r3
 800be86:	6938      	ldr	r0, [r7, #16]
 800be88:	f7ff feda 	bl	800bc40 <move_window>
 800be8c:	4603      	mov	r3, r0
 800be8e:	2b00      	cmp	r3, #0
 800be90:	d130      	bne.n	800bef4 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800be92:	693b      	ldr	r3, [r7, #16]
 800be94:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800be98:	683b      	ldr	r3, [r7, #0]
 800be9a:	005b      	lsls	r3, r3, #1
 800be9c:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800bea0:	4413      	add	r3, r2
 800bea2:	4618      	mov	r0, r3
 800bea4:	f7ff fc1a 	bl	800b6dc <ld_word>
 800bea8:	4603      	mov	r3, r0
 800beaa:	617b      	str	r3, [r7, #20]
			break;
 800beac:	e025      	b.n	800befa <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800beae:	693b      	ldr	r3, [r7, #16]
 800beb0:	6a1a      	ldr	r2, [r3, #32]
 800beb2:	683b      	ldr	r3, [r7, #0]
 800beb4:	09db      	lsrs	r3, r3, #7
 800beb6:	4413      	add	r3, r2
 800beb8:	4619      	mov	r1, r3
 800beba:	6938      	ldr	r0, [r7, #16]
 800bebc:	f7ff fec0 	bl	800bc40 <move_window>
 800bec0:	4603      	mov	r3, r0
 800bec2:	2b00      	cmp	r3, #0
 800bec4:	d118      	bne.n	800bef8 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800bec6:	693b      	ldr	r3, [r7, #16]
 800bec8:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800becc:	683b      	ldr	r3, [r7, #0]
 800bece:	009b      	lsls	r3, r3, #2
 800bed0:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800bed4:	4413      	add	r3, r2
 800bed6:	4618      	mov	r0, r3
 800bed8:	f7ff fc19 	bl	800b70e <ld_dword>
 800bedc:	4603      	mov	r3, r0
 800bede:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800bee2:	617b      	str	r3, [r7, #20]
			break;
 800bee4:	e009      	b.n	800befa <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800bee6:	2301      	movs	r3, #1
 800bee8:	617b      	str	r3, [r7, #20]
 800beea:	e006      	b.n	800befa <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800beec:	bf00      	nop
 800beee:	e004      	b.n	800befa <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800bef0:	bf00      	nop
 800bef2:	e002      	b.n	800befa <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800bef4:	bf00      	nop
 800bef6:	e000      	b.n	800befa <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800bef8:	bf00      	nop
		}
	}

	return val;
 800befa:	697b      	ldr	r3, [r7, #20]
}
 800befc:	4618      	mov	r0, r3
 800befe:	3718      	adds	r7, #24
 800bf00:	46bd      	mov	sp, r7
 800bf02:	bd80      	pop	{r7, pc}

0800bf04 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800bf04:	b590      	push	{r4, r7, lr}
 800bf06:	b089      	sub	sp, #36	@ 0x24
 800bf08:	af00      	add	r7, sp, #0
 800bf0a:	60f8      	str	r0, [r7, #12]
 800bf0c:	60b9      	str	r1, [r7, #8]
 800bf0e:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800bf10:	2302      	movs	r3, #2
 800bf12:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800bf14:	68bb      	ldr	r3, [r7, #8]
 800bf16:	2b01      	cmp	r3, #1
 800bf18:	f240 80d9 	bls.w	800c0ce <put_fat+0x1ca>
 800bf1c:	68fb      	ldr	r3, [r7, #12]
 800bf1e:	695b      	ldr	r3, [r3, #20]
 800bf20:	68ba      	ldr	r2, [r7, #8]
 800bf22:	429a      	cmp	r2, r3
 800bf24:	f080 80d3 	bcs.w	800c0ce <put_fat+0x1ca>
		switch (fs->fs_type) {
 800bf28:	68fb      	ldr	r3, [r7, #12]
 800bf2a:	781b      	ldrb	r3, [r3, #0]
 800bf2c:	2b03      	cmp	r3, #3
 800bf2e:	f000 8096 	beq.w	800c05e <put_fat+0x15a>
 800bf32:	2b03      	cmp	r3, #3
 800bf34:	f300 80cb 	bgt.w	800c0ce <put_fat+0x1ca>
 800bf38:	2b01      	cmp	r3, #1
 800bf3a:	d002      	beq.n	800bf42 <put_fat+0x3e>
 800bf3c:	2b02      	cmp	r3, #2
 800bf3e:	d06e      	beq.n	800c01e <put_fat+0x11a>
 800bf40:	e0c5      	b.n	800c0ce <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800bf42:	68bb      	ldr	r3, [r7, #8]
 800bf44:	61bb      	str	r3, [r7, #24]
 800bf46:	69bb      	ldr	r3, [r7, #24]
 800bf48:	085b      	lsrs	r3, r3, #1
 800bf4a:	69ba      	ldr	r2, [r7, #24]
 800bf4c:	4413      	add	r3, r2
 800bf4e:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800bf50:	68fb      	ldr	r3, [r7, #12]
 800bf52:	6a1a      	ldr	r2, [r3, #32]
 800bf54:	69bb      	ldr	r3, [r7, #24]
 800bf56:	0a5b      	lsrs	r3, r3, #9
 800bf58:	4413      	add	r3, r2
 800bf5a:	4619      	mov	r1, r3
 800bf5c:	68f8      	ldr	r0, [r7, #12]
 800bf5e:	f7ff fe6f 	bl	800bc40 <move_window>
 800bf62:	4603      	mov	r3, r0
 800bf64:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800bf66:	7ffb      	ldrb	r3, [r7, #31]
 800bf68:	2b00      	cmp	r3, #0
 800bf6a:	f040 80a9 	bne.w	800c0c0 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 800bf6e:	68fb      	ldr	r3, [r7, #12]
 800bf70:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800bf74:	69bb      	ldr	r3, [r7, #24]
 800bf76:	1c59      	adds	r1, r3, #1
 800bf78:	61b9      	str	r1, [r7, #24]
 800bf7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bf7e:	4413      	add	r3, r2
 800bf80:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800bf82:	68bb      	ldr	r3, [r7, #8]
 800bf84:	f003 0301 	and.w	r3, r3, #1
 800bf88:	2b00      	cmp	r3, #0
 800bf8a:	d00d      	beq.n	800bfa8 <put_fat+0xa4>
 800bf8c:	697b      	ldr	r3, [r7, #20]
 800bf8e:	781b      	ldrb	r3, [r3, #0]
 800bf90:	b25b      	sxtb	r3, r3
 800bf92:	f003 030f 	and.w	r3, r3, #15
 800bf96:	b25a      	sxtb	r2, r3
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	b25b      	sxtb	r3, r3
 800bf9c:	011b      	lsls	r3, r3, #4
 800bf9e:	b25b      	sxtb	r3, r3
 800bfa0:	4313      	orrs	r3, r2
 800bfa2:	b25b      	sxtb	r3, r3
 800bfa4:	b2db      	uxtb	r3, r3
 800bfa6:	e001      	b.n	800bfac <put_fat+0xa8>
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	b2db      	uxtb	r3, r3
 800bfac:	697a      	ldr	r2, [r7, #20]
 800bfae:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800bfb0:	68fb      	ldr	r3, [r7, #12]
 800bfb2:	2201      	movs	r2, #1
 800bfb4:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800bfb6:	68fb      	ldr	r3, [r7, #12]
 800bfb8:	6a1a      	ldr	r2, [r3, #32]
 800bfba:	69bb      	ldr	r3, [r7, #24]
 800bfbc:	0a5b      	lsrs	r3, r3, #9
 800bfbe:	4413      	add	r3, r2
 800bfc0:	4619      	mov	r1, r3
 800bfc2:	68f8      	ldr	r0, [r7, #12]
 800bfc4:	f7ff fe3c 	bl	800bc40 <move_window>
 800bfc8:	4603      	mov	r3, r0
 800bfca:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800bfcc:	7ffb      	ldrb	r3, [r7, #31]
 800bfce:	2b00      	cmp	r3, #0
 800bfd0:	d178      	bne.n	800c0c4 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 800bfd2:	68fb      	ldr	r3, [r7, #12]
 800bfd4:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800bfd8:	69bb      	ldr	r3, [r7, #24]
 800bfda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bfde:	4413      	add	r3, r2
 800bfe0:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800bfe2:	68bb      	ldr	r3, [r7, #8]
 800bfe4:	f003 0301 	and.w	r3, r3, #1
 800bfe8:	2b00      	cmp	r3, #0
 800bfea:	d003      	beq.n	800bff4 <put_fat+0xf0>
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	091b      	lsrs	r3, r3, #4
 800bff0:	b2db      	uxtb	r3, r3
 800bff2:	e00e      	b.n	800c012 <put_fat+0x10e>
 800bff4:	697b      	ldr	r3, [r7, #20]
 800bff6:	781b      	ldrb	r3, [r3, #0]
 800bff8:	b25b      	sxtb	r3, r3
 800bffa:	f023 030f 	bic.w	r3, r3, #15
 800bffe:	b25a      	sxtb	r2, r3
 800c000:	687b      	ldr	r3, [r7, #4]
 800c002:	0a1b      	lsrs	r3, r3, #8
 800c004:	b25b      	sxtb	r3, r3
 800c006:	f003 030f 	and.w	r3, r3, #15
 800c00a:	b25b      	sxtb	r3, r3
 800c00c:	4313      	orrs	r3, r2
 800c00e:	b25b      	sxtb	r3, r3
 800c010:	b2db      	uxtb	r3, r3
 800c012:	697a      	ldr	r2, [r7, #20]
 800c014:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800c016:	68fb      	ldr	r3, [r7, #12]
 800c018:	2201      	movs	r2, #1
 800c01a:	70da      	strb	r2, [r3, #3]
			break;
 800c01c:	e057      	b.n	800c0ce <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800c01e:	68fb      	ldr	r3, [r7, #12]
 800c020:	6a1a      	ldr	r2, [r3, #32]
 800c022:	68bb      	ldr	r3, [r7, #8]
 800c024:	0a1b      	lsrs	r3, r3, #8
 800c026:	4413      	add	r3, r2
 800c028:	4619      	mov	r1, r3
 800c02a:	68f8      	ldr	r0, [r7, #12]
 800c02c:	f7ff fe08 	bl	800bc40 <move_window>
 800c030:	4603      	mov	r3, r0
 800c032:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c034:	7ffb      	ldrb	r3, [r7, #31]
 800c036:	2b00      	cmp	r3, #0
 800c038:	d146      	bne.n	800c0c8 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800c03a:	68fb      	ldr	r3, [r7, #12]
 800c03c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c040:	68bb      	ldr	r3, [r7, #8]
 800c042:	005b      	lsls	r3, r3, #1
 800c044:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800c048:	4413      	add	r3, r2
 800c04a:	687a      	ldr	r2, [r7, #4]
 800c04c:	b292      	uxth	r2, r2
 800c04e:	4611      	mov	r1, r2
 800c050:	4618      	mov	r0, r3
 800c052:	f7ff fb7f 	bl	800b754 <st_word>
			fs->wflag = 1;
 800c056:	68fb      	ldr	r3, [r7, #12]
 800c058:	2201      	movs	r2, #1
 800c05a:	70da      	strb	r2, [r3, #3]
			break;
 800c05c:	e037      	b.n	800c0ce <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800c05e:	68fb      	ldr	r3, [r7, #12]
 800c060:	6a1a      	ldr	r2, [r3, #32]
 800c062:	68bb      	ldr	r3, [r7, #8]
 800c064:	09db      	lsrs	r3, r3, #7
 800c066:	4413      	add	r3, r2
 800c068:	4619      	mov	r1, r3
 800c06a:	68f8      	ldr	r0, [r7, #12]
 800c06c:	f7ff fde8 	bl	800bc40 <move_window>
 800c070:	4603      	mov	r3, r0
 800c072:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c074:	7ffb      	ldrb	r3, [r7, #31]
 800c076:	2b00      	cmp	r3, #0
 800c078:	d128      	bne.n	800c0cc <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 800c080:	68fb      	ldr	r3, [r7, #12]
 800c082:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c086:	68bb      	ldr	r3, [r7, #8]
 800c088:	009b      	lsls	r3, r3, #2
 800c08a:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800c08e:	4413      	add	r3, r2
 800c090:	4618      	mov	r0, r3
 800c092:	f7ff fb3c 	bl	800b70e <ld_dword>
 800c096:	4603      	mov	r3, r0
 800c098:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800c09c:	4323      	orrs	r3, r4
 800c09e:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800c0a0:	68fb      	ldr	r3, [r7, #12]
 800c0a2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c0a6:	68bb      	ldr	r3, [r7, #8]
 800c0a8:	009b      	lsls	r3, r3, #2
 800c0aa:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800c0ae:	4413      	add	r3, r2
 800c0b0:	6879      	ldr	r1, [r7, #4]
 800c0b2:	4618      	mov	r0, r3
 800c0b4:	f7ff fb69 	bl	800b78a <st_dword>
			fs->wflag = 1;
 800c0b8:	68fb      	ldr	r3, [r7, #12]
 800c0ba:	2201      	movs	r2, #1
 800c0bc:	70da      	strb	r2, [r3, #3]
			break;
 800c0be:	e006      	b.n	800c0ce <put_fat+0x1ca>
			if (res != FR_OK) break;
 800c0c0:	bf00      	nop
 800c0c2:	e004      	b.n	800c0ce <put_fat+0x1ca>
			if (res != FR_OK) break;
 800c0c4:	bf00      	nop
 800c0c6:	e002      	b.n	800c0ce <put_fat+0x1ca>
			if (res != FR_OK) break;
 800c0c8:	bf00      	nop
 800c0ca:	e000      	b.n	800c0ce <put_fat+0x1ca>
			if (res != FR_OK) break;
 800c0cc:	bf00      	nop
		}
	}
	return res;
 800c0ce:	7ffb      	ldrb	r3, [r7, #31]
}
 800c0d0:	4618      	mov	r0, r3
 800c0d2:	3724      	adds	r7, #36	@ 0x24
 800c0d4:	46bd      	mov	sp, r7
 800c0d6:	bd90      	pop	{r4, r7, pc}

0800c0d8 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800c0d8:	b580      	push	{r7, lr}
 800c0da:	b088      	sub	sp, #32
 800c0dc:	af00      	add	r7, sp, #0
 800c0de:	60f8      	str	r0, [r7, #12]
 800c0e0:	60b9      	str	r1, [r7, #8]
 800c0e2:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800c0e4:	2300      	movs	r3, #0
 800c0e6:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800c0e8:	68fb      	ldr	r3, [r7, #12]
 800c0ea:	681b      	ldr	r3, [r3, #0]
 800c0ec:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800c0ee:	68bb      	ldr	r3, [r7, #8]
 800c0f0:	2b01      	cmp	r3, #1
 800c0f2:	d904      	bls.n	800c0fe <remove_chain+0x26>
 800c0f4:	69bb      	ldr	r3, [r7, #24]
 800c0f6:	695b      	ldr	r3, [r3, #20]
 800c0f8:	68ba      	ldr	r2, [r7, #8]
 800c0fa:	429a      	cmp	r2, r3
 800c0fc:	d301      	bcc.n	800c102 <remove_chain+0x2a>
 800c0fe:	2302      	movs	r3, #2
 800c100:	e04b      	b.n	800c19a <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800c102:	687b      	ldr	r3, [r7, #4]
 800c104:	2b00      	cmp	r3, #0
 800c106:	d00c      	beq.n	800c122 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800c108:	f04f 32ff 	mov.w	r2, #4294967295
 800c10c:	6879      	ldr	r1, [r7, #4]
 800c10e:	69b8      	ldr	r0, [r7, #24]
 800c110:	f7ff fef8 	bl	800bf04 <put_fat>
 800c114:	4603      	mov	r3, r0
 800c116:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800c118:	7ffb      	ldrb	r3, [r7, #31]
 800c11a:	2b00      	cmp	r3, #0
 800c11c:	d001      	beq.n	800c122 <remove_chain+0x4a>
 800c11e:	7ffb      	ldrb	r3, [r7, #31]
 800c120:	e03b      	b.n	800c19a <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800c122:	68b9      	ldr	r1, [r7, #8]
 800c124:	68f8      	ldr	r0, [r7, #12]
 800c126:	f7ff fe46 	bl	800bdb6 <get_fat>
 800c12a:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800c12c:	697b      	ldr	r3, [r7, #20]
 800c12e:	2b00      	cmp	r3, #0
 800c130:	d031      	beq.n	800c196 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800c132:	697b      	ldr	r3, [r7, #20]
 800c134:	2b01      	cmp	r3, #1
 800c136:	d101      	bne.n	800c13c <remove_chain+0x64>
 800c138:	2302      	movs	r3, #2
 800c13a:	e02e      	b.n	800c19a <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800c13c:	697b      	ldr	r3, [r7, #20]
 800c13e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c142:	d101      	bne.n	800c148 <remove_chain+0x70>
 800c144:	2301      	movs	r3, #1
 800c146:	e028      	b.n	800c19a <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800c148:	2200      	movs	r2, #0
 800c14a:	68b9      	ldr	r1, [r7, #8]
 800c14c:	69b8      	ldr	r0, [r7, #24]
 800c14e:	f7ff fed9 	bl	800bf04 <put_fat>
 800c152:	4603      	mov	r3, r0
 800c154:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800c156:	7ffb      	ldrb	r3, [r7, #31]
 800c158:	2b00      	cmp	r3, #0
 800c15a:	d001      	beq.n	800c160 <remove_chain+0x88>
 800c15c:	7ffb      	ldrb	r3, [r7, #31]
 800c15e:	e01c      	b.n	800c19a <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800c160:	69bb      	ldr	r3, [r7, #24]
 800c162:	691a      	ldr	r2, [r3, #16]
 800c164:	69bb      	ldr	r3, [r7, #24]
 800c166:	695b      	ldr	r3, [r3, #20]
 800c168:	3b02      	subs	r3, #2
 800c16a:	429a      	cmp	r2, r3
 800c16c:	d20b      	bcs.n	800c186 <remove_chain+0xae>
			fs->free_clst++;
 800c16e:	69bb      	ldr	r3, [r7, #24]
 800c170:	691b      	ldr	r3, [r3, #16]
 800c172:	1c5a      	adds	r2, r3, #1
 800c174:	69bb      	ldr	r3, [r7, #24]
 800c176:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 800c178:	69bb      	ldr	r3, [r7, #24]
 800c17a:	791b      	ldrb	r3, [r3, #4]
 800c17c:	f043 0301 	orr.w	r3, r3, #1
 800c180:	b2da      	uxtb	r2, r3
 800c182:	69bb      	ldr	r3, [r7, #24]
 800c184:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800c186:	697b      	ldr	r3, [r7, #20]
 800c188:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800c18a:	69bb      	ldr	r3, [r7, #24]
 800c18c:	695b      	ldr	r3, [r3, #20]
 800c18e:	68ba      	ldr	r2, [r7, #8]
 800c190:	429a      	cmp	r2, r3
 800c192:	d3c6      	bcc.n	800c122 <remove_chain+0x4a>
 800c194:	e000      	b.n	800c198 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800c196:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800c198:	2300      	movs	r3, #0
}
 800c19a:	4618      	mov	r0, r3
 800c19c:	3720      	adds	r7, #32
 800c19e:	46bd      	mov	sp, r7
 800c1a0:	bd80      	pop	{r7, pc}

0800c1a2 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800c1a2:	b580      	push	{r7, lr}
 800c1a4:	b088      	sub	sp, #32
 800c1a6:	af00      	add	r7, sp, #0
 800c1a8:	6078      	str	r0, [r7, #4]
 800c1aa:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	681b      	ldr	r3, [r3, #0]
 800c1b0:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800c1b2:	683b      	ldr	r3, [r7, #0]
 800c1b4:	2b00      	cmp	r3, #0
 800c1b6:	d10d      	bne.n	800c1d4 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800c1b8:	693b      	ldr	r3, [r7, #16]
 800c1ba:	68db      	ldr	r3, [r3, #12]
 800c1bc:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800c1be:	69bb      	ldr	r3, [r7, #24]
 800c1c0:	2b00      	cmp	r3, #0
 800c1c2:	d004      	beq.n	800c1ce <create_chain+0x2c>
 800c1c4:	693b      	ldr	r3, [r7, #16]
 800c1c6:	695b      	ldr	r3, [r3, #20]
 800c1c8:	69ba      	ldr	r2, [r7, #24]
 800c1ca:	429a      	cmp	r2, r3
 800c1cc:	d31b      	bcc.n	800c206 <create_chain+0x64>
 800c1ce:	2301      	movs	r3, #1
 800c1d0:	61bb      	str	r3, [r7, #24]
 800c1d2:	e018      	b.n	800c206 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800c1d4:	6839      	ldr	r1, [r7, #0]
 800c1d6:	6878      	ldr	r0, [r7, #4]
 800c1d8:	f7ff fded 	bl	800bdb6 <get_fat>
 800c1dc:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800c1de:	68fb      	ldr	r3, [r7, #12]
 800c1e0:	2b01      	cmp	r3, #1
 800c1e2:	d801      	bhi.n	800c1e8 <create_chain+0x46>
 800c1e4:	2301      	movs	r3, #1
 800c1e6:	e070      	b.n	800c2ca <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800c1e8:	68fb      	ldr	r3, [r7, #12]
 800c1ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c1ee:	d101      	bne.n	800c1f4 <create_chain+0x52>
 800c1f0:	68fb      	ldr	r3, [r7, #12]
 800c1f2:	e06a      	b.n	800c2ca <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800c1f4:	693b      	ldr	r3, [r7, #16]
 800c1f6:	695b      	ldr	r3, [r3, #20]
 800c1f8:	68fa      	ldr	r2, [r7, #12]
 800c1fa:	429a      	cmp	r2, r3
 800c1fc:	d201      	bcs.n	800c202 <create_chain+0x60>
 800c1fe:	68fb      	ldr	r3, [r7, #12]
 800c200:	e063      	b.n	800c2ca <create_chain+0x128>
		scl = clst;
 800c202:	683b      	ldr	r3, [r7, #0]
 800c204:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800c206:	69bb      	ldr	r3, [r7, #24]
 800c208:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800c20a:	69fb      	ldr	r3, [r7, #28]
 800c20c:	3301      	adds	r3, #1
 800c20e:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800c210:	693b      	ldr	r3, [r7, #16]
 800c212:	695b      	ldr	r3, [r3, #20]
 800c214:	69fa      	ldr	r2, [r7, #28]
 800c216:	429a      	cmp	r2, r3
 800c218:	d307      	bcc.n	800c22a <create_chain+0x88>
				ncl = 2;
 800c21a:	2302      	movs	r3, #2
 800c21c:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800c21e:	69fa      	ldr	r2, [r7, #28]
 800c220:	69bb      	ldr	r3, [r7, #24]
 800c222:	429a      	cmp	r2, r3
 800c224:	d901      	bls.n	800c22a <create_chain+0x88>
 800c226:	2300      	movs	r3, #0
 800c228:	e04f      	b.n	800c2ca <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800c22a:	69f9      	ldr	r1, [r7, #28]
 800c22c:	6878      	ldr	r0, [r7, #4]
 800c22e:	f7ff fdc2 	bl	800bdb6 <get_fat>
 800c232:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800c234:	68fb      	ldr	r3, [r7, #12]
 800c236:	2b00      	cmp	r3, #0
 800c238:	d00e      	beq.n	800c258 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800c23a:	68fb      	ldr	r3, [r7, #12]
 800c23c:	2b01      	cmp	r3, #1
 800c23e:	d003      	beq.n	800c248 <create_chain+0xa6>
 800c240:	68fb      	ldr	r3, [r7, #12]
 800c242:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c246:	d101      	bne.n	800c24c <create_chain+0xaa>
 800c248:	68fb      	ldr	r3, [r7, #12]
 800c24a:	e03e      	b.n	800c2ca <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800c24c:	69fa      	ldr	r2, [r7, #28]
 800c24e:	69bb      	ldr	r3, [r7, #24]
 800c250:	429a      	cmp	r2, r3
 800c252:	d1da      	bne.n	800c20a <create_chain+0x68>
 800c254:	2300      	movs	r3, #0
 800c256:	e038      	b.n	800c2ca <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800c258:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800c25a:	f04f 32ff 	mov.w	r2, #4294967295
 800c25e:	69f9      	ldr	r1, [r7, #28]
 800c260:	6938      	ldr	r0, [r7, #16]
 800c262:	f7ff fe4f 	bl	800bf04 <put_fat>
 800c266:	4603      	mov	r3, r0
 800c268:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800c26a:	7dfb      	ldrb	r3, [r7, #23]
 800c26c:	2b00      	cmp	r3, #0
 800c26e:	d109      	bne.n	800c284 <create_chain+0xe2>
 800c270:	683b      	ldr	r3, [r7, #0]
 800c272:	2b00      	cmp	r3, #0
 800c274:	d006      	beq.n	800c284 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800c276:	69fa      	ldr	r2, [r7, #28]
 800c278:	6839      	ldr	r1, [r7, #0]
 800c27a:	6938      	ldr	r0, [r7, #16]
 800c27c:	f7ff fe42 	bl	800bf04 <put_fat>
 800c280:	4603      	mov	r3, r0
 800c282:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800c284:	7dfb      	ldrb	r3, [r7, #23]
 800c286:	2b00      	cmp	r3, #0
 800c288:	d116      	bne.n	800c2b8 <create_chain+0x116>
		fs->last_clst = ncl;
 800c28a:	693b      	ldr	r3, [r7, #16]
 800c28c:	69fa      	ldr	r2, [r7, #28]
 800c28e:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800c290:	693b      	ldr	r3, [r7, #16]
 800c292:	691a      	ldr	r2, [r3, #16]
 800c294:	693b      	ldr	r3, [r7, #16]
 800c296:	695b      	ldr	r3, [r3, #20]
 800c298:	3b02      	subs	r3, #2
 800c29a:	429a      	cmp	r2, r3
 800c29c:	d804      	bhi.n	800c2a8 <create_chain+0x106>
 800c29e:	693b      	ldr	r3, [r7, #16]
 800c2a0:	691b      	ldr	r3, [r3, #16]
 800c2a2:	1e5a      	subs	r2, r3, #1
 800c2a4:	693b      	ldr	r3, [r7, #16]
 800c2a6:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 800c2a8:	693b      	ldr	r3, [r7, #16]
 800c2aa:	791b      	ldrb	r3, [r3, #4]
 800c2ac:	f043 0301 	orr.w	r3, r3, #1
 800c2b0:	b2da      	uxtb	r2, r3
 800c2b2:	693b      	ldr	r3, [r7, #16]
 800c2b4:	711a      	strb	r2, [r3, #4]
 800c2b6:	e007      	b.n	800c2c8 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800c2b8:	7dfb      	ldrb	r3, [r7, #23]
 800c2ba:	2b01      	cmp	r3, #1
 800c2bc:	d102      	bne.n	800c2c4 <create_chain+0x122>
 800c2be:	f04f 33ff 	mov.w	r3, #4294967295
 800c2c2:	e000      	b.n	800c2c6 <create_chain+0x124>
 800c2c4:	2301      	movs	r3, #1
 800c2c6:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800c2c8:	69fb      	ldr	r3, [r7, #28]
}
 800c2ca:	4618      	mov	r0, r3
 800c2cc:	3720      	adds	r7, #32
 800c2ce:	46bd      	mov	sp, r7
 800c2d0:	bd80      	pop	{r7, pc}

0800c2d2 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800c2d2:	b480      	push	{r7}
 800c2d4:	b087      	sub	sp, #28
 800c2d6:	af00      	add	r7, sp, #0
 800c2d8:	6078      	str	r0, [r7, #4]
 800c2da:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	681b      	ldr	r3, [r3, #0]
 800c2e0:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c2e6:	3304      	adds	r3, #4
 800c2e8:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800c2ea:	683b      	ldr	r3, [r7, #0]
 800c2ec:	0a5b      	lsrs	r3, r3, #9
 800c2ee:	68fa      	ldr	r2, [r7, #12]
 800c2f0:	8952      	ldrh	r2, [r2, #10]
 800c2f2:	fbb3 f3f2 	udiv	r3, r3, r2
 800c2f6:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800c2f8:	693b      	ldr	r3, [r7, #16]
 800c2fa:	1d1a      	adds	r2, r3, #4
 800c2fc:	613a      	str	r2, [r7, #16]
 800c2fe:	681b      	ldr	r3, [r3, #0]
 800c300:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800c302:	68bb      	ldr	r3, [r7, #8]
 800c304:	2b00      	cmp	r3, #0
 800c306:	d101      	bne.n	800c30c <clmt_clust+0x3a>
 800c308:	2300      	movs	r3, #0
 800c30a:	e010      	b.n	800c32e <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800c30c:	697a      	ldr	r2, [r7, #20]
 800c30e:	68bb      	ldr	r3, [r7, #8]
 800c310:	429a      	cmp	r2, r3
 800c312:	d307      	bcc.n	800c324 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800c314:	697a      	ldr	r2, [r7, #20]
 800c316:	68bb      	ldr	r3, [r7, #8]
 800c318:	1ad3      	subs	r3, r2, r3
 800c31a:	617b      	str	r3, [r7, #20]
 800c31c:	693b      	ldr	r3, [r7, #16]
 800c31e:	3304      	adds	r3, #4
 800c320:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800c322:	e7e9      	b.n	800c2f8 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800c324:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800c326:	693b      	ldr	r3, [r7, #16]
 800c328:	681a      	ldr	r2, [r3, #0]
 800c32a:	697b      	ldr	r3, [r7, #20]
 800c32c:	4413      	add	r3, r2
}
 800c32e:	4618      	mov	r0, r3
 800c330:	371c      	adds	r7, #28
 800c332:	46bd      	mov	sp, r7
 800c334:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c338:	4770      	bx	lr

0800c33a <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800c33a:	b580      	push	{r7, lr}
 800c33c:	b086      	sub	sp, #24
 800c33e:	af00      	add	r7, sp, #0
 800c340:	6078      	str	r0, [r7, #4]
 800c342:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800c344:	687b      	ldr	r3, [r7, #4]
 800c346:	681b      	ldr	r3, [r3, #0]
 800c348:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800c34a:	683b      	ldr	r3, [r7, #0]
 800c34c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c350:	d204      	bcs.n	800c35c <dir_sdi+0x22>
 800c352:	683b      	ldr	r3, [r7, #0]
 800c354:	f003 031f 	and.w	r3, r3, #31
 800c358:	2b00      	cmp	r3, #0
 800c35a:	d001      	beq.n	800c360 <dir_sdi+0x26>
		return FR_INT_ERR;
 800c35c:	2302      	movs	r3, #2
 800c35e:	e063      	b.n	800c428 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800c360:	687b      	ldr	r3, [r7, #4]
 800c362:	683a      	ldr	r2, [r7, #0]
 800c364:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	689b      	ldr	r3, [r3, #8]
 800c36a:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800c36c:	697b      	ldr	r3, [r7, #20]
 800c36e:	2b00      	cmp	r3, #0
 800c370:	d106      	bne.n	800c380 <dir_sdi+0x46>
 800c372:	693b      	ldr	r3, [r7, #16]
 800c374:	781b      	ldrb	r3, [r3, #0]
 800c376:	2b02      	cmp	r3, #2
 800c378:	d902      	bls.n	800c380 <dir_sdi+0x46>
		clst = fs->dirbase;
 800c37a:	693b      	ldr	r3, [r7, #16]
 800c37c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c37e:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800c380:	697b      	ldr	r3, [r7, #20]
 800c382:	2b00      	cmp	r3, #0
 800c384:	d10c      	bne.n	800c3a0 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800c386:	683b      	ldr	r3, [r7, #0]
 800c388:	095b      	lsrs	r3, r3, #5
 800c38a:	693a      	ldr	r2, [r7, #16]
 800c38c:	8912      	ldrh	r2, [r2, #8]
 800c38e:	4293      	cmp	r3, r2
 800c390:	d301      	bcc.n	800c396 <dir_sdi+0x5c>
 800c392:	2302      	movs	r3, #2
 800c394:	e048      	b.n	800c428 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800c396:	693b      	ldr	r3, [r7, #16]
 800c398:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c39a:	687b      	ldr	r3, [r7, #4]
 800c39c:	61da      	str	r2, [r3, #28]
 800c39e:	e029      	b.n	800c3f4 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800c3a0:	693b      	ldr	r3, [r7, #16]
 800c3a2:	895b      	ldrh	r3, [r3, #10]
 800c3a4:	025b      	lsls	r3, r3, #9
 800c3a6:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800c3a8:	e019      	b.n	800c3de <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	6979      	ldr	r1, [r7, #20]
 800c3ae:	4618      	mov	r0, r3
 800c3b0:	f7ff fd01 	bl	800bdb6 <get_fat>
 800c3b4:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800c3b6:	697b      	ldr	r3, [r7, #20]
 800c3b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c3bc:	d101      	bne.n	800c3c2 <dir_sdi+0x88>
 800c3be:	2301      	movs	r3, #1
 800c3c0:	e032      	b.n	800c428 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800c3c2:	697b      	ldr	r3, [r7, #20]
 800c3c4:	2b01      	cmp	r3, #1
 800c3c6:	d904      	bls.n	800c3d2 <dir_sdi+0x98>
 800c3c8:	693b      	ldr	r3, [r7, #16]
 800c3ca:	695b      	ldr	r3, [r3, #20]
 800c3cc:	697a      	ldr	r2, [r7, #20]
 800c3ce:	429a      	cmp	r2, r3
 800c3d0:	d301      	bcc.n	800c3d6 <dir_sdi+0x9c>
 800c3d2:	2302      	movs	r3, #2
 800c3d4:	e028      	b.n	800c428 <dir_sdi+0xee>
			ofs -= csz;
 800c3d6:	683a      	ldr	r2, [r7, #0]
 800c3d8:	68fb      	ldr	r3, [r7, #12]
 800c3da:	1ad3      	subs	r3, r2, r3
 800c3dc:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800c3de:	683a      	ldr	r2, [r7, #0]
 800c3e0:	68fb      	ldr	r3, [r7, #12]
 800c3e2:	429a      	cmp	r2, r3
 800c3e4:	d2e1      	bcs.n	800c3aa <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800c3e6:	6979      	ldr	r1, [r7, #20]
 800c3e8:	6938      	ldr	r0, [r7, #16]
 800c3ea:	f7ff fcc5 	bl	800bd78 <clust2sect>
 800c3ee:	4602      	mov	r2, r0
 800c3f0:	687b      	ldr	r3, [r7, #4]
 800c3f2:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	697a      	ldr	r2, [r7, #20]
 800c3f8:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800c3fa:	687b      	ldr	r3, [r7, #4]
 800c3fc:	69db      	ldr	r3, [r3, #28]
 800c3fe:	2b00      	cmp	r3, #0
 800c400:	d101      	bne.n	800c406 <dir_sdi+0xcc>
 800c402:	2302      	movs	r3, #2
 800c404:	e010      	b.n	800c428 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	69da      	ldr	r2, [r3, #28]
 800c40a:	683b      	ldr	r3, [r7, #0]
 800c40c:	0a5b      	lsrs	r3, r3, #9
 800c40e:	441a      	add	r2, r3
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800c414:	693b      	ldr	r3, [r7, #16]
 800c416:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c41a:	683b      	ldr	r3, [r7, #0]
 800c41c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c420:	441a      	add	r2, r3
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800c426:	2300      	movs	r3, #0
}
 800c428:	4618      	mov	r0, r3
 800c42a:	3718      	adds	r7, #24
 800c42c:	46bd      	mov	sp, r7
 800c42e:	bd80      	pop	{r7, pc}

0800c430 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800c430:	b580      	push	{r7, lr}
 800c432:	b086      	sub	sp, #24
 800c434:	af00      	add	r7, sp, #0
 800c436:	6078      	str	r0, [r7, #4]
 800c438:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800c43a:	687b      	ldr	r3, [r7, #4]
 800c43c:	681b      	ldr	r3, [r3, #0]
 800c43e:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800c440:	687b      	ldr	r3, [r7, #4]
 800c442:	695b      	ldr	r3, [r3, #20]
 800c444:	3320      	adds	r3, #32
 800c446:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800c448:	687b      	ldr	r3, [r7, #4]
 800c44a:	69db      	ldr	r3, [r3, #28]
 800c44c:	2b00      	cmp	r3, #0
 800c44e:	d003      	beq.n	800c458 <dir_next+0x28>
 800c450:	68bb      	ldr	r3, [r7, #8]
 800c452:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c456:	d301      	bcc.n	800c45c <dir_next+0x2c>
 800c458:	2304      	movs	r3, #4
 800c45a:	e0aa      	b.n	800c5b2 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800c45c:	68bb      	ldr	r3, [r7, #8]
 800c45e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c462:	2b00      	cmp	r3, #0
 800c464:	f040 8098 	bne.w	800c598 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800c468:	687b      	ldr	r3, [r7, #4]
 800c46a:	69db      	ldr	r3, [r3, #28]
 800c46c:	1c5a      	adds	r2, r3, #1
 800c46e:	687b      	ldr	r3, [r7, #4]
 800c470:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800c472:	687b      	ldr	r3, [r7, #4]
 800c474:	699b      	ldr	r3, [r3, #24]
 800c476:	2b00      	cmp	r3, #0
 800c478:	d10b      	bne.n	800c492 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800c47a:	68bb      	ldr	r3, [r7, #8]
 800c47c:	095b      	lsrs	r3, r3, #5
 800c47e:	68fa      	ldr	r2, [r7, #12]
 800c480:	8912      	ldrh	r2, [r2, #8]
 800c482:	4293      	cmp	r3, r2
 800c484:	f0c0 8088 	bcc.w	800c598 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800c488:	687b      	ldr	r3, [r7, #4]
 800c48a:	2200      	movs	r2, #0
 800c48c:	61da      	str	r2, [r3, #28]
 800c48e:	2304      	movs	r3, #4
 800c490:	e08f      	b.n	800c5b2 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800c492:	68bb      	ldr	r3, [r7, #8]
 800c494:	0a5b      	lsrs	r3, r3, #9
 800c496:	68fa      	ldr	r2, [r7, #12]
 800c498:	8952      	ldrh	r2, [r2, #10]
 800c49a:	3a01      	subs	r2, #1
 800c49c:	4013      	ands	r3, r2
 800c49e:	2b00      	cmp	r3, #0
 800c4a0:	d17a      	bne.n	800c598 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800c4a2:	687a      	ldr	r2, [r7, #4]
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	699b      	ldr	r3, [r3, #24]
 800c4a8:	4619      	mov	r1, r3
 800c4aa:	4610      	mov	r0, r2
 800c4ac:	f7ff fc83 	bl	800bdb6 <get_fat>
 800c4b0:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800c4b2:	697b      	ldr	r3, [r7, #20]
 800c4b4:	2b01      	cmp	r3, #1
 800c4b6:	d801      	bhi.n	800c4bc <dir_next+0x8c>
 800c4b8:	2302      	movs	r3, #2
 800c4ba:	e07a      	b.n	800c5b2 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800c4bc:	697b      	ldr	r3, [r7, #20]
 800c4be:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c4c2:	d101      	bne.n	800c4c8 <dir_next+0x98>
 800c4c4:	2301      	movs	r3, #1
 800c4c6:	e074      	b.n	800c5b2 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800c4c8:	68fb      	ldr	r3, [r7, #12]
 800c4ca:	695b      	ldr	r3, [r3, #20]
 800c4cc:	697a      	ldr	r2, [r7, #20]
 800c4ce:	429a      	cmp	r2, r3
 800c4d0:	d358      	bcc.n	800c584 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800c4d2:	683b      	ldr	r3, [r7, #0]
 800c4d4:	2b00      	cmp	r3, #0
 800c4d6:	d104      	bne.n	800c4e2 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	2200      	movs	r2, #0
 800c4dc:	61da      	str	r2, [r3, #28]
 800c4de:	2304      	movs	r3, #4
 800c4e0:	e067      	b.n	800c5b2 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800c4e2:	687a      	ldr	r2, [r7, #4]
 800c4e4:	687b      	ldr	r3, [r7, #4]
 800c4e6:	699b      	ldr	r3, [r3, #24]
 800c4e8:	4619      	mov	r1, r3
 800c4ea:	4610      	mov	r0, r2
 800c4ec:	f7ff fe59 	bl	800c1a2 <create_chain>
 800c4f0:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800c4f2:	697b      	ldr	r3, [r7, #20]
 800c4f4:	2b00      	cmp	r3, #0
 800c4f6:	d101      	bne.n	800c4fc <dir_next+0xcc>
 800c4f8:	2307      	movs	r3, #7
 800c4fa:	e05a      	b.n	800c5b2 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800c4fc:	697b      	ldr	r3, [r7, #20]
 800c4fe:	2b01      	cmp	r3, #1
 800c500:	d101      	bne.n	800c506 <dir_next+0xd6>
 800c502:	2302      	movs	r3, #2
 800c504:	e055      	b.n	800c5b2 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800c506:	697b      	ldr	r3, [r7, #20]
 800c508:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c50c:	d101      	bne.n	800c512 <dir_next+0xe2>
 800c50e:	2301      	movs	r3, #1
 800c510:	e04f      	b.n	800c5b2 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800c512:	68f8      	ldr	r0, [r7, #12]
 800c514:	f7ff fb50 	bl	800bbb8 <sync_window>
 800c518:	4603      	mov	r3, r0
 800c51a:	2b00      	cmp	r3, #0
 800c51c:	d001      	beq.n	800c522 <dir_next+0xf2>
 800c51e:	2301      	movs	r3, #1
 800c520:	e047      	b.n	800c5b2 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800c522:	68fb      	ldr	r3, [r7, #12]
 800c524:	3330      	adds	r3, #48	@ 0x30
 800c526:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c52a:	2100      	movs	r1, #0
 800c52c:	4618      	mov	r0, r3
 800c52e:	f7ff f979 	bl	800b824 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800c532:	2300      	movs	r3, #0
 800c534:	613b      	str	r3, [r7, #16]
 800c536:	6979      	ldr	r1, [r7, #20]
 800c538:	68f8      	ldr	r0, [r7, #12]
 800c53a:	f7ff fc1d 	bl	800bd78 <clust2sect>
 800c53e:	4602      	mov	r2, r0
 800c540:	68fb      	ldr	r3, [r7, #12]
 800c542:	62da      	str	r2, [r3, #44]	@ 0x2c
 800c544:	e012      	b.n	800c56c <dir_next+0x13c>
						fs->wflag = 1;
 800c546:	68fb      	ldr	r3, [r7, #12]
 800c548:	2201      	movs	r2, #1
 800c54a:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800c54c:	68f8      	ldr	r0, [r7, #12]
 800c54e:	f7ff fb33 	bl	800bbb8 <sync_window>
 800c552:	4603      	mov	r3, r0
 800c554:	2b00      	cmp	r3, #0
 800c556:	d001      	beq.n	800c55c <dir_next+0x12c>
 800c558:	2301      	movs	r3, #1
 800c55a:	e02a      	b.n	800c5b2 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800c55c:	693b      	ldr	r3, [r7, #16]
 800c55e:	3301      	adds	r3, #1
 800c560:	613b      	str	r3, [r7, #16]
 800c562:	68fb      	ldr	r3, [r7, #12]
 800c564:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c566:	1c5a      	adds	r2, r3, #1
 800c568:	68fb      	ldr	r3, [r7, #12]
 800c56a:	62da      	str	r2, [r3, #44]	@ 0x2c
 800c56c:	68fb      	ldr	r3, [r7, #12]
 800c56e:	895b      	ldrh	r3, [r3, #10]
 800c570:	461a      	mov	r2, r3
 800c572:	693b      	ldr	r3, [r7, #16]
 800c574:	4293      	cmp	r3, r2
 800c576:	d3e6      	bcc.n	800c546 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800c578:	68fb      	ldr	r3, [r7, #12]
 800c57a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c57c:	693b      	ldr	r3, [r7, #16]
 800c57e:	1ad2      	subs	r2, r2, r3
 800c580:	68fb      	ldr	r3, [r7, #12]
 800c582:	62da      	str	r2, [r3, #44]	@ 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800c584:	687b      	ldr	r3, [r7, #4]
 800c586:	697a      	ldr	r2, [r7, #20]
 800c588:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800c58a:	6979      	ldr	r1, [r7, #20]
 800c58c:	68f8      	ldr	r0, [r7, #12]
 800c58e:	f7ff fbf3 	bl	800bd78 <clust2sect>
 800c592:	4602      	mov	r2, r0
 800c594:	687b      	ldr	r3, [r7, #4]
 800c596:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800c598:	687b      	ldr	r3, [r7, #4]
 800c59a:	68ba      	ldr	r2, [r7, #8]
 800c59c:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800c59e:	68fb      	ldr	r3, [r7, #12]
 800c5a0:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c5a4:	68bb      	ldr	r3, [r7, #8]
 800c5a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c5aa:	441a      	add	r2, r3
 800c5ac:	687b      	ldr	r3, [r7, #4]
 800c5ae:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800c5b0:	2300      	movs	r3, #0
}
 800c5b2:	4618      	mov	r0, r3
 800c5b4:	3718      	adds	r7, #24
 800c5b6:	46bd      	mov	sp, r7
 800c5b8:	bd80      	pop	{r7, pc}

0800c5ba <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800c5ba:	b580      	push	{r7, lr}
 800c5bc:	b086      	sub	sp, #24
 800c5be:	af00      	add	r7, sp, #0
 800c5c0:	6078      	str	r0, [r7, #4]
 800c5c2:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800c5c4:	687b      	ldr	r3, [r7, #4]
 800c5c6:	681b      	ldr	r3, [r3, #0]
 800c5c8:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800c5ca:	2100      	movs	r1, #0
 800c5cc:	6878      	ldr	r0, [r7, #4]
 800c5ce:	f7ff feb4 	bl	800c33a <dir_sdi>
 800c5d2:	4603      	mov	r3, r0
 800c5d4:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800c5d6:	7dfb      	ldrb	r3, [r7, #23]
 800c5d8:	2b00      	cmp	r3, #0
 800c5da:	d12b      	bne.n	800c634 <dir_alloc+0x7a>
		n = 0;
 800c5dc:	2300      	movs	r3, #0
 800c5de:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800c5e0:	687b      	ldr	r3, [r7, #4]
 800c5e2:	69db      	ldr	r3, [r3, #28]
 800c5e4:	4619      	mov	r1, r3
 800c5e6:	68f8      	ldr	r0, [r7, #12]
 800c5e8:	f7ff fb2a 	bl	800bc40 <move_window>
 800c5ec:	4603      	mov	r3, r0
 800c5ee:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800c5f0:	7dfb      	ldrb	r3, [r7, #23]
 800c5f2:	2b00      	cmp	r3, #0
 800c5f4:	d11d      	bne.n	800c632 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800c5f6:	687b      	ldr	r3, [r7, #4]
 800c5f8:	6a1b      	ldr	r3, [r3, #32]
 800c5fa:	781b      	ldrb	r3, [r3, #0]
 800c5fc:	2be5      	cmp	r3, #229	@ 0xe5
 800c5fe:	d004      	beq.n	800c60a <dir_alloc+0x50>
 800c600:	687b      	ldr	r3, [r7, #4]
 800c602:	6a1b      	ldr	r3, [r3, #32]
 800c604:	781b      	ldrb	r3, [r3, #0]
 800c606:	2b00      	cmp	r3, #0
 800c608:	d107      	bne.n	800c61a <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800c60a:	693b      	ldr	r3, [r7, #16]
 800c60c:	3301      	adds	r3, #1
 800c60e:	613b      	str	r3, [r7, #16]
 800c610:	693a      	ldr	r2, [r7, #16]
 800c612:	683b      	ldr	r3, [r7, #0]
 800c614:	429a      	cmp	r2, r3
 800c616:	d102      	bne.n	800c61e <dir_alloc+0x64>
 800c618:	e00c      	b.n	800c634 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800c61a:	2300      	movs	r3, #0
 800c61c:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800c61e:	2101      	movs	r1, #1
 800c620:	6878      	ldr	r0, [r7, #4]
 800c622:	f7ff ff05 	bl	800c430 <dir_next>
 800c626:	4603      	mov	r3, r0
 800c628:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800c62a:	7dfb      	ldrb	r3, [r7, #23]
 800c62c:	2b00      	cmp	r3, #0
 800c62e:	d0d7      	beq.n	800c5e0 <dir_alloc+0x26>
 800c630:	e000      	b.n	800c634 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800c632:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800c634:	7dfb      	ldrb	r3, [r7, #23]
 800c636:	2b04      	cmp	r3, #4
 800c638:	d101      	bne.n	800c63e <dir_alloc+0x84>
 800c63a:	2307      	movs	r3, #7
 800c63c:	75fb      	strb	r3, [r7, #23]
	return res;
 800c63e:	7dfb      	ldrb	r3, [r7, #23]
}
 800c640:	4618      	mov	r0, r3
 800c642:	3718      	adds	r7, #24
 800c644:	46bd      	mov	sp, r7
 800c646:	bd80      	pop	{r7, pc}

0800c648 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800c648:	b580      	push	{r7, lr}
 800c64a:	b084      	sub	sp, #16
 800c64c:	af00      	add	r7, sp, #0
 800c64e:	6078      	str	r0, [r7, #4]
 800c650:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800c652:	683b      	ldr	r3, [r7, #0]
 800c654:	331a      	adds	r3, #26
 800c656:	4618      	mov	r0, r3
 800c658:	f7ff f840 	bl	800b6dc <ld_word>
 800c65c:	4603      	mov	r3, r0
 800c65e:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800c660:	687b      	ldr	r3, [r7, #4]
 800c662:	781b      	ldrb	r3, [r3, #0]
 800c664:	2b03      	cmp	r3, #3
 800c666:	d109      	bne.n	800c67c <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800c668:	683b      	ldr	r3, [r7, #0]
 800c66a:	3314      	adds	r3, #20
 800c66c:	4618      	mov	r0, r3
 800c66e:	f7ff f835 	bl	800b6dc <ld_word>
 800c672:	4603      	mov	r3, r0
 800c674:	041b      	lsls	r3, r3, #16
 800c676:	68fa      	ldr	r2, [r7, #12]
 800c678:	4313      	orrs	r3, r2
 800c67a:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800c67c:	68fb      	ldr	r3, [r7, #12]
}
 800c67e:	4618      	mov	r0, r3
 800c680:	3710      	adds	r7, #16
 800c682:	46bd      	mov	sp, r7
 800c684:	bd80      	pop	{r7, pc}

0800c686 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800c686:	b580      	push	{r7, lr}
 800c688:	b084      	sub	sp, #16
 800c68a:	af00      	add	r7, sp, #0
 800c68c:	60f8      	str	r0, [r7, #12]
 800c68e:	60b9      	str	r1, [r7, #8]
 800c690:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800c692:	68bb      	ldr	r3, [r7, #8]
 800c694:	331a      	adds	r3, #26
 800c696:	687a      	ldr	r2, [r7, #4]
 800c698:	b292      	uxth	r2, r2
 800c69a:	4611      	mov	r1, r2
 800c69c:	4618      	mov	r0, r3
 800c69e:	f7ff f859 	bl	800b754 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800c6a2:	68fb      	ldr	r3, [r7, #12]
 800c6a4:	781b      	ldrb	r3, [r3, #0]
 800c6a6:	2b03      	cmp	r3, #3
 800c6a8:	d109      	bne.n	800c6be <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800c6aa:	68bb      	ldr	r3, [r7, #8]
 800c6ac:	f103 0214 	add.w	r2, r3, #20
 800c6b0:	687b      	ldr	r3, [r7, #4]
 800c6b2:	0c1b      	lsrs	r3, r3, #16
 800c6b4:	b29b      	uxth	r3, r3
 800c6b6:	4619      	mov	r1, r3
 800c6b8:	4610      	mov	r0, r2
 800c6ba:	f7ff f84b 	bl	800b754 <st_word>
	}
}
 800c6be:	bf00      	nop
 800c6c0:	3710      	adds	r7, #16
 800c6c2:	46bd      	mov	sp, r7
 800c6c4:	bd80      	pop	{r7, pc}

0800c6c6 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800c6c6:	b580      	push	{r7, lr}
 800c6c8:	b086      	sub	sp, #24
 800c6ca:	af00      	add	r7, sp, #0
 800c6cc:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800c6ce:	687b      	ldr	r3, [r7, #4]
 800c6d0:	681b      	ldr	r3, [r3, #0]
 800c6d2:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800c6d4:	2100      	movs	r1, #0
 800c6d6:	6878      	ldr	r0, [r7, #4]
 800c6d8:	f7ff fe2f 	bl	800c33a <dir_sdi>
 800c6dc:	4603      	mov	r3, r0
 800c6de:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800c6e0:	7dfb      	ldrb	r3, [r7, #23]
 800c6e2:	2b00      	cmp	r3, #0
 800c6e4:	d001      	beq.n	800c6ea <dir_find+0x24>
 800c6e6:	7dfb      	ldrb	r3, [r7, #23]
 800c6e8:	e03e      	b.n	800c768 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800c6ea:	687b      	ldr	r3, [r7, #4]
 800c6ec:	69db      	ldr	r3, [r3, #28]
 800c6ee:	4619      	mov	r1, r3
 800c6f0:	6938      	ldr	r0, [r7, #16]
 800c6f2:	f7ff faa5 	bl	800bc40 <move_window>
 800c6f6:	4603      	mov	r3, r0
 800c6f8:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800c6fa:	7dfb      	ldrb	r3, [r7, #23]
 800c6fc:	2b00      	cmp	r3, #0
 800c6fe:	d12f      	bne.n	800c760 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800c700:	687b      	ldr	r3, [r7, #4]
 800c702:	6a1b      	ldr	r3, [r3, #32]
 800c704:	781b      	ldrb	r3, [r3, #0]
 800c706:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800c708:	7bfb      	ldrb	r3, [r7, #15]
 800c70a:	2b00      	cmp	r3, #0
 800c70c:	d102      	bne.n	800c714 <dir_find+0x4e>
 800c70e:	2304      	movs	r3, #4
 800c710:	75fb      	strb	r3, [r7, #23]
 800c712:	e028      	b.n	800c766 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800c714:	687b      	ldr	r3, [r7, #4]
 800c716:	6a1b      	ldr	r3, [r3, #32]
 800c718:	330b      	adds	r3, #11
 800c71a:	781b      	ldrb	r3, [r3, #0]
 800c71c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c720:	b2da      	uxtb	r2, r3
 800c722:	687b      	ldr	r3, [r7, #4]
 800c724:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800c726:	687b      	ldr	r3, [r7, #4]
 800c728:	6a1b      	ldr	r3, [r3, #32]
 800c72a:	330b      	adds	r3, #11
 800c72c:	781b      	ldrb	r3, [r3, #0]
 800c72e:	f003 0308 	and.w	r3, r3, #8
 800c732:	2b00      	cmp	r3, #0
 800c734:	d10a      	bne.n	800c74c <dir_find+0x86>
 800c736:	687b      	ldr	r3, [r7, #4]
 800c738:	6a18      	ldr	r0, [r3, #32]
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	3324      	adds	r3, #36	@ 0x24
 800c73e:	220b      	movs	r2, #11
 800c740:	4619      	mov	r1, r3
 800c742:	f7ff f88a 	bl	800b85a <mem_cmp>
 800c746:	4603      	mov	r3, r0
 800c748:	2b00      	cmp	r3, #0
 800c74a:	d00b      	beq.n	800c764 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800c74c:	2100      	movs	r1, #0
 800c74e:	6878      	ldr	r0, [r7, #4]
 800c750:	f7ff fe6e 	bl	800c430 <dir_next>
 800c754:	4603      	mov	r3, r0
 800c756:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800c758:	7dfb      	ldrb	r3, [r7, #23]
 800c75a:	2b00      	cmp	r3, #0
 800c75c:	d0c5      	beq.n	800c6ea <dir_find+0x24>
 800c75e:	e002      	b.n	800c766 <dir_find+0xa0>
		if (res != FR_OK) break;
 800c760:	bf00      	nop
 800c762:	e000      	b.n	800c766 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800c764:	bf00      	nop

	return res;
 800c766:	7dfb      	ldrb	r3, [r7, #23]
}
 800c768:	4618      	mov	r0, r3
 800c76a:	3718      	adds	r7, #24
 800c76c:	46bd      	mov	sp, r7
 800c76e:	bd80      	pop	{r7, pc}

0800c770 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800c770:	b580      	push	{r7, lr}
 800c772:	b084      	sub	sp, #16
 800c774:	af00      	add	r7, sp, #0
 800c776:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	681b      	ldr	r3, [r3, #0]
 800c77c:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800c77e:	2101      	movs	r1, #1
 800c780:	6878      	ldr	r0, [r7, #4]
 800c782:	f7ff ff1a 	bl	800c5ba <dir_alloc>
 800c786:	4603      	mov	r3, r0
 800c788:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800c78a:	7bfb      	ldrb	r3, [r7, #15]
 800c78c:	2b00      	cmp	r3, #0
 800c78e:	d11c      	bne.n	800c7ca <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800c790:	687b      	ldr	r3, [r7, #4]
 800c792:	69db      	ldr	r3, [r3, #28]
 800c794:	4619      	mov	r1, r3
 800c796:	68b8      	ldr	r0, [r7, #8]
 800c798:	f7ff fa52 	bl	800bc40 <move_window>
 800c79c:	4603      	mov	r3, r0
 800c79e:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800c7a0:	7bfb      	ldrb	r3, [r7, #15]
 800c7a2:	2b00      	cmp	r3, #0
 800c7a4:	d111      	bne.n	800c7ca <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800c7a6:	687b      	ldr	r3, [r7, #4]
 800c7a8:	6a1b      	ldr	r3, [r3, #32]
 800c7aa:	2220      	movs	r2, #32
 800c7ac:	2100      	movs	r1, #0
 800c7ae:	4618      	mov	r0, r3
 800c7b0:	f7ff f838 	bl	800b824 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800c7b4:	687b      	ldr	r3, [r7, #4]
 800c7b6:	6a18      	ldr	r0, [r3, #32]
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	3324      	adds	r3, #36	@ 0x24
 800c7bc:	220b      	movs	r2, #11
 800c7be:	4619      	mov	r1, r3
 800c7c0:	f7ff f80f 	bl	800b7e2 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800c7c4:	68bb      	ldr	r3, [r7, #8]
 800c7c6:	2201      	movs	r2, #1
 800c7c8:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800c7ca:	7bfb      	ldrb	r3, [r7, #15]
}
 800c7cc:	4618      	mov	r0, r3
 800c7ce:	3710      	adds	r7, #16
 800c7d0:	46bd      	mov	sp, r7
 800c7d2:	bd80      	pop	{r7, pc}

0800c7d4 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800c7d4:	b580      	push	{r7, lr}
 800c7d6:	b088      	sub	sp, #32
 800c7d8:	af00      	add	r7, sp, #0
 800c7da:	6078      	str	r0, [r7, #4]
 800c7dc:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800c7de:	683b      	ldr	r3, [r7, #0]
 800c7e0:	681b      	ldr	r3, [r3, #0]
 800c7e2:	60fb      	str	r3, [r7, #12]
 800c7e4:	687b      	ldr	r3, [r7, #4]
 800c7e6:	3324      	adds	r3, #36	@ 0x24
 800c7e8:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800c7ea:	220b      	movs	r2, #11
 800c7ec:	2120      	movs	r1, #32
 800c7ee:	68b8      	ldr	r0, [r7, #8]
 800c7f0:	f7ff f818 	bl	800b824 <mem_set>
	si = i = 0; ni = 8;
 800c7f4:	2300      	movs	r3, #0
 800c7f6:	613b      	str	r3, [r7, #16]
 800c7f8:	693b      	ldr	r3, [r7, #16]
 800c7fa:	61fb      	str	r3, [r7, #28]
 800c7fc:	2308      	movs	r3, #8
 800c7fe:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800c800:	69fb      	ldr	r3, [r7, #28]
 800c802:	1c5a      	adds	r2, r3, #1
 800c804:	61fa      	str	r2, [r7, #28]
 800c806:	68fa      	ldr	r2, [r7, #12]
 800c808:	4413      	add	r3, r2
 800c80a:	781b      	ldrb	r3, [r3, #0]
 800c80c:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800c80e:	7efb      	ldrb	r3, [r7, #27]
 800c810:	2b20      	cmp	r3, #32
 800c812:	d94e      	bls.n	800c8b2 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800c814:	7efb      	ldrb	r3, [r7, #27]
 800c816:	2b2f      	cmp	r3, #47	@ 0x2f
 800c818:	d006      	beq.n	800c828 <create_name+0x54>
 800c81a:	7efb      	ldrb	r3, [r7, #27]
 800c81c:	2b5c      	cmp	r3, #92	@ 0x5c
 800c81e:	d110      	bne.n	800c842 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800c820:	e002      	b.n	800c828 <create_name+0x54>
 800c822:	69fb      	ldr	r3, [r7, #28]
 800c824:	3301      	adds	r3, #1
 800c826:	61fb      	str	r3, [r7, #28]
 800c828:	68fa      	ldr	r2, [r7, #12]
 800c82a:	69fb      	ldr	r3, [r7, #28]
 800c82c:	4413      	add	r3, r2
 800c82e:	781b      	ldrb	r3, [r3, #0]
 800c830:	2b2f      	cmp	r3, #47	@ 0x2f
 800c832:	d0f6      	beq.n	800c822 <create_name+0x4e>
 800c834:	68fa      	ldr	r2, [r7, #12]
 800c836:	69fb      	ldr	r3, [r7, #28]
 800c838:	4413      	add	r3, r2
 800c83a:	781b      	ldrb	r3, [r3, #0]
 800c83c:	2b5c      	cmp	r3, #92	@ 0x5c
 800c83e:	d0f0      	beq.n	800c822 <create_name+0x4e>
			break;
 800c840:	e038      	b.n	800c8b4 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800c842:	7efb      	ldrb	r3, [r7, #27]
 800c844:	2b2e      	cmp	r3, #46	@ 0x2e
 800c846:	d003      	beq.n	800c850 <create_name+0x7c>
 800c848:	693a      	ldr	r2, [r7, #16]
 800c84a:	697b      	ldr	r3, [r7, #20]
 800c84c:	429a      	cmp	r2, r3
 800c84e:	d30c      	bcc.n	800c86a <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800c850:	697b      	ldr	r3, [r7, #20]
 800c852:	2b0b      	cmp	r3, #11
 800c854:	d002      	beq.n	800c85c <create_name+0x88>
 800c856:	7efb      	ldrb	r3, [r7, #27]
 800c858:	2b2e      	cmp	r3, #46	@ 0x2e
 800c85a:	d001      	beq.n	800c860 <create_name+0x8c>
 800c85c:	2306      	movs	r3, #6
 800c85e:	e044      	b.n	800c8ea <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800c860:	2308      	movs	r3, #8
 800c862:	613b      	str	r3, [r7, #16]
 800c864:	230b      	movs	r3, #11
 800c866:	617b      	str	r3, [r7, #20]
			continue;
 800c868:	e022      	b.n	800c8b0 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800c86a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800c86e:	2b00      	cmp	r3, #0
 800c870:	da04      	bge.n	800c87c <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800c872:	7efb      	ldrb	r3, [r7, #27]
 800c874:	3b80      	subs	r3, #128	@ 0x80
 800c876:	4a1f      	ldr	r2, [pc, #124]	@ (800c8f4 <create_name+0x120>)
 800c878:	5cd3      	ldrb	r3, [r2, r3]
 800c87a:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800c87c:	7efb      	ldrb	r3, [r7, #27]
 800c87e:	4619      	mov	r1, r3
 800c880:	481d      	ldr	r0, [pc, #116]	@ (800c8f8 <create_name+0x124>)
 800c882:	f7ff f811 	bl	800b8a8 <chk_chr>
 800c886:	4603      	mov	r3, r0
 800c888:	2b00      	cmp	r3, #0
 800c88a:	d001      	beq.n	800c890 <create_name+0xbc>
 800c88c:	2306      	movs	r3, #6
 800c88e:	e02c      	b.n	800c8ea <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800c890:	7efb      	ldrb	r3, [r7, #27]
 800c892:	2b60      	cmp	r3, #96	@ 0x60
 800c894:	d905      	bls.n	800c8a2 <create_name+0xce>
 800c896:	7efb      	ldrb	r3, [r7, #27]
 800c898:	2b7a      	cmp	r3, #122	@ 0x7a
 800c89a:	d802      	bhi.n	800c8a2 <create_name+0xce>
 800c89c:	7efb      	ldrb	r3, [r7, #27]
 800c89e:	3b20      	subs	r3, #32
 800c8a0:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800c8a2:	693b      	ldr	r3, [r7, #16]
 800c8a4:	1c5a      	adds	r2, r3, #1
 800c8a6:	613a      	str	r2, [r7, #16]
 800c8a8:	68ba      	ldr	r2, [r7, #8]
 800c8aa:	4413      	add	r3, r2
 800c8ac:	7efa      	ldrb	r2, [r7, #27]
 800c8ae:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800c8b0:	e7a6      	b.n	800c800 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800c8b2:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800c8b4:	68fa      	ldr	r2, [r7, #12]
 800c8b6:	69fb      	ldr	r3, [r7, #28]
 800c8b8:	441a      	add	r2, r3
 800c8ba:	683b      	ldr	r3, [r7, #0]
 800c8bc:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800c8be:	693b      	ldr	r3, [r7, #16]
 800c8c0:	2b00      	cmp	r3, #0
 800c8c2:	d101      	bne.n	800c8c8 <create_name+0xf4>
 800c8c4:	2306      	movs	r3, #6
 800c8c6:	e010      	b.n	800c8ea <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800c8c8:	68bb      	ldr	r3, [r7, #8]
 800c8ca:	781b      	ldrb	r3, [r3, #0]
 800c8cc:	2be5      	cmp	r3, #229	@ 0xe5
 800c8ce:	d102      	bne.n	800c8d6 <create_name+0x102>
 800c8d0:	68bb      	ldr	r3, [r7, #8]
 800c8d2:	2205      	movs	r2, #5
 800c8d4:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800c8d6:	7efb      	ldrb	r3, [r7, #27]
 800c8d8:	2b20      	cmp	r3, #32
 800c8da:	d801      	bhi.n	800c8e0 <create_name+0x10c>
 800c8dc:	2204      	movs	r2, #4
 800c8de:	e000      	b.n	800c8e2 <create_name+0x10e>
 800c8e0:	2200      	movs	r2, #0
 800c8e2:	68bb      	ldr	r3, [r7, #8]
 800c8e4:	330b      	adds	r3, #11
 800c8e6:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800c8e8:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800c8ea:	4618      	mov	r0, r3
 800c8ec:	3720      	adds	r7, #32
 800c8ee:	46bd      	mov	sp, r7
 800c8f0:	bd80      	pop	{r7, pc}
 800c8f2:	bf00      	nop
 800c8f4:	0800ee3c 	.word	0x0800ee3c
 800c8f8:	0800ed70 	.word	0x0800ed70

0800c8fc <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800c8fc:	b580      	push	{r7, lr}
 800c8fe:	b086      	sub	sp, #24
 800c900:	af00      	add	r7, sp, #0
 800c902:	6078      	str	r0, [r7, #4]
 800c904:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800c906:	687b      	ldr	r3, [r7, #4]
 800c908:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800c90a:	693b      	ldr	r3, [r7, #16]
 800c90c:	681b      	ldr	r3, [r3, #0]
 800c90e:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800c910:	e002      	b.n	800c918 <follow_path+0x1c>
 800c912:	683b      	ldr	r3, [r7, #0]
 800c914:	3301      	adds	r3, #1
 800c916:	603b      	str	r3, [r7, #0]
 800c918:	683b      	ldr	r3, [r7, #0]
 800c91a:	781b      	ldrb	r3, [r3, #0]
 800c91c:	2b2f      	cmp	r3, #47	@ 0x2f
 800c91e:	d0f8      	beq.n	800c912 <follow_path+0x16>
 800c920:	683b      	ldr	r3, [r7, #0]
 800c922:	781b      	ldrb	r3, [r3, #0]
 800c924:	2b5c      	cmp	r3, #92	@ 0x5c
 800c926:	d0f4      	beq.n	800c912 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800c928:	693b      	ldr	r3, [r7, #16]
 800c92a:	2200      	movs	r2, #0
 800c92c:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800c92e:	683b      	ldr	r3, [r7, #0]
 800c930:	781b      	ldrb	r3, [r3, #0]
 800c932:	2b1f      	cmp	r3, #31
 800c934:	d80a      	bhi.n	800c94c <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800c936:	687b      	ldr	r3, [r7, #4]
 800c938:	2280      	movs	r2, #128	@ 0x80
 800c93a:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800c93e:	2100      	movs	r1, #0
 800c940:	6878      	ldr	r0, [r7, #4]
 800c942:	f7ff fcfa 	bl	800c33a <dir_sdi>
 800c946:	4603      	mov	r3, r0
 800c948:	75fb      	strb	r3, [r7, #23]
 800c94a:	e043      	b.n	800c9d4 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800c94c:	463b      	mov	r3, r7
 800c94e:	4619      	mov	r1, r3
 800c950:	6878      	ldr	r0, [r7, #4]
 800c952:	f7ff ff3f 	bl	800c7d4 <create_name>
 800c956:	4603      	mov	r3, r0
 800c958:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800c95a:	7dfb      	ldrb	r3, [r7, #23]
 800c95c:	2b00      	cmp	r3, #0
 800c95e:	d134      	bne.n	800c9ca <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800c960:	6878      	ldr	r0, [r7, #4]
 800c962:	f7ff feb0 	bl	800c6c6 <dir_find>
 800c966:	4603      	mov	r3, r0
 800c968:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800c96a:	687b      	ldr	r3, [r7, #4]
 800c96c:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800c970:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800c972:	7dfb      	ldrb	r3, [r7, #23]
 800c974:	2b00      	cmp	r3, #0
 800c976:	d00a      	beq.n	800c98e <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800c978:	7dfb      	ldrb	r3, [r7, #23]
 800c97a:	2b04      	cmp	r3, #4
 800c97c:	d127      	bne.n	800c9ce <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800c97e:	7afb      	ldrb	r3, [r7, #11]
 800c980:	f003 0304 	and.w	r3, r3, #4
 800c984:	2b00      	cmp	r3, #0
 800c986:	d122      	bne.n	800c9ce <follow_path+0xd2>
 800c988:	2305      	movs	r3, #5
 800c98a:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800c98c:	e01f      	b.n	800c9ce <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800c98e:	7afb      	ldrb	r3, [r7, #11]
 800c990:	f003 0304 	and.w	r3, r3, #4
 800c994:	2b00      	cmp	r3, #0
 800c996:	d11c      	bne.n	800c9d2 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800c998:	693b      	ldr	r3, [r7, #16]
 800c99a:	799b      	ldrb	r3, [r3, #6]
 800c99c:	f003 0310 	and.w	r3, r3, #16
 800c9a0:	2b00      	cmp	r3, #0
 800c9a2:	d102      	bne.n	800c9aa <follow_path+0xae>
				res = FR_NO_PATH; break;
 800c9a4:	2305      	movs	r3, #5
 800c9a6:	75fb      	strb	r3, [r7, #23]
 800c9a8:	e014      	b.n	800c9d4 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800c9aa:	68fb      	ldr	r3, [r7, #12]
 800c9ac:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c9b0:	687b      	ldr	r3, [r7, #4]
 800c9b2:	695b      	ldr	r3, [r3, #20]
 800c9b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c9b8:	4413      	add	r3, r2
 800c9ba:	4619      	mov	r1, r3
 800c9bc:	68f8      	ldr	r0, [r7, #12]
 800c9be:	f7ff fe43 	bl	800c648 <ld_clust>
 800c9c2:	4602      	mov	r2, r0
 800c9c4:	693b      	ldr	r3, [r7, #16]
 800c9c6:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800c9c8:	e7c0      	b.n	800c94c <follow_path+0x50>
			if (res != FR_OK) break;
 800c9ca:	bf00      	nop
 800c9cc:	e002      	b.n	800c9d4 <follow_path+0xd8>
				break;
 800c9ce:	bf00      	nop
 800c9d0:	e000      	b.n	800c9d4 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800c9d2:	bf00      	nop
			}
		}
	}

	return res;
 800c9d4:	7dfb      	ldrb	r3, [r7, #23]
}
 800c9d6:	4618      	mov	r0, r3
 800c9d8:	3718      	adds	r7, #24
 800c9da:	46bd      	mov	sp, r7
 800c9dc:	bd80      	pop	{r7, pc}

0800c9de <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800c9de:	b480      	push	{r7}
 800c9e0:	b087      	sub	sp, #28
 800c9e2:	af00      	add	r7, sp, #0
 800c9e4:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800c9e6:	f04f 33ff 	mov.w	r3, #4294967295
 800c9ea:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	681b      	ldr	r3, [r3, #0]
 800c9f0:	2b00      	cmp	r3, #0
 800c9f2:	d031      	beq.n	800ca58 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800c9f4:	687b      	ldr	r3, [r7, #4]
 800c9f6:	681b      	ldr	r3, [r3, #0]
 800c9f8:	617b      	str	r3, [r7, #20]
 800c9fa:	e002      	b.n	800ca02 <get_ldnumber+0x24>
 800c9fc:	697b      	ldr	r3, [r7, #20]
 800c9fe:	3301      	adds	r3, #1
 800ca00:	617b      	str	r3, [r7, #20]
 800ca02:	697b      	ldr	r3, [r7, #20]
 800ca04:	781b      	ldrb	r3, [r3, #0]
 800ca06:	2b20      	cmp	r3, #32
 800ca08:	d903      	bls.n	800ca12 <get_ldnumber+0x34>
 800ca0a:	697b      	ldr	r3, [r7, #20]
 800ca0c:	781b      	ldrb	r3, [r3, #0]
 800ca0e:	2b3a      	cmp	r3, #58	@ 0x3a
 800ca10:	d1f4      	bne.n	800c9fc <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800ca12:	697b      	ldr	r3, [r7, #20]
 800ca14:	781b      	ldrb	r3, [r3, #0]
 800ca16:	2b3a      	cmp	r3, #58	@ 0x3a
 800ca18:	d11c      	bne.n	800ca54 <get_ldnumber+0x76>
			tp = *path;
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	681b      	ldr	r3, [r3, #0]
 800ca1e:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800ca20:	68fb      	ldr	r3, [r7, #12]
 800ca22:	1c5a      	adds	r2, r3, #1
 800ca24:	60fa      	str	r2, [r7, #12]
 800ca26:	781b      	ldrb	r3, [r3, #0]
 800ca28:	3b30      	subs	r3, #48	@ 0x30
 800ca2a:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800ca2c:	68bb      	ldr	r3, [r7, #8]
 800ca2e:	2b09      	cmp	r3, #9
 800ca30:	d80e      	bhi.n	800ca50 <get_ldnumber+0x72>
 800ca32:	68fa      	ldr	r2, [r7, #12]
 800ca34:	697b      	ldr	r3, [r7, #20]
 800ca36:	429a      	cmp	r2, r3
 800ca38:	d10a      	bne.n	800ca50 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800ca3a:	68bb      	ldr	r3, [r7, #8]
 800ca3c:	2b00      	cmp	r3, #0
 800ca3e:	d107      	bne.n	800ca50 <get_ldnumber+0x72>
					vol = (int)i;
 800ca40:	68bb      	ldr	r3, [r7, #8]
 800ca42:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800ca44:	697b      	ldr	r3, [r7, #20]
 800ca46:	3301      	adds	r3, #1
 800ca48:	617b      	str	r3, [r7, #20]
 800ca4a:	687b      	ldr	r3, [r7, #4]
 800ca4c:	697a      	ldr	r2, [r7, #20]
 800ca4e:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800ca50:	693b      	ldr	r3, [r7, #16]
 800ca52:	e002      	b.n	800ca5a <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800ca54:	2300      	movs	r3, #0
 800ca56:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800ca58:	693b      	ldr	r3, [r7, #16]
}
 800ca5a:	4618      	mov	r0, r3
 800ca5c:	371c      	adds	r7, #28
 800ca5e:	46bd      	mov	sp, r7
 800ca60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca64:	4770      	bx	lr
	...

0800ca68 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800ca68:	b580      	push	{r7, lr}
 800ca6a:	b082      	sub	sp, #8
 800ca6c:	af00      	add	r7, sp, #0
 800ca6e:	6078      	str	r0, [r7, #4]
 800ca70:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800ca72:	687b      	ldr	r3, [r7, #4]
 800ca74:	2200      	movs	r2, #0
 800ca76:	70da      	strb	r2, [r3, #3]
 800ca78:	687b      	ldr	r3, [r7, #4]
 800ca7a:	f04f 32ff 	mov.w	r2, #4294967295
 800ca7e:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800ca80:	6839      	ldr	r1, [r7, #0]
 800ca82:	6878      	ldr	r0, [r7, #4]
 800ca84:	f7ff f8dc 	bl	800bc40 <move_window>
 800ca88:	4603      	mov	r3, r0
 800ca8a:	2b00      	cmp	r3, #0
 800ca8c:	d001      	beq.n	800ca92 <check_fs+0x2a>
 800ca8e:	2304      	movs	r3, #4
 800ca90:	e038      	b.n	800cb04 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800ca92:	687b      	ldr	r3, [r7, #4]
 800ca94:	3330      	adds	r3, #48	@ 0x30
 800ca96:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800ca9a:	4618      	mov	r0, r3
 800ca9c:	f7fe fe1e 	bl	800b6dc <ld_word>
 800caa0:	4603      	mov	r3, r0
 800caa2:	461a      	mov	r2, r3
 800caa4:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800caa8:	429a      	cmp	r2, r3
 800caaa:	d001      	beq.n	800cab0 <check_fs+0x48>
 800caac:	2303      	movs	r3, #3
 800caae:	e029      	b.n	800cb04 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800cab0:	687b      	ldr	r3, [r7, #4]
 800cab2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800cab6:	2be9      	cmp	r3, #233	@ 0xe9
 800cab8:	d009      	beq.n	800cace <check_fs+0x66>
 800caba:	687b      	ldr	r3, [r7, #4]
 800cabc:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800cac0:	2beb      	cmp	r3, #235	@ 0xeb
 800cac2:	d11e      	bne.n	800cb02 <check_fs+0x9a>
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800caca:	2b90      	cmp	r3, #144	@ 0x90
 800cacc:	d119      	bne.n	800cb02 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800cace:	687b      	ldr	r3, [r7, #4]
 800cad0:	3330      	adds	r3, #48	@ 0x30
 800cad2:	3336      	adds	r3, #54	@ 0x36
 800cad4:	4618      	mov	r0, r3
 800cad6:	f7fe fe1a 	bl	800b70e <ld_dword>
 800cada:	4603      	mov	r3, r0
 800cadc:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800cae0:	4a0a      	ldr	r2, [pc, #40]	@ (800cb0c <check_fs+0xa4>)
 800cae2:	4293      	cmp	r3, r2
 800cae4:	d101      	bne.n	800caea <check_fs+0x82>
 800cae6:	2300      	movs	r3, #0
 800cae8:	e00c      	b.n	800cb04 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800caea:	687b      	ldr	r3, [r7, #4]
 800caec:	3330      	adds	r3, #48	@ 0x30
 800caee:	3352      	adds	r3, #82	@ 0x52
 800caf0:	4618      	mov	r0, r3
 800caf2:	f7fe fe0c 	bl	800b70e <ld_dword>
 800caf6:	4603      	mov	r3, r0
 800caf8:	4a05      	ldr	r2, [pc, #20]	@ (800cb10 <check_fs+0xa8>)
 800cafa:	4293      	cmp	r3, r2
 800cafc:	d101      	bne.n	800cb02 <check_fs+0x9a>
 800cafe:	2300      	movs	r3, #0
 800cb00:	e000      	b.n	800cb04 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800cb02:	2302      	movs	r3, #2
}
 800cb04:	4618      	mov	r0, r3
 800cb06:	3708      	adds	r7, #8
 800cb08:	46bd      	mov	sp, r7
 800cb0a:	bd80      	pop	{r7, pc}
 800cb0c:	00544146 	.word	0x00544146
 800cb10:	33544146 	.word	0x33544146

0800cb14 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800cb14:	b580      	push	{r7, lr}
 800cb16:	b096      	sub	sp, #88	@ 0x58
 800cb18:	af00      	add	r7, sp, #0
 800cb1a:	60f8      	str	r0, [r7, #12]
 800cb1c:	60b9      	str	r1, [r7, #8]
 800cb1e:	4613      	mov	r3, r2
 800cb20:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800cb22:	68bb      	ldr	r3, [r7, #8]
 800cb24:	2200      	movs	r2, #0
 800cb26:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800cb28:	68f8      	ldr	r0, [r7, #12]
 800cb2a:	f7ff ff58 	bl	800c9de <get_ldnumber>
 800cb2e:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800cb30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cb32:	2b00      	cmp	r3, #0
 800cb34:	da01      	bge.n	800cb3a <find_volume+0x26>
 800cb36:	230b      	movs	r3, #11
 800cb38:	e22d      	b.n	800cf96 <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800cb3a:	4aa1      	ldr	r2, [pc, #644]	@ (800cdc0 <find_volume+0x2ac>)
 800cb3c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cb3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cb42:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800cb44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cb46:	2b00      	cmp	r3, #0
 800cb48:	d101      	bne.n	800cb4e <find_volume+0x3a>
 800cb4a:	230c      	movs	r3, #12
 800cb4c:	e223      	b.n	800cf96 <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800cb4e:	68bb      	ldr	r3, [r7, #8]
 800cb50:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800cb52:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800cb54:	79fb      	ldrb	r3, [r7, #7]
 800cb56:	f023 0301 	bic.w	r3, r3, #1
 800cb5a:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800cb5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cb5e:	781b      	ldrb	r3, [r3, #0]
 800cb60:	2b00      	cmp	r3, #0
 800cb62:	d01a      	beq.n	800cb9a <find_volume+0x86>
		stat = disk_status(fs->drv);
 800cb64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cb66:	785b      	ldrb	r3, [r3, #1]
 800cb68:	4618      	mov	r0, r3
 800cb6a:	f7fe fd19 	bl	800b5a0 <disk_status>
 800cb6e:	4603      	mov	r3, r0
 800cb70:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800cb74:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800cb78:	f003 0301 	and.w	r3, r3, #1
 800cb7c:	2b00      	cmp	r3, #0
 800cb7e:	d10c      	bne.n	800cb9a <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800cb80:	79fb      	ldrb	r3, [r7, #7]
 800cb82:	2b00      	cmp	r3, #0
 800cb84:	d007      	beq.n	800cb96 <find_volume+0x82>
 800cb86:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800cb8a:	f003 0304 	and.w	r3, r3, #4
 800cb8e:	2b00      	cmp	r3, #0
 800cb90:	d001      	beq.n	800cb96 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800cb92:	230a      	movs	r3, #10
 800cb94:	e1ff      	b.n	800cf96 <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 800cb96:	2300      	movs	r3, #0
 800cb98:	e1fd      	b.n	800cf96 <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800cb9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cb9c:	2200      	movs	r2, #0
 800cb9e:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800cba0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cba2:	b2da      	uxtb	r2, r3
 800cba4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cba6:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800cba8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cbaa:	785b      	ldrb	r3, [r3, #1]
 800cbac:	4618      	mov	r0, r3
 800cbae:	f7fe fd11 	bl	800b5d4 <disk_initialize>
 800cbb2:	4603      	mov	r3, r0
 800cbb4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800cbb8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800cbbc:	f003 0301 	and.w	r3, r3, #1
 800cbc0:	2b00      	cmp	r3, #0
 800cbc2:	d001      	beq.n	800cbc8 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800cbc4:	2303      	movs	r3, #3
 800cbc6:	e1e6      	b.n	800cf96 <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800cbc8:	79fb      	ldrb	r3, [r7, #7]
 800cbca:	2b00      	cmp	r3, #0
 800cbcc:	d007      	beq.n	800cbde <find_volume+0xca>
 800cbce:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800cbd2:	f003 0304 	and.w	r3, r3, #4
 800cbd6:	2b00      	cmp	r3, #0
 800cbd8:	d001      	beq.n	800cbde <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800cbda:	230a      	movs	r3, #10
 800cbdc:	e1db      	b.n	800cf96 <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800cbde:	2300      	movs	r3, #0
 800cbe0:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800cbe2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800cbe4:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800cbe6:	f7ff ff3f 	bl	800ca68 <check_fs>
 800cbea:	4603      	mov	r3, r0
 800cbec:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800cbf0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800cbf4:	2b02      	cmp	r3, #2
 800cbf6:	d149      	bne.n	800cc8c <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800cbf8:	2300      	movs	r3, #0
 800cbfa:	643b      	str	r3, [r7, #64]	@ 0x40
 800cbfc:	e01e      	b.n	800cc3c <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800cbfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cc00:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800cc04:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cc06:	011b      	lsls	r3, r3, #4
 800cc08:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800cc0c:	4413      	add	r3, r2
 800cc0e:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800cc10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc12:	3304      	adds	r3, #4
 800cc14:	781b      	ldrb	r3, [r3, #0]
 800cc16:	2b00      	cmp	r3, #0
 800cc18:	d006      	beq.n	800cc28 <find_volume+0x114>
 800cc1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc1c:	3308      	adds	r3, #8
 800cc1e:	4618      	mov	r0, r3
 800cc20:	f7fe fd75 	bl	800b70e <ld_dword>
 800cc24:	4602      	mov	r2, r0
 800cc26:	e000      	b.n	800cc2a <find_volume+0x116>
 800cc28:	2200      	movs	r2, #0
 800cc2a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cc2c:	009b      	lsls	r3, r3, #2
 800cc2e:	3358      	adds	r3, #88	@ 0x58
 800cc30:	443b      	add	r3, r7
 800cc32:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800cc36:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cc38:	3301      	adds	r3, #1
 800cc3a:	643b      	str	r3, [r7, #64]	@ 0x40
 800cc3c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cc3e:	2b03      	cmp	r3, #3
 800cc40:	d9dd      	bls.n	800cbfe <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800cc42:	2300      	movs	r3, #0
 800cc44:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800cc46:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cc48:	2b00      	cmp	r3, #0
 800cc4a:	d002      	beq.n	800cc52 <find_volume+0x13e>
 800cc4c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cc4e:	3b01      	subs	r3, #1
 800cc50:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800cc52:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cc54:	009b      	lsls	r3, r3, #2
 800cc56:	3358      	adds	r3, #88	@ 0x58
 800cc58:	443b      	add	r3, r7
 800cc5a:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800cc5e:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800cc60:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cc62:	2b00      	cmp	r3, #0
 800cc64:	d005      	beq.n	800cc72 <find_volume+0x15e>
 800cc66:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800cc68:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800cc6a:	f7ff fefd 	bl	800ca68 <check_fs>
 800cc6e:	4603      	mov	r3, r0
 800cc70:	e000      	b.n	800cc74 <find_volume+0x160>
 800cc72:	2303      	movs	r3, #3
 800cc74:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800cc78:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800cc7c:	2b01      	cmp	r3, #1
 800cc7e:	d905      	bls.n	800cc8c <find_volume+0x178>
 800cc80:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cc82:	3301      	adds	r3, #1
 800cc84:	643b      	str	r3, [r7, #64]	@ 0x40
 800cc86:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cc88:	2b03      	cmp	r3, #3
 800cc8a:	d9e2      	bls.n	800cc52 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800cc8c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800cc90:	2b04      	cmp	r3, #4
 800cc92:	d101      	bne.n	800cc98 <find_volume+0x184>
 800cc94:	2301      	movs	r3, #1
 800cc96:	e17e      	b.n	800cf96 <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800cc98:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800cc9c:	2b01      	cmp	r3, #1
 800cc9e:	d901      	bls.n	800cca4 <find_volume+0x190>
 800cca0:	230d      	movs	r3, #13
 800cca2:	e178      	b.n	800cf96 <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800cca4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cca6:	3330      	adds	r3, #48	@ 0x30
 800cca8:	330b      	adds	r3, #11
 800ccaa:	4618      	mov	r0, r3
 800ccac:	f7fe fd16 	bl	800b6dc <ld_word>
 800ccb0:	4603      	mov	r3, r0
 800ccb2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ccb6:	d001      	beq.n	800ccbc <find_volume+0x1a8>
 800ccb8:	230d      	movs	r3, #13
 800ccba:	e16c      	b.n	800cf96 <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800ccbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ccbe:	3330      	adds	r3, #48	@ 0x30
 800ccc0:	3316      	adds	r3, #22
 800ccc2:	4618      	mov	r0, r3
 800ccc4:	f7fe fd0a 	bl	800b6dc <ld_word>
 800ccc8:	4603      	mov	r3, r0
 800ccca:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800cccc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ccce:	2b00      	cmp	r3, #0
 800ccd0:	d106      	bne.n	800cce0 <find_volume+0x1cc>
 800ccd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ccd4:	3330      	adds	r3, #48	@ 0x30
 800ccd6:	3324      	adds	r3, #36	@ 0x24
 800ccd8:	4618      	mov	r0, r3
 800ccda:	f7fe fd18 	bl	800b70e <ld_dword>
 800ccde:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 800cce0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cce2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800cce4:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800cce6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cce8:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 800ccec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ccee:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800ccf0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ccf2:	789b      	ldrb	r3, [r3, #2]
 800ccf4:	2b01      	cmp	r3, #1
 800ccf6:	d005      	beq.n	800cd04 <find_volume+0x1f0>
 800ccf8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ccfa:	789b      	ldrb	r3, [r3, #2]
 800ccfc:	2b02      	cmp	r3, #2
 800ccfe:	d001      	beq.n	800cd04 <find_volume+0x1f0>
 800cd00:	230d      	movs	r3, #13
 800cd02:	e148      	b.n	800cf96 <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800cd04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd06:	789b      	ldrb	r3, [r3, #2]
 800cd08:	461a      	mov	r2, r3
 800cd0a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cd0c:	fb02 f303 	mul.w	r3, r2, r3
 800cd10:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800cd12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd14:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800cd18:	461a      	mov	r2, r3
 800cd1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd1c:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800cd1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd20:	895b      	ldrh	r3, [r3, #10]
 800cd22:	2b00      	cmp	r3, #0
 800cd24:	d008      	beq.n	800cd38 <find_volume+0x224>
 800cd26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd28:	895b      	ldrh	r3, [r3, #10]
 800cd2a:	461a      	mov	r2, r3
 800cd2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd2e:	895b      	ldrh	r3, [r3, #10]
 800cd30:	3b01      	subs	r3, #1
 800cd32:	4013      	ands	r3, r2
 800cd34:	2b00      	cmp	r3, #0
 800cd36:	d001      	beq.n	800cd3c <find_volume+0x228>
 800cd38:	230d      	movs	r3, #13
 800cd3a:	e12c      	b.n	800cf96 <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800cd3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd3e:	3330      	adds	r3, #48	@ 0x30
 800cd40:	3311      	adds	r3, #17
 800cd42:	4618      	mov	r0, r3
 800cd44:	f7fe fcca 	bl	800b6dc <ld_word>
 800cd48:	4603      	mov	r3, r0
 800cd4a:	461a      	mov	r2, r3
 800cd4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd4e:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800cd50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd52:	891b      	ldrh	r3, [r3, #8]
 800cd54:	f003 030f 	and.w	r3, r3, #15
 800cd58:	b29b      	uxth	r3, r3
 800cd5a:	2b00      	cmp	r3, #0
 800cd5c:	d001      	beq.n	800cd62 <find_volume+0x24e>
 800cd5e:	230d      	movs	r3, #13
 800cd60:	e119      	b.n	800cf96 <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800cd62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd64:	3330      	adds	r3, #48	@ 0x30
 800cd66:	3313      	adds	r3, #19
 800cd68:	4618      	mov	r0, r3
 800cd6a:	f7fe fcb7 	bl	800b6dc <ld_word>
 800cd6e:	4603      	mov	r3, r0
 800cd70:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800cd72:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cd74:	2b00      	cmp	r3, #0
 800cd76:	d106      	bne.n	800cd86 <find_volume+0x272>
 800cd78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd7a:	3330      	adds	r3, #48	@ 0x30
 800cd7c:	3320      	adds	r3, #32
 800cd7e:	4618      	mov	r0, r3
 800cd80:	f7fe fcc5 	bl	800b70e <ld_dword>
 800cd84:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800cd86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd88:	3330      	adds	r3, #48	@ 0x30
 800cd8a:	330e      	adds	r3, #14
 800cd8c:	4618      	mov	r0, r3
 800cd8e:	f7fe fca5 	bl	800b6dc <ld_word>
 800cd92:	4603      	mov	r3, r0
 800cd94:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800cd96:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800cd98:	2b00      	cmp	r3, #0
 800cd9a:	d101      	bne.n	800cda0 <find_volume+0x28c>
 800cd9c:	230d      	movs	r3, #13
 800cd9e:	e0fa      	b.n	800cf96 <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800cda0:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800cda2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cda4:	4413      	add	r3, r2
 800cda6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800cda8:	8912      	ldrh	r2, [r2, #8]
 800cdaa:	0912      	lsrs	r2, r2, #4
 800cdac:	b292      	uxth	r2, r2
 800cdae:	4413      	add	r3, r2
 800cdb0:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800cdb2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800cdb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cdb6:	429a      	cmp	r2, r3
 800cdb8:	d204      	bcs.n	800cdc4 <find_volume+0x2b0>
 800cdba:	230d      	movs	r3, #13
 800cdbc:	e0eb      	b.n	800cf96 <find_volume+0x482>
 800cdbe:	bf00      	nop
 800cdc0:	200007a8 	.word	0x200007a8
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800cdc4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800cdc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cdc8:	1ad3      	subs	r3, r2, r3
 800cdca:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800cdcc:	8952      	ldrh	r2, [r2, #10]
 800cdce:	fbb3 f3f2 	udiv	r3, r3, r2
 800cdd2:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800cdd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cdd6:	2b00      	cmp	r3, #0
 800cdd8:	d101      	bne.n	800cdde <find_volume+0x2ca>
 800cdda:	230d      	movs	r3, #13
 800cddc:	e0db      	b.n	800cf96 <find_volume+0x482>
		fmt = FS_FAT32;
 800cdde:	2303      	movs	r3, #3
 800cde0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800cde4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cde6:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800cdea:	4293      	cmp	r3, r2
 800cdec:	d802      	bhi.n	800cdf4 <find_volume+0x2e0>
 800cdee:	2302      	movs	r3, #2
 800cdf0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800cdf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cdf6:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800cdfa:	4293      	cmp	r3, r2
 800cdfc:	d802      	bhi.n	800ce04 <find_volume+0x2f0>
 800cdfe:	2301      	movs	r3, #1
 800ce00:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800ce04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce06:	1c9a      	adds	r2, r3, #2
 800ce08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce0a:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 800ce0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce0e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800ce10:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800ce12:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800ce14:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ce16:	441a      	add	r2, r3
 800ce18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce1a:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 800ce1c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800ce1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce20:	441a      	add	r2, r3
 800ce22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce24:	629a      	str	r2, [r3, #40]	@ 0x28
		if (fmt == FS_FAT32) {
 800ce26:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800ce2a:	2b03      	cmp	r3, #3
 800ce2c:	d11e      	bne.n	800ce6c <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800ce2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce30:	3330      	adds	r3, #48	@ 0x30
 800ce32:	332a      	adds	r3, #42	@ 0x2a
 800ce34:	4618      	mov	r0, r3
 800ce36:	f7fe fc51 	bl	800b6dc <ld_word>
 800ce3a:	4603      	mov	r3, r0
 800ce3c:	2b00      	cmp	r3, #0
 800ce3e:	d001      	beq.n	800ce44 <find_volume+0x330>
 800ce40:	230d      	movs	r3, #13
 800ce42:	e0a8      	b.n	800cf96 <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800ce44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce46:	891b      	ldrh	r3, [r3, #8]
 800ce48:	2b00      	cmp	r3, #0
 800ce4a:	d001      	beq.n	800ce50 <find_volume+0x33c>
 800ce4c:	230d      	movs	r3, #13
 800ce4e:	e0a2      	b.n	800cf96 <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800ce50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce52:	3330      	adds	r3, #48	@ 0x30
 800ce54:	332c      	adds	r3, #44	@ 0x2c
 800ce56:	4618      	mov	r0, r3
 800ce58:	f7fe fc59 	bl	800b70e <ld_dword>
 800ce5c:	4602      	mov	r2, r0
 800ce5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce60:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800ce62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce64:	695b      	ldr	r3, [r3, #20]
 800ce66:	009b      	lsls	r3, r3, #2
 800ce68:	647b      	str	r3, [r7, #68]	@ 0x44
 800ce6a:	e01f      	b.n	800ceac <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800ce6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce6e:	891b      	ldrh	r3, [r3, #8]
 800ce70:	2b00      	cmp	r3, #0
 800ce72:	d101      	bne.n	800ce78 <find_volume+0x364>
 800ce74:	230d      	movs	r3, #13
 800ce76:	e08e      	b.n	800cf96 <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800ce78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce7a:	6a1a      	ldr	r2, [r3, #32]
 800ce7c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ce7e:	441a      	add	r2, r3
 800ce80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce82:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800ce84:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800ce88:	2b02      	cmp	r3, #2
 800ce8a:	d103      	bne.n	800ce94 <find_volume+0x380>
 800ce8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce8e:	695b      	ldr	r3, [r3, #20]
 800ce90:	005b      	lsls	r3, r3, #1
 800ce92:	e00a      	b.n	800ceaa <find_volume+0x396>
 800ce94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce96:	695a      	ldr	r2, [r3, #20]
 800ce98:	4613      	mov	r3, r2
 800ce9a:	005b      	lsls	r3, r3, #1
 800ce9c:	4413      	add	r3, r2
 800ce9e:	085a      	lsrs	r2, r3, #1
 800cea0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cea2:	695b      	ldr	r3, [r3, #20]
 800cea4:	f003 0301 	and.w	r3, r3, #1
 800cea8:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800ceaa:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800ceac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ceae:	699a      	ldr	r2, [r3, #24]
 800ceb0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ceb2:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 800ceb6:	0a5b      	lsrs	r3, r3, #9
 800ceb8:	429a      	cmp	r2, r3
 800ceba:	d201      	bcs.n	800cec0 <find_volume+0x3ac>
 800cebc:	230d      	movs	r3, #13
 800cebe:	e06a      	b.n	800cf96 <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800cec0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cec2:	f04f 32ff 	mov.w	r2, #4294967295
 800cec6:	611a      	str	r2, [r3, #16]
 800cec8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ceca:	691a      	ldr	r2, [r3, #16]
 800cecc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cece:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 800ced0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ced2:	2280      	movs	r2, #128	@ 0x80
 800ced4:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800ced6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800ceda:	2b03      	cmp	r3, #3
 800cedc:	d149      	bne.n	800cf72 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800cede:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cee0:	3330      	adds	r3, #48	@ 0x30
 800cee2:	3330      	adds	r3, #48	@ 0x30
 800cee4:	4618      	mov	r0, r3
 800cee6:	f7fe fbf9 	bl	800b6dc <ld_word>
 800ceea:	4603      	mov	r3, r0
 800ceec:	2b01      	cmp	r3, #1
 800ceee:	d140      	bne.n	800cf72 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800cef0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cef2:	3301      	adds	r3, #1
 800cef4:	4619      	mov	r1, r3
 800cef6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800cef8:	f7fe fea2 	bl	800bc40 <move_window>
 800cefc:	4603      	mov	r3, r0
 800cefe:	2b00      	cmp	r3, #0
 800cf00:	d137      	bne.n	800cf72 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 800cf02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf04:	2200      	movs	r2, #0
 800cf06:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800cf08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf0a:	3330      	adds	r3, #48	@ 0x30
 800cf0c:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800cf10:	4618      	mov	r0, r3
 800cf12:	f7fe fbe3 	bl	800b6dc <ld_word>
 800cf16:	4603      	mov	r3, r0
 800cf18:	461a      	mov	r2, r3
 800cf1a:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800cf1e:	429a      	cmp	r2, r3
 800cf20:	d127      	bne.n	800cf72 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800cf22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf24:	3330      	adds	r3, #48	@ 0x30
 800cf26:	4618      	mov	r0, r3
 800cf28:	f7fe fbf1 	bl	800b70e <ld_dword>
 800cf2c:	4603      	mov	r3, r0
 800cf2e:	4a1c      	ldr	r2, [pc, #112]	@ (800cfa0 <find_volume+0x48c>)
 800cf30:	4293      	cmp	r3, r2
 800cf32:	d11e      	bne.n	800cf72 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800cf34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf36:	3330      	adds	r3, #48	@ 0x30
 800cf38:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800cf3c:	4618      	mov	r0, r3
 800cf3e:	f7fe fbe6 	bl	800b70e <ld_dword>
 800cf42:	4603      	mov	r3, r0
 800cf44:	4a17      	ldr	r2, [pc, #92]	@ (800cfa4 <find_volume+0x490>)
 800cf46:	4293      	cmp	r3, r2
 800cf48:	d113      	bne.n	800cf72 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800cf4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf4c:	3330      	adds	r3, #48	@ 0x30
 800cf4e:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800cf52:	4618      	mov	r0, r3
 800cf54:	f7fe fbdb 	bl	800b70e <ld_dword>
 800cf58:	4602      	mov	r2, r0
 800cf5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf5c:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800cf5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf60:	3330      	adds	r3, #48	@ 0x30
 800cf62:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800cf66:	4618      	mov	r0, r3
 800cf68:	f7fe fbd1 	bl	800b70e <ld_dword>
 800cf6c:	4602      	mov	r2, r0
 800cf6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf70:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800cf72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf74:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800cf78:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800cf7a:	4b0b      	ldr	r3, [pc, #44]	@ (800cfa8 <find_volume+0x494>)
 800cf7c:	881b      	ldrh	r3, [r3, #0]
 800cf7e:	3301      	adds	r3, #1
 800cf80:	b29a      	uxth	r2, r3
 800cf82:	4b09      	ldr	r3, [pc, #36]	@ (800cfa8 <find_volume+0x494>)
 800cf84:	801a      	strh	r2, [r3, #0]
 800cf86:	4b08      	ldr	r3, [pc, #32]	@ (800cfa8 <find_volume+0x494>)
 800cf88:	881a      	ldrh	r2, [r3, #0]
 800cf8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf8c:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800cf8e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800cf90:	f7fe fdee 	bl	800bb70 <clear_lock>
#endif
	return FR_OK;
 800cf94:	2300      	movs	r3, #0
}
 800cf96:	4618      	mov	r0, r3
 800cf98:	3758      	adds	r7, #88	@ 0x58
 800cf9a:	46bd      	mov	sp, r7
 800cf9c:	bd80      	pop	{r7, pc}
 800cf9e:	bf00      	nop
 800cfa0:	41615252 	.word	0x41615252
 800cfa4:	61417272 	.word	0x61417272
 800cfa8:	200007ac 	.word	0x200007ac

0800cfac <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800cfac:	b580      	push	{r7, lr}
 800cfae:	b084      	sub	sp, #16
 800cfb0:	af00      	add	r7, sp, #0
 800cfb2:	6078      	str	r0, [r7, #4]
 800cfb4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800cfb6:	2309      	movs	r3, #9
 800cfb8:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800cfba:	687b      	ldr	r3, [r7, #4]
 800cfbc:	2b00      	cmp	r3, #0
 800cfbe:	d01c      	beq.n	800cffa <validate+0x4e>
 800cfc0:	687b      	ldr	r3, [r7, #4]
 800cfc2:	681b      	ldr	r3, [r3, #0]
 800cfc4:	2b00      	cmp	r3, #0
 800cfc6:	d018      	beq.n	800cffa <validate+0x4e>
 800cfc8:	687b      	ldr	r3, [r7, #4]
 800cfca:	681b      	ldr	r3, [r3, #0]
 800cfcc:	781b      	ldrb	r3, [r3, #0]
 800cfce:	2b00      	cmp	r3, #0
 800cfd0:	d013      	beq.n	800cffa <validate+0x4e>
 800cfd2:	687b      	ldr	r3, [r7, #4]
 800cfd4:	889a      	ldrh	r2, [r3, #4]
 800cfd6:	687b      	ldr	r3, [r7, #4]
 800cfd8:	681b      	ldr	r3, [r3, #0]
 800cfda:	88db      	ldrh	r3, [r3, #6]
 800cfdc:	429a      	cmp	r2, r3
 800cfde:	d10c      	bne.n	800cffa <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800cfe0:	687b      	ldr	r3, [r7, #4]
 800cfe2:	681b      	ldr	r3, [r3, #0]
 800cfe4:	785b      	ldrb	r3, [r3, #1]
 800cfe6:	4618      	mov	r0, r3
 800cfe8:	f7fe fada 	bl	800b5a0 <disk_status>
 800cfec:	4603      	mov	r3, r0
 800cfee:	f003 0301 	and.w	r3, r3, #1
 800cff2:	2b00      	cmp	r3, #0
 800cff4:	d101      	bne.n	800cffa <validate+0x4e>
			res = FR_OK;
 800cff6:	2300      	movs	r3, #0
 800cff8:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800cffa:	7bfb      	ldrb	r3, [r7, #15]
 800cffc:	2b00      	cmp	r3, #0
 800cffe:	d102      	bne.n	800d006 <validate+0x5a>
 800d000:	687b      	ldr	r3, [r7, #4]
 800d002:	681b      	ldr	r3, [r3, #0]
 800d004:	e000      	b.n	800d008 <validate+0x5c>
 800d006:	2300      	movs	r3, #0
 800d008:	683a      	ldr	r2, [r7, #0]
 800d00a:	6013      	str	r3, [r2, #0]
	return res;
 800d00c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d00e:	4618      	mov	r0, r3
 800d010:	3710      	adds	r7, #16
 800d012:	46bd      	mov	sp, r7
 800d014:	bd80      	pop	{r7, pc}
	...

0800d018 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800d018:	b580      	push	{r7, lr}
 800d01a:	b088      	sub	sp, #32
 800d01c:	af00      	add	r7, sp, #0
 800d01e:	60f8      	str	r0, [r7, #12]
 800d020:	60b9      	str	r1, [r7, #8]
 800d022:	4613      	mov	r3, r2
 800d024:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800d026:	68bb      	ldr	r3, [r7, #8]
 800d028:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800d02a:	f107 0310 	add.w	r3, r7, #16
 800d02e:	4618      	mov	r0, r3
 800d030:	f7ff fcd5 	bl	800c9de <get_ldnumber>
 800d034:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800d036:	69fb      	ldr	r3, [r7, #28]
 800d038:	2b00      	cmp	r3, #0
 800d03a:	da01      	bge.n	800d040 <f_mount+0x28>
 800d03c:	230b      	movs	r3, #11
 800d03e:	e02b      	b.n	800d098 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800d040:	4a17      	ldr	r2, [pc, #92]	@ (800d0a0 <f_mount+0x88>)
 800d042:	69fb      	ldr	r3, [r7, #28]
 800d044:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d048:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800d04a:	69bb      	ldr	r3, [r7, #24]
 800d04c:	2b00      	cmp	r3, #0
 800d04e:	d005      	beq.n	800d05c <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800d050:	69b8      	ldr	r0, [r7, #24]
 800d052:	f7fe fd8d 	bl	800bb70 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800d056:	69bb      	ldr	r3, [r7, #24]
 800d058:	2200      	movs	r2, #0
 800d05a:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800d05c:	68fb      	ldr	r3, [r7, #12]
 800d05e:	2b00      	cmp	r3, #0
 800d060:	d002      	beq.n	800d068 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800d062:	68fb      	ldr	r3, [r7, #12]
 800d064:	2200      	movs	r2, #0
 800d066:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800d068:	68fa      	ldr	r2, [r7, #12]
 800d06a:	490d      	ldr	r1, [pc, #52]	@ (800d0a0 <f_mount+0x88>)
 800d06c:	69fb      	ldr	r3, [r7, #28]
 800d06e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800d072:	68fb      	ldr	r3, [r7, #12]
 800d074:	2b00      	cmp	r3, #0
 800d076:	d002      	beq.n	800d07e <f_mount+0x66>
 800d078:	79fb      	ldrb	r3, [r7, #7]
 800d07a:	2b01      	cmp	r3, #1
 800d07c:	d001      	beq.n	800d082 <f_mount+0x6a>
 800d07e:	2300      	movs	r3, #0
 800d080:	e00a      	b.n	800d098 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800d082:	f107 010c 	add.w	r1, r7, #12
 800d086:	f107 0308 	add.w	r3, r7, #8
 800d08a:	2200      	movs	r2, #0
 800d08c:	4618      	mov	r0, r3
 800d08e:	f7ff fd41 	bl	800cb14 <find_volume>
 800d092:	4603      	mov	r3, r0
 800d094:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800d096:	7dfb      	ldrb	r3, [r7, #23]
}
 800d098:	4618      	mov	r0, r3
 800d09a:	3720      	adds	r7, #32
 800d09c:	46bd      	mov	sp, r7
 800d09e:	bd80      	pop	{r7, pc}
 800d0a0:	200007a8 	.word	0x200007a8

0800d0a4 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800d0a4:	b580      	push	{r7, lr}
 800d0a6:	b098      	sub	sp, #96	@ 0x60
 800d0a8:	af00      	add	r7, sp, #0
 800d0aa:	60f8      	str	r0, [r7, #12]
 800d0ac:	60b9      	str	r1, [r7, #8]
 800d0ae:	4613      	mov	r3, r2
 800d0b0:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800d0b2:	68fb      	ldr	r3, [r7, #12]
 800d0b4:	2b00      	cmp	r3, #0
 800d0b6:	d101      	bne.n	800d0bc <f_open+0x18>
 800d0b8:	2309      	movs	r3, #9
 800d0ba:	e1a9      	b.n	800d410 <f_open+0x36c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800d0bc:	79fb      	ldrb	r3, [r7, #7]
 800d0be:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800d0c2:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800d0c4:	79fa      	ldrb	r2, [r7, #7]
 800d0c6:	f107 0110 	add.w	r1, r7, #16
 800d0ca:	f107 0308 	add.w	r3, r7, #8
 800d0ce:	4618      	mov	r0, r3
 800d0d0:	f7ff fd20 	bl	800cb14 <find_volume>
 800d0d4:	4603      	mov	r3, r0
 800d0d6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 800d0da:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d0de:	2b00      	cmp	r3, #0
 800d0e0:	f040 818d 	bne.w	800d3fe <f_open+0x35a>
		dj.obj.fs = fs;
 800d0e4:	693b      	ldr	r3, [r7, #16]
 800d0e6:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800d0e8:	68ba      	ldr	r2, [r7, #8]
 800d0ea:	f107 0314 	add.w	r3, r7, #20
 800d0ee:	4611      	mov	r1, r2
 800d0f0:	4618      	mov	r0, r3
 800d0f2:	f7ff fc03 	bl	800c8fc <follow_path>
 800d0f6:	4603      	mov	r3, r0
 800d0f8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800d0fc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d100:	2b00      	cmp	r3, #0
 800d102:	d118      	bne.n	800d136 <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800d104:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800d108:	b25b      	sxtb	r3, r3
 800d10a:	2b00      	cmp	r3, #0
 800d10c:	da03      	bge.n	800d116 <f_open+0x72>
				res = FR_INVALID_NAME;
 800d10e:	2306      	movs	r3, #6
 800d110:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800d114:	e00f      	b.n	800d136 <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800d116:	79fb      	ldrb	r3, [r7, #7]
 800d118:	2b01      	cmp	r3, #1
 800d11a:	bf8c      	ite	hi
 800d11c:	2301      	movhi	r3, #1
 800d11e:	2300      	movls	r3, #0
 800d120:	b2db      	uxtb	r3, r3
 800d122:	461a      	mov	r2, r3
 800d124:	f107 0314 	add.w	r3, r7, #20
 800d128:	4611      	mov	r1, r2
 800d12a:	4618      	mov	r0, r3
 800d12c:	f7fe fbd8 	bl	800b8e0 <chk_lock>
 800d130:	4603      	mov	r3, r0
 800d132:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800d136:	79fb      	ldrb	r3, [r7, #7]
 800d138:	f003 031c 	and.w	r3, r3, #28
 800d13c:	2b00      	cmp	r3, #0
 800d13e:	d07f      	beq.n	800d240 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 800d140:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d144:	2b00      	cmp	r3, #0
 800d146:	d017      	beq.n	800d178 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800d148:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d14c:	2b04      	cmp	r3, #4
 800d14e:	d10e      	bne.n	800d16e <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800d150:	f7fe fc22 	bl	800b998 <enq_lock>
 800d154:	4603      	mov	r3, r0
 800d156:	2b00      	cmp	r3, #0
 800d158:	d006      	beq.n	800d168 <f_open+0xc4>
 800d15a:	f107 0314 	add.w	r3, r7, #20
 800d15e:	4618      	mov	r0, r3
 800d160:	f7ff fb06 	bl	800c770 <dir_register>
 800d164:	4603      	mov	r3, r0
 800d166:	e000      	b.n	800d16a <f_open+0xc6>
 800d168:	2312      	movs	r3, #18
 800d16a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800d16e:	79fb      	ldrb	r3, [r7, #7]
 800d170:	f043 0308 	orr.w	r3, r3, #8
 800d174:	71fb      	strb	r3, [r7, #7]
 800d176:	e010      	b.n	800d19a <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800d178:	7ebb      	ldrb	r3, [r7, #26]
 800d17a:	f003 0311 	and.w	r3, r3, #17
 800d17e:	2b00      	cmp	r3, #0
 800d180:	d003      	beq.n	800d18a <f_open+0xe6>
					res = FR_DENIED;
 800d182:	2307      	movs	r3, #7
 800d184:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800d188:	e007      	b.n	800d19a <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800d18a:	79fb      	ldrb	r3, [r7, #7]
 800d18c:	f003 0304 	and.w	r3, r3, #4
 800d190:	2b00      	cmp	r3, #0
 800d192:	d002      	beq.n	800d19a <f_open+0xf6>
 800d194:	2308      	movs	r3, #8
 800d196:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800d19a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d19e:	2b00      	cmp	r3, #0
 800d1a0:	d168      	bne.n	800d274 <f_open+0x1d0>
 800d1a2:	79fb      	ldrb	r3, [r7, #7]
 800d1a4:	f003 0308 	and.w	r3, r3, #8
 800d1a8:	2b00      	cmp	r3, #0
 800d1aa:	d063      	beq.n	800d274 <f_open+0x1d0>
				dw = GET_FATTIME();
 800d1ac:	f7fc fd56 	bl	8009c5c <get_fattime>
 800d1b0:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800d1b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d1b4:	330e      	adds	r3, #14
 800d1b6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800d1b8:	4618      	mov	r0, r3
 800d1ba:	f7fe fae6 	bl	800b78a <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800d1be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d1c0:	3316      	adds	r3, #22
 800d1c2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800d1c4:	4618      	mov	r0, r3
 800d1c6:	f7fe fae0 	bl	800b78a <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800d1ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d1cc:	330b      	adds	r3, #11
 800d1ce:	2220      	movs	r2, #32
 800d1d0:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800d1d2:	693b      	ldr	r3, [r7, #16]
 800d1d4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d1d6:	4611      	mov	r1, r2
 800d1d8:	4618      	mov	r0, r3
 800d1da:	f7ff fa35 	bl	800c648 <ld_clust>
 800d1de:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800d1e0:	693b      	ldr	r3, [r7, #16]
 800d1e2:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800d1e4:	2200      	movs	r2, #0
 800d1e6:	4618      	mov	r0, r3
 800d1e8:	f7ff fa4d 	bl	800c686 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800d1ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d1ee:	331c      	adds	r3, #28
 800d1f0:	2100      	movs	r1, #0
 800d1f2:	4618      	mov	r0, r3
 800d1f4:	f7fe fac9 	bl	800b78a <st_dword>
					fs->wflag = 1;
 800d1f8:	693b      	ldr	r3, [r7, #16]
 800d1fa:	2201      	movs	r2, #1
 800d1fc:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800d1fe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d200:	2b00      	cmp	r3, #0
 800d202:	d037      	beq.n	800d274 <f_open+0x1d0>
						dw = fs->winsect;
 800d204:	693b      	ldr	r3, [r7, #16]
 800d206:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d208:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800d20a:	f107 0314 	add.w	r3, r7, #20
 800d20e:	2200      	movs	r2, #0
 800d210:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800d212:	4618      	mov	r0, r3
 800d214:	f7fe ff60 	bl	800c0d8 <remove_chain>
 800d218:	4603      	mov	r3, r0
 800d21a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 800d21e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d222:	2b00      	cmp	r3, #0
 800d224:	d126      	bne.n	800d274 <f_open+0x1d0>
							res = move_window(fs, dw);
 800d226:	693b      	ldr	r3, [r7, #16]
 800d228:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800d22a:	4618      	mov	r0, r3
 800d22c:	f7fe fd08 	bl	800bc40 <move_window>
 800d230:	4603      	mov	r3, r0
 800d232:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800d236:	693b      	ldr	r3, [r7, #16]
 800d238:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d23a:	3a01      	subs	r2, #1
 800d23c:	60da      	str	r2, [r3, #12]
 800d23e:	e019      	b.n	800d274 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800d240:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d244:	2b00      	cmp	r3, #0
 800d246:	d115      	bne.n	800d274 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800d248:	7ebb      	ldrb	r3, [r7, #26]
 800d24a:	f003 0310 	and.w	r3, r3, #16
 800d24e:	2b00      	cmp	r3, #0
 800d250:	d003      	beq.n	800d25a <f_open+0x1b6>
					res = FR_NO_FILE;
 800d252:	2304      	movs	r3, #4
 800d254:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800d258:	e00c      	b.n	800d274 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800d25a:	79fb      	ldrb	r3, [r7, #7]
 800d25c:	f003 0302 	and.w	r3, r3, #2
 800d260:	2b00      	cmp	r3, #0
 800d262:	d007      	beq.n	800d274 <f_open+0x1d0>
 800d264:	7ebb      	ldrb	r3, [r7, #26]
 800d266:	f003 0301 	and.w	r3, r3, #1
 800d26a:	2b00      	cmp	r3, #0
 800d26c:	d002      	beq.n	800d274 <f_open+0x1d0>
						res = FR_DENIED;
 800d26e:	2307      	movs	r3, #7
 800d270:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800d274:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d278:	2b00      	cmp	r3, #0
 800d27a:	d126      	bne.n	800d2ca <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800d27c:	79fb      	ldrb	r3, [r7, #7]
 800d27e:	f003 0308 	and.w	r3, r3, #8
 800d282:	2b00      	cmp	r3, #0
 800d284:	d003      	beq.n	800d28e <f_open+0x1ea>
				mode |= FA_MODIFIED;
 800d286:	79fb      	ldrb	r3, [r7, #7]
 800d288:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d28c:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800d28e:	693b      	ldr	r3, [r7, #16]
 800d290:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d292:	68fb      	ldr	r3, [r7, #12]
 800d294:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800d296:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d298:	68fb      	ldr	r3, [r7, #12]
 800d29a:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800d29c:	79fb      	ldrb	r3, [r7, #7]
 800d29e:	2b01      	cmp	r3, #1
 800d2a0:	bf8c      	ite	hi
 800d2a2:	2301      	movhi	r3, #1
 800d2a4:	2300      	movls	r3, #0
 800d2a6:	b2db      	uxtb	r3, r3
 800d2a8:	461a      	mov	r2, r3
 800d2aa:	f107 0314 	add.w	r3, r7, #20
 800d2ae:	4611      	mov	r1, r2
 800d2b0:	4618      	mov	r0, r3
 800d2b2:	f7fe fb93 	bl	800b9dc <inc_lock>
 800d2b6:	4602      	mov	r2, r0
 800d2b8:	68fb      	ldr	r3, [r7, #12]
 800d2ba:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800d2bc:	68fb      	ldr	r3, [r7, #12]
 800d2be:	691b      	ldr	r3, [r3, #16]
 800d2c0:	2b00      	cmp	r3, #0
 800d2c2:	d102      	bne.n	800d2ca <f_open+0x226>
 800d2c4:	2302      	movs	r3, #2
 800d2c6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800d2ca:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d2ce:	2b00      	cmp	r3, #0
 800d2d0:	f040 8095 	bne.w	800d3fe <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800d2d4:	693b      	ldr	r3, [r7, #16]
 800d2d6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d2d8:	4611      	mov	r1, r2
 800d2da:	4618      	mov	r0, r3
 800d2dc:	f7ff f9b4 	bl	800c648 <ld_clust>
 800d2e0:	4602      	mov	r2, r0
 800d2e2:	68fb      	ldr	r3, [r7, #12]
 800d2e4:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800d2e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d2e8:	331c      	adds	r3, #28
 800d2ea:	4618      	mov	r0, r3
 800d2ec:	f7fe fa0f 	bl	800b70e <ld_dword>
 800d2f0:	4602      	mov	r2, r0
 800d2f2:	68fb      	ldr	r3, [r7, #12]
 800d2f4:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800d2f6:	68fb      	ldr	r3, [r7, #12]
 800d2f8:	2200      	movs	r2, #0
 800d2fa:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800d2fc:	693a      	ldr	r2, [r7, #16]
 800d2fe:	68fb      	ldr	r3, [r7, #12]
 800d300:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800d302:	693b      	ldr	r3, [r7, #16]
 800d304:	88da      	ldrh	r2, [r3, #6]
 800d306:	68fb      	ldr	r3, [r7, #12]
 800d308:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800d30a:	68fb      	ldr	r3, [r7, #12]
 800d30c:	79fa      	ldrb	r2, [r7, #7]
 800d30e:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800d310:	68fb      	ldr	r3, [r7, #12]
 800d312:	2200      	movs	r2, #0
 800d314:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800d316:	68fb      	ldr	r3, [r7, #12]
 800d318:	2200      	movs	r2, #0
 800d31a:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800d31c:	68fb      	ldr	r3, [r7, #12]
 800d31e:	2200      	movs	r2, #0
 800d320:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800d322:	68fb      	ldr	r3, [r7, #12]
 800d324:	3330      	adds	r3, #48	@ 0x30
 800d326:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d32a:	2100      	movs	r1, #0
 800d32c:	4618      	mov	r0, r3
 800d32e:	f7fe fa79 	bl	800b824 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800d332:	79fb      	ldrb	r3, [r7, #7]
 800d334:	f003 0320 	and.w	r3, r3, #32
 800d338:	2b00      	cmp	r3, #0
 800d33a:	d060      	beq.n	800d3fe <f_open+0x35a>
 800d33c:	68fb      	ldr	r3, [r7, #12]
 800d33e:	68db      	ldr	r3, [r3, #12]
 800d340:	2b00      	cmp	r3, #0
 800d342:	d05c      	beq.n	800d3fe <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800d344:	68fb      	ldr	r3, [r7, #12]
 800d346:	68da      	ldr	r2, [r3, #12]
 800d348:	68fb      	ldr	r3, [r7, #12]
 800d34a:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800d34c:	693b      	ldr	r3, [r7, #16]
 800d34e:	895b      	ldrh	r3, [r3, #10]
 800d350:	025b      	lsls	r3, r3, #9
 800d352:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800d354:	68fb      	ldr	r3, [r7, #12]
 800d356:	689b      	ldr	r3, [r3, #8]
 800d358:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800d35a:	68fb      	ldr	r3, [r7, #12]
 800d35c:	68db      	ldr	r3, [r3, #12]
 800d35e:	657b      	str	r3, [r7, #84]	@ 0x54
 800d360:	e016      	b.n	800d390 <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 800d362:	68fb      	ldr	r3, [r7, #12]
 800d364:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800d366:	4618      	mov	r0, r3
 800d368:	f7fe fd25 	bl	800bdb6 <get_fat>
 800d36c:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800d36e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d370:	2b01      	cmp	r3, #1
 800d372:	d802      	bhi.n	800d37a <f_open+0x2d6>
 800d374:	2302      	movs	r3, #2
 800d376:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800d37a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d37c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d380:	d102      	bne.n	800d388 <f_open+0x2e4>
 800d382:	2301      	movs	r3, #1
 800d384:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800d388:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800d38a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d38c:	1ad3      	subs	r3, r2, r3
 800d38e:	657b      	str	r3, [r7, #84]	@ 0x54
 800d390:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d394:	2b00      	cmp	r3, #0
 800d396:	d103      	bne.n	800d3a0 <f_open+0x2fc>
 800d398:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800d39a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d39c:	429a      	cmp	r2, r3
 800d39e:	d8e0      	bhi.n	800d362 <f_open+0x2be>
				}
				fp->clust = clst;
 800d3a0:	68fb      	ldr	r3, [r7, #12]
 800d3a2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d3a4:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800d3a6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d3aa:	2b00      	cmp	r3, #0
 800d3ac:	d127      	bne.n	800d3fe <f_open+0x35a>
 800d3ae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d3b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d3b4:	2b00      	cmp	r3, #0
 800d3b6:	d022      	beq.n	800d3fe <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800d3b8:	693b      	ldr	r3, [r7, #16]
 800d3ba:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800d3bc:	4618      	mov	r0, r3
 800d3be:	f7fe fcdb 	bl	800bd78 <clust2sect>
 800d3c2:	6478      	str	r0, [r7, #68]	@ 0x44
 800d3c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d3c6:	2b00      	cmp	r3, #0
 800d3c8:	d103      	bne.n	800d3d2 <f_open+0x32e>
						res = FR_INT_ERR;
 800d3ca:	2302      	movs	r3, #2
 800d3cc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800d3d0:	e015      	b.n	800d3fe <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800d3d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d3d4:	0a5a      	lsrs	r2, r3, #9
 800d3d6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d3d8:	441a      	add	r2, r3
 800d3da:	68fb      	ldr	r3, [r7, #12]
 800d3dc:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800d3de:	693b      	ldr	r3, [r7, #16]
 800d3e0:	7858      	ldrb	r0, [r3, #1]
 800d3e2:	68fb      	ldr	r3, [r7, #12]
 800d3e4:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800d3e8:	68fb      	ldr	r3, [r7, #12]
 800d3ea:	6a1a      	ldr	r2, [r3, #32]
 800d3ec:	2301      	movs	r3, #1
 800d3ee:	f7fe f917 	bl	800b620 <disk_read>
 800d3f2:	4603      	mov	r3, r0
 800d3f4:	2b00      	cmp	r3, #0
 800d3f6:	d002      	beq.n	800d3fe <f_open+0x35a>
 800d3f8:	2301      	movs	r3, #1
 800d3fa:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800d3fe:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d402:	2b00      	cmp	r3, #0
 800d404:	d002      	beq.n	800d40c <f_open+0x368>
 800d406:	68fb      	ldr	r3, [r7, #12]
 800d408:	2200      	movs	r2, #0
 800d40a:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800d40c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 800d410:	4618      	mov	r0, r3
 800d412:	3760      	adds	r7, #96	@ 0x60
 800d414:	46bd      	mov	sp, r7
 800d416:	bd80      	pop	{r7, pc}

0800d418 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800d418:	b580      	push	{r7, lr}
 800d41a:	b08c      	sub	sp, #48	@ 0x30
 800d41c:	af00      	add	r7, sp, #0
 800d41e:	60f8      	str	r0, [r7, #12]
 800d420:	60b9      	str	r1, [r7, #8]
 800d422:	607a      	str	r2, [r7, #4]
 800d424:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800d426:	68bb      	ldr	r3, [r7, #8]
 800d428:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800d42a:	683b      	ldr	r3, [r7, #0]
 800d42c:	2200      	movs	r2, #0
 800d42e:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800d430:	68fb      	ldr	r3, [r7, #12]
 800d432:	f107 0210 	add.w	r2, r7, #16
 800d436:	4611      	mov	r1, r2
 800d438:	4618      	mov	r0, r3
 800d43a:	f7ff fdb7 	bl	800cfac <validate>
 800d43e:	4603      	mov	r3, r0
 800d440:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800d444:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d448:	2b00      	cmp	r3, #0
 800d44a:	d107      	bne.n	800d45c <f_write+0x44>
 800d44c:	68fb      	ldr	r3, [r7, #12]
 800d44e:	7d5b      	ldrb	r3, [r3, #21]
 800d450:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800d454:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d458:	2b00      	cmp	r3, #0
 800d45a:	d002      	beq.n	800d462 <f_write+0x4a>
 800d45c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d460:	e14b      	b.n	800d6fa <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800d462:	68fb      	ldr	r3, [r7, #12]
 800d464:	7d1b      	ldrb	r3, [r3, #20]
 800d466:	f003 0302 	and.w	r3, r3, #2
 800d46a:	2b00      	cmp	r3, #0
 800d46c:	d101      	bne.n	800d472 <f_write+0x5a>
 800d46e:	2307      	movs	r3, #7
 800d470:	e143      	b.n	800d6fa <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800d472:	68fb      	ldr	r3, [r7, #12]
 800d474:	699a      	ldr	r2, [r3, #24]
 800d476:	687b      	ldr	r3, [r7, #4]
 800d478:	441a      	add	r2, r3
 800d47a:	68fb      	ldr	r3, [r7, #12]
 800d47c:	699b      	ldr	r3, [r3, #24]
 800d47e:	429a      	cmp	r2, r3
 800d480:	f080 812d 	bcs.w	800d6de <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800d484:	68fb      	ldr	r3, [r7, #12]
 800d486:	699b      	ldr	r3, [r3, #24]
 800d488:	43db      	mvns	r3, r3
 800d48a:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800d48c:	e127      	b.n	800d6de <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800d48e:	68fb      	ldr	r3, [r7, #12]
 800d490:	699b      	ldr	r3, [r3, #24]
 800d492:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d496:	2b00      	cmp	r3, #0
 800d498:	f040 80e3 	bne.w	800d662 <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800d49c:	68fb      	ldr	r3, [r7, #12]
 800d49e:	699b      	ldr	r3, [r3, #24]
 800d4a0:	0a5b      	lsrs	r3, r3, #9
 800d4a2:	693a      	ldr	r2, [r7, #16]
 800d4a4:	8952      	ldrh	r2, [r2, #10]
 800d4a6:	3a01      	subs	r2, #1
 800d4a8:	4013      	ands	r3, r2
 800d4aa:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800d4ac:	69bb      	ldr	r3, [r7, #24]
 800d4ae:	2b00      	cmp	r3, #0
 800d4b0:	d143      	bne.n	800d53a <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800d4b2:	68fb      	ldr	r3, [r7, #12]
 800d4b4:	699b      	ldr	r3, [r3, #24]
 800d4b6:	2b00      	cmp	r3, #0
 800d4b8:	d10c      	bne.n	800d4d4 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800d4ba:	68fb      	ldr	r3, [r7, #12]
 800d4bc:	689b      	ldr	r3, [r3, #8]
 800d4be:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800d4c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d4c2:	2b00      	cmp	r3, #0
 800d4c4:	d11a      	bne.n	800d4fc <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800d4c6:	68fb      	ldr	r3, [r7, #12]
 800d4c8:	2100      	movs	r1, #0
 800d4ca:	4618      	mov	r0, r3
 800d4cc:	f7fe fe69 	bl	800c1a2 <create_chain>
 800d4d0:	62b8      	str	r0, [r7, #40]	@ 0x28
 800d4d2:	e013      	b.n	800d4fc <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800d4d4:	68fb      	ldr	r3, [r7, #12]
 800d4d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d4d8:	2b00      	cmp	r3, #0
 800d4da:	d007      	beq.n	800d4ec <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800d4dc:	68fb      	ldr	r3, [r7, #12]
 800d4de:	699b      	ldr	r3, [r3, #24]
 800d4e0:	4619      	mov	r1, r3
 800d4e2:	68f8      	ldr	r0, [r7, #12]
 800d4e4:	f7fe fef5 	bl	800c2d2 <clmt_clust>
 800d4e8:	62b8      	str	r0, [r7, #40]	@ 0x28
 800d4ea:	e007      	b.n	800d4fc <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800d4ec:	68fa      	ldr	r2, [r7, #12]
 800d4ee:	68fb      	ldr	r3, [r7, #12]
 800d4f0:	69db      	ldr	r3, [r3, #28]
 800d4f2:	4619      	mov	r1, r3
 800d4f4:	4610      	mov	r0, r2
 800d4f6:	f7fe fe54 	bl	800c1a2 <create_chain>
 800d4fa:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800d4fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d4fe:	2b00      	cmp	r3, #0
 800d500:	f000 80f2 	beq.w	800d6e8 <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800d504:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d506:	2b01      	cmp	r3, #1
 800d508:	d104      	bne.n	800d514 <f_write+0xfc>
 800d50a:	68fb      	ldr	r3, [r7, #12]
 800d50c:	2202      	movs	r2, #2
 800d50e:	755a      	strb	r2, [r3, #21]
 800d510:	2302      	movs	r3, #2
 800d512:	e0f2      	b.n	800d6fa <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800d514:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d516:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d51a:	d104      	bne.n	800d526 <f_write+0x10e>
 800d51c:	68fb      	ldr	r3, [r7, #12]
 800d51e:	2201      	movs	r2, #1
 800d520:	755a      	strb	r2, [r3, #21]
 800d522:	2301      	movs	r3, #1
 800d524:	e0e9      	b.n	800d6fa <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 800d526:	68fb      	ldr	r3, [r7, #12]
 800d528:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d52a:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800d52c:	68fb      	ldr	r3, [r7, #12]
 800d52e:	689b      	ldr	r3, [r3, #8]
 800d530:	2b00      	cmp	r3, #0
 800d532:	d102      	bne.n	800d53a <f_write+0x122>
 800d534:	68fb      	ldr	r3, [r7, #12]
 800d536:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d538:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800d53a:	68fb      	ldr	r3, [r7, #12]
 800d53c:	7d1b      	ldrb	r3, [r3, #20]
 800d53e:	b25b      	sxtb	r3, r3
 800d540:	2b00      	cmp	r3, #0
 800d542:	da18      	bge.n	800d576 <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800d544:	693b      	ldr	r3, [r7, #16]
 800d546:	7858      	ldrb	r0, [r3, #1]
 800d548:	68fb      	ldr	r3, [r7, #12]
 800d54a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800d54e:	68fb      	ldr	r3, [r7, #12]
 800d550:	6a1a      	ldr	r2, [r3, #32]
 800d552:	2301      	movs	r3, #1
 800d554:	f7fe f884 	bl	800b660 <disk_write>
 800d558:	4603      	mov	r3, r0
 800d55a:	2b00      	cmp	r3, #0
 800d55c:	d004      	beq.n	800d568 <f_write+0x150>
 800d55e:	68fb      	ldr	r3, [r7, #12]
 800d560:	2201      	movs	r2, #1
 800d562:	755a      	strb	r2, [r3, #21]
 800d564:	2301      	movs	r3, #1
 800d566:	e0c8      	b.n	800d6fa <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 800d568:	68fb      	ldr	r3, [r7, #12]
 800d56a:	7d1b      	ldrb	r3, [r3, #20]
 800d56c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d570:	b2da      	uxtb	r2, r3
 800d572:	68fb      	ldr	r3, [r7, #12]
 800d574:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800d576:	693a      	ldr	r2, [r7, #16]
 800d578:	68fb      	ldr	r3, [r7, #12]
 800d57a:	69db      	ldr	r3, [r3, #28]
 800d57c:	4619      	mov	r1, r3
 800d57e:	4610      	mov	r0, r2
 800d580:	f7fe fbfa 	bl	800bd78 <clust2sect>
 800d584:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800d586:	697b      	ldr	r3, [r7, #20]
 800d588:	2b00      	cmp	r3, #0
 800d58a:	d104      	bne.n	800d596 <f_write+0x17e>
 800d58c:	68fb      	ldr	r3, [r7, #12]
 800d58e:	2202      	movs	r2, #2
 800d590:	755a      	strb	r2, [r3, #21]
 800d592:	2302      	movs	r3, #2
 800d594:	e0b1      	b.n	800d6fa <f_write+0x2e2>
			sect += csect;
 800d596:	697a      	ldr	r2, [r7, #20]
 800d598:	69bb      	ldr	r3, [r7, #24]
 800d59a:	4413      	add	r3, r2
 800d59c:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800d59e:	687b      	ldr	r3, [r7, #4]
 800d5a0:	0a5b      	lsrs	r3, r3, #9
 800d5a2:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800d5a4:	6a3b      	ldr	r3, [r7, #32]
 800d5a6:	2b00      	cmp	r3, #0
 800d5a8:	d03c      	beq.n	800d624 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800d5aa:	69ba      	ldr	r2, [r7, #24]
 800d5ac:	6a3b      	ldr	r3, [r7, #32]
 800d5ae:	4413      	add	r3, r2
 800d5b0:	693a      	ldr	r2, [r7, #16]
 800d5b2:	8952      	ldrh	r2, [r2, #10]
 800d5b4:	4293      	cmp	r3, r2
 800d5b6:	d905      	bls.n	800d5c4 <f_write+0x1ac>
					cc = fs->csize - csect;
 800d5b8:	693b      	ldr	r3, [r7, #16]
 800d5ba:	895b      	ldrh	r3, [r3, #10]
 800d5bc:	461a      	mov	r2, r3
 800d5be:	69bb      	ldr	r3, [r7, #24]
 800d5c0:	1ad3      	subs	r3, r2, r3
 800d5c2:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800d5c4:	693b      	ldr	r3, [r7, #16]
 800d5c6:	7858      	ldrb	r0, [r3, #1]
 800d5c8:	6a3b      	ldr	r3, [r7, #32]
 800d5ca:	697a      	ldr	r2, [r7, #20]
 800d5cc:	69f9      	ldr	r1, [r7, #28]
 800d5ce:	f7fe f847 	bl	800b660 <disk_write>
 800d5d2:	4603      	mov	r3, r0
 800d5d4:	2b00      	cmp	r3, #0
 800d5d6:	d004      	beq.n	800d5e2 <f_write+0x1ca>
 800d5d8:	68fb      	ldr	r3, [r7, #12]
 800d5da:	2201      	movs	r2, #1
 800d5dc:	755a      	strb	r2, [r3, #21]
 800d5de:	2301      	movs	r3, #1
 800d5e0:	e08b      	b.n	800d6fa <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800d5e2:	68fb      	ldr	r3, [r7, #12]
 800d5e4:	6a1a      	ldr	r2, [r3, #32]
 800d5e6:	697b      	ldr	r3, [r7, #20]
 800d5e8:	1ad3      	subs	r3, r2, r3
 800d5ea:	6a3a      	ldr	r2, [r7, #32]
 800d5ec:	429a      	cmp	r2, r3
 800d5ee:	d915      	bls.n	800d61c <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800d5f0:	68fb      	ldr	r3, [r7, #12]
 800d5f2:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 800d5f6:	68fb      	ldr	r3, [r7, #12]
 800d5f8:	6a1a      	ldr	r2, [r3, #32]
 800d5fa:	697b      	ldr	r3, [r7, #20]
 800d5fc:	1ad3      	subs	r3, r2, r3
 800d5fe:	025b      	lsls	r3, r3, #9
 800d600:	69fa      	ldr	r2, [r7, #28]
 800d602:	4413      	add	r3, r2
 800d604:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d608:	4619      	mov	r1, r3
 800d60a:	f7fe f8ea 	bl	800b7e2 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800d60e:	68fb      	ldr	r3, [r7, #12]
 800d610:	7d1b      	ldrb	r3, [r3, #20]
 800d612:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d616:	b2da      	uxtb	r2, r3
 800d618:	68fb      	ldr	r3, [r7, #12]
 800d61a:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800d61c:	6a3b      	ldr	r3, [r7, #32]
 800d61e:	025b      	lsls	r3, r3, #9
 800d620:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 800d622:	e03f      	b.n	800d6a4 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800d624:	68fb      	ldr	r3, [r7, #12]
 800d626:	6a1b      	ldr	r3, [r3, #32]
 800d628:	697a      	ldr	r2, [r7, #20]
 800d62a:	429a      	cmp	r2, r3
 800d62c:	d016      	beq.n	800d65c <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 800d62e:	68fb      	ldr	r3, [r7, #12]
 800d630:	699a      	ldr	r2, [r3, #24]
 800d632:	68fb      	ldr	r3, [r7, #12]
 800d634:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800d636:	429a      	cmp	r2, r3
 800d638:	d210      	bcs.n	800d65c <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800d63a:	693b      	ldr	r3, [r7, #16]
 800d63c:	7858      	ldrb	r0, [r3, #1]
 800d63e:	68fb      	ldr	r3, [r7, #12]
 800d640:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800d644:	2301      	movs	r3, #1
 800d646:	697a      	ldr	r2, [r7, #20]
 800d648:	f7fd ffea 	bl	800b620 <disk_read>
 800d64c:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800d64e:	2b00      	cmp	r3, #0
 800d650:	d004      	beq.n	800d65c <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 800d652:	68fb      	ldr	r3, [r7, #12]
 800d654:	2201      	movs	r2, #1
 800d656:	755a      	strb	r2, [r3, #21]
 800d658:	2301      	movs	r3, #1
 800d65a:	e04e      	b.n	800d6fa <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 800d65c:	68fb      	ldr	r3, [r7, #12]
 800d65e:	697a      	ldr	r2, [r7, #20]
 800d660:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800d662:	68fb      	ldr	r3, [r7, #12]
 800d664:	699b      	ldr	r3, [r3, #24]
 800d666:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d66a:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800d66e:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800d670:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d672:	687b      	ldr	r3, [r7, #4]
 800d674:	429a      	cmp	r2, r3
 800d676:	d901      	bls.n	800d67c <f_write+0x264>
 800d678:	687b      	ldr	r3, [r7, #4]
 800d67a:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800d67c:	68fb      	ldr	r3, [r7, #12]
 800d67e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d682:	68fb      	ldr	r3, [r7, #12]
 800d684:	699b      	ldr	r3, [r3, #24]
 800d686:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d68a:	4413      	add	r3, r2
 800d68c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d68e:	69f9      	ldr	r1, [r7, #28]
 800d690:	4618      	mov	r0, r3
 800d692:	f7fe f8a6 	bl	800b7e2 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800d696:	68fb      	ldr	r3, [r7, #12]
 800d698:	7d1b      	ldrb	r3, [r3, #20]
 800d69a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d69e:	b2da      	uxtb	r2, r3
 800d6a0:	68fb      	ldr	r3, [r7, #12]
 800d6a2:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800d6a4:	69fa      	ldr	r2, [r7, #28]
 800d6a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6a8:	4413      	add	r3, r2
 800d6aa:	61fb      	str	r3, [r7, #28]
 800d6ac:	68fb      	ldr	r3, [r7, #12]
 800d6ae:	699a      	ldr	r2, [r3, #24]
 800d6b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6b2:	441a      	add	r2, r3
 800d6b4:	68fb      	ldr	r3, [r7, #12]
 800d6b6:	619a      	str	r2, [r3, #24]
 800d6b8:	68fb      	ldr	r3, [r7, #12]
 800d6ba:	68da      	ldr	r2, [r3, #12]
 800d6bc:	68fb      	ldr	r3, [r7, #12]
 800d6be:	699b      	ldr	r3, [r3, #24]
 800d6c0:	429a      	cmp	r2, r3
 800d6c2:	bf38      	it	cc
 800d6c4:	461a      	movcc	r2, r3
 800d6c6:	68fb      	ldr	r3, [r7, #12]
 800d6c8:	60da      	str	r2, [r3, #12]
 800d6ca:	683b      	ldr	r3, [r7, #0]
 800d6cc:	681a      	ldr	r2, [r3, #0]
 800d6ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6d0:	441a      	add	r2, r3
 800d6d2:	683b      	ldr	r3, [r7, #0]
 800d6d4:	601a      	str	r2, [r3, #0]
 800d6d6:	687a      	ldr	r2, [r7, #4]
 800d6d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6da:	1ad3      	subs	r3, r2, r3
 800d6dc:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800d6de:	687b      	ldr	r3, [r7, #4]
 800d6e0:	2b00      	cmp	r3, #0
 800d6e2:	f47f aed4 	bne.w	800d48e <f_write+0x76>
 800d6e6:	e000      	b.n	800d6ea <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800d6e8:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800d6ea:	68fb      	ldr	r3, [r7, #12]
 800d6ec:	7d1b      	ldrb	r3, [r3, #20]
 800d6ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d6f2:	b2da      	uxtb	r2, r3
 800d6f4:	68fb      	ldr	r3, [r7, #12]
 800d6f6:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800d6f8:	2300      	movs	r3, #0
}
 800d6fa:	4618      	mov	r0, r3
 800d6fc:	3730      	adds	r7, #48	@ 0x30
 800d6fe:	46bd      	mov	sp, r7
 800d700:	bd80      	pop	{r7, pc}

0800d702 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800d702:	b580      	push	{r7, lr}
 800d704:	b086      	sub	sp, #24
 800d706:	af00      	add	r7, sp, #0
 800d708:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800d70a:	687b      	ldr	r3, [r7, #4]
 800d70c:	f107 0208 	add.w	r2, r7, #8
 800d710:	4611      	mov	r1, r2
 800d712:	4618      	mov	r0, r3
 800d714:	f7ff fc4a 	bl	800cfac <validate>
 800d718:	4603      	mov	r3, r0
 800d71a:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800d71c:	7dfb      	ldrb	r3, [r7, #23]
 800d71e:	2b00      	cmp	r3, #0
 800d720:	d168      	bne.n	800d7f4 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800d722:	687b      	ldr	r3, [r7, #4]
 800d724:	7d1b      	ldrb	r3, [r3, #20]
 800d726:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d72a:	2b00      	cmp	r3, #0
 800d72c:	d062      	beq.n	800d7f4 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800d72e:	687b      	ldr	r3, [r7, #4]
 800d730:	7d1b      	ldrb	r3, [r3, #20]
 800d732:	b25b      	sxtb	r3, r3
 800d734:	2b00      	cmp	r3, #0
 800d736:	da15      	bge.n	800d764 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800d738:	68bb      	ldr	r3, [r7, #8]
 800d73a:	7858      	ldrb	r0, [r3, #1]
 800d73c:	687b      	ldr	r3, [r7, #4]
 800d73e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800d742:	687b      	ldr	r3, [r7, #4]
 800d744:	6a1a      	ldr	r2, [r3, #32]
 800d746:	2301      	movs	r3, #1
 800d748:	f7fd ff8a 	bl	800b660 <disk_write>
 800d74c:	4603      	mov	r3, r0
 800d74e:	2b00      	cmp	r3, #0
 800d750:	d001      	beq.n	800d756 <f_sync+0x54>
 800d752:	2301      	movs	r3, #1
 800d754:	e04f      	b.n	800d7f6 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800d756:	687b      	ldr	r3, [r7, #4]
 800d758:	7d1b      	ldrb	r3, [r3, #20]
 800d75a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d75e:	b2da      	uxtb	r2, r3
 800d760:	687b      	ldr	r3, [r7, #4]
 800d762:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800d764:	f7fc fa7a 	bl	8009c5c <get_fattime>
 800d768:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800d76a:	68ba      	ldr	r2, [r7, #8]
 800d76c:	687b      	ldr	r3, [r7, #4]
 800d76e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d770:	4619      	mov	r1, r3
 800d772:	4610      	mov	r0, r2
 800d774:	f7fe fa64 	bl	800bc40 <move_window>
 800d778:	4603      	mov	r3, r0
 800d77a:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800d77c:	7dfb      	ldrb	r3, [r7, #23]
 800d77e:	2b00      	cmp	r3, #0
 800d780:	d138      	bne.n	800d7f4 <f_sync+0xf2>
					dir = fp->dir_ptr;
 800d782:	687b      	ldr	r3, [r7, #4]
 800d784:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d786:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800d788:	68fb      	ldr	r3, [r7, #12]
 800d78a:	330b      	adds	r3, #11
 800d78c:	781a      	ldrb	r2, [r3, #0]
 800d78e:	68fb      	ldr	r3, [r7, #12]
 800d790:	330b      	adds	r3, #11
 800d792:	f042 0220 	orr.w	r2, r2, #32
 800d796:	b2d2      	uxtb	r2, r2
 800d798:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800d79a:	687b      	ldr	r3, [r7, #4]
 800d79c:	6818      	ldr	r0, [r3, #0]
 800d79e:	687b      	ldr	r3, [r7, #4]
 800d7a0:	689b      	ldr	r3, [r3, #8]
 800d7a2:	461a      	mov	r2, r3
 800d7a4:	68f9      	ldr	r1, [r7, #12]
 800d7a6:	f7fe ff6e 	bl	800c686 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800d7aa:	68fb      	ldr	r3, [r7, #12]
 800d7ac:	f103 021c 	add.w	r2, r3, #28
 800d7b0:	687b      	ldr	r3, [r7, #4]
 800d7b2:	68db      	ldr	r3, [r3, #12]
 800d7b4:	4619      	mov	r1, r3
 800d7b6:	4610      	mov	r0, r2
 800d7b8:	f7fd ffe7 	bl	800b78a <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800d7bc:	68fb      	ldr	r3, [r7, #12]
 800d7be:	3316      	adds	r3, #22
 800d7c0:	6939      	ldr	r1, [r7, #16]
 800d7c2:	4618      	mov	r0, r3
 800d7c4:	f7fd ffe1 	bl	800b78a <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800d7c8:	68fb      	ldr	r3, [r7, #12]
 800d7ca:	3312      	adds	r3, #18
 800d7cc:	2100      	movs	r1, #0
 800d7ce:	4618      	mov	r0, r3
 800d7d0:	f7fd ffc0 	bl	800b754 <st_word>
					fs->wflag = 1;
 800d7d4:	68bb      	ldr	r3, [r7, #8]
 800d7d6:	2201      	movs	r2, #1
 800d7d8:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800d7da:	68bb      	ldr	r3, [r7, #8]
 800d7dc:	4618      	mov	r0, r3
 800d7de:	f7fe fa5d 	bl	800bc9c <sync_fs>
 800d7e2:	4603      	mov	r3, r0
 800d7e4:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800d7e6:	687b      	ldr	r3, [r7, #4]
 800d7e8:	7d1b      	ldrb	r3, [r3, #20]
 800d7ea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d7ee:	b2da      	uxtb	r2, r3
 800d7f0:	687b      	ldr	r3, [r7, #4]
 800d7f2:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800d7f4:	7dfb      	ldrb	r3, [r7, #23]
}
 800d7f6:	4618      	mov	r0, r3
 800d7f8:	3718      	adds	r7, #24
 800d7fa:	46bd      	mov	sp, r7
 800d7fc:	bd80      	pop	{r7, pc}

0800d7fe <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800d7fe:	b580      	push	{r7, lr}
 800d800:	b084      	sub	sp, #16
 800d802:	af00      	add	r7, sp, #0
 800d804:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800d806:	6878      	ldr	r0, [r7, #4]
 800d808:	f7ff ff7b 	bl	800d702 <f_sync>
 800d80c:	4603      	mov	r3, r0
 800d80e:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800d810:	7bfb      	ldrb	r3, [r7, #15]
 800d812:	2b00      	cmp	r3, #0
 800d814:	d118      	bne.n	800d848 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800d816:	687b      	ldr	r3, [r7, #4]
 800d818:	f107 0208 	add.w	r2, r7, #8
 800d81c:	4611      	mov	r1, r2
 800d81e:	4618      	mov	r0, r3
 800d820:	f7ff fbc4 	bl	800cfac <validate>
 800d824:	4603      	mov	r3, r0
 800d826:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800d828:	7bfb      	ldrb	r3, [r7, #15]
 800d82a:	2b00      	cmp	r3, #0
 800d82c:	d10c      	bne.n	800d848 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800d82e:	687b      	ldr	r3, [r7, #4]
 800d830:	691b      	ldr	r3, [r3, #16]
 800d832:	4618      	mov	r0, r3
 800d834:	f7fe f960 	bl	800baf8 <dec_lock>
 800d838:	4603      	mov	r3, r0
 800d83a:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800d83c:	7bfb      	ldrb	r3, [r7, #15]
 800d83e:	2b00      	cmp	r3, #0
 800d840:	d102      	bne.n	800d848 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800d842:	687b      	ldr	r3, [r7, #4]
 800d844:	2200      	movs	r2, #0
 800d846:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800d848:	7bfb      	ldrb	r3, [r7, #15]
}
 800d84a:	4618      	mov	r0, r3
 800d84c:	3710      	adds	r7, #16
 800d84e:	46bd      	mov	sp, r7
 800d850:	bd80      	pop	{r7, pc}
	...

0800d854 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800d854:	b480      	push	{r7}
 800d856:	b087      	sub	sp, #28
 800d858:	af00      	add	r7, sp, #0
 800d85a:	60f8      	str	r0, [r7, #12]
 800d85c:	60b9      	str	r1, [r7, #8]
 800d85e:	4613      	mov	r3, r2
 800d860:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800d862:	2301      	movs	r3, #1
 800d864:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800d866:	2300      	movs	r3, #0
 800d868:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800d86a:	4b1f      	ldr	r3, [pc, #124]	@ (800d8e8 <FATFS_LinkDriverEx+0x94>)
 800d86c:	7a5b      	ldrb	r3, [r3, #9]
 800d86e:	b2db      	uxtb	r3, r3
 800d870:	2b00      	cmp	r3, #0
 800d872:	d131      	bne.n	800d8d8 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800d874:	4b1c      	ldr	r3, [pc, #112]	@ (800d8e8 <FATFS_LinkDriverEx+0x94>)
 800d876:	7a5b      	ldrb	r3, [r3, #9]
 800d878:	b2db      	uxtb	r3, r3
 800d87a:	461a      	mov	r2, r3
 800d87c:	4b1a      	ldr	r3, [pc, #104]	@ (800d8e8 <FATFS_LinkDriverEx+0x94>)
 800d87e:	2100      	movs	r1, #0
 800d880:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800d882:	4b19      	ldr	r3, [pc, #100]	@ (800d8e8 <FATFS_LinkDriverEx+0x94>)
 800d884:	7a5b      	ldrb	r3, [r3, #9]
 800d886:	b2db      	uxtb	r3, r3
 800d888:	4a17      	ldr	r2, [pc, #92]	@ (800d8e8 <FATFS_LinkDriverEx+0x94>)
 800d88a:	009b      	lsls	r3, r3, #2
 800d88c:	4413      	add	r3, r2
 800d88e:	68fa      	ldr	r2, [r7, #12]
 800d890:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800d892:	4b15      	ldr	r3, [pc, #84]	@ (800d8e8 <FATFS_LinkDriverEx+0x94>)
 800d894:	7a5b      	ldrb	r3, [r3, #9]
 800d896:	b2db      	uxtb	r3, r3
 800d898:	461a      	mov	r2, r3
 800d89a:	4b13      	ldr	r3, [pc, #76]	@ (800d8e8 <FATFS_LinkDriverEx+0x94>)
 800d89c:	4413      	add	r3, r2
 800d89e:	79fa      	ldrb	r2, [r7, #7]
 800d8a0:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800d8a2:	4b11      	ldr	r3, [pc, #68]	@ (800d8e8 <FATFS_LinkDriverEx+0x94>)
 800d8a4:	7a5b      	ldrb	r3, [r3, #9]
 800d8a6:	b2db      	uxtb	r3, r3
 800d8a8:	1c5a      	adds	r2, r3, #1
 800d8aa:	b2d1      	uxtb	r1, r2
 800d8ac:	4a0e      	ldr	r2, [pc, #56]	@ (800d8e8 <FATFS_LinkDriverEx+0x94>)
 800d8ae:	7251      	strb	r1, [r2, #9]
 800d8b0:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800d8b2:	7dbb      	ldrb	r3, [r7, #22]
 800d8b4:	3330      	adds	r3, #48	@ 0x30
 800d8b6:	b2da      	uxtb	r2, r3
 800d8b8:	68bb      	ldr	r3, [r7, #8]
 800d8ba:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800d8bc:	68bb      	ldr	r3, [r7, #8]
 800d8be:	3301      	adds	r3, #1
 800d8c0:	223a      	movs	r2, #58	@ 0x3a
 800d8c2:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800d8c4:	68bb      	ldr	r3, [r7, #8]
 800d8c6:	3302      	adds	r3, #2
 800d8c8:	222f      	movs	r2, #47	@ 0x2f
 800d8ca:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800d8cc:	68bb      	ldr	r3, [r7, #8]
 800d8ce:	3303      	adds	r3, #3
 800d8d0:	2200      	movs	r2, #0
 800d8d2:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800d8d4:	2300      	movs	r3, #0
 800d8d6:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800d8d8:	7dfb      	ldrb	r3, [r7, #23]
}
 800d8da:	4618      	mov	r0, r3
 800d8dc:	371c      	adds	r7, #28
 800d8de:	46bd      	mov	sp, r7
 800d8e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8e4:	4770      	bx	lr
 800d8e6:	bf00      	nop
 800d8e8:	200007d0 	.word	0x200007d0

0800d8ec <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800d8ec:	b580      	push	{r7, lr}
 800d8ee:	b082      	sub	sp, #8
 800d8f0:	af00      	add	r7, sp, #0
 800d8f2:	6078      	str	r0, [r7, #4]
 800d8f4:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800d8f6:	2200      	movs	r2, #0
 800d8f8:	6839      	ldr	r1, [r7, #0]
 800d8fa:	6878      	ldr	r0, [r7, #4]
 800d8fc:	f7ff ffaa 	bl	800d854 <FATFS_LinkDriverEx>
 800d900:	4603      	mov	r3, r0
}
 800d902:	4618      	mov	r0, r3
 800d904:	3708      	adds	r7, #8
 800d906:	46bd      	mov	sp, r7
 800d908:	bd80      	pop	{r7, pc}
	...

0800d90c <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 800d90c:	b580      	push	{r7, lr}
 800d90e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 800d910:	2200      	movs	r2, #0
 800d912:	4912      	ldr	r1, [pc, #72]	@ (800d95c <MX_USB_Device_Init+0x50>)
 800d914:	4812      	ldr	r0, [pc, #72]	@ (800d960 <MX_USB_Device_Init+0x54>)
 800d916:	f7fc fd21 	bl	800a35c <USBD_Init>
 800d91a:	4603      	mov	r3, r0
 800d91c:	2b00      	cmp	r3, #0
 800d91e:	d001      	beq.n	800d924 <MX_USB_Device_Init+0x18>
    Error_Handler();
 800d920:	f7f3 f8d8 	bl	8000ad4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 800d924:	490f      	ldr	r1, [pc, #60]	@ (800d964 <MX_USB_Device_Init+0x58>)
 800d926:	480e      	ldr	r0, [pc, #56]	@ (800d960 <MX_USB_Device_Init+0x54>)
 800d928:	f7fc fd48 	bl	800a3bc <USBD_RegisterClass>
 800d92c:	4603      	mov	r3, r0
 800d92e:	2b00      	cmp	r3, #0
 800d930:	d001      	beq.n	800d936 <MX_USB_Device_Init+0x2a>
    Error_Handler();
 800d932:	f7f3 f8cf 	bl	8000ad4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 800d936:	490c      	ldr	r1, [pc, #48]	@ (800d968 <MX_USB_Device_Init+0x5c>)
 800d938:	4809      	ldr	r0, [pc, #36]	@ (800d960 <MX_USB_Device_Init+0x54>)
 800d93a:	f7fc fc69 	bl	800a210 <USBD_CDC_RegisterInterface>
 800d93e:	4603      	mov	r3, r0
 800d940:	2b00      	cmp	r3, #0
 800d942:	d001      	beq.n	800d948 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 800d944:	f7f3 f8c6 	bl	8000ad4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 800d948:	4805      	ldr	r0, [pc, #20]	@ (800d960 <MX_USB_Device_Init+0x54>)
 800d94a:	f7fc fd5e 	bl	800a40a <USBD_Start>
 800d94e:	4603      	mov	r3, r0
 800d950:	2b00      	cmp	r3, #0
 800d952:	d001      	beq.n	800d958 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 800d954:	f7f3 f8be 	bl	8000ad4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 800d958:	bf00      	nop
 800d95a:	bd80      	pop	{r7, pc}
 800d95c:	20000148 	.word	0x20000148
 800d960:	200007dc 	.word	0x200007dc
 800d964:	20000030 	.word	0x20000030
 800d968:	20000134 	.word	0x20000134

0800d96c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800d96c:	b580      	push	{r7, lr}
 800d96e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800d970:	2200      	movs	r2, #0
 800d972:	4905      	ldr	r1, [pc, #20]	@ (800d988 <CDC_Init_FS+0x1c>)
 800d974:	4805      	ldr	r0, [pc, #20]	@ (800d98c <CDC_Init_FS+0x20>)
 800d976:	f7fc fc60 	bl	800a23a <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800d97a:	4905      	ldr	r1, [pc, #20]	@ (800d990 <CDC_Init_FS+0x24>)
 800d97c:	4803      	ldr	r0, [pc, #12]	@ (800d98c <CDC_Init_FS+0x20>)
 800d97e:	f7fc fc7a 	bl	800a276 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800d982:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800d984:	4618      	mov	r0, r3
 800d986:	bd80      	pop	{r7, pc}
 800d988:	200012ac 	.word	0x200012ac
 800d98c:	200007dc 	.word	0x200007dc
 800d990:	20000aac 	.word	0x20000aac

0800d994 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800d994:	b480      	push	{r7}
 800d996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800d998:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800d99a:	4618      	mov	r0, r3
 800d99c:	46bd      	mov	sp, r7
 800d99e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9a2:	4770      	bx	lr

0800d9a4 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800d9a4:	b480      	push	{r7}
 800d9a6:	b083      	sub	sp, #12
 800d9a8:	af00      	add	r7, sp, #0
 800d9aa:	4603      	mov	r3, r0
 800d9ac:	6039      	str	r1, [r7, #0]
 800d9ae:	71fb      	strb	r3, [r7, #7]
 800d9b0:	4613      	mov	r3, r2
 800d9b2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800d9b4:	79fb      	ldrb	r3, [r7, #7]
 800d9b6:	2b23      	cmp	r3, #35	@ 0x23
 800d9b8:	d84a      	bhi.n	800da50 <CDC_Control_FS+0xac>
 800d9ba:	a201      	add	r2, pc, #4	@ (adr r2, 800d9c0 <CDC_Control_FS+0x1c>)
 800d9bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d9c0:	0800da51 	.word	0x0800da51
 800d9c4:	0800da51 	.word	0x0800da51
 800d9c8:	0800da51 	.word	0x0800da51
 800d9cc:	0800da51 	.word	0x0800da51
 800d9d0:	0800da51 	.word	0x0800da51
 800d9d4:	0800da51 	.word	0x0800da51
 800d9d8:	0800da51 	.word	0x0800da51
 800d9dc:	0800da51 	.word	0x0800da51
 800d9e0:	0800da51 	.word	0x0800da51
 800d9e4:	0800da51 	.word	0x0800da51
 800d9e8:	0800da51 	.word	0x0800da51
 800d9ec:	0800da51 	.word	0x0800da51
 800d9f0:	0800da51 	.word	0x0800da51
 800d9f4:	0800da51 	.word	0x0800da51
 800d9f8:	0800da51 	.word	0x0800da51
 800d9fc:	0800da51 	.word	0x0800da51
 800da00:	0800da51 	.word	0x0800da51
 800da04:	0800da51 	.word	0x0800da51
 800da08:	0800da51 	.word	0x0800da51
 800da0c:	0800da51 	.word	0x0800da51
 800da10:	0800da51 	.word	0x0800da51
 800da14:	0800da51 	.word	0x0800da51
 800da18:	0800da51 	.word	0x0800da51
 800da1c:	0800da51 	.word	0x0800da51
 800da20:	0800da51 	.word	0x0800da51
 800da24:	0800da51 	.word	0x0800da51
 800da28:	0800da51 	.word	0x0800da51
 800da2c:	0800da51 	.word	0x0800da51
 800da30:	0800da51 	.word	0x0800da51
 800da34:	0800da51 	.word	0x0800da51
 800da38:	0800da51 	.word	0x0800da51
 800da3c:	0800da51 	.word	0x0800da51
 800da40:	0800da51 	.word	0x0800da51
 800da44:	0800da51 	.word	0x0800da51
 800da48:	0800da51 	.word	0x0800da51
 800da4c:	0800da51 	.word	0x0800da51
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800da50:	bf00      	nop
  }

  return (USBD_OK);
 800da52:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800da54:	4618      	mov	r0, r3
 800da56:	370c      	adds	r7, #12
 800da58:	46bd      	mov	sp, r7
 800da5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da5e:	4770      	bx	lr

0800da60 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800da60:	b580      	push	{r7, lr}
 800da62:	b082      	sub	sp, #8
 800da64:	af00      	add	r7, sp, #0
 800da66:	6078      	str	r0, [r7, #4]
 800da68:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800da6a:	6879      	ldr	r1, [r7, #4]
 800da6c:	4805      	ldr	r0, [pc, #20]	@ (800da84 <CDC_Receive_FS+0x24>)
 800da6e:	f7fc fc02 	bl	800a276 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800da72:	4804      	ldr	r0, [pc, #16]	@ (800da84 <CDC_Receive_FS+0x24>)
 800da74:	f7fc fc48 	bl	800a308 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800da78:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800da7a:	4618      	mov	r0, r3
 800da7c:	3708      	adds	r7, #8
 800da7e:	46bd      	mov	sp, r7
 800da80:	bd80      	pop	{r7, pc}
 800da82:	bf00      	nop
 800da84:	200007dc 	.word	0x200007dc

0800da88 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800da88:	b580      	push	{r7, lr}
 800da8a:	b084      	sub	sp, #16
 800da8c:	af00      	add	r7, sp, #0
 800da8e:	6078      	str	r0, [r7, #4]
 800da90:	460b      	mov	r3, r1
 800da92:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800da94:	2300      	movs	r3, #0
 800da96:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800da98:	4b0d      	ldr	r3, [pc, #52]	@ (800dad0 <CDC_Transmit_FS+0x48>)
 800da9a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800da9e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800daa0:	68bb      	ldr	r3, [r7, #8]
 800daa2:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800daa6:	2b00      	cmp	r3, #0
 800daa8:	d001      	beq.n	800daae <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800daaa:	2301      	movs	r3, #1
 800daac:	e00b      	b.n	800dac6 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800daae:	887b      	ldrh	r3, [r7, #2]
 800dab0:	461a      	mov	r2, r3
 800dab2:	6879      	ldr	r1, [r7, #4]
 800dab4:	4806      	ldr	r0, [pc, #24]	@ (800dad0 <CDC_Transmit_FS+0x48>)
 800dab6:	f7fc fbc0 	bl	800a23a <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800daba:	4805      	ldr	r0, [pc, #20]	@ (800dad0 <CDC_Transmit_FS+0x48>)
 800dabc:	f7fc fbf4 	bl	800a2a8 <USBD_CDC_TransmitPacket>
 800dac0:	4603      	mov	r3, r0
 800dac2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800dac4:	7bfb      	ldrb	r3, [r7, #15]
}
 800dac6:	4618      	mov	r0, r3
 800dac8:	3710      	adds	r7, #16
 800daca:	46bd      	mov	sp, r7
 800dacc:	bd80      	pop	{r7, pc}
 800dace:	bf00      	nop
 800dad0:	200007dc 	.word	0x200007dc

0800dad4 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800dad4:	b480      	push	{r7}
 800dad6:	b087      	sub	sp, #28
 800dad8:	af00      	add	r7, sp, #0
 800dada:	60f8      	str	r0, [r7, #12]
 800dadc:	60b9      	str	r1, [r7, #8]
 800dade:	4613      	mov	r3, r2
 800dae0:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800dae2:	2300      	movs	r3, #0
 800dae4:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800dae6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800daea:	4618      	mov	r0, r3
 800daec:	371c      	adds	r7, #28
 800daee:	46bd      	mov	sp, r7
 800daf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800daf4:	4770      	bx	lr
	...

0800daf8 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800daf8:	b480      	push	{r7}
 800dafa:	b083      	sub	sp, #12
 800dafc:	af00      	add	r7, sp, #0
 800dafe:	4603      	mov	r3, r0
 800db00:	6039      	str	r1, [r7, #0]
 800db02:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 800db04:	683b      	ldr	r3, [r7, #0]
 800db06:	2212      	movs	r2, #18
 800db08:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 800db0a:	4b03      	ldr	r3, [pc, #12]	@ (800db18 <USBD_CDC_DeviceDescriptor+0x20>)
}
 800db0c:	4618      	mov	r0, r3
 800db0e:	370c      	adds	r7, #12
 800db10:	46bd      	mov	sp, r7
 800db12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db16:	4770      	bx	lr
 800db18:	20000168 	.word	0x20000168

0800db1c <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800db1c:	b480      	push	{r7}
 800db1e:	b083      	sub	sp, #12
 800db20:	af00      	add	r7, sp, #0
 800db22:	4603      	mov	r3, r0
 800db24:	6039      	str	r1, [r7, #0]
 800db26:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800db28:	683b      	ldr	r3, [r7, #0]
 800db2a:	2204      	movs	r2, #4
 800db2c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800db2e:	4b03      	ldr	r3, [pc, #12]	@ (800db3c <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 800db30:	4618      	mov	r0, r3
 800db32:	370c      	adds	r7, #12
 800db34:	46bd      	mov	sp, r7
 800db36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db3a:	4770      	bx	lr
 800db3c:	2000017c 	.word	0x2000017c

0800db40 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800db40:	b580      	push	{r7, lr}
 800db42:	b082      	sub	sp, #8
 800db44:	af00      	add	r7, sp, #0
 800db46:	4603      	mov	r3, r0
 800db48:	6039      	str	r1, [r7, #0]
 800db4a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800db4c:	79fb      	ldrb	r3, [r7, #7]
 800db4e:	2b00      	cmp	r3, #0
 800db50:	d105      	bne.n	800db5e <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800db52:	683a      	ldr	r2, [r7, #0]
 800db54:	4907      	ldr	r1, [pc, #28]	@ (800db74 <USBD_CDC_ProductStrDescriptor+0x34>)
 800db56:	4808      	ldr	r0, [pc, #32]	@ (800db78 <USBD_CDC_ProductStrDescriptor+0x38>)
 800db58:	f7fd fc41 	bl	800b3de <USBD_GetString>
 800db5c:	e004      	b.n	800db68 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800db5e:	683a      	ldr	r2, [r7, #0]
 800db60:	4904      	ldr	r1, [pc, #16]	@ (800db74 <USBD_CDC_ProductStrDescriptor+0x34>)
 800db62:	4805      	ldr	r0, [pc, #20]	@ (800db78 <USBD_CDC_ProductStrDescriptor+0x38>)
 800db64:	f7fd fc3b 	bl	800b3de <USBD_GetString>
  }
  return USBD_StrDesc;
 800db68:	4b02      	ldr	r3, [pc, #8]	@ (800db74 <USBD_CDC_ProductStrDescriptor+0x34>)
}
 800db6a:	4618      	mov	r0, r3
 800db6c:	3708      	adds	r7, #8
 800db6e:	46bd      	mov	sp, r7
 800db70:	bd80      	pop	{r7, pc}
 800db72:	bf00      	nop
 800db74:	20001aac 	.word	0x20001aac
 800db78:	0800edb4 	.word	0x0800edb4

0800db7c <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800db7c:	b580      	push	{r7, lr}
 800db7e:	b082      	sub	sp, #8
 800db80:	af00      	add	r7, sp, #0
 800db82:	4603      	mov	r3, r0
 800db84:	6039      	str	r1, [r7, #0]
 800db86:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800db88:	683a      	ldr	r2, [r7, #0]
 800db8a:	4904      	ldr	r1, [pc, #16]	@ (800db9c <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 800db8c:	4804      	ldr	r0, [pc, #16]	@ (800dba0 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 800db8e:	f7fd fc26 	bl	800b3de <USBD_GetString>
  return USBD_StrDesc;
 800db92:	4b02      	ldr	r3, [pc, #8]	@ (800db9c <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 800db94:	4618      	mov	r0, r3
 800db96:	3708      	adds	r7, #8
 800db98:	46bd      	mov	sp, r7
 800db9a:	bd80      	pop	{r7, pc}
 800db9c:	20001aac 	.word	0x20001aac
 800dba0:	0800edcc 	.word	0x0800edcc

0800dba4 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dba4:	b580      	push	{r7, lr}
 800dba6:	b082      	sub	sp, #8
 800dba8:	af00      	add	r7, sp, #0
 800dbaa:	4603      	mov	r3, r0
 800dbac:	6039      	str	r1, [r7, #0]
 800dbae:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800dbb0:	683b      	ldr	r3, [r7, #0]
 800dbb2:	221a      	movs	r2, #26
 800dbb4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800dbb6:	f000 f843 	bl	800dc40 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 800dbba:	4b02      	ldr	r3, [pc, #8]	@ (800dbc4 <USBD_CDC_SerialStrDescriptor+0x20>)
}
 800dbbc:	4618      	mov	r0, r3
 800dbbe:	3708      	adds	r7, #8
 800dbc0:	46bd      	mov	sp, r7
 800dbc2:	bd80      	pop	{r7, pc}
 800dbc4:	20000180 	.word	0x20000180

0800dbc8 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dbc8:	b580      	push	{r7, lr}
 800dbca:	b082      	sub	sp, #8
 800dbcc:	af00      	add	r7, sp, #0
 800dbce:	4603      	mov	r3, r0
 800dbd0:	6039      	str	r1, [r7, #0]
 800dbd2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800dbd4:	79fb      	ldrb	r3, [r7, #7]
 800dbd6:	2b00      	cmp	r3, #0
 800dbd8:	d105      	bne.n	800dbe6 <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800dbda:	683a      	ldr	r2, [r7, #0]
 800dbdc:	4907      	ldr	r1, [pc, #28]	@ (800dbfc <USBD_CDC_ConfigStrDescriptor+0x34>)
 800dbde:	4808      	ldr	r0, [pc, #32]	@ (800dc00 <USBD_CDC_ConfigStrDescriptor+0x38>)
 800dbe0:	f7fd fbfd 	bl	800b3de <USBD_GetString>
 800dbe4:	e004      	b.n	800dbf0 <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800dbe6:	683a      	ldr	r2, [r7, #0]
 800dbe8:	4904      	ldr	r1, [pc, #16]	@ (800dbfc <USBD_CDC_ConfigStrDescriptor+0x34>)
 800dbea:	4805      	ldr	r0, [pc, #20]	@ (800dc00 <USBD_CDC_ConfigStrDescriptor+0x38>)
 800dbec:	f7fd fbf7 	bl	800b3de <USBD_GetString>
  }
  return USBD_StrDesc;
 800dbf0:	4b02      	ldr	r3, [pc, #8]	@ (800dbfc <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 800dbf2:	4618      	mov	r0, r3
 800dbf4:	3708      	adds	r7, #8
 800dbf6:	46bd      	mov	sp, r7
 800dbf8:	bd80      	pop	{r7, pc}
 800dbfa:	bf00      	nop
 800dbfc:	20001aac 	.word	0x20001aac
 800dc00:	0800ede0 	.word	0x0800ede0

0800dc04 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dc04:	b580      	push	{r7, lr}
 800dc06:	b082      	sub	sp, #8
 800dc08:	af00      	add	r7, sp, #0
 800dc0a:	4603      	mov	r3, r0
 800dc0c:	6039      	str	r1, [r7, #0]
 800dc0e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800dc10:	79fb      	ldrb	r3, [r7, #7]
 800dc12:	2b00      	cmp	r3, #0
 800dc14:	d105      	bne.n	800dc22 <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800dc16:	683a      	ldr	r2, [r7, #0]
 800dc18:	4907      	ldr	r1, [pc, #28]	@ (800dc38 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800dc1a:	4808      	ldr	r0, [pc, #32]	@ (800dc3c <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800dc1c:	f7fd fbdf 	bl	800b3de <USBD_GetString>
 800dc20:	e004      	b.n	800dc2c <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800dc22:	683a      	ldr	r2, [r7, #0]
 800dc24:	4904      	ldr	r1, [pc, #16]	@ (800dc38 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800dc26:	4805      	ldr	r0, [pc, #20]	@ (800dc3c <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800dc28:	f7fd fbd9 	bl	800b3de <USBD_GetString>
  }
  return USBD_StrDesc;
 800dc2c:	4b02      	ldr	r3, [pc, #8]	@ (800dc38 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 800dc2e:	4618      	mov	r0, r3
 800dc30:	3708      	adds	r7, #8
 800dc32:	46bd      	mov	sp, r7
 800dc34:	bd80      	pop	{r7, pc}
 800dc36:	bf00      	nop
 800dc38:	20001aac 	.word	0x20001aac
 800dc3c:	0800edec 	.word	0x0800edec

0800dc40 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800dc40:	b580      	push	{r7, lr}
 800dc42:	b084      	sub	sp, #16
 800dc44:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800dc46:	4b0f      	ldr	r3, [pc, #60]	@ (800dc84 <Get_SerialNum+0x44>)
 800dc48:	681b      	ldr	r3, [r3, #0]
 800dc4a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800dc4c:	4b0e      	ldr	r3, [pc, #56]	@ (800dc88 <Get_SerialNum+0x48>)
 800dc4e:	681b      	ldr	r3, [r3, #0]
 800dc50:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800dc52:	4b0e      	ldr	r3, [pc, #56]	@ (800dc8c <Get_SerialNum+0x4c>)
 800dc54:	681b      	ldr	r3, [r3, #0]
 800dc56:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800dc58:	68fa      	ldr	r2, [r7, #12]
 800dc5a:	687b      	ldr	r3, [r7, #4]
 800dc5c:	4413      	add	r3, r2
 800dc5e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800dc60:	68fb      	ldr	r3, [r7, #12]
 800dc62:	2b00      	cmp	r3, #0
 800dc64:	d009      	beq.n	800dc7a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800dc66:	2208      	movs	r2, #8
 800dc68:	4909      	ldr	r1, [pc, #36]	@ (800dc90 <Get_SerialNum+0x50>)
 800dc6a:	68f8      	ldr	r0, [r7, #12]
 800dc6c:	f000 f814 	bl	800dc98 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800dc70:	2204      	movs	r2, #4
 800dc72:	4908      	ldr	r1, [pc, #32]	@ (800dc94 <Get_SerialNum+0x54>)
 800dc74:	68b8      	ldr	r0, [r7, #8]
 800dc76:	f000 f80f 	bl	800dc98 <IntToUnicode>
  }
}
 800dc7a:	bf00      	nop
 800dc7c:	3710      	adds	r7, #16
 800dc7e:	46bd      	mov	sp, r7
 800dc80:	bd80      	pop	{r7, pc}
 800dc82:	bf00      	nop
 800dc84:	1fff7590 	.word	0x1fff7590
 800dc88:	1fff7594 	.word	0x1fff7594
 800dc8c:	1fff7598 	.word	0x1fff7598
 800dc90:	20000182 	.word	0x20000182
 800dc94:	20000192 	.word	0x20000192

0800dc98 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800dc98:	b480      	push	{r7}
 800dc9a:	b087      	sub	sp, #28
 800dc9c:	af00      	add	r7, sp, #0
 800dc9e:	60f8      	str	r0, [r7, #12]
 800dca0:	60b9      	str	r1, [r7, #8]
 800dca2:	4613      	mov	r3, r2
 800dca4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800dca6:	2300      	movs	r3, #0
 800dca8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800dcaa:	2300      	movs	r3, #0
 800dcac:	75fb      	strb	r3, [r7, #23]
 800dcae:	e027      	b.n	800dd00 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800dcb0:	68fb      	ldr	r3, [r7, #12]
 800dcb2:	0f1b      	lsrs	r3, r3, #28
 800dcb4:	2b09      	cmp	r3, #9
 800dcb6:	d80b      	bhi.n	800dcd0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800dcb8:	68fb      	ldr	r3, [r7, #12]
 800dcba:	0f1b      	lsrs	r3, r3, #28
 800dcbc:	b2da      	uxtb	r2, r3
 800dcbe:	7dfb      	ldrb	r3, [r7, #23]
 800dcc0:	005b      	lsls	r3, r3, #1
 800dcc2:	4619      	mov	r1, r3
 800dcc4:	68bb      	ldr	r3, [r7, #8]
 800dcc6:	440b      	add	r3, r1
 800dcc8:	3230      	adds	r2, #48	@ 0x30
 800dcca:	b2d2      	uxtb	r2, r2
 800dccc:	701a      	strb	r2, [r3, #0]
 800dcce:	e00a      	b.n	800dce6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800dcd0:	68fb      	ldr	r3, [r7, #12]
 800dcd2:	0f1b      	lsrs	r3, r3, #28
 800dcd4:	b2da      	uxtb	r2, r3
 800dcd6:	7dfb      	ldrb	r3, [r7, #23]
 800dcd8:	005b      	lsls	r3, r3, #1
 800dcda:	4619      	mov	r1, r3
 800dcdc:	68bb      	ldr	r3, [r7, #8]
 800dcde:	440b      	add	r3, r1
 800dce0:	3237      	adds	r2, #55	@ 0x37
 800dce2:	b2d2      	uxtb	r2, r2
 800dce4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800dce6:	68fb      	ldr	r3, [r7, #12]
 800dce8:	011b      	lsls	r3, r3, #4
 800dcea:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800dcec:	7dfb      	ldrb	r3, [r7, #23]
 800dcee:	005b      	lsls	r3, r3, #1
 800dcf0:	3301      	adds	r3, #1
 800dcf2:	68ba      	ldr	r2, [r7, #8]
 800dcf4:	4413      	add	r3, r2
 800dcf6:	2200      	movs	r2, #0
 800dcf8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800dcfa:	7dfb      	ldrb	r3, [r7, #23]
 800dcfc:	3301      	adds	r3, #1
 800dcfe:	75fb      	strb	r3, [r7, #23]
 800dd00:	7dfa      	ldrb	r2, [r7, #23]
 800dd02:	79fb      	ldrb	r3, [r7, #7]
 800dd04:	429a      	cmp	r2, r3
 800dd06:	d3d3      	bcc.n	800dcb0 <IntToUnicode+0x18>
  }
}
 800dd08:	bf00      	nop
 800dd0a:	bf00      	nop
 800dd0c:	371c      	adds	r7, #28
 800dd0e:	46bd      	mov	sp, r7
 800dd10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd14:	4770      	bx	lr
	...

0800dd18 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dd18:	b580      	push	{r7, lr}
 800dd1a:	b098      	sub	sp, #96	@ 0x60
 800dd1c:	af00      	add	r7, sp, #0
 800dd1e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800dd20:	f107 030c 	add.w	r3, r7, #12
 800dd24:	2254      	movs	r2, #84	@ 0x54
 800dd26:	2100      	movs	r1, #0
 800dd28:	4618      	mov	r0, r3
 800dd2a:	f000 fb2f 	bl	800e38c <memset>
  if(pcdHandle->Instance==USB)
 800dd2e:	687b      	ldr	r3, [r7, #4]
 800dd30:	681b      	ldr	r3, [r3, #0]
 800dd32:	4a15      	ldr	r2, [pc, #84]	@ (800dd88 <HAL_PCD_MspInit+0x70>)
 800dd34:	4293      	cmp	r3, r2
 800dd36:	d123      	bne.n	800dd80 <HAL_PCD_MspInit+0x68>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800dd38:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800dd3c:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 800dd3e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800dd42:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800dd44:	f107 030c 	add.w	r3, r7, #12
 800dd48:	4618      	mov	r0, r3
 800dd4a:	f7f7 fa97 	bl	800527c <HAL_RCCEx_PeriphCLKConfig>
 800dd4e:	4603      	mov	r3, r0
 800dd50:	2b00      	cmp	r3, #0
 800dd52:	d001      	beq.n	800dd58 <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 800dd54:	f7f2 febe 	bl	8000ad4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800dd58:	4b0c      	ldr	r3, [pc, #48]	@ (800dd8c <HAL_PCD_MspInit+0x74>)
 800dd5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dd5c:	4a0b      	ldr	r2, [pc, #44]	@ (800dd8c <HAL_PCD_MspInit+0x74>)
 800dd5e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800dd62:	6593      	str	r3, [r2, #88]	@ 0x58
 800dd64:	4b09      	ldr	r3, [pc, #36]	@ (800dd8c <HAL_PCD_MspInit+0x74>)
 800dd66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dd68:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800dd6c:	60bb      	str	r3, [r7, #8]
 800dd6e:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 800dd70:	2200      	movs	r2, #0
 800dd72:	2100      	movs	r1, #0
 800dd74:	2014      	movs	r0, #20
 800dd76:	f7f4 fa90 	bl	800229a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 800dd7a:	2014      	movs	r0, #20
 800dd7c:	f7f4 faa7 	bl	80022ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800dd80:	bf00      	nop
 800dd82:	3760      	adds	r7, #96	@ 0x60
 800dd84:	46bd      	mov	sp, r7
 800dd86:	bd80      	pop	{r7, pc}
 800dd88:	40005c00 	.word	0x40005c00
 800dd8c:	40021000 	.word	0x40021000

0800dd90 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dd90:	b580      	push	{r7, lr}
 800dd92:	b082      	sub	sp, #8
 800dd94:	af00      	add	r7, sp, #0
 800dd96:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800dd98:	687b      	ldr	r3, [r7, #4]
 800dd9a:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 800dd9e:	687b      	ldr	r3, [r7, #4]
 800dda0:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800dda4:	4619      	mov	r1, r3
 800dda6:	4610      	mov	r0, r2
 800dda8:	f7fc fb7a 	bl	800a4a0 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 800ddac:	bf00      	nop
 800ddae:	3708      	adds	r7, #8
 800ddb0:	46bd      	mov	sp, r7
 800ddb2:	bd80      	pop	{r7, pc}

0800ddb4 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ddb4:	b580      	push	{r7, lr}
 800ddb6:	b082      	sub	sp, #8
 800ddb8:	af00      	add	r7, sp, #0
 800ddba:	6078      	str	r0, [r7, #4]
 800ddbc:	460b      	mov	r3, r1
 800ddbe:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800ddc0:	687b      	ldr	r3, [r7, #4]
 800ddc2:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800ddc6:	78fa      	ldrb	r2, [r7, #3]
 800ddc8:	6879      	ldr	r1, [r7, #4]
 800ddca:	4613      	mov	r3, r2
 800ddcc:	009b      	lsls	r3, r3, #2
 800ddce:	4413      	add	r3, r2
 800ddd0:	00db      	lsls	r3, r3, #3
 800ddd2:	440b      	add	r3, r1
 800ddd4:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800ddd8:	681a      	ldr	r2, [r3, #0]
 800ddda:	78fb      	ldrb	r3, [r7, #3]
 800dddc:	4619      	mov	r1, r3
 800ddde:	f7fc fbb4 	bl	800a54a <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 800dde2:	bf00      	nop
 800dde4:	3708      	adds	r7, #8
 800dde6:	46bd      	mov	sp, r7
 800dde8:	bd80      	pop	{r7, pc}

0800ddea <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ddea:	b580      	push	{r7, lr}
 800ddec:	b082      	sub	sp, #8
 800ddee:	af00      	add	r7, sp, #0
 800ddf0:	6078      	str	r0, [r7, #4]
 800ddf2:	460b      	mov	r3, r1
 800ddf4:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800ddf6:	687b      	ldr	r3, [r7, #4]
 800ddf8:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800ddfc:	78fa      	ldrb	r2, [r7, #3]
 800ddfe:	6879      	ldr	r1, [r7, #4]
 800de00:	4613      	mov	r3, r2
 800de02:	009b      	lsls	r3, r3, #2
 800de04:	4413      	add	r3, r2
 800de06:	00db      	lsls	r3, r3, #3
 800de08:	440b      	add	r3, r1
 800de0a:	3324      	adds	r3, #36	@ 0x24
 800de0c:	681a      	ldr	r2, [r3, #0]
 800de0e:	78fb      	ldrb	r3, [r7, #3]
 800de10:	4619      	mov	r1, r3
 800de12:	f7fc fbfd 	bl	800a610 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 800de16:	bf00      	nop
 800de18:	3708      	adds	r7, #8
 800de1a:	46bd      	mov	sp, r7
 800de1c:	bd80      	pop	{r7, pc}

0800de1e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800de1e:	b580      	push	{r7, lr}
 800de20:	b082      	sub	sp, #8
 800de22:	af00      	add	r7, sp, #0
 800de24:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800de26:	687b      	ldr	r3, [r7, #4]
 800de28:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800de2c:	4618      	mov	r0, r3
 800de2e:	f7fc fd11 	bl	800a854 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 800de32:	bf00      	nop
 800de34:	3708      	adds	r7, #8
 800de36:	46bd      	mov	sp, r7
 800de38:	bd80      	pop	{r7, pc}

0800de3a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800de3a:	b580      	push	{r7, lr}
 800de3c:	b084      	sub	sp, #16
 800de3e:	af00      	add	r7, sp, #0
 800de40:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800de42:	2301      	movs	r3, #1
 800de44:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800de46:	687b      	ldr	r3, [r7, #4]
 800de48:	795b      	ldrb	r3, [r3, #5]
 800de4a:	2b02      	cmp	r3, #2
 800de4c:	d001      	beq.n	800de52 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800de4e:	f7f2 fe41 	bl	8000ad4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800de52:	687b      	ldr	r3, [r7, #4]
 800de54:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800de58:	7bfa      	ldrb	r2, [r7, #15]
 800de5a:	4611      	mov	r1, r2
 800de5c:	4618      	mov	r0, r3
 800de5e:	f7fc fcbb 	bl	800a7d8 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800de62:	687b      	ldr	r3, [r7, #4]
 800de64:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800de68:	4618      	mov	r0, r3
 800de6a:	f7fc fc67 	bl	800a73c <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 800de6e:	bf00      	nop
 800de70:	3710      	adds	r7, #16
 800de72:	46bd      	mov	sp, r7
 800de74:	bd80      	pop	{r7, pc}
	...

0800de78 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800de78:	b580      	push	{r7, lr}
 800de7a:	b082      	sub	sp, #8
 800de7c:	af00      	add	r7, sp, #0
 800de7e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800de80:	687b      	ldr	r3, [r7, #4]
 800de82:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800de86:	4618      	mov	r0, r3
 800de88:	f7fc fcb6 	bl	800a7f8 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800de8c:	687b      	ldr	r3, [r7, #4]
 800de8e:	7a5b      	ldrb	r3, [r3, #9]
 800de90:	2b00      	cmp	r3, #0
 800de92:	d005      	beq.n	800dea0 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800de94:	4b04      	ldr	r3, [pc, #16]	@ (800dea8 <HAL_PCD_SuspendCallback+0x30>)
 800de96:	691b      	ldr	r3, [r3, #16]
 800de98:	4a03      	ldr	r2, [pc, #12]	@ (800dea8 <HAL_PCD_SuspendCallback+0x30>)
 800de9a:	f043 0306 	orr.w	r3, r3, #6
 800de9e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 800dea0:	bf00      	nop
 800dea2:	3708      	adds	r7, #8
 800dea4:	46bd      	mov	sp, r7
 800dea6:	bd80      	pop	{r7, pc}
 800dea8:	e000ed00 	.word	0xe000ed00

0800deac <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800deac:	b580      	push	{r7, lr}
 800deae:	b082      	sub	sp, #8
 800deb0:	af00      	add	r7, sp, #0
 800deb2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800deb4:	687b      	ldr	r3, [r7, #4]
 800deb6:	7a5b      	ldrb	r3, [r3, #9]
 800deb8:	2b00      	cmp	r3, #0
 800deba:	d007      	beq.n	800decc <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800debc:	4b08      	ldr	r3, [pc, #32]	@ (800dee0 <HAL_PCD_ResumeCallback+0x34>)
 800debe:	691b      	ldr	r3, [r3, #16]
 800dec0:	4a07      	ldr	r2, [pc, #28]	@ (800dee0 <HAL_PCD_ResumeCallback+0x34>)
 800dec2:	f023 0306 	bic.w	r3, r3, #6
 800dec6:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800dec8:	f000 f9f8 	bl	800e2bc <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800decc:	687b      	ldr	r3, [r7, #4]
 800dece:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800ded2:	4618      	mov	r0, r3
 800ded4:	f7fc fca6 	bl	800a824 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 800ded8:	bf00      	nop
 800deda:	3708      	adds	r7, #8
 800dedc:	46bd      	mov	sp, r7
 800dede:	bd80      	pop	{r7, pc}
 800dee0:	e000ed00 	.word	0xe000ed00

0800dee4 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800dee4:	b580      	push	{r7, lr}
 800dee6:	b082      	sub	sp, #8
 800dee8:	af00      	add	r7, sp, #0
 800deea:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 800deec:	4a2b      	ldr	r2, [pc, #172]	@ (800df9c <USBD_LL_Init+0xb8>)
 800deee:	687b      	ldr	r3, [r7, #4]
 800def0:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 800def4:	687b      	ldr	r3, [r7, #4]
 800def6:	4a29      	ldr	r2, [pc, #164]	@ (800df9c <USBD_LL_Init+0xb8>)
 800def8:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 800defc:	4b27      	ldr	r3, [pc, #156]	@ (800df9c <USBD_LL_Init+0xb8>)
 800defe:	4a28      	ldr	r2, [pc, #160]	@ (800dfa0 <USBD_LL_Init+0xbc>)
 800df00:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800df02:	4b26      	ldr	r3, [pc, #152]	@ (800df9c <USBD_LL_Init+0xb8>)
 800df04:	2208      	movs	r2, #8
 800df06:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800df08:	4b24      	ldr	r3, [pc, #144]	@ (800df9c <USBD_LL_Init+0xb8>)
 800df0a:	2202      	movs	r2, #2
 800df0c:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800df0e:	4b23      	ldr	r3, [pc, #140]	@ (800df9c <USBD_LL_Init+0xb8>)
 800df10:	2202      	movs	r2, #2
 800df12:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 800df14:	4b21      	ldr	r3, [pc, #132]	@ (800df9c <USBD_LL_Init+0xb8>)
 800df16:	2200      	movs	r2, #0
 800df18:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800df1a:	4b20      	ldr	r3, [pc, #128]	@ (800df9c <USBD_LL_Init+0xb8>)
 800df1c:	2200      	movs	r2, #0
 800df1e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800df20:	4b1e      	ldr	r3, [pc, #120]	@ (800df9c <USBD_LL_Init+0xb8>)
 800df22:	2200      	movs	r2, #0
 800df24:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800df26:	4b1d      	ldr	r3, [pc, #116]	@ (800df9c <USBD_LL_Init+0xb8>)
 800df28:	2200      	movs	r2, #0
 800df2a:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800df2c:	481b      	ldr	r0, [pc, #108]	@ (800df9c <USBD_LL_Init+0xb8>)
 800df2e:	f7f4 fec1 	bl	8002cb4 <HAL_PCD_Init>
 800df32:	4603      	mov	r3, r0
 800df34:	2b00      	cmp	r3, #0
 800df36:	d001      	beq.n	800df3c <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 800df38:	f7f2 fdcc 	bl	8000ad4 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800df3c:	687b      	ldr	r3, [r7, #4]
 800df3e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800df42:	2318      	movs	r3, #24
 800df44:	2200      	movs	r2, #0
 800df46:	2100      	movs	r1, #0
 800df48:	f7f6 fb48 	bl	80045dc <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800df4c:	687b      	ldr	r3, [r7, #4]
 800df4e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800df52:	2358      	movs	r3, #88	@ 0x58
 800df54:	2200      	movs	r2, #0
 800df56:	2180      	movs	r1, #128	@ 0x80
 800df58:	f7f6 fb40 	bl	80045dc <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800df5c:	687b      	ldr	r3, [r7, #4]
 800df5e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800df62:	23c0      	movs	r3, #192	@ 0xc0
 800df64:	2200      	movs	r2, #0
 800df66:	2181      	movs	r1, #129	@ 0x81
 800df68:	f7f6 fb38 	bl	80045dc <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800df6c:	687b      	ldr	r3, [r7, #4]
 800df6e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800df72:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800df76:	2200      	movs	r2, #0
 800df78:	2101      	movs	r1, #1
 800df7a:	f7f6 fb2f 	bl	80045dc <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800df7e:	687b      	ldr	r3, [r7, #4]
 800df80:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800df84:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800df88:	2200      	movs	r2, #0
 800df8a:	2182      	movs	r1, #130	@ 0x82
 800df8c:	f7f6 fb26 	bl	80045dc <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800df90:	2300      	movs	r3, #0
}
 800df92:	4618      	mov	r0, r3
 800df94:	3708      	adds	r7, #8
 800df96:	46bd      	mov	sp, r7
 800df98:	bd80      	pop	{r7, pc}
 800df9a:	bf00      	nop
 800df9c:	20001cac 	.word	0x20001cac
 800dfa0:	40005c00 	.word	0x40005c00

0800dfa4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800dfa4:	b580      	push	{r7, lr}
 800dfa6:	b084      	sub	sp, #16
 800dfa8:	af00      	add	r7, sp, #0
 800dfaa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dfac:	2300      	movs	r3, #0
 800dfae:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dfb0:	2300      	movs	r3, #0
 800dfb2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800dfb4:	687b      	ldr	r3, [r7, #4]
 800dfb6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800dfba:	4618      	mov	r0, r3
 800dfbc:	f7f4 ff48 	bl	8002e50 <HAL_PCD_Start>
 800dfc0:	4603      	mov	r3, r0
 800dfc2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dfc4:	7bfb      	ldrb	r3, [r7, #15]
 800dfc6:	4618      	mov	r0, r3
 800dfc8:	f000 f97e 	bl	800e2c8 <USBD_Get_USB_Status>
 800dfcc:	4603      	mov	r3, r0
 800dfce:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dfd0:	7bbb      	ldrb	r3, [r7, #14]
}
 800dfd2:	4618      	mov	r0, r3
 800dfd4:	3710      	adds	r7, #16
 800dfd6:	46bd      	mov	sp, r7
 800dfd8:	bd80      	pop	{r7, pc}

0800dfda <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800dfda:	b580      	push	{r7, lr}
 800dfdc:	b084      	sub	sp, #16
 800dfde:	af00      	add	r7, sp, #0
 800dfe0:	6078      	str	r0, [r7, #4]
 800dfe2:	4608      	mov	r0, r1
 800dfe4:	4611      	mov	r1, r2
 800dfe6:	461a      	mov	r2, r3
 800dfe8:	4603      	mov	r3, r0
 800dfea:	70fb      	strb	r3, [r7, #3]
 800dfec:	460b      	mov	r3, r1
 800dfee:	70bb      	strb	r3, [r7, #2]
 800dff0:	4613      	mov	r3, r2
 800dff2:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dff4:	2300      	movs	r3, #0
 800dff6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dff8:	2300      	movs	r3, #0
 800dffa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800dffc:	687b      	ldr	r3, [r7, #4]
 800dffe:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800e002:	78bb      	ldrb	r3, [r7, #2]
 800e004:	883a      	ldrh	r2, [r7, #0]
 800e006:	78f9      	ldrb	r1, [r7, #3]
 800e008:	f7f5 f88f 	bl	800312a <HAL_PCD_EP_Open>
 800e00c:	4603      	mov	r3, r0
 800e00e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e010:	7bfb      	ldrb	r3, [r7, #15]
 800e012:	4618      	mov	r0, r3
 800e014:	f000 f958 	bl	800e2c8 <USBD_Get_USB_Status>
 800e018:	4603      	mov	r3, r0
 800e01a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e01c:	7bbb      	ldrb	r3, [r7, #14]
}
 800e01e:	4618      	mov	r0, r3
 800e020:	3710      	adds	r7, #16
 800e022:	46bd      	mov	sp, r7
 800e024:	bd80      	pop	{r7, pc}

0800e026 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e026:	b580      	push	{r7, lr}
 800e028:	b084      	sub	sp, #16
 800e02a:	af00      	add	r7, sp, #0
 800e02c:	6078      	str	r0, [r7, #4]
 800e02e:	460b      	mov	r3, r1
 800e030:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e032:	2300      	movs	r3, #0
 800e034:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e036:	2300      	movs	r3, #0
 800e038:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800e03a:	687b      	ldr	r3, [r7, #4]
 800e03c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800e040:	78fa      	ldrb	r2, [r7, #3]
 800e042:	4611      	mov	r1, r2
 800e044:	4618      	mov	r0, r3
 800e046:	f7f5 f8cf 	bl	80031e8 <HAL_PCD_EP_Close>
 800e04a:	4603      	mov	r3, r0
 800e04c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e04e:	7bfb      	ldrb	r3, [r7, #15]
 800e050:	4618      	mov	r0, r3
 800e052:	f000 f939 	bl	800e2c8 <USBD_Get_USB_Status>
 800e056:	4603      	mov	r3, r0
 800e058:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e05a:	7bbb      	ldrb	r3, [r7, #14]
}
 800e05c:	4618      	mov	r0, r3
 800e05e:	3710      	adds	r7, #16
 800e060:	46bd      	mov	sp, r7
 800e062:	bd80      	pop	{r7, pc}

0800e064 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e064:	b580      	push	{r7, lr}
 800e066:	b084      	sub	sp, #16
 800e068:	af00      	add	r7, sp, #0
 800e06a:	6078      	str	r0, [r7, #4]
 800e06c:	460b      	mov	r3, r1
 800e06e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e070:	2300      	movs	r3, #0
 800e072:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e074:	2300      	movs	r3, #0
 800e076:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800e078:	687b      	ldr	r3, [r7, #4]
 800e07a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800e07e:	78fa      	ldrb	r2, [r7, #3]
 800e080:	4611      	mov	r1, r2
 800e082:	4618      	mov	r0, r3
 800e084:	f7f5 f978 	bl	8003378 <HAL_PCD_EP_SetStall>
 800e088:	4603      	mov	r3, r0
 800e08a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e08c:	7bfb      	ldrb	r3, [r7, #15]
 800e08e:	4618      	mov	r0, r3
 800e090:	f000 f91a 	bl	800e2c8 <USBD_Get_USB_Status>
 800e094:	4603      	mov	r3, r0
 800e096:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e098:	7bbb      	ldrb	r3, [r7, #14]
}
 800e09a:	4618      	mov	r0, r3
 800e09c:	3710      	adds	r7, #16
 800e09e:	46bd      	mov	sp, r7
 800e0a0:	bd80      	pop	{r7, pc}

0800e0a2 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e0a2:	b580      	push	{r7, lr}
 800e0a4:	b084      	sub	sp, #16
 800e0a6:	af00      	add	r7, sp, #0
 800e0a8:	6078      	str	r0, [r7, #4]
 800e0aa:	460b      	mov	r3, r1
 800e0ac:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e0ae:	2300      	movs	r3, #0
 800e0b0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e0b2:	2300      	movs	r3, #0
 800e0b4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800e0b6:	687b      	ldr	r3, [r7, #4]
 800e0b8:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800e0bc:	78fa      	ldrb	r2, [r7, #3]
 800e0be:	4611      	mov	r1, r2
 800e0c0:	4618      	mov	r0, r3
 800e0c2:	f7f5 f9ab 	bl	800341c <HAL_PCD_EP_ClrStall>
 800e0c6:	4603      	mov	r3, r0
 800e0c8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e0ca:	7bfb      	ldrb	r3, [r7, #15]
 800e0cc:	4618      	mov	r0, r3
 800e0ce:	f000 f8fb 	bl	800e2c8 <USBD_Get_USB_Status>
 800e0d2:	4603      	mov	r3, r0
 800e0d4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e0d6:	7bbb      	ldrb	r3, [r7, #14]
}
 800e0d8:	4618      	mov	r0, r3
 800e0da:	3710      	adds	r7, #16
 800e0dc:	46bd      	mov	sp, r7
 800e0de:	bd80      	pop	{r7, pc}

0800e0e0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e0e0:	b480      	push	{r7}
 800e0e2:	b085      	sub	sp, #20
 800e0e4:	af00      	add	r7, sp, #0
 800e0e6:	6078      	str	r0, [r7, #4]
 800e0e8:	460b      	mov	r3, r1
 800e0ea:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800e0ec:	687b      	ldr	r3, [r7, #4]
 800e0ee:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800e0f2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800e0f4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e0f8:	2b00      	cmp	r3, #0
 800e0fa:	da0b      	bge.n	800e114 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800e0fc:	78fb      	ldrb	r3, [r7, #3]
 800e0fe:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e102:	68f9      	ldr	r1, [r7, #12]
 800e104:	4613      	mov	r3, r2
 800e106:	009b      	lsls	r3, r3, #2
 800e108:	4413      	add	r3, r2
 800e10a:	00db      	lsls	r3, r3, #3
 800e10c:	440b      	add	r3, r1
 800e10e:	3312      	adds	r3, #18
 800e110:	781b      	ldrb	r3, [r3, #0]
 800e112:	e00b      	b.n	800e12c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800e114:	78fb      	ldrb	r3, [r7, #3]
 800e116:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e11a:	68f9      	ldr	r1, [r7, #12]
 800e11c:	4613      	mov	r3, r2
 800e11e:	009b      	lsls	r3, r3, #2
 800e120:	4413      	add	r3, r2
 800e122:	00db      	lsls	r3, r3, #3
 800e124:	440b      	add	r3, r1
 800e126:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 800e12a:	781b      	ldrb	r3, [r3, #0]
  }
}
 800e12c:	4618      	mov	r0, r3
 800e12e:	3714      	adds	r7, #20
 800e130:	46bd      	mov	sp, r7
 800e132:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e136:	4770      	bx	lr

0800e138 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800e138:	b580      	push	{r7, lr}
 800e13a:	b084      	sub	sp, #16
 800e13c:	af00      	add	r7, sp, #0
 800e13e:	6078      	str	r0, [r7, #4]
 800e140:	460b      	mov	r3, r1
 800e142:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e144:	2300      	movs	r3, #0
 800e146:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e148:	2300      	movs	r3, #0
 800e14a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800e14c:	687b      	ldr	r3, [r7, #4]
 800e14e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800e152:	78fa      	ldrb	r2, [r7, #3]
 800e154:	4611      	mov	r1, r2
 800e156:	4618      	mov	r0, r3
 800e158:	f7f4 ffc3 	bl	80030e2 <HAL_PCD_SetAddress>
 800e15c:	4603      	mov	r3, r0
 800e15e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e160:	7bfb      	ldrb	r3, [r7, #15]
 800e162:	4618      	mov	r0, r3
 800e164:	f000 f8b0 	bl	800e2c8 <USBD_Get_USB_Status>
 800e168:	4603      	mov	r3, r0
 800e16a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e16c:	7bbb      	ldrb	r3, [r7, #14]
}
 800e16e:	4618      	mov	r0, r3
 800e170:	3710      	adds	r7, #16
 800e172:	46bd      	mov	sp, r7
 800e174:	bd80      	pop	{r7, pc}

0800e176 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e176:	b580      	push	{r7, lr}
 800e178:	b086      	sub	sp, #24
 800e17a:	af00      	add	r7, sp, #0
 800e17c:	60f8      	str	r0, [r7, #12]
 800e17e:	607a      	str	r2, [r7, #4]
 800e180:	603b      	str	r3, [r7, #0]
 800e182:	460b      	mov	r3, r1
 800e184:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e186:	2300      	movs	r3, #0
 800e188:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e18a:	2300      	movs	r3, #0
 800e18c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800e18e:	68fb      	ldr	r3, [r7, #12]
 800e190:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800e194:	7af9      	ldrb	r1, [r7, #11]
 800e196:	683b      	ldr	r3, [r7, #0]
 800e198:	687a      	ldr	r2, [r7, #4]
 800e19a:	f7f5 f8b6 	bl	800330a <HAL_PCD_EP_Transmit>
 800e19e:	4603      	mov	r3, r0
 800e1a0:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e1a2:	7dfb      	ldrb	r3, [r7, #23]
 800e1a4:	4618      	mov	r0, r3
 800e1a6:	f000 f88f 	bl	800e2c8 <USBD_Get_USB_Status>
 800e1aa:	4603      	mov	r3, r0
 800e1ac:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e1ae:	7dbb      	ldrb	r3, [r7, #22]
}
 800e1b0:	4618      	mov	r0, r3
 800e1b2:	3718      	adds	r7, #24
 800e1b4:	46bd      	mov	sp, r7
 800e1b6:	bd80      	pop	{r7, pc}

0800e1b8 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e1b8:	b580      	push	{r7, lr}
 800e1ba:	b086      	sub	sp, #24
 800e1bc:	af00      	add	r7, sp, #0
 800e1be:	60f8      	str	r0, [r7, #12]
 800e1c0:	607a      	str	r2, [r7, #4]
 800e1c2:	603b      	str	r3, [r7, #0]
 800e1c4:	460b      	mov	r3, r1
 800e1c6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e1c8:	2300      	movs	r3, #0
 800e1ca:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e1cc:	2300      	movs	r3, #0
 800e1ce:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800e1d0:	68fb      	ldr	r3, [r7, #12]
 800e1d2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800e1d6:	7af9      	ldrb	r1, [r7, #11]
 800e1d8:	683b      	ldr	r3, [r7, #0]
 800e1da:	687a      	ldr	r2, [r7, #4]
 800e1dc:	f7f5 f84c 	bl	8003278 <HAL_PCD_EP_Receive>
 800e1e0:	4603      	mov	r3, r0
 800e1e2:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e1e4:	7dfb      	ldrb	r3, [r7, #23]
 800e1e6:	4618      	mov	r0, r3
 800e1e8:	f000 f86e 	bl	800e2c8 <USBD_Get_USB_Status>
 800e1ec:	4603      	mov	r3, r0
 800e1ee:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e1f0:	7dbb      	ldrb	r3, [r7, #22]
}
 800e1f2:	4618      	mov	r0, r3
 800e1f4:	3718      	adds	r7, #24
 800e1f6:	46bd      	mov	sp, r7
 800e1f8:	bd80      	pop	{r7, pc}

0800e1fa <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e1fa:	b580      	push	{r7, lr}
 800e1fc:	b082      	sub	sp, #8
 800e1fe:	af00      	add	r7, sp, #0
 800e200:	6078      	str	r0, [r7, #4]
 800e202:	460b      	mov	r3, r1
 800e204:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800e206:	687b      	ldr	r3, [r7, #4]
 800e208:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800e20c:	78fa      	ldrb	r2, [r7, #3]
 800e20e:	4611      	mov	r1, r2
 800e210:	4618      	mov	r0, r3
 800e212:	f7f5 f862 	bl	80032da <HAL_PCD_EP_GetRxCount>
 800e216:	4603      	mov	r3, r0
}
 800e218:	4618      	mov	r0, r3
 800e21a:	3708      	adds	r7, #8
 800e21c:	46bd      	mov	sp, r7
 800e21e:	bd80      	pop	{r7, pc}

0800e220 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e220:	b580      	push	{r7, lr}
 800e222:	b082      	sub	sp, #8
 800e224:	af00      	add	r7, sp, #0
 800e226:	6078      	str	r0, [r7, #4]
 800e228:	460b      	mov	r3, r1
 800e22a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 800e22c:	78fb      	ldrb	r3, [r7, #3]
 800e22e:	2b00      	cmp	r3, #0
 800e230:	d002      	beq.n	800e238 <HAL_PCDEx_LPM_Callback+0x18>
 800e232:	2b01      	cmp	r3, #1
 800e234:	d013      	beq.n	800e25e <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 800e236:	e023      	b.n	800e280 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 800e238:	687b      	ldr	r3, [r7, #4]
 800e23a:	7a5b      	ldrb	r3, [r3, #9]
 800e23c:	2b00      	cmp	r3, #0
 800e23e:	d007      	beq.n	800e250 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800e240:	f000 f83c 	bl	800e2bc <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e244:	4b10      	ldr	r3, [pc, #64]	@ (800e288 <HAL_PCDEx_LPM_Callback+0x68>)
 800e246:	691b      	ldr	r3, [r3, #16]
 800e248:	4a0f      	ldr	r2, [pc, #60]	@ (800e288 <HAL_PCDEx_LPM_Callback+0x68>)
 800e24a:	f023 0306 	bic.w	r3, r3, #6
 800e24e:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 800e250:	687b      	ldr	r3, [r7, #4]
 800e252:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800e256:	4618      	mov	r0, r3
 800e258:	f7fc fae4 	bl	800a824 <USBD_LL_Resume>
    break;
 800e25c:	e010      	b.n	800e280 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 800e25e:	687b      	ldr	r3, [r7, #4]
 800e260:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800e264:	4618      	mov	r0, r3
 800e266:	f7fc fac7 	bl	800a7f8 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800e26a:	687b      	ldr	r3, [r7, #4]
 800e26c:	7a5b      	ldrb	r3, [r3, #9]
 800e26e:	2b00      	cmp	r3, #0
 800e270:	d005      	beq.n	800e27e <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e272:	4b05      	ldr	r3, [pc, #20]	@ (800e288 <HAL_PCDEx_LPM_Callback+0x68>)
 800e274:	691b      	ldr	r3, [r3, #16]
 800e276:	4a04      	ldr	r2, [pc, #16]	@ (800e288 <HAL_PCDEx_LPM_Callback+0x68>)
 800e278:	f043 0306 	orr.w	r3, r3, #6
 800e27c:	6113      	str	r3, [r2, #16]
    break;
 800e27e:	bf00      	nop
}
 800e280:	bf00      	nop
 800e282:	3708      	adds	r7, #8
 800e284:	46bd      	mov	sp, r7
 800e286:	bd80      	pop	{r7, pc}
 800e288:	e000ed00 	.word	0xe000ed00

0800e28c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800e28c:	b480      	push	{r7}
 800e28e:	b083      	sub	sp, #12
 800e290:	af00      	add	r7, sp, #0
 800e292:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800e294:	4b03      	ldr	r3, [pc, #12]	@ (800e2a4 <USBD_static_malloc+0x18>)
}
 800e296:	4618      	mov	r0, r3
 800e298:	370c      	adds	r7, #12
 800e29a:	46bd      	mov	sp, r7
 800e29c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2a0:	4770      	bx	lr
 800e2a2:	bf00      	nop
 800e2a4:	20001f88 	.word	0x20001f88

0800e2a8 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800e2a8:	b480      	push	{r7}
 800e2aa:	b083      	sub	sp, #12
 800e2ac:	af00      	add	r7, sp, #0
 800e2ae:	6078      	str	r0, [r7, #4]

}
 800e2b0:	bf00      	nop
 800e2b2:	370c      	adds	r7, #12
 800e2b4:	46bd      	mov	sp, r7
 800e2b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2ba:	4770      	bx	lr

0800e2bc <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800e2bc:	b580      	push	{r7, lr}
 800e2be:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800e2c0:	f7f2 fa92 	bl	80007e8 <SystemClock_Config>
}
 800e2c4:	bf00      	nop
 800e2c6:	bd80      	pop	{r7, pc}

0800e2c8 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800e2c8:	b480      	push	{r7}
 800e2ca:	b085      	sub	sp, #20
 800e2cc:	af00      	add	r7, sp, #0
 800e2ce:	4603      	mov	r3, r0
 800e2d0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e2d2:	2300      	movs	r3, #0
 800e2d4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800e2d6:	79fb      	ldrb	r3, [r7, #7]
 800e2d8:	2b03      	cmp	r3, #3
 800e2da:	d817      	bhi.n	800e30c <USBD_Get_USB_Status+0x44>
 800e2dc:	a201      	add	r2, pc, #4	@ (adr r2, 800e2e4 <USBD_Get_USB_Status+0x1c>)
 800e2de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e2e2:	bf00      	nop
 800e2e4:	0800e2f5 	.word	0x0800e2f5
 800e2e8:	0800e2fb 	.word	0x0800e2fb
 800e2ec:	0800e301 	.word	0x0800e301
 800e2f0:	0800e307 	.word	0x0800e307
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800e2f4:	2300      	movs	r3, #0
 800e2f6:	73fb      	strb	r3, [r7, #15]
    break;
 800e2f8:	e00b      	b.n	800e312 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800e2fa:	2303      	movs	r3, #3
 800e2fc:	73fb      	strb	r3, [r7, #15]
    break;
 800e2fe:	e008      	b.n	800e312 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800e300:	2301      	movs	r3, #1
 800e302:	73fb      	strb	r3, [r7, #15]
    break;
 800e304:	e005      	b.n	800e312 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800e306:	2303      	movs	r3, #3
 800e308:	73fb      	strb	r3, [r7, #15]
    break;
 800e30a:	e002      	b.n	800e312 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800e30c:	2303      	movs	r3, #3
 800e30e:	73fb      	strb	r3, [r7, #15]
    break;
 800e310:	bf00      	nop
  }
  return usb_status;
 800e312:	7bfb      	ldrb	r3, [r7, #15]
}
 800e314:	4618      	mov	r0, r3
 800e316:	3714      	adds	r7, #20
 800e318:	46bd      	mov	sp, r7
 800e31a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e31e:	4770      	bx	lr

0800e320 <sniprintf>:
 800e320:	b40c      	push	{r2, r3}
 800e322:	b530      	push	{r4, r5, lr}
 800e324:	4b18      	ldr	r3, [pc, #96]	@ (800e388 <sniprintf+0x68>)
 800e326:	1e0c      	subs	r4, r1, #0
 800e328:	681d      	ldr	r5, [r3, #0]
 800e32a:	b09d      	sub	sp, #116	@ 0x74
 800e32c:	da08      	bge.n	800e340 <sniprintf+0x20>
 800e32e:	238b      	movs	r3, #139	@ 0x8b
 800e330:	602b      	str	r3, [r5, #0]
 800e332:	f04f 30ff 	mov.w	r0, #4294967295
 800e336:	b01d      	add	sp, #116	@ 0x74
 800e338:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e33c:	b002      	add	sp, #8
 800e33e:	4770      	bx	lr
 800e340:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800e344:	f8ad 3014 	strh.w	r3, [sp, #20]
 800e348:	f04f 0300 	mov.w	r3, #0
 800e34c:	931b      	str	r3, [sp, #108]	@ 0x6c
 800e34e:	bf14      	ite	ne
 800e350:	f104 33ff 	addne.w	r3, r4, #4294967295
 800e354:	4623      	moveq	r3, r4
 800e356:	9304      	str	r3, [sp, #16]
 800e358:	9307      	str	r3, [sp, #28]
 800e35a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800e35e:	9002      	str	r0, [sp, #8]
 800e360:	9006      	str	r0, [sp, #24]
 800e362:	f8ad 3016 	strh.w	r3, [sp, #22]
 800e366:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800e368:	ab21      	add	r3, sp, #132	@ 0x84
 800e36a:	a902      	add	r1, sp, #8
 800e36c:	4628      	mov	r0, r5
 800e36e:	9301      	str	r3, [sp, #4]
 800e370:	f000 f9a2 	bl	800e6b8 <_svfiprintf_r>
 800e374:	1c43      	adds	r3, r0, #1
 800e376:	bfbc      	itt	lt
 800e378:	238b      	movlt	r3, #139	@ 0x8b
 800e37a:	602b      	strlt	r3, [r5, #0]
 800e37c:	2c00      	cmp	r4, #0
 800e37e:	d0da      	beq.n	800e336 <sniprintf+0x16>
 800e380:	9b02      	ldr	r3, [sp, #8]
 800e382:	2200      	movs	r2, #0
 800e384:	701a      	strb	r2, [r3, #0]
 800e386:	e7d6      	b.n	800e336 <sniprintf+0x16>
 800e388:	2000019c 	.word	0x2000019c

0800e38c <memset>:
 800e38c:	4402      	add	r2, r0
 800e38e:	4603      	mov	r3, r0
 800e390:	4293      	cmp	r3, r2
 800e392:	d100      	bne.n	800e396 <memset+0xa>
 800e394:	4770      	bx	lr
 800e396:	f803 1b01 	strb.w	r1, [r3], #1
 800e39a:	e7f9      	b.n	800e390 <memset+0x4>

0800e39c <__errno>:
 800e39c:	4b01      	ldr	r3, [pc, #4]	@ (800e3a4 <__errno+0x8>)
 800e39e:	6818      	ldr	r0, [r3, #0]
 800e3a0:	4770      	bx	lr
 800e3a2:	bf00      	nop
 800e3a4:	2000019c 	.word	0x2000019c

0800e3a8 <__libc_init_array>:
 800e3a8:	b570      	push	{r4, r5, r6, lr}
 800e3aa:	4d0d      	ldr	r5, [pc, #52]	@ (800e3e0 <__libc_init_array+0x38>)
 800e3ac:	4c0d      	ldr	r4, [pc, #52]	@ (800e3e4 <__libc_init_array+0x3c>)
 800e3ae:	1b64      	subs	r4, r4, r5
 800e3b0:	10a4      	asrs	r4, r4, #2
 800e3b2:	2600      	movs	r6, #0
 800e3b4:	42a6      	cmp	r6, r4
 800e3b6:	d109      	bne.n	800e3cc <__libc_init_array+0x24>
 800e3b8:	4d0b      	ldr	r5, [pc, #44]	@ (800e3e8 <__libc_init_array+0x40>)
 800e3ba:	4c0c      	ldr	r4, [pc, #48]	@ (800e3ec <__libc_init_array+0x44>)
 800e3bc:	f000 fc64 	bl	800ec88 <_init>
 800e3c0:	1b64      	subs	r4, r4, r5
 800e3c2:	10a4      	asrs	r4, r4, #2
 800e3c4:	2600      	movs	r6, #0
 800e3c6:	42a6      	cmp	r6, r4
 800e3c8:	d105      	bne.n	800e3d6 <__libc_init_array+0x2e>
 800e3ca:	bd70      	pop	{r4, r5, r6, pc}
 800e3cc:	f855 3b04 	ldr.w	r3, [r5], #4
 800e3d0:	4798      	blx	r3
 800e3d2:	3601      	adds	r6, #1
 800e3d4:	e7ee      	b.n	800e3b4 <__libc_init_array+0xc>
 800e3d6:	f855 3b04 	ldr.w	r3, [r5], #4
 800e3da:	4798      	blx	r3
 800e3dc:	3601      	adds	r6, #1
 800e3de:	e7f2      	b.n	800e3c6 <__libc_init_array+0x1e>
 800e3e0:	0800eef8 	.word	0x0800eef8
 800e3e4:	0800eef8 	.word	0x0800eef8
 800e3e8:	0800eef8 	.word	0x0800eef8
 800e3ec:	0800eefc 	.word	0x0800eefc

0800e3f0 <__retarget_lock_acquire_recursive>:
 800e3f0:	4770      	bx	lr

0800e3f2 <__retarget_lock_release_recursive>:
 800e3f2:	4770      	bx	lr

0800e3f4 <memcpy>:
 800e3f4:	440a      	add	r2, r1
 800e3f6:	4291      	cmp	r1, r2
 800e3f8:	f100 33ff 	add.w	r3, r0, #4294967295
 800e3fc:	d100      	bne.n	800e400 <memcpy+0xc>
 800e3fe:	4770      	bx	lr
 800e400:	b510      	push	{r4, lr}
 800e402:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e406:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e40a:	4291      	cmp	r1, r2
 800e40c:	d1f9      	bne.n	800e402 <memcpy+0xe>
 800e40e:	bd10      	pop	{r4, pc}

0800e410 <_free_r>:
 800e410:	b538      	push	{r3, r4, r5, lr}
 800e412:	4605      	mov	r5, r0
 800e414:	2900      	cmp	r1, #0
 800e416:	d041      	beq.n	800e49c <_free_r+0x8c>
 800e418:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e41c:	1f0c      	subs	r4, r1, #4
 800e41e:	2b00      	cmp	r3, #0
 800e420:	bfb8      	it	lt
 800e422:	18e4      	addlt	r4, r4, r3
 800e424:	f000 f8e0 	bl	800e5e8 <__malloc_lock>
 800e428:	4a1d      	ldr	r2, [pc, #116]	@ (800e4a0 <_free_r+0x90>)
 800e42a:	6813      	ldr	r3, [r2, #0]
 800e42c:	b933      	cbnz	r3, 800e43c <_free_r+0x2c>
 800e42e:	6063      	str	r3, [r4, #4]
 800e430:	6014      	str	r4, [r2, #0]
 800e432:	4628      	mov	r0, r5
 800e434:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e438:	f000 b8dc 	b.w	800e5f4 <__malloc_unlock>
 800e43c:	42a3      	cmp	r3, r4
 800e43e:	d908      	bls.n	800e452 <_free_r+0x42>
 800e440:	6820      	ldr	r0, [r4, #0]
 800e442:	1821      	adds	r1, r4, r0
 800e444:	428b      	cmp	r3, r1
 800e446:	bf01      	itttt	eq
 800e448:	6819      	ldreq	r1, [r3, #0]
 800e44a:	685b      	ldreq	r3, [r3, #4]
 800e44c:	1809      	addeq	r1, r1, r0
 800e44e:	6021      	streq	r1, [r4, #0]
 800e450:	e7ed      	b.n	800e42e <_free_r+0x1e>
 800e452:	461a      	mov	r2, r3
 800e454:	685b      	ldr	r3, [r3, #4]
 800e456:	b10b      	cbz	r3, 800e45c <_free_r+0x4c>
 800e458:	42a3      	cmp	r3, r4
 800e45a:	d9fa      	bls.n	800e452 <_free_r+0x42>
 800e45c:	6811      	ldr	r1, [r2, #0]
 800e45e:	1850      	adds	r0, r2, r1
 800e460:	42a0      	cmp	r0, r4
 800e462:	d10b      	bne.n	800e47c <_free_r+0x6c>
 800e464:	6820      	ldr	r0, [r4, #0]
 800e466:	4401      	add	r1, r0
 800e468:	1850      	adds	r0, r2, r1
 800e46a:	4283      	cmp	r3, r0
 800e46c:	6011      	str	r1, [r2, #0]
 800e46e:	d1e0      	bne.n	800e432 <_free_r+0x22>
 800e470:	6818      	ldr	r0, [r3, #0]
 800e472:	685b      	ldr	r3, [r3, #4]
 800e474:	6053      	str	r3, [r2, #4]
 800e476:	4408      	add	r0, r1
 800e478:	6010      	str	r0, [r2, #0]
 800e47a:	e7da      	b.n	800e432 <_free_r+0x22>
 800e47c:	d902      	bls.n	800e484 <_free_r+0x74>
 800e47e:	230c      	movs	r3, #12
 800e480:	602b      	str	r3, [r5, #0]
 800e482:	e7d6      	b.n	800e432 <_free_r+0x22>
 800e484:	6820      	ldr	r0, [r4, #0]
 800e486:	1821      	adds	r1, r4, r0
 800e488:	428b      	cmp	r3, r1
 800e48a:	bf04      	itt	eq
 800e48c:	6819      	ldreq	r1, [r3, #0]
 800e48e:	685b      	ldreq	r3, [r3, #4]
 800e490:	6063      	str	r3, [r4, #4]
 800e492:	bf04      	itt	eq
 800e494:	1809      	addeq	r1, r1, r0
 800e496:	6021      	streq	r1, [r4, #0]
 800e498:	6054      	str	r4, [r2, #4]
 800e49a:	e7ca      	b.n	800e432 <_free_r+0x22>
 800e49c:	bd38      	pop	{r3, r4, r5, pc}
 800e49e:	bf00      	nop
 800e4a0:	200022ec 	.word	0x200022ec

0800e4a4 <sbrk_aligned>:
 800e4a4:	b570      	push	{r4, r5, r6, lr}
 800e4a6:	4e0f      	ldr	r6, [pc, #60]	@ (800e4e4 <sbrk_aligned+0x40>)
 800e4a8:	460c      	mov	r4, r1
 800e4aa:	6831      	ldr	r1, [r6, #0]
 800e4ac:	4605      	mov	r5, r0
 800e4ae:	b911      	cbnz	r1, 800e4b6 <sbrk_aligned+0x12>
 800e4b0:	f000 fba4 	bl	800ebfc <_sbrk_r>
 800e4b4:	6030      	str	r0, [r6, #0]
 800e4b6:	4621      	mov	r1, r4
 800e4b8:	4628      	mov	r0, r5
 800e4ba:	f000 fb9f 	bl	800ebfc <_sbrk_r>
 800e4be:	1c43      	adds	r3, r0, #1
 800e4c0:	d103      	bne.n	800e4ca <sbrk_aligned+0x26>
 800e4c2:	f04f 34ff 	mov.w	r4, #4294967295
 800e4c6:	4620      	mov	r0, r4
 800e4c8:	bd70      	pop	{r4, r5, r6, pc}
 800e4ca:	1cc4      	adds	r4, r0, #3
 800e4cc:	f024 0403 	bic.w	r4, r4, #3
 800e4d0:	42a0      	cmp	r0, r4
 800e4d2:	d0f8      	beq.n	800e4c6 <sbrk_aligned+0x22>
 800e4d4:	1a21      	subs	r1, r4, r0
 800e4d6:	4628      	mov	r0, r5
 800e4d8:	f000 fb90 	bl	800ebfc <_sbrk_r>
 800e4dc:	3001      	adds	r0, #1
 800e4de:	d1f2      	bne.n	800e4c6 <sbrk_aligned+0x22>
 800e4e0:	e7ef      	b.n	800e4c2 <sbrk_aligned+0x1e>
 800e4e2:	bf00      	nop
 800e4e4:	200022e8 	.word	0x200022e8

0800e4e8 <_malloc_r>:
 800e4e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e4ec:	1ccd      	adds	r5, r1, #3
 800e4ee:	f025 0503 	bic.w	r5, r5, #3
 800e4f2:	3508      	adds	r5, #8
 800e4f4:	2d0c      	cmp	r5, #12
 800e4f6:	bf38      	it	cc
 800e4f8:	250c      	movcc	r5, #12
 800e4fa:	2d00      	cmp	r5, #0
 800e4fc:	4606      	mov	r6, r0
 800e4fe:	db01      	blt.n	800e504 <_malloc_r+0x1c>
 800e500:	42a9      	cmp	r1, r5
 800e502:	d904      	bls.n	800e50e <_malloc_r+0x26>
 800e504:	230c      	movs	r3, #12
 800e506:	6033      	str	r3, [r6, #0]
 800e508:	2000      	movs	r0, #0
 800e50a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e50e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e5e4 <_malloc_r+0xfc>
 800e512:	f000 f869 	bl	800e5e8 <__malloc_lock>
 800e516:	f8d8 3000 	ldr.w	r3, [r8]
 800e51a:	461c      	mov	r4, r3
 800e51c:	bb44      	cbnz	r4, 800e570 <_malloc_r+0x88>
 800e51e:	4629      	mov	r1, r5
 800e520:	4630      	mov	r0, r6
 800e522:	f7ff ffbf 	bl	800e4a4 <sbrk_aligned>
 800e526:	1c43      	adds	r3, r0, #1
 800e528:	4604      	mov	r4, r0
 800e52a:	d158      	bne.n	800e5de <_malloc_r+0xf6>
 800e52c:	f8d8 4000 	ldr.w	r4, [r8]
 800e530:	4627      	mov	r7, r4
 800e532:	2f00      	cmp	r7, #0
 800e534:	d143      	bne.n	800e5be <_malloc_r+0xd6>
 800e536:	2c00      	cmp	r4, #0
 800e538:	d04b      	beq.n	800e5d2 <_malloc_r+0xea>
 800e53a:	6823      	ldr	r3, [r4, #0]
 800e53c:	4639      	mov	r1, r7
 800e53e:	4630      	mov	r0, r6
 800e540:	eb04 0903 	add.w	r9, r4, r3
 800e544:	f000 fb5a 	bl	800ebfc <_sbrk_r>
 800e548:	4581      	cmp	r9, r0
 800e54a:	d142      	bne.n	800e5d2 <_malloc_r+0xea>
 800e54c:	6821      	ldr	r1, [r4, #0]
 800e54e:	1a6d      	subs	r5, r5, r1
 800e550:	4629      	mov	r1, r5
 800e552:	4630      	mov	r0, r6
 800e554:	f7ff ffa6 	bl	800e4a4 <sbrk_aligned>
 800e558:	3001      	adds	r0, #1
 800e55a:	d03a      	beq.n	800e5d2 <_malloc_r+0xea>
 800e55c:	6823      	ldr	r3, [r4, #0]
 800e55e:	442b      	add	r3, r5
 800e560:	6023      	str	r3, [r4, #0]
 800e562:	f8d8 3000 	ldr.w	r3, [r8]
 800e566:	685a      	ldr	r2, [r3, #4]
 800e568:	bb62      	cbnz	r2, 800e5c4 <_malloc_r+0xdc>
 800e56a:	f8c8 7000 	str.w	r7, [r8]
 800e56e:	e00f      	b.n	800e590 <_malloc_r+0xa8>
 800e570:	6822      	ldr	r2, [r4, #0]
 800e572:	1b52      	subs	r2, r2, r5
 800e574:	d420      	bmi.n	800e5b8 <_malloc_r+0xd0>
 800e576:	2a0b      	cmp	r2, #11
 800e578:	d917      	bls.n	800e5aa <_malloc_r+0xc2>
 800e57a:	1961      	adds	r1, r4, r5
 800e57c:	42a3      	cmp	r3, r4
 800e57e:	6025      	str	r5, [r4, #0]
 800e580:	bf18      	it	ne
 800e582:	6059      	strne	r1, [r3, #4]
 800e584:	6863      	ldr	r3, [r4, #4]
 800e586:	bf08      	it	eq
 800e588:	f8c8 1000 	streq.w	r1, [r8]
 800e58c:	5162      	str	r2, [r4, r5]
 800e58e:	604b      	str	r3, [r1, #4]
 800e590:	4630      	mov	r0, r6
 800e592:	f000 f82f 	bl	800e5f4 <__malloc_unlock>
 800e596:	f104 000b 	add.w	r0, r4, #11
 800e59a:	1d23      	adds	r3, r4, #4
 800e59c:	f020 0007 	bic.w	r0, r0, #7
 800e5a0:	1ac2      	subs	r2, r0, r3
 800e5a2:	bf1c      	itt	ne
 800e5a4:	1a1b      	subne	r3, r3, r0
 800e5a6:	50a3      	strne	r3, [r4, r2]
 800e5a8:	e7af      	b.n	800e50a <_malloc_r+0x22>
 800e5aa:	6862      	ldr	r2, [r4, #4]
 800e5ac:	42a3      	cmp	r3, r4
 800e5ae:	bf0c      	ite	eq
 800e5b0:	f8c8 2000 	streq.w	r2, [r8]
 800e5b4:	605a      	strne	r2, [r3, #4]
 800e5b6:	e7eb      	b.n	800e590 <_malloc_r+0xa8>
 800e5b8:	4623      	mov	r3, r4
 800e5ba:	6864      	ldr	r4, [r4, #4]
 800e5bc:	e7ae      	b.n	800e51c <_malloc_r+0x34>
 800e5be:	463c      	mov	r4, r7
 800e5c0:	687f      	ldr	r7, [r7, #4]
 800e5c2:	e7b6      	b.n	800e532 <_malloc_r+0x4a>
 800e5c4:	461a      	mov	r2, r3
 800e5c6:	685b      	ldr	r3, [r3, #4]
 800e5c8:	42a3      	cmp	r3, r4
 800e5ca:	d1fb      	bne.n	800e5c4 <_malloc_r+0xdc>
 800e5cc:	2300      	movs	r3, #0
 800e5ce:	6053      	str	r3, [r2, #4]
 800e5d0:	e7de      	b.n	800e590 <_malloc_r+0xa8>
 800e5d2:	230c      	movs	r3, #12
 800e5d4:	6033      	str	r3, [r6, #0]
 800e5d6:	4630      	mov	r0, r6
 800e5d8:	f000 f80c 	bl	800e5f4 <__malloc_unlock>
 800e5dc:	e794      	b.n	800e508 <_malloc_r+0x20>
 800e5de:	6005      	str	r5, [r0, #0]
 800e5e0:	e7d6      	b.n	800e590 <_malloc_r+0xa8>
 800e5e2:	bf00      	nop
 800e5e4:	200022ec 	.word	0x200022ec

0800e5e8 <__malloc_lock>:
 800e5e8:	4801      	ldr	r0, [pc, #4]	@ (800e5f0 <__malloc_lock+0x8>)
 800e5ea:	f7ff bf01 	b.w	800e3f0 <__retarget_lock_acquire_recursive>
 800e5ee:	bf00      	nop
 800e5f0:	200022e4 	.word	0x200022e4

0800e5f4 <__malloc_unlock>:
 800e5f4:	4801      	ldr	r0, [pc, #4]	@ (800e5fc <__malloc_unlock+0x8>)
 800e5f6:	f7ff befc 	b.w	800e3f2 <__retarget_lock_release_recursive>
 800e5fa:	bf00      	nop
 800e5fc:	200022e4 	.word	0x200022e4

0800e600 <__ssputs_r>:
 800e600:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e604:	688e      	ldr	r6, [r1, #8]
 800e606:	461f      	mov	r7, r3
 800e608:	42be      	cmp	r6, r7
 800e60a:	680b      	ldr	r3, [r1, #0]
 800e60c:	4682      	mov	sl, r0
 800e60e:	460c      	mov	r4, r1
 800e610:	4690      	mov	r8, r2
 800e612:	d82d      	bhi.n	800e670 <__ssputs_r+0x70>
 800e614:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e618:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800e61c:	d026      	beq.n	800e66c <__ssputs_r+0x6c>
 800e61e:	6965      	ldr	r5, [r4, #20]
 800e620:	6909      	ldr	r1, [r1, #16]
 800e622:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e626:	eba3 0901 	sub.w	r9, r3, r1
 800e62a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e62e:	1c7b      	adds	r3, r7, #1
 800e630:	444b      	add	r3, r9
 800e632:	106d      	asrs	r5, r5, #1
 800e634:	429d      	cmp	r5, r3
 800e636:	bf38      	it	cc
 800e638:	461d      	movcc	r5, r3
 800e63a:	0553      	lsls	r3, r2, #21
 800e63c:	d527      	bpl.n	800e68e <__ssputs_r+0x8e>
 800e63e:	4629      	mov	r1, r5
 800e640:	f7ff ff52 	bl	800e4e8 <_malloc_r>
 800e644:	4606      	mov	r6, r0
 800e646:	b360      	cbz	r0, 800e6a2 <__ssputs_r+0xa2>
 800e648:	6921      	ldr	r1, [r4, #16]
 800e64a:	464a      	mov	r2, r9
 800e64c:	f7ff fed2 	bl	800e3f4 <memcpy>
 800e650:	89a3      	ldrh	r3, [r4, #12]
 800e652:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800e656:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e65a:	81a3      	strh	r3, [r4, #12]
 800e65c:	6126      	str	r6, [r4, #16]
 800e65e:	6165      	str	r5, [r4, #20]
 800e660:	444e      	add	r6, r9
 800e662:	eba5 0509 	sub.w	r5, r5, r9
 800e666:	6026      	str	r6, [r4, #0]
 800e668:	60a5      	str	r5, [r4, #8]
 800e66a:	463e      	mov	r6, r7
 800e66c:	42be      	cmp	r6, r7
 800e66e:	d900      	bls.n	800e672 <__ssputs_r+0x72>
 800e670:	463e      	mov	r6, r7
 800e672:	6820      	ldr	r0, [r4, #0]
 800e674:	4632      	mov	r2, r6
 800e676:	4641      	mov	r1, r8
 800e678:	f000 faa6 	bl	800ebc8 <memmove>
 800e67c:	68a3      	ldr	r3, [r4, #8]
 800e67e:	1b9b      	subs	r3, r3, r6
 800e680:	60a3      	str	r3, [r4, #8]
 800e682:	6823      	ldr	r3, [r4, #0]
 800e684:	4433      	add	r3, r6
 800e686:	6023      	str	r3, [r4, #0]
 800e688:	2000      	movs	r0, #0
 800e68a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e68e:	462a      	mov	r2, r5
 800e690:	f000 fac4 	bl	800ec1c <_realloc_r>
 800e694:	4606      	mov	r6, r0
 800e696:	2800      	cmp	r0, #0
 800e698:	d1e0      	bne.n	800e65c <__ssputs_r+0x5c>
 800e69a:	6921      	ldr	r1, [r4, #16]
 800e69c:	4650      	mov	r0, sl
 800e69e:	f7ff feb7 	bl	800e410 <_free_r>
 800e6a2:	230c      	movs	r3, #12
 800e6a4:	f8ca 3000 	str.w	r3, [sl]
 800e6a8:	89a3      	ldrh	r3, [r4, #12]
 800e6aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e6ae:	81a3      	strh	r3, [r4, #12]
 800e6b0:	f04f 30ff 	mov.w	r0, #4294967295
 800e6b4:	e7e9      	b.n	800e68a <__ssputs_r+0x8a>
	...

0800e6b8 <_svfiprintf_r>:
 800e6b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e6bc:	4698      	mov	r8, r3
 800e6be:	898b      	ldrh	r3, [r1, #12]
 800e6c0:	061b      	lsls	r3, r3, #24
 800e6c2:	b09d      	sub	sp, #116	@ 0x74
 800e6c4:	4607      	mov	r7, r0
 800e6c6:	460d      	mov	r5, r1
 800e6c8:	4614      	mov	r4, r2
 800e6ca:	d510      	bpl.n	800e6ee <_svfiprintf_r+0x36>
 800e6cc:	690b      	ldr	r3, [r1, #16]
 800e6ce:	b973      	cbnz	r3, 800e6ee <_svfiprintf_r+0x36>
 800e6d0:	2140      	movs	r1, #64	@ 0x40
 800e6d2:	f7ff ff09 	bl	800e4e8 <_malloc_r>
 800e6d6:	6028      	str	r0, [r5, #0]
 800e6d8:	6128      	str	r0, [r5, #16]
 800e6da:	b930      	cbnz	r0, 800e6ea <_svfiprintf_r+0x32>
 800e6dc:	230c      	movs	r3, #12
 800e6de:	603b      	str	r3, [r7, #0]
 800e6e0:	f04f 30ff 	mov.w	r0, #4294967295
 800e6e4:	b01d      	add	sp, #116	@ 0x74
 800e6e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e6ea:	2340      	movs	r3, #64	@ 0x40
 800e6ec:	616b      	str	r3, [r5, #20]
 800e6ee:	2300      	movs	r3, #0
 800e6f0:	9309      	str	r3, [sp, #36]	@ 0x24
 800e6f2:	2320      	movs	r3, #32
 800e6f4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e6f8:	f8cd 800c 	str.w	r8, [sp, #12]
 800e6fc:	2330      	movs	r3, #48	@ 0x30
 800e6fe:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800e89c <_svfiprintf_r+0x1e4>
 800e702:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e706:	f04f 0901 	mov.w	r9, #1
 800e70a:	4623      	mov	r3, r4
 800e70c:	469a      	mov	sl, r3
 800e70e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e712:	b10a      	cbz	r2, 800e718 <_svfiprintf_r+0x60>
 800e714:	2a25      	cmp	r2, #37	@ 0x25
 800e716:	d1f9      	bne.n	800e70c <_svfiprintf_r+0x54>
 800e718:	ebba 0b04 	subs.w	fp, sl, r4
 800e71c:	d00b      	beq.n	800e736 <_svfiprintf_r+0x7e>
 800e71e:	465b      	mov	r3, fp
 800e720:	4622      	mov	r2, r4
 800e722:	4629      	mov	r1, r5
 800e724:	4638      	mov	r0, r7
 800e726:	f7ff ff6b 	bl	800e600 <__ssputs_r>
 800e72a:	3001      	adds	r0, #1
 800e72c:	f000 80a7 	beq.w	800e87e <_svfiprintf_r+0x1c6>
 800e730:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e732:	445a      	add	r2, fp
 800e734:	9209      	str	r2, [sp, #36]	@ 0x24
 800e736:	f89a 3000 	ldrb.w	r3, [sl]
 800e73a:	2b00      	cmp	r3, #0
 800e73c:	f000 809f 	beq.w	800e87e <_svfiprintf_r+0x1c6>
 800e740:	2300      	movs	r3, #0
 800e742:	f04f 32ff 	mov.w	r2, #4294967295
 800e746:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e74a:	f10a 0a01 	add.w	sl, sl, #1
 800e74e:	9304      	str	r3, [sp, #16]
 800e750:	9307      	str	r3, [sp, #28]
 800e752:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e756:	931a      	str	r3, [sp, #104]	@ 0x68
 800e758:	4654      	mov	r4, sl
 800e75a:	2205      	movs	r2, #5
 800e75c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e760:	484e      	ldr	r0, [pc, #312]	@ (800e89c <_svfiprintf_r+0x1e4>)
 800e762:	f7f1 fd65 	bl	8000230 <memchr>
 800e766:	9a04      	ldr	r2, [sp, #16]
 800e768:	b9d8      	cbnz	r0, 800e7a2 <_svfiprintf_r+0xea>
 800e76a:	06d0      	lsls	r0, r2, #27
 800e76c:	bf44      	itt	mi
 800e76e:	2320      	movmi	r3, #32
 800e770:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e774:	0711      	lsls	r1, r2, #28
 800e776:	bf44      	itt	mi
 800e778:	232b      	movmi	r3, #43	@ 0x2b
 800e77a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e77e:	f89a 3000 	ldrb.w	r3, [sl]
 800e782:	2b2a      	cmp	r3, #42	@ 0x2a
 800e784:	d015      	beq.n	800e7b2 <_svfiprintf_r+0xfa>
 800e786:	9a07      	ldr	r2, [sp, #28]
 800e788:	4654      	mov	r4, sl
 800e78a:	2000      	movs	r0, #0
 800e78c:	f04f 0c0a 	mov.w	ip, #10
 800e790:	4621      	mov	r1, r4
 800e792:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e796:	3b30      	subs	r3, #48	@ 0x30
 800e798:	2b09      	cmp	r3, #9
 800e79a:	d94b      	bls.n	800e834 <_svfiprintf_r+0x17c>
 800e79c:	b1b0      	cbz	r0, 800e7cc <_svfiprintf_r+0x114>
 800e79e:	9207      	str	r2, [sp, #28]
 800e7a0:	e014      	b.n	800e7cc <_svfiprintf_r+0x114>
 800e7a2:	eba0 0308 	sub.w	r3, r0, r8
 800e7a6:	fa09 f303 	lsl.w	r3, r9, r3
 800e7aa:	4313      	orrs	r3, r2
 800e7ac:	9304      	str	r3, [sp, #16]
 800e7ae:	46a2      	mov	sl, r4
 800e7b0:	e7d2      	b.n	800e758 <_svfiprintf_r+0xa0>
 800e7b2:	9b03      	ldr	r3, [sp, #12]
 800e7b4:	1d19      	adds	r1, r3, #4
 800e7b6:	681b      	ldr	r3, [r3, #0]
 800e7b8:	9103      	str	r1, [sp, #12]
 800e7ba:	2b00      	cmp	r3, #0
 800e7bc:	bfbb      	ittet	lt
 800e7be:	425b      	neglt	r3, r3
 800e7c0:	f042 0202 	orrlt.w	r2, r2, #2
 800e7c4:	9307      	strge	r3, [sp, #28]
 800e7c6:	9307      	strlt	r3, [sp, #28]
 800e7c8:	bfb8      	it	lt
 800e7ca:	9204      	strlt	r2, [sp, #16]
 800e7cc:	7823      	ldrb	r3, [r4, #0]
 800e7ce:	2b2e      	cmp	r3, #46	@ 0x2e
 800e7d0:	d10a      	bne.n	800e7e8 <_svfiprintf_r+0x130>
 800e7d2:	7863      	ldrb	r3, [r4, #1]
 800e7d4:	2b2a      	cmp	r3, #42	@ 0x2a
 800e7d6:	d132      	bne.n	800e83e <_svfiprintf_r+0x186>
 800e7d8:	9b03      	ldr	r3, [sp, #12]
 800e7da:	1d1a      	adds	r2, r3, #4
 800e7dc:	681b      	ldr	r3, [r3, #0]
 800e7de:	9203      	str	r2, [sp, #12]
 800e7e0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e7e4:	3402      	adds	r4, #2
 800e7e6:	9305      	str	r3, [sp, #20]
 800e7e8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800e8ac <_svfiprintf_r+0x1f4>
 800e7ec:	7821      	ldrb	r1, [r4, #0]
 800e7ee:	2203      	movs	r2, #3
 800e7f0:	4650      	mov	r0, sl
 800e7f2:	f7f1 fd1d 	bl	8000230 <memchr>
 800e7f6:	b138      	cbz	r0, 800e808 <_svfiprintf_r+0x150>
 800e7f8:	9b04      	ldr	r3, [sp, #16]
 800e7fa:	eba0 000a 	sub.w	r0, r0, sl
 800e7fe:	2240      	movs	r2, #64	@ 0x40
 800e800:	4082      	lsls	r2, r0
 800e802:	4313      	orrs	r3, r2
 800e804:	3401      	adds	r4, #1
 800e806:	9304      	str	r3, [sp, #16]
 800e808:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e80c:	4824      	ldr	r0, [pc, #144]	@ (800e8a0 <_svfiprintf_r+0x1e8>)
 800e80e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e812:	2206      	movs	r2, #6
 800e814:	f7f1 fd0c 	bl	8000230 <memchr>
 800e818:	2800      	cmp	r0, #0
 800e81a:	d036      	beq.n	800e88a <_svfiprintf_r+0x1d2>
 800e81c:	4b21      	ldr	r3, [pc, #132]	@ (800e8a4 <_svfiprintf_r+0x1ec>)
 800e81e:	bb1b      	cbnz	r3, 800e868 <_svfiprintf_r+0x1b0>
 800e820:	9b03      	ldr	r3, [sp, #12]
 800e822:	3307      	adds	r3, #7
 800e824:	f023 0307 	bic.w	r3, r3, #7
 800e828:	3308      	adds	r3, #8
 800e82a:	9303      	str	r3, [sp, #12]
 800e82c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e82e:	4433      	add	r3, r6
 800e830:	9309      	str	r3, [sp, #36]	@ 0x24
 800e832:	e76a      	b.n	800e70a <_svfiprintf_r+0x52>
 800e834:	fb0c 3202 	mla	r2, ip, r2, r3
 800e838:	460c      	mov	r4, r1
 800e83a:	2001      	movs	r0, #1
 800e83c:	e7a8      	b.n	800e790 <_svfiprintf_r+0xd8>
 800e83e:	2300      	movs	r3, #0
 800e840:	3401      	adds	r4, #1
 800e842:	9305      	str	r3, [sp, #20]
 800e844:	4619      	mov	r1, r3
 800e846:	f04f 0c0a 	mov.w	ip, #10
 800e84a:	4620      	mov	r0, r4
 800e84c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e850:	3a30      	subs	r2, #48	@ 0x30
 800e852:	2a09      	cmp	r2, #9
 800e854:	d903      	bls.n	800e85e <_svfiprintf_r+0x1a6>
 800e856:	2b00      	cmp	r3, #0
 800e858:	d0c6      	beq.n	800e7e8 <_svfiprintf_r+0x130>
 800e85a:	9105      	str	r1, [sp, #20]
 800e85c:	e7c4      	b.n	800e7e8 <_svfiprintf_r+0x130>
 800e85e:	fb0c 2101 	mla	r1, ip, r1, r2
 800e862:	4604      	mov	r4, r0
 800e864:	2301      	movs	r3, #1
 800e866:	e7f0      	b.n	800e84a <_svfiprintf_r+0x192>
 800e868:	ab03      	add	r3, sp, #12
 800e86a:	9300      	str	r3, [sp, #0]
 800e86c:	462a      	mov	r2, r5
 800e86e:	4b0e      	ldr	r3, [pc, #56]	@ (800e8a8 <_svfiprintf_r+0x1f0>)
 800e870:	a904      	add	r1, sp, #16
 800e872:	4638      	mov	r0, r7
 800e874:	f3af 8000 	nop.w
 800e878:	1c42      	adds	r2, r0, #1
 800e87a:	4606      	mov	r6, r0
 800e87c:	d1d6      	bne.n	800e82c <_svfiprintf_r+0x174>
 800e87e:	89ab      	ldrh	r3, [r5, #12]
 800e880:	065b      	lsls	r3, r3, #25
 800e882:	f53f af2d 	bmi.w	800e6e0 <_svfiprintf_r+0x28>
 800e886:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e888:	e72c      	b.n	800e6e4 <_svfiprintf_r+0x2c>
 800e88a:	ab03      	add	r3, sp, #12
 800e88c:	9300      	str	r3, [sp, #0]
 800e88e:	462a      	mov	r2, r5
 800e890:	4b05      	ldr	r3, [pc, #20]	@ (800e8a8 <_svfiprintf_r+0x1f0>)
 800e892:	a904      	add	r1, sp, #16
 800e894:	4638      	mov	r0, r7
 800e896:	f000 f879 	bl	800e98c <_printf_i>
 800e89a:	e7ed      	b.n	800e878 <_svfiprintf_r+0x1c0>
 800e89c:	0800eebc 	.word	0x0800eebc
 800e8a0:	0800eec6 	.word	0x0800eec6
 800e8a4:	00000000 	.word	0x00000000
 800e8a8:	0800e601 	.word	0x0800e601
 800e8ac:	0800eec2 	.word	0x0800eec2

0800e8b0 <_printf_common>:
 800e8b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e8b4:	4616      	mov	r6, r2
 800e8b6:	4698      	mov	r8, r3
 800e8b8:	688a      	ldr	r2, [r1, #8]
 800e8ba:	690b      	ldr	r3, [r1, #16]
 800e8bc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800e8c0:	4293      	cmp	r3, r2
 800e8c2:	bfb8      	it	lt
 800e8c4:	4613      	movlt	r3, r2
 800e8c6:	6033      	str	r3, [r6, #0]
 800e8c8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800e8cc:	4607      	mov	r7, r0
 800e8ce:	460c      	mov	r4, r1
 800e8d0:	b10a      	cbz	r2, 800e8d6 <_printf_common+0x26>
 800e8d2:	3301      	adds	r3, #1
 800e8d4:	6033      	str	r3, [r6, #0]
 800e8d6:	6823      	ldr	r3, [r4, #0]
 800e8d8:	0699      	lsls	r1, r3, #26
 800e8da:	bf42      	ittt	mi
 800e8dc:	6833      	ldrmi	r3, [r6, #0]
 800e8de:	3302      	addmi	r3, #2
 800e8e0:	6033      	strmi	r3, [r6, #0]
 800e8e2:	6825      	ldr	r5, [r4, #0]
 800e8e4:	f015 0506 	ands.w	r5, r5, #6
 800e8e8:	d106      	bne.n	800e8f8 <_printf_common+0x48>
 800e8ea:	f104 0a19 	add.w	sl, r4, #25
 800e8ee:	68e3      	ldr	r3, [r4, #12]
 800e8f0:	6832      	ldr	r2, [r6, #0]
 800e8f2:	1a9b      	subs	r3, r3, r2
 800e8f4:	42ab      	cmp	r3, r5
 800e8f6:	dc26      	bgt.n	800e946 <_printf_common+0x96>
 800e8f8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800e8fc:	6822      	ldr	r2, [r4, #0]
 800e8fe:	3b00      	subs	r3, #0
 800e900:	bf18      	it	ne
 800e902:	2301      	movne	r3, #1
 800e904:	0692      	lsls	r2, r2, #26
 800e906:	d42b      	bmi.n	800e960 <_printf_common+0xb0>
 800e908:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800e90c:	4641      	mov	r1, r8
 800e90e:	4638      	mov	r0, r7
 800e910:	47c8      	blx	r9
 800e912:	3001      	adds	r0, #1
 800e914:	d01e      	beq.n	800e954 <_printf_common+0xa4>
 800e916:	6823      	ldr	r3, [r4, #0]
 800e918:	6922      	ldr	r2, [r4, #16]
 800e91a:	f003 0306 	and.w	r3, r3, #6
 800e91e:	2b04      	cmp	r3, #4
 800e920:	bf02      	ittt	eq
 800e922:	68e5      	ldreq	r5, [r4, #12]
 800e924:	6833      	ldreq	r3, [r6, #0]
 800e926:	1aed      	subeq	r5, r5, r3
 800e928:	68a3      	ldr	r3, [r4, #8]
 800e92a:	bf0c      	ite	eq
 800e92c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e930:	2500      	movne	r5, #0
 800e932:	4293      	cmp	r3, r2
 800e934:	bfc4      	itt	gt
 800e936:	1a9b      	subgt	r3, r3, r2
 800e938:	18ed      	addgt	r5, r5, r3
 800e93a:	2600      	movs	r6, #0
 800e93c:	341a      	adds	r4, #26
 800e93e:	42b5      	cmp	r5, r6
 800e940:	d11a      	bne.n	800e978 <_printf_common+0xc8>
 800e942:	2000      	movs	r0, #0
 800e944:	e008      	b.n	800e958 <_printf_common+0xa8>
 800e946:	2301      	movs	r3, #1
 800e948:	4652      	mov	r2, sl
 800e94a:	4641      	mov	r1, r8
 800e94c:	4638      	mov	r0, r7
 800e94e:	47c8      	blx	r9
 800e950:	3001      	adds	r0, #1
 800e952:	d103      	bne.n	800e95c <_printf_common+0xac>
 800e954:	f04f 30ff 	mov.w	r0, #4294967295
 800e958:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e95c:	3501      	adds	r5, #1
 800e95e:	e7c6      	b.n	800e8ee <_printf_common+0x3e>
 800e960:	18e1      	adds	r1, r4, r3
 800e962:	1c5a      	adds	r2, r3, #1
 800e964:	2030      	movs	r0, #48	@ 0x30
 800e966:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800e96a:	4422      	add	r2, r4
 800e96c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800e970:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800e974:	3302      	adds	r3, #2
 800e976:	e7c7      	b.n	800e908 <_printf_common+0x58>
 800e978:	2301      	movs	r3, #1
 800e97a:	4622      	mov	r2, r4
 800e97c:	4641      	mov	r1, r8
 800e97e:	4638      	mov	r0, r7
 800e980:	47c8      	blx	r9
 800e982:	3001      	adds	r0, #1
 800e984:	d0e6      	beq.n	800e954 <_printf_common+0xa4>
 800e986:	3601      	adds	r6, #1
 800e988:	e7d9      	b.n	800e93e <_printf_common+0x8e>
	...

0800e98c <_printf_i>:
 800e98c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e990:	7e0f      	ldrb	r7, [r1, #24]
 800e992:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800e994:	2f78      	cmp	r7, #120	@ 0x78
 800e996:	4691      	mov	r9, r2
 800e998:	4680      	mov	r8, r0
 800e99a:	460c      	mov	r4, r1
 800e99c:	469a      	mov	sl, r3
 800e99e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800e9a2:	d807      	bhi.n	800e9b4 <_printf_i+0x28>
 800e9a4:	2f62      	cmp	r7, #98	@ 0x62
 800e9a6:	d80a      	bhi.n	800e9be <_printf_i+0x32>
 800e9a8:	2f00      	cmp	r7, #0
 800e9aa:	f000 80d1 	beq.w	800eb50 <_printf_i+0x1c4>
 800e9ae:	2f58      	cmp	r7, #88	@ 0x58
 800e9b0:	f000 80b8 	beq.w	800eb24 <_printf_i+0x198>
 800e9b4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e9b8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800e9bc:	e03a      	b.n	800ea34 <_printf_i+0xa8>
 800e9be:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800e9c2:	2b15      	cmp	r3, #21
 800e9c4:	d8f6      	bhi.n	800e9b4 <_printf_i+0x28>
 800e9c6:	a101      	add	r1, pc, #4	@ (adr r1, 800e9cc <_printf_i+0x40>)
 800e9c8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e9cc:	0800ea25 	.word	0x0800ea25
 800e9d0:	0800ea39 	.word	0x0800ea39
 800e9d4:	0800e9b5 	.word	0x0800e9b5
 800e9d8:	0800e9b5 	.word	0x0800e9b5
 800e9dc:	0800e9b5 	.word	0x0800e9b5
 800e9e0:	0800e9b5 	.word	0x0800e9b5
 800e9e4:	0800ea39 	.word	0x0800ea39
 800e9e8:	0800e9b5 	.word	0x0800e9b5
 800e9ec:	0800e9b5 	.word	0x0800e9b5
 800e9f0:	0800e9b5 	.word	0x0800e9b5
 800e9f4:	0800e9b5 	.word	0x0800e9b5
 800e9f8:	0800eb37 	.word	0x0800eb37
 800e9fc:	0800ea63 	.word	0x0800ea63
 800ea00:	0800eaf1 	.word	0x0800eaf1
 800ea04:	0800e9b5 	.word	0x0800e9b5
 800ea08:	0800e9b5 	.word	0x0800e9b5
 800ea0c:	0800eb59 	.word	0x0800eb59
 800ea10:	0800e9b5 	.word	0x0800e9b5
 800ea14:	0800ea63 	.word	0x0800ea63
 800ea18:	0800e9b5 	.word	0x0800e9b5
 800ea1c:	0800e9b5 	.word	0x0800e9b5
 800ea20:	0800eaf9 	.word	0x0800eaf9
 800ea24:	6833      	ldr	r3, [r6, #0]
 800ea26:	1d1a      	adds	r2, r3, #4
 800ea28:	681b      	ldr	r3, [r3, #0]
 800ea2a:	6032      	str	r2, [r6, #0]
 800ea2c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ea30:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ea34:	2301      	movs	r3, #1
 800ea36:	e09c      	b.n	800eb72 <_printf_i+0x1e6>
 800ea38:	6833      	ldr	r3, [r6, #0]
 800ea3a:	6820      	ldr	r0, [r4, #0]
 800ea3c:	1d19      	adds	r1, r3, #4
 800ea3e:	6031      	str	r1, [r6, #0]
 800ea40:	0606      	lsls	r6, r0, #24
 800ea42:	d501      	bpl.n	800ea48 <_printf_i+0xbc>
 800ea44:	681d      	ldr	r5, [r3, #0]
 800ea46:	e003      	b.n	800ea50 <_printf_i+0xc4>
 800ea48:	0645      	lsls	r5, r0, #25
 800ea4a:	d5fb      	bpl.n	800ea44 <_printf_i+0xb8>
 800ea4c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ea50:	2d00      	cmp	r5, #0
 800ea52:	da03      	bge.n	800ea5c <_printf_i+0xd0>
 800ea54:	232d      	movs	r3, #45	@ 0x2d
 800ea56:	426d      	negs	r5, r5
 800ea58:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ea5c:	4858      	ldr	r0, [pc, #352]	@ (800ebc0 <_printf_i+0x234>)
 800ea5e:	230a      	movs	r3, #10
 800ea60:	e011      	b.n	800ea86 <_printf_i+0xfa>
 800ea62:	6821      	ldr	r1, [r4, #0]
 800ea64:	6833      	ldr	r3, [r6, #0]
 800ea66:	0608      	lsls	r0, r1, #24
 800ea68:	f853 5b04 	ldr.w	r5, [r3], #4
 800ea6c:	d402      	bmi.n	800ea74 <_printf_i+0xe8>
 800ea6e:	0649      	lsls	r1, r1, #25
 800ea70:	bf48      	it	mi
 800ea72:	b2ad      	uxthmi	r5, r5
 800ea74:	2f6f      	cmp	r7, #111	@ 0x6f
 800ea76:	4852      	ldr	r0, [pc, #328]	@ (800ebc0 <_printf_i+0x234>)
 800ea78:	6033      	str	r3, [r6, #0]
 800ea7a:	bf14      	ite	ne
 800ea7c:	230a      	movne	r3, #10
 800ea7e:	2308      	moveq	r3, #8
 800ea80:	2100      	movs	r1, #0
 800ea82:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800ea86:	6866      	ldr	r6, [r4, #4]
 800ea88:	60a6      	str	r6, [r4, #8]
 800ea8a:	2e00      	cmp	r6, #0
 800ea8c:	db05      	blt.n	800ea9a <_printf_i+0x10e>
 800ea8e:	6821      	ldr	r1, [r4, #0]
 800ea90:	432e      	orrs	r6, r5
 800ea92:	f021 0104 	bic.w	r1, r1, #4
 800ea96:	6021      	str	r1, [r4, #0]
 800ea98:	d04b      	beq.n	800eb32 <_printf_i+0x1a6>
 800ea9a:	4616      	mov	r6, r2
 800ea9c:	fbb5 f1f3 	udiv	r1, r5, r3
 800eaa0:	fb03 5711 	mls	r7, r3, r1, r5
 800eaa4:	5dc7      	ldrb	r7, [r0, r7]
 800eaa6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800eaaa:	462f      	mov	r7, r5
 800eaac:	42bb      	cmp	r3, r7
 800eaae:	460d      	mov	r5, r1
 800eab0:	d9f4      	bls.n	800ea9c <_printf_i+0x110>
 800eab2:	2b08      	cmp	r3, #8
 800eab4:	d10b      	bne.n	800eace <_printf_i+0x142>
 800eab6:	6823      	ldr	r3, [r4, #0]
 800eab8:	07df      	lsls	r7, r3, #31
 800eaba:	d508      	bpl.n	800eace <_printf_i+0x142>
 800eabc:	6923      	ldr	r3, [r4, #16]
 800eabe:	6861      	ldr	r1, [r4, #4]
 800eac0:	4299      	cmp	r1, r3
 800eac2:	bfde      	ittt	le
 800eac4:	2330      	movle	r3, #48	@ 0x30
 800eac6:	f806 3c01 	strble.w	r3, [r6, #-1]
 800eaca:	f106 36ff 	addle.w	r6, r6, #4294967295
 800eace:	1b92      	subs	r2, r2, r6
 800ead0:	6122      	str	r2, [r4, #16]
 800ead2:	f8cd a000 	str.w	sl, [sp]
 800ead6:	464b      	mov	r3, r9
 800ead8:	aa03      	add	r2, sp, #12
 800eada:	4621      	mov	r1, r4
 800eadc:	4640      	mov	r0, r8
 800eade:	f7ff fee7 	bl	800e8b0 <_printf_common>
 800eae2:	3001      	adds	r0, #1
 800eae4:	d14a      	bne.n	800eb7c <_printf_i+0x1f0>
 800eae6:	f04f 30ff 	mov.w	r0, #4294967295
 800eaea:	b004      	add	sp, #16
 800eaec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800eaf0:	6823      	ldr	r3, [r4, #0]
 800eaf2:	f043 0320 	orr.w	r3, r3, #32
 800eaf6:	6023      	str	r3, [r4, #0]
 800eaf8:	4832      	ldr	r0, [pc, #200]	@ (800ebc4 <_printf_i+0x238>)
 800eafa:	2778      	movs	r7, #120	@ 0x78
 800eafc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800eb00:	6823      	ldr	r3, [r4, #0]
 800eb02:	6831      	ldr	r1, [r6, #0]
 800eb04:	061f      	lsls	r7, r3, #24
 800eb06:	f851 5b04 	ldr.w	r5, [r1], #4
 800eb0a:	d402      	bmi.n	800eb12 <_printf_i+0x186>
 800eb0c:	065f      	lsls	r7, r3, #25
 800eb0e:	bf48      	it	mi
 800eb10:	b2ad      	uxthmi	r5, r5
 800eb12:	6031      	str	r1, [r6, #0]
 800eb14:	07d9      	lsls	r1, r3, #31
 800eb16:	bf44      	itt	mi
 800eb18:	f043 0320 	orrmi.w	r3, r3, #32
 800eb1c:	6023      	strmi	r3, [r4, #0]
 800eb1e:	b11d      	cbz	r5, 800eb28 <_printf_i+0x19c>
 800eb20:	2310      	movs	r3, #16
 800eb22:	e7ad      	b.n	800ea80 <_printf_i+0xf4>
 800eb24:	4826      	ldr	r0, [pc, #152]	@ (800ebc0 <_printf_i+0x234>)
 800eb26:	e7e9      	b.n	800eafc <_printf_i+0x170>
 800eb28:	6823      	ldr	r3, [r4, #0]
 800eb2a:	f023 0320 	bic.w	r3, r3, #32
 800eb2e:	6023      	str	r3, [r4, #0]
 800eb30:	e7f6      	b.n	800eb20 <_printf_i+0x194>
 800eb32:	4616      	mov	r6, r2
 800eb34:	e7bd      	b.n	800eab2 <_printf_i+0x126>
 800eb36:	6833      	ldr	r3, [r6, #0]
 800eb38:	6825      	ldr	r5, [r4, #0]
 800eb3a:	6961      	ldr	r1, [r4, #20]
 800eb3c:	1d18      	adds	r0, r3, #4
 800eb3e:	6030      	str	r0, [r6, #0]
 800eb40:	062e      	lsls	r6, r5, #24
 800eb42:	681b      	ldr	r3, [r3, #0]
 800eb44:	d501      	bpl.n	800eb4a <_printf_i+0x1be>
 800eb46:	6019      	str	r1, [r3, #0]
 800eb48:	e002      	b.n	800eb50 <_printf_i+0x1c4>
 800eb4a:	0668      	lsls	r0, r5, #25
 800eb4c:	d5fb      	bpl.n	800eb46 <_printf_i+0x1ba>
 800eb4e:	8019      	strh	r1, [r3, #0]
 800eb50:	2300      	movs	r3, #0
 800eb52:	6123      	str	r3, [r4, #16]
 800eb54:	4616      	mov	r6, r2
 800eb56:	e7bc      	b.n	800ead2 <_printf_i+0x146>
 800eb58:	6833      	ldr	r3, [r6, #0]
 800eb5a:	1d1a      	adds	r2, r3, #4
 800eb5c:	6032      	str	r2, [r6, #0]
 800eb5e:	681e      	ldr	r6, [r3, #0]
 800eb60:	6862      	ldr	r2, [r4, #4]
 800eb62:	2100      	movs	r1, #0
 800eb64:	4630      	mov	r0, r6
 800eb66:	f7f1 fb63 	bl	8000230 <memchr>
 800eb6a:	b108      	cbz	r0, 800eb70 <_printf_i+0x1e4>
 800eb6c:	1b80      	subs	r0, r0, r6
 800eb6e:	6060      	str	r0, [r4, #4]
 800eb70:	6863      	ldr	r3, [r4, #4]
 800eb72:	6123      	str	r3, [r4, #16]
 800eb74:	2300      	movs	r3, #0
 800eb76:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800eb7a:	e7aa      	b.n	800ead2 <_printf_i+0x146>
 800eb7c:	6923      	ldr	r3, [r4, #16]
 800eb7e:	4632      	mov	r2, r6
 800eb80:	4649      	mov	r1, r9
 800eb82:	4640      	mov	r0, r8
 800eb84:	47d0      	blx	sl
 800eb86:	3001      	adds	r0, #1
 800eb88:	d0ad      	beq.n	800eae6 <_printf_i+0x15a>
 800eb8a:	6823      	ldr	r3, [r4, #0]
 800eb8c:	079b      	lsls	r3, r3, #30
 800eb8e:	d413      	bmi.n	800ebb8 <_printf_i+0x22c>
 800eb90:	68e0      	ldr	r0, [r4, #12]
 800eb92:	9b03      	ldr	r3, [sp, #12]
 800eb94:	4298      	cmp	r0, r3
 800eb96:	bfb8      	it	lt
 800eb98:	4618      	movlt	r0, r3
 800eb9a:	e7a6      	b.n	800eaea <_printf_i+0x15e>
 800eb9c:	2301      	movs	r3, #1
 800eb9e:	4632      	mov	r2, r6
 800eba0:	4649      	mov	r1, r9
 800eba2:	4640      	mov	r0, r8
 800eba4:	47d0      	blx	sl
 800eba6:	3001      	adds	r0, #1
 800eba8:	d09d      	beq.n	800eae6 <_printf_i+0x15a>
 800ebaa:	3501      	adds	r5, #1
 800ebac:	68e3      	ldr	r3, [r4, #12]
 800ebae:	9903      	ldr	r1, [sp, #12]
 800ebb0:	1a5b      	subs	r3, r3, r1
 800ebb2:	42ab      	cmp	r3, r5
 800ebb4:	dcf2      	bgt.n	800eb9c <_printf_i+0x210>
 800ebb6:	e7eb      	b.n	800eb90 <_printf_i+0x204>
 800ebb8:	2500      	movs	r5, #0
 800ebba:	f104 0619 	add.w	r6, r4, #25
 800ebbe:	e7f5      	b.n	800ebac <_printf_i+0x220>
 800ebc0:	0800eecd 	.word	0x0800eecd
 800ebc4:	0800eede 	.word	0x0800eede

0800ebc8 <memmove>:
 800ebc8:	4288      	cmp	r0, r1
 800ebca:	b510      	push	{r4, lr}
 800ebcc:	eb01 0402 	add.w	r4, r1, r2
 800ebd0:	d902      	bls.n	800ebd8 <memmove+0x10>
 800ebd2:	4284      	cmp	r4, r0
 800ebd4:	4623      	mov	r3, r4
 800ebd6:	d807      	bhi.n	800ebe8 <memmove+0x20>
 800ebd8:	1e43      	subs	r3, r0, #1
 800ebda:	42a1      	cmp	r1, r4
 800ebdc:	d008      	beq.n	800ebf0 <memmove+0x28>
 800ebde:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ebe2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ebe6:	e7f8      	b.n	800ebda <memmove+0x12>
 800ebe8:	4402      	add	r2, r0
 800ebea:	4601      	mov	r1, r0
 800ebec:	428a      	cmp	r2, r1
 800ebee:	d100      	bne.n	800ebf2 <memmove+0x2a>
 800ebf0:	bd10      	pop	{r4, pc}
 800ebf2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ebf6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ebfa:	e7f7      	b.n	800ebec <memmove+0x24>

0800ebfc <_sbrk_r>:
 800ebfc:	b538      	push	{r3, r4, r5, lr}
 800ebfe:	4d06      	ldr	r5, [pc, #24]	@ (800ec18 <_sbrk_r+0x1c>)
 800ec00:	2300      	movs	r3, #0
 800ec02:	4604      	mov	r4, r0
 800ec04:	4608      	mov	r0, r1
 800ec06:	602b      	str	r3, [r5, #0]
 800ec08:	f7f2 f91a 	bl	8000e40 <_sbrk>
 800ec0c:	1c43      	adds	r3, r0, #1
 800ec0e:	d102      	bne.n	800ec16 <_sbrk_r+0x1a>
 800ec10:	682b      	ldr	r3, [r5, #0]
 800ec12:	b103      	cbz	r3, 800ec16 <_sbrk_r+0x1a>
 800ec14:	6023      	str	r3, [r4, #0]
 800ec16:	bd38      	pop	{r3, r4, r5, pc}
 800ec18:	200022e0 	.word	0x200022e0

0800ec1c <_realloc_r>:
 800ec1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ec20:	4607      	mov	r7, r0
 800ec22:	4614      	mov	r4, r2
 800ec24:	460d      	mov	r5, r1
 800ec26:	b921      	cbnz	r1, 800ec32 <_realloc_r+0x16>
 800ec28:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ec2c:	4611      	mov	r1, r2
 800ec2e:	f7ff bc5b 	b.w	800e4e8 <_malloc_r>
 800ec32:	b92a      	cbnz	r2, 800ec40 <_realloc_r+0x24>
 800ec34:	f7ff fbec 	bl	800e410 <_free_r>
 800ec38:	4625      	mov	r5, r4
 800ec3a:	4628      	mov	r0, r5
 800ec3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ec40:	f000 f81a 	bl	800ec78 <_malloc_usable_size_r>
 800ec44:	4284      	cmp	r4, r0
 800ec46:	4606      	mov	r6, r0
 800ec48:	d802      	bhi.n	800ec50 <_realloc_r+0x34>
 800ec4a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ec4e:	d8f4      	bhi.n	800ec3a <_realloc_r+0x1e>
 800ec50:	4621      	mov	r1, r4
 800ec52:	4638      	mov	r0, r7
 800ec54:	f7ff fc48 	bl	800e4e8 <_malloc_r>
 800ec58:	4680      	mov	r8, r0
 800ec5a:	b908      	cbnz	r0, 800ec60 <_realloc_r+0x44>
 800ec5c:	4645      	mov	r5, r8
 800ec5e:	e7ec      	b.n	800ec3a <_realloc_r+0x1e>
 800ec60:	42b4      	cmp	r4, r6
 800ec62:	4622      	mov	r2, r4
 800ec64:	4629      	mov	r1, r5
 800ec66:	bf28      	it	cs
 800ec68:	4632      	movcs	r2, r6
 800ec6a:	f7ff fbc3 	bl	800e3f4 <memcpy>
 800ec6e:	4629      	mov	r1, r5
 800ec70:	4638      	mov	r0, r7
 800ec72:	f7ff fbcd 	bl	800e410 <_free_r>
 800ec76:	e7f1      	b.n	800ec5c <_realloc_r+0x40>

0800ec78 <_malloc_usable_size_r>:
 800ec78:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ec7c:	1f18      	subs	r0, r3, #4
 800ec7e:	2b00      	cmp	r3, #0
 800ec80:	bfbc      	itt	lt
 800ec82:	580b      	ldrlt	r3, [r1, r0]
 800ec84:	18c0      	addlt	r0, r0, r3
 800ec86:	4770      	bx	lr

0800ec88 <_init>:
 800ec88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ec8a:	bf00      	nop
 800ec8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ec8e:	bc08      	pop	{r3}
 800ec90:	469e      	mov	lr, r3
 800ec92:	4770      	bx	lr

0800ec94 <_fini>:
 800ec94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ec96:	bf00      	nop
 800ec98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ec9a:	bc08      	pop	{r3}
 800ec9c:	469e      	mov	lr, r3
 800ec9e:	4770      	bx	lr
