IP Generator (Version 2022.2-SP1-Lite build 132640)
Start generating at 2023-10-29 12:41
Instance: rd_fifo_buf (E:\Verilog\pango_prj\HDMI_DDR3_OV5640_test\source\rtl\rd_fifo_buf\rd_fifo_buf.idf)
IP: Pango DRM Based FIFO (1.6)
Part: Logos-PGL50H-FBG484--6
Create directory 'rtl' ...
Copy 'rtl\ipml_fifo_ctrl_v1_3.v' to 'rtl' ...
Copy 'rtl\ipml_fifo_v1_6.v.xml' to 'rtl' ...
Copy 'rtl\ipml_prefetch_fifo_v1_6.v.xml' to 'rtl' ...
Copy 'rtl\ipml_reg_fifo_v1_0.v' to 'rtl' ...
Copy 'rtl\ipml_sdpram_v1_6.v.xml' to 'rtl' ...
Compile file 'rtl\ipml_sdpram_v1_6.v.xml' to 'rtl\ipml_sdpram_v1_6_rd_fifo_buf.v' ...
Compile file 'rtl\ipml_fifo_v1_6.v.xml' to 'rtl\ipml_fifo_v1_6_rd_fifo_buf.v' ...
Compile file 'rtl\ipml_prefetch_fifo_v1_6.v.xml' to 'rtl\ipml_prefetch_fifo_v1_6_rd_fifo_buf.v' ...
Copy 'ipml_fifo_wrapper_v1_6.v.xml' ...
Compile file 'ipml_fifo_wrapper_v1_6.v.xml' to 'rd_fifo_buf.v' ...
Found top module 'rd_fifo_buf' in file 'rd_fifo_buf.v'.
Copy 'ipml_prefetch_fifo_wrapper_v1_6.v.xml' ...
Compile file 'ipml_prefetch_fifo_wrapper_v1_6.v.xml' to 'rd_fifo_buf_prefetch.v' ...
Copy 'ipml_fifo_wrapper_v1_3_tb.v.xml' ...
Compile file 'ipml_fifo_wrapper_v1_3_tb.v.xml' to 'rd_fifo_buf_tb.v' ...
Create template file 'rd_fifo_buf_tmpl.v' ...
Create template file 'rd_fifo_buf_tmpl.vhdl' ...
There are 4 source files to synthesize.
Synthesis is disabled.
Done: 0 error(s), 0 warning(s)
