#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000274fe0c4920 .scope module, "top_testbench" "top_testbench" 2 3;
 .timescale -9 -9;
v00000274fe1bfe10_0 .net "D1", 0 0, v00000274fe1bd900_0;  1 drivers
v00000274fe1bf4b0_0 .net "D2", 0 0, v00000274fe1bd400_0;  1 drivers
v00000274fe1be790_0 .net "D3", 0 0, v00000274fe1bc6e0_0;  1 drivers
v00000274fe1bfff0_0 .net "D4", 0 0, v00000274fe1bcfa0_0;  1 drivers
v00000274fe1bf9b0_0 .var "clk", 0 0;
o00000274fe164748 .functor BUFZ 1, C4<z>; HiZ drive
v00000274fe1bedd0_0 .net "ftdi_rx", 0 0, o00000274fe164748;  0 drivers
v00000274fe1bfcd0_0 .net "ftdi_tx", 0 0, v00000274fe1be080_0;  1 drivers
v00000274fe1bef10_0 .net "led_green", 0 0, v00000274fe1bda40_0;  1 drivers
S_00000274fe0c4ab0 .scope module, "dut" "top" 2 18, 3 1 0, S_00000274fe0c4920;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "led_green";
    .port_info 2 /INPUT 1 "ftdi_rx";
    .port_info 3 /OUTPUT 1 "ftdi_tx";
    .port_info 4 /OUTPUT 1 "D1";
    .port_info 5 /OUTPUT 1 "D2";
    .port_info 6 /OUTPUT 1 "D3";
    .port_info 7 /OUTPUT 1 "D4";
v00000274fe1bd900_0 .var "D1", 0 0;
v00000274fe1bd400_0 .var "D2", 0 0;
v00000274fe1bc6e0_0 .var "D3", 0 0;
v00000274fe1bcfa0_0 .var "D4", 0 0;
v00000274fe1bd040_0 .net "clk", 0 0, v00000274fe1bf9b0_0;  1 drivers
v00000274fe1bd0e0_0 .var "counter", 31 0;
v00000274fe1bd360_0 .net "ftdi_rx", 0 0, o00000274fe164748;  alias, 0 drivers
v00000274fe1bd220_0 .net "ftdi_tx", 0 0, v00000274fe1be080_0;  alias, 1 drivers
v00000274fe1bda40_0 .var "led_green", 0 0;
v00000274fe1bee70_0 .net "resetn", 0 0, L_00000274fe1bf050;  1 drivers
v00000274fe1bf190_0 .var "rststate", 3 0;
v00000274fe1bfc30_0 .net "rx_DataValid", 0 0, L_00000274fe152250;  1 drivers
v00000274fe1be5b0_0 .net "rx_byte", 7 0, L_00000274fe1523a0;  1 drivers
v00000274fe1bf550_0 .net "slow_clock", 0 0, L_00000274fe1be470;  1 drivers
v00000274fe1bf2d0_0 .net "toggle_value", 31 0, v00000274fe1b71e0_0;  1 drivers
v00000274fe1bf5f0_0 .net "tx_Active", 0 0, L_00000274fe152800;  1 drivers
v00000274fe1befb0_0 .var "tx_DataValid", 0 0;
v00000274fe1bf690_0 .net "tx_Done", 0 0, L_00000274fe152d40;  1 drivers
v00000274fe1be8d0_0 .var "tx_byte", 7 0;
E_00000274fe142400 .event posedge, v00000274fe1bf550_0;
E_00000274fe143180 .event negedge, v00000274fe1bcbe0_0;
L_00000274fe1bf050 .reduce/and v00000274fe1bf190_0;
L_00000274fe1be470 .part v00000274fe1bd0e0_0, 16, 1;
S_00000274fe0b6b90 .scope module, "rvmulti" "riscv_multi" 3 144, 4 1 0, S_00000274fe0c4ab0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /OUTPUT 32 "toggle_value";
v00000274fe1baef0_0 .net "ALUControl", 2 0, v00000274fe134e00_0;  1 drivers
v00000274fe1bb030_0 .net "ALUSrcA", 1 0, v00000274fe136700_0;  1 drivers
v00000274fe1bb350_0 .net "ALUSrcB", 1 0, v00000274fe12c130_0;  1 drivers
v00000274fe1bdf40_0 .net "AdrSrc", 0 0, v00000274fe12c450_0;  1 drivers
v00000274fe1bde00_0 .net "IRWrite", 0 0, v00000274fe12b870_0;  1 drivers
v00000274fe1bd4a0_0 .net "ImmSrc", 2 0, v00000274fe12b690_0;  1 drivers
v00000274fe1bdb80_0 .net "MemWrite", 0 0, v00000274fe12b730_0;  1 drivers
v00000274fe1bc780_0 .net "PC", 31 0, v00000274fe1b7b40_0;  1 drivers
v00000274fe1bca00_0 .net "PCWrite", 0 0, v00000274fe12bd70_0;  1 drivers
v00000274fe1bcc80_0 .net "ReadData", 31 0, v00000274fe1b6f60_0;  1 drivers
v00000274fe1bcaa0_0 .net "RegWrite", 0 0, v00000274fe1b36c0_0;  1 drivers
v00000274fe1bcdc0_0 .net "ResultSrc", 1 0, v00000274fe1b3940_0;  1 drivers
v00000274fe1bdcc0_0 .net "Zero", 0 0, v00000274fe1b2ae0_0;  1 drivers
v00000274fe1bd540_0 .net "clk", 0 0, v00000274fe1bf9b0_0;  alias, 1 drivers
v00000274fe1bce60_0 .net "funct3", 2 0, L_00000274fe1c0130;  1 drivers
v00000274fe1bc320_0 .net "funct7", 6 0, L_00000274fe1bec90;  1 drivers
v00000274fe1be120_0 .net "funct7b5", 30 0, L_00000274fe1beb50;  1 drivers
v00000274fe1bdc20_0 .net "oldOp", 6 0, L_00000274fe1bf7d0;  1 drivers
v00000274fe1bc960_0 .net "op", 6 0, L_00000274fe1bf730;  1 drivers
v00000274fe1bdae0_0 .net "resetn", 0 0, L_00000274fe1bf050;  alias, 1 drivers
v00000274fe1bd2c0_0 .net "toggle_value", 31 0, v00000274fe1b71e0_0;  alias, 1 drivers
S_00000274fe0b6d20 .scope module, "ctr" "controller" 4 33, 5 7 0, S_00000274fe0b6b90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 7 "op";
    .port_info 3 /INPUT 7 "oldOp";
    .port_info 4 /INPUT 3 "funct3";
    .port_info 5 /INPUT 31 "funct7b5";
    .port_info 6 /INPUT 7 "funct7";
    .port_info 7 /INPUT 1 "Zero";
    .port_info 8 /INPUT 32 "PC";
    .port_info 9 /INPUT 32 "ReadData";
    .port_info 10 /OUTPUT 1 "PCWrite";
    .port_info 11 /OUTPUT 1 "AdrSrc";
    .port_info 12 /OUTPUT 1 "MemWrite";
    .port_info 13 /OUTPUT 1 "IRWrite";
    .port_info 14 /OUTPUT 2 "ResultSrc";
    .port_info 15 /OUTPUT 3 "ALUControl";
    .port_info 16 /OUTPUT 2 "ALUSrcB";
    .port_info 17 /OUTPUT 2 "ALUSrcA";
    .port_info 18 /OUTPUT 3 "ImmSrc";
    .port_info 19 /OUTPUT 1 "RegWrite";
P_00000274fde5cff0 .param/l "ALUWriteBackState" 0 5 470, C4<01001>;
P_00000274fde5d028 .param/l "BEQState" 0 5 473, C4<01100>;
P_00000274fde5d060 .param/l "BRANCH_TAKEN_CHECK" 0 5 474, C4<01101>;
P_00000274fde5d098 .param/l "DecodeState" 0 5 464, C4<00011>;
P_00000274fde5d0d0 .param/l "ErrorState" 0 5 476, C4<01111>;
P_00000274fde5d108 .param/l "ExecuteIState" 0 5 471, C4<01010>;
P_00000274fde5d140 .param/l "ExecuteRState" 0 5 469, C4<01000>;
P_00000274fde5d178 .param/l "FetchState_1" 0 5 462, C4<00001>;
P_00000274fde5d1b0 .param/l "FetchState_2" 0 5 463, C4<00010>;
P_00000274fde5d1e8 .param/l "JALState" 0 5 472, C4<01011>;
P_00000274fde5d220 .param/l "LUI_STATE" 0 5 475, C4<01110>;
P_00000274fde5d258 .param/l "MemAddrState" 0 5 465, C4<00100>;
P_00000274fde5d290 .param/l "MemReadState" 0 5 466, C4<00101>;
P_00000274fde5d2c8 .param/l "MemWBState" 0 5 467, C4<00110>;
P_00000274fde5d300 .param/l "MemWriteState" 0 5 468, C4<00111>;
P_00000274fde5d338 .param/l "ResetState" 0 5 461, C4<00000>;
v00000274fe134e00_0 .var "ALUControl", 2 0;
v00000274fe136700_0 .var "ALUSrcA", 1 0;
v00000274fe12c130_0 .var "ALUSrcB", 1 0;
v00000274fe12c450_0 .var "AdrSrc", 0 0;
v00000274fe12b870_0 .var "IRWrite", 0 0;
v00000274fe12b690_0 .var "ImmSrc", 2 0;
v00000274fe12b730_0 .var "MemWrite", 0 0;
v00000274fe12b550_0 .net "PC", 31 0, v00000274fe1b7b40_0;  alias, 1 drivers
v00000274fe12bd70_0 .var "PCWrite", 0 0;
v00000274fe1b3120_0 .net "ReadData", 31 0, v00000274fe1b6f60_0;  alias, 1 drivers
v00000274fe1b36c0_0 .var "RegWrite", 0 0;
v00000274fe1b3940_0 .var "ResultSrc", 1 0;
v00000274fe1b2360_0 .net "Zero", 0 0, v00000274fe1b2ae0_0;  alias, 1 drivers
v00000274fe1b2c20_0 .net "clk", 0 0, v00000274fe1bf9b0_0;  alias, 1 drivers
v00000274fe1b3080_0 .var "current_state", 4 0;
v00000274fe1b3f80_0 .net "funct3", 2 0, L_00000274fe1c0130;  alias, 1 drivers
v00000274fe1b2d60_0 .net "funct7", 6 0, L_00000274fe1bec90;  alias, 1 drivers
v00000274fe1b3580_0 .net "funct7b5", 30 0, L_00000274fe1beb50;  alias, 1 drivers
v00000274fe1b3620_0 .var "next_state", 4 0;
v00000274fe1b2860_0 .net "oldOp", 6 0, L_00000274fe1bf7d0;  alias, 1 drivers
v00000274fe1b2720_0 .net "op", 6 0, L_00000274fe1bf730;  alias, 1 drivers
v00000274fe1b2680_0 .net "resetn", 0 0, L_00000274fe1bf050;  alias, 1 drivers
E_00000274fe142cc0 .event anyedge, v00000274fe1b2680_0, v00000274fe1b3080_0;
E_00000274fe142d00 .event anyedge, v00000274fe1b3080_0;
E_00000274fe142480 .event posedge, v00000274fe1b2c20_0;
S_00000274fe01f120 .scope function.vec4.s3, "decodeAluOp" "decodeAluOp" 5 37, 5 37 0, S_00000274fe0b6d20;
 .timescale -9 -9;
; Variable decodeAluOp is vec4 return value of scope S_00000274fe01f120
v00000274fe136480_0 .var "funct3", 2 0;
v00000274fe1356c0_0 .var "funct7", 6 0;
v00000274fe136340_0 .var "opcode", 6 0;
TD_top_testbench.dut.rvmulti.ctr.decodeAluOp ;
    %vpi_call 5 39 "$display", "decodeAluOp() op: %b, funct3: %b, funct7: %b", v00000274fe1b2720_0, v00000274fe136480_0, v00000274fe1356c0_0 {0 0 0};
    %load/vec4 v00000274fe136340_0;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %vpi_call 5 221 "$display", "[ALU_DEC] default" {0 0 0};
    %pushi/vec4 7, 7, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeAluOp (store_vec4_to_lval)
    %jmp T_0.6;
T_0.0 ;
    %vpi_call 5 46 "$display", "[ALU_DEC] lui" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeAluOp (store_vec4_to_lval)
    %jmp T_0.6;
T_0.1 ;
    %load/vec4 v00000274fe136480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %jmp T_0.15;
T_0.7 ;
    %vpi_call 5 59 "$display", "[ALU_DEC] addi" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeAluOp (store_vec4_to_lval)
    %jmp T_0.15;
T_0.8 ;
    %vpi_call 5 66 "$display", "[ALU_DEC] slti" {0 0 0};
    %pushi/vec4 5, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeAluOp (store_vec4_to_lval)
    %jmp T_0.15;
T_0.9 ;
    %jmp T_0.15;
T_0.10 ;
    %vpi_call 5 78 "$display", "[ALU_DEC] xori" {0 0 0};
    %pushi/vec4 3, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeAluOp (store_vec4_to_lval)
    %jmp T_0.15;
T_0.11 ;
    %vpi_call 5 85 "$display", "[ALU_DEC] ori" {0 0 0};
    %pushi/vec4 6, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeAluOp (store_vec4_to_lval)
    %jmp T_0.15;
T_0.12 ;
    %vpi_call 5 92 "$display", "[ALU_DEC] andi" {0 0 0};
    %pushi/vec4 2, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeAluOp (store_vec4_to_lval)
    %jmp T_0.15;
T_0.13 ;
    %jmp T_0.15;
T_0.14 ;
    %load/vec4 v00000274fe1356c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %jmp T_0.18;
T_0.16 ;
    %jmp T_0.18;
T_0.17 ;
    %jmp T_0.18;
T_0.18 ;
    %pop/vec4 1;
    %jmp T_0.15;
T_0.15 ;
    %pop/vec4 1;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v00000274fe136480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.22, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %jmp T_0.27;
T_0.19 ;
    %load/vec4 v00000274fe1356c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %jmp T_0.30;
T_0.28 ;
    %vpi_call 5 134 "$display", "[ALU_DEC] add" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeAluOp (store_vec4_to_lval)
    %jmp T_0.30;
T_0.29 ;
    %vpi_call 5 141 "$display", "[ALU_DEC] sub" {0 0 0};
    %pushi/vec4 1, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeAluOp (store_vec4_to_lval)
    %jmp T_0.30;
T_0.30 ;
    %pop/vec4 1;
    %jmp T_0.27;
T_0.20 ;
    %jmp T_0.27;
T_0.21 ;
    %vpi_call 5 157 "$display", "[ALU_DEC] slt" {0 0 0};
    %pushi/vec4 5, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeAluOp (store_vec4_to_lval)
    %jmp T_0.27;
T_0.22 ;
    %jmp T_0.27;
T_0.23 ;
    %jmp T_0.27;
T_0.24 ;
    %load/vec4 v00000274fe1356c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_0.32, 6;
    %jmp T_0.33;
T_0.31 ;
    %jmp T_0.33;
T_0.32 ;
    %jmp T_0.33;
T_0.33 ;
    %pop/vec4 1;
    %jmp T_0.27;
T_0.25 ;
    %vpi_call 5 193 "$display", "[ALU_DEC] or" {0 0 0};
    %pushi/vec4 6, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeAluOp (store_vec4_to_lval)
    %jmp T_0.27;
T_0.26 ;
    %vpi_call 5 200 "$display", "[ALU_DEC] and" {0 0 0};
    %pushi/vec4 2, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeAluOp (store_vec4_to_lval)
    %jmp T_0.27;
T_0.27 ;
    %pop/vec4 1;
    %jmp T_0.6;
T_0.3 ;
    %vpi_call 5 209 "$display", "[ALU_DEC] jal jal jal jal jal jal" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeAluOp (store_vec4_to_lval)
    %jmp T_0.6;
T_0.4 ;
    %vpi_call 5 215 "$display", "[ALU_DEC] beq beq beq beq beq beq" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeAluOp (store_vec4_to_lval)
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %end;
S_00000274fe01f2b0 .scope function.vec4.s3, "decodeImmSrc" "decodeImmSrc" 5 229, 5 229 0, S_00000274fe0b6d20;
 .timescale -9 -9;
; Variable decodeImmSrc is vec4 return value of scope S_00000274fe01f2b0
v00000274fe136980_0 .var "funct3", 2 0;
v00000274fe135800_0 .var "funct7", 6 0;
v00000274fe136020_0 .var "opcode", 6 0;
TD_top_testbench.dut.rvmulti.ctr.decodeImmSrc ;
    %vpi_call 5 231 "$display", "decodeImmSrc() op: %b, funct3: %b, funct7: %b", v00000274fe1b2720_0, v00000274fe136980_0, v00000274fe135800_0 {0 0 0};
    %load/vec4 v00000274fe136020_0;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_1.34, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.35, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_1.36, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_1.37, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_1.38, 6;
    %vpi_call 5 424 "$display", "[decodeImmSrc] default" {0 0 0};
    %pushi/vec4 3, 3, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeImmSrc (store_vec4_to_lval)
    %jmp T_1.40;
T_1.34 ;
    %vpi_call 5 239 "$display", "[decodeImmSrc] lui" {0 0 0};
    %pushi/vec4 4, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeImmSrc (store_vec4_to_lval)
    %jmp T_1.40;
T_1.35 ;
    %load/vec4 v00000274fe136980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.41, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.42, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.43, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.44, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.45, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.46, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.47, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.48, 6;
    %jmp T_1.49;
T_1.41 ;
    %vpi_call 5 251 "$display", "[decodeImmSrc] addi" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeImmSrc (store_vec4_to_lval)
    %jmp T_1.49;
T_1.42 ;
    %vpi_call 5 258 "$display", "[decodeImmSrc] slti" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeImmSrc (store_vec4_to_lval)
    %jmp T_1.49;
T_1.43 ;
    %jmp T_1.49;
T_1.44 ;
    %vpi_call 5 271 "$display", "[decodeImmSrc] xori" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeImmSrc (store_vec4_to_lval)
    %jmp T_1.49;
T_1.45 ;
    %vpi_call 5 278 "$display", "[decodeImmSrc] ori" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeImmSrc (store_vec4_to_lval)
    %jmp T_1.49;
T_1.46 ;
    %vpi_call 5 285 "$display", "[decodeImmSrc] andi" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeImmSrc (store_vec4_to_lval)
    %jmp T_1.49;
T_1.47 ;
    %jmp T_1.49;
T_1.48 ;
    %load/vec4 v00000274fe135800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_1.50, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_1.51, 6;
    %jmp T_1.52;
T_1.50 ;
    %vpi_call 5 302 "$display", "[decodeImmSrc] srli" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeImmSrc (store_vec4_to_lval)
    %jmp T_1.52;
T_1.51 ;
    %vpi_call 5 309 "$display", "[decodeImmSrc] srai" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeImmSrc (store_vec4_to_lval)
    %jmp T_1.52;
T_1.52 ;
    %pop/vec4 1;
    %jmp T_1.49;
T_1.49 ;
    %pop/vec4 1;
    %jmp T_1.40;
T_1.36 ;
    %load/vec4 v00000274fe136980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.53, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.54, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.55, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.56, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.57, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.58, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.59, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.60, 6;
    %jmp T_1.61;
T_1.53 ;
    %load/vec4 v00000274fe135800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_1.62, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_1.63, 6;
    %jmp T_1.64;
T_1.62 ;
    %vpi_call 5 332 "$display", "[decodeImmSrc] add" {0 0 0};
    %pushi/vec4 7, 7, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeImmSrc (store_vec4_to_lval)
    %jmp T_1.64;
T_1.63 ;
    %vpi_call 5 339 "$display", "[decodeImmSrc] sub" {0 0 0};
    %pushi/vec4 7, 7, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeImmSrc (store_vec4_to_lval)
    %jmp T_1.64;
T_1.64 ;
    %pop/vec4 1;
    %jmp T_1.61;
T_1.54 ;
    %jmp T_1.61;
T_1.55 ;
    %vpi_call 5 356 "$display", "[decodeImmSrc] slt" {0 0 0};
    %pushi/vec4 7, 7, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeImmSrc (store_vec4_to_lval)
    %jmp T_1.61;
T_1.56 ;
    %jmp T_1.61;
T_1.57 ;
    %jmp T_1.61;
T_1.58 ;
    %load/vec4 v00000274fe135800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_1.65, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_1.66, 6;
    %jmp T_1.67;
T_1.65 ;
    %jmp T_1.67;
T_1.66 ;
    %jmp T_1.67;
T_1.67 ;
    %pop/vec4 1;
    %jmp T_1.61;
T_1.59 ;
    %vpi_call 5 396 "$display", "[decodeImmSrc] or" {0 0 0};
    %pushi/vec4 7, 7, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeImmSrc (store_vec4_to_lval)
    %jmp T_1.61;
T_1.60 ;
    %vpi_call 5 403 "$display", "[decodeImmSrc] and" {0 0 0};
    %pushi/vec4 7, 7, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeImmSrc (store_vec4_to_lval)
    %jmp T_1.61;
T_1.61 ;
    %pop/vec4 1;
    %jmp T_1.40;
T_1.37 ;
    %vpi_call 5 412 "$display", "[decodeImmSrc] jal jal jal jal jal jal" {0 0 0};
    %pushi/vec4 3, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeImmSrc (store_vec4_to_lval)
    %jmp T_1.40;
T_1.38 ;
    %vpi_call 5 418 "$display", "[decodeImmSrc] beq beq beq beq beq beq" {0 0 0};
    %pushi/vec4 2, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeImmSrc (store_vec4_to_lval)
    %jmp T_1.40;
T_1.40 ;
    %pop/vec4 1;
    %end;
S_00000274fe0408e0 .scope function.vec4.s8, "sum" "sum" 5 432, 5 432 0, S_00000274fe0b6d20;
 .timescale -9 -9;
v00000274fe136b60_0 .var "a", 7 0;
v00000274fe1359e0_0 .var "b", 7 0;
; Variable sum is vec4 return value of scope S_00000274fe0408e0
TD_top_testbench.dut.rvmulti.ctr.sum ;
    %load/vec4 v00000274fe136b60_0;
    %load/vec4 v00000274fe1359e0_0;
    %add;
    %ret/vec4 0, 0, 8;  Assign to sum (store_vec4_to_lval)
    %end;
S_00000274fe040a70 .scope module, "dp" "datapath" 4 64, 6 1 0, S_00000274fe0b6b90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /OUTPUT 7 "op";
    .port_info 3 /OUTPUT 7 "oldOp";
    .port_info 4 /OUTPUT 3 "funct3";
    .port_info 5 /OUTPUT 31 "funct7b5";
    .port_info 6 /OUTPUT 7 "funct7";
    .port_info 7 /OUTPUT 1 "Zero";
    .port_info 8 /OUTPUT 32 "PC";
    .port_info 9 /OUTPUT 32 "ReadData";
    .port_info 10 /INPUT 1 "PCWrite";
    .port_info 11 /INPUT 1 "AdrSrc";
    .port_info 12 /INPUT 1 "MemWrite";
    .port_info 13 /INPUT 1 "IRWrite";
    .port_info 14 /INPUT 2 "ResultSrc";
    .port_info 15 /INPUT 3 "ALUControl";
    .port_info 16 /INPUT 2 "ALUSrcB";
    .port_info 17 /INPUT 2 "ALUSrcA";
    .port_info 18 /INPUT 3 "ImmSrc";
    .port_info 19 /INPUT 1 "RegWrite";
    .port_info 20 /OUTPUT 32 "toggle_value";
v00000274fe1ba590_0 .net "ALUControl", 2 0, v00000274fe134e00_0;  alias, 1 drivers
v00000274fe1bb0d0_0 .net "ALUOut", 31 0, v00000274fe1b6a60_0;  1 drivers
v00000274fe1bb990_0 .net "ALUResult", 31 0, v00000274fe1b2a40_0;  1 drivers
v00000274fe1bab30_0 .net "ALUSrcA", 1 0, v00000274fe136700_0;  alias, 1 drivers
v00000274fe1bbc10_0 .net "ALUSrcB", 1 0, v00000274fe12c130_0;  alias, 1 drivers
v00000274fe1babd0_0 .net "AdrSrc", 0 0, v00000274fe12c450_0;  alias, 1 drivers
v00000274fe1bbe90_0 .net "IRWrite", 0 0, v00000274fe12b870_0;  alias, 1 drivers
v00000274fe1bbcb0_0 .net "ImmExt", 31 0, v00000274fe1b7780_0;  1 drivers
v00000274fe1bac70_0 .net "ImmSrc", 2 0, v00000274fe12b690_0;  alias, 1 drivers
v00000274fe1bbb70_0 .net "Instr", 31 0, v00000274fe1b2f40_0;  1 drivers
v00000274fe1bad10_0 .net "MemWrite", 0 0, v00000274fe12b730_0;  alias, 1 drivers
v00000274fe1bb3f0_0 .net "OldPC", 31 0, v00000274fe1b22c0_0;  1 drivers
v00000274fe1bbfd0_0 .net "PC", 31 0, v00000274fe1b7b40_0;  alias, 1 drivers
v00000274fe1ba450_0 .net "PCWrite", 0 0, v00000274fe12bd70_0;  alias, 1 drivers
v00000274fe1bc070_0 .net "RD1", 31 0, L_00000274fe1bf0f0;  1 drivers
v00000274fe1bb5d0_0 .net "RD2", 31 0, L_00000274fe1bf910;  1 drivers
v00000274fe1bb670_0 .net "ReadData", 31 0, v00000274fe1b6f60_0;  alias, 1 drivers
v00000274fe1bbd50_0 .net "RegWrite", 0 0, v00000274fe1b36c0_0;  alias, 1 drivers
v00000274fe1bbdf0_0 .net "Result", 31 0, v00000274fe1b7be0_0;  1 drivers
v00000274fe1ba3b0_0 .net "ResultSrc", 1 0, v00000274fe1b3940_0;  alias, 1 drivers
v00000274fe1ba270_0 .net "SrcA", 31 0, v00000274fe1bb7b0_0;  1 drivers
v00000274fe1bae50_0 .net "SrcB", 31 0, v00000274fe1bb8f0_0;  1 drivers
v00000274fe1bb210_0 .net "WriteData", 31 0, v00000274fe1b3c60_0;  1 drivers
v00000274fe1ba310_0 .net "Zero", 0 0, v00000274fe1b2ae0_0;  alias, 1 drivers
v00000274fe1ba770_0 .net "adr", 31 0, L_00000274fe1c0090;  1 drivers
v00000274fe1bb170_0 .net "clk", 0 0, v00000274fe1bf9b0_0;  alias, 1 drivers
v00000274fe1ba630_0 .net "data", 31 0, v00000274fe1b24a0_0;  1 drivers
v00000274fe1ba9f0_0 .net "funct3", 2 0, L_00000274fe1c0130;  alias, 1 drivers
v00000274fe1ba6d0_0 .net "funct7", 6 0, L_00000274fe1bec90;  alias, 1 drivers
v00000274fe1ba810_0 .net "funct7b5", 30 0, L_00000274fe1beb50;  alias, 1 drivers
v00000274fe1ba8b0_0 .net "oldOp", 6 0, L_00000274fe1bf7d0;  alias, 1 drivers
v00000274fe1bb490_0 .net "op", 6 0, L_00000274fe1bf730;  alias, 1 drivers
v00000274fe1baa90_0 .net "register_output_A", 31 0, v00000274fe1b31c0_0;  1 drivers
v00000274fe1bb2b0_0 .net "resetn", 0 0, L_00000274fe1bf050;  alias, 1 drivers
v00000274fe1ba950_0 .net "toggle_value", 31 0, v00000274fe1b71e0_0;  alias, 1 drivers
E_00000274fe143000 .event posedge, v00000274fe12b730_0;
L_00000274fe1bf730 .part v00000274fe1b6f60_0, 0, 7;
L_00000274fe1c0130 .part v00000274fe1b6f60_0, 12, 3;
L_00000274fe1beb50 .part v00000274fe1b6f60_0, 0, 31;
L_00000274fe1bec90 .part v00000274fe1b6f60_0, 25, 7;
L_00000274fe1bf7d0 .part v00000274fe1b2f40_0, 0, 7;
L_00000274fe1bfaf0 .part v00000274fe1b2f40_0, 15, 5;
L_00000274fe1bff50 .part v00000274fe1b2f40_0, 20, 5;
L_00000274fe1bf370 .part v00000274fe1b2f40_0, 7, 5;
L_00000274fe1bf410 .part v00000274fe1b2f40_0, 7, 25;
S_00000274fe0ac240 .scope module, "DataFF" "flopr" 6 85, 7 4 0, S_00000274fe040a70;
 .timescale -9 -9;
    .port_info 0 /INPUT 3 "id";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "resetn";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_00000274fe142500 .param/l "WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v00000274fe1b2cc0_0 .net "clk", 0 0, v00000274fe1bf9b0_0;  alias, 1 drivers
v00000274fe1b3d00_0 .net "d", 31 0, v00000274fe1b6f60_0;  alias, 1 drivers
L_00000274fe1c0330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000274fe1b3bc0_0 .net "id", 2 0, L_00000274fe1c0330;  1 drivers
v00000274fe1b24a0_0 .var "q", 31 0;
v00000274fe1b2e00_0 .net "resetn", 0 0, L_00000274fe1bf050;  alias, 1 drivers
E_00000274fe1427c0/0 .event negedge, v00000274fe1b2680_0;
E_00000274fe1427c0/1 .event posedge, v00000274fe1b2c20_0;
E_00000274fe1427c0 .event/or E_00000274fe1427c0/0, E_00000274fe1427c0/1;
S_00000274fe0ac3d0 .scope module, "Data_RD1" "flopr" 6 122, 7 4 0, S_00000274fe040a70;
 .timescale -9 -9;
    .port_info 0 /INPUT 3 "id";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "resetn";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_00000274fe1425c0 .param/l "WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v00000274fe1b40c0_0 .net "clk", 0 0, v00000274fe1bf9b0_0;  alias, 1 drivers
v00000274fe1b2220_0 .net "d", 31 0, L_00000274fe1bf0f0;  alias, 1 drivers
L_00000274fe1c05b8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v00000274fe1b3260_0 .net "id", 2 0, L_00000274fe1c05b8;  1 drivers
v00000274fe1b31c0_0 .var "q", 31 0;
v00000274fe1b29a0_0 .net "resetn", 0 0, L_00000274fe1bf050;  alias, 1 drivers
S_00000274fe0952d0 .scope module, "Data_RD2" "flopr" 6 123, 7 4 0, S_00000274fe040a70;
 .timescale -9 -9;
    .port_info 0 /INPUT 3 "id";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "resetn";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_00000274fe142800 .param/l "WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v00000274fe1b39e0_0 .net "clk", 0 0, v00000274fe1bf9b0_0;  alias, 1 drivers
v00000274fe1b38a0_0 .net "d", 31 0, L_00000274fe1bf910;  alias, 1 drivers
L_00000274fe1c0600 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v00000274fe1b4020_0 .net "id", 2 0, L_00000274fe1c0600;  1 drivers
v00000274fe1b3c60_0 .var "q", 31 0;
v00000274fe1b3da0_0 .net "resetn", 0 0, L_00000274fe1bf050;  alias, 1 drivers
S_00000274fe095460 .scope module, "InstrFF" "flopenr" 6 82, 8 2 0, S_00000274fe040a70;
 .timescale -9 -9;
    .port_info 0 /INPUT 3 "id";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "resetn";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 32 "d";
    .port_info 5 /OUTPUT 32 "q";
P_00000274fe143fc0 .param/l "WIDTH" 0 8 2, +C4<00000000000000000000000000100000>;
v00000274fe1b3a80_0 .net "clk", 0 0, v00000274fe1bf9b0_0;  alias, 1 drivers
v00000274fe1b2ea0_0 .net "d", 31 0, v00000274fe1b6f60_0;  alias, 1 drivers
v00000274fe1b3760_0 .net "en", 0 0, v00000274fe12b870_0;  alias, 1 drivers
L_00000274fe1c02e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v00000274fe1b3e40_0 .net "id", 2 0, L_00000274fe1c02e8;  1 drivers
v00000274fe1b2f40_0 .var "q", 31 0;
v00000274fe1b2b80_0 .net "resetn", 0 0, L_00000274fe1bf050;  alias, 1 drivers
S_00000274fe08d590 .scope module, "OldPCFF" "flopenr" 6 67, 8 2 0, S_00000274fe040a70;
 .timescale -9 -9;
    .port_info 0 /INPUT 3 "id";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "resetn";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 32 "d";
    .port_info 5 /OUTPUT 32 "q";
P_00000274fe143680 .param/l "WIDTH" 0 8 2, +C4<00000000000000000000000000100000>;
v00000274fe1b2900_0 .net "clk", 0 0, v00000274fe1bf9b0_0;  alias, 1 drivers
v00000274fe1b34e0_0 .net "d", 31 0, v00000274fe1b7b40_0;  alias, 1 drivers
v00000274fe1b27c0_0 .net "en", 0 0, v00000274fe12b870_0;  alias, 1 drivers
L_00000274fe1c0258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v00000274fe1b3ee0_0 .net "id", 2 0, L_00000274fe1c0258;  1 drivers
v00000274fe1b22c0_0 .var "q", 31 0;
v00000274fe1b2400_0 .net "resetn", 0 0, L_00000274fe1bf050;  alias, 1 drivers
S_00000274fe08d720 .scope module, "addrmux" "mux2" 6 75, 9 1 0, S_00000274fe040a70;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_00000274fe143900 .param/l "WIDTH" 0 9 1, +C4<00000000000000000000000000100000>;
v00000274fe1b3300_0 .net "d0", 31 0, v00000274fe1b7b40_0;  alias, 1 drivers
v00000274fe1b2540_0 .net "d1", 31 0, v00000274fe1b7be0_0;  alias, 1 drivers
v00000274fe1b25e0_0 .net "s", 0 0, v00000274fe12c450_0;  alias, 1 drivers
v00000274fe1b3b20_0 .net "y", 31 0, L_00000274fe1c0090;  alias, 1 drivers
L_00000274fe1c0090 .functor MUXZ 32, v00000274fe1b7b40_0, v00000274fe1b7be0_0, v00000274fe12c450_0, C4<>;
S_00000274fe08d060 .scope module, "alu" "alu" 6 141, 10 3 0, S_00000274fe040a70;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "Z";
P_00000274fe1442c0 .param/l "WIDTH" 0 10 3, +C4<00000000000000000000000000100000>;
v00000274fe1b33a0_0 .net "ALUControl", 2 0, v00000274fe134e00_0;  alias, 1 drivers
v00000274fe1b2a40_0 .var "ALUResult", 31 0;
v00000274fe1b2ae0_0 .var "Z", 0 0;
v00000274fe1b2fe0_0 .net "a_in", 31 0, v00000274fe1bb7b0_0;  alias, 1 drivers
v00000274fe1b3800_0 .net "b_in", 31 0, v00000274fe1bb8f0_0;  alias, 1 drivers
E_00000274fe143c40 .event anyedge, v00000274fe134e00_0, v00000274fe1b3800_0, v00000274fe1b2fe0_0;
S_00000274fe08d1f0 .scope module, "aluResult" "flopr" 6 143, 7 4 0, S_00000274fe040a70;
 .timescale -9 -9;
    .port_info 0 /INPUT 3 "id";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "resetn";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_00000274fe143cc0 .param/l "WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v00000274fe1b3440_0 .net "clk", 0 0, v00000274fe1bf9b0_0;  alias, 1 drivers
v00000274fe1b6740_0 .net "d", 31 0, v00000274fe1b2a40_0;  alias, 1 drivers
L_00000274fe1c06d8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v00000274fe1b76e0_0 .net "id", 2 0, L_00000274fe1c06d8;  1 drivers
v00000274fe1b6a60_0 .var "q", 31 0;
v00000274fe1b6420_0 .net "resetn", 0 0, L_00000274fe1bf050;  alias, 1 drivers
S_00000274fe1b8d40 .scope module, "ext" "extend" 6 129, 11 1 0, S_00000274fe040a70;
 .timescale -9 -9;
    .port_info 0 /INPUT 25 "instr";
    .port_info 1 /INPUT 3 "immsrc";
    .port_info 2 /OUTPUT 32 "immext";
v00000274fe1b7780_0 .var "immext", 31 0;
v00000274fe1b7e60_0 .net "immsrc", 2 0, v00000274fe12b690_0;  alias, 1 drivers
v00000274fe1b6560_0 .net "instr", 31 7, L_00000274fe1bf410;  1 drivers
E_00000274fe143580 .event anyedge, v00000274fe1b7780_0, v00000274fe12b690_0, v00000274fe1b6560_0;
S_00000274fe1b8890 .scope module, "pcreg" "flopenr" 6 72, 8 2 0, S_00000274fe040a70;
 .timescale -9 -9;
    .port_info 0 /INPUT 3 "id";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "resetn";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 32 "d";
    .port_info 5 /OUTPUT 32 "q";
P_00000274fe143e00 .param/l "WIDTH" 0 8 2, +C4<00000000000000000000000000100000>;
v00000274fe1b6b00_0 .net "clk", 0 0, v00000274fe1bf9b0_0;  alias, 1 drivers
v00000274fe1b6ba0_0 .net "d", 31 0, v00000274fe1b7be0_0;  alias, 1 drivers
v00000274fe1b6ec0_0 .net "en", 0 0, v00000274fe12bd70_0;  alias, 1 drivers
L_00000274fe1c02a0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000274fe1b7f00_0 .net "id", 2 0, L_00000274fe1c02a0;  1 drivers
v00000274fe1b7b40_0 .var "q", 31 0;
v00000274fe1b7aa0_0 .net "resetn", 0 0, L_00000274fe1bf050;  alias, 1 drivers
S_00000274fe1b8a20 .scope module, "ram" "ram" 6 60, 12 1 0, S_00000274fe040a70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 32 "a";
    .port_info 4 /INPUT 32 "wd";
    .port_info 5 /OUTPUT 32 "rd";
    .port_info 6 /OUTPUT 32 "toggle_value";
v00000274fe1b64c0 .array "RAM", 0 127, 31 0;
v00000274fe1b6600_0 .net "a", 31 0, L_00000274fe1c0090;  alias, 1 drivers
v00000274fe1b67e0_0 .net "clk", 0 0, v00000274fe1bf9b0_0;  alias, 1 drivers
v00000274fe1b6f60_0 .var "rd", 31 0;
v00000274fe1b7140_0 .net "resetn", 0 0, L_00000274fe1bf050;  alias, 1 drivers
v00000274fe1b71e0_0 .var "toggle_value", 31 0;
v00000274fe1b7640_0 .net "wd", 31 0, v00000274fe1b3c60_0;  alias, 1 drivers
v00000274fe1b6880_0 .net "we", 0 0, v00000274fe12b730_0;  alias, 1 drivers
S_00000274fe1b8ed0 .scope module, "resultmux" "mux3" 6 147, 13 1 0, S_00000274fe040a70;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_00000274fe143980 .param/l "WIDTH" 0 13 1, +C4<00000000000000000000000000100000>;
v00000274fe1b7460_0 .net "d0", 31 0, v00000274fe1b6a60_0;  alias, 1 drivers
v00000274fe1b7500_0 .net "d1", 31 0, v00000274fe1b24a0_0;  alias, 1 drivers
v00000274fe1b6d80_0 .net "d2", 31 0, v00000274fe1b2a40_0;  alias, 1 drivers
v00000274fe1b66a0_0 .net "s", 1 0, v00000274fe1b3940_0;  alias, 1 drivers
v00000274fe1b7be0_0 .var "y", 31 0;
E_00000274fe144240 .event anyedge, v00000274fe1b3940_0, v00000274fe1b2a40_0, v00000274fe1b24a0_0, v00000274fe1b6a60_0;
S_00000274fe1b8570 .scope module, "rf" "regfile" 6 105, 14 3 0, S_00000274fe040a70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "a1";
    .port_info 3 /INPUT 5 "a2";
    .port_info 4 /INPUT 5 "a3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v00000274fe1b7dc0_0 .net *"_ivl_0", 31 0, L_00000274fe1bfd70;  1 drivers
v00000274fe1b7fa0_0 .net *"_ivl_10", 6 0, L_00000274fe1be830;  1 drivers
L_00000274fe1c0408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000274fe1b78c0_0 .net *"_ivl_13", 1 0, L_00000274fe1c0408;  1 drivers
L_00000274fe1c0450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000274fe1b6920_0 .net/2u *"_ivl_14", 31 0, L_00000274fe1c0450;  1 drivers
v00000274fe1b75a0_0 .net *"_ivl_18", 31 0, L_00000274fe1bfeb0;  1 drivers
L_00000274fe1c0498 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000274fe1b7820_0 .net *"_ivl_21", 26 0, L_00000274fe1c0498;  1 drivers
L_00000274fe1c04e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000274fe1b7960_0 .net/2u *"_ivl_22", 31 0, L_00000274fe1c04e0;  1 drivers
v00000274fe1b8040_0 .net *"_ivl_24", 0 0, L_00000274fe1be650;  1 drivers
v00000274fe1b69c0_0 .net *"_ivl_26", 31 0, L_00000274fe1bea10;  1 drivers
v00000274fe1b7000_0 .net *"_ivl_28", 6 0, L_00000274fe1bf230;  1 drivers
L_00000274fe1c0378 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000274fe1b6c40_0 .net *"_ivl_3", 26 0, L_00000274fe1c0378;  1 drivers
L_00000274fe1c0528 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000274fe1b7c80_0 .net *"_ivl_31", 1 0, L_00000274fe1c0528;  1 drivers
L_00000274fe1c0570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000274fe1b6ce0_0 .net/2u *"_ivl_32", 31 0, L_00000274fe1c0570;  1 drivers
L_00000274fe1c03c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000274fe1b70a0_0 .net/2u *"_ivl_4", 31 0, L_00000274fe1c03c0;  1 drivers
v00000274fe1b80e0_0 .net *"_ivl_6", 0 0, L_00000274fe1bf870;  1 drivers
v00000274fe1b7a00_0 .net *"_ivl_8", 31 0, L_00000274fe1be3d0;  1 drivers
v00000274fe1b7320_0 .net "a1", 4 0, L_00000274fe1bfaf0;  1 drivers
v00000274fe1b7d20_0 .net "a2", 4 0, L_00000274fe1bff50;  1 drivers
v00000274fe1b6240_0 .net "a3", 4 0, L_00000274fe1bf370;  1 drivers
v00000274fe1b6e20_0 .net "clk", 0 0, v00000274fe1bf9b0_0;  alias, 1 drivers
v00000274fe1b62e0_0 .net "rd1", 31 0, L_00000274fe1bf0f0;  alias, 1 drivers
v00000274fe1b6380_0 .net "rd2", 31 0, L_00000274fe1bf910;  alias, 1 drivers
v00000274fe1b7280 .array "rf", 0 31, 31 0;
v00000274fe1b73c0_0 .net "wd3", 31 0, v00000274fe1b7be0_0;  alias, 1 drivers
v00000274fe1bc110_0 .net "we3", 0 0, v00000274fe1b36c0_0;  alias, 1 drivers
L_00000274fe1bfd70 .concat [ 5 27 0 0], L_00000274fe1bfaf0, L_00000274fe1c0378;
L_00000274fe1bf870 .cmp/ne 32, L_00000274fe1bfd70, L_00000274fe1c03c0;
L_00000274fe1be3d0 .array/port v00000274fe1b7280, L_00000274fe1be830;
L_00000274fe1be830 .concat [ 5 2 0 0], L_00000274fe1bfaf0, L_00000274fe1c0408;
L_00000274fe1bf0f0 .functor MUXZ 32, L_00000274fe1c0450, L_00000274fe1be3d0, L_00000274fe1bf870, C4<>;
L_00000274fe1bfeb0 .concat [ 5 27 0 0], L_00000274fe1bff50, L_00000274fe1c0498;
L_00000274fe1be650 .cmp/ne 32, L_00000274fe1bfeb0, L_00000274fe1c04e0;
L_00000274fe1bea10 .array/port v00000274fe1b7280, L_00000274fe1bf230;
L_00000274fe1bf230 .concat [ 5 2 0 0], L_00000274fe1bff50, L_00000274fe1c0528;
L_00000274fe1bf910 .functor MUXZ 32, L_00000274fe1c0570, L_00000274fe1bea10, L_00000274fe1be650, C4<>;
S_00000274fe1b9060 .scope module, "srcamux" "mux4" 6 135, 15 1 0, S_00000274fe040a70;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 32 "d3";
    .port_info 4 /INPUT 2 "s";
    .port_info 5 /OUTPUT 32 "y";
P_00000274fe143d00 .param/l "WIDTH" 0 15 1, +C4<00000000000000000000000000100000>;
v00000274fe1bbad0_0 .net "d0", 31 0, v00000274fe1b7b40_0;  alias, 1 drivers
v00000274fe1ba4f0_0 .net "d1", 31 0, v00000274fe1b22c0_0;  alias, 1 drivers
v00000274fe1bb710_0 .net "d2", 31 0, v00000274fe1b31c0_0;  alias, 1 drivers
L_00000274fe1c0648 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000274fe1bbf30_0 .net "d3", 31 0, L_00000274fe1c0648;  1 drivers
v00000274fe1bb530_0 .net "s", 1 0, v00000274fe136700_0;  alias, 1 drivers
v00000274fe1bb7b0_0 .var "y", 31 0;
E_00000274fe1435c0/0 .event anyedge, v00000274fe136700_0, v00000274fe1bbf30_0, v00000274fe1b31c0_0, v00000274fe1b22c0_0;
E_00000274fe1435c0/1 .event anyedge, v00000274fe12b550_0;
E_00000274fe1435c0 .event/or E_00000274fe1435c0/0, E_00000274fe1435c0/1;
S_00000274fe1b8250 .scope module, "srcbmux" "mux3" 6 137, 13 1 0, S_00000274fe040a70;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_00000274fe143600 .param/l "WIDTH" 0 13 1, +C4<00000000000000000000000000100000>;
v00000274fe1baf90_0 .net "d0", 31 0, v00000274fe1b3c60_0;  alias, 1 drivers
v00000274fe1bba30_0 .net "d1", 31 0, v00000274fe1b7780_0;  alias, 1 drivers
L_00000274fe1c0690 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000274fe1badb0_0 .net "d2", 31 0, L_00000274fe1c0690;  1 drivers
v00000274fe1bb850_0 .net "s", 1 0, v00000274fe12c130_0;  alias, 1 drivers
v00000274fe1bb8f0_0 .var "y", 31 0;
E_00000274fe143f40 .event anyedge, v00000274fe12c130_0, v00000274fe1badb0_0, v00000274fe1b7780_0, v00000274fe1b3c60_0;
S_00000274fe1b8bb0 .scope module, "urx" "uart_rx" 3 77, 16 15 0, S_00000274fe0c4ab0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "i_Clock";
    .port_info 1 /INPUT 1 "i_Rx_Serial";
    .port_info 2 /OUTPUT 1 "o_Rx_DV";
    .port_info 3 /OUTPUT 8 "o_Rx_Byte";
P_00000274fe08d380 .param/l "CLKS_PER_BIT" 0 16 16, +C4<00000000000000000000000001101000>;
P_00000274fe08d3b8 .param/l "s_CLEANUP" 0 16 28, C4<100>;
P_00000274fe08d3f0 .param/l "s_IDLE" 0 16 24, C4<000>;
P_00000274fe08d428 .param/l "s_RX_DATA_BITS" 0 16 26, C4<010>;
P_00000274fe08d460 .param/l "s_RX_START_BIT" 0 16 25, C4<001>;
P_00000274fe08d498 .param/l "s_RX_STOP_BIT" 0 16 27, C4<011>;
L_00000274fe152250 .functor BUFZ 1, v00000274fe1bc3c0_0, C4<0>, C4<0>, C4<0>;
L_00000274fe1523a0 .functor BUFZ 8, v00000274fe1bc820_0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000274fe1bcd20_0 .net "i_Clock", 0 0, v00000274fe1bf9b0_0;  alias, 1 drivers
v00000274fe1bd720_0 .net "i_Rx_Serial", 0 0, o00000274fe164748;  alias, 0 drivers
v00000274fe1bdd60_0 .net "o_Rx_Byte", 7 0, L_00000274fe1523a0;  alias, 1 drivers
v00000274fe1bd5e0_0 .net "o_Rx_DV", 0 0, L_00000274fe152250;  alias, 1 drivers
v00000274fe1bd9a0_0 .var "r_Bit_Index", 2 0;
v00000274fe1bcf00_0 .var "r_Clock_Count", 7 0;
v00000274fe1bc820_0 .var "r_Rx_Byte", 7 0;
v00000274fe1bc3c0_0 .var "r_Rx_DV", 0 0;
v00000274fe1bdea0_0 .var "r_Rx_Data", 0 0;
v00000274fe1bcb40_0 .var "r_Rx_Data_R", 0 0;
v00000274fe1bd7c0_0 .var "r_SM_Main", 2 0;
S_00000274fe1b8700 .scope module, "utx" "uart_tx" 3 60, 17 15 0, S_00000274fe0c4ab0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "i_Clock";
    .port_info 1 /INPUT 1 "i_Tx_DV";
    .port_info 2 /INPUT 8 "i_Tx_Byte";
    .port_info 3 /OUTPUT 1 "o_Tx_Active";
    .port_info 4 /OUTPUT 1 "o_Tx_Serial";
    .port_info 5 /OUTPUT 1 "o_Tx_Done";
P_00000274fe08d8b0 .param/l "CLKS_PER_BIT" 0 17 16, +C4<00000000000000000000000001101000>;
P_00000274fe08d8e8 .param/l "s_CLEANUP" 0 17 30, C4<100>;
P_00000274fe08d920 .param/l "s_IDLE" 0 17 26, C4<000>;
P_00000274fe08d958 .param/l "s_TX_DATA_BITS" 0 17 28, C4<010>;
P_00000274fe08d990 .param/l "s_TX_START_BIT" 0 17 27, C4<001>;
P_00000274fe08d9c8 .param/l "s_TX_STOP_BIT" 0 17 29, C4<011>;
L_00000274fe152800 .functor BUFZ 1, v00000274fe1bc500_0, C4<0>, C4<0>, C4<0>;
L_00000274fe152d40 .functor BUFZ 1, v00000274fe1bd180_0, C4<0>, C4<0>, C4<0>;
v00000274fe1bc5a0_0 .net "i_Clock", 0 0, v00000274fe1bf9b0_0;  alias, 1 drivers
v00000274fe1bc460_0 .net "i_Tx_Byte", 7 0, v00000274fe1be8d0_0;  1 drivers
v00000274fe1bd860_0 .net "i_Tx_DV", 0 0, v00000274fe1befb0_0;  1 drivers
v00000274fe1bdfe0_0 .net "o_Tx_Active", 0 0, L_00000274fe152800;  alias, 1 drivers
v00000274fe1bcbe0_0 .net "o_Tx_Done", 0 0, L_00000274fe152d40;  alias, 1 drivers
v00000274fe1be080_0 .var "o_Tx_Serial", 0 0;
v00000274fe1bc280_0 .var "r_Bit_Index", 2 0;
v00000274fe1bc8c0_0 .var "r_Clock_Count", 7 0;
v00000274fe1bd680_0 .var "r_SM_Main", 2 0;
v00000274fe1bc500_0 .var "r_Tx_Active", 0 0;
v00000274fe1bc640_0 .var "r_Tx_Data", 7 0;
v00000274fe1bd180_0 .var "r_Tx_Done", 0 0;
    .scope S_00000274fe1b8700;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000274fe1bd680_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000274fe1bc8c0_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000274fe1bc280_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000274fe1bc640_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000274fe1bd180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000274fe1bc500_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_00000274fe1b8700;
T_4 ;
    %wait E_00000274fe142480;
    %load/vec4 v00000274fe1bd680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000274fe1bd680_0, 0;
    %jmp T_4.6;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000274fe1be080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000274fe1bd180_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000274fe1bc8c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000274fe1bc280_0, 0;
    %load/vec4 v00000274fe1bd860_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.7, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000274fe1bc500_0, 0;
    %load/vec4 v00000274fe1bc460_0;
    %assign/vec4 v00000274fe1bc640_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000274fe1bd680_0, 0;
    %jmp T_4.8;
T_4.7 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000274fe1bd680_0, 0;
T_4.8 ;
    %jmp T_4.6;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000274fe1be080_0, 0;
    %load/vec4 v00000274fe1bc8c0_0;
    %pad/u 32;
    %cmpi/u 103, 0, 32;
    %jmp/0xz  T_4.9, 5;
    %load/vec4 v00000274fe1bc8c0_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000274fe1bc8c0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000274fe1bd680_0, 0;
    %jmp T_4.10;
T_4.9 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000274fe1bc8c0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000274fe1bd680_0, 0;
T_4.10 ;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v00000274fe1bc640_0;
    %load/vec4 v00000274fe1bc280_0;
    %part/u 1;
    %assign/vec4 v00000274fe1be080_0, 0;
    %load/vec4 v00000274fe1bc8c0_0;
    %pad/u 32;
    %cmpi/u 103, 0, 32;
    %jmp/0xz  T_4.11, 5;
    %load/vec4 v00000274fe1bc8c0_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000274fe1bc8c0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000274fe1bd680_0, 0;
    %jmp T_4.12;
T_4.11 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000274fe1bc8c0_0, 0;
    %load/vec4 v00000274fe1bc280_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_4.13, 5;
    %load/vec4 v00000274fe1bc280_0;
    %addi 1, 0, 3;
    %assign/vec4 v00000274fe1bc280_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000274fe1bd680_0, 0;
    %jmp T_4.14;
T_4.13 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000274fe1bc280_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000274fe1bd680_0, 0;
T_4.14 ;
T_4.12 ;
    %jmp T_4.6;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000274fe1be080_0, 0;
    %load/vec4 v00000274fe1bc8c0_0;
    %pad/u 32;
    %cmpi/u 103, 0, 32;
    %jmp/0xz  T_4.15, 5;
    %load/vec4 v00000274fe1bc8c0_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000274fe1bc8c0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000274fe1bd680_0, 0;
    %jmp T_4.16;
T_4.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000274fe1bd180_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000274fe1bc8c0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000274fe1bd680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000274fe1bc500_0, 0;
T_4.16 ;
    %jmp T_4.6;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000274fe1bd180_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000274fe1bd680_0, 0;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4;
    .scope S_00000274fe1b8bb0;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000274fe1bcb40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000274fe1bdea0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000274fe1bcf00_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000274fe1bd9a0_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000274fe1bc820_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000274fe1bc3c0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000274fe1bd7c0_0, 0, 3;
    %end;
    .thread T_5;
    .scope S_00000274fe1b8bb0;
T_6 ;
    %wait E_00000274fe142480;
    %load/vec4 v00000274fe1bd720_0;
    %assign/vec4 v00000274fe1bcb40_0, 0;
    %load/vec4 v00000274fe1bcb40_0;
    %assign/vec4 v00000274fe1bdea0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_00000274fe1b8bb0;
T_7 ;
    %wait E_00000274fe142480;
    %load/vec4 v00000274fe1bd7c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000274fe1bd7c0_0, 0;
    %jmp T_7.6;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000274fe1bc3c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000274fe1bcf00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000274fe1bd9a0_0, 0;
    %load/vec4 v00000274fe1bdea0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.7, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000274fe1bd7c0_0, 0;
    %jmp T_7.8;
T_7.7 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000274fe1bd7c0_0, 0;
T_7.8 ;
    %jmp T_7.6;
T_7.1 ;
    %load/vec4 v00000274fe1bcf00_0;
    %pad/u 32;
    %cmpi/e 51, 0, 32;
    %jmp/0xz  T_7.9, 4;
    %load/vec4 v00000274fe1bdea0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.11, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000274fe1bcf00_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000274fe1bd7c0_0, 0;
    %jmp T_7.12;
T_7.11 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000274fe1bd7c0_0, 0;
T_7.12 ;
    %jmp T_7.10;
T_7.9 ;
    %load/vec4 v00000274fe1bcf00_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000274fe1bcf00_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000274fe1bd7c0_0, 0;
T_7.10 ;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v00000274fe1bcf00_0;
    %pad/u 32;
    %cmpi/u 103, 0, 32;
    %jmp/0xz  T_7.13, 5;
    %load/vec4 v00000274fe1bcf00_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000274fe1bcf00_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000274fe1bd7c0_0, 0;
    %jmp T_7.14;
T_7.13 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000274fe1bcf00_0, 0;
    %load/vec4 v00000274fe1bdea0_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v00000274fe1bd9a0_0;
    %assign/vec4/off/d v00000274fe1bc820_0, 4, 5;
    %load/vec4 v00000274fe1bd9a0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_7.15, 5;
    %load/vec4 v00000274fe1bd9a0_0;
    %addi 1, 0, 3;
    %assign/vec4 v00000274fe1bd9a0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000274fe1bd7c0_0, 0;
    %jmp T_7.16;
T_7.15 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000274fe1bd9a0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000274fe1bd7c0_0, 0;
T_7.16 ;
T_7.14 ;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v00000274fe1bcf00_0;
    %pad/u 32;
    %cmpi/u 103, 0, 32;
    %jmp/0xz  T_7.17, 5;
    %load/vec4 v00000274fe1bcf00_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000274fe1bcf00_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000274fe1bd7c0_0, 0;
    %jmp T_7.18;
T_7.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000274fe1bc3c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000274fe1bcf00_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000274fe1bd7c0_0, 0;
T_7.18 ;
    %jmp T_7.6;
T_7.4 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000274fe1bd7c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000274fe1bc3c0_0, 0;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7;
    .scope S_00000274fe0b6d20;
T_8 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000274fe1b3080_0, 0, 5;
    %end;
    .thread T_8;
    .scope S_00000274fe0b6d20;
T_9 ;
    %wait E_00000274fe142480;
    %load/vec4 v00000274fe1b2680_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %vpi_call 5 517 "$display", "[controller] next state" {0 0 0};
    %load/vec4 v00000274fe1b3620_0;
    %store/vec4 v00000274fe1b3080_0, 0, 5;
    %jmp T_9.1;
T_9.0 ;
    %vpi_call 5 522 "$display", "[controller] Resetting." {0 0 0};
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000274fe1b3080_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000274fe12bd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000274fe12c450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000274fe12b730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000274fe12b870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000274fe1b36c0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000274fe12b690_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000274fe136700_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000274fe12c130_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000274fe134e00_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000274fe1b3940_0, 0, 2;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000274fe0b6d20;
T_10 ;
    %wait E_00000274fe142d00;
    %load/vec4 v00000274fe1b3080_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %vpi_call 5 873 "$display", "[CTRL.OUTPUT.?] No case in always @(current_state) current_state = %d", v00000274fe1b3080_0 {0 0 0};
    %jmp T_10.15;
T_10.0 ;
    %vpi_call 5 574 "$display", "\000" {0 0 0};
    %vpi_call 5 575 "$display", "\000" {0 0 0};
    %vpi_call 5 576 "$display", "[CTRL.OUTPUT.FETCH_STATE_1] op: %b, oldOp: %b, funct3: %b, funct7: %b", v00000274fe1b2720_0, v00000274fe1b2860_0, v00000274fe1b3f80_0, v00000274fe1b2d60_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000274fe12bd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000274fe12c450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000274fe12b730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000274fe12b870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000274fe1b36c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000274fe136700_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000274fe12c130_0, 0, 2;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v00000274fe12b690_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000274fe134e00_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000274fe1b3940_0, 0, 2;
    %jmp T_10.15;
T_10.1 ;
    %vpi_call 5 598 "$display", "\000" {0 0 0};
    %vpi_call 5 599 "$display", "\000" {0 0 0};
    %vpi_call 5 600 "$display", "[CTRL.OUTPUT.DECODE_STATE] op: %b, funct3: %b, funct7: %b", v00000274fe1b2720_0, v00000274fe1b3f80_0, v00000274fe1b2d60_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000274fe12bd70_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000274fe136700_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000274fe12c130_0, 0, 2;
    %load/vec4 v00000274fe1b2720_0;
    %load/vec4 v00000274fe1b3f80_0;
    %load/vec4 v00000274fe1b2d60_0;
    %store/vec4 v00000274fe1356c0_0, 0, 7;
    %store/vec4 v00000274fe136480_0, 0, 3;
    %store/vec4 v00000274fe136340_0, 0, 7;
    %callf/vec4 TD_top_testbench.dut.rvmulti.ctr.decodeAluOp, S_00000274fe01f120;
    %store/vec4 v00000274fe134e00_0, 0, 3;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v00000274fe1b3940_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000274fe12c450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000274fe1b36c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000274fe12b730_0, 0, 1;
    %load/vec4 v00000274fe1b2720_0;
    %load/vec4 v00000274fe1b3f80_0;
    %load/vec4 v00000274fe1b2d60_0;
    %store/vec4 v00000274fe135800_0, 0, 7;
    %store/vec4 v00000274fe136980_0, 0, 3;
    %store/vec4 v00000274fe136020_0, 0, 7;
    %callf/vec4 TD_top_testbench.dut.rvmulti.ctr.decodeImmSrc, S_00000274fe01f2b0;
    %store/vec4 v00000274fe12b690_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000274fe12b870_0, 0, 1;
    %jmp T_10.15;
T_10.2 ;
    %vpi_call 5 622 "$display", "\000" {0 0 0};
    %vpi_call 5 623 "$display", "\000" {0 0 0};
    %vpi_call 5 624 "$display", "[CTRL.OUTPUT.MemAddrState] op: %b, oldOp: %b, funct3: %b, funct7: %b", v00000274fe1b2720_0, v00000274fe1b2860_0, v00000274fe1b3f80_0, v00000274fe1b2d60_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000274fe12bd70_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000274fe136700_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000274fe12c130_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000274fe134e00_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000274fe1b3940_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000274fe12c450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000274fe1b36c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000274fe12b730_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000274fe12b690_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000274fe12b870_0, 0, 1;
    %jmp T_10.15;
T_10.3 ;
    %vpi_call 5 643 "$display", "\000" {0 0 0};
    %vpi_call 5 644 "$display", "\000" {0 0 0};
    %vpi_call 5 645 "$display", "[CTRL.OUTPUT.MemReadState] op: %b, oldOp: %b, funct3: %b, funct7: %b", v00000274fe1b2720_0, v00000274fe1b2860_0, v00000274fe1b3f80_0, v00000274fe1b2d60_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000274fe12bd70_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000274fe1b3940_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000274fe12c450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000274fe1b36c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000274fe12b730_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000274fe12b690_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000274fe12b870_0, 0, 1;
    %jmp T_10.15;
T_10.4 ;
    %vpi_call 5 662 "$display", "\000" {0 0 0};
    %vpi_call 5 663 "$display", "\000" {0 0 0};
    %vpi_call 5 664 "$display", "[CTRL.OUTPUT.MemWBState] op: %b, oldOp: %b, funct3: %b, funct7: %b", v00000274fe1b2720_0, v00000274fe1b2860_0, v00000274fe1b3f80_0, v00000274fe1b2d60_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000274fe12bd70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000274fe136700_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000274fe12c130_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000274fe134e00_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000274fe1b3940_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000274fe12c450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000274fe1b36c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000274fe12b730_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000274fe12b690_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000274fe12b870_0, 0, 1;
    %jmp T_10.15;
T_10.5 ;
    %vpi_call 5 683 "$display", "\000" {0 0 0};
    %vpi_call 5 684 "$display", "\000" {0 0 0};
    %vpi_call 5 685 "$display", "[CTRL.OUTPUT.MemWriteState] op: %b, oldOp: %b, funct3: %b, funct7: %b", v00000274fe1b2720_0, v00000274fe1b2860_0, v00000274fe1b3f80_0, v00000274fe1b2d60_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000274fe12bd70_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000274fe1b3940_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000274fe12c450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000274fe1b36c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000274fe12b730_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000274fe12b690_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000274fe12b870_0, 0, 1;
    %jmp T_10.15;
T_10.6 ;
    %vpi_call 5 703 "$display", "\000" {0 0 0};
    %vpi_call 5 704 "$display", "\000" {0 0 0};
    %vpi_call 5 705 "$display", "[CTRL.OUTPUT.ExecuteRState] op: %b, funct3: %b, funct7: %b", v00000274fe1b2720_0, v00000274fe1b3f80_0, v00000274fe1b2d60_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000274fe12bd70_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000274fe136700_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000274fe12c130_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000274fe1b3940_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000274fe12c450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000274fe1b36c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000274fe12b730_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000274fe12b690_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000274fe12b870_0, 0, 1;
    %jmp T_10.15;
T_10.7 ;
    %vpi_call 5 721 "$display", "\000" {0 0 0};
    %vpi_call 5 722 "$display", "\000" {0 0 0};
    %vpi_call 5 723 "$display", "[CTRL.OUTPUT.ALUWB_STATE]" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000274fe12bd70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000274fe136700_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000274fe12c130_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000274fe134e00_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000274fe1b3940_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000274fe12c450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000274fe1b36c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000274fe12b730_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000274fe12b690_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000274fe12b870_0, 0, 1;
    %jmp T_10.15;
T_10.8 ;
    %vpi_call 5 740 "$display", "\000" {0 0 0};
    %vpi_call 5 741 "$display", "\000" {0 0 0};
    %vpi_call 5 743 "$display", "[CTRL.OUTPUT.EXECUTEI_STATE]" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000274fe12bd70_0, 0, 1;
    %load/vec4 v00000274fe136700_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_10.16, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000274fe136700_0, 0, 2;
    %jmp T_10.17;
T_10.16 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000274fe136700_0, 0, 2;
T_10.17 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000274fe12c130_0, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000274fe1b3940_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000274fe12c450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000274fe1b36c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000274fe12b730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000274fe12b870_0, 0, 1;
    %jmp T_10.15;
T_10.9 ;
    %vpi_call 5 784 "$display", "\000" {0 0 0};
    %vpi_call 5 785 "$display", "\000" {0 0 0};
    %vpi_call 5 786 "$display", "[CTRL.OUTPUT.JALState]" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000274fe12bd70_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000274fe12c450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000274fe12b730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000274fe12b870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000274fe1b36c0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000274fe136700_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000274fe12c130_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000274fe12b690_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000274fe134e00_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000274fe1b3940_0, 0, 2;
    %jmp T_10.15;
T_10.10 ;
    %vpi_call 5 803 "$display", "\000" {0 0 0};
    %vpi_call 5 804 "$display", "\000" {0 0 0};
    %vpi_call 5 805 "$display", "[CTRL.OUTPUT.BEQ_STATE]" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000274fe12bd70_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000274fe136700_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000274fe12c130_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000274fe134e00_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000274fe1b3940_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000274fe12c450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000274fe1b36c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000274fe12b730_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000274fe12b690_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000274fe12b870_0, 0, 1;
    %jmp T_10.15;
T_10.11 ;
    %vpi_call 5 822 "$display", "\000" {0 0 0};
    %vpi_call 5 823 "$display", "\000" {0 0 0};
    %vpi_call 5 824 "$display", "[CTRL.OUTPUT.BRANCH_TAKEN_CHECK]" {0 0 0};
    %load/vec4 v00000274fe1b2360_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.18, 4;
    %vpi_call 5 828 "$display", "[CTRL.OUTPUT.BEQ_STATE] Branch taken. Zero: %d", v00000274fe1b2360_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000274fe12bd70_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000274fe136700_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000274fe12c130_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000274fe134e00_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000274fe1b3940_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000274fe12c450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000274fe1b36c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000274fe12b730_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000274fe12b690_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000274fe12b870_0, 0, 1;
    %jmp T_10.19;
T_10.18 ;
    %vpi_call 5 843 "$display", "[CTRL.OUTPUT.BEQ_STATE] Branch NOT taken" {0 0 0};
T_10.19 ;
    %jmp T_10.15;
T_10.12 ;
    %vpi_call 5 850 "$display", "\000" {0 0 0};
    %vpi_call 5 851 "$display", "\000" {0 0 0};
    %vpi_call 5 852 "$display", "[CTRL.OUTPUT.LUI_STATE]" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000274fe12bd70_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000274fe136700_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000274fe12c130_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000274fe134e00_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000274fe1b3940_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000274fe12c450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000274fe1b36c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000274fe12b730_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000274fe12b690_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000274fe12b870_0, 0, 1;
    %jmp T_10.15;
T_10.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000274fe12b870_0, 0, 1;
    %jmp T_10.15;
T_10.15 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000274fe0b6d20;
T_11 ;
    %wait E_00000274fe142cc0;
    %load/vec4 v00000274fe1b3080_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %vpi_call 5 1050 "$display", "[controller] default goto default -> ErrorState" {0 0 0};
    %pushi/vec4 15, 0, 5;
    %store/vec4 v00000274fe1b3620_0, 0, 5;
    %jmp T_11.14;
T_11.0 ;
    %vpi_call 5 905 "$display", "[controller] goto FetchState_1 -> DecodeState" {0 0 0};
    %pushi/vec4 3, 0, 5;
    %store/vec4 v00000274fe1b3620_0, 0, 5;
    %jmp T_11.14;
T_11.1 ;
    %vpi_call 5 915 "$display", "[controller DecodeState] op: %b", v00000274fe1b2720_0 {0 0 0};
    %load/vec4 v00000274fe1b2720_0;
    %cmpi/e 3, 0, 7;
    %jmp/1 T_11.17, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000274fe1b2720_0;
    %cmpi/e 35, 0, 7;
    %flag_or 4, 8;
T_11.17;
    %jmp/0xz  T_11.15, 4;
    %vpi_call 5 918 "$display", "[controller] goto DecodeState -> MemAddrState" {0 0 0};
    %pushi/vec4 4, 0, 5;
    %store/vec4 v00000274fe1b3620_0, 0, 5;
    %jmp T_11.16;
T_11.15 ;
    %load/vec4 v00000274fe1b2720_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_11.18, 4;
    %vpi_call 5 923 "$display", "[controller] goto DecodeState -> ExecuteRState" {0 0 0};
    %pushi/vec4 8, 0, 5;
    %store/vec4 v00000274fe1b3620_0, 0, 5;
    %jmp T_11.19;
T_11.18 ;
    %load/vec4 v00000274fe1b2720_0;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_11.20, 4;
    %vpi_call 5 928 "$display", "[controller] goto DecodeState -> ExecuteIState" {0 0 0};
    %pushi/vec4 10, 0, 5;
    %store/vec4 v00000274fe1b3620_0, 0, 5;
    %jmp T_11.21;
T_11.20 ;
    %load/vec4 v00000274fe1b2720_0;
    %cmpi/e 111, 0, 7;
    %jmp/0xz  T_11.22, 4;
    %vpi_call 5 933 "$display", "[controller] goto DecodeState -> JALState" {0 0 0};
    %pushi/vec4 11, 0, 5;
    %store/vec4 v00000274fe1b3620_0, 0, 5;
    %jmp T_11.23;
T_11.22 ;
    %load/vec4 v00000274fe1b2720_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_11.24, 4;
    %vpi_call 5 938 "$display", "[controller] goto DecodeState -> BEQState" {0 0 0};
    %pushi/vec4 12, 0, 5;
    %store/vec4 v00000274fe1b3620_0, 0, 5;
    %jmp T_11.25;
T_11.24 ;
    %load/vec4 v00000274fe1b2720_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_11.26, 4;
    %vpi_call 5 943 "$display", "[controller] goto DecodeState -> FetchState_1 for nop" {0 0 0};
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000274fe1b3620_0, 0, 5;
    %jmp T_11.27;
T_11.26 ;
    %load/vec4 v00000274fe1b2720_0;
    %cmpi/e 55, 0, 7;
    %jmp/0xz  T_11.28, 4;
    %vpi_call 5 948 "$display", "[controller] goto DecodeState -> LuiState for lui" {0 0 0};
    %pushi/vec4 14, 0, 5;
    %store/vec4 v00000274fe1b3620_0, 0, 5;
    %jmp T_11.29;
T_11.28 ;
    %vpi_call 5 953 "$display", "[controller] goto DecodeState -> ErrorState" {0 0 0};
    %pushi/vec4 15, 0, 5;
    %store/vec4 v00000274fe1b3620_0, 0, 5;
T_11.29 ;
T_11.27 ;
T_11.25 ;
T_11.23 ;
T_11.21 ;
T_11.19 ;
T_11.16 ;
    %jmp T_11.14;
T_11.2 ;
    %load/vec4 v00000274fe1b2860_0;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_11.30, 4;
    %vpi_call 5 963 "$display", "[controller] goto MemAddrState -> MemReadState" {0 0 0};
    %pushi/vec4 5, 0, 5;
    %store/vec4 v00000274fe1b3620_0, 0, 5;
    %jmp T_11.31;
T_11.30 ;
    %load/vec4 v00000274fe1b2860_0;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_11.32, 4;
    %vpi_call 5 968 "$display", "[controller] goto MemAddrState -> MemWriteState" {0 0 0};
    %pushi/vec4 7, 0, 5;
    %store/vec4 v00000274fe1b3620_0, 0, 5;
    %jmp T_11.33;
T_11.32 ;
    %vpi_call 5 973 "$display", "[controller] goto MemAddrState -> ErrorState" {0 0 0};
    %pushi/vec4 15, 0, 5;
    %store/vec4 v00000274fe1b3620_0, 0, 5;
T_11.33 ;
T_11.31 ;
    %jmp T_11.14;
T_11.3 ;
    %vpi_call 5 981 "$display", "[controller] goto MemReadState -> MemWBState" {0 0 0};
    %pushi/vec4 6, 0, 5;
    %store/vec4 v00000274fe1b3620_0, 0, 5;
    %jmp T_11.14;
T_11.4 ;
    %vpi_call 5 988 "$display", "[controller] goto MemWBState -> FetchState_1" {0 0 0};
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000274fe1b3620_0, 0, 5;
    %jmp T_11.14;
T_11.5 ;
    %vpi_call 5 995 "$display", "[controller] goto MemWriteState -> FetchState_1" {0 0 0};
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000274fe1b3620_0, 0, 5;
    %jmp T_11.14;
T_11.6 ;
    %vpi_call 5 1002 "$display", "[controller] goto ExecuteRState -> ALUWriteBackState" {0 0 0};
    %pushi/vec4 9, 0, 5;
    %store/vec4 v00000274fe1b3620_0, 0, 5;
    %jmp T_11.14;
T_11.7 ;
    %vpi_call 5 1009 "$display", "[controller] goto ALUWriteBackState -> FetchState_1" {0 0 0};
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000274fe1b3620_0, 0, 5;
    %jmp T_11.14;
T_11.8 ;
    %vpi_call 5 1016 "$display", "[controller] goto ExecuteIState -> ALUWriteBackState" {0 0 0};
    %pushi/vec4 9, 0, 5;
    %store/vec4 v00000274fe1b3620_0, 0, 5;
    %jmp T_11.14;
T_11.9 ;
    %vpi_call 5 1023 "$display", "[controller] goto JALState -> ALUWriteBackState" {0 0 0};
    %pushi/vec4 9, 0, 5;
    %store/vec4 v00000274fe1b3620_0, 0, 5;
    %jmp T_11.14;
T_11.10 ;
    %vpi_call 5 1030 "$display", "[controller] goto BEQState -> BRANCH_TAKEN_CHECK." {0 0 0};
    %pushi/vec4 13, 0, 5;
    %store/vec4 v00000274fe1b3620_0, 0, 5;
    %jmp T_11.14;
T_11.11 ;
    %vpi_call 5 1037 "$display", "[controller] goto BRANCH_TAKEN_CHECK -> FetchState_1." {0 0 0};
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000274fe1b3620_0, 0, 5;
    %jmp T_11.14;
T_11.12 ;
    %vpi_call 5 1044 "$display", "[controller] goto LUI_STATE -> ExecuteIState." {0 0 0};
    %pushi/vec4 10, 0, 5;
    %store/vec4 v00000274fe1b3620_0, 0, 5;
    %jmp T_11.14;
T_11.14 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000274fe1b8a20;
T_12 ;
    %wait E_00000274fe1427c0;
    %load/vec4 v00000274fe1b7140_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %pushi/vec4 659, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000274fe1b64c0, 4, 0;
    %pushi/vec4 787, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000274fe1b64c0, 4, 0;
    %pushi/vec4 1000375, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000274fe1b64c0, 4, 0;
    %pushi/vec4 603161491, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000274fe1b64c0, 4, 0;
    %pushi/vec4 7505507, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000274fe1b64c0, 4, 0;
    %pushi/vec4 1213075, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000274fe1b64c0, 4, 0;
    %pushi/vec4 4288671855, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000274fe1b64c0, 4, 0;
    %pushi/vec4 62923523, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000274fe1b64c0, 4, 0;
    %pushi/vec4 1262355, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000274fe1b64c0, 4, 0;
    %pushi/vec4 39857699, 0, 32;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000274fe1b64c0, 4, 0;
    %pushi/vec4 4255117423, 0, 32;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000274fe1b64c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000274fe1b64c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000274fe1b64c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000274fe1b64c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000274fe1b64c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 60, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000274fe1b64c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000274fe1b64c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 68, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000274fe1b64c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 72, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000274fe1b64c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 76, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000274fe1b64c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000274fe1b64c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000274fe1b64c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 88, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000274fe1b64c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 92, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000274fe1b64c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000274fe1b64c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 100, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000274fe1b64c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 104, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000274fe1b64c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 108, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000274fe1b64c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000274fe1b64c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 116, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000274fe1b64c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 120, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000274fe1b64c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 124, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000274fe1b64c0, 4, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000274fe1b8a20;
T_13 ;
    %wait E_00000274fe142480;
    %load/vec4 v00000274fe1b6880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %vpi_call 12 193 "$display", "[RAM] Writing wd: 0x%0h, address: 0x%0h", v00000274fe1b7640_0, v00000274fe1b6600_0 {0 0 0};
    %load/vec4 v00000274fe1b7640_0;
    %ix/getv 3, v00000274fe1b6600_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000274fe1b64c0, 0, 4;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_00000274fe1b8a20;
T_14 ;
    %wait E_00000274fe142480;
    %ix/getv 4, v00000274fe1b6600_0;
    %load/vec4a v00000274fe1b64c0, 4;
    %store/vec4 v00000274fe1b6f60_0, 0, 32;
    %ix/load 4, 60, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000274fe1b64c0, 4;
    %store/vec4 v00000274fe1b71e0_0, 0, 32;
    %vpi_call 12 204 "$display", "[RAM] WriteEnable: %d, Address: 0x%08h, WriteData: 0x%08h, ReadData: 0x%08h", v00000274fe1b6880_0, v00000274fe1b6600_0, v00000274fe1b7640_0, v00000274fe1b6f60_0 {0 0 0};
    %jmp T_14;
    .thread T_14;
    .scope S_00000274fe08d590;
T_15 ;
    %wait E_00000274fe1427c0;
    %load/vec4 v00000274fe1b2400_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %vpi_call 8 20 "$display", "[flopenr %d] reset", v00000274fe1b3ee0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000274fe1b22c0_0, 0, 32;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000274fe1b27c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v00000274fe1b3ee0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_15.4, 4;
    %vpi_call 8 28 "$display", "[flopenr CurrPC] q:0x%08h <- d:0x%08h", v00000274fe1b22c0_0, v00000274fe1b34e0_0 {0 0 0};
T_15.4 ;
    %load/vec4 v00000274fe1b3ee0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_15.6, 4;
    %vpi_call 8 33 "$display", "[flopenr OldPC] q:0x%08h <- d:0x%08h", v00000274fe1b22c0_0, v00000274fe1b34e0_0 {0 0 0};
T_15.6 ;
    %load/vec4 v00000274fe1b3ee0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_15.8, 4;
    %vpi_call 8 38 "$display", "[flopenr Instr] q:0x%08h <- d:0x%08h", v00000274fe1b22c0_0, v00000274fe1b34e0_0 {0 0 0};
T_15.8 ;
    %load/vec4 v00000274fe1b34e0_0;
    %assign/vec4 v00000274fe1b22c0_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00000274fe1b8890;
T_16 ;
    %wait E_00000274fe1427c0;
    %load/vec4 v00000274fe1b7aa0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %vpi_call 8 20 "$display", "[flopenr %d] reset", v00000274fe1b7f00_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000274fe1b7b40_0, 0, 32;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v00000274fe1b6ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v00000274fe1b7f00_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_16.4, 4;
    %vpi_call 8 28 "$display", "[flopenr CurrPC] q:0x%08h <- d:0x%08h", v00000274fe1b7b40_0, v00000274fe1b6ba0_0 {0 0 0};
T_16.4 ;
    %load/vec4 v00000274fe1b7f00_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_16.6, 4;
    %vpi_call 8 33 "$display", "[flopenr OldPC] q:0x%08h <- d:0x%08h", v00000274fe1b7b40_0, v00000274fe1b6ba0_0 {0 0 0};
T_16.6 ;
    %load/vec4 v00000274fe1b7f00_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_16.8, 4;
    %vpi_call 8 38 "$display", "[flopenr Instr] q:0x%08h <- d:0x%08h", v00000274fe1b7b40_0, v00000274fe1b6ba0_0 {0 0 0};
T_16.8 ;
    %load/vec4 v00000274fe1b6ba0_0;
    %assign/vec4 v00000274fe1b7b40_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000274fe095460;
T_17 ;
    %wait E_00000274fe1427c0;
    %load/vec4 v00000274fe1b2b80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.0, 4;
    %vpi_call 8 20 "$display", "[flopenr %d] reset", v00000274fe1b3e40_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000274fe1b2f40_0, 0, 32;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v00000274fe1b3760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v00000274fe1b3e40_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_17.4, 4;
    %vpi_call 8 28 "$display", "[flopenr CurrPC] q:0x%08h <- d:0x%08h", v00000274fe1b2f40_0, v00000274fe1b2ea0_0 {0 0 0};
T_17.4 ;
    %load/vec4 v00000274fe1b3e40_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_17.6, 4;
    %vpi_call 8 33 "$display", "[flopenr OldPC] q:0x%08h <- d:0x%08h", v00000274fe1b2f40_0, v00000274fe1b2ea0_0 {0 0 0};
T_17.6 ;
    %load/vec4 v00000274fe1b3e40_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_17.8, 4;
    %vpi_call 8 38 "$display", "[flopenr Instr] q:0x%08h <- d:0x%08h", v00000274fe1b2f40_0, v00000274fe1b2ea0_0 {0 0 0};
T_17.8 ;
    %load/vec4 v00000274fe1b2ea0_0;
    %assign/vec4 v00000274fe1b2f40_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_00000274fe0ac240;
T_18 ;
    %wait E_00000274fe1427c0;
    %load/vec4 v00000274fe1b2e00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.0, 4;
    %vpi_call 7 16 "$display", "[FLOPR]" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000274fe1b24a0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %vpi_call 7 22 "$display", "[FLOPR]" {0 0 0};
    %load/vec4 v00000274fe1b3bc0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_18.2, 4;
    %vpi_call 7 26 "$display", "[FLOPR data] q:0x%08h <- d:0x%08h", v00000274fe1b24a0_0, v00000274fe1b3d00_0 {0 0 0};
T_18.2 ;
    %load/vec4 v00000274fe1b3bc0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_18.4, 4;
    %vpi_call 7 31 "$display", "[FLOPR RD1] q:0x%08h <- d:0x%08h", v00000274fe1b24a0_0, v00000274fe1b3d00_0 {0 0 0};
T_18.4 ;
    %load/vec4 v00000274fe1b3bc0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_18.6, 4;
    %vpi_call 7 36 "$display", "[FLOPR RD2] q:0x%08h <- d:0x%08h", v00000274fe1b24a0_0, v00000274fe1b3d00_0 {0 0 0};
T_18.6 ;
    %load/vec4 v00000274fe1b3bc0_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_18.8, 4;
    %vpi_call 7 41 "$display", "[FLOPR ALUOut] q:0x%08h <- d:0x%08h", v00000274fe1b24a0_0, v00000274fe1b3d00_0 {0 0 0};
T_18.8 ;
    %load/vec4 v00000274fe1b3d00_0;
    %assign/vec4 v00000274fe1b24a0_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_00000274fe1b8570;
T_19 ;
    %wait E_00000274fe142480;
    %load/vec4 v00000274fe1bc110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %vpi_call 14 66 "$display", "[regfile] WriteBack. a3=%d, wd3=0x%h", v00000274fe1b6240_0, v00000274fe1b73c0_0 {0 0 0};
    %load/vec4 v00000274fe1b73c0_0;
    %load/vec4 v00000274fe1b6240_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000274fe1b7280, 4, 0;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_00000274fe0ac3d0;
T_20 ;
    %wait E_00000274fe1427c0;
    %load/vec4 v00000274fe1b29a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_20.0, 4;
    %vpi_call 7 16 "$display", "[FLOPR]" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000274fe1b31c0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %vpi_call 7 22 "$display", "[FLOPR]" {0 0 0};
    %load/vec4 v00000274fe1b3260_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_20.2, 4;
    %vpi_call 7 26 "$display", "[FLOPR data] q:0x%08h <- d:0x%08h", v00000274fe1b31c0_0, v00000274fe1b2220_0 {0 0 0};
T_20.2 ;
    %load/vec4 v00000274fe1b3260_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_20.4, 4;
    %vpi_call 7 31 "$display", "[FLOPR RD1] q:0x%08h <- d:0x%08h", v00000274fe1b31c0_0, v00000274fe1b2220_0 {0 0 0};
T_20.4 ;
    %load/vec4 v00000274fe1b3260_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_20.6, 4;
    %vpi_call 7 36 "$display", "[FLOPR RD2] q:0x%08h <- d:0x%08h", v00000274fe1b31c0_0, v00000274fe1b2220_0 {0 0 0};
T_20.6 ;
    %load/vec4 v00000274fe1b3260_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_20.8, 4;
    %vpi_call 7 41 "$display", "[FLOPR ALUOut] q:0x%08h <- d:0x%08h", v00000274fe1b31c0_0, v00000274fe1b2220_0 {0 0 0};
T_20.8 ;
    %load/vec4 v00000274fe1b2220_0;
    %assign/vec4 v00000274fe1b31c0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_00000274fe0952d0;
T_21 ;
    %wait E_00000274fe1427c0;
    %load/vec4 v00000274fe1b3da0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.0, 4;
    %vpi_call 7 16 "$display", "[FLOPR]" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000274fe1b3c60_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %vpi_call 7 22 "$display", "[FLOPR]" {0 0 0};
    %load/vec4 v00000274fe1b4020_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_21.2, 4;
    %vpi_call 7 26 "$display", "[FLOPR data] q:0x%08h <- d:0x%08h", v00000274fe1b3c60_0, v00000274fe1b38a0_0 {0 0 0};
T_21.2 ;
    %load/vec4 v00000274fe1b4020_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_21.4, 4;
    %vpi_call 7 31 "$display", "[FLOPR RD1] q:0x%08h <- d:0x%08h", v00000274fe1b3c60_0, v00000274fe1b38a0_0 {0 0 0};
T_21.4 ;
    %load/vec4 v00000274fe1b4020_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_21.6, 4;
    %vpi_call 7 36 "$display", "[FLOPR RD2] q:0x%08h <- d:0x%08h", v00000274fe1b3c60_0, v00000274fe1b38a0_0 {0 0 0};
T_21.6 ;
    %load/vec4 v00000274fe1b4020_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_21.8, 4;
    %vpi_call 7 41 "$display", "[FLOPR ALUOut] q:0x%08h <- d:0x%08h", v00000274fe1b3c60_0, v00000274fe1b38a0_0 {0 0 0};
T_21.8 ;
    %load/vec4 v00000274fe1b38a0_0;
    %assign/vec4 v00000274fe1b3c60_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_00000274fe1b8d40;
T_22 ;
    %wait E_00000274fe143580;
    %load/vec4 v00000274fe1b7e60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %vpi_call 11 51 "$display", "[extend] default" {0 0 0};
    %vpi_call 11 52 "$display", "[extend] instr: %h, immsrc: %d", v00000274fe1b6560_0, v00000274fe1b7e60_0 {0 0 0};
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v00000274fe1b7780_0, 0, 32;
    %jmp T_22.6;
T_22.0 ;
    %vpi_call 11 15 "$display", "[extend] I Type" {0 0 0};
    %load/vec4 v00000274fe1b6560_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v00000274fe1b6560_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000274fe1b7780_0, 0, 32;
    %jmp T_22.6;
T_22.1 ;
    %vpi_call 11 22 "$display", "[extend] S Type" {0 0 0};
    %load/vec4 v00000274fe1b6560_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v00000274fe1b6560_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000274fe1b6560_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000274fe1b7780_0, 0, 32;
    %jmp T_22.6;
T_22.2 ;
    %vpi_call 11 29 "$display", "[extend] B Type" {0 0 0};
    %load/vec4 v00000274fe1b6560_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v00000274fe1b6560_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000274fe1b6560_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000274fe1b6560_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v00000274fe1b7780_0, 0, 32;
    %jmp T_22.6;
T_22.3 ;
    %vpi_call 11 37 "$display", "[extend] U Type" {0 0 0};
    %load/vec4 v00000274fe1b6560_0;
    %parti/s 20, 5, 4;
    %concati/vec4 0, 0, 12;
    %store/vec4 v00000274fe1b7780_0, 0, 32;
    %jmp T_22.6;
T_22.4 ;
    %load/vec4 v00000274fe1b6560_0;
    %parti/s 1, 24, 6;
    %replicate 12;
    %load/vec4 v00000274fe1b6560_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000274fe1b6560_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000274fe1b6560_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v00000274fe1b7780_0, 0, 32;
    %vpi_call 11 46 "$display", "[extend] J Type. immext = 0x%08h", v00000274fe1b7780_0 {0 0 0};
    %jmp T_22.6;
T_22.6 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_00000274fe1b9060;
T_23 ;
    %wait E_00000274fe1435c0;
    %vpi_call 15 18 "$display", "[MUX4] d0: %b, d1: %b, d2: %b, d3: %b, s: %b", v00000274fe1bbad0_0, v00000274fe1ba4f0_0, v00000274fe1bb710_0, v00000274fe1bbf30_0, v00000274fe1bb530_0 {0 0 0};
    %load/vec4 v00000274fe1bb530_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_23.0, 4;
    %load/vec4 v00000274fe1bbad0_0;
    %store/vec4 v00000274fe1bb7b0_0, 0, 32;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v00000274fe1bb530_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_23.2, 4;
    %load/vec4 v00000274fe1ba4f0_0;
    %store/vec4 v00000274fe1bb7b0_0, 0, 32;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v00000274fe1bb530_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_23.4, 4;
    %load/vec4 v00000274fe1bb710_0;
    %store/vec4 v00000274fe1bb7b0_0, 0, 32;
    %jmp T_23.5;
T_23.4 ;
    %load/vec4 v00000274fe1bb530_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_23.6, 4;
    %load/vec4 v00000274fe1bbf30_0;
    %store/vec4 v00000274fe1bb7b0_0, 0, 32;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v00000274fe1bbad0_0;
    %store/vec4 v00000274fe1bb7b0_0, 0, 32;
T_23.7 ;
T_23.5 ;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_00000274fe1b8250;
T_24 ;
    %wait E_00000274fe143f40;
    %load/vec4 v00000274fe1bb850_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_24.0, 4;
    %load/vec4 v00000274fe1baf90_0;
    %store/vec4 v00000274fe1bb8f0_0, 0, 32;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v00000274fe1bb850_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_24.2, 4;
    %load/vec4 v00000274fe1bba30_0;
    %store/vec4 v00000274fe1bb8f0_0, 0, 32;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v00000274fe1bb850_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_24.4, 4;
    %load/vec4 v00000274fe1badb0_0;
    %store/vec4 v00000274fe1bb8f0_0, 0, 32;
    %jmp T_24.5;
T_24.4 ;
    %load/vec4 v00000274fe1badb0_0;
    %store/vec4 v00000274fe1bb8f0_0, 0, 32;
T_24.5 ;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_00000274fe08d060;
T_25 ;
    %wait E_00000274fe143c40;
    %load/vec4 v00000274fe1b33a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_25.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_25.5, 6;
    %vpi_call 10 89 "$display", "[ALU] default" {0 0 0};
    %pushi/vec4 1431655765, 0, 32;
    %store/vec4 v00000274fe1b2a40_0, 0, 32;
    %load/vec4 v00000274fe1b2a40_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v00000274fe1b2ae0_0, 0, 1;
    %jmp T_25.7;
T_25.0 ;
    %load/vec4 v00000274fe1b2fe0_0;
    %load/vec4 v00000274fe1b3800_0;
    %add;
    %store/vec4 v00000274fe1b2a40_0, 0, 32;
    %vpi_call 10 26 "$display", "[ALU] add. a_in=%0d, b_in=%0d, ALUResult=%0d", v00000274fe1b2fe0_0, v00000274fe1b3800_0, v00000274fe1b2a40_0 {0 0 0};
    %load/vec4 v00000274fe1b2a40_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v00000274fe1b2ae0_0, 0, 1;
    %jmp T_25.7;
T_25.1 ;
    %vpi_call 10 35 "$display", "[ALU] sub. a_in=%0d, b_in=%0d", v00000274fe1b2fe0_0, v00000274fe1b3800_0 {0 0 0};
    %load/vec4 v00000274fe1b2fe0_0;
    %load/vec4 v00000274fe1b3800_0;
    %inv;
    %addi 1, 0, 32;
    %add;
    %store/vec4 v00000274fe1b2a40_0, 0, 32;
    %load/vec4 v00000274fe1b2a40_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v00000274fe1b2ae0_0, 0, 1;
    %vpi_call 10 41 "$display", "[ALU] sub. Z=%0d", v00000274fe1b2ae0_0 {0 0 0};
    %jmp T_25.7;
T_25.2 ;
    %vpi_call 10 47 "$display", "[ALU] and, andi" {0 0 0};
    %load/vec4 v00000274fe1b2fe0_0;
    %load/vec4 v00000274fe1b3800_0;
    %and;
    %store/vec4 v00000274fe1b2a40_0, 0, 32;
    %load/vec4 v00000274fe1b2a40_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v00000274fe1b2ae0_0, 0, 1;
    %jmp T_25.7;
T_25.3 ;
    %load/vec4 v00000274fe1b2fe0_0;
    %load/vec4 v00000274fe1b3800_0;
    %xor;
    %store/vec4 v00000274fe1b2a40_0, 0, 32;
    %vpi_call 10 58 "$display", "[ALU] xor. a_in=%0d, b_in=%0d, ALUResult=%0d", v00000274fe1b2fe0_0, v00000274fe1b3800_0, v00000274fe1b2a40_0 {0 0 0};
    %load/vec4 v00000274fe1b2a40_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v00000274fe1b2ae0_0, 0, 1;
    %jmp T_25.7;
T_25.4 ;
    %vpi_call 10 70 "$display", "[ALU] slt, slti" {0 0 0};
    %load/vec4 v00000274fe1b2fe0_0;
    %load/vec4 v00000274fe1b3800_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_25.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_25.9, 8;
T_25.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_25.9, 8;
 ; End of false expr.
    %blend;
T_25.9;
    %store/vec4 v00000274fe1b2a40_0, 0, 32;
    %load/vec4 v00000274fe1b2a40_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v00000274fe1b2ae0_0, 0, 1;
    %jmp T_25.7;
T_25.5 ;
    %vpi_call 10 80 "$display", "[ALU] or, ori" {0 0 0};
    %load/vec4 v00000274fe1b2fe0_0;
    %load/vec4 v00000274fe1b3800_0;
    %or;
    %store/vec4 v00000274fe1b2a40_0, 0, 32;
    %load/vec4 v00000274fe1b2a40_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v00000274fe1b2ae0_0, 0, 1;
    %jmp T_25.7;
T_25.7 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_00000274fe08d1f0;
T_26 ;
    %wait E_00000274fe1427c0;
    %load/vec4 v00000274fe1b6420_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_26.0, 4;
    %vpi_call 7 16 "$display", "[FLOPR]" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000274fe1b6a60_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %vpi_call 7 22 "$display", "[FLOPR]" {0 0 0};
    %load/vec4 v00000274fe1b76e0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_26.2, 4;
    %vpi_call 7 26 "$display", "[FLOPR data] q:0x%08h <- d:0x%08h", v00000274fe1b6a60_0, v00000274fe1b6740_0 {0 0 0};
T_26.2 ;
    %load/vec4 v00000274fe1b76e0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_26.4, 4;
    %vpi_call 7 31 "$display", "[FLOPR RD1] q:0x%08h <- d:0x%08h", v00000274fe1b6a60_0, v00000274fe1b6740_0 {0 0 0};
T_26.4 ;
    %load/vec4 v00000274fe1b76e0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_26.6, 4;
    %vpi_call 7 36 "$display", "[FLOPR RD2] q:0x%08h <- d:0x%08h", v00000274fe1b6a60_0, v00000274fe1b6740_0 {0 0 0};
T_26.6 ;
    %load/vec4 v00000274fe1b76e0_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_26.8, 4;
    %vpi_call 7 41 "$display", "[FLOPR ALUOut] q:0x%08h <- d:0x%08h", v00000274fe1b6a60_0, v00000274fe1b6740_0 {0 0 0};
T_26.8 ;
    %load/vec4 v00000274fe1b6740_0;
    %assign/vec4 v00000274fe1b6a60_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_00000274fe1b8ed0;
T_27 ;
    %wait E_00000274fe144240;
    %load/vec4 v00000274fe1b66a0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_27.0, 4;
    %load/vec4 v00000274fe1b7460_0;
    %store/vec4 v00000274fe1b7be0_0, 0, 32;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v00000274fe1b66a0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_27.2, 4;
    %load/vec4 v00000274fe1b7500_0;
    %store/vec4 v00000274fe1b7be0_0, 0, 32;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v00000274fe1b66a0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_27.4, 4;
    %load/vec4 v00000274fe1b6d80_0;
    %store/vec4 v00000274fe1b7be0_0, 0, 32;
    %jmp T_27.5;
T_27.4 ;
    %load/vec4 v00000274fe1b6d80_0;
    %store/vec4 v00000274fe1b7be0_0, 0, 32;
T_27.5 ;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_00000274fe040a70;
T_28 ;
    %wait E_00000274fe143000;
    %vpi_call 6 56 "$display", "[datapath] MemWrite! ALUResult: 0x%h, Result: 0x%h, WriteData: 0x%h", v00000274fe1bb990_0, v00000274fe1bbdf0_0, v00000274fe1bb210_0 {0 0 0};
    %jmp T_28;
    .thread T_28;
    .scope S_00000274fe0c4ab0;
T_29 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000274fe1bf190_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000274fe1be8d0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000274fe1befb0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000274fe1bd0e0_0, 0, 32;
    %end;
    .thread T_29;
    .scope S_00000274fe0c4ab0;
T_30 ;
    %wait E_00000274fe142480;
    %load/vec4 v00000274fe1bf2d0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v00000274fe1bda40_0, 0, 1;
    %jmp T_30;
    .thread T_30;
    .scope S_00000274fe0c4ab0;
T_31 ;
    %wait E_00000274fe142480;
    %load/vec4 v00000274fe1bf190_0;
    %load/vec4 v00000274fe1bee70_0;
    %nor/r;
    %pad/u 4;
    %add;
    %assign/vec4 v00000274fe1bf190_0, 0;
    %jmp T_31;
    .thread T_31;
    .scope S_00000274fe0c4ab0;
T_32 ;
    %wait E_00000274fe143180;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000274fe1befb0_0, 0, 1;
    %jmp T_32;
    .thread T_32;
    .scope S_00000274fe0c4ab0;
T_33 ;
    %wait E_00000274fe142480;
    %load/vec4 v00000274fe1bd0e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000274fe1bd0e0_0, 0;
    %jmp T_33;
    .thread T_33;
    .scope S_00000274fe0c4ab0;
T_34 ;
    %wait E_00000274fe142400;
    %pushi/vec4 65, 0, 8;
    %store/vec4 v00000274fe1be8d0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000274fe1befb0_0, 0, 1;
    %load/vec4 v00000274fe1bd900_0;
    %inv;
    %store/vec4 v00000274fe1bd900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000274fe1bd400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000274fe1bc6e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000274fe1bcfa0_0, 0, 1;
    %jmp T_34;
    .thread T_34;
    .scope S_00000274fe0c4920;
T_35 ;
    %vpi_call 2 33 "$dumpfile", "aout.vcd" {0 0 0};
    %vpi_call 2 35 "$dumpvars", 32'sb00000000000000000000000000000000, v00000274fe1bf9b0_0 {0 0 0};
    %vpi_call 2 37 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000274fe0c4ab0 {0 0 0};
    %delay 8000, 0;
    %vpi_call 2 40 "$finish" {0 0 0};
    %end;
    .thread T_35;
    .scope S_00000274fe0c4920;
T_36 ;
    %vpi_call 2 75 "$display", "tick %d", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000274fe1bf9b0_0, 0;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000274fe1bf9b0_0, 0;
    %delay 1, 0;
    %jmp T_36;
    .thread T_36;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "top_testbench.v";
    "top.v";
    "riscv_multi.v";
    "controller.v";
    "datapath.v";
    "flopr.v";
    "flopenr.v";
    "mux2.v";
    "alu.v";
    "extend.v";
    "ram.v";
    "mux3.v";
    "regfile.v";
    "mux4.v";
    "uart_rx.v";
    "uart_tx.v";
