$date
	Mon Feb 12 18:11:50 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module cu_tb $end
$var wire 1 ! RegWrite $end
$var wire 1 " Branch $end
$var wire 1 # ALUSrc $end
$var wire 2 $ ALUControl [1:0] $end
$var reg 4 % opcode [3:0] $end
$scope module dut $end
$var wire 4 & opcode [3:0] $end
$var reg 2 ' ALUControl [1:0] $end
$var reg 1 # ALUSrc $end
$var reg 1 " Branch $end
$var reg 1 ! RegWrite $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 ( i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 (
b0 '
b0 &
b0 %
b0 $
0#
0"
1!
$end
#20000
b1 $
b1 '
b1 %
b1 &
b1 (
#40000
b10 $
b10 '
b10 %
b10 &
b10 (
#60000
b11 $
b11 '
b11 %
b11 &
b11 (
#80000
b0 $
b0 '
1#
b100 %
b100 &
b100 (
#100000
b1 $
b1 '
b101 %
b101 &
b101 (
#120000
b10 $
b10 '
b110 %
b110 &
b110 (
#140000
1"
b11 $
b11 '
0#
0!
b111 %
b111 &
b111 (
#160000
b1000 (
