{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1607118949647 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analyze Current File Quartus II 64-Bit " "Running Quartus II 64-Bit Analyze Current File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1607118949648 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 04 22:55:49 2020 " "Processing started: Fri Dec 04 22:55:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1607118949648 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1607118949648 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LCD1602 -c LCD1602 --analyze_file=\"C:/Users/cawoo/My Folders/Electronique/FPGA Project/16x2-LCD-Controller-VHDL/db/LCD1602.cmp.rdb\" " "Command: quartus_map --read_settings_files=on --write_settings_files=off LCD1602 -c LCD1602 --analyze_file=\"C:/Users/cawoo/My Folders/Electronique/FPGA Project/16x2-LCD-Controller-VHDL/db/LCD1602.cmp.rdb\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1607118949648 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1607118950264 ""}
{ "Error" "ESGN_NON_DESIGN_FILE" "C:/Users/cawoo/My Folders/Electronique/FPGA Project/16x2-LCD-Controller-VHDL/db/LCD1602.cmp.rdb " "File C:/Users/cawoo/My Folders/Electronique/FPGA Project/16x2-LCD-Controller-VHDL/db/LCD1602.cmp.rdb is not a recognized design file type" {  } {  } 0 12074 "File %1!s! is not a recognized design file type" 0 0 "Quartus II" 0 -1 1607118950382 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analyze Current File 1  0 s Quartus II 64-Bit " "Quartus II 64-Bit Analyze Current File was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4548 " "Peak virtual memory: 4548 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1607118950385 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 04 22:55:50 2020 " "Processing ended: Fri Dec 04 22:55:50 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1607118950385 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1607118950385 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1607118950385 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1607118950385 ""}
