{"vcs1":{"timestamp_begin":1759464140.536837970, "rt":0.83, "ut":0.29, "st":0.16}}
{"vcselab":{"timestamp_begin":1759464141.430233121, "rt":0.56, "ut":0.16, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1759464140.213136013}
{"VCS_COMP_START_TIME": 1759464140.213136013}
{"VCS_COMP_END_TIME": 1759468495.874957175}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/AXI+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim +define+prog1 +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/prog1 +notimingcheck"}
{"vcs1": {"peak_mem": 368144}}
{"vcselab": {"peak_mem": 229976}}
