//[File]            : bn0_wf_tmac_top.h
//[Revision time]   : Mon Dec 13 14:17:56 2021
//[Description]     : This file is auto generated by CODA
//[Copyright]       : Copyright (C) 2021 Mediatek Incorportion. All rights reserved.

#ifndef __BN0_WF_TMAC_TOP_REGS_H__
#define __BN0_WF_TMAC_TOP_REGS_H__

#include "hal_common.h"

#ifdef __cplusplus
extern "C" {
#endif



#define BN0_WF_TMAC_TOP_BASE                                   0x820e4000

#define BN0_WF_TMAC_TOP_TCR0_ADDR                              (BN0_WF_TMAC_TOP_BASE + 0x00) // 4000
#define BN0_WF_TMAC_TOP_TCR2_ADDR                              (BN0_WF_TMAC_TOP_BASE + 0x04) // 4004
#define BN0_WF_TMAC_TOP_RRCR_ADDR                              (BN0_WF_TMAC_TOP_BASE + 0x08) // 4008
#define BN0_WF_TMAC_TOP_ATCR_ADDR                              (BN0_WF_TMAC_TOP_BASE + 0x0C) // 400C
#define BN0_WF_TMAC_TOP_TRCR0_ADDR                             (BN0_WF_TMAC_TOP_BASE + 0x10) // 4010
#define BN0_WF_TMAC_TOP_ICR0_ADDR                              (BN0_WF_TMAC_TOP_BASE + 0x14) // 4014
#define BN0_WF_TMAC_TOP_ICR1_ADDR                              (BN0_WF_TMAC_TOP_BASE + 0x18) // 4018
#define BN0_WF_TMAC_TOP_BCSR_ADDR                              (BN0_WF_TMAC_TOP_BASE + 0x1C) // 401C
#define BN0_WF_TMAC_TOP_B0BRR0_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x20) // 4020
#define BN0_WF_TMAC_TOP_B0BRR1_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x24) // 4024
#define BN0_WF_TMAC_TOP_B0BRR3_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x2C) // 402C
#define BN0_WF_TMAC_TOP_THOCR_ADDR                             (BN0_WF_TMAC_TOP_BASE + 0x30) // 4030
#define BN0_WF_TMAC_TOP_THOCR1_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x34) // 4034
#define BN0_WF_TMAC_TOP_SPCR_ADDR                              (BN0_WF_TMAC_TOP_BASE + 0x38) // 4038
#define BN0_WF_TMAC_TOP_SACR0_ADDR                             (BN0_WF_TMAC_TOP_BASE + 0x3C) // 403C
#define BN0_WF_TMAC_TOP_TCR1_ADDR                              (BN0_WF_TMAC_TOP_BASE + 0x40) // 4040
#define BN0_WF_TMAC_TOP_B1BRR0_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x50) // 4050
#define BN0_WF_TMAC_TOP_B1BRR1_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x54) // 4054
#define BN0_WF_TMAC_TOP_B2BRR0_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x60) // 4060
#define BN0_WF_TMAC_TOP_B2BRR1_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x64) // 4064
#define BN0_WF_TMAC_TOP_B3BRR0_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x70) // 4070
#define BN0_WF_TMAC_TOP_B3BRR1_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x74) // 4074
#define BN0_WF_TMAC_TOP_MLOCR0_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x8C) // 408C
#define BN0_WF_TMAC_TOP_MLOCR1_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x90) // 4090
#define BN0_WF_TMAC_TOP_MLOCR2_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x94) // 4094
#define BN0_WF_TMAC_TOP_ACTXOPLR0_ADDR                         (BN0_WF_TMAC_TOP_BASE + 0xC0) // 40C0
#define BN0_WF_TMAC_TOP_ACTXOPLR1_ADDR                         (BN0_WF_TMAC_TOP_BASE + 0xC4) // 40C4
#define BN0_WF_TMAC_TOP_CDTR_ADDR                              (BN0_WF_TMAC_TOP_BASE + 0xC8) // 40C8
#define BN0_WF_TMAC_TOP_ODTR_ADDR                              (BN0_WF_TMAC_TOP_BASE + 0xCC) // 40CC
#define BN0_WF_TMAC_TOP_OMDTR_ADDR                             (BN0_WF_TMAC_TOP_BASE + 0xD0) // 40D0
#define BN0_WF_TMAC_TOP_PPDR_ADDR                              (BN0_WF_TMAC_TOP_BASE + 0xD4) // 40D4
#define BN0_WF_TMAC_TOP_PPDR1_ADDR                             (BN0_WF_TMAC_TOP_BASE + 0xD8) // 40D8
#define BN0_WF_TMAC_TOP_PPDR3_ADDR                             (BN0_WF_TMAC_TOP_BASE + 0xDC) // 40DC
#define BN0_WF_TMAC_TOP_PPDR5_ADDR                             (BN0_WF_TMAC_TOP_BASE + 0xE0) // 40E0
#define BN0_WF_TMAC_TOP_TRCR2_ADDR                             (BN0_WF_TMAC_TOP_BASE + 0xE4) // 40E4
#define BN0_WF_TMAC_TOP_TFCR0_ADDR                             (BN0_WF_TMAC_TOP_BASE + 0xE8) // 40E8
#define BN0_WF_TMAC_TOP_TFCR2_ADDR                             (BN0_WF_TMAC_TOP_BASE + 0xEC) // 40EC
#define BN0_WF_TMAC_TOP_TFCR3_ADDR                             (BN0_WF_TMAC_TOP_BASE + 0xF0) // 40F0
#define BN0_WF_TMAC_TOP_TFCR6_ADDR                             (BN0_WF_TMAC_TOP_BASE + 0xF4) // 40F4
#define BN0_WF_TMAC_TOP_TFCR7_ADDR                             (BN0_WF_TMAC_TOP_BASE + 0xF8) // 40F8
#define BN0_WF_TMAC_TOP_SRTCR0_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0xFC) // 40FC
#define BN0_WF_TMAC_TOP_SRTCR2_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x100) // 4100
#define BN0_WF_TMAC_TOP_DUCR0_ADDR                             (BN0_WF_TMAC_TOP_BASE + 0x104) // 4104
#define BN0_WF_TMAC_TOP_DUCR1_ADDR                             (BN0_WF_TMAC_TOP_BASE + 0x108) // 4108
#define BN0_WF_TMAC_TOP_DUCR4_ADDR                             (BN0_WF_TMAC_TOP_BASE + 0x10C) // 410C
#define BN0_WF_TMAC_TOP_DUCR6_ADDR                             (BN0_WF_TMAC_TOP_BASE + 0x110) // 4110
#define BN0_WF_TMAC_TOP_CTCR0_ADDR                             (BN0_WF_TMAC_TOP_BASE + 0x114) // 4114
#define BN0_WF_TMAC_TOP_CTCR1_ADDR                             (BN0_WF_TMAC_TOP_BASE + 0x118) // 4118
#define BN0_WF_TMAC_TOP_TWCR0_ADDR                             (BN0_WF_TMAC_TOP_BASE + 0x11C) // 411C
#define BN0_WF_TMAC_TOP_ICSCR0_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x120) // 4120
#define BN0_WF_TMAC_TOP_SPCR1_ADDR                             (BN0_WF_TMAC_TOP_BASE + 0x124) // 4124
#define BN0_WF_TMAC_TOP_TFCR5_ADDR                             (BN0_WF_TMAC_TOP_BASE + 0x128) // 4128
#define BN0_WF_TMAC_TOP_FP0R0_ADDR                             (BN0_WF_TMAC_TOP_BASE + 0x140) // 4140
#define BN0_WF_TMAC_TOP_FP0R1_ADDR                             (BN0_WF_TMAC_TOP_BASE + 0x144) // 4144
#define BN0_WF_TMAC_TOP_FP0R2_ADDR                             (BN0_WF_TMAC_TOP_BASE + 0x148) // 4148
#define BN0_WF_TMAC_TOP_FP0R3_ADDR                             (BN0_WF_TMAC_TOP_BASE + 0x14C) // 414C
#define BN0_WF_TMAC_TOP_FP0R4_ADDR                             (BN0_WF_TMAC_TOP_BASE + 0x150) // 4150
#define BN0_WF_TMAC_TOP_FP0R5_ADDR                             (BN0_WF_TMAC_TOP_BASE + 0x154) // 4154
#define BN0_WF_TMAC_TOP_FP0R6_ADDR                             (BN0_WF_TMAC_TOP_BASE + 0x158) // 4158
#define BN0_WF_TMAC_TOP_FP0R7_ADDR                             (BN0_WF_TMAC_TOP_BASE + 0x15C) // 415C
#define BN0_WF_TMAC_TOP_FP0R8_ADDR                             (BN0_WF_TMAC_TOP_BASE + 0x160) // 4160
#define BN0_WF_TMAC_TOP_FP0R9_ADDR                             (BN0_WF_TMAC_TOP_BASE + 0x164) // 4164
#define BN0_WF_TMAC_TOP_FP0R10_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x168) // 4168
#define BN0_WF_TMAC_TOP_FP0R11_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x16C) // 416C
#define BN0_WF_TMAC_TOP_FP0R12_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x170) // 4170
#define BN0_WF_TMAC_TOP_FP0R13_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x174) // 4174
#define BN0_WF_TMAC_TOP_FP0R14_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x178) // 4178
#define BN0_WF_TMAC_TOP_FP0R15_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x17C) // 417C
#define BN0_WF_TMAC_TOP_FP0R16_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x180) // 4180
#define BN0_WF_TMAC_TOP_FP0R17_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x184) // 4184
#define BN0_WF_TMAC_TOP_FP0R18_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x188) // 4188
#define BN0_WF_TMAC_TOP_FP0R19_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x18C) // 418C
#define BN0_WF_TMAC_TOP_FP0R20_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x190) // 4190
#define BN0_WF_TMAC_TOP_FP0R21_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x194) // 4194
#define BN0_WF_TMAC_TOP_FP0R22_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x198) // 4198
#define BN0_WF_TMAC_TOP_FP0R23_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x19C) // 419C
#define BN0_WF_TMAC_TOP_FP0R24_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x1A0) // 41A0
#define BN0_WF_TMAC_TOP_FP0R25_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x1A4) // 41A4
#define BN0_WF_TMAC_TOP_FP0R26_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x1A8) // 41A8
#define BN0_WF_TMAC_TOP_FP0R27_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x1AC) // 41AC
#define BN0_WF_TMAC_TOP_FP0R28_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x1B0) // 41B0
#define BN0_WF_TMAC_TOP_FP0R29_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x1B4) // 41B4
#define BN0_WF_TMAC_TOP_FP0R30_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x1B8) // 41B8
#define BN0_WF_TMAC_TOP_FP0R31_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x1BC) // 41BC
#define BN0_WF_TMAC_TOP_FP0R32_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x1C0) // 41C0
#define BN0_WF_TMAC_TOP_FP0R33_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x1C4) // 41C4
#define BN0_WF_TMAC_TOP_FP0R34_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x1C8) // 41C8
#define BN0_WF_TMAC_TOP_FP0R35_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x1CC) // 41CC
#define BN0_WF_TMAC_TOP_FP0R36_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x1D0) // 41D0
#define BN0_WF_TMAC_TOP_FP0R37_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x1D4) // 41D4
#define BN0_WF_TMAC_TOP_FP0R38_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x1D8) // 41D8
#define BN0_WF_TMAC_TOP_FP0R39_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x1DC) // 41DC
#define BN0_WF_TMAC_TOP_FP0R40_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x1E0) // 41E0
#define BN0_WF_TMAC_TOP_FP0R41_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x1E4) // 41E4
#define BN0_WF_TMAC_TOP_FP0R42_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x1E8) // 41E8
#define BN0_WF_TMAC_TOP_FP0R43_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x1EC) // 41EC
#define BN0_WF_TMAC_TOP_FP0R44_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x1F0) // 41F0
#define BN0_WF_TMAC_TOP_FP0R45_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x1F4) // 41F4
#define BN0_WF_TMAC_TOP_FP0R46_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x1F8) // 41F8
#define BN0_WF_TMAC_TOP_FP0R47_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x1FC) // 41FC
#define BN0_WF_TMAC_TOP_FP0R48_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x200) // 4200
#define BN0_WF_TMAC_TOP_FP0R49_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x204) // 4204
#define BN0_WF_TMAC_TOP_FP0R50_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x208) // 4208
#define BN0_WF_TMAC_TOP_FP0R51_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x20C) // 420C
#define BN0_WF_TMAC_TOP_FP0R52_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x210) // 4210
#define BN0_WF_TMAC_TOP_FP0R53_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x214) // 4214
#define BN0_WF_TMAC_TOP_FP0R54_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x218) // 4218
#define BN0_WF_TMAC_TOP_FP0R55_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x21C) // 421C
#define BN0_WF_TMAC_TOP_FP0R56_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x220) // 4220
#define BN0_WF_TMAC_TOP_FP0R57_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x224) // 4224
#define BN0_WF_TMAC_TOP_FP0R58_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x228) // 4228
#define BN0_WF_TMAC_TOP_FP0R59_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x22C) // 422C
#define BN0_WF_TMAC_TOP_FP0R60_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x230) // 4230
#define BN0_WF_TMAC_TOP_FP0R61_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x234) // 4234
#define BN0_WF_TMAC_TOP_FP0R62_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x238) // 4238
#define BN0_WF_TMAC_TOP_FP0R63_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x23C) // 423C
#define BN0_WF_TMAC_TOP_FP0R64_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x240) // 4240
#define BN0_WF_TMAC_TOP_FP0R65_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x244) // 4244
#define BN0_WF_TMAC_TOP_FP0R66_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x248) // 4248
#define BN0_WF_TMAC_TOP_FP0R67_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x24C) // 424C
#define BN0_WF_TMAC_TOP_FP0R68_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x250) // 4250
#define BN0_WF_TMAC_TOP_FP0R69_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x254) // 4254
#define BN0_WF_TMAC_TOP_FP0R70_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x258) // 4258
#define BN0_WF_TMAC_TOP_FP0R71_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x25C) // 425C
#define BN0_WF_TMAC_TOP_FP0R72_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x260) // 4260
#define BN0_WF_TMAC_TOP_FP0R73_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x264) // 4264
#define BN0_WF_TMAC_TOP_FP0R74_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x268) // 4268
#define BN0_WF_TMAC_TOP_FP0R75_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x26C) // 426C
#define BN0_WF_TMAC_TOP_FP0R76_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x270) // 4270
#define BN0_WF_TMAC_TOP_FP0R77_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x274) // 4274
#define BN0_WF_TMAC_TOP_FP0R78_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x278) // 4278
#define BN0_WF_TMAC_TOP_FP0R79_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x27C) // 427C
#define BN0_WF_TMAC_TOP_FP0R80_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x280) // 4280
#define BN0_WF_TMAC_TOP_FP0R81_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x284) // 4284
#define BN0_WF_TMAC_TOP_FP0R82_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x288) // 4288
#define BN0_WF_TMAC_TOP_FP0R83_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x28C) // 428C
#define BN0_WF_TMAC_TOP_FP0R84_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x290) // 4290
#define BN0_WF_TMAC_TOP_FP0R85_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x294) // 4294
#define BN0_WF_TMAC_TOP_FP0R86_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x298) // 4298
#define BN0_WF_TMAC_TOP_FP0R87_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x29C) // 429C
#define BN0_WF_TMAC_TOP_FP0R88_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x2A0) // 42A0
#define BN0_WF_TMAC_TOP_FP0R89_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x2A4) // 42A4
#define BN0_WF_TMAC_TOP_FP0R90_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x2A8) // 42A8
#define BN0_WF_TMAC_TOP_FP0R91_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x2AC) // 42AC
#define BN0_WF_TMAC_TOP_FP0R92_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x2B0) // 42B0
#define BN0_WF_TMAC_TOP_FP0R93_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x2B4) // 42B4
#define BN0_WF_TMAC_TOP_FP0R94_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x2B8) // 42B8
#define BN0_WF_TMAC_TOP_FP0R95_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x2BC) // 42BC
#define BN0_WF_TMAC_TOP_FP0R96_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x2C0) // 42C0
#define BN0_WF_TMAC_TOP_FP0R97_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x2C4) // 42C4
#define BN0_WF_TMAC_TOP_FP0R98_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x2C8) // 42C8
#define BN0_WF_TMAC_TOP_FP0R99_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x2CC) // 42CC
#define BN0_WF_TMAC_TOP_FP0R100_ADDR                           (BN0_WF_TMAC_TOP_BASE + 0x2D0) // 42D0
#define BN0_WF_TMAC_TOP_FP0R101_ADDR                           (BN0_WF_TMAC_TOP_BASE + 0x2D4) // 42D4
#define BN0_WF_TMAC_TOP_FP0R102_ADDR                           (BN0_WF_TMAC_TOP_BASE + 0x2D8) // 42D8
#define BN0_WF_TMAC_TOP_FP0R103_ADDR                           (BN0_WF_TMAC_TOP_BASE + 0x2DC) // 42DC
#define BN0_WF_TMAC_TOP_FP0R104_ADDR                           (BN0_WF_TMAC_TOP_BASE + 0x2E0) // 42E0
#define BN0_WF_TMAC_TOP_MAX_FPCR_ADDR                          (BN0_WF_TMAC_TOP_BASE + 0x2E4) // 42E4
#define BN0_WF_TMAC_TOP_VHT_FP0CR_ADDR                         (BN0_WF_TMAC_TOP_BASE + 0x2E8) // 42E8
#define BN0_WF_TMAC_TOP_HE_FP0CR0_ADDR                         (BN0_WF_TMAC_TOP_BASE + 0x2EC) // 42EC
#define BN0_WF_TMAC_TOP_HE_FP0CR1_ADDR                         (BN0_WF_TMAC_TOP_BASE + 0x2F0) // 42F0
#define BN0_WF_TMAC_TOP_EHT_FP0CR0_ADDR                        (BN0_WF_TMAC_TOP_BASE + 0x2F4) // 42F4
#define BN0_WF_TMAC_TOP_EHT_FP0CR1_ADDR                        (BN0_WF_TMAC_TOP_BASE + 0x2F8) // 42F8
#define BN0_WF_TMAC_TOP_EHT_FP0CR2_ADDR                        (BN0_WF_TMAC_TOP_BASE + 0x2FC) // 42FC
#define BN0_WF_TMAC_TOP_EHT_FP0CR3_ADDR                        (BN0_WF_TMAC_TOP_BASE + 0x300) // 4300
#define BN0_WF_TMAC_TOP_SRU_FP0CR0_ADDR                        (BN0_WF_TMAC_TOP_BASE + 0x304) // 4304
#define BN0_WF_TMAC_TOP_SRU_FP0CR1_ADDR                        (BN0_WF_TMAC_TOP_BASE + 0x308) // 4308
#define BN0_WF_TMAC_TOP_SRU_FP0CR2_ADDR                        (BN0_WF_TMAC_TOP_BASE + 0x30C) // 430C
#define BN0_WF_TMAC_TOP_SRU_FP0CR3_ADDR                        (BN0_WF_TMAC_TOP_BASE + 0x310) // 4310
#define BN0_WF_TMAC_TOP_SRU_FP0CR4_ADDR                        (BN0_WF_TMAC_TOP_BASE + 0x314) // 4314
#define BN0_WF_TMAC_TOP_SRU_FP0CR5_ADDR                        (BN0_WF_TMAC_TOP_BASE + 0x318) // 4318
#define BN0_WF_TMAC_TOP_SRU_FP0CR6_ADDR                        (BN0_WF_TMAC_TOP_BASE + 0x31C) // 431C
#define BN0_WF_TMAC_TOP_SRU_FP0CR7_ADDR                        (BN0_WF_TMAC_TOP_BASE + 0x320) // 4320
#define BN0_WF_TMAC_TOP_SRU_FP0CR8_ADDR                        (BN0_WF_TMAC_TOP_BASE + 0x324) // 4324
#define BN0_WF_TMAC_TOP_SRU_FP0CR9_ADDR                        (BN0_WF_TMAC_TOP_BASE + 0x328) // 4328
#define BN0_WF_TMAC_TOP_SRU_FP0CR10_ADDR                       (BN0_WF_TMAC_TOP_BASE + 0x32C) // 432C
#define BN0_WF_TMAC_TOP_SRU_FP0CR11_ADDR                       (BN0_WF_TMAC_TOP_BASE + 0x330) // 4330
#define BN0_WF_TMAC_TOP_SRU_FP0CR12_ADDR                       (BN0_WF_TMAC_TOP_BASE + 0x334) // 4334
#define BN0_WF_TMAC_TOP_SRU_FP0CR13_ADDR                       (BN0_WF_TMAC_TOP_BASE + 0x338) // 4338
#define BN0_WF_TMAC_TOP_SRU_FP0CR14_ADDR                       (BN0_WF_TMAC_TOP_BASE + 0x33C) // 433C
#define BN0_WF_TMAC_TOP_OFST_FPCR_ADDR                         (BN0_WF_TMAC_TOP_BASE + 0x340) // 4340
#define BN0_WF_TMAC_TOP_MIN_FPCR_ADDR                          (BN0_WF_TMAC_TOP_BASE + 0x344) // 4344
#define BN0_WF_TMAC_TOP_ACTXOPLR2_ADDR                         (BN0_WF_TMAC_TOP_BASE + 0x360) // 4360
#define BN0_WF_TMAC_TOP_ACTXOPLR3_ADDR                         (BN0_WF_TMAC_TOP_BASE + 0x364) // 4364
#define BN0_WF_TMAC_TOP_ACTXOPLR4_ADDR                         (BN0_WF_TMAC_TOP_BASE + 0x368) // 4368
#define BN0_WF_TMAC_TOP_ACTXOPLR5_ADDR                         (BN0_WF_TMAC_TOP_BASE + 0x36C) // 436C
#define BN0_WF_TMAC_TOP_ACTXOPLR6_ADDR                         (BN0_WF_TMAC_TOP_BASE + 0x370) // 4370
#define BN0_WF_TMAC_TOP_ACTXOPLR7_ADDR                         (BN0_WF_TMAC_TOP_BASE + 0x374) // 4374
#define BN0_WF_TMAC_TOP_BRCR0_ADDR                             (BN0_WF_TMAC_TOP_BASE + 0x384) // 4384
#define BN0_WF_TMAC_TOP_BRCR1_ADDR                             (BN0_WF_TMAC_TOP_BASE + 0x388) // 4388
#define BN0_WF_TMAC_TOP_BRVHTCR0_ADDR                          (BN0_WF_TMAC_TOP_BASE + 0x38C) // 438C
#define BN0_WF_TMAC_TOP_BRVHTCR1_ADDR                          (BN0_WF_TMAC_TOP_BASE + 0x390) // 4390
#define BN0_WF_TMAC_TOP_BRHECR0_ADDR                           (BN0_WF_TMAC_TOP_BASE + 0x394) // 4394
#define BN0_WF_TMAC_TOP_BRHECR1_ADDR                           (BN0_WF_TMAC_TOP_BASE + 0x398) // 4398
#define BN0_WF_TMAC_TOP_BREHTCR0_ADDR                          (BN0_WF_TMAC_TOP_BASE + 0x39C) // 439C
#define BN0_WF_TMAC_TOP_BREHTCR1_ADDR                          (BN0_WF_TMAC_TOP_BASE + 0x3A0) // 43A0
#define BN0_WF_TMAC_TOP_TFCR4_ADDR                             (BN0_WF_TMAC_TOP_BASE + 0x3A4) // 43A4
#define BN0_WF_TMAC_TOP_TFCR8_ADDR                             (BN0_WF_TMAC_TOP_BASE + 0x3A8) // 43A8
#define BN0_WF_TMAC_TOP_TFCR9_ADDR                             (BN0_WF_TMAC_TOP_BASE + 0x3AC) // 43AC
#define BN0_WF_TMAC_TOP_TFCR10_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x3B0) // 43B0
#define BN0_WF_TMAC_TOP_SRTCR3_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x3B4) // 43B4
#define BN0_WF_TMAC_TOP_SRTCR4_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x3B8) // 43B8
#define BN0_WF_TMAC_TOP_QNCR0_ADDR                             (BN0_WF_TMAC_TOP_BASE + 0x3BC) // 43BC
#define BN0_WF_TMAC_TOP_QNCR1_ADDR                             (BN0_WF_TMAC_TOP_BASE + 0x3C0) // 43C0
#define BN0_WF_TMAC_TOP_PSCR0_ADDR                             (BN0_WF_TMAC_TOP_BASE + 0x400) // 4400
#define BN0_WF_TMAC_TOP_SACR6_ADDR                             (BN0_WF_TMAC_TOP_BASE + 0x408) // 4408
#define BN0_WF_TMAC_TOP_ICSCR1_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x420) // 4420
#define BN0_WF_TMAC_TOP_DBGCTRL_ADDR                           (BN0_WF_TMAC_TOP_BASE + 0x424) // 4424
#define BN0_WF_TMAC_TOP_TTRCR0_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x428) // 4428
#define BN0_WF_TMAC_TOP_TTRCR1_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x42C) // 442C
#define BN0_WF_TMAC_TOP_TTRCR2_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x430) // 4430
#define BN0_WF_TMAC_TOP_TTRCR3_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x434) // 4434
#define BN0_WF_TMAC_TOP_TTRCR4_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x438) // 4438
#define BN0_WF_TMAC_TOP_TTRCR5_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x43C) // 443C
#define BN0_WF_TMAC_TOP_TTRCR6_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x440) // 4440
#define BN0_WF_TMAC_TOP_TTRCR7_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x444) // 4444
#define BN0_WF_TMAC_TOP_TTRCR8_ADDR                            (BN0_WF_TMAC_TOP_BASE + 0x448) // 4448
#define BN0_WF_TMAC_TOP_DBGR0_ADDR                             (BN0_WF_TMAC_TOP_BASE + 0x460) // 4460
#define BN0_WF_TMAC_TOP_DBGR1_ADDR                             (BN0_WF_TMAC_TOP_BASE + 0x464) // 4464
#define BN0_WF_TMAC_TOP_DBGR2_ADDR                             (BN0_WF_TMAC_TOP_BASE + 0x468) // 4468
#define BN0_WF_TMAC_TOP_DBGR3_ADDR                             (BN0_WF_TMAC_TOP_BASE + 0x46C) // 446C
#define BN0_WF_TMAC_TOP_TXINFO0_ADDR                           (BN0_WF_TMAC_TOP_BASE + 0x470) // 4470
#define BN0_WF_TMAC_TOP_TXINFO1_ADDR                           (BN0_WF_TMAC_TOP_BASE + 0x474) // 4474
#define BN0_WF_TMAC_TOP_TXV0_ADDR                              (BN0_WF_TMAC_TOP_BASE + 0x478) // 4478
#define BN0_WF_TMAC_TOP_TXV1_ADDR                              (BN0_WF_TMAC_TOP_BASE + 0x47C) // 447C
#define BN0_WF_TMAC_TOP_TXV2_ADDR                              (BN0_WF_TMAC_TOP_BASE + 0x480) // 4480
#define BN0_WF_TMAC_TOP_TXV3_ADDR                              (BN0_WF_TMAC_TOP_BASE + 0x484) // 4484
#define BN0_WF_TMAC_TOP_TXV4_ADDR                              (BN0_WF_TMAC_TOP_BASE + 0x488) // 4488
#define BN0_WF_TMAC_TOP_TXV5_ADDR                              (BN0_WF_TMAC_TOP_BASE + 0x48C) // 448C
#define BN0_WF_TMAC_TOP_TXV6_ADDR                              (BN0_WF_TMAC_TOP_BASE + 0x490) // 4490
#define BN0_WF_TMAC_TOP_TXV7_ADDR                              (BN0_WF_TMAC_TOP_BASE + 0x494) // 4494
#define BN0_WF_TMAC_TOP_TXV8_ADDR                              (BN0_WF_TMAC_TOP_BASE + 0x498) // 4498
#define BN0_WF_TMAC_TOP_TXV9_ADDR                              (BN0_WF_TMAC_TOP_BASE + 0x49C) // 449C
#define BN0_WF_TMAC_TOP_TXV10_ADDR                             (BN0_WF_TMAC_TOP_BASE + 0x4A0) // 44A0
#define BN0_WF_TMAC_TOP_TXV11_ADDR                             (BN0_WF_TMAC_TOP_BASE + 0x4A4) // 44A4
#define BN0_WF_TMAC_TOP_TXV12_ADDR                             (BN0_WF_TMAC_TOP_BASE + 0x4A8) // 44A8
#define BN0_WF_TMAC_TOP_TXV13_ADDR                             (BN0_WF_TMAC_TOP_BASE + 0x4AC) // 44AC
#define BN0_WF_TMAC_TOP_TXV14_ADDR                             (BN0_WF_TMAC_TOP_BASE + 0x4B0) // 44B0
#define BN0_WF_TMAC_TOP_TXV15_ADDR                             (BN0_WF_TMAC_TOP_BASE + 0x4B4) // 44B4
#define BN0_WF_TMAC_TOP_TXV16_ADDR                             (BN0_WF_TMAC_TOP_BASE + 0x4B8) // 44B8
#define BN0_WF_TMAC_TOP_TXV17_ADDR                             (BN0_WF_TMAC_TOP_BASE + 0x4BC) // 44BC




#define BN0_WF_TMAC_TOP_TCR0_Smoothing_ADDR                    BN0_WF_TMAC_TOP_TCR0_ADDR
#define BN0_WF_TMAC_TOP_TCR0_Smoothing_MASK                    0x80000000                // Smoothing[31]
#define BN0_WF_TMAC_TOP_TCR0_Smoothing_SHFT                    31
#define BN0_WF_TMAC_TOP_TCR0_BEAM_CHANGE_FORCE_ADDR            BN0_WF_TMAC_TOP_TCR0_ADDR
#define BN0_WF_TMAC_TOP_TCR0_BEAM_CHANGE_FORCE_MASK            0x40000000                // BEAM_CHANGE_FORCE[30]
#define BN0_WF_TMAC_TOP_TCR0_BEAM_CHANGE_FORCE_SHFT            30
#define BN0_WF_TMAC_TOP_TCR0_MDRDY_EXTD_EN_ADDR                BN0_WF_TMAC_TOP_TCR0_ADDR
#define BN0_WF_TMAC_TOP_TCR0_MDRDY_EXTD_EN_MASK                0x20000000                // MDRDY_EXTD_EN[29]
#define BN0_WF_TMAC_TOP_TCR0_MDRDY_EXTD_EN_SHFT                29
#define BN0_WF_TMAC_TOP_TCR0_RDG_RESP_EN_ADDR                  BN0_WF_TMAC_TOP_TCR0_ADDR
#define BN0_WF_TMAC_TOP_TCR0_RDG_RESP_EN_MASK                  0x10000000                // RDG_RESP_EN[28]
#define BN0_WF_TMAC_TOP_TCR0_RDG_RESP_EN_SHFT                  28
#define BN0_WF_TMAC_TOP_TCR0_RDG_RA_MODE_ADDR                  BN0_WF_TMAC_TOP_TCR0_ADDR
#define BN0_WF_TMAC_TOP_TCR0_RDG_RA_MODE_MASK                  0x08000000                // RDG_RA_MODE[27]
#define BN0_WF_TMAC_TOP_TCR0_RDG_RA_MODE_SHFT                  27
#define BN0_WF_TMAC_TOP_TCR0_Reserved_TCR0_1_ADDR              BN0_WF_TMAC_TOP_TCR0_ADDR
#define BN0_WF_TMAC_TOP_TCR0_Reserved_TCR0_1_MASK              0x04000000                // Reserved_TCR0_1[26]
#define BN0_WF_TMAC_TOP_TCR0_Reserved_TCR0_1_SHFT              26
#define BN0_WF_TMAC_TOP_TCR0_TBTT_TX_STOP_CONTROL_ADDR         BN0_WF_TMAC_TOP_TCR0_ADDR
#define BN0_WF_TMAC_TOP_TCR0_TBTT_TX_STOP_CONTROL_MASK         0x02000000                // TBTT_TX_STOP_CONTROL[25]
#define BN0_WF_TMAC_TOP_TCR0_TBTT_TX_STOP_CONTROL_SHFT         25
#define BN0_WF_TMAC_TOP_TCR0_TXOP_TBTT_CONTROL_ADDR            BN0_WF_TMAC_TOP_TCR0_ADDR
#define BN0_WF_TMAC_TOP_TCR0_TXOP_TBTT_CONTROL_MASK            0x01000000                // TXOP_TBTT_CONTROL[24]
#define BN0_WF_TMAC_TOP_TCR0_TXOP_TBTT_CONTROL_SHFT            24
#define BN0_WF_TMAC_TOP_TCR0_RTS_SIGTA_20M_EN_ADDR             BN0_WF_TMAC_TOP_TCR0_ADDR
#define BN0_WF_TMAC_TOP_TCR0_RTS_SIGTA_20M_EN_MASK             0x00800000                // RTS_SIGTA_20M_EN[23]
#define BN0_WF_TMAC_TOP_TCR0_RTS_SIGTA_20M_EN_SHFT             23
#define BN0_WF_TMAC_TOP_TCR0_TX_RIFS_EN_ADDR                   BN0_WF_TMAC_TOP_TCR0_ADDR
#define BN0_WF_TMAC_TOP_TCR0_TX_RIFS_EN_MASK                   0x00400000                // TX_RIFS_EN[22]
#define BN0_WF_TMAC_TOP_TCR0_TX_RIFS_EN_SHFT                   22
#define BN0_WF_TMAC_TOP_TCR0_BW320M_LOC_ADDR                   BN0_WF_TMAC_TOP_TCR0_ADDR
#define BN0_WF_TMAC_TOP_TCR0_BW320M_LOC_MASK                   0x00200000                // BW320M_LOC[21]
#define BN0_WF_TMAC_TOP_TCR0_BW320M_LOC_SHFT                   21
#define BN0_WF_TMAC_TOP_TCR0_Reserved_TCR0_2_ADDR              BN0_WF_TMAC_TOP_TCR0_ADDR
#define BN0_WF_TMAC_TOP_TCR0_Reserved_TCR0_2_MASK              0x001F0000                // Reserved_TCR0_2[20..16]
#define BN0_WF_TMAC_TOP_TCR0_Reserved_TCR0_2_SHFT              16
#define BN0_WF_TMAC_TOP_TCR0_BFRPOLL_SIGTA_EN_ADDR             BN0_WF_TMAC_TOP_TCR0_ADDR
#define BN0_WF_TMAC_TOP_TCR0_BFRPOLL_SIGTA_EN_MASK             0x00008000                // BFRPOLL_SIGTA_EN[15]
#define BN0_WF_TMAC_TOP_TCR0_BFRPOLL_SIGTA_EN_SHFT             15
#define BN0_WF_TMAC_TOP_TCR0_RTS_SIGTA_EN_ADDR                 BN0_WF_TMAC_TOP_TCR0_ADDR
#define BN0_WF_TMAC_TOP_TCR0_RTS_SIGTA_EN_MASK                 0x00004000                // RTS_SIGTA_EN[14]
#define BN0_WF_TMAC_TOP_TCR0_RTS_SIGTA_EN_SHFT                 14
#define BN0_WF_TMAC_TOP_TCR0_NDPA_SIGTA_EN_ADDR                BN0_WF_TMAC_TOP_TCR0_ADDR
#define BN0_WF_TMAC_TOP_TCR0_NDPA_SIGTA_EN_MASK                0x00002000                // NDPA_SIGTA_EN[13]
#define BN0_WF_TMAC_TOP_TCR0_NDPA_SIGTA_EN_SHFT                13
#define BN0_WF_TMAC_TOP_TCR0_CTL_SIGTA_EN_ADDR                 BN0_WF_TMAC_TOP_TCR0_ADDR
#define BN0_WF_TMAC_TOP_TCR0_CTL_SIGTA_EN_MASK                 0x00001000                // CTL_SIGTA_EN[12]
#define BN0_WF_TMAC_TOP_TCR0_CTL_SIGTA_EN_SHFT                 12
#define BN0_WF_TMAC_TOP_TCR0_CCA_RELD_AIFS_ADDR                BN0_WF_TMAC_TOP_TCR0_ADDR
#define BN0_WF_TMAC_TOP_TCR0_CCA_RELD_AIFS_MASK                0x00000C00                // CCA_RELD_AIFS[11..10]
#define BN0_WF_TMAC_TOP_TCR0_CCA_RELD_AIFS_SHFT                10
#define BN0_WF_TMAC_TOP_TCR0_Reserved_TCR0_3_ADDR              BN0_WF_TMAC_TOP_TCR0_ADDR
#define BN0_WF_TMAC_TOP_TCR0_Reserved_TCR0_3_MASK              0x00000300                // Reserved_TCR0_3[9..8]
#define BN0_WF_TMAC_TOP_TCR0_Reserved_TCR0_3_SHFT              8
#define BN0_WF_TMAC_TOP_TCR0_TX_BLINK_SEL_ADDR                 BN0_WF_TMAC_TOP_TCR0_ADDR
#define BN0_WF_TMAC_TOP_TCR0_TX_BLINK_SEL_MASK                 0x000000C0                // TX_BLINK_SEL[7..6]
#define BN0_WF_TMAC_TOP_TCR0_TX_BLINK_SEL_SHFT                 6
#define BN0_WF_TMAC_TOP_TCR0_CTS_DYNBW_BW_SEL_ADDR             BN0_WF_TMAC_TOP_TCR0_ADDR
#define BN0_WF_TMAC_TOP_TCR0_CTS_DYNBW_BW_SEL_MASK             0x00000020                // CTS_DYNBW_BW_SEL[5]
#define BN0_WF_TMAC_TOP_TCR0_CTS_DYNBW_BW_SEL_SHFT             5
#define BN0_WF_TMAC_TOP_TCR0_ENRX_AFTER_TXRDY_FALL_ADDR        BN0_WF_TMAC_TOP_TCR0_ADDR
#define BN0_WF_TMAC_TOP_TCR0_ENRX_AFTER_TXRDY_FALL_MASK        0x00000010                // ENRX_AFTER_TXRDY_FALL[4]
#define BN0_WF_TMAC_TOP_TCR0_ENRX_AFTER_TXRDY_FALL_SHFT        4
#define BN0_WF_TMAC_TOP_TCR0_PTA_PART_ABT_TH_ADDR              BN0_WF_TMAC_TOP_TCR0_ADDR
#define BN0_WF_TMAC_TOP_TCR0_PTA_PART_ABT_TH_MASK              0x0000000F                // PTA_PART_ABT_TH[3..0]
#define BN0_WF_TMAC_TOP_TCR0_PTA_PART_ABT_TH_SHFT              0

#define BN0_WF_TMAC_TOP_TCR2_GRANT_REVERSE_WHEN_NO_PENDING_FRM_ADDR BN0_WF_TMAC_TOP_TCR2_ADDR
#define BN0_WF_TMAC_TOP_TCR2_GRANT_REVERSE_WHEN_NO_PENDING_FRM_MASK 0x80000000                // GRANT_REVERSE_WHEN_NO_PENDING_FRM[31]
#define BN0_WF_TMAC_TOP_TCR2_GRANT_REVERSE_WHEN_NO_PENDING_FRM_SHFT 31
#define BN0_WF_TMAC_TOP_TCR2_RX_RIFS_MODE_ADDR                 BN0_WF_TMAC_TOP_TCR2_ADDR
#define BN0_WF_TMAC_TOP_TCR2_RX_RIFS_MODE_MASK                 0x40000000                // RX_RIFS_MODE[30]
#define BN0_WF_TMAC_TOP_TCR2_RX_RIFS_MODE_SHFT                 30
#define BN0_WF_TMAC_TOP_TCR2_TXOP_BURST_STOP_ADDR              BN0_WF_TMAC_TOP_TCR2_ADDR
#define BN0_WF_TMAC_TOP_TCR2_TXOP_BURST_STOP_MASK              0x20000000                // TXOP_BURST_STOP[29]
#define BN0_WF_TMAC_TOP_TCR2_TXOP_BURST_STOP_SHFT              29
#define BN0_WF_TMAC_TOP_TCR2_TXOP_ABORT_OPT_ADDR               BN0_WF_TMAC_TOP_TCR2_ADDR
#define BN0_WF_TMAC_TOP_TCR2_TXOP_ABORT_OPT_MASK               0x10000000                // TXOP_ABORT_OPT[28]
#define BN0_WF_TMAC_TOP_TCR2_TXOP_ABORT_OPT_SHFT               28
#define BN0_WF_TMAC_TOP_TCR2_SGI_SIG_ALIGN_EN_ADDR             BN0_WF_TMAC_TOP_TCR2_ADDR
#define BN0_WF_TMAC_TOP_TCR2_SGI_SIG_ALIGN_EN_MASK             0x08000000                // SGI_SIG_ALIGN_EN[27]
#define BN0_WF_TMAC_TOP_TCR2_SGI_SIG_ALIGN_EN_SHFT             27
#define BN0_WF_TMAC_TOP_TCR2_HE_4US_ALIGN_EN_ADDR              BN0_WF_TMAC_TOP_TCR2_ADDR
#define BN0_WF_TMAC_TOP_TCR2_HE_4US_ALIGN_EN_MASK              0x04000000                // HE_4US_ALIGN_EN[26]
#define BN0_WF_TMAC_TOP_TCR2_HE_4US_ALIGN_EN_SHFT              26
#define BN0_WF_TMAC_TOP_TCR2_BFR_LEN_CHK_EN_ADDR               BN0_WF_TMAC_TOP_TCR2_ADDR
#define BN0_WF_TMAC_TOP_TCR2_BFR_LEN_CHK_EN_MASK               0x02000000                // BFR_LEN_CHK_EN[25]
#define BN0_WF_TMAC_TOP_TCR2_BFR_LEN_CHK_EN_SHFT               25
#define BN0_WF_TMAC_TOP_TCR2_Reserved_TCR2_0_ADDR              BN0_WF_TMAC_TOP_TCR2_ADDR
#define BN0_WF_TMAC_TOP_TCR2_Reserved_TCR2_0_MASK              0x00F00000                // Reserved_TCR2_0[23..20]
#define BN0_WF_TMAC_TOP_TCR2_Reserved_TCR2_0_SHFT              20
#define BN0_WF_TMAC_TOP_TCR2_SCH_DET_DIS_ADDR                  BN0_WF_TMAC_TOP_TCR2_ADDR
#define BN0_WF_TMAC_TOP_TCR2_SCH_DET_DIS_MASK                  0x00080000                // SCH_DET_DIS[19]
#define BN0_WF_TMAC_TOP_TCR2_SCH_DET_DIS_SHFT                  19
#define BN0_WF_TMAC_TOP_TCR2_SCH_DET_PERIOD_ADDR               BN0_WF_TMAC_TOP_TCR2_ADDR
#define BN0_WF_TMAC_TOP_TCR2_SCH_DET_PERIOD_MASK               0x00040000                // SCH_DET_PERIOD[18]
#define BN0_WF_TMAC_TOP_TCR2_SCH_DET_PERIOD_SHFT               18
#define BN0_WF_TMAC_TOP_TCR2_SCH_IDLE_SEL_ADDR                 BN0_WF_TMAC_TOP_TCR2_ADDR
#define BN0_WF_TMAC_TOP_TCR2_SCH_IDLE_SEL_MASK                 0x00030000                // SCH_IDLE_SEL[17..16]
#define BN0_WF_TMAC_TOP_TCR2_SCH_IDLE_SEL_SHFT                 16
#define BN0_WF_TMAC_TOP_TCR2_PRE_RTS_DET_GUARD_TIME_ADDR       BN0_WF_TMAC_TOP_TCR2_ADDR
#define BN0_WF_TMAC_TOP_TCR2_PRE_RTS_DET_GUARD_TIME_MASK       0x0000F000                // PRE_RTS_DET_GUARD_TIME[15..12]
#define BN0_WF_TMAC_TOP_TCR2_PRE_RTS_DET_GUARD_TIME_SHFT       12
#define BN0_WF_TMAC_TOP_TCR2_PRE_RTS_SEC_IDLE_SEL_ADDR         BN0_WF_TMAC_TOP_TCR2_ADDR
#define BN0_WF_TMAC_TOP_TCR2_PRE_RTS_SEC_IDLE_SEL_MASK         0x00000C00                // PRE_RTS_SEC_IDLE_SEL[11..10]
#define BN0_WF_TMAC_TOP_TCR2_PRE_RTS_SEC_IDLE_SEL_SHFT         10
#define BN0_WF_TMAC_TOP_TCR2_PRERTS_DET_DIS_ADDR               BN0_WF_TMAC_TOP_TCR2_ADDR
#define BN0_WF_TMAC_TOP_TCR2_PRERTS_DET_DIS_MASK               0x00000200                // PRERTS_DET_DIS[9]
#define BN0_WF_TMAC_TOP_TCR2_PRERTS_DET_DIS_SHFT               9
#define BN0_WF_TMAC_TOP_TCR2_LDPC_OFST_EN_ADDR                 BN0_WF_TMAC_TOP_TCR2_ADDR
#define BN0_WF_TMAC_TOP_TCR2_LDPC_OFST_EN_MASK                 0x00000100                // LDPC_OFST_EN[8]
#define BN0_WF_TMAC_TOP_TCR2_LDPC_OFST_EN_SHFT                 8
#define BN0_WF_TMAC_TOP_TCR2_BKOF_SX_OPT_ADDR                  BN0_WF_TMAC_TOP_TCR2_ADDR
#define BN0_WF_TMAC_TOP_TCR2_BKOF_SX_OPT_MASK                  0x00000080                // BKOF_SX_OPT[7]
#define BN0_WF_TMAC_TOP_TCR2_BKOF_SX_OPT_SHFT                  7
#define BN0_WF_TMAC_TOP_TCR2_BKOF_APSOFF_OPT_ADDR              BN0_WF_TMAC_TOP_TCR2_ADDR
#define BN0_WF_TMAC_TOP_TCR2_BKOF_APSOFF_OPT_MASK              0x00000040                // BKOF_APSOFF_OPT[6]
#define BN0_WF_TMAC_TOP_TCR2_BKOF_APSOFF_OPT_SHFT              6
#define BN0_WF_TMAC_TOP_TCR2_MAX_PSDU_CHK_EN_ADDR              BN0_WF_TMAC_TOP_TCR2_ADDR
#define BN0_WF_TMAC_TOP_TCR2_MAX_PSDU_CHK_EN_MASK              0x00000020                // MAX_PSDU_CHK_EN[5]
#define BN0_WF_TMAC_TOP_TCR2_MAX_PSDU_CHK_EN_SHFT              5
#define BN0_WF_TMAC_TOP_TCR2_MAX_LG_LEN_CHK_EN_ADDR            BN0_WF_TMAC_TOP_TCR2_ADDR
#define BN0_WF_TMAC_TOP_TCR2_MAX_LG_LEN_CHK_EN_MASK            0x00000010                // MAX_LG_LEN_CHK_EN[4]
#define BN0_WF_TMAC_TOP_TCR2_MAX_LG_LEN_CHK_EN_SHFT            4
#define BN0_WF_TMAC_TOP_TCR2_EDCCA_STOP_TXOP_ADDR              BN0_WF_TMAC_TOP_TCR2_ADDR
#define BN0_WF_TMAC_TOP_TCR2_EDCCA_STOP_TXOP_MASK              0x00000008                // EDCCA_STOP_TXOP[3]
#define BN0_WF_TMAC_TOP_TCR2_EDCCA_STOP_TXOP_SHFT              3
#define BN0_WF_TMAC_TOP_TCR2_EDCCA_STOP_TRIGR_ADDR             BN0_WF_TMAC_TOP_TCR2_ADDR
#define BN0_WF_TMAC_TOP_TCR2_EDCCA_STOP_TRIGR_MASK             0x00000004                // EDCCA_STOP_TRIGR[2]
#define BN0_WF_TMAC_TOP_TCR2_EDCCA_STOP_TRIGR_SHFT             2
#define BN0_WF_TMAC_TOP_TCR2_HT_EXTLTF_ADDR                    BN0_WF_TMAC_TOP_TCR2_ADDR
#define BN0_WF_TMAC_TOP_TCR2_HT_EXTLTF_MASK                    0x00000003                // HT_EXTLTF[1..0]
#define BN0_WF_TMAC_TOP_TCR2_HT_EXTLTF_SHFT                    0

#define BN0_WF_TMAC_TOP_RRCR_RXREQ_DLY_ADDR                    BN0_WF_TMAC_TOP_RRCR_ADDR
#define BN0_WF_TMAC_TOP_RRCR_RXREQ_DLY_MASK                    0x000001FF                // RXREQ_DLY[8..0]
#define BN0_WF_TMAC_TOP_RRCR_RXREQ_DLY_SHFT                    0

#define BN0_WF_TMAC_TOP_ATCR_AGG_TOUT_ADDR                     BN0_WF_TMAC_TOP_ATCR_ADDR
#define BN0_WF_TMAC_TOP_ATCR_AGG_TOUT_MASK                     0x01FF0000                // AGG_TOUT[24..16]
#define BN0_WF_TMAC_TOP_ATCR_AGG_TOUT_SHFT                     16
#define BN0_WF_TMAC_TOP_ATCR_RIFS_TXV_TOUT_ADDR                BN0_WF_TMAC_TOP_ATCR_ADDR
#define BN0_WF_TMAC_TOP_ATCR_RIFS_TXV_TOUT_MASK                0x0000FF00                // RIFS_TXV_TOUT[15..8]
#define BN0_WF_TMAC_TOP_ATCR_RIFS_TXV_TOUT_SHFT                8
#define BN0_WF_TMAC_TOP_ATCR_TXV_TOUT_ADDR                     BN0_WF_TMAC_TOP_ATCR_ADDR
#define BN0_WF_TMAC_TOP_ATCR_TXV_TOUT_MASK                     0x000000FF                // TXV_TOUT[7..0]
#define BN0_WF_TMAC_TOP_ATCR_TXV_TOUT_SHFT                     0

#define BN0_WF_TMAC_TOP_TRCR0_CCA_SRC_SEL_ADDR                 BN0_WF_TMAC_TOP_TRCR0_ADDR
#define BN0_WF_TMAC_TOP_TRCR0_CCA_SRC_SEL_MASK                 0xC0000000                // CCA_SRC_SEL[31..30]
#define BN0_WF_TMAC_TOP_TRCR0_CCA_SRC_SEL_SHFT                 30
#define BN0_WF_TMAC_TOP_TRCR0_CCA_SEC_SRC_SEL_ADDR             BN0_WF_TMAC_TOP_TRCR0_ADDR
#define BN0_WF_TMAC_TOP_TRCR0_CCA_SEC_SRC_SEL_MASK             0x30000000                // CCA_SEC_SRC_SEL[29..28]
#define BN0_WF_TMAC_TOP_TRCR0_CCA_SEC_SRC_SEL_SHFT             28
#define BN0_WF_TMAC_TOP_TRCR0_BKOF_IGNORE_ED_ADDR              BN0_WF_TMAC_TOP_TRCR0_ADDR
#define BN0_WF_TMAC_TOP_TRCR0_BKOF_IGNORE_ED_MASK              0x08000000                // BKOF_IGNORE_ED[27]
#define BN0_WF_TMAC_TOP_TRCR0_BKOF_IGNORE_ED_SHFT              27
#define BN0_WF_TMAC_TOP_TRCR0_I2T_CHK_SCH_EN_ADDR              BN0_WF_TMAC_TOP_TRCR0_ADDR
#define BN0_WF_TMAC_TOP_TRCR0_I2T_CHK_SCH_EN_MASK              0x04000000                // I2T_CHK_SCH_EN[26]
#define BN0_WF_TMAC_TOP_TRCR0_I2T_CHK_SCH_EN_SHFT              26
#define BN0_WF_TMAC_TOP_TRCR0_I2T_CHK_EN_ADDR                  BN0_WF_TMAC_TOP_TRCR0_ADDR
#define BN0_WF_TMAC_TOP_TRCR0_I2T_CHK_EN_MASK                  0x02000000                // I2T_CHK_EN[25]
#define BN0_WF_TMAC_TOP_TRCR0_I2T_CHK_EN_SHFT                  25
#define BN0_WF_TMAC_TOP_TRCR0_I2T_CHK_ADDR                     BN0_WF_TMAC_TOP_TRCR0_ADDR
#define BN0_WF_TMAC_TOP_TRCR0_I2T_CHK_MASK                     0x01FF0000                // I2T_CHK[24..16]
#define BN0_WF_TMAC_TOP_TRCR0_I2T_CHK_SHFT                     16
#define BN0_WF_TMAC_TOP_TRCR0_RIFS_T2T_CHK_ADDR                BN0_WF_TMAC_TOP_TRCR0_ADDR
#define BN0_WF_TMAC_TOP_TRCR0_RIFS_T2T_CHK_MASK                0x0000FE00                // RIFS_T2T_CHK[15..9]
#define BN0_WF_TMAC_TOP_TRCR0_RIFS_T2T_CHK_SHFT                9
#define BN0_WF_TMAC_TOP_TRCR0_TR2T_CHK_ADDR                    BN0_WF_TMAC_TOP_TRCR0_ADDR
#define BN0_WF_TMAC_TOP_TRCR0_TR2T_CHK_MASK                    0x000001FF                // TR2T_CHK[8..0]
#define BN0_WF_TMAC_TOP_TRCR0_TR2T_CHK_SHFT                    0

#define BN0_WF_TMAC_TOP_ICR0_SLOT_TIME_ADDR                    BN0_WF_TMAC_TOP_ICR0_ADDR
#define BN0_WF_TMAC_TOP_ICR0_SLOT_TIME_MASK                    0x7F000000                // SLOT_TIME[30..24]
#define BN0_WF_TMAC_TOP_ICR0_SLOT_TIME_SHFT                    24
#define BN0_WF_TMAC_TOP_ICR0_SIFS_START_IGNORE_NAV_ADDR        BN0_WF_TMAC_TOP_ICR0_ADDR
#define BN0_WF_TMAC_TOP_ICR0_SIFS_START_IGNORE_NAV_MASK        0x00800000                // SIFS_START_IGNORE_NAV[23]
#define BN0_WF_TMAC_TOP_ICR0_SIFS_START_IGNORE_NAV_SHFT        23
#define BN0_WF_TMAC_TOP_ICR0_SIFS_TIME_ADDR                    BN0_WF_TMAC_TOP_ICR0_ADDR
#define BN0_WF_TMAC_TOP_ICR0_SIFS_TIME_MASK                    0x007F0000                // SIFS_TIME[22..16]
#define BN0_WF_TMAC_TOP_ICR0_SIFS_TIME_SHFT                    16
#define BN0_WF_TMAC_TOP_ICR0_RIFS_TIME_ADDR                    BN0_WF_TMAC_TOP_ICR0_ADDR
#define BN0_WF_TMAC_TOP_ICR0_RIFS_TIME_MASK                    0x00007C00                // RIFS_TIME[14..10]
#define BN0_WF_TMAC_TOP_ICR0_RIFS_TIME_SHFT                    10
#define BN0_WF_TMAC_TOP_ICR0_EIFS_TIME_ADDR                    BN0_WF_TMAC_TOP_ICR0_ADDR
#define BN0_WF_TMAC_TOP_ICR0_EIFS_TIME_MASK                    0x000001FF                // EIFS_TIME[8..0]
#define BN0_WF_TMAC_TOP_ICR0_EIFS_TIME_SHFT                    0

#define BN0_WF_TMAC_TOP_ICR1_EIFS_TIME_CCK_ADDR                BN0_WF_TMAC_TOP_ICR1_ADDR
#define BN0_WF_TMAC_TOP_ICR1_EIFS_TIME_CCK_MASK                0x000001FF                // EIFS_TIME_CCK[8..0]
#define BN0_WF_TMAC_TOP_ICR1_EIFS_TIME_CCK_SHFT                0

#define BN0_WF_TMAC_TOP_BCSR_BCK_CCNT_ADDR                     BN0_WF_TMAC_TOP_BCSR_ADDR
#define BN0_WF_TMAC_TOP_BCSR_BCK_CCNT_MASK                     0x001F0000                // BCK_CCNT[20..16]
#define BN0_WF_TMAC_TOP_BCSR_BCK_CCNT_SHFT                     16
#define BN0_WF_TMAC_TOP_BCSR_USEC_CCNT_ADDR                    BN0_WF_TMAC_TOP_BCSR_ADDR
#define BN0_WF_TMAC_TOP_BCSR_USEC_CCNT_MASK                    0x000001FF                // USEC_CCNT[8..0]
#define BN0_WF_TMAC_TOP_BCSR_USEC_CCNT_SHFT                    0

#define BN0_WF_TMAC_TOP_B0BRR0_BSSID00_MU_ACK_PE_ADDR          BN0_WF_TMAC_TOP_B0BRR0_ADDR
#define BN0_WF_TMAC_TOP_B0BRR0_BSSID00_MU_ACK_PE_MASK          0x000C0000                // BSSID00_MU_ACK_PE[19..18]
#define BN0_WF_TMAC_TOP_B0BRR0_BSSID00_MU_ACK_PE_SHFT          18
#define BN0_WF_TMAC_TOP_B0BRR0_BSSID00_SU_ACK_PE_ADDR          BN0_WF_TMAC_TOP_B0BRR0_ADDR
#define BN0_WF_TMAC_TOP_B0BRR0_BSSID00_SU_ACK_PE_MASK          0x00030000                // BSSID00_SU_ACK_PE[17..16]
#define BN0_WF_TMAC_TOP_B0BRR0_BSSID00_SU_ACK_PE_SHFT          16

#define BN0_WF_TMAC_TOP_B0BRR1_BSSID00_SPE_IDX_ADDR            BN0_WF_TMAC_TOP_B0BRR1_ADDR
#define BN0_WF_TMAC_TOP_B0BRR1_BSSID00_SPE_IDX_MASK            0x1F000000                // BSSID00_SPE_IDX[28..24]
#define BN0_WF_TMAC_TOP_B0BRR1_BSSID00_SPE_IDX_SHFT            24

#define BN0_WF_TMAC_TOP_B0BRR3_PTA_COTX_RESP_SPE_IDX_EN_ADDR   BN0_WF_TMAC_TOP_B0BRR3_ADDR
#define BN0_WF_TMAC_TOP_B0BRR3_PTA_COTX_RESP_SPE_IDX_EN_MASK   0x00000080                // PTA_COTX_RESP_SPE_IDX_EN[7]
#define BN0_WF_TMAC_TOP_B0BRR3_PTA_COTX_RESP_SPE_IDX_EN_SHFT   7
#define BN0_WF_TMAC_TOP_B0BRR3_PTA_COTX_RESP_SPE_IDX_ADDR      BN0_WF_TMAC_TOP_B0BRR3_ADDR
#define BN0_WF_TMAC_TOP_B0BRR3_PTA_COTX_RESP_SPE_IDX_MASK      0x0000001F                // PTA_COTX_RESP_SPE_IDX[4..0]
#define BN0_WF_TMAC_TOP_B0BRR3_PTA_COTX_RESP_SPE_IDX_SHFT      0

#define BN0_WF_TMAC_TOP_THOCR_TPC_VLD_WAIT_DIS_ADDR            BN0_WF_TMAC_TOP_THOCR_ADDR
#define BN0_WF_TMAC_TOP_THOCR_TPC_VLD_WAIT_DIS_MASK            0x80000000                // TPC_VLD_WAIT_DIS[31]
#define BN0_WF_TMAC_TOP_THOCR_TPC_VLD_WAIT_DIS_SHFT            31
#define BN0_WF_TMAC_TOP_THOCR_NOACK_TX_CHK_DIS_ADDR            BN0_WF_TMAC_TOP_THOCR_ADDR
#define BN0_WF_TMAC_TOP_THOCR_NOACK_TX_CHK_DIS_MASK            0x40000000                // NOACK_TX_CHK_DIS[30]
#define BN0_WF_TMAC_TOP_THOCR_NOACK_TX_CHK_DIS_SHFT            30
#define BN0_WF_TMAC_TOP_THOCR_HETB_LEN_CHK_EN_ADDR             BN0_WF_TMAC_TOP_THOCR_ADDR
#define BN0_WF_TMAC_TOP_THOCR_HETB_LEN_CHK_EN_MASK             0x20000000                // HETB_LEN_CHK_EN[29]
#define BN0_WF_TMAC_TOP_THOCR_HETB_LEN_CHK_EN_SHFT             29
#define BN0_WF_TMAC_TOP_THOCR_SMPDU_BA_EN_ADDR                 BN0_WF_TMAC_TOP_THOCR_ADDR
#define BN0_WF_TMAC_TOP_THOCR_SMPDU_BA_EN_MASK                 0x10000000                // SMPDU_BA_EN[28]
#define BN0_WF_TMAC_TOP_THOCR_SMPDU_BA_EN_SHFT                 28
#define BN0_WF_TMAC_TOP_THOCR_BSR_VLD_WAIT_DIS_ADDR            BN0_WF_TMAC_TOP_THOCR_ADDR
#define BN0_WF_TMAC_TOP_THOCR_BSR_VLD_WAIT_DIS_MASK            0x08000000                // BSR_VLD_WAIT_DIS[27]
#define BN0_WF_TMAC_TOP_THOCR_BSR_VLD_WAIT_DIS_SHFT            27
#define BN0_WF_TMAC_TOP_THOCR_RTSFAIL_ABORT_EN_ADDR            BN0_WF_TMAC_TOP_THOCR_ADDR
#define BN0_WF_TMAC_TOP_THOCR_RTSFAIL_ABORT_EN_MASK            0x04000000                // RTSFAIL_ABORT_EN[26]
#define BN0_WF_TMAC_TOP_THOCR_RTSFAIL_ABORT_EN_SHFT            26
#define BN0_WF_TMAC_TOP_THOCR_THOCR_RSV0_ADDR                  BN0_WF_TMAC_TOP_THOCR_ADDR
#define BN0_WF_TMAC_TOP_THOCR_THOCR_RSV0_MASK                  0x03000000                // THOCR_RSV0[25..24]
#define BN0_WF_TMAC_TOP_THOCR_THOCR_RSV0_SHFT                  24
#define BN0_WF_TMAC_TOP_THOCR_PM_MON_ADDR                      BN0_WF_TMAC_TOP_THOCR_ADDR
#define BN0_WF_TMAC_TOP_THOCR_PM_MON_MASK                      0x00800000                // PM_MON[23]
#define BN0_WF_TMAC_TOP_THOCR_PM_MON_SHFT                      23
#define BN0_WF_TMAC_TOP_THOCR_PM_MON_BSSID_ADDR                BN0_WF_TMAC_TOP_THOCR_ADDR
#define BN0_WF_TMAC_TOP_THOCR_PM_MON_BSSID_MASK                0x007E0000                // PM_MON_BSSID[22..17]
#define BN0_WF_TMAC_TOP_THOCR_PM_MON_BSSID_SHFT                17
#define BN0_WF_TMAC_TOP_THOCR_PM_INT_EN_ADDR                   BN0_WF_TMAC_TOP_THOCR_ADDR
#define BN0_WF_TMAC_TOP_THOCR_PM_INT_EN_MASK                   0x00010000                // PM_INT_EN[16]
#define BN0_WF_TMAC_TOP_THOCR_PM_INT_EN_SHFT                   16
#define BN0_WF_TMAC_TOP_THOCR_PAC_LEN_RECAL_EN_ADDR            BN0_WF_TMAC_TOP_THOCR_ADDR
#define BN0_WF_TMAC_TOP_THOCR_PAC_LEN_RECAL_EN_MASK            0x00008000                // PAC_LEN_RECAL_EN[15]
#define BN0_WF_TMAC_TOP_THOCR_PAC_LEN_RECAL_EN_SHFT            15
#define BN0_WF_TMAC_TOP_THOCR_TX_MAX_LEN_CHK_EN_NHE_ADDR       BN0_WF_TMAC_TOP_THOCR_ADDR
#define BN0_WF_TMAC_TOP_THOCR_TX_MAX_LEN_CHK_EN_NHE_MASK       0x00004000                // TX_MAX_LEN_CHK_EN_NHE[14]
#define BN0_WF_TMAC_TOP_THOCR_TX_MAX_LEN_CHK_EN_NHE_SHFT       14
#define BN0_WF_TMAC_TOP_THOCR_TX_MAX_LEN_CHK_EN_HENTB_ADDR     BN0_WF_TMAC_TOP_THOCR_ADDR
#define BN0_WF_TMAC_TOP_THOCR_TX_MAX_LEN_CHK_EN_HENTB_MASK     0x00002000                // TX_MAX_LEN_CHK_EN_HENTB[13]
#define BN0_WF_TMAC_TOP_THOCR_TX_MAX_LEN_CHK_EN_HENTB_SHFT     13
#define BN0_WF_TMAC_TOP_THOCR_THOCR_RSV1_ADDR                  BN0_WF_TMAC_TOP_THOCR_ADDR
#define BN0_WF_TMAC_TOP_THOCR_THOCR_RSV1_MASK                  0x00001800                // THOCR_RSV1[12..11]
#define BN0_WF_TMAC_TOP_THOCR_THOCR_RSV1_SHFT                  11
#define BN0_WF_TMAC_TOP_THOCR_RCTS_RSSI_TH_ADDR                BN0_WF_TMAC_TOP_THOCR_ADDR
#define BN0_WF_TMAC_TOP_THOCR_RCTS_RSSI_TH_MASK                0x000007FC                // RCTS_RSSI_TH[10..2]
#define BN0_WF_TMAC_TOP_THOCR_RCTS_RSSI_TH_SHFT                2
#define BN0_WF_TMAC_TOP_THOCR_RCTS_RSSI_EN_ADDR                BN0_WF_TMAC_TOP_THOCR_ADDR
#define BN0_WF_TMAC_TOP_THOCR_RCTS_RSSI_EN_MASK                0x00000002                // RCTS_RSSI_EN[1]
#define BN0_WF_TMAC_TOP_THOCR_RCTS_RSSI_EN_SHFT                1
#define BN0_WF_TMAC_TOP_THOCR_RCTS_ED_PRIM_EN_ADDR             BN0_WF_TMAC_TOP_THOCR_ADDR
#define BN0_WF_TMAC_TOP_THOCR_RCTS_ED_PRIM_EN_MASK             0x00000001                // RCTS_ED_PRIM_EN[0]
#define BN0_WF_TMAC_TOP_THOCR_RCTS_ED_PRIM_EN_SHFT             0

#define BN0_WF_TMAC_TOP_THOCR1_THOCR1_RSV0_ADDR                BN0_WF_TMAC_TOP_THOCR1_ADDR
#define BN0_WF_TMAC_TOP_THOCR1_THOCR1_RSV0_MASK                0xFFF80000                // THOCR1_RSV0[31..19]
#define BN0_WF_TMAC_TOP_THOCR1_THOCR1_RSV0_SHFT                19
#define BN0_WF_TMAC_TOP_THOCR1_TX_DLY_EN_ADDR                  BN0_WF_TMAC_TOP_THOCR1_ADDR
#define BN0_WF_TMAC_TOP_THOCR1_TX_DLY_EN_MASK                  0x00070000                // TX_DLY_EN[18..16]
#define BN0_WF_TMAC_TOP_THOCR1_TX_DLY_EN_SHFT                  16
#define BN0_WF_TMAC_TOP_THOCR1_THOCR1_RSV1_ADDR                BN0_WF_TMAC_TOP_THOCR1_ADDR
#define BN0_WF_TMAC_TOP_THOCR1_THOCR1_RSV1_MASK                0x0000F000                // THOCR1_RSV1[15..12]
#define BN0_WF_TMAC_TOP_THOCR1_THOCR1_RSV1_SHFT                12
#define BN0_WF_TMAC_TOP_THOCR1_TX_BST_DLY_TOUT_ADDR            BN0_WF_TMAC_TOP_THOCR1_ADDR
#define BN0_WF_TMAC_TOP_THOCR1_TX_BST_DLY_TOUT_MASK            0x00000F00                // TX_BST_DLY_TOUT[11..8]
#define BN0_WF_TMAC_TOP_THOCR1_TX_BST_DLY_TOUT_SHFT            8
#define BN0_WF_TMAC_TOP_THOCR1_TX_RSP_DLY_TOUT_ADDR            BN0_WF_TMAC_TOP_THOCR1_ADDR
#define BN0_WF_TMAC_TOP_THOCR1_TX_RSP_DLY_TOUT_MASK            0x000000F0                // TX_RSP_DLY_TOUT[7..4]
#define BN0_WF_TMAC_TOP_THOCR1_TX_RSP_DLY_TOUT_SHFT            4
#define BN0_WF_TMAC_TOP_THOCR1_TX_CCA_DLY_TOUT_ADDR            BN0_WF_TMAC_TOP_THOCR1_ADDR
#define BN0_WF_TMAC_TOP_THOCR1_TX_CCA_DLY_TOUT_MASK            0x0000000F                // TX_CCA_DLY_TOUT[3..0]
#define BN0_WF_TMAC_TOP_THOCR1_TX_CCA_DLY_TOUT_SHFT            0

#define BN0_WF_TMAC_TOP_SPCR_SPCR_L_RSV0_ADDR                  BN0_WF_TMAC_TOP_SPCR_ADDR
#define BN0_WF_TMAC_TOP_SPCR_SPCR_L_RSV0_MASK                  0xFF000000                // SPCR_L_RSV0[31..24]
#define BN0_WF_TMAC_TOP_SPCR_SPCR_L_RSV0_SHFT                  24
#define BN0_WF_TMAC_TOP_SPCR_SGI_ECO_DIS_ADDR                  BN0_WF_TMAC_TOP_SPCR_ADDR
#define BN0_WF_TMAC_TOP_SPCR_SGI_ECO_DIS_MASK                  0x00800000                // SGI_ECO_DIS[23]
#define BN0_WF_TMAC_TOP_SPCR_SGI_ECO_DIS_SHFT                  23
#define BN0_WF_TMAC_TOP_SPCR_SPCR_L_RSV2_ADDR                  BN0_WF_TMAC_TOP_SPCR_ADDR
#define BN0_WF_TMAC_TOP_SPCR_SPCR_L_RSV2_MASK                  0x00400000                // SPCR_L_RSV2[22]
#define BN0_WF_TMAC_TOP_SPCR_SPCR_L_RSV2_SHFT                  22
#define BN0_WF_TMAC_TOP_SPCR_COEX_TXPWR_CTL_EN_ADDR            BN0_WF_TMAC_TOP_SPCR_ADDR
#define BN0_WF_TMAC_TOP_SPCR_COEX_TXPWR_CTL_EN_MASK            0x00200000                // COEX_TXPWR_CTL_EN[21]
#define BN0_WF_TMAC_TOP_SPCR_COEX_TXPWR_CTL_EN_SHFT            21
#define BN0_WF_TMAC_TOP_SPCR_APS_CCA_DET_OFF_ADDR              BN0_WF_TMAC_TOP_SPCR_ADDR
#define BN0_WF_TMAC_TOP_SPCR_APS_CCA_DET_OFF_MASK              0x00100000                // APS_CCA_DET_OFF[20]
#define BN0_WF_TMAC_TOP_SPCR_APS_CCA_DET_OFF_SHFT              20
#define BN0_WF_TMAC_TOP_SPCR_SPCR_L_RSV1_ADDR                  BN0_WF_TMAC_TOP_SPCR_ADDR
#define BN0_WF_TMAC_TOP_SPCR_SPCR_L_RSV1_MASK                  0x000E0000                // SPCR_L_RSV1[19..17]
#define BN0_WF_TMAC_TOP_SPCR_SPCR_L_RSV1_SHFT                  17
#define BN0_WF_TMAC_TOP_SPCR_B0_ETXBF_EXTRA_ABT_EN_ADDR        BN0_WF_TMAC_TOP_SPCR_ADDR
#define BN0_WF_TMAC_TOP_SPCR_B0_ETXBF_EXTRA_ABT_EN_MASK        0x00010000                // B0_ETXBF_EXTRA_ABT_EN[16]
#define BN0_WF_TMAC_TOP_SPCR_B0_ETXBF_EXTRA_ABT_EN_SHFT        16
#define BN0_WF_TMAC_TOP_SPCR_SPCR_H_RSV2_ADDR                  BN0_WF_TMAC_TOP_SPCR_ADDR
#define BN0_WF_TMAC_TOP_SPCR_SPCR_H_RSV2_MASK                  0x0000FF00                // SPCR_H_RSV2[15..8]
#define BN0_WF_TMAC_TOP_SPCR_SPCR_H_RSV2_SHFT                  8
#define BN0_WF_TMAC_TOP_SPCR_APS_CCA_OFF_TIME_ADDR             BN0_WF_TMAC_TOP_SPCR_ADDR
#define BN0_WF_TMAC_TOP_SPCR_APS_CCA_OFF_TIME_MASK             0x000000F0                // APS_CCA_OFF_TIME[7..4]
#define BN0_WF_TMAC_TOP_SPCR_APS_CCA_OFF_TIME_SHFT             4
#define BN0_WF_TMAC_TOP_SPCR_SPCR_H_RSV1_ADDR                  BN0_WF_TMAC_TOP_SPCR_ADDR
#define BN0_WF_TMAC_TOP_SPCR_SPCR_H_RSV1_MASK                  0x00000008                // SPCR_H_RSV1[3]
#define BN0_WF_TMAC_TOP_SPCR_SPCR_H_RSV1_SHFT                  3
#define BN0_WF_TMAC_TOP_SPCR_B0_OFDM_T2R_RX_OFF_ADDR           BN0_WF_TMAC_TOP_SPCR_ADDR
#define BN0_WF_TMAC_TOP_SPCR_B0_OFDM_T2R_RX_OFF_MASK           0x00000004                // B0_OFDM_T2R_RX_OFF[2]
#define BN0_WF_TMAC_TOP_SPCR_B0_OFDM_T2R_RX_OFF_SHFT           2
#define BN0_WF_TMAC_TOP_SPCR_HW_DFL1_OPT1_ADDR                 BN0_WF_TMAC_TOP_SPCR_ADDR
#define BN0_WF_TMAC_TOP_SPCR_HW_DFL1_OPT1_MASK                 0x00000002                // HW_DFL1_OPT1[1]
#define BN0_WF_TMAC_TOP_SPCR_HW_DFL1_OPT1_SHFT                 1
#define BN0_WF_TMAC_TOP_SPCR_HW_DFL1_OPT0_ADDR                 BN0_WF_TMAC_TOP_SPCR_ADDR
#define BN0_WF_TMAC_TOP_SPCR_HW_DFL1_OPT0_MASK                 0x00000001                // HW_DFL1_OPT0[0]
#define BN0_WF_TMAC_TOP_SPCR_HW_DFL1_OPT0_SHFT                 0

#define BN0_WF_TMAC_TOP_SACR0_FIX_ANT_ID_ADDR                  BN0_WF_TMAC_TOP_SACR0_ADDR
#define BN0_WF_TMAC_TOP_SACR0_FIX_ANT_ID_MASK                  0x00000FFF                // FIX_ANT_ID[11..0]
#define BN0_WF_TMAC_TOP_SACR0_FIX_ANT_ID_SHFT                  0

#define BN0_WF_TMAC_TOP_TCR1_ACKBA_BFEE_STAID_SEL_ADDR         BN0_WF_TMAC_TOP_TCR1_ADDR
#define BN0_WF_TMAC_TOP_TCR1_ACKBA_BFEE_STAID_SEL_MASK         0x00000400                // ACKBA_BFEE_STAID_SEL[10]
#define BN0_WF_TMAC_TOP_TCR1_ACKBA_BFEE_STAID_SEL_SHFT         10
#define BN0_WF_TMAC_TOP_TCR1_FORCE_E2PDLMT_ADDR                BN0_WF_TMAC_TOP_TCR1_ADDR
#define BN0_WF_TMAC_TOP_TCR1_FORCE_E2PDLMT_MASK                0x00000200                // FORCE_E2PDLMT[9]
#define BN0_WF_TMAC_TOP_TCR1_FORCE_E2PDLMT_SHFT                9
#define BN0_WF_TMAC_TOP_TCR1_NONHT_SW_PUNC_EN_ADDR             BN0_WF_TMAC_TOP_TCR1_ADDR
#define BN0_WF_TMAC_TOP_TCR1_NONHT_SW_PUNC_EN_MASK             0x00000100                // NONHT_SW_PUNC_EN[8]
#define BN0_WF_TMAC_TOP_TCR1_NONHT_SW_PUNC_EN_SHFT             8
#define BN0_WF_TMAC_TOP_TCR1_BFEE_DSCB_EN_ADDR                 BN0_WF_TMAC_TOP_TCR1_ADDR
#define BN0_WF_TMAC_TOP_TCR1_BFEE_DSCB_EN_MASK                 0x00000020                // BFEE_DSCB_EN[5]
#define BN0_WF_TMAC_TOP_TCR1_BFEE_DSCB_EN_SHFT                 5
#define BN0_WF_TMAC_TOP_TCR1_DYNBW_DSCB_EN_ADDR                BN0_WF_TMAC_TOP_TCR1_ADDR
#define BN0_WF_TMAC_TOP_TCR1_DYNBW_DSCB_EN_MASK                0x00000010                // DYNBW_DSCB_EN[4]
#define BN0_WF_TMAC_TOP_TCR1_DYNBW_DSCB_EN_SHFT                4
#define BN0_WF_TMAC_TOP_TCR1_TFR_CS_DSCB_EN_ADDR               BN0_WF_TMAC_TOP_TCR1_ADDR
#define BN0_WF_TMAC_TOP_TCR1_TFR_CS_DSCB_EN_MASK               0x00000008                // TFR_CS_DSCB_EN[3]
#define BN0_WF_TMAC_TOP_TCR1_TFR_CS_DSCB_EN_SHFT               3
#define BN0_WF_TMAC_TOP_TCR1_NONHT_PUNC_MURTS_CTS_ADDR         BN0_WF_TMAC_TOP_TCR1_ADDR
#define BN0_WF_TMAC_TOP_TCR1_NONHT_PUNC_MURTS_CTS_MASK         0x00000004                // NONHT_PUNC_MURTS_CTS[2]
#define BN0_WF_TMAC_TOP_TCR1_NONHT_PUNC_MURTS_CTS_SHFT         2
#define BN0_WF_TMAC_TOP_TCR1_NONHT_PUNC_ACKBA_ADDR             BN0_WF_TMAC_TOP_TCR1_ADDR
#define BN0_WF_TMAC_TOP_TCR1_NONHT_PUNC_ACKBA_MASK             0x00000002                // NONHT_PUNC_ACKBA[1]
#define BN0_WF_TMAC_TOP_TCR1_NONHT_PUNC_ACKBA_SHFT             1
#define BN0_WF_TMAC_TOP_TCR1_NONHT_PUNC_CTS_ADDR               BN0_WF_TMAC_TOP_TCR1_ADDR
#define BN0_WF_TMAC_TOP_TCR1_NONHT_PUNC_CTS_MASK               0x00000001                // NONHT_PUNC_CTS[0]
#define BN0_WF_TMAC_TOP_TCR1_NONHT_PUNC_CTS_SHFT               0

#define BN0_WF_TMAC_TOP_B1BRR0_BSSID01_MU_ACK_PE_ADDR          BN0_WF_TMAC_TOP_B1BRR0_ADDR
#define BN0_WF_TMAC_TOP_B1BRR0_BSSID01_MU_ACK_PE_MASK          0x000C0000                // BSSID01_MU_ACK_PE[19..18]
#define BN0_WF_TMAC_TOP_B1BRR0_BSSID01_MU_ACK_PE_SHFT          18
#define BN0_WF_TMAC_TOP_B1BRR0_BSSID01_SU_ACK_PE_ADDR          BN0_WF_TMAC_TOP_B1BRR0_ADDR
#define BN0_WF_TMAC_TOP_B1BRR0_BSSID01_SU_ACK_PE_MASK          0x00030000                // BSSID01_SU_ACK_PE[17..16]
#define BN0_WF_TMAC_TOP_B1BRR0_BSSID01_SU_ACK_PE_SHFT          16

#define BN0_WF_TMAC_TOP_B1BRR1_BSSID01_SPE_IDX_ADDR            BN0_WF_TMAC_TOP_B1BRR1_ADDR
#define BN0_WF_TMAC_TOP_B1BRR1_BSSID01_SPE_IDX_MASK            0x1F000000                // BSSID01_SPE_IDX[28..24]
#define BN0_WF_TMAC_TOP_B1BRR1_BSSID01_SPE_IDX_SHFT            24

#define BN0_WF_TMAC_TOP_B2BRR0_BSSID02_MU_ACK_PE_ADDR          BN0_WF_TMAC_TOP_B2BRR0_ADDR
#define BN0_WF_TMAC_TOP_B2BRR0_BSSID02_MU_ACK_PE_MASK          0x000C0000                // BSSID02_MU_ACK_PE[19..18]
#define BN0_WF_TMAC_TOP_B2BRR0_BSSID02_MU_ACK_PE_SHFT          18
#define BN0_WF_TMAC_TOP_B2BRR0_BSSID02_SU_ACK_PE_ADDR          BN0_WF_TMAC_TOP_B2BRR0_ADDR
#define BN0_WF_TMAC_TOP_B2BRR0_BSSID02_SU_ACK_PE_MASK          0x00030000                // BSSID02_SU_ACK_PE[17..16]
#define BN0_WF_TMAC_TOP_B2BRR0_BSSID02_SU_ACK_PE_SHFT          16

#define BN0_WF_TMAC_TOP_B2BRR1_BSSID02_SPE_IDX_ADDR            BN0_WF_TMAC_TOP_B2BRR1_ADDR
#define BN0_WF_TMAC_TOP_B2BRR1_BSSID02_SPE_IDX_MASK            0x1F000000                // BSSID02_SPE_IDX[28..24]
#define BN0_WF_TMAC_TOP_B2BRR1_BSSID02_SPE_IDX_SHFT            24

#define BN0_WF_TMAC_TOP_B3BRR0_BSSID03_MU_ACK_PE_ADDR          BN0_WF_TMAC_TOP_B3BRR0_ADDR
#define BN0_WF_TMAC_TOP_B3BRR0_BSSID03_MU_ACK_PE_MASK          0x000C0000                // BSSID03_MU_ACK_PE[19..18]
#define BN0_WF_TMAC_TOP_B3BRR0_BSSID03_MU_ACK_PE_SHFT          18
#define BN0_WF_TMAC_TOP_B3BRR0_BSSID03_SU_ACK_PE_ADDR          BN0_WF_TMAC_TOP_B3BRR0_ADDR
#define BN0_WF_TMAC_TOP_B3BRR0_BSSID03_SU_ACK_PE_MASK          0x00030000                // BSSID03_SU_ACK_PE[17..16]
#define BN0_WF_TMAC_TOP_B3BRR0_BSSID03_SU_ACK_PE_SHFT          16

#define BN0_WF_TMAC_TOP_B3BRR1_BSSID03_SPE_IDX_ADDR            BN0_WF_TMAC_TOP_B3BRR1_ADDR
#define BN0_WF_TMAC_TOP_B3BRR1_BSSID03_SPE_IDX_MASK            0x1F000000                // BSSID03_SPE_IDX[28..24]
#define BN0_WF_TMAC_TOP_B3BRR1_BSSID03_SPE_IDX_SHFT            24

#define BN0_WF_TMAC_TOP_MLOCR0_TXAIR_STR_TOUT_ADDR             BN0_WF_TMAC_TOP_MLOCR0_ADDR
#define BN0_WF_TMAC_TOP_MLOCR0_TXAIR_STR_TOUT_MASK             0x00FF0000                // TXAIR_STR_TOUT[23..16]
#define BN0_WF_TMAC_TOP_MLOCR0_TXAIR_STR_TOUT_SHFT             16
#define BN0_WF_TMAC_TOP_MLOCR0_MSD_RTS_LIMIT_ADDR              BN0_WF_TMAC_TOP_MLOCR0_ADDR
#define BN0_WF_TMAC_TOP_MLOCR0_MSD_RTS_LIMIT_MASK              0x0000F800                // MSD_RTS_LIMIT[15..11]
#define BN0_WF_TMAC_TOP_MLOCR0_MSD_RTS_LIMIT_SHFT              11
#define BN0_WF_TMAC_TOP_MLOCR0_MSD_RTS_BYP_ADDR                BN0_WF_TMAC_TOP_MLOCR0_ADDR
#define BN0_WF_TMAC_TOP_MLOCR0_MSD_RTS_BYP_MASK                0x00000400                // MSD_RTS_BYP[10]
#define BN0_WF_TMAC_TOP_MLOCR0_MSD_RTS_BYP_SHFT                10
#define BN0_WF_TMAC_TOP_MLOCR0_RTS_LIMIT_UPD_IN_MSD_ADDR       BN0_WF_TMAC_TOP_MLOCR0_ADDR
#define BN0_WF_TMAC_TOP_MLOCR0_RTS_LIMIT_UPD_IN_MSD_MASK       0x00000200                // RTS_LIMIT_UPD_IN_MSD[9]
#define BN0_WF_TMAC_TOP_MLOCR0_RTS_LIMIT_UPD_IN_MSD_SHFT       9
#define BN0_WF_TMAC_TOP_MLOCR0_R2T_TFR_CCA_CHK_ADDR            BN0_WF_TMAC_TOP_MLOCR0_ADDR
#define BN0_WF_TMAC_TOP_MLOCR0_R2T_TFR_CCA_CHK_MASK            0x000001FF                // R2T_TFR_CCA_CHK[8..0]
#define BN0_WF_TMAC_TOP_MLOCR0_R2T_TFR_CCA_CHK_SHFT            0

#define BN0_WF_TMAC_TOP_MLOCR1_BLINDNESS_SDUR_TH_ADDR          BN0_WF_TMAC_TOP_MLOCR1_ADDR
#define BN0_WF_TMAC_TOP_MLOCR1_BLINDNESS_SDUR_TH_MASK          0xFFF80000                // BLINDNESS_SDUR_TH[31..19]
#define BN0_WF_TMAC_TOP_MLOCR1_BLINDNESS_SDUR_TH_SHFT          19
#define BN0_WF_TMAC_TOP_MLOCR1_BLINDNESS_SDUR_DIS_ADDR         BN0_WF_TMAC_TOP_MLOCR1_ADDR
#define BN0_WF_TMAC_TOP_MLOCR1_BLINDNESS_SDUR_DIS_MASK         0x00040000                // BLINDNESS_SDUR_DIS[18]
#define BN0_WF_TMAC_TOP_MLOCR1_BLINDNESS_SDUR_DIS_SHFT         18
#define BN0_WF_TMAC_TOP_MLOCR1_BLINDNESS_TXDUR_ADDR            BN0_WF_TMAC_TOP_MLOCR1_ADDR
#define BN0_WF_TMAC_TOP_MLOCR1_BLINDNESS_TXDUR_MASK            0x00020000                // BLINDNESS_TXDUR[17]
#define BN0_WF_TMAC_TOP_MLOCR1_BLINDNESS_TXDUR_SHFT            17
#define BN0_WF_TMAC_TOP_MLOCR1_BLINDNESS_EMLSR_ADDR            BN0_WF_TMAC_TOP_MLOCR1_ADDR
#define BN0_WF_TMAC_TOP_MLOCR1_BLINDNESS_EMLSR_MASK            0x00010000                // BLINDNESS_EMLSR[16]
#define BN0_WF_TMAC_TOP_MLOCR1_BLINDNESS_EMLSR_SHFT            16
#define BN0_WF_TMAC_TOP_MLOCR1_MSD_TIME_ADDR                   BN0_WF_TMAC_TOP_MLOCR1_ADDR
#define BN0_WF_TMAC_TOP_MLOCR1_MSD_TIME_MASK                   0x0000FFFF                // MSD_TIME[15..0]
#define BN0_WF_TMAC_TOP_MLOCR1_MSD_TIME_SHFT                   0

#define BN0_WF_TMAC_TOP_MLOCR2_SRS_VALID_WAIT_DIS_ADDR         BN0_WF_TMAC_TOP_MLOCR2_ADDR
#define BN0_WF_TMAC_TOP_MLOCR2_SRS_VALID_WAIT_DIS_MASK         0x80000000                // SRS_VALID_WAIT_DIS[31]
#define BN0_WF_TMAC_TOP_MLOCR2_SRS_VALID_WAIT_DIS_SHFT         31
#define BN0_WF_TMAC_TOP_MLOCR2_SRS_OFST_ADDR                   BN0_WF_TMAC_TOP_MLOCR2_ADDR
#define BN0_WF_TMAC_TOP_MLOCR2_SRS_OFST_MASK                   0x7F000000                // SRS_OFST[30..24]
#define BN0_WF_TMAC_TOP_MLOCR2_SRS_OFST_SHFT                   24
#define BN0_WF_TMAC_TOP_MLOCR2_EMLSR_TX_ADDR                   BN0_WF_TMAC_TOP_MLOCR2_ADDR
#define BN0_WF_TMAC_TOP_MLOCR2_EMLSR_TX_MASK                   0x00100000                // EMLSR_TX[20]
#define BN0_WF_TMAC_TOP_MLOCR2_EMLSR_TX_SHFT                   20
#define BN0_WF_TMAC_TOP_MLOCR2_EMLSR_RX_NDPA_ADDR              BN0_WF_TMAC_TOP_MLOCR2_ADDR
#define BN0_WF_TMAC_TOP_MLOCR2_EMLSR_RX_NDPA_MASK              0x00080000                // EMLSR_RX_NDPA[19]
#define BN0_WF_TMAC_TOP_MLOCR2_EMLSR_RX_NDPA_SHFT              19
#define BN0_WF_TMAC_TOP_MLOCR2_EMLSR_RX_TF_ADDR                BN0_WF_TMAC_TOP_MLOCR2_ADDR
#define BN0_WF_TMAC_TOP_MLOCR2_EMLSR_RX_TF_MASK                0x00040000                // EMLSR_RX_TF[18]
#define BN0_WF_TMAC_TOP_MLOCR2_EMLSR_RX_TF_SHFT                18
#define BN0_WF_TMAC_TOP_MLOCR2_EMLSR_RX_MURTS_BSRP_ADDR        BN0_WF_TMAC_TOP_MLOCR2_ADDR
#define BN0_WF_TMAC_TOP_MLOCR2_EMLSR_RX_MURTS_BSRP_MASK        0x00020000                // EMLSR_RX_MURTS_BSRP[17]
#define BN0_WF_TMAC_TOP_MLOCR2_EMLSR_RX_MURTS_BSRP_SHFT        17
#define BN0_WF_TMAC_TOP_MLOCR2_EMLSR_RX_RTS_ADDR               BN0_WF_TMAC_TOP_MLOCR2_ADDR
#define BN0_WF_TMAC_TOP_MLOCR2_EMLSR_RX_RTS_MASK               0x00010000                // EMLSR_RX_RTS[16]
#define BN0_WF_TMAC_TOP_MLOCR2_EMLSR_RX_RTS_SHFT               16
#define BN0_WF_TMAC_TOP_MLOCR2_BTF_AID_SEL_ADDR                BN0_WF_TMAC_TOP_MLOCR2_ADDR
#define BN0_WF_TMAC_TOP_MLOCR2_BTF_AID_SEL_MASK                0x00008000                // BTF_AID_SEL[15]
#define BN0_WF_TMAC_TOP_MLOCR2_BTF_AID_SEL_SHFT                15
#define BN0_WF_TMAC_TOP_MLOCR2_BTF_AID_RM_ADDR                 BN0_WF_TMAC_TOP_MLOCR2_ADDR
#define BN0_WF_TMAC_TOP_MLOCR2_BTF_AID_RM_MASK                 0x00000FFF                // BTF_AID_RM[11..0]
#define BN0_WF_TMAC_TOP_MLOCR2_BTF_AID_RM_SHFT                 0

#define BN0_WF_TMAC_TOP_ACTXOPLR0_AC03LIMIT_ADDR               BN0_WF_TMAC_TOP_ACTXOPLR0_ADDR
#define BN0_WF_TMAC_TOP_ACTXOPLR0_AC03LIMIT_MASK               0xFFFF0000                // AC03LIMIT[31..16]
#define BN0_WF_TMAC_TOP_ACTXOPLR0_AC03LIMIT_SHFT               16
#define BN0_WF_TMAC_TOP_ACTXOPLR0_AC02LIMIT_ADDR               BN0_WF_TMAC_TOP_ACTXOPLR0_ADDR
#define BN0_WF_TMAC_TOP_ACTXOPLR0_AC02LIMIT_MASK               0x0000FFFF                // AC02LIMIT[15..0]
#define BN0_WF_TMAC_TOP_ACTXOPLR0_AC02LIMIT_SHFT               0

#define BN0_WF_TMAC_TOP_ACTXOPLR1_AC01LIMIT_ADDR               BN0_WF_TMAC_TOP_ACTXOPLR1_ADDR
#define BN0_WF_TMAC_TOP_ACTXOPLR1_AC01LIMIT_MASK               0xFFFF0000                // AC01LIMIT[31..16]
#define BN0_WF_TMAC_TOP_ACTXOPLR1_AC01LIMIT_SHFT               16
#define BN0_WF_TMAC_TOP_ACTXOPLR1_AC00LIMIT_ADDR               BN0_WF_TMAC_TOP_ACTXOPLR1_ADDR
#define BN0_WF_TMAC_TOP_ACTXOPLR1_AC00LIMIT_MASK               0x0000FFFF                // AC00LIMIT[15..0]
#define BN0_WF_TMAC_TOP_ACTXOPLR1_AC00LIMIT_SHFT               0

#define BN0_WF_TMAC_TOP_CDTR_CCK_CCA_TOUT_ADDR                 BN0_WF_TMAC_TOP_CDTR_ADDR
#define BN0_WF_TMAC_TOP_CDTR_CCK_CCA_TOUT_MASK                 0xFFFF0000                // CCK_CCA_TOUT[31..16]
#define BN0_WF_TMAC_TOP_CDTR_CCK_CCA_TOUT_SHFT                 16
#define BN0_WF_TMAC_TOP_CDTR_CCK_MDRDY_TOUT_ADDR               BN0_WF_TMAC_TOP_CDTR_ADDR
#define BN0_WF_TMAC_TOP_CDTR_CCK_MDRDY_TOUT_MASK               0x0000FFFF                // CCK_MDRDY_TOUT[15..0]
#define BN0_WF_TMAC_TOP_CDTR_CCK_MDRDY_TOUT_SHFT               0

#define BN0_WF_TMAC_TOP_ODTR_OFDM_CCA_TOUT_ADDR                BN0_WF_TMAC_TOP_ODTR_ADDR
#define BN0_WF_TMAC_TOP_ODTR_OFDM_CCA_TOUT_MASK                0xFFFF0000                // OFDM_CCA_TOUT[31..16]
#define BN0_WF_TMAC_TOP_ODTR_OFDM_CCA_TOUT_SHFT                16
#define BN0_WF_TMAC_TOP_ODTR_OFDM_MDRDY_TOUT_ADDR              BN0_WF_TMAC_TOP_ODTR_ADDR
#define BN0_WF_TMAC_TOP_ODTR_OFDM_MDRDY_TOUT_MASK              0x0000FFFF                // OFDM_MDRDY_TOUT[15..0]
#define BN0_WF_TMAC_TOP_ODTR_OFDM_MDRDY_TOUT_SHFT              0

#define BN0_WF_TMAC_TOP_OMDTR_OFDMA_MU_CCA_TOUT_ADDR           BN0_WF_TMAC_TOP_OMDTR_ADDR
#define BN0_WF_TMAC_TOP_OMDTR_OFDMA_MU_CCA_TOUT_MASK           0xFFFF0000                // OFDMA_MU_CCA_TOUT[31..16]
#define BN0_WF_TMAC_TOP_OMDTR_OFDMA_MU_CCA_TOUT_SHFT           16
#define BN0_WF_TMAC_TOP_OMDTR_OFDMA_MU_MDRDY_TOUT_ADDR         BN0_WF_TMAC_TOP_OMDTR_ADDR
#define BN0_WF_TMAC_TOP_OMDTR_OFDMA_MU_MDRDY_TOUT_MASK         0x0000FFFF                // OFDMA_MU_MDRDY_TOUT[15..0]
#define BN0_WF_TMAC_TOP_OMDTR_OFDMA_MU_MDRDY_TOUT_SHFT         0

#define BN0_WF_TMAC_TOP_PPDR_PHY_DLY_ADDR                      BN0_WF_TMAC_TOP_PPDR_ADDR
#define BN0_WF_TMAC_TOP_PPDR_PHY_DLY_MASK                      0x00F00000                // PHY_DLY[23..20]
#define BN0_WF_TMAC_TOP_PPDR_PHY_DLY_SHFT                      20
#define BN0_WF_TMAC_TOP_PPDR_DDLMT_DLY_OFST_VHT_ADDR           BN0_WF_TMAC_TOP_PPDR_ADDR
#define BN0_WF_TMAC_TOP_PPDR_DDLMT_DLY_OFST_VHT_MASK           0x0000FF00                // DDLMT_DLY_OFST_VHT[15..8]
#define BN0_WF_TMAC_TOP_PPDR_DDLMT_DLY_OFST_VHT_SHFT           8
#define BN0_WF_TMAC_TOP_PPDR_DDLMT_DLY_OFST_HT_ADDR            BN0_WF_TMAC_TOP_PPDR_ADDR
#define BN0_WF_TMAC_TOP_PPDR_DDLMT_DLY_OFST_HT_MASK            0x000000FF                // DDLMT_DLY_OFST_HT[7..0]
#define BN0_WF_TMAC_TOP_PPDR_DDLMT_DLY_OFST_HT_SHFT            0

#define BN0_WF_TMAC_TOP_PPDR1_DDLMT_DLY_OFST_HE80_NSS4_ADDR    BN0_WF_TMAC_TOP_PPDR1_ADDR
#define BN0_WF_TMAC_TOP_PPDR1_DDLMT_DLY_OFST_HE80_NSS4_MASK    0xFF000000                // DDLMT_DLY_OFST_HE80_NSS4[31..24]
#define BN0_WF_TMAC_TOP_PPDR1_DDLMT_DLY_OFST_HE80_NSS4_SHFT    24
#define BN0_WF_TMAC_TOP_PPDR1_DDLMT_DLY_OFST_HE80_NSS3_ADDR    BN0_WF_TMAC_TOP_PPDR1_ADDR
#define BN0_WF_TMAC_TOP_PPDR1_DDLMT_DLY_OFST_HE80_NSS3_MASK    0x00FF0000                // DDLMT_DLY_OFST_HE80_NSS3[23..16]
#define BN0_WF_TMAC_TOP_PPDR1_DDLMT_DLY_OFST_HE80_NSS3_SHFT    16
#define BN0_WF_TMAC_TOP_PPDR1_DDLMT_DLY_OFST_HE80_NSS2_ADDR    BN0_WF_TMAC_TOP_PPDR1_ADDR
#define BN0_WF_TMAC_TOP_PPDR1_DDLMT_DLY_OFST_HE80_NSS2_MASK    0x0000FF00                // DDLMT_DLY_OFST_HE80_NSS2[15..8]
#define BN0_WF_TMAC_TOP_PPDR1_DDLMT_DLY_OFST_HE80_NSS2_SHFT    8
#define BN0_WF_TMAC_TOP_PPDR1_DDLMT_DLY_OFST_HE80_NSS1_ADDR    BN0_WF_TMAC_TOP_PPDR1_ADDR
#define BN0_WF_TMAC_TOP_PPDR1_DDLMT_DLY_OFST_HE80_NSS1_MASK    0x000000FF                // DDLMT_DLY_OFST_HE80_NSS1[7..0]
#define BN0_WF_TMAC_TOP_PPDR1_DDLMT_DLY_OFST_HE80_NSS1_SHFT    0

#define BN0_WF_TMAC_TOP_PPDR3_DDLMT_DLY_OFST_HE160_NSS4_ADDR   BN0_WF_TMAC_TOP_PPDR3_ADDR
#define BN0_WF_TMAC_TOP_PPDR3_DDLMT_DLY_OFST_HE160_NSS4_MASK   0xFF000000                // DDLMT_DLY_OFST_HE160_NSS4[31..24]
#define BN0_WF_TMAC_TOP_PPDR3_DDLMT_DLY_OFST_HE160_NSS4_SHFT   24
#define BN0_WF_TMAC_TOP_PPDR3_DDLMT_DLY_OFST_HE160_NSS3_ADDR   BN0_WF_TMAC_TOP_PPDR3_ADDR
#define BN0_WF_TMAC_TOP_PPDR3_DDLMT_DLY_OFST_HE160_NSS3_MASK   0x00FF0000                // DDLMT_DLY_OFST_HE160_NSS3[23..16]
#define BN0_WF_TMAC_TOP_PPDR3_DDLMT_DLY_OFST_HE160_NSS3_SHFT   16
#define BN0_WF_TMAC_TOP_PPDR3_DDLMT_DLY_OFST_HE160_NSS2_ADDR   BN0_WF_TMAC_TOP_PPDR3_ADDR
#define BN0_WF_TMAC_TOP_PPDR3_DDLMT_DLY_OFST_HE160_NSS2_MASK   0x0000FF00                // DDLMT_DLY_OFST_HE160_NSS2[15..8]
#define BN0_WF_TMAC_TOP_PPDR3_DDLMT_DLY_OFST_HE160_NSS2_SHFT   8
#define BN0_WF_TMAC_TOP_PPDR3_DDLMT_DLY_OFST_HE160_NSS1_ADDR   BN0_WF_TMAC_TOP_PPDR3_ADDR
#define BN0_WF_TMAC_TOP_PPDR3_DDLMT_DLY_OFST_HE160_NSS1_MASK   0x000000FF                // DDLMT_DLY_OFST_HE160_NSS1[7..0]
#define BN0_WF_TMAC_TOP_PPDR3_DDLMT_DLY_OFST_HE160_NSS1_SHFT   0

#define BN0_WF_TMAC_TOP_PPDR5_DDLMT_DLY_OFST_EHT320_NSS4_ADDR  BN0_WF_TMAC_TOP_PPDR5_ADDR
#define BN0_WF_TMAC_TOP_PPDR5_DDLMT_DLY_OFST_EHT320_NSS4_MASK  0xFF000000                // DDLMT_DLY_OFST_EHT320_NSS4[31..24]
#define BN0_WF_TMAC_TOP_PPDR5_DDLMT_DLY_OFST_EHT320_NSS4_SHFT  24
#define BN0_WF_TMAC_TOP_PPDR5_DDLMT_DLY_OFST_EHT320_NSS3_ADDR  BN0_WF_TMAC_TOP_PPDR5_ADDR
#define BN0_WF_TMAC_TOP_PPDR5_DDLMT_DLY_OFST_EHT320_NSS3_MASK  0x00FF0000                // DDLMT_DLY_OFST_EHT320_NSS3[23..16]
#define BN0_WF_TMAC_TOP_PPDR5_DDLMT_DLY_OFST_EHT320_NSS3_SHFT  16
#define BN0_WF_TMAC_TOP_PPDR5_DDLMT_DLY_OFST_EHT320_NSS2_ADDR  BN0_WF_TMAC_TOP_PPDR5_ADDR
#define BN0_WF_TMAC_TOP_PPDR5_DDLMT_DLY_OFST_EHT320_NSS2_MASK  0x0000FF00                // DDLMT_DLY_OFST_EHT320_NSS2[15..8]
#define BN0_WF_TMAC_TOP_PPDR5_DDLMT_DLY_OFST_EHT320_NSS2_SHFT  8
#define BN0_WF_TMAC_TOP_PPDR5_DDLMT_DLY_OFST_EHT320_NSS1_ADDR  BN0_WF_TMAC_TOP_PPDR5_ADDR
#define BN0_WF_TMAC_TOP_PPDR5_DDLMT_DLY_OFST_EHT320_NSS1_MASK  0x000000FF                // DDLMT_DLY_OFST_EHT320_NSS1[7..0]
#define BN0_WF_TMAC_TOP_PPDR5_DDLMT_DLY_OFST_EHT320_NSS1_SHFT  0

#define BN0_WF_TMAC_TOP_TRCR2_I2T_CHK_CBP_PP_EN_ADDR           BN0_WF_TMAC_TOP_TRCR2_ADDR
#define BN0_WF_TMAC_TOP_TRCR2_I2T_CHK_CBP_PP_EN_MASK           0x00100000                // I2T_CHK_CBP_PP_EN[20]
#define BN0_WF_TMAC_TOP_TRCR2_I2T_CHK_CBP_PP_EN_SHFT           20
#define BN0_WF_TMAC_TOP_TRCR2_I2T_CHK_CBP_ABW_EN_ADDR          BN0_WF_TMAC_TOP_TRCR2_ADDR
#define BN0_WF_TMAC_TOP_TRCR2_I2T_CHK_CBP_ABW_EN_MASK          0x00080000                // I2T_CHK_CBP_ABW_EN[19]
#define BN0_WF_TMAC_TOP_TRCR2_I2T_CHK_CBP_ABW_EN_SHFT          19
#define BN0_WF_TMAC_TOP_TRCR2_T2T_CHK_CBP_EN_ADDR              BN0_WF_TMAC_TOP_TRCR2_ADDR
#define BN0_WF_TMAC_TOP_TRCR2_T2T_CHK_CBP_EN_MASK              0x00040000                // T2T_CHK_CBP_EN[18]
#define BN0_WF_TMAC_TOP_TRCR2_T2T_CHK_CBP_EN_SHFT              18
#define BN0_WF_TMAC_TOP_TRCR2_R2T_CHK_CBP_EN_ADDR              BN0_WF_TMAC_TOP_TRCR2_ADDR
#define BN0_WF_TMAC_TOP_TRCR2_R2T_CHK_CBP_EN_MASK              0x00020000                // R2T_CHK_CBP_EN[17]
#define BN0_WF_TMAC_TOP_TRCR2_R2T_CHK_CBP_EN_SHFT              17
#define BN0_WF_TMAC_TOP_TRCR2_I2T_CHK_CBP_EN_ADDR              BN0_WF_TMAC_TOP_TRCR2_ADDR
#define BN0_WF_TMAC_TOP_TRCR2_I2T_CHK_CBP_EN_MASK              0x00010000                // I2T_CHK_CBP_EN[16]
#define BN0_WF_TMAC_TOP_TRCR2_I2T_CHK_CBP_EN_SHFT              16
#define BN0_WF_TMAC_TOP_TRCR2_MNG_SLOT_IDLE_EN_ADDR            BN0_WF_TMAC_TOP_TRCR2_ADDR
#define BN0_WF_TMAC_TOP_TRCR2_MNG_SLOT_IDLE_EN_MASK            0x00000010                // MNG_SLOT_IDLE_EN[4]
#define BN0_WF_TMAC_TOP_TRCR2_MNG_SLOT_IDLE_EN_SHFT            4
#define BN0_WF_TMAC_TOP_TRCR2_MNG_CCA_SRC_SEL_ADDR             BN0_WF_TMAC_TOP_TRCR2_ADDR
#define BN0_WF_TMAC_TOP_TRCR2_MNG_CCA_SRC_SEL_MASK             0x0000000C                // MNG_CCA_SRC_SEL[3..2]
#define BN0_WF_TMAC_TOP_TRCR2_MNG_CCA_SRC_SEL_SHFT             2
#define BN0_WF_TMAC_TOP_TRCR2_MNG_BKOF_IGNORE_ED_ADDR          BN0_WF_TMAC_TOP_TRCR2_ADDR
#define BN0_WF_TMAC_TOP_TRCR2_MNG_BKOF_IGNORE_ED_MASK          0x00000002                // MNG_BKOF_IGNORE_ED[1]
#define BN0_WF_TMAC_TOP_TRCR2_MNG_BKOF_IGNORE_ED_SHFT          1
#define BN0_WF_TMAC_TOP_TRCR2_MNG_I2T_CHK_ADDR                 BN0_WF_TMAC_TOP_TRCR2_ADDR
#define BN0_WF_TMAC_TOP_TRCR2_MNG_I2T_CHK_MASK                 0x00000001                // MNG_I2T_CHK[0]
#define BN0_WF_TMAC_TOP_TRCR2_MNG_I2T_CHK_SHFT                 0

#define BN0_WF_TMAC_TOP_TFCR0_MURTS_HESIGA_RSVD_ADDR           BN0_WF_TMAC_TOP_TFCR0_ADDR
#define BN0_WF_TMAC_TOP_TFCR0_MURTS_HESIGA_RSVD_MASK           0x80000000                // MURTS_HESIGA_RSVD[31]
#define BN0_WF_TMAC_TOP_TFCR0_MURTS_HESIGA_RSVD_SHFT           31
#define BN0_WF_TMAC_TOP_TFCR0_BQR_MODE_ADDR                    BN0_WF_TMAC_TOP_TFCR0_ADDR
#define BN0_WF_TMAC_TOP_TFCR0_BQR_MODE_MASK                    0x40000000                // BQR_MODE[30]
#define BN0_WF_TMAC_TOP_TFCR0_BQR_MODE_SHFT                    30
#define BN0_WF_TMAC_TOP_TFCR0_TF_CSR_MODE_ADDR                 BN0_WF_TMAC_TOP_TFCR0_ADDR
#define BN0_WF_TMAC_TOP_TFCR0_TF_CSR_MODE_MASK                 0x20000000                // TF_CSR_MODE[29]
#define BN0_WF_TMAC_TOP_TFCR0_TF_CSR_MODE_SHFT                 29
#define BN0_WF_TMAC_TOP_TFCR0_TF_BFR_CHK_EN_ADDR               BN0_WF_TMAC_TOP_TFCR0_ADDR
#define BN0_WF_TMAC_TOP_TFCR0_TF_BFR_CHK_EN_MASK               0x10000000                // TF_BFR_CHK_EN[28]
#define BN0_WF_TMAC_TOP_TFCR0_TF_BFR_CHK_EN_SHFT               28
#define BN0_WF_TMAC_TOP_TFCR0_TF_CXD_EN_ADDR                   BN0_WF_TMAC_TOP_TFCR0_ADDR
#define BN0_WF_TMAC_TOP_TFCR0_TF_CXD_EN_MASK                   0x08000000                // TF_CXD_EN[27]
#define BN0_WF_TMAC_TOP_TFCR0_TF_CXD_EN_SHFT                   27
#define BN0_WF_TMAC_TOP_TFCR0_TF_CSR_IGNOR_OPT_ADDR            BN0_WF_TMAC_TOP_TFCR0_ADDR
#define BN0_WF_TMAC_TOP_TFCR0_TF_CSR_IGNOR_OPT_MASK            0x04000000                // TF_CSR_IGNOR_OPT[26]
#define BN0_WF_TMAC_TOP_TFCR0_TF_CSR_IGNOR_OPT_SHFT            26
#define BN0_WF_TMAC_TOP_TFCR0_RSSI_AVG_FORCE20_ADDR            BN0_WF_TMAC_TOP_TFCR0_ADDR
#define BN0_WF_TMAC_TOP_TFCR0_RSSI_AVG_FORCE20_MASK            0x02000000                // RSSI_AVG_FORCE20[25]
#define BN0_WF_TMAC_TOP_TFCR0_RSSI_AVG_FORCE20_SHFT            25
#define BN0_WF_TMAC_TOP_TFCR0_RSSI_AVG_ALL_ADDR                BN0_WF_TMAC_TOP_TFCR0_ADDR
#define BN0_WF_TMAC_TOP_TFCR0_RSSI_AVG_ALL_MASK                0x01000000                // RSSI_AVG_ALL[24]
#define BN0_WF_TMAC_TOP_TFCR0_RSSI_AVG_ALL_SHFT                24
#define BN0_WF_TMAC_TOP_TFCR0_TFR_FORCE_NOBF_ADDR              BN0_WF_TMAC_TOP_TFCR0_ADDR
#define BN0_WF_TMAC_TOP_TFCR0_TFR_FORCE_NOBF_MASK              0x00800000                // TFR_FORCE_NOBF[23]
#define BN0_WF_TMAC_TOP_TFCR0_TFR_FORCE_NOBF_SHFT              23
#define BN0_WF_TMAC_TOP_TFCR0_STA_CBW_MODE_ADDR                BN0_WF_TMAC_TOP_TFCR0_ADDR
#define BN0_WF_TMAC_TOP_TFCR0_STA_CBW_MODE_MASK                0x00600000                // STA_CBW_MODE[22..21]
#define BN0_WF_TMAC_TOP_TFCR0_STA_CBW_MODE_SHFT                21
#define BN0_WF_TMAC_TOP_TFCR0_CBW_160NC_IND_ADDR               BN0_WF_TMAC_TOP_TFCR0_ADDR
#define BN0_WF_TMAC_TOP_TFCR0_CBW_160NC_IND_MASK               0x00100000                // CBW_160NC_IND[20]
#define BN0_WF_TMAC_TOP_TFCR0_CBW_160NC_IND_SHFT               20
#define BN0_WF_TMAC_TOP_TFCR0_PRIM20M_CH_ADDR                  BN0_WF_TMAC_TOP_TFCR0_ADDR
#define BN0_WF_TMAC_TOP_TFCR0_PRIM20M_CH_MASK                  0x000F0000                // PRIM20M_CH[19..16]
#define BN0_WF_TMAC_TOP_TFCR0_PRIM20M_CH_SHFT                  16
#define BN0_WF_TMAC_TOP_TFCR0_SW_BQR_ADDR                      BN0_WF_TMAC_TOP_TFCR0_ADDR
#define BN0_WF_TMAC_TOP_TFCR0_SW_BQR_MASK                      0x0000FF00                // SW_BQR[15..8]
#define BN0_WF_TMAC_TOP_TFCR0_SW_BQR_SHFT                      8
#define BN0_WF_TMAC_TOP_TFCR0_TF_INFO_CHK_EN_ADDR              BN0_WF_TMAC_TOP_TFCR0_ADDR
#define BN0_WF_TMAC_TOP_TFCR0_TF_INFO_CHK_EN_MASK              0x000000E0                // TF_INFO_CHK_EN[7..5]
#define BN0_WF_TMAC_TOP_TFCR0_TF_INFO_CHK_EN_SHFT              5
#define BN0_WF_TMAC_TOP_TFCR0_HETB_SPE_IDX_ADDR                BN0_WF_TMAC_TOP_TFCR0_ADDR
#define BN0_WF_TMAC_TOP_TFCR0_HETB_SPE_IDX_MASK                0x0000001F                // HETB_SPE_IDX[4..0]
#define BN0_WF_TMAC_TOP_TFCR0_HETB_SPE_IDX_SHFT                0

#define BN0_WF_TMAC_TOP_TFCR2_BSSID03_TFR_DIS_CTRL_ADDR        BN0_WF_TMAC_TOP_TFCR2_ADDR
#define BN0_WF_TMAC_TOP_TFCR2_BSSID03_TFR_DIS_CTRL_MASK        0xC0000000                // BSSID03_TFR_DIS_CTRL[31..30]
#define BN0_WF_TMAC_TOP_TFCR2_BSSID03_TFR_DIS_CTRL_SHFT        30
#define BN0_WF_TMAC_TOP_TFCR2_BSSID02_TFR_DIS_CTRL_ADDR        BN0_WF_TMAC_TOP_TFCR2_ADDR
#define BN0_WF_TMAC_TOP_TFCR2_BSSID02_TFR_DIS_CTRL_MASK        0x30000000                // BSSID02_TFR_DIS_CTRL[29..28]
#define BN0_WF_TMAC_TOP_TFCR2_BSSID02_TFR_DIS_CTRL_SHFT        28
#define BN0_WF_TMAC_TOP_TFCR2_BSSID01_TFR_DIS_CTRL_ADDR        BN0_WF_TMAC_TOP_TFCR2_ADDR
#define BN0_WF_TMAC_TOP_TFCR2_BSSID01_TFR_DIS_CTRL_MASK        0x0C000000                // BSSID01_TFR_DIS_CTRL[27..26]
#define BN0_WF_TMAC_TOP_TFCR2_BSSID01_TFR_DIS_CTRL_SHFT        26
#define BN0_WF_TMAC_TOP_TFCR2_BSSID00_TFR_DIS_CTRL_ADDR        BN0_WF_TMAC_TOP_TFCR2_ADDR
#define BN0_WF_TMAC_TOP_TFCR2_BSSID00_TFR_DIS_CTRL_MASK        0x03000000                // BSSID00_TFR_DIS_CTRL[25..24]
#define BN0_WF_TMAC_TOP_TFCR2_BSSID00_TFR_DIS_CTRL_SHFT        24
#define BN0_WF_TMAC_TOP_TFCR2_BSSID03_ACTRL_PAD_SEL_ADDR       BN0_WF_TMAC_TOP_TFCR2_ADDR
#define BN0_WF_TMAC_TOP_TFCR2_BSSID03_ACTRL_PAD_SEL_MASK       0x00800000                // BSSID03_ACTRL_PAD_SEL[23]
#define BN0_WF_TMAC_TOP_TFCR2_BSSID03_ACTRL_PAD_SEL_SHFT       23
#define BN0_WF_TMAC_TOP_TFCR2_BSSID02_ACTRL_PAD_SEL_ADDR       BN0_WF_TMAC_TOP_TFCR2_ADDR
#define BN0_WF_TMAC_TOP_TFCR2_BSSID02_ACTRL_PAD_SEL_MASK       0x00400000                // BSSID02_ACTRL_PAD_SEL[22]
#define BN0_WF_TMAC_TOP_TFCR2_BSSID02_ACTRL_PAD_SEL_SHFT       22
#define BN0_WF_TMAC_TOP_TFCR2_BSSID01_ACTRL_PAD_SEL_ADDR       BN0_WF_TMAC_TOP_TFCR2_ADDR
#define BN0_WF_TMAC_TOP_TFCR2_BSSID01_ACTRL_PAD_SEL_MASK       0x00200000                // BSSID01_ACTRL_PAD_SEL[21]
#define BN0_WF_TMAC_TOP_TFCR2_BSSID01_ACTRL_PAD_SEL_SHFT       21
#define BN0_WF_TMAC_TOP_TFCR2_BSSID00_ACTRL_PAD_SEL_ADDR       BN0_WF_TMAC_TOP_TFCR2_ADDR
#define BN0_WF_TMAC_TOP_TFCR2_BSSID00_ACTRL_PAD_SEL_MASK       0x00100000                // BSSID00_ACTRL_PAD_SEL[20]
#define BN0_WF_TMAC_TOP_TFCR2_BSSID00_ACTRL_PAD_SEL_SHFT       20
#define BN0_WF_TMAC_TOP_TFCR2_BSSID03_ACTIVE_BSR_EN_ADDR       BN0_WF_TMAC_TOP_TFCR2_ADDR
#define BN0_WF_TMAC_TOP_TFCR2_BSSID03_ACTIVE_BSR_EN_MASK       0x00080000                // BSSID03_ACTIVE_BSR_EN[19]
#define BN0_WF_TMAC_TOP_TFCR2_BSSID03_ACTIVE_BSR_EN_SHFT       19
#define BN0_WF_TMAC_TOP_TFCR2_BSSID02_ACTIVE_BSR_EN_ADDR       BN0_WF_TMAC_TOP_TFCR2_ADDR
#define BN0_WF_TMAC_TOP_TFCR2_BSSID02_ACTIVE_BSR_EN_MASK       0x00040000                // BSSID02_ACTIVE_BSR_EN[18]
#define BN0_WF_TMAC_TOP_TFCR2_BSSID02_ACTIVE_BSR_EN_SHFT       18
#define BN0_WF_TMAC_TOP_TFCR2_BSSID01_ACTIVE_BSR_EN_ADDR       BN0_WF_TMAC_TOP_TFCR2_ADDR
#define BN0_WF_TMAC_TOP_TFCR2_BSSID01_ACTIVE_BSR_EN_MASK       0x00020000                // BSSID01_ACTIVE_BSR_EN[17]
#define BN0_WF_TMAC_TOP_TFCR2_BSSID01_ACTIVE_BSR_EN_SHFT       17
#define BN0_WF_TMAC_TOP_TFCR2_BSSID00_ACTIVE_BSR_EN_ADDR       BN0_WF_TMAC_TOP_TFCR2_ADDR
#define BN0_WF_TMAC_TOP_TFCR2_BSSID00_ACTIVE_BSR_EN_MASK       0x00010000                // BSSID00_ACTIVE_BSR_EN[16]
#define BN0_WF_TMAC_TOP_TFCR2_BSSID00_ACTIVE_BSR_EN_SHFT       16
#define BN0_WF_TMAC_TOP_TFCR2_BSSID03_TFR_RU26_DIS_CTRL_ADDR   BN0_WF_TMAC_TOP_TFCR2_ADDR
#define BN0_WF_TMAC_TOP_TFCR2_BSSID03_TFR_RU26_DIS_CTRL_MASK   0x00008000                // BSSID03_TFR_RU26_DIS_CTRL[15]
#define BN0_WF_TMAC_TOP_TFCR2_BSSID03_TFR_RU26_DIS_CTRL_SHFT   15
#define BN0_WF_TMAC_TOP_TFCR2_BSSID02_TFR_RU26_DIS_CTRL_ADDR   BN0_WF_TMAC_TOP_TFCR2_ADDR
#define BN0_WF_TMAC_TOP_TFCR2_BSSID02_TFR_RU26_DIS_CTRL_MASK   0x00004000                // BSSID02_TFR_RU26_DIS_CTRL[14]
#define BN0_WF_TMAC_TOP_TFCR2_BSSID02_TFR_RU26_DIS_CTRL_SHFT   14
#define BN0_WF_TMAC_TOP_TFCR2_BSSID01_TFR_RU26_DIS_CTRL_ADDR   BN0_WF_TMAC_TOP_TFCR2_ADDR
#define BN0_WF_TMAC_TOP_TFCR2_BSSID01_TFR_RU26_DIS_CTRL_MASK   0x00002000                // BSSID01_TFR_RU26_DIS_CTRL[13]
#define BN0_WF_TMAC_TOP_TFCR2_BSSID01_TFR_RU26_DIS_CTRL_SHFT   13
#define BN0_WF_TMAC_TOP_TFCR2_BSSID00_TFR_RU26_DIS_CTRL_ADDR   BN0_WF_TMAC_TOP_TFCR2_ADDR
#define BN0_WF_TMAC_TOP_TFCR2_BSSID00_TFR_RU26_DIS_CTRL_MASK   0x00001000                // BSSID00_TFR_RU26_DIS_CTRL[12]
#define BN0_WF_TMAC_TOP_TFCR2_BSSID00_TFR_RU26_DIS_CTRL_SHFT   12
#define BN0_WF_TMAC_TOP_TFCR2_BSSID03_TF_BSR_MODE_ADDR         BN0_WF_TMAC_TOP_TFCR2_ADDR
#define BN0_WF_TMAC_TOP_TFCR2_BSSID03_TF_BSR_MODE_MASK         0x00000800                // BSSID03_TF_BSR_MODE[11]
#define BN0_WF_TMAC_TOP_TFCR2_BSSID03_TF_BSR_MODE_SHFT         11
#define BN0_WF_TMAC_TOP_TFCR2_BSSID02_TF_BSR_MODE_ADDR         BN0_WF_TMAC_TOP_TFCR2_ADDR
#define BN0_WF_TMAC_TOP_TFCR2_BSSID02_TF_BSR_MODE_MASK         0x00000400                // BSSID02_TF_BSR_MODE[10]
#define BN0_WF_TMAC_TOP_TFCR2_BSSID02_TF_BSR_MODE_SHFT         10
#define BN0_WF_TMAC_TOP_TFCR2_BSSID01_TF_BSR_MODE_ADDR         BN0_WF_TMAC_TOP_TFCR2_ADDR
#define BN0_WF_TMAC_TOP_TFCR2_BSSID01_TF_BSR_MODE_MASK         0x00000200                // BSSID01_TF_BSR_MODE[9]
#define BN0_WF_TMAC_TOP_TFCR2_BSSID01_TF_BSR_MODE_SHFT         9
#define BN0_WF_TMAC_TOP_TFCR2_BSSID00_TF_BSR_MODE_ADDR         BN0_WF_TMAC_TOP_TFCR2_ADDR
#define BN0_WF_TMAC_TOP_TFCR2_BSSID00_TF_BSR_MODE_MASK         0x00000100                // BSSID00_TF_BSR_MODE[8]
#define BN0_WF_TMAC_TOP_TFCR2_BSSID00_TF_BSR_MODE_SHFT         8
#define BN0_WF_TMAC_TOP_TFCR2_TXBF_TB_SEL_ADDR                 BN0_WF_TMAC_TOP_TFCR2_ADDR
#define BN0_WF_TMAC_TOP_TFCR2_TXBF_TB_SEL_MASK                 0x00000040                // TXBF_TB_SEL[6]
#define BN0_WF_TMAC_TOP_TFCR2_TXBF_TB_SEL_SHFT                 6
#define BN0_WF_TMAC_TOP_TFCR2_BTF_HETB_FIXED_QN_EN_ADDR        BN0_WF_TMAC_TOP_TFCR2_ADDR
#define BN0_WF_TMAC_TOP_TFCR2_BTF_HETB_FIXED_QN_EN_MASK        0x00000020                // BTF_HETB_FIXED_QN_EN[5]
#define BN0_WF_TMAC_TOP_TFCR2_BTF_HETB_FIXED_QN_EN_SHFT        5
#define BN0_WF_TMAC_TOP_TFCR2_BTF_HETB_AGG_QN_EN_ADDR          BN0_WF_TMAC_TOP_TFCR2_ADDR
#define BN0_WF_TMAC_TOP_TFCR2_BTF_HETB_AGG_QN_EN_MASK          0x00000010                // BTF_HETB_AGG_QN_EN[4]
#define BN0_WF_TMAC_TOP_TFCR2_BTF_HETB_AGG_QN_EN_SHFT          4
#define BN0_WF_TMAC_TOP_TFCR2_TRIG_GI_TYPE_3_ADDR              BN0_WF_TMAC_TOP_TFCR2_ADDR
#define BN0_WF_TMAC_TOP_TFCR2_TRIG_GI_TYPE_3_MASK              0x0000000C                // TRIG_GI_TYPE_3[3..2]
#define BN0_WF_TMAC_TOP_TFCR2_TRIG_GI_TYPE_3_SHFT              2
#define BN0_WF_TMAC_TOP_TFCR2_TRIG_HELTF_TYPE_3_ADDR           BN0_WF_TMAC_TOP_TFCR2_ADDR
#define BN0_WF_TMAC_TOP_TFCR2_TRIG_HELTF_TYPE_3_MASK           0x00000003                // TRIG_HELTF_TYPE_3[1..0]
#define BN0_WF_TMAC_TOP_TFCR2_TRIG_HELTF_TYPE_3_SHFT           0

#define BN0_WF_TMAC_TOP_TFCR3_BSSID1_BSR_AC3_TID_ADDR          BN0_WF_TMAC_TOP_TFCR3_ADDR
#define BN0_WF_TMAC_TOP_TFCR3_BSSID1_BSR_AC3_TID_MASK          0x70000000                // BSSID1_BSR_AC3_TID[30..28]
#define BN0_WF_TMAC_TOP_TFCR3_BSSID1_BSR_AC3_TID_SHFT          28
#define BN0_WF_TMAC_TOP_TFCR3_BSSID1_BSR_AC2_TID_ADDR          BN0_WF_TMAC_TOP_TFCR3_ADDR
#define BN0_WF_TMAC_TOP_TFCR3_BSSID1_BSR_AC2_TID_MASK          0x07000000                // BSSID1_BSR_AC2_TID[26..24]
#define BN0_WF_TMAC_TOP_TFCR3_BSSID1_BSR_AC2_TID_SHFT          24
#define BN0_WF_TMAC_TOP_TFCR3_BSSID1_BSR_AC1_TID_ADDR          BN0_WF_TMAC_TOP_TFCR3_ADDR
#define BN0_WF_TMAC_TOP_TFCR3_BSSID1_BSR_AC1_TID_MASK          0x00700000                // BSSID1_BSR_AC1_TID[22..20]
#define BN0_WF_TMAC_TOP_TFCR3_BSSID1_BSR_AC1_TID_SHFT          20
#define BN0_WF_TMAC_TOP_TFCR3_BSSID1_BSR_AC0_TID_ADDR          BN0_WF_TMAC_TOP_TFCR3_ADDR
#define BN0_WF_TMAC_TOP_TFCR3_BSSID1_BSR_AC0_TID_MASK          0x00070000                // BSSID1_BSR_AC0_TID[18..16]
#define BN0_WF_TMAC_TOP_TFCR3_BSSID1_BSR_AC0_TID_SHFT          16
#define BN0_WF_TMAC_TOP_TFCR3_BSSID0_BSR_AC3_TID_ADDR          BN0_WF_TMAC_TOP_TFCR3_ADDR
#define BN0_WF_TMAC_TOP_TFCR3_BSSID0_BSR_AC3_TID_MASK          0x00007000                // BSSID0_BSR_AC3_TID[14..12]
#define BN0_WF_TMAC_TOP_TFCR3_BSSID0_BSR_AC3_TID_SHFT          12
#define BN0_WF_TMAC_TOP_TFCR3_BSSID0_BSR_AC2_TID_ADDR          BN0_WF_TMAC_TOP_TFCR3_ADDR
#define BN0_WF_TMAC_TOP_TFCR3_BSSID0_BSR_AC2_TID_MASK          0x00000700                // BSSID0_BSR_AC2_TID[10..8]
#define BN0_WF_TMAC_TOP_TFCR3_BSSID0_BSR_AC2_TID_SHFT          8
#define BN0_WF_TMAC_TOP_TFCR3_BSSID0_BSR_AC1_TID_ADDR          BN0_WF_TMAC_TOP_TFCR3_ADDR
#define BN0_WF_TMAC_TOP_TFCR3_BSSID0_BSR_AC1_TID_MASK          0x00000070                // BSSID0_BSR_AC1_TID[6..4]
#define BN0_WF_TMAC_TOP_TFCR3_BSSID0_BSR_AC1_TID_SHFT          4
#define BN0_WF_TMAC_TOP_TFCR3_BSSID0_BSR_AC0_TID_ADDR          BN0_WF_TMAC_TOP_TFCR3_ADDR
#define BN0_WF_TMAC_TOP_TFCR3_BSSID0_BSR_AC0_TID_MASK          0x00000007                // BSSID0_BSR_AC0_TID[2..0]
#define BN0_WF_TMAC_TOP_TFCR3_BSSID0_BSR_AC0_TID_SHFT          0

#define BN0_WF_TMAC_TOP_TFCR6_TXCFO_NTB_CCK_EN_ADDR            BN0_WF_TMAC_TOP_TFCR6_ADDR
#define BN0_WF_TMAC_TOP_TFCR6_TXCFO_NTB_CCK_EN_MASK            0x80000000                // TXCFO_NTB_CCK_EN[31]
#define BN0_WF_TMAC_TOP_TFCR6_TXCFO_NTB_CCK_EN_SHFT            31
#define BN0_WF_TMAC_TOP_TFCR6_TXCFO_NTB_OFDM_EN_ADDR           BN0_WF_TMAC_TOP_TFCR6_ADDR
#define BN0_WF_TMAC_TOP_TFCR6_TXCFO_NTB_OFDM_EN_MASK           0x40000000                // TXCFO_NTB_OFDM_EN[30]
#define BN0_WF_TMAC_TOP_TFCR6_TXCFO_NTB_OFDM_EN_SHFT           30
#define BN0_WF_TMAC_TOP_TFCR6_TXCFO_NTB_PLR_EN_ADDR            BN0_WF_TMAC_TOP_TFCR6_ADDR
#define BN0_WF_TMAC_TOP_TFCR6_TXCFO_NTB_PLR_EN_MASK            0x20000000                // TXCFO_NTB_PLR_EN[29]
#define BN0_WF_TMAC_TOP_TFCR6_TXCFO_NTB_PLR_EN_SHFT            29
#define BN0_WF_TMAC_TOP_TFCR6_TXCFO_NTB_HT_EN_ADDR             BN0_WF_TMAC_TOP_TFCR6_ADDR
#define BN0_WF_TMAC_TOP_TFCR6_TXCFO_NTB_HT_EN_MASK             0x10000000                // TXCFO_NTB_HT_EN[28]
#define BN0_WF_TMAC_TOP_TFCR6_TXCFO_NTB_HT_EN_SHFT             28
#define BN0_WF_TMAC_TOP_TFCR6_TXCFO_NTB_VHT_EN_ADDR            BN0_WF_TMAC_TOP_TFCR6_ADDR
#define BN0_WF_TMAC_TOP_TFCR6_TXCFO_NTB_VHT_EN_MASK            0x08000000                // TXCFO_NTB_VHT_EN[27]
#define BN0_WF_TMAC_TOP_TFCR6_TXCFO_NTB_VHT_EN_SHFT            27
#define BN0_WF_TMAC_TOP_TFCR6_TXCFO_NTB_HESU_ERSU_EN_ADDR      BN0_WF_TMAC_TOP_TFCR6_ADDR
#define BN0_WF_TMAC_TOP_TFCR6_TXCFO_NTB_HESU_ERSU_EN_MASK      0x04000000                // TXCFO_NTB_HESU_ERSU_EN[26]
#define BN0_WF_TMAC_TOP_TFCR6_TXCFO_NTB_HESU_ERSU_EN_SHFT      26
#define BN0_WF_TMAC_TOP_TFCR6_TXCFO_NTB_HEMU_EN_ADDR           BN0_WF_TMAC_TOP_TFCR6_ADDR
#define BN0_WF_TMAC_TOP_TFCR6_TXCFO_NTB_HEMU_EN_MASK           0x02000000                // TXCFO_NTB_HEMU_EN[25]
#define BN0_WF_TMAC_TOP_TFCR6_TXCFO_NTB_HEMU_EN_SHFT           25
#define BN0_WF_TMAC_TOP_TFCR6_TXCFO_NTB_EHTMU_EN_ADDR          BN0_WF_TMAC_TOP_TFCR6_ADDR
#define BN0_WF_TMAC_TOP_TFCR6_TXCFO_NTB_EHTMU_EN_MASK          0x01000000                // TXCFO_NTB_EHTMU_EN[24]
#define BN0_WF_TMAC_TOP_TFCR6_TXCFO_NTB_EHTMU_EN_SHFT          24
#define BN0_WF_TMAC_TOP_TFCR6_TXCFO_TB_OFDM_EN_ADDR            BN0_WF_TMAC_TOP_TFCR6_ADDR
#define BN0_WF_TMAC_TOP_TFCR6_TXCFO_TB_OFDM_EN_MASK            0x00800000                // TXCFO_TB_OFDM_EN[23]
#define BN0_WF_TMAC_TOP_TFCR6_TXCFO_TB_OFDM_EN_SHFT            23
#define BN0_WF_TMAC_TOP_TFCR6_TXCFO_TB_HETB_EN_ADDR            BN0_WF_TMAC_TOP_TFCR6_ADDR
#define BN0_WF_TMAC_TOP_TFCR6_TXCFO_TB_HETB_EN_MASK            0x00400000                // TXCFO_TB_HETB_EN[22]
#define BN0_WF_TMAC_TOP_TFCR6_TXCFO_TB_HETB_EN_SHFT            22
#define BN0_WF_TMAC_TOP_TFCR6_TXCFO_TB_EHTTB_EN_ADDR           BN0_WF_TMAC_TOP_TFCR6_ADDR
#define BN0_WF_TMAC_TOP_TFCR6_TXCFO_TB_EHTTB_EN_MASK           0x00200000                // TXCFO_TB_EHTTB_EN[21]
#define BN0_WF_TMAC_TOP_TFCR6_TXCFO_TB_EHTTB_EN_SHFT           21
#define BN0_WF_TMAC_TOP_TFCR6_TRFACK_RESP_NULL_EN_ADDR         BN0_WF_TMAC_TOP_TFCR6_ADDR
#define BN0_WF_TMAC_TOP_TFCR6_TRFACK_RESP_NULL_EN_MASK         0x00100000                // TRFACK_RESP_NULL_EN[20]
#define BN0_WF_TMAC_TOP_TFCR6_TRFACK_RESP_NULL_EN_SHFT         20
#define BN0_WF_TMAC_TOP_TFCR6_BSSIDXX_CFO_EN_ADDR              BN0_WF_TMAC_TOP_TFCR6_ADDR
#define BN0_WF_TMAC_TOP_TFCR6_BSSIDXX_CFO_EN_MASK              0x000F0000                // BSSIDXX_CFO_EN[19..16]
#define BN0_WF_TMAC_TOP_TFCR6_BSSIDXX_CFO_EN_SHFT              16
#define BN0_WF_TMAC_TOP_TFCR6_BSSID03_CFO_IDX_ADDR             BN0_WF_TMAC_TOP_TFCR6_ADDR
#define BN0_WF_TMAC_TOP_TFCR6_BSSID03_CFO_IDX_MASK             0x0000F000                // BSSID03_CFO_IDX[15..12]
#define BN0_WF_TMAC_TOP_TFCR6_BSSID03_CFO_IDX_SHFT             12
#define BN0_WF_TMAC_TOP_TFCR6_BSSID02_CFO_IDX_ADDR             BN0_WF_TMAC_TOP_TFCR6_ADDR
#define BN0_WF_TMAC_TOP_TFCR6_BSSID02_CFO_IDX_MASK             0x00000F00                // BSSID02_CFO_IDX[11..8]
#define BN0_WF_TMAC_TOP_TFCR6_BSSID02_CFO_IDX_SHFT             8
#define BN0_WF_TMAC_TOP_TFCR6_BSSID01_CFO_IDX_ADDR             BN0_WF_TMAC_TOP_TFCR6_ADDR
#define BN0_WF_TMAC_TOP_TFCR6_BSSID01_CFO_IDX_MASK             0x000000F0                // BSSID01_CFO_IDX[7..4]
#define BN0_WF_TMAC_TOP_TFCR6_BSSID01_CFO_IDX_SHFT             4
#define BN0_WF_TMAC_TOP_TFCR6_BSSID00_CFO_IDX_ADDR             BN0_WF_TMAC_TOP_TFCR6_ADDR
#define BN0_WF_TMAC_TOP_TFCR6_BSSID00_CFO_IDX_MASK             0x0000000F                // BSSID00_CFO_IDX[3..0]
#define BN0_WF_TMAC_TOP_TFCR6_BSSID00_CFO_IDX_SHFT             0

#define BN0_WF_TMAC_TOP_TFCR7_BSSID00_SW_ACTRL_STS_CLR_ADDR    BN0_WF_TMAC_TOP_TFCR7_ADDR
#define BN0_WF_TMAC_TOP_TFCR7_BSSID00_SW_ACTRL_STS_CLR_MASK    0x80000000                // BSSID00_SW_ACTRL_STS_CLR[31]
#define BN0_WF_TMAC_TOP_TFCR7_BSSID00_SW_ACTRL_STS_CLR_SHFT    31
#define BN0_WF_TMAC_TOP_TFCR7_BSSID00_SW_ACTRL_STS_ADDR        BN0_WF_TMAC_TOP_TFCR7_ADDR
#define BN0_WF_TMAC_TOP_TFCR7_BSSID00_SW_ACTRL_STS_MASK        0x40000000                // BSSID00_SW_ACTRL_STS[30]
#define BN0_WF_TMAC_TOP_TFCR7_BSSID00_SW_ACTRL_STS_SHFT        30
#define BN0_WF_TMAC_TOP_TFCR7_BSSID00_SW_ACTRL_ADDR            BN0_WF_TMAC_TOP_TFCR7_ADDR
#define BN0_WF_TMAC_TOP_TFCR7_BSSID00_SW_ACTRL_MASK            0x0003FFFF                // BSSID00_SW_ACTRL[17..0]
#define BN0_WF_TMAC_TOP_TFCR7_BSSID00_SW_ACTRL_SHFT            0

#define BN0_WF_TMAC_TOP_SRTCR0_OBSS_TXPWR_REF_ADDR             BN0_WF_TMAC_TOP_SRTCR0_ADDR
#define BN0_WF_TMAC_TOP_SRTCR0_OBSS_TXPWR_REF_MASK             0xFF000000                // OBSS_TXPWR_REF[31..24]
#define BN0_WF_TMAC_TOP_SRTCR0_OBSS_TXPWR_REF_SHFT             24
#define BN0_WF_TMAC_TOP_SRTCR0_SR_TXPWR_RESTRIC_MODE_ADDR      BN0_WF_TMAC_TOP_SRTCR0_ADDR
#define BN0_WF_TMAC_TOP_SRTCR0_SR_TXPWR_RESTRIC_MODE_MASK      0x00C00000                // SR_TXPWR_RESTRIC_MODE[23..22]
#define BN0_WF_TMAC_TOP_SRTCR0_SR_TXPWR_RESTRIC_MODE_SHFT      22
#define BN0_WF_TMAC_TOP_SRTCR0_SR_RESP_TXPWR_MODE_ADDR         BN0_WF_TMAC_TOP_SRTCR0_ADDR
#define BN0_WF_TMAC_TOP_SRTCR0_SR_RESP_TXPWR_MODE_MASK         0x00200000                // SR_RESP_TXPWR_MODE[21]
#define BN0_WF_TMAC_TOP_SRTCR0_SR_RESP_TXPWR_MODE_SHFT         21
#define BN0_WF_TMAC_TOP_SRTCR0_OBSS_PD_MIN_SRG_ADDR            BN0_WF_TMAC_TOP_SRTCR0_ADDR
#define BN0_WF_TMAC_TOP_SRTCR0_OBSS_PD_MIN_SRG_MASK            0x001FF000                // OBSS_PD_MIN_SRG[20..12]
#define BN0_WF_TMAC_TOP_SRTCR0_OBSS_PD_MIN_SRG_SHFT            12
#define BN0_WF_TMAC_TOP_SRTCR0_OBSS_PD_MIN_ADDR                BN0_WF_TMAC_TOP_SRTCR0_ADDR
#define BN0_WF_TMAC_TOP_SRTCR0_OBSS_PD_MIN_MASK                0x000001FF                // OBSS_PD_MIN[8..0]
#define BN0_WF_TMAC_TOP_SRTCR0_OBSS_PD_MIN_SHFT                0

#define BN0_WF_TMAC_TOP_SRTCR2_BSSID03_SPATIAL_REUSE_ADDR      BN0_WF_TMAC_TOP_SRTCR2_ADDR
#define BN0_WF_TMAC_TOP_SRTCR2_BSSID03_SPATIAL_REUSE_MASK      0x0000F000                // BSSID03_SPATIAL_REUSE[15..12]
#define BN0_WF_TMAC_TOP_SRTCR2_BSSID03_SPATIAL_REUSE_SHFT      12
#define BN0_WF_TMAC_TOP_SRTCR2_BSSID02_SPATIAL_REUSE_ADDR      BN0_WF_TMAC_TOP_SRTCR2_ADDR
#define BN0_WF_TMAC_TOP_SRTCR2_BSSID02_SPATIAL_REUSE_MASK      0x00000F00                // BSSID02_SPATIAL_REUSE[11..8]
#define BN0_WF_TMAC_TOP_SRTCR2_BSSID02_SPATIAL_REUSE_SHFT      8
#define BN0_WF_TMAC_TOP_SRTCR2_BSSID01_SPATIAL_REUSE_ADDR      BN0_WF_TMAC_TOP_SRTCR2_ADDR
#define BN0_WF_TMAC_TOP_SRTCR2_BSSID01_SPATIAL_REUSE_MASK      0x000000F0                // BSSID01_SPATIAL_REUSE[7..4]
#define BN0_WF_TMAC_TOP_SRTCR2_BSSID01_SPATIAL_REUSE_SHFT      4
#define BN0_WF_TMAC_TOP_SRTCR2_BSSID00_SPATIAL_REUSE_ADDR      BN0_WF_TMAC_TOP_SRTCR2_ADDR
#define BN0_WF_TMAC_TOP_SRTCR2_BSSID00_SPATIAL_REUSE_MASK      0x0000000F                // BSSID00_SPATIAL_REUSE[3..0]
#define BN0_WF_TMAC_TOP_SRTCR2_BSSID00_SPATIAL_REUSE_SHFT      0

#define BN0_WF_TMAC_TOP_DUCR0_OPT_DUR_RTS_DATA_ADDR            BN0_WF_TMAC_TOP_DUCR0_ADDR
#define BN0_WF_TMAC_TOP_DUCR0_OPT_DUR_RTS_DATA_MASK            0x80000000                // OPT_DUR_RTS_DATA[31]
#define BN0_WF_TMAC_TOP_DUCR0_OPT_DUR_RTS_DATA_SHFT            31
#define BN0_WF_TMAC_TOP_DUCR0_OPT_DUR_RTS_TRIG_ADDR            BN0_WF_TMAC_TOP_DUCR0_ADDR
#define BN0_WF_TMAC_TOP_DUCR0_OPT_DUR_RTS_TRIG_MASK            0x40000000                // OPT_DUR_RTS_TRIG[30]
#define BN0_WF_TMAC_TOP_DUCR0_OPT_DUR_RTS_TRIG_SHFT            30
#define BN0_WF_TMAC_TOP_DUCR0_OPT_DUR_TRIG_RESP_ADDR           BN0_WF_TMAC_TOP_DUCR0_ADDR
#define BN0_WF_TMAC_TOP_DUCR0_OPT_DUR_TRIG_RESP_MASK           0x20000000                // OPT_DUR_TRIG_RESP[29]
#define BN0_WF_TMAC_TOP_DUCR0_OPT_DUR_TRIG_RESP_SHFT           29
#define BN0_WF_TMAC_TOP_DUCR0_DUR_CR7_ADDR                     BN0_WF_TMAC_TOP_DUCR0_ADDR
#define BN0_WF_TMAC_TOP_DUCR0_DUR_CR7_MASK                     0x00FF0000                // DUR_CR7[23..16]
#define BN0_WF_TMAC_TOP_DUCR0_DUR_CR7_SHFT                     16
#define BN0_WF_TMAC_TOP_DUCR0_DUR_CR2_ADDR                     BN0_WF_TMAC_TOP_DUCR0_ADDR
#define BN0_WF_TMAC_TOP_DUCR0_DUR_CR2_MASK                     0x0000FF00                // DUR_CR2[15..8]
#define BN0_WF_TMAC_TOP_DUCR0_DUR_CR2_SHFT                     8
#define BN0_WF_TMAC_TOP_DUCR0_DUR_CR1_ADDR                     BN0_WF_TMAC_TOP_DUCR0_ADDR
#define BN0_WF_TMAC_TOP_DUCR0_DUR_CR1_MASK                     0x000000FF                // DUR_CR1[7..0]
#define BN0_WF_TMAC_TOP_DUCR0_DUR_CR1_SHFT                     0

#define BN0_WF_TMAC_TOP_DUCR1_DUR_CR6_ADDR                     BN0_WF_TMAC_TOP_DUCR1_ADDR
#define BN0_WF_TMAC_TOP_DUCR1_DUR_CR6_MASK                     0xFF000000                // DUR_CR6[31..24]
#define BN0_WF_TMAC_TOP_DUCR1_DUR_CR6_SHFT                     24
#define BN0_WF_TMAC_TOP_DUCR1_DUR_CR5_ADDR                     BN0_WF_TMAC_TOP_DUCR1_ADDR
#define BN0_WF_TMAC_TOP_DUCR1_DUR_CR5_MASK                     0x00FF0000                // DUR_CR5[23..16]
#define BN0_WF_TMAC_TOP_DUCR1_DUR_CR5_SHFT                     16
#define BN0_WF_TMAC_TOP_DUCR1_DUR_CR4_ADDR                     BN0_WF_TMAC_TOP_DUCR1_ADDR
#define BN0_WF_TMAC_TOP_DUCR1_DUR_CR4_MASK                     0x0000FF00                // DUR_CR4[15..8]
#define BN0_WF_TMAC_TOP_DUCR1_DUR_CR4_SHFT                     8
#define BN0_WF_TMAC_TOP_DUCR1_DUR_CR3_ADDR                     BN0_WF_TMAC_TOP_DUCR1_ADDR
#define BN0_WF_TMAC_TOP_DUCR1_DUR_CR3_MASK                     0x000000FF                // DUR_CR3[7..0]
#define BN0_WF_TMAC_TOP_DUCR1_DUR_CR3_SHFT                     0

#define BN0_WF_TMAC_TOP_DUCR4_DUR_CR7_UNIT_ADDR                BN0_WF_TMAC_TOP_DUCR4_ADDR
#define BN0_WF_TMAC_TOP_DUCR4_DUR_CR7_UNIT_MASK                0x00380000                // DUR_CR7_UNIT[21..19]
#define BN0_WF_TMAC_TOP_DUCR4_DUR_CR7_UNIT_SHFT                19
#define BN0_WF_TMAC_TOP_DUCR4_DUR_CR6_UNIT_ADDR                BN0_WF_TMAC_TOP_DUCR4_ADDR
#define BN0_WF_TMAC_TOP_DUCR4_DUR_CR6_UNIT_MASK                0x00070000                // DUR_CR6_UNIT[18..16]
#define BN0_WF_TMAC_TOP_DUCR4_DUR_CR6_UNIT_SHFT                16
#define BN0_WF_TMAC_TOP_DUCR4_DUR_CR5_UNIT_ADDR                BN0_WF_TMAC_TOP_DUCR4_ADDR
#define BN0_WF_TMAC_TOP_DUCR4_DUR_CR5_UNIT_MASK                0x00007000                // DUR_CR5_UNIT[14..12]
#define BN0_WF_TMAC_TOP_DUCR4_DUR_CR5_UNIT_SHFT                12
#define BN0_WF_TMAC_TOP_DUCR4_DUR_CR4_UNIT_ADDR                BN0_WF_TMAC_TOP_DUCR4_ADDR
#define BN0_WF_TMAC_TOP_DUCR4_DUR_CR4_UNIT_MASK                0x00000E00                // DUR_CR4_UNIT[11..9]
#define BN0_WF_TMAC_TOP_DUCR4_DUR_CR4_UNIT_SHFT                9
#define BN0_WF_TMAC_TOP_DUCR4_DUR_CR3_UNIT_ADDR                BN0_WF_TMAC_TOP_DUCR4_ADDR
#define BN0_WF_TMAC_TOP_DUCR4_DUR_CR3_UNIT_MASK                0x000001C0                // DUR_CR3_UNIT[8..6]
#define BN0_WF_TMAC_TOP_DUCR4_DUR_CR3_UNIT_SHFT                6
#define BN0_WF_TMAC_TOP_DUCR4_DUR_CR2_UNIT_ADDR                BN0_WF_TMAC_TOP_DUCR4_ADDR
#define BN0_WF_TMAC_TOP_DUCR4_DUR_CR2_UNIT_MASK                0x00000038                // DUR_CR2_UNIT[5..3]
#define BN0_WF_TMAC_TOP_DUCR4_DUR_CR2_UNIT_SHFT                3
#define BN0_WF_TMAC_TOP_DUCR4_DUR_CR1_UNIT_ADDR                BN0_WF_TMAC_TOP_DUCR4_ADDR
#define BN0_WF_TMAC_TOP_DUCR4_DUR_CR1_UNIT_MASK                0x00000007                // DUR_CR1_UNIT[2..0]
#define BN0_WF_TMAC_TOP_DUCR4_DUR_CR1_UNIT_SHFT                0

#define BN0_WF_TMAC_TOP_DUCR6_BSSID1X_TXOP_DUR_DIS_ADDR        BN0_WF_TMAC_TOP_DUCR6_ADDR
#define BN0_WF_TMAC_TOP_DUCR6_BSSID1X_TXOP_DUR_DIS_MASK        0xFFFF0000                // BSSID1X_TXOP_DUR_DIS[31..16]
#define BN0_WF_TMAC_TOP_DUCR6_BSSID1X_TXOP_DUR_DIS_SHFT        16
#define BN0_WF_TMAC_TOP_DUCR6_BSSID0X_HETB_TXOP_DUR_DIS_ADDR   BN0_WF_TMAC_TOP_DUCR6_ADDR
#define BN0_WF_TMAC_TOP_DUCR6_BSSID0X_HETB_TXOP_DUR_DIS_MASK   0x000000F0                // BSSID0X_HETB_TXOP_DUR_DIS[7..4]
#define BN0_WF_TMAC_TOP_DUCR6_BSSID0X_HETB_TXOP_DUR_DIS_SHFT   4
#define BN0_WF_TMAC_TOP_DUCR6_BSSID0X_TXOP_DUR_DIS_ADDR        BN0_WF_TMAC_TOP_DUCR6_ADDR
#define BN0_WF_TMAC_TOP_DUCR6_BSSID0X_TXOP_DUR_DIS_MASK        0x0000000F                // BSSID0X_TXOP_DUR_DIS[3..0]
#define BN0_WF_TMAC_TOP_DUCR6_BSSID0X_TXOP_DUR_DIS_SHFT        0

#define BN0_WF_TMAC_TOP_CTCR0_Reserved_CTCR0_0_ADDR            BN0_WF_TMAC_TOP_CTCR0_ADDR
#define BN0_WF_TMAC_TOP_CTCR0_Reserved_CTCR0_0_MASK            0xFFF80000                // Reserved_CTCR0_0[31..19]
#define BN0_WF_TMAC_TOP_CTCR0_Reserved_CTCR0_0_SHFT            19
#define BN0_WF_TMAC_TOP_CTCR0_INS_DDLMT_VHT_SMPDU_EN_ADDR      BN0_WF_TMAC_TOP_CTCR0_ADDR
#define BN0_WF_TMAC_TOP_CTCR0_INS_DDLMT_VHT_SMPDU_EN_MASK      0x00040000                // INS_DDLMT_VHT_SMPDU_EN[18]
#define BN0_WF_TMAC_TOP_CTCR0_INS_DDLMT_VHT_SMPDU_EN_SHFT      18
#define BN0_WF_TMAC_TOP_CTCR0_INS_DDLMT_EN_ADDR                BN0_WF_TMAC_TOP_CTCR0_ADDR
#define BN0_WF_TMAC_TOP_CTCR0_INS_DDLMT_EN_MASK                0x00020000                // INS_DDLMT_EN[17]
#define BN0_WF_TMAC_TOP_CTCR0_INS_DDLMT_EN_SHFT                17
#define BN0_WF_TMAC_TOP_CTCR0_Reserved_CTCR0_1_ADDR            BN0_WF_TMAC_TOP_CTCR0_ADDR
#define BN0_WF_TMAC_TOP_CTCR0_Reserved_CTCR0_1_MASK            0x0001FFC0                // Reserved_CTCR0_1[16..6]
#define BN0_WF_TMAC_TOP_CTCR0_Reserved_CTCR0_1_SHFT            6
#define BN0_WF_TMAC_TOP_CTCR0_INS_DDLMT_REFTIME_ADDR           BN0_WF_TMAC_TOP_CTCR0_ADDR
#define BN0_WF_TMAC_TOP_CTCR0_INS_DDLMT_REFTIME_MASK           0x0000003F                // INS_DDLMT_REFTIME[5..0]
#define BN0_WF_TMAC_TOP_CTCR0_INS_DDLMT_REFTIME_SHFT           0

#define BN0_WF_TMAC_TOP_CTCR1_Reserved_CTCR1_0_ADDR            BN0_WF_TMAC_TOP_CTCR1_ADDR
#define BN0_WF_TMAC_TOP_CTCR1_Reserved_CTCR1_0_MASK            0x0000FFC0                // Reserved_CTCR1_0[15..6]
#define BN0_WF_TMAC_TOP_CTCR1_Reserved_CTCR1_0_SHFT            6
#define BN0_WF_TMAC_TOP_CTCR1_INS_DDLMT_DENSITY_ADDR           BN0_WF_TMAC_TOP_CTCR1_ADDR
#define BN0_WF_TMAC_TOP_CTCR1_INS_DDLMT_DENSITY_MASK           0x0000003F                // INS_DDLMT_DENSITY[5..0]
#define BN0_WF_TMAC_TOP_CTCR1_INS_DDLMT_DENSITY_SHFT           0

#define BN0_WF_TMAC_TOP_TWCR0_TWCR0_RSV0_ADDR                  BN0_WF_TMAC_TOP_TWCR0_ADDR
#define BN0_WF_TMAC_TOP_TWCR0_TWCR0_RSV0_MASK                  0xFFFFFE00                // TWCR0_RSV0[31..9]
#define BN0_WF_TMAC_TOP_TWCR0_TWCR0_RSV0_SHFT                  9
#define BN0_WF_TMAC_TOP_TWCR0_MACPHY_IF_WDT_EN_ADDR            BN0_WF_TMAC_TOP_TWCR0_ADDR
#define BN0_WF_TMAC_TOP_TWCR0_MACPHY_IF_WDT_EN_MASK            0x00000100                // MACPHY_IF_WDT_EN[8]
#define BN0_WF_TMAC_TOP_TWCR0_MACPHY_IF_WDT_EN_SHFT            8
#define BN0_WF_TMAC_TOP_TWCR0_MACPHY_IF_WDT_EXTOUT_ADDR        BN0_WF_TMAC_TOP_TWCR0_ADDR
#define BN0_WF_TMAC_TOP_TWCR0_MACPHY_IF_WDT_EXTOUT_MASK        0x000000FF                // MACPHY_IF_WDT_EXTOUT[7..0]
#define BN0_WF_TMAC_TOP_TWCR0_MACPHY_IF_WDT_EXTOUT_SHFT        0

#define BN0_WF_TMAC_TOP_ICSCR0_ICSRPT_TRIG_CNT_ADDR            BN0_WF_TMAC_TOP_ICSCR0_ADDR
#define BN0_WF_TMAC_TOP_ICSCR0_ICSRPT_TRIG_CNT_MASK            0xFFFF0000                // ICSRPT_TRIG_CNT[31..16]
#define BN0_WF_TMAC_TOP_ICSCR0_ICSRPT_TRIG_CNT_SHFT            16
#define BN0_WF_TMAC_TOP_ICSCR0_ICSRPT_FLT_MNGT_ADDR            BN0_WF_TMAC_TOP_ICSCR0_ADDR
#define BN0_WF_TMAC_TOP_ICSCR0_ICSRPT_FLT_MNGT_MASK            0x00001000                // ICSRPT_FLT_MNGT[12]
#define BN0_WF_TMAC_TOP_ICSCR0_ICSRPT_FLT_MNGT_SHFT            12
#define BN0_WF_TMAC_TOP_ICSCR0_ICSRPT_FLT_CTRL_ADDR            BN0_WF_TMAC_TOP_ICSCR0_ADDR
#define BN0_WF_TMAC_TOP_ICSCR0_ICSRPT_FLT_CTRL_MASK            0x00000800                // ICSRPT_FLT_CTRL[11]
#define BN0_WF_TMAC_TOP_ICSCR0_ICSRPT_FLT_CTRL_SHFT            11
#define BN0_WF_TMAC_TOP_ICSCR0_ICSRPT_FLT_DATA_ADDR            BN0_WF_TMAC_TOP_ICSCR0_ADDR
#define BN0_WF_TMAC_TOP_ICSCR0_ICSRPT_FLT_DATA_MASK            0x00000400                // ICSRPT_FLT_DATA[10]
#define BN0_WF_TMAC_TOP_ICSCR0_ICSRPT_FLT_DATA_SHFT            10
#define BN0_WF_TMAC_TOP_ICSCR0_ICSRPT_FLT_RTSCTS_ADDR          BN0_WF_TMAC_TOP_ICSCR0_ADDR
#define BN0_WF_TMAC_TOP_ICSCR0_ICSRPT_FLT_RTSCTS_MASK          0x00000200                // ICSRPT_FLT_RTSCTS[9]
#define BN0_WF_TMAC_TOP_ICSCR0_ICSRPT_FLT_RTSCTS_SHFT          9
#define BN0_WF_TMAC_TOP_ICSCR0_ICSRPT_FLT_ACKBA_ADDR           BN0_WF_TMAC_TOP_ICSCR0_ADDR
#define BN0_WF_TMAC_TOP_ICSCR0_ICSRPT_FLT_ACKBA_MASK           0x00000100                // ICSRPT_FLT_ACKBA[8]
#define BN0_WF_TMAC_TOP_ICSCR0_ICSRPT_FLT_ACKBA_SHFT           8
#define BN0_WF_TMAC_TOP_ICSCR0_ICSRPT_EN_ADDR                  BN0_WF_TMAC_TOP_ICSCR0_ADDR
#define BN0_WF_TMAC_TOP_ICSCR0_ICSRPT_EN_MASK                  0x00000001                // ICSRPT_EN[0]
#define BN0_WF_TMAC_TOP_ICSCR0_ICSRPT_EN_SHFT                  0

#define BN0_WF_TMAC_TOP_SPCR1_COEX_DIS_SR_TXPWR_TH_ADDR        BN0_WF_TMAC_TOP_SPCR1_ADDR
#define BN0_WF_TMAC_TOP_SPCR1_COEX_DIS_SR_TXPWR_TH_MASK        0x00FF0000                // COEX_DIS_SR_TXPWR_TH[23..16]
#define BN0_WF_TMAC_TOP_SPCR1_COEX_DIS_SR_TXPWR_TH_SHFT        16
#define BN0_WF_TMAC_TOP_SPCR1_COEX_PHY_MODE_TXPWR_TH_ADDR      BN0_WF_TMAC_TOP_SPCR1_ADDR
#define BN0_WF_TMAC_TOP_SPCR1_COEX_PHY_MODE_TXPWR_TH_MASK      0x0000FF00                // COEX_PHY_MODE_TXPWR_TH[15..8]
#define BN0_WF_TMAC_TOP_SPCR1_COEX_PHY_MODE_TXPWR_TH_SHFT      8
#define BN0_WF_TMAC_TOP_SPCR1_COEX_TXPWR_DIS_SR_EN_ADDR        BN0_WF_TMAC_TOP_SPCR1_ADDR
#define BN0_WF_TMAC_TOP_SPCR1_COEX_TXPWR_DIS_SR_EN_MASK        0x00000004                // COEX_TXPWR_DIS_SR_EN[2]
#define BN0_WF_TMAC_TOP_SPCR1_COEX_TXPWR_DIS_SR_EN_SHFT        2
#define BN0_WF_TMAC_TOP_SPCR1_NONRU_BW_TYPE_FCC_ADDR           BN0_WF_TMAC_TOP_SPCR1_ADDR
#define BN0_WF_TMAC_TOP_SPCR1_NONRU_BW_TYPE_FCC_MASK           0x00000003                // NONRU_BW_TYPE_FCC[1..0]
#define BN0_WF_TMAC_TOP_SPCR1_NONRU_BW_TYPE_FCC_SHFT           0

#define BN0_WF_TMAC_TOP_TFCR5_TF_INFO_CHK_EN2_ADDR             BN0_WF_TMAC_TOP_TFCR5_ADDR
#define BN0_WF_TMAC_TOP_TFCR5_TF_INFO_CHK_EN2_MASK             0x03000000                // TF_INFO_CHK_EN2[25..24]
#define BN0_WF_TMAC_TOP_TFCR5_TF_INFO_CHK_EN2_SHFT             24
#define BN0_WF_TMAC_TOP_TFCR5_BSSID03_BQR_BMP_MODE_ADDR        BN0_WF_TMAC_TOP_TFCR5_ADDR
#define BN0_WF_TMAC_TOP_TFCR5_BSSID03_BQR_BMP_MODE_MASK        0x00800000                // BSSID03_BQR_BMP_MODE[23]
#define BN0_WF_TMAC_TOP_TFCR5_BSSID03_BQR_BMP_MODE_SHFT        23
#define BN0_WF_TMAC_TOP_TFCR5_BSSID02_BQR_BMP_MODE_ADDR        BN0_WF_TMAC_TOP_TFCR5_ADDR
#define BN0_WF_TMAC_TOP_TFCR5_BSSID02_BQR_BMP_MODE_MASK        0x00400000                // BSSID02_BQR_BMP_MODE[22]
#define BN0_WF_TMAC_TOP_TFCR5_BSSID02_BQR_BMP_MODE_SHFT        22
#define BN0_WF_TMAC_TOP_TFCR5_BSSID01_BQR_BMP_MODE_ADDR        BN0_WF_TMAC_TOP_TFCR5_ADDR
#define BN0_WF_TMAC_TOP_TFCR5_BSSID01_BQR_BMP_MODE_MASK        0x00200000                // BSSID01_BQR_BMP_MODE[21]
#define BN0_WF_TMAC_TOP_TFCR5_BSSID01_BQR_BMP_MODE_SHFT        21
#define BN0_WF_TMAC_TOP_TFCR5_BSSID00_BQR_BMP_MODE_ADDR        BN0_WF_TMAC_TOP_TFCR5_ADDR
#define BN0_WF_TMAC_TOP_TFCR5_BSSID00_BQR_BMP_MODE_MASK        0x00100000                // BSSID00_BQR_BMP_MODE[20]
#define BN0_WF_TMAC_TOP_TFCR5_BSSID00_BQR_BMP_MODE_SHFT        20
#define BN0_WF_TMAC_TOP_TFCR5_BSSID03_BQR_BW320_EN_ADDR        BN0_WF_TMAC_TOP_TFCR5_ADDR
#define BN0_WF_TMAC_TOP_TFCR5_BSSID03_BQR_BW320_EN_MASK        0x00080000                // BSSID03_BQR_BW320_EN[19]
#define BN0_WF_TMAC_TOP_TFCR5_BSSID03_BQR_BW320_EN_SHFT        19
#define BN0_WF_TMAC_TOP_TFCR5_BSSID02_BQR_BW320_EN_ADDR        BN0_WF_TMAC_TOP_TFCR5_ADDR
#define BN0_WF_TMAC_TOP_TFCR5_BSSID02_BQR_BW320_EN_MASK        0x00040000                // BSSID02_BQR_BW320_EN[18]
#define BN0_WF_TMAC_TOP_TFCR5_BSSID02_BQR_BW320_EN_SHFT        18
#define BN0_WF_TMAC_TOP_TFCR5_BSSID01_BQR_BW320_EN_ADDR        BN0_WF_TMAC_TOP_TFCR5_ADDR
#define BN0_WF_TMAC_TOP_TFCR5_BSSID01_BQR_BW320_EN_MASK        0x00020000                // BSSID01_BQR_BW320_EN[17]
#define BN0_WF_TMAC_TOP_TFCR5_BSSID01_BQR_BW320_EN_SHFT        17
#define BN0_WF_TMAC_TOP_TFCR5_BSSID00_BQR_BW320_EN_ADDR        BN0_WF_TMAC_TOP_TFCR5_ADDR
#define BN0_WF_TMAC_TOP_TFCR5_BSSID00_BQR_BW320_EN_MASK        0x00010000                // BSSID00_BQR_BW320_EN[16]
#define BN0_WF_TMAC_TOP_TFCR5_BSSID00_BQR_BW320_EN_SHFT        16
#define BN0_WF_TMAC_TOP_TFCR5_SW_BQR_BW320_ADDR                BN0_WF_TMAC_TOP_TFCR5_ADDR
#define BN0_WF_TMAC_TOP_TFCR5_SW_BQR_BW320_MASK                0x000000FF                // SW_BQR_BW320[7..0]
#define BN0_WF_TMAC_TOP_TFCR5_SW_BQR_BW320_SHFT                0

#define BN0_WF_TMAC_TOP_FP0R0_CCK3_FRAME_POWER_DBM_ADDR        BN0_WF_TMAC_TOP_FP0R0_ADDR
#define BN0_WF_TMAC_TOP_FP0R0_CCK3_FRAME_POWER_DBM_MASK        0xFF000000                // CCK3_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R0_CCK3_FRAME_POWER_DBM_SHFT        24
#define BN0_WF_TMAC_TOP_FP0R0_CCK2_FRAME_POWER_DBM_ADDR        BN0_WF_TMAC_TOP_FP0R0_ADDR
#define BN0_WF_TMAC_TOP_FP0R0_CCK2_FRAME_POWER_DBM_MASK        0x00FF0000                // CCK2_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R0_CCK2_FRAME_POWER_DBM_SHFT        16
#define BN0_WF_TMAC_TOP_FP0R0_CCK1_FRAME_POWER_DBM_ADDR        BN0_WF_TMAC_TOP_FP0R0_ADDR
#define BN0_WF_TMAC_TOP_FP0R0_CCK1_FRAME_POWER_DBM_MASK        0x0000FF00                // CCK1_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R0_CCK1_FRAME_POWER_DBM_SHFT        8
#define BN0_WF_TMAC_TOP_FP0R0_CCK0_FRAME_POWER_DBM_ADDR        BN0_WF_TMAC_TOP_FP0R0_ADDR
#define BN0_WF_TMAC_TOP_FP0R0_CCK0_FRAME_POWER_DBM_MASK        0x000000FF                // CCK0_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R0_CCK0_FRAME_POWER_DBM_SHFT        0

#define BN0_WF_TMAC_TOP_FP0R1_LG_OFDM3_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R1_ADDR
#define BN0_WF_TMAC_TOP_FP0R1_LG_OFDM3_FRAME_POWER_DBM_MASK    0xFF000000                // LG_OFDM3_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R1_LG_OFDM3_FRAME_POWER_DBM_SHFT    24
#define BN0_WF_TMAC_TOP_FP0R1_LG_OFDM2_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R1_ADDR
#define BN0_WF_TMAC_TOP_FP0R1_LG_OFDM2_FRAME_POWER_DBM_MASK    0x00FF0000                // LG_OFDM2_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R1_LG_OFDM2_FRAME_POWER_DBM_SHFT    16
#define BN0_WF_TMAC_TOP_FP0R1_LG_OFDM1_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R1_ADDR
#define BN0_WF_TMAC_TOP_FP0R1_LG_OFDM1_FRAME_POWER_DBM_MASK    0x0000FF00                // LG_OFDM1_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R1_LG_OFDM1_FRAME_POWER_DBM_SHFT    8
#define BN0_WF_TMAC_TOP_FP0R1_LG_OFDM0_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R1_ADDR
#define BN0_WF_TMAC_TOP_FP0R1_LG_OFDM0_FRAME_POWER_DBM_MASK    0x000000FF                // LG_OFDM0_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R1_LG_OFDM0_FRAME_POWER_DBM_SHFT    0

#define BN0_WF_TMAC_TOP_FP0R2_LG_OFDM7_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R2_ADDR
#define BN0_WF_TMAC_TOP_FP0R2_LG_OFDM7_FRAME_POWER_DBM_MASK    0xFF000000                // LG_OFDM7_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R2_LG_OFDM7_FRAME_POWER_DBM_SHFT    24
#define BN0_WF_TMAC_TOP_FP0R2_LG_OFDM6_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R2_ADDR
#define BN0_WF_TMAC_TOP_FP0R2_LG_OFDM6_FRAME_POWER_DBM_MASK    0x00FF0000                // LG_OFDM6_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R2_LG_OFDM6_FRAME_POWER_DBM_SHFT    16
#define BN0_WF_TMAC_TOP_FP0R2_LG_OFDM5_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R2_ADDR
#define BN0_WF_TMAC_TOP_FP0R2_LG_OFDM5_FRAME_POWER_DBM_MASK    0x0000FF00                // LG_OFDM5_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R2_LG_OFDM5_FRAME_POWER_DBM_SHFT    8
#define BN0_WF_TMAC_TOP_FP0R2_LG_OFDM4_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R2_ADDR
#define BN0_WF_TMAC_TOP_FP0R2_LG_OFDM4_FRAME_POWER_DBM_MASK    0x000000FF                // LG_OFDM4_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R2_LG_OFDM4_FRAME_POWER_DBM_SHFT    0

#define BN0_WF_TMAC_TOP_FP0R3_HT20_3_FRAME_POWER_DBM_ADDR      BN0_WF_TMAC_TOP_FP0R3_ADDR
#define BN0_WF_TMAC_TOP_FP0R3_HT20_3_FRAME_POWER_DBM_MASK      0xFF000000                // HT20_3_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R3_HT20_3_FRAME_POWER_DBM_SHFT      24
#define BN0_WF_TMAC_TOP_FP0R3_HT20_2_FRAME_POWER_DBM_ADDR      BN0_WF_TMAC_TOP_FP0R3_ADDR
#define BN0_WF_TMAC_TOP_FP0R3_HT20_2_FRAME_POWER_DBM_MASK      0x00FF0000                // HT20_2_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R3_HT20_2_FRAME_POWER_DBM_SHFT      16
#define BN0_WF_TMAC_TOP_FP0R3_HT20_1_FRAME_POWER_DBM_ADDR      BN0_WF_TMAC_TOP_FP0R3_ADDR
#define BN0_WF_TMAC_TOP_FP0R3_HT20_1_FRAME_POWER_DBM_MASK      0x0000FF00                // HT20_1_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R3_HT20_1_FRAME_POWER_DBM_SHFT      8
#define BN0_WF_TMAC_TOP_FP0R3_HT20_0_FRAME_POWER_DBM_ADDR      BN0_WF_TMAC_TOP_FP0R3_ADDR
#define BN0_WF_TMAC_TOP_FP0R3_HT20_0_FRAME_POWER_DBM_MASK      0x000000FF                // HT20_0_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R3_HT20_0_FRAME_POWER_DBM_SHFT      0

#define BN0_WF_TMAC_TOP_FP0R4_HT20_7_FRAME_POWER_DBM_ADDR      BN0_WF_TMAC_TOP_FP0R4_ADDR
#define BN0_WF_TMAC_TOP_FP0R4_HT20_7_FRAME_POWER_DBM_MASK      0xFF000000                // HT20_7_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R4_HT20_7_FRAME_POWER_DBM_SHFT      24
#define BN0_WF_TMAC_TOP_FP0R4_HT20_6_FRAME_POWER_DBM_ADDR      BN0_WF_TMAC_TOP_FP0R4_ADDR
#define BN0_WF_TMAC_TOP_FP0R4_HT20_6_FRAME_POWER_DBM_MASK      0x00FF0000                // HT20_6_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R4_HT20_6_FRAME_POWER_DBM_SHFT      16
#define BN0_WF_TMAC_TOP_FP0R4_HT20_5_FRAME_POWER_DBM_ADDR      BN0_WF_TMAC_TOP_FP0R4_ADDR
#define BN0_WF_TMAC_TOP_FP0R4_HT20_5_FRAME_POWER_DBM_MASK      0x0000FF00                // HT20_5_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R4_HT20_5_FRAME_POWER_DBM_SHFT      8
#define BN0_WF_TMAC_TOP_FP0R4_HT20_4_FRAME_POWER_DBM_ADDR      BN0_WF_TMAC_TOP_FP0R4_ADDR
#define BN0_WF_TMAC_TOP_FP0R4_HT20_4_FRAME_POWER_DBM_MASK      0x000000FF                // HT20_4_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R4_HT20_4_FRAME_POWER_DBM_SHFT      0

#define BN0_WF_TMAC_TOP_FP0R5_HT40_3_FRAME_POWER_DBM_ADDR      BN0_WF_TMAC_TOP_FP0R5_ADDR
#define BN0_WF_TMAC_TOP_FP0R5_HT40_3_FRAME_POWER_DBM_MASK      0xFF000000                // HT40_3_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R5_HT40_3_FRAME_POWER_DBM_SHFT      24
#define BN0_WF_TMAC_TOP_FP0R5_HT40_2_FRAME_POWER_DBM_ADDR      BN0_WF_TMAC_TOP_FP0R5_ADDR
#define BN0_WF_TMAC_TOP_FP0R5_HT40_2_FRAME_POWER_DBM_MASK      0x00FF0000                // HT40_2_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R5_HT40_2_FRAME_POWER_DBM_SHFT      16
#define BN0_WF_TMAC_TOP_FP0R5_HT40_1_FRAME_POWER_DBM_ADDR      BN0_WF_TMAC_TOP_FP0R5_ADDR
#define BN0_WF_TMAC_TOP_FP0R5_HT40_1_FRAME_POWER_DBM_MASK      0x0000FF00                // HT40_1_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R5_HT40_1_FRAME_POWER_DBM_SHFT      8
#define BN0_WF_TMAC_TOP_FP0R5_HT40_0_FRAME_POWER_DBM_ADDR      BN0_WF_TMAC_TOP_FP0R5_ADDR
#define BN0_WF_TMAC_TOP_FP0R5_HT40_0_FRAME_POWER_DBM_MASK      0x000000FF                // HT40_0_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R5_HT40_0_FRAME_POWER_DBM_SHFT      0

#define BN0_WF_TMAC_TOP_FP0R6_HT40_7_FRAME_POWER_DBM_ADDR      BN0_WF_TMAC_TOP_FP0R6_ADDR
#define BN0_WF_TMAC_TOP_FP0R6_HT40_7_FRAME_POWER_DBM_MASK      0xFF000000                // HT40_7_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R6_HT40_7_FRAME_POWER_DBM_SHFT      24
#define BN0_WF_TMAC_TOP_FP0R6_HT40_6_FRAME_POWER_DBM_ADDR      BN0_WF_TMAC_TOP_FP0R6_ADDR
#define BN0_WF_TMAC_TOP_FP0R6_HT40_6_FRAME_POWER_DBM_MASK      0x00FF0000                // HT40_6_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R6_HT40_6_FRAME_POWER_DBM_SHFT      16
#define BN0_WF_TMAC_TOP_FP0R6_HT40_5_FRAME_POWER_DBM_ADDR      BN0_WF_TMAC_TOP_FP0R6_ADDR
#define BN0_WF_TMAC_TOP_FP0R6_HT40_5_FRAME_POWER_DBM_MASK      0x0000FF00                // HT40_5_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R6_HT40_5_FRAME_POWER_DBM_SHFT      8
#define BN0_WF_TMAC_TOP_FP0R6_HT40_4_FRAME_POWER_DBM_ADDR      BN0_WF_TMAC_TOP_FP0R6_ADDR
#define BN0_WF_TMAC_TOP_FP0R6_HT40_4_FRAME_POWER_DBM_MASK      0x000000FF                // HT40_4_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R6_HT40_4_FRAME_POWER_DBM_SHFT      0

#define BN0_WF_TMAC_TOP_FP0R7_HT40_8_FRAME_POWER_DBM_ADDR      BN0_WF_TMAC_TOP_FP0R7_ADDR
#define BN0_WF_TMAC_TOP_FP0R7_HT40_8_FRAME_POWER_DBM_MASK      0x000000FF                // HT40_8_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R7_HT40_8_FRAME_POWER_DBM_SHFT      0

#define BN0_WF_TMAC_TOP_FP0R8_VHT20_3_FRAME_POWER_DBM_ADDR     BN0_WF_TMAC_TOP_FP0R8_ADDR
#define BN0_WF_TMAC_TOP_FP0R8_VHT20_3_FRAME_POWER_DBM_MASK     0xFF000000                // VHT20_3_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R8_VHT20_3_FRAME_POWER_DBM_SHFT     24
#define BN0_WF_TMAC_TOP_FP0R8_VHT20_2_FRAME_POWER_DBM_ADDR     BN0_WF_TMAC_TOP_FP0R8_ADDR
#define BN0_WF_TMAC_TOP_FP0R8_VHT20_2_FRAME_POWER_DBM_MASK     0x00FF0000                // VHT20_2_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R8_VHT20_2_FRAME_POWER_DBM_SHFT     16
#define BN0_WF_TMAC_TOP_FP0R8_VHT20_1_FRAME_POWER_DBM_ADDR     BN0_WF_TMAC_TOP_FP0R8_ADDR
#define BN0_WF_TMAC_TOP_FP0R8_VHT20_1_FRAME_POWER_DBM_MASK     0x0000FF00                // VHT20_1_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R8_VHT20_1_FRAME_POWER_DBM_SHFT     8
#define BN0_WF_TMAC_TOP_FP0R8_VHT20_0_FRAME_POWER_DBM_ADDR     BN0_WF_TMAC_TOP_FP0R8_ADDR
#define BN0_WF_TMAC_TOP_FP0R8_VHT20_0_FRAME_POWER_DBM_MASK     0x000000FF                // VHT20_0_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R8_VHT20_0_FRAME_POWER_DBM_SHFT     0

#define BN0_WF_TMAC_TOP_FP0R9_VHT20_7_FRAME_POWER_DBM_ADDR     BN0_WF_TMAC_TOP_FP0R9_ADDR
#define BN0_WF_TMAC_TOP_FP0R9_VHT20_7_FRAME_POWER_DBM_MASK     0xFF000000                // VHT20_7_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R9_VHT20_7_FRAME_POWER_DBM_SHFT     24
#define BN0_WF_TMAC_TOP_FP0R9_VHT20_6_FRAME_POWER_DBM_ADDR     BN0_WF_TMAC_TOP_FP0R9_ADDR
#define BN0_WF_TMAC_TOP_FP0R9_VHT20_6_FRAME_POWER_DBM_MASK     0x00FF0000                // VHT20_6_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R9_VHT20_6_FRAME_POWER_DBM_SHFT     16
#define BN0_WF_TMAC_TOP_FP0R9_VHT20_5_FRAME_POWER_DBM_ADDR     BN0_WF_TMAC_TOP_FP0R9_ADDR
#define BN0_WF_TMAC_TOP_FP0R9_VHT20_5_FRAME_POWER_DBM_MASK     0x0000FF00                // VHT20_5_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R9_VHT20_5_FRAME_POWER_DBM_SHFT     8
#define BN0_WF_TMAC_TOP_FP0R9_VHT20_4_FRAME_POWER_DBM_ADDR     BN0_WF_TMAC_TOP_FP0R9_ADDR
#define BN0_WF_TMAC_TOP_FP0R9_VHT20_4_FRAME_POWER_DBM_MASK     0x000000FF                // VHT20_4_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R9_VHT20_4_FRAME_POWER_DBM_SHFT     0

#define BN0_WF_TMAC_TOP_FP0R10_VHT20_11_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R10_ADDR
#define BN0_WF_TMAC_TOP_FP0R10_VHT20_11_FRAME_POWER_DBM_MASK   0xFF000000                // VHT20_11_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R10_VHT20_11_FRAME_POWER_DBM_SHFT   24
#define BN0_WF_TMAC_TOP_FP0R10_VHT20_10_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R10_ADDR
#define BN0_WF_TMAC_TOP_FP0R10_VHT20_10_FRAME_POWER_DBM_MASK   0x00FF0000                // VHT20_10_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R10_VHT20_10_FRAME_POWER_DBM_SHFT   16
#define BN0_WF_TMAC_TOP_FP0R10_VHT20_9_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R10_ADDR
#define BN0_WF_TMAC_TOP_FP0R10_VHT20_9_FRAME_POWER_DBM_MASK    0x0000FF00                // VHT20_9_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R10_VHT20_9_FRAME_POWER_DBM_SHFT    8
#define BN0_WF_TMAC_TOP_FP0R10_VHT20_8_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R10_ADDR
#define BN0_WF_TMAC_TOP_FP0R10_VHT20_8_FRAME_POWER_DBM_MASK    0x000000FF                // VHT20_8_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R10_VHT20_8_FRAME_POWER_DBM_SHFT    0

#define BN0_WF_TMAC_TOP_FP0R11_VHT40_3_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R11_ADDR
#define BN0_WF_TMAC_TOP_FP0R11_VHT40_3_FRAME_POWER_DBM_MASK    0xFF000000                // VHT40_3_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R11_VHT40_3_FRAME_POWER_DBM_SHFT    24
#define BN0_WF_TMAC_TOP_FP0R11_VHT40_2_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R11_ADDR
#define BN0_WF_TMAC_TOP_FP0R11_VHT40_2_FRAME_POWER_DBM_MASK    0x00FF0000                // VHT40_2_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R11_VHT40_2_FRAME_POWER_DBM_SHFT    16
#define BN0_WF_TMAC_TOP_FP0R11_VHT40_1_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R11_ADDR
#define BN0_WF_TMAC_TOP_FP0R11_VHT40_1_FRAME_POWER_DBM_MASK    0x0000FF00                // VHT40_1_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R11_VHT40_1_FRAME_POWER_DBM_SHFT    8
#define BN0_WF_TMAC_TOP_FP0R11_VHT40_0_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R11_ADDR
#define BN0_WF_TMAC_TOP_FP0R11_VHT40_0_FRAME_POWER_DBM_MASK    0x000000FF                // VHT40_0_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R11_VHT40_0_FRAME_POWER_DBM_SHFT    0

#define BN0_WF_TMAC_TOP_FP0R12_VHT40_7_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R12_ADDR
#define BN0_WF_TMAC_TOP_FP0R12_VHT40_7_FRAME_POWER_DBM_MASK    0xFF000000                // VHT40_7_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R12_VHT40_7_FRAME_POWER_DBM_SHFT    24
#define BN0_WF_TMAC_TOP_FP0R12_VHT40_6_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R12_ADDR
#define BN0_WF_TMAC_TOP_FP0R12_VHT40_6_FRAME_POWER_DBM_MASK    0x00FF0000                // VHT40_6_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R12_VHT40_6_FRAME_POWER_DBM_SHFT    16
#define BN0_WF_TMAC_TOP_FP0R12_VHT40_5_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R12_ADDR
#define BN0_WF_TMAC_TOP_FP0R12_VHT40_5_FRAME_POWER_DBM_MASK    0x0000FF00                // VHT40_5_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R12_VHT40_5_FRAME_POWER_DBM_SHFT    8
#define BN0_WF_TMAC_TOP_FP0R12_VHT40_4_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R12_ADDR
#define BN0_WF_TMAC_TOP_FP0R12_VHT40_4_FRAME_POWER_DBM_MASK    0x000000FF                // VHT40_4_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R12_VHT40_4_FRAME_POWER_DBM_SHFT    0

#define BN0_WF_TMAC_TOP_FP0R13_VHT40_11_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R13_ADDR
#define BN0_WF_TMAC_TOP_FP0R13_VHT40_11_FRAME_POWER_DBM_MASK   0xFF000000                // VHT40_11_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R13_VHT40_11_FRAME_POWER_DBM_SHFT   24
#define BN0_WF_TMAC_TOP_FP0R13_VHT40_10_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R13_ADDR
#define BN0_WF_TMAC_TOP_FP0R13_VHT40_10_FRAME_POWER_DBM_MASK   0x00FF0000                // VHT40_10_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R13_VHT40_10_FRAME_POWER_DBM_SHFT   16
#define BN0_WF_TMAC_TOP_FP0R13_VHT40_9_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R13_ADDR
#define BN0_WF_TMAC_TOP_FP0R13_VHT40_9_FRAME_POWER_DBM_MASK    0x0000FF00                // VHT40_9_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R13_VHT40_9_FRAME_POWER_DBM_SHFT    8
#define BN0_WF_TMAC_TOP_FP0R13_VHT40_8_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R13_ADDR
#define BN0_WF_TMAC_TOP_FP0R13_VHT40_8_FRAME_POWER_DBM_MASK    0x000000FF                // VHT40_8_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R13_VHT40_8_FRAME_POWER_DBM_SHFT    0

#define BN0_WF_TMAC_TOP_FP0R14_VHT80_3_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R14_ADDR
#define BN0_WF_TMAC_TOP_FP0R14_VHT80_3_FRAME_POWER_DBM_MASK    0xFF000000                // VHT80_3_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R14_VHT80_3_FRAME_POWER_DBM_SHFT    24
#define BN0_WF_TMAC_TOP_FP0R14_VHT80_2_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R14_ADDR
#define BN0_WF_TMAC_TOP_FP0R14_VHT80_2_FRAME_POWER_DBM_MASK    0x00FF0000                // VHT80_2_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R14_VHT80_2_FRAME_POWER_DBM_SHFT    16
#define BN0_WF_TMAC_TOP_FP0R14_VHT80_1_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R14_ADDR
#define BN0_WF_TMAC_TOP_FP0R14_VHT80_1_FRAME_POWER_DBM_MASK    0x0000FF00                // VHT80_1_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R14_VHT80_1_FRAME_POWER_DBM_SHFT    8
#define BN0_WF_TMAC_TOP_FP0R14_VHT80_0_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R14_ADDR
#define BN0_WF_TMAC_TOP_FP0R14_VHT80_0_FRAME_POWER_DBM_MASK    0x000000FF                // VHT80_0_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R14_VHT80_0_FRAME_POWER_DBM_SHFT    0

#define BN0_WF_TMAC_TOP_FP0R15_VHT80_7_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R15_ADDR
#define BN0_WF_TMAC_TOP_FP0R15_VHT80_7_FRAME_POWER_DBM_MASK    0xFF000000                // VHT80_7_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R15_VHT80_7_FRAME_POWER_DBM_SHFT    24
#define BN0_WF_TMAC_TOP_FP0R15_VHT80_6_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R15_ADDR
#define BN0_WF_TMAC_TOP_FP0R15_VHT80_6_FRAME_POWER_DBM_MASK    0x00FF0000                // VHT80_6_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R15_VHT80_6_FRAME_POWER_DBM_SHFT    16
#define BN0_WF_TMAC_TOP_FP0R15_VHT80_5_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R15_ADDR
#define BN0_WF_TMAC_TOP_FP0R15_VHT80_5_FRAME_POWER_DBM_MASK    0x0000FF00                // VHT80_5_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R15_VHT80_5_FRAME_POWER_DBM_SHFT    8
#define BN0_WF_TMAC_TOP_FP0R15_VHT80_4_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R15_ADDR
#define BN0_WF_TMAC_TOP_FP0R15_VHT80_4_FRAME_POWER_DBM_MASK    0x000000FF                // VHT80_4_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R15_VHT80_4_FRAME_POWER_DBM_SHFT    0

#define BN0_WF_TMAC_TOP_FP0R16_VHT80_11_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R16_ADDR
#define BN0_WF_TMAC_TOP_FP0R16_VHT80_11_FRAME_POWER_DBM_MASK   0xFF000000                // VHT80_11_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R16_VHT80_11_FRAME_POWER_DBM_SHFT   24
#define BN0_WF_TMAC_TOP_FP0R16_VHT80_10_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R16_ADDR
#define BN0_WF_TMAC_TOP_FP0R16_VHT80_10_FRAME_POWER_DBM_MASK   0x00FF0000                // VHT80_10_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R16_VHT80_10_FRAME_POWER_DBM_SHFT   16
#define BN0_WF_TMAC_TOP_FP0R16_VHT80_9_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R16_ADDR
#define BN0_WF_TMAC_TOP_FP0R16_VHT80_9_FRAME_POWER_DBM_MASK    0x0000FF00                // VHT80_9_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R16_VHT80_9_FRAME_POWER_DBM_SHFT    8
#define BN0_WF_TMAC_TOP_FP0R16_VHT80_8_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R16_ADDR
#define BN0_WF_TMAC_TOP_FP0R16_VHT80_8_FRAME_POWER_DBM_MASK    0x000000FF                // VHT80_8_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R16_VHT80_8_FRAME_POWER_DBM_SHFT    0

#define BN0_WF_TMAC_TOP_FP0R17_VHT160_3_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R17_ADDR
#define BN0_WF_TMAC_TOP_FP0R17_VHT160_3_FRAME_POWER_DBM_MASK   0xFF000000                // VHT160_3_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R17_VHT160_3_FRAME_POWER_DBM_SHFT   24
#define BN0_WF_TMAC_TOP_FP0R17_VHT160_2_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R17_ADDR
#define BN0_WF_TMAC_TOP_FP0R17_VHT160_2_FRAME_POWER_DBM_MASK   0x00FF0000                // VHT160_2_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R17_VHT160_2_FRAME_POWER_DBM_SHFT   16
#define BN0_WF_TMAC_TOP_FP0R17_VHT160_1_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R17_ADDR
#define BN0_WF_TMAC_TOP_FP0R17_VHT160_1_FRAME_POWER_DBM_MASK   0x0000FF00                // VHT160_1_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R17_VHT160_1_FRAME_POWER_DBM_SHFT   8
#define BN0_WF_TMAC_TOP_FP0R17_VHT160_0_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R17_ADDR
#define BN0_WF_TMAC_TOP_FP0R17_VHT160_0_FRAME_POWER_DBM_MASK   0x000000FF                // VHT160_0_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R17_VHT160_0_FRAME_POWER_DBM_SHFT   0

#define BN0_WF_TMAC_TOP_FP0R18_VHT160_7_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R18_ADDR
#define BN0_WF_TMAC_TOP_FP0R18_VHT160_7_FRAME_POWER_DBM_MASK   0xFF000000                // VHT160_7_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R18_VHT160_7_FRAME_POWER_DBM_SHFT   24
#define BN0_WF_TMAC_TOP_FP0R18_VHT160_6_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R18_ADDR
#define BN0_WF_TMAC_TOP_FP0R18_VHT160_6_FRAME_POWER_DBM_MASK   0x00FF0000                // VHT160_6_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R18_VHT160_6_FRAME_POWER_DBM_SHFT   16
#define BN0_WF_TMAC_TOP_FP0R18_VHT160_5_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R18_ADDR
#define BN0_WF_TMAC_TOP_FP0R18_VHT160_5_FRAME_POWER_DBM_MASK   0x0000FF00                // VHT160_5_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R18_VHT160_5_FRAME_POWER_DBM_SHFT   8
#define BN0_WF_TMAC_TOP_FP0R18_VHT160_4_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R18_ADDR
#define BN0_WF_TMAC_TOP_FP0R18_VHT160_4_FRAME_POWER_DBM_MASK   0x000000FF                // VHT160_4_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R18_VHT160_4_FRAME_POWER_DBM_SHFT   0

#define BN0_WF_TMAC_TOP_FP0R19_VHT160_11_FRAME_POWER_DBM_ADDR  BN0_WF_TMAC_TOP_FP0R19_ADDR
#define BN0_WF_TMAC_TOP_FP0R19_VHT160_11_FRAME_POWER_DBM_MASK  0xFF000000                // VHT160_11_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R19_VHT160_11_FRAME_POWER_DBM_SHFT  24
#define BN0_WF_TMAC_TOP_FP0R19_VHT160_10_FRAME_POWER_DBM_ADDR  BN0_WF_TMAC_TOP_FP0R19_ADDR
#define BN0_WF_TMAC_TOP_FP0R19_VHT160_10_FRAME_POWER_DBM_MASK  0x00FF0000                // VHT160_10_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R19_VHT160_10_FRAME_POWER_DBM_SHFT  16
#define BN0_WF_TMAC_TOP_FP0R19_VHT160_9_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R19_ADDR
#define BN0_WF_TMAC_TOP_FP0R19_VHT160_9_FRAME_POWER_DBM_MASK   0x0000FF00                // VHT160_9_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R19_VHT160_9_FRAME_POWER_DBM_SHFT   8
#define BN0_WF_TMAC_TOP_FP0R19_VHT160_8_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R19_ADDR
#define BN0_WF_TMAC_TOP_FP0R19_VHT160_8_FRAME_POWER_DBM_MASK   0x000000FF                // VHT160_8_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R19_VHT160_8_FRAME_POWER_DBM_SHFT   0

#define BN0_WF_TMAC_TOP_FP0R20_HE26_3_FRAME_POWER_DBM_ADDR     BN0_WF_TMAC_TOP_FP0R20_ADDR
#define BN0_WF_TMAC_TOP_FP0R20_HE26_3_FRAME_POWER_DBM_MASK     0xFF000000                // HE26_3_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R20_HE26_3_FRAME_POWER_DBM_SHFT     24
#define BN0_WF_TMAC_TOP_FP0R20_HE26_2_FRAME_POWER_DBM_ADDR     BN0_WF_TMAC_TOP_FP0R20_ADDR
#define BN0_WF_TMAC_TOP_FP0R20_HE26_2_FRAME_POWER_DBM_MASK     0x00FF0000                // HE26_2_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R20_HE26_2_FRAME_POWER_DBM_SHFT     16
#define BN0_WF_TMAC_TOP_FP0R20_HE26_1_FRAME_POWER_DBM_ADDR     BN0_WF_TMAC_TOP_FP0R20_ADDR
#define BN0_WF_TMAC_TOP_FP0R20_HE26_1_FRAME_POWER_DBM_MASK     0x0000FF00                // HE26_1_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R20_HE26_1_FRAME_POWER_DBM_SHFT     8
#define BN0_WF_TMAC_TOP_FP0R20_HE26_0_FRAME_POWER_DBM_ADDR     BN0_WF_TMAC_TOP_FP0R20_ADDR
#define BN0_WF_TMAC_TOP_FP0R20_HE26_0_FRAME_POWER_DBM_MASK     0x000000FF                // HE26_0_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R20_HE26_0_FRAME_POWER_DBM_SHFT     0

#define BN0_WF_TMAC_TOP_FP0R21_HE26_7_FRAME_POWER_DBM_ADDR     BN0_WF_TMAC_TOP_FP0R21_ADDR
#define BN0_WF_TMAC_TOP_FP0R21_HE26_7_FRAME_POWER_DBM_MASK     0xFF000000                // HE26_7_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R21_HE26_7_FRAME_POWER_DBM_SHFT     24
#define BN0_WF_TMAC_TOP_FP0R21_HE26_6_FRAME_POWER_DBM_ADDR     BN0_WF_TMAC_TOP_FP0R21_ADDR
#define BN0_WF_TMAC_TOP_FP0R21_HE26_6_FRAME_POWER_DBM_MASK     0x00FF0000                // HE26_6_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R21_HE26_6_FRAME_POWER_DBM_SHFT     16
#define BN0_WF_TMAC_TOP_FP0R21_HE26_5_FRAME_POWER_DBM_ADDR     BN0_WF_TMAC_TOP_FP0R21_ADDR
#define BN0_WF_TMAC_TOP_FP0R21_HE26_5_FRAME_POWER_DBM_MASK     0x0000FF00                // HE26_5_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R21_HE26_5_FRAME_POWER_DBM_SHFT     8
#define BN0_WF_TMAC_TOP_FP0R21_HE26_4_FRAME_POWER_DBM_ADDR     BN0_WF_TMAC_TOP_FP0R21_ADDR
#define BN0_WF_TMAC_TOP_FP0R21_HE26_4_FRAME_POWER_DBM_MASK     0x000000FF                // HE26_4_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R21_HE26_4_FRAME_POWER_DBM_SHFT     0

#define BN0_WF_TMAC_TOP_FP0R22_HE26_11_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R22_ADDR
#define BN0_WF_TMAC_TOP_FP0R22_HE26_11_FRAME_POWER_DBM_MASK    0xFF000000                // HE26_11_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R22_HE26_11_FRAME_POWER_DBM_SHFT    24
#define BN0_WF_TMAC_TOP_FP0R22_HE26_10_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R22_ADDR
#define BN0_WF_TMAC_TOP_FP0R22_HE26_10_FRAME_POWER_DBM_MASK    0x00FF0000                // HE26_10_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R22_HE26_10_FRAME_POWER_DBM_SHFT    16
#define BN0_WF_TMAC_TOP_FP0R22_HE26_9_FRAME_POWER_DBM_ADDR     BN0_WF_TMAC_TOP_FP0R22_ADDR
#define BN0_WF_TMAC_TOP_FP0R22_HE26_9_FRAME_POWER_DBM_MASK     0x0000FF00                // HE26_9_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R22_HE26_9_FRAME_POWER_DBM_SHFT     8
#define BN0_WF_TMAC_TOP_FP0R22_HE26_8_FRAME_POWER_DBM_ADDR     BN0_WF_TMAC_TOP_FP0R22_ADDR
#define BN0_WF_TMAC_TOP_FP0R22_HE26_8_FRAME_POWER_DBM_MASK     0x000000FF                // HE26_8_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R22_HE26_8_FRAME_POWER_DBM_SHFT     0

#define BN0_WF_TMAC_TOP_FP0R23_HE52_3_FRAME_POWER_DBM_ADDR     BN0_WF_TMAC_TOP_FP0R23_ADDR
#define BN0_WF_TMAC_TOP_FP0R23_HE52_3_FRAME_POWER_DBM_MASK     0xFF000000                // HE52_3_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R23_HE52_3_FRAME_POWER_DBM_SHFT     24
#define BN0_WF_TMAC_TOP_FP0R23_HE52_2_FRAME_POWER_DBM_ADDR     BN0_WF_TMAC_TOP_FP0R23_ADDR
#define BN0_WF_TMAC_TOP_FP0R23_HE52_2_FRAME_POWER_DBM_MASK     0x00FF0000                // HE52_2_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R23_HE52_2_FRAME_POWER_DBM_SHFT     16
#define BN0_WF_TMAC_TOP_FP0R23_HE52_1_FRAME_POWER_DBM_ADDR     BN0_WF_TMAC_TOP_FP0R23_ADDR
#define BN0_WF_TMAC_TOP_FP0R23_HE52_1_FRAME_POWER_DBM_MASK     0x0000FF00                // HE52_1_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R23_HE52_1_FRAME_POWER_DBM_SHFT     8
#define BN0_WF_TMAC_TOP_FP0R23_HE52_0_FRAME_POWER_DBM_ADDR     BN0_WF_TMAC_TOP_FP0R23_ADDR
#define BN0_WF_TMAC_TOP_FP0R23_HE52_0_FRAME_POWER_DBM_MASK     0x000000FF                // HE52_0_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R23_HE52_0_FRAME_POWER_DBM_SHFT     0

#define BN0_WF_TMAC_TOP_FP0R24_HE52_7_FRAME_POWER_DBM_ADDR     BN0_WF_TMAC_TOP_FP0R24_ADDR
#define BN0_WF_TMAC_TOP_FP0R24_HE52_7_FRAME_POWER_DBM_MASK     0xFF000000                // HE52_7_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R24_HE52_7_FRAME_POWER_DBM_SHFT     24
#define BN0_WF_TMAC_TOP_FP0R24_HE52_6_FRAME_POWER_DBM_ADDR     BN0_WF_TMAC_TOP_FP0R24_ADDR
#define BN0_WF_TMAC_TOP_FP0R24_HE52_6_FRAME_POWER_DBM_MASK     0x00FF0000                // HE52_6_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R24_HE52_6_FRAME_POWER_DBM_SHFT     16
#define BN0_WF_TMAC_TOP_FP0R24_HE52_5_FRAME_POWER_DBM_ADDR     BN0_WF_TMAC_TOP_FP0R24_ADDR
#define BN0_WF_TMAC_TOP_FP0R24_HE52_5_FRAME_POWER_DBM_MASK     0x0000FF00                // HE52_5_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R24_HE52_5_FRAME_POWER_DBM_SHFT     8
#define BN0_WF_TMAC_TOP_FP0R24_HE52_4_FRAME_POWER_DBM_ADDR     BN0_WF_TMAC_TOP_FP0R24_ADDR
#define BN0_WF_TMAC_TOP_FP0R24_HE52_4_FRAME_POWER_DBM_MASK     0x000000FF                // HE52_4_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R24_HE52_4_FRAME_POWER_DBM_SHFT     0

#define BN0_WF_TMAC_TOP_FP0R25_HE52_11_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R25_ADDR
#define BN0_WF_TMAC_TOP_FP0R25_HE52_11_FRAME_POWER_DBM_MASK    0xFF000000                // HE52_11_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R25_HE52_11_FRAME_POWER_DBM_SHFT    24
#define BN0_WF_TMAC_TOP_FP0R25_HE52_10_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R25_ADDR
#define BN0_WF_TMAC_TOP_FP0R25_HE52_10_FRAME_POWER_DBM_MASK    0x00FF0000                // HE52_10_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R25_HE52_10_FRAME_POWER_DBM_SHFT    16
#define BN0_WF_TMAC_TOP_FP0R25_HE52_9_FRAME_POWER_DBM_ADDR     BN0_WF_TMAC_TOP_FP0R25_ADDR
#define BN0_WF_TMAC_TOP_FP0R25_HE52_9_FRAME_POWER_DBM_MASK     0x0000FF00                // HE52_9_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R25_HE52_9_FRAME_POWER_DBM_SHFT     8
#define BN0_WF_TMAC_TOP_FP0R25_HE52_8_FRAME_POWER_DBM_ADDR     BN0_WF_TMAC_TOP_FP0R25_ADDR
#define BN0_WF_TMAC_TOP_FP0R25_HE52_8_FRAME_POWER_DBM_MASK     0x000000FF                // HE52_8_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R25_HE52_8_FRAME_POWER_DBM_SHFT     0

#define BN0_WF_TMAC_TOP_FP0R26_HE106_3_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R26_ADDR
#define BN0_WF_TMAC_TOP_FP0R26_HE106_3_FRAME_POWER_DBM_MASK    0xFF000000                // HE106_3_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R26_HE106_3_FRAME_POWER_DBM_SHFT    24
#define BN0_WF_TMAC_TOP_FP0R26_HE106_2_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R26_ADDR
#define BN0_WF_TMAC_TOP_FP0R26_HE106_2_FRAME_POWER_DBM_MASK    0x00FF0000                // HE106_2_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R26_HE106_2_FRAME_POWER_DBM_SHFT    16
#define BN0_WF_TMAC_TOP_FP0R26_HE106_1_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R26_ADDR
#define BN0_WF_TMAC_TOP_FP0R26_HE106_1_FRAME_POWER_DBM_MASK    0x0000FF00                // HE106_1_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R26_HE106_1_FRAME_POWER_DBM_SHFT    8
#define BN0_WF_TMAC_TOP_FP0R26_HE106_0_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R26_ADDR
#define BN0_WF_TMAC_TOP_FP0R26_HE106_0_FRAME_POWER_DBM_MASK    0x000000FF                // HE106_0_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R26_HE106_0_FRAME_POWER_DBM_SHFT    0

#define BN0_WF_TMAC_TOP_FP0R27_HE106_7_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R27_ADDR
#define BN0_WF_TMAC_TOP_FP0R27_HE106_7_FRAME_POWER_DBM_MASK    0xFF000000                // HE106_7_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R27_HE106_7_FRAME_POWER_DBM_SHFT    24
#define BN0_WF_TMAC_TOP_FP0R27_HE106_6_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R27_ADDR
#define BN0_WF_TMAC_TOP_FP0R27_HE106_6_FRAME_POWER_DBM_MASK    0x00FF0000                // HE106_6_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R27_HE106_6_FRAME_POWER_DBM_SHFT    16
#define BN0_WF_TMAC_TOP_FP0R27_HE106_5_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R27_ADDR
#define BN0_WF_TMAC_TOP_FP0R27_HE106_5_FRAME_POWER_DBM_MASK    0x0000FF00                // HE106_5_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R27_HE106_5_FRAME_POWER_DBM_SHFT    8
#define BN0_WF_TMAC_TOP_FP0R27_HE106_4_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R27_ADDR
#define BN0_WF_TMAC_TOP_FP0R27_HE106_4_FRAME_POWER_DBM_MASK    0x000000FF                // HE106_4_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R27_HE106_4_FRAME_POWER_DBM_SHFT    0

#define BN0_WF_TMAC_TOP_FP0R28_HE106_11_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R28_ADDR
#define BN0_WF_TMAC_TOP_FP0R28_HE106_11_FRAME_POWER_DBM_MASK   0xFF000000                // HE106_11_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R28_HE106_11_FRAME_POWER_DBM_SHFT   24
#define BN0_WF_TMAC_TOP_FP0R28_HE106_10_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R28_ADDR
#define BN0_WF_TMAC_TOP_FP0R28_HE106_10_FRAME_POWER_DBM_MASK   0x00FF0000                // HE106_10_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R28_HE106_10_FRAME_POWER_DBM_SHFT   16
#define BN0_WF_TMAC_TOP_FP0R28_HE106_9_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R28_ADDR
#define BN0_WF_TMAC_TOP_FP0R28_HE106_9_FRAME_POWER_DBM_MASK    0x0000FF00                // HE106_9_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R28_HE106_9_FRAME_POWER_DBM_SHFT    8
#define BN0_WF_TMAC_TOP_FP0R28_HE106_8_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R28_ADDR
#define BN0_WF_TMAC_TOP_FP0R28_HE106_8_FRAME_POWER_DBM_MASK    0x000000FF                // HE106_8_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R28_HE106_8_FRAME_POWER_DBM_SHFT    0

#define BN0_WF_TMAC_TOP_FP0R29_HE242_3_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R29_ADDR
#define BN0_WF_TMAC_TOP_FP0R29_HE242_3_FRAME_POWER_DBM_MASK    0xFF000000                // HE242_3_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R29_HE242_3_FRAME_POWER_DBM_SHFT    24
#define BN0_WF_TMAC_TOP_FP0R29_HE242_2_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R29_ADDR
#define BN0_WF_TMAC_TOP_FP0R29_HE242_2_FRAME_POWER_DBM_MASK    0x00FF0000                // HE242_2_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R29_HE242_2_FRAME_POWER_DBM_SHFT    16
#define BN0_WF_TMAC_TOP_FP0R29_HE242_1_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R29_ADDR
#define BN0_WF_TMAC_TOP_FP0R29_HE242_1_FRAME_POWER_DBM_MASK    0x0000FF00                // HE242_1_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R29_HE242_1_FRAME_POWER_DBM_SHFT    8
#define BN0_WF_TMAC_TOP_FP0R29_HE242_0_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R29_ADDR
#define BN0_WF_TMAC_TOP_FP0R29_HE242_0_FRAME_POWER_DBM_MASK    0x000000FF                // HE242_0_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R29_HE242_0_FRAME_POWER_DBM_SHFT    0

#define BN0_WF_TMAC_TOP_FP0R30_HE242_7_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R30_ADDR
#define BN0_WF_TMAC_TOP_FP0R30_HE242_7_FRAME_POWER_DBM_MASK    0xFF000000                // HE242_7_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R30_HE242_7_FRAME_POWER_DBM_SHFT    24
#define BN0_WF_TMAC_TOP_FP0R30_HE242_6_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R30_ADDR
#define BN0_WF_TMAC_TOP_FP0R30_HE242_6_FRAME_POWER_DBM_MASK    0x00FF0000                // HE242_6_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R30_HE242_6_FRAME_POWER_DBM_SHFT    16
#define BN0_WF_TMAC_TOP_FP0R30_HE242_5_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R30_ADDR
#define BN0_WF_TMAC_TOP_FP0R30_HE242_5_FRAME_POWER_DBM_MASK    0x0000FF00                // HE242_5_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R30_HE242_5_FRAME_POWER_DBM_SHFT    8
#define BN0_WF_TMAC_TOP_FP0R30_HE242_4_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R30_ADDR
#define BN0_WF_TMAC_TOP_FP0R30_HE242_4_FRAME_POWER_DBM_MASK    0x000000FF                // HE242_4_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R30_HE242_4_FRAME_POWER_DBM_SHFT    0

#define BN0_WF_TMAC_TOP_FP0R31_HE242_11_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R31_ADDR
#define BN0_WF_TMAC_TOP_FP0R31_HE242_11_FRAME_POWER_DBM_MASK   0xFF000000                // HE242_11_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R31_HE242_11_FRAME_POWER_DBM_SHFT   24
#define BN0_WF_TMAC_TOP_FP0R31_HE242_10_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R31_ADDR
#define BN0_WF_TMAC_TOP_FP0R31_HE242_10_FRAME_POWER_DBM_MASK   0x00FF0000                // HE242_10_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R31_HE242_10_FRAME_POWER_DBM_SHFT   16
#define BN0_WF_TMAC_TOP_FP0R31_HE242_9_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R31_ADDR
#define BN0_WF_TMAC_TOP_FP0R31_HE242_9_FRAME_POWER_DBM_MASK    0x0000FF00                // HE242_9_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R31_HE242_9_FRAME_POWER_DBM_SHFT    8
#define BN0_WF_TMAC_TOP_FP0R31_HE242_8_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R31_ADDR
#define BN0_WF_TMAC_TOP_FP0R31_HE242_8_FRAME_POWER_DBM_MASK    0x000000FF                // HE242_8_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R31_HE242_8_FRAME_POWER_DBM_SHFT    0

#define BN0_WF_TMAC_TOP_FP0R32_HE484_3_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R32_ADDR
#define BN0_WF_TMAC_TOP_FP0R32_HE484_3_FRAME_POWER_DBM_MASK    0xFF000000                // HE484_3_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R32_HE484_3_FRAME_POWER_DBM_SHFT    24
#define BN0_WF_TMAC_TOP_FP0R32_HE484_2_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R32_ADDR
#define BN0_WF_TMAC_TOP_FP0R32_HE484_2_FRAME_POWER_DBM_MASK    0x00FF0000                // HE484_2_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R32_HE484_2_FRAME_POWER_DBM_SHFT    16
#define BN0_WF_TMAC_TOP_FP0R32_HE484_1_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R32_ADDR
#define BN0_WF_TMAC_TOP_FP0R32_HE484_1_FRAME_POWER_DBM_MASK    0x0000FF00                // HE484_1_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R32_HE484_1_FRAME_POWER_DBM_SHFT    8
#define BN0_WF_TMAC_TOP_FP0R32_HE484_0_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R32_ADDR
#define BN0_WF_TMAC_TOP_FP0R32_HE484_0_FRAME_POWER_DBM_MASK    0x000000FF                // HE484_0_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R32_HE484_0_FRAME_POWER_DBM_SHFT    0

#define BN0_WF_TMAC_TOP_FP0R33_HE484_7_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R33_ADDR
#define BN0_WF_TMAC_TOP_FP0R33_HE484_7_FRAME_POWER_DBM_MASK    0xFF000000                // HE484_7_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R33_HE484_7_FRAME_POWER_DBM_SHFT    24
#define BN0_WF_TMAC_TOP_FP0R33_HE484_6_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R33_ADDR
#define BN0_WF_TMAC_TOP_FP0R33_HE484_6_FRAME_POWER_DBM_MASK    0x00FF0000                // HE484_6_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R33_HE484_6_FRAME_POWER_DBM_SHFT    16
#define BN0_WF_TMAC_TOP_FP0R33_HE484_5_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R33_ADDR
#define BN0_WF_TMAC_TOP_FP0R33_HE484_5_FRAME_POWER_DBM_MASK    0x0000FF00                // HE484_5_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R33_HE484_5_FRAME_POWER_DBM_SHFT    8
#define BN0_WF_TMAC_TOP_FP0R33_HE484_4_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R33_ADDR
#define BN0_WF_TMAC_TOP_FP0R33_HE484_4_FRAME_POWER_DBM_MASK    0x000000FF                // HE484_4_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R33_HE484_4_FRAME_POWER_DBM_SHFT    0

#define BN0_WF_TMAC_TOP_FP0R34_HE484_11_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R34_ADDR
#define BN0_WF_TMAC_TOP_FP0R34_HE484_11_FRAME_POWER_DBM_MASK   0xFF000000                // HE484_11_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R34_HE484_11_FRAME_POWER_DBM_SHFT   24
#define BN0_WF_TMAC_TOP_FP0R34_HE484_10_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R34_ADDR
#define BN0_WF_TMAC_TOP_FP0R34_HE484_10_FRAME_POWER_DBM_MASK   0x00FF0000                // HE484_10_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R34_HE484_10_FRAME_POWER_DBM_SHFT   16
#define BN0_WF_TMAC_TOP_FP0R34_HE484_9_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R34_ADDR
#define BN0_WF_TMAC_TOP_FP0R34_HE484_9_FRAME_POWER_DBM_MASK    0x0000FF00                // HE484_9_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R34_HE484_9_FRAME_POWER_DBM_SHFT    8
#define BN0_WF_TMAC_TOP_FP0R34_HE484_8_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R34_ADDR
#define BN0_WF_TMAC_TOP_FP0R34_HE484_8_FRAME_POWER_DBM_MASK    0x000000FF                // HE484_8_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R34_HE484_8_FRAME_POWER_DBM_SHFT    0

#define BN0_WF_TMAC_TOP_FP0R35_HE996_3_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R35_ADDR
#define BN0_WF_TMAC_TOP_FP0R35_HE996_3_FRAME_POWER_DBM_MASK    0xFF000000                // HE996_3_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R35_HE996_3_FRAME_POWER_DBM_SHFT    24
#define BN0_WF_TMAC_TOP_FP0R35_HE996_2_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R35_ADDR
#define BN0_WF_TMAC_TOP_FP0R35_HE996_2_FRAME_POWER_DBM_MASK    0x00FF0000                // HE996_2_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R35_HE996_2_FRAME_POWER_DBM_SHFT    16
#define BN0_WF_TMAC_TOP_FP0R35_HE996_1_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R35_ADDR
#define BN0_WF_TMAC_TOP_FP0R35_HE996_1_FRAME_POWER_DBM_MASK    0x0000FF00                // HE996_1_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R35_HE996_1_FRAME_POWER_DBM_SHFT    8
#define BN0_WF_TMAC_TOP_FP0R35_HE996_0_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R35_ADDR
#define BN0_WF_TMAC_TOP_FP0R35_HE996_0_FRAME_POWER_DBM_MASK    0x000000FF                // HE996_0_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R35_HE996_0_FRAME_POWER_DBM_SHFT    0

#define BN0_WF_TMAC_TOP_FP0R36_HE996_7_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R36_ADDR
#define BN0_WF_TMAC_TOP_FP0R36_HE996_7_FRAME_POWER_DBM_MASK    0xFF000000                // HE996_7_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R36_HE996_7_FRAME_POWER_DBM_SHFT    24
#define BN0_WF_TMAC_TOP_FP0R36_HE996_6_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R36_ADDR
#define BN0_WF_TMAC_TOP_FP0R36_HE996_6_FRAME_POWER_DBM_MASK    0x00FF0000                // HE996_6_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R36_HE996_6_FRAME_POWER_DBM_SHFT    16
#define BN0_WF_TMAC_TOP_FP0R36_HE996_5_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R36_ADDR
#define BN0_WF_TMAC_TOP_FP0R36_HE996_5_FRAME_POWER_DBM_MASK    0x0000FF00                // HE996_5_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R36_HE996_5_FRAME_POWER_DBM_SHFT    8
#define BN0_WF_TMAC_TOP_FP0R36_HE996_4_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R36_ADDR
#define BN0_WF_TMAC_TOP_FP0R36_HE996_4_FRAME_POWER_DBM_MASK    0x000000FF                // HE996_4_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R36_HE996_4_FRAME_POWER_DBM_SHFT    0

#define BN0_WF_TMAC_TOP_FP0R37_HE996_11_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R37_ADDR
#define BN0_WF_TMAC_TOP_FP0R37_HE996_11_FRAME_POWER_DBM_MASK   0xFF000000                // HE996_11_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R37_HE996_11_FRAME_POWER_DBM_SHFT   24
#define BN0_WF_TMAC_TOP_FP0R37_HE996_10_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R37_ADDR
#define BN0_WF_TMAC_TOP_FP0R37_HE996_10_FRAME_POWER_DBM_MASK   0x00FF0000                // HE996_10_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R37_HE996_10_FRAME_POWER_DBM_SHFT   16
#define BN0_WF_TMAC_TOP_FP0R37_HE996_9_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R37_ADDR
#define BN0_WF_TMAC_TOP_FP0R37_HE996_9_FRAME_POWER_DBM_MASK    0x0000FF00                // HE996_9_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R37_HE996_9_FRAME_POWER_DBM_SHFT    8
#define BN0_WF_TMAC_TOP_FP0R37_HE996_8_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R37_ADDR
#define BN0_WF_TMAC_TOP_FP0R37_HE996_8_FRAME_POWER_DBM_MASK    0x000000FF                // HE996_8_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R37_HE996_8_FRAME_POWER_DBM_SHFT    0

#define BN0_WF_TMAC_TOP_FP0R38_HE996X2_3_FRAME_POWER_DBM_ADDR  BN0_WF_TMAC_TOP_FP0R38_ADDR
#define BN0_WF_TMAC_TOP_FP0R38_HE996X2_3_FRAME_POWER_DBM_MASK  0xFF000000                // HE996X2_3_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R38_HE996X2_3_FRAME_POWER_DBM_SHFT  24
#define BN0_WF_TMAC_TOP_FP0R38_HE996X2_2_FRAME_POWER_DBM_ADDR  BN0_WF_TMAC_TOP_FP0R38_ADDR
#define BN0_WF_TMAC_TOP_FP0R38_HE996X2_2_FRAME_POWER_DBM_MASK  0x00FF0000                // HE996X2_2_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R38_HE996X2_2_FRAME_POWER_DBM_SHFT  16
#define BN0_WF_TMAC_TOP_FP0R38_HE996X2_1_FRAME_POWER_DBM_ADDR  BN0_WF_TMAC_TOP_FP0R38_ADDR
#define BN0_WF_TMAC_TOP_FP0R38_HE996X2_1_FRAME_POWER_DBM_MASK  0x0000FF00                // HE996X2_1_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R38_HE996X2_1_FRAME_POWER_DBM_SHFT  8
#define BN0_WF_TMAC_TOP_FP0R38_HE996X2_0_FRAME_POWER_DBM_ADDR  BN0_WF_TMAC_TOP_FP0R38_ADDR
#define BN0_WF_TMAC_TOP_FP0R38_HE996X2_0_FRAME_POWER_DBM_MASK  0x000000FF                // HE996X2_0_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R38_HE996X2_0_FRAME_POWER_DBM_SHFT  0

#define BN0_WF_TMAC_TOP_FP0R39_HE996X2_7_FRAME_POWER_DBM_ADDR  BN0_WF_TMAC_TOP_FP0R39_ADDR
#define BN0_WF_TMAC_TOP_FP0R39_HE996X2_7_FRAME_POWER_DBM_MASK  0xFF000000                // HE996X2_7_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R39_HE996X2_7_FRAME_POWER_DBM_SHFT  24
#define BN0_WF_TMAC_TOP_FP0R39_HE996X2_6_FRAME_POWER_DBM_ADDR  BN0_WF_TMAC_TOP_FP0R39_ADDR
#define BN0_WF_TMAC_TOP_FP0R39_HE996X2_6_FRAME_POWER_DBM_MASK  0x00FF0000                // HE996X2_6_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R39_HE996X2_6_FRAME_POWER_DBM_SHFT  16
#define BN0_WF_TMAC_TOP_FP0R39_HE996X2_5_FRAME_POWER_DBM_ADDR  BN0_WF_TMAC_TOP_FP0R39_ADDR
#define BN0_WF_TMAC_TOP_FP0R39_HE996X2_5_FRAME_POWER_DBM_MASK  0x0000FF00                // HE996X2_5_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R39_HE996X2_5_FRAME_POWER_DBM_SHFT  8
#define BN0_WF_TMAC_TOP_FP0R39_HE996X2_4_FRAME_POWER_DBM_ADDR  BN0_WF_TMAC_TOP_FP0R39_ADDR
#define BN0_WF_TMAC_TOP_FP0R39_HE996X2_4_FRAME_POWER_DBM_MASK  0x000000FF                // HE996X2_4_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R39_HE996X2_4_FRAME_POWER_DBM_SHFT  0

#define BN0_WF_TMAC_TOP_FP0R40_HE996X2_11_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R40_ADDR
#define BN0_WF_TMAC_TOP_FP0R40_HE996X2_11_FRAME_POWER_DBM_MASK 0xFF000000                // HE996X2_11_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R40_HE996X2_11_FRAME_POWER_DBM_SHFT 24
#define BN0_WF_TMAC_TOP_FP0R40_HE996X2_10_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R40_ADDR
#define BN0_WF_TMAC_TOP_FP0R40_HE996X2_10_FRAME_POWER_DBM_MASK 0x00FF0000                // HE996X2_10_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R40_HE996X2_10_FRAME_POWER_DBM_SHFT 16
#define BN0_WF_TMAC_TOP_FP0R40_HE996X2_9_FRAME_POWER_DBM_ADDR  BN0_WF_TMAC_TOP_FP0R40_ADDR
#define BN0_WF_TMAC_TOP_FP0R40_HE996X2_9_FRAME_POWER_DBM_MASK  0x0000FF00                // HE996X2_9_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R40_HE996X2_9_FRAME_POWER_DBM_SHFT  8
#define BN0_WF_TMAC_TOP_FP0R40_HE996X2_8_FRAME_POWER_DBM_ADDR  BN0_WF_TMAC_TOP_FP0R40_ADDR
#define BN0_WF_TMAC_TOP_FP0R40_HE996X2_8_FRAME_POWER_DBM_MASK  0x000000FF                // HE996X2_8_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R40_HE996X2_8_FRAME_POWER_DBM_SHFT  0

#define BN0_WF_TMAC_TOP_FP0R41_EHT26_3_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R41_ADDR
#define BN0_WF_TMAC_TOP_FP0R41_EHT26_3_FRAME_POWER_DBM_MASK    0xFF000000                // EHT26_3_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R41_EHT26_3_FRAME_POWER_DBM_SHFT    24
#define BN0_WF_TMAC_TOP_FP0R41_EHT26_2_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R41_ADDR
#define BN0_WF_TMAC_TOP_FP0R41_EHT26_2_FRAME_POWER_DBM_MASK    0x00FF0000                // EHT26_2_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R41_EHT26_2_FRAME_POWER_DBM_SHFT    16
#define BN0_WF_TMAC_TOP_FP0R41_EHT26_1_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R41_ADDR
#define BN0_WF_TMAC_TOP_FP0R41_EHT26_1_FRAME_POWER_DBM_MASK    0x0000FF00                // EHT26_1_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R41_EHT26_1_FRAME_POWER_DBM_SHFT    8
#define BN0_WF_TMAC_TOP_FP0R41_EHT26_0_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R41_ADDR
#define BN0_WF_TMAC_TOP_FP0R41_EHT26_0_FRAME_POWER_DBM_MASK    0x000000FF                // EHT26_0_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R41_EHT26_0_FRAME_POWER_DBM_SHFT    0

#define BN0_WF_TMAC_TOP_FP0R42_EHT26_7_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R42_ADDR
#define BN0_WF_TMAC_TOP_FP0R42_EHT26_7_FRAME_POWER_DBM_MASK    0xFF000000                // EHT26_7_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R42_EHT26_7_FRAME_POWER_DBM_SHFT    24
#define BN0_WF_TMAC_TOP_FP0R42_EHT26_6_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R42_ADDR
#define BN0_WF_TMAC_TOP_FP0R42_EHT26_6_FRAME_POWER_DBM_MASK    0x00FF0000                // EHT26_6_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R42_EHT26_6_FRAME_POWER_DBM_SHFT    16
#define BN0_WF_TMAC_TOP_FP0R42_EHT26_5_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R42_ADDR
#define BN0_WF_TMAC_TOP_FP0R42_EHT26_5_FRAME_POWER_DBM_MASK    0x0000FF00                // EHT26_5_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R42_EHT26_5_FRAME_POWER_DBM_SHFT    8
#define BN0_WF_TMAC_TOP_FP0R42_EHT26_4_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R42_ADDR
#define BN0_WF_TMAC_TOP_FP0R42_EHT26_4_FRAME_POWER_DBM_MASK    0x000000FF                // EHT26_4_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R42_EHT26_4_FRAME_POWER_DBM_SHFT    0

#define BN0_WF_TMAC_TOP_FP0R43_EHT26_11_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R43_ADDR
#define BN0_WF_TMAC_TOP_FP0R43_EHT26_11_FRAME_POWER_DBM_MASK   0xFF000000                // EHT26_11_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R43_EHT26_11_FRAME_POWER_DBM_SHFT   24
#define BN0_WF_TMAC_TOP_FP0R43_EHT26_10_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R43_ADDR
#define BN0_WF_TMAC_TOP_FP0R43_EHT26_10_FRAME_POWER_DBM_MASK   0x00FF0000                // EHT26_10_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R43_EHT26_10_FRAME_POWER_DBM_SHFT   16
#define BN0_WF_TMAC_TOP_FP0R43_EHT26_9_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R43_ADDR
#define BN0_WF_TMAC_TOP_FP0R43_EHT26_9_FRAME_POWER_DBM_MASK    0x0000FF00                // EHT26_9_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R43_EHT26_9_FRAME_POWER_DBM_SHFT    8
#define BN0_WF_TMAC_TOP_FP0R43_EHT26_8_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R43_ADDR
#define BN0_WF_TMAC_TOP_FP0R43_EHT26_8_FRAME_POWER_DBM_MASK    0x000000FF                // EHT26_8_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R43_EHT26_8_FRAME_POWER_DBM_SHFT    0

#define BN0_WF_TMAC_TOP_FP0R44_EHT26_15_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R44_ADDR
#define BN0_WF_TMAC_TOP_FP0R44_EHT26_15_FRAME_POWER_DBM_MASK   0xFF000000                // EHT26_15_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R44_EHT26_15_FRAME_POWER_DBM_SHFT   24
#define BN0_WF_TMAC_TOP_FP0R44_EHT26_14_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R44_ADDR
#define BN0_WF_TMAC_TOP_FP0R44_EHT26_14_FRAME_POWER_DBM_MASK   0x00FF0000                // EHT26_14_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R44_EHT26_14_FRAME_POWER_DBM_SHFT   16
#define BN0_WF_TMAC_TOP_FP0R44_EHT26_13_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R44_ADDR
#define BN0_WF_TMAC_TOP_FP0R44_EHT26_13_FRAME_POWER_DBM_MASK   0x0000FF00                // EHT26_13_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R44_EHT26_13_FRAME_POWER_DBM_SHFT   8
#define BN0_WF_TMAC_TOP_FP0R44_EHT26_12_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R44_ADDR
#define BN0_WF_TMAC_TOP_FP0R44_EHT26_12_FRAME_POWER_DBM_MASK   0x000000FF                // EHT26_12_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R44_EHT26_12_FRAME_POWER_DBM_SHFT   0

#define BN0_WF_TMAC_TOP_FP0R45_EHT52_3_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R45_ADDR
#define BN0_WF_TMAC_TOP_FP0R45_EHT52_3_FRAME_POWER_DBM_MASK    0xFF000000                // EHT52_3_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R45_EHT52_3_FRAME_POWER_DBM_SHFT    24
#define BN0_WF_TMAC_TOP_FP0R45_EHT52_2_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R45_ADDR
#define BN0_WF_TMAC_TOP_FP0R45_EHT52_2_FRAME_POWER_DBM_MASK    0x00FF0000                // EHT52_2_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R45_EHT52_2_FRAME_POWER_DBM_SHFT    16
#define BN0_WF_TMAC_TOP_FP0R45_EHT52_1_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R45_ADDR
#define BN0_WF_TMAC_TOP_FP0R45_EHT52_1_FRAME_POWER_DBM_MASK    0x0000FF00                // EHT52_1_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R45_EHT52_1_FRAME_POWER_DBM_SHFT    8
#define BN0_WF_TMAC_TOP_FP0R45_EHT52_0_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R45_ADDR
#define BN0_WF_TMAC_TOP_FP0R45_EHT52_0_FRAME_POWER_DBM_MASK    0x000000FF                // EHT52_0_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R45_EHT52_0_FRAME_POWER_DBM_SHFT    0

#define BN0_WF_TMAC_TOP_FP0R46_EHT52_7_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R46_ADDR
#define BN0_WF_TMAC_TOP_FP0R46_EHT52_7_FRAME_POWER_DBM_MASK    0xFF000000                // EHT52_7_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R46_EHT52_7_FRAME_POWER_DBM_SHFT    24
#define BN0_WF_TMAC_TOP_FP0R46_EHT52_6_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R46_ADDR
#define BN0_WF_TMAC_TOP_FP0R46_EHT52_6_FRAME_POWER_DBM_MASK    0x00FF0000                // EHT52_6_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R46_EHT52_6_FRAME_POWER_DBM_SHFT    16
#define BN0_WF_TMAC_TOP_FP0R46_EHT52_5_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R46_ADDR
#define BN0_WF_TMAC_TOP_FP0R46_EHT52_5_FRAME_POWER_DBM_MASK    0x0000FF00                // EHT52_5_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R46_EHT52_5_FRAME_POWER_DBM_SHFT    8
#define BN0_WF_TMAC_TOP_FP0R46_EHT52_4_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R46_ADDR
#define BN0_WF_TMAC_TOP_FP0R46_EHT52_4_FRAME_POWER_DBM_MASK    0x000000FF                // EHT52_4_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R46_EHT52_4_FRAME_POWER_DBM_SHFT    0

#define BN0_WF_TMAC_TOP_FP0R47_EHT52_11_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R47_ADDR
#define BN0_WF_TMAC_TOP_FP0R47_EHT52_11_FRAME_POWER_DBM_MASK   0xFF000000                // EHT52_11_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R47_EHT52_11_FRAME_POWER_DBM_SHFT   24
#define BN0_WF_TMAC_TOP_FP0R47_EHT52_10_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R47_ADDR
#define BN0_WF_TMAC_TOP_FP0R47_EHT52_10_FRAME_POWER_DBM_MASK   0x00FF0000                // EHT52_10_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R47_EHT52_10_FRAME_POWER_DBM_SHFT   16
#define BN0_WF_TMAC_TOP_FP0R47_EHT52_9_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R47_ADDR
#define BN0_WF_TMAC_TOP_FP0R47_EHT52_9_FRAME_POWER_DBM_MASK    0x0000FF00                // EHT52_9_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R47_EHT52_9_FRAME_POWER_DBM_SHFT    8
#define BN0_WF_TMAC_TOP_FP0R47_EHT52_8_FRAME_POWER_DBM_ADDR    BN0_WF_TMAC_TOP_FP0R47_ADDR
#define BN0_WF_TMAC_TOP_FP0R47_EHT52_8_FRAME_POWER_DBM_MASK    0x000000FF                // EHT52_8_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R47_EHT52_8_FRAME_POWER_DBM_SHFT    0

#define BN0_WF_TMAC_TOP_FP0R48_EHT52_15_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R48_ADDR
#define BN0_WF_TMAC_TOP_FP0R48_EHT52_15_FRAME_POWER_DBM_MASK   0xFF000000                // EHT52_15_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R48_EHT52_15_FRAME_POWER_DBM_SHFT   24
#define BN0_WF_TMAC_TOP_FP0R48_EHT52_14_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R48_ADDR
#define BN0_WF_TMAC_TOP_FP0R48_EHT52_14_FRAME_POWER_DBM_MASK   0x00FF0000                // EHT52_14_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R48_EHT52_14_FRAME_POWER_DBM_SHFT   16
#define BN0_WF_TMAC_TOP_FP0R48_EHT52_13_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R48_ADDR
#define BN0_WF_TMAC_TOP_FP0R48_EHT52_13_FRAME_POWER_DBM_MASK   0x0000FF00                // EHT52_13_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R48_EHT52_13_FRAME_POWER_DBM_SHFT   8
#define BN0_WF_TMAC_TOP_FP0R48_EHT52_12_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R48_ADDR
#define BN0_WF_TMAC_TOP_FP0R48_EHT52_12_FRAME_POWER_DBM_MASK   0x000000FF                // EHT52_12_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R48_EHT52_12_FRAME_POWER_DBM_SHFT   0

#define BN0_WF_TMAC_TOP_FP0R49_EHT106_3_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R49_ADDR
#define BN0_WF_TMAC_TOP_FP0R49_EHT106_3_FRAME_POWER_DBM_MASK   0xFF000000                // EHT106_3_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R49_EHT106_3_FRAME_POWER_DBM_SHFT   24
#define BN0_WF_TMAC_TOP_FP0R49_EHT106_2_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R49_ADDR
#define BN0_WF_TMAC_TOP_FP0R49_EHT106_2_FRAME_POWER_DBM_MASK   0x00FF0000                // EHT106_2_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R49_EHT106_2_FRAME_POWER_DBM_SHFT   16
#define BN0_WF_TMAC_TOP_FP0R49_EHT106_1_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R49_ADDR
#define BN0_WF_TMAC_TOP_FP0R49_EHT106_1_FRAME_POWER_DBM_MASK   0x0000FF00                // EHT106_1_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R49_EHT106_1_FRAME_POWER_DBM_SHFT   8
#define BN0_WF_TMAC_TOP_FP0R49_EHT106_0_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R49_ADDR
#define BN0_WF_TMAC_TOP_FP0R49_EHT106_0_FRAME_POWER_DBM_MASK   0x000000FF                // EHT106_0_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R49_EHT106_0_FRAME_POWER_DBM_SHFT   0

#define BN0_WF_TMAC_TOP_FP0R50_EHT106_7_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R50_ADDR
#define BN0_WF_TMAC_TOP_FP0R50_EHT106_7_FRAME_POWER_DBM_MASK   0xFF000000                // EHT106_7_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R50_EHT106_7_FRAME_POWER_DBM_SHFT   24
#define BN0_WF_TMAC_TOP_FP0R50_EHT106_6_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R50_ADDR
#define BN0_WF_TMAC_TOP_FP0R50_EHT106_6_FRAME_POWER_DBM_MASK   0x00FF0000                // EHT106_6_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R50_EHT106_6_FRAME_POWER_DBM_SHFT   16
#define BN0_WF_TMAC_TOP_FP0R50_EHT106_5_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R50_ADDR
#define BN0_WF_TMAC_TOP_FP0R50_EHT106_5_FRAME_POWER_DBM_MASK   0x0000FF00                // EHT106_5_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R50_EHT106_5_FRAME_POWER_DBM_SHFT   8
#define BN0_WF_TMAC_TOP_FP0R50_EHT106_4_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R50_ADDR
#define BN0_WF_TMAC_TOP_FP0R50_EHT106_4_FRAME_POWER_DBM_MASK   0x000000FF                // EHT106_4_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R50_EHT106_4_FRAME_POWER_DBM_SHFT   0

#define BN0_WF_TMAC_TOP_FP0R51_EHT106_11_FRAME_POWER_DBM_ADDR  BN0_WF_TMAC_TOP_FP0R51_ADDR
#define BN0_WF_TMAC_TOP_FP0R51_EHT106_11_FRAME_POWER_DBM_MASK  0xFF000000                // EHT106_11_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R51_EHT106_11_FRAME_POWER_DBM_SHFT  24
#define BN0_WF_TMAC_TOP_FP0R51_EHT106_10_FRAME_POWER_DBM_ADDR  BN0_WF_TMAC_TOP_FP0R51_ADDR
#define BN0_WF_TMAC_TOP_FP0R51_EHT106_10_FRAME_POWER_DBM_MASK  0x00FF0000                // EHT106_10_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R51_EHT106_10_FRAME_POWER_DBM_SHFT  16
#define BN0_WF_TMAC_TOP_FP0R51_EHT106_9_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R51_ADDR
#define BN0_WF_TMAC_TOP_FP0R51_EHT106_9_FRAME_POWER_DBM_MASK   0x0000FF00                // EHT106_9_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R51_EHT106_9_FRAME_POWER_DBM_SHFT   8
#define BN0_WF_TMAC_TOP_FP0R51_EHT106_8_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R51_ADDR
#define BN0_WF_TMAC_TOP_FP0R51_EHT106_8_FRAME_POWER_DBM_MASK   0x000000FF                // EHT106_8_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R51_EHT106_8_FRAME_POWER_DBM_SHFT   0

#define BN0_WF_TMAC_TOP_FP0R52_EHT106_15_FRAME_POWER_DBM_ADDR  BN0_WF_TMAC_TOP_FP0R52_ADDR
#define BN0_WF_TMAC_TOP_FP0R52_EHT106_15_FRAME_POWER_DBM_MASK  0xFF000000                // EHT106_15_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R52_EHT106_15_FRAME_POWER_DBM_SHFT  24
#define BN0_WF_TMAC_TOP_FP0R52_EHT106_14_FRAME_POWER_DBM_ADDR  BN0_WF_TMAC_TOP_FP0R52_ADDR
#define BN0_WF_TMAC_TOP_FP0R52_EHT106_14_FRAME_POWER_DBM_MASK  0x00FF0000                // EHT106_14_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R52_EHT106_14_FRAME_POWER_DBM_SHFT  16
#define BN0_WF_TMAC_TOP_FP0R52_EHT106_13_FRAME_POWER_DBM_ADDR  BN0_WF_TMAC_TOP_FP0R52_ADDR
#define BN0_WF_TMAC_TOP_FP0R52_EHT106_13_FRAME_POWER_DBM_MASK  0x0000FF00                // EHT106_13_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R52_EHT106_13_FRAME_POWER_DBM_SHFT  8
#define BN0_WF_TMAC_TOP_FP0R52_EHT106_12_FRAME_POWER_DBM_ADDR  BN0_WF_TMAC_TOP_FP0R52_ADDR
#define BN0_WF_TMAC_TOP_FP0R52_EHT106_12_FRAME_POWER_DBM_MASK  0x000000FF                // EHT106_12_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R52_EHT106_12_FRAME_POWER_DBM_SHFT  0

#define BN0_WF_TMAC_TOP_FP0R53_EHT242_3_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R53_ADDR
#define BN0_WF_TMAC_TOP_FP0R53_EHT242_3_FRAME_POWER_DBM_MASK   0xFF000000                // EHT242_3_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R53_EHT242_3_FRAME_POWER_DBM_SHFT   24
#define BN0_WF_TMAC_TOP_FP0R53_EHT242_2_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R53_ADDR
#define BN0_WF_TMAC_TOP_FP0R53_EHT242_2_FRAME_POWER_DBM_MASK   0x00FF0000                // EHT242_2_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R53_EHT242_2_FRAME_POWER_DBM_SHFT   16
#define BN0_WF_TMAC_TOP_FP0R53_EHT242_1_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R53_ADDR
#define BN0_WF_TMAC_TOP_FP0R53_EHT242_1_FRAME_POWER_DBM_MASK   0x0000FF00                // EHT242_1_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R53_EHT242_1_FRAME_POWER_DBM_SHFT   8
#define BN0_WF_TMAC_TOP_FP0R53_EHT242_0_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R53_ADDR
#define BN0_WF_TMAC_TOP_FP0R53_EHT242_0_FRAME_POWER_DBM_MASK   0x000000FF                // EHT242_0_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R53_EHT242_0_FRAME_POWER_DBM_SHFT   0

#define BN0_WF_TMAC_TOP_FP0R54_EHT242_7_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R54_ADDR
#define BN0_WF_TMAC_TOP_FP0R54_EHT242_7_FRAME_POWER_DBM_MASK   0xFF000000                // EHT242_7_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R54_EHT242_7_FRAME_POWER_DBM_SHFT   24
#define BN0_WF_TMAC_TOP_FP0R54_EHT242_6_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R54_ADDR
#define BN0_WF_TMAC_TOP_FP0R54_EHT242_6_FRAME_POWER_DBM_MASK   0x00FF0000                // EHT242_6_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R54_EHT242_6_FRAME_POWER_DBM_SHFT   16
#define BN0_WF_TMAC_TOP_FP0R54_EHT242_5_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R54_ADDR
#define BN0_WF_TMAC_TOP_FP0R54_EHT242_5_FRAME_POWER_DBM_MASK   0x0000FF00                // EHT242_5_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R54_EHT242_5_FRAME_POWER_DBM_SHFT   8
#define BN0_WF_TMAC_TOP_FP0R54_EHT242_4_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R54_ADDR
#define BN0_WF_TMAC_TOP_FP0R54_EHT242_4_FRAME_POWER_DBM_MASK   0x000000FF                // EHT242_4_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R54_EHT242_4_FRAME_POWER_DBM_SHFT   0

#define BN0_WF_TMAC_TOP_FP0R55_EHT242_11_FRAME_POWER_DBM_ADDR  BN0_WF_TMAC_TOP_FP0R55_ADDR
#define BN0_WF_TMAC_TOP_FP0R55_EHT242_11_FRAME_POWER_DBM_MASK  0xFF000000                // EHT242_11_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R55_EHT242_11_FRAME_POWER_DBM_SHFT  24
#define BN0_WF_TMAC_TOP_FP0R55_EHT242_10_FRAME_POWER_DBM_ADDR  BN0_WF_TMAC_TOP_FP0R55_ADDR
#define BN0_WF_TMAC_TOP_FP0R55_EHT242_10_FRAME_POWER_DBM_MASK  0x00FF0000                // EHT242_10_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R55_EHT242_10_FRAME_POWER_DBM_SHFT  16
#define BN0_WF_TMAC_TOP_FP0R55_EHT242_9_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R55_ADDR
#define BN0_WF_TMAC_TOP_FP0R55_EHT242_9_FRAME_POWER_DBM_MASK   0x0000FF00                // EHT242_9_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R55_EHT242_9_FRAME_POWER_DBM_SHFT   8
#define BN0_WF_TMAC_TOP_FP0R55_EHT242_8_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R55_ADDR
#define BN0_WF_TMAC_TOP_FP0R55_EHT242_8_FRAME_POWER_DBM_MASK   0x000000FF                // EHT242_8_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R55_EHT242_8_FRAME_POWER_DBM_SHFT   0

#define BN0_WF_TMAC_TOP_FP0R56_EHT242_15_FRAME_POWER_DBM_ADDR  BN0_WF_TMAC_TOP_FP0R56_ADDR
#define BN0_WF_TMAC_TOP_FP0R56_EHT242_15_FRAME_POWER_DBM_MASK  0xFF000000                // EHT242_15_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R56_EHT242_15_FRAME_POWER_DBM_SHFT  24
#define BN0_WF_TMAC_TOP_FP0R56_EHT242_14_FRAME_POWER_DBM_ADDR  BN0_WF_TMAC_TOP_FP0R56_ADDR
#define BN0_WF_TMAC_TOP_FP0R56_EHT242_14_FRAME_POWER_DBM_MASK  0x00FF0000                // EHT242_14_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R56_EHT242_14_FRAME_POWER_DBM_SHFT  16
#define BN0_WF_TMAC_TOP_FP0R56_EHT242_13_FRAME_POWER_DBM_ADDR  BN0_WF_TMAC_TOP_FP0R56_ADDR
#define BN0_WF_TMAC_TOP_FP0R56_EHT242_13_FRAME_POWER_DBM_MASK  0x0000FF00                // EHT242_13_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R56_EHT242_13_FRAME_POWER_DBM_SHFT  8
#define BN0_WF_TMAC_TOP_FP0R56_EHT242_12_FRAME_POWER_DBM_ADDR  BN0_WF_TMAC_TOP_FP0R56_ADDR
#define BN0_WF_TMAC_TOP_FP0R56_EHT242_12_FRAME_POWER_DBM_MASK  0x000000FF                // EHT242_12_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R56_EHT242_12_FRAME_POWER_DBM_SHFT  0

#define BN0_WF_TMAC_TOP_FP0R57_EHT484_3_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R57_ADDR
#define BN0_WF_TMAC_TOP_FP0R57_EHT484_3_FRAME_POWER_DBM_MASK   0xFF000000                // EHT484_3_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R57_EHT484_3_FRAME_POWER_DBM_SHFT   24
#define BN0_WF_TMAC_TOP_FP0R57_EHT484_2_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R57_ADDR
#define BN0_WF_TMAC_TOP_FP0R57_EHT484_2_FRAME_POWER_DBM_MASK   0x00FF0000                // EHT484_2_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R57_EHT484_2_FRAME_POWER_DBM_SHFT   16
#define BN0_WF_TMAC_TOP_FP0R57_EHT484_1_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R57_ADDR
#define BN0_WF_TMAC_TOP_FP0R57_EHT484_1_FRAME_POWER_DBM_MASK   0x0000FF00                // EHT484_1_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R57_EHT484_1_FRAME_POWER_DBM_SHFT   8
#define BN0_WF_TMAC_TOP_FP0R57_EHT484_0_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R57_ADDR
#define BN0_WF_TMAC_TOP_FP0R57_EHT484_0_FRAME_POWER_DBM_MASK   0x000000FF                // EHT484_0_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R57_EHT484_0_FRAME_POWER_DBM_SHFT   0

#define BN0_WF_TMAC_TOP_FP0R58_EHT484_7_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R58_ADDR
#define BN0_WF_TMAC_TOP_FP0R58_EHT484_7_FRAME_POWER_DBM_MASK   0xFF000000                // EHT484_7_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R58_EHT484_7_FRAME_POWER_DBM_SHFT   24
#define BN0_WF_TMAC_TOP_FP0R58_EHT484_6_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R58_ADDR
#define BN0_WF_TMAC_TOP_FP0R58_EHT484_6_FRAME_POWER_DBM_MASK   0x00FF0000                // EHT484_6_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R58_EHT484_6_FRAME_POWER_DBM_SHFT   16
#define BN0_WF_TMAC_TOP_FP0R58_EHT484_5_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R58_ADDR
#define BN0_WF_TMAC_TOP_FP0R58_EHT484_5_FRAME_POWER_DBM_MASK   0x0000FF00                // EHT484_5_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R58_EHT484_5_FRAME_POWER_DBM_SHFT   8
#define BN0_WF_TMAC_TOP_FP0R58_EHT484_4_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R58_ADDR
#define BN0_WF_TMAC_TOP_FP0R58_EHT484_4_FRAME_POWER_DBM_MASK   0x000000FF                // EHT484_4_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R58_EHT484_4_FRAME_POWER_DBM_SHFT   0

#define BN0_WF_TMAC_TOP_FP0R59_EHT484_11_FRAME_POWER_DBM_ADDR  BN0_WF_TMAC_TOP_FP0R59_ADDR
#define BN0_WF_TMAC_TOP_FP0R59_EHT484_11_FRAME_POWER_DBM_MASK  0xFF000000                // EHT484_11_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R59_EHT484_11_FRAME_POWER_DBM_SHFT  24
#define BN0_WF_TMAC_TOP_FP0R59_EHT484_10_FRAME_POWER_DBM_ADDR  BN0_WF_TMAC_TOP_FP0R59_ADDR
#define BN0_WF_TMAC_TOP_FP0R59_EHT484_10_FRAME_POWER_DBM_MASK  0x00FF0000                // EHT484_10_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R59_EHT484_10_FRAME_POWER_DBM_SHFT  16
#define BN0_WF_TMAC_TOP_FP0R59_EHT484_9_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R59_ADDR
#define BN0_WF_TMAC_TOP_FP0R59_EHT484_9_FRAME_POWER_DBM_MASK   0x0000FF00                // EHT484_9_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R59_EHT484_9_FRAME_POWER_DBM_SHFT   8
#define BN0_WF_TMAC_TOP_FP0R59_EHT484_8_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R59_ADDR
#define BN0_WF_TMAC_TOP_FP0R59_EHT484_8_FRAME_POWER_DBM_MASK   0x000000FF                // EHT484_8_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R59_EHT484_8_FRAME_POWER_DBM_SHFT   0

#define BN0_WF_TMAC_TOP_FP0R60_EHT484_15_FRAME_POWER_DBM_ADDR  BN0_WF_TMAC_TOP_FP0R60_ADDR
#define BN0_WF_TMAC_TOP_FP0R60_EHT484_15_FRAME_POWER_DBM_MASK  0xFF000000                // EHT484_15_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R60_EHT484_15_FRAME_POWER_DBM_SHFT  24
#define BN0_WF_TMAC_TOP_FP0R60_EHT484_14_FRAME_POWER_DBM_ADDR  BN0_WF_TMAC_TOP_FP0R60_ADDR
#define BN0_WF_TMAC_TOP_FP0R60_EHT484_14_FRAME_POWER_DBM_MASK  0x00FF0000                // EHT484_14_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R60_EHT484_14_FRAME_POWER_DBM_SHFT  16
#define BN0_WF_TMAC_TOP_FP0R60_EHT484_13_FRAME_POWER_DBM_ADDR  BN0_WF_TMAC_TOP_FP0R60_ADDR
#define BN0_WF_TMAC_TOP_FP0R60_EHT484_13_FRAME_POWER_DBM_MASK  0x0000FF00                // EHT484_13_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R60_EHT484_13_FRAME_POWER_DBM_SHFT  8
#define BN0_WF_TMAC_TOP_FP0R60_EHT484_12_FRAME_POWER_DBM_ADDR  BN0_WF_TMAC_TOP_FP0R60_ADDR
#define BN0_WF_TMAC_TOP_FP0R60_EHT484_12_FRAME_POWER_DBM_MASK  0x000000FF                // EHT484_12_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R60_EHT484_12_FRAME_POWER_DBM_SHFT  0

#define BN0_WF_TMAC_TOP_FP0R61_EHT996_3_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R61_ADDR
#define BN0_WF_TMAC_TOP_FP0R61_EHT996_3_FRAME_POWER_DBM_MASK   0xFF000000                // EHT996_3_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R61_EHT996_3_FRAME_POWER_DBM_SHFT   24
#define BN0_WF_TMAC_TOP_FP0R61_EHT996_2_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R61_ADDR
#define BN0_WF_TMAC_TOP_FP0R61_EHT996_2_FRAME_POWER_DBM_MASK   0x00FF0000                // EHT996_2_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R61_EHT996_2_FRAME_POWER_DBM_SHFT   16
#define BN0_WF_TMAC_TOP_FP0R61_EHT996_1_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R61_ADDR
#define BN0_WF_TMAC_TOP_FP0R61_EHT996_1_FRAME_POWER_DBM_MASK   0x0000FF00                // EHT996_1_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R61_EHT996_1_FRAME_POWER_DBM_SHFT   8
#define BN0_WF_TMAC_TOP_FP0R61_EHT996_0_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R61_ADDR
#define BN0_WF_TMAC_TOP_FP0R61_EHT996_0_FRAME_POWER_DBM_MASK   0x000000FF                // EHT996_0_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R61_EHT996_0_FRAME_POWER_DBM_SHFT   0

#define BN0_WF_TMAC_TOP_FP0R62_EHT996_7_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R62_ADDR
#define BN0_WF_TMAC_TOP_FP0R62_EHT996_7_FRAME_POWER_DBM_MASK   0xFF000000                // EHT996_7_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R62_EHT996_7_FRAME_POWER_DBM_SHFT   24
#define BN0_WF_TMAC_TOP_FP0R62_EHT996_6_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R62_ADDR
#define BN0_WF_TMAC_TOP_FP0R62_EHT996_6_FRAME_POWER_DBM_MASK   0x00FF0000                // EHT996_6_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R62_EHT996_6_FRAME_POWER_DBM_SHFT   16
#define BN0_WF_TMAC_TOP_FP0R62_EHT996_5_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R62_ADDR
#define BN0_WF_TMAC_TOP_FP0R62_EHT996_5_FRAME_POWER_DBM_MASK   0x0000FF00                // EHT996_5_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R62_EHT996_5_FRAME_POWER_DBM_SHFT   8
#define BN0_WF_TMAC_TOP_FP0R62_EHT996_4_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R62_ADDR
#define BN0_WF_TMAC_TOP_FP0R62_EHT996_4_FRAME_POWER_DBM_MASK   0x000000FF                // EHT996_4_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R62_EHT996_4_FRAME_POWER_DBM_SHFT   0

#define BN0_WF_TMAC_TOP_FP0R63_EHT996_11_FRAME_POWER_DBM_ADDR  BN0_WF_TMAC_TOP_FP0R63_ADDR
#define BN0_WF_TMAC_TOP_FP0R63_EHT996_11_FRAME_POWER_DBM_MASK  0xFF000000                // EHT996_11_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R63_EHT996_11_FRAME_POWER_DBM_SHFT  24
#define BN0_WF_TMAC_TOP_FP0R63_EHT996_10_FRAME_POWER_DBM_ADDR  BN0_WF_TMAC_TOP_FP0R63_ADDR
#define BN0_WF_TMAC_TOP_FP0R63_EHT996_10_FRAME_POWER_DBM_MASK  0x00FF0000                // EHT996_10_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R63_EHT996_10_FRAME_POWER_DBM_SHFT  16
#define BN0_WF_TMAC_TOP_FP0R63_EHT996_9_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R63_ADDR
#define BN0_WF_TMAC_TOP_FP0R63_EHT996_9_FRAME_POWER_DBM_MASK   0x0000FF00                // EHT996_9_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R63_EHT996_9_FRAME_POWER_DBM_SHFT   8
#define BN0_WF_TMAC_TOP_FP0R63_EHT996_8_FRAME_POWER_DBM_ADDR   BN0_WF_TMAC_TOP_FP0R63_ADDR
#define BN0_WF_TMAC_TOP_FP0R63_EHT996_8_FRAME_POWER_DBM_MASK   0x000000FF                // EHT996_8_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R63_EHT996_8_FRAME_POWER_DBM_SHFT   0

#define BN0_WF_TMAC_TOP_FP0R64_EHT996_15_FRAME_POWER_DBM_ADDR  BN0_WF_TMAC_TOP_FP0R64_ADDR
#define BN0_WF_TMAC_TOP_FP0R64_EHT996_15_FRAME_POWER_DBM_MASK  0xFF000000                // EHT996_15_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R64_EHT996_15_FRAME_POWER_DBM_SHFT  24
#define BN0_WF_TMAC_TOP_FP0R64_EHT996_14_FRAME_POWER_DBM_ADDR  BN0_WF_TMAC_TOP_FP0R64_ADDR
#define BN0_WF_TMAC_TOP_FP0R64_EHT996_14_FRAME_POWER_DBM_MASK  0x00FF0000                // EHT996_14_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R64_EHT996_14_FRAME_POWER_DBM_SHFT  16
#define BN0_WF_TMAC_TOP_FP0R64_EHT996_13_FRAME_POWER_DBM_ADDR  BN0_WF_TMAC_TOP_FP0R64_ADDR
#define BN0_WF_TMAC_TOP_FP0R64_EHT996_13_FRAME_POWER_DBM_MASK  0x0000FF00                // EHT996_13_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R64_EHT996_13_FRAME_POWER_DBM_SHFT  8
#define BN0_WF_TMAC_TOP_FP0R64_EHT996_12_FRAME_POWER_DBM_ADDR  BN0_WF_TMAC_TOP_FP0R64_ADDR
#define BN0_WF_TMAC_TOP_FP0R64_EHT996_12_FRAME_POWER_DBM_MASK  0x000000FF                // EHT996_12_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R64_EHT996_12_FRAME_POWER_DBM_SHFT  0

#define BN0_WF_TMAC_TOP_FP0R65_EHT996X2_3_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R65_ADDR
#define BN0_WF_TMAC_TOP_FP0R65_EHT996X2_3_FRAME_POWER_DBM_MASK 0xFF000000                // EHT996X2_3_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R65_EHT996X2_3_FRAME_POWER_DBM_SHFT 24
#define BN0_WF_TMAC_TOP_FP0R65_EHT996X2_2_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R65_ADDR
#define BN0_WF_TMAC_TOP_FP0R65_EHT996X2_2_FRAME_POWER_DBM_MASK 0x00FF0000                // EHT996X2_2_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R65_EHT996X2_2_FRAME_POWER_DBM_SHFT 16
#define BN0_WF_TMAC_TOP_FP0R65_EHT996X2_1_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R65_ADDR
#define BN0_WF_TMAC_TOP_FP0R65_EHT996X2_1_FRAME_POWER_DBM_MASK 0x0000FF00                // EHT996X2_1_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R65_EHT996X2_1_FRAME_POWER_DBM_SHFT 8
#define BN0_WF_TMAC_TOP_FP0R65_EHT996X2_0_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R65_ADDR
#define BN0_WF_TMAC_TOP_FP0R65_EHT996X2_0_FRAME_POWER_DBM_MASK 0x000000FF                // EHT996X2_0_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R65_EHT996X2_0_FRAME_POWER_DBM_SHFT 0

#define BN0_WF_TMAC_TOP_FP0R66_EHT996X2_7_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R66_ADDR
#define BN0_WF_TMAC_TOP_FP0R66_EHT996X2_7_FRAME_POWER_DBM_MASK 0xFF000000                // EHT996X2_7_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R66_EHT996X2_7_FRAME_POWER_DBM_SHFT 24
#define BN0_WF_TMAC_TOP_FP0R66_EHT996X2_6_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R66_ADDR
#define BN0_WF_TMAC_TOP_FP0R66_EHT996X2_6_FRAME_POWER_DBM_MASK 0x00FF0000                // EHT996X2_6_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R66_EHT996X2_6_FRAME_POWER_DBM_SHFT 16
#define BN0_WF_TMAC_TOP_FP0R66_EHT996X2_5_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R66_ADDR
#define BN0_WF_TMAC_TOP_FP0R66_EHT996X2_5_FRAME_POWER_DBM_MASK 0x0000FF00                // EHT996X2_5_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R66_EHT996X2_5_FRAME_POWER_DBM_SHFT 8
#define BN0_WF_TMAC_TOP_FP0R66_EHT996X2_4_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R66_ADDR
#define BN0_WF_TMAC_TOP_FP0R66_EHT996X2_4_FRAME_POWER_DBM_MASK 0x000000FF                // EHT996X2_4_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R66_EHT996X2_4_FRAME_POWER_DBM_SHFT 0

#define BN0_WF_TMAC_TOP_FP0R67_EHT996X2_11_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R67_ADDR
#define BN0_WF_TMAC_TOP_FP0R67_EHT996X2_11_FRAME_POWER_DBM_MASK 0xFF000000                // EHT996X2_11_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R67_EHT996X2_11_FRAME_POWER_DBM_SHFT 24
#define BN0_WF_TMAC_TOP_FP0R67_EHT996X2_10_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R67_ADDR
#define BN0_WF_TMAC_TOP_FP0R67_EHT996X2_10_FRAME_POWER_DBM_MASK 0x00FF0000                // EHT996X2_10_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R67_EHT996X2_10_FRAME_POWER_DBM_SHFT 16
#define BN0_WF_TMAC_TOP_FP0R67_EHT996X2_9_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R67_ADDR
#define BN0_WF_TMAC_TOP_FP0R67_EHT996X2_9_FRAME_POWER_DBM_MASK 0x0000FF00                // EHT996X2_9_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R67_EHT996X2_9_FRAME_POWER_DBM_SHFT 8
#define BN0_WF_TMAC_TOP_FP0R67_EHT996X2_8_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R67_ADDR
#define BN0_WF_TMAC_TOP_FP0R67_EHT996X2_8_FRAME_POWER_DBM_MASK 0x000000FF                // EHT996X2_8_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R67_EHT996X2_8_FRAME_POWER_DBM_SHFT 0

#define BN0_WF_TMAC_TOP_FP0R68_EHT996X2_15_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R68_ADDR
#define BN0_WF_TMAC_TOP_FP0R68_EHT996X2_15_FRAME_POWER_DBM_MASK 0xFF000000                // EHT996X2_15_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R68_EHT996X2_15_FRAME_POWER_DBM_SHFT 24
#define BN0_WF_TMAC_TOP_FP0R68_EHT996X2_14_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R68_ADDR
#define BN0_WF_TMAC_TOP_FP0R68_EHT996X2_14_FRAME_POWER_DBM_MASK 0x00FF0000                // EHT996X2_14_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R68_EHT996X2_14_FRAME_POWER_DBM_SHFT 16
#define BN0_WF_TMAC_TOP_FP0R68_EHT996X2_13_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R68_ADDR
#define BN0_WF_TMAC_TOP_FP0R68_EHT996X2_13_FRAME_POWER_DBM_MASK 0x0000FF00                // EHT996X2_13_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R68_EHT996X2_13_FRAME_POWER_DBM_SHFT 8
#define BN0_WF_TMAC_TOP_FP0R68_EHT996X2_12_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R68_ADDR
#define BN0_WF_TMAC_TOP_FP0R68_EHT996X2_12_FRAME_POWER_DBM_MASK 0x000000FF                // EHT996X2_12_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R68_EHT996X2_12_FRAME_POWER_DBM_SHFT 0

#define BN0_WF_TMAC_TOP_FP0R69_EHT996X4_3_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R69_ADDR
#define BN0_WF_TMAC_TOP_FP0R69_EHT996X4_3_FRAME_POWER_DBM_MASK 0xFF000000                // EHT996X4_3_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R69_EHT996X4_3_FRAME_POWER_DBM_SHFT 24
#define BN0_WF_TMAC_TOP_FP0R69_EHT996X4_2_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R69_ADDR
#define BN0_WF_TMAC_TOP_FP0R69_EHT996X4_2_FRAME_POWER_DBM_MASK 0x00FF0000                // EHT996X4_2_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R69_EHT996X4_2_FRAME_POWER_DBM_SHFT 16
#define BN0_WF_TMAC_TOP_FP0R69_EHT996X4_1_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R69_ADDR
#define BN0_WF_TMAC_TOP_FP0R69_EHT996X4_1_FRAME_POWER_DBM_MASK 0x0000FF00                // EHT996X4_1_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R69_EHT996X4_1_FRAME_POWER_DBM_SHFT 8
#define BN0_WF_TMAC_TOP_FP0R69_EHT996X4_0_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R69_ADDR
#define BN0_WF_TMAC_TOP_FP0R69_EHT996X4_0_FRAME_POWER_DBM_MASK 0x000000FF                // EHT996X4_0_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R69_EHT996X4_0_FRAME_POWER_DBM_SHFT 0

#define BN0_WF_TMAC_TOP_FP0R70_EHT996X4_7_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R70_ADDR
#define BN0_WF_TMAC_TOP_FP0R70_EHT996X4_7_FRAME_POWER_DBM_MASK 0xFF000000                // EHT996X4_7_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R70_EHT996X4_7_FRAME_POWER_DBM_SHFT 24
#define BN0_WF_TMAC_TOP_FP0R70_EHT996X4_6_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R70_ADDR
#define BN0_WF_TMAC_TOP_FP0R70_EHT996X4_6_FRAME_POWER_DBM_MASK 0x00FF0000                // EHT996X4_6_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R70_EHT996X4_6_FRAME_POWER_DBM_SHFT 16
#define BN0_WF_TMAC_TOP_FP0R70_EHT996X4_5_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R70_ADDR
#define BN0_WF_TMAC_TOP_FP0R70_EHT996X4_5_FRAME_POWER_DBM_MASK 0x0000FF00                // EHT996X4_5_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R70_EHT996X4_5_FRAME_POWER_DBM_SHFT 8
#define BN0_WF_TMAC_TOP_FP0R70_EHT996X4_4_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R70_ADDR
#define BN0_WF_TMAC_TOP_FP0R70_EHT996X4_4_FRAME_POWER_DBM_MASK 0x000000FF                // EHT996X4_4_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R70_EHT996X4_4_FRAME_POWER_DBM_SHFT 0

#define BN0_WF_TMAC_TOP_FP0R71_EHT996X4_11_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R71_ADDR
#define BN0_WF_TMAC_TOP_FP0R71_EHT996X4_11_FRAME_POWER_DBM_MASK 0xFF000000                // EHT996X4_11_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R71_EHT996X4_11_FRAME_POWER_DBM_SHFT 24
#define BN0_WF_TMAC_TOP_FP0R71_EHT996X4_10_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R71_ADDR
#define BN0_WF_TMAC_TOP_FP0R71_EHT996X4_10_FRAME_POWER_DBM_MASK 0x00FF0000                // EHT996X4_10_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R71_EHT996X4_10_FRAME_POWER_DBM_SHFT 16
#define BN0_WF_TMAC_TOP_FP0R71_EHT996X4_9_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R71_ADDR
#define BN0_WF_TMAC_TOP_FP0R71_EHT996X4_9_FRAME_POWER_DBM_MASK 0x0000FF00                // EHT996X4_9_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R71_EHT996X4_9_FRAME_POWER_DBM_SHFT 8
#define BN0_WF_TMAC_TOP_FP0R71_EHT996X4_8_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R71_ADDR
#define BN0_WF_TMAC_TOP_FP0R71_EHT996X4_8_FRAME_POWER_DBM_MASK 0x000000FF                // EHT996X4_8_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R71_EHT996X4_8_FRAME_POWER_DBM_SHFT 0

#define BN0_WF_TMAC_TOP_FP0R72_EHT996X4_15_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R72_ADDR
#define BN0_WF_TMAC_TOP_FP0R72_EHT996X4_15_FRAME_POWER_DBM_MASK 0xFF000000                // EHT996X4_15_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R72_EHT996X4_15_FRAME_POWER_DBM_SHFT 24
#define BN0_WF_TMAC_TOP_FP0R72_EHT996X4_14_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R72_ADDR
#define BN0_WF_TMAC_TOP_FP0R72_EHT996X4_14_FRAME_POWER_DBM_MASK 0x00FF0000                // EHT996X4_14_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R72_EHT996X4_14_FRAME_POWER_DBM_SHFT 16
#define BN0_WF_TMAC_TOP_FP0R72_EHT996X4_13_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R72_ADDR
#define BN0_WF_TMAC_TOP_FP0R72_EHT996X4_13_FRAME_POWER_DBM_MASK 0x0000FF00                // EHT996X4_13_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R72_EHT996X4_13_FRAME_POWER_DBM_SHFT 8
#define BN0_WF_TMAC_TOP_FP0R72_EHT996X4_12_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R72_ADDR
#define BN0_WF_TMAC_TOP_FP0R72_EHT996X4_12_FRAME_POWER_DBM_MASK 0x000000FF                // EHT996X4_12_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R72_EHT996X4_12_FRAME_POWER_DBM_SHFT 0

#define BN0_WF_TMAC_TOP_FP0R73_EHT26_52_3_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R73_ADDR
#define BN0_WF_TMAC_TOP_FP0R73_EHT26_52_3_FRAME_POWER_DBM_MASK 0xFF000000                // EHT26_52_3_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R73_EHT26_52_3_FRAME_POWER_DBM_SHFT 24
#define BN0_WF_TMAC_TOP_FP0R73_EHT26_52_2_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R73_ADDR
#define BN0_WF_TMAC_TOP_FP0R73_EHT26_52_2_FRAME_POWER_DBM_MASK 0x00FF0000                // EHT26_52_2_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R73_EHT26_52_2_FRAME_POWER_DBM_SHFT 16
#define BN0_WF_TMAC_TOP_FP0R73_EHT26_52_1_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R73_ADDR
#define BN0_WF_TMAC_TOP_FP0R73_EHT26_52_1_FRAME_POWER_DBM_MASK 0x0000FF00                // EHT26_52_1_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R73_EHT26_52_1_FRAME_POWER_DBM_SHFT 8
#define BN0_WF_TMAC_TOP_FP0R73_EHT26_52_0_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R73_ADDR
#define BN0_WF_TMAC_TOP_FP0R73_EHT26_52_0_FRAME_POWER_DBM_MASK 0x000000FF                // EHT26_52_0_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R73_EHT26_52_0_FRAME_POWER_DBM_SHFT 0

#define BN0_WF_TMAC_TOP_FP0R74_EHT26_52_7_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R74_ADDR
#define BN0_WF_TMAC_TOP_FP0R74_EHT26_52_7_FRAME_POWER_DBM_MASK 0xFF000000                // EHT26_52_7_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R74_EHT26_52_7_FRAME_POWER_DBM_SHFT 24
#define BN0_WF_TMAC_TOP_FP0R74_EHT26_52_6_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R74_ADDR
#define BN0_WF_TMAC_TOP_FP0R74_EHT26_52_6_FRAME_POWER_DBM_MASK 0x00FF0000                // EHT26_52_6_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R74_EHT26_52_6_FRAME_POWER_DBM_SHFT 16
#define BN0_WF_TMAC_TOP_FP0R74_EHT26_52_5_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R74_ADDR
#define BN0_WF_TMAC_TOP_FP0R74_EHT26_52_5_FRAME_POWER_DBM_MASK 0x0000FF00                // EHT26_52_5_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R74_EHT26_52_5_FRAME_POWER_DBM_SHFT 8
#define BN0_WF_TMAC_TOP_FP0R74_EHT26_52_4_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R74_ADDR
#define BN0_WF_TMAC_TOP_FP0R74_EHT26_52_4_FRAME_POWER_DBM_MASK 0x000000FF                // EHT26_52_4_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R74_EHT26_52_4_FRAME_POWER_DBM_SHFT 0

#define BN0_WF_TMAC_TOP_FP0R75_EHT26_52_11_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R75_ADDR
#define BN0_WF_TMAC_TOP_FP0R75_EHT26_52_11_FRAME_POWER_DBM_MASK 0xFF000000                // EHT26_52_11_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R75_EHT26_52_11_FRAME_POWER_DBM_SHFT 24
#define BN0_WF_TMAC_TOP_FP0R75_EHT26_52_10_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R75_ADDR
#define BN0_WF_TMAC_TOP_FP0R75_EHT26_52_10_FRAME_POWER_DBM_MASK 0x00FF0000                // EHT26_52_10_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R75_EHT26_52_10_FRAME_POWER_DBM_SHFT 16
#define BN0_WF_TMAC_TOP_FP0R75_EHT26_52_9_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R75_ADDR
#define BN0_WF_TMAC_TOP_FP0R75_EHT26_52_9_FRAME_POWER_DBM_MASK 0x0000FF00                // EHT26_52_9_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R75_EHT26_52_9_FRAME_POWER_DBM_SHFT 8
#define BN0_WF_TMAC_TOP_FP0R75_EHT26_52_8_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R75_ADDR
#define BN0_WF_TMAC_TOP_FP0R75_EHT26_52_8_FRAME_POWER_DBM_MASK 0x000000FF                // EHT26_52_8_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R75_EHT26_52_8_FRAME_POWER_DBM_SHFT 0

#define BN0_WF_TMAC_TOP_FP0R76_EHT26_52_15_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R76_ADDR
#define BN0_WF_TMAC_TOP_FP0R76_EHT26_52_15_FRAME_POWER_DBM_MASK 0xFF000000                // EHT26_52_15_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R76_EHT26_52_15_FRAME_POWER_DBM_SHFT 24
#define BN0_WF_TMAC_TOP_FP0R76_EHT26_52_14_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R76_ADDR
#define BN0_WF_TMAC_TOP_FP0R76_EHT26_52_14_FRAME_POWER_DBM_MASK 0x00FF0000                // EHT26_52_14_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R76_EHT26_52_14_FRAME_POWER_DBM_SHFT 16
#define BN0_WF_TMAC_TOP_FP0R76_EHT26_52_13_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R76_ADDR
#define BN0_WF_TMAC_TOP_FP0R76_EHT26_52_13_FRAME_POWER_DBM_MASK 0x0000FF00                // EHT26_52_13_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R76_EHT26_52_13_FRAME_POWER_DBM_SHFT 8
#define BN0_WF_TMAC_TOP_FP0R76_EHT26_52_12_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R76_ADDR
#define BN0_WF_TMAC_TOP_FP0R76_EHT26_52_12_FRAME_POWER_DBM_MASK 0x000000FF                // EHT26_52_12_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R76_EHT26_52_12_FRAME_POWER_DBM_SHFT 0

#define BN0_WF_TMAC_TOP_FP0R77_EHT26_106_3_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R77_ADDR
#define BN0_WF_TMAC_TOP_FP0R77_EHT26_106_3_FRAME_POWER_DBM_MASK 0xFF000000                // EHT26_106_3_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R77_EHT26_106_3_FRAME_POWER_DBM_SHFT 24
#define BN0_WF_TMAC_TOP_FP0R77_EHT26_106_2_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R77_ADDR
#define BN0_WF_TMAC_TOP_FP0R77_EHT26_106_2_FRAME_POWER_DBM_MASK 0x00FF0000                // EHT26_106_2_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R77_EHT26_106_2_FRAME_POWER_DBM_SHFT 16
#define BN0_WF_TMAC_TOP_FP0R77_EHT26_106_1_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R77_ADDR
#define BN0_WF_TMAC_TOP_FP0R77_EHT26_106_1_FRAME_POWER_DBM_MASK 0x0000FF00                // EHT26_106_1_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R77_EHT26_106_1_FRAME_POWER_DBM_SHFT 8
#define BN0_WF_TMAC_TOP_FP0R77_EHT26_106_0_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R77_ADDR
#define BN0_WF_TMAC_TOP_FP0R77_EHT26_106_0_FRAME_POWER_DBM_MASK 0x000000FF                // EHT26_106_0_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R77_EHT26_106_0_FRAME_POWER_DBM_SHFT 0

#define BN0_WF_TMAC_TOP_FP0R78_EHT26_106_7_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R78_ADDR
#define BN0_WF_TMAC_TOP_FP0R78_EHT26_106_7_FRAME_POWER_DBM_MASK 0xFF000000                // EHT26_106_7_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R78_EHT26_106_7_FRAME_POWER_DBM_SHFT 24
#define BN0_WF_TMAC_TOP_FP0R78_EHT26_106_6_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R78_ADDR
#define BN0_WF_TMAC_TOP_FP0R78_EHT26_106_6_FRAME_POWER_DBM_MASK 0x00FF0000                // EHT26_106_6_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R78_EHT26_106_6_FRAME_POWER_DBM_SHFT 16
#define BN0_WF_TMAC_TOP_FP0R78_EHT26_106_5_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R78_ADDR
#define BN0_WF_TMAC_TOP_FP0R78_EHT26_106_5_FRAME_POWER_DBM_MASK 0x0000FF00                // EHT26_106_5_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R78_EHT26_106_5_FRAME_POWER_DBM_SHFT 8
#define BN0_WF_TMAC_TOP_FP0R78_EHT26_106_4_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R78_ADDR
#define BN0_WF_TMAC_TOP_FP0R78_EHT26_106_4_FRAME_POWER_DBM_MASK 0x000000FF                // EHT26_106_4_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R78_EHT26_106_4_FRAME_POWER_DBM_SHFT 0

#define BN0_WF_TMAC_TOP_FP0R79_EHT26_106_11_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R79_ADDR
#define BN0_WF_TMAC_TOP_FP0R79_EHT26_106_11_FRAME_POWER_DBM_MASK 0xFF000000                // EHT26_106_11_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R79_EHT26_106_11_FRAME_POWER_DBM_SHFT 24
#define BN0_WF_TMAC_TOP_FP0R79_EHT26_106_10_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R79_ADDR
#define BN0_WF_TMAC_TOP_FP0R79_EHT26_106_10_FRAME_POWER_DBM_MASK 0x00FF0000                // EHT26_106_10_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R79_EHT26_106_10_FRAME_POWER_DBM_SHFT 16
#define BN0_WF_TMAC_TOP_FP0R79_EHT26_106_9_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R79_ADDR
#define BN0_WF_TMAC_TOP_FP0R79_EHT26_106_9_FRAME_POWER_DBM_MASK 0x0000FF00                // EHT26_106_9_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R79_EHT26_106_9_FRAME_POWER_DBM_SHFT 8
#define BN0_WF_TMAC_TOP_FP0R79_EHT26_106_8_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R79_ADDR
#define BN0_WF_TMAC_TOP_FP0R79_EHT26_106_8_FRAME_POWER_DBM_MASK 0x000000FF                // EHT26_106_8_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R79_EHT26_106_8_FRAME_POWER_DBM_SHFT 0

#define BN0_WF_TMAC_TOP_FP0R80_EHT26_106_15_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R80_ADDR
#define BN0_WF_TMAC_TOP_FP0R80_EHT26_106_15_FRAME_POWER_DBM_MASK 0xFF000000                // EHT26_106_15_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R80_EHT26_106_15_FRAME_POWER_DBM_SHFT 24
#define BN0_WF_TMAC_TOP_FP0R80_EHT26_106_14_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R80_ADDR
#define BN0_WF_TMAC_TOP_FP0R80_EHT26_106_14_FRAME_POWER_DBM_MASK 0x00FF0000                // EHT26_106_14_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R80_EHT26_106_14_FRAME_POWER_DBM_SHFT 16
#define BN0_WF_TMAC_TOP_FP0R80_EHT26_106_13_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R80_ADDR
#define BN0_WF_TMAC_TOP_FP0R80_EHT26_106_13_FRAME_POWER_DBM_MASK 0x0000FF00                // EHT26_106_13_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R80_EHT26_106_13_FRAME_POWER_DBM_SHFT 8
#define BN0_WF_TMAC_TOP_FP0R80_EHT26_106_12_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R80_ADDR
#define BN0_WF_TMAC_TOP_FP0R80_EHT26_106_12_FRAME_POWER_DBM_MASK 0x000000FF                // EHT26_106_12_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R80_EHT26_106_12_FRAME_POWER_DBM_SHFT 0

#define BN0_WF_TMAC_TOP_FP0R81_EHT484_242_3_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R81_ADDR
#define BN0_WF_TMAC_TOP_FP0R81_EHT484_242_3_FRAME_POWER_DBM_MASK 0xFF000000                // EHT484_242_3_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R81_EHT484_242_3_FRAME_POWER_DBM_SHFT 24
#define BN0_WF_TMAC_TOP_FP0R81_EHT484_242_2_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R81_ADDR
#define BN0_WF_TMAC_TOP_FP0R81_EHT484_242_2_FRAME_POWER_DBM_MASK 0x00FF0000                // EHT484_242_2_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R81_EHT484_242_2_FRAME_POWER_DBM_SHFT 16
#define BN0_WF_TMAC_TOP_FP0R81_EHT484_242_1_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R81_ADDR
#define BN0_WF_TMAC_TOP_FP0R81_EHT484_242_1_FRAME_POWER_DBM_MASK 0x0000FF00                // EHT484_242_1_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R81_EHT484_242_1_FRAME_POWER_DBM_SHFT 8
#define BN0_WF_TMAC_TOP_FP0R81_EHT484_242_0_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R81_ADDR
#define BN0_WF_TMAC_TOP_FP0R81_EHT484_242_0_FRAME_POWER_DBM_MASK 0x000000FF                // EHT484_242_0_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R81_EHT484_242_0_FRAME_POWER_DBM_SHFT 0

#define BN0_WF_TMAC_TOP_FP0R82_EHT484_242_7_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R82_ADDR
#define BN0_WF_TMAC_TOP_FP0R82_EHT484_242_7_FRAME_POWER_DBM_MASK 0xFF000000                // EHT484_242_7_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R82_EHT484_242_7_FRAME_POWER_DBM_SHFT 24
#define BN0_WF_TMAC_TOP_FP0R82_EHT484_242_6_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R82_ADDR
#define BN0_WF_TMAC_TOP_FP0R82_EHT484_242_6_FRAME_POWER_DBM_MASK 0x00FF0000                // EHT484_242_6_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R82_EHT484_242_6_FRAME_POWER_DBM_SHFT 16
#define BN0_WF_TMAC_TOP_FP0R82_EHT484_242_5_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R82_ADDR
#define BN0_WF_TMAC_TOP_FP0R82_EHT484_242_5_FRAME_POWER_DBM_MASK 0x0000FF00                // EHT484_242_5_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R82_EHT484_242_5_FRAME_POWER_DBM_SHFT 8
#define BN0_WF_TMAC_TOP_FP0R82_EHT484_242_4_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R82_ADDR
#define BN0_WF_TMAC_TOP_FP0R82_EHT484_242_4_FRAME_POWER_DBM_MASK 0x000000FF                // EHT484_242_4_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R82_EHT484_242_4_FRAME_POWER_DBM_SHFT 0

#define BN0_WF_TMAC_TOP_FP0R83_EHT484_242_11_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R83_ADDR
#define BN0_WF_TMAC_TOP_FP0R83_EHT484_242_11_FRAME_POWER_DBM_MASK 0xFF000000                // EHT484_242_11_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R83_EHT484_242_11_FRAME_POWER_DBM_SHFT 24
#define BN0_WF_TMAC_TOP_FP0R83_EHT484_242_10_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R83_ADDR
#define BN0_WF_TMAC_TOP_FP0R83_EHT484_242_10_FRAME_POWER_DBM_MASK 0x00FF0000                // EHT484_242_10_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R83_EHT484_242_10_FRAME_POWER_DBM_SHFT 16
#define BN0_WF_TMAC_TOP_FP0R83_EHT484_242_9_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R83_ADDR
#define BN0_WF_TMAC_TOP_FP0R83_EHT484_242_9_FRAME_POWER_DBM_MASK 0x0000FF00                // EHT484_242_9_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R83_EHT484_242_9_FRAME_POWER_DBM_SHFT 8
#define BN0_WF_TMAC_TOP_FP0R83_EHT484_242_8_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R83_ADDR
#define BN0_WF_TMAC_TOP_FP0R83_EHT484_242_8_FRAME_POWER_DBM_MASK 0x000000FF                // EHT484_242_8_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R83_EHT484_242_8_FRAME_POWER_DBM_SHFT 0

#define BN0_WF_TMAC_TOP_FP0R84_EHT484_242_15_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R84_ADDR
#define BN0_WF_TMAC_TOP_FP0R84_EHT484_242_15_FRAME_POWER_DBM_MASK 0xFF000000                // EHT484_242_15_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R84_EHT484_242_15_FRAME_POWER_DBM_SHFT 24
#define BN0_WF_TMAC_TOP_FP0R84_EHT484_242_14_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R84_ADDR
#define BN0_WF_TMAC_TOP_FP0R84_EHT484_242_14_FRAME_POWER_DBM_MASK 0x00FF0000                // EHT484_242_14_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R84_EHT484_242_14_FRAME_POWER_DBM_SHFT 16
#define BN0_WF_TMAC_TOP_FP0R84_EHT484_242_13_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R84_ADDR
#define BN0_WF_TMAC_TOP_FP0R84_EHT484_242_13_FRAME_POWER_DBM_MASK 0x0000FF00                // EHT484_242_13_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R84_EHT484_242_13_FRAME_POWER_DBM_SHFT 8
#define BN0_WF_TMAC_TOP_FP0R84_EHT484_242_12_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R84_ADDR
#define BN0_WF_TMAC_TOP_FP0R84_EHT484_242_12_FRAME_POWER_DBM_MASK 0x000000FF                // EHT484_242_12_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R84_EHT484_242_12_FRAME_POWER_DBM_SHFT 0

#define BN0_WF_TMAC_TOP_FP0R85_EHT996_484_3_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R85_ADDR
#define BN0_WF_TMAC_TOP_FP0R85_EHT996_484_3_FRAME_POWER_DBM_MASK 0xFF000000                // EHT996_484_3_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R85_EHT996_484_3_FRAME_POWER_DBM_SHFT 24
#define BN0_WF_TMAC_TOP_FP0R85_EHT996_484_2_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R85_ADDR
#define BN0_WF_TMAC_TOP_FP0R85_EHT996_484_2_FRAME_POWER_DBM_MASK 0x00FF0000                // EHT996_484_2_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R85_EHT996_484_2_FRAME_POWER_DBM_SHFT 16
#define BN0_WF_TMAC_TOP_FP0R85_EHT996_484_1_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R85_ADDR
#define BN0_WF_TMAC_TOP_FP0R85_EHT996_484_1_FRAME_POWER_DBM_MASK 0x0000FF00                // EHT996_484_1_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R85_EHT996_484_1_FRAME_POWER_DBM_SHFT 8
#define BN0_WF_TMAC_TOP_FP0R85_EHT996_484_0_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R85_ADDR
#define BN0_WF_TMAC_TOP_FP0R85_EHT996_484_0_FRAME_POWER_DBM_MASK 0x000000FF                // EHT996_484_0_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R85_EHT996_484_0_FRAME_POWER_DBM_SHFT 0

#define BN0_WF_TMAC_TOP_FP0R86_EHT996_484_7_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R86_ADDR
#define BN0_WF_TMAC_TOP_FP0R86_EHT996_484_7_FRAME_POWER_DBM_MASK 0xFF000000                // EHT996_484_7_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R86_EHT996_484_7_FRAME_POWER_DBM_SHFT 24
#define BN0_WF_TMAC_TOP_FP0R86_EHT996_484_6_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R86_ADDR
#define BN0_WF_TMAC_TOP_FP0R86_EHT996_484_6_FRAME_POWER_DBM_MASK 0x00FF0000                // EHT996_484_6_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R86_EHT996_484_6_FRAME_POWER_DBM_SHFT 16
#define BN0_WF_TMAC_TOP_FP0R86_EHT996_484_5_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R86_ADDR
#define BN0_WF_TMAC_TOP_FP0R86_EHT996_484_5_FRAME_POWER_DBM_MASK 0x0000FF00                // EHT996_484_5_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R86_EHT996_484_5_FRAME_POWER_DBM_SHFT 8
#define BN0_WF_TMAC_TOP_FP0R86_EHT996_484_4_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R86_ADDR
#define BN0_WF_TMAC_TOP_FP0R86_EHT996_484_4_FRAME_POWER_DBM_MASK 0x000000FF                // EHT996_484_4_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R86_EHT996_484_4_FRAME_POWER_DBM_SHFT 0

#define BN0_WF_TMAC_TOP_FP0R87_EHT996_484_11_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R87_ADDR
#define BN0_WF_TMAC_TOP_FP0R87_EHT996_484_11_FRAME_POWER_DBM_MASK 0xFF000000                // EHT996_484_11_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R87_EHT996_484_11_FRAME_POWER_DBM_SHFT 24
#define BN0_WF_TMAC_TOP_FP0R87_EHT996_484_10_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R87_ADDR
#define BN0_WF_TMAC_TOP_FP0R87_EHT996_484_10_FRAME_POWER_DBM_MASK 0x00FF0000                // EHT996_484_10_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R87_EHT996_484_10_FRAME_POWER_DBM_SHFT 16
#define BN0_WF_TMAC_TOP_FP0R87_EHT996_484_9_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R87_ADDR
#define BN0_WF_TMAC_TOP_FP0R87_EHT996_484_9_FRAME_POWER_DBM_MASK 0x0000FF00                // EHT996_484_9_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R87_EHT996_484_9_FRAME_POWER_DBM_SHFT 8
#define BN0_WF_TMAC_TOP_FP0R87_EHT996_484_8_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R87_ADDR
#define BN0_WF_TMAC_TOP_FP0R87_EHT996_484_8_FRAME_POWER_DBM_MASK 0x000000FF                // EHT996_484_8_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R87_EHT996_484_8_FRAME_POWER_DBM_SHFT 0

#define BN0_WF_TMAC_TOP_FP0R88_EHT996_484_15_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R88_ADDR
#define BN0_WF_TMAC_TOP_FP0R88_EHT996_484_15_FRAME_POWER_DBM_MASK 0xFF000000                // EHT996_484_15_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R88_EHT996_484_15_FRAME_POWER_DBM_SHFT 24
#define BN0_WF_TMAC_TOP_FP0R88_EHT996_484_14_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R88_ADDR
#define BN0_WF_TMAC_TOP_FP0R88_EHT996_484_14_FRAME_POWER_DBM_MASK 0x00FF0000                // EHT996_484_14_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R88_EHT996_484_14_FRAME_POWER_DBM_SHFT 16
#define BN0_WF_TMAC_TOP_FP0R88_EHT996_484_13_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R88_ADDR
#define BN0_WF_TMAC_TOP_FP0R88_EHT996_484_13_FRAME_POWER_DBM_MASK 0x0000FF00                // EHT996_484_13_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R88_EHT996_484_13_FRAME_POWER_DBM_SHFT 8
#define BN0_WF_TMAC_TOP_FP0R88_EHT996_484_12_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R88_ADDR
#define BN0_WF_TMAC_TOP_FP0R88_EHT996_484_12_FRAME_POWER_DBM_MASK 0x000000FF                // EHT996_484_12_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R88_EHT996_484_12_FRAME_POWER_DBM_SHFT 0

#define BN0_WF_TMAC_TOP_FP0R89_EHT996_484_242_3_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R89_ADDR
#define BN0_WF_TMAC_TOP_FP0R89_EHT996_484_242_3_FRAME_POWER_DBM_MASK 0xFF000000                // EHT996_484_242_3_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R89_EHT996_484_242_3_FRAME_POWER_DBM_SHFT 24
#define BN0_WF_TMAC_TOP_FP0R89_EHT996_484_242_2_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R89_ADDR
#define BN0_WF_TMAC_TOP_FP0R89_EHT996_484_242_2_FRAME_POWER_DBM_MASK 0x00FF0000                // EHT996_484_242_2_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R89_EHT996_484_242_2_FRAME_POWER_DBM_SHFT 16
#define BN0_WF_TMAC_TOP_FP0R89_EHT996_484_242_1_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R89_ADDR
#define BN0_WF_TMAC_TOP_FP0R89_EHT996_484_242_1_FRAME_POWER_DBM_MASK 0x0000FF00                // EHT996_484_242_1_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R89_EHT996_484_242_1_FRAME_POWER_DBM_SHFT 8
#define BN0_WF_TMAC_TOP_FP0R89_EHT996_484_242_0_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R89_ADDR
#define BN0_WF_TMAC_TOP_FP0R89_EHT996_484_242_0_FRAME_POWER_DBM_MASK 0x000000FF                // EHT996_484_242_0_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R89_EHT996_484_242_0_FRAME_POWER_DBM_SHFT 0

#define BN0_WF_TMAC_TOP_FP0R90_EHT996_484_242_7_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R90_ADDR
#define BN0_WF_TMAC_TOP_FP0R90_EHT996_484_242_7_FRAME_POWER_DBM_MASK 0xFF000000                // EHT996_484_242_7_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R90_EHT996_484_242_7_FRAME_POWER_DBM_SHFT 24
#define BN0_WF_TMAC_TOP_FP0R90_EHT996_484_242_6_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R90_ADDR
#define BN0_WF_TMAC_TOP_FP0R90_EHT996_484_242_6_FRAME_POWER_DBM_MASK 0x00FF0000                // EHT996_484_242_6_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R90_EHT996_484_242_6_FRAME_POWER_DBM_SHFT 16
#define BN0_WF_TMAC_TOP_FP0R90_EHT996_484_242_5_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R90_ADDR
#define BN0_WF_TMAC_TOP_FP0R90_EHT996_484_242_5_FRAME_POWER_DBM_MASK 0x0000FF00                // EHT996_484_242_5_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R90_EHT996_484_242_5_FRAME_POWER_DBM_SHFT 8
#define BN0_WF_TMAC_TOP_FP0R90_EHT996_484_242_4_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R90_ADDR
#define BN0_WF_TMAC_TOP_FP0R90_EHT996_484_242_4_FRAME_POWER_DBM_MASK 0x000000FF                // EHT996_484_242_4_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R90_EHT996_484_242_4_FRAME_POWER_DBM_SHFT 0

#define BN0_WF_TMAC_TOP_FP0R91_EHT996_484_242_11_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R91_ADDR
#define BN0_WF_TMAC_TOP_FP0R91_EHT996_484_242_11_FRAME_POWER_DBM_MASK 0xFF000000                // EHT996_484_242_11_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R91_EHT996_484_242_11_FRAME_POWER_DBM_SHFT 24
#define BN0_WF_TMAC_TOP_FP0R91_EHT996_484_242_10_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R91_ADDR
#define BN0_WF_TMAC_TOP_FP0R91_EHT996_484_242_10_FRAME_POWER_DBM_MASK 0x00FF0000                // EHT996_484_242_10_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R91_EHT996_484_242_10_FRAME_POWER_DBM_SHFT 16
#define BN0_WF_TMAC_TOP_FP0R91_EHT996_484_242_9_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R91_ADDR
#define BN0_WF_TMAC_TOP_FP0R91_EHT996_484_242_9_FRAME_POWER_DBM_MASK 0x0000FF00                // EHT996_484_242_9_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R91_EHT996_484_242_9_FRAME_POWER_DBM_SHFT 8
#define BN0_WF_TMAC_TOP_FP0R91_EHT996_484_242_8_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R91_ADDR
#define BN0_WF_TMAC_TOP_FP0R91_EHT996_484_242_8_FRAME_POWER_DBM_MASK 0x000000FF                // EHT996_484_242_8_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R91_EHT996_484_242_8_FRAME_POWER_DBM_SHFT 0

#define BN0_WF_TMAC_TOP_FP0R92_EHT996_484_242_15_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R92_ADDR
#define BN0_WF_TMAC_TOP_FP0R92_EHT996_484_242_15_FRAME_POWER_DBM_MASK 0xFF000000                // EHT996_484_242_15_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R92_EHT996_484_242_15_FRAME_POWER_DBM_SHFT 24
#define BN0_WF_TMAC_TOP_FP0R92_EHT996_484_242_14_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R92_ADDR
#define BN0_WF_TMAC_TOP_FP0R92_EHT996_484_242_14_FRAME_POWER_DBM_MASK 0x00FF0000                // EHT996_484_242_14_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R92_EHT996_484_242_14_FRAME_POWER_DBM_SHFT 16
#define BN0_WF_TMAC_TOP_FP0R92_EHT996_484_242_13_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R92_ADDR
#define BN0_WF_TMAC_TOP_FP0R92_EHT996_484_242_13_FRAME_POWER_DBM_MASK 0x0000FF00                // EHT996_484_242_13_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R92_EHT996_484_242_13_FRAME_POWER_DBM_SHFT 8
#define BN0_WF_TMAC_TOP_FP0R92_EHT996_484_242_12_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R92_ADDR
#define BN0_WF_TMAC_TOP_FP0R92_EHT996_484_242_12_FRAME_POWER_DBM_MASK 0x000000FF                // EHT996_484_242_12_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R92_EHT996_484_242_12_FRAME_POWER_DBM_SHFT 0

#define BN0_WF_TMAC_TOP_FP0R93_EHT996X2_484_3_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R93_ADDR
#define BN0_WF_TMAC_TOP_FP0R93_EHT996X2_484_3_FRAME_POWER_DBM_MASK 0xFF000000                // EHT996X2_484_3_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R93_EHT996X2_484_3_FRAME_POWER_DBM_SHFT 24
#define BN0_WF_TMAC_TOP_FP0R93_EHT996X2_484_2_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R93_ADDR
#define BN0_WF_TMAC_TOP_FP0R93_EHT996X2_484_2_FRAME_POWER_DBM_MASK 0x00FF0000                // EHT996X2_484_2_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R93_EHT996X2_484_2_FRAME_POWER_DBM_SHFT 16
#define BN0_WF_TMAC_TOP_FP0R93_EHT996X2_484_1_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R93_ADDR
#define BN0_WF_TMAC_TOP_FP0R93_EHT996X2_484_1_FRAME_POWER_DBM_MASK 0x0000FF00                // EHT996X2_484_1_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R93_EHT996X2_484_1_FRAME_POWER_DBM_SHFT 8
#define BN0_WF_TMAC_TOP_FP0R93_EHT996X2_484_0_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R93_ADDR
#define BN0_WF_TMAC_TOP_FP0R93_EHT996X2_484_0_FRAME_POWER_DBM_MASK 0x000000FF                // EHT996X2_484_0_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R93_EHT996X2_484_0_FRAME_POWER_DBM_SHFT 0

#define BN0_WF_TMAC_TOP_FP0R94_EHT996X2_484_7_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R94_ADDR
#define BN0_WF_TMAC_TOP_FP0R94_EHT996X2_484_7_FRAME_POWER_DBM_MASK 0xFF000000                // EHT996X2_484_7_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R94_EHT996X2_484_7_FRAME_POWER_DBM_SHFT 24
#define BN0_WF_TMAC_TOP_FP0R94_EHT996X2_484_6_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R94_ADDR
#define BN0_WF_TMAC_TOP_FP0R94_EHT996X2_484_6_FRAME_POWER_DBM_MASK 0x00FF0000                // EHT996X2_484_6_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R94_EHT996X2_484_6_FRAME_POWER_DBM_SHFT 16
#define BN0_WF_TMAC_TOP_FP0R94_EHT996X2_484_5_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R94_ADDR
#define BN0_WF_TMAC_TOP_FP0R94_EHT996X2_484_5_FRAME_POWER_DBM_MASK 0x0000FF00                // EHT996X2_484_5_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R94_EHT996X2_484_5_FRAME_POWER_DBM_SHFT 8
#define BN0_WF_TMAC_TOP_FP0R94_EHT996X2_484_4_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R94_ADDR
#define BN0_WF_TMAC_TOP_FP0R94_EHT996X2_484_4_FRAME_POWER_DBM_MASK 0x000000FF                // EHT996X2_484_4_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R94_EHT996X2_484_4_FRAME_POWER_DBM_SHFT 0

#define BN0_WF_TMAC_TOP_FP0R95_EHT996X2_484_11_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R95_ADDR
#define BN0_WF_TMAC_TOP_FP0R95_EHT996X2_484_11_FRAME_POWER_DBM_MASK 0xFF000000                // EHT996X2_484_11_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R95_EHT996X2_484_11_FRAME_POWER_DBM_SHFT 24
#define BN0_WF_TMAC_TOP_FP0R95_EHT996X2_484_10_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R95_ADDR
#define BN0_WF_TMAC_TOP_FP0R95_EHT996X2_484_10_FRAME_POWER_DBM_MASK 0x00FF0000                // EHT996X2_484_10_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R95_EHT996X2_484_10_FRAME_POWER_DBM_SHFT 16
#define BN0_WF_TMAC_TOP_FP0R95_EHT996X2_484_9_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R95_ADDR
#define BN0_WF_TMAC_TOP_FP0R95_EHT996X2_484_9_FRAME_POWER_DBM_MASK 0x0000FF00                // EHT996X2_484_9_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R95_EHT996X2_484_9_FRAME_POWER_DBM_SHFT 8
#define BN0_WF_TMAC_TOP_FP0R95_EHT996X2_484_8_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R95_ADDR
#define BN0_WF_TMAC_TOP_FP0R95_EHT996X2_484_8_FRAME_POWER_DBM_MASK 0x000000FF                // EHT996X2_484_8_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R95_EHT996X2_484_8_FRAME_POWER_DBM_SHFT 0

#define BN0_WF_TMAC_TOP_FP0R96_EHT996X2_484_15_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R96_ADDR
#define BN0_WF_TMAC_TOP_FP0R96_EHT996X2_484_15_FRAME_POWER_DBM_MASK 0xFF000000                // EHT996X2_484_15_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R96_EHT996X2_484_15_FRAME_POWER_DBM_SHFT 24
#define BN0_WF_TMAC_TOP_FP0R96_EHT996X2_484_14_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R96_ADDR
#define BN0_WF_TMAC_TOP_FP0R96_EHT996X2_484_14_FRAME_POWER_DBM_MASK 0x00FF0000                // EHT996X2_484_14_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R96_EHT996X2_484_14_FRAME_POWER_DBM_SHFT 16
#define BN0_WF_TMAC_TOP_FP0R96_EHT996X2_484_13_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R96_ADDR
#define BN0_WF_TMAC_TOP_FP0R96_EHT996X2_484_13_FRAME_POWER_DBM_MASK 0x0000FF00                // EHT996X2_484_13_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R96_EHT996X2_484_13_FRAME_POWER_DBM_SHFT 8
#define BN0_WF_TMAC_TOP_FP0R96_EHT996X2_484_12_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R96_ADDR
#define BN0_WF_TMAC_TOP_FP0R96_EHT996X2_484_12_FRAME_POWER_DBM_MASK 0x000000FF                // EHT996X2_484_12_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R96_EHT996X2_484_12_FRAME_POWER_DBM_SHFT 0

#define BN0_WF_TMAC_TOP_FP0R97_EHT996X3_3_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R97_ADDR
#define BN0_WF_TMAC_TOP_FP0R97_EHT996X3_3_FRAME_POWER_DBM_MASK 0xFF000000                // EHT996X3_3_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R97_EHT996X3_3_FRAME_POWER_DBM_SHFT 24
#define BN0_WF_TMAC_TOP_FP0R97_EHT996X3_2_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R97_ADDR
#define BN0_WF_TMAC_TOP_FP0R97_EHT996X3_2_FRAME_POWER_DBM_MASK 0x00FF0000                // EHT996X3_2_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R97_EHT996X3_2_FRAME_POWER_DBM_SHFT 16
#define BN0_WF_TMAC_TOP_FP0R97_EHT996X3_1_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R97_ADDR
#define BN0_WF_TMAC_TOP_FP0R97_EHT996X3_1_FRAME_POWER_DBM_MASK 0x0000FF00                // EHT996X3_1_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R97_EHT996X3_1_FRAME_POWER_DBM_SHFT 8
#define BN0_WF_TMAC_TOP_FP0R97_EHT996X3_0_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R97_ADDR
#define BN0_WF_TMAC_TOP_FP0R97_EHT996X3_0_FRAME_POWER_DBM_MASK 0x000000FF                // EHT996X3_0_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R97_EHT996X3_0_FRAME_POWER_DBM_SHFT 0

#define BN0_WF_TMAC_TOP_FP0R98_EHT996X3_7_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R98_ADDR
#define BN0_WF_TMAC_TOP_FP0R98_EHT996X3_7_FRAME_POWER_DBM_MASK 0xFF000000                // EHT996X3_7_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R98_EHT996X3_7_FRAME_POWER_DBM_SHFT 24
#define BN0_WF_TMAC_TOP_FP0R98_EHT996X3_6_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R98_ADDR
#define BN0_WF_TMAC_TOP_FP0R98_EHT996X3_6_FRAME_POWER_DBM_MASK 0x00FF0000                // EHT996X3_6_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R98_EHT996X3_6_FRAME_POWER_DBM_SHFT 16
#define BN0_WF_TMAC_TOP_FP0R98_EHT996X3_5_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R98_ADDR
#define BN0_WF_TMAC_TOP_FP0R98_EHT996X3_5_FRAME_POWER_DBM_MASK 0x0000FF00                // EHT996X3_5_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R98_EHT996X3_5_FRAME_POWER_DBM_SHFT 8
#define BN0_WF_TMAC_TOP_FP0R98_EHT996X3_4_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R98_ADDR
#define BN0_WF_TMAC_TOP_FP0R98_EHT996X3_4_FRAME_POWER_DBM_MASK 0x000000FF                // EHT996X3_4_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R98_EHT996X3_4_FRAME_POWER_DBM_SHFT 0

#define BN0_WF_TMAC_TOP_FP0R99_EHT996X3_11_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R99_ADDR
#define BN0_WF_TMAC_TOP_FP0R99_EHT996X3_11_FRAME_POWER_DBM_MASK 0xFF000000                // EHT996X3_11_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R99_EHT996X3_11_FRAME_POWER_DBM_SHFT 24
#define BN0_WF_TMAC_TOP_FP0R99_EHT996X3_10_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R99_ADDR
#define BN0_WF_TMAC_TOP_FP0R99_EHT996X3_10_FRAME_POWER_DBM_MASK 0x00FF0000                // EHT996X3_10_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R99_EHT996X3_10_FRAME_POWER_DBM_SHFT 16
#define BN0_WF_TMAC_TOP_FP0R99_EHT996X3_9_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R99_ADDR
#define BN0_WF_TMAC_TOP_FP0R99_EHT996X3_9_FRAME_POWER_DBM_MASK 0x0000FF00                // EHT996X3_9_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R99_EHT996X3_9_FRAME_POWER_DBM_SHFT 8
#define BN0_WF_TMAC_TOP_FP0R99_EHT996X3_8_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R99_ADDR
#define BN0_WF_TMAC_TOP_FP0R99_EHT996X3_8_FRAME_POWER_DBM_MASK 0x000000FF                // EHT996X3_8_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R99_EHT996X3_8_FRAME_POWER_DBM_SHFT 0

#define BN0_WF_TMAC_TOP_FP0R100_EHT996X3_15_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R100_ADDR
#define BN0_WF_TMAC_TOP_FP0R100_EHT996X3_15_FRAME_POWER_DBM_MASK 0xFF000000                // EHT996X3_15_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R100_EHT996X3_15_FRAME_POWER_DBM_SHFT 24
#define BN0_WF_TMAC_TOP_FP0R100_EHT996X3_14_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R100_ADDR
#define BN0_WF_TMAC_TOP_FP0R100_EHT996X3_14_FRAME_POWER_DBM_MASK 0x00FF0000                // EHT996X3_14_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R100_EHT996X3_14_FRAME_POWER_DBM_SHFT 16
#define BN0_WF_TMAC_TOP_FP0R100_EHT996X3_13_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R100_ADDR
#define BN0_WF_TMAC_TOP_FP0R100_EHT996X3_13_FRAME_POWER_DBM_MASK 0x0000FF00                // EHT996X3_13_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R100_EHT996X3_13_FRAME_POWER_DBM_SHFT 8
#define BN0_WF_TMAC_TOP_FP0R100_EHT996X3_12_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R100_ADDR
#define BN0_WF_TMAC_TOP_FP0R100_EHT996X3_12_FRAME_POWER_DBM_MASK 0x000000FF                // EHT996X3_12_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R100_EHT996X3_12_FRAME_POWER_DBM_SHFT 0

#define BN0_WF_TMAC_TOP_FP0R101_EHT996X3_484_3_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R101_ADDR
#define BN0_WF_TMAC_TOP_FP0R101_EHT996X3_484_3_FRAME_POWER_DBM_MASK 0xFF000000                // EHT996X3_484_3_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R101_EHT996X3_484_3_FRAME_POWER_DBM_SHFT 24
#define BN0_WF_TMAC_TOP_FP0R101_EHT996X3_484_2_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R101_ADDR
#define BN0_WF_TMAC_TOP_FP0R101_EHT996X3_484_2_FRAME_POWER_DBM_MASK 0x00FF0000                // EHT996X3_484_2_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R101_EHT996X3_484_2_FRAME_POWER_DBM_SHFT 16
#define BN0_WF_TMAC_TOP_FP0R101_EHT996X3_484_1_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R101_ADDR
#define BN0_WF_TMAC_TOP_FP0R101_EHT996X3_484_1_FRAME_POWER_DBM_MASK 0x0000FF00                // EHT996X3_484_1_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R101_EHT996X3_484_1_FRAME_POWER_DBM_SHFT 8
#define BN0_WF_TMAC_TOP_FP0R101_EHT996X3_484_0_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R101_ADDR
#define BN0_WF_TMAC_TOP_FP0R101_EHT996X3_484_0_FRAME_POWER_DBM_MASK 0x000000FF                // EHT996X3_484_0_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R101_EHT996X3_484_0_FRAME_POWER_DBM_SHFT 0

#define BN0_WF_TMAC_TOP_FP0R102_EHT996X3_484_7_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R102_ADDR
#define BN0_WF_TMAC_TOP_FP0R102_EHT996X3_484_7_FRAME_POWER_DBM_MASK 0xFF000000                // EHT996X3_484_7_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R102_EHT996X3_484_7_FRAME_POWER_DBM_SHFT 24
#define BN0_WF_TMAC_TOP_FP0R102_EHT996X3_484_6_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R102_ADDR
#define BN0_WF_TMAC_TOP_FP0R102_EHT996X3_484_6_FRAME_POWER_DBM_MASK 0x00FF0000                // EHT996X3_484_6_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R102_EHT996X3_484_6_FRAME_POWER_DBM_SHFT 16
#define BN0_WF_TMAC_TOP_FP0R102_EHT996X3_484_5_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R102_ADDR
#define BN0_WF_TMAC_TOP_FP0R102_EHT996X3_484_5_FRAME_POWER_DBM_MASK 0x0000FF00                // EHT996X3_484_5_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R102_EHT996X3_484_5_FRAME_POWER_DBM_SHFT 8
#define BN0_WF_TMAC_TOP_FP0R102_EHT996X3_484_4_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R102_ADDR
#define BN0_WF_TMAC_TOP_FP0R102_EHT996X3_484_4_FRAME_POWER_DBM_MASK 0x000000FF                // EHT996X3_484_4_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R102_EHT996X3_484_4_FRAME_POWER_DBM_SHFT 0

#define BN0_WF_TMAC_TOP_FP0R103_EHT996X3_484_11_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R103_ADDR
#define BN0_WF_TMAC_TOP_FP0R103_EHT996X3_484_11_FRAME_POWER_DBM_MASK 0xFF000000                // EHT996X3_484_11_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R103_EHT996X3_484_11_FRAME_POWER_DBM_SHFT 24
#define BN0_WF_TMAC_TOP_FP0R103_EHT996X3_484_10_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R103_ADDR
#define BN0_WF_TMAC_TOP_FP0R103_EHT996X3_484_10_FRAME_POWER_DBM_MASK 0x00FF0000                // EHT996X3_484_10_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R103_EHT996X3_484_10_FRAME_POWER_DBM_SHFT 16
#define BN0_WF_TMAC_TOP_FP0R103_EHT996X3_484_9_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R103_ADDR
#define BN0_WF_TMAC_TOP_FP0R103_EHT996X3_484_9_FRAME_POWER_DBM_MASK 0x0000FF00                // EHT996X3_484_9_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R103_EHT996X3_484_9_FRAME_POWER_DBM_SHFT 8
#define BN0_WF_TMAC_TOP_FP0R103_EHT996X3_484_8_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R103_ADDR
#define BN0_WF_TMAC_TOP_FP0R103_EHT996X3_484_8_FRAME_POWER_DBM_MASK 0x000000FF                // EHT996X3_484_8_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R103_EHT996X3_484_8_FRAME_POWER_DBM_SHFT 0

#define BN0_WF_TMAC_TOP_FP0R104_EHT996X3_484_15_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R104_ADDR
#define BN0_WF_TMAC_TOP_FP0R104_EHT996X3_484_15_FRAME_POWER_DBM_MASK 0xFF000000                // EHT996X3_484_15_FRAME_POWER_DBM[31..24]
#define BN0_WF_TMAC_TOP_FP0R104_EHT996X3_484_15_FRAME_POWER_DBM_SHFT 24
#define BN0_WF_TMAC_TOP_FP0R104_EHT996X3_484_14_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R104_ADDR
#define BN0_WF_TMAC_TOP_FP0R104_EHT996X3_484_14_FRAME_POWER_DBM_MASK 0x00FF0000                // EHT996X3_484_14_FRAME_POWER_DBM[23..16]
#define BN0_WF_TMAC_TOP_FP0R104_EHT996X3_484_14_FRAME_POWER_DBM_SHFT 16
#define BN0_WF_TMAC_TOP_FP0R104_EHT996X3_484_13_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R104_ADDR
#define BN0_WF_TMAC_TOP_FP0R104_EHT996X3_484_13_FRAME_POWER_DBM_MASK 0x0000FF00                // EHT996X3_484_13_FRAME_POWER_DBM[15..8]
#define BN0_WF_TMAC_TOP_FP0R104_EHT996X3_484_13_FRAME_POWER_DBM_SHFT 8
#define BN0_WF_TMAC_TOP_FP0R104_EHT996X3_484_12_FRAME_POWER_DBM_ADDR BN0_WF_TMAC_TOP_FP0R104_ADDR
#define BN0_WF_TMAC_TOP_FP0R104_EHT996X3_484_12_FRAME_POWER_DBM_MASK 0x000000FF                // EHT996X3_484_12_FRAME_POWER_DBM[7..0]
#define BN0_WF_TMAC_TOP_FP0R104_EHT996X3_484_12_FRAME_POWER_DBM_SHFT 0

#define BN0_WF_TMAC_TOP_MAX_FPCR_FRAME_POWER_MAX_DBM_ADDR      BN0_WF_TMAC_TOP_MAX_FPCR_ADDR
#define BN0_WF_TMAC_TOP_MAX_FPCR_FRAME_POWER_MAX_DBM_MASK      0x000000FF                // FRAME_POWER_MAX_DBM[7..0]
#define BN0_WF_TMAC_TOP_MAX_FPCR_FRAME_POWER_MAX_DBM_SHFT      0

#define BN0_WF_TMAC_TOP_VHT_FP0CR_VHT_BW160_FRAME_POWER_MAX_DBM_ADDR BN0_WF_TMAC_TOP_VHT_FP0CR_ADDR
#define BN0_WF_TMAC_TOP_VHT_FP0CR_VHT_BW160_FRAME_POWER_MAX_DBM_MASK 0xFF000000                // VHT_BW160_FRAME_POWER_MAX_DBM[31..24]
#define BN0_WF_TMAC_TOP_VHT_FP0CR_VHT_BW160_FRAME_POWER_MAX_DBM_SHFT 24
#define BN0_WF_TMAC_TOP_VHT_FP0CR_VHT_BW80_FRAME_POWER_MAX_DBM_ADDR BN0_WF_TMAC_TOP_VHT_FP0CR_ADDR
#define BN0_WF_TMAC_TOP_VHT_FP0CR_VHT_BW80_FRAME_POWER_MAX_DBM_MASK 0x00FF0000                // VHT_BW80_FRAME_POWER_MAX_DBM[23..16]
#define BN0_WF_TMAC_TOP_VHT_FP0CR_VHT_BW80_FRAME_POWER_MAX_DBM_SHFT 16
#define BN0_WF_TMAC_TOP_VHT_FP0CR_VHT_BW40_FRAME_POWER_MAX_DBM_ADDR BN0_WF_TMAC_TOP_VHT_FP0CR_ADDR
#define BN0_WF_TMAC_TOP_VHT_FP0CR_VHT_BW40_FRAME_POWER_MAX_DBM_MASK 0x0000FF00                // VHT_BW40_FRAME_POWER_MAX_DBM[15..8]
#define BN0_WF_TMAC_TOP_VHT_FP0CR_VHT_BW40_FRAME_POWER_MAX_DBM_SHFT 8
#define BN0_WF_TMAC_TOP_VHT_FP0CR_VHT_BW20_FRAME_POWER_MAX_DBM_ADDR BN0_WF_TMAC_TOP_VHT_FP0CR_ADDR
#define BN0_WF_TMAC_TOP_VHT_FP0CR_VHT_BW20_FRAME_POWER_MAX_DBM_MASK 0x000000FF                // VHT_BW20_FRAME_POWER_MAX_DBM[7..0]
#define BN0_WF_TMAC_TOP_VHT_FP0CR_VHT_BW20_FRAME_POWER_MAX_DBM_SHFT 0

#define BN0_WF_TMAC_TOP_HE_FP0CR0_HE242_FRAME_POWER_MAX_DBM_ADDR BN0_WF_TMAC_TOP_HE_FP0CR0_ADDR
#define BN0_WF_TMAC_TOP_HE_FP0CR0_HE242_FRAME_POWER_MAX_DBM_MASK 0xFF000000                // HE242_FRAME_POWER_MAX_DBM[31..24]
#define BN0_WF_TMAC_TOP_HE_FP0CR0_HE242_FRAME_POWER_MAX_DBM_SHFT 24
#define BN0_WF_TMAC_TOP_HE_FP0CR0_HE106_FRAME_POWER_MAX_DBM_ADDR BN0_WF_TMAC_TOP_HE_FP0CR0_ADDR
#define BN0_WF_TMAC_TOP_HE_FP0CR0_HE106_FRAME_POWER_MAX_DBM_MASK 0x00FF0000                // HE106_FRAME_POWER_MAX_DBM[23..16]
#define BN0_WF_TMAC_TOP_HE_FP0CR0_HE106_FRAME_POWER_MAX_DBM_SHFT 16
#define BN0_WF_TMAC_TOP_HE_FP0CR0_HE52_FRAME_POWER_MAX_DBM_ADDR BN0_WF_TMAC_TOP_HE_FP0CR0_ADDR
#define BN0_WF_TMAC_TOP_HE_FP0CR0_HE52_FRAME_POWER_MAX_DBM_MASK 0x0000FF00                // HE52_FRAME_POWER_MAX_DBM[15..8]
#define BN0_WF_TMAC_TOP_HE_FP0CR0_HE52_FRAME_POWER_MAX_DBM_SHFT 8
#define BN0_WF_TMAC_TOP_HE_FP0CR0_HE26_FRAME_POWER_MAX_DBM_ADDR BN0_WF_TMAC_TOP_HE_FP0CR0_ADDR
#define BN0_WF_TMAC_TOP_HE_FP0CR0_HE26_FRAME_POWER_MAX_DBM_MASK 0x000000FF                // HE26_FRAME_POWER_MAX_DBM[7..0]
#define BN0_WF_TMAC_TOP_HE_FP0CR0_HE26_FRAME_POWER_MAX_DBM_SHFT 0

#define BN0_WF_TMAC_TOP_HE_FP0CR1_HE996X2_FRAME_POWER_MAX_DBM_ADDR BN0_WF_TMAC_TOP_HE_FP0CR1_ADDR
#define BN0_WF_TMAC_TOP_HE_FP0CR1_HE996X2_FRAME_POWER_MAX_DBM_MASK 0x00FF0000                // HE996X2_FRAME_POWER_MAX_DBM[23..16]
#define BN0_WF_TMAC_TOP_HE_FP0CR1_HE996X2_FRAME_POWER_MAX_DBM_SHFT 16
#define BN0_WF_TMAC_TOP_HE_FP0CR1_HE996_FRAME_POWER_MAX_DBM_ADDR BN0_WF_TMAC_TOP_HE_FP0CR1_ADDR
#define BN0_WF_TMAC_TOP_HE_FP0CR1_HE996_FRAME_POWER_MAX_DBM_MASK 0x0000FF00                // HE996_FRAME_POWER_MAX_DBM[15..8]
#define BN0_WF_TMAC_TOP_HE_FP0CR1_HE996_FRAME_POWER_MAX_DBM_SHFT 8
#define BN0_WF_TMAC_TOP_HE_FP0CR1_HE484_FRAME_POWER_MAX_DBM_ADDR BN0_WF_TMAC_TOP_HE_FP0CR1_ADDR
#define BN0_WF_TMAC_TOP_HE_FP0CR1_HE484_FRAME_POWER_MAX_DBM_MASK 0x000000FF                // HE484_FRAME_POWER_MAX_DBM[7..0]
#define BN0_WF_TMAC_TOP_HE_FP0CR1_HE484_FRAME_POWER_MAX_DBM_SHFT 0

#define BN0_WF_TMAC_TOP_EHT_FP0CR0_EHT242_FRAME_POWER_MAX_DBM_ADDR BN0_WF_TMAC_TOP_EHT_FP0CR0_ADDR
#define BN0_WF_TMAC_TOP_EHT_FP0CR0_EHT242_FRAME_POWER_MAX_DBM_MASK 0xFF000000                // EHT242_FRAME_POWER_MAX_DBM[31..24]
#define BN0_WF_TMAC_TOP_EHT_FP0CR0_EHT242_FRAME_POWER_MAX_DBM_SHFT 24
#define BN0_WF_TMAC_TOP_EHT_FP0CR0_EHT106_FRAME_POWER_MAX_DBM_ADDR BN0_WF_TMAC_TOP_EHT_FP0CR0_ADDR
#define BN0_WF_TMAC_TOP_EHT_FP0CR0_EHT106_FRAME_POWER_MAX_DBM_MASK 0x00FF0000                // EHT106_FRAME_POWER_MAX_DBM[23..16]
#define BN0_WF_TMAC_TOP_EHT_FP0CR0_EHT106_FRAME_POWER_MAX_DBM_SHFT 16
#define BN0_WF_TMAC_TOP_EHT_FP0CR0_EHT52_FRAME_POWER_MAX_DBM_ADDR BN0_WF_TMAC_TOP_EHT_FP0CR0_ADDR
#define BN0_WF_TMAC_TOP_EHT_FP0CR0_EHT52_FRAME_POWER_MAX_DBM_MASK 0x0000FF00                // EHT52_FRAME_POWER_MAX_DBM[15..8]
#define BN0_WF_TMAC_TOP_EHT_FP0CR0_EHT52_FRAME_POWER_MAX_DBM_SHFT 8
#define BN0_WF_TMAC_TOP_EHT_FP0CR0_EHT26_FRAME_POWER_MAX_DBM_ADDR BN0_WF_TMAC_TOP_EHT_FP0CR0_ADDR
#define BN0_WF_TMAC_TOP_EHT_FP0CR0_EHT26_FRAME_POWER_MAX_DBM_MASK 0x000000FF                // EHT26_FRAME_POWER_MAX_DBM[7..0]
#define BN0_WF_TMAC_TOP_EHT_FP0CR0_EHT26_FRAME_POWER_MAX_DBM_SHFT 0

#define BN0_WF_TMAC_TOP_EHT_FP0CR1_EHT996X4_FRAME_POWER_MAX_DBM_ADDR BN0_WF_TMAC_TOP_EHT_FP0CR1_ADDR
#define BN0_WF_TMAC_TOP_EHT_FP0CR1_EHT996X4_FRAME_POWER_MAX_DBM_MASK 0xFF000000                // EHT996X4_FRAME_POWER_MAX_DBM[31..24]
#define BN0_WF_TMAC_TOP_EHT_FP0CR1_EHT996X4_FRAME_POWER_MAX_DBM_SHFT 24
#define BN0_WF_TMAC_TOP_EHT_FP0CR1_EHT996X2_FRAME_POWER_MAX_DBM_ADDR BN0_WF_TMAC_TOP_EHT_FP0CR1_ADDR
#define BN0_WF_TMAC_TOP_EHT_FP0CR1_EHT996X2_FRAME_POWER_MAX_DBM_MASK 0x00FF0000                // EHT996X2_FRAME_POWER_MAX_DBM[23..16]
#define BN0_WF_TMAC_TOP_EHT_FP0CR1_EHT996X2_FRAME_POWER_MAX_DBM_SHFT 16
#define BN0_WF_TMAC_TOP_EHT_FP0CR1_EHT996_FRAME_POWER_MAX_DBM_ADDR BN0_WF_TMAC_TOP_EHT_FP0CR1_ADDR
#define BN0_WF_TMAC_TOP_EHT_FP0CR1_EHT996_FRAME_POWER_MAX_DBM_MASK 0x0000FF00                // EHT996_FRAME_POWER_MAX_DBM[15..8]
#define BN0_WF_TMAC_TOP_EHT_FP0CR1_EHT996_FRAME_POWER_MAX_DBM_SHFT 8
#define BN0_WF_TMAC_TOP_EHT_FP0CR1_EHT484_FRAME_POWER_MAX_DBM_ADDR BN0_WF_TMAC_TOP_EHT_FP0CR1_ADDR
#define BN0_WF_TMAC_TOP_EHT_FP0CR1_EHT484_FRAME_POWER_MAX_DBM_MASK 0x000000FF                // EHT484_FRAME_POWER_MAX_DBM[7..0]
#define BN0_WF_TMAC_TOP_EHT_FP0CR1_EHT484_FRAME_POWER_MAX_DBM_SHFT 0

#define BN0_WF_TMAC_TOP_EHT_FP0CR2_EHT996_484_FRAME_POWER_MAX_DBM_ADDR BN0_WF_TMAC_TOP_EHT_FP0CR2_ADDR
#define BN0_WF_TMAC_TOP_EHT_FP0CR2_EHT996_484_FRAME_POWER_MAX_DBM_MASK 0xFF000000                // EHT996_484_FRAME_POWER_MAX_DBM[31..24]
#define BN0_WF_TMAC_TOP_EHT_FP0CR2_EHT996_484_FRAME_POWER_MAX_DBM_SHFT 24
#define BN0_WF_TMAC_TOP_EHT_FP0CR2_EHT484_242_FRAME_POWER_MAX_DBM_ADDR BN0_WF_TMAC_TOP_EHT_FP0CR2_ADDR
#define BN0_WF_TMAC_TOP_EHT_FP0CR2_EHT484_242_FRAME_POWER_MAX_DBM_MASK 0x00FF0000                // EHT484_242_FRAME_POWER_MAX_DBM[23..16]
#define BN0_WF_TMAC_TOP_EHT_FP0CR2_EHT484_242_FRAME_POWER_MAX_DBM_SHFT 16
#define BN0_WF_TMAC_TOP_EHT_FP0CR2_EHT26_106_FRAME_POWER_MAX_DBM_ADDR BN0_WF_TMAC_TOP_EHT_FP0CR2_ADDR
#define BN0_WF_TMAC_TOP_EHT_FP0CR2_EHT26_106_FRAME_POWER_MAX_DBM_MASK 0x0000FF00                // EHT26_106_FRAME_POWER_MAX_DBM[15..8]
#define BN0_WF_TMAC_TOP_EHT_FP0CR2_EHT26_106_FRAME_POWER_MAX_DBM_SHFT 8
#define BN0_WF_TMAC_TOP_EHT_FP0CR2_EHT26_52_FRAME_POWER_MAX_DBM_ADDR BN0_WF_TMAC_TOP_EHT_FP0CR2_ADDR
#define BN0_WF_TMAC_TOP_EHT_FP0CR2_EHT26_52_FRAME_POWER_MAX_DBM_MASK 0x000000FF                // EHT26_52_FRAME_POWER_MAX_DBM[7..0]
#define BN0_WF_TMAC_TOP_EHT_FP0CR2_EHT26_52_FRAME_POWER_MAX_DBM_SHFT 0

#define BN0_WF_TMAC_TOP_EHT_FP0CR3_EHT996X3_484_FRAME_POWER_MAX_DBM_ADDR BN0_WF_TMAC_TOP_EHT_FP0CR3_ADDR
#define BN0_WF_TMAC_TOP_EHT_FP0CR3_EHT996X3_484_FRAME_POWER_MAX_DBM_MASK 0xFF000000                // EHT996X3_484_FRAME_POWER_MAX_DBM[31..24]
#define BN0_WF_TMAC_TOP_EHT_FP0CR3_EHT996X3_484_FRAME_POWER_MAX_DBM_SHFT 24
#define BN0_WF_TMAC_TOP_EHT_FP0CR3_EHT996X3_FRAME_POWER_MAX_DBM_ADDR BN0_WF_TMAC_TOP_EHT_FP0CR3_ADDR
#define BN0_WF_TMAC_TOP_EHT_FP0CR3_EHT996X3_FRAME_POWER_MAX_DBM_MASK 0x00FF0000                // EHT996X3_FRAME_POWER_MAX_DBM[23..16]
#define BN0_WF_TMAC_TOP_EHT_FP0CR3_EHT996X3_FRAME_POWER_MAX_DBM_SHFT 16
#define BN0_WF_TMAC_TOP_EHT_FP0CR3_EHT996X2_484_FRAME_POWER_MAX_DBM_ADDR BN0_WF_TMAC_TOP_EHT_FP0CR3_ADDR
#define BN0_WF_TMAC_TOP_EHT_FP0CR3_EHT996X2_484_FRAME_POWER_MAX_DBM_MASK 0x0000FF00                // EHT996X2_484_FRAME_POWER_MAX_DBM[15..8]
#define BN0_WF_TMAC_TOP_EHT_FP0CR3_EHT996X2_484_FRAME_POWER_MAX_DBM_SHFT 8
#define BN0_WF_TMAC_TOP_EHT_FP0CR3_EHT996_484_242_FRAME_POWER_MAX_DBM_ADDR BN0_WF_TMAC_TOP_EHT_FP0CR3_ADDR
#define BN0_WF_TMAC_TOP_EHT_FP0CR3_EHT996_484_242_FRAME_POWER_MAX_DBM_MASK 0x000000FF                // EHT996_484_242_FRAME_POWER_MAX_DBM[7..0]
#define BN0_WF_TMAC_TOP_EHT_FP0CR3_EHT996_484_242_FRAME_POWER_MAX_DBM_SHFT 0

#define BN0_WF_TMAC_TOP_SRU_FP0CR0_RU52BW20_LO_FRAME_POWER_MAX_DBM_ADDR BN0_WF_TMAC_TOP_SRU_FP0CR0_ADDR
#define BN0_WF_TMAC_TOP_SRU_FP0CR0_RU52BW20_LO_FRAME_POWER_MAX_DBM_MASK 0x0000FF00                // RU52BW20_LO_FRAME_POWER_MAX_DBM[15..8]
#define BN0_WF_TMAC_TOP_SRU_FP0CR0_RU52BW20_LO_FRAME_POWER_MAX_DBM_SHFT 8
#define BN0_WF_TMAC_TOP_SRU_FP0CR0_RU26BW20_LO_FRAME_POWER_MAX_DBM_ADDR BN0_WF_TMAC_TOP_SRU_FP0CR0_ADDR
#define BN0_WF_TMAC_TOP_SRU_FP0CR0_RU26BW20_LO_FRAME_POWER_MAX_DBM_MASK 0x000000FF                // RU26BW20_LO_FRAME_POWER_MAX_DBM[7..0]
#define BN0_WF_TMAC_TOP_SRU_FP0CR0_RU26BW20_LO_FRAME_POWER_MAX_DBM_SHFT 0

#define BN0_WF_TMAC_TOP_SRU_FP0CR1_RU52BW20_CE_FRAME_POWER_MAX_DBM_ADDR BN0_WF_TMAC_TOP_SRU_FP0CR1_ADDR
#define BN0_WF_TMAC_TOP_SRU_FP0CR1_RU52BW20_CE_FRAME_POWER_MAX_DBM_MASK 0x0000FF00                // RU52BW20_CE_FRAME_POWER_MAX_DBM[15..8]
#define BN0_WF_TMAC_TOP_SRU_FP0CR1_RU52BW20_CE_FRAME_POWER_MAX_DBM_SHFT 8
#define BN0_WF_TMAC_TOP_SRU_FP0CR1_RU26BW20_CE_FRAME_POWER_MAX_DBM_ADDR BN0_WF_TMAC_TOP_SRU_FP0CR1_ADDR
#define BN0_WF_TMAC_TOP_SRU_FP0CR1_RU26BW20_CE_FRAME_POWER_MAX_DBM_MASK 0x000000FF                // RU26BW20_CE_FRAME_POWER_MAX_DBM[7..0]
#define BN0_WF_TMAC_TOP_SRU_FP0CR1_RU26BW20_CE_FRAME_POWER_MAX_DBM_SHFT 0

#define BN0_WF_TMAC_TOP_SRU_FP0CR2_RU52BW20_HI_FRAME_POWER_MAX_DBM_ADDR BN0_WF_TMAC_TOP_SRU_FP0CR2_ADDR
#define BN0_WF_TMAC_TOP_SRU_FP0CR2_RU52BW20_HI_FRAME_POWER_MAX_DBM_MASK 0x0000FF00                // RU52BW20_HI_FRAME_POWER_MAX_DBM[15..8]
#define BN0_WF_TMAC_TOP_SRU_FP0CR2_RU52BW20_HI_FRAME_POWER_MAX_DBM_SHFT 8
#define BN0_WF_TMAC_TOP_SRU_FP0CR2_RU26BW20_HI_FRAME_POWER_MAX_DBM_ADDR BN0_WF_TMAC_TOP_SRU_FP0CR2_ADDR
#define BN0_WF_TMAC_TOP_SRU_FP0CR2_RU26BW20_HI_FRAME_POWER_MAX_DBM_MASK 0x000000FF                // RU26BW20_HI_FRAME_POWER_MAX_DBM[7..0]
#define BN0_WF_TMAC_TOP_SRU_FP0CR2_RU26BW20_HI_FRAME_POWER_MAX_DBM_SHFT 0

#define BN0_WF_TMAC_TOP_SRU_FP0CR3_RU106BW40_LO_FRAME_POWER_MAX_DBM_ADDR BN0_WF_TMAC_TOP_SRU_FP0CR3_ADDR
#define BN0_WF_TMAC_TOP_SRU_FP0CR3_RU106BW40_LO_FRAME_POWER_MAX_DBM_MASK 0x00FF0000                // RU106BW40_LO_FRAME_POWER_MAX_DBM[23..16]
#define BN0_WF_TMAC_TOP_SRU_FP0CR3_RU106BW40_LO_FRAME_POWER_MAX_DBM_SHFT 16
#define BN0_WF_TMAC_TOP_SRU_FP0CR3_RU52BW40_LO_FRAME_POWER_MAX_DBM_ADDR BN0_WF_TMAC_TOP_SRU_FP0CR3_ADDR
#define BN0_WF_TMAC_TOP_SRU_FP0CR3_RU52BW40_LO_FRAME_POWER_MAX_DBM_MASK 0x0000FF00                // RU52BW40_LO_FRAME_POWER_MAX_DBM[15..8]
#define BN0_WF_TMAC_TOP_SRU_FP0CR3_RU52BW40_LO_FRAME_POWER_MAX_DBM_SHFT 8
#define BN0_WF_TMAC_TOP_SRU_FP0CR3_RU26BW40_LO_FRAME_POWER_MAX_DBM_ADDR BN0_WF_TMAC_TOP_SRU_FP0CR3_ADDR
#define BN0_WF_TMAC_TOP_SRU_FP0CR3_RU26BW40_LO_FRAME_POWER_MAX_DBM_MASK 0x000000FF                // RU26BW40_LO_FRAME_POWER_MAX_DBM[7..0]
#define BN0_WF_TMAC_TOP_SRU_FP0CR3_RU26BW40_LO_FRAME_POWER_MAX_DBM_SHFT 0

#define BN0_WF_TMAC_TOP_SRU_FP0CR4_RU106BW40_CE_FRAME_POWER_MAX_DBM_ADDR BN0_WF_TMAC_TOP_SRU_FP0CR4_ADDR
#define BN0_WF_TMAC_TOP_SRU_FP0CR4_RU106BW40_CE_FRAME_POWER_MAX_DBM_MASK 0x00FF0000                // RU106BW40_CE_FRAME_POWER_MAX_DBM[23..16]
#define BN0_WF_TMAC_TOP_SRU_FP0CR4_RU106BW40_CE_FRAME_POWER_MAX_DBM_SHFT 16
#define BN0_WF_TMAC_TOP_SRU_FP0CR4_RU52BW40_CE_FRAME_POWER_MAX_DBM_ADDR BN0_WF_TMAC_TOP_SRU_FP0CR4_ADDR
#define BN0_WF_TMAC_TOP_SRU_FP0CR4_RU52BW40_CE_FRAME_POWER_MAX_DBM_MASK 0x0000FF00                // RU52BW40_CE_FRAME_POWER_MAX_DBM[15..8]
#define BN0_WF_TMAC_TOP_SRU_FP0CR4_RU52BW40_CE_FRAME_POWER_MAX_DBM_SHFT 8
#define BN0_WF_TMAC_TOP_SRU_FP0CR4_RU26BW40_CE_FRAME_POWER_MAX_DBM_ADDR BN0_WF_TMAC_TOP_SRU_FP0CR4_ADDR
#define BN0_WF_TMAC_TOP_SRU_FP0CR4_RU26BW40_CE_FRAME_POWER_MAX_DBM_MASK 0x000000FF                // RU26BW40_CE_FRAME_POWER_MAX_DBM[7..0]
#define BN0_WF_TMAC_TOP_SRU_FP0CR4_RU26BW40_CE_FRAME_POWER_MAX_DBM_SHFT 0

#define BN0_WF_TMAC_TOP_SRU_FP0CR5_RU106BW40_HI_FRAME_POWER_MAX_DBM_ADDR BN0_WF_TMAC_TOP_SRU_FP0CR5_ADDR
#define BN0_WF_TMAC_TOP_SRU_FP0CR5_RU106BW40_HI_FRAME_POWER_MAX_DBM_MASK 0x00FF0000                // RU106BW40_HI_FRAME_POWER_MAX_DBM[23..16]
#define BN0_WF_TMAC_TOP_SRU_FP0CR5_RU106BW40_HI_FRAME_POWER_MAX_DBM_SHFT 16
#define BN0_WF_TMAC_TOP_SRU_FP0CR5_RU52BW40_HI_FRAME_POWER_MAX_DBM_ADDR BN0_WF_TMAC_TOP_SRU_FP0CR5_ADDR
#define BN0_WF_TMAC_TOP_SRU_FP0CR5_RU52BW40_HI_FRAME_POWER_MAX_DBM_MASK 0x0000FF00                // RU52BW40_HI_FRAME_POWER_MAX_DBM[15..8]
#define BN0_WF_TMAC_TOP_SRU_FP0CR5_RU52BW40_HI_FRAME_POWER_MAX_DBM_SHFT 8
#define BN0_WF_TMAC_TOP_SRU_FP0CR5_RU26BW40_HI_FRAME_POWER_MAX_DBM_ADDR BN0_WF_TMAC_TOP_SRU_FP0CR5_ADDR
#define BN0_WF_TMAC_TOP_SRU_FP0CR5_RU26BW40_HI_FRAME_POWER_MAX_DBM_MASK 0x000000FF                // RU26BW40_HI_FRAME_POWER_MAX_DBM[7..0]
#define BN0_WF_TMAC_TOP_SRU_FP0CR5_RU26BW40_HI_FRAME_POWER_MAX_DBM_SHFT 0

#define BN0_WF_TMAC_TOP_SRU_FP0CR6_RU242BW80_LO_FRAME_POWER_MAX_DBM_ADDR BN0_WF_TMAC_TOP_SRU_FP0CR6_ADDR
#define BN0_WF_TMAC_TOP_SRU_FP0CR6_RU242BW80_LO_FRAME_POWER_MAX_DBM_MASK 0xFF000000                // RU242BW80_LO_FRAME_POWER_MAX_DBM[31..24]
#define BN0_WF_TMAC_TOP_SRU_FP0CR6_RU242BW80_LO_FRAME_POWER_MAX_DBM_SHFT 24
#define BN0_WF_TMAC_TOP_SRU_FP0CR6_RU106BW80_LO_FRAME_POWER_MAX_DBM_ADDR BN0_WF_TMAC_TOP_SRU_FP0CR6_ADDR
#define BN0_WF_TMAC_TOP_SRU_FP0CR6_RU106BW80_LO_FRAME_POWER_MAX_DBM_MASK 0x00FF0000                // RU106BW80_LO_FRAME_POWER_MAX_DBM[23..16]
#define BN0_WF_TMAC_TOP_SRU_FP0CR6_RU106BW80_LO_FRAME_POWER_MAX_DBM_SHFT 16
#define BN0_WF_TMAC_TOP_SRU_FP0CR6_RU52BW80_LO_FRAME_POWER_MAX_DBM_ADDR BN0_WF_TMAC_TOP_SRU_FP0CR6_ADDR
#define BN0_WF_TMAC_TOP_SRU_FP0CR6_RU52BW80_LO_FRAME_POWER_MAX_DBM_MASK 0x0000FF00                // RU52BW80_LO_FRAME_POWER_MAX_DBM[15..8]
#define BN0_WF_TMAC_TOP_SRU_FP0CR6_RU52BW80_LO_FRAME_POWER_MAX_DBM_SHFT 8
#define BN0_WF_TMAC_TOP_SRU_FP0CR6_RU26BW80_LO_FRAME_POWER_MAX_DBM_ADDR BN0_WF_TMAC_TOP_SRU_FP0CR6_ADDR
#define BN0_WF_TMAC_TOP_SRU_FP0CR6_RU26BW80_LO_FRAME_POWER_MAX_DBM_MASK 0x000000FF                // RU26BW80_LO_FRAME_POWER_MAX_DBM[7..0]
#define BN0_WF_TMAC_TOP_SRU_FP0CR6_RU26BW80_LO_FRAME_POWER_MAX_DBM_SHFT 0

#define BN0_WF_TMAC_TOP_SRU_FP0CR7_RU242BW80_CE_FRAME_POWER_MAX_DBM_ADDR BN0_WF_TMAC_TOP_SRU_FP0CR7_ADDR
#define BN0_WF_TMAC_TOP_SRU_FP0CR7_RU242BW80_CE_FRAME_POWER_MAX_DBM_MASK 0xFF000000                // RU242BW80_CE_FRAME_POWER_MAX_DBM[31..24]
#define BN0_WF_TMAC_TOP_SRU_FP0CR7_RU242BW80_CE_FRAME_POWER_MAX_DBM_SHFT 24
#define BN0_WF_TMAC_TOP_SRU_FP0CR7_RU106BW80_CE_FRAME_POWER_MAX_DBM_ADDR BN0_WF_TMAC_TOP_SRU_FP0CR7_ADDR
#define BN0_WF_TMAC_TOP_SRU_FP0CR7_RU106BW80_CE_FRAME_POWER_MAX_DBM_MASK 0x00FF0000                // RU106BW80_CE_FRAME_POWER_MAX_DBM[23..16]
#define BN0_WF_TMAC_TOP_SRU_FP0CR7_RU106BW80_CE_FRAME_POWER_MAX_DBM_SHFT 16
#define BN0_WF_TMAC_TOP_SRU_FP0CR7_RU52BW80_CE_FRAME_POWER_MAX_DBM_ADDR BN0_WF_TMAC_TOP_SRU_FP0CR7_ADDR
#define BN0_WF_TMAC_TOP_SRU_FP0CR7_RU52BW80_CE_FRAME_POWER_MAX_DBM_MASK 0x0000FF00                // RU52BW80_CE_FRAME_POWER_MAX_DBM[15..8]
#define BN0_WF_TMAC_TOP_SRU_FP0CR7_RU52BW80_CE_FRAME_POWER_MAX_DBM_SHFT 8
#define BN0_WF_TMAC_TOP_SRU_FP0CR7_RU26BW80_CE_FRAME_POWER_MAX_DBM_ADDR BN0_WF_TMAC_TOP_SRU_FP0CR7_ADDR
#define BN0_WF_TMAC_TOP_SRU_FP0CR7_RU26BW80_CE_FRAME_POWER_MAX_DBM_MASK 0x000000FF                // RU26BW80_CE_FRAME_POWER_MAX_DBM[7..0]
#define BN0_WF_TMAC_TOP_SRU_FP0CR7_RU26BW80_CE_FRAME_POWER_MAX_DBM_SHFT 0

#define BN0_WF_TMAC_TOP_SRU_FP0CR8_RU242BW80_HI_FRAME_POWER_MAX_DBM_ADDR BN0_WF_TMAC_TOP_SRU_FP0CR8_ADDR
#define BN0_WF_TMAC_TOP_SRU_FP0CR8_RU242BW80_HI_FRAME_POWER_MAX_DBM_MASK 0xFF000000                // RU242BW80_HI_FRAME_POWER_MAX_DBM[31..24]
#define BN0_WF_TMAC_TOP_SRU_FP0CR8_RU242BW80_HI_FRAME_POWER_MAX_DBM_SHFT 24
#define BN0_WF_TMAC_TOP_SRU_FP0CR8_RU106BW80_HI_FRAME_POWER_MAX_DBM_ADDR BN0_WF_TMAC_TOP_SRU_FP0CR8_ADDR
#define BN0_WF_TMAC_TOP_SRU_FP0CR8_RU106BW80_HI_FRAME_POWER_MAX_DBM_MASK 0x00FF0000                // RU106BW80_HI_FRAME_POWER_MAX_DBM[23..16]
#define BN0_WF_TMAC_TOP_SRU_FP0CR8_RU106BW80_HI_FRAME_POWER_MAX_DBM_SHFT 16
#define BN0_WF_TMAC_TOP_SRU_FP0CR8_RU52BW80_HI_FRAME_POWER_MAX_DBM_ADDR BN0_WF_TMAC_TOP_SRU_FP0CR8_ADDR
#define BN0_WF_TMAC_TOP_SRU_FP0CR8_RU52BW80_HI_FRAME_POWER_MAX_DBM_MASK 0x0000FF00                // RU52BW80_HI_FRAME_POWER_MAX_DBM[15..8]
#define BN0_WF_TMAC_TOP_SRU_FP0CR8_RU52BW80_HI_FRAME_POWER_MAX_DBM_SHFT 8
#define BN0_WF_TMAC_TOP_SRU_FP0CR8_RU26BW80_HI_FRAME_POWER_MAX_DBM_ADDR BN0_WF_TMAC_TOP_SRU_FP0CR8_ADDR
#define BN0_WF_TMAC_TOP_SRU_FP0CR8_RU26BW80_HI_FRAME_POWER_MAX_DBM_MASK 0x000000FF                // RU26BW80_HI_FRAME_POWER_MAX_DBM[7..0]
#define BN0_WF_TMAC_TOP_SRU_FP0CR8_RU26BW80_HI_FRAME_POWER_MAX_DBM_SHFT 0

#define BN0_WF_TMAC_TOP_SRU_FP0CR9_RU242BW160_LO_FRAME_POWER_MAX_DBM_ADDR BN0_WF_TMAC_TOP_SRU_FP0CR9_ADDR
#define BN0_WF_TMAC_TOP_SRU_FP0CR9_RU242BW160_LO_FRAME_POWER_MAX_DBM_MASK 0xFF000000                // RU242BW160_LO_FRAME_POWER_MAX_DBM[31..24]
#define BN0_WF_TMAC_TOP_SRU_FP0CR9_RU242BW160_LO_FRAME_POWER_MAX_DBM_SHFT 24
#define BN0_WF_TMAC_TOP_SRU_FP0CR9_RU106BW160_LO_FRAME_POWER_MAX_DBM_ADDR BN0_WF_TMAC_TOP_SRU_FP0CR9_ADDR
#define BN0_WF_TMAC_TOP_SRU_FP0CR9_RU106BW160_LO_FRAME_POWER_MAX_DBM_MASK 0x00FF0000                // RU106BW160_LO_FRAME_POWER_MAX_DBM[23..16]
#define BN0_WF_TMAC_TOP_SRU_FP0CR9_RU106BW160_LO_FRAME_POWER_MAX_DBM_SHFT 16
#define BN0_WF_TMAC_TOP_SRU_FP0CR9_RU52BW160_LO_FRAME_POWER_MAX_DBM_ADDR BN0_WF_TMAC_TOP_SRU_FP0CR9_ADDR
#define BN0_WF_TMAC_TOP_SRU_FP0CR9_RU52BW160_LO_FRAME_POWER_MAX_DBM_MASK 0x0000FF00                // RU52BW160_LO_FRAME_POWER_MAX_DBM[15..8]
#define BN0_WF_TMAC_TOP_SRU_FP0CR9_RU52BW160_LO_FRAME_POWER_MAX_DBM_SHFT 8
#define BN0_WF_TMAC_TOP_SRU_FP0CR9_RU26BW160_LO_FRAME_POWER_MAX_DBM_ADDR BN0_WF_TMAC_TOP_SRU_FP0CR9_ADDR
#define BN0_WF_TMAC_TOP_SRU_FP0CR9_RU26BW160_LO_FRAME_POWER_MAX_DBM_MASK 0x000000FF                // RU26BW160_LO_FRAME_POWER_MAX_DBM[7..0]
#define BN0_WF_TMAC_TOP_SRU_FP0CR9_RU26BW160_LO_FRAME_POWER_MAX_DBM_SHFT 0

#define BN0_WF_TMAC_TOP_SRU_FP0CR10_RU242BW160_CE_FRAME_POWER_MAX_DBM_ADDR BN0_WF_TMAC_TOP_SRU_FP0CR10_ADDR
#define BN0_WF_TMAC_TOP_SRU_FP0CR10_RU242BW160_CE_FRAME_POWER_MAX_DBM_MASK 0xFF000000                // RU242BW160_CE_FRAME_POWER_MAX_DBM[31..24]
#define BN0_WF_TMAC_TOP_SRU_FP0CR10_RU242BW160_CE_FRAME_POWER_MAX_DBM_SHFT 24
#define BN0_WF_TMAC_TOP_SRU_FP0CR10_RU106BW160_CE_FRAME_POWER_MAX_DBM_ADDR BN0_WF_TMAC_TOP_SRU_FP0CR10_ADDR
#define BN0_WF_TMAC_TOP_SRU_FP0CR10_RU106BW160_CE_FRAME_POWER_MAX_DBM_MASK 0x00FF0000                // RU106BW160_CE_FRAME_POWER_MAX_DBM[23..16]
#define BN0_WF_TMAC_TOP_SRU_FP0CR10_RU106BW160_CE_FRAME_POWER_MAX_DBM_SHFT 16
#define BN0_WF_TMAC_TOP_SRU_FP0CR10_RU52BW160_CE_FRAME_POWER_MAX_DBM_ADDR BN0_WF_TMAC_TOP_SRU_FP0CR10_ADDR
#define BN0_WF_TMAC_TOP_SRU_FP0CR10_RU52BW160_CE_FRAME_POWER_MAX_DBM_MASK 0x0000FF00                // RU52BW160_CE_FRAME_POWER_MAX_DBM[15..8]
#define BN0_WF_TMAC_TOP_SRU_FP0CR10_RU52BW160_CE_FRAME_POWER_MAX_DBM_SHFT 8
#define BN0_WF_TMAC_TOP_SRU_FP0CR10_RU26BW160_CE_FRAME_POWER_MAX_DBM_ADDR BN0_WF_TMAC_TOP_SRU_FP0CR10_ADDR
#define BN0_WF_TMAC_TOP_SRU_FP0CR10_RU26BW160_CE_FRAME_POWER_MAX_DBM_MASK 0x000000FF                // RU26BW160_CE_FRAME_POWER_MAX_DBM[7..0]
#define BN0_WF_TMAC_TOP_SRU_FP0CR10_RU26BW160_CE_FRAME_POWER_MAX_DBM_SHFT 0

#define BN0_WF_TMAC_TOP_SRU_FP0CR11_RU242BW160_HI_FRAME_POWER_MAX_DBM_ADDR BN0_WF_TMAC_TOP_SRU_FP0CR11_ADDR
#define BN0_WF_TMAC_TOP_SRU_FP0CR11_RU242BW160_HI_FRAME_POWER_MAX_DBM_MASK 0xFF000000                // RU242BW160_HI_FRAME_POWER_MAX_DBM[31..24]
#define BN0_WF_TMAC_TOP_SRU_FP0CR11_RU242BW160_HI_FRAME_POWER_MAX_DBM_SHFT 24
#define BN0_WF_TMAC_TOP_SRU_FP0CR11_RU106BW160_HI_FRAME_POWER_MAX_DBM_ADDR BN0_WF_TMAC_TOP_SRU_FP0CR11_ADDR
#define BN0_WF_TMAC_TOP_SRU_FP0CR11_RU106BW160_HI_FRAME_POWER_MAX_DBM_MASK 0x00FF0000                // RU106BW160_HI_FRAME_POWER_MAX_DBM[23..16]
#define BN0_WF_TMAC_TOP_SRU_FP0CR11_RU106BW160_HI_FRAME_POWER_MAX_DBM_SHFT 16
#define BN0_WF_TMAC_TOP_SRU_FP0CR11_RU52BW160_HI_FRAME_POWER_MAX_DBM_ADDR BN0_WF_TMAC_TOP_SRU_FP0CR11_ADDR
#define BN0_WF_TMAC_TOP_SRU_FP0CR11_RU52BW160_HI_FRAME_POWER_MAX_DBM_MASK 0x0000FF00                // RU52BW160_HI_FRAME_POWER_MAX_DBM[15..8]
#define BN0_WF_TMAC_TOP_SRU_FP0CR11_RU52BW160_HI_FRAME_POWER_MAX_DBM_SHFT 8
#define BN0_WF_TMAC_TOP_SRU_FP0CR11_RU26BW160_HI_FRAME_POWER_MAX_DBM_ADDR BN0_WF_TMAC_TOP_SRU_FP0CR11_ADDR
#define BN0_WF_TMAC_TOP_SRU_FP0CR11_RU26BW160_HI_FRAME_POWER_MAX_DBM_MASK 0x000000FF                // RU26BW160_HI_FRAME_POWER_MAX_DBM[7..0]
#define BN0_WF_TMAC_TOP_SRU_FP0CR11_RU26BW160_HI_FRAME_POWER_MAX_DBM_SHFT 0

#define BN0_WF_TMAC_TOP_SRU_FP0CR12_RU484BW160_LO_FRAME_POWER_MAX_DBM_ADDR BN0_WF_TMAC_TOP_SRU_FP0CR12_ADDR
#define BN0_WF_TMAC_TOP_SRU_FP0CR12_RU484BW160_LO_FRAME_POWER_MAX_DBM_MASK 0x000000FF                // RU484BW160_LO_FRAME_POWER_MAX_DBM[7..0]
#define BN0_WF_TMAC_TOP_SRU_FP0CR12_RU484BW160_LO_FRAME_POWER_MAX_DBM_SHFT 0

#define BN0_WF_TMAC_TOP_SRU_FP0CR13_RU484BW160_CE_FRAME_POWER_MAX_DBM_ADDR BN0_WF_TMAC_TOP_SRU_FP0CR13_ADDR
#define BN0_WF_TMAC_TOP_SRU_FP0CR13_RU484BW160_CE_FRAME_POWER_MAX_DBM_MASK 0x000000FF                // RU484BW160_CE_FRAME_POWER_MAX_DBM[7..0]
#define BN0_WF_TMAC_TOP_SRU_FP0CR13_RU484BW160_CE_FRAME_POWER_MAX_DBM_SHFT 0

#define BN0_WF_TMAC_TOP_SRU_FP0CR14_RU484BW160_HI_FRAME_POWER_MAX_DBM_ADDR BN0_WF_TMAC_TOP_SRU_FP0CR14_ADDR
#define BN0_WF_TMAC_TOP_SRU_FP0CR14_RU484BW160_HI_FRAME_POWER_MAX_DBM_MASK 0x000000FF                // RU484BW160_HI_FRAME_POWER_MAX_DBM[7..0]
#define BN0_WF_TMAC_TOP_SRU_FP0CR14_RU484BW160_HI_FRAME_POWER_MAX_DBM_SHFT 0

#define BN0_WF_TMAC_TOP_OFST_FPCR_LG_OFDM320_FRAME_POWER_OFFSET_DBM_ADDR BN0_WF_TMAC_TOP_OFST_FPCR_ADDR
#define BN0_WF_TMAC_TOP_OFST_FPCR_LG_OFDM320_FRAME_POWER_OFFSET_DBM_MASK 0xFF000000                // LG_OFDM320_FRAME_POWER_OFFSET_DBM[31..24]
#define BN0_WF_TMAC_TOP_OFST_FPCR_LG_OFDM320_FRAME_POWER_OFFSET_DBM_SHFT 24
#define BN0_WF_TMAC_TOP_OFST_FPCR_LG_OFDM160_FRAME_POWER_OFFSET_DBM_ADDR BN0_WF_TMAC_TOP_OFST_FPCR_ADDR
#define BN0_WF_TMAC_TOP_OFST_FPCR_LG_OFDM160_FRAME_POWER_OFFSET_DBM_MASK 0x00FF0000                // LG_OFDM160_FRAME_POWER_OFFSET_DBM[23..16]
#define BN0_WF_TMAC_TOP_OFST_FPCR_LG_OFDM160_FRAME_POWER_OFFSET_DBM_SHFT 16
#define BN0_WF_TMAC_TOP_OFST_FPCR_LG_OFDM80_FRAME_POWER_OFFSET_DBM_ADDR BN0_WF_TMAC_TOP_OFST_FPCR_ADDR
#define BN0_WF_TMAC_TOP_OFST_FPCR_LG_OFDM80_FRAME_POWER_OFFSET_DBM_MASK 0x0000FF00                // LG_OFDM80_FRAME_POWER_OFFSET_DBM[15..8]
#define BN0_WF_TMAC_TOP_OFST_FPCR_LG_OFDM80_FRAME_POWER_OFFSET_DBM_SHFT 8
#define BN0_WF_TMAC_TOP_OFST_FPCR_LG_OFDM40_FRAME_POWER_OFFSET_DBM_ADDR BN0_WF_TMAC_TOP_OFST_FPCR_ADDR
#define BN0_WF_TMAC_TOP_OFST_FPCR_LG_OFDM40_FRAME_POWER_OFFSET_DBM_MASK 0x000000FF                // LG_OFDM40_FRAME_POWER_OFFSET_DBM[7..0]
#define BN0_WF_TMAC_TOP_OFST_FPCR_LG_OFDM40_FRAME_POWER_OFFSET_DBM_SHFT 0

#define BN0_WF_TMAC_TOP_MIN_FPCR_FRAME_POWER_MIN_DBM_ADDR      BN0_WF_TMAC_TOP_MIN_FPCR_ADDR
#define BN0_WF_TMAC_TOP_MIN_FPCR_FRAME_POWER_MIN_DBM_MASK      0x000000FF                // FRAME_POWER_MIN_DBM[7..0]
#define BN0_WF_TMAC_TOP_MIN_FPCR_FRAME_POWER_MIN_DBM_SHFT      0

#define BN0_WF_TMAC_TOP_ACTXOPLR2_AC13LIMIT_ADDR               BN0_WF_TMAC_TOP_ACTXOPLR2_ADDR
#define BN0_WF_TMAC_TOP_ACTXOPLR2_AC13LIMIT_MASK               0xFFFF0000                // AC13LIMIT[31..16]
#define BN0_WF_TMAC_TOP_ACTXOPLR2_AC13LIMIT_SHFT               16
#define BN0_WF_TMAC_TOP_ACTXOPLR2_AC12LIMIT_ADDR               BN0_WF_TMAC_TOP_ACTXOPLR2_ADDR
#define BN0_WF_TMAC_TOP_ACTXOPLR2_AC12LIMIT_MASK               0x0000FFFF                // AC12LIMIT[15..0]
#define BN0_WF_TMAC_TOP_ACTXOPLR2_AC12LIMIT_SHFT               0

#define BN0_WF_TMAC_TOP_ACTXOPLR3_AC11LIMIT_ADDR               BN0_WF_TMAC_TOP_ACTXOPLR3_ADDR
#define BN0_WF_TMAC_TOP_ACTXOPLR3_AC11LIMIT_MASK               0xFFFF0000                // AC11LIMIT[31..16]
#define BN0_WF_TMAC_TOP_ACTXOPLR3_AC11LIMIT_SHFT               16
#define BN0_WF_TMAC_TOP_ACTXOPLR3_AC10LIMIT_ADDR               BN0_WF_TMAC_TOP_ACTXOPLR3_ADDR
#define BN0_WF_TMAC_TOP_ACTXOPLR3_AC10LIMIT_MASK               0x0000FFFF                // AC10LIMIT[15..0]
#define BN0_WF_TMAC_TOP_ACTXOPLR3_AC10LIMIT_SHFT               0

#define BN0_WF_TMAC_TOP_ACTXOPLR4_AC23LIMIT_ADDR               BN0_WF_TMAC_TOP_ACTXOPLR4_ADDR
#define BN0_WF_TMAC_TOP_ACTXOPLR4_AC23LIMIT_MASK               0xFFFF0000                // AC23LIMIT[31..16]
#define BN0_WF_TMAC_TOP_ACTXOPLR4_AC23LIMIT_SHFT               16
#define BN0_WF_TMAC_TOP_ACTXOPLR4_AC22LIMIT_ADDR               BN0_WF_TMAC_TOP_ACTXOPLR4_ADDR
#define BN0_WF_TMAC_TOP_ACTXOPLR4_AC22LIMIT_MASK               0x0000FFFF                // AC22LIMIT[15..0]
#define BN0_WF_TMAC_TOP_ACTXOPLR4_AC22LIMIT_SHFT               0

#define BN0_WF_TMAC_TOP_ACTXOPLR5_AC21LIMIT_ADDR               BN0_WF_TMAC_TOP_ACTXOPLR5_ADDR
#define BN0_WF_TMAC_TOP_ACTXOPLR5_AC21LIMIT_MASK               0xFFFF0000                // AC21LIMIT[31..16]
#define BN0_WF_TMAC_TOP_ACTXOPLR5_AC21LIMIT_SHFT               16
#define BN0_WF_TMAC_TOP_ACTXOPLR5_AC20LIMIT_ADDR               BN0_WF_TMAC_TOP_ACTXOPLR5_ADDR
#define BN0_WF_TMAC_TOP_ACTXOPLR5_AC20LIMIT_MASK               0x0000FFFF                // AC20LIMIT[15..0]
#define BN0_WF_TMAC_TOP_ACTXOPLR5_AC20LIMIT_SHFT               0

#define BN0_WF_TMAC_TOP_ACTXOPLR6_AC33LIMIT_ADDR               BN0_WF_TMAC_TOP_ACTXOPLR6_ADDR
#define BN0_WF_TMAC_TOP_ACTXOPLR6_AC33LIMIT_MASK               0xFFFF0000                // AC33LIMIT[31..16]
#define BN0_WF_TMAC_TOP_ACTXOPLR6_AC33LIMIT_SHFT               16
#define BN0_WF_TMAC_TOP_ACTXOPLR6_AC32LIMIT_ADDR               BN0_WF_TMAC_TOP_ACTXOPLR6_ADDR
#define BN0_WF_TMAC_TOP_ACTXOPLR6_AC32LIMIT_MASK               0x0000FFFF                // AC32LIMIT[15..0]
#define BN0_WF_TMAC_TOP_ACTXOPLR6_AC32LIMIT_SHFT               0

#define BN0_WF_TMAC_TOP_ACTXOPLR7_AC31LIMIT_ADDR               BN0_WF_TMAC_TOP_ACTXOPLR7_ADDR
#define BN0_WF_TMAC_TOP_ACTXOPLR7_AC31LIMIT_MASK               0xFFFF0000                // AC31LIMIT[31..16]
#define BN0_WF_TMAC_TOP_ACTXOPLR7_AC31LIMIT_SHFT               16
#define BN0_WF_TMAC_TOP_ACTXOPLR7_AC30LIMIT_ADDR               BN0_WF_TMAC_TOP_ACTXOPLR7_ADDR
#define BN0_WF_TMAC_TOP_ACTXOPLR7_AC30LIMIT_MASK               0x0000FFFF                // AC30LIMIT[15..0]
#define BN0_WF_TMAC_TOP_ACTXOPLR7_AC30LIMIT_SHFT               0

#define BN0_WF_TMAC_TOP_BRCR0_BFEE_PE_ADDR                     BN0_WF_TMAC_TOP_BRCR0_ADDR
#define BN0_WF_TMAC_TOP_BRCR0_BFEE_PE_MASK                     0x00030000                // BFEE_PE[17..16]
#define BN0_WF_TMAC_TOP_BRCR0_BFEE_PE_SHFT                     16

#define BN0_WF_TMAC_TOP_BRCR1_BFEE_SPE_IDX_ADDR                BN0_WF_TMAC_TOP_BRCR1_ADDR
#define BN0_WF_TMAC_TOP_BRCR1_BFEE_SPE_IDX_MASK                0x1F000000                // BFEE_SPE_IDX[28..24]
#define BN0_WF_TMAC_TOP_BRCR1_BFEE_SPE_IDX_SHFT                24

#define BN0_WF_TMAC_TOP_BRVHTCR0_BFEE_VHT_PE_ADDR              BN0_WF_TMAC_TOP_BRVHTCR0_ADDR
#define BN0_WF_TMAC_TOP_BRVHTCR0_BFEE_VHT_PE_MASK              0x00030000                // BFEE_VHT_PE[17..16]
#define BN0_WF_TMAC_TOP_BRVHTCR0_BFEE_VHT_PE_SHFT              16

#define BN0_WF_TMAC_TOP_BRVHTCR1_BFEE_VHT_SPE_IDX_ADDR         BN0_WF_TMAC_TOP_BRVHTCR1_ADDR
#define BN0_WF_TMAC_TOP_BRVHTCR1_BFEE_VHT_SPE_IDX_MASK         0x1F000000                // BFEE_VHT_SPE_IDX[28..24]
#define BN0_WF_TMAC_TOP_BRVHTCR1_BFEE_VHT_SPE_IDX_SHFT         24

#define BN0_WF_TMAC_TOP_BRHECR0_BFEE_HE_PE_ADDR                BN0_WF_TMAC_TOP_BRHECR0_ADDR
#define BN0_WF_TMAC_TOP_BRHECR0_BFEE_HE_PE_MASK                0x00030000                // BFEE_HE_PE[17..16]
#define BN0_WF_TMAC_TOP_BRHECR0_BFEE_HE_PE_SHFT                16

#define BN0_WF_TMAC_TOP_BRHECR1_BFEE_HE_SPE_IDX_ADDR           BN0_WF_TMAC_TOP_BRHECR1_ADDR
#define BN0_WF_TMAC_TOP_BRHECR1_BFEE_HE_SPE_IDX_MASK           0x1F000000                // BFEE_HE_SPE_IDX[28..24]
#define BN0_WF_TMAC_TOP_BRHECR1_BFEE_HE_SPE_IDX_SHFT           24

#define BN0_WF_TMAC_TOP_BREHTCR0_BFEE_EHT_PE_ADDR              BN0_WF_TMAC_TOP_BREHTCR0_ADDR
#define BN0_WF_TMAC_TOP_BREHTCR0_BFEE_EHT_PE_MASK              0x00030000                // BFEE_EHT_PE[17..16]
#define BN0_WF_TMAC_TOP_BREHTCR0_BFEE_EHT_PE_SHFT              16

#define BN0_WF_TMAC_TOP_BREHTCR1_BFEE_EHT_SPE_IDX_ADDR         BN0_WF_TMAC_TOP_BREHTCR1_ADDR
#define BN0_WF_TMAC_TOP_BREHTCR1_BFEE_EHT_SPE_IDX_MASK         0x1F000000                // BFEE_EHT_SPE_IDX[28..24]
#define BN0_WF_TMAC_TOP_BREHTCR1_BFEE_EHT_SPE_IDX_SHFT         24

#define BN0_WF_TMAC_TOP_TFCR4_BSSID3_BSR_AC3_TID_ADDR          BN0_WF_TMAC_TOP_TFCR4_ADDR
#define BN0_WF_TMAC_TOP_TFCR4_BSSID3_BSR_AC3_TID_MASK          0x70000000                // BSSID3_BSR_AC3_TID[30..28]
#define BN0_WF_TMAC_TOP_TFCR4_BSSID3_BSR_AC3_TID_SHFT          28
#define BN0_WF_TMAC_TOP_TFCR4_BSSID3_BSR_AC2_TID_ADDR          BN0_WF_TMAC_TOP_TFCR4_ADDR
#define BN0_WF_TMAC_TOP_TFCR4_BSSID3_BSR_AC2_TID_MASK          0x07000000                // BSSID3_BSR_AC2_TID[26..24]
#define BN0_WF_TMAC_TOP_TFCR4_BSSID3_BSR_AC2_TID_SHFT          24
#define BN0_WF_TMAC_TOP_TFCR4_BSSID3_BSR_AC1_TID_ADDR          BN0_WF_TMAC_TOP_TFCR4_ADDR
#define BN0_WF_TMAC_TOP_TFCR4_BSSID3_BSR_AC1_TID_MASK          0x00700000                // BSSID3_BSR_AC1_TID[22..20]
#define BN0_WF_TMAC_TOP_TFCR4_BSSID3_BSR_AC1_TID_SHFT          20
#define BN0_WF_TMAC_TOP_TFCR4_BSSID3_BSR_AC0_TID_ADDR          BN0_WF_TMAC_TOP_TFCR4_ADDR
#define BN0_WF_TMAC_TOP_TFCR4_BSSID3_BSR_AC0_TID_MASK          0x00070000                // BSSID3_BSR_AC0_TID[18..16]
#define BN0_WF_TMAC_TOP_TFCR4_BSSID3_BSR_AC0_TID_SHFT          16
#define BN0_WF_TMAC_TOP_TFCR4_BSSID2_BSR_AC3_TID_ADDR          BN0_WF_TMAC_TOP_TFCR4_ADDR
#define BN0_WF_TMAC_TOP_TFCR4_BSSID2_BSR_AC3_TID_MASK          0x00007000                // BSSID2_BSR_AC3_TID[14..12]
#define BN0_WF_TMAC_TOP_TFCR4_BSSID2_BSR_AC3_TID_SHFT          12
#define BN0_WF_TMAC_TOP_TFCR4_BSSID2_BSR_AC2_TID_ADDR          BN0_WF_TMAC_TOP_TFCR4_ADDR
#define BN0_WF_TMAC_TOP_TFCR4_BSSID2_BSR_AC2_TID_MASK          0x00000700                // BSSID2_BSR_AC2_TID[10..8]
#define BN0_WF_TMAC_TOP_TFCR4_BSSID2_BSR_AC2_TID_SHFT          8
#define BN0_WF_TMAC_TOP_TFCR4_BSSID2_BSR_AC1_TID_ADDR          BN0_WF_TMAC_TOP_TFCR4_ADDR
#define BN0_WF_TMAC_TOP_TFCR4_BSSID2_BSR_AC1_TID_MASK          0x00000070                // BSSID2_BSR_AC1_TID[6..4]
#define BN0_WF_TMAC_TOP_TFCR4_BSSID2_BSR_AC1_TID_SHFT          4
#define BN0_WF_TMAC_TOP_TFCR4_BSSID2_BSR_AC0_TID_ADDR          BN0_WF_TMAC_TOP_TFCR4_ADDR
#define BN0_WF_TMAC_TOP_TFCR4_BSSID2_BSR_AC0_TID_MASK          0x00000007                // BSSID2_BSR_AC0_TID[2..0]
#define BN0_WF_TMAC_TOP_TFCR4_BSSID2_BSR_AC0_TID_SHFT          0

#define BN0_WF_TMAC_TOP_TFCR8_BSSID01_SW_ACTRL_STS_CLR_ADDR    BN0_WF_TMAC_TOP_TFCR8_ADDR
#define BN0_WF_TMAC_TOP_TFCR8_BSSID01_SW_ACTRL_STS_CLR_MASK    0x80000000                // BSSID01_SW_ACTRL_STS_CLR[31]
#define BN0_WF_TMAC_TOP_TFCR8_BSSID01_SW_ACTRL_STS_CLR_SHFT    31
#define BN0_WF_TMAC_TOP_TFCR8_BSSID01_SW_ACTRL_STS_ADDR        BN0_WF_TMAC_TOP_TFCR8_ADDR
#define BN0_WF_TMAC_TOP_TFCR8_BSSID01_SW_ACTRL_STS_MASK        0x40000000                // BSSID01_SW_ACTRL_STS[30]
#define BN0_WF_TMAC_TOP_TFCR8_BSSID01_SW_ACTRL_STS_SHFT        30
#define BN0_WF_TMAC_TOP_TFCR8_BSSID01_SW_ACTRL_ADDR            BN0_WF_TMAC_TOP_TFCR8_ADDR
#define BN0_WF_TMAC_TOP_TFCR8_BSSID01_SW_ACTRL_MASK            0x0003FFFF                // BSSID01_SW_ACTRL[17..0]
#define BN0_WF_TMAC_TOP_TFCR8_BSSID01_SW_ACTRL_SHFT            0

#define BN0_WF_TMAC_TOP_TFCR9_BSSID02_SW_ACTRL_STS_CLR_ADDR    BN0_WF_TMAC_TOP_TFCR9_ADDR
#define BN0_WF_TMAC_TOP_TFCR9_BSSID02_SW_ACTRL_STS_CLR_MASK    0x80000000                // BSSID02_SW_ACTRL_STS_CLR[31]
#define BN0_WF_TMAC_TOP_TFCR9_BSSID02_SW_ACTRL_STS_CLR_SHFT    31
#define BN0_WF_TMAC_TOP_TFCR9_BSSID02_SW_ACTRL_STS_ADDR        BN0_WF_TMAC_TOP_TFCR9_ADDR
#define BN0_WF_TMAC_TOP_TFCR9_BSSID02_SW_ACTRL_STS_MASK        0x40000000                // BSSID02_SW_ACTRL_STS[30]
#define BN0_WF_TMAC_TOP_TFCR9_BSSID02_SW_ACTRL_STS_SHFT        30
#define BN0_WF_TMAC_TOP_TFCR9_BSSID02_SW_ACTRL_ADDR            BN0_WF_TMAC_TOP_TFCR9_ADDR
#define BN0_WF_TMAC_TOP_TFCR9_BSSID02_SW_ACTRL_MASK            0x0003FFFF                // BSSID02_SW_ACTRL[17..0]
#define BN0_WF_TMAC_TOP_TFCR9_BSSID02_SW_ACTRL_SHFT            0

#define BN0_WF_TMAC_TOP_TFCR10_BSSID03_SW_ACTRL_STS_CLR_ADDR   BN0_WF_TMAC_TOP_TFCR10_ADDR
#define BN0_WF_TMAC_TOP_TFCR10_BSSID03_SW_ACTRL_STS_CLR_MASK   0x80000000                // BSSID03_SW_ACTRL_STS_CLR[31]
#define BN0_WF_TMAC_TOP_TFCR10_BSSID03_SW_ACTRL_STS_CLR_SHFT   31
#define BN0_WF_TMAC_TOP_TFCR10_BSSID03_SW_ACTRL_STS_ADDR       BN0_WF_TMAC_TOP_TFCR10_ADDR
#define BN0_WF_TMAC_TOP_TFCR10_BSSID03_SW_ACTRL_STS_MASK       0x40000000                // BSSID03_SW_ACTRL_STS[30]
#define BN0_WF_TMAC_TOP_TFCR10_BSSID03_SW_ACTRL_STS_SHFT       30
#define BN0_WF_TMAC_TOP_TFCR10_BSSID03_SW_ACTRL_ADDR           BN0_WF_TMAC_TOP_TFCR10_ADDR
#define BN0_WF_TMAC_TOP_TFCR10_BSSID03_SW_ACTRL_MASK           0x0003FFFF                // BSSID03_SW_ACTRL[17..0]
#define BN0_WF_TMAC_TOP_TFCR10_BSSID03_SW_ACTRL_SHFT           0

#define BN0_WF_TMAC_TOP_SRTCR3_BSSID10_17_SPATIAL_REUSE_ADDR   BN0_WF_TMAC_TOP_SRTCR3_ADDR
#define BN0_WF_TMAC_TOP_SRTCR3_BSSID10_17_SPATIAL_REUSE_MASK   0xFFFFFFFF                // BSSID10_17_SPATIAL_REUSE[31..0]
#define BN0_WF_TMAC_TOP_SRTCR3_BSSID10_17_SPATIAL_REUSE_SHFT   0

#define BN0_WF_TMAC_TOP_SRTCR4_BSSID18_1F_SPATIAL_REUSE_ADDR   BN0_WF_TMAC_TOP_SRTCR4_ADDR
#define BN0_WF_TMAC_TOP_SRTCR4_BSSID18_1F_SPATIAL_REUSE_MASK   0xFFFFFFFF                // BSSID18_1F_SPATIAL_REUSE[31..0]
#define BN0_WF_TMAC_TOP_SRTCR4_BSSID18_1F_SPATIAL_REUSE_SHFT   0

#define BN0_WF_TMAC_TOP_QNCR0_QN_RESET_SEQ_ADDR                BN0_WF_TMAC_TOP_QNCR0_ADDR
#define BN0_WF_TMAC_TOP_QNCR0_QN_RESET_SEQ_MASK                0x80000000                // QN_RESET_SEQ[31]
#define BN0_WF_TMAC_TOP_QNCR0_QN_RESET_SEQ_SHFT                31
#define BN0_WF_TMAC_TOP_QNCR0_QN_INIT_SEQ_ADDR                 BN0_WF_TMAC_TOP_QNCR0_ADDR
#define BN0_WF_TMAC_TOP_QNCR0_QN_INIT_SEQ_MASK                 0x0000FFF0                // QN_INIT_SEQ[15..4]
#define BN0_WF_TMAC_TOP_QNCR0_QN_INIT_SEQ_SHFT                 4
#define BN0_WF_TMAC_TOP_QNCR0_QN_SEQ_RANGE_IN_POWER2_ADDR      BN0_WF_TMAC_TOP_QNCR0_ADDR
#define BN0_WF_TMAC_TOP_QNCR0_QN_SEQ_RANGE_IN_POWER2_MASK      0x0000000F                // QN_SEQ_RANGE_IN_POWER2[3..0]
#define BN0_WF_TMAC_TOP_QNCR0_QN_SEQ_RANGE_IN_POWER2_SHFT      0

#define BN0_WF_TMAC_TOP_QNCR1_QN_QOS_CTRL_ADDR                 BN0_WF_TMAC_TOP_QNCR1_ADDR
#define BN0_WF_TMAC_TOP_QNCR1_QN_QOS_CTRL_MASK                 0x0000FFFF                // QN_QOS_CTRL[15..0]
#define BN0_WF_TMAC_TOP_QNCR1_QN_QOS_CTRL_SHFT                 0

#define BN0_WF_TMAC_TOP_PSCR0_APS_DIS_SX_STS_ADDR              BN0_WF_TMAC_TOP_PSCR0_ADDR
#define BN0_WF_TMAC_TOP_PSCR0_APS_DIS_SX_STS_MASK              0x80000000                // APS_DIS_SX_STS[31]
#define BN0_WF_TMAC_TOP_PSCR0_APS_DIS_SX_STS_SHFT              31
#define BN0_WF_TMAC_TOP_PSCR0_APS_DIS_RX_STS_ADDR              BN0_WF_TMAC_TOP_PSCR0_ADDR
#define BN0_WF_TMAC_TOP_PSCR0_APS_DIS_RX_STS_MASK              0x40000000                // APS_DIS_RX_STS[30]
#define BN0_WF_TMAC_TOP_PSCR0_APS_DIS_RX_STS_SHFT              30
#define BN0_WF_TMAC_TOP_PSCR0_APS_OFF_MODE_ADDR                BN0_WF_TMAC_TOP_PSCR0_ADDR
#define BN0_WF_TMAC_TOP_PSCR0_APS_OFF_MODE_MASK                0x20000000                // APS_OFF_MODE[29]
#define BN0_WF_TMAC_TOP_PSCR0_APS_OFF_MODE_SHFT                29
#define BN0_WF_TMAC_TOP_PSCR0_APS_EN_ADDR                      BN0_WF_TMAC_TOP_PSCR0_ADDR
#define BN0_WF_TMAC_TOP_PSCR0_APS_EN_MASK                      0x10000000                // APS_EN[28]
#define BN0_WF_TMAC_TOP_PSCR0_APS_EN_SHFT                      28
#define BN0_WF_TMAC_TOP_PSCR0_APS_ACT_STS_ADDR                 BN0_WF_TMAC_TOP_PSCR0_ADDR
#define BN0_WF_TMAC_TOP_PSCR0_APS_ACT_STS_MASK                 0x08000000                // APS_ACT_STS[27]
#define BN0_WF_TMAC_TOP_PSCR0_APS_ACT_STS_SHFT                 27
#define BN0_WF_TMAC_TOP_PSCR0_APS_HALT_TIME_ADDR               BN0_WF_TMAC_TOP_PSCR0_ADDR
#define BN0_WF_TMAC_TOP_PSCR0_APS_HALT_TIME_MASK               0x03FF0000                // APS_HALT_TIME[25..16]
#define BN0_WF_TMAC_TOP_PSCR0_APS_HALT_TIME_SHFT               16
#define BN0_WF_TMAC_TOP_PSCR0_APS_ON_TIME_ADDR                 BN0_WF_TMAC_TOP_PSCR0_ADDR
#define BN0_WF_TMAC_TOP_PSCR0_APS_ON_TIME_MASK                 0x0000FC00                // APS_ON_TIME[15..10]
#define BN0_WF_TMAC_TOP_PSCR0_APS_ON_TIME_SHFT                 10
#define BN0_WF_TMAC_TOP_PSCR0_APS_OFF_TIME_ADDR                BN0_WF_TMAC_TOP_PSCR0_ADDR
#define BN0_WF_TMAC_TOP_PSCR0_APS_OFF_TIME_MASK                0x000001FE                // APS_OFF_TIME[8..1]
#define BN0_WF_TMAC_TOP_PSCR0_APS_OFF_TIME_SHFT                1

#define BN0_WF_TMAC_TOP_SACR6_CURR_ANT_H_ADDR                  BN0_WF_TMAC_TOP_SACR6_ADDR
#define BN0_WF_TMAC_TOP_SACR6_CURR_ANT_H_MASK                  0x00FFF000                // CURR_ANT_H[23..12]
#define BN0_WF_TMAC_TOP_SACR6_CURR_ANT_H_SHFT                  12
#define BN0_WF_TMAC_TOP_SACR6_CURR_ANT_ADDR                    BN0_WF_TMAC_TOP_SACR6_ADDR
#define BN0_WF_TMAC_TOP_SACR6_CURR_ANT_MASK                    0x00000FFF                // CURR_ANT[11..0]
#define BN0_WF_TMAC_TOP_SACR6_CURR_ANT_SHFT                    0

#define BN0_WF_TMAC_TOP_ICSCR1_ICSRPT_ABORT_CNT_ADDR           BN0_WF_TMAC_TOP_ICSCR1_ADDR
#define BN0_WF_TMAC_TOP_ICSCR1_ICSRPT_ABORT_CNT_MASK           0xFFFF0000                // ICSRPT_ABORT_CNT[31..16]
#define BN0_WF_TMAC_TOP_ICSCR1_ICSRPT_ABORT_CNT_SHFT           16
#define BN0_WF_TMAC_TOP_ICSCR1_ICSRPT_FLT_CNT_ADDR             BN0_WF_TMAC_TOP_ICSCR1_ADDR
#define BN0_WF_TMAC_TOP_ICSCR1_ICSRPT_FLT_CNT_MASK             0x0000FFFF                // ICSRPT_FLT_CNT[15..0]
#define BN0_WF_TMAC_TOP_ICSCR1_ICSRPT_FLT_CNT_SHFT             0

#define BN0_WF_TMAC_TOP_DBGCTRL_ERR_IND_CLR_ADDR               BN0_WF_TMAC_TOP_DBGCTRL_ADDR
#define BN0_WF_TMAC_TOP_DBGCTRL_ERR_IND_CLR_MASK               0x80000000                // ERR_IND_CLR[31]
#define BN0_WF_TMAC_TOP_DBGCTRL_ERR_IND_CLR_SHFT               31
#define BN0_WF_TMAC_TOP_DBGCTRL_DBG_TXV_SEL_ADDR               BN0_WF_TMAC_TOP_DBGCTRL_ADDR
#define BN0_WF_TMAC_TOP_DBGCTRL_DBG_TXV_SEL_MASK               0x70000000                // DBG_TXV_SEL[30..28]
#define BN0_WF_TMAC_TOP_DBGCTRL_DBG_TXV_SEL_SHFT               28
#define BN0_WF_TMAC_TOP_DBGCTRL_DBG_BYTE_SEL_ADDR              BN0_WF_TMAC_TOP_DBGCTRL_ADDR
#define BN0_WF_TMAC_TOP_DBGCTRL_DBG_BYTE_SEL_MASK              0x07000000                // DBG_BYTE_SEL[26..24]
#define BN0_WF_TMAC_TOP_DBGCTRL_DBG_BYTE_SEL_SHFT              24
#define BN0_WF_TMAC_TOP_DBGCTRL_DBG_TFSM_PAGE_ADDR             BN0_WF_TMAC_TOP_DBGCTRL_ADDR
#define BN0_WF_TMAC_TOP_DBGCTRL_DBG_TFSM_PAGE_MASK             0x00800000                // DBG_TFSM_PAGE[23]
#define BN0_WF_TMAC_TOP_DBGCTRL_DBG_TFSM_PAGE_SHFT             23
#define BN0_WF_TMAC_TOP_DBGCTRL_DBG_UX_SEL_ADDR                BN0_WF_TMAC_TOP_DBGCTRL_ADDR
#define BN0_WF_TMAC_TOP_DBGCTRL_DBG_UX_SEL_MASK                0x007F0000                // DBG_UX_SEL[22..16]
#define BN0_WF_TMAC_TOP_DBGCTRL_DBG_UX_SEL_SHFT                16
#define BN0_WF_TMAC_TOP_DBGCTRL_DBG_FLAG_SWAP_EN_ADDR          BN0_WF_TMAC_TOP_DBGCTRL_ADDR
#define BN0_WF_TMAC_TOP_DBGCTRL_DBG_FLAG_SWAP_EN_MASK          0x0000F000                // DBG_FLAG_SWAP_EN[15..12]
#define BN0_WF_TMAC_TOP_DBGCTRL_DBG_FLAG_SWAP_EN_SHFT          12
#define BN0_WF_TMAC_TOP_DBGCTRL_TMAC_MON_CNT_SEL_ADDR          BN0_WF_TMAC_TOP_DBGCTRL_ADDR
#define BN0_WF_TMAC_TOP_DBGCTRL_TMAC_MON_CNT_SEL_MASK          0x00000F00                // TMAC_MON_CNT_SEL[11..8]
#define BN0_WF_TMAC_TOP_DBGCTRL_TMAC_MON_CNT_SEL_SHFT          8
#define BN0_WF_TMAC_TOP_DBGCTRL_TMAC_MON_CNT_MODE_ADDR         BN0_WF_TMAC_TOP_DBGCTRL_ADDR
#define BN0_WF_TMAC_TOP_DBGCTRL_TMAC_MON_CNT_MODE_MASK         0x00000080                // TMAC_MON_CNT_MODE[7]
#define BN0_WF_TMAC_TOP_DBGCTRL_TMAC_MON_CNT_MODE_SHFT         7
#define BN0_WF_TMAC_TOP_DBGCTRL_TMAC_MON_CNT_EN_ADDR           BN0_WF_TMAC_TOP_DBGCTRL_ADDR
#define BN0_WF_TMAC_TOP_DBGCTRL_TMAC_MON_CNT_EN_MASK           0x00000040                // TMAC_MON_CNT_EN[6]
#define BN0_WF_TMAC_TOP_DBGCTRL_TMAC_MON_CNT_EN_SHFT           6
#define BN0_WF_TMAC_TOP_DBGCTRL_DBGCTRL_RSV0_ADDR              BN0_WF_TMAC_TOP_DBGCTRL_ADDR
#define BN0_WF_TMAC_TOP_DBGCTRL_DBGCTRL_RSV0_MASK              0x0000003F                // DBGCTRL_RSV0[5..0]
#define BN0_WF_TMAC_TOP_DBGCTRL_DBGCTRL_RSV0_SHFT              0

#define BN0_WF_TMAC_TOP_TTRCR0_TF_COMINFO_B31B0_ADDR           BN0_WF_TMAC_TOP_TTRCR0_ADDR
#define BN0_WF_TMAC_TOP_TTRCR0_TF_COMINFO_B31B0_MASK           0xFFFFFFFF                // TF_COMINFO_B31B0[31..0]
#define BN0_WF_TMAC_TOP_TTRCR0_TF_COMINFO_B31B0_SHFT           0

#define BN0_WF_TMAC_TOP_TTRCR1_TF_COMINFO_B63B32_ADDR          BN0_WF_TMAC_TOP_TTRCR1_ADDR
#define BN0_WF_TMAC_TOP_TTRCR1_TF_COMINFO_B63B32_MASK          0xFFFFFFFF                // TF_COMINFO_B63B32[31..0]
#define BN0_WF_TMAC_TOP_TTRCR1_TF_COMINFO_B63B32_SHFT          0

#define BN0_WF_TMAC_TOP_TTRCR2_TF_USRINFO_B31B0_ADDR           BN0_WF_TMAC_TOP_TTRCR2_ADDR
#define BN0_WF_TMAC_TOP_TTRCR2_TF_USRINFO_B31B0_MASK           0xFFFFFFFF                // TF_USRINFO_B31B0[31..0]
#define BN0_WF_TMAC_TOP_TTRCR2_TF_USRINFO_B31B0_SHFT           0

#define BN0_WF_TMAC_TOP_TTRCR3_TF_RESP_TEST_MODE_ADDR          BN0_WF_TMAC_TOP_TTRCR3_ADDR
#define BN0_WF_TMAC_TOP_TTRCR3_TF_RESP_TEST_MODE_MASK          0x80000000                // TF_RESP_TEST_MODE[31]
#define BN0_WF_TMAC_TOP_TTRCR3_TF_RESP_TEST_MODE_SHFT          31
#define BN0_WF_TMAC_TOP_TTRCR3_TF_USRINFO_B39B32_ADDR          BN0_WF_TMAC_TOP_TTRCR3_ADDR
#define BN0_WF_TMAC_TOP_TTRCR3_TF_USRINFO_B39B32_MASK          0x000000FF                // TF_USRINFO_B39B32[7..0]
#define BN0_WF_TMAC_TOP_TTRCR3_TF_USRINFO_B39B32_SHFT          0

#define BN0_WF_TMAC_TOP_TTRCR4_TF_RX_RSSI_20M_B26B0_ADDR       BN0_WF_TMAC_TOP_TTRCR4_ADDR
#define BN0_WF_TMAC_TOP_TTRCR4_TF_RX_RSSI_20M_B26B0_MASK       0x07FFFFFF                // TF_RX_RSSI_20M_B26B0[26..0]
#define BN0_WF_TMAC_TOP_TTRCR4_TF_RX_RSSI_20M_B26B0_SHFT       0

#define BN0_WF_TMAC_TOP_TTRCR5_TF_RX_RSSI_20M_B53B27_ADDR      BN0_WF_TMAC_TOP_TTRCR5_ADDR
#define BN0_WF_TMAC_TOP_TTRCR5_TF_RX_RSSI_20M_B53B27_MASK      0x07FFFFFF                // TF_RX_RSSI_20M_B53B27[26..0]
#define BN0_WF_TMAC_TOP_TTRCR5_TF_RX_RSSI_20M_B53B27_SHFT      0

#define BN0_WF_TMAC_TOP_TTRCR6_TF_RX_BWD_20M_ADDR              BN0_WF_TMAC_TOP_TTRCR6_ADDR
#define BN0_WF_TMAC_TOP_TTRCR6_TF_RX_BWD_20M_MASK              0xFF000000                // TF_RX_BWD_20M[31..24]
#define BN0_WF_TMAC_TOP_TTRCR6_TF_RX_BWD_20M_SHFT              24
#define BN0_WF_TMAC_TOP_TTRCR6_TF_RX_RSSI_20M_B71B54_ADDR      BN0_WF_TMAC_TOP_TTRCR6_ADDR
#define BN0_WF_TMAC_TOP_TTRCR6_TF_RX_RSSI_20M_B71B54_MASK      0x0003FFFF                // TF_RX_RSSI_20M_B71B54[17..0]
#define BN0_WF_TMAC_TOP_TTRCR6_TF_RX_RSSI_20M_B71B54_SHFT      0

#define BN0_WF_TMAC_TOP_TTRCR7_TF_USRINFO_AID2007_B31B0_ADDR   BN0_WF_TMAC_TOP_TTRCR7_ADDR
#define BN0_WF_TMAC_TOP_TTRCR7_TF_USRINFO_AID2007_B31B0_MASK   0xFFFFFFFF                // TF_USRINFO_AID2007_B31B0[31..0]
#define BN0_WF_TMAC_TOP_TTRCR7_TF_USRINFO_AID2007_B31B0_SHFT   0

#define BN0_WF_TMAC_TOP_TTRCR8_TF_EHTTB_IND_ADDR               BN0_WF_TMAC_TOP_TTRCR8_ADDR
#define BN0_WF_TMAC_TOP_TTRCR8_TF_EHTTB_IND_MASK               0x80000000                // TF_EHTTB_IND[31]
#define BN0_WF_TMAC_TOP_TTRCR8_TF_EHTTB_IND_SHFT               31
#define BN0_WF_TMAC_TOP_TTRCR8_TF_USRINFO_AID2007_B39B32_ADDR  BN0_WF_TMAC_TOP_TTRCR8_ADDR
#define BN0_WF_TMAC_TOP_TTRCR8_TF_USRINFO_AID2007_B39B32_MASK  0x000000FF                // TF_USRINFO_AID2007_B39B32[7..0]
#define BN0_WF_TMAC_TOP_TTRCR8_TF_USRINFO_AID2007_B39B32_SHFT  0

#define BN0_WF_TMAC_TOP_DBGR0_DBGR0_ADDR                       BN0_WF_TMAC_TOP_DBGR0_ADDR
#define BN0_WF_TMAC_TOP_DBGR0_DBGR0_MASK                       0xFFFFFFFF                // DBGR0[31..0]
#define BN0_WF_TMAC_TOP_DBGR0_DBGR0_SHFT                       0

#define BN0_WF_TMAC_TOP_DBGR1_DBGR1_ADDR                       BN0_WF_TMAC_TOP_DBGR1_ADDR
#define BN0_WF_TMAC_TOP_DBGR1_DBGR1_MASK                       0xFFFFFFFF                // DBGR1[31..0]
#define BN0_WF_TMAC_TOP_DBGR1_DBGR1_SHFT                       0

#define BN0_WF_TMAC_TOP_DBGR2_DBGR2_ADDR                       BN0_WF_TMAC_TOP_DBGR2_ADDR
#define BN0_WF_TMAC_TOP_DBGR2_DBGR2_MASK                       0xFFFFFFFF                // DBGR2[31..0]
#define BN0_WF_TMAC_TOP_DBGR2_DBGR2_SHFT                       0

#define BN0_WF_TMAC_TOP_DBGR3_DBGR3_ADDR                       BN0_WF_TMAC_TOP_DBGR3_ADDR
#define BN0_WF_TMAC_TOP_DBGR3_DBGR3_MASK                       0xFFFFFFFF                // DBGR3[31..0]
#define BN0_WF_TMAC_TOP_DBGR3_DBGR3_SHFT                       0

#define BN0_WF_TMAC_TOP_TXINFO0_TXINFO0_ADDR                   BN0_WF_TMAC_TOP_TXINFO0_ADDR
#define BN0_WF_TMAC_TOP_TXINFO0_TXINFO0_MASK                   0xFFFFFFFF                // TXINFO0[31..0]
#define BN0_WF_TMAC_TOP_TXINFO0_TXINFO0_SHFT                   0

#define BN0_WF_TMAC_TOP_TXINFO1_TXINFO1_ADDR                   BN0_WF_TMAC_TOP_TXINFO1_ADDR
#define BN0_WF_TMAC_TOP_TXINFO1_TXINFO1_MASK                   0xFFFFFFFF                // TXINFO1[31..0]
#define BN0_WF_TMAC_TOP_TXINFO1_TXINFO1_SHFT                   0

#define BN0_WF_TMAC_TOP_TXV0_TXV0_ADDR                         BN0_WF_TMAC_TOP_TXV0_ADDR
#define BN0_WF_TMAC_TOP_TXV0_TXV0_MASK                         0xFFFFFFFF                // TXV0[31..0]
#define BN0_WF_TMAC_TOP_TXV0_TXV0_SHFT                         0

#define BN0_WF_TMAC_TOP_TXV1_TXV1_ADDR                         BN0_WF_TMAC_TOP_TXV1_ADDR
#define BN0_WF_TMAC_TOP_TXV1_TXV1_MASK                         0xFFFFFFFF                // TXV1[31..0]
#define BN0_WF_TMAC_TOP_TXV1_TXV1_SHFT                         0

#define BN0_WF_TMAC_TOP_TXV2_TXV2_ADDR                         BN0_WF_TMAC_TOP_TXV2_ADDR
#define BN0_WF_TMAC_TOP_TXV2_TXV2_MASK                         0xFFFFFFFF                // TXV2[31..0]
#define BN0_WF_TMAC_TOP_TXV2_TXV2_SHFT                         0

#define BN0_WF_TMAC_TOP_TXV3_TXV3_ADDR                         BN0_WF_TMAC_TOP_TXV3_ADDR
#define BN0_WF_TMAC_TOP_TXV3_TXV3_MASK                         0xFFFFFFFF                // TXV3[31..0]
#define BN0_WF_TMAC_TOP_TXV3_TXV3_SHFT                         0

#define BN0_WF_TMAC_TOP_TXV4_TXV4_ADDR                         BN0_WF_TMAC_TOP_TXV4_ADDR
#define BN0_WF_TMAC_TOP_TXV4_TXV4_MASK                         0xFFFFFFFF                // TXV4[31..0]
#define BN0_WF_TMAC_TOP_TXV4_TXV4_SHFT                         0

#define BN0_WF_TMAC_TOP_TXV5_TXV5_ADDR                         BN0_WF_TMAC_TOP_TXV5_ADDR
#define BN0_WF_TMAC_TOP_TXV5_TXV5_MASK                         0xFFFFFFFF                // TXV5[31..0]
#define BN0_WF_TMAC_TOP_TXV5_TXV5_SHFT                         0

#define BN0_WF_TMAC_TOP_TXV6_TXV6_ADDR                         BN0_WF_TMAC_TOP_TXV6_ADDR
#define BN0_WF_TMAC_TOP_TXV6_TXV6_MASK                         0xFFFFFFFF                // TXV6[31..0]
#define BN0_WF_TMAC_TOP_TXV6_TXV6_SHFT                         0

#define BN0_WF_TMAC_TOP_TXV7_TXV7_ADDR                         BN0_WF_TMAC_TOP_TXV7_ADDR
#define BN0_WF_TMAC_TOP_TXV7_TXV7_MASK                         0xFFFFFFFF                // TXV7[31..0]
#define BN0_WF_TMAC_TOP_TXV7_TXV7_SHFT                         0

#define BN0_WF_TMAC_TOP_TXV8_TXV8_ADDR                         BN0_WF_TMAC_TOP_TXV8_ADDR
#define BN0_WF_TMAC_TOP_TXV8_TXV8_MASK                         0xFFFFFFFF                // TXV8[31..0]
#define BN0_WF_TMAC_TOP_TXV8_TXV8_SHFT                         0

#define BN0_WF_TMAC_TOP_TXV9_TXV9_ADDR                         BN0_WF_TMAC_TOP_TXV9_ADDR
#define BN0_WF_TMAC_TOP_TXV9_TXV9_MASK                         0xFFFFFFFF                // TXV9[31..0]
#define BN0_WF_TMAC_TOP_TXV9_TXV9_SHFT                         0

#define BN0_WF_TMAC_TOP_TXV10_TXV10_ADDR                       BN0_WF_TMAC_TOP_TXV10_ADDR
#define BN0_WF_TMAC_TOP_TXV10_TXV10_MASK                       0xFFFFFFFF                // TXV10[31..0]
#define BN0_WF_TMAC_TOP_TXV10_TXV10_SHFT                       0

#define BN0_WF_TMAC_TOP_TXV11_TXV11_ADDR                       BN0_WF_TMAC_TOP_TXV11_ADDR
#define BN0_WF_TMAC_TOP_TXV11_TXV11_MASK                       0xFFFFFFFF                // TXV11[31..0]
#define BN0_WF_TMAC_TOP_TXV11_TXV11_SHFT                       0

#define BN0_WF_TMAC_TOP_TXV12_TXV12_ADDR                       BN0_WF_TMAC_TOP_TXV12_ADDR
#define BN0_WF_TMAC_TOP_TXV12_TXV12_MASK                       0xFFFFFFFF                // TXV12[31..0]
#define BN0_WF_TMAC_TOP_TXV12_TXV12_SHFT                       0

#define BN0_WF_TMAC_TOP_TXV13_TXV13_ADDR                       BN0_WF_TMAC_TOP_TXV13_ADDR
#define BN0_WF_TMAC_TOP_TXV13_TXV13_MASK                       0xFFFFFFFF                // TXV13[31..0]
#define BN0_WF_TMAC_TOP_TXV13_TXV13_SHFT                       0

#define BN0_WF_TMAC_TOP_TXV14_TXV14_ADDR                       BN0_WF_TMAC_TOP_TXV14_ADDR
#define BN0_WF_TMAC_TOP_TXV14_TXV14_MASK                       0xFFFFFFFF                // TXV14[31..0]
#define BN0_WF_TMAC_TOP_TXV14_TXV14_SHFT                       0

#define BN0_WF_TMAC_TOP_TXV15_TXV15_ADDR                       BN0_WF_TMAC_TOP_TXV15_ADDR
#define BN0_WF_TMAC_TOP_TXV15_TXV15_MASK                       0xFFFFFFFF                // TXV15[31..0]
#define BN0_WF_TMAC_TOP_TXV15_TXV15_SHFT                       0

#define BN0_WF_TMAC_TOP_TXV16_TXV16_ADDR                       BN0_WF_TMAC_TOP_TXV16_ADDR
#define BN0_WF_TMAC_TOP_TXV16_TXV16_MASK                       0xFFFFFFFF                // TXV16[31..0]
#define BN0_WF_TMAC_TOP_TXV16_TXV16_SHFT                       0

#define BN0_WF_TMAC_TOP_TXV17_TXV17_ADDR                       BN0_WF_TMAC_TOP_TXV17_ADDR
#define BN0_WF_TMAC_TOP_TXV17_TXV17_MASK                       0xFFFFFFFF                // TXV17[31..0]
#define BN0_WF_TMAC_TOP_TXV17_TXV17_SHFT                       0

#ifdef __cplusplus
}
#endif

#endif // __BN0_WF_TMAC_TOP_REGS_H__
