
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000747                       # Number of seconds simulated
sim_ticks                                   746998500                       # Number of ticks simulated
final_tick                                  746998500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  34942                       # Simulator instruction rate (inst/s)
host_op_rate                                    34942                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               26101193                       # Simulator tick rate (ticks/s)
host_mem_usage                                 674332                       # Number of bytes of host memory used
host_seconds                                    28.62                       # Real time elapsed on the host
sim_insts                                     1000003                       # Number of instructions simulated
sim_ops                                       1000003                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           52736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1262720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1315456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        52736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         52736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1124992                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1124992                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              824                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            19730                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               20554                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         17578                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              17578                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           70597197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data         1690391614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1760988811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      70597197                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         70597197                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1506016411                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1506016411                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1506016411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          70597197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data        1690391614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3267005222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       20556                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      17578                       # Number of write requests accepted
system.mem_ctrls.readBursts                     20556                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    17578                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1314560                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1123008                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1315584                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1124992                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     16                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1135                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     746994500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 20556                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                17578                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6935                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    9877                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1972                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1752                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2898                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    840.546584                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   691.041461                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   330.840892                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          182      6.28%      6.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          173      5.97%     12.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          102      3.52%     15.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           91      3.14%     18.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           66      2.28%     21.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           54      1.86%     23.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           84      2.90%     25.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           77      2.66%     28.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2069     71.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2898                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1085                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.917972                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.836434                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     49.341921                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1079     99.45%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            3      0.28%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            1      0.09%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            1      0.09%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1085                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1085                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.172350                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.163258                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.560682                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              990     91.24%     91.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      0.37%     91.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               90      8.29%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1085                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    561105500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               946230500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  102700000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     27317.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46067.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1759.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1503.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1761.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1506.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        25.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.75                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.93                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.60                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    18918                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   16267                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.10                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.54                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      19588.67                       # Average gap between requests
system.mem_ctrls.pageHitRate                    92.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE        1343000                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF        24700000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT       715820000                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.membus.throughput                   3266919545                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq                1986                       # Transaction distribution
system.membus.trans_dist::ReadResp               1986                       # Transaction distribution
system.membus.trans_dist::Writeback             17578                       # Transaction distribution
system.membus.trans_dist::ReadExReq             18570                       # Transaction distribution
system.membus.trans_dist::ReadExResp            18567                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1648                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        57039                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  58687                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        52736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      2387648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total             2440384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus                2440384                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy           181454500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              24.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7756499                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          182650250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             24.5                       # Layer utilization (%)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.branchPred.lookups                  153483                       # Number of BP lookups
system.cpu.branchPred.condPredicted            151241                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             84371                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 2814                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                    1191                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             42.324094                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     362                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                        70133                       # DTB read hits
system.cpu.dtb.read_misses                         25                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                    70158                       # DTB read accesses
system.cpu.dtb.write_hits                      212539                       # DTB write hits
system.cpu.dtb.write_misses                       137                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                  212676                       # DTB write accesses
system.cpu.dtb.data_hits                       282672                       # DTB hits
system.cpu.dtb.data_misses                        162                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                   282834                       # DTB accesses
system.cpu.itb.fetch_hits                        5114                       # ITB hits
system.cpu.itb.fetch_misses                        43                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                    5157                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.num_syscalls                   46                       # Number of system calls
system.cpu.numCycles                          1494164                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.branch_predictor.predictedTaken         2277                       # Number of Branches Predicted As Taken (True).
system.cpu.branch_predictor.predictedNotTaken       151206                       # Number of Branches Predicted As Not Taken (False).
system.cpu.regfile_manager.intRegFileReads      1073432                       # Number of Reads from Int. Register File
system.cpu.regfile_manager.intRegFileWrites       652036                       # Number of Writes to Int. Register File
system.cpu.regfile_manager.intRegFileAccesses      1725468                       # Total Accesses (Read+Write) to the Int. Register File
system.cpu.regfile_manager.floatRegFileReads          331                       # Number of Reads from FP Register File
system.cpu.regfile_manager.floatRegFileWrites          263                       # Number of Writes to FP Register File
system.cpu.regfile_manager.floatRegFileAccesses          594                       # Total Accesses (Read+Write) to the FP Register File
system.cpu.regfile_manager.regForwards         500004                       # Number of Registers Read Through Forwarding Logic
system.cpu.agen_unit.agens                     267115                       # Number of Address Generations
system.cpu.execution_unit.predictedTakenIncorrect         1085                       # Number of Branches Incorrectly Predicted As Taken.
system.cpu.execution_unit.predictedNotTakenIncorrect        82995                       # Number of Branches Incorrectly Predicted As Not Taken).
system.cpu.execution_unit.mispredicted          84080                       # Number of Branches Incorrectly Predicted
system.cpu.execution_unit.predicted              2748                       # Number of Branches Incorrectly Predicted
system.cpu.execution_unit.mispredictPct     96.835122                       # Percentage of Incorrect Branches Predicts
system.cpu.execution_unit.executions           750124                       # Number of Instructions Executed.
system.cpu.mult_div_unit.multiplies                44                       # Number of Multipy Operations Executed
system.cpu.mult_div_unit.divides                    0                       # Number of Divide Operations Executed
system.cpu.contextSwitches                          1                       # Number of context switches
system.cpu.threadCycles                        955897                       # Total Number of Cycles A Thread Was Active in CPU (Per-Thread)
system.cpu.smtCycles                                0                       # Total number of cycles that the CPU was in SMT-mode
system.cpu.timesIdled                           22050                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          796938                       # Number of cycles cpu's stages were not processed
system.cpu.runCycles                           697226                       # Number of cycles cpu stages are processed.
system.cpu.activity                         46.663285                       # Percentage of cycles cpu is active
system.cpu.comLoads                             70044                       # Number of Load instructions committed
system.cpu.comStores                           196162                       # Number of Store instructions committed
system.cpu.comBranches                          86820                       # Number of Branches instructions committed
system.cpu.comNops                              49176                       # Number of Nop instructions committed
system.cpu.comNonSpec                              46                       # Number of Non-Speculative instructions committed
system.cpu.comInts                             597407                       # Number of Integer instructions committed
system.cpu.comFloats                              175                       # Number of Floating Point instructions committed
system.cpu.committedInsts                     1000003                       # Number of Instructions committed (Per-Thread)
system.cpu.committedOps                       1000003                       # Number of Ops committed (Per-Thread)
system.cpu.smtCommittedInsts                        0                       # Number of SMT Instructions committed (Per-Thread)
system.cpu.committedInsts_total               1000003                       # Number of Instructions committed (Total)
system.cpu.cpi                               1.494160                       # CPI: Cycles Per Instruction (Per-Thread)
system.cpu.smt_cpi                                nan                       # CPI: Total SMT-CPI
system.cpu.cpi_total                         1.494160                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.669273                       # IPC: Instructions Per Cycle (Per-Thread)
system.cpu.smt_ipc                                nan                       # IPC: Total SMT-IPC
system.cpu.ipc_total                         0.669273                       # IPC: Total IPC of All Threads
system.cpu.stage0.idleCycles                   969037                       # Number of cycles 0 instructions are processed.
system.cpu.stage0.runCycles                    525127                       # Number of cycles 1+ instructions are processed.
system.cpu.stage0.utilization               35.145205                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage1.idleCycles                  1039451                       # Number of cycles 0 instructions are processed.
system.cpu.stage1.runCycles                    454713                       # Number of cycles 1+ instructions are processed.
system.cpu.stage1.utilization               30.432603                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage2.idleCycles                  1054265                       # Number of cycles 0 instructions are processed.
system.cpu.stage2.runCycles                    439899                       # Number of cycles 1+ instructions are processed.
system.cpu.stage2.utilization               29.441146                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage3.idleCycles                  1277785                       # Number of cycles 0 instructions are processed.
system.cpu.stage3.runCycles                    216379                       # Number of cycles 1+ instructions are processed.
system.cpu.stage3.utilization               14.481610                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage4.idleCycles                  1053573                       # Number of cycles 0 instructions are processed.
system.cpu.stage4.runCycles                    440591                       # Number of cycles 1+ instructions are processed.
system.cpu.stage4.utilization               29.487459                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.icache.tags.replacements               365                       # number of replacements
system.cpu.icache.tags.tagsinuse           448.289774                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                4107                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               824                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              4.984223                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   448.289774                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.875566                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.875566                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          459                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          459                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.896484                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             11052                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            11052                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst         4107                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            4107                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst          4107                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             4107                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst         4107                       # number of overall hits
system.cpu.icache.overall_hits::total            4107                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1007                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1007                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1007                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1007                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1007                       # number of overall misses
system.cpu.icache.overall_misses::total          1007                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     50118249                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     50118249                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     50118249                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     50118249                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     50118249                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     50118249                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst         5114                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         5114                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst         5114                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         5114                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst         5114                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         5114                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.196910                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.196910                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.196910                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.196910                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.196910                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.196910                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 49769.859980                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49769.859980                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 49769.859980                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49769.859980                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 49769.859980                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49769.859980                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          183                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          183                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          183                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          183                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          183                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          183                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          824                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          824                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          824                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          824                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          824                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          824                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     39503501                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     39503501                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     39503501                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     39503501                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     39503501                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     39503501                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.161126                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.161126                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.161126                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.161126                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.161126                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.161126                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 47941.141990                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 47941.141990                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 47941.141990                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 47941.141990                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 47941.141990                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 47941.141990                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements             18705                       # number of replacements
system.cpu.dcache.tags.tagsinuse           961.608500                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              117038                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             19729                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              5.932282                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          62238750                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   961.608500                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.939071                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.939071                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          475                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          549                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            552137                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           552137                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data        68777                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           68777                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        48089                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          48089                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           86                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           86                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           86                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           86                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        116866                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           116866                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       116866                       # number of overall hits
system.cpu.dcache.overall_hits::total          116866                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         1179                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1179                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       147985                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       147985                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data       149164                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         149164                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       149164                       # number of overall misses
system.cpu.dcache.overall_misses::total        149164                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     59671750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     59671750                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  10280415500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10280415500                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       116500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       116500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  10340087250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  10340087250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  10340087250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  10340087250                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data        69956                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        69956                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       196074                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       196074                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           88                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           88                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       266030                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       266030                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       266030                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       266030                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.016853                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016853                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.754741                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.754741                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.022727                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.022727                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.560704                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.560704                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.560704                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.560704                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 50612.171332                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50612.171332                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 69469.307700                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69469.307700                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        58250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        58250                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 69320.259915                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69320.259915                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 69320.259915                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69320.259915                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       582151                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        14174                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             16386                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              88                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.527340                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   161.068182                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        17578                       # number of writebacks
system.cpu.dcache.writebacks::total             17578                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       129415                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       129415                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       129434                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       129434                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       129434                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       129434                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         1160                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1160                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        18570                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        18570                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        19730                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        19730                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        19730                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        19730                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     54492000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     54492000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1416306750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1416306750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       109500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       109500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   1470798750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1470798750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   1470798750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1470798750                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.016582                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016582                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.094709                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.094709                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.022727                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.022727                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.074165                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.074165                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.074165                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.074165                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 46975.862069                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 46975.862069                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 76268.537964                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76268.537964                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        54750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        54750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 74546.312722                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74546.312722                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 74546.312722                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74546.312722                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
