T_1\r\nF_1 ( union V_1 * V_2 ,\r\nunion V_1 * * V_3 ,\r\nstruct V_4 * V_5 )\r\n{\r\nunion V_1 * V_6 ;\r\nunion V_1 * V_7 ;\r\nF_2 ( V_8 , V_2 ) ;\r\n* V_3 = NULL ;\r\nswitch ( F_3 ( V_2 ) ) {\r\ncase V_9 :\r\nif ( V_2 -> V_10 . type != V_11 ) {\r\nF_4 ( V_12 ) ;\r\n}\r\nswitch ( V_2 -> V_13 . V_14 ) {\r\ncase V_15 :\r\ncase V_16 :\r\ncase V_17 :\r\nV_7 = V_2 -> V_13 . V_18 ;\r\nbreak;\r\ndefault:\r\nF_5 ( ( V_19 , L_1 ,\r\nV_2 -> V_13 . V_14 ) ) ;\r\nF_4 ( V_12 ) ;\r\n}\r\nbreak;\r\ncase V_20 :\r\nV_7 = V_2 ;\r\nbreak;\r\ndefault:\r\nF_5 ( ( V_19 , L_2 ,\r\nF_3 ( V_2 ) ) ) ;\r\nF_4 ( V_21 ) ;\r\n}\r\nV_6 =\r\nF_6 ( V_11 ) ;\r\nif ( ! V_6 ) {\r\nF_4 ( V_22 ) ;\r\n}\r\nV_6 -> V_13 . V_14 = V_23 ;\r\nV_6 -> V_13 . V_18 = V_7 ;\r\n* V_3 = V_6 ;\r\nF_7 ( ( V_24 ,\r\nL_3 ,\r\nV_2 , F_8 ( V_2 ) ,\r\n* V_3 ) ) ;\r\nF_4 ( V_25 ) ;\r\n}\r\nT_2 F_9 ( T_3 V_26 , T_2 V_27 , T_2 V_28 )\r\n{\r\nF_10 () ;\r\nswitch ( V_26 ) {\r\ncase V_29 :\r\nreturn ( V_27 + V_28 ) ;\r\ncase V_30 :\r\nreturn ( V_27 & V_28 ) ;\r\ncase V_31 :\r\nreturn ( ~ ( V_27 & V_28 ) ) ;\r\ncase V_32 :\r\nreturn ( V_27 | V_28 ) ;\r\ncase V_33 :\r\nreturn ( ~ ( V_27 | V_28 ) ) ;\r\ncase V_34 :\r\nreturn ( V_27 ^ V_28 ) ;\r\ncase V_35 :\r\nreturn ( V_27 * V_28 ) ;\r\ncase V_36 :\r\nif ( V_28 >= V_37 ) {\r\nreturn ( 0 ) ;\r\n}\r\nreturn ( V_27 << V_28 ) ;\r\ncase V_38 :\r\nif ( V_28 >= V_37 ) {\r\nreturn ( 0 ) ;\r\n}\r\nreturn ( V_27 >> V_28 ) ;\r\ncase V_39 :\r\nreturn ( V_27 - V_28 ) ;\r\ndefault:\r\nreturn ( 0 ) ;\r\n}\r\n}\r\nT_1\r\nF_11 ( T_3 V_26 ,\r\nT_2 V_27 , T_2 V_28 , T_4 * V_40 )\r\n{\r\nT_1 V_41 = V_25 ;\r\nT_4 V_42 = FALSE ;\r\nF_12 ( V_43 ) ;\r\nswitch ( V_26 ) {\r\ncase V_44 :\r\nif ( V_27 && V_28 ) {\r\nV_42 = TRUE ;\r\n}\r\nbreak;\r\ncase V_45 :\r\nif ( V_27 || V_28 ) {\r\nV_42 = TRUE ;\r\n}\r\nbreak;\r\ndefault:\r\nV_41 = V_46 ;\r\nbreak;\r\n}\r\n* V_40 = V_42 ;\r\nF_4 ( V_41 ) ;\r\n}\r\nT_1\r\nF_13 ( T_3 V_26 ,\r\nunion V_1 * V_47 ,\r\nunion V_1 * V_48 , T_4 * V_40 )\r\n{\r\nunion V_1 * V_49 = V_48 ;\r\nT_2 V_27 ;\r\nT_2 V_28 ;\r\nT_5 V_50 ;\r\nT_5 V_51 ;\r\nT_1 V_41 = V_25 ;\r\nT_4 V_42 = FALSE ;\r\nint V_52 ;\r\nF_12 ( V_53 ) ;\r\nswitch ( V_47 -> V_10 . type ) {\r\ncase V_54 :\r\nV_41 =\r\nF_14 ( V_48 , & V_49 , 16 ) ;\r\nbreak;\r\ncase V_55 :\r\nV_41 =\r\nF_15 ( V_48 , & V_49 ,\r\nV_56 ) ;\r\nbreak;\r\ncase V_57 :\r\nV_41 = F_16 ( V_48 , & V_49 ) ;\r\nbreak;\r\ndefault:\r\nV_41 = V_46 ;\r\nbreak;\r\n}\r\nif ( F_17 ( V_41 ) ) {\r\ngoto V_58;\r\n}\r\nif ( V_47 -> V_10 . type == V_54 ) {\r\nV_27 = V_47 -> integer . V_59 ;\r\nV_28 = V_49 -> integer . V_59 ;\r\nswitch ( V_26 ) {\r\ncase V_60 :\r\nif ( V_27 == V_28 ) {\r\nV_42 = TRUE ;\r\n}\r\nbreak;\r\ncase V_61 :\r\nif ( V_27 > V_28 ) {\r\nV_42 = TRUE ;\r\n}\r\nbreak;\r\ncase V_62 :\r\nif ( V_27 < V_28 ) {\r\nV_42 = TRUE ;\r\n}\r\nbreak;\r\ndefault:\r\nV_41 = V_46 ;\r\nbreak;\r\n}\r\n} else {\r\nV_50 = V_47 -> V_63 . V_64 ;\r\nV_51 = V_49 -> V_63 . V_64 ;\r\nV_52 = memcmp ( V_47 -> V_63 . V_65 ,\r\nV_49 -> V_63 . V_65 ,\r\n( V_50 > V_51 ) ? V_51 : V_50 ) ;\r\nswitch ( V_26 ) {\r\ncase V_60 :\r\nif ( ( V_50 == V_51 ) && ( V_52 == 0 ) ) {\r\nV_42 = TRUE ;\r\n}\r\nbreak;\r\ncase V_61 :\r\nif ( V_52 > 0 ) {\r\nV_42 = TRUE ;\r\ngoto V_58;\r\n}\r\nif ( V_52 < 0 ) {\r\ngoto V_58;\r\n}\r\nif ( V_50 > V_51 ) {\r\nV_42 = TRUE ;\r\n}\r\nbreak;\r\ncase V_62 :\r\nif ( V_52 > 0 ) {\r\ngoto V_58;\r\n}\r\nif ( V_52 < 0 ) {\r\nV_42 = TRUE ;\r\ngoto V_58;\r\n}\r\nif ( V_50 < V_51 ) {\r\nV_42 = TRUE ;\r\n}\r\nbreak;\r\ndefault:\r\nV_41 = V_46 ;\r\nbreak;\r\n}\r\n}\r\nV_58:\r\nif ( V_49 != V_48 ) {\r\nF_18 ( V_49 ) ;\r\n}\r\n* V_40 = V_42 ;\r\nF_4 ( V_41 ) ;\r\n}
