Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Nov 21 12:26:54 2019
| Host         : LAPTOP-QEVL8JVR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file test_timing_summary_routed.rpt -pb test_timing_summary_routed.pb -rpx test_timing_summary_routed.rpx -warn_on_violation
| Design       : test
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.176        0.000                      0                   56        0.206        0.000                      0                   56        2.000        0.000                       0                    64  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 50.000}       100.000         10.000          
  clk_out2_clk_wiz_0  {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       97.017        0.000                      0                   28        0.206        0.000                      0                   28       49.500        0.000                       0                    30  
  clk_out2_clk_wiz_0        2.176        0.000                      0                   28        0.324        0.000                      0                   28        2.000        0.000                       0                    30  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       97.017ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.017ns  (required time - arrival time)
  Source:                 cnt_2_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_2_reg[25]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.797ns  (logic 2.034ns (72.732%)  route 0.763ns (27.268%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 98.568 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.726    -0.814    clk_10m
    SLICE_X0Y98          FDSE                                         r  cnt_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDSE (Prop_fdse_C_Q)         0.456    -0.358 r  cnt_2_reg[1]/Q
                         net (fo=1, routed)           0.762     0.404    cnt_2_reg_n_0_[1]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.078 r  cnt_2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.078    cnt_2_reg[0]_i_2_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.192 r  cnt_2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.193    cnt_2_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.307 r  cnt_2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.307    cnt_2_reg[8]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.421 r  cnt_2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.421    cnt_2_reg[12]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.535 r  cnt_2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.535    cnt_2_reg[16]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.649 r  cnt_2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.649    cnt_2_reg[20]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.983 r  cnt_2_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.983    cnt_2_reg[24]_i_1_n_6
    SLICE_X0Y104         FDSE                                         r  cnt_2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.589    98.568    clk_10m
    SLICE_X0Y104         FDSE                                         r  cnt_2_reg[25]/C
                         clock pessimism              0.480    99.049    
                         clock uncertainty           -0.111    98.938    
    SLICE_X0Y104         FDSE (Setup_fdse_C_D)        0.062    99.000    cnt_2_reg[25]
  -------------------------------------------------------------------
                         required time                         99.000    
                         arrival time                          -1.983    
  -------------------------------------------------------------------
                         slack                                 97.017    

Slack (MET) :             97.038ns  (required time - arrival time)
  Source:                 cnt_2_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_2_reg[27]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 2.013ns (72.526%)  route 0.763ns (27.474%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 98.568 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.726    -0.814    clk_10m
    SLICE_X0Y98          FDSE                                         r  cnt_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDSE (Prop_fdse_C_Q)         0.456    -0.358 r  cnt_2_reg[1]/Q
                         net (fo=1, routed)           0.762     0.404    cnt_2_reg_n_0_[1]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.078 r  cnt_2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.078    cnt_2_reg[0]_i_2_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.192 r  cnt_2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.193    cnt_2_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.307 r  cnt_2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.307    cnt_2_reg[8]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.421 r  cnt_2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.421    cnt_2_reg[12]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.535 r  cnt_2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.535    cnt_2_reg[16]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.649 r  cnt_2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.649    cnt_2_reg[20]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.962 r  cnt_2_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.962    cnt_2_reg[24]_i_1_n_4
    SLICE_X0Y104         FDSE                                         r  cnt_2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.589    98.568    clk_10m
    SLICE_X0Y104         FDSE                                         r  cnt_2_reg[27]/C
                         clock pessimism              0.480    99.049    
                         clock uncertainty           -0.111    98.938    
    SLICE_X0Y104         FDSE (Setup_fdse_C_D)        0.062    99.000    cnt_2_reg[27]
  -------------------------------------------------------------------
                         required time                         99.000    
                         arrival time                          -1.962    
  -------------------------------------------------------------------
                         slack                                 97.038    

Slack (MET) :             97.112ns  (required time - arrival time)
  Source:                 cnt_2_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.702ns  (logic 1.939ns (71.773%)  route 0.763ns (28.227%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 98.568 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.726    -0.814    clk_10m
    SLICE_X0Y98          FDSE                                         r  cnt_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDSE (Prop_fdse_C_Q)         0.456    -0.358 r  cnt_2_reg[1]/Q
                         net (fo=1, routed)           0.762     0.404    cnt_2_reg_n_0_[1]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.078 r  cnt_2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.078    cnt_2_reg[0]_i_2_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.192 r  cnt_2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.193    cnt_2_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.307 r  cnt_2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.307    cnt_2_reg[8]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.421 r  cnt_2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.421    cnt_2_reg[12]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.535 r  cnt_2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.535    cnt_2_reg[16]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.649 r  cnt_2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.649    cnt_2_reg[20]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.888 r  cnt_2_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.888    cnt_2_reg[24]_i_1_n_5
    SLICE_X0Y104         FDRE                                         r  cnt_2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.589    98.568    clk_10m
    SLICE_X0Y104         FDRE                                         r  cnt_2_reg[26]/C
                         clock pessimism              0.480    99.049    
                         clock uncertainty           -0.111    98.938    
    SLICE_X0Y104         FDRE (Setup_fdre_C_D)        0.062    99.000    cnt_2_reg[26]
  -------------------------------------------------------------------
                         required time                         99.000    
                         arrival time                          -1.888    
  -------------------------------------------------------------------
                         slack                                 97.112    

Slack (MET) :             97.128ns  (required time - arrival time)
  Source:                 cnt_2_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.686ns  (logic 1.923ns (71.605%)  route 0.763ns (28.395%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 98.568 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.726    -0.814    clk_10m
    SLICE_X0Y98          FDSE                                         r  cnt_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDSE (Prop_fdse_C_Q)         0.456    -0.358 r  cnt_2_reg[1]/Q
                         net (fo=1, routed)           0.762     0.404    cnt_2_reg_n_0_[1]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.078 r  cnt_2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.078    cnt_2_reg[0]_i_2_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.192 r  cnt_2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.193    cnt_2_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.307 r  cnt_2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.307    cnt_2_reg[8]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.421 r  cnt_2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.421    cnt_2_reg[12]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.535 r  cnt_2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.535    cnt_2_reg[16]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.649 r  cnt_2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.649    cnt_2_reg[20]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.872 r  cnt_2_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.872    cnt_2_reg[24]_i_1_n_7
    SLICE_X0Y104         FDRE                                         r  cnt_2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.589    98.568    clk_10m
    SLICE_X0Y104         FDRE                                         r  cnt_2_reg[24]/C
                         clock pessimism              0.480    99.049    
                         clock uncertainty           -0.111    98.938    
    SLICE_X0Y104         FDRE (Setup_fdre_C_D)        0.062    99.000    cnt_2_reg[24]
  -------------------------------------------------------------------
                         required time                         99.000    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                 97.128    

Slack (MET) :             97.131ns  (required time - arrival time)
  Source:                 cnt_2_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_2_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 1.920ns (71.573%)  route 0.763ns (28.427%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 98.568 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.726    -0.814    clk_10m
    SLICE_X0Y98          FDSE                                         r  cnt_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDSE (Prop_fdse_C_Q)         0.456    -0.358 r  cnt_2_reg[1]/Q
                         net (fo=1, routed)           0.762     0.404    cnt_2_reg_n_0_[1]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.078 r  cnt_2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.078    cnt_2_reg[0]_i_2_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.192 r  cnt_2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.193    cnt_2_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.307 r  cnt_2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.307    cnt_2_reg[8]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.421 r  cnt_2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.421    cnt_2_reg[12]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.535 r  cnt_2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.535    cnt_2_reg[16]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.869 r  cnt_2_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.869    cnt_2_reg[20]_i_1_n_6
    SLICE_X0Y103         FDSE                                         r  cnt_2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.589    98.568    clk_10m
    SLICE_X0Y103         FDSE                                         r  cnt_2_reg[21]/C
                         clock pessimism              0.480    99.049    
                         clock uncertainty           -0.111    98.938    
    SLICE_X0Y103         FDSE (Setup_fdse_C_D)        0.062    99.000    cnt_2_reg[21]
  -------------------------------------------------------------------
                         required time                         99.000    
                         arrival time                          -1.869    
  -------------------------------------------------------------------
                         slack                                 97.131    

Slack (MET) :             97.152ns  (required time - arrival time)
  Source:                 cnt_2_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_2_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.662ns  (logic 1.899ns (71.349%)  route 0.763ns (28.651%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 98.568 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.726    -0.814    clk_10m
    SLICE_X0Y98          FDSE                                         r  cnt_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDSE (Prop_fdse_C_Q)         0.456    -0.358 r  cnt_2_reg[1]/Q
                         net (fo=1, routed)           0.762     0.404    cnt_2_reg_n_0_[1]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.078 r  cnt_2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.078    cnt_2_reg[0]_i_2_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.192 r  cnt_2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.193    cnt_2_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.307 r  cnt_2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.307    cnt_2_reg[8]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.421 r  cnt_2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.421    cnt_2_reg[12]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.535 r  cnt_2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.535    cnt_2_reg[16]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.848 r  cnt_2_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.848    cnt_2_reg[20]_i_1_n_4
    SLICE_X0Y103         FDSE                                         r  cnt_2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.589    98.568    clk_10m
    SLICE_X0Y103         FDSE                                         r  cnt_2_reg[23]/C
                         clock pessimism              0.480    99.049    
                         clock uncertainty           -0.111    98.938    
    SLICE_X0Y103         FDSE (Setup_fdse_C_D)        0.062    99.000    cnt_2_reg[23]
  -------------------------------------------------------------------
                         required time                         99.000    
                         arrival time                          -1.848    
  -------------------------------------------------------------------
                         slack                                 97.152    

Slack (MET) :             97.226ns  (required time - arrival time)
  Source:                 cnt_2_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.588ns  (logic 1.825ns (70.530%)  route 0.763ns (29.470%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 98.568 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.726    -0.814    clk_10m
    SLICE_X0Y98          FDSE                                         r  cnt_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDSE (Prop_fdse_C_Q)         0.456    -0.358 r  cnt_2_reg[1]/Q
                         net (fo=1, routed)           0.762     0.404    cnt_2_reg_n_0_[1]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.078 r  cnt_2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.078    cnt_2_reg[0]_i_2_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.192 r  cnt_2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.193    cnt_2_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.307 r  cnt_2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.307    cnt_2_reg[8]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.421 r  cnt_2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.421    cnt_2_reg[12]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.535 r  cnt_2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.535    cnt_2_reg[16]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.774 r  cnt_2_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.774    cnt_2_reg[20]_i_1_n_5
    SLICE_X0Y103         FDRE                                         r  cnt_2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.589    98.568    clk_10m
    SLICE_X0Y103         FDRE                                         r  cnt_2_reg[22]/C
                         clock pessimism              0.480    99.049    
                         clock uncertainty           -0.111    98.938    
    SLICE_X0Y103         FDRE (Setup_fdre_C_D)        0.062    99.000    cnt_2_reg[22]
  -------------------------------------------------------------------
                         required time                         99.000    
                         arrival time                          -1.774    
  -------------------------------------------------------------------
                         slack                                 97.226    

Slack (MET) :             97.242ns  (required time - arrival time)
  Source:                 cnt_2_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.572ns  (logic 1.809ns (70.346%)  route 0.763ns (29.654%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 98.568 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.726    -0.814    clk_10m
    SLICE_X0Y98          FDSE                                         r  cnt_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDSE (Prop_fdse_C_Q)         0.456    -0.358 r  cnt_2_reg[1]/Q
                         net (fo=1, routed)           0.762     0.404    cnt_2_reg_n_0_[1]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.078 r  cnt_2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.078    cnt_2_reg[0]_i_2_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.192 r  cnt_2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.193    cnt_2_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.307 r  cnt_2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.307    cnt_2_reg[8]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.421 r  cnt_2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.421    cnt_2_reg[12]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.535 r  cnt_2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.535    cnt_2_reg[16]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.758 r  cnt_2_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.758    cnt_2_reg[20]_i_1_n_7
    SLICE_X0Y103         FDRE                                         r  cnt_2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.589    98.568    clk_10m
    SLICE_X0Y103         FDRE                                         r  cnt_2_reg[20]/C
                         clock pessimism              0.480    99.049    
                         clock uncertainty           -0.111    98.938    
    SLICE_X0Y103         FDRE (Setup_fdre_C_D)        0.062    99.000    cnt_2_reg[20]
  -------------------------------------------------------------------
                         required time                         99.000    
                         arrival time                          -1.758    
  -------------------------------------------------------------------
                         slack                                 97.242    

Slack (MET) :             97.246ns  (required time - arrival time)
  Source:                 cnt_2_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_2_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.569ns  (logic 1.806ns (70.312%)  route 0.763ns (29.688%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 98.569 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.726    -0.814    clk_10m
    SLICE_X0Y98          FDSE                                         r  cnt_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDSE (Prop_fdse_C_Q)         0.456    -0.358 r  cnt_2_reg[1]/Q
                         net (fo=1, routed)           0.762     0.404    cnt_2_reg_n_0_[1]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.078 r  cnt_2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.078    cnt_2_reg[0]_i_2_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.192 r  cnt_2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.193    cnt_2_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.307 r  cnt_2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.307    cnt_2_reg[8]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.421 r  cnt_2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.421    cnt_2_reg[12]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.755 r  cnt_2_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.755    cnt_2_reg[16]_i_1_n_6
    SLICE_X0Y102         FDSE                                         r  cnt_2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.590    98.569    clk_10m
    SLICE_X0Y102         FDSE                                         r  cnt_2_reg[17]/C
                         clock pessimism              0.480    99.050    
                         clock uncertainty           -0.111    98.939    
    SLICE_X0Y102         FDSE (Setup_fdse_C_D)        0.062    99.001    cnt_2_reg[17]
  -------------------------------------------------------------------
                         required time                         99.001    
                         arrival time                          -1.755    
  -------------------------------------------------------------------
                         slack                                 97.246    

Slack (MET) :             97.267ns  (required time - arrival time)
  Source:                 cnt_2_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_2_reg[19]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.548ns  (logic 1.785ns (70.067%)  route 0.763ns (29.933%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 98.569 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.726    -0.814    clk_10m
    SLICE_X0Y98          FDSE                                         r  cnt_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDSE (Prop_fdse_C_Q)         0.456    -0.358 r  cnt_2_reg[1]/Q
                         net (fo=1, routed)           0.762     0.404    cnt_2_reg_n_0_[1]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.078 r  cnt_2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.078    cnt_2_reg[0]_i_2_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.192 r  cnt_2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.193    cnt_2_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.307 r  cnt_2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.307    cnt_2_reg[8]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.421 r  cnt_2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.421    cnt_2_reg[12]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.734 r  cnt_2_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.734    cnt_2_reg[16]_i_1_n_4
    SLICE_X0Y102         FDSE                                         r  cnt_2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.590    98.569    clk_10m
    SLICE_X0Y102         FDSE                                         r  cnt_2_reg[19]/C
                         clock pessimism              0.480    99.050    
                         clock uncertainty           -0.111    98.939    
    SLICE_X0Y102         FDSE (Setup_fdse_C_D)        0.062    99.001    cnt_2_reg[19]
  -------------------------------------------------------------------
                         required time                         99.001    
                         arrival time                          -1.734    
  -------------------------------------------------------------------
                         slack                                 97.267    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 cnt_2_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.394ns (68.219%)  route 0.184ns (31.781%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.605    -0.559    clk_10m
    SLICE_X0Y98          FDSE                                         r  cnt_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDSE (Prop_fdse_C_Q)         0.141    -0.418 r  cnt_2_reg[3]/Q
                         net (fo=1, routed)           0.183    -0.235    cnt_2_reg_n_0_[3]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.075 r  cnt_2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.075    cnt_2_reg[0]_i_2_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.036 r  cnt_2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.036    cnt_2_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.018 r  cnt_2_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.018    cnt_2_reg[8]_i_1_n_7
    SLICE_X0Y100         FDRE                                         r  cnt_2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.872    -0.801    clk_10m
    SLICE_X0Y100         FDRE                                         r  cnt_2_reg[8]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    cnt_2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.018    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 cnt_2_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.405ns (68.813%)  route 0.184ns (31.187%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.605    -0.559    clk_10m
    SLICE_X0Y98          FDSE                                         r  cnt_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDSE (Prop_fdse_C_Q)         0.141    -0.418 r  cnt_2_reg[3]/Q
                         net (fo=1, routed)           0.183    -0.235    cnt_2_reg_n_0_[3]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.075 r  cnt_2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.075    cnt_2_reg[0]_i_2_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.036 r  cnt_2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.036    cnt_2_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.029 r  cnt_2_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.029    cnt_2_reg[8]_i_1_n_5
    SLICE_X0Y100         FDRE                                         r  cnt_2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.872    -0.801    clk_10m
    SLICE_X0Y100         FDRE                                         r  cnt_2_reg[10]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    cnt_2_reg[10]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 cnt_2_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_2_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.430ns (70.084%)  route 0.184ns (29.916%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.605    -0.559    clk_10m
    SLICE_X0Y98          FDSE                                         r  cnt_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDSE (Prop_fdse_C_Q)         0.141    -0.418 r  cnt_2_reg[3]/Q
                         net (fo=1, routed)           0.183    -0.235    cnt_2_reg_n_0_[3]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.075 r  cnt_2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.075    cnt_2_reg[0]_i_2_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.036 r  cnt_2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.036    cnt_2_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.054 r  cnt_2_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.054    cnt_2_reg[8]_i_1_n_4
    SLICE_X0Y100         FDSE                                         r  cnt_2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.872    -0.801    clk_10m
    SLICE_X0Y100         FDSE                                         r  cnt_2_reg[11]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y100         FDSE (Hold_fdse_C_D)         0.105    -0.187    cnt_2_reg[11]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.054    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 cnt_2_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_2_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.430ns (70.084%)  route 0.184ns (29.916%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.605    -0.559    clk_10m
    SLICE_X0Y98          FDSE                                         r  cnt_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDSE (Prop_fdse_C_Q)         0.141    -0.418 r  cnt_2_reg[3]/Q
                         net (fo=1, routed)           0.183    -0.235    cnt_2_reg_n_0_[3]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.075 r  cnt_2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.075    cnt_2_reg[0]_i_2_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.036 r  cnt_2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.036    cnt_2_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.054 r  cnt_2_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.054    cnt_2_reg[8]_i_1_n_6
    SLICE_X0Y100         FDSE                                         r  cnt_2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.872    -0.801    clk_10m
    SLICE_X0Y100         FDSE                                         r  cnt_2_reg[9]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y100         FDSE (Hold_fdse_C_D)         0.105    -0.187    cnt_2_reg[9]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.054    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 cnt_2_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.433ns (70.230%)  route 0.184ns (29.770%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.605    -0.559    clk_10m
    SLICE_X0Y98          FDSE                                         r  cnt_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDSE (Prop_fdse_C_Q)         0.141    -0.418 r  cnt_2_reg[3]/Q
                         net (fo=1, routed)           0.183    -0.235    cnt_2_reg_n_0_[3]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.075 r  cnt_2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.075    cnt_2_reg[0]_i_2_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.036 r  cnt_2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.036    cnt_2_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.003 r  cnt_2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.003    cnt_2_reg[8]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.057 r  cnt_2_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.057    cnt_2_reg[12]_i_1_n_7
    SLICE_X0Y101         FDRE                                         r  cnt_2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.872    -0.801    clk_10m
    SLICE_X0Y101         FDRE                                         r  cnt_2_reg[12]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105    -0.187    cnt_2_reg[12]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.057    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cnt_2_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.444ns (70.751%)  route 0.184ns (29.249%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.605    -0.559    clk_10m
    SLICE_X0Y98          FDSE                                         r  cnt_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDSE (Prop_fdse_C_Q)         0.141    -0.418 r  cnt_2_reg[3]/Q
                         net (fo=1, routed)           0.183    -0.235    cnt_2_reg_n_0_[3]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.075 r  cnt_2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.075    cnt_2_reg[0]_i_2_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.036 r  cnt_2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.036    cnt_2_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.003 r  cnt_2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.003    cnt_2_reg[8]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.068 r  cnt_2_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.068    cnt_2_reg[12]_i_1_n_5
    SLICE_X0Y101         FDRE                                         r  cnt_2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.872    -0.801    clk_10m
    SLICE_X0Y101         FDRE                                         r  cnt_2_reg[14]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105    -0.187    cnt_2_reg[14]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.068    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 cnt_2_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_2_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.469ns (71.872%)  route 0.184ns (28.128%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.605    -0.559    clk_10m
    SLICE_X0Y98          FDSE                                         r  cnt_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDSE (Prop_fdse_C_Q)         0.141    -0.418 r  cnt_2_reg[3]/Q
                         net (fo=1, routed)           0.183    -0.235    cnt_2_reg_n_0_[3]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.075 r  cnt_2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.075    cnt_2_reg[0]_i_2_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.036 r  cnt_2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.036    cnt_2_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.003 r  cnt_2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.003    cnt_2_reg[8]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.093 r  cnt_2_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.093    cnt_2_reg[12]_i_1_n_6
    SLICE_X0Y101         FDSE                                         r  cnt_2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.872    -0.801    clk_10m
    SLICE_X0Y101         FDSE                                         r  cnt_2_reg[13]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y101         FDSE (Hold_fdse_C_D)         0.105    -0.187    cnt_2_reg[13]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 cnt_2_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_2_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.469ns (71.872%)  route 0.184ns (28.128%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.605    -0.559    clk_10m
    SLICE_X0Y98          FDSE                                         r  cnt_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDSE (Prop_fdse_C_Q)         0.141    -0.418 r  cnt_2_reg[3]/Q
                         net (fo=1, routed)           0.183    -0.235    cnt_2_reg_n_0_[3]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.075 r  cnt_2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.075    cnt_2_reg[0]_i_2_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.036 r  cnt_2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.036    cnt_2_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.003 r  cnt_2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.003    cnt_2_reg[8]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.093 r  cnt_2_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.093    cnt_2_reg[12]_i_1_n_4
    SLICE_X0Y101         FDSE                                         r  cnt_2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.872    -0.801    clk_10m
    SLICE_X0Y101         FDSE                                         r  cnt_2_reg[15]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y101         FDSE (Hold_fdse_C_D)         0.105    -0.187    cnt_2_reg[15]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 cnt_2_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.472ns (72.001%)  route 0.184ns (27.999%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.605    -0.559    clk_10m
    SLICE_X0Y98          FDSE                                         r  cnt_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDSE (Prop_fdse_C_Q)         0.141    -0.418 r  cnt_2_reg[3]/Q
                         net (fo=1, routed)           0.183    -0.235    cnt_2_reg_n_0_[3]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.075 r  cnt_2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.075    cnt_2_reg[0]_i_2_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.036 r  cnt_2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.036    cnt_2_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.003 r  cnt_2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.003    cnt_2_reg[8]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.042 r  cnt_2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.042    cnt_2_reg[12]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.096 r  cnt_2_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.096    cnt_2_reg[16]_i_1_n_7
    SLICE_X0Y102         FDRE                                         r  cnt_2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.872    -0.801    clk_10m
    SLICE_X0Y102         FDRE                                         r  cnt_2_reg[16]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.105    -0.187    cnt_2_reg[16]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 cnt_2_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_2_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.483ns (72.463%)  route 0.184ns (27.537%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.605    -0.559    clk_10m
    SLICE_X0Y98          FDSE                                         r  cnt_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDSE (Prop_fdse_C_Q)         0.141    -0.418 r  cnt_2_reg[3]/Q
                         net (fo=1, routed)           0.183    -0.235    cnt_2_reg_n_0_[3]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.075 r  cnt_2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.075    cnt_2_reg[0]_i_2_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.036 r  cnt_2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.036    cnt_2_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.003 r  cnt_2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.003    cnt_2_reg[8]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.042 r  cnt_2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.042    cnt_2_reg[12]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.107 r  cnt_2_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.107    cnt_2_reg[16]_i_1_n_5
    SLICE_X0Y102         FDRE                                         r  cnt_2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.872    -0.801    clk_10m
    SLICE_X0Y102         FDRE                                         r  cnt_2_reg[18]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.105    -0.187    cnt_2_reg[18]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.295    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   clk_wiz_0_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X0Y98      cnt_2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X0Y100     cnt_2_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         100.000     99.000     SLICE_X0Y100     cnt_2_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X0Y101     cnt_2_reg[12]/C
Min Period        n/a     FDSE/C              n/a            1.000         100.000     99.000     SLICE_X0Y101     cnt_2_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X0Y101     cnt_2_reg[14]/C
Min Period        n/a     FDSE/C              n/a            1.000         100.000     99.000     SLICE_X0Y101     cnt_2_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X0Y102     cnt_2_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y98      cnt_2_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X0Y98      cnt_2_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y103     cnt_2_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y103     cnt_2_reg[20]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X0Y103     cnt_2_reg[21]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X0Y103     cnt_2_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y103     cnt_2_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y103     cnt_2_reg[22]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X0Y103     cnt_2_reg[23]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X0Y103     cnt_2_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y98      cnt_2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y98      cnt_2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y100     cnt_2_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y100     cnt_2_reg[10]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X0Y100     cnt_2_reg[11]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X0Y100     cnt_2_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y101     cnt_2_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y101     cnt_2_reg[12]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X0Y101     cnt_2_reg[13]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X0Y101     cnt_2_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.176ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.176ns  (required time - arrival time)
  Source:                 cnt_1_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cnt_1_reg[25]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 2.034ns (72.750%)  route 0.762ns (27.250%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 3.586 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=28, routed)          1.724    -0.816    clk_200m
    SLICE_X0Y91          FDSE                                         r  cnt_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDSE (Prop_fdse_C_Q)         0.456    -0.360 r  cnt_1_reg[1]/Q
                         net (fo=1, routed)           0.762     0.402    cnt_1_reg_n_0_[1]
    SLICE_X0Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.076 r  cnt_1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.076    cnt_1_reg[0]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.190 r  cnt_1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.190    cnt_1_reg[4]_i_1_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.304 r  cnt_1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.304    cnt_1_reg[8]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.418 r  cnt_1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.418    cnt_1_reg[12]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.532 r  cnt_1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.532    cnt_1_reg[16]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.646 r  cnt_1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.646    cnt_1_reg[20]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.980 r  cnt_1_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.980    cnt_1_reg[24]_i_1_n_6
    SLICE_X0Y97          FDSE                                         r  cnt_1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.979 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=28, routed)          1.606     3.586    clk_200m
    SLICE_X0Y97          FDSE                                         r  cnt_1_reg[25]/C
                         clock pessimism              0.575     4.161    
                         clock uncertainty           -0.067     4.094    
    SLICE_X0Y97          FDSE (Setup_fdse_C_D)        0.062     4.156    cnt_1_reg[25]
  -------------------------------------------------------------------
                         required time                          4.156    
                         arrival time                          -1.980    
  -------------------------------------------------------------------
                         slack                                  2.176    

Slack (MET) :             2.197ns  (required time - arrival time)
  Source:                 cnt_1_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cnt_1_reg[27]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.775ns  (logic 2.013ns (72.544%)  route 0.762ns (27.456%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 3.586 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=28, routed)          1.724    -0.816    clk_200m
    SLICE_X0Y91          FDSE                                         r  cnt_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDSE (Prop_fdse_C_Q)         0.456    -0.360 r  cnt_1_reg[1]/Q
                         net (fo=1, routed)           0.762     0.402    cnt_1_reg_n_0_[1]
    SLICE_X0Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.076 r  cnt_1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.076    cnt_1_reg[0]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.190 r  cnt_1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.190    cnt_1_reg[4]_i_1_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.304 r  cnt_1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.304    cnt_1_reg[8]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.418 r  cnt_1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.418    cnt_1_reg[12]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.532 r  cnt_1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.532    cnt_1_reg[16]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.646 r  cnt_1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.646    cnt_1_reg[20]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.959 r  cnt_1_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.959    cnt_1_reg[24]_i_1_n_4
    SLICE_X0Y97          FDSE                                         r  cnt_1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.979 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=28, routed)          1.606     3.586    clk_200m
    SLICE_X0Y97          FDSE                                         r  cnt_1_reg[27]/C
                         clock pessimism              0.575     4.161    
                         clock uncertainty           -0.067     4.094    
    SLICE_X0Y97          FDSE (Setup_fdse_C_D)        0.062     4.156    cnt_1_reg[27]
  -------------------------------------------------------------------
                         required time                          4.156    
                         arrival time                          -1.959    
  -------------------------------------------------------------------
                         slack                                  2.197    

Slack (MET) :             2.271ns  (required time - arrival time)
  Source:                 cnt_1_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cnt_1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.701ns  (logic 1.939ns (71.792%)  route 0.762ns (28.208%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 3.586 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=28, routed)          1.724    -0.816    clk_200m
    SLICE_X0Y91          FDSE                                         r  cnt_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDSE (Prop_fdse_C_Q)         0.456    -0.360 r  cnt_1_reg[1]/Q
                         net (fo=1, routed)           0.762     0.402    cnt_1_reg_n_0_[1]
    SLICE_X0Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.076 r  cnt_1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.076    cnt_1_reg[0]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.190 r  cnt_1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.190    cnt_1_reg[4]_i_1_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.304 r  cnt_1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.304    cnt_1_reg[8]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.418 r  cnt_1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.418    cnt_1_reg[12]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.532 r  cnt_1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.532    cnt_1_reg[16]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.646 r  cnt_1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.646    cnt_1_reg[20]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.885 r  cnt_1_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.885    cnt_1_reg[24]_i_1_n_5
    SLICE_X0Y97          FDRE                                         r  cnt_1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.979 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=28, routed)          1.606     3.586    clk_200m
    SLICE_X0Y97          FDRE                                         r  cnt_1_reg[26]/C
                         clock pessimism              0.575     4.161    
                         clock uncertainty           -0.067     4.094    
    SLICE_X0Y97          FDRE (Setup_fdre_C_D)        0.062     4.156    cnt_1_reg[26]
  -------------------------------------------------------------------
                         required time                          4.156    
                         arrival time                          -1.885    
  -------------------------------------------------------------------
                         slack                                  2.271    

Slack (MET) :             2.287ns  (required time - arrival time)
  Source:                 cnt_1_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cnt_1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.685ns  (logic 1.923ns (71.624%)  route 0.762ns (28.376%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 3.586 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=28, routed)          1.724    -0.816    clk_200m
    SLICE_X0Y91          FDSE                                         r  cnt_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDSE (Prop_fdse_C_Q)         0.456    -0.360 r  cnt_1_reg[1]/Q
                         net (fo=1, routed)           0.762     0.402    cnt_1_reg_n_0_[1]
    SLICE_X0Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.076 r  cnt_1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.076    cnt_1_reg[0]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.190 r  cnt_1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.190    cnt_1_reg[4]_i_1_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.304 r  cnt_1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.304    cnt_1_reg[8]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.418 r  cnt_1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.418    cnt_1_reg[12]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.532 r  cnt_1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.532    cnt_1_reg[16]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.646 r  cnt_1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.646    cnt_1_reg[20]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.869 r  cnt_1_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.869    cnt_1_reg[24]_i_1_n_7
    SLICE_X0Y97          FDRE                                         r  cnt_1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.979 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=28, routed)          1.606     3.586    clk_200m
    SLICE_X0Y97          FDRE                                         r  cnt_1_reg[24]/C
                         clock pessimism              0.575     4.161    
                         clock uncertainty           -0.067     4.094    
    SLICE_X0Y97          FDRE (Setup_fdre_C_D)        0.062     4.156    cnt_1_reg[24]
  -------------------------------------------------------------------
                         required time                          4.156    
                         arrival time                          -1.869    
  -------------------------------------------------------------------
                         slack                                  2.287    

Slack (MET) :             2.289ns  (required time - arrival time)
  Source:                 cnt_1_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cnt_1_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 1.920ns (71.592%)  route 0.762ns (28.408%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 3.585 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=28, routed)          1.724    -0.816    clk_200m
    SLICE_X0Y91          FDSE                                         r  cnt_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDSE (Prop_fdse_C_Q)         0.456    -0.360 r  cnt_1_reg[1]/Q
                         net (fo=1, routed)           0.762     0.402    cnt_1_reg_n_0_[1]
    SLICE_X0Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.076 r  cnt_1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.076    cnt_1_reg[0]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.190 r  cnt_1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.190    cnt_1_reg[4]_i_1_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.304 r  cnt_1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.304    cnt_1_reg[8]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.418 r  cnt_1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.418    cnt_1_reg[12]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.532 r  cnt_1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.532    cnt_1_reg[16]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.866 r  cnt_1_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.866    cnt_1_reg[20]_i_1_n_6
    SLICE_X0Y96          FDSE                                         r  cnt_1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.979 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=28, routed)          1.605     3.585    clk_200m
    SLICE_X0Y96          FDSE                                         r  cnt_1_reg[21]/C
                         clock pessimism              0.575     4.160    
                         clock uncertainty           -0.067     4.093    
    SLICE_X0Y96          FDSE (Setup_fdse_C_D)        0.062     4.155    cnt_1_reg[21]
  -------------------------------------------------------------------
                         required time                          4.155    
                         arrival time                          -1.866    
  -------------------------------------------------------------------
                         slack                                  2.289    

Slack (MET) :             2.310ns  (required time - arrival time)
  Source:                 cnt_1_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cnt_1_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 1.899ns (71.368%)  route 0.762ns (28.632%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 3.585 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=28, routed)          1.724    -0.816    clk_200m
    SLICE_X0Y91          FDSE                                         r  cnt_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDSE (Prop_fdse_C_Q)         0.456    -0.360 r  cnt_1_reg[1]/Q
                         net (fo=1, routed)           0.762     0.402    cnt_1_reg_n_0_[1]
    SLICE_X0Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.076 r  cnt_1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.076    cnt_1_reg[0]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.190 r  cnt_1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.190    cnt_1_reg[4]_i_1_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.304 r  cnt_1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.304    cnt_1_reg[8]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.418 r  cnt_1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.418    cnt_1_reg[12]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.532 r  cnt_1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.532    cnt_1_reg[16]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.845 r  cnt_1_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.845    cnt_1_reg[20]_i_1_n_4
    SLICE_X0Y96          FDSE                                         r  cnt_1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.979 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=28, routed)          1.605     3.585    clk_200m
    SLICE_X0Y96          FDSE                                         r  cnt_1_reg[23]/C
                         clock pessimism              0.575     4.160    
                         clock uncertainty           -0.067     4.093    
    SLICE_X0Y96          FDSE (Setup_fdse_C_D)        0.062     4.155    cnt_1_reg[23]
  -------------------------------------------------------------------
                         required time                          4.155    
                         arrival time                          -1.845    
  -------------------------------------------------------------------
                         slack                                  2.310    

Slack (MET) :             2.384ns  (required time - arrival time)
  Source:                 cnt_1_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cnt_1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 1.825ns (70.549%)  route 0.762ns (29.451%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 3.585 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=28, routed)          1.724    -0.816    clk_200m
    SLICE_X0Y91          FDSE                                         r  cnt_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDSE (Prop_fdse_C_Q)         0.456    -0.360 r  cnt_1_reg[1]/Q
                         net (fo=1, routed)           0.762     0.402    cnt_1_reg_n_0_[1]
    SLICE_X0Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.076 r  cnt_1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.076    cnt_1_reg[0]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.190 r  cnt_1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.190    cnt_1_reg[4]_i_1_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.304 r  cnt_1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.304    cnt_1_reg[8]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.418 r  cnt_1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.418    cnt_1_reg[12]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.532 r  cnt_1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.532    cnt_1_reg[16]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.771 r  cnt_1_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.771    cnt_1_reg[20]_i_1_n_5
    SLICE_X0Y96          FDRE                                         r  cnt_1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.979 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=28, routed)          1.605     3.585    clk_200m
    SLICE_X0Y96          FDRE                                         r  cnt_1_reg[22]/C
                         clock pessimism              0.575     4.160    
                         clock uncertainty           -0.067     4.093    
    SLICE_X0Y96          FDRE (Setup_fdre_C_D)        0.062     4.155    cnt_1_reg[22]
  -------------------------------------------------------------------
                         required time                          4.155    
                         arrival time                          -1.771    
  -------------------------------------------------------------------
                         slack                                  2.384    

Slack (MET) :             2.400ns  (required time - arrival time)
  Source:                 cnt_1_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cnt_1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.571ns  (logic 1.809ns (70.365%)  route 0.762ns (29.635%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 3.585 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=28, routed)          1.724    -0.816    clk_200m
    SLICE_X0Y91          FDSE                                         r  cnt_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDSE (Prop_fdse_C_Q)         0.456    -0.360 r  cnt_1_reg[1]/Q
                         net (fo=1, routed)           0.762     0.402    cnt_1_reg_n_0_[1]
    SLICE_X0Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.076 r  cnt_1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.076    cnt_1_reg[0]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.190 r  cnt_1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.190    cnt_1_reg[4]_i_1_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.304 r  cnt_1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.304    cnt_1_reg[8]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.418 r  cnt_1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.418    cnt_1_reg[12]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.532 r  cnt_1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.532    cnt_1_reg[16]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.755 r  cnt_1_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.755    cnt_1_reg[20]_i_1_n_7
    SLICE_X0Y96          FDRE                                         r  cnt_1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.979 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=28, routed)          1.605     3.585    clk_200m
    SLICE_X0Y96          FDRE                                         r  cnt_1_reg[20]/C
                         clock pessimism              0.575     4.160    
                         clock uncertainty           -0.067     4.093    
    SLICE_X0Y96          FDRE (Setup_fdre_C_D)        0.062     4.155    cnt_1_reg[20]
  -------------------------------------------------------------------
                         required time                          4.155    
                         arrival time                          -1.755    
  -------------------------------------------------------------------
                         slack                                  2.400    

Slack (MET) :             2.403ns  (required time - arrival time)
  Source:                 cnt_1_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cnt_1_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 1.806ns (70.331%)  route 0.762ns (29.669%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 3.585 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=28, routed)          1.724    -0.816    clk_200m
    SLICE_X0Y91          FDSE                                         r  cnt_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDSE (Prop_fdse_C_Q)         0.456    -0.360 r  cnt_1_reg[1]/Q
                         net (fo=1, routed)           0.762     0.402    cnt_1_reg_n_0_[1]
    SLICE_X0Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.076 r  cnt_1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.076    cnt_1_reg[0]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.190 r  cnt_1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.190    cnt_1_reg[4]_i_1_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.304 r  cnt_1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.304    cnt_1_reg[8]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.418 r  cnt_1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.418    cnt_1_reg[12]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.752 r  cnt_1_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.752    cnt_1_reg[16]_i_1_n_6
    SLICE_X0Y95          FDSE                                         r  cnt_1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.979 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=28, routed)          1.605     3.585    clk_200m
    SLICE_X0Y95          FDSE                                         r  cnt_1_reg[17]/C
                         clock pessimism              0.575     4.160    
                         clock uncertainty           -0.067     4.093    
    SLICE_X0Y95          FDSE (Setup_fdse_C_D)        0.062     4.155    cnt_1_reg[17]
  -------------------------------------------------------------------
                         required time                          4.155    
                         arrival time                          -1.752    
  -------------------------------------------------------------------
                         slack                                  2.403    

Slack (MET) :             2.424ns  (required time - arrival time)
  Source:                 cnt_1_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cnt_1_reg[19]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 1.785ns (70.086%)  route 0.762ns (29.914%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 3.585 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=28, routed)          1.724    -0.816    clk_200m
    SLICE_X0Y91          FDSE                                         r  cnt_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDSE (Prop_fdse_C_Q)         0.456    -0.360 r  cnt_1_reg[1]/Q
                         net (fo=1, routed)           0.762     0.402    cnt_1_reg_n_0_[1]
    SLICE_X0Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.076 r  cnt_1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.076    cnt_1_reg[0]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.190 r  cnt_1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.190    cnt_1_reg[4]_i_1_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.304 r  cnt_1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.304    cnt_1_reg[8]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.418 r  cnt_1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.418    cnt_1_reg[12]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.731 r  cnt_1_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.731    cnt_1_reg[16]_i_1_n_4
    SLICE_X0Y95          FDSE                                         r  cnt_1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     0.249 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     1.888    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.979 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=28, routed)          1.605     3.585    clk_200m
    SLICE_X0Y95          FDSE                                         r  cnt_1_reg[19]/C
                         clock pessimism              0.575     4.160    
                         clock uncertainty           -0.067     4.093    
    SLICE_X0Y95          FDSE (Setup_fdse_C_D)        0.062     4.155    cnt_1_reg[19]
  -------------------------------------------------------------------
                         required time                          4.155    
                         arrival time                          -1.731    
  -------------------------------------------------------------------
                         slack                                  2.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 cnt_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cnt_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=28, routed)          0.603    -0.561    clk_200m
    SLICE_X0Y91          FDRE                                         r  cnt_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.420 f  cnt_1_reg[0]/Q
                         net (fo=1, routed)           0.173    -0.248    cnt_1_reg_n_0_[0]
    SLICE_X0Y91          LUT1 (Prop_lut1_I0_O)        0.045    -0.203 r  cnt_1[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.203    cnt_1[0]_i_2_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.133 r  cnt_1_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.133    cnt_1_reg[0]_i_1_n_7
    SLICE_X0Y91          FDRE                                         r  cnt_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=28, routed)          0.876    -0.797    clk_200m
    SLICE_X0Y91          FDRE                                         r  cnt_1_reg[0]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.105    -0.456    cnt_1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 cnt_1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cnt_1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=28, routed)          0.604    -0.560    clk_200m
    SLICE_X0Y94          FDRE                                         r  cnt_1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  cnt_1_reg[12]/Q
                         net (fo=1, routed)           0.176    -0.243    cnt_1_reg_n_0_[12]
    SLICE_X0Y94          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.128 r  cnt_1_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.128    cnt_1_reg[12]_i_1_n_7
    SLICE_X0Y94          FDRE                                         r  cnt_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=28, routed)          0.877    -0.796    clk_200m
    SLICE_X0Y94          FDRE                                         r  cnt_1_reg[12]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X0Y94          FDRE (Hold_fdre_C_D)         0.105    -0.455    cnt_1_reg[12]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 cnt_1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cnt_1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=28, routed)          0.604    -0.560    clk_200m
    SLICE_X0Y96          FDRE                                         r  cnt_1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  cnt_1_reg[20]/Q
                         net (fo=1, routed)           0.176    -0.243    cnt_1_reg_n_0_[20]
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.128 r  cnt_1_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.128    cnt_1_reg[20]_i_1_n_7
    SLICE_X0Y96          FDRE                                         r  cnt_1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=28, routed)          0.877    -0.796    clk_200m
    SLICE_X0Y96          FDRE                                         r  cnt_1_reg[20]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X0Y96          FDRE (Hold_fdre_C_D)         0.105    -0.455    cnt_1_reg[20]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 cnt_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cnt_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=28, routed)          0.603    -0.561    clk_200m
    SLICE_X0Y92          FDRE                                         r  cnt_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  cnt_1_reg[4]/Q
                         net (fo=1, routed)           0.176    -0.244    cnt_1_reg_n_0_[4]
    SLICE_X0Y92          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.129 r  cnt_1_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.129    cnt_1_reg[4]_i_1_n_7
    SLICE_X0Y92          FDRE                                         r  cnt_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=28, routed)          0.876    -0.797    clk_200m
    SLICE_X0Y92          FDRE                                         r  cnt_1_reg[4]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X0Y92          FDRE (Hold_fdre_C_D)         0.105    -0.456    cnt_1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 cnt_1_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cnt_1_reg[27]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.249ns (55.802%)  route 0.197ns (44.198%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=28, routed)          0.605    -0.559    clk_200m
    SLICE_X0Y97          FDSE                                         r  cnt_1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDSE (Prop_fdse_C_Q)         0.141    -0.418 r  cnt_1_reg[27]/Q
                         net (fo=2, routed)           0.197    -0.221    led_OBUF[7]
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.113 r  cnt_1_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.113    cnt_1_reg[24]_i_1_n_4
    SLICE_X0Y97          FDSE                                         r  cnt_1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=28, routed)          0.878    -0.795    clk_200m
    SLICE_X0Y97          FDSE                                         r  cnt_1_reg[27]/C
                         clock pessimism              0.236    -0.559    
    SLICE_X0Y97          FDSE (Hold_fdse_C_D)         0.105    -0.454    cnt_1_reg[27]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 cnt_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cnt_1_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=28, routed)          0.603    -0.561    clk_200m
    SLICE_X0Y91          FDRE                                         r  cnt_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.420 f  cnt_1_reg[0]/Q
                         net (fo=1, routed)           0.173    -0.248    cnt_1_reg_n_0_[0]
    SLICE_X0Y91          LUT1 (Prop_lut1_I0_O)        0.045    -0.203 r  cnt_1[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.203    cnt_1[0]_i_2_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106    -0.097 r  cnt_1_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.097    cnt_1_reg[0]_i_1_n_6
    SLICE_X0Y91          FDSE                                         r  cnt_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=28, routed)          0.876    -0.797    clk_200m
    SLICE_X0Y91          FDSE                                         r  cnt_1_reg[1]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X0Y91          FDSE (Hold_fdse_C_D)         0.105    -0.456    cnt_1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 cnt_1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cnt_1_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=28, routed)          0.604    -0.560    clk_200m
    SLICE_X0Y94          FDRE                                         r  cnt_1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  cnt_1_reg[12]/Q
                         net (fo=1, routed)           0.176    -0.243    cnt_1_reg_n_0_[12]
    SLICE_X0Y94          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.092 r  cnt_1_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.092    cnt_1_reg[12]_i_1_n_6
    SLICE_X0Y94          FDSE                                         r  cnt_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=28, routed)          0.877    -0.796    clk_200m
    SLICE_X0Y94          FDSE                                         r  cnt_1_reg[13]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X0Y94          FDSE (Hold_fdse_C_D)         0.105    -0.455    cnt_1_reg[13]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 cnt_1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cnt_1_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=28, routed)          0.604    -0.560    clk_200m
    SLICE_X0Y96          FDRE                                         r  cnt_1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  cnt_1_reg[20]/Q
                         net (fo=1, routed)           0.176    -0.243    cnt_1_reg_n_0_[20]
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.092 r  cnt_1_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.092    cnt_1_reg[20]_i_1_n_6
    SLICE_X0Y96          FDSE                                         r  cnt_1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=28, routed)          0.877    -0.796    clk_200m
    SLICE_X0Y96          FDSE                                         r  cnt_1_reg[21]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X0Y96          FDSE (Hold_fdse_C_D)         0.105    -0.455    cnt_1_reg[21]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 cnt_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cnt_1_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=28, routed)          0.603    -0.561    clk_200m
    SLICE_X0Y92          FDRE                                         r  cnt_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  cnt_1_reg[4]/Q
                         net (fo=1, routed)           0.176    -0.244    cnt_1_reg_n_0_[4]
    SLICE_X0Y92          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.093 r  cnt_1_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.093    cnt_1_reg[4]_i_1_n_6
    SLICE_X0Y92          FDSE                                         r  cnt_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=28, routed)          0.876    -0.797    clk_200m
    SLICE_X0Y92          FDSE                                         r  cnt_1_reg[5]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X0Y92          FDSE (Hold_fdse_C_D)         0.105    -0.456    cnt_1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 cnt_1_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cnt_1_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.249ns (51.833%)  route 0.231ns (48.167%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=28, routed)          0.603    -0.561    clk_200m
    SLICE_X0Y91          FDSE                                         r  cnt_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDSE (Prop_fdse_C_Q)         0.141    -0.420 r  cnt_1_reg[3]/Q
                         net (fo=1, routed)           0.231    -0.189    cnt_1_reg_n_0_[3]
    SLICE_X0Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.081 r  cnt_1_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.081    cnt_1_reg[0]_i_1_n_4
    SLICE_X0Y91          FDSE                                         r  cnt_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=28, routed)          0.876    -0.797    clk_200m
    SLICE_X0Y91          FDSE                                         r  cnt_1_reg[3]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X0Y91          FDSE (Hold_fdse_C_D)         0.105    -0.456    cnt_1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.375    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y17   clk_wiz_0_inst/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X0Y91      cnt_1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X0Y93      cnt_1_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         5.000       4.000      SLICE_X0Y93      cnt_1_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X0Y94      cnt_1_reg[12]/C
Min Period        n/a     FDSE/C              n/a            1.000         5.000       4.000      SLICE_X0Y94      cnt_1_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X0Y94      cnt_1_reg[14]/C
Min Period        n/a     FDSE/C              n/a            1.000         5.000       4.000      SLICE_X0Y94      cnt_1_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X0Y95      cnt_1_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y97      cnt_1_reg[24]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X0Y97      cnt_1_reg[25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y97      cnt_1_reg[26]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X0Y97      cnt_1_reg[27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y91      cnt_1_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X0Y91      cnt_1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y91      cnt_1_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X0Y91      cnt_1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y92      cnt_1_reg[4]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X0Y92      cnt_1_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y91      cnt_1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y93      cnt_1_reg[10]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X0Y93      cnt_1_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y94      cnt_1_reg[12]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X0Y94      cnt_1_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y94      cnt_1_reg[14]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X0Y94      cnt_1_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y95      cnt_1_reg[16]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X0Y95      cnt_1_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y95      cnt_1_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clk_wiz_0_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT



