`timescale 1ns / 1ps
module tb;

	wire clk_50M, clk_11M0592;

	reg push_btn;   // BTN5 ï¿½ï¿½Å¥??ï¿½Ø£ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Â·ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ê±Îª 1
	reg reset_btn;  // BTN6 ï¿½ï¿½Î»ï¿½ï¿½Å¥ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Â·ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ê±?? 1

	reg [3:0] touch_btn; // BTN1~BTN4ï¿½ï¿½ï¿½ï¿½Å¥ï¿½ï¿½ï¿½Ø£ï¿½ï¿½ï¿½ï¿½ï¿½Ê±Îª 1
	reg [31:0] dip_sw;   // 32 Î»ï¿½ï¿½ï¿½ë¿ªï¿½Ø£ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ONï¿½ï¿½Ê±?? 1

	wire [15:0] leds;  // 16 Î» LEDï¿½ï¿½ï¿½ï¿½ï¿½ï¿½? 1 ï¿½ï¿½ï¿½ï¿½
	wire [7:0] dpy0;   // ï¿½ï¿½ï¿½ï¿½Üµï¿½Î»ï¿½ÅºÅ£ï¿½ï¿½ï¿½ï¿½ï¿½Ð¡ï¿½ï¿½ï¿½ã£¬ï¿½ï¿½ï¿½ 1 ï¿½ï¿½ï¿½ï¿½
	wire [7:0] dpy1;   // ï¿½ï¿½ï¿½ï¿½Ü¸ï¿½Î»ï¿½ÅºÅ£ï¿½ï¿½ï¿½ï¿½ï¿½Ð¡ï¿½ï¿½ï¿½ã£¬ï¿½ï¿½ï¿½ 1 ï¿½ï¿½ï¿½ï¿½

	wire txd;  // Ö±ï¿½ï¿½ï¿½ï¿½ï¿½Ú·ï¿½???ï¿½ï¿½
	wire rxd;  // Ö±ï¿½ï¿½ï¿½ï¿½ï¿½Ú½ï¿½ï¿½ï¿½??

	wire [31:0] base_ram_data;  // BaseRAM ï¿½ï¿½ï¿½Ý£ï¿½ï¿½ï¿½ 8 Î»ï¿½ï¿½ CPLD ï¿½ï¿½ï¿½Ú¿ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½??
	wire [19:0] base_ram_addr;  // BaseRAM ï¿½ï¿½Ö·
	wire[3:0] base_ram_be_n;    // BaseRAM ï¿½Ö½ï¿½Ê¹ï¿½Ü£ï¿½ï¿½ï¿½ï¿½ï¿½Ð§ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ê¹ï¿½ï¿½ï¿½Ö½ï¿½Ê¹ï¿½Ü£ï¿½ï¿½ë±£ï¿½ï¿???? 0
	wire base_ram_ce_n;  // BaseRAM Æ¬???ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½??
	wire base_ram_oe_n;  // BaseRAM ï¿½ï¿½Ê¹ï¿½Ü£ï¿½ï¿½ï¿½ï¿½ï¿½??
	wire base_ram_we_n;  // BaseRAM Ð´Ê¹ï¿½Ü£ï¿½ï¿½ï¿½ï¿½ï¿½??

	wire [31:0] ext_ram_data;  // ExtRAM ï¿½ï¿½ï¿½ï¿½
	wire [19:0] ext_ram_addr;  // ExtRAM ï¿½ï¿½Ö·
	wire[3:0] ext_ram_be_n;    // ExtRAM ï¿½Ö½ï¿½Ê¹ï¿½Ü£ï¿½ï¿½ï¿½ï¿½ï¿½Ð§ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ê¹ï¿½ï¿½ï¿½Ö½ï¿½Ê¹ï¿½Ü£ï¿½ï¿½ë±£ï¿½ï¿???? 0
	wire ext_ram_ce_n;  // ExtRAM Æ¬???ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½??
	wire ext_ram_oe_n;  // ExtRAM ï¿½ï¿½Ê¹ï¿½Ü£ï¿½ï¿½ï¿½ï¿½ï¿½??
	wire ext_ram_we_n;  // ExtRAM Ð´Ê¹ï¿½Ü£ï¿½ï¿½ï¿½ï¿½ï¿½??

	wire [22:0] flash_a;  // Flash ï¿½ï¿½Ö·ï¿½ï¿½a0 ï¿½ï¿½ï¿½ï¿½ 8bit Ä£Ê½ï¿½ï¿½Ð§??16bit Ä£Ê½ï¿½ï¿½ï¿½ï¿½??
	wire [15:0] flash_d;  // Flash ï¿½ï¿½ï¿½ï¿½
	wire flash_rp_n;   // Flash ï¿½ï¿½Î»ï¿½ÅºÅ£ï¿½ï¿½ï¿½ï¿½ï¿½Ð§
	wire flash_vpen;   // Flash Ð´ï¿½ï¿½ï¿½ï¿½ï¿½ÅºÅ£ï¿½ï¿½Íµï¿½Æ½Ê±ï¿½ï¿½ï¿½Ü²ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½??
	wire flash_ce_n;   // Flash Æ¬???ï¿½ÅºÅ£ï¿½ï¿½ï¿½ï¿½ï¿½??
	wire flash_oe_n;   // Flash ï¿½ï¿½Ê¹ï¿½ï¿½ï¿½ÅºÅ£ï¿½ï¿½ï¿½ï¿½ï¿½??
	wire flash_we_n;   // Flash Ð´Ê¹ï¿½ï¿½ï¿½ÅºÅ£ï¿½ï¿½ï¿½ï¿½ï¿½??
	wire flash_byte_n; // Flash 8bit Ä£Ê½Ñ¡ï¿½ñ£¬µï¿½ï¿½ï¿½Ð§ï¿½ï¿½ï¿½ï¿½Ê¹ï¿½ï¿½ flash ?? 16 Î»Ä£Ê½Ê±ï¿½ï¿½ï¿½ï¿½?? 1

	wire uart_rdn;  // ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ÅºÅ£ï¿½ï¿½ï¿½ï¿½ï¿½??
	wire uart_wrn;  // Ð´ï¿½ï¿½ï¿½ï¿½ï¿½ÅºÅ£ï¿½ï¿½ï¿½ï¿½ï¿½??
	wire uart_dataready;  // ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½×¼ï¿½ï¿½??
	wire uart_tbre;  // ï¿½ï¿½???ï¿½ï¿½ï¿½Ý±ï¿½??
	wire uart_tsre;  // ï¿½ï¿½ï¿½Ý·ï¿½???ï¿½ï¿½Ï±ï¿????

	// Windows ??Òª×¢ï¿½ï¿½Â·ï¿½ï¿½ï¿½Ö¸ï¿½ï¿½ï¿½ï¿½ï¿½×ªï¿½å£¬ï¿½ï¿½ï¿½ï¿½ "D:\\foo\\bar.bin"
    //	parameter BASE_RAM_INIT_FILE = "C:\\Users\\cyh\\Desktop\\rv-2023\\cod23-grp25\\thinpad_top.srcs\\sources_1\\new\\kernel-rv32-no16550.bin"; // BaseRAM ï¿½ï¿½Ê¼ï¿½ï¿½ï¿½Ä¼ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Þ¸ï¿½ÎªÊµï¿½ÊµÄ¾ï¿½ï¿½ï¿½Â·??
	parameter BASE_RAM_INIT_FILE = "C:\\rv\\asmcode\\test_int_instr.bin"; // BaseRAM ï¿½ï¿½Ê¼ï¿½ï¿½ï¿½Ä¼ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Þ¸ï¿½ÎªÊµï¿½ÊµÄ¾ï¿½ï¿½ï¿½Â·??
	parameter EXT_RAM_INIT_FILE = "/tmp/eram.bin";  // ExtRAM ï¿½ï¿½Ê¼ï¿½ï¿½ï¿½Ä¼ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Þ¸ï¿½ÎªÊµï¿½ÊµÄ¾ï¿½ï¿½ï¿½Â·??
	parameter FLASH_INIT_FILE = "/tmp/kernel.elf";  // Flash ï¿½ï¿½Ê¼ï¿½ï¿½ï¿½Ä¼ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Þ¸ï¿½ÎªÊµï¿½ÊµÄ¾ï¿½ï¿½ï¿½Â·??

	initial begin
		// ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ô¶ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ð£ï¿½ï¿½ï¿½ï¿½ç£º
		push_btn = 0;

		#100;
		reset_btn = 1;
		#100;
		reset_btn = 0;
	end

	// ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ã»ï¿½ï¿½ï¿½??
	thinpad_top dut (
		.clk_50M(clk_50M),
		.clk_11M0592(clk_11M0592),
		.push_btn(push_btn),
		.reset_btn(reset_btn),
		.touch_btn(touch_btn),
		.dip_sw(dip_sw),
		.leds(leds),
		.dpy1(dpy1),
		.dpy0(dpy0),
		.txd(txd),
		.rxd(rxd),
		.uart_rdn(uart_rdn),
		.uart_wrn(uart_wrn),
		.uart_dataready(uart_dataready),
		.uart_tbre(uart_tbre),
		.uart_tsre(uart_tsre),
		.base_ram_data(base_ram_data),
		.base_ram_addr(base_ram_addr),
		.base_ram_ce_n(base_ram_ce_n),
		.base_ram_oe_n(base_ram_oe_n),
		.base_ram_we_n(base_ram_we_n),
		.base_ram_be_n(base_ram_be_n),
		.ext_ram_data(ext_ram_data),
		.ext_ram_addr(ext_ram_addr),
		.ext_ram_ce_n(ext_ram_ce_n),
		.ext_ram_oe_n(ext_ram_oe_n),
		.ext_ram_we_n(ext_ram_we_n),
		.ext_ram_be_n(ext_ram_be_n),
		.flash_d(flash_d),
		.flash_a(flash_a),
		.flash_rp_n(flash_rp_n),
		.flash_vpen(flash_vpen),
		.flash_oe_n(flash_oe_n),
		.flash_ce_n(flash_ce_n),
		.flash_byte_n(flash_byte_n),
		.flash_we_n(flash_we_n)
	);
	// Ê±ï¿½ï¿½??
	clock osc (
		.clk_11M0592(clk_11M0592),
		.clk_50M    (clk_50M)
	);
	// CPLD ï¿½ï¿½ï¿½Ú·ï¿½ï¿½ï¿½Ä£ï¿½ï¿½
	cpld_model cpld (
		.clk_uart(clk_11M0592),
		.uart_rdn(uart_rdn),
		.uart_wrn(uart_wrn),
		.uart_dataready(uart_dataready),
		.uart_tbre(uart_tbre),
		.uart_tsre(uart_tsre),
		.data(base_ram_data[7:0])
	);
	// Ö±ï¿½ï¿½ï¿½ï¿½ï¿½Ú·ï¿½ï¿½ï¿½Ä£ï¿½ï¿½
	uart_model uart (
		.rxd (txd),
		.txd (rxd)
	);
	// BaseRAM ï¿½ï¿½ï¿½ï¿½Ä£ï¿½ï¿½
	sram_model base1 (
		.DataIO(base_ram_data[15:0]),
		.Address(base_ram_addr[19:0]),
		.OE_n(base_ram_oe_n),
		.CE_n(base_ram_ce_n),
		.WE_n(base_ram_we_n),
		.LB_n(base_ram_be_n[0]),
		.UB_n(base_ram_be_n[1])
	);
	sram_model base2 (
		.DataIO(base_ram_data[31:16]),
		.Address(base_ram_addr[19:0]),
		.OE_n(base_ram_oe_n),
		.CE_n(base_ram_ce_n),
		.WE_n(base_ram_we_n),
		.LB_n(base_ram_be_n[2]),
		.UB_n(base_ram_be_n[3])
	);
	// ExtRAM ï¿½ï¿½ï¿½ï¿½Ä£ï¿½ï¿½
	sram_model ext1 (
		.DataIO(ext_ram_data[15:0]),
		.Address(ext_ram_addr[19:0]),
		.OE_n(ext_ram_oe_n),
		.CE_n(ext_ram_ce_n),
		.WE_n(ext_ram_we_n),
		.LB_n(ext_ram_be_n[0]),
		.UB_n(ext_ram_be_n[1])
	);
	sram_model ext2 (
		.DataIO(ext_ram_data[31:16]),
		.Address(ext_ram_addr[19:0]),
		.OE_n(ext_ram_oe_n),
		.CE_n(ext_ram_ce_n),
		.WE_n(ext_ram_we_n),
		.LB_n(ext_ram_be_n[2]),
		.UB_n(ext_ram_be_n[3])
	);
	// Flash ï¿½ï¿½ï¿½ï¿½Ä£ï¿½ï¿½
	x28fxxxp30 #(
		.FILENAME_MEM(FLASH_INIT_FILE)
	) flash (
		.A   (flash_a[1+:22]),
		.DQ  (flash_d),
		.W_N (flash_we_n),      // Write Enable 
		.G_N (flash_oe_n),      // Output Enable
		.E_N (flash_ce_n),      // Chip Enable
		.L_N (1'b0),            // Latch Enable
		.K   (1'b0),            // Clock
		.WP_N(flash_vpen),      // Write Protect
		.RP_N(flash_rp_n),      // Reset/Power-Down
		.VDD ('d3300),
		.VDDQ('d3300),
		.VPP ('d1800),
		.Info(1'b1)
	);

	initial begin
		wait (flash_byte_n == 1'b0);
		$display("8-bit Flash interface is not supported in simulation!");
		$display("Please tie flash_byte_n to high");
		$stop;
	end

	// ï¿½ï¿½ï¿½Ä¼ï¿½ï¿½ï¿½?? BaseRAM
	initial begin
		reg [31:0] tmp_array[0:1048575];
		integer n_File_ID, n_Init_Size;
		n_File_ID = $fopen(BASE_RAM_INIT_FILE, "rb");
		if (!n_File_ID) begin
			n_Init_Size = 0;
			$display("Failed to open BaseRAM init file");
		end else begin
			n_Init_Size = $fread(tmp_array, n_File_ID);
			n_Init_Size /= 4;
			$fclose(n_File_ID);
		end
		$display("BaseRAM Init Size(words): %d", n_Init_Size);
		for (integer i = 0; i < n_Init_Size; i++) begin
			base1.mem_array0[i] = tmp_array[i][24+:8];
			base1.mem_array1[i] = tmp_array[i][16+:8];
			base2.mem_array0[i] = tmp_array[i][8+:8];
			base2.mem_array1[i] = tmp_array[i][0+:8];
		end
	end

  // ï¿½ï¿½ï¿½Ä¼ï¿½ï¿½ï¿½?? ExtRAM
	initial begin
		reg [31:0] tmp_array[0:1048575];
		integer n_File_ID, n_Init_Size;
		n_File_ID = $fopen(EXT_RAM_INIT_FILE, "rb");
		if (!n_File_ID) begin
			n_Init_Size = 0;
			$display("Failed to open ExtRAM init file");
		end else begin
			n_Init_Size = $fread(tmp_array, n_File_ID);
			n_Init_Size /= 4;
			$fclose(n_File_ID);
		end
		$display("ExtRAM Init Size(words): %d", n_Init_Size);
		for (integer i = 0; i < n_Init_Size; i++) begin
			ext1.mem_array0[i] = tmp_array[i][24+:8];
			ext1.mem_array1[i] = tmp_array[i][16+:8];
			ext2.mem_array0[i] = tmp_array[i][8+:8];
			ext2.mem_array1[i] = tmp_array[i][0+:8];
		end
	end
endmodule
