m255
K4
z2
Z0 !s12c _opt1
Z1 !s99 nomlopt
R0
R1
R0
R1
R0
R1
!s12c _opt
R1
!s11f vlog 2024.3 2024.09, Sep 10 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z2 dC:/FPGA_stuff/FinancialAccleration/TestEnvironments/dualport_ram_test/modelsim_proj
T_opt
!s110 1756860801
VVj@iRf97A^iacbi8[hD3Y3
04 11 4 work clk_div1_tb fast 0
=1-d03957782a7d-68b79180-74-1a014
R1
Z3 !s12f OEM100
Z4 !s12b OEM100
!s124 OEM10U2 
Z5 !s135 nogc
Z6 o-quiet -auto_acc_if_foreign -work work +acc
Z7 tCvgOpt 0
n@_opt
Z8 OL;O;2024.3;79
R2
T_opt1
!s110 1756869824
VOn]`k]B<JE^2?AC>2jl432
04 11 4 work toplevel_tb fast 0
=2-d03957782a7d-68b7b4bf-1d6-2057c
R1
R3
R4
!s124 OEM10U6 
R5
R6
R7
n@_opt1
R8
vclk_div1
2C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/clk_div1.sv
Z9 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
Z10 !s110 1756869821
!i10b 1
!s100 c7N:3=<g0oE9MF;cNIAKQ2
IN1l[UWWJ4l]m9;nH66n;=0
S1
Z11 dC:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/modelsim_proj
w1756869473
8C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/clk_div1.sv
FC:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/clk_div1.sv
!i122 44
L0 5 33
Z12 VDg1SIo80bB@j0V0VzS_@n1
Z13 OL;L;2024.3;79
r1
!s85 0
31
Z14 !s108 1756869821.000000
!s107 C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/clk_div1.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/clk_div1.sv|
!i113 0
Z15 o-work work -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R7
vclk_div1_tb
2C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/testbenches/clk_div1_tb.sv
R9
!s110 1756869137
!i10b 1
!s100 [<PzzEnbdCR>F3D>=:SHC2
IXa:P[D`27`_XfTaJiPEm50
S1
R11
w1756860918
8C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/testbenches/clk_div1_tb.sv
FC:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/testbenches/clk_div1_tb.sv
!i122 4
L0 9 49
R12
R13
r1
!s85 0
31
!s108 1756869136.000000
!s107 C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/testbenches/clk_div1_tb.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/testbenches/clk_div1_tb.sv|
!i113 0
R15
R7
vdisplay
2C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/display.sv
R9
R10
!i10b 1
!s100 KcOMhn;^aIzOmnSY2C[ej3
IRZNR;WZ>VA=<@2^J;;2aZ1
S1
R11
w1756869520
8C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/display.sv
FC:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/display.sv
!i122 45
L0 4 50
R12
R13
r1
!s85 0
31
R14
!s107 C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/display.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/display.sv|
!i113 0
R15
R7
vram_v2
2C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ram_ip_folder/ram_v2_bb.v
!s110 1756869823
!i10b 1
!s100 fnhZjzDM0UK0Nb2DhL[7X0
IJ038_F`d>1WLEIYTbj4C?2
R11
w1756867108
8C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ram_ip_folder/ram_v2_bb.v
FC:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ram_ip_folder/ram_v2_bb.v
!i122 50
L0 35 21
R12
R13
r1
!s85 0
31
!s108 1756869823.000000
!s107 C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ram_ip_folder/ram_v2_bb.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ram_ip_folder/ram_v2_bb.v|
!i113 0
Z16 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R7
vsource
2C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/source.sv
R9
R10
!i10b 1
!s100 L[Z:GQCHFPY0IJK=KMEPI1
I_?V9Ko]O_LCP@GQ6LZ@JX2
S1
R11
w1756869368
8C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/source.sv
FC:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/source.sv
!i122 46
L0 5 38
R12
R13
r1
!s85 0
31
R14
!s107 C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/source.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/source.sv|
!i113 0
R15
R7
vtoplevel_tb
2C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/testbenches/toplevel_tb.sv
R9
Z17 !s110 1756869822
!i10b 1
!s100 ?V9Vlb6[Rh124coJe<Tl>2
I6C6KTaU;5YVgM_Me6YU3g1
S1
R11
w1756869816
8C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/testbenches/toplevel_tb.sv
FC:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/testbenches/toplevel_tb.sv
!i122 48
L0 8 66
R12
R13
r1
!s85 0
31
Z18 !s108 1756869822.000000
!s107 C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/testbenches/toplevel_tb.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/testbenches/toplevel_tb.sv|
!i113 0
R15
R7
vtoplevel_test4
2C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v
R17
!i10b 1
!s100 ]Knkd^M6cniSHo1?<L]bD0
Ij375IdmEca2QeGT^RlCz63
R11
w1756868545
8C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v
FC:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v
!i122 47
L0 6 126
R12
R13
r1
!s85 0
31
R18
!s107 C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v|
!i113 0
R16
R7
