# do trigger_tb_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/roboy/intelFPGA/18.0/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/roboy/BikeToRikshaw/acoustic-levitation/testbench {/home/roboy/BikeToRikshaw/acoustic-levitation/testbench/trigger_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:09 on Mar 28,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/roboy/BikeToRikshaw/acoustic-levitation/testbench" /home/roboy/BikeToRikshaw/acoustic-levitation/testbench/trigger_tb.v 
# -- Compiling module trigger_tb
# -- Compiling module trigger_tb_
# 
# Top level modules:
# 	trigger_tb_
# End time: 17:54:09 on Mar 28,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.trigger_tb_
# vsim work.trigger_tb_ 
# Start time: 17:54:11 on Mar 28,2019
# Loading work.trigger_tb_
# Loading work.trigger_tb
vlog -reportprogress 300 -work work /home/roboy/BikeToRikshaw/acoustic-levitation/testbench/trigger_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:19 on Mar 28,2019
# vlog -reportprogress 300 -work work /home/roboy/BikeToRikshaw/acoustic-levitation/testbench/trigger_tb.v 
# -- Compiling module trigger_tb
# -- Compiling module trigger_tb_
# 
# Top level modules:
# 	trigger_tb_
# End time: 17:54:19 on Mar 28,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
add wave -position insertpoint  \
sim:/trigger_tb_/sim_delay \
sim:/trigger_tb_/clock \
sim:/trigger_tb_/reset \
sim:/trigger_tb_/trigger \
sim:/trigger_tb_/time_cnt \
sim:/trigger_tb_/time_stamp_US_out \
sim:/trigger_tb_/enable_IO
run
vlog -reportprogress 300 -work work /home/roboy/BikeToRikshaw/acoustic-levitation/testbench/trigger_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:38:11 on Mar 28,2019
# vlog -reportprogress 300 -work work /home/roboy/BikeToRikshaw/acoustic-levitation/testbench/trigger_tb.v 
# -- Compiling module trigger_tb
# -- Compiling module trigger_tb_
# 
# Top level modules:
# 	trigger_tb_
# End time: 18:38:11 on Mar 28,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.trigger_tb_
# Loading work.trigger_tb
run
