<stg><name>SCIG_CIF_0_3_Pipeline_VITIS_LOOP_155_1</name>


<trans_list>

<trans id="752" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="969" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="933" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="934" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="935" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="936" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="937" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="938" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="939" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="940" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="941" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="942" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="943" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="944" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="945" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="946" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="947" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="948" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="949" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="950" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="951" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="952" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="953" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="954" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="955" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="956" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="957" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="958" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="959" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="960" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="961" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="962" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="963" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="964" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="965" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="966" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %oy = alloca i32 1

]]></Node>
<StgValue><ssdm name="oy"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %ox = alloca i32 1

]]></Node>
<StgValue><ssdm name="ox"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %ky = alloca i32 1

]]></Node>
<StgValue><ssdm name="ky"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %inp_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="inp_i"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %inp = alloca i32 1

]]></Node>
<StgValue><ssdm name="inp"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %kx = alloca i32 1

]]></Node>
<StgValue><ssdm name="kx"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %inp_j = alloca i32 1

]]></Node>
<StgValue><ssdm name="inp_j"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_r, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:10 %tmp_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %empty

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:11 %mul44_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul44

]]></Node>
<StgValue><ssdm name="mul44_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:12 %inputBuf = alloca i64 1

]]></Node>
<StgValue><ssdm name="inputBuf"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:13 %store_ln149 = store i32 4294967294, i32 %inp_j

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:14 %store_ln148 = store i32 0, i32 %kx

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:15 %store_ln148 = store i32 0, i32 %inp

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:16 %store_ln149 = store i32 4294967294, i32 %inp_i

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:17 %store_ln148 = store i32 0, i32 %ky

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:18 %store_ln148 = store i32 0, i32 %ox

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:19 %store_ln148 = store i32 0, i32 %oy

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:20 %store_ln155 = store i32 0, i32 %i

]]></Node>
<StgValue><ssdm name="store_ln155"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:21 %br_ln0 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body:0 %i_3 = load i32 %i

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body:1 %inp_i_3 = load i32 %inp_i

]]></Node>
<StgValue><ssdm name="inp_i_3"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body:2 %inp_5 = load i32 %inp

]]></Node>
<StgValue><ssdm name="inp_5"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body:3 %inp_j_2 = load i32 %inp_j

]]></Node>
<StgValue><ssdm name="inp_j_2"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body:4 %icmp_ln155 = icmp_eq  i32 %i_3, i32 %mul44_read

]]></Node>
<StgValue><ssdm name="icmp_ln155"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body:5 %i_4 = add i32 %i_3, i32 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:6 %br_ln155 = br i1 %icmp_ln155, void %for.body.split, void %if.end152.loopexit2.exitStub

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:3 %inElem_addr_1 = getelementptr i16 %inElem, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="inElem_addr_1"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:38 %icmp_ln157 = icmp_ult  i32 %inp_5, i32 144

]]></Node>
<StgValue><ssdm name="icmp_ln157"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split:39 %br_ln157 = br i1 %icmp_ln157, void %if.end96, void %if.then47

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
if.then47:0 %specmemcore_ln159 = specmemcore void @_ssdm_op_SpecMemCore, i16 %inElem, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln159"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then47:1 %tmp_2 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %inp_i_3, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then47:2 %tmp_3 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %inp_j_2, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
if.then47:3 %or_ln160 = or i29 %tmp_2, i29 %tmp_3

]]></Node>
<StgValue><ssdm name="or_ln160"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="29" op_1_bw="29">
<![CDATA[
if.then47:4 %icmp_ln160 = icmp_eq  i29 %or_ln160, i29 0

]]></Node>
<StgValue><ssdm name="icmp_ln160"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then47:5 %br_ln160 = br i1 %icmp_ln160, void %for.inc, void %for.inc69

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
for.inc:0 %store_ln164 = store i16 %tmp_1, i8 %inElem_addr_1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
for.inc:31 %br_ln166 = br void %VITIS_LOOP_176_4

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc69:0 %in_r_read = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r

]]></Node>
<StgValue><ssdm name="in_r_read"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="64">
<![CDATA[
for.inc69:1 %trunc_ln172 = trunc i64 %in_r_read

]]></Node>
<StgValue><ssdm name="trunc_ln172"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
for.inc69:2 %store_ln172 = store i16 %trunc_ln172, i8 %inElem_addr_1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_176_4:164 %inp_j_3 = add i32 %inp_j_2, i32 1

]]></Node>
<StgValue><ssdm name="inp_j_3"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_176_4:165 %icmp_ln182 = icmp_eq  i32 %inp_j_3, i32 10

]]></Node>
<StgValue><ssdm name="icmp_ln182"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_176_4:166 %br_ln182 = br i1 %icmp_ln182, void %VITIS_LOOP_176_4.if.end96_crit_edge, void %if.then90

]]></Node>
<StgValue><ssdm name="br_ln182"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_176_4.if.end96_crit_edge:0 %store_ln149 = store i32 %inp_j_3, i32 %inp_j

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then90:0 %inp_i_4 = add i32 %inp_i_3, i32 1

]]></Node>
<StgValue><ssdm name="inp_i_4"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then90:3 %store_ln149 = store i32 4294967294, i32 %inp_j

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc136:2 %store_ln155 = store i32 %i_4, i32 %i

]]></Node>
<StgValue><ssdm name="store_ln155"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:4 %inElem_addr_2 = getelementptr i16 %inElem, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="inElem_addr_2"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
for.inc:1 %store_ln164 = store i16 %tmp_1, i8 %inElem_addr_2

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc69:3 %in_r_read_1 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r

]]></Node>
<StgValue><ssdm name="in_r_read_1"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="64">
<![CDATA[
for.inc69:4 %trunc_ln172_1 = trunc i64 %in_r_read_1

]]></Node>
<StgValue><ssdm name="trunc_ln172_1"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
for.inc69:5 %store_ln172 = store i16 %trunc_ln172_1, i8 %inElem_addr_2

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_176_4:5 %inElem_load = load i8 %inElem_addr_1

]]></Node>
<StgValue><ssdm name="inElem_load"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_176_4:163 %inp_6 = add i32 %inp_5, i32 1

]]></Node>
<StgValue><ssdm name="inp_6"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_176_4.if.end96_crit_edge:1 %br_ln182 = br void %if.end96

]]></Node>
<StgValue><ssdm name="br_ln182"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then90:1 %icmp_ln185 = icmp_eq  i32 %inp_i_4, i32 10

]]></Node>
<StgValue><ssdm name="icmp_ln185"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then90:2 %inp_i_5 = select i1 %icmp_ln185, i32 4294967294, i32 %inp_i_4

]]></Node>
<StgValue><ssdm name="inp_i_5"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then90:4 %store_ln149 = store i32 %inp_i_5, i32 %inp_i

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0">
<![CDATA[
if.then90:5 %br_ln188 = br void %if.end96

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.split:0 %oy_load = load i32 %oy

]]></Node>
<StgValue><ssdm name="oy_load"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.split:1 %ky_load = load i32 %ky

]]></Node>
<StgValue><ssdm name="ky_load"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:5 %inElem_addr_3 = getelementptr i16 %inElem, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="inElem_addr_3"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="32">
<![CDATA[
for.body.split:34 %trunc_ln155 = trunc i32 %ky_load

]]></Node>
<StgValue><ssdm name="trunc_ln155"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="32">
<![CDATA[
for.body.split:35 %trunc_ln155_1 = trunc i32 %oy_load

]]></Node>
<StgValue><ssdm name="trunc_ln155_1"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
for.inc:2 %store_ln164 = store i16 %tmp_1, i8 %inElem_addr_3

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc69:6 %in_r_read_2 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r

]]></Node>
<StgValue><ssdm name="in_r_read_2"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="64">
<![CDATA[
for.inc69:7 %trunc_ln172_2 = trunc i64 %in_r_read_2

]]></Node>
<StgValue><ssdm name="trunc_ln172_2"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
for.inc69:8 %store_ln172 = store i16 %trunc_ln172_2, i8 %inElem_addr_3

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_176_4:2 %empty_25 = shl i32 %inp_5, i32 5

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_176_4:3 %trunc_ln178 = trunc i32 %inp_5

]]></Node>
<StgValue><ssdm name="trunc_ln178"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_176_4:5 %inElem_load = load i8 %inElem_addr_1

]]></Node>
<StgValue><ssdm name="inElem_load"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_176_4:6 %zext_ln178 = zext i32 %empty_25

]]></Node>
<StgValue><ssdm name="zext_ln178"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_176_4:7 %inputBuf_addr = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln178

]]></Node>
<StgValue><ssdm name="inputBuf_addr"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
VITIS_LOOP_176_4:8 %store_ln178 = store i16 %inElem_load, i13 %inputBuf_addr

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_176_4:9 %inElem_load_1 = load i8 %inElem_addr_2

]]></Node>
<StgValue><ssdm name="inElem_load_1"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
if.end96:0 %inp_1 = phi i32 %inp_6, void %if.then90, i32 %inp_5, void %for.body.split, i32 %inp_6, void %VITIS_LOOP_176_4.if.end96_crit_edge

]]></Node>
<StgValue><ssdm name="inp_1"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end96:1 %icmp_ln190 = icmp_ugt  i32 %inp_1, i32 72

]]></Node>
<StgValue><ssdm name="icmp_ln190"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end96:2 %br_ln190 = br i1 %icmp_ln190, void %for.inc136, void %VITIS_LOOP_197_5

]]></Node>
<StgValue><ssdm name="br_ln190"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_197_5:0 %ox_load = load i32 %ox

]]></Node>
<StgValue><ssdm name="ox_load"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_197_5:1 %kx_load = load i32 %kx

]]></Node>
<StgValue><ssdm name="kx_load"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_197_5:2 %add_ln193 = add i6 %trunc_ln155_1, i6 %trunc_ln155

]]></Node>
<StgValue><ssdm name="add_ln193"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="4" op_0_bw="6">
<![CDATA[
VITIS_LOOP_197_5:3 %trunc_ln193 = trunc i6 %add_ln193

]]></Node>
<StgValue><ssdm name="trunc_ln193"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
VITIS_LOOP_197_5:4 %shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln193, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
VITIS_LOOP_197_5:5 %shl_ln193_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %add_ln193, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln193_1"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_197_5:6 %sub_ln193 = sub i8 %shl_ln, i8 %shl_ln193_1

]]></Node>
<StgValue><ssdm name="sub_ln193"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_197_5:7 %trunc_ln193_1 = trunc i32 %kx_load

]]></Node>
<StgValue><ssdm name="trunc_ln193_1"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_197_5:8 %trunc_ln193_2 = trunc i32 %ox_load

]]></Node>
<StgValue><ssdm name="trunc_ln193_2"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_197_5:235 %kx_1 = add i32 %kx_load, i32 1

]]></Node>
<StgValue><ssdm name="kx_1"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_197_5:236 %icmp_ln203 = icmp_eq  i32 %kx_1, i32 5

]]></Node>
<StgValue><ssdm name="icmp_ln203"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_197_5:237 %br_ln203 = br i1 %icmp_ln203, void %VITIS_LOOP_197_5.for.inc136_crit_edge, void %if.then121

]]></Node>
<StgValue><ssdm name="br_ln203"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
<literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_197_5.for.inc136_crit_edge:0 %store_ln148 = store i32 %kx_1, i32 %kx

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
<literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_197_5.for.inc136_crit_edge:1 %br_ln203 = br void %for.inc136

]]></Node>
<StgValue><ssdm name="br_ln203"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
<literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then121:0 %ky_load_1 = load i32 %ky

]]></Node>
<StgValue><ssdm name="ky_load_1"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
<literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then121:1 %ky_1 = add i32 %ky_load_1, i32 1

]]></Node>
<StgValue><ssdm name="ky_1"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
<literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then121:2 %icmp_ln206 = icmp_eq  i32 %ky_1, i32 5

]]></Node>
<StgValue><ssdm name="icmp_ln206"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
<literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then121:3 %br_ln206 = br i1 %icmp_ln206, void %if.then121.for.inc136_crit_edge, void %if.then124

]]></Node>
<StgValue><ssdm name="br_ln206"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
<literal name="icmp_ln203" val="1"/>
<literal name="icmp_ln206" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then121.for.inc136_crit_edge:0 %store_ln148 = store i32 0, i32 %kx

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
<literal name="icmp_ln203" val="1"/>
<literal name="icmp_ln206" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then121.for.inc136_crit_edge:1 %store_ln148 = store i32 %ky_1, i32 %ky

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
<literal name="icmp_ln203" val="1"/>
<literal name="icmp_ln206" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="0">
<![CDATA[
if.then121.for.inc136_crit_edge:2 %br_ln206 = br void %for.inc136

]]></Node>
<StgValue><ssdm name="br_ln206"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
<literal name="icmp_ln203" val="1"/>
<literal name="icmp_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then124:0 %ox_load_1 = load i32 %ox

]]></Node>
<StgValue><ssdm name="ox_load_1"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
<literal name="icmp_ln203" val="1"/>
<literal name="icmp_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then124:1 %ox_1 = add i32 %ox_load_1, i32 1

]]></Node>
<StgValue><ssdm name="ox_1"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
<literal name="icmp_ln203" val="1"/>
<literal name="icmp_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then124:2 %icmp_ln209 = icmp_eq  i32 %ox_1, i32 8

]]></Node>
<StgValue><ssdm name="icmp_ln209"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
<literal name="icmp_ln203" val="1"/>
<literal name="icmp_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then124:3 %store_ln148 = store i32 0, i32 %ky

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
<literal name="icmp_ln203" val="1"/>
<literal name="icmp_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then124:4 %br_ln209 = br i1 %icmp_ln209, void %if.then124.for.inc136_crit_edge, void %if.then127

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
<literal name="icmp_ln203" val="1"/>
<literal name="icmp_ln206" val="1"/>
<literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then124.for.inc136_crit_edge:0 %store_ln148 = store i32 0, i32 %kx

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
<literal name="icmp_ln203" val="1"/>
<literal name="icmp_ln206" val="1"/>
<literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then124.for.inc136_crit_edge:1 %store_ln148 = store i32 %ox_1, i32 %ox

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
<literal name="icmp_ln203" val="1"/>
<literal name="icmp_ln206" val="1"/>
<literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="0">
<![CDATA[
if.then124.for.inc136_crit_edge:2 %br_ln209 = br void %for.inc136

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
<literal name="icmp_ln203" val="1"/>
<literal name="icmp_ln206" val="1"/>
<literal name="icmp_ln209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then127:0 %oy_load_1 = load i32 %oy

]]></Node>
<StgValue><ssdm name="oy_load_1"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
<literal name="icmp_ln203" val="1"/>
<literal name="icmp_ln206" val="1"/>
<literal name="icmp_ln209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then127:1 %oy_1 = add i32 %oy_load_1, i32 1

]]></Node>
<StgValue><ssdm name="oy_1"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
<literal name="icmp_ln203" val="1"/>
<literal name="icmp_ln206" val="1"/>
<literal name="icmp_ln209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then127:5 %store_ln148 = store i32 0, i32 %kx

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
<literal name="icmp_ln203" val="1"/>
<literal name="icmp_ln206" val="1"/>
<literal name="icmp_ln209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then127:6 %store_ln148 = store i32 0, i32 %ox

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:6 %inElem_addr_4 = getelementptr i16 %inElem, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="inElem_addr_4"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
for.inc:3 %store_ln164 = store i16 %tmp_1, i8 %inElem_addr_4

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc69:9 %in_r_read_3 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r

]]></Node>
<StgValue><ssdm name="in_r_read_3"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="64">
<![CDATA[
for.inc69:10 %trunc_ln172_3 = trunc i64 %in_r_read_3

]]></Node>
<StgValue><ssdm name="trunc_ln172_3"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
for.inc69:11 %store_ln172 = store i16 %trunc_ln172_3, i8 %inElem_addr_4

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
VITIS_LOOP_176_4:4 %trunc_ln2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln178, i5 0

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_176_4:9 %inElem_load_1 = load i8 %inElem_addr_2

]]></Node>
<StgValue><ssdm name="inElem_load_1"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_176_4:10 %or_ln178 = or i13 %trunc_ln2, i13 1

]]></Node>
<StgValue><ssdm name="or_ln178"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_176_4:11 %zext_ln178_1 = zext i13 %or_ln178

]]></Node>
<StgValue><ssdm name="zext_ln178_1"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_176_4:12 %inputBuf_addr_1 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln178_1

]]></Node>
<StgValue><ssdm name="inputBuf_addr_1"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
VITIS_LOOP_176_4:13 %store_ln178 = store i16 %inElem_load_1, i13 %inputBuf_addr_1

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_176_4:14 %inElem_load_2 = load i8 %inElem_addr_3

]]></Node>
<StgValue><ssdm name="inElem_load_2"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_197_5:9 %tmp = add i8 %trunc_ln193_1, i8 %sub_ln193

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_197_5:10 %input_ind2 = add i8 %tmp, i8 %trunc_ln193_2

]]></Node>
<StgValue><ssdm name="input_ind2"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
VITIS_LOOP_197_5:11 %mul1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %input_ind2, i5 0

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_197_5:12 %zext_ln199 = zext i13 %mul1

]]></Node>
<StgValue><ssdm name="zext_ln199"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_197_5:13 %inputBuf_addr_32 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln199

]]></Node>
<StgValue><ssdm name="inputBuf_addr_32"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
VITIS_LOOP_197_5:14 %inElem_data = load i13 %inputBuf_addr_32

]]></Node>
<StgValue><ssdm name="inElem_data"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
<literal name="icmp_ln203" val="1"/>
<literal name="icmp_ln206" val="1"/>
<literal name="icmp_ln209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then127:2 %icmp_ln212 = icmp_eq  i32 %oy_1, i32 8

]]></Node>
<StgValue><ssdm name="icmp_ln212"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
<literal name="icmp_ln203" val="1"/>
<literal name="icmp_ln206" val="1"/>
<literal name="icmp_ln209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then127:3 %inp_7 = select i1 %icmp_ln212, i32 0, i32 %inp_1

]]></Node>
<StgValue><ssdm name="inp_7"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
<literal name="icmp_ln203" val="1"/>
<literal name="icmp_ln206" val="1"/>
<literal name="icmp_ln209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then127:4 %oy_2 = select i1 %icmp_ln212, i32 0, i32 %oy_1

]]></Node>
<StgValue><ssdm name="oy_2"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
<literal name="icmp_ln203" val="1"/>
<literal name="icmp_ln206" val="1"/>
<literal name="icmp_ln209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then127:7 %store_ln148 = store i32 %oy_2, i32 %oy

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
<literal name="icmp_ln203" val="1"/>
<literal name="icmp_ln206" val="1"/>
<literal name="icmp_ln209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="0">
<![CDATA[
if.then127:8 %br_ln216 = br void %for.inc136

]]></Node>
<StgValue><ssdm name="br_ln216"/></StgValue>
</operation>

<operation id="751" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="0">
<![CDATA[
if.end152.loopexit2.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="176" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:7 %inElem_addr_5 = getelementptr i16 %inElem, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="inElem_addr_5"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
for.inc:4 %store_ln164 = store i16 %tmp_1, i8 %inElem_addr_5

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc69:12 %in_r_read_4 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r

]]></Node>
<StgValue><ssdm name="in_r_read_4"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="64">
<![CDATA[
for.inc69:13 %trunc_ln172_4 = trunc i64 %in_r_read_4

]]></Node>
<StgValue><ssdm name="trunc_ln172_4"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
for.inc69:14 %store_ln172 = store i16 %trunc_ln172_4, i8 %inElem_addr_5

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_176_4:14 %inElem_load_2 = load i8 %inElem_addr_3

]]></Node>
<StgValue><ssdm name="inElem_load_2"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_176_4:15 %or_ln178_1 = or i13 %trunc_ln2, i13 2

]]></Node>
<StgValue><ssdm name="or_ln178_1"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_176_4:16 %zext_ln178_2 = zext i13 %or_ln178_1

]]></Node>
<StgValue><ssdm name="zext_ln178_2"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_176_4:17 %inputBuf_addr_2 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln178_2

]]></Node>
<StgValue><ssdm name="inputBuf_addr_2"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
VITIS_LOOP_176_4:18 %store_ln178 = store i16 %inElem_load_2, i13 %inputBuf_addr_2

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_176_4:19 %inElem_load_3 = load i8 %inElem_addr_4

]]></Node>
<StgValue><ssdm name="inElem_load_3"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
VITIS_LOOP_197_5:14 %inElem_data = load i13 %inputBuf_addr_32

]]></Node>
<StgValue><ssdm name="inElem_data"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="16">
<![CDATA[
VITIS_LOOP_197_5:15 %sext_ln200 = sext i16 %inElem_data

]]></Node>
<StgValue><ssdm name="sext_ln200"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_197_5:16 %zext_ln200 = zext i32 %sext_ln200

]]></Node>
<StgValue><ssdm name="zext_ln200"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_197_5:17 %write_ln200 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln200

]]></Node>
<StgValue><ssdm name="write_ln200"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_197_5:18 %or_ln199 = or i13 %mul1, i13 1

]]></Node>
<StgValue><ssdm name="or_ln199"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_197_5:19 %zext_ln199_1 = zext i13 %or_ln199

]]></Node>
<StgValue><ssdm name="zext_ln199_1"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_197_5:20 %inputBuf_addr_33 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln199_1

]]></Node>
<StgValue><ssdm name="inputBuf_addr_33"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
VITIS_LOOP_197_5:21 %inElem_data_1 = load i13 %inputBuf_addr_33

]]></Node>
<StgValue><ssdm name="inElem_data_1"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
for.inc136:0 %inp_4 = phi i32 %inp_7, void %if.then127, i32 %inp_1, void %if.end96, i32 %inp_1, void %VITIS_LOOP_197_5.for.inc136_crit_edge, i32 %inp_1, void %if.then121.for.inc136_crit_edge, i32 %inp_1, void %if.then124.for.inc136_crit_edge

]]></Node>
<StgValue><ssdm name="inp_4"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc136:1 %store_ln148 = store i32 %inp_4, i32 %inp

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="0">
<![CDATA[
for.inc136:3 %br_ln155 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="198" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:8 %inElem_addr_6 = getelementptr i16 %inElem, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="inElem_addr_6"/></StgValue>
</operation>

<operation id="199" st_id="7" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
for.inc:5 %store_ln164 = store i16 %tmp_1, i8 %inElem_addr_6

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="200" st_id="7" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc69:15 %in_r_read_5 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r

]]></Node>
<StgValue><ssdm name="in_r_read_5"/></StgValue>
</operation>

<operation id="201" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="64">
<![CDATA[
for.inc69:16 %trunc_ln172_5 = trunc i64 %in_r_read_5

]]></Node>
<StgValue><ssdm name="trunc_ln172_5"/></StgValue>
</operation>

<operation id="202" st_id="7" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
for.inc69:17 %store_ln172 = store i16 %trunc_ln172_5, i8 %inElem_addr_6

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="203" st_id="7" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_176_4:19 %inElem_load_3 = load i8 %inElem_addr_4

]]></Node>
<StgValue><ssdm name="inElem_load_3"/></StgValue>
</operation>

<operation id="204" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_176_4:20 %or_ln178_2 = or i13 %trunc_ln2, i13 3

]]></Node>
<StgValue><ssdm name="or_ln178_2"/></StgValue>
</operation>

<operation id="205" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_176_4:21 %zext_ln178_3 = zext i13 %or_ln178_2

]]></Node>
<StgValue><ssdm name="zext_ln178_3"/></StgValue>
</operation>

<operation id="206" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_176_4:22 %inputBuf_addr_3 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln178_3

]]></Node>
<StgValue><ssdm name="inputBuf_addr_3"/></StgValue>
</operation>

<operation id="207" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
VITIS_LOOP_176_4:23 %store_ln178 = store i16 %inElem_load_3, i13 %inputBuf_addr_3

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="208" st_id="7" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_176_4:24 %inElem_load_4 = load i8 %inElem_addr_5

]]></Node>
<StgValue><ssdm name="inElem_load_4"/></StgValue>
</operation>

<operation id="209" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
VITIS_LOOP_197_5:21 %inElem_data_1 = load i13 %inputBuf_addr_33

]]></Node>
<StgValue><ssdm name="inElem_data_1"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="16">
<![CDATA[
VITIS_LOOP_197_5:22 %sext_ln200_1 = sext i16 %inElem_data_1

]]></Node>
<StgValue><ssdm name="sext_ln200_1"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_197_5:23 %zext_ln200_1 = zext i32 %sext_ln200_1

]]></Node>
<StgValue><ssdm name="zext_ln200_1"/></StgValue>
</operation>

<operation id="212" st_id="7" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_197_5:24 %write_ln200 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln200_1

]]></Node>
<StgValue><ssdm name="write_ln200"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_197_5:25 %or_ln199_1 = or i13 %mul1, i13 2

]]></Node>
<StgValue><ssdm name="or_ln199_1"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_197_5:26 %zext_ln199_2 = zext i13 %or_ln199_1

]]></Node>
<StgValue><ssdm name="zext_ln199_2"/></StgValue>
</operation>

<operation id="215" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_197_5:27 %inputBuf_addr_34 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln199_2

]]></Node>
<StgValue><ssdm name="inputBuf_addr_34"/></StgValue>
</operation>

<operation id="216" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
VITIS_LOOP_197_5:28 %inElem_data_2 = load i13 %inputBuf_addr_34

]]></Node>
<StgValue><ssdm name="inElem_data_2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="217" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:9 %inElem_addr_7 = getelementptr i16 %inElem, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="inElem_addr_7"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
for.inc:6 %store_ln164 = store i16 %tmp_1, i8 %inElem_addr_7

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="219" st_id="8" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc69:18 %in_r_read_6 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r

]]></Node>
<StgValue><ssdm name="in_r_read_6"/></StgValue>
</operation>

<operation id="220" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="64">
<![CDATA[
for.inc69:19 %trunc_ln172_6 = trunc i64 %in_r_read_6

]]></Node>
<StgValue><ssdm name="trunc_ln172_6"/></StgValue>
</operation>

<operation id="221" st_id="8" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
for.inc69:20 %store_ln172 = store i16 %trunc_ln172_6, i8 %inElem_addr_7

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="222" st_id="8" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_176_4:24 %inElem_load_4 = load i8 %inElem_addr_5

]]></Node>
<StgValue><ssdm name="inElem_load_4"/></StgValue>
</operation>

<operation id="223" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_176_4:25 %or_ln178_3 = or i13 %trunc_ln2, i13 4

]]></Node>
<StgValue><ssdm name="or_ln178_3"/></StgValue>
</operation>

<operation id="224" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_176_4:26 %zext_ln178_4 = zext i13 %or_ln178_3

]]></Node>
<StgValue><ssdm name="zext_ln178_4"/></StgValue>
</operation>

<operation id="225" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_176_4:27 %inputBuf_addr_4 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln178_4

]]></Node>
<StgValue><ssdm name="inputBuf_addr_4"/></StgValue>
</operation>

<operation id="226" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
VITIS_LOOP_176_4:28 %store_ln178 = store i16 %inElem_load_4, i13 %inputBuf_addr_4

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="227" st_id="8" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_176_4:29 %inElem_load_5 = load i8 %inElem_addr_6

]]></Node>
<StgValue><ssdm name="inElem_load_5"/></StgValue>
</operation>

<operation id="228" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
VITIS_LOOP_197_5:28 %inElem_data_2 = load i13 %inputBuf_addr_34

]]></Node>
<StgValue><ssdm name="inElem_data_2"/></StgValue>
</operation>

<operation id="229" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="16">
<![CDATA[
VITIS_LOOP_197_5:29 %sext_ln200_2 = sext i16 %inElem_data_2

]]></Node>
<StgValue><ssdm name="sext_ln200_2"/></StgValue>
</operation>

<operation id="230" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_197_5:30 %zext_ln200_2 = zext i32 %sext_ln200_2

]]></Node>
<StgValue><ssdm name="zext_ln200_2"/></StgValue>
</operation>

<operation id="231" st_id="8" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_197_5:31 %write_ln200 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln200_2

]]></Node>
<StgValue><ssdm name="write_ln200"/></StgValue>
</operation>

<operation id="232" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_197_5:32 %or_ln199_2 = or i13 %mul1, i13 3

]]></Node>
<StgValue><ssdm name="or_ln199_2"/></StgValue>
</operation>

<operation id="233" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_197_5:33 %zext_ln199_3 = zext i13 %or_ln199_2

]]></Node>
<StgValue><ssdm name="zext_ln199_3"/></StgValue>
</operation>

<operation id="234" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_197_5:34 %inputBuf_addr_35 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln199_3

]]></Node>
<StgValue><ssdm name="inputBuf_addr_35"/></StgValue>
</operation>

<operation id="235" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
VITIS_LOOP_197_5:35 %inElem_data_3 = load i13 %inputBuf_addr_35

]]></Node>
<StgValue><ssdm name="inElem_data_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="236" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:10 %inElem_addr_8 = getelementptr i16 %inElem, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="inElem_addr_8"/></StgValue>
</operation>

<operation id="237" st_id="9" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
for.inc:7 %store_ln164 = store i16 %tmp_1, i8 %inElem_addr_8

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="238" st_id="9" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc69:21 %in_r_read_7 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r

]]></Node>
<StgValue><ssdm name="in_r_read_7"/></StgValue>
</operation>

<operation id="239" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="64">
<![CDATA[
for.inc69:22 %trunc_ln172_7 = trunc i64 %in_r_read_7

]]></Node>
<StgValue><ssdm name="trunc_ln172_7"/></StgValue>
</operation>

<operation id="240" st_id="9" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
for.inc69:23 %store_ln172 = store i16 %trunc_ln172_7, i8 %inElem_addr_8

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="241" st_id="9" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_176_4:29 %inElem_load_5 = load i8 %inElem_addr_6

]]></Node>
<StgValue><ssdm name="inElem_load_5"/></StgValue>
</operation>

<operation id="242" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_176_4:30 %or_ln178_4 = or i13 %trunc_ln2, i13 5

]]></Node>
<StgValue><ssdm name="or_ln178_4"/></StgValue>
</operation>

<operation id="243" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_176_4:31 %zext_ln178_5 = zext i13 %or_ln178_4

]]></Node>
<StgValue><ssdm name="zext_ln178_5"/></StgValue>
</operation>

<operation id="244" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_176_4:32 %inputBuf_addr_5 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln178_5

]]></Node>
<StgValue><ssdm name="inputBuf_addr_5"/></StgValue>
</operation>

<operation id="245" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
VITIS_LOOP_176_4:33 %store_ln178 = store i16 %inElem_load_5, i13 %inputBuf_addr_5

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="246" st_id="9" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_176_4:34 %inElem_load_6 = load i8 %inElem_addr_7

]]></Node>
<StgValue><ssdm name="inElem_load_6"/></StgValue>
</operation>

<operation id="247" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
VITIS_LOOP_197_5:35 %inElem_data_3 = load i13 %inputBuf_addr_35

]]></Node>
<StgValue><ssdm name="inElem_data_3"/></StgValue>
</operation>

<operation id="248" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="16">
<![CDATA[
VITIS_LOOP_197_5:36 %sext_ln200_3 = sext i16 %inElem_data_3

]]></Node>
<StgValue><ssdm name="sext_ln200_3"/></StgValue>
</operation>

<operation id="249" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_197_5:37 %zext_ln200_3 = zext i32 %sext_ln200_3

]]></Node>
<StgValue><ssdm name="zext_ln200_3"/></StgValue>
</operation>

<operation id="250" st_id="9" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_197_5:38 %write_ln200 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln200_3

]]></Node>
<StgValue><ssdm name="write_ln200"/></StgValue>
</operation>

<operation id="251" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_197_5:39 %or_ln199_3 = or i13 %mul1, i13 4

]]></Node>
<StgValue><ssdm name="or_ln199_3"/></StgValue>
</operation>

<operation id="252" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_197_5:40 %zext_ln199_4 = zext i13 %or_ln199_3

]]></Node>
<StgValue><ssdm name="zext_ln199_4"/></StgValue>
</operation>

<operation id="253" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_197_5:41 %inputBuf_addr_36 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln199_4

]]></Node>
<StgValue><ssdm name="inputBuf_addr_36"/></StgValue>
</operation>

<operation id="254" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
VITIS_LOOP_197_5:42 %inElem_data_4 = load i13 %inputBuf_addr_36

]]></Node>
<StgValue><ssdm name="inElem_data_4"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="255" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:11 %inElem_addr_9 = getelementptr i16 %inElem, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="inElem_addr_9"/></StgValue>
</operation>

<operation id="256" st_id="10" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
for.inc:8 %store_ln164 = store i16 %tmp_1, i8 %inElem_addr_9

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="257" st_id="10" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc69:24 %in_r_read_8 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r

]]></Node>
<StgValue><ssdm name="in_r_read_8"/></StgValue>
</operation>

<operation id="258" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="64">
<![CDATA[
for.inc69:25 %trunc_ln172_8 = trunc i64 %in_r_read_8

]]></Node>
<StgValue><ssdm name="trunc_ln172_8"/></StgValue>
</operation>

<operation id="259" st_id="10" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
for.inc69:26 %store_ln172 = store i16 %trunc_ln172_8, i8 %inElem_addr_9

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="260" st_id="10" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_176_4:34 %inElem_load_6 = load i8 %inElem_addr_7

]]></Node>
<StgValue><ssdm name="inElem_load_6"/></StgValue>
</operation>

<operation id="261" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_176_4:35 %or_ln178_5 = or i13 %trunc_ln2, i13 6

]]></Node>
<StgValue><ssdm name="or_ln178_5"/></StgValue>
</operation>

<operation id="262" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_176_4:36 %zext_ln178_6 = zext i13 %or_ln178_5

]]></Node>
<StgValue><ssdm name="zext_ln178_6"/></StgValue>
</operation>

<operation id="263" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_176_4:37 %inputBuf_addr_6 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln178_6

]]></Node>
<StgValue><ssdm name="inputBuf_addr_6"/></StgValue>
</operation>

<operation id="264" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
VITIS_LOOP_176_4:38 %store_ln178 = store i16 %inElem_load_6, i13 %inputBuf_addr_6

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="265" st_id="10" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_176_4:39 %inElem_load_7 = load i8 %inElem_addr_8

]]></Node>
<StgValue><ssdm name="inElem_load_7"/></StgValue>
</operation>

<operation id="266" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
VITIS_LOOP_197_5:42 %inElem_data_4 = load i13 %inputBuf_addr_36

]]></Node>
<StgValue><ssdm name="inElem_data_4"/></StgValue>
</operation>

<operation id="267" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="16">
<![CDATA[
VITIS_LOOP_197_5:43 %sext_ln200_4 = sext i16 %inElem_data_4

]]></Node>
<StgValue><ssdm name="sext_ln200_4"/></StgValue>
</operation>

<operation id="268" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_197_5:44 %zext_ln200_4 = zext i32 %sext_ln200_4

]]></Node>
<StgValue><ssdm name="zext_ln200_4"/></StgValue>
</operation>

<operation id="269" st_id="10" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_197_5:45 %write_ln200 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln200_4

]]></Node>
<StgValue><ssdm name="write_ln200"/></StgValue>
</operation>

<operation id="270" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_197_5:46 %or_ln199_4 = or i13 %mul1, i13 5

]]></Node>
<StgValue><ssdm name="or_ln199_4"/></StgValue>
</operation>

<operation id="271" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_197_5:47 %zext_ln199_5 = zext i13 %or_ln199_4

]]></Node>
<StgValue><ssdm name="zext_ln199_5"/></StgValue>
</operation>

<operation id="272" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_197_5:48 %inputBuf_addr_37 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln199_5

]]></Node>
<StgValue><ssdm name="inputBuf_addr_37"/></StgValue>
</operation>

<operation id="273" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
VITIS_LOOP_197_5:49 %inElem_data_5 = load i13 %inputBuf_addr_37

]]></Node>
<StgValue><ssdm name="inElem_data_5"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="274" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:12 %inElem_addr_10 = getelementptr i16 %inElem, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="inElem_addr_10"/></StgValue>
</operation>

<operation id="275" st_id="11" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
for.inc:9 %store_ln164 = store i16 %tmp_1, i8 %inElem_addr_10

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="276" st_id="11" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc69:27 %in_r_read_9 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r

]]></Node>
<StgValue><ssdm name="in_r_read_9"/></StgValue>
</operation>

<operation id="277" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="64">
<![CDATA[
for.inc69:28 %trunc_ln172_9 = trunc i64 %in_r_read_9

]]></Node>
<StgValue><ssdm name="trunc_ln172_9"/></StgValue>
</operation>

<operation id="278" st_id="11" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
for.inc69:29 %store_ln172 = store i16 %trunc_ln172_9, i8 %inElem_addr_10

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="279" st_id="11" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_176_4:39 %inElem_load_7 = load i8 %inElem_addr_8

]]></Node>
<StgValue><ssdm name="inElem_load_7"/></StgValue>
</operation>

<operation id="280" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_176_4:40 %or_ln178_6 = or i13 %trunc_ln2, i13 7

]]></Node>
<StgValue><ssdm name="or_ln178_6"/></StgValue>
</operation>

<operation id="281" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_176_4:41 %zext_ln178_7 = zext i13 %or_ln178_6

]]></Node>
<StgValue><ssdm name="zext_ln178_7"/></StgValue>
</operation>

<operation id="282" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_176_4:42 %inputBuf_addr_7 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln178_7

]]></Node>
<StgValue><ssdm name="inputBuf_addr_7"/></StgValue>
</operation>

<operation id="283" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
VITIS_LOOP_176_4:43 %store_ln178 = store i16 %inElem_load_7, i13 %inputBuf_addr_7

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="284" st_id="11" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_176_4:44 %inElem_load_8 = load i8 %inElem_addr_9

]]></Node>
<StgValue><ssdm name="inElem_load_8"/></StgValue>
</operation>

<operation id="285" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
VITIS_LOOP_197_5:49 %inElem_data_5 = load i13 %inputBuf_addr_37

]]></Node>
<StgValue><ssdm name="inElem_data_5"/></StgValue>
</operation>

<operation id="286" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="16">
<![CDATA[
VITIS_LOOP_197_5:50 %sext_ln200_5 = sext i16 %inElem_data_5

]]></Node>
<StgValue><ssdm name="sext_ln200_5"/></StgValue>
</operation>

<operation id="287" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_197_5:51 %zext_ln200_5 = zext i32 %sext_ln200_5

]]></Node>
<StgValue><ssdm name="zext_ln200_5"/></StgValue>
</operation>

<operation id="288" st_id="11" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_197_5:52 %write_ln200 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln200_5

]]></Node>
<StgValue><ssdm name="write_ln200"/></StgValue>
</operation>

<operation id="289" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_197_5:53 %or_ln199_5 = or i13 %mul1, i13 6

]]></Node>
<StgValue><ssdm name="or_ln199_5"/></StgValue>
</operation>

<operation id="290" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_197_5:54 %zext_ln199_6 = zext i13 %or_ln199_5

]]></Node>
<StgValue><ssdm name="zext_ln199_6"/></StgValue>
</operation>

<operation id="291" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_197_5:55 %inputBuf_addr_38 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln199_6

]]></Node>
<StgValue><ssdm name="inputBuf_addr_38"/></StgValue>
</operation>

<operation id="292" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
VITIS_LOOP_197_5:56 %inElem_data_6 = load i13 %inputBuf_addr_38

]]></Node>
<StgValue><ssdm name="inElem_data_6"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="293" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:13 %inElem_addr_11 = getelementptr i16 %inElem, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="inElem_addr_11"/></StgValue>
</operation>

<operation id="294" st_id="12" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
for.inc:10 %store_ln164 = store i16 %tmp_1, i8 %inElem_addr_11

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="295" st_id="12" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc69:30 %in_r_read_10 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r

]]></Node>
<StgValue><ssdm name="in_r_read_10"/></StgValue>
</operation>

<operation id="296" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="64">
<![CDATA[
for.inc69:31 %trunc_ln172_10 = trunc i64 %in_r_read_10

]]></Node>
<StgValue><ssdm name="trunc_ln172_10"/></StgValue>
</operation>

<operation id="297" st_id="12" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
for.inc69:32 %store_ln172 = store i16 %trunc_ln172_10, i8 %inElem_addr_11

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="298" st_id="12" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_176_4:44 %inElem_load_8 = load i8 %inElem_addr_9

]]></Node>
<StgValue><ssdm name="inElem_load_8"/></StgValue>
</operation>

<operation id="299" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_176_4:45 %or_ln178_7 = or i13 %trunc_ln2, i13 8

]]></Node>
<StgValue><ssdm name="or_ln178_7"/></StgValue>
</operation>

<operation id="300" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_176_4:46 %zext_ln178_8 = zext i13 %or_ln178_7

]]></Node>
<StgValue><ssdm name="zext_ln178_8"/></StgValue>
</operation>

<operation id="301" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_176_4:47 %inputBuf_addr_8 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln178_8

]]></Node>
<StgValue><ssdm name="inputBuf_addr_8"/></StgValue>
</operation>

<operation id="302" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
VITIS_LOOP_176_4:48 %store_ln178 = store i16 %inElem_load_8, i13 %inputBuf_addr_8

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="303" st_id="12" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_176_4:49 %inElem_load_9 = load i8 %inElem_addr_10

]]></Node>
<StgValue><ssdm name="inElem_load_9"/></StgValue>
</operation>

<operation id="304" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
VITIS_LOOP_197_5:56 %inElem_data_6 = load i13 %inputBuf_addr_38

]]></Node>
<StgValue><ssdm name="inElem_data_6"/></StgValue>
</operation>

<operation id="305" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="16">
<![CDATA[
VITIS_LOOP_197_5:57 %sext_ln200_6 = sext i16 %inElem_data_6

]]></Node>
<StgValue><ssdm name="sext_ln200_6"/></StgValue>
</operation>

<operation id="306" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_197_5:58 %zext_ln200_6 = zext i32 %sext_ln200_6

]]></Node>
<StgValue><ssdm name="zext_ln200_6"/></StgValue>
</operation>

<operation id="307" st_id="12" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_197_5:59 %write_ln200 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln200_6

]]></Node>
<StgValue><ssdm name="write_ln200"/></StgValue>
</operation>

<operation id="308" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_197_5:60 %or_ln199_6 = or i13 %mul1, i13 7

]]></Node>
<StgValue><ssdm name="or_ln199_6"/></StgValue>
</operation>

<operation id="309" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_197_5:61 %zext_ln199_7 = zext i13 %or_ln199_6

]]></Node>
<StgValue><ssdm name="zext_ln199_7"/></StgValue>
</operation>

<operation id="310" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_197_5:62 %inputBuf_addr_39 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln199_7

]]></Node>
<StgValue><ssdm name="inputBuf_addr_39"/></StgValue>
</operation>

<operation id="311" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
VITIS_LOOP_197_5:63 %inElem_data_7 = load i13 %inputBuf_addr_39

]]></Node>
<StgValue><ssdm name="inElem_data_7"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="312" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:14 %inElem_addr_12 = getelementptr i16 %inElem, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="inElem_addr_12"/></StgValue>
</operation>

<operation id="313" st_id="13" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
for.inc:11 %store_ln164 = store i16 %tmp_1, i8 %inElem_addr_12

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="314" st_id="13" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc69:33 %in_r_read_11 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r

]]></Node>
<StgValue><ssdm name="in_r_read_11"/></StgValue>
</operation>

<operation id="315" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="64">
<![CDATA[
for.inc69:34 %trunc_ln172_11 = trunc i64 %in_r_read_11

]]></Node>
<StgValue><ssdm name="trunc_ln172_11"/></StgValue>
</operation>

<operation id="316" st_id="13" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
for.inc69:35 %store_ln172 = store i16 %trunc_ln172_11, i8 %inElem_addr_12

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="317" st_id="13" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_176_4:49 %inElem_load_9 = load i8 %inElem_addr_10

]]></Node>
<StgValue><ssdm name="inElem_load_9"/></StgValue>
</operation>

<operation id="318" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_176_4:50 %or_ln178_8 = or i13 %trunc_ln2, i13 9

]]></Node>
<StgValue><ssdm name="or_ln178_8"/></StgValue>
</operation>

<operation id="319" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_176_4:51 %zext_ln178_9 = zext i13 %or_ln178_8

]]></Node>
<StgValue><ssdm name="zext_ln178_9"/></StgValue>
</operation>

<operation id="320" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_176_4:52 %inputBuf_addr_9 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln178_9

]]></Node>
<StgValue><ssdm name="inputBuf_addr_9"/></StgValue>
</operation>

<operation id="321" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
VITIS_LOOP_176_4:53 %store_ln178 = store i16 %inElem_load_9, i13 %inputBuf_addr_9

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="322" st_id="13" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_176_4:54 %inElem_load_10 = load i8 %inElem_addr_11

]]></Node>
<StgValue><ssdm name="inElem_load_10"/></StgValue>
</operation>

<operation id="323" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
VITIS_LOOP_197_5:63 %inElem_data_7 = load i13 %inputBuf_addr_39

]]></Node>
<StgValue><ssdm name="inElem_data_7"/></StgValue>
</operation>

<operation id="324" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="16">
<![CDATA[
VITIS_LOOP_197_5:64 %sext_ln200_7 = sext i16 %inElem_data_7

]]></Node>
<StgValue><ssdm name="sext_ln200_7"/></StgValue>
</operation>

<operation id="325" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_197_5:65 %zext_ln200_7 = zext i32 %sext_ln200_7

]]></Node>
<StgValue><ssdm name="zext_ln200_7"/></StgValue>
</operation>

<operation id="326" st_id="13" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_197_5:66 %write_ln200 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln200_7

]]></Node>
<StgValue><ssdm name="write_ln200"/></StgValue>
</operation>

<operation id="327" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_197_5:67 %or_ln199_7 = or i13 %mul1, i13 8

]]></Node>
<StgValue><ssdm name="or_ln199_7"/></StgValue>
</operation>

<operation id="328" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_197_5:68 %zext_ln199_8 = zext i13 %or_ln199_7

]]></Node>
<StgValue><ssdm name="zext_ln199_8"/></StgValue>
</operation>

<operation id="329" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_197_5:69 %inputBuf_addr_40 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln199_8

]]></Node>
<StgValue><ssdm name="inputBuf_addr_40"/></StgValue>
</operation>

<operation id="330" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
VITIS_LOOP_197_5:70 %inElem_data_8 = load i13 %inputBuf_addr_40

]]></Node>
<StgValue><ssdm name="inElem_data_8"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="331" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:15 %inElem_addr_13 = getelementptr i16 %inElem, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="inElem_addr_13"/></StgValue>
</operation>

<operation id="332" st_id="14" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
for.inc:12 %store_ln164 = store i16 %tmp_1, i8 %inElem_addr_13

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="333" st_id="14" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc69:36 %in_r_read_12 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r

]]></Node>
<StgValue><ssdm name="in_r_read_12"/></StgValue>
</operation>

<operation id="334" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="64">
<![CDATA[
for.inc69:37 %trunc_ln172_12 = trunc i64 %in_r_read_12

]]></Node>
<StgValue><ssdm name="trunc_ln172_12"/></StgValue>
</operation>

<operation id="335" st_id="14" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
for.inc69:38 %store_ln172 = store i16 %trunc_ln172_12, i8 %inElem_addr_13

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="336" st_id="14" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_176_4:54 %inElem_load_10 = load i8 %inElem_addr_11

]]></Node>
<StgValue><ssdm name="inElem_load_10"/></StgValue>
</operation>

<operation id="337" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_176_4:55 %or_ln178_9 = or i13 %trunc_ln2, i13 10

]]></Node>
<StgValue><ssdm name="or_ln178_9"/></StgValue>
</operation>

<operation id="338" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_176_4:56 %zext_ln178_10 = zext i13 %or_ln178_9

]]></Node>
<StgValue><ssdm name="zext_ln178_10"/></StgValue>
</operation>

<operation id="339" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_176_4:57 %inputBuf_addr_10 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln178_10

]]></Node>
<StgValue><ssdm name="inputBuf_addr_10"/></StgValue>
</operation>

<operation id="340" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
VITIS_LOOP_176_4:58 %store_ln178 = store i16 %inElem_load_10, i13 %inputBuf_addr_10

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="341" st_id="14" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_176_4:59 %inElem_load_11 = load i8 %inElem_addr_12

]]></Node>
<StgValue><ssdm name="inElem_load_11"/></StgValue>
</operation>

<operation id="342" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
VITIS_LOOP_197_5:70 %inElem_data_8 = load i13 %inputBuf_addr_40

]]></Node>
<StgValue><ssdm name="inElem_data_8"/></StgValue>
</operation>

<operation id="343" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="16">
<![CDATA[
VITIS_LOOP_197_5:71 %sext_ln200_8 = sext i16 %inElem_data_8

]]></Node>
<StgValue><ssdm name="sext_ln200_8"/></StgValue>
</operation>

<operation id="344" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_197_5:72 %zext_ln200_8 = zext i32 %sext_ln200_8

]]></Node>
<StgValue><ssdm name="zext_ln200_8"/></StgValue>
</operation>

<operation id="345" st_id="14" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_197_5:73 %write_ln200 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln200_8

]]></Node>
<StgValue><ssdm name="write_ln200"/></StgValue>
</operation>

<operation id="346" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_197_5:74 %or_ln199_8 = or i13 %mul1, i13 9

]]></Node>
<StgValue><ssdm name="or_ln199_8"/></StgValue>
</operation>

<operation id="347" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_197_5:75 %zext_ln199_9 = zext i13 %or_ln199_8

]]></Node>
<StgValue><ssdm name="zext_ln199_9"/></StgValue>
</operation>

<operation id="348" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_197_5:76 %inputBuf_addr_41 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln199_9

]]></Node>
<StgValue><ssdm name="inputBuf_addr_41"/></StgValue>
</operation>

<operation id="349" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
VITIS_LOOP_197_5:77 %inElem_data_9 = load i13 %inputBuf_addr_41

]]></Node>
<StgValue><ssdm name="inElem_data_9"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="350" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:16 %inElem_addr_14 = getelementptr i16 %inElem, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="inElem_addr_14"/></StgValue>
</operation>

<operation id="351" st_id="15" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
for.inc:13 %store_ln164 = store i16 %tmp_1, i8 %inElem_addr_14

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="352" st_id="15" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc69:39 %in_r_read_13 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r

]]></Node>
<StgValue><ssdm name="in_r_read_13"/></StgValue>
</operation>

<operation id="353" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="64">
<![CDATA[
for.inc69:40 %trunc_ln172_13 = trunc i64 %in_r_read_13

]]></Node>
<StgValue><ssdm name="trunc_ln172_13"/></StgValue>
</operation>

<operation id="354" st_id="15" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
for.inc69:41 %store_ln172 = store i16 %trunc_ln172_13, i8 %inElem_addr_14

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="355" st_id="15" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_176_4:59 %inElem_load_11 = load i8 %inElem_addr_12

]]></Node>
<StgValue><ssdm name="inElem_load_11"/></StgValue>
</operation>

<operation id="356" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_176_4:60 %or_ln178_10 = or i13 %trunc_ln2, i13 11

]]></Node>
<StgValue><ssdm name="or_ln178_10"/></StgValue>
</operation>

<operation id="357" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_176_4:61 %zext_ln178_11 = zext i13 %or_ln178_10

]]></Node>
<StgValue><ssdm name="zext_ln178_11"/></StgValue>
</operation>

<operation id="358" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_176_4:62 %inputBuf_addr_11 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln178_11

]]></Node>
<StgValue><ssdm name="inputBuf_addr_11"/></StgValue>
</operation>

<operation id="359" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
VITIS_LOOP_176_4:63 %store_ln178 = store i16 %inElem_load_11, i13 %inputBuf_addr_11

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="360" st_id="15" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_176_4:64 %inElem_load_12 = load i8 %inElem_addr_13

]]></Node>
<StgValue><ssdm name="inElem_load_12"/></StgValue>
</operation>

<operation id="361" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
VITIS_LOOP_197_5:77 %inElem_data_9 = load i13 %inputBuf_addr_41

]]></Node>
<StgValue><ssdm name="inElem_data_9"/></StgValue>
</operation>

<operation id="362" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="16">
<![CDATA[
VITIS_LOOP_197_5:78 %sext_ln200_9 = sext i16 %inElem_data_9

]]></Node>
<StgValue><ssdm name="sext_ln200_9"/></StgValue>
</operation>

<operation id="363" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_197_5:79 %zext_ln200_9 = zext i32 %sext_ln200_9

]]></Node>
<StgValue><ssdm name="zext_ln200_9"/></StgValue>
</operation>

<operation id="364" st_id="15" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_197_5:80 %write_ln200 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln200_9

]]></Node>
<StgValue><ssdm name="write_ln200"/></StgValue>
</operation>

<operation id="365" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_197_5:81 %or_ln199_9 = or i13 %mul1, i13 10

]]></Node>
<StgValue><ssdm name="or_ln199_9"/></StgValue>
</operation>

<operation id="366" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_197_5:82 %zext_ln199_10 = zext i13 %or_ln199_9

]]></Node>
<StgValue><ssdm name="zext_ln199_10"/></StgValue>
</operation>

<operation id="367" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_197_5:83 %inputBuf_addr_42 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln199_10

]]></Node>
<StgValue><ssdm name="inputBuf_addr_42"/></StgValue>
</operation>

<operation id="368" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
VITIS_LOOP_197_5:84 %inElem_data_10 = load i13 %inputBuf_addr_42

]]></Node>
<StgValue><ssdm name="inElem_data_10"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="369" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:17 %inElem_addr_15 = getelementptr i16 %inElem, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="inElem_addr_15"/></StgValue>
</operation>

<operation id="370" st_id="16" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
for.inc:14 %store_ln164 = store i16 %tmp_1, i8 %inElem_addr_15

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="371" st_id="16" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc69:42 %in_r_read_14 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r

]]></Node>
<StgValue><ssdm name="in_r_read_14"/></StgValue>
</operation>

<operation id="372" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="64">
<![CDATA[
for.inc69:43 %trunc_ln172_14 = trunc i64 %in_r_read_14

]]></Node>
<StgValue><ssdm name="trunc_ln172_14"/></StgValue>
</operation>

<operation id="373" st_id="16" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
for.inc69:44 %store_ln172 = store i16 %trunc_ln172_14, i8 %inElem_addr_15

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="374" st_id="16" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_176_4:64 %inElem_load_12 = load i8 %inElem_addr_13

]]></Node>
<StgValue><ssdm name="inElem_load_12"/></StgValue>
</operation>

<operation id="375" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_176_4:65 %or_ln178_11 = or i13 %trunc_ln2, i13 12

]]></Node>
<StgValue><ssdm name="or_ln178_11"/></StgValue>
</operation>

<operation id="376" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_176_4:66 %zext_ln178_12 = zext i13 %or_ln178_11

]]></Node>
<StgValue><ssdm name="zext_ln178_12"/></StgValue>
</operation>

<operation id="377" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_176_4:67 %inputBuf_addr_12 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln178_12

]]></Node>
<StgValue><ssdm name="inputBuf_addr_12"/></StgValue>
</operation>

<operation id="378" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
VITIS_LOOP_176_4:68 %store_ln178 = store i16 %inElem_load_12, i13 %inputBuf_addr_12

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="379" st_id="16" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_176_4:69 %inElem_load_13 = load i8 %inElem_addr_14

]]></Node>
<StgValue><ssdm name="inElem_load_13"/></StgValue>
</operation>

<operation id="380" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
VITIS_LOOP_197_5:84 %inElem_data_10 = load i13 %inputBuf_addr_42

]]></Node>
<StgValue><ssdm name="inElem_data_10"/></StgValue>
</operation>

<operation id="381" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="16">
<![CDATA[
VITIS_LOOP_197_5:85 %sext_ln200_10 = sext i16 %inElem_data_10

]]></Node>
<StgValue><ssdm name="sext_ln200_10"/></StgValue>
</operation>

<operation id="382" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_197_5:86 %zext_ln200_10 = zext i32 %sext_ln200_10

]]></Node>
<StgValue><ssdm name="zext_ln200_10"/></StgValue>
</operation>

<operation id="383" st_id="16" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_197_5:87 %write_ln200 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln200_10

]]></Node>
<StgValue><ssdm name="write_ln200"/></StgValue>
</operation>

<operation id="384" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_197_5:88 %or_ln199_10 = or i13 %mul1, i13 11

]]></Node>
<StgValue><ssdm name="or_ln199_10"/></StgValue>
</operation>

<operation id="385" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_197_5:89 %zext_ln199_11 = zext i13 %or_ln199_10

]]></Node>
<StgValue><ssdm name="zext_ln199_11"/></StgValue>
</operation>

<operation id="386" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_197_5:90 %inputBuf_addr_43 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln199_11

]]></Node>
<StgValue><ssdm name="inputBuf_addr_43"/></StgValue>
</operation>

<operation id="387" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
VITIS_LOOP_197_5:91 %inElem_data_11 = load i13 %inputBuf_addr_43

]]></Node>
<StgValue><ssdm name="inElem_data_11"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="388" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:18 %inElem_addr_16 = getelementptr i16 %inElem, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="inElem_addr_16"/></StgValue>
</operation>

<operation id="389" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
for.inc:15 %store_ln164 = store i16 %tmp_1, i8 %inElem_addr_16

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="390" st_id="17" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc69:45 %in_r_read_15 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r

]]></Node>
<StgValue><ssdm name="in_r_read_15"/></StgValue>
</operation>

<operation id="391" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="64">
<![CDATA[
for.inc69:46 %trunc_ln172_15 = trunc i64 %in_r_read_15

]]></Node>
<StgValue><ssdm name="trunc_ln172_15"/></StgValue>
</operation>

<operation id="392" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
for.inc69:47 %store_ln172 = store i16 %trunc_ln172_15, i8 %inElem_addr_16

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="393" st_id="17" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_176_4:69 %inElem_load_13 = load i8 %inElem_addr_14

]]></Node>
<StgValue><ssdm name="inElem_load_13"/></StgValue>
</operation>

<operation id="394" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_176_4:70 %or_ln178_12 = or i13 %trunc_ln2, i13 13

]]></Node>
<StgValue><ssdm name="or_ln178_12"/></StgValue>
</operation>

<operation id="395" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_176_4:71 %zext_ln178_13 = zext i13 %or_ln178_12

]]></Node>
<StgValue><ssdm name="zext_ln178_13"/></StgValue>
</operation>

<operation id="396" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_176_4:72 %inputBuf_addr_13 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln178_13

]]></Node>
<StgValue><ssdm name="inputBuf_addr_13"/></StgValue>
</operation>

<operation id="397" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
VITIS_LOOP_176_4:73 %store_ln178 = store i16 %inElem_load_13, i13 %inputBuf_addr_13

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="398" st_id="17" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_176_4:74 %inElem_load_14 = load i8 %inElem_addr_15

]]></Node>
<StgValue><ssdm name="inElem_load_14"/></StgValue>
</operation>

<operation id="399" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
VITIS_LOOP_197_5:91 %inElem_data_11 = load i13 %inputBuf_addr_43

]]></Node>
<StgValue><ssdm name="inElem_data_11"/></StgValue>
</operation>

<operation id="400" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="16">
<![CDATA[
VITIS_LOOP_197_5:92 %sext_ln200_11 = sext i16 %inElem_data_11

]]></Node>
<StgValue><ssdm name="sext_ln200_11"/></StgValue>
</operation>

<operation id="401" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_197_5:93 %zext_ln200_11 = zext i32 %sext_ln200_11

]]></Node>
<StgValue><ssdm name="zext_ln200_11"/></StgValue>
</operation>

<operation id="402" st_id="17" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_197_5:94 %write_ln200 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln200_11

]]></Node>
<StgValue><ssdm name="write_ln200"/></StgValue>
</operation>

<operation id="403" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_197_5:95 %or_ln199_11 = or i13 %mul1, i13 12

]]></Node>
<StgValue><ssdm name="or_ln199_11"/></StgValue>
</operation>

<operation id="404" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_197_5:96 %zext_ln199_12 = zext i13 %or_ln199_11

]]></Node>
<StgValue><ssdm name="zext_ln199_12"/></StgValue>
</operation>

<operation id="405" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_197_5:97 %inputBuf_addr_44 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln199_12

]]></Node>
<StgValue><ssdm name="inputBuf_addr_44"/></StgValue>
</operation>

<operation id="406" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
VITIS_LOOP_197_5:98 %inElem_data_12 = load i13 %inputBuf_addr_44

]]></Node>
<StgValue><ssdm name="inElem_data_12"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="407" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:19 %inElem_addr_17 = getelementptr i16 %inElem, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="inElem_addr_17"/></StgValue>
</operation>

<operation id="408" st_id="18" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
for.inc:16 %store_ln164 = store i16 %tmp_1, i8 %inElem_addr_17

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="409" st_id="18" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc69:48 %in_r_read_16 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r

]]></Node>
<StgValue><ssdm name="in_r_read_16"/></StgValue>
</operation>

<operation id="410" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="64">
<![CDATA[
for.inc69:49 %trunc_ln172_16 = trunc i64 %in_r_read_16

]]></Node>
<StgValue><ssdm name="trunc_ln172_16"/></StgValue>
</operation>

<operation id="411" st_id="18" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
for.inc69:50 %store_ln172 = store i16 %trunc_ln172_16, i8 %inElem_addr_17

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="412" st_id="18" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_176_4:74 %inElem_load_14 = load i8 %inElem_addr_15

]]></Node>
<StgValue><ssdm name="inElem_load_14"/></StgValue>
</operation>

<operation id="413" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_176_4:75 %or_ln178_13 = or i13 %trunc_ln2, i13 14

]]></Node>
<StgValue><ssdm name="or_ln178_13"/></StgValue>
</operation>

<operation id="414" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_176_4:76 %zext_ln178_14 = zext i13 %or_ln178_13

]]></Node>
<StgValue><ssdm name="zext_ln178_14"/></StgValue>
</operation>

<operation id="415" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_176_4:77 %inputBuf_addr_14 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln178_14

]]></Node>
<StgValue><ssdm name="inputBuf_addr_14"/></StgValue>
</operation>

<operation id="416" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
VITIS_LOOP_176_4:78 %store_ln178 = store i16 %inElem_load_14, i13 %inputBuf_addr_14

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="417" st_id="18" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_176_4:79 %inElem_load_15 = load i8 %inElem_addr_16

]]></Node>
<StgValue><ssdm name="inElem_load_15"/></StgValue>
</operation>

<operation id="418" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
VITIS_LOOP_197_5:98 %inElem_data_12 = load i13 %inputBuf_addr_44

]]></Node>
<StgValue><ssdm name="inElem_data_12"/></StgValue>
</operation>

<operation id="419" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="16">
<![CDATA[
VITIS_LOOP_197_5:99 %sext_ln200_12 = sext i16 %inElem_data_12

]]></Node>
<StgValue><ssdm name="sext_ln200_12"/></StgValue>
</operation>

<operation id="420" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_197_5:100 %zext_ln200_12 = zext i32 %sext_ln200_12

]]></Node>
<StgValue><ssdm name="zext_ln200_12"/></StgValue>
</operation>

<operation id="421" st_id="18" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_197_5:101 %write_ln200 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln200_12

]]></Node>
<StgValue><ssdm name="write_ln200"/></StgValue>
</operation>

<operation id="422" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_197_5:102 %or_ln199_12 = or i13 %mul1, i13 13

]]></Node>
<StgValue><ssdm name="or_ln199_12"/></StgValue>
</operation>

<operation id="423" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_197_5:103 %zext_ln199_13 = zext i13 %or_ln199_12

]]></Node>
<StgValue><ssdm name="zext_ln199_13"/></StgValue>
</operation>

<operation id="424" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_197_5:104 %inputBuf_addr_45 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln199_13

]]></Node>
<StgValue><ssdm name="inputBuf_addr_45"/></StgValue>
</operation>

<operation id="425" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
VITIS_LOOP_197_5:105 %inElem_data_13 = load i13 %inputBuf_addr_45

]]></Node>
<StgValue><ssdm name="inElem_data_13"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="426" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:20 %inElem_addr_18 = getelementptr i16 %inElem, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="inElem_addr_18"/></StgValue>
</operation>

<operation id="427" st_id="19" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
for.inc:17 %store_ln164 = store i16 %tmp_1, i8 %inElem_addr_18

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="428" st_id="19" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc69:51 %in_r_read_17 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r

]]></Node>
<StgValue><ssdm name="in_r_read_17"/></StgValue>
</operation>

<operation id="429" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="64">
<![CDATA[
for.inc69:52 %trunc_ln172_17 = trunc i64 %in_r_read_17

]]></Node>
<StgValue><ssdm name="trunc_ln172_17"/></StgValue>
</operation>

<operation id="430" st_id="19" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
for.inc69:53 %store_ln172 = store i16 %trunc_ln172_17, i8 %inElem_addr_18

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="431" st_id="19" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_176_4:79 %inElem_load_15 = load i8 %inElem_addr_16

]]></Node>
<StgValue><ssdm name="inElem_load_15"/></StgValue>
</operation>

<operation id="432" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_176_4:80 %or_ln178_14 = or i13 %trunc_ln2, i13 15

]]></Node>
<StgValue><ssdm name="or_ln178_14"/></StgValue>
</operation>

<operation id="433" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_176_4:81 %zext_ln178_15 = zext i13 %or_ln178_14

]]></Node>
<StgValue><ssdm name="zext_ln178_15"/></StgValue>
</operation>

<operation id="434" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_176_4:82 %inputBuf_addr_15 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln178_15

]]></Node>
<StgValue><ssdm name="inputBuf_addr_15"/></StgValue>
</operation>

<operation id="435" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
VITIS_LOOP_176_4:83 %store_ln178 = store i16 %inElem_load_15, i13 %inputBuf_addr_15

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="436" st_id="19" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_176_4:84 %inElem_load_16 = load i8 %inElem_addr_17

]]></Node>
<StgValue><ssdm name="inElem_load_16"/></StgValue>
</operation>

<operation id="437" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
VITIS_LOOP_197_5:105 %inElem_data_13 = load i13 %inputBuf_addr_45

]]></Node>
<StgValue><ssdm name="inElem_data_13"/></StgValue>
</operation>

<operation id="438" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="16">
<![CDATA[
VITIS_LOOP_197_5:106 %sext_ln200_13 = sext i16 %inElem_data_13

]]></Node>
<StgValue><ssdm name="sext_ln200_13"/></StgValue>
</operation>

<operation id="439" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_197_5:107 %zext_ln200_13 = zext i32 %sext_ln200_13

]]></Node>
<StgValue><ssdm name="zext_ln200_13"/></StgValue>
</operation>

<operation id="440" st_id="19" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_197_5:108 %write_ln200 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln200_13

]]></Node>
<StgValue><ssdm name="write_ln200"/></StgValue>
</operation>

<operation id="441" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_197_5:109 %or_ln199_13 = or i13 %mul1, i13 14

]]></Node>
<StgValue><ssdm name="or_ln199_13"/></StgValue>
</operation>

<operation id="442" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_197_5:110 %zext_ln199_14 = zext i13 %or_ln199_13

]]></Node>
<StgValue><ssdm name="zext_ln199_14"/></StgValue>
</operation>

<operation id="443" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_197_5:111 %inputBuf_addr_46 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln199_14

]]></Node>
<StgValue><ssdm name="inputBuf_addr_46"/></StgValue>
</operation>

<operation id="444" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
VITIS_LOOP_197_5:112 %inElem_data_14 = load i13 %inputBuf_addr_46

]]></Node>
<StgValue><ssdm name="inElem_data_14"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="445" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:21 %inElem_addr_19 = getelementptr i16 %inElem, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="inElem_addr_19"/></StgValue>
</operation>

<operation id="446" st_id="20" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
for.inc:18 %store_ln164 = store i16 %tmp_1, i8 %inElem_addr_19

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="447" st_id="20" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc69:54 %in_r_read_18 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r

]]></Node>
<StgValue><ssdm name="in_r_read_18"/></StgValue>
</operation>

<operation id="448" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="64">
<![CDATA[
for.inc69:55 %trunc_ln172_18 = trunc i64 %in_r_read_18

]]></Node>
<StgValue><ssdm name="trunc_ln172_18"/></StgValue>
</operation>

<operation id="449" st_id="20" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
for.inc69:56 %store_ln172 = store i16 %trunc_ln172_18, i8 %inElem_addr_19

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="450" st_id="20" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_176_4:84 %inElem_load_16 = load i8 %inElem_addr_17

]]></Node>
<StgValue><ssdm name="inElem_load_16"/></StgValue>
</operation>

<operation id="451" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_176_4:85 %or_ln178_15 = or i13 %trunc_ln2, i13 16

]]></Node>
<StgValue><ssdm name="or_ln178_15"/></StgValue>
</operation>

<operation id="452" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_176_4:86 %zext_ln178_16 = zext i13 %or_ln178_15

]]></Node>
<StgValue><ssdm name="zext_ln178_16"/></StgValue>
</operation>

<operation id="453" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_176_4:87 %inputBuf_addr_16 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln178_16

]]></Node>
<StgValue><ssdm name="inputBuf_addr_16"/></StgValue>
</operation>

<operation id="454" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
VITIS_LOOP_176_4:88 %store_ln178 = store i16 %inElem_load_16, i13 %inputBuf_addr_16

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="455" st_id="20" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_176_4:89 %inElem_load_17 = load i8 %inElem_addr_18

]]></Node>
<StgValue><ssdm name="inElem_load_17"/></StgValue>
</operation>

<operation id="456" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
VITIS_LOOP_197_5:112 %inElem_data_14 = load i13 %inputBuf_addr_46

]]></Node>
<StgValue><ssdm name="inElem_data_14"/></StgValue>
</operation>

<operation id="457" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="16">
<![CDATA[
VITIS_LOOP_197_5:113 %sext_ln200_14 = sext i16 %inElem_data_14

]]></Node>
<StgValue><ssdm name="sext_ln200_14"/></StgValue>
</operation>

<operation id="458" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_197_5:114 %zext_ln200_14 = zext i32 %sext_ln200_14

]]></Node>
<StgValue><ssdm name="zext_ln200_14"/></StgValue>
</operation>

<operation id="459" st_id="20" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_197_5:115 %write_ln200 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln200_14

]]></Node>
<StgValue><ssdm name="write_ln200"/></StgValue>
</operation>

<operation id="460" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_197_5:116 %or_ln199_14 = or i13 %mul1, i13 15

]]></Node>
<StgValue><ssdm name="or_ln199_14"/></StgValue>
</operation>

<operation id="461" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_197_5:117 %zext_ln199_15 = zext i13 %or_ln199_14

]]></Node>
<StgValue><ssdm name="zext_ln199_15"/></StgValue>
</operation>

<operation id="462" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_197_5:118 %inputBuf_addr_47 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln199_15

]]></Node>
<StgValue><ssdm name="inputBuf_addr_47"/></StgValue>
</operation>

<operation id="463" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
VITIS_LOOP_197_5:119 %inElem_data_15 = load i13 %inputBuf_addr_47

]]></Node>
<StgValue><ssdm name="inElem_data_15"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="464" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:22 %inElem_addr_20 = getelementptr i16 %inElem, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="inElem_addr_20"/></StgValue>
</operation>

<operation id="465" st_id="21" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
for.inc:19 %store_ln164 = store i16 %tmp_1, i8 %inElem_addr_20

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="466" st_id="21" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc69:57 %in_r_read_19 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r

]]></Node>
<StgValue><ssdm name="in_r_read_19"/></StgValue>
</operation>

<operation id="467" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="64">
<![CDATA[
for.inc69:58 %trunc_ln172_19 = trunc i64 %in_r_read_19

]]></Node>
<StgValue><ssdm name="trunc_ln172_19"/></StgValue>
</operation>

<operation id="468" st_id="21" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
for.inc69:59 %store_ln172 = store i16 %trunc_ln172_19, i8 %inElem_addr_20

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="469" st_id="21" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_176_4:89 %inElem_load_17 = load i8 %inElem_addr_18

]]></Node>
<StgValue><ssdm name="inElem_load_17"/></StgValue>
</operation>

<operation id="470" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_176_4:90 %or_ln178_16 = or i13 %trunc_ln2, i13 17

]]></Node>
<StgValue><ssdm name="or_ln178_16"/></StgValue>
</operation>

<operation id="471" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_176_4:91 %zext_ln178_17 = zext i13 %or_ln178_16

]]></Node>
<StgValue><ssdm name="zext_ln178_17"/></StgValue>
</operation>

<operation id="472" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_176_4:92 %inputBuf_addr_17 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln178_17

]]></Node>
<StgValue><ssdm name="inputBuf_addr_17"/></StgValue>
</operation>

<operation id="473" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
VITIS_LOOP_176_4:93 %store_ln178 = store i16 %inElem_load_17, i13 %inputBuf_addr_17

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="474" st_id="21" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_176_4:94 %inElem_load_18 = load i8 %inElem_addr_19

]]></Node>
<StgValue><ssdm name="inElem_load_18"/></StgValue>
</operation>

<operation id="475" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
VITIS_LOOP_197_5:119 %inElem_data_15 = load i13 %inputBuf_addr_47

]]></Node>
<StgValue><ssdm name="inElem_data_15"/></StgValue>
</operation>

<operation id="476" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="16">
<![CDATA[
VITIS_LOOP_197_5:120 %sext_ln200_15 = sext i16 %inElem_data_15

]]></Node>
<StgValue><ssdm name="sext_ln200_15"/></StgValue>
</operation>

<operation id="477" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_197_5:121 %zext_ln200_15 = zext i32 %sext_ln200_15

]]></Node>
<StgValue><ssdm name="zext_ln200_15"/></StgValue>
</operation>

<operation id="478" st_id="21" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_197_5:122 %write_ln200 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln200_15

]]></Node>
<StgValue><ssdm name="write_ln200"/></StgValue>
</operation>

<operation id="479" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_197_5:123 %or_ln199_15 = or i13 %mul1, i13 16

]]></Node>
<StgValue><ssdm name="or_ln199_15"/></StgValue>
</operation>

<operation id="480" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_197_5:124 %zext_ln199_16 = zext i13 %or_ln199_15

]]></Node>
<StgValue><ssdm name="zext_ln199_16"/></StgValue>
</operation>

<operation id="481" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_197_5:125 %inputBuf_addr_48 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln199_16

]]></Node>
<StgValue><ssdm name="inputBuf_addr_48"/></StgValue>
</operation>

<operation id="482" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
VITIS_LOOP_197_5:126 %inElem_data_16 = load i13 %inputBuf_addr_48

]]></Node>
<StgValue><ssdm name="inElem_data_16"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="483" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:23 %inElem_addr_21 = getelementptr i16 %inElem, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="inElem_addr_21"/></StgValue>
</operation>

<operation id="484" st_id="22" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
for.inc:20 %store_ln164 = store i16 %tmp_1, i8 %inElem_addr_21

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="485" st_id="22" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc69:60 %in_r_read_20 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r

]]></Node>
<StgValue><ssdm name="in_r_read_20"/></StgValue>
</operation>

<operation id="486" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="64">
<![CDATA[
for.inc69:61 %trunc_ln172_20 = trunc i64 %in_r_read_20

]]></Node>
<StgValue><ssdm name="trunc_ln172_20"/></StgValue>
</operation>

<operation id="487" st_id="22" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
for.inc69:62 %store_ln172 = store i16 %trunc_ln172_20, i8 %inElem_addr_21

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="488" st_id="22" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_176_4:94 %inElem_load_18 = load i8 %inElem_addr_19

]]></Node>
<StgValue><ssdm name="inElem_load_18"/></StgValue>
</operation>

<operation id="489" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_176_4:95 %or_ln178_17 = or i13 %trunc_ln2, i13 18

]]></Node>
<StgValue><ssdm name="or_ln178_17"/></StgValue>
</operation>

<operation id="490" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_176_4:96 %zext_ln178_18 = zext i13 %or_ln178_17

]]></Node>
<StgValue><ssdm name="zext_ln178_18"/></StgValue>
</operation>

<operation id="491" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_176_4:97 %inputBuf_addr_18 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln178_18

]]></Node>
<StgValue><ssdm name="inputBuf_addr_18"/></StgValue>
</operation>

<operation id="492" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
VITIS_LOOP_176_4:98 %store_ln178 = store i16 %inElem_load_18, i13 %inputBuf_addr_18

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="493" st_id="22" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_176_4:99 %inElem_load_19 = load i8 %inElem_addr_20

]]></Node>
<StgValue><ssdm name="inElem_load_19"/></StgValue>
</operation>

<operation id="494" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
VITIS_LOOP_197_5:126 %inElem_data_16 = load i13 %inputBuf_addr_48

]]></Node>
<StgValue><ssdm name="inElem_data_16"/></StgValue>
</operation>

<operation id="495" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="16">
<![CDATA[
VITIS_LOOP_197_5:127 %sext_ln200_16 = sext i16 %inElem_data_16

]]></Node>
<StgValue><ssdm name="sext_ln200_16"/></StgValue>
</operation>

<operation id="496" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_197_5:128 %zext_ln200_16 = zext i32 %sext_ln200_16

]]></Node>
<StgValue><ssdm name="zext_ln200_16"/></StgValue>
</operation>

<operation id="497" st_id="22" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_197_5:129 %write_ln200 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln200_16

]]></Node>
<StgValue><ssdm name="write_ln200"/></StgValue>
</operation>

<operation id="498" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_197_5:130 %or_ln199_16 = or i13 %mul1, i13 17

]]></Node>
<StgValue><ssdm name="or_ln199_16"/></StgValue>
</operation>

<operation id="499" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_197_5:131 %zext_ln199_17 = zext i13 %or_ln199_16

]]></Node>
<StgValue><ssdm name="zext_ln199_17"/></StgValue>
</operation>

<operation id="500" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_197_5:132 %inputBuf_addr_49 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln199_17

]]></Node>
<StgValue><ssdm name="inputBuf_addr_49"/></StgValue>
</operation>

<operation id="501" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
VITIS_LOOP_197_5:133 %inElem_data_17 = load i13 %inputBuf_addr_49

]]></Node>
<StgValue><ssdm name="inElem_data_17"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="502" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:24 %inElem_addr_22 = getelementptr i16 %inElem, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="inElem_addr_22"/></StgValue>
</operation>

<operation id="503" st_id="23" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
for.inc:21 %store_ln164 = store i16 %tmp_1, i8 %inElem_addr_22

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="504" st_id="23" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc69:63 %in_r_read_21 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r

]]></Node>
<StgValue><ssdm name="in_r_read_21"/></StgValue>
</operation>

<operation id="505" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="64">
<![CDATA[
for.inc69:64 %trunc_ln172_21 = trunc i64 %in_r_read_21

]]></Node>
<StgValue><ssdm name="trunc_ln172_21"/></StgValue>
</operation>

<operation id="506" st_id="23" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
for.inc69:65 %store_ln172 = store i16 %trunc_ln172_21, i8 %inElem_addr_22

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="507" st_id="23" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_176_4:99 %inElem_load_19 = load i8 %inElem_addr_20

]]></Node>
<StgValue><ssdm name="inElem_load_19"/></StgValue>
</operation>

<operation id="508" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_176_4:100 %or_ln178_18 = or i13 %trunc_ln2, i13 19

]]></Node>
<StgValue><ssdm name="or_ln178_18"/></StgValue>
</operation>

<operation id="509" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_176_4:101 %zext_ln178_19 = zext i13 %or_ln178_18

]]></Node>
<StgValue><ssdm name="zext_ln178_19"/></StgValue>
</operation>

<operation id="510" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_176_4:102 %inputBuf_addr_19 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln178_19

]]></Node>
<StgValue><ssdm name="inputBuf_addr_19"/></StgValue>
</operation>

<operation id="511" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
VITIS_LOOP_176_4:103 %store_ln178 = store i16 %inElem_load_19, i13 %inputBuf_addr_19

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="512" st_id="23" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_176_4:104 %inElem_load_20 = load i8 %inElem_addr_21

]]></Node>
<StgValue><ssdm name="inElem_load_20"/></StgValue>
</operation>

<operation id="513" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
VITIS_LOOP_197_5:133 %inElem_data_17 = load i13 %inputBuf_addr_49

]]></Node>
<StgValue><ssdm name="inElem_data_17"/></StgValue>
</operation>

<operation id="514" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="16">
<![CDATA[
VITIS_LOOP_197_5:134 %sext_ln200_17 = sext i16 %inElem_data_17

]]></Node>
<StgValue><ssdm name="sext_ln200_17"/></StgValue>
</operation>

<operation id="515" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_197_5:135 %zext_ln200_17 = zext i32 %sext_ln200_17

]]></Node>
<StgValue><ssdm name="zext_ln200_17"/></StgValue>
</operation>

<operation id="516" st_id="23" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_197_5:136 %write_ln200 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln200_17

]]></Node>
<StgValue><ssdm name="write_ln200"/></StgValue>
</operation>

<operation id="517" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_197_5:137 %or_ln199_17 = or i13 %mul1, i13 18

]]></Node>
<StgValue><ssdm name="or_ln199_17"/></StgValue>
</operation>

<operation id="518" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_197_5:138 %zext_ln199_18 = zext i13 %or_ln199_17

]]></Node>
<StgValue><ssdm name="zext_ln199_18"/></StgValue>
</operation>

<operation id="519" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_197_5:139 %inputBuf_addr_50 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln199_18

]]></Node>
<StgValue><ssdm name="inputBuf_addr_50"/></StgValue>
</operation>

<operation id="520" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
VITIS_LOOP_197_5:140 %inElem_data_18 = load i13 %inputBuf_addr_50

]]></Node>
<StgValue><ssdm name="inElem_data_18"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="521" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:25 %inElem_addr_23 = getelementptr i16 %inElem, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="inElem_addr_23"/></StgValue>
</operation>

<operation id="522" st_id="24" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
for.inc:22 %store_ln164 = store i16 %tmp_1, i8 %inElem_addr_23

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="523" st_id="24" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc69:66 %in_r_read_22 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r

]]></Node>
<StgValue><ssdm name="in_r_read_22"/></StgValue>
</operation>

<operation id="524" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="64">
<![CDATA[
for.inc69:67 %trunc_ln172_22 = trunc i64 %in_r_read_22

]]></Node>
<StgValue><ssdm name="trunc_ln172_22"/></StgValue>
</operation>

<operation id="525" st_id="24" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
for.inc69:68 %store_ln172 = store i16 %trunc_ln172_22, i8 %inElem_addr_23

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="526" st_id="24" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_176_4:104 %inElem_load_20 = load i8 %inElem_addr_21

]]></Node>
<StgValue><ssdm name="inElem_load_20"/></StgValue>
</operation>

<operation id="527" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_176_4:105 %or_ln178_19 = or i13 %trunc_ln2, i13 20

]]></Node>
<StgValue><ssdm name="or_ln178_19"/></StgValue>
</operation>

<operation id="528" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_176_4:106 %zext_ln178_20 = zext i13 %or_ln178_19

]]></Node>
<StgValue><ssdm name="zext_ln178_20"/></StgValue>
</operation>

<operation id="529" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_176_4:107 %inputBuf_addr_20 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln178_20

]]></Node>
<StgValue><ssdm name="inputBuf_addr_20"/></StgValue>
</operation>

<operation id="530" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
VITIS_LOOP_176_4:108 %store_ln178 = store i16 %inElem_load_20, i13 %inputBuf_addr_20

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="531" st_id="24" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_176_4:109 %inElem_load_21 = load i8 %inElem_addr_22

]]></Node>
<StgValue><ssdm name="inElem_load_21"/></StgValue>
</operation>

<operation id="532" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
VITIS_LOOP_197_5:140 %inElem_data_18 = load i13 %inputBuf_addr_50

]]></Node>
<StgValue><ssdm name="inElem_data_18"/></StgValue>
</operation>

<operation id="533" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="16">
<![CDATA[
VITIS_LOOP_197_5:141 %sext_ln200_18 = sext i16 %inElem_data_18

]]></Node>
<StgValue><ssdm name="sext_ln200_18"/></StgValue>
</operation>

<operation id="534" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_197_5:142 %zext_ln200_18 = zext i32 %sext_ln200_18

]]></Node>
<StgValue><ssdm name="zext_ln200_18"/></StgValue>
</operation>

<operation id="535" st_id="24" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_197_5:143 %write_ln200 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln200_18

]]></Node>
<StgValue><ssdm name="write_ln200"/></StgValue>
</operation>

<operation id="536" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_197_5:144 %or_ln199_18 = or i13 %mul1, i13 19

]]></Node>
<StgValue><ssdm name="or_ln199_18"/></StgValue>
</operation>

<operation id="537" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_197_5:145 %zext_ln199_19 = zext i13 %or_ln199_18

]]></Node>
<StgValue><ssdm name="zext_ln199_19"/></StgValue>
</operation>

<operation id="538" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_197_5:146 %inputBuf_addr_51 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln199_19

]]></Node>
<StgValue><ssdm name="inputBuf_addr_51"/></StgValue>
</operation>

<operation id="539" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
VITIS_LOOP_197_5:147 %inElem_data_19 = load i13 %inputBuf_addr_51

]]></Node>
<StgValue><ssdm name="inElem_data_19"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="540" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:26 %inElem_addr_24 = getelementptr i16 %inElem, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="inElem_addr_24"/></StgValue>
</operation>

<operation id="541" st_id="25" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
for.inc:23 %store_ln164 = store i16 %tmp_1, i8 %inElem_addr_24

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="542" st_id="25" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc69:69 %in_r_read_23 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r

]]></Node>
<StgValue><ssdm name="in_r_read_23"/></StgValue>
</operation>

<operation id="543" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="64">
<![CDATA[
for.inc69:70 %trunc_ln172_23 = trunc i64 %in_r_read_23

]]></Node>
<StgValue><ssdm name="trunc_ln172_23"/></StgValue>
</operation>

<operation id="544" st_id="25" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
for.inc69:71 %store_ln172 = store i16 %trunc_ln172_23, i8 %inElem_addr_24

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="545" st_id="25" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_176_4:109 %inElem_load_21 = load i8 %inElem_addr_22

]]></Node>
<StgValue><ssdm name="inElem_load_21"/></StgValue>
</operation>

<operation id="546" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_176_4:110 %or_ln178_20 = or i13 %trunc_ln2, i13 21

]]></Node>
<StgValue><ssdm name="or_ln178_20"/></StgValue>
</operation>

<operation id="547" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_176_4:111 %zext_ln178_21 = zext i13 %or_ln178_20

]]></Node>
<StgValue><ssdm name="zext_ln178_21"/></StgValue>
</operation>

<operation id="548" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_176_4:112 %inputBuf_addr_21 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln178_21

]]></Node>
<StgValue><ssdm name="inputBuf_addr_21"/></StgValue>
</operation>

<operation id="549" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
VITIS_LOOP_176_4:113 %store_ln178 = store i16 %inElem_load_21, i13 %inputBuf_addr_21

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="550" st_id="25" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_176_4:114 %inElem_load_22 = load i8 %inElem_addr_23

]]></Node>
<StgValue><ssdm name="inElem_load_22"/></StgValue>
</operation>

<operation id="551" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
VITIS_LOOP_197_5:147 %inElem_data_19 = load i13 %inputBuf_addr_51

]]></Node>
<StgValue><ssdm name="inElem_data_19"/></StgValue>
</operation>

<operation id="552" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="16">
<![CDATA[
VITIS_LOOP_197_5:148 %sext_ln200_19 = sext i16 %inElem_data_19

]]></Node>
<StgValue><ssdm name="sext_ln200_19"/></StgValue>
</operation>

<operation id="553" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_197_5:149 %zext_ln200_19 = zext i32 %sext_ln200_19

]]></Node>
<StgValue><ssdm name="zext_ln200_19"/></StgValue>
</operation>

<operation id="554" st_id="25" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_197_5:150 %write_ln200 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln200_19

]]></Node>
<StgValue><ssdm name="write_ln200"/></StgValue>
</operation>

<operation id="555" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_197_5:151 %or_ln199_19 = or i13 %mul1, i13 20

]]></Node>
<StgValue><ssdm name="or_ln199_19"/></StgValue>
</operation>

<operation id="556" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_197_5:152 %zext_ln199_20 = zext i13 %or_ln199_19

]]></Node>
<StgValue><ssdm name="zext_ln199_20"/></StgValue>
</operation>

<operation id="557" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_197_5:153 %inputBuf_addr_52 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln199_20

]]></Node>
<StgValue><ssdm name="inputBuf_addr_52"/></StgValue>
</operation>

<operation id="558" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
VITIS_LOOP_197_5:154 %inElem_data_20 = load i13 %inputBuf_addr_52

]]></Node>
<StgValue><ssdm name="inElem_data_20"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="559" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:27 %inElem_addr_25 = getelementptr i16 %inElem, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="inElem_addr_25"/></StgValue>
</operation>

<operation id="560" st_id="26" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
for.inc:24 %store_ln164 = store i16 %tmp_1, i8 %inElem_addr_25

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="561" st_id="26" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc69:72 %in_r_read_24 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r

]]></Node>
<StgValue><ssdm name="in_r_read_24"/></StgValue>
</operation>

<operation id="562" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="64">
<![CDATA[
for.inc69:73 %trunc_ln172_24 = trunc i64 %in_r_read_24

]]></Node>
<StgValue><ssdm name="trunc_ln172_24"/></StgValue>
</operation>

<operation id="563" st_id="26" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
for.inc69:74 %store_ln172 = store i16 %trunc_ln172_24, i8 %inElem_addr_25

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="564" st_id="26" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_176_4:114 %inElem_load_22 = load i8 %inElem_addr_23

]]></Node>
<StgValue><ssdm name="inElem_load_22"/></StgValue>
</operation>

<operation id="565" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_176_4:115 %or_ln178_21 = or i13 %trunc_ln2, i13 22

]]></Node>
<StgValue><ssdm name="or_ln178_21"/></StgValue>
</operation>

<operation id="566" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_176_4:116 %zext_ln178_22 = zext i13 %or_ln178_21

]]></Node>
<StgValue><ssdm name="zext_ln178_22"/></StgValue>
</operation>

<operation id="567" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_176_4:117 %inputBuf_addr_22 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln178_22

]]></Node>
<StgValue><ssdm name="inputBuf_addr_22"/></StgValue>
</operation>

<operation id="568" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
VITIS_LOOP_176_4:118 %store_ln178 = store i16 %inElem_load_22, i13 %inputBuf_addr_22

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="569" st_id="26" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_176_4:119 %inElem_load_23 = load i8 %inElem_addr_24

]]></Node>
<StgValue><ssdm name="inElem_load_23"/></StgValue>
</operation>

<operation id="570" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
VITIS_LOOP_197_5:154 %inElem_data_20 = load i13 %inputBuf_addr_52

]]></Node>
<StgValue><ssdm name="inElem_data_20"/></StgValue>
</operation>

<operation id="571" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="16">
<![CDATA[
VITIS_LOOP_197_5:155 %sext_ln200_20 = sext i16 %inElem_data_20

]]></Node>
<StgValue><ssdm name="sext_ln200_20"/></StgValue>
</operation>

<operation id="572" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_197_5:156 %zext_ln200_20 = zext i32 %sext_ln200_20

]]></Node>
<StgValue><ssdm name="zext_ln200_20"/></StgValue>
</operation>

<operation id="573" st_id="26" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_197_5:157 %write_ln200 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln200_20

]]></Node>
<StgValue><ssdm name="write_ln200"/></StgValue>
</operation>

<operation id="574" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_197_5:158 %or_ln199_20 = or i13 %mul1, i13 21

]]></Node>
<StgValue><ssdm name="or_ln199_20"/></StgValue>
</operation>

<operation id="575" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_197_5:159 %zext_ln199_21 = zext i13 %or_ln199_20

]]></Node>
<StgValue><ssdm name="zext_ln199_21"/></StgValue>
</operation>

<operation id="576" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_197_5:160 %inputBuf_addr_53 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln199_21

]]></Node>
<StgValue><ssdm name="inputBuf_addr_53"/></StgValue>
</operation>

<operation id="577" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
VITIS_LOOP_197_5:161 %inElem_data_21 = load i13 %inputBuf_addr_53

]]></Node>
<StgValue><ssdm name="inElem_data_21"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="578" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:28 %inElem_addr_26 = getelementptr i16 %inElem, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="inElem_addr_26"/></StgValue>
</operation>

<operation id="579" st_id="27" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
for.inc:25 %store_ln164 = store i16 %tmp_1, i8 %inElem_addr_26

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="580" st_id="27" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc69:75 %in_r_read_25 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r

]]></Node>
<StgValue><ssdm name="in_r_read_25"/></StgValue>
</operation>

<operation id="581" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="64">
<![CDATA[
for.inc69:76 %trunc_ln172_25 = trunc i64 %in_r_read_25

]]></Node>
<StgValue><ssdm name="trunc_ln172_25"/></StgValue>
</operation>

<operation id="582" st_id="27" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
for.inc69:77 %store_ln172 = store i16 %trunc_ln172_25, i8 %inElem_addr_26

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="583" st_id="27" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_176_4:119 %inElem_load_23 = load i8 %inElem_addr_24

]]></Node>
<StgValue><ssdm name="inElem_load_23"/></StgValue>
</operation>

<operation id="584" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_176_4:120 %or_ln178_22 = or i13 %trunc_ln2, i13 23

]]></Node>
<StgValue><ssdm name="or_ln178_22"/></StgValue>
</operation>

<operation id="585" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_176_4:121 %zext_ln178_23 = zext i13 %or_ln178_22

]]></Node>
<StgValue><ssdm name="zext_ln178_23"/></StgValue>
</operation>

<operation id="586" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_176_4:122 %inputBuf_addr_23 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln178_23

]]></Node>
<StgValue><ssdm name="inputBuf_addr_23"/></StgValue>
</operation>

<operation id="587" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
VITIS_LOOP_176_4:123 %store_ln178 = store i16 %inElem_load_23, i13 %inputBuf_addr_23

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="588" st_id="27" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_176_4:124 %inElem_load_24 = load i8 %inElem_addr_25

]]></Node>
<StgValue><ssdm name="inElem_load_24"/></StgValue>
</operation>

<operation id="589" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
VITIS_LOOP_197_5:161 %inElem_data_21 = load i13 %inputBuf_addr_53

]]></Node>
<StgValue><ssdm name="inElem_data_21"/></StgValue>
</operation>

<operation id="590" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="16">
<![CDATA[
VITIS_LOOP_197_5:162 %sext_ln200_21 = sext i16 %inElem_data_21

]]></Node>
<StgValue><ssdm name="sext_ln200_21"/></StgValue>
</operation>

<operation id="591" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_197_5:163 %zext_ln200_21 = zext i32 %sext_ln200_21

]]></Node>
<StgValue><ssdm name="zext_ln200_21"/></StgValue>
</operation>

<operation id="592" st_id="27" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_197_5:164 %write_ln200 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln200_21

]]></Node>
<StgValue><ssdm name="write_ln200"/></StgValue>
</operation>

<operation id="593" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_197_5:165 %or_ln199_21 = or i13 %mul1, i13 22

]]></Node>
<StgValue><ssdm name="or_ln199_21"/></StgValue>
</operation>

<operation id="594" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_197_5:166 %zext_ln199_22 = zext i13 %or_ln199_21

]]></Node>
<StgValue><ssdm name="zext_ln199_22"/></StgValue>
</operation>

<operation id="595" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_197_5:167 %inputBuf_addr_54 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln199_22

]]></Node>
<StgValue><ssdm name="inputBuf_addr_54"/></StgValue>
</operation>

<operation id="596" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
VITIS_LOOP_197_5:168 %inElem_data_22 = load i13 %inputBuf_addr_54

]]></Node>
<StgValue><ssdm name="inElem_data_22"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="597" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:29 %inElem_addr_27 = getelementptr i16 %inElem, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="inElem_addr_27"/></StgValue>
</operation>

<operation id="598" st_id="28" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
for.inc:26 %store_ln164 = store i16 %tmp_1, i8 %inElem_addr_27

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="599" st_id="28" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc69:78 %in_r_read_26 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r

]]></Node>
<StgValue><ssdm name="in_r_read_26"/></StgValue>
</operation>

<operation id="600" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="64">
<![CDATA[
for.inc69:79 %trunc_ln172_26 = trunc i64 %in_r_read_26

]]></Node>
<StgValue><ssdm name="trunc_ln172_26"/></StgValue>
</operation>

<operation id="601" st_id="28" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
for.inc69:80 %store_ln172 = store i16 %trunc_ln172_26, i8 %inElem_addr_27

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="602" st_id="28" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_176_4:124 %inElem_load_24 = load i8 %inElem_addr_25

]]></Node>
<StgValue><ssdm name="inElem_load_24"/></StgValue>
</operation>

<operation id="603" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_176_4:125 %or_ln178_23 = or i13 %trunc_ln2, i13 24

]]></Node>
<StgValue><ssdm name="or_ln178_23"/></StgValue>
</operation>

<operation id="604" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_176_4:126 %zext_ln178_24 = zext i13 %or_ln178_23

]]></Node>
<StgValue><ssdm name="zext_ln178_24"/></StgValue>
</operation>

<operation id="605" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_176_4:127 %inputBuf_addr_24 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln178_24

]]></Node>
<StgValue><ssdm name="inputBuf_addr_24"/></StgValue>
</operation>

<operation id="606" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
VITIS_LOOP_176_4:128 %store_ln178 = store i16 %inElem_load_24, i13 %inputBuf_addr_24

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="607" st_id="28" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_176_4:129 %inElem_load_25 = load i8 %inElem_addr_26

]]></Node>
<StgValue><ssdm name="inElem_load_25"/></StgValue>
</operation>

<operation id="608" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
VITIS_LOOP_197_5:168 %inElem_data_22 = load i13 %inputBuf_addr_54

]]></Node>
<StgValue><ssdm name="inElem_data_22"/></StgValue>
</operation>

<operation id="609" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="16">
<![CDATA[
VITIS_LOOP_197_5:169 %sext_ln200_22 = sext i16 %inElem_data_22

]]></Node>
<StgValue><ssdm name="sext_ln200_22"/></StgValue>
</operation>

<operation id="610" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_197_5:170 %zext_ln200_22 = zext i32 %sext_ln200_22

]]></Node>
<StgValue><ssdm name="zext_ln200_22"/></StgValue>
</operation>

<operation id="611" st_id="28" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_197_5:171 %write_ln200 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln200_22

]]></Node>
<StgValue><ssdm name="write_ln200"/></StgValue>
</operation>

<operation id="612" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_197_5:172 %or_ln199_22 = or i13 %mul1, i13 23

]]></Node>
<StgValue><ssdm name="or_ln199_22"/></StgValue>
</operation>

<operation id="613" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_197_5:173 %zext_ln199_23 = zext i13 %or_ln199_22

]]></Node>
<StgValue><ssdm name="zext_ln199_23"/></StgValue>
</operation>

<operation id="614" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_197_5:174 %inputBuf_addr_55 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln199_23

]]></Node>
<StgValue><ssdm name="inputBuf_addr_55"/></StgValue>
</operation>

<operation id="615" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
VITIS_LOOP_197_5:175 %inElem_data_23 = load i13 %inputBuf_addr_55

]]></Node>
<StgValue><ssdm name="inElem_data_23"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="616" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:30 %inElem_addr_28 = getelementptr i16 %inElem, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="inElem_addr_28"/></StgValue>
</operation>

<operation id="617" st_id="29" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
for.inc:27 %store_ln164 = store i16 %tmp_1, i8 %inElem_addr_28

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="618" st_id="29" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc69:81 %in_r_read_27 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r

]]></Node>
<StgValue><ssdm name="in_r_read_27"/></StgValue>
</operation>

<operation id="619" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="64">
<![CDATA[
for.inc69:82 %trunc_ln172_27 = trunc i64 %in_r_read_27

]]></Node>
<StgValue><ssdm name="trunc_ln172_27"/></StgValue>
</operation>

<operation id="620" st_id="29" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
for.inc69:83 %store_ln172 = store i16 %trunc_ln172_27, i8 %inElem_addr_28

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="621" st_id="29" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_176_4:129 %inElem_load_25 = load i8 %inElem_addr_26

]]></Node>
<StgValue><ssdm name="inElem_load_25"/></StgValue>
</operation>

<operation id="622" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_176_4:130 %or_ln178_24 = or i13 %trunc_ln2, i13 25

]]></Node>
<StgValue><ssdm name="or_ln178_24"/></StgValue>
</operation>

<operation id="623" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_176_4:131 %zext_ln178_25 = zext i13 %or_ln178_24

]]></Node>
<StgValue><ssdm name="zext_ln178_25"/></StgValue>
</operation>

<operation id="624" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_176_4:132 %inputBuf_addr_25 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln178_25

]]></Node>
<StgValue><ssdm name="inputBuf_addr_25"/></StgValue>
</operation>

<operation id="625" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
VITIS_LOOP_176_4:133 %store_ln178 = store i16 %inElem_load_25, i13 %inputBuf_addr_25

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="626" st_id="29" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_176_4:134 %inElem_load_26 = load i8 %inElem_addr_27

]]></Node>
<StgValue><ssdm name="inElem_load_26"/></StgValue>
</operation>

<operation id="627" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
VITIS_LOOP_197_5:175 %inElem_data_23 = load i13 %inputBuf_addr_55

]]></Node>
<StgValue><ssdm name="inElem_data_23"/></StgValue>
</operation>

<operation id="628" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="16">
<![CDATA[
VITIS_LOOP_197_5:176 %sext_ln200_23 = sext i16 %inElem_data_23

]]></Node>
<StgValue><ssdm name="sext_ln200_23"/></StgValue>
</operation>

<operation id="629" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_197_5:177 %zext_ln200_23 = zext i32 %sext_ln200_23

]]></Node>
<StgValue><ssdm name="zext_ln200_23"/></StgValue>
</operation>

<operation id="630" st_id="29" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_197_5:178 %write_ln200 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln200_23

]]></Node>
<StgValue><ssdm name="write_ln200"/></StgValue>
</operation>

<operation id="631" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_197_5:179 %or_ln199_23 = or i13 %mul1, i13 24

]]></Node>
<StgValue><ssdm name="or_ln199_23"/></StgValue>
</operation>

<operation id="632" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_197_5:180 %zext_ln199_24 = zext i13 %or_ln199_23

]]></Node>
<StgValue><ssdm name="zext_ln199_24"/></StgValue>
</operation>

<operation id="633" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_197_5:181 %inputBuf_addr_56 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln199_24

]]></Node>
<StgValue><ssdm name="inputBuf_addr_56"/></StgValue>
</operation>

<operation id="634" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
VITIS_LOOP_197_5:182 %inElem_data_24 = load i13 %inputBuf_addr_56

]]></Node>
<StgValue><ssdm name="inElem_data_24"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="635" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:31 %inElem_addr_29 = getelementptr i16 %inElem, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="inElem_addr_29"/></StgValue>
</operation>

<operation id="636" st_id="30" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
for.inc:28 %store_ln164 = store i16 %tmp_1, i8 %inElem_addr_29

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="637" st_id="30" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc69:84 %in_r_read_28 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r

]]></Node>
<StgValue><ssdm name="in_r_read_28"/></StgValue>
</operation>

<operation id="638" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="64">
<![CDATA[
for.inc69:85 %trunc_ln172_28 = trunc i64 %in_r_read_28

]]></Node>
<StgValue><ssdm name="trunc_ln172_28"/></StgValue>
</operation>

<operation id="639" st_id="30" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
for.inc69:86 %store_ln172 = store i16 %trunc_ln172_28, i8 %inElem_addr_29

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="640" st_id="30" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_176_4:134 %inElem_load_26 = load i8 %inElem_addr_27

]]></Node>
<StgValue><ssdm name="inElem_load_26"/></StgValue>
</operation>

<operation id="641" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_176_4:135 %or_ln178_25 = or i13 %trunc_ln2, i13 26

]]></Node>
<StgValue><ssdm name="or_ln178_25"/></StgValue>
</operation>

<operation id="642" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_176_4:136 %zext_ln178_26 = zext i13 %or_ln178_25

]]></Node>
<StgValue><ssdm name="zext_ln178_26"/></StgValue>
</operation>

<operation id="643" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_176_4:137 %inputBuf_addr_26 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln178_26

]]></Node>
<StgValue><ssdm name="inputBuf_addr_26"/></StgValue>
</operation>

<operation id="644" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
VITIS_LOOP_176_4:138 %store_ln178 = store i16 %inElem_load_26, i13 %inputBuf_addr_26

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="645" st_id="30" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_176_4:139 %inElem_load_27 = load i8 %inElem_addr_28

]]></Node>
<StgValue><ssdm name="inElem_load_27"/></StgValue>
</operation>

<operation id="646" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
VITIS_LOOP_197_5:182 %inElem_data_24 = load i13 %inputBuf_addr_56

]]></Node>
<StgValue><ssdm name="inElem_data_24"/></StgValue>
</operation>

<operation id="647" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="16">
<![CDATA[
VITIS_LOOP_197_5:183 %sext_ln200_24 = sext i16 %inElem_data_24

]]></Node>
<StgValue><ssdm name="sext_ln200_24"/></StgValue>
</operation>

<operation id="648" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_197_5:184 %zext_ln200_24 = zext i32 %sext_ln200_24

]]></Node>
<StgValue><ssdm name="zext_ln200_24"/></StgValue>
</operation>

<operation id="649" st_id="30" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_197_5:185 %write_ln200 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln200_24

]]></Node>
<StgValue><ssdm name="write_ln200"/></StgValue>
</operation>

<operation id="650" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_197_5:186 %or_ln199_24 = or i13 %mul1, i13 25

]]></Node>
<StgValue><ssdm name="or_ln199_24"/></StgValue>
</operation>

<operation id="651" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_197_5:187 %zext_ln199_25 = zext i13 %or_ln199_24

]]></Node>
<StgValue><ssdm name="zext_ln199_25"/></StgValue>
</operation>

<operation id="652" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_197_5:188 %inputBuf_addr_57 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln199_25

]]></Node>
<StgValue><ssdm name="inputBuf_addr_57"/></StgValue>
</operation>

<operation id="653" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
VITIS_LOOP_197_5:189 %inElem_data_25 = load i13 %inputBuf_addr_57

]]></Node>
<StgValue><ssdm name="inElem_data_25"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="654" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:32 %inElem_addr_30 = getelementptr i16 %inElem, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="inElem_addr_30"/></StgValue>
</operation>

<operation id="655" st_id="31" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
for.inc:29 %store_ln164 = store i16 %tmp_1, i8 %inElem_addr_30

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="656" st_id="31" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc69:87 %in_r_read_29 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r

]]></Node>
<StgValue><ssdm name="in_r_read_29"/></StgValue>
</operation>

<operation id="657" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="64">
<![CDATA[
for.inc69:88 %trunc_ln172_29 = trunc i64 %in_r_read_29

]]></Node>
<StgValue><ssdm name="trunc_ln172_29"/></StgValue>
</operation>

<operation id="658" st_id="31" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
for.inc69:89 %store_ln172 = store i16 %trunc_ln172_29, i8 %inElem_addr_30

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="659" st_id="31" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_176_4:139 %inElem_load_27 = load i8 %inElem_addr_28

]]></Node>
<StgValue><ssdm name="inElem_load_27"/></StgValue>
</operation>

<operation id="660" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_176_4:140 %or_ln178_26 = or i13 %trunc_ln2, i13 27

]]></Node>
<StgValue><ssdm name="or_ln178_26"/></StgValue>
</operation>

<operation id="661" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_176_4:141 %zext_ln178_27 = zext i13 %or_ln178_26

]]></Node>
<StgValue><ssdm name="zext_ln178_27"/></StgValue>
</operation>

<operation id="662" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_176_4:142 %inputBuf_addr_27 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln178_27

]]></Node>
<StgValue><ssdm name="inputBuf_addr_27"/></StgValue>
</operation>

<operation id="663" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
VITIS_LOOP_176_4:143 %store_ln178 = store i16 %inElem_load_27, i13 %inputBuf_addr_27

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="664" st_id="31" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_176_4:144 %inElem_load_28 = load i8 %inElem_addr_29

]]></Node>
<StgValue><ssdm name="inElem_load_28"/></StgValue>
</operation>

<operation id="665" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
VITIS_LOOP_197_5:189 %inElem_data_25 = load i13 %inputBuf_addr_57

]]></Node>
<StgValue><ssdm name="inElem_data_25"/></StgValue>
</operation>

<operation id="666" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="16">
<![CDATA[
VITIS_LOOP_197_5:190 %sext_ln200_25 = sext i16 %inElem_data_25

]]></Node>
<StgValue><ssdm name="sext_ln200_25"/></StgValue>
</operation>

<operation id="667" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_197_5:191 %zext_ln200_25 = zext i32 %sext_ln200_25

]]></Node>
<StgValue><ssdm name="zext_ln200_25"/></StgValue>
</operation>

<operation id="668" st_id="31" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_197_5:192 %write_ln200 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln200_25

]]></Node>
<StgValue><ssdm name="write_ln200"/></StgValue>
</operation>

<operation id="669" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_197_5:193 %or_ln199_25 = or i13 %mul1, i13 26

]]></Node>
<StgValue><ssdm name="or_ln199_25"/></StgValue>
</operation>

<operation id="670" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_197_5:194 %zext_ln199_26 = zext i13 %or_ln199_25

]]></Node>
<StgValue><ssdm name="zext_ln199_26"/></StgValue>
</operation>

<operation id="671" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_197_5:195 %inputBuf_addr_58 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln199_26

]]></Node>
<StgValue><ssdm name="inputBuf_addr_58"/></StgValue>
</operation>

<operation id="672" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
VITIS_LOOP_197_5:196 %inElem_data_26 = load i13 %inputBuf_addr_58

]]></Node>
<StgValue><ssdm name="inElem_data_26"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="673" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:33 %inElem_addr_31 = getelementptr i16 %inElem, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="inElem_addr_31"/></StgValue>
</operation>

<operation id="674" st_id="32" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
for.inc:30 %store_ln164 = store i16 %tmp_1, i8 %inElem_addr_31

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="675" st_id="32" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc69:90 %in_r_read_30 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r

]]></Node>
<StgValue><ssdm name="in_r_read_30"/></StgValue>
</operation>

<operation id="676" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="64">
<![CDATA[
for.inc69:91 %trunc_ln172_30 = trunc i64 %in_r_read_30

]]></Node>
<StgValue><ssdm name="trunc_ln172_30"/></StgValue>
</operation>

<operation id="677" st_id="32" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
for.inc69:92 %store_ln172 = store i16 %trunc_ln172_30, i8 %inElem_addr_31

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="678" st_id="32" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_176_4:144 %inElem_load_28 = load i8 %inElem_addr_29

]]></Node>
<StgValue><ssdm name="inElem_load_28"/></StgValue>
</operation>

<operation id="679" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_176_4:145 %or_ln178_27 = or i13 %trunc_ln2, i13 28

]]></Node>
<StgValue><ssdm name="or_ln178_27"/></StgValue>
</operation>

<operation id="680" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_176_4:146 %zext_ln178_28 = zext i13 %or_ln178_27

]]></Node>
<StgValue><ssdm name="zext_ln178_28"/></StgValue>
</operation>

<operation id="681" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_176_4:147 %inputBuf_addr_28 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln178_28

]]></Node>
<StgValue><ssdm name="inputBuf_addr_28"/></StgValue>
</operation>

<operation id="682" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
VITIS_LOOP_176_4:148 %store_ln178 = store i16 %inElem_load_28, i13 %inputBuf_addr_28

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="683" st_id="32" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_176_4:149 %inElem_load_29 = load i8 %inElem_addr_30

]]></Node>
<StgValue><ssdm name="inElem_load_29"/></StgValue>
</operation>

<operation id="684" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
VITIS_LOOP_197_5:196 %inElem_data_26 = load i13 %inputBuf_addr_58

]]></Node>
<StgValue><ssdm name="inElem_data_26"/></StgValue>
</operation>

<operation id="685" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="16">
<![CDATA[
VITIS_LOOP_197_5:197 %sext_ln200_26 = sext i16 %inElem_data_26

]]></Node>
<StgValue><ssdm name="sext_ln200_26"/></StgValue>
</operation>

<operation id="686" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_197_5:198 %zext_ln200_26 = zext i32 %sext_ln200_26

]]></Node>
<StgValue><ssdm name="zext_ln200_26"/></StgValue>
</operation>

<operation id="687" st_id="32" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_197_5:199 %write_ln200 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln200_26

]]></Node>
<StgValue><ssdm name="write_ln200"/></StgValue>
</operation>

<operation id="688" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_197_5:200 %or_ln199_26 = or i13 %mul1, i13 27

]]></Node>
<StgValue><ssdm name="or_ln199_26"/></StgValue>
</operation>

<operation id="689" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_197_5:201 %zext_ln199_27 = zext i13 %or_ln199_26

]]></Node>
<StgValue><ssdm name="zext_ln199_27"/></StgValue>
</operation>

<operation id="690" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_197_5:202 %inputBuf_addr_59 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln199_27

]]></Node>
<StgValue><ssdm name="inputBuf_addr_59"/></StgValue>
</operation>

<operation id="691" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
VITIS_LOOP_197_5:203 %inElem_data_27 = load i13 %inputBuf_addr_59

]]></Node>
<StgValue><ssdm name="inElem_data_27"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="692" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:2 %inElem_addr = getelementptr i16 %inElem, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="inElem_addr"/></StgValue>
</operation>

<operation id="693" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.split:36 %specpipeline_ln156 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4

]]></Node>
<StgValue><ssdm name="specpipeline_ln156"/></StgValue>
</operation>

<operation id="694" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:37 %specloopname_ln155 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln155"/></StgValue>
</operation>

<operation id="695" st_id="33" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc69:93 %in_r_read_31 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r

]]></Node>
<StgValue><ssdm name="in_r_read_31"/></StgValue>
</operation>

<operation id="696" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="64">
<![CDATA[
for.inc69:94 %trunc_ln172_31 = trunc i64 %in_r_read_31

]]></Node>
<StgValue><ssdm name="trunc_ln172_31"/></StgValue>
</operation>

<operation id="697" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
for.inc69:95 %br_ln0 = br void %VITIS_LOOP_176_4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="698" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
VITIS_LOOP_176_4:0 %storemerge = phi i16 %trunc_ln172_31, void %for.inc69, i16 %tmp_1, void %for.inc

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="699" st_id="33" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
VITIS_LOOP_176_4:1 %store_ln164 = store i16 %storemerge, i8 %inElem_addr

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="700" st_id="33" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_176_4:149 %inElem_load_29 = load i8 %inElem_addr_30

]]></Node>
<StgValue><ssdm name="inElem_load_29"/></StgValue>
</operation>

<operation id="701" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_176_4:150 %or_ln178_28 = or i13 %trunc_ln2, i13 29

]]></Node>
<StgValue><ssdm name="or_ln178_28"/></StgValue>
</operation>

<operation id="702" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_176_4:151 %zext_ln178_29 = zext i13 %or_ln178_28

]]></Node>
<StgValue><ssdm name="zext_ln178_29"/></StgValue>
</operation>

<operation id="703" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_176_4:152 %inputBuf_addr_29 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln178_29

]]></Node>
<StgValue><ssdm name="inputBuf_addr_29"/></StgValue>
</operation>

<operation id="704" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
VITIS_LOOP_176_4:153 %store_ln178 = store i16 %inElem_load_29, i13 %inputBuf_addr_29

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="705" st_id="33" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_176_4:154 %inElem_load_30 = load i8 %inElem_addr_31

]]></Node>
<StgValue><ssdm name="inElem_load_30"/></StgValue>
</operation>

<operation id="706" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
VITIS_LOOP_197_5:203 %inElem_data_27 = load i13 %inputBuf_addr_59

]]></Node>
<StgValue><ssdm name="inElem_data_27"/></StgValue>
</operation>

<operation id="707" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="16">
<![CDATA[
VITIS_LOOP_197_5:204 %sext_ln200_27 = sext i16 %inElem_data_27

]]></Node>
<StgValue><ssdm name="sext_ln200_27"/></StgValue>
</operation>

<operation id="708" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_197_5:205 %zext_ln200_27 = zext i32 %sext_ln200_27

]]></Node>
<StgValue><ssdm name="zext_ln200_27"/></StgValue>
</operation>

<operation id="709" st_id="33" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_197_5:206 %write_ln200 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln200_27

]]></Node>
<StgValue><ssdm name="write_ln200"/></StgValue>
</operation>

<operation id="710" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_197_5:207 %or_ln199_27 = or i13 %mul1, i13 28

]]></Node>
<StgValue><ssdm name="or_ln199_27"/></StgValue>
</operation>

<operation id="711" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_197_5:208 %zext_ln199_28 = zext i13 %or_ln199_27

]]></Node>
<StgValue><ssdm name="zext_ln199_28"/></StgValue>
</operation>

<operation id="712" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_197_5:209 %inputBuf_addr_60 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln199_28

]]></Node>
<StgValue><ssdm name="inputBuf_addr_60"/></StgValue>
</operation>

<operation id="713" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
VITIS_LOOP_197_5:210 %inElem_data_28 = load i13 %inputBuf_addr_60

]]></Node>
<StgValue><ssdm name="inElem_data_28"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="714" st_id="34" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_176_4:154 %inElem_load_30 = load i8 %inElem_addr_31

]]></Node>
<StgValue><ssdm name="inElem_load_30"/></StgValue>
</operation>

<operation id="715" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_176_4:155 %or_ln178_29 = or i13 %trunc_ln2, i13 30

]]></Node>
<StgValue><ssdm name="or_ln178_29"/></StgValue>
</operation>

<operation id="716" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_176_4:156 %zext_ln178_30 = zext i13 %or_ln178_29

]]></Node>
<StgValue><ssdm name="zext_ln178_30"/></StgValue>
</operation>

<operation id="717" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_176_4:157 %inputBuf_addr_30 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln178_30

]]></Node>
<StgValue><ssdm name="inputBuf_addr_30"/></StgValue>
</operation>

<operation id="718" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
VITIS_LOOP_176_4:158 %store_ln178 = store i16 %inElem_load_30, i13 %inputBuf_addr_30

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="719" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
VITIS_LOOP_197_5:210 %inElem_data_28 = load i13 %inputBuf_addr_60

]]></Node>
<StgValue><ssdm name="inElem_data_28"/></StgValue>
</operation>

<operation id="720" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="16">
<![CDATA[
VITIS_LOOP_197_5:211 %sext_ln200_28 = sext i16 %inElem_data_28

]]></Node>
<StgValue><ssdm name="sext_ln200_28"/></StgValue>
</operation>

<operation id="721" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_197_5:212 %zext_ln200_28 = zext i32 %sext_ln200_28

]]></Node>
<StgValue><ssdm name="zext_ln200_28"/></StgValue>
</operation>

<operation id="722" st_id="34" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_197_5:213 %write_ln200 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln200_28

]]></Node>
<StgValue><ssdm name="write_ln200"/></StgValue>
</operation>

<operation id="723" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_197_5:214 %or_ln199_28 = or i13 %mul1, i13 29

]]></Node>
<StgValue><ssdm name="or_ln199_28"/></StgValue>
</operation>

<operation id="724" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_197_5:215 %zext_ln199_29 = zext i13 %or_ln199_28

]]></Node>
<StgValue><ssdm name="zext_ln199_29"/></StgValue>
</operation>

<operation id="725" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_197_5:216 %inputBuf_addr_61 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln199_29

]]></Node>
<StgValue><ssdm name="inputBuf_addr_61"/></StgValue>
</operation>

<operation id="726" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
VITIS_LOOP_197_5:217 %inElem_data_29 = load i13 %inputBuf_addr_61

]]></Node>
<StgValue><ssdm name="inElem_data_29"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="727" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_176_4:159 %or_ln178_30 = or i13 %trunc_ln2, i13 31

]]></Node>
<StgValue><ssdm name="or_ln178_30"/></StgValue>
</operation>

<operation id="728" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_176_4:160 %zext_ln178_31 = zext i13 %or_ln178_30

]]></Node>
<StgValue><ssdm name="zext_ln178_31"/></StgValue>
</operation>

<operation id="729" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_176_4:161 %inputBuf_addr_31 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln178_31

]]></Node>
<StgValue><ssdm name="inputBuf_addr_31"/></StgValue>
</operation>

<operation id="730" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
VITIS_LOOP_176_4:162 %store_ln178 = store i16 %storemerge, i13 %inputBuf_addr_31

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="731" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
VITIS_LOOP_197_5:217 %inElem_data_29 = load i13 %inputBuf_addr_61

]]></Node>
<StgValue><ssdm name="inElem_data_29"/></StgValue>
</operation>

<operation id="732" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="16">
<![CDATA[
VITIS_LOOP_197_5:218 %sext_ln200_29 = sext i16 %inElem_data_29

]]></Node>
<StgValue><ssdm name="sext_ln200_29"/></StgValue>
</operation>

<operation id="733" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_197_5:219 %zext_ln200_29 = zext i32 %sext_ln200_29

]]></Node>
<StgValue><ssdm name="zext_ln200_29"/></StgValue>
</operation>

<operation id="734" st_id="35" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_197_5:220 %write_ln200 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln200_29

]]></Node>
<StgValue><ssdm name="write_ln200"/></StgValue>
</operation>

<operation id="735" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_197_5:221 %or_ln199_29 = or i13 %mul1, i13 30

]]></Node>
<StgValue><ssdm name="or_ln199_29"/></StgValue>
</operation>

<operation id="736" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_197_5:222 %zext_ln199_30 = zext i13 %or_ln199_29

]]></Node>
<StgValue><ssdm name="zext_ln199_30"/></StgValue>
</operation>

<operation id="737" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_197_5:223 %inputBuf_addr_62 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln199_30

]]></Node>
<StgValue><ssdm name="inputBuf_addr_62"/></StgValue>
</operation>

<operation id="738" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
VITIS_LOOP_197_5:224 %inElem_data_30 = load i13 %inputBuf_addr_62

]]></Node>
<StgValue><ssdm name="inElem_data_30"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="739" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
VITIS_LOOP_197_5:224 %inElem_data_30 = load i13 %inputBuf_addr_62

]]></Node>
<StgValue><ssdm name="inElem_data_30"/></StgValue>
</operation>

<operation id="740" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="16">
<![CDATA[
VITIS_LOOP_197_5:225 %sext_ln200_30 = sext i16 %inElem_data_30

]]></Node>
<StgValue><ssdm name="sext_ln200_30"/></StgValue>
</operation>

<operation id="741" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_197_5:226 %zext_ln200_30 = zext i32 %sext_ln200_30

]]></Node>
<StgValue><ssdm name="zext_ln200_30"/></StgValue>
</operation>

<operation id="742" st_id="36" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_197_5:227 %write_ln200 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln200_30

]]></Node>
<StgValue><ssdm name="write_ln200"/></StgValue>
</operation>

<operation id="743" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_197_5:228 %or_ln199_30 = or i13 %mul1, i13 31

]]></Node>
<StgValue><ssdm name="or_ln199_30"/></StgValue>
</operation>

<operation id="744" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_197_5:229 %zext_ln199_31 = zext i13 %or_ln199_30

]]></Node>
<StgValue><ssdm name="zext_ln199_31"/></StgValue>
</operation>

<operation id="745" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_197_5:230 %inputBuf_addr_63 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln199_31

]]></Node>
<StgValue><ssdm name="inputBuf_addr_63"/></StgValue>
</operation>

<operation id="746" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
VITIS_LOOP_197_5:231 %inElem_data_31 = load i13 %inputBuf_addr_63

]]></Node>
<StgValue><ssdm name="inElem_data_31"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="747" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="16" op_0_bw="13" op_1_bw="0">
<![CDATA[
VITIS_LOOP_197_5:231 %inElem_data_31 = load i13 %inputBuf_addr_63

]]></Node>
<StgValue><ssdm name="inElem_data_31"/></StgValue>
</operation>

<operation id="748" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="16">
<![CDATA[
VITIS_LOOP_197_5:232 %sext_ln200_31 = sext i16 %inElem_data_31

]]></Node>
<StgValue><ssdm name="sext_ln200_31"/></StgValue>
</operation>

<operation id="749" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_197_5:233 %zext_ln200_31 = zext i32 %sext_ln200_31

]]></Node>
<StgValue><ssdm name="zext_ln200_31"/></StgValue>
</operation>

<operation id="750" st_id="37" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_197_5:234 %write_ln200 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln200_31

]]></Node>
<StgValue><ssdm name="write_ln200"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
