Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat Aug  8 13:59:20 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7z020
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    32 |
|    Minimum number of control sets                        |    32 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    32 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    27 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             206 |           54 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             162 |           34 |
| Yes          | No                    | No                     |             468 |          139 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             250 |           64 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-------------------------+-------------------------------+------------------+----------------+
| Clock Signal |      Enable Signal      |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+--------------+-------------------------+-------------------------------+------------------+----------------+
|  clk         | fsm6/E[0]               |                               |                1 |              4 |
|  clk         | k1/k1_write_en          |                               |                2 |              4 |
|  clk         | fsm4/done_reg_1[0]      |                               |                1 |              4 |
|  clk         | fsm5/E[0]               |                               |                2 |              4 |
|  clk         | fsm5/fsm5_write_en      |                               |                3 |              4 |
|  clk         | sqrt0/out[15]_i_1_n_0   |                               |                7 |             16 |
|  clk         | sqrt0/AWrite30_write_en |                               |                4 |             16 |
|  clk         | fsm3/fsm3_write_en      | fsm3/out[31]_i_1__12_n_0      |                8 |             29 |
|  clk         | fsm1/fsm1_write_en      | fsm1/out[31]_i_1_n_0          |                8 |             30 |
|  clk         | div0/divisor            | div0/divisor[30]_i_1_n_0      |                9 |             31 |
|  clk         | fsm0/A_i_k0_write_en    |                               |               10 |             32 |
|  clk         | div0/out[31]_i_2__2_n_0 | fsm4/SR[0]                    |                6 |             32 |
|  clk         | fsm0/A_j_k0_write_en    |                               |               11 |             32 |
|  clk         | fsm0/fsm0_write_en      | fsm0/out[31]_i_1__11_n_0      |                8 |             32 |
|  clk         | div0/divisor            |                               |               12 |             32 |
|  clk         | fsm2/fsm2_write_en      | fsm2/out[31]_i_1_n_0          |                8 |             32 |
|  clk         | fsm2/A_i_i0_write_en    |                               |                6 |             32 |
|  clk         | fsm2/A_i_k1_write_en    |                               |               11 |             32 |
|  clk         | div0/quotient           | div0/quotient_msk[31]_i_1_n_0 |               12 |             32 |
|  clk         | fsm0/A_i_j0_write_en    |                               |                8 |             32 |
|  clk         | fsm0/AWrite00_write_en  |                               |                8 |             32 |
|  clk         | fsm6/A_j_j0_write_en    |                               |               11 |             32 |
|  clk         | fsm5/A_i_i1_write_en    |                               |                8 |             32 |
|  clk         | fsm3/AWrite20_write_en  |                               |                8 |             32 |
|  clk         | fsm4/E[0]               | div0/quotient_msk[31]_i_1_n_0 |                5 |             32 |
|  clk         | div0/dividend           |                               |                8 |             32 |
|  clk         | div0/div0_pipe_done_in  |                               |               11 |             32 |
|  clk         | fsm4/A_i_j1_write_en    |                               |                7 |             32 |
|  clk         |                         | fsm3/SR[0]                    |                8 |             49 |
|  clk         |                         | fsm0/SR[0]                    |               10 |             49 |
|  clk         |                         | sqrt0/i[31]_i_1_n_0           |               16 |             64 |
|  clk         |                         |                               |               54 |            206 |
+--------------+-------------------------+-------------------------------+------------------+----------------+


