module TopLevel (SW, KEY, LEDR);
 input [7:0] SW;
 input [1:0] KEY;
 output [7:0] LEDR;
 genvar i;
 generate
  for (i=0; i<=7; i=i+1)
   begin:blkname
    assign LEDR[i] = SW[i] ? KEY[0] : 0;
   end
 endgenerate
endmodule
