// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _reduce_2_HH_
#define _reduce_2_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "reduce.h"

namespace ap_rtl {

struct reduce_2 : public sc_module {
    // Port declarations 10
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<4> > x_V_address0;
    sc_out< sc_logic > x_V_ce0;
    sc_in< sc_lv<13> > x_V_q0;
    sc_out< sc_lv<18> > ap_return;


    // Module declarations
    reduce_2(sc_module_name name);
    SC_HAS_PROCESS(reduce_2);

    ~reduce_2();

    sc_trace_file* mVcdFile;

    reduce* grp_reduce_fu_143;
    sc_signal< sc_lv<8> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<4> > i_4_fu_161_p2;
    sc_signal< sc_lv<4> > i_4_reg_361;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > exitcond3_fu_155_p2;
    sc_signal< sc_lv<3> > tmp_18_fu_172_p1;
    sc_signal< sc_lv<3> > tmp_18_reg_371;
    sc_signal< sc_lv<2> > i_3_fu_226_p2;
    sc_signal< sc_lv<2> > i_3_reg_378;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<1> > exitcond_fu_220_p2;
    sc_signal< sc_lv<1> > tmp_19_fu_245_p1;
    sc_signal< sc_lv<1> > tmp_19_reg_388;
    sc_signal< sc_lv<18> > right_1_V_1_fu_285_p3;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<18> > right_1_V_2_fu_292_p3;
    sc_signal< sc_lv<18> > grp_reduce_fu_143_ap_return;
    sc_signal< sc_lv<18> > p_Val2_8_reg_444;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > grp_reduce_fu_143_ap_ready;
    sc_signal< sc_logic > grp_reduce_fu_143_ap_done;
    sc_signal< sc_logic > grp_reduce_fu_143_ap_start;
    sc_signal< sc_logic > grp_reduce_fu_143_ap_idle;
    sc_signal< sc_lv<4> > i_reg_97;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<18> > p_Val2_7_reg_108;
    sc_signal< sc_lv<18> > p_Val2_s_reg_120;
    sc_signal< sc_lv<2> > i2_reg_132;
    sc_signal< sc_logic > grp_reduce_fu_143_ap_start_reg;
    sc_signal< sc_lv<64> > tmp_fu_167_p1;
    sc_signal< sc_lv<64> > tmp_s_fu_240_p1;
    sc_signal< sc_lv<18> > left_7_V_fu_44;
    sc_signal< sc_lv<18> > left_0_V_fu_176_p1;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<18> > left_7_V_1_fu_48;
    sc_signal< sc_lv<18> > left_7_V_2_fu_52;
    sc_signal< sc_lv<18> > left_7_V_3_fu_56;
    sc_signal< sc_lv<18> > left_7_V_4_fu_60;
    sc_signal< sc_lv<18> > left_7_V_5_fu_64;
    sc_signal< sc_lv<18> > left_7_V_6_fu_68;
    sc_signal< sc_lv<18> > left_7_V_7_fu_72;
    sc_signal< sc_lv<4> > tmp_1_fu_232_p3;
    sc_signal< sc_lv<18> > right_0_V_fu_281_p1;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<18> > tmp1_fu_299_p2;
    sc_signal< sc_lv<8> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<8> ap_ST_fsm_state1;
    static const sc_lv<8> ap_ST_fsm_state2;
    static const sc_lv<8> ap_ST_fsm_state3;
    static const sc_lv<8> ap_ST_fsm_state4;
    static const sc_lv<8> ap_ST_fsm_state5;
    static const sc_lv<8> ap_ST_fsm_state6;
    static const sc_lv<8> ap_ST_fsm_state7;
    static const sc_lv<8> ap_ST_fsm_state8;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<3> ap_const_lv3_3;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<3> ap_const_lv3_7;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_7;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_return();
    void thread_exitcond3_fu_155_p2();
    void thread_exitcond_fu_220_p2();
    void thread_grp_reduce_fu_143_ap_start();
    void thread_i_3_fu_226_p2();
    void thread_i_4_fu_161_p2();
    void thread_left_0_V_fu_176_p1();
    void thread_right_0_V_fu_281_p1();
    void thread_right_1_V_1_fu_285_p3();
    void thread_right_1_V_2_fu_292_p3();
    void thread_tmp1_fu_299_p2();
    void thread_tmp_18_fu_172_p1();
    void thread_tmp_19_fu_245_p1();
    void thread_tmp_1_fu_232_p3();
    void thread_tmp_fu_167_p1();
    void thread_tmp_s_fu_240_p1();
    void thread_x_V_address0();
    void thread_x_V_ce0();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
