
Xrobot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010acc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b50  08010c60  08010c60  00020c60  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080117b0  080117b0  00030224  2**0
                  CONTENTS
  4 .ARM          00000008  080117b0  080117b0  000217b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080117b8  080117b8  00030224  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080117b8  080117b8  000217b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080117bc  080117bc  000217bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000224  20000000  080117c0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00030224  2**0
                  CONTENTS
 10 .bss          000052b4  20000224  20000224  00030224  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200054d8  200054d8  00030224  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00030224  2**0
                  CONTENTS, READONLY
 13 .debug_info   00022651  00000000  00000000  00030254  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004db6  00000000  00000000  000528a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001a48  00000000  00000000  00057660  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001850  00000000  00000000  000590a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00007260  00000000  00000000  0005a8f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001f22c  00000000  00000000  00061b58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d2108  00000000  00000000  00080d84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00152e8c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00008020  00000000  00000000  00152edc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000224 	.word	0x20000224
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08010c44 	.word	0x08010c44

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000228 	.word	0x20000228
 80001cc:	08010c44 	.word	0x08010c44

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b974 	b.w	8000ea8 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	468e      	mov	lr, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d14d      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be6:	428a      	cmp	r2, r1
 8000be8:	4694      	mov	ip, r2
 8000bea:	d969      	bls.n	8000cc0 <__udivmoddi4+0xe8>
 8000bec:	fab2 f282 	clz	r2, r2
 8000bf0:	b152      	cbz	r2, 8000c08 <__udivmoddi4+0x30>
 8000bf2:	fa01 f302 	lsl.w	r3, r1, r2
 8000bf6:	f1c2 0120 	rsb	r1, r2, #32
 8000bfa:	fa20 f101 	lsr.w	r1, r0, r1
 8000bfe:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c02:	ea41 0e03 	orr.w	lr, r1, r3
 8000c06:	4094      	lsls	r4, r2
 8000c08:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c0c:	0c21      	lsrs	r1, r4, #16
 8000c0e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c12:	fa1f f78c 	uxth.w	r7, ip
 8000c16:	fb08 e316 	mls	r3, r8, r6, lr
 8000c1a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c1e:	fb06 f107 	mul.w	r1, r6, r7
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c2e:	f080 811f 	bcs.w	8000e70 <__udivmoddi4+0x298>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 811c 	bls.w	8000e70 <__udivmoddi4+0x298>
 8000c38:	3e02      	subs	r6, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a5b      	subs	r3, r3, r1
 8000c3e:	b2a4      	uxth	r4, r4
 8000c40:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c44:	fb08 3310 	mls	r3, r8, r0, r3
 8000c48:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c4c:	fb00 f707 	mul.w	r7, r0, r7
 8000c50:	42a7      	cmp	r7, r4
 8000c52:	d90a      	bls.n	8000c6a <__udivmoddi4+0x92>
 8000c54:	eb1c 0404 	adds.w	r4, ip, r4
 8000c58:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c5c:	f080 810a 	bcs.w	8000e74 <__udivmoddi4+0x29c>
 8000c60:	42a7      	cmp	r7, r4
 8000c62:	f240 8107 	bls.w	8000e74 <__udivmoddi4+0x29c>
 8000c66:	4464      	add	r4, ip
 8000c68:	3802      	subs	r0, #2
 8000c6a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c6e:	1be4      	subs	r4, r4, r7
 8000c70:	2600      	movs	r6, #0
 8000c72:	b11d      	cbz	r5, 8000c7c <__udivmoddi4+0xa4>
 8000c74:	40d4      	lsrs	r4, r2
 8000c76:	2300      	movs	r3, #0
 8000c78:	e9c5 4300 	strd	r4, r3, [r5]
 8000c7c:	4631      	mov	r1, r6
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d909      	bls.n	8000c9a <__udivmoddi4+0xc2>
 8000c86:	2d00      	cmp	r5, #0
 8000c88:	f000 80ef 	beq.w	8000e6a <__udivmoddi4+0x292>
 8000c8c:	2600      	movs	r6, #0
 8000c8e:	e9c5 0100 	strd	r0, r1, [r5]
 8000c92:	4630      	mov	r0, r6
 8000c94:	4631      	mov	r1, r6
 8000c96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9a:	fab3 f683 	clz	r6, r3
 8000c9e:	2e00      	cmp	r6, #0
 8000ca0:	d14a      	bne.n	8000d38 <__udivmoddi4+0x160>
 8000ca2:	428b      	cmp	r3, r1
 8000ca4:	d302      	bcc.n	8000cac <__udivmoddi4+0xd4>
 8000ca6:	4282      	cmp	r2, r0
 8000ca8:	f200 80f9 	bhi.w	8000e9e <__udivmoddi4+0x2c6>
 8000cac:	1a84      	subs	r4, r0, r2
 8000cae:	eb61 0303 	sbc.w	r3, r1, r3
 8000cb2:	2001      	movs	r0, #1
 8000cb4:	469e      	mov	lr, r3
 8000cb6:	2d00      	cmp	r5, #0
 8000cb8:	d0e0      	beq.n	8000c7c <__udivmoddi4+0xa4>
 8000cba:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cbe:	e7dd      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000cc0:	b902      	cbnz	r2, 8000cc4 <__udivmoddi4+0xec>
 8000cc2:	deff      	udf	#255	; 0xff
 8000cc4:	fab2 f282 	clz	r2, r2
 8000cc8:	2a00      	cmp	r2, #0
 8000cca:	f040 8092 	bne.w	8000df2 <__udivmoddi4+0x21a>
 8000cce:	eba1 010c 	sub.w	r1, r1, ip
 8000cd2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cd6:	fa1f fe8c 	uxth.w	lr, ip
 8000cda:	2601      	movs	r6, #1
 8000cdc:	0c20      	lsrs	r0, r4, #16
 8000cde:	fbb1 f3f7 	udiv	r3, r1, r7
 8000ce2:	fb07 1113 	mls	r1, r7, r3, r1
 8000ce6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cea:	fb0e f003 	mul.w	r0, lr, r3
 8000cee:	4288      	cmp	r0, r1
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0x12c>
 8000cf2:	eb1c 0101 	adds.w	r1, ip, r1
 8000cf6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x12a>
 8000cfc:	4288      	cmp	r0, r1
 8000cfe:	f200 80cb 	bhi.w	8000e98 <__udivmoddi4+0x2c0>
 8000d02:	4643      	mov	r3, r8
 8000d04:	1a09      	subs	r1, r1, r0
 8000d06:	b2a4      	uxth	r4, r4
 8000d08:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d0c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d10:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d14:	fb0e fe00 	mul.w	lr, lr, r0
 8000d18:	45a6      	cmp	lr, r4
 8000d1a:	d908      	bls.n	8000d2e <__udivmoddi4+0x156>
 8000d1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d20:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d24:	d202      	bcs.n	8000d2c <__udivmoddi4+0x154>
 8000d26:	45a6      	cmp	lr, r4
 8000d28:	f200 80bb 	bhi.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d2c:	4608      	mov	r0, r1
 8000d2e:	eba4 040e 	sub.w	r4, r4, lr
 8000d32:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d36:	e79c      	b.n	8000c72 <__udivmoddi4+0x9a>
 8000d38:	f1c6 0720 	rsb	r7, r6, #32
 8000d3c:	40b3      	lsls	r3, r6
 8000d3e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d42:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d46:	fa20 f407 	lsr.w	r4, r0, r7
 8000d4a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d4e:	431c      	orrs	r4, r3
 8000d50:	40f9      	lsrs	r1, r7
 8000d52:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d56:	fa00 f306 	lsl.w	r3, r0, r6
 8000d5a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d5e:	0c20      	lsrs	r0, r4, #16
 8000d60:	fa1f fe8c 	uxth.w	lr, ip
 8000d64:	fb09 1118 	mls	r1, r9, r8, r1
 8000d68:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d6c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d70:	4288      	cmp	r0, r1
 8000d72:	fa02 f206 	lsl.w	r2, r2, r6
 8000d76:	d90b      	bls.n	8000d90 <__udivmoddi4+0x1b8>
 8000d78:	eb1c 0101 	adds.w	r1, ip, r1
 8000d7c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d80:	f080 8088 	bcs.w	8000e94 <__udivmoddi4+0x2bc>
 8000d84:	4288      	cmp	r0, r1
 8000d86:	f240 8085 	bls.w	8000e94 <__udivmoddi4+0x2bc>
 8000d8a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d8e:	4461      	add	r1, ip
 8000d90:	1a09      	subs	r1, r1, r0
 8000d92:	b2a4      	uxth	r4, r4
 8000d94:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d98:	fb09 1110 	mls	r1, r9, r0, r1
 8000d9c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000da0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000da4:	458e      	cmp	lr, r1
 8000da6:	d908      	bls.n	8000dba <__udivmoddi4+0x1e2>
 8000da8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dac:	f100 34ff 	add.w	r4, r0, #4294967295
 8000db0:	d26c      	bcs.n	8000e8c <__udivmoddi4+0x2b4>
 8000db2:	458e      	cmp	lr, r1
 8000db4:	d96a      	bls.n	8000e8c <__udivmoddi4+0x2b4>
 8000db6:	3802      	subs	r0, #2
 8000db8:	4461      	add	r1, ip
 8000dba:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dbe:	fba0 9402 	umull	r9, r4, r0, r2
 8000dc2:	eba1 010e 	sub.w	r1, r1, lr
 8000dc6:	42a1      	cmp	r1, r4
 8000dc8:	46c8      	mov	r8, r9
 8000dca:	46a6      	mov	lr, r4
 8000dcc:	d356      	bcc.n	8000e7c <__udivmoddi4+0x2a4>
 8000dce:	d053      	beq.n	8000e78 <__udivmoddi4+0x2a0>
 8000dd0:	b15d      	cbz	r5, 8000dea <__udivmoddi4+0x212>
 8000dd2:	ebb3 0208 	subs.w	r2, r3, r8
 8000dd6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dda:	fa01 f707 	lsl.w	r7, r1, r7
 8000dde:	fa22 f306 	lsr.w	r3, r2, r6
 8000de2:	40f1      	lsrs	r1, r6
 8000de4:	431f      	orrs	r7, r3
 8000de6:	e9c5 7100 	strd	r7, r1, [r5]
 8000dea:	2600      	movs	r6, #0
 8000dec:	4631      	mov	r1, r6
 8000dee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df2:	f1c2 0320 	rsb	r3, r2, #32
 8000df6:	40d8      	lsrs	r0, r3
 8000df8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dfc:	fa21 f303 	lsr.w	r3, r1, r3
 8000e00:	4091      	lsls	r1, r2
 8000e02:	4301      	orrs	r1, r0
 8000e04:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e08:	fa1f fe8c 	uxth.w	lr, ip
 8000e0c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e10:	fb07 3610 	mls	r6, r7, r0, r3
 8000e14:	0c0b      	lsrs	r3, r1, #16
 8000e16:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e1a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e1e:	429e      	cmp	r6, r3
 8000e20:	fa04 f402 	lsl.w	r4, r4, r2
 8000e24:	d908      	bls.n	8000e38 <__udivmoddi4+0x260>
 8000e26:	eb1c 0303 	adds.w	r3, ip, r3
 8000e2a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e2e:	d22f      	bcs.n	8000e90 <__udivmoddi4+0x2b8>
 8000e30:	429e      	cmp	r6, r3
 8000e32:	d92d      	bls.n	8000e90 <__udivmoddi4+0x2b8>
 8000e34:	3802      	subs	r0, #2
 8000e36:	4463      	add	r3, ip
 8000e38:	1b9b      	subs	r3, r3, r6
 8000e3a:	b289      	uxth	r1, r1
 8000e3c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e40:	fb07 3316 	mls	r3, r7, r6, r3
 8000e44:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e48:	fb06 f30e 	mul.w	r3, r6, lr
 8000e4c:	428b      	cmp	r3, r1
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x28a>
 8000e50:	eb1c 0101 	adds.w	r1, ip, r1
 8000e54:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e58:	d216      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d914      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5e:	3e02      	subs	r6, #2
 8000e60:	4461      	add	r1, ip
 8000e62:	1ac9      	subs	r1, r1, r3
 8000e64:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e68:	e738      	b.n	8000cdc <__udivmoddi4+0x104>
 8000e6a:	462e      	mov	r6, r5
 8000e6c:	4628      	mov	r0, r5
 8000e6e:	e705      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000e70:	4606      	mov	r6, r0
 8000e72:	e6e3      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e74:	4618      	mov	r0, r3
 8000e76:	e6f8      	b.n	8000c6a <__udivmoddi4+0x92>
 8000e78:	454b      	cmp	r3, r9
 8000e7a:	d2a9      	bcs.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e7c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e80:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e84:	3801      	subs	r0, #1
 8000e86:	e7a3      	b.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e88:	4646      	mov	r6, r8
 8000e8a:	e7ea      	b.n	8000e62 <__udivmoddi4+0x28a>
 8000e8c:	4620      	mov	r0, r4
 8000e8e:	e794      	b.n	8000dba <__udivmoddi4+0x1e2>
 8000e90:	4640      	mov	r0, r8
 8000e92:	e7d1      	b.n	8000e38 <__udivmoddi4+0x260>
 8000e94:	46d0      	mov	r8, sl
 8000e96:	e77b      	b.n	8000d90 <__udivmoddi4+0x1b8>
 8000e98:	3b02      	subs	r3, #2
 8000e9a:	4461      	add	r1, ip
 8000e9c:	e732      	b.n	8000d04 <__udivmoddi4+0x12c>
 8000e9e:	4630      	mov	r0, r6
 8000ea0:	e709      	b.n	8000cb6 <__udivmoddi4+0xde>
 8000ea2:	4464      	add	r4, ip
 8000ea4:	3802      	subs	r0, #2
 8000ea6:	e742      	b.n	8000d2e <__udivmoddi4+0x156>

08000ea8 <__aeabi_idiv0>:
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop

08000eac <ws2812NumOn>:

uint16_t g_led_data[(TOTALNUM*24)+CYCLE_RESET]={0,};//CYCLE_RESET of data = 0, not BIT_HIGH or BIT_LOW


void ws2812NumOn(uint32_t led_cnt)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b082      	sub	sp, #8
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Start_DMA(&htim8, TIM_CHANNEL_1, (uint16_t *)g_led_data, (TOTALNUM*24)+CYCLE_RESET);
 8000eb4:	f44f 731f 	mov.w	r3, #636	; 0x27c
 8000eb8:	4a04      	ldr	r2, [pc, #16]	; (8000ecc <ws2812NumOn+0x20>)
 8000eba:	2100      	movs	r1, #0
 8000ebc:	4804      	ldr	r0, [pc, #16]	; (8000ed0 <ws2812NumOn+0x24>)
 8000ebe:	f005 fbcf 	bl	8006660 <HAL_TIM_PWM_Start_DMA>
}
 8000ec2:	bf00      	nop
 8000ec4:	3708      	adds	r7, #8
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	bd80      	pop	{r7, pc}
 8000eca:	bf00      	nop
 8000ecc:	20000240 	.word	0x20000240
 8000ed0:	20000924 	.word	0x20000924

08000ed4 <ws2812SetColor>:


void ws2812SetColor(uint32_t index, uint8_t red, uint8_t green, uint8_t blue)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	b09d      	sub	sp, #116	; 0x74
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
 8000edc:	4608      	mov	r0, r1
 8000ede:	4611      	mov	r1, r2
 8000ee0:	461a      	mov	r2, r3
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	70fb      	strb	r3, [r7, #3]
 8000ee6:	460b      	mov	r3, r1
 8000ee8:	70bb      	strb	r3, [r7, #2]
 8000eea:	4613      	mov	r3, r2
 8000eec:	707b      	strb	r3, [r7, #1]
	uint32_t buf[TOTALNUM];

	buf[index] = green*0x10000 + red*0x100 + blue;	//8bit+8bit+8bit=24bit
 8000eee:	78bb      	ldrb	r3, [r7, #2]
 8000ef0:	021a      	lsls	r2, r3, #8
 8000ef2:	78fb      	ldrb	r3, [r7, #3]
 8000ef4:	4413      	add	r3, r2
 8000ef6:	021a      	lsls	r2, r3, #8
 8000ef8:	787b      	ldrb	r3, [r7, #1]
 8000efa:	4413      	add	r3, r2
 8000efc:	461a      	mov	r2, r3
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	009b      	lsls	r3, r3, #2
 8000f02:	3370      	adds	r3, #112	; 0x70
 8000f04:	443b      	add	r3, r7
 8000f06:	f843 2c64 	str.w	r2, [r3, #-100]

	for(int i=0;i<24;i++)
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	66fb      	str	r3, [r7, #108]	; 0x6c
 8000f0e:	e02c      	b.n	8000f6a <ws2812SetColor+0x96>
	{
		if(buf[index]&(1<<i)) {g_led_data[(TOTALNUM-index)*24-i] = BIT_HIGH;}
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	009b      	lsls	r3, r3, #2
 8000f14:	3370      	adds	r3, #112	; 0x70
 8000f16:	443b      	add	r3, r7
 8000f18:	f853 3c64 	ldr.w	r3, [r3, #-100]
 8000f1c:	2101      	movs	r1, #1
 8000f1e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8000f20:	fa01 f202 	lsl.w	r2, r1, r2
 8000f24:	4013      	ands	r3, r2
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d00e      	beq.n	8000f48 <ws2812SetColor+0x74>
 8000f2a:	687a      	ldr	r2, [r7, #4]
 8000f2c:	4613      	mov	r3, r2
 8000f2e:	0092      	lsls	r2, r2, #2
 8000f30:	1a9b      	subs	r3, r3, r2
 8000f32:	00db      	lsls	r3, r3, #3
 8000f34:	461a      	mov	r2, r3
 8000f36:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000f38:	1ad3      	subs	r3, r2, r3
 8000f3a:	f503 7310 	add.w	r3, r3, #576	; 0x240
 8000f3e:	4a10      	ldr	r2, [pc, #64]	; (8000f80 <ws2812SetColor+0xac>)
 8000f40:	2143      	movs	r1, #67	; 0x43
 8000f42:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000f46:	e00d      	b.n	8000f64 <ws2812SetColor+0x90>
		else {g_led_data[(TOTALNUM-index)*24-i] = BIT_LOW;}
 8000f48:	687a      	ldr	r2, [r7, #4]
 8000f4a:	4613      	mov	r3, r2
 8000f4c:	0092      	lsls	r2, r2, #2
 8000f4e:	1a9b      	subs	r3, r3, r2
 8000f50:	00db      	lsls	r3, r3, #3
 8000f52:	461a      	mov	r2, r3
 8000f54:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000f56:	1ad3      	subs	r3, r2, r3
 8000f58:	f503 7310 	add.w	r3, r3, #576	; 0x240
 8000f5c:	4a08      	ldr	r2, [pc, #32]	; (8000f80 <ws2812SetColor+0xac>)
 8000f5e:	2121      	movs	r1, #33	; 0x21
 8000f60:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(int i=0;i<24;i++)
 8000f64:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000f66:	3301      	adds	r3, #1
 8000f68:	66fb      	str	r3, [r7, #108]	; 0x6c
 8000f6a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000f6c:	2b17      	cmp	r3, #23
 8000f6e:	ddcf      	ble.n	8000f10 <ws2812SetColor+0x3c>
	}
}
 8000f70:	bf00      	nop
 8000f72:	bf00      	nop
 8000f74:	3774      	adds	r7, #116	; 0x74
 8000f76:	46bd      	mov	sp, r7
 8000f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7c:	4770      	bx	lr
 8000f7e:	bf00      	nop
 8000f80:	20000240 	.word	0x20000240

08000f84 <ws2812AllColor>:


void ws2812AllColor(uint8_t red, uint8_t green, uint8_t blue)
{
 8000f84:	b480      	push	{r7}
 8000f86:	b087      	sub	sp, #28
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	71fb      	strb	r3, [r7, #7]
 8000f8e:	460b      	mov	r3, r1
 8000f90:	71bb      	strb	r3, [r7, #6]
 8000f92:	4613      	mov	r3, r2
 8000f94:	717b      	strb	r3, [r7, #5]
	uint32_t buf;

	buf = green*0x10000 + red*0x100 + blue;	//8bit+8bit+8bit=24bit
 8000f96:	79bb      	ldrb	r3, [r7, #6]
 8000f98:	021a      	lsls	r2, r3, #8
 8000f9a:	79fb      	ldrb	r3, [r7, #7]
 8000f9c:	4413      	add	r3, r2
 8000f9e:	021a      	lsls	r2, r3, #8
 8000fa0:	797b      	ldrb	r3, [r7, #5]
 8000fa2:	4413      	add	r3, r2
 8000fa4:	60fb      	str	r3, [r7, #12]

	for(int j=TOTALNUM;j>0;j--)
 8000fa6:	2318      	movs	r3, #24
 8000fa8:	617b      	str	r3, [r7, #20]
 8000faa:	e02d      	b.n	8001008 <ws2812AllColor+0x84>
	{
		for(int i=0;i<24;i++)
 8000fac:	2300      	movs	r3, #0
 8000fae:	613b      	str	r3, [r7, #16]
 8000fb0:	e024      	b.n	8000ffc <ws2812AllColor+0x78>
		{
			if(buf&(1<<i)) {g_led_data[(j*24)-i] = BIT_HIGH;}
 8000fb2:	2201      	movs	r2, #1
 8000fb4:	693b      	ldr	r3, [r7, #16]
 8000fb6:	fa02 f303 	lsl.w	r3, r2, r3
 8000fba:	461a      	mov	r2, r3
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	4013      	ands	r3, r2
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d00c      	beq.n	8000fde <ws2812AllColor+0x5a>
 8000fc4:	697a      	ldr	r2, [r7, #20]
 8000fc6:	4613      	mov	r3, r2
 8000fc8:	005b      	lsls	r3, r3, #1
 8000fca:	4413      	add	r3, r2
 8000fcc:	00db      	lsls	r3, r3, #3
 8000fce:	461a      	mov	r2, r3
 8000fd0:	693b      	ldr	r3, [r7, #16]
 8000fd2:	1ad3      	subs	r3, r2, r3
 8000fd4:	4a11      	ldr	r2, [pc, #68]	; (800101c <ws2812AllColor+0x98>)
 8000fd6:	2143      	movs	r1, #67	; 0x43
 8000fd8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000fdc:	e00b      	b.n	8000ff6 <ws2812AllColor+0x72>
			else {g_led_data[(j*24)-i] = BIT_LOW;}
 8000fde:	697a      	ldr	r2, [r7, #20]
 8000fe0:	4613      	mov	r3, r2
 8000fe2:	005b      	lsls	r3, r3, #1
 8000fe4:	4413      	add	r3, r2
 8000fe6:	00db      	lsls	r3, r3, #3
 8000fe8:	461a      	mov	r2, r3
 8000fea:	693b      	ldr	r3, [r7, #16]
 8000fec:	1ad3      	subs	r3, r2, r3
 8000fee:	4a0b      	ldr	r2, [pc, #44]	; (800101c <ws2812AllColor+0x98>)
 8000ff0:	2121      	movs	r1, #33	; 0x21
 8000ff2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for(int i=0;i<24;i++)
 8000ff6:	693b      	ldr	r3, [r7, #16]
 8000ff8:	3301      	adds	r3, #1
 8000ffa:	613b      	str	r3, [r7, #16]
 8000ffc:	693b      	ldr	r3, [r7, #16]
 8000ffe:	2b17      	cmp	r3, #23
 8001000:	ddd7      	ble.n	8000fb2 <ws2812AllColor+0x2e>
	for(int j=TOTALNUM;j>0;j--)
 8001002:	697b      	ldr	r3, [r7, #20]
 8001004:	3b01      	subs	r3, #1
 8001006:	617b      	str	r3, [r7, #20]
 8001008:	697b      	ldr	r3, [r7, #20]
 800100a:	2b00      	cmp	r3, #0
 800100c:	dcce      	bgt.n	8000fac <ws2812AllColor+0x28>
		}
	}
}
 800100e:	bf00      	nop
 8001010:	bf00      	nop
 8001012:	371c      	adds	r7, #28
 8001014:	46bd      	mov	sp, r7
 8001016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101a:	4770      	bx	lr
 800101c:	20000240 	.word	0x20000240

08001020 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001024:	4b17      	ldr	r3, [pc, #92]	; (8001084 <MX_CAN1_Init+0x64>)
 8001026:	4a18      	ldr	r2, [pc, #96]	; (8001088 <MX_CAN1_Init+0x68>)
 8001028:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 6;
 800102a:	4b16      	ldr	r3, [pc, #88]	; (8001084 <MX_CAN1_Init+0x64>)
 800102c:	2206      	movs	r2, #6
 800102e:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001030:	4b14      	ldr	r3, [pc, #80]	; (8001084 <MX_CAN1_Init+0x64>)
 8001032:	2200      	movs	r2, #0
 8001034:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001036:	4b13      	ldr	r3, [pc, #76]	; (8001084 <MX_CAN1_Init+0x64>)
 8001038:	2200      	movs	r2, #0
 800103a:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_10TQ;
 800103c:	4b11      	ldr	r3, [pc, #68]	; (8001084 <MX_CAN1_Init+0x64>)
 800103e:	f44f 2210 	mov.w	r2, #589824	; 0x90000
 8001042:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_3TQ;
 8001044:	4b0f      	ldr	r3, [pc, #60]	; (8001084 <MX_CAN1_Init+0x64>)
 8001046:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800104a:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 800104c:	4b0d      	ldr	r3, [pc, #52]	; (8001084 <MX_CAN1_Init+0x64>)
 800104e:	2200      	movs	r2, #0
 8001050:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = ENABLE;
 8001052:	4b0c      	ldr	r3, [pc, #48]	; (8001084 <MX_CAN1_Init+0x64>)
 8001054:	2201      	movs	r2, #1
 8001056:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001058:	4b0a      	ldr	r3, [pc, #40]	; (8001084 <MX_CAN1_Init+0x64>)
 800105a:	2200      	movs	r2, #0
 800105c:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800105e:	4b09      	ldr	r3, [pc, #36]	; (8001084 <MX_CAN1_Init+0x64>)
 8001060:	2200      	movs	r2, #0
 8001062:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001064:	4b07      	ldr	r3, [pc, #28]	; (8001084 <MX_CAN1_Init+0x64>)
 8001066:	2200      	movs	r2, #0
 8001068:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 800106a:	4b06      	ldr	r3, [pc, #24]	; (8001084 <MX_CAN1_Init+0x64>)
 800106c:	2200      	movs	r2, #0
 800106e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001070:	4804      	ldr	r0, [pc, #16]	; (8001084 <MX_CAN1_Init+0x64>)
 8001072:	f002 fe0f 	bl	8003c94 <HAL_CAN_Init>
 8001076:	4603      	mov	r3, r0
 8001078:	2b00      	cmp	r3, #0
 800107a:	d001      	beq.n	8001080 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 800107c:	f001 fece 	bl	8002e1c <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8001080:	bf00      	nop
 8001082:	bd80      	pop	{r7, pc}
 8001084:	20000788 	.word	0x20000788
 8001088:	40006400 	.word	0x40006400

0800108c <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b08a      	sub	sp, #40	; 0x28
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001094:	f107 0314 	add.w	r3, r7, #20
 8001098:	2200      	movs	r2, #0
 800109a:	601a      	str	r2, [r3, #0]
 800109c:	605a      	str	r2, [r3, #4]
 800109e:	609a      	str	r2, [r3, #8]
 80010a0:	60da      	str	r2, [r3, #12]
 80010a2:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	4a1d      	ldr	r2, [pc, #116]	; (8001120 <HAL_CAN_MspInit+0x94>)
 80010aa:	4293      	cmp	r3, r2
 80010ac:	d134      	bne.n	8001118 <HAL_CAN_MspInit+0x8c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80010ae:	2300      	movs	r3, #0
 80010b0:	613b      	str	r3, [r7, #16]
 80010b2:	4b1c      	ldr	r3, [pc, #112]	; (8001124 <HAL_CAN_MspInit+0x98>)
 80010b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010b6:	4a1b      	ldr	r2, [pc, #108]	; (8001124 <HAL_CAN_MspInit+0x98>)
 80010b8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80010bc:	6413      	str	r3, [r2, #64]	; 0x40
 80010be:	4b19      	ldr	r3, [pc, #100]	; (8001124 <HAL_CAN_MspInit+0x98>)
 80010c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80010c6:	613b      	str	r3, [r7, #16]
 80010c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010ca:	2300      	movs	r3, #0
 80010cc:	60fb      	str	r3, [r7, #12]
 80010ce:	4b15      	ldr	r3, [pc, #84]	; (8001124 <HAL_CAN_MspInit+0x98>)
 80010d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010d2:	4a14      	ldr	r2, [pc, #80]	; (8001124 <HAL_CAN_MspInit+0x98>)
 80010d4:	f043 0302 	orr.w	r3, r3, #2
 80010d8:	6313      	str	r3, [r2, #48]	; 0x30
 80010da:	4b12      	ldr	r3, [pc, #72]	; (8001124 <HAL_CAN_MspInit+0x98>)
 80010dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010de:	f003 0302 	and.w	r3, r3, #2
 80010e2:	60fb      	str	r3, [r7, #12]
 80010e4:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80010e6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80010ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010ec:	2302      	movs	r3, #2
 80010ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f0:	2300      	movs	r3, #0
 80010f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010f4:	2303      	movs	r3, #3
 80010f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80010f8:	2309      	movs	r3, #9
 80010fa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010fc:	f107 0314 	add.w	r3, r7, #20
 8001100:	4619      	mov	r1, r3
 8001102:	4809      	ldr	r0, [pc, #36]	; (8001128 <HAL_CAN_MspInit+0x9c>)
 8001104:	f004 f974 	bl	80053f0 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 8001108:	2200      	movs	r2, #0
 800110a:	2105      	movs	r1, #5
 800110c:	2014      	movs	r0, #20
 800110e:	f003 fd35 	bl	8004b7c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001112:	2014      	movs	r0, #20
 8001114:	f003 fd4e 	bl	8004bb4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8001118:	bf00      	nop
 800111a:	3728      	adds	r7, #40	; 0x28
 800111c:	46bd      	mov	sp, r7
 800111e:	bd80      	pop	{r7, pc}
 8001120:	40006400 	.word	0x40006400
 8001124:	40023800 	.word	0x40023800
 8001128:	40020400 	.word	0x40020400

0800112c <CanInit>:
}

/* USER CODE BEGIN 1 */

void CanInit(uint32_t id, uint32_t mask)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b082      	sub	sp, #8
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
 8001134:	6039      	str	r1, [r7, #0]
    sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
    sFilterConfig.FilterActivation = ENABLE;
    sFilterConfig.SlaveStartFilterBank = 0;

	#else//example idmask mode
    sFilterConfig.FilterBank = 0;
 8001136:	4b23      	ldr	r3, [pc, #140]	; (80011c4 <CanInit+0x98>)
 8001138:	2200      	movs	r2, #0
 800113a:	615a      	str	r2, [r3, #20]
    sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 800113c:	4b21      	ldr	r3, [pc, #132]	; (80011c4 <CanInit+0x98>)
 800113e:	2200      	movs	r2, #0
 8001140:	619a      	str	r2, [r3, #24]
    sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8001142:	4b20      	ldr	r3, [pc, #128]	; (80011c4 <CanInit+0x98>)
 8001144:	2201      	movs	r2, #1
 8001146:	61da      	str	r2, [r3, #28]
    sFilterConfig.FilterIdHigh = (id<<3)>>16;
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	00db      	lsls	r3, r3, #3
 800114c:	0c1b      	lsrs	r3, r3, #16
 800114e:	4a1d      	ldr	r2, [pc, #116]	; (80011c4 <CanInit+0x98>)
 8001150:	6013      	str	r3, [r2, #0]
    sFilterConfig.FilterIdLow = ((id<<3)&0xffff)|(0x1<<2);
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	00db      	lsls	r3, r3, #3
 8001156:	b29b      	uxth	r3, r3
 8001158:	f043 0304 	orr.w	r3, r3, #4
 800115c:	4a19      	ldr	r2, [pc, #100]	; (80011c4 <CanInit+0x98>)
 800115e:	6053      	str	r3, [r2, #4]
    sFilterConfig.FilterMaskIdHigh = (mask<<3)>>16;
 8001160:	683b      	ldr	r3, [r7, #0]
 8001162:	00db      	lsls	r3, r3, #3
 8001164:	0c1b      	lsrs	r3, r3, #16
 8001166:	4a17      	ldr	r2, [pc, #92]	; (80011c4 <CanInit+0x98>)
 8001168:	6093      	str	r3, [r2, #8]
    sFilterConfig.FilterMaskIdLow = ((mask<<3)&0xffff)|(0x1<<2);
 800116a:	683b      	ldr	r3, [r7, #0]
 800116c:	00db      	lsls	r3, r3, #3
 800116e:	b29b      	uxth	r3, r3
 8001170:	f043 0304 	orr.w	r3, r3, #4
 8001174:	4a13      	ldr	r2, [pc, #76]	; (80011c4 <CanInit+0x98>)
 8001176:	60d3      	str	r3, [r2, #12]
    sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8001178:	4b12      	ldr	r3, [pc, #72]	; (80011c4 <CanInit+0x98>)
 800117a:	2200      	movs	r2, #0
 800117c:	611a      	str	r2, [r3, #16]
    sFilterConfig.FilterActivation = ENABLE;
 800117e:	4b11      	ldr	r3, [pc, #68]	; (80011c4 <CanInit+0x98>)
 8001180:	2201      	movs	r2, #1
 8001182:	621a      	str	r2, [r3, #32]
    sFilterConfig.SlaveStartFilterBank = 0;
 8001184:	4b0f      	ldr	r3, [pc, #60]	; (80011c4 <CanInit+0x98>)
 8001186:	2200      	movs	r2, #0
 8001188:	625a      	str	r2, [r3, #36]	; 0x24
    #endif

    if (HAL_CAN_Start(&hcan1) != HAL_OK){Error_Handler();}/* Start Error */
 800118a:	480f      	ldr	r0, [pc, #60]	; (80011c8 <CanInit+0x9c>)
 800118c:	f002 ff5e 	bl	800404c <HAL_CAN_Start>
 8001190:	4603      	mov	r3, r0
 8001192:	2b00      	cmp	r3, #0
 8001194:	d001      	beq.n	800119a <CanInit+0x6e>
 8001196:	f001 fe41 	bl	8002e1c <Error_Handler>
    if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK){while(1){;}}
 800119a:	2102      	movs	r1, #2
 800119c:	480a      	ldr	r0, [pc, #40]	; (80011c8 <CanInit+0x9c>)
 800119e:	f003 f9bb 	bl	8004518 <HAL_CAN_ActivateNotification>
 80011a2:	4603      	mov	r3, r0
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d000      	beq.n	80011aa <CanInit+0x7e>
 80011a8:	e7fe      	b.n	80011a8 <CanInit+0x7c>

    if (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) != HAL_OK)
 80011aa:	4906      	ldr	r1, [pc, #24]	; (80011c4 <CanInit+0x98>)
 80011ac:	4806      	ldr	r0, [pc, #24]	; (80011c8 <CanInit+0x9c>)
 80011ae:	f002 fe6d 	bl	8003e8c <HAL_CAN_ConfigFilter>
 80011b2:	4603      	mov	r3, r0
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d001      	beq.n	80011bc <CanInit+0x90>
    {
		/* Filter configuration Error */
		Error_Handler();
 80011b8:	f001 fe30 	bl	8002e1c <Error_Handler>
    }
}
 80011bc:	bf00      	nop
 80011be:	3708      	adds	r7, #8
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bd80      	pop	{r7, pc}
 80011c4:	20000760 	.word	0x20000760
 80011c8:	20000788 	.word	0x20000788

080011cc <sendCan>:

void sendCan(uint32_t ID, uint8_t *buf, uint8_t len, uint8_t ext)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b08c      	sub	sp, #48	; 0x30
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	60f8      	str	r0, [r7, #12]
 80011d4:	60b9      	str	r1, [r7, #8]
 80011d6:	4611      	mov	r1, r2
 80011d8:	461a      	mov	r2, r3
 80011da:	460b      	mov	r3, r1
 80011dc:	71fb      	strb	r3, [r7, #7]
 80011de:	4613      	mov	r3, r2
 80011e0:	71bb      	strb	r3, [r7, #6]
	CAN_TxHeaderTypeDef tCan_Tx_Header;

    uint32_t dwTxMailBox;
    uint32_t dwCheck;

    tCan_Tx_Header.StdId = ID;//for send id 3001
 80011e2:	68fb      	ldr	r3, [r7, #12]
 80011e4:	617b      	str	r3, [r7, #20]
	tCan_Tx_Header.ExtId = ID;//for send id 3001
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	61bb      	str	r3, [r7, #24]
	tCan_Tx_Header.RTR = CAN_RTR_DATA;
 80011ea:	2300      	movs	r3, #0
 80011ec:	623b      	str	r3, [r7, #32]
	tCan_Tx_Header.IDE = ext ? CAN_ID_EXT : CAN_ID_STD;
 80011ee:	79bb      	ldrb	r3, [r7, #6]
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d001      	beq.n	80011f8 <sendCan+0x2c>
 80011f4:	2304      	movs	r3, #4
 80011f6:	e000      	b.n	80011fa <sendCan+0x2e>
 80011f8:	2300      	movs	r3, #0
 80011fa:	61fb      	str	r3, [r7, #28]
	tCan_Tx_Header.DLC = len;
 80011fc:	79fb      	ldrb	r3, [r7, #7]
 80011fe:	627b      	str	r3, [r7, #36]	; 0x24
	tCan_Tx_Header.TransmitGlobalTime = DISABLE;
 8001200:	2300      	movs	r3, #0
 8001202:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28

    dwTxMailBox = HAL_CAN_GetTxMailboxesFreeLevel(&hcan1);	//resolve the error situation
 8001206:	480e      	ldr	r0, [pc, #56]	; (8001240 <sendCan+0x74>)
 8001208:	f003 f83f 	bl	800428a <HAL_CAN_GetTxMailboxesFreeLevel>
 800120c:	4603      	mov	r3, r0
 800120e:	613b      	str	r3, [r7, #16]

    if(dwTxMailBox == 0){}
 8001210:	693b      	ldr	r3, [r7, #16]
 8001212:	2b00      	cmp	r3, #0
 8001214:	d00d      	beq.n	8001232 <sendCan+0x66>
    else
    {
        dwCheck = HAL_CAN_AddTxMessage(&hcan1, &tCan_Tx_Header, buf, &dwTxMailBox);
 8001216:	f107 0310 	add.w	r3, r7, #16
 800121a:	f107 0114 	add.w	r1, r7, #20
 800121e:	68ba      	ldr	r2, [r7, #8]
 8001220:	4807      	ldr	r0, [pc, #28]	; (8001240 <sendCan+0x74>)
 8001222:	f002 ff57 	bl	80040d4 <HAL_CAN_AddTxMessage>
 8001226:	4603      	mov	r3, r0
 8001228:	62fb      	str	r3, [r7, #44]	; 0x2c
        if(dwCheck != HAL_OK){while(1){;}}
 800122a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800122c:	2b00      	cmp	r3, #0
 800122e:	d000      	beq.n	8001232 <sendCan+0x66>
 8001230:	e7fe      	b.n	8001230 <sendCan+0x64>
    }
    osDelay(1);
 8001232:	2001      	movs	r0, #1
 8001234:	f008 f95f 	bl	80094f6 <osDelay>
}
 8001238:	bf00      	nop
 800123a:	3730      	adds	r7, #48	; 0x30
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}
 8001240:	20000788 	.word	0x20000788

08001244 <SDOMsg>:

void SDOMsg(uint8_t Node_id,uint16_t index, uint8_t subindex, uint32_t msg, uint8_t len)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b084      	sub	sp, #16
 8001248:	af00      	add	r7, sp, #0
 800124a:	603b      	str	r3, [r7, #0]
 800124c:	4603      	mov	r3, r0
 800124e:	71fb      	strb	r3, [r7, #7]
 8001250:	460b      	mov	r3, r1
 8001252:	80bb      	strh	r3, [r7, #4]
 8001254:	4613      	mov	r3, r2
 8001256:	71bb      	strb	r3, [r7, #6]
	uint8_t buf[8]={0,};
 8001258:	2300      	movs	r3, #0
 800125a:	60bb      	str	r3, [r7, #8]
 800125c:	2300      	movs	r3, #0
 800125e:	60fb      	str	r3, [r7, #12]

	switch (len) {
 8001260:	7e3b      	ldrb	r3, [r7, #24]
 8001262:	3b01      	subs	r3, #1
 8001264:	2b03      	cmp	r3, #3
 8001266:	d817      	bhi.n	8001298 <SDOMsg+0x54>
 8001268:	a201      	add	r2, pc, #4	; (adr r2, 8001270 <SDOMsg+0x2c>)
 800126a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800126e:	bf00      	nop
 8001270:	08001281 	.word	0x08001281
 8001274:	08001287 	.word	0x08001287
 8001278:	0800128d 	.word	0x0800128d
 800127c:	08001293 	.word	0x08001293
		case 1:
			buf[0]=0x2f;	break;	//1byte
 8001280:	232f      	movs	r3, #47	; 0x2f
 8001282:	723b      	strb	r3, [r7, #8]
 8001284:	e008      	b.n	8001298 <SDOMsg+0x54>
		case 2:
			buf[0]=0x2b;	break;	//2byte
 8001286:	232b      	movs	r3, #43	; 0x2b
 8001288:	723b      	strb	r3, [r7, #8]
 800128a:	e005      	b.n	8001298 <SDOMsg+0x54>
		case 3:
			buf[0]=0x27;	break;	//3byte
 800128c:	2327      	movs	r3, #39	; 0x27
 800128e:	723b      	strb	r3, [r7, #8]
 8001290:	e002      	b.n	8001298 <SDOMsg+0x54>
		case 4:
			buf[0]=0x23;	break;	//4byte
 8001292:	2323      	movs	r3, #35	; 0x23
 8001294:	723b      	strb	r3, [r7, #8]
 8001296:	bf00      	nop
	}

	memcpy(buf+1,&index,2);	//index
 8001298:	f107 0308 	add.w	r3, r7, #8
 800129c:	3301      	adds	r3, #1
 800129e:	88ba      	ldrh	r2, [r7, #4]
 80012a0:	801a      	strh	r2, [r3, #0]
	buf[3]=subindex;		//subindex
 80012a2:	79bb      	ldrb	r3, [r7, #6]
 80012a4:	72fb      	strb	r3, [r7, #11]
	memcpy(buf+4,&msg,len);	//data
 80012a6:	f107 0308 	add.w	r3, r7, #8
 80012aa:	3304      	adds	r3, #4
 80012ac:	7e3a      	ldrb	r2, [r7, #24]
 80012ae:	4639      	mov	r1, r7
 80012b0:	4618      	mov	r0, r3
 80012b2:	f00b fc96 	bl	800cbe2 <memcpy>

	sendCan(0x600+Node_id,buf,8,0);
 80012b6:	79fb      	ldrb	r3, [r7, #7]
 80012b8:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
 80012bc:	4618      	mov	r0, r3
 80012be:	f107 0108 	add.w	r1, r7, #8
 80012c2:	2300      	movs	r3, #0
 80012c4:	2208      	movs	r2, #8
 80012c6:	f7ff ff81 	bl	80011cc <sendCan>
}
 80012ca:	bf00      	nop
 80012cc:	3710      	adds	r7, #16
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	bf00      	nop

080012d4 <NMT_Mode>:

void NMT_Mode(uint8_t command, uint8_t Node_id)// command 1= pre-operation, 2=operation
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b084      	sub	sp, #16
 80012d8:	af00      	add	r7, sp, #0
 80012da:	4603      	mov	r3, r0
 80012dc:	460a      	mov	r2, r1
 80012de:	71fb      	strb	r3, [r7, #7]
 80012e0:	4613      	mov	r3, r2
 80012e2:	71bb      	strb	r3, [r7, #6]
	uint8_t buf[8]={0,};
 80012e4:	2300      	movs	r3, #0
 80012e6:	60bb      	str	r3, [r7, #8]
 80012e8:	2300      	movs	r3, #0
 80012ea:	60fb      	str	r3, [r7, #12]


	if(command == 1){buf[0]=0x80;}//enter nmt pre-operational command
 80012ec:	79fb      	ldrb	r3, [r7, #7]
 80012ee:	2b01      	cmp	r3, #1
 80012f0:	d102      	bne.n	80012f8 <NMT_Mode+0x24>
 80012f2:	2380      	movs	r3, #128	; 0x80
 80012f4:	723b      	strb	r3, [r7, #8]
 80012f6:	e001      	b.n	80012fc <NMT_Mode+0x28>
	else{buf[0]=0x01;}//enter nmt operational command for PDO operation
 80012f8:	2301      	movs	r3, #1
 80012fa:	723b      	strb	r3, [r7, #8]
	buf[1]=Node_id;//node id
 80012fc:	79bb      	ldrb	r3, [r7, #6]
 80012fe:	727b      	strb	r3, [r7, #9]

	sendCan(0, buf, 8, 0);
 8001300:	f107 0108 	add.w	r1, r7, #8
 8001304:	2300      	movs	r3, #0
 8001306:	2208      	movs	r2, #8
 8001308:	2000      	movs	r0, #0
 800130a:	f7ff ff5f 	bl	80011cc <sendCan>
}
 800130e:	bf00      	nop
 8001310:	3710      	adds	r7, #16
 8001312:	46bd      	mov	sp, r7
 8001314:	bd80      	pop	{r7, pc}
	...

08001318 <PDOMapping>:


int PDOMapping(uint8_t Node_id, uint16_t PDO_index, MappingPar Param, uint8_t Num_entry)//entry rr
{
 8001318:	b082      	sub	sp, #8
 800131a:	b590      	push	{r4, r7, lr}
 800131c:	b089      	sub	sp, #36	; 0x24
 800131e:	af02      	add	r7, sp, #8
 8001320:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8001324:	e884 000c 	stmia.w	r4, {r2, r3}
 8001328:	4603      	mov	r3, r0
 800132a:	71fb      	strb	r3, [r7, #7]
 800132c:	460b      	mov	r3, r1
 800132e:	80bb      	strh	r3, [r7, #4]
	uint32_t tmp = 0;
 8001330:	2300      	movs	r3, #0
 8001332:	60fb      	str	r3, [r7, #12]
	uint16_t tmp_TxRx = 0;
 8001334:	2300      	movs	r3, #0
 8001336:	82fb      	strh	r3, [r7, #22]
	uint8_t type = 0;
 8001338:	2300      	movs	r3, #0
 800133a:	757b      	strb	r3, [r7, #21]

	if(Num_entry>=5){printf("Num_entry error: %d\n", Num_entry); return 0;}
 800133c:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8001340:	2b04      	cmp	r3, #4
 8001342:	d907      	bls.n	8001354 <PDOMapping+0x3c>
 8001344:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8001348:	4619      	mov	r1, r3
 800134a:	4858      	ldr	r0, [pc, #352]	; (80014ac <PDOMapping+0x194>)
 800134c:	f00c f95e 	bl	800d60c <iprintf>
 8001350:	2300      	movs	r3, #0
 8001352:	e0a4      	b.n	800149e <PDOMapping+0x186>

	if(PDO_index>=0x1600&&PDO_index<=0x17ff){tmp_TxRx=0x200+0x100*(PDO_index-0x1600); type=0xff;}
 8001354:	88bb      	ldrh	r3, [r7, #4]
 8001356:	f5b3 5fb0 	cmp.w	r3, #5632	; 0x1600
 800135a:	d30d      	bcc.n	8001378 <PDOMapping+0x60>
 800135c:	88bb      	ldrh	r3, [r7, #4]
 800135e:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8001362:	d209      	bcs.n	8001378 <PDOMapping+0x60>
 8001364:	88bb      	ldrh	r3, [r7, #4]
 8001366:	f5a3 53af 	sub.w	r3, r3, #5600	; 0x15e0
 800136a:	3b1e      	subs	r3, #30
 800136c:	b29b      	uxth	r3, r3
 800136e:	021b      	lsls	r3, r3, #8
 8001370:	82fb      	strh	r3, [r7, #22]
 8001372:	23ff      	movs	r3, #255	; 0xff
 8001374:	757b      	strb	r3, [r7, #21]
 8001376:	e021      	b.n	80013bc <PDOMapping+0xa4>
	else if(PDO_index>=0x1a00&&PDO_index<=0x1bff) {
 8001378:	88bb      	ldrh	r3, [r7, #4]
 800137a:	f5b3 5fd0 	cmp.w	r3, #6656	; 0x1a00
 800137e:	d316      	bcc.n	80013ae <PDOMapping+0x96>
 8001380:	88bb      	ldrh	r3, [r7, #4]
 8001382:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 8001386:	d212      	bcs.n	80013ae <PDOMapping+0x96>
		tmp_TxRx=0x180+0x100*(PDO_index-0x1a00);
 8001388:	88bb      	ldrh	r3, [r7, #4]
 800138a:	f5a3 53d0 	sub.w	r3, r3, #6656	; 0x1a00
 800138e:	b29b      	uxth	r3, r3
 8001390:	021b      	lsls	r3, r3, #8
 8001392:	b29b      	uxth	r3, r3
 8001394:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8001398:	82fb      	strh	r3, [r7, #22]
		if(Param.option==0){type=0xfe;}
 800139a:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d102      	bne.n	80013a8 <PDOMapping+0x90>
 80013a2:	23fe      	movs	r3, #254	; 0xfe
 80013a4:	757b      	strb	r3, [r7, #21]
 80013a6:	e009      	b.n	80013bc <PDOMapping+0xa4>
		else {type=0xff;}
 80013a8:	23ff      	movs	r3, #255	; 0xff
 80013aa:	757b      	strb	r3, [r7, #21]
		if(Param.option==0){type=0xfe;}
 80013ac:	e006      	b.n	80013bc <PDOMapping+0xa4>
		}
	else {printf("PDO_index error: %d\n", PDO_index); return 0;}
 80013ae:	88bb      	ldrh	r3, [r7, #4]
 80013b0:	4619      	mov	r1, r3
 80013b2:	483f      	ldr	r0, [pc, #252]	; (80014b0 <PDOMapping+0x198>)
 80013b4:	f00c f92a 	bl	800d60c <iprintf>
 80013b8:	2300      	movs	r3, #0
 80013ba:	e070      	b.n	800149e <PDOMapping+0x186>

	NMT_Mode(PRE_OPERATION, Node_id);//pre-operation mode
 80013bc:	79fb      	ldrb	r3, [r7, #7]
 80013be:	4619      	mov	r1, r3
 80013c0:	2001      	movs	r0, #1
 80013c2:	f7ff ff87 	bl	80012d4 <NMT_Mode>

	for(int i=0;i<Num_entry;i++) {//clear rpdo0 mapping, 0x60ff(index) 03(subindex) 20(length)
 80013c6:	2300      	movs	r3, #0
 80013c8:	613b      	str	r3, [r7, #16]
 80013ca:	e05d      	b.n	8001488 <PDOMapping+0x170>
		SDOMsg(Node_id, PDO_index, 0, 0, 1);//clear rpdo0 mapping
 80013cc:	88b9      	ldrh	r1, [r7, #4]
 80013ce:	79f8      	ldrb	r0, [r7, #7]
 80013d0:	2301      	movs	r3, #1
 80013d2:	9300      	str	r3, [sp, #0]
 80013d4:	2300      	movs	r3, #0
 80013d6:	2200      	movs	r2, #0
 80013d8:	f7ff ff34 	bl	8001244 <SDOMsg>
		tmp=(0x10000*Param.index[i])+(0x100* Param.subindex[i])+(Param.length[i]);
 80013dc:	693b      	ldr	r3, [r7, #16]
 80013de:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80013e2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80013e6:	021b      	lsls	r3, r3, #8
 80013e8:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80013ec:	693a      	ldr	r2, [r7, #16]
 80013ee:	440a      	add	r2, r1
 80013f0:	7812      	ldrb	r2, [r2, #0]
 80013f2:	4413      	add	r3, r2
 80013f4:	021b      	lsls	r3, r3, #8
 80013f6:	f107 0134 	add.w	r1, r7, #52	; 0x34
 80013fa:	693a      	ldr	r2, [r7, #16]
 80013fc:	440a      	add	r2, r1
 80013fe:	7812      	ldrb	r2, [r2, #0]
 8001400:	4413      	add	r3, r2
 8001402:	60fb      	str	r3, [r7, #12]
		SDOMsg(Node_id, PDO_index, i+1, tmp, 4);
 8001404:	693b      	ldr	r3, [r7, #16]
 8001406:	b2db      	uxtb	r3, r3
 8001408:	3301      	adds	r3, #1
 800140a:	b2da      	uxtb	r2, r3
 800140c:	88b9      	ldrh	r1, [r7, #4]
 800140e:	79f8      	ldrb	r0, [r7, #7]
 8001410:	2304      	movs	r3, #4
 8001412:	9300      	str	r3, [sp, #0]
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	f7ff ff15 	bl	8001244 <SDOMsg>
		SDOMsg(Node_id, PDO_index-0x200, 1, tmp_TxRx+Node_id, 4);//cob-id??
 800141a:	88bb      	ldrh	r3, [r7, #4]
 800141c:	f5a3 7300 	sub.w	r3, r3, #512	; 0x200
 8001420:	b299      	uxth	r1, r3
 8001422:	8afa      	ldrh	r2, [r7, #22]
 8001424:	79fb      	ldrb	r3, [r7, #7]
 8001426:	4413      	add	r3, r2
 8001428:	461a      	mov	r2, r3
 800142a:	79f8      	ldrb	r0, [r7, #7]
 800142c:	2304      	movs	r3, #4
 800142e:	9300      	str	r3, [sp, #0]
 8001430:	4613      	mov	r3, r2
 8001432:	2201      	movs	r2, #1
 8001434:	f7ff ff06 	bl	8001244 <SDOMsg>
		SDOMsg(Node_id, PDO_index-0x200, 2, type, 1);//transmission type, fix asynchronous with 0xff
 8001438:	88bb      	ldrh	r3, [r7, #4]
 800143a:	f5a3 7300 	sub.w	r3, r3, #512	; 0x200
 800143e:	b299      	uxth	r1, r3
 8001440:	7d7b      	ldrb	r3, [r7, #21]
 8001442:	79f8      	ldrb	r0, [r7, #7]
 8001444:	2201      	movs	r2, #1
 8001446:	9200      	str	r2, [sp, #0]
 8001448:	2202      	movs	r2, #2
 800144a:	f7ff fefb 	bl	8001244 <SDOMsg>
		SDOMsg(Node_id, PDO_index-0x200, 3+(Param.option*2), Param.option_time, 2);//not necessary 3= inhibit mode, 5=event timer mode
 800144e:	88bb      	ldrh	r3, [r7, #4]
 8001450:	f5a3 7300 	sub.w	r3, r3, #512	; 0x200
 8001454:	b299      	uxth	r1, r3
 8001456:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 800145a:	005b      	lsls	r3, r3, #1
 800145c:	b2db      	uxtb	r3, r3
 800145e:	3303      	adds	r3, #3
 8001460:	b2da      	uxtb	r2, r3
 8001462:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8001464:	461c      	mov	r4, r3
 8001466:	79f8      	ldrb	r0, [r7, #7]
 8001468:	2302      	movs	r3, #2
 800146a:	9300      	str	r3, [sp, #0]
 800146c:	4623      	mov	r3, r4
 800146e:	f7ff fee9 	bl	8001244 <SDOMsg>
		SDOMsg(Node_id, PDO_index, 0, 0x01, 1);//set rpdo0 mapping
 8001472:	88b9      	ldrh	r1, [r7, #4]
 8001474:	79f8      	ldrb	r0, [r7, #7]
 8001476:	2301      	movs	r3, #1
 8001478:	9300      	str	r3, [sp, #0]
 800147a:	2301      	movs	r3, #1
 800147c:	2200      	movs	r2, #0
 800147e:	f7ff fee1 	bl	8001244 <SDOMsg>
	for(int i=0;i<Num_entry;i++) {//clear rpdo0 mapping, 0x60ff(index) 03(subindex) 20(length)
 8001482:	693b      	ldr	r3, [r7, #16]
 8001484:	3301      	adds	r3, #1
 8001486:	613b      	str	r3, [r7, #16]
 8001488:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800148c:	693a      	ldr	r2, [r7, #16]
 800148e:	429a      	cmp	r2, r3
 8001490:	db9c      	blt.n	80013cc <PDOMapping+0xb4>
	}

	NMT_Mode(OPERATION, Node_id);//operation mode
 8001492:	79fb      	ldrb	r3, [r7, #7]
 8001494:	4619      	mov	r1, r3
 8001496:	2002      	movs	r0, #2
 8001498:	f7ff ff1c 	bl	80012d4 <NMT_Mode>

	return 1;
 800149c:	2301      	movs	r3, #1
}
 800149e:	4618      	mov	r0, r3
 80014a0:	371c      	adds	r7, #28
 80014a2:	46bd      	mov	sp, r7
 80014a4:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 80014a8:	b002      	add	sp, #8
 80014aa:	4770      	bx	lr
 80014ac:	08010c60 	.word	0x08010c60
 80014b0:	08010c78 	.word	0x08010c78

080014b4 <PDOMsg>:

void PDOMsg(uint8_t Node_id, uint16_t PDO_index, uint8_t *buf, uint8_t length)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b082      	sub	sp, #8
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	603a      	str	r2, [r7, #0]
 80014bc:	461a      	mov	r2, r3
 80014be:	4603      	mov	r3, r0
 80014c0:	71fb      	strb	r3, [r7, #7]
 80014c2:	460b      	mov	r3, r1
 80014c4:	80bb      	strh	r3, [r7, #4]
 80014c6:	4613      	mov	r3, r2
 80014c8:	71bb      	strb	r3, [r7, #6]
	sendCan((PDO_index-0x1800)+Node_id,buf,length,0);
 80014ca:	88bb      	ldrh	r3, [r7, #4]
 80014cc:	f5a3 52c0 	sub.w	r2, r3, #6144	; 0x1800
 80014d0:	79fb      	ldrb	r3, [r7, #7]
 80014d2:	4413      	add	r3, r2
 80014d4:	4618      	mov	r0, r3
 80014d6:	79ba      	ldrb	r2, [r7, #6]
 80014d8:	2300      	movs	r3, #0
 80014da:	6839      	ldr	r1, [r7, #0]
 80014dc:	f7ff fe76 	bl	80011cc <sendCan>
}
 80014e0:	bf00      	nop
 80014e2:	3708      	adds	r7, #8
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bd80      	pop	{r7, pc}

080014e8 <Vel_PDOMsg>:

void Vel_PDOMsg(uint8_t Node_id, uint16_t PDO_index, uint16_t vel_left, uint16_t vel_right)
{
 80014e8:	b590      	push	{r4, r7, lr}
 80014ea:	b085      	sub	sp, #20
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	4604      	mov	r4, r0
 80014f0:	4608      	mov	r0, r1
 80014f2:	4611      	mov	r1, r2
 80014f4:	461a      	mov	r2, r3
 80014f6:	4623      	mov	r3, r4
 80014f8:	71fb      	strb	r3, [r7, #7]
 80014fa:	4603      	mov	r3, r0
 80014fc:	80bb      	strh	r3, [r7, #4]
 80014fe:	460b      	mov	r3, r1
 8001500:	807b      	strh	r3, [r7, #2]
 8001502:	4613      	mov	r3, r2
 8001504:	803b      	strh	r3, [r7, #0]
	uint8_t buf[8];

	buf[0]=(uint8_t)vel_left;
 8001506:	887b      	ldrh	r3, [r7, #2]
 8001508:	b2db      	uxtb	r3, r3
 800150a:	723b      	strb	r3, [r7, #8]
	buf[1]=(uint8_t)(vel_left>>8);
 800150c:	887b      	ldrh	r3, [r7, #2]
 800150e:	0a1b      	lsrs	r3, r3, #8
 8001510:	b29b      	uxth	r3, r3
 8001512:	b2db      	uxtb	r3, r3
 8001514:	727b      	strb	r3, [r7, #9]
	buf[2]=(uint8_t)vel_right;
 8001516:	883b      	ldrh	r3, [r7, #0]
 8001518:	b2db      	uxtb	r3, r3
 800151a:	72bb      	strb	r3, [r7, #10]
	buf[3]=(uint8_t)(vel_right>>8);
 800151c:	883b      	ldrh	r3, [r7, #0]
 800151e:	0a1b      	lsrs	r3, r3, #8
 8001520:	b29b      	uxth	r3, r3
 8001522:	b2db      	uxtb	r3, r3
 8001524:	72fb      	strb	r3, [r7, #11]

	PDOMsg(Node_id, PDO_index, buf, 4);
 8001526:	f107 0208 	add.w	r2, r7, #8
 800152a:	88b9      	ldrh	r1, [r7, #4]
 800152c:	79f8      	ldrb	r0, [r7, #7]
 800152e:	2304      	movs	r3, #4
 8001530:	f7ff ffc0 	bl	80014b4 <PDOMsg>
}
 8001534:	bf00      	nop
 8001536:	3714      	adds	r7, #20
 8001538:	46bd      	mov	sp, r7
 800153a:	bd90      	pop	{r4, r7, pc}

0800153c <Tor_OnOff>:


void Tor_OnOff(uint8_t OnOff)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b086      	sub	sp, #24
 8001540:	af02      	add	r7, sp, #8
 8001542:	4603      	mov	r3, r0
 8001544:	71fb      	strb	r3, [r7, #7]
	if(OnOff==1){
 8001546:	79fb      	ldrb	r3, [r7, #7]
 8001548:	2b01      	cmp	r3, #1
 800154a:	d139      	bne.n	80015c0 <Tor_OnOff+0x84>
		for(int i=0;i<2;i++){
 800154c:	2300      	movs	r3, #0
 800154e:	60fb      	str	r3, [r7, #12]
 8001550:	e032      	b.n	80015b8 <Tor_OnOff+0x7c>
			SDOMsg(i+1,0x6040, 0x0, 0x00, 2);//Node_id, index,  subindex,  msg,  len//Initialization step 0: At this time, the low 4-bit status of 6041 is 0000, motor is released;
 8001552:	68fb      	ldr	r3, [r7, #12]
 8001554:	b2db      	uxtb	r3, r3
 8001556:	3301      	adds	r3, #1
 8001558:	b2d8      	uxtb	r0, r3
 800155a:	2302      	movs	r3, #2
 800155c:	9300      	str	r3, [sp, #0]
 800155e:	2300      	movs	r3, #0
 8001560:	2200      	movs	r2, #0
 8001562:	f246 0140 	movw	r1, #24640	; 0x6040
 8001566:	f7ff fe6d 	bl	8001244 <SDOMsg>
			SDOMsg(i+1,0x6040, 0x0, 0x06, 2);//Node_id, index,  subindex,  msg,  len//Initialization step 1: At this time, the low 4-bit status of 6041 is 0001, motor is released;
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	b2db      	uxtb	r3, r3
 800156e:	3301      	adds	r3, #1
 8001570:	b2d8      	uxtb	r0, r3
 8001572:	2302      	movs	r3, #2
 8001574:	9300      	str	r3, [sp, #0]
 8001576:	2306      	movs	r3, #6
 8001578:	2200      	movs	r2, #0
 800157a:	f246 0140 	movw	r1, #24640	; 0x6040
 800157e:	f7ff fe61 	bl	8001244 <SDOMsg>
			SDOMsg(i+1,0x6040, 0x0, 0x07, 2);//Node_id, index,  subindex,  msg,  len//Initialization step 2: At this time, the low 4-bit status of 6041 is 0011, motor is enabled;
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	b2db      	uxtb	r3, r3
 8001586:	3301      	adds	r3, #1
 8001588:	b2d8      	uxtb	r0, r3
 800158a:	2302      	movs	r3, #2
 800158c:	9300      	str	r3, [sp, #0]
 800158e:	2307      	movs	r3, #7
 8001590:	2200      	movs	r2, #0
 8001592:	f246 0140 	movw	r1, #24640	; 0x6040
 8001596:	f7ff fe55 	bl	8001244 <SDOMsg>
			SDOMsg(i+1,0x6040, 0x0, 0x0f, 2);//Node_id, index,  subindex,  msg,  len//Initialization step 3: At this time, the low 4-bit status of 6041 is 0111, motor is enabled;
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	b2db      	uxtb	r3, r3
 800159e:	3301      	adds	r3, #1
 80015a0:	b2d8      	uxtb	r0, r3
 80015a2:	2302      	movs	r3, #2
 80015a4:	9300      	str	r3, [sp, #0]
 80015a6:	230f      	movs	r3, #15
 80015a8:	2200      	movs	r2, #0
 80015aa:	f246 0140 	movw	r1, #24640	; 0x6040
 80015ae:	f7ff fe49 	bl	8001244 <SDOMsg>
		for(int i=0;i<2;i++){
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	3301      	adds	r3, #1
 80015b6:	60fb      	str	r3, [r7, #12]
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	2b01      	cmp	r3, #1
 80015bc:	ddc9      	ble.n	8001552 <Tor_OnOff+0x16>
		}
	}
	else{for(int i=0;i<2;i++){SDOMsg(i+1,0x6040, 0x0, 0x00, 2);}}//Node_id, index,  subindex,  msg,  len//Initialization step 0: At this time, the low 4-bit status of 6041 is 0000, motor is released;
}
 80015be:	e014      	b.n	80015ea <Tor_OnOff+0xae>
	else{for(int i=0;i<2;i++){SDOMsg(i+1,0x6040, 0x0, 0x00, 2);}}//Node_id, index,  subindex,  msg,  len//Initialization step 0: At this time, the low 4-bit status of 6041 is 0000, motor is released;
 80015c0:	2300      	movs	r3, #0
 80015c2:	60bb      	str	r3, [r7, #8]
 80015c4:	e00e      	b.n	80015e4 <Tor_OnOff+0xa8>
 80015c6:	68bb      	ldr	r3, [r7, #8]
 80015c8:	b2db      	uxtb	r3, r3
 80015ca:	3301      	adds	r3, #1
 80015cc:	b2d8      	uxtb	r0, r3
 80015ce:	2302      	movs	r3, #2
 80015d0:	9300      	str	r3, [sp, #0]
 80015d2:	2300      	movs	r3, #0
 80015d4:	2200      	movs	r2, #0
 80015d6:	f246 0140 	movw	r1, #24640	; 0x6040
 80015da:	f7ff fe33 	bl	8001244 <SDOMsg>
 80015de:	68bb      	ldr	r3, [r7, #8]
 80015e0:	3301      	adds	r3, #1
 80015e2:	60bb      	str	r3, [r7, #8]
 80015e4:	68bb      	ldr	r3, [r7, #8]
 80015e6:	2b01      	cmp	r3, #1
 80015e8:	dded      	ble.n	80015c6 <Tor_OnOff+0x8a>
}
 80015ea:	bf00      	nop
 80015ec:	3710      	adds	r7, #16
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bd80      	pop	{r7, pc}
	...

080015f4 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *CanHandle)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b082      	sub	sp, #8
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
  /* Get RX message */
	if (HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &g_tCan_Rx_Header, g_uCAN_Rx_Data) != HAL_OK){while(1){;}}
 80015fc:	4b0a      	ldr	r3, [pc, #40]	; (8001628 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>)
 80015fe:	4a0b      	ldr	r2, [pc, #44]	; (800162c <HAL_CAN_RxFifo0MsgPendingCallback+0x38>)
 8001600:	2100      	movs	r1, #0
 8001602:	480b      	ldr	r0, [pc, #44]	; (8001630 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 8001604:	f002 fe76 	bl	80042f4 <HAL_CAN_GetRxMessage>
 8001608:	4603      	mov	r3, r0
 800160a:	2b00      	cmp	r3, #0
 800160c:	d000      	beq.n	8001610 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c>
 800160e:	e7fe      	b.n	800160e <HAL_CAN_RxFifo0MsgPendingCallback+0x1a>
	osDelay(10);
 8001610:	200a      	movs	r0, #10
 8001612:	f007 ff70 	bl	80094f6 <osDelay>
//	printf("g_uCAN_Rx_Data: %x %x %x %x %x %x %x %x \n", g_uCAN_Rx_Data[0], g_uCAN_Rx_Data[1], g_uCAN_Rx_Data[2], g_uCAN_Rx_Data[3],
//													g_uCAN_Rx_Data[4], g_uCAN_Rx_Data[5], g_uCAN_Rx_Data[6], g_uCAN_Rx_Data[7]);
	FLAG_RxCplt++;
 8001616:	4b07      	ldr	r3, [pc, #28]	; (8001634 <HAL_CAN_RxFifo0MsgPendingCallback+0x40>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	3301      	adds	r3, #1
 800161c:	4a05      	ldr	r2, [pc, #20]	; (8001634 <HAL_CAN_RxFifo0MsgPendingCallback+0x40>)
 800161e:	6013      	str	r3, [r2, #0]
}
 8001620:	bf00      	nop
 8001622:	3708      	adds	r7, #8
 8001624:	46bd      	mov	sp, r7
 8001626:	bd80      	pop	{r7, pc}
 8001628:	2000073c 	.word	0x2000073c
 800162c:	20000744 	.word	0x20000744
 8001630:	20000788 	.word	0x20000788
 8001634:	20000738 	.word	0x20000738

08001638 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b082      	sub	sp, #8
 800163c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800163e:	2300      	movs	r3, #0
 8001640:	607b      	str	r3, [r7, #4]
 8001642:	4b17      	ldr	r3, [pc, #92]	; (80016a0 <MX_DMA_Init+0x68>)
 8001644:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001646:	4a16      	ldr	r2, [pc, #88]	; (80016a0 <MX_DMA_Init+0x68>)
 8001648:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800164c:	6313      	str	r3, [r2, #48]	; 0x30
 800164e:	4b14      	ldr	r3, [pc, #80]	; (80016a0 <MX_DMA_Init+0x68>)
 8001650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001652:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001656:	607b      	str	r3, [r7, #4]
 8001658:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800165a:	2300      	movs	r3, #0
 800165c:	603b      	str	r3, [r7, #0]
 800165e:	4b10      	ldr	r3, [pc, #64]	; (80016a0 <MX_DMA_Init+0x68>)
 8001660:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001662:	4a0f      	ldr	r2, [pc, #60]	; (80016a0 <MX_DMA_Init+0x68>)
 8001664:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001668:	6313      	str	r3, [r2, #48]	; 0x30
 800166a:	4b0d      	ldr	r3, [pc, #52]	; (80016a0 <MX_DMA_Init+0x68>)
 800166c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800166e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001672:	603b      	str	r3, [r7, #0]
 8001674:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 8001676:	2200      	movs	r2, #0
 8001678:	2105      	movs	r1, #5
 800167a:	200e      	movs	r0, #14
 800167c:	f003 fa7e 	bl	8004b7c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8001680:	200e      	movs	r0, #14
 8001682:	f003 fa97 	bl	8004bb4 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 8001686:	2200      	movs	r2, #0
 8001688:	2105      	movs	r1, #5
 800168a:	203a      	movs	r0, #58	; 0x3a
 800168c:	f003 fa76 	bl	8004b7c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001690:	203a      	movs	r0, #58	; 0x3a
 8001692:	f003 fa8f 	bl	8004bb4 <HAL_NVIC_EnableIRQ>

}
 8001696:	bf00      	nop
 8001698:	3708      	adds	r7, #8
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	40023800 	.word	0x40023800

080016a4 <fanInit>:

#include <fan.h>


void fanInit(void)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	af00      	add	r7, sp, #0
    //HAL_TIMEx_OCN_Start(&htim1, TIM_CHANNEL_1);//stm32f103
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80016a8:	2100      	movs	r1, #0
 80016aa:	4802      	ldr	r0, [pc, #8]	; (80016b4 <fanInit+0x10>)
 80016ac:	f004 ff10 	bl	80064d0 <HAL_TIM_PWM_Start>
}
 80016b0:	bf00      	nop
 80016b2:	bd80      	pop	{r7, pc}
 80016b4:	20000894 	.word	0x20000894

080016b8 <fanOn>:

void fanOn(uint8_t duty)
{
 80016b8:	b480      	push	{r7}
 80016ba:	b083      	sub	sp, #12
 80016bc:	af00      	add	r7, sp, #0
 80016be:	4603      	mov	r3, r0
 80016c0:	71fb      	strb	r3, [r7, #7]
	if(duty>=100){duty = 100;}
 80016c2:	79fb      	ldrb	r3, [r7, #7]
 80016c4:	2b63      	cmp	r3, #99	; 0x63
 80016c6:	d901      	bls.n	80016cc <fanOn+0x14>
 80016c8:	2364      	movs	r3, #100	; 0x64
 80016ca:	71fb      	strb	r3, [r7, #7]

	if(duty==0){htim1.Instance->CCR1 = 0;}
 80016cc:	79fb      	ldrb	r3, [r7, #7]
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d104      	bne.n	80016dc <fanOn+0x24>
 80016d2:	4b07      	ldr	r3, [pc, #28]	; (80016f0 <fanOn+0x38>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	2200      	movs	r2, #0
 80016d8:	635a      	str	r2, [r3, #52]	; 0x34
	else {htim1.Instance->CCR1 = duty;}//write gogo
}
 80016da:	e003      	b.n	80016e4 <fanOn+0x2c>
	else {htim1.Instance->CCR1 = duty;}//write gogo
 80016dc:	4b04      	ldr	r3, [pc, #16]	; (80016f0 <fanOn+0x38>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	79fa      	ldrb	r2, [r7, #7]
 80016e2:	635a      	str	r2, [r3, #52]	; 0x34
}
 80016e4:	bf00      	nop
 80016e6:	370c      	adds	r7, #12
 80016e8:	46bd      	mov	sp, r7
 80016ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ee:	4770      	bx	lr
 80016f0:	20000894 	.word	0x20000894
 80016f4:	00000000 	.word	0x00000000

080016f8 <rad2deg>:
//{
//
//}

int16_t rad2deg(double radian)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b082      	sub	sp, #8
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)(radian*180/MATH_PI);
 8001702:	f04f 0200 	mov.w	r2, #0
 8001706:	4b10      	ldr	r3, [pc, #64]	; (8001748 <rad2deg+0x50>)
 8001708:	e9d7 0100 	ldrd	r0, r1, [r7]
 800170c:	f7fe ff74 	bl	80005f8 <__aeabi_dmul>
 8001710:	4602      	mov	r2, r0
 8001712:	460b      	mov	r3, r1
 8001714:	4610      	mov	r0, r2
 8001716:	4619      	mov	r1, r3
 8001718:	a309      	add	r3, pc, #36	; (adr r3, 8001740 <rad2deg+0x48>)
 800171a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800171e:	f7ff f895 	bl	800084c <__aeabi_ddiv>
 8001722:	4602      	mov	r2, r0
 8001724:	460b      	mov	r3, r1
 8001726:	4610      	mov	r0, r2
 8001728:	4619      	mov	r1, r3
 800172a:	f7ff fa15 	bl	8000b58 <__aeabi_d2iz>
 800172e:	4603      	mov	r3, r0
 8001730:	b21b      	sxth	r3, r3
}
 8001732:	4618      	mov	r0, r3
 8001734:	3708      	adds	r7, #8
 8001736:	46bd      	mov	sp, r7
 8001738:	bd80      	pop	{r7, pc}
 800173a:	bf00      	nop
 800173c:	f3af 8000 	nop.w
 8001740:	54442d18 	.word	0x54442d18
 8001744:	400921fb 	.word	0x400921fb
 8001748:	40668000 	.word	0x40668000

0800174c <HAL_GPIO_EXTI_Callback>:
	//ModeD//for stop
}


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b082      	sub	sp, #8
 8001750:	af00      	add	r7, sp, #0
 8001752:	4603      	mov	r3, r0
 8001754:	80fb      	strh	r3, [r7, #6]
	osThreadFlagsSet(IRQ_PSxHandle, 1);
 8001756:	4b1f      	ldr	r3, [pc, #124]	; (80017d4 <HAL_GPIO_EXTI_Callback+0x88>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	2101      	movs	r1, #1
 800175c:	4618      	mov	r0, r3
 800175e:	f007 fdfb 	bl	8009358 <osThreadFlagsSet>

    if(GPIO_Pin == PS_SIG1_Pin) {
 8001762:	88fb      	ldrh	r3, [r7, #6]
 8001764:	2b10      	cmp	r3, #16
 8001766:	d109      	bne.n	800177c <HAL_GPIO_EXTI_Callback+0x30>
    	PS_SIGx_Pin |= 0b00000001;
 8001768:	4b1b      	ldr	r3, [pc, #108]	; (80017d8 <HAL_GPIO_EXTI_Callback+0x8c>)
 800176a:	781b      	ldrb	r3, [r3, #0]
 800176c:	f043 0301 	orr.w	r3, r3, #1
 8001770:	b2da      	uxtb	r2, r3
 8001772:	4b19      	ldr	r3, [pc, #100]	; (80017d8 <HAL_GPIO_EXTI_Callback+0x8c>)
 8001774:	701a      	strb	r2, [r3, #0]
    	printf("GPIO_EXTI_Callback PS_SIG1_Pin.\n");
 8001776:	4819      	ldr	r0, [pc, #100]	; (80017dc <HAL_GPIO_EXTI_Callback+0x90>)
 8001778:	f00b ffce 	bl	800d718 <puts>
	}

    if(GPIO_Pin == PS_SIG2_Pin) {
 800177c:	88fb      	ldrh	r3, [r7, #6]
 800177e:	2b20      	cmp	r3, #32
 8001780:	d109      	bne.n	8001796 <HAL_GPIO_EXTI_Callback+0x4a>
    	PS_SIGx_Pin |= 0b00000010;
 8001782:	4b15      	ldr	r3, [pc, #84]	; (80017d8 <HAL_GPIO_EXTI_Callback+0x8c>)
 8001784:	781b      	ldrb	r3, [r3, #0]
 8001786:	f043 0302 	orr.w	r3, r3, #2
 800178a:	b2da      	uxtb	r2, r3
 800178c:	4b12      	ldr	r3, [pc, #72]	; (80017d8 <HAL_GPIO_EXTI_Callback+0x8c>)
 800178e:	701a      	strb	r2, [r3, #0]
    	printf("GPIO_EXTI_Callback PS_SIG2_Pin.\n");
 8001790:	4813      	ldr	r0, [pc, #76]	; (80017e0 <HAL_GPIO_EXTI_Callback+0x94>)
 8001792:	f00b ffc1 	bl	800d718 <puts>
    }

    if(GPIO_Pin == PS_SIG3_Pin) {
 8001796:	88fb      	ldrh	r3, [r7, #6]
 8001798:	2b40      	cmp	r3, #64	; 0x40
 800179a:	d109      	bne.n	80017b0 <HAL_GPIO_EXTI_Callback+0x64>
    	PS_SIGx_Pin |= 0b00000100;
 800179c:	4b0e      	ldr	r3, [pc, #56]	; (80017d8 <HAL_GPIO_EXTI_Callback+0x8c>)
 800179e:	781b      	ldrb	r3, [r3, #0]
 80017a0:	f043 0304 	orr.w	r3, r3, #4
 80017a4:	b2da      	uxtb	r2, r3
 80017a6:	4b0c      	ldr	r3, [pc, #48]	; (80017d8 <HAL_GPIO_EXTI_Callback+0x8c>)
 80017a8:	701a      	strb	r2, [r3, #0]
    	printf("GPIO_EXTI_Callback PS_SIG3_Pin.\n");
 80017aa:	480e      	ldr	r0, [pc, #56]	; (80017e4 <HAL_GPIO_EXTI_Callback+0x98>)
 80017ac:	f00b ffb4 	bl	800d718 <puts>
    }

    if(GPIO_Pin == PS_SIG4_Pin) {
 80017b0:	88fb      	ldrh	r3, [r7, #6]
 80017b2:	2b80      	cmp	r3, #128	; 0x80
 80017b4:	d109      	bne.n	80017ca <HAL_GPIO_EXTI_Callback+0x7e>
    	PS_SIGx_Pin |= 0b00001000;
 80017b6:	4b08      	ldr	r3, [pc, #32]	; (80017d8 <HAL_GPIO_EXTI_Callback+0x8c>)
 80017b8:	781b      	ldrb	r3, [r3, #0]
 80017ba:	f043 0308 	orr.w	r3, r3, #8
 80017be:	b2da      	uxtb	r2, r3
 80017c0:	4b05      	ldr	r3, [pc, #20]	; (80017d8 <HAL_GPIO_EXTI_Callback+0x8c>)
 80017c2:	701a      	strb	r2, [r3, #0]
    	printf("GPIO_EXTI_Callback PS_SIG4_Pin.\n");
 80017c4:	4808      	ldr	r0, [pc, #32]	; (80017e8 <HAL_GPIO_EXTI_Callback+0x9c>)
 80017c6:	f00b ffa7 	bl	800d718 <puts>
    }
}
 80017ca:	bf00      	nop
 80017cc:	3708      	adds	r7, #8
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bd80      	pop	{r7, pc}
 80017d2:	bf00      	nop
 80017d4:	200007d4 	.word	0x200007d4
 80017d8:	200007b0 	.word	0x200007b0
 80017dc:	08010ce8 	.word	0x08010ce8
 80017e0:	08010d08 	.word	0x08010d08
 80017e4:	08010d28 	.word	0x08010d28
 80017e8:	08010d48 	.word	0x08010d48

080017ec <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80017ec:	b580      	push	{r7, lr}
 80017ee:	af00      	add	r7, sp, #0
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of PSx_SIG_BinSem */
  PSx_SIG_BinSemHandle = osSemaphoreNew(1, 1, &PSx_SIG_BinSem_attributes);
 80017f0:	4a24      	ldr	r2, [pc, #144]	; (8001884 <MX_FREERTOS_Init+0x98>)
 80017f2:	2101      	movs	r1, #1
 80017f4:	2001      	movs	r0, #1
 80017f6:	f007 ff85 	bl	8009704 <osSemaphoreNew>
 80017fa:	4603      	mov	r3, r0
 80017fc:	4a22      	ldr	r2, [pc, #136]	; (8001888 <MX_FREERTOS_Init+0x9c>)
 80017fe:	6013      	str	r3, [r2, #0]
  /* add semaphores, ... */
  /* USER CODE END RTOS_SEMAPHORES */

  /* Create the timer(s) */
  /* creation of VelStopTimer */
  VelStopTimerHandle = osTimerNew(VelStopTimerCallback, osTimerPeriodic, NULL, &VelStopTimer_attributes);
 8001800:	4b22      	ldr	r3, [pc, #136]	; (800188c <MX_FREERTOS_Init+0xa0>)
 8001802:	2200      	movs	r2, #0
 8001804:	2101      	movs	r1, #1
 8001806:	4822      	ldr	r0, [pc, #136]	; (8001890 <MX_FREERTOS_Init+0xa4>)
 8001808:	f007 fed2 	bl	80095b0 <osTimerNew>
 800180c:	4603      	mov	r3, r0
 800180e:	4a21      	ldr	r2, [pc, #132]	; (8001894 <MX_FREERTOS_Init+0xa8>)
 8001810:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_TIMERS */
  /* start timers, add new ones, ... */
  osTimerStart(VelStopTimerHandle, 1000);
 8001812:	4b20      	ldr	r3, [pc, #128]	; (8001894 <MX_FREERTOS_Init+0xa8>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800181a:	4618      	mov	r0, r3
 800181c:	f007 ff44 	bl	80096a8 <osTimerStart>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001820:	4a1d      	ldr	r2, [pc, #116]	; (8001898 <MX_FREERTOS_Init+0xac>)
 8001822:	2100      	movs	r1, #0
 8001824:	481d      	ldr	r0, [pc, #116]	; (800189c <MX_FREERTOS_Init+0xb0>)
 8001826:	f007 fd04 	bl	8009232 <osThreadNew>
 800182a:	4603      	mov	r3, r0
 800182c:	4a1c      	ldr	r2, [pc, #112]	; (80018a0 <MX_FREERTOS_Init+0xb4>)
 800182e:	6013      	str	r3, [r2, #0]

  /* creation of canTask */
  canTaskHandle = osThreadNew(StartTask02, NULL, &canTask_attributes);
 8001830:	4a1c      	ldr	r2, [pc, #112]	; (80018a4 <MX_FREERTOS_Init+0xb8>)
 8001832:	2100      	movs	r1, #0
 8001834:	481c      	ldr	r0, [pc, #112]	; (80018a8 <MX_FREERTOS_Init+0xbc>)
 8001836:	f007 fcfc 	bl	8009232 <osThreadNew>
 800183a:	4603      	mov	r3, r0
 800183c:	4a1b      	ldr	r2, [pc, #108]	; (80018ac <MX_FREERTOS_Init+0xc0>)
 800183e:	6013      	str	r3, [r2, #0]

  /* creation of UartComm */
  UartCommHandle = osThreadNew(StartTask03, NULL, &UartComm_attributes);
 8001840:	4a1b      	ldr	r2, [pc, #108]	; (80018b0 <MX_FREERTOS_Init+0xc4>)
 8001842:	2100      	movs	r1, #0
 8001844:	481b      	ldr	r0, [pc, #108]	; (80018b4 <MX_FREERTOS_Init+0xc8>)
 8001846:	f007 fcf4 	bl	8009232 <osThreadNew>
 800184a:	4603      	mov	r3, r0
 800184c:	4a1a      	ldr	r2, [pc, #104]	; (80018b8 <MX_FREERTOS_Init+0xcc>)
 800184e:	6013      	str	r3, [r2, #0]

  /* creation of NP_LED */
  NP_LEDHandle = osThreadNew(StartTask04, NULL, &NP_LED_attributes);
 8001850:	4a1a      	ldr	r2, [pc, #104]	; (80018bc <MX_FREERTOS_Init+0xd0>)
 8001852:	2100      	movs	r1, #0
 8001854:	481a      	ldr	r0, [pc, #104]	; (80018c0 <MX_FREERTOS_Init+0xd4>)
 8001856:	f007 fcec 	bl	8009232 <osThreadNew>
 800185a:	4603      	mov	r3, r0
 800185c:	4a19      	ldr	r2, [pc, #100]	; (80018c4 <MX_FREERTOS_Init+0xd8>)
 800185e:	6013      	str	r3, [r2, #0]

  /* creation of fancntl */
  fancntlHandle = osThreadNew(StartTask05, NULL, &fancntl_attributes);
 8001860:	4a19      	ldr	r2, [pc, #100]	; (80018c8 <MX_FREERTOS_Init+0xdc>)
 8001862:	2100      	movs	r1, #0
 8001864:	4819      	ldr	r0, [pc, #100]	; (80018cc <MX_FREERTOS_Init+0xe0>)
 8001866:	f007 fce4 	bl	8009232 <osThreadNew>
 800186a:	4603      	mov	r3, r0
 800186c:	4a18      	ldr	r2, [pc, #96]	; (80018d0 <MX_FREERTOS_Init+0xe4>)
 800186e:	6013      	str	r3, [r2, #0]

  /* creation of IRQ_PSx */
  IRQ_PSxHandle = osThreadNew(StartTask06, NULL, &IRQ_PSx_attributes);
 8001870:	4a18      	ldr	r2, [pc, #96]	; (80018d4 <MX_FREERTOS_Init+0xe8>)
 8001872:	2100      	movs	r1, #0
 8001874:	4818      	ldr	r0, [pc, #96]	; (80018d8 <MX_FREERTOS_Init+0xec>)
 8001876:	f007 fcdc 	bl	8009232 <osThreadNew>
 800187a:	4603      	mov	r3, r0
 800187c:	4a17      	ldr	r2, [pc, #92]	; (80018dc <MX_FREERTOS_Init+0xf0>)
 800187e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8001880:	bf00      	nop
 8001882:	bd80      	pop	{r7, pc}
 8001884:	0801115c 	.word	0x0801115c
 8001888:	200007dc 	.word	0x200007dc
 800188c:	0801114c 	.word	0x0801114c
 8001890:	080029b5 	.word	0x080029b5
 8001894:	200007d8 	.word	0x200007d8
 8001898:	08011074 	.word	0x08011074
 800189c:	080018e1 	.word	0x080018e1
 80018a0:	200007c0 	.word	0x200007c0
 80018a4:	08011098 	.word	0x08011098
 80018a8:	08001911 	.word	0x08001911
 80018ac:	200007c4 	.word	0x200007c4
 80018b0:	080110bc 	.word	0x080110bc
 80018b4:	08001f29 	.word	0x08001f29
 80018b8:	200007c8 	.word	0x200007c8
 80018bc:	080110e0 	.word	0x080110e0
 80018c0:	08002489 	.word	0x08002489
 80018c4:	200007cc 	.word	0x200007cc
 80018c8:	08011104 	.word	0x08011104
 80018cc:	080028a9 	.word	0x080028a9
 80018d0:	200007d0 	.word	0x200007d0
 80018d4:	08011128 	.word	0x08011128
 80018d8:	080028d1 	.word	0x080028d1
 80018dc:	200007d4 	.word	0x200007d4

080018e0 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b084      	sub	sp, #16
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
	//StartTask01 is related gpio toggle for state check //
	uint32_t lastTime = osKernelGetTickCount();
 80018e8:	f007 fc8e 	bl	8009208 <osKernelGetTickCount>
 80018ec:	60f8      	str	r0, [r7, #12]

  /* Infinite loop */
  for(;;)
  {
	lastTime += PERIOD_STATUS_LED;
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 80018f4:	60fb      	str	r3, [r7, #12]
	osDelayUntil(lastTime);
 80018f6:	68f8      	ldr	r0, [r7, #12]
 80018f8:	f007 fe18 	bl	800952c <osDelayUntil>

	HAL_GPIO_TogglePin(testled_GPIO_Port, testled_Pin);
 80018fc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001900:	4801      	ldr	r0, [pc, #4]	; (8001908 <StartDefaultTask+0x28>)
 8001902:	f003 ff42 	bl	800578a <HAL_GPIO_TogglePin>
	lastTime += PERIOD_STATUS_LED;
 8001906:	e7f2      	b.n	80018ee <StartDefaultTask+0xe>
 8001908:	40020800 	.word	0x40020800
 800190c:	00000000 	.word	0x00000000

08001910 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 8001910:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001914:	b094      	sub	sp, #80	; 0x50
 8001916:	af04      	add	r7, sp, #16
 8001918:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
	//StartTask02 is related CAN communication. //
	int8_t canbuf[8]={1, 2, 3, 4, 5, 6, 7, 8};
 800191a:	4ab3      	ldr	r2, [pc, #716]	; (8001be8 <StartTask02+0x2d8>)
 800191c:	f107 0308 	add.w	r3, r7, #8
 8001920:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001924:	e883 0003 	stmia.w	r3, {r0, r1}
	uint32_t CanId = 0;
 8001928:	2300      	movs	r3, #0
 800192a:	63fb      	str	r3, [r7, #60]	; 0x3c




	int16_t Tar_cmd_FL = 0;//Front Left
 800192c:	2300      	movs	r3, #0
 800192e:	877b      	strh	r3, [r7, #58]	; 0x3a
	int16_t Tar_cmd_FR = 0;//Front Right
 8001930:	2300      	movs	r3, #0
 8001932:	873b      	strh	r3, [r7, #56]	; 0x38
	int16_t Tar_cmd_RL= 0;//Rear Left
 8001934:	2300      	movs	r3, #0
 8001936:	86fb      	strh	r3, [r7, #54]	; 0x36
	int16_t Tar_cmd_RR = 0;//Rear Right
 8001938:	2300      	movs	r3, #0
 800193a:	86bb      	strh	r3, [r7, #52]	; 0x34

	int16_t Tmp_cmd_FL = 0;
 800193c:	2300      	movs	r3, #0
 800193e:	83fb      	strh	r3, [r7, #30]
	int16_t Tmp_cmd_FR = 0;
 8001940:	2300      	movs	r3, #0
 8001942:	83bb      	strh	r3, [r7, #28]
	int16_t Tmp_cmd_RL= 0;
 8001944:	2300      	movs	r3, #0
 8001946:	837b      	strh	r3, [r7, #26]
	int16_t Tmp_cmd_RR = 0;
 8001948:	2300      	movs	r3, #0
 800194a:	833b      	strh	r3, [r7, #24]

	int16_t Real_cmd_v_x = 0;
 800194c:	2300      	movs	r3, #0
 800194e:	82fb      	strh	r3, [r7, #22]
	int16_t Real_cmd_v_y = 0;
 8001950:	2300      	movs	r3, #0
 8001952:	82bb      	strh	r3, [r7, #20]
	int16_t Real_cmd_w = 0;
 8001954:	2300      	movs	r3, #0
 8001956:	827b      	strh	r3, [r7, #18]

	uint8_t torqueSW = 0;
 8001958:	2300      	movs	r3, #0
 800195a:	747b      	strb	r3, [r7, #17]

	//////////////////////////////
	uint32_t lastTime;

	CanInit(0,0);
 800195c:	2100      	movs	r1, #0
 800195e:	2000      	movs	r0, #0
 8001960:	f7ff fbe4 	bl	800112c <CanInit>

	osDelay(3000);//must delay for nmt from motor driver
 8001964:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001968:	f007 fdc5 	bl	80094f6 <osDelay>
	PDOMapping(1, RxPDO0, vel_RxPDO0, 1);
 800196c:	4b9f      	ldr	r3, [pc, #636]	; (8001bec <StartTask02+0x2dc>)
 800196e:	2201      	movs	r2, #1
 8001970:	9203      	str	r2, [sp, #12]
 8001972:	466c      	mov	r4, sp
 8001974:	f103 0208 	add.w	r2, r3, #8
 8001978:	ca07      	ldmia	r2, {r0, r1, r2}
 800197a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800197e:	cb0c      	ldmia	r3, {r2, r3}
 8001980:	f44f 51b0 	mov.w	r1, #5632	; 0x1600
 8001984:	2001      	movs	r0, #1
 8001986:	f7ff fcc7 	bl	8001318 <PDOMapping>
	PDOMapping(2, RxPDO0, vel_RxPDO0, 1);
 800198a:	4b98      	ldr	r3, [pc, #608]	; (8001bec <StartTask02+0x2dc>)
 800198c:	2201      	movs	r2, #1
 800198e:	9203      	str	r2, [sp, #12]
 8001990:	466c      	mov	r4, sp
 8001992:	f103 0208 	add.w	r2, r3, #8
 8001996:	ca07      	ldmia	r2, {r0, r1, r2}
 8001998:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800199c:	cb0c      	ldmia	r3, {r2, r3}
 800199e:	f44f 51b0 	mov.w	r1, #5632	; 0x1600
 80019a2:	2002      	movs	r0, #2
 80019a4:	f7ff fcb8 	bl	8001318 <PDOMapping>
//	PDOMapping(2, TxPDO0, vel_TxPDO0, 1);//event time mode
//	PDOMapping(1, TxPDO1, vel_TxPDO1, 1);//inhibit mode 100ms
//	PDOMapping(2, TxPDO1, vel_TxPDO1, 1);//inhibit mode


	for(int i=0;i<2;i++){
 80019a8:	2300      	movs	r3, #0
 80019aa:	62fb      	str	r3, [r7, #44]	; 0x2c
 80019ac:	e029      	b.n	8001a02 <StartTask02+0xf2>
		SDOMsg(i+1,0x2010, 0x0, 0x01, 1);//Node_id, index,  subindex,  msg,  len//save eeprom
 80019ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019b0:	b2db      	uxtb	r3, r3
 80019b2:	3301      	adds	r3, #1
 80019b4:	b2d8      	uxtb	r0, r3
 80019b6:	2301      	movs	r3, #1
 80019b8:	9300      	str	r3, [sp, #0]
 80019ba:	2301      	movs	r3, #1
 80019bc:	2200      	movs	r2, #0
 80019be:	f242 0110 	movw	r1, #8208	; 0x2010
 80019c2:	f7ff fc3f 	bl	8001244 <SDOMsg>
		SDOMsg(i+1,0x6060, 0x0, 0x03, 1);//Node_id, index,  subindex,  msg,  len//3: Profile velocity mode;
 80019c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019c8:	b2db      	uxtb	r3, r3
 80019ca:	3301      	adds	r3, #1
 80019cc:	b2d8      	uxtb	r0, r3
 80019ce:	2301      	movs	r3, #1
 80019d0:	9300      	str	r3, [sp, #0]
 80019d2:	2303      	movs	r3, #3
 80019d4:	2200      	movs	r2, #0
 80019d6:	f246 0160 	movw	r1, #24672	; 0x6060
 80019da:	f7ff fc33 	bl	8001244 <SDOMsg>
		Tor_OnOff(TORQUEON);
 80019de:	2001      	movs	r0, #1
 80019e0:	f7ff fdac 	bl	800153c <Tor_OnOff>
		SDOMsg(i+1,0x200f, 0x0, 0x01, 2);//Node_id, index,  subindex,  msg,  len//1e: Synchronization control
 80019e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019e6:	b2db      	uxtb	r3, r3
 80019e8:	3301      	adds	r3, #1
 80019ea:	b2d8      	uxtb	r0, r3
 80019ec:	2302      	movs	r3, #2
 80019ee:	9300      	str	r3, [sp, #0]
 80019f0:	2301      	movs	r3, #1
 80019f2:	2200      	movs	r2, #0
 80019f4:	f242 010f 	movw	r1, #8207	; 0x200f
 80019f8:	f7ff fc24 	bl	8001244 <SDOMsg>
	for(int i=0;i<2;i++){
 80019fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019fe:	3301      	adds	r3, #1
 8001a00:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001a02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a04:	2b01      	cmp	r3, #1
 8001a06:	ddd2      	ble.n	80019ae <StartTask02+0x9e>
	}

	//PDOMapping(Node_id, 0x1A01, vel_TxPDO2, 2);
	Vel_PDOMsg(1, TxPDO0, 0x2, 0x1);
 8001a08:	2301      	movs	r3, #1
 8001a0a:	2202      	movs	r2, #2
 8001a0c:	f44f 51d0 	mov.w	r1, #6656	; 0x1a00
 8001a10:	2001      	movs	r0, #1
 8001a12:	f7ff fd69 	bl	80014e8 <Vel_PDOMsg>
	Vel_PDOMsg(2, TxPDO0, 0x10, 0x20);
 8001a16:	2320      	movs	r3, #32
 8001a18:	2210      	movs	r2, #16
 8001a1a:	f44f 51d0 	mov.w	r1, #6656	; 0x1a00
 8001a1e:	2002      	movs	r0, #2
 8001a20:	f7ff fd62 	bl	80014e8 <Vel_PDOMsg>
	//osDelay(3000);
	Vel_PDOMsg(1, TxPDO0, 0x0, 0x0);
 8001a24:	2300      	movs	r3, #0
 8001a26:	2200      	movs	r2, #0
 8001a28:	f44f 51d0 	mov.w	r1, #6656	; 0x1a00
 8001a2c:	2001      	movs	r0, #1
 8001a2e:	f7ff fd5b 	bl	80014e8 <Vel_PDOMsg>
	Vel_PDOMsg(2, TxPDO0, 0x0, 0x0);
 8001a32:	2300      	movs	r3, #0
 8001a34:	2200      	movs	r2, #0
 8001a36:	f44f 51d0 	mov.w	r1, #6656	; 0x1a00
 8001a3a:	2002      	movs	r0, #2
 8001a3c:	f7ff fd54 	bl	80014e8 <Vel_PDOMsg>
  /* Infinite loop */

	lastTime = osKernelGetTickCount();
 8001a40:	f007 fbe2 	bl	8009208 <osKernelGetTickCount>
 8001a44:	6338      	str	r0, [r7, #48]	; 0x30
  for(;;)
  {

	lastTime += PERIOD_CANCOMM;;
 8001a46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a48:	3364      	adds	r3, #100	; 0x64
 8001a4a:	633b      	str	r3, [r7, #48]	; 0x30
	osDelayUntil(lastTime);
 8001a4c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001a4e:	f007 fd6d 	bl	800952c <osDelayUntil>


	//SDOMsg(1,0x1011, 0x3, 0xf1, 1);

	if(FLAG_RxCplt>0)	//real time, check stdid, extid
 8001a52:	4b67      	ldr	r3, [pc, #412]	; (8001bf0 <StartTask02+0x2e0>)
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	f000 80b0 	beq.w	8001bbc <StartTask02+0x2ac>
	{
		for(int i=0;i<8;i++){canbuf[i] = g_uCAN_Rx_Data[i];}
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	62bb      	str	r3, [r7, #40]	; 0x28
 8001a60:	e00d      	b.n	8001a7e <StartTask02+0x16e>
 8001a62:	4a64      	ldr	r2, [pc, #400]	; (8001bf4 <StartTask02+0x2e4>)
 8001a64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a66:	4413      	add	r3, r2
 8001a68:	781b      	ldrb	r3, [r3, #0]
 8001a6a:	b259      	sxtb	r1, r3
 8001a6c:	f107 0208 	add.w	r2, r7, #8
 8001a70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a72:	4413      	add	r3, r2
 8001a74:	460a      	mov	r2, r1
 8001a76:	701a      	strb	r2, [r3, #0]
 8001a78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a7a:	3301      	adds	r3, #1
 8001a7c:	62bb      	str	r3, [r7, #40]	; 0x28
 8001a7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a80:	2b07      	cmp	r3, #7
 8001a82:	ddee      	ble.n	8001a62 <StartTask02+0x152>
		FLAG_RxCplt--;
 8001a84:	4b5a      	ldr	r3, [pc, #360]	; (8001bf0 <StartTask02+0x2e0>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	3b01      	subs	r3, #1
 8001a8a:	4a59      	ldr	r2, [pc, #356]	; (8001bf0 <StartTask02+0x2e0>)
 8001a8c:	6013      	str	r3, [r2, #0]
		if(g_tCan_Rx_Header.StdId>g_tCan_Rx_Header.ExtId){CanId = g_tCan_Rx_Header.StdId;}//
 8001a8e:	4b5a      	ldr	r3, [pc, #360]	; (8001bf8 <StartTask02+0x2e8>)
 8001a90:	681a      	ldr	r2, [r3, #0]
 8001a92:	4b59      	ldr	r3, [pc, #356]	; (8001bf8 <StartTask02+0x2e8>)
 8001a94:	685b      	ldr	r3, [r3, #4]
 8001a96:	429a      	cmp	r2, r3
 8001a98:	d903      	bls.n	8001aa2 <StartTask02+0x192>
 8001a9a:	4b57      	ldr	r3, [pc, #348]	; (8001bf8 <StartTask02+0x2e8>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001aa0:	e002      	b.n	8001aa8 <StartTask02+0x198>
		else {CanId = g_tCan_Rx_Header.ExtId;}
 8001aa2:	4b55      	ldr	r3, [pc, #340]	; (8001bf8 <StartTask02+0x2e8>)
 8001aa4:	685b      	ldr	r3, [r3, #4]
 8001aa6:	63fb      	str	r3, [r7, #60]	; 0x3c

		//sendCan(1, canbuf, 8, 0);//(uint32_t ID, uint8_t data[8], uint8_t len, uint8_t ext)

		switch(CanId)//parse
 8001aa8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001aaa:	f240 72d2 	movw	r2, #2002	; 0x7d2
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	d06c      	beq.n	8001b8c <StartTask02+0x27c>
 8001ab2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001ab4:	f240 72d2 	movw	r2, #2002	; 0x7d2
 8001ab8:	4293      	cmp	r3, r2
 8001aba:	d868      	bhi.n	8001b8e <StartTask02+0x27e>
 8001abc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001abe:	f240 32e9 	movw	r2, #1001	; 0x3e9
 8001ac2:	4293      	cmp	r3, r2
 8001ac4:	d00e      	beq.n	8001ae4 <StartTask02+0x1d4>
 8001ac6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001ac8:	f240 32e9 	movw	r2, #1001	; 0x3e9
 8001acc:	4293      	cmp	r3, r2
 8001ace:	d85e      	bhi.n	8001b8e <StartTask02+0x27e>
 8001ad0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001ad2:	f240 1281 	movw	r2, #385	; 0x181
 8001ad6:	4293      	cmp	r3, r2
 8001ad8:	d033      	beq.n	8001b42 <StartTask02+0x232>
 8001ada:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001adc:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 8001ae0:	d041      	beq.n	8001b66 <StartTask02+0x256>
 8001ae2:	e054      	b.n	8001b8e <StartTask02+0x27e>
		{
			case 0x3E9:
				Tar_cmd_v_x = (int16_t)canbuf[1]<<8 | (int16_t)canbuf[0];
 8001ae4:	f997 3009 	ldrsb.w	r3, [r7, #9]
 8001ae8:	021b      	lsls	r3, r3, #8
 8001aea:	b21a      	sxth	r2, r3
 8001aec:	f997 3008 	ldrsb.w	r3, [r7, #8]
 8001af0:	b21b      	sxth	r3, r3
 8001af2:	4313      	orrs	r3, r2
 8001af4:	b21a      	sxth	r2, r3
 8001af6:	4b41      	ldr	r3, [pc, #260]	; (8001bfc <StartTask02+0x2ec>)
 8001af8:	801a      	strh	r2, [r3, #0]
				Tar_cmd_v_y = (int16_t)canbuf[3]<<8 | (int16_t)canbuf[2];
 8001afa:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001afe:	021b      	lsls	r3, r3, #8
 8001b00:	b21a      	sxth	r2, r3
 8001b02:	f997 300a 	ldrsb.w	r3, [r7, #10]
 8001b06:	b21b      	sxth	r3, r3
 8001b08:	4313      	orrs	r3, r2
 8001b0a:	b21a      	sxth	r2, r3
 8001b0c:	4b3c      	ldr	r3, [pc, #240]	; (8001c00 <StartTask02+0x2f0>)
 8001b0e:	801a      	strh	r2, [r3, #0]
				Tar_cmd_w = canbuf[5]<<8 | (int16_t)canbuf[4];
 8001b10:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8001b14:	021b      	lsls	r3, r3, #8
 8001b16:	b21a      	sxth	r2, r3
 8001b18:	f997 300c 	ldrsb.w	r3, [r7, #12]
 8001b1c:	b21b      	sxth	r3, r3
 8001b1e:	4313      	orrs	r3, r2
 8001b20:	b21a      	sxth	r2, r3
 8001b22:	4b38      	ldr	r3, [pc, #224]	; (8001c04 <StartTask02+0x2f4>)
 8001b24:	801a      	strh	r2, [r3, #0]
				torqueSW = canbuf[6];
 8001b26:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001b2a:	747b      	strb	r3, [r7, #17]
				Stop_flag=1;
 8001b2c:	4b36      	ldr	r3, [pc, #216]	; (8001c08 <StartTask02+0x2f8>)
 8001b2e:	2201      	movs	r2, #1
 8001b30:	701a      	strb	r2, [r3, #0]
				printf("Tar_cmd_v_x: %d\n", Tar_cmd_v_x);
 8001b32:	4b32      	ldr	r3, [pc, #200]	; (8001bfc <StartTask02+0x2ec>)
 8001b34:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b38:	4619      	mov	r1, r3
 8001b3a:	4834      	ldr	r0, [pc, #208]	; (8001c0c <StartTask02+0x2fc>)
 8001b3c:	f00b fd66 	bl	800d60c <iprintf>
				break;
 8001b40:	e025      	b.n	8001b8e <StartTask02+0x27e>

			case 0x181:
				Tmp_cmd_FL =(int16_t)canbuf[1]<<8 | (int16_t)canbuf[0];
 8001b42:	f997 3009 	ldrsb.w	r3, [r7, #9]
 8001b46:	021b      	lsls	r3, r3, #8
 8001b48:	b21a      	sxth	r2, r3
 8001b4a:	f997 3008 	ldrsb.w	r3, [r7, #8]
 8001b4e:	b21b      	sxth	r3, r3
 8001b50:	4313      	orrs	r3, r2
 8001b52:	83fb      	strh	r3, [r7, #30]
				Tmp_cmd_FR =(int16_t)canbuf[3]<<8 | (int16_t)canbuf[2];
 8001b54:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001b58:	021b      	lsls	r3, r3, #8
 8001b5a:	b21a      	sxth	r2, r3
 8001b5c:	f997 300a 	ldrsb.w	r3, [r7, #10]
 8001b60:	b21b      	sxth	r3, r3
 8001b62:	4313      	orrs	r3, r2
 8001b64:	83bb      	strh	r3, [r7, #28]

			case 0x182:
				Tmp_cmd_RL= (int16_t)canbuf[1]<<8 | (int16_t)canbuf[0];
 8001b66:	f997 3009 	ldrsb.w	r3, [r7, #9]
 8001b6a:	021b      	lsls	r3, r3, #8
 8001b6c:	b21a      	sxth	r2, r3
 8001b6e:	f997 3008 	ldrsb.w	r3, [r7, #8]
 8001b72:	b21b      	sxth	r3, r3
 8001b74:	4313      	orrs	r3, r2
 8001b76:	837b      	strh	r3, [r7, #26]
				Tmp_cmd_RR =(int16_t)canbuf[3]<<8 | (int16_t)canbuf[2];
 8001b78:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001b7c:	021b      	lsls	r3, r3, #8
 8001b7e:	b21a      	sxth	r2, r3
 8001b80:	f997 300a 	ldrsb.w	r3, [r7, #10]
 8001b84:	b21b      	sxth	r3, r3
 8001b86:	4313      	orrs	r3, r2
 8001b88:	833b      	strh	r3, [r7, #24]
				break;
 8001b8a:	e000      	b.n	8001b8e <StartTask02+0x27e>

			case 2002:

				break;
 8001b8c:	bf00      	nop
		}

		g_tCan_Rx_Header.StdId=0;
 8001b8e:	4b1a      	ldr	r3, [pc, #104]	; (8001bf8 <StartTask02+0x2e8>)
 8001b90:	2200      	movs	r2, #0
 8001b92:	601a      	str	r2, [r3, #0]
		g_tCan_Rx_Header.ExtId=0;
 8001b94:	4b18      	ldr	r3, [pc, #96]	; (8001bf8 <StartTask02+0x2e8>)
 8001b96:	2200      	movs	r2, #0
 8001b98:	605a      	str	r2, [r3, #4]
		CanId = 0;
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	63fb      	str	r3, [r7, #60]	; 0x3c

		for(int i=0;i<8;i++){canbuf[i]=0;}
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	627b      	str	r3, [r7, #36]	; 0x24
 8001ba2:	e008      	b.n	8001bb6 <StartTask02+0x2a6>
 8001ba4:	f107 0208 	add.w	r2, r7, #8
 8001ba8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001baa:	4413      	add	r3, r2
 8001bac:	2200      	movs	r2, #0
 8001bae:	701a      	strb	r2, [r3, #0]
 8001bb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bb2:	3301      	adds	r3, #1
 8001bb4:	627b      	str	r3, [r7, #36]	; 0x24
 8001bb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bb8:	2b07      	cmp	r3, #7
 8001bba:	ddf3      	ble.n	8001ba4 <StartTask02+0x294>

	}

	canbuf[7] = 8;
 8001bbc:	2308      	movs	r3, #8
 8001bbe:	73fb      	strb	r3, [r7, #15]
	canbuf[6] = 7;
 8001bc0:	2307      	movs	r3, #7
 8001bc2:	73bb      	strb	r3, [r7, #14]
	canbuf[5] = 6;
 8001bc4:	2306      	movs	r3, #6
 8001bc6:	737b      	strb	r3, [r7, #13]
	canbuf[4] = 5;
 8001bc8:	2305      	movs	r3, #5
 8001bca:	733b      	strb	r3, [r7, #12]
	canbuf[3] = 4;
 8001bcc:	2304      	movs	r3, #4
 8001bce:	72fb      	strb	r3, [r7, #11]
	canbuf[2] = 3;
 8001bd0:	2303      	movs	r3, #3
 8001bd2:	72bb      	strb	r3, [r7, #10]
	canbuf[1] = 2;
 8001bd4:	2302      	movs	r3, #2
 8001bd6:	727b      	strb	r3, [r7, #9]
	canbuf[0] = 1;
 8001bd8:	2301      	movs	r3, #1
 8001bda:	723b      	strb	r3, [r7, #8]
	osDelay(10);
 8001bdc:	200a      	movs	r0, #10
 8001bde:	f007 fc8a 	bl	80094f6 <osDelay>

	//sendCan(2, canbuf, 8, 0);//(uint32_t ID, uint8_t data[8], uint8_t len, uint8_t ext)
	for(int i=0;i<8;i++){canbuf[i]=0;}
 8001be2:	2300      	movs	r3, #0
 8001be4:	623b      	str	r3, [r7, #32]
 8001be6:	e01c      	b.n	8001c22 <StartTask02+0x312>
 8001be8:	08010d9c 	.word	0x08010d9c
 8001bec:	20000000 	.word	0x20000000
 8001bf0:	20000738 	.word	0x20000738
 8001bf4:	2000073c 	.word	0x2000073c
 8001bf8:	20000744 	.word	0x20000744
 8001bfc:	200007b8 	.word	0x200007b8
 8001c00:	200007ba 	.word	0x200007ba
 8001c04:	200007bc 	.word	0x200007bc
 8001c08:	200007b6 	.word	0x200007b6
 8001c0c:	08010d68 	.word	0x08010d68
 8001c10:	f107 0208 	add.w	r2, r7, #8
 8001c14:	6a3b      	ldr	r3, [r7, #32]
 8001c16:	4413      	add	r3, r2
 8001c18:	2200      	movs	r2, #0
 8001c1a:	701a      	strb	r2, [r3, #0]
 8001c1c:	6a3b      	ldr	r3, [r7, #32]
 8001c1e:	3301      	adds	r3, #1
 8001c20:	623b      	str	r3, [r7, #32]
 8001c22:	6a3b      	ldr	r3, [r7, #32]
 8001c24:	2b07      	cmp	r3, #7
 8001c26:	ddf3      	ble.n	8001c10 <StartTask02+0x300>
//for test
//	Tar_cmd_v_x=-100;
//	Tar_cmd_v_y=10;
//	Tar_cmd_w = 0;
///////////
	printf("Tar_cmd_v_x: %d\n", Tar_cmd_v_x);
 8001c28:	4bb5      	ldr	r3, [pc, #724]	; (8001f00 <StartTask02+0x5f0>)
 8001c2a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c2e:	4619      	mov	r1, r3
 8001c30:	48b4      	ldr	r0, [pc, #720]	; (8001f04 <StartTask02+0x5f4>)
 8001c32:	f00b fceb 	bl	800d60c <iprintf>

	osDelay(10);
 8001c36:	200a      	movs	r0, #10
 8001c38:	f007 fc5d 	bl	80094f6 <osDelay>

	//printf("11Tar_cmd_v_x&Tar_cmd_v_y&Tar_cmd_w%d %d %d\n", Tar_cmd_v_x,Tar_cmd_v_y,Tar_cmd_w);
	if(Tar_cmd_w){
 8001c3c:	4bb2      	ldr	r3, [pc, #712]	; (8001f08 <StartTask02+0x5f8>)
 8001c3e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d02b      	beq.n	8001c9e <StartTask02+0x38e>
		Tar_cmd_v_x=0;
 8001c46:	4bae      	ldr	r3, [pc, #696]	; (8001f00 <StartTask02+0x5f0>)
 8001c48:	2200      	movs	r2, #0
 8001c4a:	801a      	strh	r2, [r3, #0]
		Tar_cmd_v_y=0;
 8001c4c:	4baf      	ldr	r3, [pc, #700]	; (8001f0c <StartTask02+0x5fc>)
 8001c4e:	2200      	movs	r2, #0
 8001c50:	801a      	strh	r2, [r3, #0]

		Tar_cmd_FL = Tar_cmd_w/CONSTANT_C_AxC_V;
 8001c52:	4bad      	ldr	r3, [pc, #692]	; (8001f08 <StartTask02+0x5f8>)
 8001c54:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c58:	4618      	mov	r0, r3
 8001c5a:	f7fe fc63 	bl	8000524 <__aeabi_i2d>
 8001c5e:	a3a4      	add	r3, pc, #656	; (adr r3, 8001ef0 <StartTask02+0x5e0>)
 8001c60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c64:	f7fe fdf2 	bl	800084c <__aeabi_ddiv>
 8001c68:	4602      	mov	r2, r0
 8001c6a:	460b      	mov	r3, r1
 8001c6c:	4610      	mov	r0, r2
 8001c6e:	4619      	mov	r1, r3
 8001c70:	f7fe ff72 	bl	8000b58 <__aeabi_d2iz>
 8001c74:	4603      	mov	r3, r0
 8001c76:	877b      	strh	r3, [r7, #58]	; 0x3a
		if(Tar_cmd_FL>50){Tar_cmd_FL=50;}
 8001c78:	f9b7 303a 	ldrsh.w	r3, [r7, #58]	; 0x3a
 8001c7c:	2b32      	cmp	r3, #50	; 0x32
 8001c7e:	dd01      	ble.n	8001c84 <StartTask02+0x374>
 8001c80:	2332      	movs	r3, #50	; 0x32
 8001c82:	877b      	strh	r3, [r7, #58]	; 0x3a
		Tar_cmd_RR = Tar_cmd_RL = Tar_cmd_FR = Tar_cmd_FL;
 8001c84:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8001c86:	873b      	strh	r3, [r7, #56]	; 0x38
 8001c88:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8001c8a:	86fb      	strh	r3, [r7, #54]	; 0x36
 8001c8c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8001c8e:	86bb      	strh	r3, [r7, #52]	; 0x34
		osDelay(10);
 8001c90:	200a      	movs	r0, #10
 8001c92:	f007 fc30 	bl	80094f6 <osDelay>
		//printf("Tar_cmd_FL: %d\n", Tar_cmd_FL);
		//SteDeg=rad2deg(ANGLE_VEL);
		ModeABCD = 2;
 8001c96:	4b9e      	ldr	r3, [pc, #632]	; (8001f10 <StartTask02+0x600>)
 8001c98:	2202      	movs	r2, #2
 8001c9a:	701a      	strb	r2, [r3, #0]
 8001c9c:	e0f0      	b.n	8001e80 <StartTask02+0x570>
	}


	else{
		Tar_cmd_FL = CONSTANT_VEL  *  (Tar_cmd_v_x*cos(ANGLE_RAD) + Tar_cmd_v_y*sin(ANGLE_RAD));
 8001c9e:	4b98      	ldr	r3, [pc, #608]	; (8001f00 <StartTask02+0x5f0>)
 8001ca0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	f7fe fc3d 	bl	8000524 <__aeabi_i2d>
 8001caa:	4604      	mov	r4, r0
 8001cac:	460d      	mov	r5, r1
 8001cae:	4b97      	ldr	r3, [pc, #604]	; (8001f0c <StartTask02+0x5fc>)
 8001cb0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	f7fe fc35 	bl	8000524 <__aeabi_i2d>
 8001cba:	4680      	mov	r8, r0
 8001cbc:	4689      	mov	r9, r1
 8001cbe:	4b90      	ldr	r3, [pc, #576]	; (8001f00 <StartTask02+0x5f0>)
 8001cc0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	f7fe fc2d 	bl	8000524 <__aeabi_i2d>
 8001cca:	4602      	mov	r2, r0
 8001ccc:	460b      	mov	r3, r1
 8001cce:	ec43 2b11 	vmov	d1, r2, r3
 8001cd2:	ec49 8b10 	vmov	d0, r8, r9
 8001cd6:	f00d fd4f 	bl	800f778 <atan2>
 8001cda:	eeb0 7a40 	vmov.f32	s14, s0
 8001cde:	eef0 7a60 	vmov.f32	s15, s1
 8001ce2:	eeb0 0a47 	vmov.f32	s0, s14
 8001ce6:	eef0 0a67 	vmov.f32	s1, s15
 8001cea:	f00d fc99 	bl	800f620 <cos>
 8001cee:	ec53 2b10 	vmov	r2, r3, d0
 8001cf2:	4620      	mov	r0, r4
 8001cf4:	4629      	mov	r1, r5
 8001cf6:	f7fe fc7f 	bl	80005f8 <__aeabi_dmul>
 8001cfa:	4602      	mov	r2, r0
 8001cfc:	460b      	mov	r3, r1
 8001cfe:	4690      	mov	r8, r2
 8001d00:	4699      	mov	r9, r3
 8001d02:	4b82      	ldr	r3, [pc, #520]	; (8001f0c <StartTask02+0x5fc>)
 8001d04:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d08:	4618      	mov	r0, r3
 8001d0a:	f7fe fc0b 	bl	8000524 <__aeabi_i2d>
 8001d0e:	4604      	mov	r4, r0
 8001d10:	460d      	mov	r5, r1
 8001d12:	4b7e      	ldr	r3, [pc, #504]	; (8001f0c <StartTask02+0x5fc>)
 8001d14:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d18:	4618      	mov	r0, r3
 8001d1a:	f7fe fc03 	bl	8000524 <__aeabi_i2d>
 8001d1e:	4682      	mov	sl, r0
 8001d20:	468b      	mov	fp, r1
 8001d22:	4b77      	ldr	r3, [pc, #476]	; (8001f00 <StartTask02+0x5f0>)
 8001d24:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d28:	4618      	mov	r0, r3
 8001d2a:	f7fe fbfb 	bl	8000524 <__aeabi_i2d>
 8001d2e:	4602      	mov	r2, r0
 8001d30:	460b      	mov	r3, r1
 8001d32:	ec43 2b11 	vmov	d1, r2, r3
 8001d36:	ec4b ab10 	vmov	d0, sl, fp
 8001d3a:	f00d fd1d 	bl	800f778 <atan2>
 8001d3e:	eeb0 7a40 	vmov.f32	s14, s0
 8001d42:	eef0 7a60 	vmov.f32	s15, s1
 8001d46:	eeb0 0a47 	vmov.f32	s0, s14
 8001d4a:	eef0 0a67 	vmov.f32	s1, s15
 8001d4e:	f00d fcbb 	bl	800f6c8 <sin>
 8001d52:	ec53 2b10 	vmov	r2, r3, d0
 8001d56:	4620      	mov	r0, r4
 8001d58:	4629      	mov	r1, r5
 8001d5a:	f7fe fc4d 	bl	80005f8 <__aeabi_dmul>
 8001d5e:	4602      	mov	r2, r0
 8001d60:	460b      	mov	r3, r1
 8001d62:	4640      	mov	r0, r8
 8001d64:	4649      	mov	r1, r9
 8001d66:	f7fe fa91 	bl	800028c <__adddf3>
 8001d6a:	4602      	mov	r2, r0
 8001d6c:	460b      	mov	r3, r1
 8001d6e:	4610      	mov	r0, r2
 8001d70:	4619      	mov	r1, r3
 8001d72:	a361      	add	r3, pc, #388	; (adr r3, 8001ef8 <StartTask02+0x5e8>)
 8001d74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d78:	f7fe fc3e 	bl	80005f8 <__aeabi_dmul>
 8001d7c:	4602      	mov	r2, r0
 8001d7e:	460b      	mov	r3, r1
 8001d80:	4610      	mov	r0, r2
 8001d82:	4619      	mov	r1, r3
 8001d84:	f7fe fee8 	bl	8000b58 <__aeabi_d2iz>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	877b      	strh	r3, [r7, #58]	; 0x3a
		printf("Tar_cmd_FL: %d\n", Tar_cmd_FL);
 8001d8c:	f9b7 303a 	ldrsh.w	r3, [r7, #58]	; 0x3a
 8001d90:	4619      	mov	r1, r3
 8001d92:	4860      	ldr	r0, [pc, #384]	; (8001f14 <StartTask02+0x604>)
 8001d94:	f00b fc3a 	bl	800d60c <iprintf>

		if(Tar_cmd_FL>50){Tar_cmd_FL=50;}
 8001d98:	f9b7 303a 	ldrsh.w	r3, [r7, #58]	; 0x3a
 8001d9c:	2b32      	cmp	r3, #50	; 0x32
 8001d9e:	dd01      	ble.n	8001da4 <StartTask02+0x494>
 8001da0:	2332      	movs	r3, #50	; 0x32
 8001da2:	877b      	strh	r3, [r7, #58]	; 0x3a
		Tar_cmd_FR = -Tar_cmd_FL;
 8001da4:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8001da6:	425b      	negs	r3, r3
 8001da8:	b29b      	uxth	r3, r3
 8001daa:	873b      	strh	r3, [r7, #56]	; 0x38
		Tar_cmd_RL = Tar_cmd_FL;
 8001dac:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8001dae:	86fb      	strh	r3, [r7, #54]	; 0x36
		Tar_cmd_RR = -Tar_cmd_FL;
 8001db0:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8001db2:	425b      	negs	r3, r3
 8001db4:	b29b      	uxth	r3, r3
 8001db6:	86bb      	strh	r3, [r7, #52]	; 0x34

		if(Tar_cmd_v_x<0){
 8001db8:	4b51      	ldr	r3, [pc, #324]	; (8001f00 <StartTask02+0x5f0>)
 8001dba:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	da0f      	bge.n	8001de2 <StartTask02+0x4d2>
			Tar_cmd_FL*=-1;
 8001dc2:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8001dc4:	425b      	negs	r3, r3
 8001dc6:	b29b      	uxth	r3, r3
 8001dc8:	877b      	strh	r3, [r7, #58]	; 0x3a
			Tar_cmd_FR*=-1;
 8001dca:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8001dcc:	425b      	negs	r3, r3
 8001dce:	b29b      	uxth	r3, r3
 8001dd0:	873b      	strh	r3, [r7, #56]	; 0x38
			Tar_cmd_RL*=-1;
 8001dd2:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8001dd4:	425b      	negs	r3, r3
 8001dd6:	b29b      	uxth	r3, r3
 8001dd8:	86fb      	strh	r3, [r7, #54]	; 0x36
			Tar_cmd_RR*=-1;
 8001dda:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8001ddc:	425b      	negs	r3, r3
 8001dde:	b29b      	uxth	r3, r3
 8001de0:	86bb      	strh	r3, [r7, #52]	; 0x34
		}

		SteDeg=rad2deg(ANGLE_RAD);
 8001de2:	4b4a      	ldr	r3, [pc, #296]	; (8001f0c <StartTask02+0x5fc>)
 8001de4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001de8:	4618      	mov	r0, r3
 8001dea:	f7fe fb9b 	bl	8000524 <__aeabi_i2d>
 8001dee:	4604      	mov	r4, r0
 8001df0:	460d      	mov	r5, r1
 8001df2:	4b43      	ldr	r3, [pc, #268]	; (8001f00 <StartTask02+0x5f0>)
 8001df4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001df8:	4618      	mov	r0, r3
 8001dfa:	f7fe fb93 	bl	8000524 <__aeabi_i2d>
 8001dfe:	4602      	mov	r2, r0
 8001e00:	460b      	mov	r3, r1
 8001e02:	ec43 2b11 	vmov	d1, r2, r3
 8001e06:	ec45 4b10 	vmov	d0, r4, r5
 8001e0a:	f00d fcb5 	bl	800f778 <atan2>
 8001e0e:	eeb0 7a40 	vmov.f32	s14, s0
 8001e12:	eef0 7a60 	vmov.f32	s15, s1
 8001e16:	eeb0 0a47 	vmov.f32	s0, s14
 8001e1a:	eef0 0a67 	vmov.f32	s1, s15
 8001e1e:	f7ff fc6b 	bl	80016f8 <rad2deg>
 8001e22:	4603      	mov	r3, r0
 8001e24:	461a      	mov	r2, r3
 8001e26:	4b3c      	ldr	r3, [pc, #240]	; (8001f18 <StartTask02+0x608>)
 8001e28:	801a      	strh	r2, [r3, #0]
		osDelay(10);
 8001e2a:	200a      	movs	r0, #10
 8001e2c:	f007 fb63 	bl	80094f6 <osDelay>
		//printf("FL FR RL RR: %d %d %d %d \n",Tar_cmd_FL, Tar_cmd_FR, Tar_cmd_RL, Tar_cmd_RR);
		ModeABCD = 1;
 8001e30:	4b37      	ldr	r3, [pc, #220]	; (8001f10 <StartTask02+0x600>)
 8001e32:	2201      	movs	r2, #1
 8001e34:	701a      	strb	r2, [r3, #0]
		printf("rad2deg(%d)\n", rad2deg(ANGLE_RAD));
 8001e36:	4b35      	ldr	r3, [pc, #212]	; (8001f0c <StartTask02+0x5fc>)
 8001e38:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	f7fe fb71 	bl	8000524 <__aeabi_i2d>
 8001e42:	4604      	mov	r4, r0
 8001e44:	460d      	mov	r5, r1
 8001e46:	4b2e      	ldr	r3, [pc, #184]	; (8001f00 <StartTask02+0x5f0>)
 8001e48:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	f7fe fb69 	bl	8000524 <__aeabi_i2d>
 8001e52:	4602      	mov	r2, r0
 8001e54:	460b      	mov	r3, r1
 8001e56:	ec43 2b11 	vmov	d1, r2, r3
 8001e5a:	ec45 4b10 	vmov	d0, r4, r5
 8001e5e:	f00d fc8b 	bl	800f778 <atan2>
 8001e62:	eeb0 7a40 	vmov.f32	s14, s0
 8001e66:	eef0 7a60 	vmov.f32	s15, s1
 8001e6a:	eeb0 0a47 	vmov.f32	s0, s14
 8001e6e:	eef0 0a67 	vmov.f32	s1, s15
 8001e72:	f7ff fc41 	bl	80016f8 <rad2deg>
 8001e76:	4603      	mov	r3, r0
 8001e78:	4619      	mov	r1, r3
 8001e7a:	4828      	ldr	r0, [pc, #160]	; (8001f1c <StartTask02+0x60c>)
 8001e7c:	f00b fbc6 	bl	800d60c <iprintf>
	}
	//printf("33Tar_cmd_v_x&Tar_cmd_v_y&Tar_cmd_w%d %d %d\n", Tar_cmd_v_x,Tar_cmd_v_y,Tar_cmd_w);
	if((Tar_cmd_v_x==0)&&(Tar_cmd_v_y==0)&&(Tar_cmd_w==0)){
 8001e80:	4b1f      	ldr	r3, [pc, #124]	; (8001f00 <StartTask02+0x5f0>)
 8001e82:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d117      	bne.n	8001eba <StartTask02+0x5aa>
 8001e8a:	4b20      	ldr	r3, [pc, #128]	; (8001f0c <StartTask02+0x5fc>)
 8001e8c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d112      	bne.n	8001eba <StartTask02+0x5aa>
 8001e94:	4b1c      	ldr	r3, [pc, #112]	; (8001f08 <StartTask02+0x5f8>)
 8001e96:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d10d      	bne.n	8001eba <StartTask02+0x5aa>
		ModeABCD = 4;
 8001e9e:	4b1c      	ldr	r3, [pc, #112]	; (8001f10 <StartTask02+0x600>)
 8001ea0:	2204      	movs	r2, #4
 8001ea2:	701a      	strb	r2, [r3, #0]
		Tar_cmd_RR = Tar_cmd_RL = Tar_cmd_FR = Tar_cmd_FL=0;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	877b      	strh	r3, [r7, #58]	; 0x3a
 8001ea8:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8001eaa:	873b      	strh	r3, [r7, #56]	; 0x38
 8001eac:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8001eae:	86fb      	strh	r3, [r7, #54]	; 0x36
 8001eb0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8001eb2:	86bb      	strh	r3, [r7, #52]	; 0x34
		osDelay(10);
 8001eb4:	200a      	movs	r0, #10
 8001eb6:	f007 fb1e 	bl	80094f6 <osDelay>
		//printf("Tar_cmd_v_x&Tar_cmd_v_y&Tar_cmd_w\n");
	}

	osDelay(20);
 8001eba:	2014      	movs	r0, #20
 8001ebc:	f007 fb1b 	bl	80094f6 <osDelay>
	if(STinitdone){
 8001ec0:	4b17      	ldr	r3, [pc, #92]	; (8001f20 <StartTask02+0x610>)
 8001ec2:	781b      	ldrb	r3, [r3, #0]
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	f43f adbe 	beq.w	8001a46 <StartTask02+0x136>
		Vel_PDOMsg(1, TxPDO0, Tar_cmd_FL, Tar_cmd_FR);
 8001eca:	f9b7 203a 	ldrsh.w	r2, [r7, #58]	; 0x3a
 8001ece:	f9b7 3038 	ldrsh.w	r3, [r7, #56]	; 0x38
 8001ed2:	f44f 51d0 	mov.w	r1, #6656	; 0x1a00
 8001ed6:	2001      	movs	r0, #1
 8001ed8:	f7ff fb06 	bl	80014e8 <Vel_PDOMsg>
		Vel_PDOMsg(2, TxPDO0, Tar_cmd_RL, Tar_cmd_RR);
 8001edc:	f9b7 2036 	ldrsh.w	r2, [r7, #54]	; 0x36
 8001ee0:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	; 0x34
 8001ee4:	f44f 51d0 	mov.w	r1, #6656	; 0x1a00
 8001ee8:	2002      	movs	r0, #2
 8001eea:	f7ff fafd 	bl	80014e8 <Vel_PDOMsg>
  {
 8001eee:	e5aa      	b.n	8001a46 <StartTask02+0x136>
 8001ef0:	8ccd1fe0 	.word	0x8ccd1fe0
 8001ef4:	40412c3c 	.word	0x40412c3c
 8001ef8:	cc196908 	.word	0xcc196908
 8001efc:	3fbc42f1 	.word	0x3fbc42f1
 8001f00:	200007b8 	.word	0x200007b8
 8001f04:	08010d68 	.word	0x08010d68
 8001f08:	200007bc 	.word	0x200007bc
 8001f0c:	200007ba 	.word	0x200007ba
 8001f10:	200007b4 	.word	0x200007b4
 8001f14:	08010d7c 	.word	0x08010d7c
 8001f18:	200007b2 	.word	0x200007b2
 8001f1c:	08010d8c 	.word	0x08010d8c
 8001f20:	200007b5 	.word	0x200007b5
 8001f24:	00000000 	.word	0x00000000

08001f28 <StartTask03>:
* @retval None
*/

/* USER CODE END Header_StartTask03 */
void StartTask03(void *argument)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b088      	sub	sp, #32
 8001f2c:	af02      	add	r7, sp, #8
 8001f2e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask03 */
	uint32_t lastTime;
	uint8_t Dir_Rot=0; //direction of rotation
 8001f30:	2300      	movs	r3, #0
 8001f32:	74fb      	strb	r3, [r7, #19]
//	char buf[48]={	 1,  2,  3,  4,  5,  6,  7,  8,  9, 10, 11, 12,		//1 front right
//					13, 14, 15, 16, 17, 18, 19, 20, 21, 22,	23, 24,		//2 front left
//					25, 26, 27, 28, 29, 30, 31, 32,	33, 34, 35, 36,		//3 rear right
//					37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48	};	//4 rear left

	osDelay(1000);
 8001f34:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001f38:	f007 fadd 	bl	80094f6 <osDelay>

	GPIO_enableirq();
 8001f3c:	f000 fe24 	bl	8002b88 <GPIO_enableirq>
	osDelay(100);
 8001f40:	2064      	movs	r0, #100	; 0x64
 8001f42:	f007 fad8 	bl	80094f6 <osDelay>

	if(HAL_GPIO_ReadPin(GPIOA, PS_SIG1_Pin)){
 8001f46:	2110      	movs	r1, #16
 8001f48:	4893      	ldr	r0, [pc, #588]	; (8002198 <StartTask03+0x270>)
 8001f4a:	f003 fbed 	bl	8005728 <HAL_GPIO_ReadPin>
 8001f4e:	4603      	mov	r3, r0
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d00b      	beq.n	8001f6c <StartTask03+0x44>
		DataSetSteering(buf, 0, SERVO_CCW, RPM_1, SERVO_INIT);
 8001f54:	2301      	movs	r3, #1
 8001f56:	9300      	str	r3, [sp, #0]
 8001f58:	230a      	movs	r3, #10
 8001f5a:	2201      	movs	r2, #1
 8001f5c:	2100      	movs	r1, #0
 8001f5e:	488f      	ldr	r0, [pc, #572]	; (800219c <StartTask03+0x274>)
 8001f60:	f000 ffb4 	bl	8002ecc <DataSetSteering>
		printf("PS_SIG1_Pin CCW init.\n");
 8001f64:	488e      	ldr	r0, [pc, #568]	; (80021a0 <StartTask03+0x278>)
 8001f66:	f00b fbd7 	bl	800d718 <puts>
 8001f6a:	e00a      	b.n	8001f82 <StartTask03+0x5a>
	}
	else {
		DataSetSteering(buf, 0, SERVO_CW, RPM_1, SERVO_INIT);
 8001f6c:	2301      	movs	r3, #1
 8001f6e:	9300      	str	r3, [sp, #0]
 8001f70:	230a      	movs	r3, #10
 8001f72:	2200      	movs	r2, #0
 8001f74:	2100      	movs	r1, #0
 8001f76:	4889      	ldr	r0, [pc, #548]	; (800219c <StartTask03+0x274>)
 8001f78:	f000 ffa8 	bl	8002ecc <DataSetSteering>
		printf("PS_SIG1_Pin CW init.\n");
 8001f7c:	4889      	ldr	r0, [pc, #548]	; (80021a4 <StartTask03+0x27c>)
 8001f7e:	f00b fbcb 	bl	800d718 <puts>
	}

	if(HAL_GPIO_ReadPin(GPIOA, PS_SIG2_Pin)){
 8001f82:	2120      	movs	r1, #32
 8001f84:	4884      	ldr	r0, [pc, #528]	; (8002198 <StartTask03+0x270>)
 8001f86:	f003 fbcf 	bl	8005728 <HAL_GPIO_ReadPin>
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d00b      	beq.n	8001fa8 <StartTask03+0x80>
		DataSetSteering(buf, 1, SERVO_CW, RPM_1, SERVO_INIT);
 8001f90:	2301      	movs	r3, #1
 8001f92:	9300      	str	r3, [sp, #0]
 8001f94:	230a      	movs	r3, #10
 8001f96:	2200      	movs	r2, #0
 8001f98:	2101      	movs	r1, #1
 8001f9a:	4880      	ldr	r0, [pc, #512]	; (800219c <StartTask03+0x274>)
 8001f9c:	f000 ff96 	bl	8002ecc <DataSetSteering>
		printf("PS_SIG2_Pin CW init.\n");
 8001fa0:	4881      	ldr	r0, [pc, #516]	; (80021a8 <StartTask03+0x280>)
 8001fa2:	f00b fbb9 	bl	800d718 <puts>
 8001fa6:	e00a      	b.n	8001fbe <StartTask03+0x96>
	}
	else {
		DataSetSteering(buf, 1, SERVO_CCW, RPM_1, SERVO_INIT);
 8001fa8:	2301      	movs	r3, #1
 8001faa:	9300      	str	r3, [sp, #0]
 8001fac:	230a      	movs	r3, #10
 8001fae:	2201      	movs	r2, #1
 8001fb0:	2101      	movs	r1, #1
 8001fb2:	487a      	ldr	r0, [pc, #488]	; (800219c <StartTask03+0x274>)
 8001fb4:	f000 ff8a 	bl	8002ecc <DataSetSteering>
		printf("PS_SIG2_Pin CCW init.\n");
 8001fb8:	487c      	ldr	r0, [pc, #496]	; (80021ac <StartTask03+0x284>)
 8001fba:	f00b fbad 	bl	800d718 <puts>
	}
	if(HAL_GPIO_ReadPin(GPIOA, PS_SIG3_Pin)){
 8001fbe:	2140      	movs	r1, #64	; 0x40
 8001fc0:	4875      	ldr	r0, [pc, #468]	; (8002198 <StartTask03+0x270>)
 8001fc2:	f003 fbb1 	bl	8005728 <HAL_GPIO_ReadPin>
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d00b      	beq.n	8001fe4 <StartTask03+0xbc>
		DataSetSteering(buf, 2, SERVO_CW, RPM_1, SERVO_INIT);
 8001fcc:	2301      	movs	r3, #1
 8001fce:	9300      	str	r3, [sp, #0]
 8001fd0:	230a      	movs	r3, #10
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	2102      	movs	r1, #2
 8001fd6:	4871      	ldr	r0, [pc, #452]	; (800219c <StartTask03+0x274>)
 8001fd8:	f000 ff78 	bl	8002ecc <DataSetSteering>
		printf("PS_SIG3_Pin CW init.\n");
 8001fdc:	4874      	ldr	r0, [pc, #464]	; (80021b0 <StartTask03+0x288>)
 8001fde:	f00b fb9b 	bl	800d718 <puts>
 8001fe2:	e00a      	b.n	8001ffa <StartTask03+0xd2>
	}
	else {
		DataSetSteering(buf, 2, SERVO_CCW, RPM_1, SERVO_INIT);
 8001fe4:	2301      	movs	r3, #1
 8001fe6:	9300      	str	r3, [sp, #0]
 8001fe8:	230a      	movs	r3, #10
 8001fea:	2201      	movs	r2, #1
 8001fec:	2102      	movs	r1, #2
 8001fee:	486b      	ldr	r0, [pc, #428]	; (800219c <StartTask03+0x274>)
 8001ff0:	f000 ff6c 	bl	8002ecc <DataSetSteering>
		printf("PS_SIG3_Pin CCW init.\n");
 8001ff4:	486f      	ldr	r0, [pc, #444]	; (80021b4 <StartTask03+0x28c>)
 8001ff6:	f00b fb8f 	bl	800d718 <puts>
	}
	if(HAL_GPIO_ReadPin(GPIOA, PS_SIG4_Pin)){
 8001ffa:	2180      	movs	r1, #128	; 0x80
 8001ffc:	4866      	ldr	r0, [pc, #408]	; (8002198 <StartTask03+0x270>)
 8001ffe:	f003 fb93 	bl	8005728 <HAL_GPIO_ReadPin>
 8002002:	4603      	mov	r3, r0
 8002004:	2b00      	cmp	r3, #0
 8002006:	d00b      	beq.n	8002020 <StartTask03+0xf8>
		DataSetSteering(buf, 3, SERVO_CCW, RPM_1, SERVO_INIT);
 8002008:	2301      	movs	r3, #1
 800200a:	9300      	str	r3, [sp, #0]
 800200c:	230a      	movs	r3, #10
 800200e:	2201      	movs	r2, #1
 8002010:	2103      	movs	r1, #3
 8002012:	4862      	ldr	r0, [pc, #392]	; (800219c <StartTask03+0x274>)
 8002014:	f000 ff5a 	bl	8002ecc <DataSetSteering>
		printf("PS_SIG4_Pin CCW init.\n");
 8002018:	4867      	ldr	r0, [pc, #412]	; (80021b8 <StartTask03+0x290>)
 800201a:	f00b fb7d 	bl	800d718 <puts>
 800201e:	e00a      	b.n	8002036 <StartTask03+0x10e>
	}
	else {
		DataSetSteering(buf, 3, SERVO_CW, RPM_1, SERVO_INIT);
 8002020:	2301      	movs	r3, #1
 8002022:	9300      	str	r3, [sp, #0]
 8002024:	230a      	movs	r3, #10
 8002026:	2200      	movs	r2, #0
 8002028:	2103      	movs	r1, #3
 800202a:	485c      	ldr	r0, [pc, #368]	; (800219c <StartTask03+0x274>)
 800202c:	f000 ff4e 	bl	8002ecc <DataSetSteering>
		printf("PS_SIG4_Pin CW init.\n");
 8002030:	4862      	ldr	r0, [pc, #392]	; (80021bc <StartTask03+0x294>)
 8002032:	f00b fb71 	bl	800d718 <puts>
	}
	osDelay(1000);
 8002036:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800203a:	f007 fa5c 	bl	80094f6 <osDelay>


	for(int i=0;i<20;i++){
 800203e:	2300      	movs	r3, #0
 8002040:	60fb      	str	r3, [r7, #12]
 8002042:	e009      	b.n	8002058 <StartTask03+0x130>
		osDelay(500);
 8002044:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002048:	f007 fa55 	bl	80094f6 <osDelay>
		ServoMotor_writeDMA(buf);//servo init. must done init within 500*20ms
 800204c:	4853      	ldr	r0, [pc, #332]	; (800219c <StartTask03+0x274>)
 800204e:	f000 ff15 	bl	8002e7c <ServoMotor_writeDMA>
	for(int i=0;i<20;i++){
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	3301      	adds	r3, #1
 8002056:	60fb      	str	r3, [r7, #12]
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	2b13      	cmp	r3, #19
 800205c:	ddf2      	ble.n	8002044 <StartTask03+0x11c>
	}
	osDelay(500);
 800205e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002062:	f007 fa48 	bl	80094f6 <osDelay>
	GPIO_disableirq();
 8002066:	f000 fd85 	bl	8002b74 <GPIO_disableirq>

	STinitdone = 1;
 800206a:	4b55      	ldr	r3, [pc, #340]	; (80021c0 <StartTask03+0x298>)
 800206c:	2201      	movs	r2, #1
 800206e:	701a      	strb	r2, [r3, #0]
	lastTime = osKernelGetTickCount();
 8002070:	f007 f8ca 	bl	8009208 <osKernelGetTickCount>
 8002074:	6178      	str	r0, [r7, #20]
  /* Infinite loop */
  for(;;)
  {
	lastTime += PERIOD_STEERING;
 8002076:	697b      	ldr	r3, [r7, #20]
 8002078:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800207c:	617b      	str	r3, [r7, #20]
	osDelayUntil(lastTime);
 800207e:	6978      	ldr	r0, [r7, #20]
 8002080:	f007 fa54 	bl	800952c <osDelayUntil>

	if(ModeABCD == 1){
 8002084:	4b4f      	ldr	r3, [pc, #316]	; (80021c4 <StartTask03+0x29c>)
 8002086:	781b      	ldrb	r3, [r3, #0]
 8002088:	2b01      	cmp	r3, #1
 800208a:	f040 8126 	bne.w	80022da <StartTask03+0x3b2>

		if(SteDeg == 180||SteDeg == -180){SteDeg = 0;}
 800208e:	4b4e      	ldr	r3, [pc, #312]	; (80021c8 <StartTask03+0x2a0>)
 8002090:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002094:	2bb4      	cmp	r3, #180	; 0xb4
 8002096:	d005      	beq.n	80020a4 <StartTask03+0x17c>
 8002098:	4b4b      	ldr	r3, [pc, #300]	; (80021c8 <StartTask03+0x2a0>)
 800209a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800209e:	f113 0fb4 	cmn.w	r3, #180	; 0xb4
 80020a2:	d102      	bne.n	80020aa <StartTask03+0x182>
 80020a4:	4b48      	ldr	r3, [pc, #288]	; (80021c8 <StartTask03+0x2a0>)
 80020a6:	2200      	movs	r2, #0
 80020a8:	801a      	strh	r2, [r3, #0]
		if(Tar_cmd_v_x==0&&Tar_cmd_v_y>0){SteDeg=90; Dir_Rot=SERVO_CCW;}
 80020aa:	4b48      	ldr	r3, [pc, #288]	; (80021cc <StartTask03+0x2a4>)
 80020ac:	f9b3 3000 	ldrsh.w	r3, [r3]
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d10a      	bne.n	80020ca <StartTask03+0x1a2>
 80020b4:	4b46      	ldr	r3, [pc, #280]	; (80021d0 <StartTask03+0x2a8>)
 80020b6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	dd05      	ble.n	80020ca <StartTask03+0x1a2>
 80020be:	4b42      	ldr	r3, [pc, #264]	; (80021c8 <StartTask03+0x2a0>)
 80020c0:	225a      	movs	r2, #90	; 0x5a
 80020c2:	801a      	strh	r2, [r3, #0]
 80020c4:	2301      	movs	r3, #1
 80020c6:	74fb      	strb	r3, [r7, #19]
 80020c8:	e00e      	b.n	80020e8 <StartTask03+0x1c0>
		else if(Tar_cmd_v_x==0&&Tar_cmd_v_y<0){SteDeg=90; Dir_Rot=SERVO_CW;}
 80020ca:	4b40      	ldr	r3, [pc, #256]	; (80021cc <StartTask03+0x2a4>)
 80020cc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d109      	bne.n	80020e8 <StartTask03+0x1c0>
 80020d4:	4b3e      	ldr	r3, [pc, #248]	; (80021d0 <StartTask03+0x2a8>)
 80020d6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80020da:	2b00      	cmp	r3, #0
 80020dc:	da04      	bge.n	80020e8 <StartTask03+0x1c0>
 80020de:	4b3a      	ldr	r3, [pc, #232]	; (80021c8 <StartTask03+0x2a0>)
 80020e0:	225a      	movs	r2, #90	; 0x5a
 80020e2:	801a      	strh	r2, [r3, #0]
 80020e4:	2300      	movs	r3, #0
 80020e6:	74fb      	strb	r3, [r7, #19]

		if		((Tar_cmd_v_x>0) && (Tar_cmd_v_y>0)){/*SteDeg*=1;*/		Dir_Rot=SERVO_CCW; osDelay(10); printf("the first quadrant: %d\n", SteDeg);}//the first quadrant
 80020e8:	4b38      	ldr	r3, [pc, #224]	; (80021cc <StartTask03+0x2a4>)
 80020ea:	f9b3 3000 	ldrsh.w	r3, [r3]
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	dd11      	ble.n	8002116 <StartTask03+0x1ee>
 80020f2:	4b37      	ldr	r3, [pc, #220]	; (80021d0 <StartTask03+0x2a8>)
 80020f4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	dd0c      	ble.n	8002116 <StartTask03+0x1ee>
 80020fc:	2301      	movs	r3, #1
 80020fe:	74fb      	strb	r3, [r7, #19]
 8002100:	200a      	movs	r0, #10
 8002102:	f007 f9f8 	bl	80094f6 <osDelay>
 8002106:	4b30      	ldr	r3, [pc, #192]	; (80021c8 <StartTask03+0x2a0>)
 8002108:	f9b3 3000 	ldrsh.w	r3, [r3]
 800210c:	4619      	mov	r1, r3
 800210e:	4831      	ldr	r0, [pc, #196]	; (80021d4 <StartTask03+0x2ac>)
 8002110:	f00b fa7c 	bl	800d60c <iprintf>
 8002114:	e083      	b.n	800221e <StartTask03+0x2f6>
		else if	((Tar_cmd_v_x<0) && (Tar_cmd_v_y>0)){SteDeg=180-SteDeg;	Dir_Rot=SERVO_CW; osDelay(10); printf("the second quadrant: %d\n", SteDeg);}//the second quadrant
 8002116:	4b2d      	ldr	r3, [pc, #180]	; (80021cc <StartTask03+0x2a4>)
 8002118:	f9b3 3000 	ldrsh.w	r3, [r3]
 800211c:	2b00      	cmp	r3, #0
 800211e:	da1b      	bge.n	8002158 <StartTask03+0x230>
 8002120:	4b2b      	ldr	r3, [pc, #172]	; (80021d0 <StartTask03+0x2a8>)
 8002122:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002126:	2b00      	cmp	r3, #0
 8002128:	dd16      	ble.n	8002158 <StartTask03+0x230>
 800212a:	4b27      	ldr	r3, [pc, #156]	; (80021c8 <StartTask03+0x2a0>)
 800212c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002130:	b29b      	uxth	r3, r3
 8002132:	f1c3 03b4 	rsb	r3, r3, #180	; 0xb4
 8002136:	b29b      	uxth	r3, r3
 8002138:	b21a      	sxth	r2, r3
 800213a:	4b23      	ldr	r3, [pc, #140]	; (80021c8 <StartTask03+0x2a0>)
 800213c:	801a      	strh	r2, [r3, #0]
 800213e:	2300      	movs	r3, #0
 8002140:	74fb      	strb	r3, [r7, #19]
 8002142:	200a      	movs	r0, #10
 8002144:	f007 f9d7 	bl	80094f6 <osDelay>
 8002148:	4b1f      	ldr	r3, [pc, #124]	; (80021c8 <StartTask03+0x2a0>)
 800214a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800214e:	4619      	mov	r1, r3
 8002150:	4821      	ldr	r0, [pc, #132]	; (80021d8 <StartTask03+0x2b0>)
 8002152:	f00b fa5b 	bl	800d60c <iprintf>
 8002156:	e062      	b.n	800221e <StartTask03+0x2f6>
		else if	((Tar_cmd_v_x<0) && (Tar_cmd_v_y<0)){SteDeg=180+SteDeg;	Dir_Rot=SERVO_CCW; osDelay(10); printf("the third quadrant: %d\n", SteDeg);}//the third quadrant
 8002158:	4b1c      	ldr	r3, [pc, #112]	; (80021cc <StartTask03+0x2a4>)
 800215a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800215e:	2b00      	cmp	r3, #0
 8002160:	da3e      	bge.n	80021e0 <StartTask03+0x2b8>
 8002162:	4b1b      	ldr	r3, [pc, #108]	; (80021d0 <StartTask03+0x2a8>)
 8002164:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002168:	2b00      	cmp	r3, #0
 800216a:	da39      	bge.n	80021e0 <StartTask03+0x2b8>
 800216c:	4b16      	ldr	r3, [pc, #88]	; (80021c8 <StartTask03+0x2a0>)
 800216e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002172:	b29b      	uxth	r3, r3
 8002174:	33b4      	adds	r3, #180	; 0xb4
 8002176:	b29b      	uxth	r3, r3
 8002178:	b21a      	sxth	r2, r3
 800217a:	4b13      	ldr	r3, [pc, #76]	; (80021c8 <StartTask03+0x2a0>)
 800217c:	801a      	strh	r2, [r3, #0]
 800217e:	2301      	movs	r3, #1
 8002180:	74fb      	strb	r3, [r7, #19]
 8002182:	200a      	movs	r0, #10
 8002184:	f007 f9b7 	bl	80094f6 <osDelay>
 8002188:	4b0f      	ldr	r3, [pc, #60]	; (80021c8 <StartTask03+0x2a0>)
 800218a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800218e:	4619      	mov	r1, r3
 8002190:	4812      	ldr	r0, [pc, #72]	; (80021dc <StartTask03+0x2b4>)
 8002192:	f00b fa3b 	bl	800d60c <iprintf>
 8002196:	e042      	b.n	800221e <StartTask03+0x2f6>
 8002198:	40020000 	.word	0x40020000
 800219c:	20000014 	.word	0x20000014
 80021a0:	08010da4 	.word	0x08010da4
 80021a4:	08010dbc 	.word	0x08010dbc
 80021a8:	08010dd4 	.word	0x08010dd4
 80021ac:	08010dec 	.word	0x08010dec
 80021b0:	08010e04 	.word	0x08010e04
 80021b4:	08010e1c 	.word	0x08010e1c
 80021b8:	08010e34 	.word	0x08010e34
 80021bc:	08010e4c 	.word	0x08010e4c
 80021c0:	200007b5 	.word	0x200007b5
 80021c4:	200007b4 	.word	0x200007b4
 80021c8:	200007b2 	.word	0x200007b2
 80021cc:	200007b8 	.word	0x200007b8
 80021d0:	200007ba 	.word	0x200007ba
 80021d4:	08010e64 	.word	0x08010e64
 80021d8:	08010e7c 	.word	0x08010e7c
 80021dc:	08010e98 	.word	0x08010e98
		else if	((Tar_cmd_v_x>0) && (Tar_cmd_v_y<0)){SteDeg*=-1;		Dir_Rot=SERVO_CW; osDelay(10); printf("the fourth quadrant: %d\n", SteDeg);}//the fourth quadrant
 80021e0:	4ba3      	ldr	r3, [pc, #652]	; (8002470 <StartTask03+0x548>)
 80021e2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	dd19      	ble.n	800221e <StartTask03+0x2f6>
 80021ea:	4ba2      	ldr	r3, [pc, #648]	; (8002474 <StartTask03+0x54c>)
 80021ec:	f9b3 3000 	ldrsh.w	r3, [r3]
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	da14      	bge.n	800221e <StartTask03+0x2f6>
 80021f4:	4ba0      	ldr	r3, [pc, #640]	; (8002478 <StartTask03+0x550>)
 80021f6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80021fa:	b29b      	uxth	r3, r3
 80021fc:	425b      	negs	r3, r3
 80021fe:	b29b      	uxth	r3, r3
 8002200:	b21a      	sxth	r2, r3
 8002202:	4b9d      	ldr	r3, [pc, #628]	; (8002478 <StartTask03+0x550>)
 8002204:	801a      	strh	r2, [r3, #0]
 8002206:	2300      	movs	r3, #0
 8002208:	74fb      	strb	r3, [r7, #19]
 800220a:	200a      	movs	r0, #10
 800220c:	f007 f973 	bl	80094f6 <osDelay>
 8002210:	4b99      	ldr	r3, [pc, #612]	; (8002478 <StartTask03+0x550>)
 8002212:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002216:	4619      	mov	r1, r3
 8002218:	4898      	ldr	r0, [pc, #608]	; (800247c <StartTask03+0x554>)
 800221a:	f00b f9f7 	bl	800d60c <iprintf>

		if((SteDeg>=0) && (SteDeg<=90)){//prevent from angle over range
 800221e:	4b96      	ldr	r3, [pc, #600]	; (8002478 <StartTask03+0x550>)
 8002220:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002224:	2b00      	cmp	r3, #0
 8002226:	db58      	blt.n	80022da <StartTask03+0x3b2>
 8002228:	4b93      	ldr	r3, [pc, #588]	; (8002478 <StartTask03+0x550>)
 800222a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800222e:	2b5a      	cmp	r3, #90	; 0x5a
 8002230:	dc53      	bgt.n	80022da <StartTask03+0x3b2>
			DataSetSteering(buf, 0, Dir_Rot, SteDeg*100, SERVO_POS);
 8002232:	4b91      	ldr	r3, [pc, #580]	; (8002478 <StartTask03+0x550>)
 8002234:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002238:	b29b      	uxth	r3, r3
 800223a:	461a      	mov	r2, r3
 800223c:	0092      	lsls	r2, r2, #2
 800223e:	4413      	add	r3, r2
 8002240:	461a      	mov	r2, r3
 8002242:	0091      	lsls	r1, r2, #2
 8002244:	461a      	mov	r2, r3
 8002246:	460b      	mov	r3, r1
 8002248:	4413      	add	r3, r2
 800224a:	009b      	lsls	r3, r3, #2
 800224c:	b29b      	uxth	r3, r3
 800224e:	7cfa      	ldrb	r2, [r7, #19]
 8002250:	2100      	movs	r1, #0
 8002252:	9100      	str	r1, [sp, #0]
 8002254:	2100      	movs	r1, #0
 8002256:	488a      	ldr	r0, [pc, #552]	; (8002480 <StartTask03+0x558>)
 8002258:	f000 fe38 	bl	8002ecc <DataSetSteering>
			DataSetSteering(buf, 1, Dir_Rot, SteDeg*100, SERVO_POS);
 800225c:	4b86      	ldr	r3, [pc, #536]	; (8002478 <StartTask03+0x550>)
 800225e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002262:	b29b      	uxth	r3, r3
 8002264:	461a      	mov	r2, r3
 8002266:	0092      	lsls	r2, r2, #2
 8002268:	4413      	add	r3, r2
 800226a:	461a      	mov	r2, r3
 800226c:	0091      	lsls	r1, r2, #2
 800226e:	461a      	mov	r2, r3
 8002270:	460b      	mov	r3, r1
 8002272:	4413      	add	r3, r2
 8002274:	009b      	lsls	r3, r3, #2
 8002276:	b29b      	uxth	r3, r3
 8002278:	7cfa      	ldrb	r2, [r7, #19]
 800227a:	2100      	movs	r1, #0
 800227c:	9100      	str	r1, [sp, #0]
 800227e:	2101      	movs	r1, #1
 8002280:	487f      	ldr	r0, [pc, #508]	; (8002480 <StartTask03+0x558>)
 8002282:	f000 fe23 	bl	8002ecc <DataSetSteering>
			DataSetSteering(buf, 2, Dir_Rot, SteDeg*100, SERVO_POS);
 8002286:	4b7c      	ldr	r3, [pc, #496]	; (8002478 <StartTask03+0x550>)
 8002288:	f9b3 3000 	ldrsh.w	r3, [r3]
 800228c:	b29b      	uxth	r3, r3
 800228e:	461a      	mov	r2, r3
 8002290:	0092      	lsls	r2, r2, #2
 8002292:	4413      	add	r3, r2
 8002294:	461a      	mov	r2, r3
 8002296:	0091      	lsls	r1, r2, #2
 8002298:	461a      	mov	r2, r3
 800229a:	460b      	mov	r3, r1
 800229c:	4413      	add	r3, r2
 800229e:	009b      	lsls	r3, r3, #2
 80022a0:	b29b      	uxth	r3, r3
 80022a2:	7cfa      	ldrb	r2, [r7, #19]
 80022a4:	2100      	movs	r1, #0
 80022a6:	9100      	str	r1, [sp, #0]
 80022a8:	2102      	movs	r1, #2
 80022aa:	4875      	ldr	r0, [pc, #468]	; (8002480 <StartTask03+0x558>)
 80022ac:	f000 fe0e 	bl	8002ecc <DataSetSteering>
			DataSetSteering(buf, 3, Dir_Rot, SteDeg*100, SERVO_POS);
 80022b0:	4b71      	ldr	r3, [pc, #452]	; (8002478 <StartTask03+0x550>)
 80022b2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80022b6:	b29b      	uxth	r3, r3
 80022b8:	461a      	mov	r2, r3
 80022ba:	0092      	lsls	r2, r2, #2
 80022bc:	4413      	add	r3, r2
 80022be:	461a      	mov	r2, r3
 80022c0:	0091      	lsls	r1, r2, #2
 80022c2:	461a      	mov	r2, r3
 80022c4:	460b      	mov	r3, r1
 80022c6:	4413      	add	r3, r2
 80022c8:	009b      	lsls	r3, r3, #2
 80022ca:	b29b      	uxth	r3, r3
 80022cc:	7cfa      	ldrb	r2, [r7, #19]
 80022ce:	2100      	movs	r1, #0
 80022d0:	9100      	str	r1, [sp, #0]
 80022d2:	2103      	movs	r1, #3
 80022d4:	486a      	ldr	r0, [pc, #424]	; (8002480 <StartTask03+0x558>)
 80022d6:	f000 fdf9 	bl	8002ecc <DataSetSteering>
		}

	}

	if(ModeABCD == 2){
 80022da:	4b6a      	ldr	r3, [pc, #424]	; (8002484 <StartTask03+0x55c>)
 80022dc:	781b      	ldrb	r3, [r3, #0]
 80022de:	2b02      	cmp	r3, #2
 80022e0:	d15b      	bne.n	800239a <StartTask03+0x472>
		SteDeg=rad2deg(ANGLE_VEL);
 80022e2:	ed9f 0b61 	vldr	d0, [pc, #388]	; 8002468 <StartTask03+0x540>
 80022e6:	f7ff fa07 	bl	80016f8 <rad2deg>
 80022ea:	4603      	mov	r3, r0
 80022ec:	461a      	mov	r2, r3
 80022ee:	4b62      	ldr	r3, [pc, #392]	; (8002478 <StartTask03+0x550>)
 80022f0:	801a      	strh	r2, [r3, #0]
		DataSetSteering(buf, 0, SERVO_CCW, SteDeg*100, SERVO_POS);
 80022f2:	4b61      	ldr	r3, [pc, #388]	; (8002478 <StartTask03+0x550>)
 80022f4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80022f8:	b29b      	uxth	r3, r3
 80022fa:	461a      	mov	r2, r3
 80022fc:	0092      	lsls	r2, r2, #2
 80022fe:	4413      	add	r3, r2
 8002300:	461a      	mov	r2, r3
 8002302:	0091      	lsls	r1, r2, #2
 8002304:	461a      	mov	r2, r3
 8002306:	460b      	mov	r3, r1
 8002308:	4413      	add	r3, r2
 800230a:	009b      	lsls	r3, r3, #2
 800230c:	b29b      	uxth	r3, r3
 800230e:	2200      	movs	r2, #0
 8002310:	9200      	str	r2, [sp, #0]
 8002312:	2201      	movs	r2, #1
 8002314:	2100      	movs	r1, #0
 8002316:	485a      	ldr	r0, [pc, #360]	; (8002480 <StartTask03+0x558>)
 8002318:	f000 fdd8 	bl	8002ecc <DataSetSteering>
		DataSetSteering(buf, 1, SERVO_CW, SteDeg*100, SERVO_POS);
 800231c:	4b56      	ldr	r3, [pc, #344]	; (8002478 <StartTask03+0x550>)
 800231e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002322:	b29b      	uxth	r3, r3
 8002324:	461a      	mov	r2, r3
 8002326:	0092      	lsls	r2, r2, #2
 8002328:	4413      	add	r3, r2
 800232a:	461a      	mov	r2, r3
 800232c:	0091      	lsls	r1, r2, #2
 800232e:	461a      	mov	r2, r3
 8002330:	460b      	mov	r3, r1
 8002332:	4413      	add	r3, r2
 8002334:	009b      	lsls	r3, r3, #2
 8002336:	b29b      	uxth	r3, r3
 8002338:	2200      	movs	r2, #0
 800233a:	9200      	str	r2, [sp, #0]
 800233c:	2200      	movs	r2, #0
 800233e:	2101      	movs	r1, #1
 8002340:	484f      	ldr	r0, [pc, #316]	; (8002480 <StartTask03+0x558>)
 8002342:	f000 fdc3 	bl	8002ecc <DataSetSteering>
		DataSetSteering(buf, 2, SERVO_CW, SteDeg*100, SERVO_POS);
 8002346:	4b4c      	ldr	r3, [pc, #304]	; (8002478 <StartTask03+0x550>)
 8002348:	f9b3 3000 	ldrsh.w	r3, [r3]
 800234c:	b29b      	uxth	r3, r3
 800234e:	461a      	mov	r2, r3
 8002350:	0092      	lsls	r2, r2, #2
 8002352:	4413      	add	r3, r2
 8002354:	461a      	mov	r2, r3
 8002356:	0091      	lsls	r1, r2, #2
 8002358:	461a      	mov	r2, r3
 800235a:	460b      	mov	r3, r1
 800235c:	4413      	add	r3, r2
 800235e:	009b      	lsls	r3, r3, #2
 8002360:	b29b      	uxth	r3, r3
 8002362:	2200      	movs	r2, #0
 8002364:	9200      	str	r2, [sp, #0]
 8002366:	2200      	movs	r2, #0
 8002368:	2102      	movs	r1, #2
 800236a:	4845      	ldr	r0, [pc, #276]	; (8002480 <StartTask03+0x558>)
 800236c:	f000 fdae 	bl	8002ecc <DataSetSteering>
		DataSetSteering(buf, 3, SERVO_CCW, SteDeg*100, SERVO_POS);
 8002370:	4b41      	ldr	r3, [pc, #260]	; (8002478 <StartTask03+0x550>)
 8002372:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002376:	b29b      	uxth	r3, r3
 8002378:	461a      	mov	r2, r3
 800237a:	0092      	lsls	r2, r2, #2
 800237c:	4413      	add	r3, r2
 800237e:	461a      	mov	r2, r3
 8002380:	0091      	lsls	r1, r2, #2
 8002382:	461a      	mov	r2, r3
 8002384:	460b      	mov	r3, r1
 8002386:	4413      	add	r3, r2
 8002388:	009b      	lsls	r3, r3, #2
 800238a:	b29b      	uxth	r3, r3
 800238c:	2200      	movs	r2, #0
 800238e:	9200      	str	r2, [sp, #0]
 8002390:	2201      	movs	r2, #1
 8002392:	2103      	movs	r1, #3
 8002394:	483a      	ldr	r0, [pc, #232]	; (8002480 <StartTask03+0x558>)
 8002396:	f000 fd99 	bl	8002ecc <DataSetSteering>
	}

	if(ModeABCD == 4){
 800239a:	4b3a      	ldr	r3, [pc, #232]	; (8002484 <StartTask03+0x55c>)
 800239c:	781b      	ldrb	r3, [r3, #0]
 800239e:	2b04      	cmp	r3, #4
 80023a0:	d15b      	bne.n	800245a <StartTask03+0x532>
		SteDeg=rad2deg(ANGLE_VEL);
 80023a2:	ed9f 0b31 	vldr	d0, [pc, #196]	; 8002468 <StartTask03+0x540>
 80023a6:	f7ff f9a7 	bl	80016f8 <rad2deg>
 80023aa:	4603      	mov	r3, r0
 80023ac:	461a      	mov	r2, r3
 80023ae:	4b32      	ldr	r3, [pc, #200]	; (8002478 <StartTask03+0x550>)
 80023b0:	801a      	strh	r2, [r3, #0]
		DataSetSteering(buf, 0, SERVO_CW, SteDeg*100, SERVO_POS);
 80023b2:	4b31      	ldr	r3, [pc, #196]	; (8002478 <StartTask03+0x550>)
 80023b4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80023b8:	b29b      	uxth	r3, r3
 80023ba:	461a      	mov	r2, r3
 80023bc:	0092      	lsls	r2, r2, #2
 80023be:	4413      	add	r3, r2
 80023c0:	461a      	mov	r2, r3
 80023c2:	0091      	lsls	r1, r2, #2
 80023c4:	461a      	mov	r2, r3
 80023c6:	460b      	mov	r3, r1
 80023c8:	4413      	add	r3, r2
 80023ca:	009b      	lsls	r3, r3, #2
 80023cc:	b29b      	uxth	r3, r3
 80023ce:	2200      	movs	r2, #0
 80023d0:	9200      	str	r2, [sp, #0]
 80023d2:	2200      	movs	r2, #0
 80023d4:	2100      	movs	r1, #0
 80023d6:	482a      	ldr	r0, [pc, #168]	; (8002480 <StartTask03+0x558>)
 80023d8:	f000 fd78 	bl	8002ecc <DataSetSteering>
		DataSetSteering(buf, 1, SERVO_CCW, SteDeg*100, SERVO_POS);
 80023dc:	4b26      	ldr	r3, [pc, #152]	; (8002478 <StartTask03+0x550>)
 80023de:	f9b3 3000 	ldrsh.w	r3, [r3]
 80023e2:	b29b      	uxth	r3, r3
 80023e4:	461a      	mov	r2, r3
 80023e6:	0092      	lsls	r2, r2, #2
 80023e8:	4413      	add	r3, r2
 80023ea:	461a      	mov	r2, r3
 80023ec:	0091      	lsls	r1, r2, #2
 80023ee:	461a      	mov	r2, r3
 80023f0:	460b      	mov	r3, r1
 80023f2:	4413      	add	r3, r2
 80023f4:	009b      	lsls	r3, r3, #2
 80023f6:	b29b      	uxth	r3, r3
 80023f8:	2200      	movs	r2, #0
 80023fa:	9200      	str	r2, [sp, #0]
 80023fc:	2201      	movs	r2, #1
 80023fe:	2101      	movs	r1, #1
 8002400:	481f      	ldr	r0, [pc, #124]	; (8002480 <StartTask03+0x558>)
 8002402:	f000 fd63 	bl	8002ecc <DataSetSteering>
		DataSetSteering(buf, 2, SERVO_CCW, SteDeg*100, SERVO_POS);
 8002406:	4b1c      	ldr	r3, [pc, #112]	; (8002478 <StartTask03+0x550>)
 8002408:	f9b3 3000 	ldrsh.w	r3, [r3]
 800240c:	b29b      	uxth	r3, r3
 800240e:	461a      	mov	r2, r3
 8002410:	0092      	lsls	r2, r2, #2
 8002412:	4413      	add	r3, r2
 8002414:	461a      	mov	r2, r3
 8002416:	0091      	lsls	r1, r2, #2
 8002418:	461a      	mov	r2, r3
 800241a:	460b      	mov	r3, r1
 800241c:	4413      	add	r3, r2
 800241e:	009b      	lsls	r3, r3, #2
 8002420:	b29b      	uxth	r3, r3
 8002422:	2200      	movs	r2, #0
 8002424:	9200      	str	r2, [sp, #0]
 8002426:	2201      	movs	r2, #1
 8002428:	2102      	movs	r1, #2
 800242a:	4815      	ldr	r0, [pc, #84]	; (8002480 <StartTask03+0x558>)
 800242c:	f000 fd4e 	bl	8002ecc <DataSetSteering>
		DataSetSteering(buf, 3, SERVO_CW, SteDeg*100, SERVO_POS);
 8002430:	4b11      	ldr	r3, [pc, #68]	; (8002478 <StartTask03+0x550>)
 8002432:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002436:	b29b      	uxth	r3, r3
 8002438:	461a      	mov	r2, r3
 800243a:	0092      	lsls	r2, r2, #2
 800243c:	4413      	add	r3, r2
 800243e:	461a      	mov	r2, r3
 8002440:	0091      	lsls	r1, r2, #2
 8002442:	461a      	mov	r2, r3
 8002444:	460b      	mov	r3, r1
 8002446:	4413      	add	r3, r2
 8002448:	009b      	lsls	r3, r3, #2
 800244a:	b29b      	uxth	r3, r3
 800244c:	2200      	movs	r2, #0
 800244e:	9200      	str	r2, [sp, #0]
 8002450:	2200      	movs	r2, #0
 8002452:	2103      	movs	r1, #3
 8002454:	480a      	ldr	r0, [pc, #40]	; (8002480 <StartTask03+0x558>)
 8002456:	f000 fd39 	bl	8002ecc <DataSetSteering>
	}
	osDelay(10);
 800245a:	200a      	movs	r0, #10
 800245c:	f007 f84b 	bl	80094f6 <osDelay>
	ServoMotor_writeDMA(buf);//use osdelay(6)*2ea
 8002460:	4807      	ldr	r0, [pc, #28]	; (8002480 <StartTask03+0x558>)
 8002462:	f000 fd0b 	bl	8002e7c <ServoMotor_writeDMA>
	lastTime += PERIOD_STEERING;
 8002466:	e606      	b.n	8002076 <StartTask03+0x14e>
 8002468:	ccefcd31 	.word	0xccefcd31
 800246c:	3fe7a426 	.word	0x3fe7a426
 8002470:	200007b8 	.word	0x200007b8
 8002474:	200007ba 	.word	0x200007ba
 8002478:	200007b2 	.word	0x200007b2
 800247c:	08010eb0 	.word	0x08010eb0
 8002480:	20000014 	.word	0x20000014
 8002484:	200007b4 	.word	0x200007b4

08002488 <StartTask04>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask04 */
void StartTask04(void *argument)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b084      	sub	sp, #16
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask04 */
	//StartTask04 is related ws2812b//
	uint32_t lastTime = osKernelGetTickCount();
 8002490:	f006 feba 	bl	8009208 <osKernelGetTickCount>
 8002494:	60f8      	str	r0, [r7, #12]


  /* Infinite loop */
  for(;;)
  {
		lastTime += PERIOD_NP_LED;
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800249c:	60fb      	str	r3, [r7, #12]
		osDelayUntil(lastTime);
 800249e:	68f8      	ldr	r0, [r7, #12]
 80024a0:	f007 f844 	bl	800952c <osDelayUntil>


		temp++;
 80024a4:	4bd0      	ldr	r3, [pc, #832]	; (80027e8 <StartTask04+0x360>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	3301      	adds	r3, #1
 80024aa:	4acf      	ldr	r2, [pc, #828]	; (80027e8 <StartTask04+0x360>)
 80024ac:	6013      	str	r3, [r2, #0]
		switch (temp) {
 80024ae:	4bce      	ldr	r3, [pc, #824]	; (80027e8 <StartTask04+0x360>)
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	3b01      	subs	r3, #1
 80024b4:	2b07      	cmp	r3, #7
 80024b6:	f200 81ea 	bhi.w	800288e <StartTask04+0x406>
 80024ba:	a201      	add	r2, pc, #4	; (adr r2, 80024c0 <StartTask04+0x38>)
 80024bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024c0:	080024e1 	.word	0x080024e1
 80024c4:	08002549 	.word	0x08002549
 80024c8:	080025b1 	.word	0x080025b1
 80024cc:	08002619 	.word	0x08002619
 80024d0:	08002681 	.word	0x08002681
 80024d4:	08002701 	.word	0x08002701
 80024d8:	08002781 	.word	0x08002781
 80024dc:	08002809 	.word	0x08002809
			case 1:
				printf("case1\n");
 80024e0:	48c2      	ldr	r0, [pc, #776]	; (80027ec <StartTask04+0x364>)
 80024e2:	f00b f919 	bl	800d718 <puts>
				ws2812SetColor(0,0,0,1);//index, r, g, b
 80024e6:	2301      	movs	r3, #1
 80024e8:	2200      	movs	r2, #0
 80024ea:	2100      	movs	r1, #0
 80024ec:	2000      	movs	r0, #0
 80024ee:	f7fe fcf1 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(1,0,1,0);//index, r, g, b
 80024f2:	2300      	movs	r3, #0
 80024f4:	2201      	movs	r2, #1
 80024f6:	2100      	movs	r1, #0
 80024f8:	2001      	movs	r0, #1
 80024fa:	f7fe fceb 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(2,1,0,0);//index, r, g, b
 80024fe:	2300      	movs	r3, #0
 8002500:	2200      	movs	r2, #0
 8002502:	2101      	movs	r1, #1
 8002504:	2002      	movs	r0, #2
 8002506:	f7fe fce5 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(3,0,0,1);//index, r, g, b
 800250a:	2301      	movs	r3, #1
 800250c:	2200      	movs	r2, #0
 800250e:	2100      	movs	r1, #0
 8002510:	2003      	movs	r0, #3
 8002512:	f7fe fcdf 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(4,0,1,0);//index, r, g, b
 8002516:	2300      	movs	r3, #0
 8002518:	2201      	movs	r2, #1
 800251a:	2100      	movs	r1, #0
 800251c:	2004      	movs	r0, #4
 800251e:	f7fe fcd9 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(5,1,0,0);//index, r, g, b
 8002522:	2300      	movs	r3, #0
 8002524:	2200      	movs	r2, #0
 8002526:	2101      	movs	r1, #1
 8002528:	2005      	movs	r0, #5
 800252a:	f7fe fcd3 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(6,0,0,1);//index, r, g, b
 800252e:	2301      	movs	r3, #1
 8002530:	2200      	movs	r2, #0
 8002532:	2100      	movs	r1, #0
 8002534:	2006      	movs	r0, #6
 8002536:	f7fe fccd 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(7,0,1,0);//index, r, g, b
 800253a:	2300      	movs	r3, #0
 800253c:	2201      	movs	r2, #1
 800253e:	2100      	movs	r1, #0
 8002540:	2007      	movs	r0, #7
 8002542:	f7fe fcc7 	bl	8000ed4 <ws2812SetColor>
				break;
 8002546:	e1a2      	b.n	800288e <StartTask04+0x406>
			case 2:
				printf("case2\n");
 8002548:	48a9      	ldr	r0, [pc, #676]	; (80027f0 <StartTask04+0x368>)
 800254a:	f00b f8e5 	bl	800d718 <puts>
				ws2812SetColor(7,0,0,1);//index, r, g, b
 800254e:	2301      	movs	r3, #1
 8002550:	2200      	movs	r2, #0
 8002552:	2100      	movs	r1, #0
 8002554:	2007      	movs	r0, #7
 8002556:	f7fe fcbd 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(0,0,1,0);//index, r, g, b
 800255a:	2300      	movs	r3, #0
 800255c:	2201      	movs	r2, #1
 800255e:	2100      	movs	r1, #0
 8002560:	2000      	movs	r0, #0
 8002562:	f7fe fcb7 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(1,1,0,0);//index, r, g, b
 8002566:	2300      	movs	r3, #0
 8002568:	2200      	movs	r2, #0
 800256a:	2101      	movs	r1, #1
 800256c:	2001      	movs	r0, #1
 800256e:	f7fe fcb1 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(2,0,0,1);//index, r, g, b
 8002572:	2301      	movs	r3, #1
 8002574:	2200      	movs	r2, #0
 8002576:	2100      	movs	r1, #0
 8002578:	2002      	movs	r0, #2
 800257a:	f7fe fcab 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(3,0,1,0);//index, r, g, b
 800257e:	2300      	movs	r3, #0
 8002580:	2201      	movs	r2, #1
 8002582:	2100      	movs	r1, #0
 8002584:	2003      	movs	r0, #3
 8002586:	f7fe fca5 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(4,1,0,0);//index, r, g, b
 800258a:	2300      	movs	r3, #0
 800258c:	2200      	movs	r2, #0
 800258e:	2101      	movs	r1, #1
 8002590:	2004      	movs	r0, #4
 8002592:	f7fe fc9f 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(5,0,0,1);//index, r, g, b
 8002596:	2301      	movs	r3, #1
 8002598:	2200      	movs	r2, #0
 800259a:	2100      	movs	r1, #0
 800259c:	2005      	movs	r0, #5
 800259e:	f7fe fc99 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(6,0,1,0);//index, r, g, b
 80025a2:	2300      	movs	r3, #0
 80025a4:	2201      	movs	r2, #1
 80025a6:	2100      	movs	r1, #0
 80025a8:	2006      	movs	r0, #6
 80025aa:	f7fe fc93 	bl	8000ed4 <ws2812SetColor>
				break;
 80025ae:	e16e      	b.n	800288e <StartTask04+0x406>
			case 3:
				printf("case3\n");
 80025b0:	4890      	ldr	r0, [pc, #576]	; (80027f4 <StartTask04+0x36c>)
 80025b2:	f00b f8b1 	bl	800d718 <puts>
				ws2812SetColor(6,0,0,1);//index, r, g, b
 80025b6:	2301      	movs	r3, #1
 80025b8:	2200      	movs	r2, #0
 80025ba:	2100      	movs	r1, #0
 80025bc:	2006      	movs	r0, #6
 80025be:	f7fe fc89 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(7,0,1,0);//index, r, g, b
 80025c2:	2300      	movs	r3, #0
 80025c4:	2201      	movs	r2, #1
 80025c6:	2100      	movs	r1, #0
 80025c8:	2007      	movs	r0, #7
 80025ca:	f7fe fc83 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(0,1,0,0);//index, r, g, b
 80025ce:	2300      	movs	r3, #0
 80025d0:	2200      	movs	r2, #0
 80025d2:	2101      	movs	r1, #1
 80025d4:	2000      	movs	r0, #0
 80025d6:	f7fe fc7d 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(1,0,0,1);//index, r, g, b
 80025da:	2301      	movs	r3, #1
 80025dc:	2200      	movs	r2, #0
 80025de:	2100      	movs	r1, #0
 80025e0:	2001      	movs	r0, #1
 80025e2:	f7fe fc77 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(2,0,1,0);//index, r, g, b
 80025e6:	2300      	movs	r3, #0
 80025e8:	2201      	movs	r2, #1
 80025ea:	2100      	movs	r1, #0
 80025ec:	2002      	movs	r0, #2
 80025ee:	f7fe fc71 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(3,1,0,0);//index, r, g, b
 80025f2:	2300      	movs	r3, #0
 80025f4:	2200      	movs	r2, #0
 80025f6:	2101      	movs	r1, #1
 80025f8:	2003      	movs	r0, #3
 80025fa:	f7fe fc6b 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(4,0,0,1);//index, r, g, b
 80025fe:	2301      	movs	r3, #1
 8002600:	2200      	movs	r2, #0
 8002602:	2100      	movs	r1, #0
 8002604:	2004      	movs	r0, #4
 8002606:	f7fe fc65 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(5,0,1,0);//index, r, g, b
 800260a:	2300      	movs	r3, #0
 800260c:	2201      	movs	r2, #1
 800260e:	2100      	movs	r1, #0
 8002610:	2005      	movs	r0, #5
 8002612:	f7fe fc5f 	bl	8000ed4 <ws2812SetColor>
				break;
 8002616:	e13a      	b.n	800288e <StartTask04+0x406>
			case 4:
				printf("case4\n");
 8002618:	4877      	ldr	r0, [pc, #476]	; (80027f8 <StartTask04+0x370>)
 800261a:	f00b f87d 	bl	800d718 <puts>
				ws2812SetColor(5,0,0,1);//index, r, g, b
 800261e:	2301      	movs	r3, #1
 8002620:	2200      	movs	r2, #0
 8002622:	2100      	movs	r1, #0
 8002624:	2005      	movs	r0, #5
 8002626:	f7fe fc55 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(6,0,1,0);//index, r, g, b
 800262a:	2300      	movs	r3, #0
 800262c:	2201      	movs	r2, #1
 800262e:	2100      	movs	r1, #0
 8002630:	2006      	movs	r0, #6
 8002632:	f7fe fc4f 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(7,1,0,0);//index, r, g, b
 8002636:	2300      	movs	r3, #0
 8002638:	2200      	movs	r2, #0
 800263a:	2101      	movs	r1, #1
 800263c:	2007      	movs	r0, #7
 800263e:	f7fe fc49 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(0,0,0,1);//index, r, g, b
 8002642:	2301      	movs	r3, #1
 8002644:	2200      	movs	r2, #0
 8002646:	2100      	movs	r1, #0
 8002648:	2000      	movs	r0, #0
 800264a:	f7fe fc43 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(1,0,1,0);//index, r, g, b
 800264e:	2300      	movs	r3, #0
 8002650:	2201      	movs	r2, #1
 8002652:	2100      	movs	r1, #0
 8002654:	2001      	movs	r0, #1
 8002656:	f7fe fc3d 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(2,1,0,0);//index, r, g, b
 800265a:	2300      	movs	r3, #0
 800265c:	2200      	movs	r2, #0
 800265e:	2101      	movs	r1, #1
 8002660:	2002      	movs	r0, #2
 8002662:	f7fe fc37 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(3,0,0,1);//index, r, g, b
 8002666:	2301      	movs	r3, #1
 8002668:	2200      	movs	r2, #0
 800266a:	2100      	movs	r1, #0
 800266c:	2003      	movs	r0, #3
 800266e:	f7fe fc31 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(4,0,1,0);//index, r, g, b
 8002672:	2300      	movs	r3, #0
 8002674:	2201      	movs	r2, #1
 8002676:	2100      	movs	r1, #0
 8002678:	2004      	movs	r0, #4
 800267a:	f7fe fc2b 	bl	8000ed4 <ws2812SetColor>
				break;
 800267e:	e106      	b.n	800288e <StartTask04+0x406>
			case 5:
				printf("case5\n");
 8002680:	485e      	ldr	r0, [pc, #376]	; (80027fc <StartTask04+0x374>)
 8002682:	f00b f849 	bl	800d718 <puts>
				ws2812SetColor(4,0,0,1);//index, r, g, b
 8002686:	2301      	movs	r3, #1
 8002688:	2200      	movs	r2, #0
 800268a:	2100      	movs	r1, #0
 800268c:	2004      	movs	r0, #4
 800268e:	f7fe fc21 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(5,0,1,0);//index, r, g, b
 8002692:	2300      	movs	r3, #0
 8002694:	2201      	movs	r2, #1
 8002696:	2100      	movs	r1, #0
 8002698:	2005      	movs	r0, #5
 800269a:	f7fe fc1b 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(6,1,0,0);//index, r, g, b
 800269e:	2300      	movs	r3, #0
 80026a0:	2200      	movs	r2, #0
 80026a2:	2101      	movs	r1, #1
 80026a4:	2006      	movs	r0, #6
 80026a6:	f7fe fc15 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(7,0,0,1);//index, r, g, b
 80026aa:	2301      	movs	r3, #1
 80026ac:	2200      	movs	r2, #0
 80026ae:	2100      	movs	r1, #0
 80026b0:	2007      	movs	r0, #7
 80026b2:	f7fe fc0f 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(0,0,1,0);//index, r, g, b
 80026b6:	2300      	movs	r3, #0
 80026b8:	2201      	movs	r2, #1
 80026ba:	2100      	movs	r1, #0
 80026bc:	2000      	movs	r0, #0
 80026be:	f7fe fc09 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(1,1,0,0);//index, r, g, b
 80026c2:	2300      	movs	r3, #0
 80026c4:	2200      	movs	r2, #0
 80026c6:	2101      	movs	r1, #1
 80026c8:	2001      	movs	r0, #1
 80026ca:	f7fe fc03 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(2,0,0,1);//index, r, g, b
 80026ce:	2301      	movs	r3, #1
 80026d0:	2200      	movs	r2, #0
 80026d2:	2100      	movs	r1, #0
 80026d4:	2002      	movs	r0, #2
 80026d6:	f7fe fbfd 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(3,0,1,0);//index, r, g, b
 80026da:	2300      	movs	r3, #0
 80026dc:	2201      	movs	r2, #1
 80026de:	2100      	movs	r1, #0
 80026e0:	2003      	movs	r0, #3
 80026e2:	f7fe fbf7 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(8,0,0,1);//index, r, g, b
 80026e6:	2301      	movs	r3, #1
 80026e8:	2200      	movs	r2, #0
 80026ea:	2100      	movs	r1, #0
 80026ec:	2008      	movs	r0, #8
 80026ee:	f7fe fbf1 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(9,0,1,0);//index, r, g, b
 80026f2:	2300      	movs	r3, #0
 80026f4:	2201      	movs	r2, #1
 80026f6:	2100      	movs	r1, #0
 80026f8:	2009      	movs	r0, #9
 80026fa:	f7fe fbeb 	bl	8000ed4 <ws2812SetColor>

				break;
 80026fe:	e0c6      	b.n	800288e <StartTask04+0x406>
			case 6:
				printf("case6\n");
 8002700:	483f      	ldr	r0, [pc, #252]	; (8002800 <StartTask04+0x378>)
 8002702:	f00b f809 	bl	800d718 <puts>
				ws2812SetColor(3,0,0,1);//index, r, g, b
 8002706:	2301      	movs	r3, #1
 8002708:	2200      	movs	r2, #0
 800270a:	2100      	movs	r1, #0
 800270c:	2003      	movs	r0, #3
 800270e:	f7fe fbe1 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(4,0,1,0);//index, r, g, b
 8002712:	2300      	movs	r3, #0
 8002714:	2201      	movs	r2, #1
 8002716:	2100      	movs	r1, #0
 8002718:	2004      	movs	r0, #4
 800271a:	f7fe fbdb 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(5,1,0,0);//index, r, g, b
 800271e:	2300      	movs	r3, #0
 8002720:	2200      	movs	r2, #0
 8002722:	2101      	movs	r1, #1
 8002724:	2005      	movs	r0, #5
 8002726:	f7fe fbd5 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(6,0,0,1);//index, r, g, b
 800272a:	2301      	movs	r3, #1
 800272c:	2200      	movs	r2, #0
 800272e:	2100      	movs	r1, #0
 8002730:	2006      	movs	r0, #6
 8002732:	f7fe fbcf 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(7,0,1,0);//index, r, g, b
 8002736:	2300      	movs	r3, #0
 8002738:	2201      	movs	r2, #1
 800273a:	2100      	movs	r1, #0
 800273c:	2007      	movs	r0, #7
 800273e:	f7fe fbc9 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(0,1,0,0);//index, r, g, b
 8002742:	2300      	movs	r3, #0
 8002744:	2200      	movs	r2, #0
 8002746:	2101      	movs	r1, #1
 8002748:	2000      	movs	r0, #0
 800274a:	f7fe fbc3 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(1,0,0,1);//index, r, g, b
 800274e:	2301      	movs	r3, #1
 8002750:	2200      	movs	r2, #0
 8002752:	2100      	movs	r1, #0
 8002754:	2001      	movs	r0, #1
 8002756:	f7fe fbbd 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(2,0,1,0);//index, r, g, b
 800275a:	2300      	movs	r3, #0
 800275c:	2201      	movs	r2, #1
 800275e:	2100      	movs	r1, #0
 8002760:	2002      	movs	r0, #2
 8002762:	f7fe fbb7 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(8,0,1,1);//index, r, g, b
 8002766:	2301      	movs	r3, #1
 8002768:	2201      	movs	r2, #1
 800276a:	2100      	movs	r1, #0
 800276c:	2008      	movs	r0, #8
 800276e:	f7fe fbb1 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(9,1,1,0);//index, r, g, b
 8002772:	2300      	movs	r3, #0
 8002774:	2201      	movs	r2, #1
 8002776:	2101      	movs	r1, #1
 8002778:	2009      	movs	r0, #9
 800277a:	f7fe fbab 	bl	8000ed4 <ws2812SetColor>
				break;
 800277e:	e086      	b.n	800288e <StartTask04+0x406>
			case 7:
				printf("case7\n");
 8002780:	4820      	ldr	r0, [pc, #128]	; (8002804 <StartTask04+0x37c>)
 8002782:	f00a ffc9 	bl	800d718 <puts>
				ws2812SetColor(2,0,0,1);//index, r, g, b
 8002786:	2301      	movs	r3, #1
 8002788:	2200      	movs	r2, #0
 800278a:	2100      	movs	r1, #0
 800278c:	2002      	movs	r0, #2
 800278e:	f7fe fba1 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(3,0,1,0);//index, r, g, b
 8002792:	2300      	movs	r3, #0
 8002794:	2201      	movs	r2, #1
 8002796:	2100      	movs	r1, #0
 8002798:	2003      	movs	r0, #3
 800279a:	f7fe fb9b 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(4,1,0,0);//index, r, g, b
 800279e:	2300      	movs	r3, #0
 80027a0:	2200      	movs	r2, #0
 80027a2:	2101      	movs	r1, #1
 80027a4:	2004      	movs	r0, #4
 80027a6:	f7fe fb95 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(5,0,0,1);//index, r, g, b
 80027aa:	2301      	movs	r3, #1
 80027ac:	2200      	movs	r2, #0
 80027ae:	2100      	movs	r1, #0
 80027b0:	2005      	movs	r0, #5
 80027b2:	f7fe fb8f 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(6,0,1,0);//index, r, g, b
 80027b6:	2300      	movs	r3, #0
 80027b8:	2201      	movs	r2, #1
 80027ba:	2100      	movs	r1, #0
 80027bc:	2006      	movs	r0, #6
 80027be:	f7fe fb89 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(7,1,0,0);//index, r, g, b
 80027c2:	2300      	movs	r3, #0
 80027c4:	2200      	movs	r2, #0
 80027c6:	2101      	movs	r1, #1
 80027c8:	2007      	movs	r0, #7
 80027ca:	f7fe fb83 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(0,0,0,1);//index, r, g, b
 80027ce:	2301      	movs	r3, #1
 80027d0:	2200      	movs	r2, #0
 80027d2:	2100      	movs	r1, #0
 80027d4:	2000      	movs	r0, #0
 80027d6:	f7fe fb7d 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(1,0,1,0);//index, r, g, b
 80027da:	2300      	movs	r3, #0
 80027dc:	2201      	movs	r2, #1
 80027de:	2100      	movs	r1, #0
 80027e0:	2001      	movs	r0, #1
 80027e2:	f7fe fb77 	bl	8000ed4 <ws2812SetColor>
				break;
 80027e6:	e052      	b.n	800288e <StartTask04+0x406>
 80027e8:	200007e0 	.word	0x200007e0
 80027ec:	08010ecc 	.word	0x08010ecc
 80027f0:	08010ed4 	.word	0x08010ed4
 80027f4:	08010edc 	.word	0x08010edc
 80027f8:	08010ee4 	.word	0x08010ee4
 80027fc:	08010eec 	.word	0x08010eec
 8002800:	08010ef4 	.word	0x08010ef4
 8002804:	08010efc 	.word	0x08010efc
			case 8:
				printf("case8\n");
 8002808:	4825      	ldr	r0, [pc, #148]	; (80028a0 <StartTask04+0x418>)
 800280a:	f00a ff85 	bl	800d718 <puts>
				ws2812SetColor(1,0,0,1);//index, r, g, b
 800280e:	2301      	movs	r3, #1
 8002810:	2200      	movs	r2, #0
 8002812:	2100      	movs	r1, #0
 8002814:	2001      	movs	r0, #1
 8002816:	f7fe fb5d 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(2,0,1,0);//index, r, g, b
 800281a:	2300      	movs	r3, #0
 800281c:	2201      	movs	r2, #1
 800281e:	2100      	movs	r1, #0
 8002820:	2002      	movs	r0, #2
 8002822:	f7fe fb57 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(3,1,0,0);//index, r, g, b
 8002826:	2300      	movs	r3, #0
 8002828:	2200      	movs	r2, #0
 800282a:	2101      	movs	r1, #1
 800282c:	2003      	movs	r0, #3
 800282e:	f7fe fb51 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(4,0,0,1);//index, r, g, b
 8002832:	2301      	movs	r3, #1
 8002834:	2200      	movs	r2, #0
 8002836:	2100      	movs	r1, #0
 8002838:	2004      	movs	r0, #4
 800283a:	f7fe fb4b 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(5,0,1,0);//index, r, g, b
 800283e:	2300      	movs	r3, #0
 8002840:	2201      	movs	r2, #1
 8002842:	2100      	movs	r1, #0
 8002844:	2005      	movs	r0, #5
 8002846:	f7fe fb45 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(6,1,0,0);//index, r, g, b
 800284a:	2300      	movs	r3, #0
 800284c:	2200      	movs	r2, #0
 800284e:	2101      	movs	r1, #1
 8002850:	2006      	movs	r0, #6
 8002852:	f7fe fb3f 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(7,0,0,1);//index, r, g, b
 8002856:	2301      	movs	r3, #1
 8002858:	2200      	movs	r2, #0
 800285a:	2100      	movs	r1, #0
 800285c:	2007      	movs	r0, #7
 800285e:	f7fe fb39 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(0,0,1,0);//index, r, g, b
 8002862:	2300      	movs	r3, #0
 8002864:	2201      	movs	r2, #1
 8002866:	2100      	movs	r1, #0
 8002868:	2000      	movs	r0, #0
 800286a:	f7fe fb33 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(8,1,1,1);//index, r, g, b
 800286e:	2301      	movs	r3, #1
 8002870:	2201      	movs	r2, #1
 8002872:	2101      	movs	r1, #1
 8002874:	2008      	movs	r0, #8
 8002876:	f7fe fb2d 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(9,1,1,1);//index, r, g, b
 800287a:	2301      	movs	r3, #1
 800287c:	2201      	movs	r2, #1
 800287e:	2101      	movs	r1, #1
 8002880:	2009      	movs	r0, #9
 8002882:	f7fe fb27 	bl	8000ed4 <ws2812SetColor>
				temp=1;
 8002886:	4b07      	ldr	r3, [pc, #28]	; (80028a4 <StartTask04+0x41c>)
 8002888:	2201      	movs	r2, #1
 800288a:	601a      	str	r2, [r3, #0]
				break;
 800288c:	bf00      	nop
		}

		ws2812AllColor(0,0,0);//r, g, b
 800288e:	2200      	movs	r2, #0
 8002890:	2100      	movs	r1, #0
 8002892:	2000      	movs	r0, #0
 8002894:	f7fe fb76 	bl	8000f84 <ws2812AllColor>
		ws2812NumOn(NUM_NPLED);
 8002898:	2018      	movs	r0, #24
 800289a:	f7fe fb07 	bl	8000eac <ws2812NumOn>
  {
 800289e:	e5fa      	b.n	8002496 <StartTask04+0xe>
 80028a0:	08010f04 	.word	0x08010f04
 80028a4:	200007e0 	.word	0x200007e0

080028a8 <StartTask05>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask05 */
void StartTask05(void *argument)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b084      	sub	sp, #16
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask05 */
	uint32_t lastTime = osKernelGetTickCount();
 80028b0:	f006 fcaa 	bl	8009208 <osKernelGetTickCount>
 80028b4:	60f8      	str	r0, [r7, #12]

	fanInit();
 80028b6:	f7fe fef5 	bl	80016a4 <fanInit>

  /* Infinite loop */
  for(;;)
  {
	lastTime += PERIOD_FAN;
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 80028c0:	60fb      	str	r3, [r7, #12]
	osDelayUntil(lastTime);
 80028c2:	68f8      	ldr	r0, [r7, #12]
 80028c4:	f006 fe32 	bl	800952c <osDelayUntil>
	fanOn(30);
 80028c8:	201e      	movs	r0, #30
 80028ca:	f7fe fef5 	bl	80016b8 <fanOn>
	lastTime += PERIOD_FAN;
 80028ce:	e7f4      	b.n	80028ba <StartTask05+0x12>

080028d0 <StartTask06>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask06 */
void StartTask06(void *argument)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b084      	sub	sp, #16
 80028d4:	af02      	add	r7, sp, #8
 80028d6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask06 */
	//uint32_t lastTime = osKernelGetTickCount();
	osDelay(10);//for printf();
 80028d8:	200a      	movs	r0, #10
 80028da:	f006 fe0c 	bl	80094f6 <osDelay>
	printf("StartTask06 PS_SIG3_Pin.%d: \n", PS_SIGx_Pin);
 80028de:	4b2e      	ldr	r3, [pc, #184]	; (8002998 <StartTask06+0xc8>)
 80028e0:	781b      	ldrb	r3, [r3, #0]
 80028e2:	4619      	mov	r1, r3
 80028e4:	482d      	ldr	r0, [pc, #180]	; (800299c <StartTask06+0xcc>)
 80028e6:	f00a fe91 	bl	800d60c <iprintf>
  /* Infinite loop */
  for(;;)
  {
		osThreadFlagsWait(1, 0, osWaitForever);
 80028ea:	f04f 32ff 	mov.w	r2, #4294967295
 80028ee:	2100      	movs	r1, #0
 80028f0:	2001      	movs	r0, #1
 80028f2:	f006 fd7f 	bl	80093f4 <osThreadFlagsWait>

	if(PS_SIGx_Pin&1){//1ch init
 80028f6:	4b28      	ldr	r3, [pc, #160]	; (8002998 <StartTask06+0xc8>)
 80028f8:	781b      	ldrb	r3, [r3, #0]
 80028fa:	f003 0301 	and.w	r3, r3, #1
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d00d      	beq.n	800291e <StartTask06+0x4e>
		PS_SIGx_Pin=0; printf(" PS_SIG1_stop.\n");
 8002902:	4b25      	ldr	r3, [pc, #148]	; (8002998 <StartTask06+0xc8>)
 8002904:	2200      	movs	r2, #0
 8002906:	701a      	strb	r2, [r3, #0]
 8002908:	4825      	ldr	r0, [pc, #148]	; (80029a0 <StartTask06+0xd0>)
 800290a:	f00a ff05 	bl	800d718 <puts>
		DataSetSteering(buf, 0, SERVO_CCW, 0, 0);
 800290e:	2300      	movs	r3, #0
 8002910:	9300      	str	r3, [sp, #0]
 8002912:	2300      	movs	r3, #0
 8002914:	2201      	movs	r2, #1
 8002916:	2100      	movs	r1, #0
 8002918:	4822      	ldr	r0, [pc, #136]	; (80029a4 <StartTask06+0xd4>)
 800291a:	f000 fad7 	bl	8002ecc <DataSetSteering>
		//ServoMotor_writeDMA(buf);//use osdelay(6)*2ea
		//for(int i=0;i<48;i++){buf[i]=0;}//clear buf
	}

	if(PS_SIGx_Pin&2){//2ch init
 800291e:	4b1e      	ldr	r3, [pc, #120]	; (8002998 <StartTask06+0xc8>)
 8002920:	781b      	ldrb	r3, [r3, #0]
 8002922:	f003 0302 	and.w	r3, r3, #2
 8002926:	2b00      	cmp	r3, #0
 8002928:	d00d      	beq.n	8002946 <StartTask06+0x76>
		PS_SIGx_Pin=0; printf(" PS_SIG2_stop.\n");
 800292a:	4b1b      	ldr	r3, [pc, #108]	; (8002998 <StartTask06+0xc8>)
 800292c:	2200      	movs	r2, #0
 800292e:	701a      	strb	r2, [r3, #0]
 8002930:	481d      	ldr	r0, [pc, #116]	; (80029a8 <StartTask06+0xd8>)
 8002932:	f00a fef1 	bl	800d718 <puts>
		DataSetSteering(buf, 1, SERVO_CCW, 0, 0);
 8002936:	2300      	movs	r3, #0
 8002938:	9300      	str	r3, [sp, #0]
 800293a:	2300      	movs	r3, #0
 800293c:	2201      	movs	r2, #1
 800293e:	2101      	movs	r1, #1
 8002940:	4818      	ldr	r0, [pc, #96]	; (80029a4 <StartTask06+0xd4>)
 8002942:	f000 fac3 	bl	8002ecc <DataSetSteering>
		//ServoMotor_writeDMA(buf);//use osdelay(6)*2ea
		//for(int i=0;i<48;i++){buf[i]=0;}//clear buf
	}
	if(PS_SIGx_Pin&4){//3ch init
 8002946:	4b14      	ldr	r3, [pc, #80]	; (8002998 <StartTask06+0xc8>)
 8002948:	781b      	ldrb	r3, [r3, #0]
 800294a:	f003 0304 	and.w	r3, r3, #4
 800294e:	2b00      	cmp	r3, #0
 8002950:	d00d      	beq.n	800296e <StartTask06+0x9e>
		PS_SIGx_Pin=0; printf(" PS_SIG3_stop.\n");
 8002952:	4b11      	ldr	r3, [pc, #68]	; (8002998 <StartTask06+0xc8>)
 8002954:	2200      	movs	r2, #0
 8002956:	701a      	strb	r2, [r3, #0]
 8002958:	4814      	ldr	r0, [pc, #80]	; (80029ac <StartTask06+0xdc>)
 800295a:	f00a fedd 	bl	800d718 <puts>
		DataSetSteering(buf, 2, SERVO_CCW, 0, 0);
 800295e:	2300      	movs	r3, #0
 8002960:	9300      	str	r3, [sp, #0]
 8002962:	2300      	movs	r3, #0
 8002964:	2201      	movs	r2, #1
 8002966:	2102      	movs	r1, #2
 8002968:	480e      	ldr	r0, [pc, #56]	; (80029a4 <StartTask06+0xd4>)
 800296a:	f000 faaf 	bl	8002ecc <DataSetSteering>
		//ServoMotor_writeDMA(buf);//use osdelay(6)*2ea
		//for(int i=0;i<48;i++){buf[i]=0;}//clear buf
	}
	if(PS_SIGx_Pin&8){//4ch init
 800296e:	4b0a      	ldr	r3, [pc, #40]	; (8002998 <StartTask06+0xc8>)
 8002970:	781b      	ldrb	r3, [r3, #0]
 8002972:	f003 0308 	and.w	r3, r3, #8
 8002976:	2b00      	cmp	r3, #0
 8002978:	d0b7      	beq.n	80028ea <StartTask06+0x1a>
		PS_SIGx_Pin=0; printf(" PS_SIG4_stop.\n");
 800297a:	4b07      	ldr	r3, [pc, #28]	; (8002998 <StartTask06+0xc8>)
 800297c:	2200      	movs	r2, #0
 800297e:	701a      	strb	r2, [r3, #0]
 8002980:	480b      	ldr	r0, [pc, #44]	; (80029b0 <StartTask06+0xe0>)
 8002982:	f00a fec9 	bl	800d718 <puts>
		DataSetSteering(buf, 3, SERVO_CCW, 0, 0);
 8002986:	2300      	movs	r3, #0
 8002988:	9300      	str	r3, [sp, #0]
 800298a:	2300      	movs	r3, #0
 800298c:	2201      	movs	r2, #1
 800298e:	2103      	movs	r1, #3
 8002990:	4804      	ldr	r0, [pc, #16]	; (80029a4 <StartTask06+0xd4>)
 8002992:	f000 fa9b 	bl	8002ecc <DataSetSteering>
		osThreadFlagsWait(1, 0, osWaitForever);
 8002996:	e7a8      	b.n	80028ea <StartTask06+0x1a>
 8002998:	200007b0 	.word	0x200007b0
 800299c:	08010f0c 	.word	0x08010f0c
 80029a0:	08010f2c 	.word	0x08010f2c
 80029a4:	20000014 	.word	0x20000014
 80029a8:	08010f3c 	.word	0x08010f3c
 80029ac:	08010f4c 	.word	0x08010f4c
 80029b0:	08010f5c 	.word	0x08010f5c

080029b4 <VelStopTimerCallback>:
  /* USER CODE END StartTask06 */
}

/* VelStopTimerCallback function */
void VelStopTimerCallback(void *argument)
{
 80029b4:	b480      	push	{r7}
 80029b6:	b083      	sub	sp, #12
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN VelStopTimerCallback */
	if(Stop_flag){Stop_flag = 0;}
 80029bc:	4b08      	ldr	r3, [pc, #32]	; (80029e0 <VelStopTimerCallback+0x2c>)
 80029be:	781b      	ldrb	r3, [r3, #0]
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d003      	beq.n	80029cc <VelStopTimerCallback+0x18>
 80029c4:	4b06      	ldr	r3, [pc, #24]	; (80029e0 <VelStopTimerCallback+0x2c>)
 80029c6:	2200      	movs	r2, #0
 80029c8:	701a      	strb	r2, [r3, #0]
	else {ModeABCD = 4;}
  /* USER CODE END VelStopTimerCallback */
}
 80029ca:	e002      	b.n	80029d2 <VelStopTimerCallback+0x1e>
	else {ModeABCD = 4;}
 80029cc:	4b05      	ldr	r3, [pc, #20]	; (80029e4 <VelStopTimerCallback+0x30>)
 80029ce:	2204      	movs	r2, #4
 80029d0:	701a      	strb	r2, [r3, #0]
}
 80029d2:	bf00      	nop
 80029d4:	370c      	adds	r7, #12
 80029d6:	46bd      	mov	sp, r7
 80029d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029dc:	4770      	bx	lr
 80029de:	bf00      	nop
 80029e0:	200007b6 	.word	0x200007b6
 80029e4:	200007b4 	.word	0x200007b4

080029e8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b08a      	sub	sp, #40	; 0x28
 80029ec:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029ee:	f107 0314 	add.w	r3, r7, #20
 80029f2:	2200      	movs	r2, #0
 80029f4:	601a      	str	r2, [r3, #0]
 80029f6:	605a      	str	r2, [r3, #4]
 80029f8:	609a      	str	r2, [r3, #8]
 80029fa:	60da      	str	r2, [r3, #12]
 80029fc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80029fe:	2300      	movs	r3, #0
 8002a00:	613b      	str	r3, [r7, #16]
 8002a02:	4b57      	ldr	r3, [pc, #348]	; (8002b60 <MX_GPIO_Init+0x178>)
 8002a04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a06:	4a56      	ldr	r2, [pc, #344]	; (8002b60 <MX_GPIO_Init+0x178>)
 8002a08:	f043 0304 	orr.w	r3, r3, #4
 8002a0c:	6313      	str	r3, [r2, #48]	; 0x30
 8002a0e:	4b54      	ldr	r3, [pc, #336]	; (8002b60 <MX_GPIO_Init+0x178>)
 8002a10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a12:	f003 0304 	and.w	r3, r3, #4
 8002a16:	613b      	str	r3, [r7, #16]
 8002a18:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	60fb      	str	r3, [r7, #12]
 8002a1e:	4b50      	ldr	r3, [pc, #320]	; (8002b60 <MX_GPIO_Init+0x178>)
 8002a20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a22:	4a4f      	ldr	r2, [pc, #316]	; (8002b60 <MX_GPIO_Init+0x178>)
 8002a24:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002a28:	6313      	str	r3, [r2, #48]	; 0x30
 8002a2a:	4b4d      	ldr	r3, [pc, #308]	; (8002b60 <MX_GPIO_Init+0x178>)
 8002a2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a32:	60fb      	str	r3, [r7, #12]
 8002a34:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a36:	2300      	movs	r3, #0
 8002a38:	60bb      	str	r3, [r7, #8]
 8002a3a:	4b49      	ldr	r3, [pc, #292]	; (8002b60 <MX_GPIO_Init+0x178>)
 8002a3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a3e:	4a48      	ldr	r2, [pc, #288]	; (8002b60 <MX_GPIO_Init+0x178>)
 8002a40:	f043 0301 	orr.w	r3, r3, #1
 8002a44:	6313      	str	r3, [r2, #48]	; 0x30
 8002a46:	4b46      	ldr	r3, [pc, #280]	; (8002b60 <MX_GPIO_Init+0x178>)
 8002a48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a4a:	f003 0301 	and.w	r3, r3, #1
 8002a4e:	60bb      	str	r3, [r7, #8]
 8002a50:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a52:	2300      	movs	r3, #0
 8002a54:	607b      	str	r3, [r7, #4]
 8002a56:	4b42      	ldr	r3, [pc, #264]	; (8002b60 <MX_GPIO_Init+0x178>)
 8002a58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a5a:	4a41      	ldr	r2, [pc, #260]	; (8002b60 <MX_GPIO_Init+0x178>)
 8002a5c:	f043 0302 	orr.w	r3, r3, #2
 8002a60:	6313      	str	r3, [r2, #48]	; 0x30
 8002a62:	4b3f      	ldr	r3, [pc, #252]	; (8002b60 <MX_GPIO_Init+0x178>)
 8002a64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a66:	f003 0302 	and.w	r3, r3, #2
 8002a6a:	607b      	str	r3, [r7, #4]
 8002a6c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002a6e:	2300      	movs	r3, #0
 8002a70:	603b      	str	r3, [r7, #0]
 8002a72:	4b3b      	ldr	r3, [pc, #236]	; (8002b60 <MX_GPIO_Init+0x178>)
 8002a74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a76:	4a3a      	ldr	r2, [pc, #232]	; (8002b60 <MX_GPIO_Init+0x178>)
 8002a78:	f043 0308 	orr.w	r3, r3, #8
 8002a7c:	6313      	str	r3, [r2, #48]	; 0x30
 8002a7e:	4b38      	ldr	r3, [pc, #224]	; (8002b60 <MX_GPIO_Init+0x178>)
 8002a80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a82:	f003 0308 	and.w	r3, r3, #8
 8002a86:	603b      	str	r3, [r7, #0]
 8002a88:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, testled_Pin|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_1
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	f64f 413e 	movw	r1, #64574	; 0xfc3e
 8002a90:	4834      	ldr	r0, [pc, #208]	; (8002b64 <MX_GPIO_Init+0x17c>)
 8002a92:	f002 fe61 	bl	8005758 <HAL_GPIO_WritePin>
                          |GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RS485_DE_Pin|GPIO_PIN_4, GPIO_PIN_RESET);
 8002a96:	2200      	movs	r2, #0
 8002a98:	f244 0110 	movw	r1, #16400	; 0x4010
 8002a9c:	4832      	ldr	r0, [pc, #200]	; (8002b68 <MX_GPIO_Init+0x180>)
 8002a9e:	f002 fe5b 	bl	8005758 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	2104      	movs	r1, #4
 8002aa6:	4831      	ldr	r0, [pc, #196]	; (8002b6c <MX_GPIO_Init+0x184>)
 8002aa8:	f002 fe56 	bl	8005758 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PC14 PC15 PC1
                           PC2 PC3 PC4 PC5
                           PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = testled_Pin|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_1
 8002aac:	f64f 433e 	movw	r3, #64574	; 0xfc3e
 8002ab0:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002aba:	2300      	movs	r3, #0
 8002abc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002abe:	f107 0314 	add.w	r3, r7, #20
 8002ac2:	4619      	mov	r1, r3
 8002ac4:	4827      	ldr	r0, [pc, #156]	; (8002b64 <MX_GPIO_Init+0x17c>)
 8002ac6:	f002 fc93 	bl	80053f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002aca:	2301      	movs	r3, #1
 8002acc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002ace:	2303      	movs	r3, #3
 8002ad0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ad6:	f107 0314 	add.w	r3, r7, #20
 8002ada:	4619      	mov	r1, r3
 8002adc:	4821      	ldr	r0, [pc, #132]	; (8002b64 <MX_GPIO_Init+0x17c>)
 8002ade:	f002 fc87 	bl	80053f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = PS_SIG1_Pin|PS_SIG2_Pin|PS_SIG3_Pin|PS_SIG4_Pin;
 8002ae2:	23f0      	movs	r3, #240	; 0xf0
 8002ae4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8002ae6:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8002aea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aec:	2300      	movs	r3, #0
 8002aee:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002af0:	f107 0314 	add.w	r3, r7, #20
 8002af4:	4619      	mov	r1, r3
 8002af6:	481e      	ldr	r0, [pc, #120]	; (8002b70 <MX_GPIO_Init+0x188>)
 8002af8:	f002 fc7a 	bl	80053f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PB4 */
  GPIO_InitStruct.Pin = RS485_DE_Pin|GPIO_PIN_4;
 8002afc:	f244 0310 	movw	r3, #16400	; 0x4010
 8002b00:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b02:	2301      	movs	r3, #1
 8002b04:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b06:	2300      	movs	r3, #0
 8002b08:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b0e:	f107 0314 	add.w	r3, r7, #20
 8002b12:	4619      	mov	r1, r3
 8002b14:	4814      	ldr	r0, [pc, #80]	; (8002b68 <MX_GPIO_Init+0x180>)
 8002b16:	f002 fc6b 	bl	80053f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002b1a:	2304      	movs	r3, #4
 8002b1c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b1e:	2301      	movs	r3, #1
 8002b20:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b22:	2300      	movs	r3, #0
 8002b24:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b26:	2300      	movs	r3, #0
 8002b28:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002b2a:	f107 0314 	add.w	r3, r7, #20
 8002b2e:	4619      	mov	r1, r3
 8002b30:	480e      	ldr	r0, [pc, #56]	; (8002b6c <MX_GPIO_Init+0x184>)
 8002b32:	f002 fc5d 	bl	80053f0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 8002b36:	2200      	movs	r2, #0
 8002b38:	2105      	movs	r1, #5
 8002b3a:	200a      	movs	r0, #10
 8002b3c:	f002 f81e 	bl	8004b7c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8002b40:	200a      	movs	r0, #10
 8002b42:	f002 f837 	bl	8004bb4 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8002b46:	2200      	movs	r2, #0
 8002b48:	2105      	movs	r1, #5
 8002b4a:	2017      	movs	r0, #23
 8002b4c:	f002 f816 	bl	8004b7c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002b50:	2017      	movs	r0, #23
 8002b52:	f002 f82f 	bl	8004bb4 <HAL_NVIC_EnableIRQ>

}
 8002b56:	bf00      	nop
 8002b58:	3728      	adds	r7, #40	; 0x28
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	bd80      	pop	{r7, pc}
 8002b5e:	bf00      	nop
 8002b60:	40023800 	.word	0x40023800
 8002b64:	40020800 	.word	0x40020800
 8002b68:	40020400 	.word	0x40020400
 8002b6c:	40020c00 	.word	0x40020c00
 8002b70:	40020000 	.word	0x40020000

08002b74 <GPIO_disableirq>:

/* USER CODE BEGIN 2 */
void GPIO_disableirq(void)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	af00      	add	r7, sp, #0
	HAL_NVIC_DisableIRQ(EXTI4_IRQn);
 8002b78:	200a      	movs	r0, #10
 8002b7a:	f002 f829 	bl	8004bd0 <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 8002b7e:	2017      	movs	r0, #23
 8002b80:	f002 f826 	bl	8004bd0 <HAL_NVIC_DisableIRQ>
}
 8002b84:	bf00      	nop
 8002b86:	bd80      	pop	{r7, pc}

08002b88 <GPIO_enableirq>:

void GPIO_enableirq(void)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	af00      	add	r7, sp, #0
	  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	2105      	movs	r1, #5
 8002b90:	200a      	movs	r0, #10
 8002b92:	f001 fff3 	bl	8004b7c <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8002b96:	200a      	movs	r0, #10
 8002b98:	f002 f80c 	bl	8004bb4 <HAL_NVIC_EnableIRQ>

	  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	2105      	movs	r1, #5
 8002ba0:	2017      	movs	r0, #23
 8002ba2:	f001 ffeb 	bl	8004b7c <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002ba6:	2017      	movs	r0, #23
 8002ba8:	f002 f804 	bl	8004bb4 <HAL_NVIC_EnableIRQ>
}
 8002bac:	bf00      	nop
 8002bae:	bd80      	pop	{r7, pc}

08002bb0 <MX_I2C1_SMBUS_Init>:
SMBUS_HandleTypeDef hsmbus1;

/* I2C1 init function */

void MX_I2C1_SMBUS_Init(void)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hsmbus1.Instance = I2C1;
 8002bb4:	4b18      	ldr	r3, [pc, #96]	; (8002c18 <MX_I2C1_SMBUS_Init+0x68>)
 8002bb6:	4a19      	ldr	r2, [pc, #100]	; (8002c1c <MX_I2C1_SMBUS_Init+0x6c>)
 8002bb8:	601a      	str	r2, [r3, #0]
  hsmbus1.Init.ClockSpeed = 100000;
 8002bba:	4b17      	ldr	r3, [pc, #92]	; (8002c18 <MX_I2C1_SMBUS_Init+0x68>)
 8002bbc:	4a18      	ldr	r2, [pc, #96]	; (8002c20 <MX_I2C1_SMBUS_Init+0x70>)
 8002bbe:	605a      	str	r2, [r3, #4]
  hsmbus1.Init.OwnAddress1 = 0;
 8002bc0:	4b15      	ldr	r3, [pc, #84]	; (8002c18 <MX_I2C1_SMBUS_Init+0x68>)
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	60da      	str	r2, [r3, #12]
  hsmbus1.Init.AddressingMode = SMBUS_ADDRESSINGMODE_7BIT;
 8002bc6:	4b14      	ldr	r3, [pc, #80]	; (8002c18 <MX_I2C1_SMBUS_Init+0x68>)
 8002bc8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002bcc:	611a      	str	r2, [r3, #16]
  hsmbus1.Init.DualAddressMode = SMBUS_DUALADDRESS_DISABLE;
 8002bce:	4b12      	ldr	r3, [pc, #72]	; (8002c18 <MX_I2C1_SMBUS_Init+0x68>)
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	615a      	str	r2, [r3, #20]
  hsmbus1.Init.OwnAddress2 = 0;
 8002bd4:	4b10      	ldr	r3, [pc, #64]	; (8002c18 <MX_I2C1_SMBUS_Init+0x68>)
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	619a      	str	r2, [r3, #24]
  hsmbus1.Init.GeneralCallMode = SMBUS_GENERALCALL_DISABLE;
 8002bda:	4b0f      	ldr	r3, [pc, #60]	; (8002c18 <MX_I2C1_SMBUS_Init+0x68>)
 8002bdc:	2200      	movs	r2, #0
 8002bde:	61da      	str	r2, [r3, #28]
  hsmbus1.Init.NoStretchMode = SMBUS_NOSTRETCH_DISABLE;
 8002be0:	4b0d      	ldr	r3, [pc, #52]	; (8002c18 <MX_I2C1_SMBUS_Init+0x68>)
 8002be2:	2200      	movs	r2, #0
 8002be4:	621a      	str	r2, [r3, #32]
  hsmbus1.Init.PacketErrorCheckMode = SMBUS_PEC_DISABLE;
 8002be6:	4b0c      	ldr	r3, [pc, #48]	; (8002c18 <MX_I2C1_SMBUS_Init+0x68>)
 8002be8:	2200      	movs	r2, #0
 8002bea:	625a      	str	r2, [r3, #36]	; 0x24
  hsmbus1.Init.PeripheralMode = SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE;
 8002bec:	4b0a      	ldr	r3, [pc, #40]	; (8002c18 <MX_I2C1_SMBUS_Init+0x68>)
 8002bee:	2202      	movs	r2, #2
 8002bf0:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_SMBUS_Init(&hsmbus1) != HAL_OK)
 8002bf2:	4809      	ldr	r0, [pc, #36]	; (8002c18 <MX_I2C1_SMBUS_Init+0x68>)
 8002bf4:	f003 fa86 	bl	8006104 <HAL_SMBUS_Init>
 8002bf8:	4603      	mov	r3, r0
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d001      	beq.n	8002c02 <MX_I2C1_SMBUS_Init+0x52>
  {
    Error_Handler();
 8002bfe:	f000 f90d 	bl	8002e1c <Error_Handler>
  }

  /** configuration Alert Mode
  */
  if (HAL_SMBUS_EnableAlert_IT(&hsmbus1) != HAL_OK)
 8002c02:	4805      	ldr	r0, [pc, #20]	; (8002c18 <MX_I2C1_SMBUS_Init+0x68>)
 8002c04:	f003 fb34 	bl	8006270 <HAL_SMBUS_EnableAlert_IT>
 8002c08:	4603      	mov	r3, r0
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d001      	beq.n	8002c12 <MX_I2C1_SMBUS_Init+0x62>
  {
    Error_Handler();
 8002c0e:	f000 f905 	bl	8002e1c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002c12:	bf00      	nop
 8002c14:	bd80      	pop	{r7, pc}
 8002c16:	bf00      	nop
 8002c18:	200007e4 	.word	0x200007e4
 8002c1c:	40005400 	.word	0x40005400
 8002c20:	000186a0 	.word	0x000186a0

08002c24 <HAL_SMBUS_MspInit>:

void HAL_SMBUS_MspInit(SMBUS_HandleTypeDef* smbusHandle)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b08a      	sub	sp, #40	; 0x28
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c2c:	f107 0314 	add.w	r3, r7, #20
 8002c30:	2200      	movs	r2, #0
 8002c32:	601a      	str	r2, [r3, #0]
 8002c34:	605a      	str	r2, [r3, #4]
 8002c36:	609a      	str	r2, [r3, #8]
 8002c38:	60da      	str	r2, [r3, #12]
 8002c3a:	611a      	str	r2, [r3, #16]
  if(smbusHandle->Instance==I2C1)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	4a19      	ldr	r2, [pc, #100]	; (8002ca8 <HAL_SMBUS_MspInit+0x84>)
 8002c42:	4293      	cmp	r3, r2
 8002c44:	d12b      	bne.n	8002c9e <HAL_SMBUS_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c46:	2300      	movs	r3, #0
 8002c48:	613b      	str	r3, [r7, #16]
 8002c4a:	4b18      	ldr	r3, [pc, #96]	; (8002cac <HAL_SMBUS_MspInit+0x88>)
 8002c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c4e:	4a17      	ldr	r2, [pc, #92]	; (8002cac <HAL_SMBUS_MspInit+0x88>)
 8002c50:	f043 0302 	orr.w	r3, r3, #2
 8002c54:	6313      	str	r3, [r2, #48]	; 0x30
 8002c56:	4b15      	ldr	r3, [pc, #84]	; (8002cac <HAL_SMBUS_MspInit+0x88>)
 8002c58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c5a:	f003 0302 	and.w	r3, r3, #2
 8002c5e:	613b      	str	r3, [r7, #16]
 8002c60:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB5     ------> I2C1_SMBA
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002c62:	23e0      	movs	r3, #224	; 0xe0
 8002c64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002c66:	2312      	movs	r3, #18
 8002c68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c6e:	2303      	movs	r3, #3
 8002c70:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002c72:	2304      	movs	r3, #4
 8002c74:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c76:	f107 0314 	add.w	r3, r7, #20
 8002c7a:	4619      	mov	r1, r3
 8002c7c:	480c      	ldr	r0, [pc, #48]	; (8002cb0 <HAL_SMBUS_MspInit+0x8c>)
 8002c7e:	f002 fbb7 	bl	80053f0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002c82:	2300      	movs	r3, #0
 8002c84:	60fb      	str	r3, [r7, #12]
 8002c86:	4b09      	ldr	r3, [pc, #36]	; (8002cac <HAL_SMBUS_MspInit+0x88>)
 8002c88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c8a:	4a08      	ldr	r2, [pc, #32]	; (8002cac <HAL_SMBUS_MspInit+0x88>)
 8002c8c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002c90:	6413      	str	r3, [r2, #64]	; 0x40
 8002c92:	4b06      	ldr	r3, [pc, #24]	; (8002cac <HAL_SMBUS_MspInit+0x88>)
 8002c94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c96:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002c9a:	60fb      	str	r3, [r7, #12]
 8002c9c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8002c9e:	bf00      	nop
 8002ca0:	3728      	adds	r7, #40	; 0x28
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	bd80      	pop	{r7, pc}
 8002ca6:	bf00      	nop
 8002ca8:	40005400 	.word	0x40005400
 8002cac:	40023800 	.word	0x40023800
 8002cb0:	40020400 	.word	0x40020400

08002cb4 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)//485 task for nuri motor must change uart port
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b084      	sub	sp, #16
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	60f8      	str	r0, [r7, #12]
 8002cbc:	60b9      	str	r1, [r7, #8]
 8002cbe:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *)ptr, (uint16_t)len, 100);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	b29a      	uxth	r2, r3
 8002cc4:	2364      	movs	r3, #100	; 0x64
 8002cc6:	68b9      	ldr	r1, [r7, #8]
 8002cc8:	4803      	ldr	r0, [pc, #12]	; (8002cd8 <_write+0x24>)
 8002cca:	f005 f88e 	bl	8007dea <HAL_UART_Transmit>
	return (len);
 8002cce:	687b      	ldr	r3, [r7, #4]
}
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	3710      	adds	r7, #16
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	bd80      	pop	{r7, pc}
 8002cd8:	200009cc 	.word	0x200009cc

08002cdc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002ce0:	f000 ff72 	bl	8003bc8 <HAL_Init>

  /* USER CODE BEGIN Init */
  HAL_Delay(2000);
 8002ce4:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002ce8:	f000 ffb0 	bl	8003c4c <HAL_Delay>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002cec:	f000 f81a 	bl	8002d24 <SystemClock_Config>
  MX_TIM3_Init();
#endif
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002cf0:	f7ff fe7a 	bl	80029e8 <MX_GPIO_Init>
  MX_CAN1_Init();
 8002cf4:	f7fe f994 	bl	8001020 <MX_CAN1_Init>

  MX_TIM1_Init();
 8002cf8:	f000 faf8 	bl	80032ec <MX_TIM1_Init>
  MX_I2C1_SMBUS_Init();
 8002cfc:	f7ff ff58 	bl	8002bb0 <MX_I2C1_SMBUS_Init>
  MX_DMA_Init();
 8002d00:	f7fe fc9a 	bl	8001638 <MX_DMA_Init>
  MX_USART3_UART_Init();
 8002d04:	f000 fe4c 	bl	80039a0 <MX_USART3_UART_Init>
  MX_USART2_UART_Init();
 8002d08:	f000 fe20 	bl	800394c <MX_USART2_UART_Init>
  MX_TIM8_Init();
 8002d0c:	f000 fc1c 	bl	8003548 <MX_TIM8_Init>
  MX_TIM3_Init();
 8002d10:	f000 fb9e 	bl	8003450 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8002d14:	f006 fa2e 	bl	8009174 <osKernelInitialize>
  MX_FREERTOS_Init();
 8002d18:	f7fe fd68 	bl	80017ec <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8002d1c:	f006 fa4e 	bl	80091bc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002d20:	e7fe      	b.n	8002d20 <main+0x44>
	...

08002d24 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b094      	sub	sp, #80	; 0x50
 8002d28:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002d2a:	f107 0320 	add.w	r3, r7, #32
 8002d2e:	2230      	movs	r2, #48	; 0x30
 8002d30:	2100      	movs	r1, #0
 8002d32:	4618      	mov	r0, r3
 8002d34:	f009 ff63 	bl	800cbfe <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002d38:	f107 030c 	add.w	r3, r7, #12
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	601a      	str	r2, [r3, #0]
 8002d40:	605a      	str	r2, [r3, #4]
 8002d42:	609a      	str	r2, [r3, #8]
 8002d44:	60da      	str	r2, [r3, #12]
 8002d46:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002d48:	2300      	movs	r3, #0
 8002d4a:	60bb      	str	r3, [r7, #8]
 8002d4c:	4b28      	ldr	r3, [pc, #160]	; (8002df0 <SystemClock_Config+0xcc>)
 8002d4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d50:	4a27      	ldr	r2, [pc, #156]	; (8002df0 <SystemClock_Config+0xcc>)
 8002d52:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d56:	6413      	str	r3, [r2, #64]	; 0x40
 8002d58:	4b25      	ldr	r3, [pc, #148]	; (8002df0 <SystemClock_Config+0xcc>)
 8002d5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d5c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d60:	60bb      	str	r3, [r7, #8]
 8002d62:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002d64:	2300      	movs	r3, #0
 8002d66:	607b      	str	r3, [r7, #4]
 8002d68:	4b22      	ldr	r3, [pc, #136]	; (8002df4 <SystemClock_Config+0xd0>)
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	4a21      	ldr	r2, [pc, #132]	; (8002df4 <SystemClock_Config+0xd0>)
 8002d6e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002d72:	6013      	str	r3, [r2, #0]
 8002d74:	4b1f      	ldr	r3, [pc, #124]	; (8002df4 <SystemClock_Config+0xd0>)
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002d7c:	607b      	str	r3, [r7, #4]
 8002d7e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002d80:	2301      	movs	r3, #1
 8002d82:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002d84:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002d88:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002d8a:	2302      	movs	r3, #2
 8002d8c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002d8e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002d92:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 6;
 8002d94:	2306      	movs	r3, #6
 8002d96:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002d98:	23a8      	movs	r3, #168	; 0xa8
 8002d9a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002d9c:	2302      	movs	r3, #2
 8002d9e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002da0:	2304      	movs	r3, #4
 8002da2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002da4:	f107 0320 	add.w	r3, r7, #32
 8002da8:	4618      	mov	r0, r3
 8002daa:	f002 fd21 	bl	80057f0 <HAL_RCC_OscConfig>
 8002dae:	4603      	mov	r3, r0
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d001      	beq.n	8002db8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002db4:	f000 f832 	bl	8002e1c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002db8:	230f      	movs	r3, #15
 8002dba:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002dbc:	2302      	movs	r3, #2
 8002dbe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002dc4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002dc8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002dca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002dce:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002dd0:	f107 030c 	add.w	r3, r7, #12
 8002dd4:	2105      	movs	r1, #5
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	f002 ff82 	bl	8005ce0 <HAL_RCC_ClockConfig>
 8002ddc:	4603      	mov	r3, r0
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d001      	beq.n	8002de6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002de2:	f000 f81b 	bl	8002e1c <Error_Handler>
  }
}
 8002de6:	bf00      	nop
 8002de8:	3750      	adds	r7, #80	; 0x50
 8002dea:	46bd      	mov	sp, r7
 8002dec:	bd80      	pop	{r7, pc}
 8002dee:	bf00      	nop
 8002df0:	40023800 	.word	0x40023800
 8002df4:	40007000 	.word	0x40007000

08002df8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b082      	sub	sp, #8
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	4a04      	ldr	r2, [pc, #16]	; (8002e18 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002e06:	4293      	cmp	r3, r2
 8002e08:	d101      	bne.n	8002e0e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002e0a:	f000 feff 	bl	8003c0c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002e0e:	bf00      	nop
 8002e10:	3708      	adds	r7, #8
 8002e12:	46bd      	mov	sp, r7
 8002e14:	bd80      	pop	{r7, pc}
 8002e16:	bf00      	nop
 8002e18:	40001000 	.word	0x40001000

08002e1c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002e1c:	b480      	push	{r7}
 8002e1e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002e20:	b672      	cpsid	i
}
 8002e22:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002e24:	e7fe      	b.n	8002e24 <Error_Handler+0x8>
	...

08002e28 <HAL_UART_RxCpltCallback>:
void ServoMotor_init()
{
	HAL_UART_Receive_IT(&huart3, tmp_rx, 12);
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b082      	sub	sp, #8
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]

	if (huart->Instance == USART3) {printf("hal_rev irq: %d\n", HAL_UART_Receive_IT(&huart3, tmp_rx, 12));
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	4a0b      	ldr	r2, [pc, #44]	; (8002e64 <HAL_UART_RxCpltCallback+0x3c>)
 8002e36:	4293      	cmp	r3, r2
 8002e38:	d109      	bne.n	8002e4e <HAL_UART_RxCpltCallback+0x26>
 8002e3a:	220c      	movs	r2, #12
 8002e3c:	490a      	ldr	r1, [pc, #40]	; (8002e68 <HAL_UART_RxCpltCallback+0x40>)
 8002e3e:	480b      	ldr	r0, [pc, #44]	; (8002e6c <HAL_UART_RxCpltCallback+0x44>)
 8002e40:	f005 f865 	bl	8007f0e <HAL_UART_Receive_IT>
 8002e44:	4603      	mov	r3, r0
 8002e46:	4619      	mov	r1, r3
 8002e48:	4809      	ldr	r0, [pc, #36]	; (8002e70 <HAL_UART_RxCpltCallback+0x48>)
 8002e4a:	f00a fbdf 	bl	800d60c <iprintf>
	}//SET INTERRUPT
	flag_rx = 1;
 8002e4e:	4b09      	ldr	r3, [pc, #36]	; (8002e74 <HAL_UART_RxCpltCallback+0x4c>)
 8002e50:	2201      	movs	r2, #1
 8002e52:	601a      	str	r2, [r3, #0]
	printf("H_URCBf\n");
 8002e54:	4808      	ldr	r0, [pc, #32]	; (8002e78 <HAL_UART_RxCpltCallback+0x50>)
 8002e56:	f00a fc5f 	bl	800d718 <puts>
}
 8002e5a:	bf00      	nop
 8002e5c:	3708      	adds	r7, #8
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	bd80      	pop	{r7, pc}
 8002e62:	bf00      	nop
 8002e64:	40004800 	.word	0x40004800
 8002e68:	2000083c 	.word	0x2000083c
 8002e6c:	20000a10 	.word	0x20000a10
 8002e70:	08010f6c 	.word	0x08010f6c
 8002e74:	20000838 	.word	0x20000838
 8002e78:	08010f80 	.word	0x08010f80

08002e7c <ServoMotor_writeDMA>:

    HAL_GPIO_WritePin(RS485_DE_GPIO_Port, RS485_DE_Pin, GPIO_PIN_RESET);
}

void ServoMotor_writeDMA(const char* str)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b082      	sub	sp, #8
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(RS485_DE_GPIO_Port, RS485_DE_Pin, GPIO_PIN_SET);
 8002e84:	2201      	movs	r2, #1
 8002e86:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002e8a:	480e      	ldr	r0, [pc, #56]	; (8002ec4 <ServoMotor_writeDMA+0x48>)
 8002e8c:	f002 fc64 	bl	8005758 <HAL_GPIO_WritePin>
    osDelay(6);//because transmit_DMA
 8002e90:	2006      	movs	r0, #6
 8002e92:	f006 fb30 	bl	80094f6 <osDelay>
    if(HAL_UART_Transmit_DMA(&huart3,str, 48)!= HAL_OK){Error_Handler();}
 8002e96:	2230      	movs	r2, #48	; 0x30
 8002e98:	6879      	ldr	r1, [r7, #4]
 8002e9a:	480b      	ldr	r0, [pc, #44]	; (8002ec8 <ServoMotor_writeDMA+0x4c>)
 8002e9c:	f005 f868 	bl	8007f70 <HAL_UART_Transmit_DMA>
 8002ea0:	4603      	mov	r3, r0
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d001      	beq.n	8002eaa <ServoMotor_writeDMA+0x2e>
 8002ea6:	f7ff ffb9 	bl	8002e1c <Error_Handler>
    osDelay(6);//because transmit_DMA
 8002eaa:	2006      	movs	r0, #6
 8002eac:	f006 fb23 	bl	80094f6 <osDelay>
    HAL_GPIO_WritePin(RS485_DE_GPIO_Port, RS485_DE_Pin, GPIO_PIN_RESET);
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002eb6:	4803      	ldr	r0, [pc, #12]	; (8002ec4 <ServoMotor_writeDMA+0x48>)
 8002eb8:	f002 fc4e 	bl	8005758 <HAL_GPIO_WritePin>
}
 8002ebc:	bf00      	nop
 8002ebe:	3708      	adds	r7, #8
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	bd80      	pop	{r7, pc}
 8002ec4:	40020400 	.word	0x40020400
 8002ec8:	20000a10 	.word	0x20000a10

08002ecc <DataSetSteering>:
    ServoMotor_write(buf);
    
}

void DataSetSteering(const char* str, char id, char direction, unsigned short position, char init)
{
 8002ecc:	b490      	push	{r4, r7}
 8002ece:	b086      	sub	sp, #24
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
 8002ed4:	4608      	mov	r0, r1
 8002ed6:	4611      	mov	r1, r2
 8002ed8:	461a      	mov	r2, r3
 8002eda:	4603      	mov	r3, r0
 8002edc:	70fb      	strb	r3, [r7, #3]
 8002ede:	460b      	mov	r3, r1
 8002ee0:	70bb      	strb	r3, [r7, #2]
 8002ee2:	4613      	mov	r3, r2
 8002ee4:	803b      	strh	r3, [r7, #0]
    char buf[12];

    buf[0]=0xFF;//header
 8002ee6:	23ff      	movs	r3, #255	; 0xff
 8002ee8:	723b      	strb	r3, [r7, #8]
    buf[1]=0xFE;//header
 8002eea:	23fe      	movs	r3, #254	; 0xfe
 8002eec:	727b      	strb	r3, [r7, #9]
    buf[2]=id;//id fixed
 8002eee:	78fb      	ldrb	r3, [r7, #3]
 8002ef0:	72bb      	strb	r3, [r7, #10]
    buf[3]=0x06;//length
 8002ef2:	2306      	movs	r3, #6
 8002ef4:	72fb      	strb	r3, [r7, #11]
    buf[4]=0x00;//checksum
 8002ef6:	2300      	movs	r3, #0
 8002ef8:	733b      	strb	r3, [r7, #12]
    buf[5]=0x02 + init;//mode,  2=position control mode , 3=speed control mode
 8002efa:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002efe:	3302      	adds	r3, #2
 8002f00:	b2db      	uxtb	r3, r3
 8002f02:	737b      	strb	r3, [r7, #13]
    buf[6]=direction;//direction ccw=0x00, cw=0x01
 8002f04:	78bb      	ldrb	r3, [r7, #2]
 8002f06:	73bb      	strb	r3, [r7, #14]
    buf[7]=(char)(position>>8);//position
 8002f08:	883b      	ldrh	r3, [r7, #0]
 8002f0a:	0a1b      	lsrs	r3, r3, #8
 8002f0c:	b29b      	uxth	r3, r3
 8002f0e:	b2db      	uxtb	r3, r3
 8002f10:	73fb      	strb	r3, [r7, #15]
    buf[8]=(char)position;//position
 8002f12:	883b      	ldrh	r3, [r7, #0]
 8002f14:	b2db      	uxtb	r3, r3
 8002f16:	743b      	strb	r3, [r7, #16]
    if(init == 1){buf[9]=STOP_SPEED;}//stop speed 0.3s>>0.6s 220520>>0.8s 220621
 8002f18:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002f1c:	2b01      	cmp	r3, #1
 8002f1e:	d102      	bne.n	8002f26 <DataSetSteering+0x5a>
 8002f20:	2303      	movs	r3, #3
 8002f22:	747b      	strb	r3, [r7, #17]
 8002f24:	e001      	b.n	8002f2a <DataSetSteering+0x5e>
    else buf[9]=0x1E;//speed, position second = 3s
 8002f26:	231e      	movs	r3, #30
 8002f28:	747b      	strb	r3, [r7, #17]
    buf[10]=0x00;//reservation
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	74bb      	strb	r3, [r7, #18]
    buf[11]=0x00;//reservation
 8002f2e:	2300      	movs	r3, #0
 8002f30:	74fb      	strb	r3, [r7, #19]

    //FF FE 00 06 EC 03 00 00 00 0A
    //0  1  2  3  4  5  6  7  8  9
    for(int i=2;i<SERVO_BUFLEN;i++) {checksum_val += buf[i];}//checksum ~(Packet 2 + Packet 3 + Packet 5 +  + Packet N) [1byte]
 8002f32:	2302      	movs	r3, #2
 8002f34:	617b      	str	r3, [r7, #20]
 8002f36:	e00d      	b.n	8002f54 <DataSetSteering+0x88>
 8002f38:	f107 0208 	add.w	r2, r7, #8
 8002f3c:	697b      	ldr	r3, [r7, #20]
 8002f3e:	4413      	add	r3, r2
 8002f40:	781a      	ldrb	r2, [r3, #0]
 8002f42:	4b14      	ldr	r3, [pc, #80]	; (8002f94 <DataSetSteering+0xc8>)
 8002f44:	781b      	ldrb	r3, [r3, #0]
 8002f46:	4413      	add	r3, r2
 8002f48:	b2da      	uxtb	r2, r3
 8002f4a:	4b12      	ldr	r3, [pc, #72]	; (8002f94 <DataSetSteering+0xc8>)
 8002f4c:	701a      	strb	r2, [r3, #0]
 8002f4e:	697b      	ldr	r3, [r7, #20]
 8002f50:	3301      	adds	r3, #1
 8002f52:	617b      	str	r3, [r7, #20]
 8002f54:	697b      	ldr	r3, [r7, #20]
 8002f56:	2b09      	cmp	r3, #9
 8002f58:	ddee      	ble.n	8002f38 <DataSetSteering+0x6c>
    buf[4]=~(checksum_val);//checksum ~(Packet 2 + Packet 3 + Packet 5 +  + Packet N) [1byte]
 8002f5a:	4b0e      	ldr	r3, [pc, #56]	; (8002f94 <DataSetSteering+0xc8>)
 8002f5c:	781b      	ldrb	r3, [r3, #0]
 8002f5e:	43db      	mvns	r3, r3
 8002f60:	b2db      	uxtb	r3, r3
 8002f62:	733b      	strb	r3, [r7, #12]
    checksum_val=0x00;//checksum
 8002f64:	4b0b      	ldr	r3, [pc, #44]	; (8002f94 <DataSetSteering+0xc8>)
 8002f66:	2200      	movs	r2, #0
 8002f68:	701a      	strb	r2, [r3, #0]

    memcpy(str+(12*id), buf, sizeof(buf));
 8002f6a:	78fa      	ldrb	r2, [r7, #3]
 8002f6c:	4613      	mov	r3, r2
 8002f6e:	005b      	lsls	r3, r3, #1
 8002f70:	4413      	add	r3, r2
 8002f72:	009b      	lsls	r3, r3, #2
 8002f74:	461a      	mov	r2, r3
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	4413      	add	r3, r2
 8002f7a:	461c      	mov	r4, r3
 8002f7c:	f107 0308 	add.w	r3, r7, #8
 8002f80:	cb07      	ldmia	r3!, {r0, r1, r2}
 8002f82:	6020      	str	r0, [r4, #0]
 8002f84:	6061      	str	r1, [r4, #4]
 8002f86:	60a2      	str	r2, [r4, #8]

}
 8002f88:	bf00      	nop
 8002f8a:	3718      	adds	r7, #24
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	bc90      	pop	{r4, r7}
 8002f90:	4770      	bx	lr
 8002f92:	bf00      	nop
 8002f94:	20000834 	.word	0x20000834

08002f98 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b082      	sub	sp, #8
 8002f9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	607b      	str	r3, [r7, #4]
 8002fa2:	4b12      	ldr	r3, [pc, #72]	; (8002fec <HAL_MspInit+0x54>)
 8002fa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fa6:	4a11      	ldr	r2, [pc, #68]	; (8002fec <HAL_MspInit+0x54>)
 8002fa8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002fac:	6453      	str	r3, [r2, #68]	; 0x44
 8002fae:	4b0f      	ldr	r3, [pc, #60]	; (8002fec <HAL_MspInit+0x54>)
 8002fb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fb2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002fb6:	607b      	str	r3, [r7, #4]
 8002fb8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002fba:	2300      	movs	r3, #0
 8002fbc:	603b      	str	r3, [r7, #0]
 8002fbe:	4b0b      	ldr	r3, [pc, #44]	; (8002fec <HAL_MspInit+0x54>)
 8002fc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fc2:	4a0a      	ldr	r2, [pc, #40]	; (8002fec <HAL_MspInit+0x54>)
 8002fc4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002fc8:	6413      	str	r3, [r2, #64]	; 0x40
 8002fca:	4b08      	ldr	r3, [pc, #32]	; (8002fec <HAL_MspInit+0x54>)
 8002fcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fd2:	603b      	str	r3, [r7, #0]
 8002fd4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	210f      	movs	r1, #15
 8002fda:	f06f 0001 	mvn.w	r0, #1
 8002fde:	f001 fdcd 	bl	8004b7c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002fe2:	bf00      	nop
 8002fe4:	3708      	adds	r7, #8
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	bd80      	pop	{r7, pc}
 8002fea:	bf00      	nop
 8002fec:	40023800 	.word	0x40023800

08002ff0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b08c      	sub	sp, #48	; 0x30
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002ff8:	2300      	movs	r3, #0
 8002ffa:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8003000:	2200      	movs	r2, #0
 8003002:	6879      	ldr	r1, [r7, #4]
 8003004:	2036      	movs	r0, #54	; 0x36
 8003006:	f001 fdb9 	bl	8004b7c <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800300a:	2036      	movs	r0, #54	; 0x36
 800300c:	f001 fdd2 	bl	8004bb4 <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8003010:	2300      	movs	r3, #0
 8003012:	60fb      	str	r3, [r7, #12]
 8003014:	4b1f      	ldr	r3, [pc, #124]	; (8003094 <HAL_InitTick+0xa4>)
 8003016:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003018:	4a1e      	ldr	r2, [pc, #120]	; (8003094 <HAL_InitTick+0xa4>)
 800301a:	f043 0310 	orr.w	r3, r3, #16
 800301e:	6413      	str	r3, [r2, #64]	; 0x40
 8003020:	4b1c      	ldr	r3, [pc, #112]	; (8003094 <HAL_InitTick+0xa4>)
 8003022:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003024:	f003 0310 	and.w	r3, r3, #16
 8003028:	60fb      	str	r3, [r7, #12]
 800302a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800302c:	f107 0210 	add.w	r2, r7, #16
 8003030:	f107 0314 	add.w	r3, r7, #20
 8003034:	4611      	mov	r1, r2
 8003036:	4618      	mov	r0, r3
 8003038:	f003 f832 	bl	80060a0 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 800303c:	f003 f808 	bl	8006050 <HAL_RCC_GetPCLK1Freq>
 8003040:	4603      	mov	r3, r0
 8003042:	005b      	lsls	r3, r3, #1
 8003044:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8003046:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003048:	4a13      	ldr	r2, [pc, #76]	; (8003098 <HAL_InitTick+0xa8>)
 800304a:	fba2 2303 	umull	r2, r3, r2, r3
 800304e:	0c9b      	lsrs	r3, r3, #18
 8003050:	3b01      	subs	r3, #1
 8003052:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8003054:	4b11      	ldr	r3, [pc, #68]	; (800309c <HAL_InitTick+0xac>)
 8003056:	4a12      	ldr	r2, [pc, #72]	; (80030a0 <HAL_InitTick+0xb0>)
 8003058:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800305a:	4b10      	ldr	r3, [pc, #64]	; (800309c <HAL_InitTick+0xac>)
 800305c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003060:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8003062:	4a0e      	ldr	r2, [pc, #56]	; (800309c <HAL_InitTick+0xac>)
 8003064:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003066:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8003068:	4b0c      	ldr	r3, [pc, #48]	; (800309c <HAL_InitTick+0xac>)
 800306a:	2200      	movs	r2, #0
 800306c:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800306e:	4b0b      	ldr	r3, [pc, #44]	; (800309c <HAL_InitTick+0xac>)
 8003070:	2200      	movs	r2, #0
 8003072:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8003074:	4809      	ldr	r0, [pc, #36]	; (800309c <HAL_InitTick+0xac>)
 8003076:	f003 f91b 	bl	80062b0 <HAL_TIM_Base_Init>
 800307a:	4603      	mov	r3, r0
 800307c:	2b00      	cmp	r3, #0
 800307e:	d104      	bne.n	800308a <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8003080:	4806      	ldr	r0, [pc, #24]	; (800309c <HAL_InitTick+0xac>)
 8003082:	f003 f965 	bl	8006350 <HAL_TIM_Base_Start_IT>
 8003086:	4603      	mov	r3, r0
 8003088:	e000      	b.n	800308c <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 800308a:	2301      	movs	r3, #1
}
 800308c:	4618      	mov	r0, r3
 800308e:	3730      	adds	r7, #48	; 0x30
 8003090:	46bd      	mov	sp, r7
 8003092:	bd80      	pop	{r7, pc}
 8003094:	40023800 	.word	0x40023800
 8003098:	431bde83 	.word	0x431bde83
 800309c:	20000848 	.word	0x20000848
 80030a0:	40001000 	.word	0x40001000

080030a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80030a4:	b480      	push	{r7}
 80030a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80030a8:	e7fe      	b.n	80030a8 <NMI_Handler+0x4>

080030aa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80030aa:	b480      	push	{r7}
 80030ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80030ae:	e7fe      	b.n	80030ae <HardFault_Handler+0x4>

080030b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80030b0:	b480      	push	{r7}
 80030b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80030b4:	e7fe      	b.n	80030b4 <MemManage_Handler+0x4>

080030b6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80030b6:	b480      	push	{r7}
 80030b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80030ba:	e7fe      	b.n	80030ba <BusFault_Handler+0x4>

080030bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80030bc:	b480      	push	{r7}
 80030be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80030c0:	e7fe      	b.n	80030c0 <UsageFault_Handler+0x4>

080030c2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80030c2:	b480      	push	{r7}
 80030c4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80030c6:	bf00      	nop
 80030c8:	46bd      	mov	sp, r7
 80030ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ce:	4770      	bx	lr

080030d0 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PS_SIG1_Pin);
 80030d4:	2010      	movs	r0, #16
 80030d6:	f002 fb73 	bl	80057c0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80030da:	bf00      	nop
 80030dc:	bd80      	pop	{r7, pc}
	...

080030e0 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80030e0:	b580      	push	{r7, lr}
 80030e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 80030e4:	4802      	ldr	r0, [pc, #8]	; (80030f0 <DMA1_Stream3_IRQHandler+0x10>)
 80030e6:	f001 ff19 	bl	8004f1c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80030ea:	bf00      	nop
 80030ec:	bd80      	pop	{r7, pc}
 80030ee:	bf00      	nop
 80030f0:	20000a54 	.word	0x20000a54

080030f4 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80030f8:	4802      	ldr	r0, [pc, #8]	; (8003104 <CAN1_RX0_IRQHandler+0x10>)
 80030fa:	f001 fa33 	bl	8004564 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 80030fe:	bf00      	nop
 8003100:	bd80      	pop	{r7, pc}
 8003102:	bf00      	nop
 8003104:	20000788 	.word	0x20000788

08003108 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PS_SIG2_Pin);
 800310c:	2020      	movs	r0, #32
 800310e:	f002 fb57 	bl	80057c0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PS_SIG3_Pin);
 8003112:	2040      	movs	r0, #64	; 0x40
 8003114:	f002 fb54 	bl	80057c0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PS_SIG4_Pin);
 8003118:	2080      	movs	r0, #128	; 0x80
 800311a:	f002 fb51 	bl	80057c0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800311e:	bf00      	nop
 8003120:	bd80      	pop	{r7, pc}
	...

08003124 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003124:	b580      	push	{r7, lr}
 8003126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003128:	4802      	ldr	r0, [pc, #8]	; (8003134 <USART2_IRQHandler+0x10>)
 800312a:	f004 ff9f 	bl	800806c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800312e:	bf00      	nop
 8003130:	bd80      	pop	{r7, pc}
 8003132:	bf00      	nop
 8003134:	200009cc 	.word	0x200009cc

08003138 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800313c:	4802      	ldr	r0, [pc, #8]	; (8003148 <USART3_IRQHandler+0x10>)
 800313e:	f004 ff95 	bl	800806c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8003142:	bf00      	nop
 8003144:	bd80      	pop	{r7, pc}
 8003146:	bf00      	nop
 8003148:	20000a10 	.word	0x20000a10

0800314c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003150:	4802      	ldr	r0, [pc, #8]	; (800315c <TIM6_DAC_IRQHandler+0x10>)
 8003152:	f003 fca6 	bl	8006aa2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003156:	bf00      	nop
 8003158:	bd80      	pop	{r7, pc}
 800315a:	bf00      	nop
 800315c:	20000848 	.word	0x20000848

08003160 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim8_ch1);
 8003164:	4802      	ldr	r0, [pc, #8]	; (8003170 <DMA2_Stream2_IRQHandler+0x10>)
 8003166:	f001 fed9 	bl	8004f1c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800316a:	bf00      	nop
 800316c:	bd80      	pop	{r7, pc}
 800316e:	bf00      	nop
 8003170:	2000096c 	.word	0x2000096c

08003174 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003174:	b480      	push	{r7}
 8003176:	af00      	add	r7, sp, #0
	return 1;
 8003178:	2301      	movs	r3, #1
}
 800317a:	4618      	mov	r0, r3
 800317c:	46bd      	mov	sp, r7
 800317e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003182:	4770      	bx	lr

08003184 <_kill>:

int _kill(int pid, int sig)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b082      	sub	sp, #8
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
 800318c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800318e:	f009 fc05 	bl	800c99c <__errno>
 8003192:	4603      	mov	r3, r0
 8003194:	2216      	movs	r2, #22
 8003196:	601a      	str	r2, [r3, #0]
	return -1;
 8003198:	f04f 33ff 	mov.w	r3, #4294967295
}
 800319c:	4618      	mov	r0, r3
 800319e:	3708      	adds	r7, #8
 80031a0:	46bd      	mov	sp, r7
 80031a2:	bd80      	pop	{r7, pc}

080031a4 <_exit>:

void _exit (int status)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b082      	sub	sp, #8
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80031ac:	f04f 31ff 	mov.w	r1, #4294967295
 80031b0:	6878      	ldr	r0, [r7, #4]
 80031b2:	f7ff ffe7 	bl	8003184 <_kill>
	while (1) {}		/* Make sure we hang here */
 80031b6:	e7fe      	b.n	80031b6 <_exit+0x12>

080031b8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b086      	sub	sp, #24
 80031bc:	af00      	add	r7, sp, #0
 80031be:	60f8      	str	r0, [r7, #12]
 80031c0:	60b9      	str	r1, [r7, #8]
 80031c2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031c4:	2300      	movs	r3, #0
 80031c6:	617b      	str	r3, [r7, #20]
 80031c8:	e00a      	b.n	80031e0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80031ca:	f3af 8000 	nop.w
 80031ce:	4601      	mov	r1, r0
 80031d0:	68bb      	ldr	r3, [r7, #8]
 80031d2:	1c5a      	adds	r2, r3, #1
 80031d4:	60ba      	str	r2, [r7, #8]
 80031d6:	b2ca      	uxtb	r2, r1
 80031d8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031da:	697b      	ldr	r3, [r7, #20]
 80031dc:	3301      	adds	r3, #1
 80031de:	617b      	str	r3, [r7, #20]
 80031e0:	697a      	ldr	r2, [r7, #20]
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	429a      	cmp	r2, r3
 80031e6:	dbf0      	blt.n	80031ca <_read+0x12>
	}

return len;
 80031e8:	687b      	ldr	r3, [r7, #4]
}
 80031ea:	4618      	mov	r0, r3
 80031ec:	3718      	adds	r7, #24
 80031ee:	46bd      	mov	sp, r7
 80031f0:	bd80      	pop	{r7, pc}

080031f2 <_close>:
	}
	return len;
}

int _close(int file)
{
 80031f2:	b480      	push	{r7}
 80031f4:	b083      	sub	sp, #12
 80031f6:	af00      	add	r7, sp, #0
 80031f8:	6078      	str	r0, [r7, #4]
	return -1;
 80031fa:	f04f 33ff 	mov.w	r3, #4294967295
}
 80031fe:	4618      	mov	r0, r3
 8003200:	370c      	adds	r7, #12
 8003202:	46bd      	mov	sp, r7
 8003204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003208:	4770      	bx	lr

0800320a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800320a:	b480      	push	{r7}
 800320c:	b083      	sub	sp, #12
 800320e:	af00      	add	r7, sp, #0
 8003210:	6078      	str	r0, [r7, #4]
 8003212:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003214:	683b      	ldr	r3, [r7, #0]
 8003216:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800321a:	605a      	str	r2, [r3, #4]
	return 0;
 800321c:	2300      	movs	r3, #0
}
 800321e:	4618      	mov	r0, r3
 8003220:	370c      	adds	r7, #12
 8003222:	46bd      	mov	sp, r7
 8003224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003228:	4770      	bx	lr

0800322a <_isatty>:

int _isatty(int file)
{
 800322a:	b480      	push	{r7}
 800322c:	b083      	sub	sp, #12
 800322e:	af00      	add	r7, sp, #0
 8003230:	6078      	str	r0, [r7, #4]
	return 1;
 8003232:	2301      	movs	r3, #1
}
 8003234:	4618      	mov	r0, r3
 8003236:	370c      	adds	r7, #12
 8003238:	46bd      	mov	sp, r7
 800323a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323e:	4770      	bx	lr

08003240 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003240:	b480      	push	{r7}
 8003242:	b085      	sub	sp, #20
 8003244:	af00      	add	r7, sp, #0
 8003246:	60f8      	str	r0, [r7, #12]
 8003248:	60b9      	str	r1, [r7, #8]
 800324a:	607a      	str	r2, [r7, #4]
	return 0;
 800324c:	2300      	movs	r3, #0
}
 800324e:	4618      	mov	r0, r3
 8003250:	3714      	adds	r7, #20
 8003252:	46bd      	mov	sp, r7
 8003254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003258:	4770      	bx	lr
	...

0800325c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	b086      	sub	sp, #24
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003264:	4a14      	ldr	r2, [pc, #80]	; (80032b8 <_sbrk+0x5c>)
 8003266:	4b15      	ldr	r3, [pc, #84]	; (80032bc <_sbrk+0x60>)
 8003268:	1ad3      	subs	r3, r2, r3
 800326a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800326c:	697b      	ldr	r3, [r7, #20]
 800326e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003270:	4b13      	ldr	r3, [pc, #76]	; (80032c0 <_sbrk+0x64>)
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	2b00      	cmp	r3, #0
 8003276:	d102      	bne.n	800327e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003278:	4b11      	ldr	r3, [pc, #68]	; (80032c0 <_sbrk+0x64>)
 800327a:	4a12      	ldr	r2, [pc, #72]	; (80032c4 <_sbrk+0x68>)
 800327c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800327e:	4b10      	ldr	r3, [pc, #64]	; (80032c0 <_sbrk+0x64>)
 8003280:	681a      	ldr	r2, [r3, #0]
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	4413      	add	r3, r2
 8003286:	693a      	ldr	r2, [r7, #16]
 8003288:	429a      	cmp	r2, r3
 800328a:	d207      	bcs.n	800329c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800328c:	f009 fb86 	bl	800c99c <__errno>
 8003290:	4603      	mov	r3, r0
 8003292:	220c      	movs	r2, #12
 8003294:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003296:	f04f 33ff 	mov.w	r3, #4294967295
 800329a:	e009      	b.n	80032b0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800329c:	4b08      	ldr	r3, [pc, #32]	; (80032c0 <_sbrk+0x64>)
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80032a2:	4b07      	ldr	r3, [pc, #28]	; (80032c0 <_sbrk+0x64>)
 80032a4:	681a      	ldr	r2, [r3, #0]
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	4413      	add	r3, r2
 80032aa:	4a05      	ldr	r2, [pc, #20]	; (80032c0 <_sbrk+0x64>)
 80032ac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80032ae:	68fb      	ldr	r3, [r7, #12]
}
 80032b0:	4618      	mov	r0, r3
 80032b2:	3718      	adds	r7, #24
 80032b4:	46bd      	mov	sp, r7
 80032b6:	bd80      	pop	{r7, pc}
 80032b8:	20020000 	.word	0x20020000
 80032bc:	00000400 	.word	0x00000400
 80032c0:	20000890 	.word	0x20000890
 80032c4:	200054d8 	.word	0x200054d8

080032c8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80032c8:	b480      	push	{r7}
 80032ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80032cc:	4b06      	ldr	r3, [pc, #24]	; (80032e8 <SystemInit+0x20>)
 80032ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032d2:	4a05      	ldr	r2, [pc, #20]	; (80032e8 <SystemInit+0x20>)
 80032d4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80032d8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80032dc:	bf00      	nop
 80032de:	46bd      	mov	sp, r7
 80032e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e4:	4770      	bx	lr
 80032e6:	bf00      	nop
 80032e8:	e000ed00 	.word	0xe000ed00

080032ec <MX_TIM1_Init>:
TIM_HandleTypeDef htim8;
DMA_HandleTypeDef hdma_tim8_ch1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	b096      	sub	sp, #88	; 0x58
 80032f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80032f2:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80032f6:	2200      	movs	r2, #0
 80032f8:	601a      	str	r2, [r3, #0]
 80032fa:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80032fc:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003300:	2200      	movs	r2, #0
 8003302:	601a      	str	r2, [r3, #0]
 8003304:	605a      	str	r2, [r3, #4]
 8003306:	609a      	str	r2, [r3, #8]
 8003308:	60da      	str	r2, [r3, #12]
 800330a:	611a      	str	r2, [r3, #16]
 800330c:	615a      	str	r2, [r3, #20]
 800330e:	619a      	str	r2, [r3, #24]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8003310:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003314:	2200      	movs	r2, #0
 8003316:	601a      	str	r2, [r3, #0]
 8003318:	605a      	str	r2, [r3, #4]
 800331a:	609a      	str	r2, [r3, #8]
 800331c:	60da      	str	r2, [r3, #12]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800331e:	1d3b      	adds	r3, r7, #4
 8003320:	2220      	movs	r2, #32
 8003322:	2100      	movs	r1, #0
 8003324:	4618      	mov	r0, r3
 8003326:	f009 fc6a 	bl	800cbfe <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800332a:	4b47      	ldr	r3, [pc, #284]	; (8003448 <MX_TIM1_Init+0x15c>)
 800332c:	4a47      	ldr	r2, [pc, #284]	; (800344c <MX_TIM1_Init+0x160>)
 800332e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1680-1;
 8003330:	4b45      	ldr	r3, [pc, #276]	; (8003448 <MX_TIM1_Init+0x15c>)
 8003332:	f240 628f 	movw	r2, #1679	; 0x68f
 8003336:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003338:	4b43      	ldr	r3, [pc, #268]	; (8003448 <MX_TIM1_Init+0x15c>)
 800333a:	2200      	movs	r2, #0
 800333c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 99;
 800333e:	4b42      	ldr	r3, [pc, #264]	; (8003448 <MX_TIM1_Init+0x15c>)
 8003340:	2263      	movs	r2, #99	; 0x63
 8003342:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003344:	4b40      	ldr	r3, [pc, #256]	; (8003448 <MX_TIM1_Init+0x15c>)
 8003346:	2200      	movs	r2, #0
 8003348:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800334a:	4b3f      	ldr	r3, [pc, #252]	; (8003448 <MX_TIM1_Init+0x15c>)
 800334c:	2200      	movs	r2, #0
 800334e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003350:	4b3d      	ldr	r3, [pc, #244]	; (8003448 <MX_TIM1_Init+0x15c>)
 8003352:	2200      	movs	r2, #0
 8003354:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8003356:	483c      	ldr	r0, [pc, #240]	; (8003448 <MX_TIM1_Init+0x15c>)
 8003358:	f003 f86a 	bl	8006430 <HAL_TIM_PWM_Init>
 800335c:	4603      	mov	r3, r0
 800335e:	2b00      	cmp	r3, #0
 8003360:	d001      	beq.n	8003366 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8003362:	f7ff fd5b 	bl	8002e1c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8003366:	4838      	ldr	r0, [pc, #224]	; (8003448 <MX_TIM1_Init+0x15c>)
 8003368:	f003 fb42 	bl	80069f0 <HAL_TIM_IC_Init>
 800336c:	4603      	mov	r3, r0
 800336e:	2b00      	cmp	r3, #0
 8003370:	d001      	beq.n	8003376 <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8003372:	f7ff fd53 	bl	8002e1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003376:	2300      	movs	r3, #0
 8003378:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800337a:	2300      	movs	r3, #0
 800337c:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800337e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8003382:	4619      	mov	r1, r3
 8003384:	4830      	ldr	r0, [pc, #192]	; (8003448 <MX_TIM1_Init+0x15c>)
 8003386:	f004 fc01 	bl	8007b8c <HAL_TIMEx_MasterConfigSynchronization>
 800338a:	4603      	mov	r3, r0
 800338c:	2b00      	cmp	r3, #0
 800338e:	d001      	beq.n	8003394 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8003390:	f7ff fd44 	bl	8002e1c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003394:	2360      	movs	r3, #96	; 0x60
 8003396:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.Pulse = 0;
 8003398:	2300      	movs	r3, #0
 800339a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800339c:	2300      	movs	r3, #0
 800339e:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80033a0:	2300      	movs	r3, #0
 80033a2:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80033a4:	2300      	movs	r3, #0
 80033a6:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80033a8:	2300      	movs	r3, #0
 80033aa:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80033ac:	2300      	movs	r3, #0
 80033ae:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80033b0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80033b4:	2200      	movs	r2, #0
 80033b6:	4619      	mov	r1, r3
 80033b8:	4823      	ldr	r0, [pc, #140]	; (8003448 <MX_TIM1_Init+0x15c>)
 80033ba:	f003 fd17 	bl	8006dec <HAL_TIM_PWM_ConfigChannel>
 80033be:	4603      	mov	r3, r0
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d001      	beq.n	80033c8 <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 80033c4:	f7ff fd2a 	bl	8002e1c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80033c8:	2300      	movs	r3, #0
 80033ca:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80033cc:	2301      	movs	r3, #1
 80033ce:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80033d0:	2300      	movs	r3, #0
 80033d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigIC.ICFilter = 0;
 80033d4:	2300      	movs	r3, #0
 80033d6:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80033d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80033dc:	2204      	movs	r2, #4
 80033de:	4619      	mov	r1, r3
 80033e0:	4819      	ldr	r0, [pc, #100]	; (8003448 <MX_TIM1_Init+0x15c>)
 80033e2:	f003 fc66 	bl	8006cb2 <HAL_TIM_IC_ConfigChannel>
 80033e6:	4603      	mov	r3, r0
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d001      	beq.n	80033f0 <MX_TIM1_Init+0x104>
  {
    Error_Handler();
 80033ec:	f7ff fd16 	bl	8002e1c <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 80033f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80033f4:	2208      	movs	r2, #8
 80033f6:	4619      	mov	r1, r3
 80033f8:	4813      	ldr	r0, [pc, #76]	; (8003448 <MX_TIM1_Init+0x15c>)
 80033fa:	f003 fc5a 	bl	8006cb2 <HAL_TIM_IC_ConfigChannel>
 80033fe:	4603      	mov	r3, r0
 8003400:	2b00      	cmp	r3, #0
 8003402:	d001      	beq.n	8003408 <MX_TIM1_Init+0x11c>
  {
    Error_Handler();
 8003404:	f7ff fd0a 	bl	8002e1c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003408:	2300      	movs	r3, #0
 800340a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800340c:	2300      	movs	r3, #0
 800340e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003410:	2300      	movs	r3, #0
 8003412:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003414:	2300      	movs	r3, #0
 8003416:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003418:	2300      	movs	r3, #0
 800341a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800341c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003420:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003422:	2300      	movs	r3, #0
 8003424:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8003426:	1d3b      	adds	r3, r7, #4
 8003428:	4619      	mov	r1, r3
 800342a:	4807      	ldr	r0, [pc, #28]	; (8003448 <MX_TIM1_Init+0x15c>)
 800342c:	f004 fc2a 	bl	8007c84 <HAL_TIMEx_ConfigBreakDeadTime>
 8003430:	4603      	mov	r3, r0
 8003432:	2b00      	cmp	r3, #0
 8003434:	d001      	beq.n	800343a <MX_TIM1_Init+0x14e>
  {
    Error_Handler();
 8003436:	f7ff fcf1 	bl	8002e1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800343a:	4803      	ldr	r0, [pc, #12]	; (8003448 <MX_TIM1_Init+0x15c>)
 800343c:	f000 fa22 	bl	8003884 <HAL_TIM_MspPostInit>

}
 8003440:	bf00      	nop
 8003442:	3758      	adds	r7, #88	; 0x58
 8003444:	46bd      	mov	sp, r7
 8003446:	bd80      	pop	{r7, pc}
 8003448:	20000894 	.word	0x20000894
 800344c:	40010000 	.word	0x40010000

08003450 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003450:	b580      	push	{r7, lr}
 8003452:	b08a      	sub	sp, #40	; 0x28
 8003454:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003456:	f107 0318 	add.w	r3, r7, #24
 800345a:	2200      	movs	r2, #0
 800345c:	601a      	str	r2, [r3, #0]
 800345e:	605a      	str	r2, [r3, #4]
 8003460:	609a      	str	r2, [r3, #8]
 8003462:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003464:	f107 0310 	add.w	r3, r7, #16
 8003468:	2200      	movs	r2, #0
 800346a:	601a      	str	r2, [r3, #0]
 800346c:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800346e:	463b      	mov	r3, r7
 8003470:	2200      	movs	r2, #0
 8003472:	601a      	str	r2, [r3, #0]
 8003474:	605a      	str	r2, [r3, #4]
 8003476:	609a      	str	r2, [r3, #8]
 8003478:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800347a:	4b31      	ldr	r3, [pc, #196]	; (8003540 <MX_TIM3_Init+0xf0>)
 800347c:	4a31      	ldr	r2, [pc, #196]	; (8003544 <MX_TIM3_Init+0xf4>)
 800347e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8003480:	4b2f      	ldr	r3, [pc, #188]	; (8003540 <MX_TIM3_Init+0xf0>)
 8003482:	2200      	movs	r2, #0
 8003484:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003486:	4b2e      	ldr	r3, [pc, #184]	; (8003540 <MX_TIM3_Init+0xf0>)
 8003488:	2200      	movs	r2, #0
 800348a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800348c:	4b2c      	ldr	r3, [pc, #176]	; (8003540 <MX_TIM3_Init+0xf0>)
 800348e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003492:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003494:	4b2a      	ldr	r3, [pc, #168]	; (8003540 <MX_TIM3_Init+0xf0>)
 8003496:	2200      	movs	r2, #0
 8003498:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800349a:	4b29      	ldr	r3, [pc, #164]	; (8003540 <MX_TIM3_Init+0xf0>)
 800349c:	2200      	movs	r2, #0
 800349e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80034a0:	4827      	ldr	r0, [pc, #156]	; (8003540 <MX_TIM3_Init+0xf0>)
 80034a2:	f002 ff05 	bl	80062b0 <HAL_TIM_Base_Init>
 80034a6:	4603      	mov	r3, r0
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d001      	beq.n	80034b0 <MX_TIM3_Init+0x60>
  {
    Error_Handler();
 80034ac:	f7ff fcb6 	bl	8002e1c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80034b0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80034b4:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80034b6:	f107 0318 	add.w	r3, r7, #24
 80034ba:	4619      	mov	r1, r3
 80034bc:	4820      	ldr	r0, [pc, #128]	; (8003540 <MX_TIM3_Init+0xf0>)
 80034be:	f003 fd57 	bl	8006f70 <HAL_TIM_ConfigClockSource>
 80034c2:	4603      	mov	r3, r0
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d001      	beq.n	80034cc <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 80034c8:	f7ff fca8 	bl	8002e1c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 80034cc:	481c      	ldr	r0, [pc, #112]	; (8003540 <MX_TIM3_Init+0xf0>)
 80034ce:	f003 fa8f 	bl	80069f0 <HAL_TIM_IC_Init>
 80034d2:	4603      	mov	r3, r0
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d001      	beq.n	80034dc <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 80034d8:	f7ff fca0 	bl	8002e1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80034dc:	2300      	movs	r3, #0
 80034de:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80034e0:	2300      	movs	r3, #0
 80034e2:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80034e4:	f107 0310 	add.w	r3, r7, #16
 80034e8:	4619      	mov	r1, r3
 80034ea:	4815      	ldr	r0, [pc, #84]	; (8003540 <MX_TIM3_Init+0xf0>)
 80034ec:	f004 fb4e 	bl	8007b8c <HAL_TIMEx_MasterConfigSynchronization>
 80034f0:	4603      	mov	r3, r0
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d001      	beq.n	80034fa <MX_TIM3_Init+0xaa>
  {
    Error_Handler();
 80034f6:	f7ff fc91 	bl	8002e1c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80034fa:	2300      	movs	r3, #0
 80034fc:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80034fe:	2301      	movs	r3, #1
 8003500:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8003502:	2300      	movs	r3, #0
 8003504:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8003506:	2300      	movs	r3, #0
 8003508:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 800350a:	463b      	mov	r3, r7
 800350c:	2208      	movs	r2, #8
 800350e:	4619      	mov	r1, r3
 8003510:	480b      	ldr	r0, [pc, #44]	; (8003540 <MX_TIM3_Init+0xf0>)
 8003512:	f003 fbce 	bl	8006cb2 <HAL_TIM_IC_ConfigChannel>
 8003516:	4603      	mov	r3, r0
 8003518:	2b00      	cmp	r3, #0
 800351a:	d001      	beq.n	8003520 <MX_TIM3_Init+0xd0>
  {
    Error_Handler();
 800351c:	f7ff fc7e 	bl	8002e1c <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8003520:	463b      	mov	r3, r7
 8003522:	220c      	movs	r2, #12
 8003524:	4619      	mov	r1, r3
 8003526:	4806      	ldr	r0, [pc, #24]	; (8003540 <MX_TIM3_Init+0xf0>)
 8003528:	f003 fbc3 	bl	8006cb2 <HAL_TIM_IC_ConfigChannel>
 800352c:	4603      	mov	r3, r0
 800352e:	2b00      	cmp	r3, #0
 8003530:	d001      	beq.n	8003536 <MX_TIM3_Init+0xe6>
  {
    Error_Handler();
 8003532:	f7ff fc73 	bl	8002e1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8003536:	bf00      	nop
 8003538:	3728      	adds	r7, #40	; 0x28
 800353a:	46bd      	mov	sp, r7
 800353c:	bd80      	pop	{r7, pc}
 800353e:	bf00      	nop
 8003540:	200008dc 	.word	0x200008dc
 8003544:	40000400 	.word	0x40000400

08003548 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	b096      	sub	sp, #88	; 0x58
 800354c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800354e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003552:	2200      	movs	r2, #0
 8003554:	601a      	str	r2, [r3, #0]
 8003556:	605a      	str	r2, [r3, #4]
 8003558:	609a      	str	r2, [r3, #8]
 800355a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800355c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003560:	2200      	movs	r2, #0
 8003562:	601a      	str	r2, [r3, #0]
 8003564:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003566:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800356a:	2200      	movs	r2, #0
 800356c:	601a      	str	r2, [r3, #0]
 800356e:	605a      	str	r2, [r3, #4]
 8003570:	609a      	str	r2, [r3, #8]
 8003572:	60da      	str	r2, [r3, #12]
 8003574:	611a      	str	r2, [r3, #16]
 8003576:	615a      	str	r2, [r3, #20]
 8003578:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800357a:	1d3b      	adds	r3, r7, #4
 800357c:	2220      	movs	r2, #32
 800357e:	2100      	movs	r1, #0
 8003580:	4618      	mov	r0, r3
 8003582:	f009 fb3c 	bl	800cbfe <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8003586:	4b50      	ldr	r3, [pc, #320]	; (80036c8 <MX_TIM8_Init+0x180>)
 8003588:	4a50      	ldr	r2, [pc, #320]	; (80036cc <MX_TIM8_Init+0x184>)
 800358a:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 2-1;
 800358c:	4b4e      	ldr	r3, [pc, #312]	; (80036c8 <MX_TIM8_Init+0x180>)
 800358e:	2201      	movs	r2, #1
 8003590:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003592:	4b4d      	ldr	r3, [pc, #308]	; (80036c8 <MX_TIM8_Init+0x180>)
 8003594:	2200      	movs	r2, #0
 8003596:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 104;
 8003598:	4b4b      	ldr	r3, [pc, #300]	; (80036c8 <MX_TIM8_Init+0x180>)
 800359a:	2268      	movs	r2, #104	; 0x68
 800359c:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800359e:	4b4a      	ldr	r3, [pc, #296]	; (80036c8 <MX_TIM8_Init+0x180>)
 80035a0:	2200      	movs	r2, #0
 80035a2:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80035a4:	4b48      	ldr	r3, [pc, #288]	; (80036c8 <MX_TIM8_Init+0x180>)
 80035a6:	2200      	movs	r2, #0
 80035a8:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80035aa:	4b47      	ldr	r3, [pc, #284]	; (80036c8 <MX_TIM8_Init+0x180>)
 80035ac:	2200      	movs	r2, #0
 80035ae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80035b0:	4845      	ldr	r0, [pc, #276]	; (80036c8 <MX_TIM8_Init+0x180>)
 80035b2:	f002 fe7d 	bl	80062b0 <HAL_TIM_Base_Init>
 80035b6:	4603      	mov	r3, r0
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d001      	beq.n	80035c0 <MX_TIM8_Init+0x78>
  {
    Error_Handler();
 80035bc:	f7ff fc2e 	bl	8002e1c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80035c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80035c4:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80035c6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80035ca:	4619      	mov	r1, r3
 80035cc:	483e      	ldr	r0, [pc, #248]	; (80036c8 <MX_TIM8_Init+0x180>)
 80035ce:	f003 fccf 	bl	8006f70 <HAL_TIM_ConfigClockSource>
 80035d2:	4603      	mov	r3, r0
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d001      	beq.n	80035dc <MX_TIM8_Init+0x94>
  {
    Error_Handler();
 80035d8:	f7ff fc20 	bl	8002e1c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 80035dc:	483a      	ldr	r0, [pc, #232]	; (80036c8 <MX_TIM8_Init+0x180>)
 80035de:	f002 ff27 	bl	8006430 <HAL_TIM_PWM_Init>
 80035e2:	4603      	mov	r3, r0
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d001      	beq.n	80035ec <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 80035e8:	f7ff fc18 	bl	8002e1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80035ec:	2300      	movs	r3, #0
 80035ee:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80035f0:	2300      	movs	r3, #0
 80035f2:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80035f4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80035f8:	4619      	mov	r1, r3
 80035fa:	4833      	ldr	r0, [pc, #204]	; (80036c8 <MX_TIM8_Init+0x180>)
 80035fc:	f004 fac6 	bl	8007b8c <HAL_TIMEx_MasterConfigSynchronization>
 8003600:	4603      	mov	r3, r0
 8003602:	2b00      	cmp	r3, #0
 8003604:	d001      	beq.n	800360a <MX_TIM8_Init+0xc2>
  {
    Error_Handler();
 8003606:	f7ff fc09 	bl	8002e1c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800360a:	2360      	movs	r3, #96	; 0x60
 800360c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 800360e:	2300      	movs	r3, #0
 8003610:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003612:	2300      	movs	r3, #0
 8003614:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003616:	2300      	movs	r3, #0
 8003618:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800361a:	2300      	movs	r3, #0
 800361c:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800361e:	2300      	movs	r3, #0
 8003620:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003622:	2300      	movs	r3, #0
 8003624:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003626:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800362a:	2200      	movs	r2, #0
 800362c:	4619      	mov	r1, r3
 800362e:	4826      	ldr	r0, [pc, #152]	; (80036c8 <MX_TIM8_Init+0x180>)
 8003630:	f003 fbdc 	bl	8006dec <HAL_TIM_PWM_ConfigChannel>
 8003634:	4603      	mov	r3, r0
 8003636:	2b00      	cmp	r3, #0
 8003638:	d001      	beq.n	800363e <MX_TIM8_Init+0xf6>
  {
    Error_Handler();
 800363a:	f7ff fbef 	bl	8002e1c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800363e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003642:	2204      	movs	r2, #4
 8003644:	4619      	mov	r1, r3
 8003646:	4820      	ldr	r0, [pc, #128]	; (80036c8 <MX_TIM8_Init+0x180>)
 8003648:	f003 fbd0 	bl	8006dec <HAL_TIM_PWM_ConfigChannel>
 800364c:	4603      	mov	r3, r0
 800364e:	2b00      	cmp	r3, #0
 8003650:	d001      	beq.n	8003656 <MX_TIM8_Init+0x10e>
  {
    Error_Handler();
 8003652:	f7ff fbe3 	bl	8002e1c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003656:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800365a:	2208      	movs	r2, #8
 800365c:	4619      	mov	r1, r3
 800365e:	481a      	ldr	r0, [pc, #104]	; (80036c8 <MX_TIM8_Init+0x180>)
 8003660:	f003 fbc4 	bl	8006dec <HAL_TIM_PWM_ConfigChannel>
 8003664:	4603      	mov	r3, r0
 8003666:	2b00      	cmp	r3, #0
 8003668:	d001      	beq.n	800366e <MX_TIM8_Init+0x126>
  {
    Error_Handler();
 800366a:	f7ff fbd7 	bl	8002e1c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800366e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003672:	220c      	movs	r2, #12
 8003674:	4619      	mov	r1, r3
 8003676:	4814      	ldr	r0, [pc, #80]	; (80036c8 <MX_TIM8_Init+0x180>)
 8003678:	f003 fbb8 	bl	8006dec <HAL_TIM_PWM_ConfigChannel>
 800367c:	4603      	mov	r3, r0
 800367e:	2b00      	cmp	r3, #0
 8003680:	d001      	beq.n	8003686 <MX_TIM8_Init+0x13e>
  {
    Error_Handler();
 8003682:	f7ff fbcb 	bl	8002e1c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003686:	2300      	movs	r3, #0
 8003688:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800368a:	2300      	movs	r3, #0
 800368c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800368e:	2300      	movs	r3, #0
 8003690:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003692:	2300      	movs	r3, #0
 8003694:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003696:	2300      	movs	r3, #0
 8003698:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800369a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800369e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80036a0:	2300      	movs	r3, #0
 80036a2:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80036a4:	1d3b      	adds	r3, r7, #4
 80036a6:	4619      	mov	r1, r3
 80036a8:	4807      	ldr	r0, [pc, #28]	; (80036c8 <MX_TIM8_Init+0x180>)
 80036aa:	f004 faeb 	bl	8007c84 <HAL_TIMEx_ConfigBreakDeadTime>
 80036ae:	4603      	mov	r3, r0
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d001      	beq.n	80036b8 <MX_TIM8_Init+0x170>
  {
    Error_Handler();
 80036b4:	f7ff fbb2 	bl	8002e1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 80036b8:	4803      	ldr	r0, [pc, #12]	; (80036c8 <MX_TIM8_Init+0x180>)
 80036ba:	f000 f8e3 	bl	8003884 <HAL_TIM_MspPostInit>

}
 80036be:	bf00      	nop
 80036c0:	3758      	adds	r7, #88	; 0x58
 80036c2:	46bd      	mov	sp, r7
 80036c4:	bd80      	pop	{r7, pc}
 80036c6:	bf00      	nop
 80036c8:	20000924 	.word	0x20000924
 80036cc:	40010400 	.word	0x40010400

080036d0 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80036d0:	b580      	push	{r7, lr}
 80036d2:	b08a      	sub	sp, #40	; 0x28
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036d8:	f107 0314 	add.w	r3, r7, #20
 80036dc:	2200      	movs	r2, #0
 80036de:	601a      	str	r2, [r3, #0]
 80036e0:	605a      	str	r2, [r3, #4]
 80036e2:	609a      	str	r2, [r3, #8]
 80036e4:	60da      	str	r2, [r3, #12]
 80036e6:	611a      	str	r2, [r3, #16]
  if(tim_pwmHandle->Instance==TIM1)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	4a19      	ldr	r2, [pc, #100]	; (8003754 <HAL_TIM_PWM_MspInit+0x84>)
 80036ee:	4293      	cmp	r3, r2
 80036f0:	d12c      	bne.n	800374c <HAL_TIM_PWM_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80036f2:	2300      	movs	r3, #0
 80036f4:	613b      	str	r3, [r7, #16]
 80036f6:	4b18      	ldr	r3, [pc, #96]	; (8003758 <HAL_TIM_PWM_MspInit+0x88>)
 80036f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036fa:	4a17      	ldr	r2, [pc, #92]	; (8003758 <HAL_TIM_PWM_MspInit+0x88>)
 80036fc:	f043 0301 	orr.w	r3, r3, #1
 8003700:	6453      	str	r3, [r2, #68]	; 0x44
 8003702:	4b15      	ldr	r3, [pc, #84]	; (8003758 <HAL_TIM_PWM_MspInit+0x88>)
 8003704:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003706:	f003 0301 	and.w	r3, r3, #1
 800370a:	613b      	str	r3, [r7, #16]
 800370c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800370e:	2300      	movs	r3, #0
 8003710:	60fb      	str	r3, [r7, #12]
 8003712:	4b11      	ldr	r3, [pc, #68]	; (8003758 <HAL_TIM_PWM_MspInit+0x88>)
 8003714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003716:	4a10      	ldr	r2, [pc, #64]	; (8003758 <HAL_TIM_PWM_MspInit+0x88>)
 8003718:	f043 0301 	orr.w	r3, r3, #1
 800371c:	6313      	str	r3, [r2, #48]	; 0x30
 800371e:	4b0e      	ldr	r3, [pc, #56]	; (8003758 <HAL_TIM_PWM_MspInit+0x88>)
 8003720:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003722:	f003 0301 	and.w	r3, r3, #1
 8003726:	60fb      	str	r3, [r7, #12]
 8003728:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800372a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800372e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003730:	2302      	movs	r3, #2
 8003732:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003734:	2300      	movs	r3, #0
 8003736:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003738:	2300      	movs	r3, #0
 800373a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800373c:	2301      	movs	r3, #1
 800373e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003740:	f107 0314 	add.w	r3, r7, #20
 8003744:	4619      	mov	r1, r3
 8003746:	4805      	ldr	r0, [pc, #20]	; (800375c <HAL_TIM_PWM_MspInit+0x8c>)
 8003748:	f001 fe52 	bl	80053f0 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800374c:	bf00      	nop
 800374e:	3728      	adds	r7, #40	; 0x28
 8003750:	46bd      	mov	sp, r7
 8003752:	bd80      	pop	{r7, pc}
 8003754:	40010000 	.word	0x40010000
 8003758:	40023800 	.word	0x40023800
 800375c:	40020000 	.word	0x40020000

08003760 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b08a      	sub	sp, #40	; 0x28
 8003764:	af00      	add	r7, sp, #0
 8003766:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003768:	f107 0314 	add.w	r3, r7, #20
 800376c:	2200      	movs	r2, #0
 800376e:	601a      	str	r2, [r3, #0]
 8003770:	605a      	str	r2, [r3, #4]
 8003772:	609a      	str	r2, [r3, #8]
 8003774:	60da      	str	r2, [r3, #12]
 8003776:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM3)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	4a3b      	ldr	r2, [pc, #236]	; (800386c <HAL_TIM_Base_MspInit+0x10c>)
 800377e:	4293      	cmp	r3, r2
 8003780:	d12c      	bne.n	80037dc <HAL_TIM_Base_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003782:	2300      	movs	r3, #0
 8003784:	613b      	str	r3, [r7, #16]
 8003786:	4b3a      	ldr	r3, [pc, #232]	; (8003870 <HAL_TIM_Base_MspInit+0x110>)
 8003788:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800378a:	4a39      	ldr	r2, [pc, #228]	; (8003870 <HAL_TIM_Base_MspInit+0x110>)
 800378c:	f043 0302 	orr.w	r3, r3, #2
 8003790:	6413      	str	r3, [r2, #64]	; 0x40
 8003792:	4b37      	ldr	r3, [pc, #220]	; (8003870 <HAL_TIM_Base_MspInit+0x110>)
 8003794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003796:	f003 0302 	and.w	r3, r3, #2
 800379a:	613b      	str	r3, [r7, #16]
 800379c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800379e:	2300      	movs	r3, #0
 80037a0:	60fb      	str	r3, [r7, #12]
 80037a2:	4b33      	ldr	r3, [pc, #204]	; (8003870 <HAL_TIM_Base_MspInit+0x110>)
 80037a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037a6:	4a32      	ldr	r2, [pc, #200]	; (8003870 <HAL_TIM_Base_MspInit+0x110>)
 80037a8:	f043 0302 	orr.w	r3, r3, #2
 80037ac:	6313      	str	r3, [r2, #48]	; 0x30
 80037ae:	4b30      	ldr	r3, [pc, #192]	; (8003870 <HAL_TIM_Base_MspInit+0x110>)
 80037b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037b2:	f003 0302 	and.w	r3, r3, #2
 80037b6:	60fb      	str	r3, [r7, #12]
 80037b8:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80037ba:	2303      	movs	r3, #3
 80037bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037be:	2302      	movs	r3, #2
 80037c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037c2:	2300      	movs	r3, #0
 80037c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037c6:	2300      	movs	r3, #0
 80037c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80037ca:	2302      	movs	r3, #2
 80037cc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80037ce:	f107 0314 	add.w	r3, r7, #20
 80037d2:	4619      	mov	r1, r3
 80037d4:	4827      	ldr	r0, [pc, #156]	; (8003874 <HAL_TIM_Base_MspInit+0x114>)
 80037d6:	f001 fe0b 	bl	80053f0 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 80037da:	e042      	b.n	8003862 <HAL_TIM_Base_MspInit+0x102>
  else if(tim_baseHandle->Instance==TIM8)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	4a25      	ldr	r2, [pc, #148]	; (8003878 <HAL_TIM_Base_MspInit+0x118>)
 80037e2:	4293      	cmp	r3, r2
 80037e4:	d13d      	bne.n	8003862 <HAL_TIM_Base_MspInit+0x102>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80037e6:	2300      	movs	r3, #0
 80037e8:	60bb      	str	r3, [r7, #8]
 80037ea:	4b21      	ldr	r3, [pc, #132]	; (8003870 <HAL_TIM_Base_MspInit+0x110>)
 80037ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037ee:	4a20      	ldr	r2, [pc, #128]	; (8003870 <HAL_TIM_Base_MspInit+0x110>)
 80037f0:	f043 0302 	orr.w	r3, r3, #2
 80037f4:	6453      	str	r3, [r2, #68]	; 0x44
 80037f6:	4b1e      	ldr	r3, [pc, #120]	; (8003870 <HAL_TIM_Base_MspInit+0x110>)
 80037f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037fa:	f003 0302 	and.w	r3, r3, #2
 80037fe:	60bb      	str	r3, [r7, #8]
 8003800:	68bb      	ldr	r3, [r7, #8]
    hdma_tim8_ch1.Instance = DMA2_Stream2;
 8003802:	4b1e      	ldr	r3, [pc, #120]	; (800387c <HAL_TIM_Base_MspInit+0x11c>)
 8003804:	4a1e      	ldr	r2, [pc, #120]	; (8003880 <HAL_TIM_Base_MspInit+0x120>)
 8003806:	601a      	str	r2, [r3, #0]
    hdma_tim8_ch1.Init.Channel = DMA_CHANNEL_7;
 8003808:	4b1c      	ldr	r3, [pc, #112]	; (800387c <HAL_TIM_Base_MspInit+0x11c>)
 800380a:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 800380e:	605a      	str	r2, [r3, #4]
    hdma_tim8_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003810:	4b1a      	ldr	r3, [pc, #104]	; (800387c <HAL_TIM_Base_MspInit+0x11c>)
 8003812:	2240      	movs	r2, #64	; 0x40
 8003814:	609a      	str	r2, [r3, #8]
    hdma_tim8_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003816:	4b19      	ldr	r3, [pc, #100]	; (800387c <HAL_TIM_Base_MspInit+0x11c>)
 8003818:	2200      	movs	r2, #0
 800381a:	60da      	str	r2, [r3, #12]
    hdma_tim8_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800381c:	4b17      	ldr	r3, [pc, #92]	; (800387c <HAL_TIM_Base_MspInit+0x11c>)
 800381e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003822:	611a      	str	r2, [r3, #16]
    hdma_tim8_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003824:	4b15      	ldr	r3, [pc, #84]	; (800387c <HAL_TIM_Base_MspInit+0x11c>)
 8003826:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800382a:	615a      	str	r2, [r3, #20]
    hdma_tim8_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800382c:	4b13      	ldr	r3, [pc, #76]	; (800387c <HAL_TIM_Base_MspInit+0x11c>)
 800382e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003832:	619a      	str	r2, [r3, #24]
    hdma_tim8_ch1.Init.Mode = DMA_NORMAL;
 8003834:	4b11      	ldr	r3, [pc, #68]	; (800387c <HAL_TIM_Base_MspInit+0x11c>)
 8003836:	2200      	movs	r2, #0
 8003838:	61da      	str	r2, [r3, #28]
    hdma_tim8_ch1.Init.Priority = DMA_PRIORITY_LOW;
 800383a:	4b10      	ldr	r3, [pc, #64]	; (800387c <HAL_TIM_Base_MspInit+0x11c>)
 800383c:	2200      	movs	r2, #0
 800383e:	621a      	str	r2, [r3, #32]
    hdma_tim8_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003840:	4b0e      	ldr	r3, [pc, #56]	; (800387c <HAL_TIM_Base_MspInit+0x11c>)
 8003842:	2200      	movs	r2, #0
 8003844:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim8_ch1) != HAL_OK)
 8003846:	480d      	ldr	r0, [pc, #52]	; (800387c <HAL_TIM_Base_MspInit+0x11c>)
 8003848:	f001 f9d0 	bl	8004bec <HAL_DMA_Init>
 800384c:	4603      	mov	r3, r0
 800384e:	2b00      	cmp	r3, #0
 8003850:	d001      	beq.n	8003856 <HAL_TIM_Base_MspInit+0xf6>
      Error_Handler();
 8003852:	f7ff fae3 	bl	8002e1c <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC1],hdma_tim8_ch1);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	4a08      	ldr	r2, [pc, #32]	; (800387c <HAL_TIM_Base_MspInit+0x11c>)
 800385a:	625a      	str	r2, [r3, #36]	; 0x24
 800385c:	4a07      	ldr	r2, [pc, #28]	; (800387c <HAL_TIM_Base_MspInit+0x11c>)
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6393      	str	r3, [r2, #56]	; 0x38
}
 8003862:	bf00      	nop
 8003864:	3728      	adds	r7, #40	; 0x28
 8003866:	46bd      	mov	sp, r7
 8003868:	bd80      	pop	{r7, pc}
 800386a:	bf00      	nop
 800386c:	40000400 	.word	0x40000400
 8003870:	40023800 	.word	0x40023800
 8003874:	40020400 	.word	0x40020400
 8003878:	40010400 	.word	0x40010400
 800387c:	2000096c 	.word	0x2000096c
 8003880:	40026440 	.word	0x40026440

08003884 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	b08a      	sub	sp, #40	; 0x28
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800388c:	f107 0314 	add.w	r3, r7, #20
 8003890:	2200      	movs	r2, #0
 8003892:	601a      	str	r2, [r3, #0]
 8003894:	605a      	str	r2, [r3, #4]
 8003896:	609a      	str	r2, [r3, #8]
 8003898:	60da      	str	r2, [r3, #12]
 800389a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	4a25      	ldr	r2, [pc, #148]	; (8003938 <HAL_TIM_MspPostInit+0xb4>)
 80038a2:	4293      	cmp	r3, r2
 80038a4:	d11f      	bne.n	80038e6 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80038a6:	2300      	movs	r3, #0
 80038a8:	613b      	str	r3, [r7, #16]
 80038aa:	4b24      	ldr	r3, [pc, #144]	; (800393c <HAL_TIM_MspPostInit+0xb8>)
 80038ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038ae:	4a23      	ldr	r2, [pc, #140]	; (800393c <HAL_TIM_MspPostInit+0xb8>)
 80038b0:	f043 0301 	orr.w	r3, r3, #1
 80038b4:	6313      	str	r3, [r2, #48]	; 0x30
 80038b6:	4b21      	ldr	r3, [pc, #132]	; (800393c <HAL_TIM_MspPostInit+0xb8>)
 80038b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038ba:	f003 0301 	and.w	r3, r3, #1
 80038be:	613b      	str	r3, [r7, #16]
 80038c0:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80038c2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80038c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038c8:	2302      	movs	r3, #2
 80038ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038cc:	2300      	movs	r3, #0
 80038ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80038d0:	2300      	movs	r3, #0
 80038d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80038d4:	2301      	movs	r3, #1
 80038d6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038d8:	f107 0314 	add.w	r3, r7, #20
 80038dc:	4619      	mov	r1, r3
 80038de:	4818      	ldr	r0, [pc, #96]	; (8003940 <HAL_TIM_MspPostInit+0xbc>)
 80038e0:	f001 fd86 	bl	80053f0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 80038e4:	e023      	b.n	800392e <HAL_TIM_MspPostInit+0xaa>
  else if(timHandle->Instance==TIM8)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	4a16      	ldr	r2, [pc, #88]	; (8003944 <HAL_TIM_MspPostInit+0xc0>)
 80038ec:	4293      	cmp	r3, r2
 80038ee:	d11e      	bne.n	800392e <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80038f0:	2300      	movs	r3, #0
 80038f2:	60fb      	str	r3, [r7, #12]
 80038f4:	4b11      	ldr	r3, [pc, #68]	; (800393c <HAL_TIM_MspPostInit+0xb8>)
 80038f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038f8:	4a10      	ldr	r2, [pc, #64]	; (800393c <HAL_TIM_MspPostInit+0xb8>)
 80038fa:	f043 0304 	orr.w	r3, r3, #4
 80038fe:	6313      	str	r3, [r2, #48]	; 0x30
 8003900:	4b0e      	ldr	r3, [pc, #56]	; (800393c <HAL_TIM_MspPostInit+0xb8>)
 8003902:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003904:	f003 0304 	and.w	r3, r3, #4
 8003908:	60fb      	str	r3, [r7, #12]
 800390a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 800390c:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8003910:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003912:	2302      	movs	r3, #2
 8003914:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003916:	2300      	movs	r3, #0
 8003918:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800391a:	2300      	movs	r3, #0
 800391c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800391e:	2303      	movs	r3, #3
 8003920:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003922:	f107 0314 	add.w	r3, r7, #20
 8003926:	4619      	mov	r1, r3
 8003928:	4807      	ldr	r0, [pc, #28]	; (8003948 <HAL_TIM_MspPostInit+0xc4>)
 800392a:	f001 fd61 	bl	80053f0 <HAL_GPIO_Init>
}
 800392e:	bf00      	nop
 8003930:	3728      	adds	r7, #40	; 0x28
 8003932:	46bd      	mov	sp, r7
 8003934:	bd80      	pop	{r7, pc}
 8003936:	bf00      	nop
 8003938:	40010000 	.word	0x40010000
 800393c:	40023800 	.word	0x40023800
 8003940:	40020000 	.word	0x40020000
 8003944:	40010400 	.word	0x40010400
 8003948:	40020800 	.word	0x40020800

0800394c <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003950:	4b11      	ldr	r3, [pc, #68]	; (8003998 <MX_USART2_UART_Init+0x4c>)
 8003952:	4a12      	ldr	r2, [pc, #72]	; (800399c <MX_USART2_UART_Init+0x50>)
 8003954:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003956:	4b10      	ldr	r3, [pc, #64]	; (8003998 <MX_USART2_UART_Init+0x4c>)
 8003958:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800395c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800395e:	4b0e      	ldr	r3, [pc, #56]	; (8003998 <MX_USART2_UART_Init+0x4c>)
 8003960:	2200      	movs	r2, #0
 8003962:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003964:	4b0c      	ldr	r3, [pc, #48]	; (8003998 <MX_USART2_UART_Init+0x4c>)
 8003966:	2200      	movs	r2, #0
 8003968:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800396a:	4b0b      	ldr	r3, [pc, #44]	; (8003998 <MX_USART2_UART_Init+0x4c>)
 800396c:	2200      	movs	r2, #0
 800396e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003970:	4b09      	ldr	r3, [pc, #36]	; (8003998 <MX_USART2_UART_Init+0x4c>)
 8003972:	220c      	movs	r2, #12
 8003974:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003976:	4b08      	ldr	r3, [pc, #32]	; (8003998 <MX_USART2_UART_Init+0x4c>)
 8003978:	2200      	movs	r2, #0
 800397a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800397c:	4b06      	ldr	r3, [pc, #24]	; (8003998 <MX_USART2_UART_Init+0x4c>)
 800397e:	2200      	movs	r2, #0
 8003980:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003982:	4805      	ldr	r0, [pc, #20]	; (8003998 <MX_USART2_UART_Init+0x4c>)
 8003984:	f004 f9e4 	bl	8007d50 <HAL_UART_Init>
 8003988:	4603      	mov	r3, r0
 800398a:	2b00      	cmp	r3, #0
 800398c:	d001      	beq.n	8003992 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800398e:	f7ff fa45 	bl	8002e1c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003992:	bf00      	nop
 8003994:	bd80      	pop	{r7, pc}
 8003996:	bf00      	nop
 8003998:	200009cc 	.word	0x200009cc
 800399c:	40004400 	.word	0x40004400

080039a0 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80039a4:	4b11      	ldr	r3, [pc, #68]	; (80039ec <MX_USART3_UART_Init+0x4c>)
 80039a6:	4a12      	ldr	r2, [pc, #72]	; (80039f0 <MX_USART3_UART_Init+0x50>)
 80039a8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80039aa:	4b10      	ldr	r3, [pc, #64]	; (80039ec <MX_USART3_UART_Init+0x4c>)
 80039ac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80039b0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80039b2:	4b0e      	ldr	r3, [pc, #56]	; (80039ec <MX_USART3_UART_Init+0x4c>)
 80039b4:	2200      	movs	r2, #0
 80039b6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80039b8:	4b0c      	ldr	r3, [pc, #48]	; (80039ec <MX_USART3_UART_Init+0x4c>)
 80039ba:	2200      	movs	r2, #0
 80039bc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80039be:	4b0b      	ldr	r3, [pc, #44]	; (80039ec <MX_USART3_UART_Init+0x4c>)
 80039c0:	2200      	movs	r2, #0
 80039c2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80039c4:	4b09      	ldr	r3, [pc, #36]	; (80039ec <MX_USART3_UART_Init+0x4c>)
 80039c6:	220c      	movs	r2, #12
 80039c8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80039ca:	4b08      	ldr	r3, [pc, #32]	; (80039ec <MX_USART3_UART_Init+0x4c>)
 80039cc:	2200      	movs	r2, #0
 80039ce:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80039d0:	4b06      	ldr	r3, [pc, #24]	; (80039ec <MX_USART3_UART_Init+0x4c>)
 80039d2:	2200      	movs	r2, #0
 80039d4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80039d6:	4805      	ldr	r0, [pc, #20]	; (80039ec <MX_USART3_UART_Init+0x4c>)
 80039d8:	f004 f9ba 	bl	8007d50 <HAL_UART_Init>
 80039dc:	4603      	mov	r3, r0
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d001      	beq.n	80039e6 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80039e2:	f7ff fa1b 	bl	8002e1c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80039e6:	bf00      	nop
 80039e8:	bd80      	pop	{r7, pc}
 80039ea:	bf00      	nop
 80039ec:	20000a10 	.word	0x20000a10
 80039f0:	40004800 	.word	0x40004800

080039f4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b08c      	sub	sp, #48	; 0x30
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039fc:	f107 031c 	add.w	r3, r7, #28
 8003a00:	2200      	movs	r2, #0
 8003a02:	601a      	str	r2, [r3, #0]
 8003a04:	605a      	str	r2, [r3, #4]
 8003a06:	609a      	str	r2, [r3, #8]
 8003a08:	60da      	str	r2, [r3, #12]
 8003a0a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	4a51      	ldr	r2, [pc, #324]	; (8003b58 <HAL_UART_MspInit+0x164>)
 8003a12:	4293      	cmp	r3, r2
 8003a14:	d134      	bne.n	8003a80 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003a16:	2300      	movs	r3, #0
 8003a18:	61bb      	str	r3, [r7, #24]
 8003a1a:	4b50      	ldr	r3, [pc, #320]	; (8003b5c <HAL_UART_MspInit+0x168>)
 8003a1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a1e:	4a4f      	ldr	r2, [pc, #316]	; (8003b5c <HAL_UART_MspInit+0x168>)
 8003a20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003a24:	6413      	str	r3, [r2, #64]	; 0x40
 8003a26:	4b4d      	ldr	r3, [pc, #308]	; (8003b5c <HAL_UART_MspInit+0x168>)
 8003a28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a2e:	61bb      	str	r3, [r7, #24]
 8003a30:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a32:	2300      	movs	r3, #0
 8003a34:	617b      	str	r3, [r7, #20]
 8003a36:	4b49      	ldr	r3, [pc, #292]	; (8003b5c <HAL_UART_MspInit+0x168>)
 8003a38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a3a:	4a48      	ldr	r2, [pc, #288]	; (8003b5c <HAL_UART_MspInit+0x168>)
 8003a3c:	f043 0301 	orr.w	r3, r3, #1
 8003a40:	6313      	str	r3, [r2, #48]	; 0x30
 8003a42:	4b46      	ldr	r3, [pc, #280]	; (8003b5c <HAL_UART_MspInit+0x168>)
 8003a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a46:	f003 0301 	and.w	r3, r3, #1
 8003a4a:	617b      	str	r3, [r7, #20]
 8003a4c:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003a4e:	230c      	movs	r3, #12
 8003a50:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a52:	2302      	movs	r3, #2
 8003a54:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a56:	2300      	movs	r3, #0
 8003a58:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a5a:	2303      	movs	r3, #3
 8003a5c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003a5e:	2307      	movs	r3, #7
 8003a60:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a62:	f107 031c 	add.w	r3, r7, #28
 8003a66:	4619      	mov	r1, r3
 8003a68:	483d      	ldr	r0, [pc, #244]	; (8003b60 <HAL_UART_MspInit+0x16c>)
 8003a6a:	f001 fcc1 	bl	80053f0 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8003a6e:	2200      	movs	r2, #0
 8003a70:	2105      	movs	r1, #5
 8003a72:	2026      	movs	r0, #38	; 0x26
 8003a74:	f001 f882 	bl	8004b7c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003a78:	2026      	movs	r0, #38	; 0x26
 8003a7a:	f001 f89b 	bl	8004bb4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8003a7e:	e067      	b.n	8003b50 <HAL_UART_MspInit+0x15c>
  else if(uartHandle->Instance==USART3)
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	4a37      	ldr	r2, [pc, #220]	; (8003b64 <HAL_UART_MspInit+0x170>)
 8003a86:	4293      	cmp	r3, r2
 8003a88:	d162      	bne.n	8003b50 <HAL_UART_MspInit+0x15c>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	613b      	str	r3, [r7, #16]
 8003a8e:	4b33      	ldr	r3, [pc, #204]	; (8003b5c <HAL_UART_MspInit+0x168>)
 8003a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a92:	4a32      	ldr	r2, [pc, #200]	; (8003b5c <HAL_UART_MspInit+0x168>)
 8003a94:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003a98:	6413      	str	r3, [r2, #64]	; 0x40
 8003a9a:	4b30      	ldr	r3, [pc, #192]	; (8003b5c <HAL_UART_MspInit+0x168>)
 8003a9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a9e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003aa2:	613b      	str	r3, [r7, #16]
 8003aa4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	60fb      	str	r3, [r7, #12]
 8003aaa:	4b2c      	ldr	r3, [pc, #176]	; (8003b5c <HAL_UART_MspInit+0x168>)
 8003aac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003aae:	4a2b      	ldr	r2, [pc, #172]	; (8003b5c <HAL_UART_MspInit+0x168>)
 8003ab0:	f043 0302 	orr.w	r3, r3, #2
 8003ab4:	6313      	str	r3, [r2, #48]	; 0x30
 8003ab6:	4b29      	ldr	r3, [pc, #164]	; (8003b5c <HAL_UART_MspInit+0x168>)
 8003ab8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003aba:	f003 0302 	and.w	r3, r3, #2
 8003abe:	60fb      	str	r3, [r7, #12]
 8003ac0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003ac2:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003ac6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ac8:	2302      	movs	r3, #2
 8003aca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003acc:	2300      	movs	r3, #0
 8003ace:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003ad0:	2303      	movs	r3, #3
 8003ad2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003ad4:	2307      	movs	r3, #7
 8003ad6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ad8:	f107 031c 	add.w	r3, r7, #28
 8003adc:	4619      	mov	r1, r3
 8003ade:	4822      	ldr	r0, [pc, #136]	; (8003b68 <HAL_UART_MspInit+0x174>)
 8003ae0:	f001 fc86 	bl	80053f0 <HAL_GPIO_Init>
    hdma_usart3_tx.Instance = DMA1_Stream3;
 8003ae4:	4b21      	ldr	r3, [pc, #132]	; (8003b6c <HAL_UART_MspInit+0x178>)
 8003ae6:	4a22      	ldr	r2, [pc, #136]	; (8003b70 <HAL_UART_MspInit+0x17c>)
 8003ae8:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 8003aea:	4b20      	ldr	r3, [pc, #128]	; (8003b6c <HAL_UART_MspInit+0x178>)
 8003aec:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003af0:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003af2:	4b1e      	ldr	r3, [pc, #120]	; (8003b6c <HAL_UART_MspInit+0x178>)
 8003af4:	2240      	movs	r2, #64	; 0x40
 8003af6:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003af8:	4b1c      	ldr	r3, [pc, #112]	; (8003b6c <HAL_UART_MspInit+0x178>)
 8003afa:	2200      	movs	r2, #0
 8003afc:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003afe:	4b1b      	ldr	r3, [pc, #108]	; (8003b6c <HAL_UART_MspInit+0x178>)
 8003b00:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003b04:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003b06:	4b19      	ldr	r3, [pc, #100]	; (8003b6c <HAL_UART_MspInit+0x178>)
 8003b08:	2200      	movs	r2, #0
 8003b0a:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003b0c:	4b17      	ldr	r3, [pc, #92]	; (8003b6c <HAL_UART_MspInit+0x178>)
 8003b0e:	2200      	movs	r2, #0
 8003b10:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8003b12:	4b16      	ldr	r3, [pc, #88]	; (8003b6c <HAL_UART_MspInit+0x178>)
 8003b14:	2200      	movs	r2, #0
 8003b16:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003b18:	4b14      	ldr	r3, [pc, #80]	; (8003b6c <HAL_UART_MspInit+0x178>)
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003b1e:	4b13      	ldr	r3, [pc, #76]	; (8003b6c <HAL_UART_MspInit+0x178>)
 8003b20:	2200      	movs	r2, #0
 8003b22:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8003b24:	4811      	ldr	r0, [pc, #68]	; (8003b6c <HAL_UART_MspInit+0x178>)
 8003b26:	f001 f861 	bl	8004bec <HAL_DMA_Init>
 8003b2a:	4603      	mov	r3, r0
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d001      	beq.n	8003b34 <HAL_UART_MspInit+0x140>
      Error_Handler();
 8003b30:	f7ff f974 	bl	8002e1c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	4a0d      	ldr	r2, [pc, #52]	; (8003b6c <HAL_UART_MspInit+0x178>)
 8003b38:	635a      	str	r2, [r3, #52]	; 0x34
 8003b3a:	4a0c      	ldr	r2, [pc, #48]	; (8003b6c <HAL_UART_MspInit+0x178>)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8003b40:	2200      	movs	r2, #0
 8003b42:	2105      	movs	r1, #5
 8003b44:	2027      	movs	r0, #39	; 0x27
 8003b46:	f001 f819 	bl	8004b7c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003b4a:	2027      	movs	r0, #39	; 0x27
 8003b4c:	f001 f832 	bl	8004bb4 <HAL_NVIC_EnableIRQ>
}
 8003b50:	bf00      	nop
 8003b52:	3730      	adds	r7, #48	; 0x30
 8003b54:	46bd      	mov	sp, r7
 8003b56:	bd80      	pop	{r7, pc}
 8003b58:	40004400 	.word	0x40004400
 8003b5c:	40023800 	.word	0x40023800
 8003b60:	40020000 	.word	0x40020000
 8003b64:	40004800 	.word	0x40004800
 8003b68:	40020400 	.word	0x40020400
 8003b6c:	20000a54 	.word	0x20000a54
 8003b70:	40026058 	.word	0x40026058

08003b74 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003b74:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003bac <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003b78:	480d      	ldr	r0, [pc, #52]	; (8003bb0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003b7a:	490e      	ldr	r1, [pc, #56]	; (8003bb4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003b7c:	4a0e      	ldr	r2, [pc, #56]	; (8003bb8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003b7e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003b80:	e002      	b.n	8003b88 <LoopCopyDataInit>

08003b82 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003b82:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003b84:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003b86:	3304      	adds	r3, #4

08003b88 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003b88:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003b8a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003b8c:	d3f9      	bcc.n	8003b82 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003b8e:	4a0b      	ldr	r2, [pc, #44]	; (8003bbc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003b90:	4c0b      	ldr	r4, [pc, #44]	; (8003bc0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003b92:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003b94:	e001      	b.n	8003b9a <LoopFillZerobss>

08003b96 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003b96:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003b98:	3204      	adds	r2, #4

08003b9a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003b9a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003b9c:	d3fb      	bcc.n	8003b96 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003b9e:	f7ff fb93 	bl	80032c8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003ba2:	f008 fff7 	bl	800cb94 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003ba6:	f7ff f899 	bl	8002cdc <main>
  bx  lr    
 8003baa:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003bac:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003bb0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003bb4:	20000224 	.word	0x20000224
  ldr r2, =_sidata
 8003bb8:	080117c0 	.word	0x080117c0
  ldr r2, =_sbss
 8003bbc:	20000224 	.word	0x20000224
  ldr r4, =_ebss
 8003bc0:	200054d8 	.word	0x200054d8

08003bc4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003bc4:	e7fe      	b.n	8003bc4 <ADC_IRQHandler>
	...

08003bc8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003bcc:	4b0e      	ldr	r3, [pc, #56]	; (8003c08 <HAL_Init+0x40>)
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	4a0d      	ldr	r2, [pc, #52]	; (8003c08 <HAL_Init+0x40>)
 8003bd2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003bd6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003bd8:	4b0b      	ldr	r3, [pc, #44]	; (8003c08 <HAL_Init+0x40>)
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	4a0a      	ldr	r2, [pc, #40]	; (8003c08 <HAL_Init+0x40>)
 8003bde:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003be2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003be4:	4b08      	ldr	r3, [pc, #32]	; (8003c08 <HAL_Init+0x40>)
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	4a07      	ldr	r2, [pc, #28]	; (8003c08 <HAL_Init+0x40>)
 8003bea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003bee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003bf0:	2003      	movs	r0, #3
 8003bf2:	f000 ffb8 	bl	8004b66 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003bf6:	200f      	movs	r0, #15
 8003bf8:	f7ff f9fa 	bl	8002ff0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003bfc:	f7ff f9cc 	bl	8002f98 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003c00:	2300      	movs	r3, #0
}
 8003c02:	4618      	mov	r0, r3
 8003c04:	bd80      	pop	{r7, pc}
 8003c06:	bf00      	nop
 8003c08:	40023c00 	.word	0x40023c00

08003c0c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003c10:	4b06      	ldr	r3, [pc, #24]	; (8003c2c <HAL_IncTick+0x20>)
 8003c12:	781b      	ldrb	r3, [r3, #0]
 8003c14:	461a      	mov	r2, r3
 8003c16:	4b06      	ldr	r3, [pc, #24]	; (8003c30 <HAL_IncTick+0x24>)
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4413      	add	r3, r2
 8003c1c:	4a04      	ldr	r2, [pc, #16]	; (8003c30 <HAL_IncTick+0x24>)
 8003c1e:	6013      	str	r3, [r2, #0]
}
 8003c20:	bf00      	nop
 8003c22:	46bd      	mov	sp, r7
 8003c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c28:	4770      	bx	lr
 8003c2a:	bf00      	nop
 8003c2c:	2000004c 	.word	0x2000004c
 8003c30:	20000ab4 	.word	0x20000ab4

08003c34 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003c34:	b480      	push	{r7}
 8003c36:	af00      	add	r7, sp, #0
  return uwTick;
 8003c38:	4b03      	ldr	r3, [pc, #12]	; (8003c48 <HAL_GetTick+0x14>)
 8003c3a:	681b      	ldr	r3, [r3, #0]
}
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c44:	4770      	bx	lr
 8003c46:	bf00      	nop
 8003c48:	20000ab4 	.word	0x20000ab4

08003c4c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	b084      	sub	sp, #16
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003c54:	f7ff ffee 	bl	8003c34 <HAL_GetTick>
 8003c58:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c64:	d005      	beq.n	8003c72 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003c66:	4b0a      	ldr	r3, [pc, #40]	; (8003c90 <HAL_Delay+0x44>)
 8003c68:	781b      	ldrb	r3, [r3, #0]
 8003c6a:	461a      	mov	r2, r3
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	4413      	add	r3, r2
 8003c70:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003c72:	bf00      	nop
 8003c74:	f7ff ffde 	bl	8003c34 <HAL_GetTick>
 8003c78:	4602      	mov	r2, r0
 8003c7a:	68bb      	ldr	r3, [r7, #8]
 8003c7c:	1ad3      	subs	r3, r2, r3
 8003c7e:	68fa      	ldr	r2, [r7, #12]
 8003c80:	429a      	cmp	r2, r3
 8003c82:	d8f7      	bhi.n	8003c74 <HAL_Delay+0x28>
  {
  }
}
 8003c84:	bf00      	nop
 8003c86:	bf00      	nop
 8003c88:	3710      	adds	r7, #16
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	bd80      	pop	{r7, pc}
 8003c8e:	bf00      	nop
 8003c90:	2000004c 	.word	0x2000004c

08003c94 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b084      	sub	sp, #16
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d101      	bne.n	8003ca6 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8003ca2:	2301      	movs	r3, #1
 8003ca4:	e0ed      	b.n	8003e82 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003cac:	b2db      	uxtb	r3, r3
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d102      	bne.n	8003cb8 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8003cb2:	6878      	ldr	r0, [r7, #4]
 8003cb4:	f7fd f9ea 	bl	800108c <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	681a      	ldr	r2, [r3, #0]
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f042 0201 	orr.w	r2, r2, #1
 8003cc6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003cc8:	f7ff ffb4 	bl	8003c34 <HAL_GetTick>
 8003ccc:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003cce:	e012      	b.n	8003cf6 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003cd0:	f7ff ffb0 	bl	8003c34 <HAL_GetTick>
 8003cd4:	4602      	mov	r2, r0
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	1ad3      	subs	r3, r2, r3
 8003cda:	2b0a      	cmp	r3, #10
 8003cdc:	d90b      	bls.n	8003cf6 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ce2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	2205      	movs	r2, #5
 8003cee:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003cf2:	2301      	movs	r3, #1
 8003cf4:	e0c5      	b.n	8003e82 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	685b      	ldr	r3, [r3, #4]
 8003cfc:	f003 0301 	and.w	r3, r3, #1
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d0e5      	beq.n	8003cd0 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	681a      	ldr	r2, [r3, #0]
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f022 0202 	bic.w	r2, r2, #2
 8003d12:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003d14:	f7ff ff8e 	bl	8003c34 <HAL_GetTick>
 8003d18:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003d1a:	e012      	b.n	8003d42 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003d1c:	f7ff ff8a 	bl	8003c34 <HAL_GetTick>
 8003d20:	4602      	mov	r2, r0
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	1ad3      	subs	r3, r2, r3
 8003d26:	2b0a      	cmp	r3, #10
 8003d28:	d90b      	bls.n	8003d42 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d2e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	2205      	movs	r2, #5
 8003d3a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003d3e:	2301      	movs	r3, #1
 8003d40:	e09f      	b.n	8003e82 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	685b      	ldr	r3, [r3, #4]
 8003d48:	f003 0302 	and.w	r3, r3, #2
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d1e5      	bne.n	8003d1c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	7e1b      	ldrb	r3, [r3, #24]
 8003d54:	2b01      	cmp	r3, #1
 8003d56:	d108      	bne.n	8003d6a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	681a      	ldr	r2, [r3, #0]
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003d66:	601a      	str	r2, [r3, #0]
 8003d68:	e007      	b.n	8003d7a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	681a      	ldr	r2, [r3, #0]
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003d78:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	7e5b      	ldrb	r3, [r3, #25]
 8003d7e:	2b01      	cmp	r3, #1
 8003d80:	d108      	bne.n	8003d94 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	681a      	ldr	r2, [r3, #0]
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003d90:	601a      	str	r2, [r3, #0]
 8003d92:	e007      	b.n	8003da4 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	681a      	ldr	r2, [r3, #0]
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003da2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	7e9b      	ldrb	r3, [r3, #26]
 8003da8:	2b01      	cmp	r3, #1
 8003daa:	d108      	bne.n	8003dbe <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	681a      	ldr	r2, [r3, #0]
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f042 0220 	orr.w	r2, r2, #32
 8003dba:	601a      	str	r2, [r3, #0]
 8003dbc:	e007      	b.n	8003dce <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	681a      	ldr	r2, [r3, #0]
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f022 0220 	bic.w	r2, r2, #32
 8003dcc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	7edb      	ldrb	r3, [r3, #27]
 8003dd2:	2b01      	cmp	r3, #1
 8003dd4:	d108      	bne.n	8003de8 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	681a      	ldr	r2, [r3, #0]
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f022 0210 	bic.w	r2, r2, #16
 8003de4:	601a      	str	r2, [r3, #0]
 8003de6:	e007      	b.n	8003df8 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	681a      	ldr	r2, [r3, #0]
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f042 0210 	orr.w	r2, r2, #16
 8003df6:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	7f1b      	ldrb	r3, [r3, #28]
 8003dfc:	2b01      	cmp	r3, #1
 8003dfe:	d108      	bne.n	8003e12 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	681a      	ldr	r2, [r3, #0]
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f042 0208 	orr.w	r2, r2, #8
 8003e0e:	601a      	str	r2, [r3, #0]
 8003e10:	e007      	b.n	8003e22 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	681a      	ldr	r2, [r3, #0]
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f022 0208 	bic.w	r2, r2, #8
 8003e20:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	7f5b      	ldrb	r3, [r3, #29]
 8003e26:	2b01      	cmp	r3, #1
 8003e28:	d108      	bne.n	8003e3c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	681a      	ldr	r2, [r3, #0]
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f042 0204 	orr.w	r2, r2, #4
 8003e38:	601a      	str	r2, [r3, #0]
 8003e3a:	e007      	b.n	8003e4c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	681a      	ldr	r2, [r3, #0]
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f022 0204 	bic.w	r2, r2, #4
 8003e4a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	689a      	ldr	r2, [r3, #8]
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	68db      	ldr	r3, [r3, #12]
 8003e54:	431a      	orrs	r2, r3
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	691b      	ldr	r3, [r3, #16]
 8003e5a:	431a      	orrs	r2, r3
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	695b      	ldr	r3, [r3, #20]
 8003e60:	ea42 0103 	orr.w	r1, r2, r3
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	685b      	ldr	r3, [r3, #4]
 8003e68:	1e5a      	subs	r2, r3, #1
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	430a      	orrs	r2, r1
 8003e70:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	2200      	movs	r2, #0
 8003e76:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2201      	movs	r2, #1
 8003e7c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003e80:	2300      	movs	r3, #0
}
 8003e82:	4618      	mov	r0, r3
 8003e84:	3710      	adds	r7, #16
 8003e86:	46bd      	mov	sp, r7
 8003e88:	bd80      	pop	{r7, pc}
	...

08003e8c <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8003e8c:	b480      	push	{r7}
 8003e8e:	b087      	sub	sp, #28
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	6078      	str	r0, [r7, #4]
 8003e94:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003ea2:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8003ea4:	7cfb      	ldrb	r3, [r7, #19]
 8003ea6:	2b01      	cmp	r3, #1
 8003ea8:	d003      	beq.n	8003eb2 <HAL_CAN_ConfigFilter+0x26>
 8003eaa:	7cfb      	ldrb	r3, [r7, #19]
 8003eac:	2b02      	cmp	r3, #2
 8003eae:	f040 80be 	bne.w	800402e <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8003eb2:	4b65      	ldr	r3, [pc, #404]	; (8004048 <HAL_CAN_ConfigFilter+0x1bc>)
 8003eb4:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003eb6:	697b      	ldr	r3, [r7, #20]
 8003eb8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003ebc:	f043 0201 	orr.w	r2, r3, #1
 8003ec0:	697b      	ldr	r3, [r7, #20]
 8003ec2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8003ec6:	697b      	ldr	r3, [r7, #20]
 8003ec8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003ecc:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8003ed0:	697b      	ldr	r3, [r7, #20]
 8003ed2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8003ed6:	697b      	ldr	r3, [r7, #20]
 8003ed8:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8003edc:	683b      	ldr	r3, [r7, #0]
 8003ede:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ee0:	021b      	lsls	r3, r3, #8
 8003ee2:	431a      	orrs	r2, r3
 8003ee4:	697b      	ldr	r3, [r7, #20]
 8003ee6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	695b      	ldr	r3, [r3, #20]
 8003eee:	f003 031f 	and.w	r3, r3, #31
 8003ef2:	2201      	movs	r2, #1
 8003ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ef8:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8003efa:	697b      	ldr	r3, [r7, #20]
 8003efc:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	43db      	mvns	r3, r3
 8003f04:	401a      	ands	r2, r3
 8003f06:	697b      	ldr	r3, [r7, #20]
 8003f08:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8003f0c:	683b      	ldr	r3, [r7, #0]
 8003f0e:	69db      	ldr	r3, [r3, #28]
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d123      	bne.n	8003f5c <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8003f14:	697b      	ldr	r3, [r7, #20]
 8003f16:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	43db      	mvns	r3, r3
 8003f1e:	401a      	ands	r2, r3
 8003f20:	697b      	ldr	r3, [r7, #20]
 8003f22:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003f26:	683b      	ldr	r3, [r7, #0]
 8003f28:	68db      	ldr	r3, [r3, #12]
 8003f2a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	685b      	ldr	r3, [r3, #4]
 8003f30:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003f32:	683a      	ldr	r2, [r7, #0]
 8003f34:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003f36:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003f38:	697b      	ldr	r3, [r7, #20]
 8003f3a:	3248      	adds	r2, #72	; 0x48
 8003f3c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003f40:	683b      	ldr	r3, [r7, #0]
 8003f42:	689b      	ldr	r3, [r3, #8]
 8003f44:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8003f46:	683b      	ldr	r3, [r7, #0]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003f4c:	683b      	ldr	r3, [r7, #0]
 8003f4e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003f50:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003f52:	6979      	ldr	r1, [r7, #20]
 8003f54:	3348      	adds	r3, #72	; 0x48
 8003f56:	00db      	lsls	r3, r3, #3
 8003f58:	440b      	add	r3, r1
 8003f5a:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8003f5c:	683b      	ldr	r3, [r7, #0]
 8003f5e:	69db      	ldr	r3, [r3, #28]
 8003f60:	2b01      	cmp	r3, #1
 8003f62:	d122      	bne.n	8003faa <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8003f64:	697b      	ldr	r3, [r7, #20]
 8003f66:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	431a      	orrs	r2, r3
 8003f6e:	697b      	ldr	r3, [r7, #20]
 8003f70:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003f74:	683b      	ldr	r3, [r7, #0]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003f7a:	683b      	ldr	r3, [r7, #0]
 8003f7c:	685b      	ldr	r3, [r3, #4]
 8003f7e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003f80:	683a      	ldr	r2, [r7, #0]
 8003f82:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003f84:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003f86:	697b      	ldr	r3, [r7, #20]
 8003f88:	3248      	adds	r2, #72	; 0x48
 8003f8a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003f8e:	683b      	ldr	r3, [r7, #0]
 8003f90:	689b      	ldr	r3, [r3, #8]
 8003f92:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8003f94:	683b      	ldr	r3, [r7, #0]
 8003f96:	68db      	ldr	r3, [r3, #12]
 8003f98:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003f9a:	683b      	ldr	r3, [r7, #0]
 8003f9c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003f9e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003fa0:	6979      	ldr	r1, [r7, #20]
 8003fa2:	3348      	adds	r3, #72	; 0x48
 8003fa4:	00db      	lsls	r3, r3, #3
 8003fa6:	440b      	add	r3, r1
 8003fa8:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8003faa:	683b      	ldr	r3, [r7, #0]
 8003fac:	699b      	ldr	r3, [r3, #24]
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d109      	bne.n	8003fc6 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8003fb2:	697b      	ldr	r3, [r7, #20]
 8003fb4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	43db      	mvns	r3, r3
 8003fbc:	401a      	ands	r2, r3
 8003fbe:	697b      	ldr	r3, [r7, #20]
 8003fc0:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8003fc4:	e007      	b.n	8003fd6 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8003fc6:	697b      	ldr	r3, [r7, #20]
 8003fc8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	431a      	orrs	r2, r3
 8003fd0:	697b      	ldr	r3, [r7, #20]
 8003fd2:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8003fd6:	683b      	ldr	r3, [r7, #0]
 8003fd8:	691b      	ldr	r3, [r3, #16]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d109      	bne.n	8003ff2 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8003fde:	697b      	ldr	r3, [r7, #20]
 8003fe0:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	43db      	mvns	r3, r3
 8003fe8:	401a      	ands	r2, r3
 8003fea:	697b      	ldr	r3, [r7, #20]
 8003fec:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8003ff0:	e007      	b.n	8004002 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8003ff2:	697b      	ldr	r3, [r7, #20]
 8003ff4:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	431a      	orrs	r2, r3
 8003ffc:	697b      	ldr	r3, [r7, #20]
 8003ffe:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8004002:	683b      	ldr	r3, [r7, #0]
 8004004:	6a1b      	ldr	r3, [r3, #32]
 8004006:	2b01      	cmp	r3, #1
 8004008:	d107      	bne.n	800401a <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800400a:	697b      	ldr	r3, [r7, #20]
 800400c:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	431a      	orrs	r2, r3
 8004014:	697b      	ldr	r3, [r7, #20]
 8004016:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800401a:	697b      	ldr	r3, [r7, #20]
 800401c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004020:	f023 0201 	bic.w	r2, r3, #1
 8004024:	697b      	ldr	r3, [r7, #20]
 8004026:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 800402a:	2300      	movs	r3, #0
 800402c:	e006      	b.n	800403c <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004032:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800403a:	2301      	movs	r3, #1
  }
}
 800403c:	4618      	mov	r0, r3
 800403e:	371c      	adds	r7, #28
 8004040:	46bd      	mov	sp, r7
 8004042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004046:	4770      	bx	lr
 8004048:	40006400 	.word	0x40006400

0800404c <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800404c:	b580      	push	{r7, lr}
 800404e:	b084      	sub	sp, #16
 8004050:	af00      	add	r7, sp, #0
 8004052:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	f893 3020 	ldrb.w	r3, [r3, #32]
 800405a:	b2db      	uxtb	r3, r3
 800405c:	2b01      	cmp	r3, #1
 800405e:	d12e      	bne.n	80040be <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2202      	movs	r2, #2
 8004064:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	681a      	ldr	r2, [r3, #0]
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f022 0201 	bic.w	r2, r2, #1
 8004076:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004078:	f7ff fddc 	bl	8003c34 <HAL_GetTick>
 800407c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800407e:	e012      	b.n	80040a6 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004080:	f7ff fdd8 	bl	8003c34 <HAL_GetTick>
 8004084:	4602      	mov	r2, r0
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	1ad3      	subs	r3, r2, r3
 800408a:	2b0a      	cmp	r3, #10
 800408c:	d90b      	bls.n	80040a6 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004092:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2205      	movs	r2, #5
 800409e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80040a2:	2301      	movs	r3, #1
 80040a4:	e012      	b.n	80040cc <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	685b      	ldr	r3, [r3, #4]
 80040ac:	f003 0301 	and.w	r3, r3, #1
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d1e5      	bne.n	8004080 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2200      	movs	r2, #0
 80040b8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80040ba:	2300      	movs	r3, #0
 80040bc:	e006      	b.n	80040cc <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040c2:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80040ca:	2301      	movs	r3, #1
  }
}
 80040cc:	4618      	mov	r0, r3
 80040ce:	3710      	adds	r7, #16
 80040d0:	46bd      	mov	sp, r7
 80040d2:	bd80      	pop	{r7, pc}

080040d4 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 80040d4:	b480      	push	{r7}
 80040d6:	b089      	sub	sp, #36	; 0x24
 80040d8:	af00      	add	r7, sp, #0
 80040da:	60f8      	str	r0, [r7, #12]
 80040dc:	60b9      	str	r1, [r7, #8]
 80040de:	607a      	str	r2, [r7, #4]
 80040e0:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80040e8:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	689b      	ldr	r3, [r3, #8]
 80040f0:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80040f2:	7ffb      	ldrb	r3, [r7, #31]
 80040f4:	2b01      	cmp	r3, #1
 80040f6:	d003      	beq.n	8004100 <HAL_CAN_AddTxMessage+0x2c>
 80040f8:	7ffb      	ldrb	r3, [r7, #31]
 80040fa:	2b02      	cmp	r3, #2
 80040fc:	f040 80b8 	bne.w	8004270 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8004100:	69bb      	ldr	r3, [r7, #24]
 8004102:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004106:	2b00      	cmp	r3, #0
 8004108:	d10a      	bne.n	8004120 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800410a:	69bb      	ldr	r3, [r7, #24]
 800410c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8004110:	2b00      	cmp	r3, #0
 8004112:	d105      	bne.n	8004120 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8004114:	69bb      	ldr	r3, [r7, #24]
 8004116:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800411a:	2b00      	cmp	r3, #0
 800411c:	f000 80a0 	beq.w	8004260 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8004120:	69bb      	ldr	r3, [r7, #24]
 8004122:	0e1b      	lsrs	r3, r3, #24
 8004124:	f003 0303 	and.w	r3, r3, #3
 8004128:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 800412a:	697b      	ldr	r3, [r7, #20]
 800412c:	2b02      	cmp	r3, #2
 800412e:	d907      	bls.n	8004140 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004134:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800413c:	2301      	movs	r3, #1
 800413e:	e09e      	b.n	800427e <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8004140:	2201      	movs	r2, #1
 8004142:	697b      	ldr	r3, [r7, #20]
 8004144:	409a      	lsls	r2, r3
 8004146:	683b      	ldr	r3, [r7, #0]
 8004148:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800414a:	68bb      	ldr	r3, [r7, #8]
 800414c:	689b      	ldr	r3, [r3, #8]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d10d      	bne.n	800416e <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8004152:	68bb      	ldr	r3, [r7, #8]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8004158:	68bb      	ldr	r3, [r7, #8]
 800415a:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800415c:	68f9      	ldr	r1, [r7, #12]
 800415e:	6809      	ldr	r1, [r1, #0]
 8004160:	431a      	orrs	r2, r3
 8004162:	697b      	ldr	r3, [r7, #20]
 8004164:	3318      	adds	r3, #24
 8004166:	011b      	lsls	r3, r3, #4
 8004168:	440b      	add	r3, r1
 800416a:	601a      	str	r2, [r3, #0]
 800416c:	e00f      	b.n	800418e <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800416e:	68bb      	ldr	r3, [r7, #8]
 8004170:	685b      	ldr	r3, [r3, #4]
 8004172:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8004174:	68bb      	ldr	r3, [r7, #8]
 8004176:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004178:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 800417a:	68bb      	ldr	r3, [r7, #8]
 800417c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800417e:	68f9      	ldr	r1, [r7, #12]
 8004180:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8004182:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004184:	697b      	ldr	r3, [r7, #20]
 8004186:	3318      	adds	r3, #24
 8004188:	011b      	lsls	r3, r3, #4
 800418a:	440b      	add	r3, r1
 800418c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	6819      	ldr	r1, [r3, #0]
 8004192:	68bb      	ldr	r3, [r7, #8]
 8004194:	691a      	ldr	r2, [r3, #16]
 8004196:	697b      	ldr	r3, [r7, #20]
 8004198:	3318      	adds	r3, #24
 800419a:	011b      	lsls	r3, r3, #4
 800419c:	440b      	add	r3, r1
 800419e:	3304      	adds	r3, #4
 80041a0:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80041a2:	68bb      	ldr	r3, [r7, #8]
 80041a4:	7d1b      	ldrb	r3, [r3, #20]
 80041a6:	2b01      	cmp	r3, #1
 80041a8:	d111      	bne.n	80041ce <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	681a      	ldr	r2, [r3, #0]
 80041ae:	697b      	ldr	r3, [r7, #20]
 80041b0:	3318      	adds	r3, #24
 80041b2:	011b      	lsls	r3, r3, #4
 80041b4:	4413      	add	r3, r2
 80041b6:	3304      	adds	r3, #4
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	68fa      	ldr	r2, [r7, #12]
 80041bc:	6811      	ldr	r1, [r2, #0]
 80041be:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80041c2:	697b      	ldr	r3, [r7, #20]
 80041c4:	3318      	adds	r3, #24
 80041c6:	011b      	lsls	r3, r3, #4
 80041c8:	440b      	add	r3, r1
 80041ca:	3304      	adds	r3, #4
 80041cc:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	3307      	adds	r3, #7
 80041d2:	781b      	ldrb	r3, [r3, #0]
 80041d4:	061a      	lsls	r2, r3, #24
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	3306      	adds	r3, #6
 80041da:	781b      	ldrb	r3, [r3, #0]
 80041dc:	041b      	lsls	r3, r3, #16
 80041de:	431a      	orrs	r2, r3
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	3305      	adds	r3, #5
 80041e4:	781b      	ldrb	r3, [r3, #0]
 80041e6:	021b      	lsls	r3, r3, #8
 80041e8:	4313      	orrs	r3, r2
 80041ea:	687a      	ldr	r2, [r7, #4]
 80041ec:	3204      	adds	r2, #4
 80041ee:	7812      	ldrb	r2, [r2, #0]
 80041f0:	4610      	mov	r0, r2
 80041f2:	68fa      	ldr	r2, [r7, #12]
 80041f4:	6811      	ldr	r1, [r2, #0]
 80041f6:	ea43 0200 	orr.w	r2, r3, r0
 80041fa:	697b      	ldr	r3, [r7, #20]
 80041fc:	011b      	lsls	r3, r3, #4
 80041fe:	440b      	add	r3, r1
 8004200:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8004204:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	3303      	adds	r3, #3
 800420a:	781b      	ldrb	r3, [r3, #0]
 800420c:	061a      	lsls	r2, r3, #24
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	3302      	adds	r3, #2
 8004212:	781b      	ldrb	r3, [r3, #0]
 8004214:	041b      	lsls	r3, r3, #16
 8004216:	431a      	orrs	r2, r3
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	3301      	adds	r3, #1
 800421c:	781b      	ldrb	r3, [r3, #0]
 800421e:	021b      	lsls	r3, r3, #8
 8004220:	4313      	orrs	r3, r2
 8004222:	687a      	ldr	r2, [r7, #4]
 8004224:	7812      	ldrb	r2, [r2, #0]
 8004226:	4610      	mov	r0, r2
 8004228:	68fa      	ldr	r2, [r7, #12]
 800422a:	6811      	ldr	r1, [r2, #0]
 800422c:	ea43 0200 	orr.w	r2, r3, r0
 8004230:	697b      	ldr	r3, [r7, #20]
 8004232:	011b      	lsls	r3, r3, #4
 8004234:	440b      	add	r3, r1
 8004236:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 800423a:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	681a      	ldr	r2, [r3, #0]
 8004240:	697b      	ldr	r3, [r7, #20]
 8004242:	3318      	adds	r3, #24
 8004244:	011b      	lsls	r3, r3, #4
 8004246:	4413      	add	r3, r2
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	68fa      	ldr	r2, [r7, #12]
 800424c:	6811      	ldr	r1, [r2, #0]
 800424e:	f043 0201 	orr.w	r2, r3, #1
 8004252:	697b      	ldr	r3, [r7, #20]
 8004254:	3318      	adds	r3, #24
 8004256:	011b      	lsls	r3, r3, #4
 8004258:	440b      	add	r3, r1
 800425a:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 800425c:	2300      	movs	r3, #0
 800425e:	e00e      	b.n	800427e <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004264:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 800426c:	2301      	movs	r3, #1
 800426e:	e006      	b.n	800427e <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004274:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800427c:	2301      	movs	r3, #1
  }
}
 800427e:	4618      	mov	r0, r3
 8004280:	3724      	adds	r7, #36	; 0x24
 8004282:	46bd      	mov	sp, r7
 8004284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004288:	4770      	bx	lr

0800428a <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan)
{
 800428a:	b480      	push	{r7}
 800428c:	b085      	sub	sp, #20
 800428e:	af00      	add	r7, sp, #0
 8004290:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8004292:	2300      	movs	r3, #0
 8004294:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	f893 3020 	ldrb.w	r3, [r3, #32]
 800429c:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 800429e:	7afb      	ldrb	r3, [r7, #11]
 80042a0:	2b01      	cmp	r3, #1
 80042a2:	d002      	beq.n	80042aa <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 80042a4:	7afb      	ldrb	r3, [r7, #11]
 80042a6:	2b02      	cmp	r3, #2
 80042a8:	d11d      	bne.n	80042e6 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	689b      	ldr	r3, [r3, #8]
 80042b0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d002      	beq.n	80042be <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	3301      	adds	r3, #1
 80042bc:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	689b      	ldr	r3, [r3, #8]
 80042c4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d002      	beq.n	80042d2 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	3301      	adds	r3, #1
 80042d0:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	689b      	ldr	r3, [r3, #8]
 80042d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d002      	beq.n	80042e6 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	3301      	adds	r3, #1
 80042e4:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 80042e6:	68fb      	ldr	r3, [r7, #12]
}
 80042e8:	4618      	mov	r0, r3
 80042ea:	3714      	adds	r7, #20
 80042ec:	46bd      	mov	sp, r7
 80042ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f2:	4770      	bx	lr

080042f4 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80042f4:	b480      	push	{r7}
 80042f6:	b087      	sub	sp, #28
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	60f8      	str	r0, [r7, #12]
 80042fc:	60b9      	str	r1, [r7, #8]
 80042fe:	607a      	str	r2, [r7, #4]
 8004300:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004308:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800430a:	7dfb      	ldrb	r3, [r7, #23]
 800430c:	2b01      	cmp	r3, #1
 800430e:	d003      	beq.n	8004318 <HAL_CAN_GetRxMessage+0x24>
 8004310:	7dfb      	ldrb	r3, [r7, #23]
 8004312:	2b02      	cmp	r3, #2
 8004314:	f040 80f3 	bne.w	80044fe <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8004318:	68bb      	ldr	r3, [r7, #8]
 800431a:	2b00      	cmp	r3, #0
 800431c:	d10e      	bne.n	800433c <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	68db      	ldr	r3, [r3, #12]
 8004324:	f003 0303 	and.w	r3, r3, #3
 8004328:	2b00      	cmp	r3, #0
 800432a:	d116      	bne.n	800435a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004330:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8004338:	2301      	movs	r3, #1
 800433a:	e0e7      	b.n	800450c <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	691b      	ldr	r3, [r3, #16]
 8004342:	f003 0303 	and.w	r3, r3, #3
 8004346:	2b00      	cmp	r3, #0
 8004348:	d107      	bne.n	800435a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800434e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8004356:	2301      	movs	r3, #1
 8004358:	e0d8      	b.n	800450c <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681a      	ldr	r2, [r3, #0]
 800435e:	68bb      	ldr	r3, [r7, #8]
 8004360:	331b      	adds	r3, #27
 8004362:	011b      	lsls	r3, r3, #4
 8004364:	4413      	add	r3, r2
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f003 0204 	and.w	r2, r3, #4
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	689b      	ldr	r3, [r3, #8]
 8004374:	2b00      	cmp	r3, #0
 8004376:	d10c      	bne.n	8004392 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	681a      	ldr	r2, [r3, #0]
 800437c:	68bb      	ldr	r3, [r7, #8]
 800437e:	331b      	adds	r3, #27
 8004380:	011b      	lsls	r3, r3, #4
 8004382:	4413      	add	r3, r2
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	0d5b      	lsrs	r3, r3, #21
 8004388:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	601a      	str	r2, [r3, #0]
 8004390:	e00b      	b.n	80043aa <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	681a      	ldr	r2, [r3, #0]
 8004396:	68bb      	ldr	r3, [r7, #8]
 8004398:	331b      	adds	r3, #27
 800439a:	011b      	lsls	r3, r3, #4
 800439c:	4413      	add	r3, r2
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	08db      	lsrs	r3, r3, #3
 80043a2:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681a      	ldr	r2, [r3, #0]
 80043ae:	68bb      	ldr	r3, [r7, #8]
 80043b0:	331b      	adds	r3, #27
 80043b2:	011b      	lsls	r3, r3, #4
 80043b4:	4413      	add	r3, r2
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f003 0202 	and.w	r2, r3, #2
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	681a      	ldr	r2, [r3, #0]
 80043c4:	68bb      	ldr	r3, [r7, #8]
 80043c6:	331b      	adds	r3, #27
 80043c8:	011b      	lsls	r3, r3, #4
 80043ca:	4413      	add	r3, r2
 80043cc:	3304      	adds	r3, #4
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f003 020f 	and.w	r2, r3, #15
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	681a      	ldr	r2, [r3, #0]
 80043dc:	68bb      	ldr	r3, [r7, #8]
 80043de:	331b      	adds	r3, #27
 80043e0:	011b      	lsls	r3, r3, #4
 80043e2:	4413      	add	r3, r2
 80043e4:	3304      	adds	r3, #4
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	0a1b      	lsrs	r3, r3, #8
 80043ea:	b2da      	uxtb	r2, r3
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	681a      	ldr	r2, [r3, #0]
 80043f4:	68bb      	ldr	r3, [r7, #8]
 80043f6:	331b      	adds	r3, #27
 80043f8:	011b      	lsls	r3, r3, #4
 80043fa:	4413      	add	r3, r2
 80043fc:	3304      	adds	r3, #4
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	0c1b      	lsrs	r3, r3, #16
 8004402:	b29a      	uxth	r2, r3
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681a      	ldr	r2, [r3, #0]
 800440c:	68bb      	ldr	r3, [r7, #8]
 800440e:	011b      	lsls	r3, r3, #4
 8004410:	4413      	add	r3, r2
 8004412:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	b2da      	uxtb	r2, r3
 800441a:	683b      	ldr	r3, [r7, #0]
 800441c:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	681a      	ldr	r2, [r3, #0]
 8004422:	68bb      	ldr	r3, [r7, #8]
 8004424:	011b      	lsls	r3, r3, #4
 8004426:	4413      	add	r3, r2
 8004428:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	0a1a      	lsrs	r2, r3, #8
 8004430:	683b      	ldr	r3, [r7, #0]
 8004432:	3301      	adds	r3, #1
 8004434:	b2d2      	uxtb	r2, r2
 8004436:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681a      	ldr	r2, [r3, #0]
 800443c:	68bb      	ldr	r3, [r7, #8]
 800443e:	011b      	lsls	r3, r3, #4
 8004440:	4413      	add	r3, r2
 8004442:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	0c1a      	lsrs	r2, r3, #16
 800444a:	683b      	ldr	r3, [r7, #0]
 800444c:	3302      	adds	r3, #2
 800444e:	b2d2      	uxtb	r2, r2
 8004450:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681a      	ldr	r2, [r3, #0]
 8004456:	68bb      	ldr	r3, [r7, #8]
 8004458:	011b      	lsls	r3, r3, #4
 800445a:	4413      	add	r3, r2
 800445c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	0e1a      	lsrs	r2, r3, #24
 8004464:	683b      	ldr	r3, [r7, #0]
 8004466:	3303      	adds	r3, #3
 8004468:	b2d2      	uxtb	r2, r2
 800446a:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	681a      	ldr	r2, [r3, #0]
 8004470:	68bb      	ldr	r3, [r7, #8]
 8004472:	011b      	lsls	r3, r3, #4
 8004474:	4413      	add	r3, r2
 8004476:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800447a:	681a      	ldr	r2, [r3, #0]
 800447c:	683b      	ldr	r3, [r7, #0]
 800447e:	3304      	adds	r3, #4
 8004480:	b2d2      	uxtb	r2, r2
 8004482:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	681a      	ldr	r2, [r3, #0]
 8004488:	68bb      	ldr	r3, [r7, #8]
 800448a:	011b      	lsls	r3, r3, #4
 800448c:	4413      	add	r3, r2
 800448e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	0a1a      	lsrs	r2, r3, #8
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	3305      	adds	r3, #5
 800449a:	b2d2      	uxtb	r2, r2
 800449c:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	681a      	ldr	r2, [r3, #0]
 80044a2:	68bb      	ldr	r3, [r7, #8]
 80044a4:	011b      	lsls	r3, r3, #4
 80044a6:	4413      	add	r3, r2
 80044a8:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	0c1a      	lsrs	r2, r3, #16
 80044b0:	683b      	ldr	r3, [r7, #0]
 80044b2:	3306      	adds	r3, #6
 80044b4:	b2d2      	uxtb	r2, r2
 80044b6:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	681a      	ldr	r2, [r3, #0]
 80044bc:	68bb      	ldr	r3, [r7, #8]
 80044be:	011b      	lsls	r3, r3, #4
 80044c0:	4413      	add	r3, r2
 80044c2:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	0e1a      	lsrs	r2, r3, #24
 80044ca:	683b      	ldr	r3, [r7, #0]
 80044cc:	3307      	adds	r3, #7
 80044ce:	b2d2      	uxtb	r2, r2
 80044d0:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80044d2:	68bb      	ldr	r3, [r7, #8]
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d108      	bne.n	80044ea <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	68da      	ldr	r2, [r3, #12]
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f042 0220 	orr.w	r2, r2, #32
 80044e6:	60da      	str	r2, [r3, #12]
 80044e8:	e007      	b.n	80044fa <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	691a      	ldr	r2, [r3, #16]
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f042 0220 	orr.w	r2, r2, #32
 80044f8:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80044fa:	2300      	movs	r3, #0
 80044fc:	e006      	b.n	800450c <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004502:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800450a:	2301      	movs	r3, #1
  }
}
 800450c:	4618      	mov	r0, r3
 800450e:	371c      	adds	r7, #28
 8004510:	46bd      	mov	sp, r7
 8004512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004516:	4770      	bx	lr

08004518 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8004518:	b480      	push	{r7}
 800451a:	b085      	sub	sp, #20
 800451c:	af00      	add	r7, sp, #0
 800451e:	6078      	str	r0, [r7, #4]
 8004520:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004528:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800452a:	7bfb      	ldrb	r3, [r7, #15]
 800452c:	2b01      	cmp	r3, #1
 800452e:	d002      	beq.n	8004536 <HAL_CAN_ActivateNotification+0x1e>
 8004530:	7bfb      	ldrb	r3, [r7, #15]
 8004532:	2b02      	cmp	r3, #2
 8004534:	d109      	bne.n	800454a <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	6959      	ldr	r1, [r3, #20]
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	683a      	ldr	r2, [r7, #0]
 8004542:	430a      	orrs	r2, r1
 8004544:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8004546:	2300      	movs	r3, #0
 8004548:	e006      	b.n	8004558 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800454e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004556:	2301      	movs	r3, #1
  }
}
 8004558:	4618      	mov	r0, r3
 800455a:	3714      	adds	r7, #20
 800455c:	46bd      	mov	sp, r7
 800455e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004562:	4770      	bx	lr

08004564 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b08a      	sub	sp, #40	; 0x28
 8004568:	af00      	add	r7, sp, #0
 800456a:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800456c:	2300      	movs	r3, #0
 800456e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	695b      	ldr	r3, [r3, #20]
 8004576:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	685b      	ldr	r3, [r3, #4]
 800457e:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	689b      	ldr	r3, [r3, #8]
 8004586:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	68db      	ldr	r3, [r3, #12]
 800458e:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	691b      	ldr	r3, [r3, #16]
 8004596:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	699b      	ldr	r3, [r3, #24]
 800459e:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80045a0:	6a3b      	ldr	r3, [r7, #32]
 80045a2:	f003 0301 	and.w	r3, r3, #1
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d07c      	beq.n	80046a4 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80045aa:	69bb      	ldr	r3, [r7, #24]
 80045ac:	f003 0301 	and.w	r3, r3, #1
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d023      	beq.n	80045fc <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	2201      	movs	r2, #1
 80045ba:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80045bc:	69bb      	ldr	r3, [r7, #24]
 80045be:	f003 0302 	and.w	r3, r3, #2
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d003      	beq.n	80045ce <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80045c6:	6878      	ldr	r0, [r7, #4]
 80045c8:	f000 f983 	bl	80048d2 <HAL_CAN_TxMailbox0CompleteCallback>
 80045cc:	e016      	b.n	80045fc <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80045ce:	69bb      	ldr	r3, [r7, #24]
 80045d0:	f003 0304 	and.w	r3, r3, #4
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d004      	beq.n	80045e2 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80045d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045da:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80045de:	627b      	str	r3, [r7, #36]	; 0x24
 80045e0:	e00c      	b.n	80045fc <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80045e2:	69bb      	ldr	r3, [r7, #24]
 80045e4:	f003 0308 	and.w	r3, r3, #8
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d004      	beq.n	80045f6 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80045ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045ee:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80045f2:	627b      	str	r3, [r7, #36]	; 0x24
 80045f4:	e002      	b.n	80045fc <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80045f6:	6878      	ldr	r0, [r7, #4]
 80045f8:	f000 f989 	bl	800490e <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80045fc:	69bb      	ldr	r3, [r7, #24]
 80045fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004602:	2b00      	cmp	r3, #0
 8004604:	d024      	beq.n	8004650 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800460e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8004610:	69bb      	ldr	r3, [r7, #24]
 8004612:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004616:	2b00      	cmp	r3, #0
 8004618:	d003      	beq.n	8004622 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800461a:	6878      	ldr	r0, [r7, #4]
 800461c:	f000 f963 	bl	80048e6 <HAL_CAN_TxMailbox1CompleteCallback>
 8004620:	e016      	b.n	8004650 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8004622:	69bb      	ldr	r3, [r7, #24]
 8004624:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004628:	2b00      	cmp	r3, #0
 800462a:	d004      	beq.n	8004636 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800462c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800462e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004632:	627b      	str	r3, [r7, #36]	; 0x24
 8004634:	e00c      	b.n	8004650 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8004636:	69bb      	ldr	r3, [r7, #24]
 8004638:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800463c:	2b00      	cmp	r3, #0
 800463e:	d004      	beq.n	800464a <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8004640:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004642:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004646:	627b      	str	r3, [r7, #36]	; 0x24
 8004648:	e002      	b.n	8004650 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800464a:	6878      	ldr	r0, [r7, #4]
 800464c:	f000 f969 	bl	8004922 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8004650:	69bb      	ldr	r3, [r7, #24]
 8004652:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004656:	2b00      	cmp	r3, #0
 8004658:	d024      	beq.n	80046a4 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004662:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8004664:	69bb      	ldr	r3, [r7, #24]
 8004666:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800466a:	2b00      	cmp	r3, #0
 800466c:	d003      	beq.n	8004676 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800466e:	6878      	ldr	r0, [r7, #4]
 8004670:	f000 f943 	bl	80048fa <HAL_CAN_TxMailbox2CompleteCallback>
 8004674:	e016      	b.n	80046a4 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8004676:	69bb      	ldr	r3, [r7, #24]
 8004678:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800467c:	2b00      	cmp	r3, #0
 800467e:	d004      	beq.n	800468a <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8004680:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004682:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004686:	627b      	str	r3, [r7, #36]	; 0x24
 8004688:	e00c      	b.n	80046a4 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800468a:	69bb      	ldr	r3, [r7, #24]
 800468c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004690:	2b00      	cmp	r3, #0
 8004692:	d004      	beq.n	800469e <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8004694:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004696:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800469a:	627b      	str	r3, [r7, #36]	; 0x24
 800469c:	e002      	b.n	80046a4 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800469e:	6878      	ldr	r0, [r7, #4]
 80046a0:	f000 f949 	bl	8004936 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80046a4:	6a3b      	ldr	r3, [r7, #32]
 80046a6:	f003 0308 	and.w	r3, r3, #8
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d00c      	beq.n	80046c8 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80046ae:	697b      	ldr	r3, [r7, #20]
 80046b0:	f003 0310 	and.w	r3, r3, #16
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d007      	beq.n	80046c8 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80046b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046ba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80046be:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	2210      	movs	r2, #16
 80046c6:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80046c8:	6a3b      	ldr	r3, [r7, #32]
 80046ca:	f003 0304 	and.w	r3, r3, #4
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d00b      	beq.n	80046ea <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80046d2:	697b      	ldr	r3, [r7, #20]
 80046d4:	f003 0308 	and.w	r3, r3, #8
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d006      	beq.n	80046ea <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	2208      	movs	r2, #8
 80046e2:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80046e4:	6878      	ldr	r0, [r7, #4]
 80046e6:	f000 f930 	bl	800494a <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80046ea:	6a3b      	ldr	r3, [r7, #32]
 80046ec:	f003 0302 	and.w	r3, r3, #2
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d009      	beq.n	8004708 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	68db      	ldr	r3, [r3, #12]
 80046fa:	f003 0303 	and.w	r3, r3, #3
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d002      	beq.n	8004708 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8004702:	6878      	ldr	r0, [r7, #4]
 8004704:	f7fc ff76 	bl	80015f4 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8004708:	6a3b      	ldr	r3, [r7, #32]
 800470a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800470e:	2b00      	cmp	r3, #0
 8004710:	d00c      	beq.n	800472c <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8004712:	693b      	ldr	r3, [r7, #16]
 8004714:	f003 0310 	and.w	r3, r3, #16
 8004718:	2b00      	cmp	r3, #0
 800471a:	d007      	beq.n	800472c <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800471c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800471e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004722:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	2210      	movs	r2, #16
 800472a:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800472c:	6a3b      	ldr	r3, [r7, #32]
 800472e:	f003 0320 	and.w	r3, r3, #32
 8004732:	2b00      	cmp	r3, #0
 8004734:	d00b      	beq.n	800474e <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8004736:	693b      	ldr	r3, [r7, #16]
 8004738:	f003 0308 	and.w	r3, r3, #8
 800473c:	2b00      	cmp	r3, #0
 800473e:	d006      	beq.n	800474e <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	2208      	movs	r2, #8
 8004746:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8004748:	6878      	ldr	r0, [r7, #4]
 800474a:	f000 f912 	bl	8004972 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800474e:	6a3b      	ldr	r3, [r7, #32]
 8004750:	f003 0310 	and.w	r3, r3, #16
 8004754:	2b00      	cmp	r3, #0
 8004756:	d009      	beq.n	800476c <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	691b      	ldr	r3, [r3, #16]
 800475e:	f003 0303 	and.w	r3, r3, #3
 8004762:	2b00      	cmp	r3, #0
 8004764:	d002      	beq.n	800476c <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8004766:	6878      	ldr	r0, [r7, #4]
 8004768:	f000 f8f9 	bl	800495e <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800476c:	6a3b      	ldr	r3, [r7, #32]
 800476e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004772:	2b00      	cmp	r3, #0
 8004774:	d00b      	beq.n	800478e <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8004776:	69fb      	ldr	r3, [r7, #28]
 8004778:	f003 0310 	and.w	r3, r3, #16
 800477c:	2b00      	cmp	r3, #0
 800477e:	d006      	beq.n	800478e <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	2210      	movs	r2, #16
 8004786:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8004788:	6878      	ldr	r0, [r7, #4]
 800478a:	f000 f8fc 	bl	8004986 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800478e:	6a3b      	ldr	r3, [r7, #32]
 8004790:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004794:	2b00      	cmp	r3, #0
 8004796:	d00b      	beq.n	80047b0 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8004798:	69fb      	ldr	r3, [r7, #28]
 800479a:	f003 0308 	and.w	r3, r3, #8
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d006      	beq.n	80047b0 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	2208      	movs	r2, #8
 80047a8:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80047aa:	6878      	ldr	r0, [r7, #4]
 80047ac:	f000 f8f5 	bl	800499a <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80047b0:	6a3b      	ldr	r3, [r7, #32]
 80047b2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d07b      	beq.n	80048b2 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80047ba:	69fb      	ldr	r3, [r7, #28]
 80047bc:	f003 0304 	and.w	r3, r3, #4
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d072      	beq.n	80048aa <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80047c4:	6a3b      	ldr	r3, [r7, #32]
 80047c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d008      	beq.n	80047e0 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d003      	beq.n	80047e0 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80047d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047da:	f043 0301 	orr.w	r3, r3, #1
 80047de:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80047e0:	6a3b      	ldr	r3, [r7, #32]
 80047e2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d008      	beq.n	80047fc <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d003      	beq.n	80047fc <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80047f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047f6:	f043 0302 	orr.w	r3, r3, #2
 80047fa:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80047fc:	6a3b      	ldr	r3, [r7, #32]
 80047fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004802:	2b00      	cmp	r3, #0
 8004804:	d008      	beq.n	8004818 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800480c:	2b00      	cmp	r3, #0
 800480e:	d003      	beq.n	8004818 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8004810:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004812:	f043 0304 	orr.w	r3, r3, #4
 8004816:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004818:	6a3b      	ldr	r3, [r7, #32]
 800481a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800481e:	2b00      	cmp	r3, #0
 8004820:	d043      	beq.n	80048aa <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004828:	2b00      	cmp	r3, #0
 800482a:	d03e      	beq.n	80048aa <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004832:	2b60      	cmp	r3, #96	; 0x60
 8004834:	d02b      	beq.n	800488e <HAL_CAN_IRQHandler+0x32a>
 8004836:	2b60      	cmp	r3, #96	; 0x60
 8004838:	d82e      	bhi.n	8004898 <HAL_CAN_IRQHandler+0x334>
 800483a:	2b50      	cmp	r3, #80	; 0x50
 800483c:	d022      	beq.n	8004884 <HAL_CAN_IRQHandler+0x320>
 800483e:	2b50      	cmp	r3, #80	; 0x50
 8004840:	d82a      	bhi.n	8004898 <HAL_CAN_IRQHandler+0x334>
 8004842:	2b40      	cmp	r3, #64	; 0x40
 8004844:	d019      	beq.n	800487a <HAL_CAN_IRQHandler+0x316>
 8004846:	2b40      	cmp	r3, #64	; 0x40
 8004848:	d826      	bhi.n	8004898 <HAL_CAN_IRQHandler+0x334>
 800484a:	2b30      	cmp	r3, #48	; 0x30
 800484c:	d010      	beq.n	8004870 <HAL_CAN_IRQHandler+0x30c>
 800484e:	2b30      	cmp	r3, #48	; 0x30
 8004850:	d822      	bhi.n	8004898 <HAL_CAN_IRQHandler+0x334>
 8004852:	2b10      	cmp	r3, #16
 8004854:	d002      	beq.n	800485c <HAL_CAN_IRQHandler+0x2f8>
 8004856:	2b20      	cmp	r3, #32
 8004858:	d005      	beq.n	8004866 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800485a:	e01d      	b.n	8004898 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800485c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800485e:	f043 0308 	orr.w	r3, r3, #8
 8004862:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004864:	e019      	b.n	800489a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8004866:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004868:	f043 0310 	orr.w	r3, r3, #16
 800486c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800486e:	e014      	b.n	800489a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8004870:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004872:	f043 0320 	orr.w	r3, r3, #32
 8004876:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004878:	e00f      	b.n	800489a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800487a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800487c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004880:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004882:	e00a      	b.n	800489a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8004884:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004886:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800488a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800488c:	e005      	b.n	800489a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 800488e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004890:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004894:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004896:	e000      	b.n	800489a <HAL_CAN_IRQHandler+0x336>
            break;
 8004898:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	699a      	ldr	r2, [r3, #24]
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80048a8:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	2204      	movs	r2, #4
 80048b0:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80048b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d008      	beq.n	80048ca <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80048bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048be:	431a      	orrs	r2, r3
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80048c4:	6878      	ldr	r0, [r7, #4]
 80048c6:	f000 f872 	bl	80049ae <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80048ca:	bf00      	nop
 80048cc:	3728      	adds	r7, #40	; 0x28
 80048ce:	46bd      	mov	sp, r7
 80048d0:	bd80      	pop	{r7, pc}

080048d2 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80048d2:	b480      	push	{r7}
 80048d4:	b083      	sub	sp, #12
 80048d6:	af00      	add	r7, sp, #0
 80048d8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80048da:	bf00      	nop
 80048dc:	370c      	adds	r7, #12
 80048de:	46bd      	mov	sp, r7
 80048e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e4:	4770      	bx	lr

080048e6 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80048e6:	b480      	push	{r7}
 80048e8:	b083      	sub	sp, #12
 80048ea:	af00      	add	r7, sp, #0
 80048ec:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80048ee:	bf00      	nop
 80048f0:	370c      	adds	r7, #12
 80048f2:	46bd      	mov	sp, r7
 80048f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f8:	4770      	bx	lr

080048fa <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80048fa:	b480      	push	{r7}
 80048fc:	b083      	sub	sp, #12
 80048fe:	af00      	add	r7, sp, #0
 8004900:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8004902:	bf00      	nop
 8004904:	370c      	adds	r7, #12
 8004906:	46bd      	mov	sp, r7
 8004908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490c:	4770      	bx	lr

0800490e <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800490e:	b480      	push	{r7}
 8004910:	b083      	sub	sp, #12
 8004912:	af00      	add	r7, sp, #0
 8004914:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8004916:	bf00      	nop
 8004918:	370c      	adds	r7, #12
 800491a:	46bd      	mov	sp, r7
 800491c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004920:	4770      	bx	lr

08004922 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004922:	b480      	push	{r7}
 8004924:	b083      	sub	sp, #12
 8004926:	af00      	add	r7, sp, #0
 8004928:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800492a:	bf00      	nop
 800492c:	370c      	adds	r7, #12
 800492e:	46bd      	mov	sp, r7
 8004930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004934:	4770      	bx	lr

08004936 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004936:	b480      	push	{r7}
 8004938:	b083      	sub	sp, #12
 800493a:	af00      	add	r7, sp, #0
 800493c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800493e:	bf00      	nop
 8004940:	370c      	adds	r7, #12
 8004942:	46bd      	mov	sp, r7
 8004944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004948:	4770      	bx	lr

0800494a <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800494a:	b480      	push	{r7}
 800494c:	b083      	sub	sp, #12
 800494e:	af00      	add	r7, sp, #0
 8004950:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8004952:	bf00      	nop
 8004954:	370c      	adds	r7, #12
 8004956:	46bd      	mov	sp, r7
 8004958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495c:	4770      	bx	lr

0800495e <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800495e:	b480      	push	{r7}
 8004960:	b083      	sub	sp, #12
 8004962:	af00      	add	r7, sp, #0
 8004964:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8004966:	bf00      	nop
 8004968:	370c      	adds	r7, #12
 800496a:	46bd      	mov	sp, r7
 800496c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004970:	4770      	bx	lr

08004972 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8004972:	b480      	push	{r7}
 8004974:	b083      	sub	sp, #12
 8004976:	af00      	add	r7, sp, #0
 8004978:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800497a:	bf00      	nop
 800497c:	370c      	adds	r7, #12
 800497e:	46bd      	mov	sp, r7
 8004980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004984:	4770      	bx	lr

08004986 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8004986:	b480      	push	{r7}
 8004988:	b083      	sub	sp, #12
 800498a:	af00      	add	r7, sp, #0
 800498c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800498e:	bf00      	nop
 8004990:	370c      	adds	r7, #12
 8004992:	46bd      	mov	sp, r7
 8004994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004998:	4770      	bx	lr

0800499a <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800499a:	b480      	push	{r7}
 800499c:	b083      	sub	sp, #12
 800499e:	af00      	add	r7, sp, #0
 80049a0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80049a2:	bf00      	nop
 80049a4:	370c      	adds	r7, #12
 80049a6:	46bd      	mov	sp, r7
 80049a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ac:	4770      	bx	lr

080049ae <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80049ae:	b480      	push	{r7}
 80049b0:	b083      	sub	sp, #12
 80049b2:	af00      	add	r7, sp, #0
 80049b4:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80049b6:	bf00      	nop
 80049b8:	370c      	adds	r7, #12
 80049ba:	46bd      	mov	sp, r7
 80049bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c0:	4770      	bx	lr
	...

080049c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80049c4:	b480      	push	{r7}
 80049c6:	b085      	sub	sp, #20
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	f003 0307 	and.w	r3, r3, #7
 80049d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80049d4:	4b0c      	ldr	r3, [pc, #48]	; (8004a08 <__NVIC_SetPriorityGrouping+0x44>)
 80049d6:	68db      	ldr	r3, [r3, #12]
 80049d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80049da:	68ba      	ldr	r2, [r7, #8]
 80049dc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80049e0:	4013      	ands	r3, r2
 80049e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80049e8:	68bb      	ldr	r3, [r7, #8]
 80049ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80049ec:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80049f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80049f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80049f6:	4a04      	ldr	r2, [pc, #16]	; (8004a08 <__NVIC_SetPriorityGrouping+0x44>)
 80049f8:	68bb      	ldr	r3, [r7, #8]
 80049fa:	60d3      	str	r3, [r2, #12]
}
 80049fc:	bf00      	nop
 80049fe:	3714      	adds	r7, #20
 8004a00:	46bd      	mov	sp, r7
 8004a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a06:	4770      	bx	lr
 8004a08:	e000ed00 	.word	0xe000ed00

08004a0c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004a0c:	b480      	push	{r7}
 8004a0e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004a10:	4b04      	ldr	r3, [pc, #16]	; (8004a24 <__NVIC_GetPriorityGrouping+0x18>)
 8004a12:	68db      	ldr	r3, [r3, #12]
 8004a14:	0a1b      	lsrs	r3, r3, #8
 8004a16:	f003 0307 	and.w	r3, r3, #7
}
 8004a1a:	4618      	mov	r0, r3
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a22:	4770      	bx	lr
 8004a24:	e000ed00 	.word	0xe000ed00

08004a28 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004a28:	b480      	push	{r7}
 8004a2a:	b083      	sub	sp, #12
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	4603      	mov	r3, r0
 8004a30:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004a32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	db0b      	blt.n	8004a52 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004a3a:	79fb      	ldrb	r3, [r7, #7]
 8004a3c:	f003 021f 	and.w	r2, r3, #31
 8004a40:	4907      	ldr	r1, [pc, #28]	; (8004a60 <__NVIC_EnableIRQ+0x38>)
 8004a42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a46:	095b      	lsrs	r3, r3, #5
 8004a48:	2001      	movs	r0, #1
 8004a4a:	fa00 f202 	lsl.w	r2, r0, r2
 8004a4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004a52:	bf00      	nop
 8004a54:	370c      	adds	r7, #12
 8004a56:	46bd      	mov	sp, r7
 8004a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a5c:	4770      	bx	lr
 8004a5e:	bf00      	nop
 8004a60:	e000e100 	.word	0xe000e100

08004a64 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004a64:	b480      	push	{r7}
 8004a66:	b083      	sub	sp, #12
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	4603      	mov	r3, r0
 8004a6c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004a6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	db12      	blt.n	8004a9c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004a76:	79fb      	ldrb	r3, [r7, #7]
 8004a78:	f003 021f 	and.w	r2, r3, #31
 8004a7c:	490a      	ldr	r1, [pc, #40]	; (8004aa8 <__NVIC_DisableIRQ+0x44>)
 8004a7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a82:	095b      	lsrs	r3, r3, #5
 8004a84:	2001      	movs	r0, #1
 8004a86:	fa00 f202 	lsl.w	r2, r0, r2
 8004a8a:	3320      	adds	r3, #32
 8004a8c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8004a90:	f3bf 8f4f 	dsb	sy
}
 8004a94:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8004a96:	f3bf 8f6f 	isb	sy
}
 8004a9a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8004a9c:	bf00      	nop
 8004a9e:	370c      	adds	r7, #12
 8004aa0:	46bd      	mov	sp, r7
 8004aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa6:	4770      	bx	lr
 8004aa8:	e000e100 	.word	0xe000e100

08004aac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004aac:	b480      	push	{r7}
 8004aae:	b083      	sub	sp, #12
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	4603      	mov	r3, r0
 8004ab4:	6039      	str	r1, [r7, #0]
 8004ab6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004ab8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	db0a      	blt.n	8004ad6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ac0:	683b      	ldr	r3, [r7, #0]
 8004ac2:	b2da      	uxtb	r2, r3
 8004ac4:	490c      	ldr	r1, [pc, #48]	; (8004af8 <__NVIC_SetPriority+0x4c>)
 8004ac6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004aca:	0112      	lsls	r2, r2, #4
 8004acc:	b2d2      	uxtb	r2, r2
 8004ace:	440b      	add	r3, r1
 8004ad0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004ad4:	e00a      	b.n	8004aec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ad6:	683b      	ldr	r3, [r7, #0]
 8004ad8:	b2da      	uxtb	r2, r3
 8004ada:	4908      	ldr	r1, [pc, #32]	; (8004afc <__NVIC_SetPriority+0x50>)
 8004adc:	79fb      	ldrb	r3, [r7, #7]
 8004ade:	f003 030f 	and.w	r3, r3, #15
 8004ae2:	3b04      	subs	r3, #4
 8004ae4:	0112      	lsls	r2, r2, #4
 8004ae6:	b2d2      	uxtb	r2, r2
 8004ae8:	440b      	add	r3, r1
 8004aea:	761a      	strb	r2, [r3, #24]
}
 8004aec:	bf00      	nop
 8004aee:	370c      	adds	r7, #12
 8004af0:	46bd      	mov	sp, r7
 8004af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af6:	4770      	bx	lr
 8004af8:	e000e100 	.word	0xe000e100
 8004afc:	e000ed00 	.word	0xe000ed00

08004b00 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004b00:	b480      	push	{r7}
 8004b02:	b089      	sub	sp, #36	; 0x24
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	60f8      	str	r0, [r7, #12]
 8004b08:	60b9      	str	r1, [r7, #8]
 8004b0a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	f003 0307 	and.w	r3, r3, #7
 8004b12:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004b14:	69fb      	ldr	r3, [r7, #28]
 8004b16:	f1c3 0307 	rsb	r3, r3, #7
 8004b1a:	2b04      	cmp	r3, #4
 8004b1c:	bf28      	it	cs
 8004b1e:	2304      	movcs	r3, #4
 8004b20:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004b22:	69fb      	ldr	r3, [r7, #28]
 8004b24:	3304      	adds	r3, #4
 8004b26:	2b06      	cmp	r3, #6
 8004b28:	d902      	bls.n	8004b30 <NVIC_EncodePriority+0x30>
 8004b2a:	69fb      	ldr	r3, [r7, #28]
 8004b2c:	3b03      	subs	r3, #3
 8004b2e:	e000      	b.n	8004b32 <NVIC_EncodePriority+0x32>
 8004b30:	2300      	movs	r3, #0
 8004b32:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b34:	f04f 32ff 	mov.w	r2, #4294967295
 8004b38:	69bb      	ldr	r3, [r7, #24]
 8004b3a:	fa02 f303 	lsl.w	r3, r2, r3
 8004b3e:	43da      	mvns	r2, r3
 8004b40:	68bb      	ldr	r3, [r7, #8]
 8004b42:	401a      	ands	r2, r3
 8004b44:	697b      	ldr	r3, [r7, #20]
 8004b46:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004b48:	f04f 31ff 	mov.w	r1, #4294967295
 8004b4c:	697b      	ldr	r3, [r7, #20]
 8004b4e:	fa01 f303 	lsl.w	r3, r1, r3
 8004b52:	43d9      	mvns	r1, r3
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b58:	4313      	orrs	r3, r2
         );
}
 8004b5a:	4618      	mov	r0, r3
 8004b5c:	3724      	adds	r7, #36	; 0x24
 8004b5e:	46bd      	mov	sp, r7
 8004b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b64:	4770      	bx	lr

08004b66 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004b66:	b580      	push	{r7, lr}
 8004b68:	b082      	sub	sp, #8
 8004b6a:	af00      	add	r7, sp, #0
 8004b6c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004b6e:	6878      	ldr	r0, [r7, #4]
 8004b70:	f7ff ff28 	bl	80049c4 <__NVIC_SetPriorityGrouping>
}
 8004b74:	bf00      	nop
 8004b76:	3708      	adds	r7, #8
 8004b78:	46bd      	mov	sp, r7
 8004b7a:	bd80      	pop	{r7, pc}

08004b7c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004b7c:	b580      	push	{r7, lr}
 8004b7e:	b086      	sub	sp, #24
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	4603      	mov	r3, r0
 8004b84:	60b9      	str	r1, [r7, #8]
 8004b86:	607a      	str	r2, [r7, #4]
 8004b88:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004b8a:	2300      	movs	r3, #0
 8004b8c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004b8e:	f7ff ff3d 	bl	8004a0c <__NVIC_GetPriorityGrouping>
 8004b92:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004b94:	687a      	ldr	r2, [r7, #4]
 8004b96:	68b9      	ldr	r1, [r7, #8]
 8004b98:	6978      	ldr	r0, [r7, #20]
 8004b9a:	f7ff ffb1 	bl	8004b00 <NVIC_EncodePriority>
 8004b9e:	4602      	mov	r2, r0
 8004ba0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004ba4:	4611      	mov	r1, r2
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	f7ff ff80 	bl	8004aac <__NVIC_SetPriority>
}
 8004bac:	bf00      	nop
 8004bae:	3718      	adds	r7, #24
 8004bb0:	46bd      	mov	sp, r7
 8004bb2:	bd80      	pop	{r7, pc}

08004bb4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004bb4:	b580      	push	{r7, lr}
 8004bb6:	b082      	sub	sp, #8
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	4603      	mov	r3, r0
 8004bbc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004bbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004bc2:	4618      	mov	r0, r3
 8004bc4:	f7ff ff30 	bl	8004a28 <__NVIC_EnableIRQ>
}
 8004bc8:	bf00      	nop
 8004bca:	3708      	adds	r7, #8
 8004bcc:	46bd      	mov	sp, r7
 8004bce:	bd80      	pop	{r7, pc}

08004bd0 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004bd0:	b580      	push	{r7, lr}
 8004bd2:	b082      	sub	sp, #8
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	4603      	mov	r3, r0
 8004bd8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8004bda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004bde:	4618      	mov	r0, r3
 8004be0:	f7ff ff40 	bl	8004a64 <__NVIC_DisableIRQ>
}
 8004be4:	bf00      	nop
 8004be6:	3708      	adds	r7, #8
 8004be8:	46bd      	mov	sp, r7
 8004bea:	bd80      	pop	{r7, pc}

08004bec <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004bec:	b580      	push	{r7, lr}
 8004bee:	b086      	sub	sp, #24
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004bf4:	2300      	movs	r3, #0
 8004bf6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004bf8:	f7ff f81c 	bl	8003c34 <HAL_GetTick>
 8004bfc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d101      	bne.n	8004c08 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004c04:	2301      	movs	r3, #1
 8004c06:	e099      	b.n	8004d3c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2202      	movs	r2, #2
 8004c0c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2200      	movs	r2, #0
 8004c14:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	681a      	ldr	r2, [r3, #0]
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f022 0201 	bic.w	r2, r2, #1
 8004c26:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004c28:	e00f      	b.n	8004c4a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004c2a:	f7ff f803 	bl	8003c34 <HAL_GetTick>
 8004c2e:	4602      	mov	r2, r0
 8004c30:	693b      	ldr	r3, [r7, #16]
 8004c32:	1ad3      	subs	r3, r2, r3
 8004c34:	2b05      	cmp	r3, #5
 8004c36:	d908      	bls.n	8004c4a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2220      	movs	r2, #32
 8004c3c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	2203      	movs	r2, #3
 8004c42:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004c46:	2303      	movs	r3, #3
 8004c48:	e078      	b.n	8004d3c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f003 0301 	and.w	r3, r3, #1
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d1e8      	bne.n	8004c2a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004c60:	697a      	ldr	r2, [r7, #20]
 8004c62:	4b38      	ldr	r3, [pc, #224]	; (8004d44 <HAL_DMA_Init+0x158>)
 8004c64:	4013      	ands	r3, r2
 8004c66:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	685a      	ldr	r2, [r3, #4]
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	689b      	ldr	r3, [r3, #8]
 8004c70:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004c76:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	691b      	ldr	r3, [r3, #16]
 8004c7c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004c82:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	699b      	ldr	r3, [r3, #24]
 8004c88:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004c8e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	6a1b      	ldr	r3, [r3, #32]
 8004c94:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004c96:	697a      	ldr	r2, [r7, #20]
 8004c98:	4313      	orrs	r3, r2
 8004c9a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ca0:	2b04      	cmp	r3, #4
 8004ca2:	d107      	bne.n	8004cb4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cac:	4313      	orrs	r3, r2
 8004cae:	697a      	ldr	r2, [r7, #20]
 8004cb0:	4313      	orrs	r3, r2
 8004cb2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	697a      	ldr	r2, [r7, #20]
 8004cba:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	695b      	ldr	r3, [r3, #20]
 8004cc2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004cc4:	697b      	ldr	r3, [r7, #20]
 8004cc6:	f023 0307 	bic.w	r3, r3, #7
 8004cca:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cd0:	697a      	ldr	r2, [r7, #20]
 8004cd2:	4313      	orrs	r3, r2
 8004cd4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cda:	2b04      	cmp	r3, #4
 8004cdc:	d117      	bne.n	8004d0e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ce2:	697a      	ldr	r2, [r7, #20]
 8004ce4:	4313      	orrs	r3, r2
 8004ce6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d00e      	beq.n	8004d0e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004cf0:	6878      	ldr	r0, [r7, #4]
 8004cf2:	f000 fb01 	bl	80052f8 <DMA_CheckFifoParam>
 8004cf6:	4603      	mov	r3, r0
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d008      	beq.n	8004d0e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2240      	movs	r2, #64	; 0x40
 8004d00:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	2201      	movs	r2, #1
 8004d06:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004d0a:	2301      	movs	r3, #1
 8004d0c:	e016      	b.n	8004d3c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	697a      	ldr	r2, [r7, #20]
 8004d14:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004d16:	6878      	ldr	r0, [r7, #4]
 8004d18:	f000 fab8 	bl	800528c <DMA_CalcBaseAndBitshift>
 8004d1c:	4603      	mov	r3, r0
 8004d1e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d24:	223f      	movs	r2, #63	; 0x3f
 8004d26:	409a      	lsls	r2, r3
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2200      	movs	r2, #0
 8004d30:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	2201      	movs	r2, #1
 8004d36:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004d3a:	2300      	movs	r3, #0
}
 8004d3c:	4618      	mov	r0, r3
 8004d3e:	3718      	adds	r7, #24
 8004d40:	46bd      	mov	sp, r7
 8004d42:	bd80      	pop	{r7, pc}
 8004d44:	f010803f 	.word	0xf010803f

08004d48 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004d48:	b580      	push	{r7, lr}
 8004d4a:	b086      	sub	sp, #24
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	60f8      	str	r0, [r7, #12]
 8004d50:	60b9      	str	r1, [r7, #8]
 8004d52:	607a      	str	r2, [r7, #4]
 8004d54:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004d56:	2300      	movs	r3, #0
 8004d58:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d5e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004d66:	2b01      	cmp	r3, #1
 8004d68:	d101      	bne.n	8004d6e <HAL_DMA_Start_IT+0x26>
 8004d6a:	2302      	movs	r3, #2
 8004d6c:	e040      	b.n	8004df0 <HAL_DMA_Start_IT+0xa8>
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	2201      	movs	r2, #1
 8004d72:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004d7c:	b2db      	uxtb	r3, r3
 8004d7e:	2b01      	cmp	r3, #1
 8004d80:	d12f      	bne.n	8004de2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	2202      	movs	r2, #2
 8004d86:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004d90:	683b      	ldr	r3, [r7, #0]
 8004d92:	687a      	ldr	r2, [r7, #4]
 8004d94:	68b9      	ldr	r1, [r7, #8]
 8004d96:	68f8      	ldr	r0, [r7, #12]
 8004d98:	f000 fa4a 	bl	8005230 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004da0:	223f      	movs	r2, #63	; 0x3f
 8004da2:	409a      	lsls	r2, r3
 8004da4:	693b      	ldr	r3, [r7, #16]
 8004da6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	681a      	ldr	r2, [r3, #0]
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f042 0216 	orr.w	r2, r2, #22
 8004db6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d007      	beq.n	8004dd0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	681a      	ldr	r2, [r3, #0]
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f042 0208 	orr.w	r2, r2, #8
 8004dce:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	681a      	ldr	r2, [r3, #0]
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f042 0201 	orr.w	r2, r2, #1
 8004dde:	601a      	str	r2, [r3, #0]
 8004de0:	e005      	b.n	8004dee <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	2200      	movs	r2, #0
 8004de6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004dea:	2302      	movs	r3, #2
 8004dec:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004dee:	7dfb      	ldrb	r3, [r7, #23]
}
 8004df0:	4618      	mov	r0, r3
 8004df2:	3718      	adds	r7, #24
 8004df4:	46bd      	mov	sp, r7
 8004df6:	bd80      	pop	{r7, pc}

08004df8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004df8:	b580      	push	{r7, lr}
 8004dfa:	b084      	sub	sp, #16
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e04:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004e06:	f7fe ff15 	bl	8003c34 <HAL_GetTick>
 8004e0a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004e12:	b2db      	uxtb	r3, r3
 8004e14:	2b02      	cmp	r3, #2
 8004e16:	d008      	beq.n	8004e2a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	2280      	movs	r2, #128	; 0x80
 8004e1c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	2200      	movs	r2, #0
 8004e22:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8004e26:	2301      	movs	r3, #1
 8004e28:	e052      	b.n	8004ed0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	681a      	ldr	r2, [r3, #0]
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	f022 0216 	bic.w	r2, r2, #22
 8004e38:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	695a      	ldr	r2, [r3, #20]
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004e48:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d103      	bne.n	8004e5a <HAL_DMA_Abort+0x62>
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d007      	beq.n	8004e6a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	681a      	ldr	r2, [r3, #0]
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f022 0208 	bic.w	r2, r2, #8
 8004e68:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	681a      	ldr	r2, [r3, #0]
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f022 0201 	bic.w	r2, r2, #1
 8004e78:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004e7a:	e013      	b.n	8004ea4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004e7c:	f7fe feda 	bl	8003c34 <HAL_GetTick>
 8004e80:	4602      	mov	r2, r0
 8004e82:	68bb      	ldr	r3, [r7, #8]
 8004e84:	1ad3      	subs	r3, r2, r3
 8004e86:	2b05      	cmp	r3, #5
 8004e88:	d90c      	bls.n	8004ea4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	2220      	movs	r2, #32
 8004e8e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	2203      	movs	r2, #3
 8004e94:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2200      	movs	r2, #0
 8004e9c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8004ea0:	2303      	movs	r3, #3
 8004ea2:	e015      	b.n	8004ed0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f003 0301 	and.w	r3, r3, #1
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d1e4      	bne.n	8004e7c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004eb6:	223f      	movs	r2, #63	; 0x3f
 8004eb8:	409a      	lsls	r2, r3
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	2201      	movs	r2, #1
 8004ec2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	2200      	movs	r2, #0
 8004eca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8004ece:	2300      	movs	r3, #0
}
 8004ed0:	4618      	mov	r0, r3
 8004ed2:	3710      	adds	r7, #16
 8004ed4:	46bd      	mov	sp, r7
 8004ed6:	bd80      	pop	{r7, pc}

08004ed8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004ed8:	b480      	push	{r7}
 8004eda:	b083      	sub	sp, #12
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004ee6:	b2db      	uxtb	r3, r3
 8004ee8:	2b02      	cmp	r3, #2
 8004eea:	d004      	beq.n	8004ef6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2280      	movs	r2, #128	; 0x80
 8004ef0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004ef2:	2301      	movs	r3, #1
 8004ef4:	e00c      	b.n	8004f10 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	2205      	movs	r2, #5
 8004efa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	681a      	ldr	r2, [r3, #0]
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	f022 0201 	bic.w	r2, r2, #1
 8004f0c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004f0e:	2300      	movs	r3, #0
}
 8004f10:	4618      	mov	r0, r3
 8004f12:	370c      	adds	r7, #12
 8004f14:	46bd      	mov	sp, r7
 8004f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f1a:	4770      	bx	lr

08004f1c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004f1c:	b580      	push	{r7, lr}
 8004f1e:	b086      	sub	sp, #24
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004f24:	2300      	movs	r3, #0
 8004f26:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004f28:	4b8e      	ldr	r3, [pc, #568]	; (8005164 <HAL_DMA_IRQHandler+0x248>)
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	4a8e      	ldr	r2, [pc, #568]	; (8005168 <HAL_DMA_IRQHandler+0x24c>)
 8004f2e:	fba2 2303 	umull	r2, r3, r2, r3
 8004f32:	0a9b      	lsrs	r3, r3, #10
 8004f34:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f3a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004f3c:	693b      	ldr	r3, [r7, #16]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f46:	2208      	movs	r2, #8
 8004f48:	409a      	lsls	r2, r3
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	4013      	ands	r3, r2
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d01a      	beq.n	8004f88 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f003 0304 	and.w	r3, r3, #4
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d013      	beq.n	8004f88 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	681a      	ldr	r2, [r3, #0]
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f022 0204 	bic.w	r2, r2, #4
 8004f6e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f74:	2208      	movs	r2, #8
 8004f76:	409a      	lsls	r2, r3
 8004f78:	693b      	ldr	r3, [r7, #16]
 8004f7a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f80:	f043 0201 	orr.w	r2, r3, #1
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f8c:	2201      	movs	r2, #1
 8004f8e:	409a      	lsls	r2, r3
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	4013      	ands	r3, r2
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d012      	beq.n	8004fbe <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	695b      	ldr	r3, [r3, #20]
 8004f9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d00b      	beq.n	8004fbe <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004faa:	2201      	movs	r2, #1
 8004fac:	409a      	lsls	r2, r3
 8004fae:	693b      	ldr	r3, [r7, #16]
 8004fb0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fb6:	f043 0202 	orr.w	r2, r3, #2
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004fc2:	2204      	movs	r2, #4
 8004fc4:	409a      	lsls	r2, r3
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	4013      	ands	r3, r2
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d012      	beq.n	8004ff4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f003 0302 	and.w	r3, r3, #2
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d00b      	beq.n	8004ff4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004fe0:	2204      	movs	r2, #4
 8004fe2:	409a      	lsls	r2, r3
 8004fe4:	693b      	ldr	r3, [r7, #16]
 8004fe6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fec:	f043 0204 	orr.w	r2, r3, #4
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ff8:	2210      	movs	r2, #16
 8004ffa:	409a      	lsls	r2, r3
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	4013      	ands	r3, r2
 8005000:	2b00      	cmp	r3, #0
 8005002:	d043      	beq.n	800508c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f003 0308 	and.w	r3, r3, #8
 800500e:	2b00      	cmp	r3, #0
 8005010:	d03c      	beq.n	800508c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005016:	2210      	movs	r2, #16
 8005018:	409a      	lsls	r2, r3
 800501a:	693b      	ldr	r3, [r7, #16]
 800501c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005028:	2b00      	cmp	r3, #0
 800502a:	d018      	beq.n	800505e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005036:	2b00      	cmp	r3, #0
 8005038:	d108      	bne.n	800504c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800503e:	2b00      	cmp	r3, #0
 8005040:	d024      	beq.n	800508c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005046:	6878      	ldr	r0, [r7, #4]
 8005048:	4798      	blx	r3
 800504a:	e01f      	b.n	800508c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005050:	2b00      	cmp	r3, #0
 8005052:	d01b      	beq.n	800508c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005058:	6878      	ldr	r0, [r7, #4]
 800505a:	4798      	blx	r3
 800505c:	e016      	b.n	800508c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005068:	2b00      	cmp	r3, #0
 800506a:	d107      	bne.n	800507c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	681a      	ldr	r2, [r3, #0]
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f022 0208 	bic.w	r2, r2, #8
 800507a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005080:	2b00      	cmp	r3, #0
 8005082:	d003      	beq.n	800508c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005088:	6878      	ldr	r0, [r7, #4]
 800508a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005090:	2220      	movs	r2, #32
 8005092:	409a      	lsls	r2, r3
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	4013      	ands	r3, r2
 8005098:	2b00      	cmp	r3, #0
 800509a:	f000 808f 	beq.w	80051bc <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f003 0310 	and.w	r3, r3, #16
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	f000 8087 	beq.w	80051bc <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80050b2:	2220      	movs	r2, #32
 80050b4:	409a      	lsls	r2, r3
 80050b6:	693b      	ldr	r3, [r7, #16]
 80050b8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80050c0:	b2db      	uxtb	r3, r3
 80050c2:	2b05      	cmp	r3, #5
 80050c4:	d136      	bne.n	8005134 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	681a      	ldr	r2, [r3, #0]
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f022 0216 	bic.w	r2, r2, #22
 80050d4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	695a      	ldr	r2, [r3, #20]
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80050e4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d103      	bne.n	80050f6 <HAL_DMA_IRQHandler+0x1da>
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d007      	beq.n	8005106 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	681a      	ldr	r2, [r3, #0]
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	f022 0208 	bic.w	r2, r2, #8
 8005104:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800510a:	223f      	movs	r2, #63	; 0x3f
 800510c:	409a      	lsls	r2, r3
 800510e:	693b      	ldr	r3, [r7, #16]
 8005110:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	2201      	movs	r2, #1
 8005116:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	2200      	movs	r2, #0
 800511e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005126:	2b00      	cmp	r3, #0
 8005128:	d07e      	beq.n	8005228 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800512e:	6878      	ldr	r0, [r7, #4]
 8005130:	4798      	blx	r3
        }
        return;
 8005132:	e079      	b.n	8005228 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800513e:	2b00      	cmp	r3, #0
 8005140:	d01d      	beq.n	800517e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800514c:	2b00      	cmp	r3, #0
 800514e:	d10d      	bne.n	800516c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005154:	2b00      	cmp	r3, #0
 8005156:	d031      	beq.n	80051bc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800515c:	6878      	ldr	r0, [r7, #4]
 800515e:	4798      	blx	r3
 8005160:	e02c      	b.n	80051bc <HAL_DMA_IRQHandler+0x2a0>
 8005162:	bf00      	nop
 8005164:	20000044 	.word	0x20000044
 8005168:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005170:	2b00      	cmp	r3, #0
 8005172:	d023      	beq.n	80051bc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005178:	6878      	ldr	r0, [r7, #4]
 800517a:	4798      	blx	r3
 800517c:	e01e      	b.n	80051bc <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005188:	2b00      	cmp	r3, #0
 800518a:	d10f      	bne.n	80051ac <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	681a      	ldr	r2, [r3, #0]
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	f022 0210 	bic.w	r2, r2, #16
 800519a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2201      	movs	r2, #1
 80051a0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2200      	movs	r2, #0
 80051a8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d003      	beq.n	80051bc <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051b8:	6878      	ldr	r0, [r7, #4]
 80051ba:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d032      	beq.n	800522a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051c8:	f003 0301 	and.w	r3, r3, #1
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d022      	beq.n	8005216 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2205      	movs	r2, #5
 80051d4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	681a      	ldr	r2, [r3, #0]
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f022 0201 	bic.w	r2, r2, #1
 80051e6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80051e8:	68bb      	ldr	r3, [r7, #8]
 80051ea:	3301      	adds	r3, #1
 80051ec:	60bb      	str	r3, [r7, #8]
 80051ee:	697a      	ldr	r2, [r7, #20]
 80051f0:	429a      	cmp	r2, r3
 80051f2:	d307      	bcc.n	8005204 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f003 0301 	and.w	r3, r3, #1
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d1f2      	bne.n	80051e8 <HAL_DMA_IRQHandler+0x2cc>
 8005202:	e000      	b.n	8005206 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8005204:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	2201      	movs	r2, #1
 800520a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	2200      	movs	r2, #0
 8005212:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800521a:	2b00      	cmp	r3, #0
 800521c:	d005      	beq.n	800522a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005222:	6878      	ldr	r0, [r7, #4]
 8005224:	4798      	blx	r3
 8005226:	e000      	b.n	800522a <HAL_DMA_IRQHandler+0x30e>
        return;
 8005228:	bf00      	nop
    }
  }
}
 800522a:	3718      	adds	r7, #24
 800522c:	46bd      	mov	sp, r7
 800522e:	bd80      	pop	{r7, pc}

08005230 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005230:	b480      	push	{r7}
 8005232:	b085      	sub	sp, #20
 8005234:	af00      	add	r7, sp, #0
 8005236:	60f8      	str	r0, [r7, #12]
 8005238:	60b9      	str	r1, [r7, #8]
 800523a:	607a      	str	r2, [r7, #4]
 800523c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	681a      	ldr	r2, [r3, #0]
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800524c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	683a      	ldr	r2, [r7, #0]
 8005254:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	689b      	ldr	r3, [r3, #8]
 800525a:	2b40      	cmp	r3, #64	; 0x40
 800525c:	d108      	bne.n	8005270 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	687a      	ldr	r2, [r7, #4]
 8005264:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	68ba      	ldr	r2, [r7, #8]
 800526c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800526e:	e007      	b.n	8005280 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	68ba      	ldr	r2, [r7, #8]
 8005276:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	687a      	ldr	r2, [r7, #4]
 800527e:	60da      	str	r2, [r3, #12]
}
 8005280:	bf00      	nop
 8005282:	3714      	adds	r7, #20
 8005284:	46bd      	mov	sp, r7
 8005286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528a:	4770      	bx	lr

0800528c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800528c:	b480      	push	{r7}
 800528e:	b085      	sub	sp, #20
 8005290:	af00      	add	r7, sp, #0
 8005292:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	b2db      	uxtb	r3, r3
 800529a:	3b10      	subs	r3, #16
 800529c:	4a14      	ldr	r2, [pc, #80]	; (80052f0 <DMA_CalcBaseAndBitshift+0x64>)
 800529e:	fba2 2303 	umull	r2, r3, r2, r3
 80052a2:	091b      	lsrs	r3, r3, #4
 80052a4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80052a6:	4a13      	ldr	r2, [pc, #76]	; (80052f4 <DMA_CalcBaseAndBitshift+0x68>)
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	4413      	add	r3, r2
 80052ac:	781b      	ldrb	r3, [r3, #0]
 80052ae:	461a      	mov	r2, r3
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	2b03      	cmp	r3, #3
 80052b8:	d909      	bls.n	80052ce <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80052c2:	f023 0303 	bic.w	r3, r3, #3
 80052c6:	1d1a      	adds	r2, r3, #4
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	659a      	str	r2, [r3, #88]	; 0x58
 80052cc:	e007      	b.n	80052de <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80052d6:	f023 0303 	bic.w	r3, r3, #3
 80052da:	687a      	ldr	r2, [r7, #4]
 80052dc:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80052e2:	4618      	mov	r0, r3
 80052e4:	3714      	adds	r7, #20
 80052e6:	46bd      	mov	sp, r7
 80052e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ec:	4770      	bx	lr
 80052ee:	bf00      	nop
 80052f0:	aaaaaaab 	.word	0xaaaaaaab
 80052f4:	08011184 	.word	0x08011184

080052f8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80052f8:	b480      	push	{r7}
 80052fa:	b085      	sub	sp, #20
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005300:	2300      	movs	r3, #0
 8005302:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005308:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	699b      	ldr	r3, [r3, #24]
 800530e:	2b00      	cmp	r3, #0
 8005310:	d11f      	bne.n	8005352 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8005312:	68bb      	ldr	r3, [r7, #8]
 8005314:	2b03      	cmp	r3, #3
 8005316:	d856      	bhi.n	80053c6 <DMA_CheckFifoParam+0xce>
 8005318:	a201      	add	r2, pc, #4	; (adr r2, 8005320 <DMA_CheckFifoParam+0x28>)
 800531a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800531e:	bf00      	nop
 8005320:	08005331 	.word	0x08005331
 8005324:	08005343 	.word	0x08005343
 8005328:	08005331 	.word	0x08005331
 800532c:	080053c7 	.word	0x080053c7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005334:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005338:	2b00      	cmp	r3, #0
 800533a:	d046      	beq.n	80053ca <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800533c:	2301      	movs	r3, #1
 800533e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005340:	e043      	b.n	80053ca <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005346:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800534a:	d140      	bne.n	80053ce <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800534c:	2301      	movs	r3, #1
 800534e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005350:	e03d      	b.n	80053ce <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	699b      	ldr	r3, [r3, #24]
 8005356:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800535a:	d121      	bne.n	80053a0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800535c:	68bb      	ldr	r3, [r7, #8]
 800535e:	2b03      	cmp	r3, #3
 8005360:	d837      	bhi.n	80053d2 <DMA_CheckFifoParam+0xda>
 8005362:	a201      	add	r2, pc, #4	; (adr r2, 8005368 <DMA_CheckFifoParam+0x70>)
 8005364:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005368:	08005379 	.word	0x08005379
 800536c:	0800537f 	.word	0x0800537f
 8005370:	08005379 	.word	0x08005379
 8005374:	08005391 	.word	0x08005391
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005378:	2301      	movs	r3, #1
 800537a:	73fb      	strb	r3, [r7, #15]
      break;
 800537c:	e030      	b.n	80053e0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005382:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005386:	2b00      	cmp	r3, #0
 8005388:	d025      	beq.n	80053d6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800538a:	2301      	movs	r3, #1
 800538c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800538e:	e022      	b.n	80053d6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005394:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005398:	d11f      	bne.n	80053da <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800539a:	2301      	movs	r3, #1
 800539c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800539e:	e01c      	b.n	80053da <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80053a0:	68bb      	ldr	r3, [r7, #8]
 80053a2:	2b02      	cmp	r3, #2
 80053a4:	d903      	bls.n	80053ae <DMA_CheckFifoParam+0xb6>
 80053a6:	68bb      	ldr	r3, [r7, #8]
 80053a8:	2b03      	cmp	r3, #3
 80053aa:	d003      	beq.n	80053b4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80053ac:	e018      	b.n	80053e0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80053ae:	2301      	movs	r3, #1
 80053b0:	73fb      	strb	r3, [r7, #15]
      break;
 80053b2:	e015      	b.n	80053e0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053b8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d00e      	beq.n	80053de <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80053c0:	2301      	movs	r3, #1
 80053c2:	73fb      	strb	r3, [r7, #15]
      break;
 80053c4:	e00b      	b.n	80053de <DMA_CheckFifoParam+0xe6>
      break;
 80053c6:	bf00      	nop
 80053c8:	e00a      	b.n	80053e0 <DMA_CheckFifoParam+0xe8>
      break;
 80053ca:	bf00      	nop
 80053cc:	e008      	b.n	80053e0 <DMA_CheckFifoParam+0xe8>
      break;
 80053ce:	bf00      	nop
 80053d0:	e006      	b.n	80053e0 <DMA_CheckFifoParam+0xe8>
      break;
 80053d2:	bf00      	nop
 80053d4:	e004      	b.n	80053e0 <DMA_CheckFifoParam+0xe8>
      break;
 80053d6:	bf00      	nop
 80053d8:	e002      	b.n	80053e0 <DMA_CheckFifoParam+0xe8>
      break;   
 80053da:	bf00      	nop
 80053dc:	e000      	b.n	80053e0 <DMA_CheckFifoParam+0xe8>
      break;
 80053de:	bf00      	nop
    }
  } 
  
  return status; 
 80053e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80053e2:	4618      	mov	r0, r3
 80053e4:	3714      	adds	r7, #20
 80053e6:	46bd      	mov	sp, r7
 80053e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ec:	4770      	bx	lr
 80053ee:	bf00      	nop

080053f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80053f0:	b480      	push	{r7}
 80053f2:	b089      	sub	sp, #36	; 0x24
 80053f4:	af00      	add	r7, sp, #0
 80053f6:	6078      	str	r0, [r7, #4]
 80053f8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80053fa:	2300      	movs	r3, #0
 80053fc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80053fe:	2300      	movs	r3, #0
 8005400:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005402:	2300      	movs	r3, #0
 8005404:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005406:	2300      	movs	r3, #0
 8005408:	61fb      	str	r3, [r7, #28]
 800540a:	e16b      	b.n	80056e4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800540c:	2201      	movs	r2, #1
 800540e:	69fb      	ldr	r3, [r7, #28]
 8005410:	fa02 f303 	lsl.w	r3, r2, r3
 8005414:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005416:	683b      	ldr	r3, [r7, #0]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	697a      	ldr	r2, [r7, #20]
 800541c:	4013      	ands	r3, r2
 800541e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005420:	693a      	ldr	r2, [r7, #16]
 8005422:	697b      	ldr	r3, [r7, #20]
 8005424:	429a      	cmp	r2, r3
 8005426:	f040 815a 	bne.w	80056de <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800542a:	683b      	ldr	r3, [r7, #0]
 800542c:	685b      	ldr	r3, [r3, #4]
 800542e:	f003 0303 	and.w	r3, r3, #3
 8005432:	2b01      	cmp	r3, #1
 8005434:	d005      	beq.n	8005442 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005436:	683b      	ldr	r3, [r7, #0]
 8005438:	685b      	ldr	r3, [r3, #4]
 800543a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800543e:	2b02      	cmp	r3, #2
 8005440:	d130      	bne.n	80054a4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	689b      	ldr	r3, [r3, #8]
 8005446:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005448:	69fb      	ldr	r3, [r7, #28]
 800544a:	005b      	lsls	r3, r3, #1
 800544c:	2203      	movs	r2, #3
 800544e:	fa02 f303 	lsl.w	r3, r2, r3
 8005452:	43db      	mvns	r3, r3
 8005454:	69ba      	ldr	r2, [r7, #24]
 8005456:	4013      	ands	r3, r2
 8005458:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800545a:	683b      	ldr	r3, [r7, #0]
 800545c:	68da      	ldr	r2, [r3, #12]
 800545e:	69fb      	ldr	r3, [r7, #28]
 8005460:	005b      	lsls	r3, r3, #1
 8005462:	fa02 f303 	lsl.w	r3, r2, r3
 8005466:	69ba      	ldr	r2, [r7, #24]
 8005468:	4313      	orrs	r3, r2
 800546a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	69ba      	ldr	r2, [r7, #24]
 8005470:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	685b      	ldr	r3, [r3, #4]
 8005476:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005478:	2201      	movs	r2, #1
 800547a:	69fb      	ldr	r3, [r7, #28]
 800547c:	fa02 f303 	lsl.w	r3, r2, r3
 8005480:	43db      	mvns	r3, r3
 8005482:	69ba      	ldr	r2, [r7, #24]
 8005484:	4013      	ands	r3, r2
 8005486:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005488:	683b      	ldr	r3, [r7, #0]
 800548a:	685b      	ldr	r3, [r3, #4]
 800548c:	091b      	lsrs	r3, r3, #4
 800548e:	f003 0201 	and.w	r2, r3, #1
 8005492:	69fb      	ldr	r3, [r7, #28]
 8005494:	fa02 f303 	lsl.w	r3, r2, r3
 8005498:	69ba      	ldr	r2, [r7, #24]
 800549a:	4313      	orrs	r3, r2
 800549c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	69ba      	ldr	r2, [r7, #24]
 80054a2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80054a4:	683b      	ldr	r3, [r7, #0]
 80054a6:	685b      	ldr	r3, [r3, #4]
 80054a8:	f003 0303 	and.w	r3, r3, #3
 80054ac:	2b03      	cmp	r3, #3
 80054ae:	d017      	beq.n	80054e0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	68db      	ldr	r3, [r3, #12]
 80054b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80054b6:	69fb      	ldr	r3, [r7, #28]
 80054b8:	005b      	lsls	r3, r3, #1
 80054ba:	2203      	movs	r2, #3
 80054bc:	fa02 f303 	lsl.w	r3, r2, r3
 80054c0:	43db      	mvns	r3, r3
 80054c2:	69ba      	ldr	r2, [r7, #24]
 80054c4:	4013      	ands	r3, r2
 80054c6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80054c8:	683b      	ldr	r3, [r7, #0]
 80054ca:	689a      	ldr	r2, [r3, #8]
 80054cc:	69fb      	ldr	r3, [r7, #28]
 80054ce:	005b      	lsls	r3, r3, #1
 80054d0:	fa02 f303 	lsl.w	r3, r2, r3
 80054d4:	69ba      	ldr	r2, [r7, #24]
 80054d6:	4313      	orrs	r3, r2
 80054d8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	69ba      	ldr	r2, [r7, #24]
 80054de:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80054e0:	683b      	ldr	r3, [r7, #0]
 80054e2:	685b      	ldr	r3, [r3, #4]
 80054e4:	f003 0303 	and.w	r3, r3, #3
 80054e8:	2b02      	cmp	r3, #2
 80054ea:	d123      	bne.n	8005534 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80054ec:	69fb      	ldr	r3, [r7, #28]
 80054ee:	08da      	lsrs	r2, r3, #3
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	3208      	adds	r2, #8
 80054f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80054f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80054fa:	69fb      	ldr	r3, [r7, #28]
 80054fc:	f003 0307 	and.w	r3, r3, #7
 8005500:	009b      	lsls	r3, r3, #2
 8005502:	220f      	movs	r2, #15
 8005504:	fa02 f303 	lsl.w	r3, r2, r3
 8005508:	43db      	mvns	r3, r3
 800550a:	69ba      	ldr	r2, [r7, #24]
 800550c:	4013      	ands	r3, r2
 800550e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005510:	683b      	ldr	r3, [r7, #0]
 8005512:	691a      	ldr	r2, [r3, #16]
 8005514:	69fb      	ldr	r3, [r7, #28]
 8005516:	f003 0307 	and.w	r3, r3, #7
 800551a:	009b      	lsls	r3, r3, #2
 800551c:	fa02 f303 	lsl.w	r3, r2, r3
 8005520:	69ba      	ldr	r2, [r7, #24]
 8005522:	4313      	orrs	r3, r2
 8005524:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005526:	69fb      	ldr	r3, [r7, #28]
 8005528:	08da      	lsrs	r2, r3, #3
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	3208      	adds	r2, #8
 800552e:	69b9      	ldr	r1, [r7, #24]
 8005530:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800553a:	69fb      	ldr	r3, [r7, #28]
 800553c:	005b      	lsls	r3, r3, #1
 800553e:	2203      	movs	r2, #3
 8005540:	fa02 f303 	lsl.w	r3, r2, r3
 8005544:	43db      	mvns	r3, r3
 8005546:	69ba      	ldr	r2, [r7, #24]
 8005548:	4013      	ands	r3, r2
 800554a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800554c:	683b      	ldr	r3, [r7, #0]
 800554e:	685b      	ldr	r3, [r3, #4]
 8005550:	f003 0203 	and.w	r2, r3, #3
 8005554:	69fb      	ldr	r3, [r7, #28]
 8005556:	005b      	lsls	r3, r3, #1
 8005558:	fa02 f303 	lsl.w	r3, r2, r3
 800555c:	69ba      	ldr	r2, [r7, #24]
 800555e:	4313      	orrs	r3, r2
 8005560:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	69ba      	ldr	r2, [r7, #24]
 8005566:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005568:	683b      	ldr	r3, [r7, #0]
 800556a:	685b      	ldr	r3, [r3, #4]
 800556c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005570:	2b00      	cmp	r3, #0
 8005572:	f000 80b4 	beq.w	80056de <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005576:	2300      	movs	r3, #0
 8005578:	60fb      	str	r3, [r7, #12]
 800557a:	4b60      	ldr	r3, [pc, #384]	; (80056fc <HAL_GPIO_Init+0x30c>)
 800557c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800557e:	4a5f      	ldr	r2, [pc, #380]	; (80056fc <HAL_GPIO_Init+0x30c>)
 8005580:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005584:	6453      	str	r3, [r2, #68]	; 0x44
 8005586:	4b5d      	ldr	r3, [pc, #372]	; (80056fc <HAL_GPIO_Init+0x30c>)
 8005588:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800558a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800558e:	60fb      	str	r3, [r7, #12]
 8005590:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005592:	4a5b      	ldr	r2, [pc, #364]	; (8005700 <HAL_GPIO_Init+0x310>)
 8005594:	69fb      	ldr	r3, [r7, #28]
 8005596:	089b      	lsrs	r3, r3, #2
 8005598:	3302      	adds	r3, #2
 800559a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800559e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80055a0:	69fb      	ldr	r3, [r7, #28]
 80055a2:	f003 0303 	and.w	r3, r3, #3
 80055a6:	009b      	lsls	r3, r3, #2
 80055a8:	220f      	movs	r2, #15
 80055aa:	fa02 f303 	lsl.w	r3, r2, r3
 80055ae:	43db      	mvns	r3, r3
 80055b0:	69ba      	ldr	r2, [r7, #24]
 80055b2:	4013      	ands	r3, r2
 80055b4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	4a52      	ldr	r2, [pc, #328]	; (8005704 <HAL_GPIO_Init+0x314>)
 80055ba:	4293      	cmp	r3, r2
 80055bc:	d02b      	beq.n	8005616 <HAL_GPIO_Init+0x226>
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	4a51      	ldr	r2, [pc, #324]	; (8005708 <HAL_GPIO_Init+0x318>)
 80055c2:	4293      	cmp	r3, r2
 80055c4:	d025      	beq.n	8005612 <HAL_GPIO_Init+0x222>
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	4a50      	ldr	r2, [pc, #320]	; (800570c <HAL_GPIO_Init+0x31c>)
 80055ca:	4293      	cmp	r3, r2
 80055cc:	d01f      	beq.n	800560e <HAL_GPIO_Init+0x21e>
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	4a4f      	ldr	r2, [pc, #316]	; (8005710 <HAL_GPIO_Init+0x320>)
 80055d2:	4293      	cmp	r3, r2
 80055d4:	d019      	beq.n	800560a <HAL_GPIO_Init+0x21a>
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	4a4e      	ldr	r2, [pc, #312]	; (8005714 <HAL_GPIO_Init+0x324>)
 80055da:	4293      	cmp	r3, r2
 80055dc:	d013      	beq.n	8005606 <HAL_GPIO_Init+0x216>
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	4a4d      	ldr	r2, [pc, #308]	; (8005718 <HAL_GPIO_Init+0x328>)
 80055e2:	4293      	cmp	r3, r2
 80055e4:	d00d      	beq.n	8005602 <HAL_GPIO_Init+0x212>
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	4a4c      	ldr	r2, [pc, #304]	; (800571c <HAL_GPIO_Init+0x32c>)
 80055ea:	4293      	cmp	r3, r2
 80055ec:	d007      	beq.n	80055fe <HAL_GPIO_Init+0x20e>
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	4a4b      	ldr	r2, [pc, #300]	; (8005720 <HAL_GPIO_Init+0x330>)
 80055f2:	4293      	cmp	r3, r2
 80055f4:	d101      	bne.n	80055fa <HAL_GPIO_Init+0x20a>
 80055f6:	2307      	movs	r3, #7
 80055f8:	e00e      	b.n	8005618 <HAL_GPIO_Init+0x228>
 80055fa:	2308      	movs	r3, #8
 80055fc:	e00c      	b.n	8005618 <HAL_GPIO_Init+0x228>
 80055fe:	2306      	movs	r3, #6
 8005600:	e00a      	b.n	8005618 <HAL_GPIO_Init+0x228>
 8005602:	2305      	movs	r3, #5
 8005604:	e008      	b.n	8005618 <HAL_GPIO_Init+0x228>
 8005606:	2304      	movs	r3, #4
 8005608:	e006      	b.n	8005618 <HAL_GPIO_Init+0x228>
 800560a:	2303      	movs	r3, #3
 800560c:	e004      	b.n	8005618 <HAL_GPIO_Init+0x228>
 800560e:	2302      	movs	r3, #2
 8005610:	e002      	b.n	8005618 <HAL_GPIO_Init+0x228>
 8005612:	2301      	movs	r3, #1
 8005614:	e000      	b.n	8005618 <HAL_GPIO_Init+0x228>
 8005616:	2300      	movs	r3, #0
 8005618:	69fa      	ldr	r2, [r7, #28]
 800561a:	f002 0203 	and.w	r2, r2, #3
 800561e:	0092      	lsls	r2, r2, #2
 8005620:	4093      	lsls	r3, r2
 8005622:	69ba      	ldr	r2, [r7, #24]
 8005624:	4313      	orrs	r3, r2
 8005626:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005628:	4935      	ldr	r1, [pc, #212]	; (8005700 <HAL_GPIO_Init+0x310>)
 800562a:	69fb      	ldr	r3, [r7, #28]
 800562c:	089b      	lsrs	r3, r3, #2
 800562e:	3302      	adds	r3, #2
 8005630:	69ba      	ldr	r2, [r7, #24]
 8005632:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005636:	4b3b      	ldr	r3, [pc, #236]	; (8005724 <HAL_GPIO_Init+0x334>)
 8005638:	689b      	ldr	r3, [r3, #8]
 800563a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800563c:	693b      	ldr	r3, [r7, #16]
 800563e:	43db      	mvns	r3, r3
 8005640:	69ba      	ldr	r2, [r7, #24]
 8005642:	4013      	ands	r3, r2
 8005644:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005646:	683b      	ldr	r3, [r7, #0]
 8005648:	685b      	ldr	r3, [r3, #4]
 800564a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800564e:	2b00      	cmp	r3, #0
 8005650:	d003      	beq.n	800565a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8005652:	69ba      	ldr	r2, [r7, #24]
 8005654:	693b      	ldr	r3, [r7, #16]
 8005656:	4313      	orrs	r3, r2
 8005658:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800565a:	4a32      	ldr	r2, [pc, #200]	; (8005724 <HAL_GPIO_Init+0x334>)
 800565c:	69bb      	ldr	r3, [r7, #24]
 800565e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005660:	4b30      	ldr	r3, [pc, #192]	; (8005724 <HAL_GPIO_Init+0x334>)
 8005662:	68db      	ldr	r3, [r3, #12]
 8005664:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005666:	693b      	ldr	r3, [r7, #16]
 8005668:	43db      	mvns	r3, r3
 800566a:	69ba      	ldr	r2, [r7, #24]
 800566c:	4013      	ands	r3, r2
 800566e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005670:	683b      	ldr	r3, [r7, #0]
 8005672:	685b      	ldr	r3, [r3, #4]
 8005674:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005678:	2b00      	cmp	r3, #0
 800567a:	d003      	beq.n	8005684 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800567c:	69ba      	ldr	r2, [r7, #24]
 800567e:	693b      	ldr	r3, [r7, #16]
 8005680:	4313      	orrs	r3, r2
 8005682:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005684:	4a27      	ldr	r2, [pc, #156]	; (8005724 <HAL_GPIO_Init+0x334>)
 8005686:	69bb      	ldr	r3, [r7, #24]
 8005688:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800568a:	4b26      	ldr	r3, [pc, #152]	; (8005724 <HAL_GPIO_Init+0x334>)
 800568c:	685b      	ldr	r3, [r3, #4]
 800568e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005690:	693b      	ldr	r3, [r7, #16]
 8005692:	43db      	mvns	r3, r3
 8005694:	69ba      	ldr	r2, [r7, #24]
 8005696:	4013      	ands	r3, r2
 8005698:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800569a:	683b      	ldr	r3, [r7, #0]
 800569c:	685b      	ldr	r3, [r3, #4]
 800569e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d003      	beq.n	80056ae <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80056a6:	69ba      	ldr	r2, [r7, #24]
 80056a8:	693b      	ldr	r3, [r7, #16]
 80056aa:	4313      	orrs	r3, r2
 80056ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80056ae:	4a1d      	ldr	r2, [pc, #116]	; (8005724 <HAL_GPIO_Init+0x334>)
 80056b0:	69bb      	ldr	r3, [r7, #24]
 80056b2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80056b4:	4b1b      	ldr	r3, [pc, #108]	; (8005724 <HAL_GPIO_Init+0x334>)
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80056ba:	693b      	ldr	r3, [r7, #16]
 80056bc:	43db      	mvns	r3, r3
 80056be:	69ba      	ldr	r2, [r7, #24]
 80056c0:	4013      	ands	r3, r2
 80056c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80056c4:	683b      	ldr	r3, [r7, #0]
 80056c6:	685b      	ldr	r3, [r3, #4]
 80056c8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d003      	beq.n	80056d8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80056d0:	69ba      	ldr	r2, [r7, #24]
 80056d2:	693b      	ldr	r3, [r7, #16]
 80056d4:	4313      	orrs	r3, r2
 80056d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80056d8:	4a12      	ldr	r2, [pc, #72]	; (8005724 <HAL_GPIO_Init+0x334>)
 80056da:	69bb      	ldr	r3, [r7, #24]
 80056dc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80056de:	69fb      	ldr	r3, [r7, #28]
 80056e0:	3301      	adds	r3, #1
 80056e2:	61fb      	str	r3, [r7, #28]
 80056e4:	69fb      	ldr	r3, [r7, #28]
 80056e6:	2b0f      	cmp	r3, #15
 80056e8:	f67f ae90 	bls.w	800540c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80056ec:	bf00      	nop
 80056ee:	bf00      	nop
 80056f0:	3724      	adds	r7, #36	; 0x24
 80056f2:	46bd      	mov	sp, r7
 80056f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f8:	4770      	bx	lr
 80056fa:	bf00      	nop
 80056fc:	40023800 	.word	0x40023800
 8005700:	40013800 	.word	0x40013800
 8005704:	40020000 	.word	0x40020000
 8005708:	40020400 	.word	0x40020400
 800570c:	40020800 	.word	0x40020800
 8005710:	40020c00 	.word	0x40020c00
 8005714:	40021000 	.word	0x40021000
 8005718:	40021400 	.word	0x40021400
 800571c:	40021800 	.word	0x40021800
 8005720:	40021c00 	.word	0x40021c00
 8005724:	40013c00 	.word	0x40013c00

08005728 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005728:	b480      	push	{r7}
 800572a:	b085      	sub	sp, #20
 800572c:	af00      	add	r7, sp, #0
 800572e:	6078      	str	r0, [r7, #4]
 8005730:	460b      	mov	r3, r1
 8005732:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	691a      	ldr	r2, [r3, #16]
 8005738:	887b      	ldrh	r3, [r7, #2]
 800573a:	4013      	ands	r3, r2
 800573c:	2b00      	cmp	r3, #0
 800573e:	d002      	beq.n	8005746 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005740:	2301      	movs	r3, #1
 8005742:	73fb      	strb	r3, [r7, #15]
 8005744:	e001      	b.n	800574a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005746:	2300      	movs	r3, #0
 8005748:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800574a:	7bfb      	ldrb	r3, [r7, #15]
}
 800574c:	4618      	mov	r0, r3
 800574e:	3714      	adds	r7, #20
 8005750:	46bd      	mov	sp, r7
 8005752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005756:	4770      	bx	lr

08005758 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005758:	b480      	push	{r7}
 800575a:	b083      	sub	sp, #12
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
 8005760:	460b      	mov	r3, r1
 8005762:	807b      	strh	r3, [r7, #2]
 8005764:	4613      	mov	r3, r2
 8005766:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005768:	787b      	ldrb	r3, [r7, #1]
 800576a:	2b00      	cmp	r3, #0
 800576c:	d003      	beq.n	8005776 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800576e:	887a      	ldrh	r2, [r7, #2]
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005774:	e003      	b.n	800577e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005776:	887b      	ldrh	r3, [r7, #2]
 8005778:	041a      	lsls	r2, r3, #16
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	619a      	str	r2, [r3, #24]
}
 800577e:	bf00      	nop
 8005780:	370c      	adds	r7, #12
 8005782:	46bd      	mov	sp, r7
 8005784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005788:	4770      	bx	lr

0800578a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800578a:	b480      	push	{r7}
 800578c:	b085      	sub	sp, #20
 800578e:	af00      	add	r7, sp, #0
 8005790:	6078      	str	r0, [r7, #4]
 8005792:	460b      	mov	r3, r1
 8005794:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	695b      	ldr	r3, [r3, #20]
 800579a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800579c:	887a      	ldrh	r2, [r7, #2]
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	4013      	ands	r3, r2
 80057a2:	041a      	lsls	r2, r3, #16
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	43d9      	mvns	r1, r3
 80057a8:	887b      	ldrh	r3, [r7, #2]
 80057aa:	400b      	ands	r3, r1
 80057ac:	431a      	orrs	r2, r3
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	619a      	str	r2, [r3, #24]
}
 80057b2:	bf00      	nop
 80057b4:	3714      	adds	r7, #20
 80057b6:	46bd      	mov	sp, r7
 80057b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057bc:	4770      	bx	lr
	...

080057c0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80057c0:	b580      	push	{r7, lr}
 80057c2:	b082      	sub	sp, #8
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	4603      	mov	r3, r0
 80057c8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80057ca:	4b08      	ldr	r3, [pc, #32]	; (80057ec <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80057cc:	695a      	ldr	r2, [r3, #20]
 80057ce:	88fb      	ldrh	r3, [r7, #6]
 80057d0:	4013      	ands	r3, r2
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d006      	beq.n	80057e4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80057d6:	4a05      	ldr	r2, [pc, #20]	; (80057ec <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80057d8:	88fb      	ldrh	r3, [r7, #6]
 80057da:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80057dc:	88fb      	ldrh	r3, [r7, #6]
 80057de:	4618      	mov	r0, r3
 80057e0:	f7fb ffb4 	bl	800174c <HAL_GPIO_EXTI_Callback>
  }
}
 80057e4:	bf00      	nop
 80057e6:	3708      	adds	r7, #8
 80057e8:	46bd      	mov	sp, r7
 80057ea:	bd80      	pop	{r7, pc}
 80057ec:	40013c00 	.word	0x40013c00

080057f0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80057f0:	b580      	push	{r7, lr}
 80057f2:	b086      	sub	sp, #24
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d101      	bne.n	8005802 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80057fe:	2301      	movs	r3, #1
 8005800:	e267      	b.n	8005cd2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	f003 0301 	and.w	r3, r3, #1
 800580a:	2b00      	cmp	r3, #0
 800580c:	d075      	beq.n	80058fa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800580e:	4b88      	ldr	r3, [pc, #544]	; (8005a30 <HAL_RCC_OscConfig+0x240>)
 8005810:	689b      	ldr	r3, [r3, #8]
 8005812:	f003 030c 	and.w	r3, r3, #12
 8005816:	2b04      	cmp	r3, #4
 8005818:	d00c      	beq.n	8005834 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800581a:	4b85      	ldr	r3, [pc, #532]	; (8005a30 <HAL_RCC_OscConfig+0x240>)
 800581c:	689b      	ldr	r3, [r3, #8]
 800581e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005822:	2b08      	cmp	r3, #8
 8005824:	d112      	bne.n	800584c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005826:	4b82      	ldr	r3, [pc, #520]	; (8005a30 <HAL_RCC_OscConfig+0x240>)
 8005828:	685b      	ldr	r3, [r3, #4]
 800582a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800582e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005832:	d10b      	bne.n	800584c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005834:	4b7e      	ldr	r3, [pc, #504]	; (8005a30 <HAL_RCC_OscConfig+0x240>)
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800583c:	2b00      	cmp	r3, #0
 800583e:	d05b      	beq.n	80058f8 <HAL_RCC_OscConfig+0x108>
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	685b      	ldr	r3, [r3, #4]
 8005844:	2b00      	cmp	r3, #0
 8005846:	d157      	bne.n	80058f8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005848:	2301      	movs	r3, #1
 800584a:	e242      	b.n	8005cd2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	685b      	ldr	r3, [r3, #4]
 8005850:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005854:	d106      	bne.n	8005864 <HAL_RCC_OscConfig+0x74>
 8005856:	4b76      	ldr	r3, [pc, #472]	; (8005a30 <HAL_RCC_OscConfig+0x240>)
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	4a75      	ldr	r2, [pc, #468]	; (8005a30 <HAL_RCC_OscConfig+0x240>)
 800585c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005860:	6013      	str	r3, [r2, #0]
 8005862:	e01d      	b.n	80058a0 <HAL_RCC_OscConfig+0xb0>
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	685b      	ldr	r3, [r3, #4]
 8005868:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800586c:	d10c      	bne.n	8005888 <HAL_RCC_OscConfig+0x98>
 800586e:	4b70      	ldr	r3, [pc, #448]	; (8005a30 <HAL_RCC_OscConfig+0x240>)
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	4a6f      	ldr	r2, [pc, #444]	; (8005a30 <HAL_RCC_OscConfig+0x240>)
 8005874:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005878:	6013      	str	r3, [r2, #0]
 800587a:	4b6d      	ldr	r3, [pc, #436]	; (8005a30 <HAL_RCC_OscConfig+0x240>)
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	4a6c      	ldr	r2, [pc, #432]	; (8005a30 <HAL_RCC_OscConfig+0x240>)
 8005880:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005884:	6013      	str	r3, [r2, #0]
 8005886:	e00b      	b.n	80058a0 <HAL_RCC_OscConfig+0xb0>
 8005888:	4b69      	ldr	r3, [pc, #420]	; (8005a30 <HAL_RCC_OscConfig+0x240>)
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	4a68      	ldr	r2, [pc, #416]	; (8005a30 <HAL_RCC_OscConfig+0x240>)
 800588e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005892:	6013      	str	r3, [r2, #0]
 8005894:	4b66      	ldr	r3, [pc, #408]	; (8005a30 <HAL_RCC_OscConfig+0x240>)
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	4a65      	ldr	r2, [pc, #404]	; (8005a30 <HAL_RCC_OscConfig+0x240>)
 800589a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800589e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	685b      	ldr	r3, [r3, #4]
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d013      	beq.n	80058d0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058a8:	f7fe f9c4 	bl	8003c34 <HAL_GetTick>
 80058ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80058ae:	e008      	b.n	80058c2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80058b0:	f7fe f9c0 	bl	8003c34 <HAL_GetTick>
 80058b4:	4602      	mov	r2, r0
 80058b6:	693b      	ldr	r3, [r7, #16]
 80058b8:	1ad3      	subs	r3, r2, r3
 80058ba:	2b64      	cmp	r3, #100	; 0x64
 80058bc:	d901      	bls.n	80058c2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80058be:	2303      	movs	r3, #3
 80058c0:	e207      	b.n	8005cd2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80058c2:	4b5b      	ldr	r3, [pc, #364]	; (8005a30 <HAL_RCC_OscConfig+0x240>)
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d0f0      	beq.n	80058b0 <HAL_RCC_OscConfig+0xc0>
 80058ce:	e014      	b.n	80058fa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058d0:	f7fe f9b0 	bl	8003c34 <HAL_GetTick>
 80058d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80058d6:	e008      	b.n	80058ea <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80058d8:	f7fe f9ac 	bl	8003c34 <HAL_GetTick>
 80058dc:	4602      	mov	r2, r0
 80058de:	693b      	ldr	r3, [r7, #16]
 80058e0:	1ad3      	subs	r3, r2, r3
 80058e2:	2b64      	cmp	r3, #100	; 0x64
 80058e4:	d901      	bls.n	80058ea <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80058e6:	2303      	movs	r3, #3
 80058e8:	e1f3      	b.n	8005cd2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80058ea:	4b51      	ldr	r3, [pc, #324]	; (8005a30 <HAL_RCC_OscConfig+0x240>)
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d1f0      	bne.n	80058d8 <HAL_RCC_OscConfig+0xe8>
 80058f6:	e000      	b.n	80058fa <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80058f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	f003 0302 	and.w	r3, r3, #2
 8005902:	2b00      	cmp	r3, #0
 8005904:	d063      	beq.n	80059ce <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005906:	4b4a      	ldr	r3, [pc, #296]	; (8005a30 <HAL_RCC_OscConfig+0x240>)
 8005908:	689b      	ldr	r3, [r3, #8]
 800590a:	f003 030c 	and.w	r3, r3, #12
 800590e:	2b00      	cmp	r3, #0
 8005910:	d00b      	beq.n	800592a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005912:	4b47      	ldr	r3, [pc, #284]	; (8005a30 <HAL_RCC_OscConfig+0x240>)
 8005914:	689b      	ldr	r3, [r3, #8]
 8005916:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800591a:	2b08      	cmp	r3, #8
 800591c:	d11c      	bne.n	8005958 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800591e:	4b44      	ldr	r3, [pc, #272]	; (8005a30 <HAL_RCC_OscConfig+0x240>)
 8005920:	685b      	ldr	r3, [r3, #4]
 8005922:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005926:	2b00      	cmp	r3, #0
 8005928:	d116      	bne.n	8005958 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800592a:	4b41      	ldr	r3, [pc, #260]	; (8005a30 <HAL_RCC_OscConfig+0x240>)
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	f003 0302 	and.w	r3, r3, #2
 8005932:	2b00      	cmp	r3, #0
 8005934:	d005      	beq.n	8005942 <HAL_RCC_OscConfig+0x152>
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	68db      	ldr	r3, [r3, #12]
 800593a:	2b01      	cmp	r3, #1
 800593c:	d001      	beq.n	8005942 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800593e:	2301      	movs	r3, #1
 8005940:	e1c7      	b.n	8005cd2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005942:	4b3b      	ldr	r3, [pc, #236]	; (8005a30 <HAL_RCC_OscConfig+0x240>)
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	691b      	ldr	r3, [r3, #16]
 800594e:	00db      	lsls	r3, r3, #3
 8005950:	4937      	ldr	r1, [pc, #220]	; (8005a30 <HAL_RCC_OscConfig+0x240>)
 8005952:	4313      	orrs	r3, r2
 8005954:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005956:	e03a      	b.n	80059ce <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	68db      	ldr	r3, [r3, #12]
 800595c:	2b00      	cmp	r3, #0
 800595e:	d020      	beq.n	80059a2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005960:	4b34      	ldr	r3, [pc, #208]	; (8005a34 <HAL_RCC_OscConfig+0x244>)
 8005962:	2201      	movs	r2, #1
 8005964:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005966:	f7fe f965 	bl	8003c34 <HAL_GetTick>
 800596a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800596c:	e008      	b.n	8005980 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800596e:	f7fe f961 	bl	8003c34 <HAL_GetTick>
 8005972:	4602      	mov	r2, r0
 8005974:	693b      	ldr	r3, [r7, #16]
 8005976:	1ad3      	subs	r3, r2, r3
 8005978:	2b02      	cmp	r3, #2
 800597a:	d901      	bls.n	8005980 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800597c:	2303      	movs	r3, #3
 800597e:	e1a8      	b.n	8005cd2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005980:	4b2b      	ldr	r3, [pc, #172]	; (8005a30 <HAL_RCC_OscConfig+0x240>)
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f003 0302 	and.w	r3, r3, #2
 8005988:	2b00      	cmp	r3, #0
 800598a:	d0f0      	beq.n	800596e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800598c:	4b28      	ldr	r3, [pc, #160]	; (8005a30 <HAL_RCC_OscConfig+0x240>)
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	691b      	ldr	r3, [r3, #16]
 8005998:	00db      	lsls	r3, r3, #3
 800599a:	4925      	ldr	r1, [pc, #148]	; (8005a30 <HAL_RCC_OscConfig+0x240>)
 800599c:	4313      	orrs	r3, r2
 800599e:	600b      	str	r3, [r1, #0]
 80059a0:	e015      	b.n	80059ce <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80059a2:	4b24      	ldr	r3, [pc, #144]	; (8005a34 <HAL_RCC_OscConfig+0x244>)
 80059a4:	2200      	movs	r2, #0
 80059a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059a8:	f7fe f944 	bl	8003c34 <HAL_GetTick>
 80059ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80059ae:	e008      	b.n	80059c2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80059b0:	f7fe f940 	bl	8003c34 <HAL_GetTick>
 80059b4:	4602      	mov	r2, r0
 80059b6:	693b      	ldr	r3, [r7, #16]
 80059b8:	1ad3      	subs	r3, r2, r3
 80059ba:	2b02      	cmp	r3, #2
 80059bc:	d901      	bls.n	80059c2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80059be:	2303      	movs	r3, #3
 80059c0:	e187      	b.n	8005cd2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80059c2:	4b1b      	ldr	r3, [pc, #108]	; (8005a30 <HAL_RCC_OscConfig+0x240>)
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	f003 0302 	and.w	r3, r3, #2
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d1f0      	bne.n	80059b0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	f003 0308 	and.w	r3, r3, #8
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d036      	beq.n	8005a48 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	695b      	ldr	r3, [r3, #20]
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d016      	beq.n	8005a10 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80059e2:	4b15      	ldr	r3, [pc, #84]	; (8005a38 <HAL_RCC_OscConfig+0x248>)
 80059e4:	2201      	movs	r2, #1
 80059e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059e8:	f7fe f924 	bl	8003c34 <HAL_GetTick>
 80059ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80059ee:	e008      	b.n	8005a02 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80059f0:	f7fe f920 	bl	8003c34 <HAL_GetTick>
 80059f4:	4602      	mov	r2, r0
 80059f6:	693b      	ldr	r3, [r7, #16]
 80059f8:	1ad3      	subs	r3, r2, r3
 80059fa:	2b02      	cmp	r3, #2
 80059fc:	d901      	bls.n	8005a02 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80059fe:	2303      	movs	r3, #3
 8005a00:	e167      	b.n	8005cd2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005a02:	4b0b      	ldr	r3, [pc, #44]	; (8005a30 <HAL_RCC_OscConfig+0x240>)
 8005a04:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a06:	f003 0302 	and.w	r3, r3, #2
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d0f0      	beq.n	80059f0 <HAL_RCC_OscConfig+0x200>
 8005a0e:	e01b      	b.n	8005a48 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005a10:	4b09      	ldr	r3, [pc, #36]	; (8005a38 <HAL_RCC_OscConfig+0x248>)
 8005a12:	2200      	movs	r2, #0
 8005a14:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005a16:	f7fe f90d 	bl	8003c34 <HAL_GetTick>
 8005a1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005a1c:	e00e      	b.n	8005a3c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005a1e:	f7fe f909 	bl	8003c34 <HAL_GetTick>
 8005a22:	4602      	mov	r2, r0
 8005a24:	693b      	ldr	r3, [r7, #16]
 8005a26:	1ad3      	subs	r3, r2, r3
 8005a28:	2b02      	cmp	r3, #2
 8005a2a:	d907      	bls.n	8005a3c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005a2c:	2303      	movs	r3, #3
 8005a2e:	e150      	b.n	8005cd2 <HAL_RCC_OscConfig+0x4e2>
 8005a30:	40023800 	.word	0x40023800
 8005a34:	42470000 	.word	0x42470000
 8005a38:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005a3c:	4b88      	ldr	r3, [pc, #544]	; (8005c60 <HAL_RCC_OscConfig+0x470>)
 8005a3e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a40:	f003 0302 	and.w	r3, r3, #2
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d1ea      	bne.n	8005a1e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f003 0304 	and.w	r3, r3, #4
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	f000 8097 	beq.w	8005b84 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005a56:	2300      	movs	r3, #0
 8005a58:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005a5a:	4b81      	ldr	r3, [pc, #516]	; (8005c60 <HAL_RCC_OscConfig+0x470>)
 8005a5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d10f      	bne.n	8005a86 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005a66:	2300      	movs	r3, #0
 8005a68:	60bb      	str	r3, [r7, #8]
 8005a6a:	4b7d      	ldr	r3, [pc, #500]	; (8005c60 <HAL_RCC_OscConfig+0x470>)
 8005a6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a6e:	4a7c      	ldr	r2, [pc, #496]	; (8005c60 <HAL_RCC_OscConfig+0x470>)
 8005a70:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005a74:	6413      	str	r3, [r2, #64]	; 0x40
 8005a76:	4b7a      	ldr	r3, [pc, #488]	; (8005c60 <HAL_RCC_OscConfig+0x470>)
 8005a78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a7e:	60bb      	str	r3, [r7, #8]
 8005a80:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005a82:	2301      	movs	r3, #1
 8005a84:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a86:	4b77      	ldr	r3, [pc, #476]	; (8005c64 <HAL_RCC_OscConfig+0x474>)
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d118      	bne.n	8005ac4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005a92:	4b74      	ldr	r3, [pc, #464]	; (8005c64 <HAL_RCC_OscConfig+0x474>)
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	4a73      	ldr	r2, [pc, #460]	; (8005c64 <HAL_RCC_OscConfig+0x474>)
 8005a98:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005a9c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005a9e:	f7fe f8c9 	bl	8003c34 <HAL_GetTick>
 8005aa2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005aa4:	e008      	b.n	8005ab8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005aa6:	f7fe f8c5 	bl	8003c34 <HAL_GetTick>
 8005aaa:	4602      	mov	r2, r0
 8005aac:	693b      	ldr	r3, [r7, #16]
 8005aae:	1ad3      	subs	r3, r2, r3
 8005ab0:	2b02      	cmp	r3, #2
 8005ab2:	d901      	bls.n	8005ab8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005ab4:	2303      	movs	r3, #3
 8005ab6:	e10c      	b.n	8005cd2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ab8:	4b6a      	ldr	r3, [pc, #424]	; (8005c64 <HAL_RCC_OscConfig+0x474>)
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d0f0      	beq.n	8005aa6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	689b      	ldr	r3, [r3, #8]
 8005ac8:	2b01      	cmp	r3, #1
 8005aca:	d106      	bne.n	8005ada <HAL_RCC_OscConfig+0x2ea>
 8005acc:	4b64      	ldr	r3, [pc, #400]	; (8005c60 <HAL_RCC_OscConfig+0x470>)
 8005ace:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ad0:	4a63      	ldr	r2, [pc, #396]	; (8005c60 <HAL_RCC_OscConfig+0x470>)
 8005ad2:	f043 0301 	orr.w	r3, r3, #1
 8005ad6:	6713      	str	r3, [r2, #112]	; 0x70
 8005ad8:	e01c      	b.n	8005b14 <HAL_RCC_OscConfig+0x324>
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	689b      	ldr	r3, [r3, #8]
 8005ade:	2b05      	cmp	r3, #5
 8005ae0:	d10c      	bne.n	8005afc <HAL_RCC_OscConfig+0x30c>
 8005ae2:	4b5f      	ldr	r3, [pc, #380]	; (8005c60 <HAL_RCC_OscConfig+0x470>)
 8005ae4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ae6:	4a5e      	ldr	r2, [pc, #376]	; (8005c60 <HAL_RCC_OscConfig+0x470>)
 8005ae8:	f043 0304 	orr.w	r3, r3, #4
 8005aec:	6713      	str	r3, [r2, #112]	; 0x70
 8005aee:	4b5c      	ldr	r3, [pc, #368]	; (8005c60 <HAL_RCC_OscConfig+0x470>)
 8005af0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005af2:	4a5b      	ldr	r2, [pc, #364]	; (8005c60 <HAL_RCC_OscConfig+0x470>)
 8005af4:	f043 0301 	orr.w	r3, r3, #1
 8005af8:	6713      	str	r3, [r2, #112]	; 0x70
 8005afa:	e00b      	b.n	8005b14 <HAL_RCC_OscConfig+0x324>
 8005afc:	4b58      	ldr	r3, [pc, #352]	; (8005c60 <HAL_RCC_OscConfig+0x470>)
 8005afe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b00:	4a57      	ldr	r2, [pc, #348]	; (8005c60 <HAL_RCC_OscConfig+0x470>)
 8005b02:	f023 0301 	bic.w	r3, r3, #1
 8005b06:	6713      	str	r3, [r2, #112]	; 0x70
 8005b08:	4b55      	ldr	r3, [pc, #340]	; (8005c60 <HAL_RCC_OscConfig+0x470>)
 8005b0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b0c:	4a54      	ldr	r2, [pc, #336]	; (8005c60 <HAL_RCC_OscConfig+0x470>)
 8005b0e:	f023 0304 	bic.w	r3, r3, #4
 8005b12:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	689b      	ldr	r3, [r3, #8]
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d015      	beq.n	8005b48 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b1c:	f7fe f88a 	bl	8003c34 <HAL_GetTick>
 8005b20:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b22:	e00a      	b.n	8005b3a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005b24:	f7fe f886 	bl	8003c34 <HAL_GetTick>
 8005b28:	4602      	mov	r2, r0
 8005b2a:	693b      	ldr	r3, [r7, #16]
 8005b2c:	1ad3      	subs	r3, r2, r3
 8005b2e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b32:	4293      	cmp	r3, r2
 8005b34:	d901      	bls.n	8005b3a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005b36:	2303      	movs	r3, #3
 8005b38:	e0cb      	b.n	8005cd2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b3a:	4b49      	ldr	r3, [pc, #292]	; (8005c60 <HAL_RCC_OscConfig+0x470>)
 8005b3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b3e:	f003 0302 	and.w	r3, r3, #2
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d0ee      	beq.n	8005b24 <HAL_RCC_OscConfig+0x334>
 8005b46:	e014      	b.n	8005b72 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005b48:	f7fe f874 	bl	8003c34 <HAL_GetTick>
 8005b4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005b4e:	e00a      	b.n	8005b66 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005b50:	f7fe f870 	bl	8003c34 <HAL_GetTick>
 8005b54:	4602      	mov	r2, r0
 8005b56:	693b      	ldr	r3, [r7, #16]
 8005b58:	1ad3      	subs	r3, r2, r3
 8005b5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b5e:	4293      	cmp	r3, r2
 8005b60:	d901      	bls.n	8005b66 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005b62:	2303      	movs	r3, #3
 8005b64:	e0b5      	b.n	8005cd2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005b66:	4b3e      	ldr	r3, [pc, #248]	; (8005c60 <HAL_RCC_OscConfig+0x470>)
 8005b68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b6a:	f003 0302 	and.w	r3, r3, #2
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d1ee      	bne.n	8005b50 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005b72:	7dfb      	ldrb	r3, [r7, #23]
 8005b74:	2b01      	cmp	r3, #1
 8005b76:	d105      	bne.n	8005b84 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005b78:	4b39      	ldr	r3, [pc, #228]	; (8005c60 <HAL_RCC_OscConfig+0x470>)
 8005b7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b7c:	4a38      	ldr	r2, [pc, #224]	; (8005c60 <HAL_RCC_OscConfig+0x470>)
 8005b7e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005b82:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	699b      	ldr	r3, [r3, #24]
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	f000 80a1 	beq.w	8005cd0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005b8e:	4b34      	ldr	r3, [pc, #208]	; (8005c60 <HAL_RCC_OscConfig+0x470>)
 8005b90:	689b      	ldr	r3, [r3, #8]
 8005b92:	f003 030c 	and.w	r3, r3, #12
 8005b96:	2b08      	cmp	r3, #8
 8005b98:	d05c      	beq.n	8005c54 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	699b      	ldr	r3, [r3, #24]
 8005b9e:	2b02      	cmp	r3, #2
 8005ba0:	d141      	bne.n	8005c26 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005ba2:	4b31      	ldr	r3, [pc, #196]	; (8005c68 <HAL_RCC_OscConfig+0x478>)
 8005ba4:	2200      	movs	r2, #0
 8005ba6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ba8:	f7fe f844 	bl	8003c34 <HAL_GetTick>
 8005bac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005bae:	e008      	b.n	8005bc2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005bb0:	f7fe f840 	bl	8003c34 <HAL_GetTick>
 8005bb4:	4602      	mov	r2, r0
 8005bb6:	693b      	ldr	r3, [r7, #16]
 8005bb8:	1ad3      	subs	r3, r2, r3
 8005bba:	2b02      	cmp	r3, #2
 8005bbc:	d901      	bls.n	8005bc2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005bbe:	2303      	movs	r3, #3
 8005bc0:	e087      	b.n	8005cd2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005bc2:	4b27      	ldr	r3, [pc, #156]	; (8005c60 <HAL_RCC_OscConfig+0x470>)
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d1f0      	bne.n	8005bb0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	69da      	ldr	r2, [r3, #28]
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	6a1b      	ldr	r3, [r3, #32]
 8005bd6:	431a      	orrs	r2, r3
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bdc:	019b      	lsls	r3, r3, #6
 8005bde:	431a      	orrs	r2, r3
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005be4:	085b      	lsrs	r3, r3, #1
 8005be6:	3b01      	subs	r3, #1
 8005be8:	041b      	lsls	r3, r3, #16
 8005bea:	431a      	orrs	r2, r3
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bf0:	061b      	lsls	r3, r3, #24
 8005bf2:	491b      	ldr	r1, [pc, #108]	; (8005c60 <HAL_RCC_OscConfig+0x470>)
 8005bf4:	4313      	orrs	r3, r2
 8005bf6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005bf8:	4b1b      	ldr	r3, [pc, #108]	; (8005c68 <HAL_RCC_OscConfig+0x478>)
 8005bfa:	2201      	movs	r2, #1
 8005bfc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005bfe:	f7fe f819 	bl	8003c34 <HAL_GetTick>
 8005c02:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c04:	e008      	b.n	8005c18 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005c06:	f7fe f815 	bl	8003c34 <HAL_GetTick>
 8005c0a:	4602      	mov	r2, r0
 8005c0c:	693b      	ldr	r3, [r7, #16]
 8005c0e:	1ad3      	subs	r3, r2, r3
 8005c10:	2b02      	cmp	r3, #2
 8005c12:	d901      	bls.n	8005c18 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005c14:	2303      	movs	r3, #3
 8005c16:	e05c      	b.n	8005cd2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c18:	4b11      	ldr	r3, [pc, #68]	; (8005c60 <HAL_RCC_OscConfig+0x470>)
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d0f0      	beq.n	8005c06 <HAL_RCC_OscConfig+0x416>
 8005c24:	e054      	b.n	8005cd0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c26:	4b10      	ldr	r3, [pc, #64]	; (8005c68 <HAL_RCC_OscConfig+0x478>)
 8005c28:	2200      	movs	r2, #0
 8005c2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c2c:	f7fe f802 	bl	8003c34 <HAL_GetTick>
 8005c30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c32:	e008      	b.n	8005c46 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005c34:	f7fd fffe 	bl	8003c34 <HAL_GetTick>
 8005c38:	4602      	mov	r2, r0
 8005c3a:	693b      	ldr	r3, [r7, #16]
 8005c3c:	1ad3      	subs	r3, r2, r3
 8005c3e:	2b02      	cmp	r3, #2
 8005c40:	d901      	bls.n	8005c46 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005c42:	2303      	movs	r3, #3
 8005c44:	e045      	b.n	8005cd2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c46:	4b06      	ldr	r3, [pc, #24]	; (8005c60 <HAL_RCC_OscConfig+0x470>)
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d1f0      	bne.n	8005c34 <HAL_RCC_OscConfig+0x444>
 8005c52:	e03d      	b.n	8005cd0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	699b      	ldr	r3, [r3, #24]
 8005c58:	2b01      	cmp	r3, #1
 8005c5a:	d107      	bne.n	8005c6c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005c5c:	2301      	movs	r3, #1
 8005c5e:	e038      	b.n	8005cd2 <HAL_RCC_OscConfig+0x4e2>
 8005c60:	40023800 	.word	0x40023800
 8005c64:	40007000 	.word	0x40007000
 8005c68:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005c6c:	4b1b      	ldr	r3, [pc, #108]	; (8005cdc <HAL_RCC_OscConfig+0x4ec>)
 8005c6e:	685b      	ldr	r3, [r3, #4]
 8005c70:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	699b      	ldr	r3, [r3, #24]
 8005c76:	2b01      	cmp	r3, #1
 8005c78:	d028      	beq.n	8005ccc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005c84:	429a      	cmp	r2, r3
 8005c86:	d121      	bne.n	8005ccc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c92:	429a      	cmp	r2, r3
 8005c94:	d11a      	bne.n	8005ccc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005c96:	68fa      	ldr	r2, [r7, #12]
 8005c98:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005c9c:	4013      	ands	r3, r2
 8005c9e:	687a      	ldr	r2, [r7, #4]
 8005ca0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005ca2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005ca4:	4293      	cmp	r3, r2
 8005ca6:	d111      	bne.n	8005ccc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cb2:	085b      	lsrs	r3, r3, #1
 8005cb4:	3b01      	subs	r3, #1
 8005cb6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005cb8:	429a      	cmp	r2, r3
 8005cba:	d107      	bne.n	8005ccc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cc6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005cc8:	429a      	cmp	r2, r3
 8005cca:	d001      	beq.n	8005cd0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005ccc:	2301      	movs	r3, #1
 8005cce:	e000      	b.n	8005cd2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005cd0:	2300      	movs	r3, #0
}
 8005cd2:	4618      	mov	r0, r3
 8005cd4:	3718      	adds	r7, #24
 8005cd6:	46bd      	mov	sp, r7
 8005cd8:	bd80      	pop	{r7, pc}
 8005cda:	bf00      	nop
 8005cdc:	40023800 	.word	0x40023800

08005ce0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005ce0:	b580      	push	{r7, lr}
 8005ce2:	b084      	sub	sp, #16
 8005ce4:	af00      	add	r7, sp, #0
 8005ce6:	6078      	str	r0, [r7, #4]
 8005ce8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d101      	bne.n	8005cf4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005cf0:	2301      	movs	r3, #1
 8005cf2:	e0cc      	b.n	8005e8e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005cf4:	4b68      	ldr	r3, [pc, #416]	; (8005e98 <HAL_RCC_ClockConfig+0x1b8>)
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	f003 0307 	and.w	r3, r3, #7
 8005cfc:	683a      	ldr	r2, [r7, #0]
 8005cfe:	429a      	cmp	r2, r3
 8005d00:	d90c      	bls.n	8005d1c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d02:	4b65      	ldr	r3, [pc, #404]	; (8005e98 <HAL_RCC_ClockConfig+0x1b8>)
 8005d04:	683a      	ldr	r2, [r7, #0]
 8005d06:	b2d2      	uxtb	r2, r2
 8005d08:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d0a:	4b63      	ldr	r3, [pc, #396]	; (8005e98 <HAL_RCC_ClockConfig+0x1b8>)
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f003 0307 	and.w	r3, r3, #7
 8005d12:	683a      	ldr	r2, [r7, #0]
 8005d14:	429a      	cmp	r2, r3
 8005d16:	d001      	beq.n	8005d1c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005d18:	2301      	movs	r3, #1
 8005d1a:	e0b8      	b.n	8005e8e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	f003 0302 	and.w	r3, r3, #2
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d020      	beq.n	8005d6a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	f003 0304 	and.w	r3, r3, #4
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d005      	beq.n	8005d40 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005d34:	4b59      	ldr	r3, [pc, #356]	; (8005e9c <HAL_RCC_ClockConfig+0x1bc>)
 8005d36:	689b      	ldr	r3, [r3, #8]
 8005d38:	4a58      	ldr	r2, [pc, #352]	; (8005e9c <HAL_RCC_ClockConfig+0x1bc>)
 8005d3a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005d3e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	f003 0308 	and.w	r3, r3, #8
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d005      	beq.n	8005d58 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005d4c:	4b53      	ldr	r3, [pc, #332]	; (8005e9c <HAL_RCC_ClockConfig+0x1bc>)
 8005d4e:	689b      	ldr	r3, [r3, #8]
 8005d50:	4a52      	ldr	r2, [pc, #328]	; (8005e9c <HAL_RCC_ClockConfig+0x1bc>)
 8005d52:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005d56:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005d58:	4b50      	ldr	r3, [pc, #320]	; (8005e9c <HAL_RCC_ClockConfig+0x1bc>)
 8005d5a:	689b      	ldr	r3, [r3, #8]
 8005d5c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	689b      	ldr	r3, [r3, #8]
 8005d64:	494d      	ldr	r1, [pc, #308]	; (8005e9c <HAL_RCC_ClockConfig+0x1bc>)
 8005d66:	4313      	orrs	r3, r2
 8005d68:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	f003 0301 	and.w	r3, r3, #1
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d044      	beq.n	8005e00 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	685b      	ldr	r3, [r3, #4]
 8005d7a:	2b01      	cmp	r3, #1
 8005d7c:	d107      	bne.n	8005d8e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d7e:	4b47      	ldr	r3, [pc, #284]	; (8005e9c <HAL_RCC_ClockConfig+0x1bc>)
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d119      	bne.n	8005dbe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005d8a:	2301      	movs	r3, #1
 8005d8c:	e07f      	b.n	8005e8e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	685b      	ldr	r3, [r3, #4]
 8005d92:	2b02      	cmp	r3, #2
 8005d94:	d003      	beq.n	8005d9e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005d9a:	2b03      	cmp	r3, #3
 8005d9c:	d107      	bne.n	8005dae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005d9e:	4b3f      	ldr	r3, [pc, #252]	; (8005e9c <HAL_RCC_ClockConfig+0x1bc>)
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d109      	bne.n	8005dbe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005daa:	2301      	movs	r3, #1
 8005dac:	e06f      	b.n	8005e8e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005dae:	4b3b      	ldr	r3, [pc, #236]	; (8005e9c <HAL_RCC_ClockConfig+0x1bc>)
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	f003 0302 	and.w	r3, r3, #2
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d101      	bne.n	8005dbe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005dba:	2301      	movs	r3, #1
 8005dbc:	e067      	b.n	8005e8e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005dbe:	4b37      	ldr	r3, [pc, #220]	; (8005e9c <HAL_RCC_ClockConfig+0x1bc>)
 8005dc0:	689b      	ldr	r3, [r3, #8]
 8005dc2:	f023 0203 	bic.w	r2, r3, #3
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	685b      	ldr	r3, [r3, #4]
 8005dca:	4934      	ldr	r1, [pc, #208]	; (8005e9c <HAL_RCC_ClockConfig+0x1bc>)
 8005dcc:	4313      	orrs	r3, r2
 8005dce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005dd0:	f7fd ff30 	bl	8003c34 <HAL_GetTick>
 8005dd4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005dd6:	e00a      	b.n	8005dee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005dd8:	f7fd ff2c 	bl	8003c34 <HAL_GetTick>
 8005ddc:	4602      	mov	r2, r0
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	1ad3      	subs	r3, r2, r3
 8005de2:	f241 3288 	movw	r2, #5000	; 0x1388
 8005de6:	4293      	cmp	r3, r2
 8005de8:	d901      	bls.n	8005dee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005dea:	2303      	movs	r3, #3
 8005dec:	e04f      	b.n	8005e8e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005dee:	4b2b      	ldr	r3, [pc, #172]	; (8005e9c <HAL_RCC_ClockConfig+0x1bc>)
 8005df0:	689b      	ldr	r3, [r3, #8]
 8005df2:	f003 020c 	and.w	r2, r3, #12
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	685b      	ldr	r3, [r3, #4]
 8005dfa:	009b      	lsls	r3, r3, #2
 8005dfc:	429a      	cmp	r2, r3
 8005dfe:	d1eb      	bne.n	8005dd8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005e00:	4b25      	ldr	r3, [pc, #148]	; (8005e98 <HAL_RCC_ClockConfig+0x1b8>)
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	f003 0307 	and.w	r3, r3, #7
 8005e08:	683a      	ldr	r2, [r7, #0]
 8005e0a:	429a      	cmp	r2, r3
 8005e0c:	d20c      	bcs.n	8005e28 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e0e:	4b22      	ldr	r3, [pc, #136]	; (8005e98 <HAL_RCC_ClockConfig+0x1b8>)
 8005e10:	683a      	ldr	r2, [r7, #0]
 8005e12:	b2d2      	uxtb	r2, r2
 8005e14:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005e16:	4b20      	ldr	r3, [pc, #128]	; (8005e98 <HAL_RCC_ClockConfig+0x1b8>)
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	f003 0307 	and.w	r3, r3, #7
 8005e1e:	683a      	ldr	r2, [r7, #0]
 8005e20:	429a      	cmp	r2, r3
 8005e22:	d001      	beq.n	8005e28 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005e24:	2301      	movs	r3, #1
 8005e26:	e032      	b.n	8005e8e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	f003 0304 	and.w	r3, r3, #4
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d008      	beq.n	8005e46 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005e34:	4b19      	ldr	r3, [pc, #100]	; (8005e9c <HAL_RCC_ClockConfig+0x1bc>)
 8005e36:	689b      	ldr	r3, [r3, #8]
 8005e38:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	68db      	ldr	r3, [r3, #12]
 8005e40:	4916      	ldr	r1, [pc, #88]	; (8005e9c <HAL_RCC_ClockConfig+0x1bc>)
 8005e42:	4313      	orrs	r3, r2
 8005e44:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	f003 0308 	and.w	r3, r3, #8
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d009      	beq.n	8005e66 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005e52:	4b12      	ldr	r3, [pc, #72]	; (8005e9c <HAL_RCC_ClockConfig+0x1bc>)
 8005e54:	689b      	ldr	r3, [r3, #8]
 8005e56:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	691b      	ldr	r3, [r3, #16]
 8005e5e:	00db      	lsls	r3, r3, #3
 8005e60:	490e      	ldr	r1, [pc, #56]	; (8005e9c <HAL_RCC_ClockConfig+0x1bc>)
 8005e62:	4313      	orrs	r3, r2
 8005e64:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005e66:	f000 f821 	bl	8005eac <HAL_RCC_GetSysClockFreq>
 8005e6a:	4602      	mov	r2, r0
 8005e6c:	4b0b      	ldr	r3, [pc, #44]	; (8005e9c <HAL_RCC_ClockConfig+0x1bc>)
 8005e6e:	689b      	ldr	r3, [r3, #8]
 8005e70:	091b      	lsrs	r3, r3, #4
 8005e72:	f003 030f 	and.w	r3, r3, #15
 8005e76:	490a      	ldr	r1, [pc, #40]	; (8005ea0 <HAL_RCC_ClockConfig+0x1c0>)
 8005e78:	5ccb      	ldrb	r3, [r1, r3]
 8005e7a:	fa22 f303 	lsr.w	r3, r2, r3
 8005e7e:	4a09      	ldr	r2, [pc, #36]	; (8005ea4 <HAL_RCC_ClockConfig+0x1c4>)
 8005e80:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005e82:	4b09      	ldr	r3, [pc, #36]	; (8005ea8 <HAL_RCC_ClockConfig+0x1c8>)
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	4618      	mov	r0, r3
 8005e88:	f7fd f8b2 	bl	8002ff0 <HAL_InitTick>

  return HAL_OK;
 8005e8c:	2300      	movs	r3, #0
}
 8005e8e:	4618      	mov	r0, r3
 8005e90:	3710      	adds	r7, #16
 8005e92:	46bd      	mov	sp, r7
 8005e94:	bd80      	pop	{r7, pc}
 8005e96:	bf00      	nop
 8005e98:	40023c00 	.word	0x40023c00
 8005e9c:	40023800 	.word	0x40023800
 8005ea0:	0801116c 	.word	0x0801116c
 8005ea4:	20000044 	.word	0x20000044
 8005ea8:	20000048 	.word	0x20000048

08005eac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005eac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005eb0:	b090      	sub	sp, #64	; 0x40
 8005eb2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005eb4:	2300      	movs	r3, #0
 8005eb6:	637b      	str	r3, [r7, #52]	; 0x34
 8005eb8:	2300      	movs	r3, #0
 8005eba:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005ebc:	2300      	movs	r3, #0
 8005ebe:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8005ec0:	2300      	movs	r3, #0
 8005ec2:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005ec4:	4b59      	ldr	r3, [pc, #356]	; (800602c <HAL_RCC_GetSysClockFreq+0x180>)
 8005ec6:	689b      	ldr	r3, [r3, #8]
 8005ec8:	f003 030c 	and.w	r3, r3, #12
 8005ecc:	2b08      	cmp	r3, #8
 8005ece:	d00d      	beq.n	8005eec <HAL_RCC_GetSysClockFreq+0x40>
 8005ed0:	2b08      	cmp	r3, #8
 8005ed2:	f200 80a1 	bhi.w	8006018 <HAL_RCC_GetSysClockFreq+0x16c>
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d002      	beq.n	8005ee0 <HAL_RCC_GetSysClockFreq+0x34>
 8005eda:	2b04      	cmp	r3, #4
 8005edc:	d003      	beq.n	8005ee6 <HAL_RCC_GetSysClockFreq+0x3a>
 8005ede:	e09b      	b.n	8006018 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005ee0:	4b53      	ldr	r3, [pc, #332]	; (8006030 <HAL_RCC_GetSysClockFreq+0x184>)
 8005ee2:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8005ee4:	e09b      	b.n	800601e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005ee6:	4b53      	ldr	r3, [pc, #332]	; (8006034 <HAL_RCC_GetSysClockFreq+0x188>)
 8005ee8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005eea:	e098      	b.n	800601e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005eec:	4b4f      	ldr	r3, [pc, #316]	; (800602c <HAL_RCC_GetSysClockFreq+0x180>)
 8005eee:	685b      	ldr	r3, [r3, #4]
 8005ef0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005ef4:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005ef6:	4b4d      	ldr	r3, [pc, #308]	; (800602c <HAL_RCC_GetSysClockFreq+0x180>)
 8005ef8:	685b      	ldr	r3, [r3, #4]
 8005efa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d028      	beq.n	8005f54 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005f02:	4b4a      	ldr	r3, [pc, #296]	; (800602c <HAL_RCC_GetSysClockFreq+0x180>)
 8005f04:	685b      	ldr	r3, [r3, #4]
 8005f06:	099b      	lsrs	r3, r3, #6
 8005f08:	2200      	movs	r2, #0
 8005f0a:	623b      	str	r3, [r7, #32]
 8005f0c:	627a      	str	r2, [r7, #36]	; 0x24
 8005f0e:	6a3b      	ldr	r3, [r7, #32]
 8005f10:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005f14:	2100      	movs	r1, #0
 8005f16:	4b47      	ldr	r3, [pc, #284]	; (8006034 <HAL_RCC_GetSysClockFreq+0x188>)
 8005f18:	fb03 f201 	mul.w	r2, r3, r1
 8005f1c:	2300      	movs	r3, #0
 8005f1e:	fb00 f303 	mul.w	r3, r0, r3
 8005f22:	4413      	add	r3, r2
 8005f24:	4a43      	ldr	r2, [pc, #268]	; (8006034 <HAL_RCC_GetSysClockFreq+0x188>)
 8005f26:	fba0 1202 	umull	r1, r2, r0, r2
 8005f2a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005f2c:	460a      	mov	r2, r1
 8005f2e:	62ba      	str	r2, [r7, #40]	; 0x28
 8005f30:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005f32:	4413      	add	r3, r2
 8005f34:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005f36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f38:	2200      	movs	r2, #0
 8005f3a:	61bb      	str	r3, [r7, #24]
 8005f3c:	61fa      	str	r2, [r7, #28]
 8005f3e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005f42:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8005f46:	f7fa fe2f 	bl	8000ba8 <__aeabi_uldivmod>
 8005f4a:	4602      	mov	r2, r0
 8005f4c:	460b      	mov	r3, r1
 8005f4e:	4613      	mov	r3, r2
 8005f50:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005f52:	e053      	b.n	8005ffc <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005f54:	4b35      	ldr	r3, [pc, #212]	; (800602c <HAL_RCC_GetSysClockFreq+0x180>)
 8005f56:	685b      	ldr	r3, [r3, #4]
 8005f58:	099b      	lsrs	r3, r3, #6
 8005f5a:	2200      	movs	r2, #0
 8005f5c:	613b      	str	r3, [r7, #16]
 8005f5e:	617a      	str	r2, [r7, #20]
 8005f60:	693b      	ldr	r3, [r7, #16]
 8005f62:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005f66:	f04f 0b00 	mov.w	fp, #0
 8005f6a:	4652      	mov	r2, sl
 8005f6c:	465b      	mov	r3, fp
 8005f6e:	f04f 0000 	mov.w	r0, #0
 8005f72:	f04f 0100 	mov.w	r1, #0
 8005f76:	0159      	lsls	r1, r3, #5
 8005f78:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005f7c:	0150      	lsls	r0, r2, #5
 8005f7e:	4602      	mov	r2, r0
 8005f80:	460b      	mov	r3, r1
 8005f82:	ebb2 080a 	subs.w	r8, r2, sl
 8005f86:	eb63 090b 	sbc.w	r9, r3, fp
 8005f8a:	f04f 0200 	mov.w	r2, #0
 8005f8e:	f04f 0300 	mov.w	r3, #0
 8005f92:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005f96:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005f9a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005f9e:	ebb2 0408 	subs.w	r4, r2, r8
 8005fa2:	eb63 0509 	sbc.w	r5, r3, r9
 8005fa6:	f04f 0200 	mov.w	r2, #0
 8005faa:	f04f 0300 	mov.w	r3, #0
 8005fae:	00eb      	lsls	r3, r5, #3
 8005fb0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005fb4:	00e2      	lsls	r2, r4, #3
 8005fb6:	4614      	mov	r4, r2
 8005fb8:	461d      	mov	r5, r3
 8005fba:	eb14 030a 	adds.w	r3, r4, sl
 8005fbe:	603b      	str	r3, [r7, #0]
 8005fc0:	eb45 030b 	adc.w	r3, r5, fp
 8005fc4:	607b      	str	r3, [r7, #4]
 8005fc6:	f04f 0200 	mov.w	r2, #0
 8005fca:	f04f 0300 	mov.w	r3, #0
 8005fce:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005fd2:	4629      	mov	r1, r5
 8005fd4:	028b      	lsls	r3, r1, #10
 8005fd6:	4621      	mov	r1, r4
 8005fd8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005fdc:	4621      	mov	r1, r4
 8005fde:	028a      	lsls	r2, r1, #10
 8005fe0:	4610      	mov	r0, r2
 8005fe2:	4619      	mov	r1, r3
 8005fe4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005fe6:	2200      	movs	r2, #0
 8005fe8:	60bb      	str	r3, [r7, #8]
 8005fea:	60fa      	str	r2, [r7, #12]
 8005fec:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005ff0:	f7fa fdda 	bl	8000ba8 <__aeabi_uldivmod>
 8005ff4:	4602      	mov	r2, r0
 8005ff6:	460b      	mov	r3, r1
 8005ff8:	4613      	mov	r3, r2
 8005ffa:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005ffc:	4b0b      	ldr	r3, [pc, #44]	; (800602c <HAL_RCC_GetSysClockFreq+0x180>)
 8005ffe:	685b      	ldr	r3, [r3, #4]
 8006000:	0c1b      	lsrs	r3, r3, #16
 8006002:	f003 0303 	and.w	r3, r3, #3
 8006006:	3301      	adds	r3, #1
 8006008:	005b      	lsls	r3, r3, #1
 800600a:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 800600c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800600e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006010:	fbb2 f3f3 	udiv	r3, r2, r3
 8006014:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8006016:	e002      	b.n	800601e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006018:	4b05      	ldr	r3, [pc, #20]	; (8006030 <HAL_RCC_GetSysClockFreq+0x184>)
 800601a:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800601c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800601e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8006020:	4618      	mov	r0, r3
 8006022:	3740      	adds	r7, #64	; 0x40
 8006024:	46bd      	mov	sp, r7
 8006026:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800602a:	bf00      	nop
 800602c:	40023800 	.word	0x40023800
 8006030:	00f42400 	.word	0x00f42400
 8006034:	00b71b00 	.word	0x00b71b00

08006038 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006038:	b480      	push	{r7}
 800603a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800603c:	4b03      	ldr	r3, [pc, #12]	; (800604c <HAL_RCC_GetHCLKFreq+0x14>)
 800603e:	681b      	ldr	r3, [r3, #0]
}
 8006040:	4618      	mov	r0, r3
 8006042:	46bd      	mov	sp, r7
 8006044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006048:	4770      	bx	lr
 800604a:	bf00      	nop
 800604c:	20000044 	.word	0x20000044

08006050 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006050:	b580      	push	{r7, lr}
 8006052:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006054:	f7ff fff0 	bl	8006038 <HAL_RCC_GetHCLKFreq>
 8006058:	4602      	mov	r2, r0
 800605a:	4b05      	ldr	r3, [pc, #20]	; (8006070 <HAL_RCC_GetPCLK1Freq+0x20>)
 800605c:	689b      	ldr	r3, [r3, #8]
 800605e:	0a9b      	lsrs	r3, r3, #10
 8006060:	f003 0307 	and.w	r3, r3, #7
 8006064:	4903      	ldr	r1, [pc, #12]	; (8006074 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006066:	5ccb      	ldrb	r3, [r1, r3]
 8006068:	fa22 f303 	lsr.w	r3, r2, r3
}
 800606c:	4618      	mov	r0, r3
 800606e:	bd80      	pop	{r7, pc}
 8006070:	40023800 	.word	0x40023800
 8006074:	0801117c 	.word	0x0801117c

08006078 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006078:	b580      	push	{r7, lr}
 800607a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800607c:	f7ff ffdc 	bl	8006038 <HAL_RCC_GetHCLKFreq>
 8006080:	4602      	mov	r2, r0
 8006082:	4b05      	ldr	r3, [pc, #20]	; (8006098 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006084:	689b      	ldr	r3, [r3, #8]
 8006086:	0b5b      	lsrs	r3, r3, #13
 8006088:	f003 0307 	and.w	r3, r3, #7
 800608c:	4903      	ldr	r1, [pc, #12]	; (800609c <HAL_RCC_GetPCLK2Freq+0x24>)
 800608e:	5ccb      	ldrb	r3, [r1, r3]
 8006090:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006094:	4618      	mov	r0, r3
 8006096:	bd80      	pop	{r7, pc}
 8006098:	40023800 	.word	0x40023800
 800609c:	0801117c 	.word	0x0801117c

080060a0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80060a0:	b480      	push	{r7}
 80060a2:	b083      	sub	sp, #12
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	6078      	str	r0, [r7, #4]
 80060a8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	220f      	movs	r2, #15
 80060ae:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80060b0:	4b12      	ldr	r3, [pc, #72]	; (80060fc <HAL_RCC_GetClockConfig+0x5c>)
 80060b2:	689b      	ldr	r3, [r3, #8]
 80060b4:	f003 0203 	and.w	r2, r3, #3
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80060bc:	4b0f      	ldr	r3, [pc, #60]	; (80060fc <HAL_RCC_GetClockConfig+0x5c>)
 80060be:	689b      	ldr	r3, [r3, #8]
 80060c0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80060c8:	4b0c      	ldr	r3, [pc, #48]	; (80060fc <HAL_RCC_GetClockConfig+0x5c>)
 80060ca:	689b      	ldr	r3, [r3, #8]
 80060cc:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80060d4:	4b09      	ldr	r3, [pc, #36]	; (80060fc <HAL_RCC_GetClockConfig+0x5c>)
 80060d6:	689b      	ldr	r3, [r3, #8]
 80060d8:	08db      	lsrs	r3, r3, #3
 80060da:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80060e2:	4b07      	ldr	r3, [pc, #28]	; (8006100 <HAL_RCC_GetClockConfig+0x60>)
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	f003 0207 	and.w	r2, r3, #7
 80060ea:	683b      	ldr	r3, [r7, #0]
 80060ec:	601a      	str	r2, [r3, #0]
}
 80060ee:	bf00      	nop
 80060f0:	370c      	adds	r7, #12
 80060f2:	46bd      	mov	sp, r7
 80060f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f8:	4770      	bx	lr
 80060fa:	bf00      	nop
 80060fc:	40023800 	.word	0x40023800
 8006100:	40023c00 	.word	0x40023c00

08006104 <HAL_SMBUS_Init>:
  * @param  hsmbus pointer to a SMBUS_HandleTypeDef structure that contains
  *         the configuration information for the specified SMBUS
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SMBUS_Init(SMBUS_HandleTypeDef *hsmbus)
{
 8006104:	b580      	push	{r7, lr}
 8006106:	b084      	sub	sp, #16
 8006108:	af00      	add	r7, sp, #0
 800610a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange = 0U;
 800610c:	2300      	movs	r3, #0
 800610e:	60fb      	str	r3, [r7, #12]
  uint32_t pclk1 = 0U;
 8006110:	2300      	movs	r3, #0
 8006112:	60bb      	str	r3, [r7, #8]

  /* Check the SMBUS handle allocation */
  if (hsmbus == NULL)
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	2b00      	cmp	r3, #0
 8006118:	d101      	bne.n	800611e <HAL_SMBUS_Init+0x1a>
  {
    return HAL_ERROR;
 800611a:	2301      	movs	r3, #1
 800611c:	e0a1      	b.n	8006262 <HAL_SMBUS_Init+0x15e>
  assert_param(IS_SMBUS_GENERAL_CALL(hsmbus->Init.GeneralCallMode));
  assert_param(IS_SMBUS_NO_STRETCH(hsmbus->Init.NoStretchMode));
  assert_param(IS_SMBUS_PEC(hsmbus->Init.PacketErrorCheckMode));
  assert_param(IS_SMBUS_PERIPHERAL_MODE(hsmbus->Init.PeripheralMode));

  if (hsmbus->State == HAL_SMBUS_STATE_RESET)
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006124:	b2db      	uxtb	r3, r3
 8006126:	2b00      	cmp	r3, #0
 8006128:	d106      	bne.n	8006138 <HAL_SMBUS_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hsmbus->Lock = HAL_UNLOCKED;
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	2200      	movs	r2, #0
 800612e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hsmbus->MspInitCallback(hsmbus);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_SMBUS_MspInit(hsmbus);
 8006132:	6878      	ldr	r0, [r7, #4]
 8006134:	f7fc fd76 	bl	8002c24 <HAL_SMBUS_MspInit>
#endif /* USE_HAL_SMBUS_REGISTER_CALLBACKS */
  }

  hsmbus->State = HAL_SMBUS_STATE_BUSY;
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	2224      	movs	r2, #36	; 0x24
 800613c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected SMBUS peripheral */
  __HAL_SMBUS_DISABLE(hsmbus);
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	681a      	ldr	r2, [r3, #0]
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	f022 0201 	bic.w	r2, r2, #1
 800614e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006150:	f7ff ff7e 	bl	8006050 <HAL_RCC_GetPCLK1Freq>
 8006154:	60b8      	str	r0, [r7, #8]

  /* Calculate frequency range */
  freqrange = SMBUS_FREQRANGE(pclk1);
 8006156:	68bb      	ldr	r3, [r7, #8]
 8006158:	4a44      	ldr	r2, [pc, #272]	; (800626c <HAL_SMBUS_Init+0x168>)
 800615a:	fba2 2303 	umull	r2, r3, r2, r3
 800615e:	0c9b      	lsrs	r3, r3, #18
 8006160:	60fb      	str	r3, [r7, #12]

  /*---------------------------- SMBUSx CR2 Configuration ----------------------*/
  /* Configure SMBUSx: Frequency range */
  MODIFY_REG(hsmbus->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	685b      	ldr	r3, [r3, #4]
 8006168:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	68fa      	ldr	r2, [r7, #12]
 8006172:	430a      	orrs	r2, r1
 8006174:	605a      	str	r2, [r3, #4]

  /*---------------------------- SMBUSx TRISE Configuration --------------------*/
  /* Configure SMBUSx: Rise Time */
  MODIFY_REG(hsmbus->Instance->TRISE, I2C_TRISE_TRISE, SMBUS_RISE_TIME(freqrange));
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	6a1b      	ldr	r3, [r3, #32]
 800617c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	1c5a      	adds	r2, r3, #1
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	430a      	orrs	r2, r1
 800618a:	621a      	str	r2, [r3, #32]

  /*---------------------------- SMBUSx CCR Configuration ----------------------*/
  /* Configure SMBUSx: Speed */
  MODIFY_REG(hsmbus->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), SMBUS_SPEED_STANDARD(pclk1, hsmbus->Init.ClockSpeed));
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	69db      	ldr	r3, [r3, #28]
 8006192:	f423 434f 	bic.w	r3, r3, #52992	; 0xcf00
 8006196:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800619a:	687a      	ldr	r2, [r7, #4]
 800619c:	6852      	ldr	r2, [r2, #4]
 800619e:	0052      	lsls	r2, r2, #1
 80061a0:	68b9      	ldr	r1, [r7, #8]
 80061a2:	fbb1 f1f2 	udiv	r1, r1, r2
 80061a6:	f640 72fc 	movw	r2, #4092	; 0xffc
 80061aa:	400a      	ands	r2, r1
 80061ac:	2a00      	cmp	r2, #0
 80061ae:	d006      	beq.n	80061be <HAL_SMBUS_Init+0xba>
 80061b0:	687a      	ldr	r2, [r7, #4]
 80061b2:	6852      	ldr	r2, [r2, #4]
 80061b4:	0052      	lsls	r2, r2, #1
 80061b6:	68b9      	ldr	r1, [r7, #8]
 80061b8:	fbb1 f2f2 	udiv	r2, r1, r2
 80061bc:	e000      	b.n	80061c0 <HAL_SMBUS_Init+0xbc>
 80061be:	2204      	movs	r2, #4
 80061c0:	6879      	ldr	r1, [r7, #4]
 80061c2:	6809      	ldr	r1, [r1, #0]
 80061c4:	4313      	orrs	r3, r2
 80061c6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- SMBUSx CR1 Configuration ----------------------*/
  /* Configure SMBUSx: Generalcall , PEC , Peripheral mode and  NoStretch mode */
  MODIFY_REG(hsmbus->Instance->CR1, (I2C_CR1_NOSTRETCH | I2C_CR1_ENGC | I2C_CR1_ENPEC | I2C_CR1_ENARP | I2C_CR1_SMBTYPE | I2C_CR1_SMBUS), (hsmbus->Init.NoStretchMode | hsmbus->Init.GeneralCallMode |  hsmbus->Init.PacketErrorCheckMode | hsmbus->Init.PeripheralMode));
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	f023 01fa 	bic.w	r1, r3, #250	; 0xfa
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	6a1a      	ldr	r2, [r3, #32]
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	69db      	ldr	r3, [r3, #28]
 80061da:	431a      	orrs	r2, r3
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061e0:	431a      	orrs	r2, r3
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061e6:	431a      	orrs	r2, r3
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	430a      	orrs	r2, r1
 80061ee:	601a      	str	r2, [r3, #0]

  /*---------------------------- SMBUSx OAR1 Configuration ---------------------*/
  /* Configure SMBUSx: Own Address1 and addressing mode */
  MODIFY_REG(hsmbus->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hsmbus->Init.AddressingMode | hsmbus->Init.OwnAddress1));
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	689b      	ldr	r3, [r3, #8]
 80061f6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80061fa:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80061fe:	687a      	ldr	r2, [r7, #4]
 8006200:	6911      	ldr	r1, [r2, #16]
 8006202:	687a      	ldr	r2, [r7, #4]
 8006204:	68d2      	ldr	r2, [r2, #12]
 8006206:	4311      	orrs	r1, r2
 8006208:	687a      	ldr	r2, [r7, #4]
 800620a:	6812      	ldr	r2, [r2, #0]
 800620c:	430b      	orrs	r3, r1
 800620e:	6093      	str	r3, [r2, #8]

  /*---------------------------- SMBUSx OAR2 Configuration ---------------------*/
  /* Configure SMBUSx: Dual mode and Own Address2 */
  MODIFY_REG(hsmbus->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hsmbus->Init.DualAddressMode | hsmbus->Init.OwnAddress2));
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	68db      	ldr	r3, [r3, #12]
 8006216:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	695a      	ldr	r2, [r3, #20]
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	699b      	ldr	r3, [r3, #24]
 8006222:	431a      	orrs	r2, r3
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	430a      	orrs	r2, r1
 800622a:	60da      	str	r2, [r3, #12]
  /* Configure SMBUSx: Analog noise filter */
  SET_BIT(hsmbus->Instance->FLTR, hsmbus->Init.AnalogFilter);
#endif

  /* Enable the selected SMBUS peripheral */
  __HAL_SMBUS_ENABLE(hsmbus);
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	681a      	ldr	r2, [r3, #0]
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	f042 0201 	orr.w	r2, r2, #1
 800623a:	601a      	str	r2, [r3, #0]

  hsmbus->ErrorCode = HAL_SMBUS_ERROR_NONE;
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	2200      	movs	r2, #0
 8006240:	641a      	str	r2, [r3, #64]	; 0x40
  hsmbus->State = HAL_SMBUS_STATE_READY;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	2220      	movs	r2, #32
 8006246:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hsmbus->PreviousState = SMBUS_STATE_NONE;
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	2200      	movs	r2, #0
 800624e:	639a      	str	r2, [r3, #56]	; 0x38
  hsmbus->Mode = HAL_SMBUS_MODE_NONE;
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	2200      	movs	r2, #0
 8006254:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  hsmbus->XferPEC = 0x00;
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	2200      	movs	r2, #0
 800625c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  return HAL_OK;
 8006260:	2300      	movs	r3, #0
}
 8006262:	4618      	mov	r0, r3
 8006264:	3710      	adds	r7, #16
 8006266:	46bd      	mov	sp, r7
 8006268:	bd80      	pop	{r7, pc}
 800626a:	bf00      	nop
 800626c:	431bde83 	.word	0x431bde83

08006270 <HAL_SMBUS_EnableAlert_IT>:
  * @param  hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains
  *         the configuration information for the specified SMBUSx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SMBUS_EnableAlert_IT(SMBUS_HandleTypeDef *hsmbus)
{
 8006270:	b480      	push	{r7}
 8006272:	b083      	sub	sp, #12
 8006274:	af00      	add	r7, sp, #0
 8006276:	6078      	str	r0, [r7, #4]
  /* Enable SMBus alert */
  SET_BIT(hsmbus->Instance->CR1, I2C_CR1_ALERT);
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	681a      	ldr	r2, [r3, #0]
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006286:	601a      	str	r2, [r3, #0]

  /* Clear ALERT flag */
  __HAL_SMBUS_CLEAR_FLAG(hsmbus, SMBUS_FLAG_SMBALERT);
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f46f 4200 	mvn.w	r2, #32768	; 0x8000
 8006290:	615a      	str	r2, [r3, #20]

  /* Enable Alert Interrupt */
  __HAL_SMBUS_ENABLE_IT(hsmbus, SMBUS_IT_ERR);
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	685a      	ldr	r2, [r3, #4]
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80062a0:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80062a2:	2300      	movs	r3, #0
}
 80062a4:	4618      	mov	r0, r3
 80062a6:	370c      	adds	r7, #12
 80062a8:	46bd      	mov	sp, r7
 80062aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ae:	4770      	bx	lr

080062b0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80062b0:	b580      	push	{r7, lr}
 80062b2:	b082      	sub	sp, #8
 80062b4:	af00      	add	r7, sp, #0
 80062b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d101      	bne.n	80062c2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80062be:	2301      	movs	r3, #1
 80062c0:	e041      	b.n	8006346 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062c8:	b2db      	uxtb	r3, r3
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d106      	bne.n	80062dc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	2200      	movs	r2, #0
 80062d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80062d6:	6878      	ldr	r0, [r7, #4]
 80062d8:	f7fd fa42 	bl	8003760 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	2202      	movs	r2, #2
 80062e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681a      	ldr	r2, [r3, #0]
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	3304      	adds	r3, #4
 80062ec:	4619      	mov	r1, r3
 80062ee:	4610      	mov	r0, r2
 80062f0:	f001 f812 	bl	8007318 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	2201      	movs	r2, #1
 80062f8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2201      	movs	r2, #1
 8006300:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	2201      	movs	r2, #1
 8006308:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	2201      	movs	r2, #1
 8006310:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	2201      	movs	r2, #1
 8006318:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	2201      	movs	r2, #1
 8006320:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	2201      	movs	r2, #1
 8006328:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	2201      	movs	r2, #1
 8006330:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	2201      	movs	r2, #1
 8006338:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	2201      	movs	r2, #1
 8006340:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006344:	2300      	movs	r3, #0
}
 8006346:	4618      	mov	r0, r3
 8006348:	3708      	adds	r7, #8
 800634a:	46bd      	mov	sp, r7
 800634c:	bd80      	pop	{r7, pc}
	...

08006350 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006350:	b480      	push	{r7}
 8006352:	b085      	sub	sp, #20
 8006354:	af00      	add	r7, sp, #0
 8006356:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800635e:	b2db      	uxtb	r3, r3
 8006360:	2b01      	cmp	r3, #1
 8006362:	d001      	beq.n	8006368 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006364:	2301      	movs	r3, #1
 8006366:	e04e      	b.n	8006406 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	2202      	movs	r2, #2
 800636c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	68da      	ldr	r2, [r3, #12]
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	f042 0201 	orr.w	r2, r2, #1
 800637e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	4a23      	ldr	r2, [pc, #140]	; (8006414 <HAL_TIM_Base_Start_IT+0xc4>)
 8006386:	4293      	cmp	r3, r2
 8006388:	d022      	beq.n	80063d0 <HAL_TIM_Base_Start_IT+0x80>
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006392:	d01d      	beq.n	80063d0 <HAL_TIM_Base_Start_IT+0x80>
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	4a1f      	ldr	r2, [pc, #124]	; (8006418 <HAL_TIM_Base_Start_IT+0xc8>)
 800639a:	4293      	cmp	r3, r2
 800639c:	d018      	beq.n	80063d0 <HAL_TIM_Base_Start_IT+0x80>
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	4a1e      	ldr	r2, [pc, #120]	; (800641c <HAL_TIM_Base_Start_IT+0xcc>)
 80063a4:	4293      	cmp	r3, r2
 80063a6:	d013      	beq.n	80063d0 <HAL_TIM_Base_Start_IT+0x80>
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	4a1c      	ldr	r2, [pc, #112]	; (8006420 <HAL_TIM_Base_Start_IT+0xd0>)
 80063ae:	4293      	cmp	r3, r2
 80063b0:	d00e      	beq.n	80063d0 <HAL_TIM_Base_Start_IT+0x80>
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	4a1b      	ldr	r2, [pc, #108]	; (8006424 <HAL_TIM_Base_Start_IT+0xd4>)
 80063b8:	4293      	cmp	r3, r2
 80063ba:	d009      	beq.n	80063d0 <HAL_TIM_Base_Start_IT+0x80>
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	4a19      	ldr	r2, [pc, #100]	; (8006428 <HAL_TIM_Base_Start_IT+0xd8>)
 80063c2:	4293      	cmp	r3, r2
 80063c4:	d004      	beq.n	80063d0 <HAL_TIM_Base_Start_IT+0x80>
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	4a18      	ldr	r2, [pc, #96]	; (800642c <HAL_TIM_Base_Start_IT+0xdc>)
 80063cc:	4293      	cmp	r3, r2
 80063ce:	d111      	bne.n	80063f4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	689b      	ldr	r3, [r3, #8]
 80063d6:	f003 0307 	and.w	r3, r3, #7
 80063da:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	2b06      	cmp	r3, #6
 80063e0:	d010      	beq.n	8006404 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	681a      	ldr	r2, [r3, #0]
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	f042 0201 	orr.w	r2, r2, #1
 80063f0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80063f2:	e007      	b.n	8006404 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	681a      	ldr	r2, [r3, #0]
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	f042 0201 	orr.w	r2, r2, #1
 8006402:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006404:	2300      	movs	r3, #0
}
 8006406:	4618      	mov	r0, r3
 8006408:	3714      	adds	r7, #20
 800640a:	46bd      	mov	sp, r7
 800640c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006410:	4770      	bx	lr
 8006412:	bf00      	nop
 8006414:	40010000 	.word	0x40010000
 8006418:	40000400 	.word	0x40000400
 800641c:	40000800 	.word	0x40000800
 8006420:	40000c00 	.word	0x40000c00
 8006424:	40010400 	.word	0x40010400
 8006428:	40014000 	.word	0x40014000
 800642c:	40001800 	.word	0x40001800

08006430 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006430:	b580      	push	{r7, lr}
 8006432:	b082      	sub	sp, #8
 8006434:	af00      	add	r7, sp, #0
 8006436:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	2b00      	cmp	r3, #0
 800643c:	d101      	bne.n	8006442 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800643e:	2301      	movs	r3, #1
 8006440:	e041      	b.n	80064c6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006448:	b2db      	uxtb	r3, r3
 800644a:	2b00      	cmp	r3, #0
 800644c:	d106      	bne.n	800645c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	2200      	movs	r2, #0
 8006452:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006456:	6878      	ldr	r0, [r7, #4]
 8006458:	f7fd f93a 	bl	80036d0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	2202      	movs	r2, #2
 8006460:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681a      	ldr	r2, [r3, #0]
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	3304      	adds	r3, #4
 800646c:	4619      	mov	r1, r3
 800646e:	4610      	mov	r0, r2
 8006470:	f000 ff52 	bl	8007318 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	2201      	movs	r2, #1
 8006478:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	2201      	movs	r2, #1
 8006480:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	2201      	movs	r2, #1
 8006488:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	2201      	movs	r2, #1
 8006490:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	2201      	movs	r2, #1
 8006498:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	2201      	movs	r2, #1
 80064a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	2201      	movs	r2, #1
 80064a8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	2201      	movs	r2, #1
 80064b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	2201      	movs	r2, #1
 80064b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	2201      	movs	r2, #1
 80064c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80064c4:	2300      	movs	r3, #0
}
 80064c6:	4618      	mov	r0, r3
 80064c8:	3708      	adds	r7, #8
 80064ca:	46bd      	mov	sp, r7
 80064cc:	bd80      	pop	{r7, pc}
	...

080064d0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80064d0:	b580      	push	{r7, lr}
 80064d2:	b084      	sub	sp, #16
 80064d4:	af00      	add	r7, sp, #0
 80064d6:	6078      	str	r0, [r7, #4]
 80064d8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80064da:	683b      	ldr	r3, [r7, #0]
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d109      	bne.n	80064f4 <HAL_TIM_PWM_Start+0x24>
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80064e6:	b2db      	uxtb	r3, r3
 80064e8:	2b01      	cmp	r3, #1
 80064ea:	bf14      	ite	ne
 80064ec:	2301      	movne	r3, #1
 80064ee:	2300      	moveq	r3, #0
 80064f0:	b2db      	uxtb	r3, r3
 80064f2:	e022      	b.n	800653a <HAL_TIM_PWM_Start+0x6a>
 80064f4:	683b      	ldr	r3, [r7, #0]
 80064f6:	2b04      	cmp	r3, #4
 80064f8:	d109      	bne.n	800650e <HAL_TIM_PWM_Start+0x3e>
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006500:	b2db      	uxtb	r3, r3
 8006502:	2b01      	cmp	r3, #1
 8006504:	bf14      	ite	ne
 8006506:	2301      	movne	r3, #1
 8006508:	2300      	moveq	r3, #0
 800650a:	b2db      	uxtb	r3, r3
 800650c:	e015      	b.n	800653a <HAL_TIM_PWM_Start+0x6a>
 800650e:	683b      	ldr	r3, [r7, #0]
 8006510:	2b08      	cmp	r3, #8
 8006512:	d109      	bne.n	8006528 <HAL_TIM_PWM_Start+0x58>
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800651a:	b2db      	uxtb	r3, r3
 800651c:	2b01      	cmp	r3, #1
 800651e:	bf14      	ite	ne
 8006520:	2301      	movne	r3, #1
 8006522:	2300      	moveq	r3, #0
 8006524:	b2db      	uxtb	r3, r3
 8006526:	e008      	b.n	800653a <HAL_TIM_PWM_Start+0x6a>
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800652e:	b2db      	uxtb	r3, r3
 8006530:	2b01      	cmp	r3, #1
 8006532:	bf14      	ite	ne
 8006534:	2301      	movne	r3, #1
 8006536:	2300      	moveq	r3, #0
 8006538:	b2db      	uxtb	r3, r3
 800653a:	2b00      	cmp	r3, #0
 800653c:	d001      	beq.n	8006542 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800653e:	2301      	movs	r3, #1
 8006540:	e07c      	b.n	800663c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006542:	683b      	ldr	r3, [r7, #0]
 8006544:	2b00      	cmp	r3, #0
 8006546:	d104      	bne.n	8006552 <HAL_TIM_PWM_Start+0x82>
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	2202      	movs	r2, #2
 800654c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006550:	e013      	b.n	800657a <HAL_TIM_PWM_Start+0xaa>
 8006552:	683b      	ldr	r3, [r7, #0]
 8006554:	2b04      	cmp	r3, #4
 8006556:	d104      	bne.n	8006562 <HAL_TIM_PWM_Start+0x92>
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	2202      	movs	r2, #2
 800655c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006560:	e00b      	b.n	800657a <HAL_TIM_PWM_Start+0xaa>
 8006562:	683b      	ldr	r3, [r7, #0]
 8006564:	2b08      	cmp	r3, #8
 8006566:	d104      	bne.n	8006572 <HAL_TIM_PWM_Start+0xa2>
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	2202      	movs	r2, #2
 800656c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006570:	e003      	b.n	800657a <HAL_TIM_PWM_Start+0xaa>
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	2202      	movs	r2, #2
 8006576:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	2201      	movs	r2, #1
 8006580:	6839      	ldr	r1, [r7, #0]
 8006582:	4618      	mov	r0, r3
 8006584:	f001 fadc 	bl	8007b40 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	4a2d      	ldr	r2, [pc, #180]	; (8006644 <HAL_TIM_PWM_Start+0x174>)
 800658e:	4293      	cmp	r3, r2
 8006590:	d004      	beq.n	800659c <HAL_TIM_PWM_Start+0xcc>
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	4a2c      	ldr	r2, [pc, #176]	; (8006648 <HAL_TIM_PWM_Start+0x178>)
 8006598:	4293      	cmp	r3, r2
 800659a:	d101      	bne.n	80065a0 <HAL_TIM_PWM_Start+0xd0>
 800659c:	2301      	movs	r3, #1
 800659e:	e000      	b.n	80065a2 <HAL_TIM_PWM_Start+0xd2>
 80065a0:	2300      	movs	r3, #0
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d007      	beq.n	80065b6 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80065b4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	4a22      	ldr	r2, [pc, #136]	; (8006644 <HAL_TIM_PWM_Start+0x174>)
 80065bc:	4293      	cmp	r3, r2
 80065be:	d022      	beq.n	8006606 <HAL_TIM_PWM_Start+0x136>
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80065c8:	d01d      	beq.n	8006606 <HAL_TIM_PWM_Start+0x136>
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	4a1f      	ldr	r2, [pc, #124]	; (800664c <HAL_TIM_PWM_Start+0x17c>)
 80065d0:	4293      	cmp	r3, r2
 80065d2:	d018      	beq.n	8006606 <HAL_TIM_PWM_Start+0x136>
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	4a1d      	ldr	r2, [pc, #116]	; (8006650 <HAL_TIM_PWM_Start+0x180>)
 80065da:	4293      	cmp	r3, r2
 80065dc:	d013      	beq.n	8006606 <HAL_TIM_PWM_Start+0x136>
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	4a1c      	ldr	r2, [pc, #112]	; (8006654 <HAL_TIM_PWM_Start+0x184>)
 80065e4:	4293      	cmp	r3, r2
 80065e6:	d00e      	beq.n	8006606 <HAL_TIM_PWM_Start+0x136>
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	4a16      	ldr	r2, [pc, #88]	; (8006648 <HAL_TIM_PWM_Start+0x178>)
 80065ee:	4293      	cmp	r3, r2
 80065f0:	d009      	beq.n	8006606 <HAL_TIM_PWM_Start+0x136>
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	4a18      	ldr	r2, [pc, #96]	; (8006658 <HAL_TIM_PWM_Start+0x188>)
 80065f8:	4293      	cmp	r3, r2
 80065fa:	d004      	beq.n	8006606 <HAL_TIM_PWM_Start+0x136>
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	4a16      	ldr	r2, [pc, #88]	; (800665c <HAL_TIM_PWM_Start+0x18c>)
 8006602:	4293      	cmp	r3, r2
 8006604:	d111      	bne.n	800662a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	689b      	ldr	r3, [r3, #8]
 800660c:	f003 0307 	and.w	r3, r3, #7
 8006610:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	2b06      	cmp	r3, #6
 8006616:	d010      	beq.n	800663a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	681a      	ldr	r2, [r3, #0]
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	f042 0201 	orr.w	r2, r2, #1
 8006626:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006628:	e007      	b.n	800663a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	681a      	ldr	r2, [r3, #0]
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	f042 0201 	orr.w	r2, r2, #1
 8006638:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800663a:	2300      	movs	r3, #0
}
 800663c:	4618      	mov	r0, r3
 800663e:	3710      	adds	r7, #16
 8006640:	46bd      	mov	sp, r7
 8006642:	bd80      	pop	{r7, pc}
 8006644:	40010000 	.word	0x40010000
 8006648:	40010400 	.word	0x40010400
 800664c:	40000400 	.word	0x40000400
 8006650:	40000800 	.word	0x40000800
 8006654:	40000c00 	.word	0x40000c00
 8006658:	40014000 	.word	0x40014000
 800665c:	40001800 	.word	0x40001800

08006660 <HAL_TIM_PWM_Start_DMA>:
  * @param  pData The source Buffer address.
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 8006660:	b580      	push	{r7, lr}
 8006662:	b086      	sub	sp, #24
 8006664:	af00      	add	r7, sp, #0
 8006666:	60f8      	str	r0, [r7, #12]
 8006668:	60b9      	str	r1, [r7, #8]
 800666a:	607a      	str	r2, [r7, #4]
 800666c:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 800666e:	2300      	movs	r3, #0
 8006670:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8006672:	68bb      	ldr	r3, [r7, #8]
 8006674:	2b00      	cmp	r3, #0
 8006676:	d109      	bne.n	800668c <HAL_TIM_PWM_Start_DMA+0x2c>
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800667e:	b2db      	uxtb	r3, r3
 8006680:	2b02      	cmp	r3, #2
 8006682:	bf0c      	ite	eq
 8006684:	2301      	moveq	r3, #1
 8006686:	2300      	movne	r3, #0
 8006688:	b2db      	uxtb	r3, r3
 800668a:	e022      	b.n	80066d2 <HAL_TIM_PWM_Start_DMA+0x72>
 800668c:	68bb      	ldr	r3, [r7, #8]
 800668e:	2b04      	cmp	r3, #4
 8006690:	d109      	bne.n	80066a6 <HAL_TIM_PWM_Start_DMA+0x46>
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006698:	b2db      	uxtb	r3, r3
 800669a:	2b02      	cmp	r3, #2
 800669c:	bf0c      	ite	eq
 800669e:	2301      	moveq	r3, #1
 80066a0:	2300      	movne	r3, #0
 80066a2:	b2db      	uxtb	r3, r3
 80066a4:	e015      	b.n	80066d2 <HAL_TIM_PWM_Start_DMA+0x72>
 80066a6:	68bb      	ldr	r3, [r7, #8]
 80066a8:	2b08      	cmp	r3, #8
 80066aa:	d109      	bne.n	80066c0 <HAL_TIM_PWM_Start_DMA+0x60>
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80066b2:	b2db      	uxtb	r3, r3
 80066b4:	2b02      	cmp	r3, #2
 80066b6:	bf0c      	ite	eq
 80066b8:	2301      	moveq	r3, #1
 80066ba:	2300      	movne	r3, #0
 80066bc:	b2db      	uxtb	r3, r3
 80066be:	e008      	b.n	80066d2 <HAL_TIM_PWM_Start_DMA+0x72>
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80066c6:	b2db      	uxtb	r3, r3
 80066c8:	2b02      	cmp	r3, #2
 80066ca:	bf0c      	ite	eq
 80066cc:	2301      	moveq	r3, #1
 80066ce:	2300      	movne	r3, #0
 80066d0:	b2db      	uxtb	r3, r3
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d001      	beq.n	80066da <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 80066d6:	2302      	movs	r3, #2
 80066d8:	e171      	b.n	80069be <HAL_TIM_PWM_Start_DMA+0x35e>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 80066da:	68bb      	ldr	r3, [r7, #8]
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d109      	bne.n	80066f4 <HAL_TIM_PWM_Start_DMA+0x94>
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80066e6:	b2db      	uxtb	r3, r3
 80066e8:	2b01      	cmp	r3, #1
 80066ea:	bf0c      	ite	eq
 80066ec:	2301      	moveq	r3, #1
 80066ee:	2300      	movne	r3, #0
 80066f0:	b2db      	uxtb	r3, r3
 80066f2:	e022      	b.n	800673a <HAL_TIM_PWM_Start_DMA+0xda>
 80066f4:	68bb      	ldr	r3, [r7, #8]
 80066f6:	2b04      	cmp	r3, #4
 80066f8:	d109      	bne.n	800670e <HAL_TIM_PWM_Start_DMA+0xae>
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006700:	b2db      	uxtb	r3, r3
 8006702:	2b01      	cmp	r3, #1
 8006704:	bf0c      	ite	eq
 8006706:	2301      	moveq	r3, #1
 8006708:	2300      	movne	r3, #0
 800670a:	b2db      	uxtb	r3, r3
 800670c:	e015      	b.n	800673a <HAL_TIM_PWM_Start_DMA+0xda>
 800670e:	68bb      	ldr	r3, [r7, #8]
 8006710:	2b08      	cmp	r3, #8
 8006712:	d109      	bne.n	8006728 <HAL_TIM_PWM_Start_DMA+0xc8>
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800671a:	b2db      	uxtb	r3, r3
 800671c:	2b01      	cmp	r3, #1
 800671e:	bf0c      	ite	eq
 8006720:	2301      	moveq	r3, #1
 8006722:	2300      	movne	r3, #0
 8006724:	b2db      	uxtb	r3, r3
 8006726:	e008      	b.n	800673a <HAL_TIM_PWM_Start_DMA+0xda>
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800672e:	b2db      	uxtb	r3, r3
 8006730:	2b01      	cmp	r3, #1
 8006732:	bf0c      	ite	eq
 8006734:	2301      	moveq	r3, #1
 8006736:	2300      	movne	r3, #0
 8006738:	b2db      	uxtb	r3, r3
 800673a:	2b00      	cmp	r3, #0
 800673c:	d024      	beq.n	8006788 <HAL_TIM_PWM_Start_DMA+0x128>
  {
    if ((pData == NULL) && (Length > 0U))
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	2b00      	cmp	r3, #0
 8006742:	d104      	bne.n	800674e <HAL_TIM_PWM_Start_DMA+0xee>
 8006744:	887b      	ldrh	r3, [r7, #2]
 8006746:	2b00      	cmp	r3, #0
 8006748:	d001      	beq.n	800674e <HAL_TIM_PWM_Start_DMA+0xee>
    {
      return HAL_ERROR;
 800674a:	2301      	movs	r3, #1
 800674c:	e137      	b.n	80069be <HAL_TIM_PWM_Start_DMA+0x35e>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800674e:	68bb      	ldr	r3, [r7, #8]
 8006750:	2b00      	cmp	r3, #0
 8006752:	d104      	bne.n	800675e <HAL_TIM_PWM_Start_DMA+0xfe>
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	2202      	movs	r2, #2
 8006758:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800675c:	e016      	b.n	800678c <HAL_TIM_PWM_Start_DMA+0x12c>
 800675e:	68bb      	ldr	r3, [r7, #8]
 8006760:	2b04      	cmp	r3, #4
 8006762:	d104      	bne.n	800676e <HAL_TIM_PWM_Start_DMA+0x10e>
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	2202      	movs	r2, #2
 8006768:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800676c:	e00e      	b.n	800678c <HAL_TIM_PWM_Start_DMA+0x12c>
 800676e:	68bb      	ldr	r3, [r7, #8]
 8006770:	2b08      	cmp	r3, #8
 8006772:	d104      	bne.n	800677e <HAL_TIM_PWM_Start_DMA+0x11e>
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	2202      	movs	r2, #2
 8006778:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800677c:	e006      	b.n	800678c <HAL_TIM_PWM_Start_DMA+0x12c>
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	2202      	movs	r2, #2
 8006782:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006786:	e001      	b.n	800678c <HAL_TIM_PWM_Start_DMA+0x12c>
    }
  }
  else
  {
    return HAL_ERROR;
 8006788:	2301      	movs	r3, #1
 800678a:	e118      	b.n	80069be <HAL_TIM_PWM_Start_DMA+0x35e>
  }

  switch (Channel)
 800678c:	68bb      	ldr	r3, [r7, #8]
 800678e:	2b0c      	cmp	r3, #12
 8006790:	f200 80ae 	bhi.w	80068f0 <HAL_TIM_PWM_Start_DMA+0x290>
 8006794:	a201      	add	r2, pc, #4	; (adr r2, 800679c <HAL_TIM_PWM_Start_DMA+0x13c>)
 8006796:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800679a:	bf00      	nop
 800679c:	080067d1 	.word	0x080067d1
 80067a0:	080068f1 	.word	0x080068f1
 80067a4:	080068f1 	.word	0x080068f1
 80067a8:	080068f1 	.word	0x080068f1
 80067ac:	08006819 	.word	0x08006819
 80067b0:	080068f1 	.word	0x080068f1
 80067b4:	080068f1 	.word	0x080068f1
 80067b8:	080068f1 	.word	0x080068f1
 80067bc:	08006861 	.word	0x08006861
 80067c0:	080068f1 	.word	0x080068f1
 80067c4:	080068f1 	.word	0x080068f1
 80067c8:	080068f1 	.word	0x080068f1
 80067cc:	080068a9 	.word	0x080068a9
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067d4:	4a7c      	ldr	r2, [pc, #496]	; (80069c8 <HAL_TIM_PWM_Start_DMA+0x368>)
 80067d6:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067dc:	4a7b      	ldr	r2, [pc, #492]	; (80069cc <HAL_TIM_PWM_Start_DMA+0x36c>)
 80067de:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067e4:	4a7a      	ldr	r2, [pc, #488]	; (80069d0 <HAL_TIM_PWM_Start_DMA+0x370>)
 80067e6:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80067ec:	6879      	ldr	r1, [r7, #4]
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	3334      	adds	r3, #52	; 0x34
 80067f4:	461a      	mov	r2, r3
 80067f6:	887b      	ldrh	r3, [r7, #2]
 80067f8:	f7fe faa6 	bl	8004d48 <HAL_DMA_Start_IT>
 80067fc:	4603      	mov	r3, r0
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d001      	beq.n	8006806 <HAL_TIM_PWM_Start_DMA+0x1a6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8006802:	2301      	movs	r3, #1
 8006804:	e0db      	b.n	80069be <HAL_TIM_PWM_Start_DMA+0x35e>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	68da      	ldr	r2, [r3, #12]
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006814:	60da      	str	r2, [r3, #12]
      break;
 8006816:	e06e      	b.n	80068f6 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800681c:	4a6a      	ldr	r2, [pc, #424]	; (80069c8 <HAL_TIM_PWM_Start_DMA+0x368>)
 800681e:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006824:	4a69      	ldr	r2, [pc, #420]	; (80069cc <HAL_TIM_PWM_Start_DMA+0x36c>)
 8006826:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800682c:	4a68      	ldr	r2, [pc, #416]	; (80069d0 <HAL_TIM_PWM_Start_DMA+0x370>)
 800682e:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8006834:	6879      	ldr	r1, [r7, #4]
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	3338      	adds	r3, #56	; 0x38
 800683c:	461a      	mov	r2, r3
 800683e:	887b      	ldrh	r3, [r7, #2]
 8006840:	f7fe fa82 	bl	8004d48 <HAL_DMA_Start_IT>
 8006844:	4603      	mov	r3, r0
 8006846:	2b00      	cmp	r3, #0
 8006848:	d001      	beq.n	800684e <HAL_TIM_PWM_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800684a:	2301      	movs	r3, #1
 800684c:	e0b7      	b.n	80069be <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	68da      	ldr	r2, [r3, #12]
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800685c:	60da      	str	r2, [r3, #12]
      break;
 800685e:	e04a      	b.n	80068f6 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006864:	4a58      	ldr	r2, [pc, #352]	; (80069c8 <HAL_TIM_PWM_Start_DMA+0x368>)
 8006866:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800686c:	4a57      	ldr	r2, [pc, #348]	; (80069cc <HAL_TIM_PWM_Start_DMA+0x36c>)
 800686e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006874:	4a56      	ldr	r2, [pc, #344]	; (80069d0 <HAL_TIM_PWM_Start_DMA+0x370>)
 8006876:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800687c:	6879      	ldr	r1, [r7, #4]
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	333c      	adds	r3, #60	; 0x3c
 8006884:	461a      	mov	r2, r3
 8006886:	887b      	ldrh	r3, [r7, #2]
 8006888:	f7fe fa5e 	bl	8004d48 <HAL_DMA_Start_IT>
 800688c:	4603      	mov	r3, r0
 800688e:	2b00      	cmp	r3, #0
 8006890:	d001      	beq.n	8006896 <HAL_TIM_PWM_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8006892:	2301      	movs	r3, #1
 8006894:	e093      	b.n	80069be <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	68da      	ldr	r2, [r3, #12]
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80068a4:	60da      	str	r2, [r3, #12]
      break;
 80068a6:	e026      	b.n	80068f6 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068ac:	4a46      	ldr	r2, [pc, #280]	; (80069c8 <HAL_TIM_PWM_Start_DMA+0x368>)
 80068ae:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068b4:	4a45      	ldr	r2, [pc, #276]	; (80069cc <HAL_TIM_PWM_Start_DMA+0x36c>)
 80068b6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068bc:	4a44      	ldr	r2, [pc, #272]	; (80069d0 <HAL_TIM_PWM_Start_DMA+0x370>)
 80068be:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80068c4:	6879      	ldr	r1, [r7, #4]
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	3340      	adds	r3, #64	; 0x40
 80068cc:	461a      	mov	r2, r3
 80068ce:	887b      	ldrh	r3, [r7, #2]
 80068d0:	f7fe fa3a 	bl	8004d48 <HAL_DMA_Start_IT>
 80068d4:	4603      	mov	r3, r0
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d001      	beq.n	80068de <HAL_TIM_PWM_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80068da:	2301      	movs	r3, #1
 80068dc:	e06f      	b.n	80069be <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	68da      	ldr	r2, [r3, #12]
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80068ec:	60da      	str	r2, [r3, #12]
      break;
 80068ee:	e002      	b.n	80068f6 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    default:
      status = HAL_ERROR;
 80068f0:	2301      	movs	r3, #1
 80068f2:	75fb      	strb	r3, [r7, #23]
      break;
 80068f4:	bf00      	nop
  }

  if (status == HAL_OK)
 80068f6:	7dfb      	ldrb	r3, [r7, #23]
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d15f      	bne.n	80069bc <HAL_TIM_PWM_Start_DMA+0x35c>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	2201      	movs	r2, #1
 8006902:	68b9      	ldr	r1, [r7, #8]
 8006904:	4618      	mov	r0, r3
 8006906:	f001 f91b 	bl	8007b40 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	4a31      	ldr	r2, [pc, #196]	; (80069d4 <HAL_TIM_PWM_Start_DMA+0x374>)
 8006910:	4293      	cmp	r3, r2
 8006912:	d004      	beq.n	800691e <HAL_TIM_PWM_Start_DMA+0x2be>
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	4a2f      	ldr	r2, [pc, #188]	; (80069d8 <HAL_TIM_PWM_Start_DMA+0x378>)
 800691a:	4293      	cmp	r3, r2
 800691c:	d101      	bne.n	8006922 <HAL_TIM_PWM_Start_DMA+0x2c2>
 800691e:	2301      	movs	r3, #1
 8006920:	e000      	b.n	8006924 <HAL_TIM_PWM_Start_DMA+0x2c4>
 8006922:	2300      	movs	r3, #0
 8006924:	2b00      	cmp	r3, #0
 8006926:	d007      	beq.n	8006938 <HAL_TIM_PWM_Start_DMA+0x2d8>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006936:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	4a25      	ldr	r2, [pc, #148]	; (80069d4 <HAL_TIM_PWM_Start_DMA+0x374>)
 800693e:	4293      	cmp	r3, r2
 8006940:	d022      	beq.n	8006988 <HAL_TIM_PWM_Start_DMA+0x328>
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800694a:	d01d      	beq.n	8006988 <HAL_TIM_PWM_Start_DMA+0x328>
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	4a22      	ldr	r2, [pc, #136]	; (80069dc <HAL_TIM_PWM_Start_DMA+0x37c>)
 8006952:	4293      	cmp	r3, r2
 8006954:	d018      	beq.n	8006988 <HAL_TIM_PWM_Start_DMA+0x328>
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	4a21      	ldr	r2, [pc, #132]	; (80069e0 <HAL_TIM_PWM_Start_DMA+0x380>)
 800695c:	4293      	cmp	r3, r2
 800695e:	d013      	beq.n	8006988 <HAL_TIM_PWM_Start_DMA+0x328>
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	4a1f      	ldr	r2, [pc, #124]	; (80069e4 <HAL_TIM_PWM_Start_DMA+0x384>)
 8006966:	4293      	cmp	r3, r2
 8006968:	d00e      	beq.n	8006988 <HAL_TIM_PWM_Start_DMA+0x328>
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	4a1a      	ldr	r2, [pc, #104]	; (80069d8 <HAL_TIM_PWM_Start_DMA+0x378>)
 8006970:	4293      	cmp	r3, r2
 8006972:	d009      	beq.n	8006988 <HAL_TIM_PWM_Start_DMA+0x328>
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	4a1b      	ldr	r2, [pc, #108]	; (80069e8 <HAL_TIM_PWM_Start_DMA+0x388>)
 800697a:	4293      	cmp	r3, r2
 800697c:	d004      	beq.n	8006988 <HAL_TIM_PWM_Start_DMA+0x328>
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	4a1a      	ldr	r2, [pc, #104]	; (80069ec <HAL_TIM_PWM_Start_DMA+0x38c>)
 8006984:	4293      	cmp	r3, r2
 8006986:	d111      	bne.n	80069ac <HAL_TIM_PWM_Start_DMA+0x34c>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	689b      	ldr	r3, [r3, #8]
 800698e:	f003 0307 	and.w	r3, r3, #7
 8006992:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006994:	693b      	ldr	r3, [r7, #16]
 8006996:	2b06      	cmp	r3, #6
 8006998:	d010      	beq.n	80069bc <HAL_TIM_PWM_Start_DMA+0x35c>
      {
        __HAL_TIM_ENABLE(htim);
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	681a      	ldr	r2, [r3, #0]
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	f042 0201 	orr.w	r2, r2, #1
 80069a8:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80069aa:	e007      	b.n	80069bc <HAL_TIM_PWM_Start_DMA+0x35c>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	681a      	ldr	r2, [r3, #0]
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	f042 0201 	orr.w	r2, r2, #1
 80069ba:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80069bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80069be:	4618      	mov	r0, r3
 80069c0:	3718      	adds	r7, #24
 80069c2:	46bd      	mov	sp, r7
 80069c4:	bd80      	pop	{r7, pc}
 80069c6:	bf00      	nop
 80069c8:	08007209 	.word	0x08007209
 80069cc:	080072b1 	.word	0x080072b1
 80069d0:	08007177 	.word	0x08007177
 80069d4:	40010000 	.word	0x40010000
 80069d8:	40010400 	.word	0x40010400
 80069dc:	40000400 	.word	0x40000400
 80069e0:	40000800 	.word	0x40000800
 80069e4:	40000c00 	.word	0x40000c00
 80069e8:	40014000 	.word	0x40014000
 80069ec:	40001800 	.word	0x40001800

080069f0 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80069f0:	b580      	push	{r7, lr}
 80069f2:	b082      	sub	sp, #8
 80069f4:	af00      	add	r7, sp, #0
 80069f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d101      	bne.n	8006a02 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80069fe:	2301      	movs	r3, #1
 8006a00:	e041      	b.n	8006a86 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a08:	b2db      	uxtb	r3, r3
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d106      	bne.n	8006a1c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	2200      	movs	r2, #0
 8006a12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8006a16:	6878      	ldr	r0, [r7, #4]
 8006a18:	f000 f839 	bl	8006a8e <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	2202      	movs	r2, #2
 8006a20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681a      	ldr	r2, [r3, #0]
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	3304      	adds	r3, #4
 8006a2c:	4619      	mov	r1, r3
 8006a2e:	4610      	mov	r0, r2
 8006a30:	f000 fc72 	bl	8007318 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	2201      	movs	r2, #1
 8006a38:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	2201      	movs	r2, #1
 8006a40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	2201      	movs	r2, #1
 8006a48:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	2201      	movs	r2, #1
 8006a50:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	2201      	movs	r2, #1
 8006a58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	2201      	movs	r2, #1
 8006a60:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	2201      	movs	r2, #1
 8006a68:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	2201      	movs	r2, #1
 8006a70:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	2201      	movs	r2, #1
 8006a78:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	2201      	movs	r2, #1
 8006a80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006a84:	2300      	movs	r3, #0
}
 8006a86:	4618      	mov	r0, r3
 8006a88:	3708      	adds	r7, #8
 8006a8a:	46bd      	mov	sp, r7
 8006a8c:	bd80      	pop	{r7, pc}

08006a8e <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8006a8e:	b480      	push	{r7}
 8006a90:	b083      	sub	sp, #12
 8006a92:	af00      	add	r7, sp, #0
 8006a94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8006a96:	bf00      	nop
 8006a98:	370c      	adds	r7, #12
 8006a9a:	46bd      	mov	sp, r7
 8006a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa0:	4770      	bx	lr

08006aa2 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006aa2:	b580      	push	{r7, lr}
 8006aa4:	b082      	sub	sp, #8
 8006aa6:	af00      	add	r7, sp, #0
 8006aa8:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	691b      	ldr	r3, [r3, #16]
 8006ab0:	f003 0302 	and.w	r3, r3, #2
 8006ab4:	2b02      	cmp	r3, #2
 8006ab6:	d122      	bne.n	8006afe <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	68db      	ldr	r3, [r3, #12]
 8006abe:	f003 0302 	and.w	r3, r3, #2
 8006ac2:	2b02      	cmp	r3, #2
 8006ac4:	d11b      	bne.n	8006afe <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	f06f 0202 	mvn.w	r2, #2
 8006ace:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	2201      	movs	r2, #1
 8006ad4:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	699b      	ldr	r3, [r3, #24]
 8006adc:	f003 0303 	and.w	r3, r3, #3
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d003      	beq.n	8006aec <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006ae4:	6878      	ldr	r0, [r7, #4]
 8006ae6:	f000 fb14 	bl	8007112 <HAL_TIM_IC_CaptureCallback>
 8006aea:	e005      	b.n	8006af8 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006aec:	6878      	ldr	r0, [r7, #4]
 8006aee:	f000 fb06 	bl	80070fe <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006af2:	6878      	ldr	r0, [r7, #4]
 8006af4:	f000 fb17 	bl	8007126 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	2200      	movs	r2, #0
 8006afc:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	691b      	ldr	r3, [r3, #16]
 8006b04:	f003 0304 	and.w	r3, r3, #4
 8006b08:	2b04      	cmp	r3, #4
 8006b0a:	d122      	bne.n	8006b52 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	68db      	ldr	r3, [r3, #12]
 8006b12:	f003 0304 	and.w	r3, r3, #4
 8006b16:	2b04      	cmp	r3, #4
 8006b18:	d11b      	bne.n	8006b52 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	f06f 0204 	mvn.w	r2, #4
 8006b22:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	2202      	movs	r2, #2
 8006b28:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	699b      	ldr	r3, [r3, #24]
 8006b30:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d003      	beq.n	8006b40 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b38:	6878      	ldr	r0, [r7, #4]
 8006b3a:	f000 faea 	bl	8007112 <HAL_TIM_IC_CaptureCallback>
 8006b3e:	e005      	b.n	8006b4c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b40:	6878      	ldr	r0, [r7, #4]
 8006b42:	f000 fadc 	bl	80070fe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b46:	6878      	ldr	r0, [r7, #4]
 8006b48:	f000 faed 	bl	8007126 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	2200      	movs	r2, #0
 8006b50:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	691b      	ldr	r3, [r3, #16]
 8006b58:	f003 0308 	and.w	r3, r3, #8
 8006b5c:	2b08      	cmp	r3, #8
 8006b5e:	d122      	bne.n	8006ba6 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	68db      	ldr	r3, [r3, #12]
 8006b66:	f003 0308 	and.w	r3, r3, #8
 8006b6a:	2b08      	cmp	r3, #8
 8006b6c:	d11b      	bne.n	8006ba6 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	f06f 0208 	mvn.w	r2, #8
 8006b76:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	2204      	movs	r2, #4
 8006b7c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	69db      	ldr	r3, [r3, #28]
 8006b84:	f003 0303 	and.w	r3, r3, #3
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d003      	beq.n	8006b94 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b8c:	6878      	ldr	r0, [r7, #4]
 8006b8e:	f000 fac0 	bl	8007112 <HAL_TIM_IC_CaptureCallback>
 8006b92:	e005      	b.n	8006ba0 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b94:	6878      	ldr	r0, [r7, #4]
 8006b96:	f000 fab2 	bl	80070fe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b9a:	6878      	ldr	r0, [r7, #4]
 8006b9c:	f000 fac3 	bl	8007126 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	2200      	movs	r2, #0
 8006ba4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	691b      	ldr	r3, [r3, #16]
 8006bac:	f003 0310 	and.w	r3, r3, #16
 8006bb0:	2b10      	cmp	r3, #16
 8006bb2:	d122      	bne.n	8006bfa <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	68db      	ldr	r3, [r3, #12]
 8006bba:	f003 0310 	and.w	r3, r3, #16
 8006bbe:	2b10      	cmp	r3, #16
 8006bc0:	d11b      	bne.n	8006bfa <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	f06f 0210 	mvn.w	r2, #16
 8006bca:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	2208      	movs	r2, #8
 8006bd0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	69db      	ldr	r3, [r3, #28]
 8006bd8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d003      	beq.n	8006be8 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006be0:	6878      	ldr	r0, [r7, #4]
 8006be2:	f000 fa96 	bl	8007112 <HAL_TIM_IC_CaptureCallback>
 8006be6:	e005      	b.n	8006bf4 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006be8:	6878      	ldr	r0, [r7, #4]
 8006bea:	f000 fa88 	bl	80070fe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006bee:	6878      	ldr	r0, [r7, #4]
 8006bf0:	f000 fa99 	bl	8007126 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	2200      	movs	r2, #0
 8006bf8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	691b      	ldr	r3, [r3, #16]
 8006c00:	f003 0301 	and.w	r3, r3, #1
 8006c04:	2b01      	cmp	r3, #1
 8006c06:	d10e      	bne.n	8006c26 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	68db      	ldr	r3, [r3, #12]
 8006c0e:	f003 0301 	and.w	r3, r3, #1
 8006c12:	2b01      	cmp	r3, #1
 8006c14:	d107      	bne.n	8006c26 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	f06f 0201 	mvn.w	r2, #1
 8006c1e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006c20:	6878      	ldr	r0, [r7, #4]
 8006c22:	f7fc f8e9 	bl	8002df8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	691b      	ldr	r3, [r3, #16]
 8006c2c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c30:	2b80      	cmp	r3, #128	; 0x80
 8006c32:	d10e      	bne.n	8006c52 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	68db      	ldr	r3, [r3, #12]
 8006c3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c3e:	2b80      	cmp	r3, #128	; 0x80
 8006c40:	d107      	bne.n	8006c52 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006c4a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006c4c:	6878      	ldr	r0, [r7, #4]
 8006c4e:	f001 f875 	bl	8007d3c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	691b      	ldr	r3, [r3, #16]
 8006c58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c5c:	2b40      	cmp	r3, #64	; 0x40
 8006c5e:	d10e      	bne.n	8006c7e <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	68db      	ldr	r3, [r3, #12]
 8006c66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c6a:	2b40      	cmp	r3, #64	; 0x40
 8006c6c:	d107      	bne.n	8006c7e <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006c76:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006c78:	6878      	ldr	r0, [r7, #4]
 8006c7a:	f000 fa68 	bl	800714e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	691b      	ldr	r3, [r3, #16]
 8006c84:	f003 0320 	and.w	r3, r3, #32
 8006c88:	2b20      	cmp	r3, #32
 8006c8a:	d10e      	bne.n	8006caa <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	68db      	ldr	r3, [r3, #12]
 8006c92:	f003 0320 	and.w	r3, r3, #32
 8006c96:	2b20      	cmp	r3, #32
 8006c98:	d107      	bne.n	8006caa <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	f06f 0220 	mvn.w	r2, #32
 8006ca2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006ca4:	6878      	ldr	r0, [r7, #4]
 8006ca6:	f001 f83f 	bl	8007d28 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006caa:	bf00      	nop
 8006cac:	3708      	adds	r7, #8
 8006cae:	46bd      	mov	sp, r7
 8006cb0:	bd80      	pop	{r7, pc}

08006cb2 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8006cb2:	b580      	push	{r7, lr}
 8006cb4:	b086      	sub	sp, #24
 8006cb6:	af00      	add	r7, sp, #0
 8006cb8:	60f8      	str	r0, [r7, #12]
 8006cba:	60b9      	str	r1, [r7, #8]
 8006cbc:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006cbe:	2300      	movs	r3, #0
 8006cc0:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006cc8:	2b01      	cmp	r3, #1
 8006cca:	d101      	bne.n	8006cd0 <HAL_TIM_IC_ConfigChannel+0x1e>
 8006ccc:	2302      	movs	r3, #2
 8006cce:	e088      	b.n	8006de2 <HAL_TIM_IC_ConfigChannel+0x130>
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	2201      	movs	r2, #1
 8006cd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d11b      	bne.n	8006d16 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	6818      	ldr	r0, [r3, #0]
 8006ce2:	68bb      	ldr	r3, [r7, #8]
 8006ce4:	6819      	ldr	r1, [r3, #0]
 8006ce6:	68bb      	ldr	r3, [r7, #8]
 8006ce8:	685a      	ldr	r2, [r3, #4]
 8006cea:	68bb      	ldr	r3, [r7, #8]
 8006cec:	68db      	ldr	r3, [r3, #12]
 8006cee:	f000 fd63 	bl	80077b8 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	699a      	ldr	r2, [r3, #24]
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	f022 020c 	bic.w	r2, r2, #12
 8006d00:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	6999      	ldr	r1, [r3, #24]
 8006d08:	68bb      	ldr	r3, [r7, #8]
 8006d0a:	689a      	ldr	r2, [r3, #8]
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	430a      	orrs	r2, r1
 8006d12:	619a      	str	r2, [r3, #24]
 8006d14:	e060      	b.n	8006dd8 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	2b04      	cmp	r3, #4
 8006d1a:	d11c      	bne.n	8006d56 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	6818      	ldr	r0, [r3, #0]
 8006d20:	68bb      	ldr	r3, [r7, #8]
 8006d22:	6819      	ldr	r1, [r3, #0]
 8006d24:	68bb      	ldr	r3, [r7, #8]
 8006d26:	685a      	ldr	r2, [r3, #4]
 8006d28:	68bb      	ldr	r3, [r7, #8]
 8006d2a:	68db      	ldr	r3, [r3, #12]
 8006d2c:	f000 fde7 	bl	80078fe <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	699a      	ldr	r2, [r3, #24]
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006d3e:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	6999      	ldr	r1, [r3, #24]
 8006d46:	68bb      	ldr	r3, [r7, #8]
 8006d48:	689b      	ldr	r3, [r3, #8]
 8006d4a:	021a      	lsls	r2, r3, #8
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	430a      	orrs	r2, r1
 8006d52:	619a      	str	r2, [r3, #24]
 8006d54:	e040      	b.n	8006dd8 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	2b08      	cmp	r3, #8
 8006d5a:	d11b      	bne.n	8006d94 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	6818      	ldr	r0, [r3, #0]
 8006d60:	68bb      	ldr	r3, [r7, #8]
 8006d62:	6819      	ldr	r1, [r3, #0]
 8006d64:	68bb      	ldr	r3, [r7, #8]
 8006d66:	685a      	ldr	r2, [r3, #4]
 8006d68:	68bb      	ldr	r3, [r7, #8]
 8006d6a:	68db      	ldr	r3, [r3, #12]
 8006d6c:	f000 fe34 	bl	80079d8 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	69da      	ldr	r2, [r3, #28]
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	f022 020c 	bic.w	r2, r2, #12
 8006d7e:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	69d9      	ldr	r1, [r3, #28]
 8006d86:	68bb      	ldr	r3, [r7, #8]
 8006d88:	689a      	ldr	r2, [r3, #8]
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	430a      	orrs	r2, r1
 8006d90:	61da      	str	r2, [r3, #28]
 8006d92:	e021      	b.n	8006dd8 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	2b0c      	cmp	r3, #12
 8006d98:	d11c      	bne.n	8006dd4 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	6818      	ldr	r0, [r3, #0]
 8006d9e:	68bb      	ldr	r3, [r7, #8]
 8006da0:	6819      	ldr	r1, [r3, #0]
 8006da2:	68bb      	ldr	r3, [r7, #8]
 8006da4:	685a      	ldr	r2, [r3, #4]
 8006da6:	68bb      	ldr	r3, [r7, #8]
 8006da8:	68db      	ldr	r3, [r3, #12]
 8006daa:	f000 fe51 	bl	8007a50 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	69da      	ldr	r2, [r3, #28]
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006dbc:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	69d9      	ldr	r1, [r3, #28]
 8006dc4:	68bb      	ldr	r3, [r7, #8]
 8006dc6:	689b      	ldr	r3, [r3, #8]
 8006dc8:	021a      	lsls	r2, r3, #8
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	430a      	orrs	r2, r1
 8006dd0:	61da      	str	r2, [r3, #28]
 8006dd2:	e001      	b.n	8006dd8 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8006dd4:	2301      	movs	r3, #1
 8006dd6:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	2200      	movs	r2, #0
 8006ddc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006de0:	7dfb      	ldrb	r3, [r7, #23]
}
 8006de2:	4618      	mov	r0, r3
 8006de4:	3718      	adds	r7, #24
 8006de6:	46bd      	mov	sp, r7
 8006de8:	bd80      	pop	{r7, pc}
	...

08006dec <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006dec:	b580      	push	{r7, lr}
 8006dee:	b086      	sub	sp, #24
 8006df0:	af00      	add	r7, sp, #0
 8006df2:	60f8      	str	r0, [r7, #12]
 8006df4:	60b9      	str	r1, [r7, #8]
 8006df6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006df8:	2300      	movs	r3, #0
 8006dfa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006e02:	2b01      	cmp	r3, #1
 8006e04:	d101      	bne.n	8006e0a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006e06:	2302      	movs	r3, #2
 8006e08:	e0ae      	b.n	8006f68 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	2201      	movs	r2, #1
 8006e0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	2b0c      	cmp	r3, #12
 8006e16:	f200 809f 	bhi.w	8006f58 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006e1a:	a201      	add	r2, pc, #4	; (adr r2, 8006e20 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006e1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e20:	08006e55 	.word	0x08006e55
 8006e24:	08006f59 	.word	0x08006f59
 8006e28:	08006f59 	.word	0x08006f59
 8006e2c:	08006f59 	.word	0x08006f59
 8006e30:	08006e95 	.word	0x08006e95
 8006e34:	08006f59 	.word	0x08006f59
 8006e38:	08006f59 	.word	0x08006f59
 8006e3c:	08006f59 	.word	0x08006f59
 8006e40:	08006ed7 	.word	0x08006ed7
 8006e44:	08006f59 	.word	0x08006f59
 8006e48:	08006f59 	.word	0x08006f59
 8006e4c:	08006f59 	.word	0x08006f59
 8006e50:	08006f17 	.word	0x08006f17
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	68b9      	ldr	r1, [r7, #8]
 8006e5a:	4618      	mov	r0, r3
 8006e5c:	f000 fafc 	bl	8007458 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	699a      	ldr	r2, [r3, #24]
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	f042 0208 	orr.w	r2, r2, #8
 8006e6e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	699a      	ldr	r2, [r3, #24]
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	f022 0204 	bic.w	r2, r2, #4
 8006e7e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	6999      	ldr	r1, [r3, #24]
 8006e86:	68bb      	ldr	r3, [r7, #8]
 8006e88:	691a      	ldr	r2, [r3, #16]
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	430a      	orrs	r2, r1
 8006e90:	619a      	str	r2, [r3, #24]
      break;
 8006e92:	e064      	b.n	8006f5e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	68b9      	ldr	r1, [r7, #8]
 8006e9a:	4618      	mov	r0, r3
 8006e9c:	f000 fb4c 	bl	8007538 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	699a      	ldr	r2, [r3, #24]
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006eae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	699a      	ldr	r2, [r3, #24]
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006ebe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	6999      	ldr	r1, [r3, #24]
 8006ec6:	68bb      	ldr	r3, [r7, #8]
 8006ec8:	691b      	ldr	r3, [r3, #16]
 8006eca:	021a      	lsls	r2, r3, #8
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	430a      	orrs	r2, r1
 8006ed2:	619a      	str	r2, [r3, #24]
      break;
 8006ed4:	e043      	b.n	8006f5e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	68b9      	ldr	r1, [r7, #8]
 8006edc:	4618      	mov	r0, r3
 8006ede:	f000 fba1 	bl	8007624 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	69da      	ldr	r2, [r3, #28]
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	f042 0208 	orr.w	r2, r2, #8
 8006ef0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	69da      	ldr	r2, [r3, #28]
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	f022 0204 	bic.w	r2, r2, #4
 8006f00:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	69d9      	ldr	r1, [r3, #28]
 8006f08:	68bb      	ldr	r3, [r7, #8]
 8006f0a:	691a      	ldr	r2, [r3, #16]
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	430a      	orrs	r2, r1
 8006f12:	61da      	str	r2, [r3, #28]
      break;
 8006f14:	e023      	b.n	8006f5e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	68b9      	ldr	r1, [r7, #8]
 8006f1c:	4618      	mov	r0, r3
 8006f1e:	f000 fbf5 	bl	800770c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	69da      	ldr	r2, [r3, #28]
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006f30:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	69da      	ldr	r2, [r3, #28]
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006f40:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	69d9      	ldr	r1, [r3, #28]
 8006f48:	68bb      	ldr	r3, [r7, #8]
 8006f4a:	691b      	ldr	r3, [r3, #16]
 8006f4c:	021a      	lsls	r2, r3, #8
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	430a      	orrs	r2, r1
 8006f54:	61da      	str	r2, [r3, #28]
      break;
 8006f56:	e002      	b.n	8006f5e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006f58:	2301      	movs	r3, #1
 8006f5a:	75fb      	strb	r3, [r7, #23]
      break;
 8006f5c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	2200      	movs	r2, #0
 8006f62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006f66:	7dfb      	ldrb	r3, [r7, #23]
}
 8006f68:	4618      	mov	r0, r3
 8006f6a:	3718      	adds	r7, #24
 8006f6c:	46bd      	mov	sp, r7
 8006f6e:	bd80      	pop	{r7, pc}

08006f70 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006f70:	b580      	push	{r7, lr}
 8006f72:	b084      	sub	sp, #16
 8006f74:	af00      	add	r7, sp, #0
 8006f76:	6078      	str	r0, [r7, #4]
 8006f78:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006f7a:	2300      	movs	r3, #0
 8006f7c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006f84:	2b01      	cmp	r3, #1
 8006f86:	d101      	bne.n	8006f8c <HAL_TIM_ConfigClockSource+0x1c>
 8006f88:	2302      	movs	r3, #2
 8006f8a:	e0b4      	b.n	80070f6 <HAL_TIM_ConfigClockSource+0x186>
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	2201      	movs	r2, #1
 8006f90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	2202      	movs	r2, #2
 8006f98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	689b      	ldr	r3, [r3, #8]
 8006fa2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006fa4:	68bb      	ldr	r3, [r7, #8]
 8006fa6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006faa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006fac:	68bb      	ldr	r3, [r7, #8]
 8006fae:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006fb2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	68ba      	ldr	r2, [r7, #8]
 8006fba:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006fbc:	683b      	ldr	r3, [r7, #0]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006fc4:	d03e      	beq.n	8007044 <HAL_TIM_ConfigClockSource+0xd4>
 8006fc6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006fca:	f200 8087 	bhi.w	80070dc <HAL_TIM_ConfigClockSource+0x16c>
 8006fce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006fd2:	f000 8086 	beq.w	80070e2 <HAL_TIM_ConfigClockSource+0x172>
 8006fd6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006fda:	d87f      	bhi.n	80070dc <HAL_TIM_ConfigClockSource+0x16c>
 8006fdc:	2b70      	cmp	r3, #112	; 0x70
 8006fde:	d01a      	beq.n	8007016 <HAL_TIM_ConfigClockSource+0xa6>
 8006fe0:	2b70      	cmp	r3, #112	; 0x70
 8006fe2:	d87b      	bhi.n	80070dc <HAL_TIM_ConfigClockSource+0x16c>
 8006fe4:	2b60      	cmp	r3, #96	; 0x60
 8006fe6:	d050      	beq.n	800708a <HAL_TIM_ConfigClockSource+0x11a>
 8006fe8:	2b60      	cmp	r3, #96	; 0x60
 8006fea:	d877      	bhi.n	80070dc <HAL_TIM_ConfigClockSource+0x16c>
 8006fec:	2b50      	cmp	r3, #80	; 0x50
 8006fee:	d03c      	beq.n	800706a <HAL_TIM_ConfigClockSource+0xfa>
 8006ff0:	2b50      	cmp	r3, #80	; 0x50
 8006ff2:	d873      	bhi.n	80070dc <HAL_TIM_ConfigClockSource+0x16c>
 8006ff4:	2b40      	cmp	r3, #64	; 0x40
 8006ff6:	d058      	beq.n	80070aa <HAL_TIM_ConfigClockSource+0x13a>
 8006ff8:	2b40      	cmp	r3, #64	; 0x40
 8006ffa:	d86f      	bhi.n	80070dc <HAL_TIM_ConfigClockSource+0x16c>
 8006ffc:	2b30      	cmp	r3, #48	; 0x30
 8006ffe:	d064      	beq.n	80070ca <HAL_TIM_ConfigClockSource+0x15a>
 8007000:	2b30      	cmp	r3, #48	; 0x30
 8007002:	d86b      	bhi.n	80070dc <HAL_TIM_ConfigClockSource+0x16c>
 8007004:	2b20      	cmp	r3, #32
 8007006:	d060      	beq.n	80070ca <HAL_TIM_ConfigClockSource+0x15a>
 8007008:	2b20      	cmp	r3, #32
 800700a:	d867      	bhi.n	80070dc <HAL_TIM_ConfigClockSource+0x16c>
 800700c:	2b00      	cmp	r3, #0
 800700e:	d05c      	beq.n	80070ca <HAL_TIM_ConfigClockSource+0x15a>
 8007010:	2b10      	cmp	r3, #16
 8007012:	d05a      	beq.n	80070ca <HAL_TIM_ConfigClockSource+0x15a>
 8007014:	e062      	b.n	80070dc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	6818      	ldr	r0, [r3, #0]
 800701a:	683b      	ldr	r3, [r7, #0]
 800701c:	6899      	ldr	r1, [r3, #8]
 800701e:	683b      	ldr	r3, [r7, #0]
 8007020:	685a      	ldr	r2, [r3, #4]
 8007022:	683b      	ldr	r3, [r7, #0]
 8007024:	68db      	ldr	r3, [r3, #12]
 8007026:	f000 fd6b 	bl	8007b00 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	689b      	ldr	r3, [r3, #8]
 8007030:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007032:	68bb      	ldr	r3, [r7, #8]
 8007034:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007038:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	68ba      	ldr	r2, [r7, #8]
 8007040:	609a      	str	r2, [r3, #8]
      break;
 8007042:	e04f      	b.n	80070e4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	6818      	ldr	r0, [r3, #0]
 8007048:	683b      	ldr	r3, [r7, #0]
 800704a:	6899      	ldr	r1, [r3, #8]
 800704c:	683b      	ldr	r3, [r7, #0]
 800704e:	685a      	ldr	r2, [r3, #4]
 8007050:	683b      	ldr	r3, [r7, #0]
 8007052:	68db      	ldr	r3, [r3, #12]
 8007054:	f000 fd54 	bl	8007b00 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	689a      	ldr	r2, [r3, #8]
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007066:	609a      	str	r2, [r3, #8]
      break;
 8007068:	e03c      	b.n	80070e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	6818      	ldr	r0, [r3, #0]
 800706e:	683b      	ldr	r3, [r7, #0]
 8007070:	6859      	ldr	r1, [r3, #4]
 8007072:	683b      	ldr	r3, [r7, #0]
 8007074:	68db      	ldr	r3, [r3, #12]
 8007076:	461a      	mov	r2, r3
 8007078:	f000 fc12 	bl	80078a0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	2150      	movs	r1, #80	; 0x50
 8007082:	4618      	mov	r0, r3
 8007084:	f000 fd21 	bl	8007aca <TIM_ITRx_SetConfig>
      break;
 8007088:	e02c      	b.n	80070e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	6818      	ldr	r0, [r3, #0]
 800708e:	683b      	ldr	r3, [r7, #0]
 8007090:	6859      	ldr	r1, [r3, #4]
 8007092:	683b      	ldr	r3, [r7, #0]
 8007094:	68db      	ldr	r3, [r3, #12]
 8007096:	461a      	mov	r2, r3
 8007098:	f000 fc6e 	bl	8007978 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	2160      	movs	r1, #96	; 0x60
 80070a2:	4618      	mov	r0, r3
 80070a4:	f000 fd11 	bl	8007aca <TIM_ITRx_SetConfig>
      break;
 80070a8:	e01c      	b.n	80070e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	6818      	ldr	r0, [r3, #0]
 80070ae:	683b      	ldr	r3, [r7, #0]
 80070b0:	6859      	ldr	r1, [r3, #4]
 80070b2:	683b      	ldr	r3, [r7, #0]
 80070b4:	68db      	ldr	r3, [r3, #12]
 80070b6:	461a      	mov	r2, r3
 80070b8:	f000 fbf2 	bl	80078a0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	2140      	movs	r1, #64	; 0x40
 80070c2:	4618      	mov	r0, r3
 80070c4:	f000 fd01 	bl	8007aca <TIM_ITRx_SetConfig>
      break;
 80070c8:	e00c      	b.n	80070e4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681a      	ldr	r2, [r3, #0]
 80070ce:	683b      	ldr	r3, [r7, #0]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	4619      	mov	r1, r3
 80070d4:	4610      	mov	r0, r2
 80070d6:	f000 fcf8 	bl	8007aca <TIM_ITRx_SetConfig>
      break;
 80070da:	e003      	b.n	80070e4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80070dc:	2301      	movs	r3, #1
 80070de:	73fb      	strb	r3, [r7, #15]
      break;
 80070e0:	e000      	b.n	80070e4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80070e2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	2201      	movs	r2, #1
 80070e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	2200      	movs	r2, #0
 80070f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80070f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80070f6:	4618      	mov	r0, r3
 80070f8:	3710      	adds	r7, #16
 80070fa:	46bd      	mov	sp, r7
 80070fc:	bd80      	pop	{r7, pc}

080070fe <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80070fe:	b480      	push	{r7}
 8007100:	b083      	sub	sp, #12
 8007102:	af00      	add	r7, sp, #0
 8007104:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007106:	bf00      	nop
 8007108:	370c      	adds	r7, #12
 800710a:	46bd      	mov	sp, r7
 800710c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007110:	4770      	bx	lr

08007112 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007112:	b480      	push	{r7}
 8007114:	b083      	sub	sp, #12
 8007116:	af00      	add	r7, sp, #0
 8007118:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800711a:	bf00      	nop
 800711c:	370c      	adds	r7, #12
 800711e:	46bd      	mov	sp, r7
 8007120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007124:	4770      	bx	lr

08007126 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007126:	b480      	push	{r7}
 8007128:	b083      	sub	sp, #12
 800712a:	af00      	add	r7, sp, #0
 800712c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800712e:	bf00      	nop
 8007130:	370c      	adds	r7, #12
 8007132:	46bd      	mov	sp, r7
 8007134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007138:	4770      	bx	lr

0800713a <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800713a:	b480      	push	{r7}
 800713c:	b083      	sub	sp, #12
 800713e:	af00      	add	r7, sp, #0
 8007140:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8007142:	bf00      	nop
 8007144:	370c      	adds	r7, #12
 8007146:	46bd      	mov	sp, r7
 8007148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800714c:	4770      	bx	lr

0800714e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800714e:	b480      	push	{r7}
 8007150:	b083      	sub	sp, #12
 8007152:	af00      	add	r7, sp, #0
 8007154:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007156:	bf00      	nop
 8007158:	370c      	adds	r7, #12
 800715a:	46bd      	mov	sp, r7
 800715c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007160:	4770      	bx	lr

08007162 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8007162:	b480      	push	{r7}
 8007164:	b083      	sub	sp, #12
 8007166:	af00      	add	r7, sp, #0
 8007168:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800716a:	bf00      	nop
 800716c:	370c      	adds	r7, #12
 800716e:	46bd      	mov	sp, r7
 8007170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007174:	4770      	bx	lr

08007176 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8007176:	b580      	push	{r7, lr}
 8007178:	b084      	sub	sp, #16
 800717a:	af00      	add	r7, sp, #0
 800717c:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007182:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007188:	687a      	ldr	r2, [r7, #4]
 800718a:	429a      	cmp	r2, r3
 800718c:	d107      	bne.n	800719e <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	2201      	movs	r2, #1
 8007192:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	2201      	movs	r2, #1
 8007198:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800719c:	e02a      	b.n	80071f4 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071a2:	687a      	ldr	r2, [r7, #4]
 80071a4:	429a      	cmp	r2, r3
 80071a6:	d107      	bne.n	80071b8 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	2202      	movs	r2, #2
 80071ac:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	2201      	movs	r2, #1
 80071b2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80071b6:	e01d      	b.n	80071f4 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071bc:	687a      	ldr	r2, [r7, #4]
 80071be:	429a      	cmp	r2, r3
 80071c0:	d107      	bne.n	80071d2 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	2204      	movs	r2, #4
 80071c6:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	2201      	movs	r2, #1
 80071cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80071d0:	e010      	b.n	80071f4 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071d6:	687a      	ldr	r2, [r7, #4]
 80071d8:	429a      	cmp	r2, r3
 80071da:	d107      	bne.n	80071ec <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	2208      	movs	r2, #8
 80071e0:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	2201      	movs	r2, #1
 80071e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80071ea:	e003      	b.n	80071f4 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	2201      	movs	r2, #1
 80071f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 80071f4:	68f8      	ldr	r0, [r7, #12]
 80071f6:	f7ff ffb4 	bl	8007162 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	2200      	movs	r2, #0
 80071fe:	771a      	strb	r2, [r3, #28]
}
 8007200:	bf00      	nop
 8007202:	3710      	adds	r7, #16
 8007204:	46bd      	mov	sp, r7
 8007206:	bd80      	pop	{r7, pc}

08007208 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8007208:	b580      	push	{r7, lr}
 800720a:	b084      	sub	sp, #16
 800720c:	af00      	add	r7, sp, #0
 800720e:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007214:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800721a:	687a      	ldr	r2, [r7, #4]
 800721c:	429a      	cmp	r2, r3
 800721e:	d10b      	bne.n	8007238 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	2201      	movs	r2, #1
 8007224:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	69db      	ldr	r3, [r3, #28]
 800722a:	2b00      	cmp	r3, #0
 800722c:	d136      	bne.n	800729c <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	2201      	movs	r2, #1
 8007232:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007236:	e031      	b.n	800729c <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800723c:	687a      	ldr	r2, [r7, #4]
 800723e:	429a      	cmp	r2, r3
 8007240:	d10b      	bne.n	800725a <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	2202      	movs	r2, #2
 8007246:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	69db      	ldr	r3, [r3, #28]
 800724c:	2b00      	cmp	r3, #0
 800724e:	d125      	bne.n	800729c <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	2201      	movs	r2, #1
 8007254:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007258:	e020      	b.n	800729c <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800725e:	687a      	ldr	r2, [r7, #4]
 8007260:	429a      	cmp	r2, r3
 8007262:	d10b      	bne.n	800727c <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	2204      	movs	r2, #4
 8007268:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	69db      	ldr	r3, [r3, #28]
 800726e:	2b00      	cmp	r3, #0
 8007270:	d114      	bne.n	800729c <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	2201      	movs	r2, #1
 8007276:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800727a:	e00f      	b.n	800729c <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007280:	687a      	ldr	r2, [r7, #4]
 8007282:	429a      	cmp	r2, r3
 8007284:	d10a      	bne.n	800729c <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	2208      	movs	r2, #8
 800728a:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	69db      	ldr	r3, [r3, #28]
 8007290:	2b00      	cmp	r3, #0
 8007292:	d103      	bne.n	800729c <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	2201      	movs	r2, #1
 8007298:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 800729c:	68f8      	ldr	r0, [r7, #12]
 800729e:	f7ff ff42 	bl	8007126 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	2200      	movs	r2, #0
 80072a6:	771a      	strb	r2, [r3, #28]
}
 80072a8:	bf00      	nop
 80072aa:	3710      	adds	r7, #16
 80072ac:	46bd      	mov	sp, r7
 80072ae:	bd80      	pop	{r7, pc}

080072b0 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 80072b0:	b580      	push	{r7, lr}
 80072b2:	b084      	sub	sp, #16
 80072b4:	af00      	add	r7, sp, #0
 80072b6:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072bc:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072c2:	687a      	ldr	r2, [r7, #4]
 80072c4:	429a      	cmp	r2, r3
 80072c6:	d103      	bne.n	80072d0 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	2201      	movs	r2, #1
 80072cc:	771a      	strb	r2, [r3, #28]
 80072ce:	e019      	b.n	8007304 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072d4:	687a      	ldr	r2, [r7, #4]
 80072d6:	429a      	cmp	r2, r3
 80072d8:	d103      	bne.n	80072e2 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	2202      	movs	r2, #2
 80072de:	771a      	strb	r2, [r3, #28]
 80072e0:	e010      	b.n	8007304 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072e6:	687a      	ldr	r2, [r7, #4]
 80072e8:	429a      	cmp	r2, r3
 80072ea:	d103      	bne.n	80072f4 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	2204      	movs	r2, #4
 80072f0:	771a      	strb	r2, [r3, #28]
 80072f2:	e007      	b.n	8007304 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072f8:	687a      	ldr	r2, [r7, #4]
 80072fa:	429a      	cmp	r2, r3
 80072fc:	d102      	bne.n	8007304 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	2208      	movs	r2, #8
 8007302:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8007304:	68f8      	ldr	r0, [r7, #12]
 8007306:	f7ff ff18 	bl	800713a <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	2200      	movs	r2, #0
 800730e:	771a      	strb	r2, [r3, #28]
}
 8007310:	bf00      	nop
 8007312:	3710      	adds	r7, #16
 8007314:	46bd      	mov	sp, r7
 8007316:	bd80      	pop	{r7, pc}

08007318 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007318:	b480      	push	{r7}
 800731a:	b085      	sub	sp, #20
 800731c:	af00      	add	r7, sp, #0
 800731e:	6078      	str	r0, [r7, #4]
 8007320:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	4a40      	ldr	r2, [pc, #256]	; (800742c <TIM_Base_SetConfig+0x114>)
 800732c:	4293      	cmp	r3, r2
 800732e:	d013      	beq.n	8007358 <TIM_Base_SetConfig+0x40>
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007336:	d00f      	beq.n	8007358 <TIM_Base_SetConfig+0x40>
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	4a3d      	ldr	r2, [pc, #244]	; (8007430 <TIM_Base_SetConfig+0x118>)
 800733c:	4293      	cmp	r3, r2
 800733e:	d00b      	beq.n	8007358 <TIM_Base_SetConfig+0x40>
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	4a3c      	ldr	r2, [pc, #240]	; (8007434 <TIM_Base_SetConfig+0x11c>)
 8007344:	4293      	cmp	r3, r2
 8007346:	d007      	beq.n	8007358 <TIM_Base_SetConfig+0x40>
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	4a3b      	ldr	r2, [pc, #236]	; (8007438 <TIM_Base_SetConfig+0x120>)
 800734c:	4293      	cmp	r3, r2
 800734e:	d003      	beq.n	8007358 <TIM_Base_SetConfig+0x40>
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	4a3a      	ldr	r2, [pc, #232]	; (800743c <TIM_Base_SetConfig+0x124>)
 8007354:	4293      	cmp	r3, r2
 8007356:	d108      	bne.n	800736a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800735e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007360:	683b      	ldr	r3, [r7, #0]
 8007362:	685b      	ldr	r3, [r3, #4]
 8007364:	68fa      	ldr	r2, [r7, #12]
 8007366:	4313      	orrs	r3, r2
 8007368:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	4a2f      	ldr	r2, [pc, #188]	; (800742c <TIM_Base_SetConfig+0x114>)
 800736e:	4293      	cmp	r3, r2
 8007370:	d02b      	beq.n	80073ca <TIM_Base_SetConfig+0xb2>
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007378:	d027      	beq.n	80073ca <TIM_Base_SetConfig+0xb2>
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	4a2c      	ldr	r2, [pc, #176]	; (8007430 <TIM_Base_SetConfig+0x118>)
 800737e:	4293      	cmp	r3, r2
 8007380:	d023      	beq.n	80073ca <TIM_Base_SetConfig+0xb2>
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	4a2b      	ldr	r2, [pc, #172]	; (8007434 <TIM_Base_SetConfig+0x11c>)
 8007386:	4293      	cmp	r3, r2
 8007388:	d01f      	beq.n	80073ca <TIM_Base_SetConfig+0xb2>
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	4a2a      	ldr	r2, [pc, #168]	; (8007438 <TIM_Base_SetConfig+0x120>)
 800738e:	4293      	cmp	r3, r2
 8007390:	d01b      	beq.n	80073ca <TIM_Base_SetConfig+0xb2>
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	4a29      	ldr	r2, [pc, #164]	; (800743c <TIM_Base_SetConfig+0x124>)
 8007396:	4293      	cmp	r3, r2
 8007398:	d017      	beq.n	80073ca <TIM_Base_SetConfig+0xb2>
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	4a28      	ldr	r2, [pc, #160]	; (8007440 <TIM_Base_SetConfig+0x128>)
 800739e:	4293      	cmp	r3, r2
 80073a0:	d013      	beq.n	80073ca <TIM_Base_SetConfig+0xb2>
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	4a27      	ldr	r2, [pc, #156]	; (8007444 <TIM_Base_SetConfig+0x12c>)
 80073a6:	4293      	cmp	r3, r2
 80073a8:	d00f      	beq.n	80073ca <TIM_Base_SetConfig+0xb2>
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	4a26      	ldr	r2, [pc, #152]	; (8007448 <TIM_Base_SetConfig+0x130>)
 80073ae:	4293      	cmp	r3, r2
 80073b0:	d00b      	beq.n	80073ca <TIM_Base_SetConfig+0xb2>
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	4a25      	ldr	r2, [pc, #148]	; (800744c <TIM_Base_SetConfig+0x134>)
 80073b6:	4293      	cmp	r3, r2
 80073b8:	d007      	beq.n	80073ca <TIM_Base_SetConfig+0xb2>
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	4a24      	ldr	r2, [pc, #144]	; (8007450 <TIM_Base_SetConfig+0x138>)
 80073be:	4293      	cmp	r3, r2
 80073c0:	d003      	beq.n	80073ca <TIM_Base_SetConfig+0xb2>
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	4a23      	ldr	r2, [pc, #140]	; (8007454 <TIM_Base_SetConfig+0x13c>)
 80073c6:	4293      	cmp	r3, r2
 80073c8:	d108      	bne.n	80073dc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80073d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80073d2:	683b      	ldr	r3, [r7, #0]
 80073d4:	68db      	ldr	r3, [r3, #12]
 80073d6:	68fa      	ldr	r2, [r7, #12]
 80073d8:	4313      	orrs	r3, r2
 80073da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80073e2:	683b      	ldr	r3, [r7, #0]
 80073e4:	695b      	ldr	r3, [r3, #20]
 80073e6:	4313      	orrs	r3, r2
 80073e8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	68fa      	ldr	r2, [r7, #12]
 80073ee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80073f0:	683b      	ldr	r3, [r7, #0]
 80073f2:	689a      	ldr	r2, [r3, #8]
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80073f8:	683b      	ldr	r3, [r7, #0]
 80073fa:	681a      	ldr	r2, [r3, #0]
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	4a0a      	ldr	r2, [pc, #40]	; (800742c <TIM_Base_SetConfig+0x114>)
 8007404:	4293      	cmp	r3, r2
 8007406:	d003      	beq.n	8007410 <TIM_Base_SetConfig+0xf8>
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	4a0c      	ldr	r2, [pc, #48]	; (800743c <TIM_Base_SetConfig+0x124>)
 800740c:	4293      	cmp	r3, r2
 800740e:	d103      	bne.n	8007418 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007410:	683b      	ldr	r3, [r7, #0]
 8007412:	691a      	ldr	r2, [r3, #16]
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	2201      	movs	r2, #1
 800741c:	615a      	str	r2, [r3, #20]
}
 800741e:	bf00      	nop
 8007420:	3714      	adds	r7, #20
 8007422:	46bd      	mov	sp, r7
 8007424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007428:	4770      	bx	lr
 800742a:	bf00      	nop
 800742c:	40010000 	.word	0x40010000
 8007430:	40000400 	.word	0x40000400
 8007434:	40000800 	.word	0x40000800
 8007438:	40000c00 	.word	0x40000c00
 800743c:	40010400 	.word	0x40010400
 8007440:	40014000 	.word	0x40014000
 8007444:	40014400 	.word	0x40014400
 8007448:	40014800 	.word	0x40014800
 800744c:	40001800 	.word	0x40001800
 8007450:	40001c00 	.word	0x40001c00
 8007454:	40002000 	.word	0x40002000

08007458 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007458:	b480      	push	{r7}
 800745a:	b087      	sub	sp, #28
 800745c:	af00      	add	r7, sp, #0
 800745e:	6078      	str	r0, [r7, #4]
 8007460:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	6a1b      	ldr	r3, [r3, #32]
 8007466:	f023 0201 	bic.w	r2, r3, #1
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	6a1b      	ldr	r3, [r3, #32]
 8007472:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	685b      	ldr	r3, [r3, #4]
 8007478:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	699b      	ldr	r3, [r3, #24]
 800747e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007486:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	f023 0303 	bic.w	r3, r3, #3
 800748e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007490:	683b      	ldr	r3, [r7, #0]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	68fa      	ldr	r2, [r7, #12]
 8007496:	4313      	orrs	r3, r2
 8007498:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800749a:	697b      	ldr	r3, [r7, #20]
 800749c:	f023 0302 	bic.w	r3, r3, #2
 80074a0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80074a2:	683b      	ldr	r3, [r7, #0]
 80074a4:	689b      	ldr	r3, [r3, #8]
 80074a6:	697a      	ldr	r2, [r7, #20]
 80074a8:	4313      	orrs	r3, r2
 80074aa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	4a20      	ldr	r2, [pc, #128]	; (8007530 <TIM_OC1_SetConfig+0xd8>)
 80074b0:	4293      	cmp	r3, r2
 80074b2:	d003      	beq.n	80074bc <TIM_OC1_SetConfig+0x64>
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	4a1f      	ldr	r2, [pc, #124]	; (8007534 <TIM_OC1_SetConfig+0xdc>)
 80074b8:	4293      	cmp	r3, r2
 80074ba:	d10c      	bne.n	80074d6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80074bc:	697b      	ldr	r3, [r7, #20]
 80074be:	f023 0308 	bic.w	r3, r3, #8
 80074c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80074c4:	683b      	ldr	r3, [r7, #0]
 80074c6:	68db      	ldr	r3, [r3, #12]
 80074c8:	697a      	ldr	r2, [r7, #20]
 80074ca:	4313      	orrs	r3, r2
 80074cc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80074ce:	697b      	ldr	r3, [r7, #20]
 80074d0:	f023 0304 	bic.w	r3, r3, #4
 80074d4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	4a15      	ldr	r2, [pc, #84]	; (8007530 <TIM_OC1_SetConfig+0xd8>)
 80074da:	4293      	cmp	r3, r2
 80074dc:	d003      	beq.n	80074e6 <TIM_OC1_SetConfig+0x8e>
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	4a14      	ldr	r2, [pc, #80]	; (8007534 <TIM_OC1_SetConfig+0xdc>)
 80074e2:	4293      	cmp	r3, r2
 80074e4:	d111      	bne.n	800750a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80074e6:	693b      	ldr	r3, [r7, #16]
 80074e8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80074ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80074ee:	693b      	ldr	r3, [r7, #16]
 80074f0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80074f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80074f6:	683b      	ldr	r3, [r7, #0]
 80074f8:	695b      	ldr	r3, [r3, #20]
 80074fa:	693a      	ldr	r2, [r7, #16]
 80074fc:	4313      	orrs	r3, r2
 80074fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007500:	683b      	ldr	r3, [r7, #0]
 8007502:	699b      	ldr	r3, [r3, #24]
 8007504:	693a      	ldr	r2, [r7, #16]
 8007506:	4313      	orrs	r3, r2
 8007508:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	693a      	ldr	r2, [r7, #16]
 800750e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	68fa      	ldr	r2, [r7, #12]
 8007514:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007516:	683b      	ldr	r3, [r7, #0]
 8007518:	685a      	ldr	r2, [r3, #4]
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	697a      	ldr	r2, [r7, #20]
 8007522:	621a      	str	r2, [r3, #32]
}
 8007524:	bf00      	nop
 8007526:	371c      	adds	r7, #28
 8007528:	46bd      	mov	sp, r7
 800752a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800752e:	4770      	bx	lr
 8007530:	40010000 	.word	0x40010000
 8007534:	40010400 	.word	0x40010400

08007538 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007538:	b480      	push	{r7}
 800753a:	b087      	sub	sp, #28
 800753c:	af00      	add	r7, sp, #0
 800753e:	6078      	str	r0, [r7, #4]
 8007540:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	6a1b      	ldr	r3, [r3, #32]
 8007546:	f023 0210 	bic.w	r2, r3, #16
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	6a1b      	ldr	r3, [r3, #32]
 8007552:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	685b      	ldr	r3, [r3, #4]
 8007558:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	699b      	ldr	r3, [r3, #24]
 800755e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007566:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800756e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007570:	683b      	ldr	r3, [r7, #0]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	021b      	lsls	r3, r3, #8
 8007576:	68fa      	ldr	r2, [r7, #12]
 8007578:	4313      	orrs	r3, r2
 800757a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800757c:	697b      	ldr	r3, [r7, #20]
 800757e:	f023 0320 	bic.w	r3, r3, #32
 8007582:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007584:	683b      	ldr	r3, [r7, #0]
 8007586:	689b      	ldr	r3, [r3, #8]
 8007588:	011b      	lsls	r3, r3, #4
 800758a:	697a      	ldr	r2, [r7, #20]
 800758c:	4313      	orrs	r3, r2
 800758e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	4a22      	ldr	r2, [pc, #136]	; (800761c <TIM_OC2_SetConfig+0xe4>)
 8007594:	4293      	cmp	r3, r2
 8007596:	d003      	beq.n	80075a0 <TIM_OC2_SetConfig+0x68>
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	4a21      	ldr	r2, [pc, #132]	; (8007620 <TIM_OC2_SetConfig+0xe8>)
 800759c:	4293      	cmp	r3, r2
 800759e:	d10d      	bne.n	80075bc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80075a0:	697b      	ldr	r3, [r7, #20]
 80075a2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80075a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80075a8:	683b      	ldr	r3, [r7, #0]
 80075aa:	68db      	ldr	r3, [r3, #12]
 80075ac:	011b      	lsls	r3, r3, #4
 80075ae:	697a      	ldr	r2, [r7, #20]
 80075b0:	4313      	orrs	r3, r2
 80075b2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80075b4:	697b      	ldr	r3, [r7, #20]
 80075b6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80075ba:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	4a17      	ldr	r2, [pc, #92]	; (800761c <TIM_OC2_SetConfig+0xe4>)
 80075c0:	4293      	cmp	r3, r2
 80075c2:	d003      	beq.n	80075cc <TIM_OC2_SetConfig+0x94>
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	4a16      	ldr	r2, [pc, #88]	; (8007620 <TIM_OC2_SetConfig+0xe8>)
 80075c8:	4293      	cmp	r3, r2
 80075ca:	d113      	bne.n	80075f4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80075cc:	693b      	ldr	r3, [r7, #16]
 80075ce:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80075d2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80075d4:	693b      	ldr	r3, [r7, #16]
 80075d6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80075da:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80075dc:	683b      	ldr	r3, [r7, #0]
 80075de:	695b      	ldr	r3, [r3, #20]
 80075e0:	009b      	lsls	r3, r3, #2
 80075e2:	693a      	ldr	r2, [r7, #16]
 80075e4:	4313      	orrs	r3, r2
 80075e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80075e8:	683b      	ldr	r3, [r7, #0]
 80075ea:	699b      	ldr	r3, [r3, #24]
 80075ec:	009b      	lsls	r3, r3, #2
 80075ee:	693a      	ldr	r2, [r7, #16]
 80075f0:	4313      	orrs	r3, r2
 80075f2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	693a      	ldr	r2, [r7, #16]
 80075f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	68fa      	ldr	r2, [r7, #12]
 80075fe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007600:	683b      	ldr	r3, [r7, #0]
 8007602:	685a      	ldr	r2, [r3, #4]
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	697a      	ldr	r2, [r7, #20]
 800760c:	621a      	str	r2, [r3, #32]
}
 800760e:	bf00      	nop
 8007610:	371c      	adds	r7, #28
 8007612:	46bd      	mov	sp, r7
 8007614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007618:	4770      	bx	lr
 800761a:	bf00      	nop
 800761c:	40010000 	.word	0x40010000
 8007620:	40010400 	.word	0x40010400

08007624 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007624:	b480      	push	{r7}
 8007626:	b087      	sub	sp, #28
 8007628:	af00      	add	r7, sp, #0
 800762a:	6078      	str	r0, [r7, #4]
 800762c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	6a1b      	ldr	r3, [r3, #32]
 8007632:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	6a1b      	ldr	r3, [r3, #32]
 800763e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	685b      	ldr	r3, [r3, #4]
 8007644:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	69db      	ldr	r3, [r3, #28]
 800764a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007652:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	f023 0303 	bic.w	r3, r3, #3
 800765a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800765c:	683b      	ldr	r3, [r7, #0]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	68fa      	ldr	r2, [r7, #12]
 8007662:	4313      	orrs	r3, r2
 8007664:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007666:	697b      	ldr	r3, [r7, #20]
 8007668:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800766c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800766e:	683b      	ldr	r3, [r7, #0]
 8007670:	689b      	ldr	r3, [r3, #8]
 8007672:	021b      	lsls	r3, r3, #8
 8007674:	697a      	ldr	r2, [r7, #20]
 8007676:	4313      	orrs	r3, r2
 8007678:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	4a21      	ldr	r2, [pc, #132]	; (8007704 <TIM_OC3_SetConfig+0xe0>)
 800767e:	4293      	cmp	r3, r2
 8007680:	d003      	beq.n	800768a <TIM_OC3_SetConfig+0x66>
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	4a20      	ldr	r2, [pc, #128]	; (8007708 <TIM_OC3_SetConfig+0xe4>)
 8007686:	4293      	cmp	r3, r2
 8007688:	d10d      	bne.n	80076a6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800768a:	697b      	ldr	r3, [r7, #20]
 800768c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007690:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007692:	683b      	ldr	r3, [r7, #0]
 8007694:	68db      	ldr	r3, [r3, #12]
 8007696:	021b      	lsls	r3, r3, #8
 8007698:	697a      	ldr	r2, [r7, #20]
 800769a:	4313      	orrs	r3, r2
 800769c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800769e:	697b      	ldr	r3, [r7, #20]
 80076a0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80076a4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	4a16      	ldr	r2, [pc, #88]	; (8007704 <TIM_OC3_SetConfig+0xe0>)
 80076aa:	4293      	cmp	r3, r2
 80076ac:	d003      	beq.n	80076b6 <TIM_OC3_SetConfig+0x92>
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	4a15      	ldr	r2, [pc, #84]	; (8007708 <TIM_OC3_SetConfig+0xe4>)
 80076b2:	4293      	cmp	r3, r2
 80076b4:	d113      	bne.n	80076de <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80076b6:	693b      	ldr	r3, [r7, #16]
 80076b8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80076bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80076be:	693b      	ldr	r3, [r7, #16]
 80076c0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80076c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80076c6:	683b      	ldr	r3, [r7, #0]
 80076c8:	695b      	ldr	r3, [r3, #20]
 80076ca:	011b      	lsls	r3, r3, #4
 80076cc:	693a      	ldr	r2, [r7, #16]
 80076ce:	4313      	orrs	r3, r2
 80076d0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80076d2:	683b      	ldr	r3, [r7, #0]
 80076d4:	699b      	ldr	r3, [r3, #24]
 80076d6:	011b      	lsls	r3, r3, #4
 80076d8:	693a      	ldr	r2, [r7, #16]
 80076da:	4313      	orrs	r3, r2
 80076dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	693a      	ldr	r2, [r7, #16]
 80076e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	68fa      	ldr	r2, [r7, #12]
 80076e8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80076ea:	683b      	ldr	r3, [r7, #0]
 80076ec:	685a      	ldr	r2, [r3, #4]
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	697a      	ldr	r2, [r7, #20]
 80076f6:	621a      	str	r2, [r3, #32]
}
 80076f8:	bf00      	nop
 80076fa:	371c      	adds	r7, #28
 80076fc:	46bd      	mov	sp, r7
 80076fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007702:	4770      	bx	lr
 8007704:	40010000 	.word	0x40010000
 8007708:	40010400 	.word	0x40010400

0800770c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800770c:	b480      	push	{r7}
 800770e:	b087      	sub	sp, #28
 8007710:	af00      	add	r7, sp, #0
 8007712:	6078      	str	r0, [r7, #4]
 8007714:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	6a1b      	ldr	r3, [r3, #32]
 800771a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	6a1b      	ldr	r3, [r3, #32]
 8007726:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	685b      	ldr	r3, [r3, #4]
 800772c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	69db      	ldr	r3, [r3, #28]
 8007732:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800773a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007742:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007744:	683b      	ldr	r3, [r7, #0]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	021b      	lsls	r3, r3, #8
 800774a:	68fa      	ldr	r2, [r7, #12]
 800774c:	4313      	orrs	r3, r2
 800774e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007750:	693b      	ldr	r3, [r7, #16]
 8007752:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007756:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007758:	683b      	ldr	r3, [r7, #0]
 800775a:	689b      	ldr	r3, [r3, #8]
 800775c:	031b      	lsls	r3, r3, #12
 800775e:	693a      	ldr	r2, [r7, #16]
 8007760:	4313      	orrs	r3, r2
 8007762:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	4a12      	ldr	r2, [pc, #72]	; (80077b0 <TIM_OC4_SetConfig+0xa4>)
 8007768:	4293      	cmp	r3, r2
 800776a:	d003      	beq.n	8007774 <TIM_OC4_SetConfig+0x68>
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	4a11      	ldr	r2, [pc, #68]	; (80077b4 <TIM_OC4_SetConfig+0xa8>)
 8007770:	4293      	cmp	r3, r2
 8007772:	d109      	bne.n	8007788 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007774:	697b      	ldr	r3, [r7, #20]
 8007776:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800777a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800777c:	683b      	ldr	r3, [r7, #0]
 800777e:	695b      	ldr	r3, [r3, #20]
 8007780:	019b      	lsls	r3, r3, #6
 8007782:	697a      	ldr	r2, [r7, #20]
 8007784:	4313      	orrs	r3, r2
 8007786:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	697a      	ldr	r2, [r7, #20]
 800778c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	68fa      	ldr	r2, [r7, #12]
 8007792:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007794:	683b      	ldr	r3, [r7, #0]
 8007796:	685a      	ldr	r2, [r3, #4]
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	693a      	ldr	r2, [r7, #16]
 80077a0:	621a      	str	r2, [r3, #32]
}
 80077a2:	bf00      	nop
 80077a4:	371c      	adds	r7, #28
 80077a6:	46bd      	mov	sp, r7
 80077a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ac:	4770      	bx	lr
 80077ae:	bf00      	nop
 80077b0:	40010000 	.word	0x40010000
 80077b4:	40010400 	.word	0x40010400

080077b8 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80077b8:	b480      	push	{r7}
 80077ba:	b087      	sub	sp, #28
 80077bc:	af00      	add	r7, sp, #0
 80077be:	60f8      	str	r0, [r7, #12]
 80077c0:	60b9      	str	r1, [r7, #8]
 80077c2:	607a      	str	r2, [r7, #4]
 80077c4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	6a1b      	ldr	r3, [r3, #32]
 80077ca:	f023 0201 	bic.w	r2, r3, #1
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	699b      	ldr	r3, [r3, #24]
 80077d6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	6a1b      	ldr	r3, [r3, #32]
 80077dc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	4a28      	ldr	r2, [pc, #160]	; (8007884 <TIM_TI1_SetConfig+0xcc>)
 80077e2:	4293      	cmp	r3, r2
 80077e4:	d01b      	beq.n	800781e <TIM_TI1_SetConfig+0x66>
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80077ec:	d017      	beq.n	800781e <TIM_TI1_SetConfig+0x66>
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	4a25      	ldr	r2, [pc, #148]	; (8007888 <TIM_TI1_SetConfig+0xd0>)
 80077f2:	4293      	cmp	r3, r2
 80077f4:	d013      	beq.n	800781e <TIM_TI1_SetConfig+0x66>
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	4a24      	ldr	r2, [pc, #144]	; (800788c <TIM_TI1_SetConfig+0xd4>)
 80077fa:	4293      	cmp	r3, r2
 80077fc:	d00f      	beq.n	800781e <TIM_TI1_SetConfig+0x66>
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	4a23      	ldr	r2, [pc, #140]	; (8007890 <TIM_TI1_SetConfig+0xd8>)
 8007802:	4293      	cmp	r3, r2
 8007804:	d00b      	beq.n	800781e <TIM_TI1_SetConfig+0x66>
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	4a22      	ldr	r2, [pc, #136]	; (8007894 <TIM_TI1_SetConfig+0xdc>)
 800780a:	4293      	cmp	r3, r2
 800780c:	d007      	beq.n	800781e <TIM_TI1_SetConfig+0x66>
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	4a21      	ldr	r2, [pc, #132]	; (8007898 <TIM_TI1_SetConfig+0xe0>)
 8007812:	4293      	cmp	r3, r2
 8007814:	d003      	beq.n	800781e <TIM_TI1_SetConfig+0x66>
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	4a20      	ldr	r2, [pc, #128]	; (800789c <TIM_TI1_SetConfig+0xe4>)
 800781a:	4293      	cmp	r3, r2
 800781c:	d101      	bne.n	8007822 <TIM_TI1_SetConfig+0x6a>
 800781e:	2301      	movs	r3, #1
 8007820:	e000      	b.n	8007824 <TIM_TI1_SetConfig+0x6c>
 8007822:	2300      	movs	r3, #0
 8007824:	2b00      	cmp	r3, #0
 8007826:	d008      	beq.n	800783a <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007828:	697b      	ldr	r3, [r7, #20]
 800782a:	f023 0303 	bic.w	r3, r3, #3
 800782e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007830:	697a      	ldr	r2, [r7, #20]
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	4313      	orrs	r3, r2
 8007836:	617b      	str	r3, [r7, #20]
 8007838:	e003      	b.n	8007842 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800783a:	697b      	ldr	r3, [r7, #20]
 800783c:	f043 0301 	orr.w	r3, r3, #1
 8007840:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007842:	697b      	ldr	r3, [r7, #20]
 8007844:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007848:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800784a:	683b      	ldr	r3, [r7, #0]
 800784c:	011b      	lsls	r3, r3, #4
 800784e:	b2db      	uxtb	r3, r3
 8007850:	697a      	ldr	r2, [r7, #20]
 8007852:	4313      	orrs	r3, r2
 8007854:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007856:	693b      	ldr	r3, [r7, #16]
 8007858:	f023 030a 	bic.w	r3, r3, #10
 800785c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800785e:	68bb      	ldr	r3, [r7, #8]
 8007860:	f003 030a 	and.w	r3, r3, #10
 8007864:	693a      	ldr	r2, [r7, #16]
 8007866:	4313      	orrs	r3, r2
 8007868:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	697a      	ldr	r2, [r7, #20]
 800786e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	693a      	ldr	r2, [r7, #16]
 8007874:	621a      	str	r2, [r3, #32]
}
 8007876:	bf00      	nop
 8007878:	371c      	adds	r7, #28
 800787a:	46bd      	mov	sp, r7
 800787c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007880:	4770      	bx	lr
 8007882:	bf00      	nop
 8007884:	40010000 	.word	0x40010000
 8007888:	40000400 	.word	0x40000400
 800788c:	40000800 	.word	0x40000800
 8007890:	40000c00 	.word	0x40000c00
 8007894:	40010400 	.word	0x40010400
 8007898:	40014000 	.word	0x40014000
 800789c:	40001800 	.word	0x40001800

080078a0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80078a0:	b480      	push	{r7}
 80078a2:	b087      	sub	sp, #28
 80078a4:	af00      	add	r7, sp, #0
 80078a6:	60f8      	str	r0, [r7, #12]
 80078a8:	60b9      	str	r1, [r7, #8]
 80078aa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	6a1b      	ldr	r3, [r3, #32]
 80078b0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	6a1b      	ldr	r3, [r3, #32]
 80078b6:	f023 0201 	bic.w	r2, r3, #1
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	699b      	ldr	r3, [r3, #24]
 80078c2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80078c4:	693b      	ldr	r3, [r7, #16]
 80078c6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80078ca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	011b      	lsls	r3, r3, #4
 80078d0:	693a      	ldr	r2, [r7, #16]
 80078d2:	4313      	orrs	r3, r2
 80078d4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80078d6:	697b      	ldr	r3, [r7, #20]
 80078d8:	f023 030a 	bic.w	r3, r3, #10
 80078dc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80078de:	697a      	ldr	r2, [r7, #20]
 80078e0:	68bb      	ldr	r3, [r7, #8]
 80078e2:	4313      	orrs	r3, r2
 80078e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	693a      	ldr	r2, [r7, #16]
 80078ea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	697a      	ldr	r2, [r7, #20]
 80078f0:	621a      	str	r2, [r3, #32]
}
 80078f2:	bf00      	nop
 80078f4:	371c      	adds	r7, #28
 80078f6:	46bd      	mov	sp, r7
 80078f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078fc:	4770      	bx	lr

080078fe <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80078fe:	b480      	push	{r7}
 8007900:	b087      	sub	sp, #28
 8007902:	af00      	add	r7, sp, #0
 8007904:	60f8      	str	r0, [r7, #12]
 8007906:	60b9      	str	r1, [r7, #8]
 8007908:	607a      	str	r2, [r7, #4]
 800790a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	6a1b      	ldr	r3, [r3, #32]
 8007910:	f023 0210 	bic.w	r2, r3, #16
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	699b      	ldr	r3, [r3, #24]
 800791c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	6a1b      	ldr	r3, [r3, #32]
 8007922:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8007924:	697b      	ldr	r3, [r7, #20]
 8007926:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800792a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	021b      	lsls	r3, r3, #8
 8007930:	697a      	ldr	r2, [r7, #20]
 8007932:	4313      	orrs	r3, r2
 8007934:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007936:	697b      	ldr	r3, [r7, #20]
 8007938:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800793c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800793e:	683b      	ldr	r3, [r7, #0]
 8007940:	031b      	lsls	r3, r3, #12
 8007942:	b29b      	uxth	r3, r3
 8007944:	697a      	ldr	r2, [r7, #20]
 8007946:	4313      	orrs	r3, r2
 8007948:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800794a:	693b      	ldr	r3, [r7, #16]
 800794c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007950:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8007952:	68bb      	ldr	r3, [r7, #8]
 8007954:	011b      	lsls	r3, r3, #4
 8007956:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800795a:	693a      	ldr	r2, [r7, #16]
 800795c:	4313      	orrs	r3, r2
 800795e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	697a      	ldr	r2, [r7, #20]
 8007964:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	693a      	ldr	r2, [r7, #16]
 800796a:	621a      	str	r2, [r3, #32]
}
 800796c:	bf00      	nop
 800796e:	371c      	adds	r7, #28
 8007970:	46bd      	mov	sp, r7
 8007972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007976:	4770      	bx	lr

08007978 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007978:	b480      	push	{r7}
 800797a:	b087      	sub	sp, #28
 800797c:	af00      	add	r7, sp, #0
 800797e:	60f8      	str	r0, [r7, #12]
 8007980:	60b9      	str	r1, [r7, #8]
 8007982:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	6a1b      	ldr	r3, [r3, #32]
 8007988:	f023 0210 	bic.w	r2, r3, #16
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	699b      	ldr	r3, [r3, #24]
 8007994:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	6a1b      	ldr	r3, [r3, #32]
 800799a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800799c:	697b      	ldr	r3, [r7, #20]
 800799e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80079a2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	031b      	lsls	r3, r3, #12
 80079a8:	697a      	ldr	r2, [r7, #20]
 80079aa:	4313      	orrs	r3, r2
 80079ac:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80079ae:	693b      	ldr	r3, [r7, #16]
 80079b0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80079b4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80079b6:	68bb      	ldr	r3, [r7, #8]
 80079b8:	011b      	lsls	r3, r3, #4
 80079ba:	693a      	ldr	r2, [r7, #16]
 80079bc:	4313      	orrs	r3, r2
 80079be:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	697a      	ldr	r2, [r7, #20]
 80079c4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	693a      	ldr	r2, [r7, #16]
 80079ca:	621a      	str	r2, [r3, #32]
}
 80079cc:	bf00      	nop
 80079ce:	371c      	adds	r7, #28
 80079d0:	46bd      	mov	sp, r7
 80079d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079d6:	4770      	bx	lr

080079d8 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80079d8:	b480      	push	{r7}
 80079da:	b087      	sub	sp, #28
 80079dc:	af00      	add	r7, sp, #0
 80079de:	60f8      	str	r0, [r7, #12]
 80079e0:	60b9      	str	r1, [r7, #8]
 80079e2:	607a      	str	r2, [r7, #4]
 80079e4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	6a1b      	ldr	r3, [r3, #32]
 80079ea:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	69db      	ldr	r3, [r3, #28]
 80079f6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	6a1b      	ldr	r3, [r3, #32]
 80079fc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80079fe:	697b      	ldr	r3, [r7, #20]
 8007a00:	f023 0303 	bic.w	r3, r3, #3
 8007a04:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8007a06:	697a      	ldr	r2, [r7, #20]
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	4313      	orrs	r3, r2
 8007a0c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8007a0e:	697b      	ldr	r3, [r7, #20]
 8007a10:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007a14:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8007a16:	683b      	ldr	r3, [r7, #0]
 8007a18:	011b      	lsls	r3, r3, #4
 8007a1a:	b2db      	uxtb	r3, r3
 8007a1c:	697a      	ldr	r2, [r7, #20]
 8007a1e:	4313      	orrs	r3, r2
 8007a20:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8007a22:	693b      	ldr	r3, [r7, #16]
 8007a24:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8007a28:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8007a2a:	68bb      	ldr	r3, [r7, #8]
 8007a2c:	021b      	lsls	r3, r3, #8
 8007a2e:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8007a32:	693a      	ldr	r2, [r7, #16]
 8007a34:	4313      	orrs	r3, r2
 8007a36:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	697a      	ldr	r2, [r7, #20]
 8007a3c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	693a      	ldr	r2, [r7, #16]
 8007a42:	621a      	str	r2, [r3, #32]
}
 8007a44:	bf00      	nop
 8007a46:	371c      	adds	r7, #28
 8007a48:	46bd      	mov	sp, r7
 8007a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a4e:	4770      	bx	lr

08007a50 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007a50:	b480      	push	{r7}
 8007a52:	b087      	sub	sp, #28
 8007a54:	af00      	add	r7, sp, #0
 8007a56:	60f8      	str	r0, [r7, #12]
 8007a58:	60b9      	str	r1, [r7, #8]
 8007a5a:	607a      	str	r2, [r7, #4]
 8007a5c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	6a1b      	ldr	r3, [r3, #32]
 8007a62:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	69db      	ldr	r3, [r3, #28]
 8007a6e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	6a1b      	ldr	r3, [r3, #32]
 8007a74:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8007a76:	697b      	ldr	r3, [r7, #20]
 8007a78:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007a7c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	021b      	lsls	r3, r3, #8
 8007a82:	697a      	ldr	r2, [r7, #20]
 8007a84:	4313      	orrs	r3, r2
 8007a86:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007a88:	697b      	ldr	r3, [r7, #20]
 8007a8a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007a8e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8007a90:	683b      	ldr	r3, [r7, #0]
 8007a92:	031b      	lsls	r3, r3, #12
 8007a94:	b29b      	uxth	r3, r3
 8007a96:	697a      	ldr	r2, [r7, #20]
 8007a98:	4313      	orrs	r3, r2
 8007a9a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8007a9c:	693b      	ldr	r3, [r7, #16]
 8007a9e:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8007aa2:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8007aa4:	68bb      	ldr	r3, [r7, #8]
 8007aa6:	031b      	lsls	r3, r3, #12
 8007aa8:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8007aac:	693a      	ldr	r2, [r7, #16]
 8007aae:	4313      	orrs	r3, r2
 8007ab0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	697a      	ldr	r2, [r7, #20]
 8007ab6:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	693a      	ldr	r2, [r7, #16]
 8007abc:	621a      	str	r2, [r3, #32]
}
 8007abe:	bf00      	nop
 8007ac0:	371c      	adds	r7, #28
 8007ac2:	46bd      	mov	sp, r7
 8007ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac8:	4770      	bx	lr

08007aca <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007aca:	b480      	push	{r7}
 8007acc:	b085      	sub	sp, #20
 8007ace:	af00      	add	r7, sp, #0
 8007ad0:	6078      	str	r0, [r7, #4]
 8007ad2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	689b      	ldr	r3, [r3, #8]
 8007ad8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007ae0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007ae2:	683a      	ldr	r2, [r7, #0]
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	4313      	orrs	r3, r2
 8007ae8:	f043 0307 	orr.w	r3, r3, #7
 8007aec:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	68fa      	ldr	r2, [r7, #12]
 8007af2:	609a      	str	r2, [r3, #8]
}
 8007af4:	bf00      	nop
 8007af6:	3714      	adds	r7, #20
 8007af8:	46bd      	mov	sp, r7
 8007afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007afe:	4770      	bx	lr

08007b00 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007b00:	b480      	push	{r7}
 8007b02:	b087      	sub	sp, #28
 8007b04:	af00      	add	r7, sp, #0
 8007b06:	60f8      	str	r0, [r7, #12]
 8007b08:	60b9      	str	r1, [r7, #8]
 8007b0a:	607a      	str	r2, [r7, #4]
 8007b0c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	689b      	ldr	r3, [r3, #8]
 8007b12:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007b14:	697b      	ldr	r3, [r7, #20]
 8007b16:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007b1a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007b1c:	683b      	ldr	r3, [r7, #0]
 8007b1e:	021a      	lsls	r2, r3, #8
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	431a      	orrs	r2, r3
 8007b24:	68bb      	ldr	r3, [r7, #8]
 8007b26:	4313      	orrs	r3, r2
 8007b28:	697a      	ldr	r2, [r7, #20]
 8007b2a:	4313      	orrs	r3, r2
 8007b2c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	697a      	ldr	r2, [r7, #20]
 8007b32:	609a      	str	r2, [r3, #8]
}
 8007b34:	bf00      	nop
 8007b36:	371c      	adds	r7, #28
 8007b38:	46bd      	mov	sp, r7
 8007b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b3e:	4770      	bx	lr

08007b40 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007b40:	b480      	push	{r7}
 8007b42:	b087      	sub	sp, #28
 8007b44:	af00      	add	r7, sp, #0
 8007b46:	60f8      	str	r0, [r7, #12]
 8007b48:	60b9      	str	r1, [r7, #8]
 8007b4a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007b4c:	68bb      	ldr	r3, [r7, #8]
 8007b4e:	f003 031f 	and.w	r3, r3, #31
 8007b52:	2201      	movs	r2, #1
 8007b54:	fa02 f303 	lsl.w	r3, r2, r3
 8007b58:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	6a1a      	ldr	r2, [r3, #32]
 8007b5e:	697b      	ldr	r3, [r7, #20]
 8007b60:	43db      	mvns	r3, r3
 8007b62:	401a      	ands	r2, r3
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	6a1a      	ldr	r2, [r3, #32]
 8007b6c:	68bb      	ldr	r3, [r7, #8]
 8007b6e:	f003 031f 	and.w	r3, r3, #31
 8007b72:	6879      	ldr	r1, [r7, #4]
 8007b74:	fa01 f303 	lsl.w	r3, r1, r3
 8007b78:	431a      	orrs	r2, r3
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	621a      	str	r2, [r3, #32]
}
 8007b7e:	bf00      	nop
 8007b80:	371c      	adds	r7, #28
 8007b82:	46bd      	mov	sp, r7
 8007b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b88:	4770      	bx	lr
	...

08007b8c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007b8c:	b480      	push	{r7}
 8007b8e:	b085      	sub	sp, #20
 8007b90:	af00      	add	r7, sp, #0
 8007b92:	6078      	str	r0, [r7, #4]
 8007b94:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007b9c:	2b01      	cmp	r3, #1
 8007b9e:	d101      	bne.n	8007ba4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007ba0:	2302      	movs	r3, #2
 8007ba2:	e05a      	b.n	8007c5a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	2201      	movs	r2, #1
 8007ba8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	2202      	movs	r2, #2
 8007bb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	685b      	ldr	r3, [r3, #4]
 8007bba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	689b      	ldr	r3, [r3, #8]
 8007bc2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007bca:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007bcc:	683b      	ldr	r3, [r7, #0]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	68fa      	ldr	r2, [r7, #12]
 8007bd2:	4313      	orrs	r3, r2
 8007bd4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	68fa      	ldr	r2, [r7, #12]
 8007bdc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	4a21      	ldr	r2, [pc, #132]	; (8007c68 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007be4:	4293      	cmp	r3, r2
 8007be6:	d022      	beq.n	8007c2e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007bf0:	d01d      	beq.n	8007c2e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	4a1d      	ldr	r2, [pc, #116]	; (8007c6c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007bf8:	4293      	cmp	r3, r2
 8007bfa:	d018      	beq.n	8007c2e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	4a1b      	ldr	r2, [pc, #108]	; (8007c70 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007c02:	4293      	cmp	r3, r2
 8007c04:	d013      	beq.n	8007c2e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	4a1a      	ldr	r2, [pc, #104]	; (8007c74 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007c0c:	4293      	cmp	r3, r2
 8007c0e:	d00e      	beq.n	8007c2e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	4a18      	ldr	r2, [pc, #96]	; (8007c78 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007c16:	4293      	cmp	r3, r2
 8007c18:	d009      	beq.n	8007c2e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	4a17      	ldr	r2, [pc, #92]	; (8007c7c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007c20:	4293      	cmp	r3, r2
 8007c22:	d004      	beq.n	8007c2e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	4a15      	ldr	r2, [pc, #84]	; (8007c80 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007c2a:	4293      	cmp	r3, r2
 8007c2c:	d10c      	bne.n	8007c48 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007c2e:	68bb      	ldr	r3, [r7, #8]
 8007c30:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007c34:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007c36:	683b      	ldr	r3, [r7, #0]
 8007c38:	685b      	ldr	r3, [r3, #4]
 8007c3a:	68ba      	ldr	r2, [r7, #8]
 8007c3c:	4313      	orrs	r3, r2
 8007c3e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	68ba      	ldr	r2, [r7, #8]
 8007c46:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	2201      	movs	r2, #1
 8007c4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	2200      	movs	r2, #0
 8007c54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007c58:	2300      	movs	r3, #0
}
 8007c5a:	4618      	mov	r0, r3
 8007c5c:	3714      	adds	r7, #20
 8007c5e:	46bd      	mov	sp, r7
 8007c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c64:	4770      	bx	lr
 8007c66:	bf00      	nop
 8007c68:	40010000 	.word	0x40010000
 8007c6c:	40000400 	.word	0x40000400
 8007c70:	40000800 	.word	0x40000800
 8007c74:	40000c00 	.word	0x40000c00
 8007c78:	40010400 	.word	0x40010400
 8007c7c:	40014000 	.word	0x40014000
 8007c80:	40001800 	.word	0x40001800

08007c84 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007c84:	b480      	push	{r7}
 8007c86:	b085      	sub	sp, #20
 8007c88:	af00      	add	r7, sp, #0
 8007c8a:	6078      	str	r0, [r7, #4]
 8007c8c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007c8e:	2300      	movs	r3, #0
 8007c90:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007c98:	2b01      	cmp	r3, #1
 8007c9a:	d101      	bne.n	8007ca0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007c9c:	2302      	movs	r3, #2
 8007c9e:	e03d      	b.n	8007d1c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	2201      	movs	r2, #1
 8007ca4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8007cae:	683b      	ldr	r3, [r7, #0]
 8007cb0:	68db      	ldr	r3, [r3, #12]
 8007cb2:	4313      	orrs	r3, r2
 8007cb4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007cbc:	683b      	ldr	r3, [r7, #0]
 8007cbe:	689b      	ldr	r3, [r3, #8]
 8007cc0:	4313      	orrs	r3, r2
 8007cc2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8007cca:	683b      	ldr	r3, [r7, #0]
 8007ccc:	685b      	ldr	r3, [r3, #4]
 8007cce:	4313      	orrs	r3, r2
 8007cd0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007cd8:	683b      	ldr	r3, [r7, #0]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	4313      	orrs	r3, r2
 8007cde:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007ce6:	683b      	ldr	r3, [r7, #0]
 8007ce8:	691b      	ldr	r3, [r3, #16]
 8007cea:	4313      	orrs	r3, r2
 8007cec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8007cf4:	683b      	ldr	r3, [r7, #0]
 8007cf6:	695b      	ldr	r3, [r3, #20]
 8007cf8:	4313      	orrs	r3, r2
 8007cfa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007d02:	683b      	ldr	r3, [r7, #0]
 8007d04:	69db      	ldr	r3, [r3, #28]
 8007d06:	4313      	orrs	r3, r2
 8007d08:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	68fa      	ldr	r2, [r7, #12]
 8007d10:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	2200      	movs	r2, #0
 8007d16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007d1a:	2300      	movs	r3, #0
}
 8007d1c:	4618      	mov	r0, r3
 8007d1e:	3714      	adds	r7, #20
 8007d20:	46bd      	mov	sp, r7
 8007d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d26:	4770      	bx	lr

08007d28 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007d28:	b480      	push	{r7}
 8007d2a:	b083      	sub	sp, #12
 8007d2c:	af00      	add	r7, sp, #0
 8007d2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007d30:	bf00      	nop
 8007d32:	370c      	adds	r7, #12
 8007d34:	46bd      	mov	sp, r7
 8007d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d3a:	4770      	bx	lr

08007d3c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007d3c:	b480      	push	{r7}
 8007d3e:	b083      	sub	sp, #12
 8007d40:	af00      	add	r7, sp, #0
 8007d42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007d44:	bf00      	nop
 8007d46:	370c      	adds	r7, #12
 8007d48:	46bd      	mov	sp, r7
 8007d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d4e:	4770      	bx	lr

08007d50 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007d50:	b580      	push	{r7, lr}
 8007d52:	b082      	sub	sp, #8
 8007d54:	af00      	add	r7, sp, #0
 8007d56:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d101      	bne.n	8007d62 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007d5e:	2301      	movs	r3, #1
 8007d60:	e03f      	b.n	8007de2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007d68:	b2db      	uxtb	r3, r3
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d106      	bne.n	8007d7c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	2200      	movs	r2, #0
 8007d72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007d76:	6878      	ldr	r0, [r7, #4]
 8007d78:	f7fb fe3c 	bl	80039f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	2224      	movs	r2, #36	; 0x24
 8007d80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	68da      	ldr	r2, [r3, #12]
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007d92:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007d94:	6878      	ldr	r0, [r7, #4]
 8007d96:	f000 ff35 	bl	8008c04 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	691a      	ldr	r2, [r3, #16]
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007da8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	695a      	ldr	r2, [r3, #20]
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007db8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	68da      	ldr	r2, [r3, #12]
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007dc8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	2200      	movs	r2, #0
 8007dce:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	2220      	movs	r2, #32
 8007dd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	2220      	movs	r2, #32
 8007ddc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007de0:	2300      	movs	r3, #0
}
 8007de2:	4618      	mov	r0, r3
 8007de4:	3708      	adds	r7, #8
 8007de6:	46bd      	mov	sp, r7
 8007de8:	bd80      	pop	{r7, pc}

08007dea <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007dea:	b580      	push	{r7, lr}
 8007dec:	b08a      	sub	sp, #40	; 0x28
 8007dee:	af02      	add	r7, sp, #8
 8007df0:	60f8      	str	r0, [r7, #12]
 8007df2:	60b9      	str	r1, [r7, #8]
 8007df4:	603b      	str	r3, [r7, #0]
 8007df6:	4613      	mov	r3, r2
 8007df8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007dfa:	2300      	movs	r3, #0
 8007dfc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007e04:	b2db      	uxtb	r3, r3
 8007e06:	2b20      	cmp	r3, #32
 8007e08:	d17c      	bne.n	8007f04 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007e0a:	68bb      	ldr	r3, [r7, #8]
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d002      	beq.n	8007e16 <HAL_UART_Transmit+0x2c>
 8007e10:	88fb      	ldrh	r3, [r7, #6]
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d101      	bne.n	8007e1a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007e16:	2301      	movs	r3, #1
 8007e18:	e075      	b.n	8007f06 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007e20:	2b01      	cmp	r3, #1
 8007e22:	d101      	bne.n	8007e28 <HAL_UART_Transmit+0x3e>
 8007e24:	2302      	movs	r3, #2
 8007e26:	e06e      	b.n	8007f06 <HAL_UART_Transmit+0x11c>
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	2201      	movs	r2, #1
 8007e2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	2200      	movs	r2, #0
 8007e34:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	2221      	movs	r2, #33	; 0x21
 8007e3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007e3e:	f7fb fef9 	bl	8003c34 <HAL_GetTick>
 8007e42:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	88fa      	ldrh	r2, [r7, #6]
 8007e48:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	88fa      	ldrh	r2, [r7, #6]
 8007e4e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	689b      	ldr	r3, [r3, #8]
 8007e54:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007e58:	d108      	bne.n	8007e6c <HAL_UART_Transmit+0x82>
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	691b      	ldr	r3, [r3, #16]
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d104      	bne.n	8007e6c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8007e62:	2300      	movs	r3, #0
 8007e64:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007e66:	68bb      	ldr	r3, [r7, #8]
 8007e68:	61bb      	str	r3, [r7, #24]
 8007e6a:	e003      	b.n	8007e74 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8007e6c:	68bb      	ldr	r3, [r7, #8]
 8007e6e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007e70:	2300      	movs	r3, #0
 8007e72:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	2200      	movs	r2, #0
 8007e78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8007e7c:	e02a      	b.n	8007ed4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007e7e:	683b      	ldr	r3, [r7, #0]
 8007e80:	9300      	str	r3, [sp, #0]
 8007e82:	697b      	ldr	r3, [r7, #20]
 8007e84:	2200      	movs	r2, #0
 8007e86:	2180      	movs	r1, #128	; 0x80
 8007e88:	68f8      	ldr	r0, [r7, #12]
 8007e8a:	f000 fc4c 	bl	8008726 <UART_WaitOnFlagUntilTimeout>
 8007e8e:	4603      	mov	r3, r0
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d001      	beq.n	8007e98 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8007e94:	2303      	movs	r3, #3
 8007e96:	e036      	b.n	8007f06 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8007e98:	69fb      	ldr	r3, [r7, #28]
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d10b      	bne.n	8007eb6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007e9e:	69bb      	ldr	r3, [r7, #24]
 8007ea0:	881b      	ldrh	r3, [r3, #0]
 8007ea2:	461a      	mov	r2, r3
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007eac:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007eae:	69bb      	ldr	r3, [r7, #24]
 8007eb0:	3302      	adds	r3, #2
 8007eb2:	61bb      	str	r3, [r7, #24]
 8007eb4:	e007      	b.n	8007ec6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007eb6:	69fb      	ldr	r3, [r7, #28]
 8007eb8:	781a      	ldrb	r2, [r3, #0]
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007ec0:	69fb      	ldr	r3, [r7, #28]
 8007ec2:	3301      	adds	r3, #1
 8007ec4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007eca:	b29b      	uxth	r3, r3
 8007ecc:	3b01      	subs	r3, #1
 8007ece:	b29a      	uxth	r2, r3
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007ed8:	b29b      	uxth	r3, r3
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d1cf      	bne.n	8007e7e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007ede:	683b      	ldr	r3, [r7, #0]
 8007ee0:	9300      	str	r3, [sp, #0]
 8007ee2:	697b      	ldr	r3, [r7, #20]
 8007ee4:	2200      	movs	r2, #0
 8007ee6:	2140      	movs	r1, #64	; 0x40
 8007ee8:	68f8      	ldr	r0, [r7, #12]
 8007eea:	f000 fc1c 	bl	8008726 <UART_WaitOnFlagUntilTimeout>
 8007eee:	4603      	mov	r3, r0
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d001      	beq.n	8007ef8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8007ef4:	2303      	movs	r3, #3
 8007ef6:	e006      	b.n	8007f06 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	2220      	movs	r2, #32
 8007efc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8007f00:	2300      	movs	r3, #0
 8007f02:	e000      	b.n	8007f06 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8007f04:	2302      	movs	r3, #2
  }
}
 8007f06:	4618      	mov	r0, r3
 8007f08:	3720      	adds	r7, #32
 8007f0a:	46bd      	mov	sp, r7
 8007f0c:	bd80      	pop	{r7, pc}

08007f0e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007f0e:	b580      	push	{r7, lr}
 8007f10:	b084      	sub	sp, #16
 8007f12:	af00      	add	r7, sp, #0
 8007f14:	60f8      	str	r0, [r7, #12]
 8007f16:	60b9      	str	r1, [r7, #8]
 8007f18:	4613      	mov	r3, r2
 8007f1a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007f22:	b2db      	uxtb	r3, r3
 8007f24:	2b20      	cmp	r3, #32
 8007f26:	d11d      	bne.n	8007f64 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8007f28:	68bb      	ldr	r3, [r7, #8]
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d002      	beq.n	8007f34 <HAL_UART_Receive_IT+0x26>
 8007f2e:	88fb      	ldrh	r3, [r7, #6]
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d101      	bne.n	8007f38 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8007f34:	2301      	movs	r3, #1
 8007f36:	e016      	b.n	8007f66 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007f3e:	2b01      	cmp	r3, #1
 8007f40:	d101      	bne.n	8007f46 <HAL_UART_Receive_IT+0x38>
 8007f42:	2302      	movs	r3, #2
 8007f44:	e00f      	b.n	8007f66 <HAL_UART_Receive_IT+0x58>
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	2201      	movs	r2, #1
 8007f4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	2200      	movs	r2, #0
 8007f52:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007f54:	88fb      	ldrh	r3, [r7, #6]
 8007f56:	461a      	mov	r2, r3
 8007f58:	68b9      	ldr	r1, [r7, #8]
 8007f5a:	68f8      	ldr	r0, [r7, #12]
 8007f5c:	f000 fc51 	bl	8008802 <UART_Start_Receive_IT>
 8007f60:	4603      	mov	r3, r0
 8007f62:	e000      	b.n	8007f66 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8007f64:	2302      	movs	r3, #2
  }
}
 8007f66:	4618      	mov	r0, r3
 8007f68:	3710      	adds	r7, #16
 8007f6a:	46bd      	mov	sp, r7
 8007f6c:	bd80      	pop	{r7, pc}
	...

08007f70 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8007f70:	b580      	push	{r7, lr}
 8007f72:	b08c      	sub	sp, #48	; 0x30
 8007f74:	af00      	add	r7, sp, #0
 8007f76:	60f8      	str	r0, [r7, #12]
 8007f78:	60b9      	str	r1, [r7, #8]
 8007f7a:	4613      	mov	r3, r2
 8007f7c:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007f84:	b2db      	uxtb	r3, r3
 8007f86:	2b20      	cmp	r3, #32
 8007f88:	d165      	bne.n	8008056 <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 8007f8a:	68bb      	ldr	r3, [r7, #8]
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d002      	beq.n	8007f96 <HAL_UART_Transmit_DMA+0x26>
 8007f90:	88fb      	ldrh	r3, [r7, #6]
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d101      	bne.n	8007f9a <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8007f96:	2301      	movs	r3, #1
 8007f98:	e05e      	b.n	8008058 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007fa0:	2b01      	cmp	r3, #1
 8007fa2:	d101      	bne.n	8007fa8 <HAL_UART_Transmit_DMA+0x38>
 8007fa4:	2302      	movs	r3, #2
 8007fa6:	e057      	b.n	8008058 <HAL_UART_Transmit_DMA+0xe8>
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	2201      	movs	r2, #1
 8007fac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8007fb0:	68ba      	ldr	r2, [r7, #8]
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	88fa      	ldrh	r2, [r7, #6]
 8007fba:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	88fa      	ldrh	r2, [r7, #6]
 8007fc0:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	2200      	movs	r2, #0
 8007fc6:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	2221      	movs	r2, #33	; 0x21
 8007fcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007fd4:	4a22      	ldr	r2, [pc, #136]	; (8008060 <HAL_UART_Transmit_DMA+0xf0>)
 8007fd6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007fdc:	4a21      	ldr	r2, [pc, #132]	; (8008064 <HAL_UART_Transmit_DMA+0xf4>)
 8007fde:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007fe4:	4a20      	ldr	r2, [pc, #128]	; (8008068 <HAL_UART_Transmit_DMA+0xf8>)
 8007fe6:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007fec:	2200      	movs	r2, #0
 8007fee:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8007ff0:	f107 0308 	add.w	r3, r7, #8
 8007ff4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8007ffa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ffc:	6819      	ldr	r1, [r3, #0]
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	3304      	adds	r3, #4
 8008004:	461a      	mov	r2, r3
 8008006:	88fb      	ldrh	r3, [r7, #6]
 8008008:	f7fc fe9e 	bl	8004d48 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008014:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	2200      	movs	r2, #0
 800801a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	3314      	adds	r3, #20
 8008024:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008026:	69bb      	ldr	r3, [r7, #24]
 8008028:	e853 3f00 	ldrex	r3, [r3]
 800802c:	617b      	str	r3, [r7, #20]
   return(result);
 800802e:	697b      	ldr	r3, [r7, #20]
 8008030:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008034:	62bb      	str	r3, [r7, #40]	; 0x28
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	3314      	adds	r3, #20
 800803c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800803e:	627a      	str	r2, [r7, #36]	; 0x24
 8008040:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008042:	6a39      	ldr	r1, [r7, #32]
 8008044:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008046:	e841 2300 	strex	r3, r2, [r1]
 800804a:	61fb      	str	r3, [r7, #28]
   return(result);
 800804c:	69fb      	ldr	r3, [r7, #28]
 800804e:	2b00      	cmp	r3, #0
 8008050:	d1e5      	bne.n	800801e <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 8008052:	2300      	movs	r3, #0
 8008054:	e000      	b.n	8008058 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 8008056:	2302      	movs	r3, #2
  }
}
 8008058:	4618      	mov	r0, r3
 800805a:	3730      	adds	r7, #48	; 0x30
 800805c:	46bd      	mov	sp, r7
 800805e:	bd80      	pop	{r7, pc}
 8008060:	080085dd 	.word	0x080085dd
 8008064:	08008677 	.word	0x08008677
 8008068:	08008693 	.word	0x08008693

0800806c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800806c:	b580      	push	{r7, lr}
 800806e:	b0ba      	sub	sp, #232	; 0xe8
 8008070:	af00      	add	r7, sp, #0
 8008072:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	68db      	ldr	r3, [r3, #12]
 8008084:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	695b      	ldr	r3, [r3, #20]
 800808e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8008092:	2300      	movs	r3, #0
 8008094:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8008098:	2300      	movs	r3, #0
 800809a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800809e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80080a2:	f003 030f 	and.w	r3, r3, #15
 80080a6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80080aa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d10f      	bne.n	80080d2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80080b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80080b6:	f003 0320 	and.w	r3, r3, #32
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d009      	beq.n	80080d2 <HAL_UART_IRQHandler+0x66>
 80080be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80080c2:	f003 0320 	and.w	r3, r3, #32
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d003      	beq.n	80080d2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80080ca:	6878      	ldr	r0, [r7, #4]
 80080cc:	f000 fcde 	bl	8008a8c <UART_Receive_IT>
      return;
 80080d0:	e256      	b.n	8008580 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80080d2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	f000 80de 	beq.w	8008298 <HAL_UART_IRQHandler+0x22c>
 80080dc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80080e0:	f003 0301 	and.w	r3, r3, #1
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d106      	bne.n	80080f6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80080e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80080ec:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	f000 80d1 	beq.w	8008298 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80080f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80080fa:	f003 0301 	and.w	r3, r3, #1
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d00b      	beq.n	800811a <HAL_UART_IRQHandler+0xae>
 8008102:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008106:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800810a:	2b00      	cmp	r3, #0
 800810c:	d005      	beq.n	800811a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008112:	f043 0201 	orr.w	r2, r3, #1
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800811a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800811e:	f003 0304 	and.w	r3, r3, #4
 8008122:	2b00      	cmp	r3, #0
 8008124:	d00b      	beq.n	800813e <HAL_UART_IRQHandler+0xd2>
 8008126:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800812a:	f003 0301 	and.w	r3, r3, #1
 800812e:	2b00      	cmp	r3, #0
 8008130:	d005      	beq.n	800813e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008136:	f043 0202 	orr.w	r2, r3, #2
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800813e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008142:	f003 0302 	and.w	r3, r3, #2
 8008146:	2b00      	cmp	r3, #0
 8008148:	d00b      	beq.n	8008162 <HAL_UART_IRQHandler+0xf6>
 800814a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800814e:	f003 0301 	and.w	r3, r3, #1
 8008152:	2b00      	cmp	r3, #0
 8008154:	d005      	beq.n	8008162 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800815a:	f043 0204 	orr.w	r2, r3, #4
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008162:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008166:	f003 0308 	and.w	r3, r3, #8
 800816a:	2b00      	cmp	r3, #0
 800816c:	d011      	beq.n	8008192 <HAL_UART_IRQHandler+0x126>
 800816e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008172:	f003 0320 	and.w	r3, r3, #32
 8008176:	2b00      	cmp	r3, #0
 8008178:	d105      	bne.n	8008186 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800817a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800817e:	f003 0301 	and.w	r3, r3, #1
 8008182:	2b00      	cmp	r3, #0
 8008184:	d005      	beq.n	8008192 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800818a:	f043 0208 	orr.w	r2, r3, #8
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008196:	2b00      	cmp	r3, #0
 8008198:	f000 81ed 	beq.w	8008576 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800819c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80081a0:	f003 0320 	and.w	r3, r3, #32
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	d008      	beq.n	80081ba <HAL_UART_IRQHandler+0x14e>
 80081a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80081ac:	f003 0320 	and.w	r3, r3, #32
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d002      	beq.n	80081ba <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80081b4:	6878      	ldr	r0, [r7, #4]
 80081b6:	f000 fc69 	bl	8008a8c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	695b      	ldr	r3, [r3, #20]
 80081c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80081c4:	2b40      	cmp	r3, #64	; 0x40
 80081c6:	bf0c      	ite	eq
 80081c8:	2301      	moveq	r3, #1
 80081ca:	2300      	movne	r3, #0
 80081cc:	b2db      	uxtb	r3, r3
 80081ce:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081d6:	f003 0308 	and.w	r3, r3, #8
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d103      	bne.n	80081e6 <HAL_UART_IRQHandler+0x17a>
 80081de:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d04f      	beq.n	8008286 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80081e6:	6878      	ldr	r0, [r7, #4]
 80081e8:	f000 fb71 	bl	80088ce <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	695b      	ldr	r3, [r3, #20]
 80081f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80081f6:	2b40      	cmp	r3, #64	; 0x40
 80081f8:	d141      	bne.n	800827e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	3314      	adds	r3, #20
 8008200:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008204:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008208:	e853 3f00 	ldrex	r3, [r3]
 800820c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8008210:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008214:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008218:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	3314      	adds	r3, #20
 8008222:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8008226:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800822a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800822e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8008232:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8008236:	e841 2300 	strex	r3, r2, [r1]
 800823a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800823e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008242:	2b00      	cmp	r3, #0
 8008244:	d1d9      	bne.n	80081fa <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800824a:	2b00      	cmp	r3, #0
 800824c:	d013      	beq.n	8008276 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008252:	4a7d      	ldr	r2, [pc, #500]	; (8008448 <HAL_UART_IRQHandler+0x3dc>)
 8008254:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800825a:	4618      	mov	r0, r3
 800825c:	f7fc fe3c 	bl	8004ed8 <HAL_DMA_Abort_IT>
 8008260:	4603      	mov	r3, r0
 8008262:	2b00      	cmp	r3, #0
 8008264:	d016      	beq.n	8008294 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800826a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800826c:	687a      	ldr	r2, [r7, #4]
 800826e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008270:	4610      	mov	r0, r2
 8008272:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008274:	e00e      	b.n	8008294 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008276:	6878      	ldr	r0, [r7, #4]
 8008278:	f000 f99a 	bl	80085b0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800827c:	e00a      	b.n	8008294 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800827e:	6878      	ldr	r0, [r7, #4]
 8008280:	f000 f996 	bl	80085b0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008284:	e006      	b.n	8008294 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008286:	6878      	ldr	r0, [r7, #4]
 8008288:	f000 f992 	bl	80085b0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	2200      	movs	r2, #0
 8008290:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8008292:	e170      	b.n	8008576 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008294:	bf00      	nop
    return;
 8008296:	e16e      	b.n	8008576 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800829c:	2b01      	cmp	r3, #1
 800829e:	f040 814a 	bne.w	8008536 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80082a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80082a6:	f003 0310 	and.w	r3, r3, #16
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	f000 8143 	beq.w	8008536 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80082b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80082b4:	f003 0310 	and.w	r3, r3, #16
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	f000 813c 	beq.w	8008536 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80082be:	2300      	movs	r3, #0
 80082c0:	60bb      	str	r3, [r7, #8]
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	60bb      	str	r3, [r7, #8]
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	685b      	ldr	r3, [r3, #4]
 80082d0:	60bb      	str	r3, [r7, #8]
 80082d2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	695b      	ldr	r3, [r3, #20]
 80082da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80082de:	2b40      	cmp	r3, #64	; 0x40
 80082e0:	f040 80b4 	bne.w	800844c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	685b      	ldr	r3, [r3, #4]
 80082ec:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80082f0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	f000 8140 	beq.w	800857a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80082fe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008302:	429a      	cmp	r2, r3
 8008304:	f080 8139 	bcs.w	800857a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800830e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008314:	69db      	ldr	r3, [r3, #28]
 8008316:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800831a:	f000 8088 	beq.w	800842e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	330c      	adds	r3, #12
 8008324:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008328:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800832c:	e853 3f00 	ldrex	r3, [r3]
 8008330:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8008334:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008338:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800833c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	330c      	adds	r3, #12
 8008346:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800834a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800834e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008352:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8008356:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800835a:	e841 2300 	strex	r3, r2, [r1]
 800835e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8008362:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008366:	2b00      	cmp	r3, #0
 8008368:	d1d9      	bne.n	800831e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	3314      	adds	r3, #20
 8008370:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008372:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008374:	e853 3f00 	ldrex	r3, [r3]
 8008378:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800837a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800837c:	f023 0301 	bic.w	r3, r3, #1
 8008380:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	3314      	adds	r3, #20
 800838a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800838e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8008392:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008394:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8008396:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800839a:	e841 2300 	strex	r3, r2, [r1]
 800839e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80083a0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d1e1      	bne.n	800836a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	3314      	adds	r3, #20
 80083ac:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083ae:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80083b0:	e853 3f00 	ldrex	r3, [r3]
 80083b4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80083b6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80083b8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80083bc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	3314      	adds	r3, #20
 80083c6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80083ca:	66fa      	str	r2, [r7, #108]	; 0x6c
 80083cc:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083ce:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80083d0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80083d2:	e841 2300 	strex	r3, r2, [r1]
 80083d6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80083d8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d1e3      	bne.n	80083a6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	2220      	movs	r2, #32
 80083e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	2200      	movs	r2, #0
 80083ea:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	330c      	adds	r3, #12
 80083f2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083f4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80083f6:	e853 3f00 	ldrex	r3, [r3]
 80083fa:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80083fc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80083fe:	f023 0310 	bic.w	r3, r3, #16
 8008402:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	330c      	adds	r3, #12
 800840c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8008410:	65ba      	str	r2, [r7, #88]	; 0x58
 8008412:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008414:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008416:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008418:	e841 2300 	strex	r3, r2, [r1]
 800841c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800841e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008420:	2b00      	cmp	r3, #0
 8008422:	d1e3      	bne.n	80083ec <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008428:	4618      	mov	r0, r3
 800842a:	f7fc fce5 	bl	8004df8 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008436:	b29b      	uxth	r3, r3
 8008438:	1ad3      	subs	r3, r2, r3
 800843a:	b29b      	uxth	r3, r3
 800843c:	4619      	mov	r1, r3
 800843e:	6878      	ldr	r0, [r7, #4]
 8008440:	f000 f8c0 	bl	80085c4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008444:	e099      	b.n	800857a <HAL_UART_IRQHandler+0x50e>
 8008446:	bf00      	nop
 8008448:	08008995 	.word	0x08008995
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008454:	b29b      	uxth	r3, r3
 8008456:	1ad3      	subs	r3, r2, r3
 8008458:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008460:	b29b      	uxth	r3, r3
 8008462:	2b00      	cmp	r3, #0
 8008464:	f000 808b 	beq.w	800857e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8008468:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800846c:	2b00      	cmp	r3, #0
 800846e:	f000 8086 	beq.w	800857e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	330c      	adds	r3, #12
 8008478:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800847a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800847c:	e853 3f00 	ldrex	r3, [r3]
 8008480:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008482:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008484:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008488:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	330c      	adds	r3, #12
 8008492:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8008496:	647a      	str	r2, [r7, #68]	; 0x44
 8008498:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800849a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800849c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800849e:	e841 2300 	strex	r3, r2, [r1]
 80084a2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80084a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d1e3      	bne.n	8008472 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	3314      	adds	r3, #20
 80084b0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084b4:	e853 3f00 	ldrex	r3, [r3]
 80084b8:	623b      	str	r3, [r7, #32]
   return(result);
 80084ba:	6a3b      	ldr	r3, [r7, #32]
 80084bc:	f023 0301 	bic.w	r3, r3, #1
 80084c0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	3314      	adds	r3, #20
 80084ca:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80084ce:	633a      	str	r2, [r7, #48]	; 0x30
 80084d0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084d2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80084d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80084d6:	e841 2300 	strex	r3, r2, [r1]
 80084da:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80084dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d1e3      	bne.n	80084aa <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	2220      	movs	r2, #32
 80084e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	2200      	movs	r2, #0
 80084ee:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	330c      	adds	r3, #12
 80084f6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084f8:	693b      	ldr	r3, [r7, #16]
 80084fa:	e853 3f00 	ldrex	r3, [r3]
 80084fe:	60fb      	str	r3, [r7, #12]
   return(result);
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	f023 0310 	bic.w	r3, r3, #16
 8008506:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	330c      	adds	r3, #12
 8008510:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8008514:	61fa      	str	r2, [r7, #28]
 8008516:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008518:	69b9      	ldr	r1, [r7, #24]
 800851a:	69fa      	ldr	r2, [r7, #28]
 800851c:	e841 2300 	strex	r3, r2, [r1]
 8008520:	617b      	str	r3, [r7, #20]
   return(result);
 8008522:	697b      	ldr	r3, [r7, #20]
 8008524:	2b00      	cmp	r3, #0
 8008526:	d1e3      	bne.n	80084f0 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008528:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800852c:	4619      	mov	r1, r3
 800852e:	6878      	ldr	r0, [r7, #4]
 8008530:	f000 f848 	bl	80085c4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008534:	e023      	b.n	800857e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008536:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800853a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800853e:	2b00      	cmp	r3, #0
 8008540:	d009      	beq.n	8008556 <HAL_UART_IRQHandler+0x4ea>
 8008542:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008546:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800854a:	2b00      	cmp	r3, #0
 800854c:	d003      	beq.n	8008556 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800854e:	6878      	ldr	r0, [r7, #4]
 8008550:	f000 fa34 	bl	80089bc <UART_Transmit_IT>
    return;
 8008554:	e014      	b.n	8008580 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008556:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800855a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800855e:	2b00      	cmp	r3, #0
 8008560:	d00e      	beq.n	8008580 <HAL_UART_IRQHandler+0x514>
 8008562:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008566:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800856a:	2b00      	cmp	r3, #0
 800856c:	d008      	beq.n	8008580 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800856e:	6878      	ldr	r0, [r7, #4]
 8008570:	f000 fa74 	bl	8008a5c <UART_EndTransmit_IT>
    return;
 8008574:	e004      	b.n	8008580 <HAL_UART_IRQHandler+0x514>
    return;
 8008576:	bf00      	nop
 8008578:	e002      	b.n	8008580 <HAL_UART_IRQHandler+0x514>
      return;
 800857a:	bf00      	nop
 800857c:	e000      	b.n	8008580 <HAL_UART_IRQHandler+0x514>
      return;
 800857e:	bf00      	nop
  }
}
 8008580:	37e8      	adds	r7, #232	; 0xe8
 8008582:	46bd      	mov	sp, r7
 8008584:	bd80      	pop	{r7, pc}
 8008586:	bf00      	nop

08008588 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008588:	b480      	push	{r7}
 800858a:	b083      	sub	sp, #12
 800858c:	af00      	add	r7, sp, #0
 800858e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008590:	bf00      	nop
 8008592:	370c      	adds	r7, #12
 8008594:	46bd      	mov	sp, r7
 8008596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800859a:	4770      	bx	lr

0800859c <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800859c:	b480      	push	{r7}
 800859e:	b083      	sub	sp, #12
 80085a0:	af00      	add	r7, sp, #0
 80085a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 80085a4:	bf00      	nop
 80085a6:	370c      	adds	r7, #12
 80085a8:	46bd      	mov	sp, r7
 80085aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ae:	4770      	bx	lr

080085b0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80085b0:	b480      	push	{r7}
 80085b2:	b083      	sub	sp, #12
 80085b4:	af00      	add	r7, sp, #0
 80085b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80085b8:	bf00      	nop
 80085ba:	370c      	adds	r7, #12
 80085bc:	46bd      	mov	sp, r7
 80085be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085c2:	4770      	bx	lr

080085c4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80085c4:	b480      	push	{r7}
 80085c6:	b083      	sub	sp, #12
 80085c8:	af00      	add	r7, sp, #0
 80085ca:	6078      	str	r0, [r7, #4]
 80085cc:	460b      	mov	r3, r1
 80085ce:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80085d0:	bf00      	nop
 80085d2:	370c      	adds	r7, #12
 80085d4:	46bd      	mov	sp, r7
 80085d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085da:	4770      	bx	lr

080085dc <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80085dc:	b580      	push	{r7, lr}
 80085de:	b090      	sub	sp, #64	; 0x40
 80085e0:	af00      	add	r7, sp, #0
 80085e2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085e8:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d137      	bne.n	8008668 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 80085f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80085fa:	2200      	movs	r2, #0
 80085fc:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80085fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	3314      	adds	r3, #20
 8008604:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008606:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008608:	e853 3f00 	ldrex	r3, [r3]
 800860c:	623b      	str	r3, [r7, #32]
   return(result);
 800860e:	6a3b      	ldr	r3, [r7, #32]
 8008610:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008614:	63bb      	str	r3, [r7, #56]	; 0x38
 8008616:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	3314      	adds	r3, #20
 800861c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800861e:	633a      	str	r2, [r7, #48]	; 0x30
 8008620:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008622:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008624:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008626:	e841 2300 	strex	r3, r2, [r1]
 800862a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800862c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800862e:	2b00      	cmp	r3, #0
 8008630:	d1e5      	bne.n	80085fe <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008632:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	330c      	adds	r3, #12
 8008638:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800863a:	693b      	ldr	r3, [r7, #16]
 800863c:	e853 3f00 	ldrex	r3, [r3]
 8008640:	60fb      	str	r3, [r7, #12]
   return(result);
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008648:	637b      	str	r3, [r7, #52]	; 0x34
 800864a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	330c      	adds	r3, #12
 8008650:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008652:	61fa      	str	r2, [r7, #28]
 8008654:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008656:	69b9      	ldr	r1, [r7, #24]
 8008658:	69fa      	ldr	r2, [r7, #28]
 800865a:	e841 2300 	strex	r3, r2, [r1]
 800865e:	617b      	str	r3, [r7, #20]
   return(result);
 8008660:	697b      	ldr	r3, [r7, #20]
 8008662:	2b00      	cmp	r3, #0
 8008664:	d1e5      	bne.n	8008632 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008666:	e002      	b.n	800866e <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8008668:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800866a:	f7ff ff8d 	bl	8008588 <HAL_UART_TxCpltCallback>
}
 800866e:	bf00      	nop
 8008670:	3740      	adds	r7, #64	; 0x40
 8008672:	46bd      	mov	sp, r7
 8008674:	bd80      	pop	{r7, pc}

08008676 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008676:	b580      	push	{r7, lr}
 8008678:	b084      	sub	sp, #16
 800867a:	af00      	add	r7, sp, #0
 800867c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008682:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8008684:	68f8      	ldr	r0, [r7, #12]
 8008686:	f7ff ff89 	bl	800859c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800868a:	bf00      	nop
 800868c:	3710      	adds	r7, #16
 800868e:	46bd      	mov	sp, r7
 8008690:	bd80      	pop	{r7, pc}

08008692 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008692:	b580      	push	{r7, lr}
 8008694:	b084      	sub	sp, #16
 8008696:	af00      	add	r7, sp, #0
 8008698:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800869a:	2300      	movs	r3, #0
 800869c:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086a2:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80086a4:	68bb      	ldr	r3, [r7, #8]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	695b      	ldr	r3, [r3, #20]
 80086aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80086ae:	2b80      	cmp	r3, #128	; 0x80
 80086b0:	bf0c      	ite	eq
 80086b2:	2301      	moveq	r3, #1
 80086b4:	2300      	movne	r3, #0
 80086b6:	b2db      	uxtb	r3, r3
 80086b8:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80086ba:	68bb      	ldr	r3, [r7, #8]
 80086bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80086c0:	b2db      	uxtb	r3, r3
 80086c2:	2b21      	cmp	r3, #33	; 0x21
 80086c4:	d108      	bne.n	80086d8 <UART_DMAError+0x46>
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d005      	beq.n	80086d8 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80086cc:	68bb      	ldr	r3, [r7, #8]
 80086ce:	2200      	movs	r2, #0
 80086d0:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80086d2:	68b8      	ldr	r0, [r7, #8]
 80086d4:	f000 f8d3 	bl	800887e <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80086d8:	68bb      	ldr	r3, [r7, #8]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	695b      	ldr	r3, [r3, #20]
 80086de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80086e2:	2b40      	cmp	r3, #64	; 0x40
 80086e4:	bf0c      	ite	eq
 80086e6:	2301      	moveq	r3, #1
 80086e8:	2300      	movne	r3, #0
 80086ea:	b2db      	uxtb	r3, r3
 80086ec:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80086ee:	68bb      	ldr	r3, [r7, #8]
 80086f0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80086f4:	b2db      	uxtb	r3, r3
 80086f6:	2b22      	cmp	r3, #34	; 0x22
 80086f8:	d108      	bne.n	800870c <UART_DMAError+0x7a>
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d005      	beq.n	800870c <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8008700:	68bb      	ldr	r3, [r7, #8]
 8008702:	2200      	movs	r2, #0
 8008704:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8008706:	68b8      	ldr	r0, [r7, #8]
 8008708:	f000 f8e1 	bl	80088ce <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800870c:	68bb      	ldr	r3, [r7, #8]
 800870e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008710:	f043 0210 	orr.w	r2, r3, #16
 8008714:	68bb      	ldr	r3, [r7, #8]
 8008716:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008718:	68b8      	ldr	r0, [r7, #8]
 800871a:	f7ff ff49 	bl	80085b0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800871e:	bf00      	nop
 8008720:	3710      	adds	r7, #16
 8008722:	46bd      	mov	sp, r7
 8008724:	bd80      	pop	{r7, pc}

08008726 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008726:	b580      	push	{r7, lr}
 8008728:	b090      	sub	sp, #64	; 0x40
 800872a:	af00      	add	r7, sp, #0
 800872c:	60f8      	str	r0, [r7, #12]
 800872e:	60b9      	str	r1, [r7, #8]
 8008730:	603b      	str	r3, [r7, #0]
 8008732:	4613      	mov	r3, r2
 8008734:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008736:	e050      	b.n	80087da <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008738:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800873a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800873e:	d04c      	beq.n	80087da <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8008740:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008742:	2b00      	cmp	r3, #0
 8008744:	d007      	beq.n	8008756 <UART_WaitOnFlagUntilTimeout+0x30>
 8008746:	f7fb fa75 	bl	8003c34 <HAL_GetTick>
 800874a:	4602      	mov	r2, r0
 800874c:	683b      	ldr	r3, [r7, #0]
 800874e:	1ad3      	subs	r3, r2, r3
 8008750:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008752:	429a      	cmp	r2, r3
 8008754:	d241      	bcs.n	80087da <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	330c      	adds	r3, #12
 800875c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800875e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008760:	e853 3f00 	ldrex	r3, [r3]
 8008764:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008768:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800876c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	330c      	adds	r3, #12
 8008774:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008776:	637a      	str	r2, [r7, #52]	; 0x34
 8008778:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800877a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800877c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800877e:	e841 2300 	strex	r3, r2, [r1]
 8008782:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008784:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008786:	2b00      	cmp	r3, #0
 8008788:	d1e5      	bne.n	8008756 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	3314      	adds	r3, #20
 8008790:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008792:	697b      	ldr	r3, [r7, #20]
 8008794:	e853 3f00 	ldrex	r3, [r3]
 8008798:	613b      	str	r3, [r7, #16]
   return(result);
 800879a:	693b      	ldr	r3, [r7, #16]
 800879c:	f023 0301 	bic.w	r3, r3, #1
 80087a0:	63bb      	str	r3, [r7, #56]	; 0x38
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	3314      	adds	r3, #20
 80087a8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80087aa:	623a      	str	r2, [r7, #32]
 80087ac:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087ae:	69f9      	ldr	r1, [r7, #28]
 80087b0:	6a3a      	ldr	r2, [r7, #32]
 80087b2:	e841 2300 	strex	r3, r2, [r1]
 80087b6:	61bb      	str	r3, [r7, #24]
   return(result);
 80087b8:	69bb      	ldr	r3, [r7, #24]
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d1e5      	bne.n	800878a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	2220      	movs	r2, #32
 80087c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	2220      	movs	r2, #32
 80087ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	2200      	movs	r2, #0
 80087d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80087d6:	2303      	movs	r3, #3
 80087d8:	e00f      	b.n	80087fa <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	681a      	ldr	r2, [r3, #0]
 80087e0:	68bb      	ldr	r3, [r7, #8]
 80087e2:	4013      	ands	r3, r2
 80087e4:	68ba      	ldr	r2, [r7, #8]
 80087e6:	429a      	cmp	r2, r3
 80087e8:	bf0c      	ite	eq
 80087ea:	2301      	moveq	r3, #1
 80087ec:	2300      	movne	r3, #0
 80087ee:	b2db      	uxtb	r3, r3
 80087f0:	461a      	mov	r2, r3
 80087f2:	79fb      	ldrb	r3, [r7, #7]
 80087f4:	429a      	cmp	r2, r3
 80087f6:	d09f      	beq.n	8008738 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80087f8:	2300      	movs	r3, #0
}
 80087fa:	4618      	mov	r0, r3
 80087fc:	3740      	adds	r7, #64	; 0x40
 80087fe:	46bd      	mov	sp, r7
 8008800:	bd80      	pop	{r7, pc}

08008802 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008802:	b480      	push	{r7}
 8008804:	b085      	sub	sp, #20
 8008806:	af00      	add	r7, sp, #0
 8008808:	60f8      	str	r0, [r7, #12]
 800880a:	60b9      	str	r1, [r7, #8]
 800880c:	4613      	mov	r3, r2
 800880e:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	68ba      	ldr	r2, [r7, #8]
 8008814:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	88fa      	ldrh	r2, [r7, #6]
 800881a:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	88fa      	ldrh	r2, [r7, #6]
 8008820:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	2200      	movs	r2, #0
 8008826:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	2222      	movs	r2, #34	; 0x22
 800882c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	2200      	movs	r2, #0
 8008834:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	691b      	ldr	r3, [r3, #16]
 800883c:	2b00      	cmp	r3, #0
 800883e:	d007      	beq.n	8008850 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	68da      	ldr	r2, [r3, #12]
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800884e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	695a      	ldr	r2, [r3, #20]
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	f042 0201 	orr.w	r2, r2, #1
 800885e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	68da      	ldr	r2, [r3, #12]
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	f042 0220 	orr.w	r2, r2, #32
 800886e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008870:	2300      	movs	r3, #0
}
 8008872:	4618      	mov	r0, r3
 8008874:	3714      	adds	r7, #20
 8008876:	46bd      	mov	sp, r7
 8008878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800887c:	4770      	bx	lr

0800887e <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800887e:	b480      	push	{r7}
 8008880:	b089      	sub	sp, #36	; 0x24
 8008882:	af00      	add	r7, sp, #0
 8008884:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	330c      	adds	r3, #12
 800888c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	e853 3f00 	ldrex	r3, [r3]
 8008894:	60bb      	str	r3, [r7, #8]
   return(result);
 8008896:	68bb      	ldr	r3, [r7, #8]
 8008898:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800889c:	61fb      	str	r3, [r7, #28]
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	330c      	adds	r3, #12
 80088a4:	69fa      	ldr	r2, [r7, #28]
 80088a6:	61ba      	str	r2, [r7, #24]
 80088a8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088aa:	6979      	ldr	r1, [r7, #20]
 80088ac:	69ba      	ldr	r2, [r7, #24]
 80088ae:	e841 2300 	strex	r3, r2, [r1]
 80088b2:	613b      	str	r3, [r7, #16]
   return(result);
 80088b4:	693b      	ldr	r3, [r7, #16]
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d1e5      	bne.n	8008886 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	2220      	movs	r2, #32
 80088be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 80088c2:	bf00      	nop
 80088c4:	3724      	adds	r7, #36	; 0x24
 80088c6:	46bd      	mov	sp, r7
 80088c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088cc:	4770      	bx	lr

080088ce <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80088ce:	b480      	push	{r7}
 80088d0:	b095      	sub	sp, #84	; 0x54
 80088d2:	af00      	add	r7, sp, #0
 80088d4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	330c      	adds	r3, #12
 80088dc:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80088e0:	e853 3f00 	ldrex	r3, [r3]
 80088e4:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80088e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80088e8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80088ec:	64fb      	str	r3, [r7, #76]	; 0x4c
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	330c      	adds	r3, #12
 80088f4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80088f6:	643a      	str	r2, [r7, #64]	; 0x40
 80088f8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088fa:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80088fc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80088fe:	e841 2300 	strex	r3, r2, [r1]
 8008902:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008904:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008906:	2b00      	cmp	r3, #0
 8008908:	d1e5      	bne.n	80088d6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	3314      	adds	r3, #20
 8008910:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008912:	6a3b      	ldr	r3, [r7, #32]
 8008914:	e853 3f00 	ldrex	r3, [r3]
 8008918:	61fb      	str	r3, [r7, #28]
   return(result);
 800891a:	69fb      	ldr	r3, [r7, #28]
 800891c:	f023 0301 	bic.w	r3, r3, #1
 8008920:	64bb      	str	r3, [r7, #72]	; 0x48
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	3314      	adds	r3, #20
 8008928:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800892a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800892c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800892e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008930:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008932:	e841 2300 	strex	r3, r2, [r1]
 8008936:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008938:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800893a:	2b00      	cmp	r3, #0
 800893c:	d1e5      	bne.n	800890a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008942:	2b01      	cmp	r3, #1
 8008944:	d119      	bne.n	800897a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	330c      	adds	r3, #12
 800894c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	e853 3f00 	ldrex	r3, [r3]
 8008954:	60bb      	str	r3, [r7, #8]
   return(result);
 8008956:	68bb      	ldr	r3, [r7, #8]
 8008958:	f023 0310 	bic.w	r3, r3, #16
 800895c:	647b      	str	r3, [r7, #68]	; 0x44
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	330c      	adds	r3, #12
 8008964:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008966:	61ba      	str	r2, [r7, #24]
 8008968:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800896a:	6979      	ldr	r1, [r7, #20]
 800896c:	69ba      	ldr	r2, [r7, #24]
 800896e:	e841 2300 	strex	r3, r2, [r1]
 8008972:	613b      	str	r3, [r7, #16]
   return(result);
 8008974:	693b      	ldr	r3, [r7, #16]
 8008976:	2b00      	cmp	r3, #0
 8008978:	d1e5      	bne.n	8008946 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	2220      	movs	r2, #32
 800897e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	2200      	movs	r2, #0
 8008986:	631a      	str	r2, [r3, #48]	; 0x30
}
 8008988:	bf00      	nop
 800898a:	3754      	adds	r7, #84	; 0x54
 800898c:	46bd      	mov	sp, r7
 800898e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008992:	4770      	bx	lr

08008994 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008994:	b580      	push	{r7, lr}
 8008996:	b084      	sub	sp, #16
 8008998:	af00      	add	r7, sp, #0
 800899a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089a0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	2200      	movs	r2, #0
 80089a6:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	2200      	movs	r2, #0
 80089ac:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80089ae:	68f8      	ldr	r0, [r7, #12]
 80089b0:	f7ff fdfe 	bl	80085b0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80089b4:	bf00      	nop
 80089b6:	3710      	adds	r7, #16
 80089b8:	46bd      	mov	sp, r7
 80089ba:	bd80      	pop	{r7, pc}

080089bc <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80089bc:	b480      	push	{r7}
 80089be:	b085      	sub	sp, #20
 80089c0:	af00      	add	r7, sp, #0
 80089c2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80089ca:	b2db      	uxtb	r3, r3
 80089cc:	2b21      	cmp	r3, #33	; 0x21
 80089ce:	d13e      	bne.n	8008a4e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	689b      	ldr	r3, [r3, #8]
 80089d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80089d8:	d114      	bne.n	8008a04 <UART_Transmit_IT+0x48>
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	691b      	ldr	r3, [r3, #16]
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d110      	bne.n	8008a04 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	6a1b      	ldr	r3, [r3, #32]
 80089e6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	881b      	ldrh	r3, [r3, #0]
 80089ec:	461a      	mov	r2, r3
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80089f6:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	6a1b      	ldr	r3, [r3, #32]
 80089fc:	1c9a      	adds	r2, r3, #2
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	621a      	str	r2, [r3, #32]
 8008a02:	e008      	b.n	8008a16 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	6a1b      	ldr	r3, [r3, #32]
 8008a08:	1c59      	adds	r1, r3, #1
 8008a0a:	687a      	ldr	r2, [r7, #4]
 8008a0c:	6211      	str	r1, [r2, #32]
 8008a0e:	781a      	ldrb	r2, [r3, #0]
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008a1a:	b29b      	uxth	r3, r3
 8008a1c:	3b01      	subs	r3, #1
 8008a1e:	b29b      	uxth	r3, r3
 8008a20:	687a      	ldr	r2, [r7, #4]
 8008a22:	4619      	mov	r1, r3
 8008a24:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d10f      	bne.n	8008a4a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	68da      	ldr	r2, [r3, #12]
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008a38:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	68da      	ldr	r2, [r3, #12]
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008a48:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008a4a:	2300      	movs	r3, #0
 8008a4c:	e000      	b.n	8008a50 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008a4e:	2302      	movs	r3, #2
  }
}
 8008a50:	4618      	mov	r0, r3
 8008a52:	3714      	adds	r7, #20
 8008a54:	46bd      	mov	sp, r7
 8008a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a5a:	4770      	bx	lr

08008a5c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008a5c:	b580      	push	{r7, lr}
 8008a5e:	b082      	sub	sp, #8
 8008a60:	af00      	add	r7, sp, #0
 8008a62:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	68da      	ldr	r2, [r3, #12]
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008a72:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	2220      	movs	r2, #32
 8008a78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008a7c:	6878      	ldr	r0, [r7, #4]
 8008a7e:	f7ff fd83 	bl	8008588 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008a82:	2300      	movs	r3, #0
}
 8008a84:	4618      	mov	r0, r3
 8008a86:	3708      	adds	r7, #8
 8008a88:	46bd      	mov	sp, r7
 8008a8a:	bd80      	pop	{r7, pc}

08008a8c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008a8c:	b580      	push	{r7, lr}
 8008a8e:	b08c      	sub	sp, #48	; 0x30
 8008a90:	af00      	add	r7, sp, #0
 8008a92:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008a9a:	b2db      	uxtb	r3, r3
 8008a9c:	2b22      	cmp	r3, #34	; 0x22
 8008a9e:	f040 80ab 	bne.w	8008bf8 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	689b      	ldr	r3, [r3, #8]
 8008aa6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008aaa:	d117      	bne.n	8008adc <UART_Receive_IT+0x50>
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	691b      	ldr	r3, [r3, #16]
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	d113      	bne.n	8008adc <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008ab4:	2300      	movs	r3, #0
 8008ab6:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008abc:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	685b      	ldr	r3, [r3, #4]
 8008ac4:	b29b      	uxth	r3, r3
 8008ac6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008aca:	b29a      	uxth	r2, r3
 8008acc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ace:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ad4:	1c9a      	adds	r2, r3, #2
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	629a      	str	r2, [r3, #40]	; 0x28
 8008ada:	e026      	b.n	8008b2a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ae0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8008ae2:	2300      	movs	r3, #0
 8008ae4:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	689b      	ldr	r3, [r3, #8]
 8008aea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008aee:	d007      	beq.n	8008b00 <UART_Receive_IT+0x74>
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	689b      	ldr	r3, [r3, #8]
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d10a      	bne.n	8008b0e <UART_Receive_IT+0x82>
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	691b      	ldr	r3, [r3, #16]
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d106      	bne.n	8008b0e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	685b      	ldr	r3, [r3, #4]
 8008b06:	b2da      	uxtb	r2, r3
 8008b08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b0a:	701a      	strb	r2, [r3, #0]
 8008b0c:	e008      	b.n	8008b20 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	685b      	ldr	r3, [r3, #4]
 8008b14:	b2db      	uxtb	r3, r3
 8008b16:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008b1a:	b2da      	uxtb	r2, r3
 8008b1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b1e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008b24:	1c5a      	adds	r2, r3, #1
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008b2e:	b29b      	uxth	r3, r3
 8008b30:	3b01      	subs	r3, #1
 8008b32:	b29b      	uxth	r3, r3
 8008b34:	687a      	ldr	r2, [r7, #4]
 8008b36:	4619      	mov	r1, r3
 8008b38:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d15a      	bne.n	8008bf4 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	68da      	ldr	r2, [r3, #12]
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	f022 0220 	bic.w	r2, r2, #32
 8008b4c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	68da      	ldr	r2, [r3, #12]
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008b5c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	695a      	ldr	r2, [r3, #20]
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	f022 0201 	bic.w	r2, r2, #1
 8008b6c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	2220      	movs	r2, #32
 8008b72:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b7a:	2b01      	cmp	r3, #1
 8008b7c:	d135      	bne.n	8008bea <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	2200      	movs	r2, #0
 8008b82:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	330c      	adds	r3, #12
 8008b8a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b8c:	697b      	ldr	r3, [r7, #20]
 8008b8e:	e853 3f00 	ldrex	r3, [r3]
 8008b92:	613b      	str	r3, [r7, #16]
   return(result);
 8008b94:	693b      	ldr	r3, [r7, #16]
 8008b96:	f023 0310 	bic.w	r3, r3, #16
 8008b9a:	627b      	str	r3, [r7, #36]	; 0x24
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	330c      	adds	r3, #12
 8008ba2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008ba4:	623a      	str	r2, [r7, #32]
 8008ba6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ba8:	69f9      	ldr	r1, [r7, #28]
 8008baa:	6a3a      	ldr	r2, [r7, #32]
 8008bac:	e841 2300 	strex	r3, r2, [r1]
 8008bb0:	61bb      	str	r3, [r7, #24]
   return(result);
 8008bb2:	69bb      	ldr	r3, [r7, #24]
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d1e5      	bne.n	8008b84 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	f003 0310 	and.w	r3, r3, #16
 8008bc2:	2b10      	cmp	r3, #16
 8008bc4:	d10a      	bne.n	8008bdc <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008bc6:	2300      	movs	r3, #0
 8008bc8:	60fb      	str	r3, [r7, #12]
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	60fb      	str	r3, [r7, #12]
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	685b      	ldr	r3, [r3, #4]
 8008bd8:	60fb      	str	r3, [r7, #12]
 8008bda:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008be0:	4619      	mov	r1, r3
 8008be2:	6878      	ldr	r0, [r7, #4]
 8008be4:	f7ff fcee 	bl	80085c4 <HAL_UARTEx_RxEventCallback>
 8008be8:	e002      	b.n	8008bf0 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008bea:	6878      	ldr	r0, [r7, #4]
 8008bec:	f7fa f91c 	bl	8002e28 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008bf0:	2300      	movs	r3, #0
 8008bf2:	e002      	b.n	8008bfa <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8008bf4:	2300      	movs	r3, #0
 8008bf6:	e000      	b.n	8008bfa <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8008bf8:	2302      	movs	r3, #2
  }
}
 8008bfa:	4618      	mov	r0, r3
 8008bfc:	3730      	adds	r7, #48	; 0x30
 8008bfe:	46bd      	mov	sp, r7
 8008c00:	bd80      	pop	{r7, pc}
	...

08008c04 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008c04:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008c08:	b0c0      	sub	sp, #256	; 0x100
 8008c0a:	af00      	add	r7, sp, #0
 8008c0c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008c10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	691b      	ldr	r3, [r3, #16]
 8008c18:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8008c1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008c20:	68d9      	ldr	r1, [r3, #12]
 8008c22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008c26:	681a      	ldr	r2, [r3, #0]
 8008c28:	ea40 0301 	orr.w	r3, r0, r1
 8008c2c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008c2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008c32:	689a      	ldr	r2, [r3, #8]
 8008c34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008c38:	691b      	ldr	r3, [r3, #16]
 8008c3a:	431a      	orrs	r2, r3
 8008c3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008c40:	695b      	ldr	r3, [r3, #20]
 8008c42:	431a      	orrs	r2, r3
 8008c44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008c48:	69db      	ldr	r3, [r3, #28]
 8008c4a:	4313      	orrs	r3, r2
 8008c4c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008c50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	68db      	ldr	r3, [r3, #12]
 8008c58:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8008c5c:	f021 010c 	bic.w	r1, r1, #12
 8008c60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008c64:	681a      	ldr	r2, [r3, #0]
 8008c66:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8008c6a:	430b      	orrs	r3, r1
 8008c6c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008c6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	695b      	ldr	r3, [r3, #20]
 8008c76:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8008c7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008c7e:	6999      	ldr	r1, [r3, #24]
 8008c80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008c84:	681a      	ldr	r2, [r3, #0]
 8008c86:	ea40 0301 	orr.w	r3, r0, r1
 8008c8a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008c8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008c90:	681a      	ldr	r2, [r3, #0]
 8008c92:	4b8f      	ldr	r3, [pc, #572]	; (8008ed0 <UART_SetConfig+0x2cc>)
 8008c94:	429a      	cmp	r2, r3
 8008c96:	d005      	beq.n	8008ca4 <UART_SetConfig+0xa0>
 8008c98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008c9c:	681a      	ldr	r2, [r3, #0]
 8008c9e:	4b8d      	ldr	r3, [pc, #564]	; (8008ed4 <UART_SetConfig+0x2d0>)
 8008ca0:	429a      	cmp	r2, r3
 8008ca2:	d104      	bne.n	8008cae <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008ca4:	f7fd f9e8 	bl	8006078 <HAL_RCC_GetPCLK2Freq>
 8008ca8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8008cac:	e003      	b.n	8008cb6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008cae:	f7fd f9cf 	bl	8006050 <HAL_RCC_GetPCLK1Freq>
 8008cb2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008cb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008cba:	69db      	ldr	r3, [r3, #28]
 8008cbc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008cc0:	f040 810c 	bne.w	8008edc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008cc4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008cc8:	2200      	movs	r2, #0
 8008cca:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8008cce:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8008cd2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8008cd6:	4622      	mov	r2, r4
 8008cd8:	462b      	mov	r3, r5
 8008cda:	1891      	adds	r1, r2, r2
 8008cdc:	65b9      	str	r1, [r7, #88]	; 0x58
 8008cde:	415b      	adcs	r3, r3
 8008ce0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008ce2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8008ce6:	4621      	mov	r1, r4
 8008ce8:	eb12 0801 	adds.w	r8, r2, r1
 8008cec:	4629      	mov	r1, r5
 8008cee:	eb43 0901 	adc.w	r9, r3, r1
 8008cf2:	f04f 0200 	mov.w	r2, #0
 8008cf6:	f04f 0300 	mov.w	r3, #0
 8008cfa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008cfe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008d02:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008d06:	4690      	mov	r8, r2
 8008d08:	4699      	mov	r9, r3
 8008d0a:	4623      	mov	r3, r4
 8008d0c:	eb18 0303 	adds.w	r3, r8, r3
 8008d10:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8008d14:	462b      	mov	r3, r5
 8008d16:	eb49 0303 	adc.w	r3, r9, r3
 8008d1a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8008d1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d22:	685b      	ldr	r3, [r3, #4]
 8008d24:	2200      	movs	r2, #0
 8008d26:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8008d2a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8008d2e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8008d32:	460b      	mov	r3, r1
 8008d34:	18db      	adds	r3, r3, r3
 8008d36:	653b      	str	r3, [r7, #80]	; 0x50
 8008d38:	4613      	mov	r3, r2
 8008d3a:	eb42 0303 	adc.w	r3, r2, r3
 8008d3e:	657b      	str	r3, [r7, #84]	; 0x54
 8008d40:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8008d44:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8008d48:	f7f7 ff2e 	bl	8000ba8 <__aeabi_uldivmod>
 8008d4c:	4602      	mov	r2, r0
 8008d4e:	460b      	mov	r3, r1
 8008d50:	4b61      	ldr	r3, [pc, #388]	; (8008ed8 <UART_SetConfig+0x2d4>)
 8008d52:	fba3 2302 	umull	r2, r3, r3, r2
 8008d56:	095b      	lsrs	r3, r3, #5
 8008d58:	011c      	lsls	r4, r3, #4
 8008d5a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008d5e:	2200      	movs	r2, #0
 8008d60:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008d64:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8008d68:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8008d6c:	4642      	mov	r2, r8
 8008d6e:	464b      	mov	r3, r9
 8008d70:	1891      	adds	r1, r2, r2
 8008d72:	64b9      	str	r1, [r7, #72]	; 0x48
 8008d74:	415b      	adcs	r3, r3
 8008d76:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008d78:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8008d7c:	4641      	mov	r1, r8
 8008d7e:	eb12 0a01 	adds.w	sl, r2, r1
 8008d82:	4649      	mov	r1, r9
 8008d84:	eb43 0b01 	adc.w	fp, r3, r1
 8008d88:	f04f 0200 	mov.w	r2, #0
 8008d8c:	f04f 0300 	mov.w	r3, #0
 8008d90:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008d94:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008d98:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008d9c:	4692      	mov	sl, r2
 8008d9e:	469b      	mov	fp, r3
 8008da0:	4643      	mov	r3, r8
 8008da2:	eb1a 0303 	adds.w	r3, sl, r3
 8008da6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008daa:	464b      	mov	r3, r9
 8008dac:	eb4b 0303 	adc.w	r3, fp, r3
 8008db0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8008db4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008db8:	685b      	ldr	r3, [r3, #4]
 8008dba:	2200      	movs	r2, #0
 8008dbc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008dc0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8008dc4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8008dc8:	460b      	mov	r3, r1
 8008dca:	18db      	adds	r3, r3, r3
 8008dcc:	643b      	str	r3, [r7, #64]	; 0x40
 8008dce:	4613      	mov	r3, r2
 8008dd0:	eb42 0303 	adc.w	r3, r2, r3
 8008dd4:	647b      	str	r3, [r7, #68]	; 0x44
 8008dd6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8008dda:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8008dde:	f7f7 fee3 	bl	8000ba8 <__aeabi_uldivmod>
 8008de2:	4602      	mov	r2, r0
 8008de4:	460b      	mov	r3, r1
 8008de6:	4611      	mov	r1, r2
 8008de8:	4b3b      	ldr	r3, [pc, #236]	; (8008ed8 <UART_SetConfig+0x2d4>)
 8008dea:	fba3 2301 	umull	r2, r3, r3, r1
 8008dee:	095b      	lsrs	r3, r3, #5
 8008df0:	2264      	movs	r2, #100	; 0x64
 8008df2:	fb02 f303 	mul.w	r3, r2, r3
 8008df6:	1acb      	subs	r3, r1, r3
 8008df8:	00db      	lsls	r3, r3, #3
 8008dfa:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8008dfe:	4b36      	ldr	r3, [pc, #216]	; (8008ed8 <UART_SetConfig+0x2d4>)
 8008e00:	fba3 2302 	umull	r2, r3, r3, r2
 8008e04:	095b      	lsrs	r3, r3, #5
 8008e06:	005b      	lsls	r3, r3, #1
 8008e08:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008e0c:	441c      	add	r4, r3
 8008e0e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008e12:	2200      	movs	r2, #0
 8008e14:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008e18:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8008e1c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8008e20:	4642      	mov	r2, r8
 8008e22:	464b      	mov	r3, r9
 8008e24:	1891      	adds	r1, r2, r2
 8008e26:	63b9      	str	r1, [r7, #56]	; 0x38
 8008e28:	415b      	adcs	r3, r3
 8008e2a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008e2c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008e30:	4641      	mov	r1, r8
 8008e32:	1851      	adds	r1, r2, r1
 8008e34:	6339      	str	r1, [r7, #48]	; 0x30
 8008e36:	4649      	mov	r1, r9
 8008e38:	414b      	adcs	r3, r1
 8008e3a:	637b      	str	r3, [r7, #52]	; 0x34
 8008e3c:	f04f 0200 	mov.w	r2, #0
 8008e40:	f04f 0300 	mov.w	r3, #0
 8008e44:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8008e48:	4659      	mov	r1, fp
 8008e4a:	00cb      	lsls	r3, r1, #3
 8008e4c:	4651      	mov	r1, sl
 8008e4e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008e52:	4651      	mov	r1, sl
 8008e54:	00ca      	lsls	r2, r1, #3
 8008e56:	4610      	mov	r0, r2
 8008e58:	4619      	mov	r1, r3
 8008e5a:	4603      	mov	r3, r0
 8008e5c:	4642      	mov	r2, r8
 8008e5e:	189b      	adds	r3, r3, r2
 8008e60:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008e64:	464b      	mov	r3, r9
 8008e66:	460a      	mov	r2, r1
 8008e68:	eb42 0303 	adc.w	r3, r2, r3
 8008e6c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008e70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008e74:	685b      	ldr	r3, [r3, #4]
 8008e76:	2200      	movs	r2, #0
 8008e78:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8008e7c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8008e80:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8008e84:	460b      	mov	r3, r1
 8008e86:	18db      	adds	r3, r3, r3
 8008e88:	62bb      	str	r3, [r7, #40]	; 0x28
 8008e8a:	4613      	mov	r3, r2
 8008e8c:	eb42 0303 	adc.w	r3, r2, r3
 8008e90:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008e92:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008e96:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8008e9a:	f7f7 fe85 	bl	8000ba8 <__aeabi_uldivmod>
 8008e9e:	4602      	mov	r2, r0
 8008ea0:	460b      	mov	r3, r1
 8008ea2:	4b0d      	ldr	r3, [pc, #52]	; (8008ed8 <UART_SetConfig+0x2d4>)
 8008ea4:	fba3 1302 	umull	r1, r3, r3, r2
 8008ea8:	095b      	lsrs	r3, r3, #5
 8008eaa:	2164      	movs	r1, #100	; 0x64
 8008eac:	fb01 f303 	mul.w	r3, r1, r3
 8008eb0:	1ad3      	subs	r3, r2, r3
 8008eb2:	00db      	lsls	r3, r3, #3
 8008eb4:	3332      	adds	r3, #50	; 0x32
 8008eb6:	4a08      	ldr	r2, [pc, #32]	; (8008ed8 <UART_SetConfig+0x2d4>)
 8008eb8:	fba2 2303 	umull	r2, r3, r2, r3
 8008ebc:	095b      	lsrs	r3, r3, #5
 8008ebe:	f003 0207 	and.w	r2, r3, #7
 8008ec2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	4422      	add	r2, r4
 8008eca:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008ecc:	e105      	b.n	80090da <UART_SetConfig+0x4d6>
 8008ece:	bf00      	nop
 8008ed0:	40011000 	.word	0x40011000
 8008ed4:	40011400 	.word	0x40011400
 8008ed8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008edc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008ee0:	2200      	movs	r2, #0
 8008ee2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8008ee6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8008eea:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8008eee:	4642      	mov	r2, r8
 8008ef0:	464b      	mov	r3, r9
 8008ef2:	1891      	adds	r1, r2, r2
 8008ef4:	6239      	str	r1, [r7, #32]
 8008ef6:	415b      	adcs	r3, r3
 8008ef8:	627b      	str	r3, [r7, #36]	; 0x24
 8008efa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008efe:	4641      	mov	r1, r8
 8008f00:	1854      	adds	r4, r2, r1
 8008f02:	4649      	mov	r1, r9
 8008f04:	eb43 0501 	adc.w	r5, r3, r1
 8008f08:	f04f 0200 	mov.w	r2, #0
 8008f0c:	f04f 0300 	mov.w	r3, #0
 8008f10:	00eb      	lsls	r3, r5, #3
 8008f12:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008f16:	00e2      	lsls	r2, r4, #3
 8008f18:	4614      	mov	r4, r2
 8008f1a:	461d      	mov	r5, r3
 8008f1c:	4643      	mov	r3, r8
 8008f1e:	18e3      	adds	r3, r4, r3
 8008f20:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8008f24:	464b      	mov	r3, r9
 8008f26:	eb45 0303 	adc.w	r3, r5, r3
 8008f2a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8008f2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008f32:	685b      	ldr	r3, [r3, #4]
 8008f34:	2200      	movs	r2, #0
 8008f36:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8008f3a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8008f3e:	f04f 0200 	mov.w	r2, #0
 8008f42:	f04f 0300 	mov.w	r3, #0
 8008f46:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8008f4a:	4629      	mov	r1, r5
 8008f4c:	008b      	lsls	r3, r1, #2
 8008f4e:	4621      	mov	r1, r4
 8008f50:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008f54:	4621      	mov	r1, r4
 8008f56:	008a      	lsls	r2, r1, #2
 8008f58:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8008f5c:	f7f7 fe24 	bl	8000ba8 <__aeabi_uldivmod>
 8008f60:	4602      	mov	r2, r0
 8008f62:	460b      	mov	r3, r1
 8008f64:	4b60      	ldr	r3, [pc, #384]	; (80090e8 <UART_SetConfig+0x4e4>)
 8008f66:	fba3 2302 	umull	r2, r3, r3, r2
 8008f6a:	095b      	lsrs	r3, r3, #5
 8008f6c:	011c      	lsls	r4, r3, #4
 8008f6e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008f72:	2200      	movs	r2, #0
 8008f74:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8008f78:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8008f7c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8008f80:	4642      	mov	r2, r8
 8008f82:	464b      	mov	r3, r9
 8008f84:	1891      	adds	r1, r2, r2
 8008f86:	61b9      	str	r1, [r7, #24]
 8008f88:	415b      	adcs	r3, r3
 8008f8a:	61fb      	str	r3, [r7, #28]
 8008f8c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008f90:	4641      	mov	r1, r8
 8008f92:	1851      	adds	r1, r2, r1
 8008f94:	6139      	str	r1, [r7, #16]
 8008f96:	4649      	mov	r1, r9
 8008f98:	414b      	adcs	r3, r1
 8008f9a:	617b      	str	r3, [r7, #20]
 8008f9c:	f04f 0200 	mov.w	r2, #0
 8008fa0:	f04f 0300 	mov.w	r3, #0
 8008fa4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008fa8:	4659      	mov	r1, fp
 8008faa:	00cb      	lsls	r3, r1, #3
 8008fac:	4651      	mov	r1, sl
 8008fae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008fb2:	4651      	mov	r1, sl
 8008fb4:	00ca      	lsls	r2, r1, #3
 8008fb6:	4610      	mov	r0, r2
 8008fb8:	4619      	mov	r1, r3
 8008fba:	4603      	mov	r3, r0
 8008fbc:	4642      	mov	r2, r8
 8008fbe:	189b      	adds	r3, r3, r2
 8008fc0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008fc4:	464b      	mov	r3, r9
 8008fc6:	460a      	mov	r2, r1
 8008fc8:	eb42 0303 	adc.w	r3, r2, r3
 8008fcc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8008fd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008fd4:	685b      	ldr	r3, [r3, #4]
 8008fd6:	2200      	movs	r2, #0
 8008fd8:	67bb      	str	r3, [r7, #120]	; 0x78
 8008fda:	67fa      	str	r2, [r7, #124]	; 0x7c
 8008fdc:	f04f 0200 	mov.w	r2, #0
 8008fe0:	f04f 0300 	mov.w	r3, #0
 8008fe4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8008fe8:	4649      	mov	r1, r9
 8008fea:	008b      	lsls	r3, r1, #2
 8008fec:	4641      	mov	r1, r8
 8008fee:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008ff2:	4641      	mov	r1, r8
 8008ff4:	008a      	lsls	r2, r1, #2
 8008ff6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8008ffa:	f7f7 fdd5 	bl	8000ba8 <__aeabi_uldivmod>
 8008ffe:	4602      	mov	r2, r0
 8009000:	460b      	mov	r3, r1
 8009002:	4b39      	ldr	r3, [pc, #228]	; (80090e8 <UART_SetConfig+0x4e4>)
 8009004:	fba3 1302 	umull	r1, r3, r3, r2
 8009008:	095b      	lsrs	r3, r3, #5
 800900a:	2164      	movs	r1, #100	; 0x64
 800900c:	fb01 f303 	mul.w	r3, r1, r3
 8009010:	1ad3      	subs	r3, r2, r3
 8009012:	011b      	lsls	r3, r3, #4
 8009014:	3332      	adds	r3, #50	; 0x32
 8009016:	4a34      	ldr	r2, [pc, #208]	; (80090e8 <UART_SetConfig+0x4e4>)
 8009018:	fba2 2303 	umull	r2, r3, r2, r3
 800901c:	095b      	lsrs	r3, r3, #5
 800901e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009022:	441c      	add	r4, r3
 8009024:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009028:	2200      	movs	r2, #0
 800902a:	673b      	str	r3, [r7, #112]	; 0x70
 800902c:	677a      	str	r2, [r7, #116]	; 0x74
 800902e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8009032:	4642      	mov	r2, r8
 8009034:	464b      	mov	r3, r9
 8009036:	1891      	adds	r1, r2, r2
 8009038:	60b9      	str	r1, [r7, #8]
 800903a:	415b      	adcs	r3, r3
 800903c:	60fb      	str	r3, [r7, #12]
 800903e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009042:	4641      	mov	r1, r8
 8009044:	1851      	adds	r1, r2, r1
 8009046:	6039      	str	r1, [r7, #0]
 8009048:	4649      	mov	r1, r9
 800904a:	414b      	adcs	r3, r1
 800904c:	607b      	str	r3, [r7, #4]
 800904e:	f04f 0200 	mov.w	r2, #0
 8009052:	f04f 0300 	mov.w	r3, #0
 8009056:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800905a:	4659      	mov	r1, fp
 800905c:	00cb      	lsls	r3, r1, #3
 800905e:	4651      	mov	r1, sl
 8009060:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009064:	4651      	mov	r1, sl
 8009066:	00ca      	lsls	r2, r1, #3
 8009068:	4610      	mov	r0, r2
 800906a:	4619      	mov	r1, r3
 800906c:	4603      	mov	r3, r0
 800906e:	4642      	mov	r2, r8
 8009070:	189b      	adds	r3, r3, r2
 8009072:	66bb      	str	r3, [r7, #104]	; 0x68
 8009074:	464b      	mov	r3, r9
 8009076:	460a      	mov	r2, r1
 8009078:	eb42 0303 	adc.w	r3, r2, r3
 800907c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800907e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009082:	685b      	ldr	r3, [r3, #4]
 8009084:	2200      	movs	r2, #0
 8009086:	663b      	str	r3, [r7, #96]	; 0x60
 8009088:	667a      	str	r2, [r7, #100]	; 0x64
 800908a:	f04f 0200 	mov.w	r2, #0
 800908e:	f04f 0300 	mov.w	r3, #0
 8009092:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8009096:	4649      	mov	r1, r9
 8009098:	008b      	lsls	r3, r1, #2
 800909a:	4641      	mov	r1, r8
 800909c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80090a0:	4641      	mov	r1, r8
 80090a2:	008a      	lsls	r2, r1, #2
 80090a4:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80090a8:	f7f7 fd7e 	bl	8000ba8 <__aeabi_uldivmod>
 80090ac:	4602      	mov	r2, r0
 80090ae:	460b      	mov	r3, r1
 80090b0:	4b0d      	ldr	r3, [pc, #52]	; (80090e8 <UART_SetConfig+0x4e4>)
 80090b2:	fba3 1302 	umull	r1, r3, r3, r2
 80090b6:	095b      	lsrs	r3, r3, #5
 80090b8:	2164      	movs	r1, #100	; 0x64
 80090ba:	fb01 f303 	mul.w	r3, r1, r3
 80090be:	1ad3      	subs	r3, r2, r3
 80090c0:	011b      	lsls	r3, r3, #4
 80090c2:	3332      	adds	r3, #50	; 0x32
 80090c4:	4a08      	ldr	r2, [pc, #32]	; (80090e8 <UART_SetConfig+0x4e4>)
 80090c6:	fba2 2303 	umull	r2, r3, r2, r3
 80090ca:	095b      	lsrs	r3, r3, #5
 80090cc:	f003 020f 	and.w	r2, r3, #15
 80090d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	4422      	add	r2, r4
 80090d8:	609a      	str	r2, [r3, #8]
}
 80090da:	bf00      	nop
 80090dc:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80090e0:	46bd      	mov	sp, r7
 80090e2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80090e6:	bf00      	nop
 80090e8:	51eb851f 	.word	0x51eb851f

080090ec <__NVIC_SetPriority>:
{
 80090ec:	b480      	push	{r7}
 80090ee:	b083      	sub	sp, #12
 80090f0:	af00      	add	r7, sp, #0
 80090f2:	4603      	mov	r3, r0
 80090f4:	6039      	str	r1, [r7, #0]
 80090f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80090f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	db0a      	blt.n	8009116 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009100:	683b      	ldr	r3, [r7, #0]
 8009102:	b2da      	uxtb	r2, r3
 8009104:	490c      	ldr	r1, [pc, #48]	; (8009138 <__NVIC_SetPriority+0x4c>)
 8009106:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800910a:	0112      	lsls	r2, r2, #4
 800910c:	b2d2      	uxtb	r2, r2
 800910e:	440b      	add	r3, r1
 8009110:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8009114:	e00a      	b.n	800912c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009116:	683b      	ldr	r3, [r7, #0]
 8009118:	b2da      	uxtb	r2, r3
 800911a:	4908      	ldr	r1, [pc, #32]	; (800913c <__NVIC_SetPriority+0x50>)
 800911c:	79fb      	ldrb	r3, [r7, #7]
 800911e:	f003 030f 	and.w	r3, r3, #15
 8009122:	3b04      	subs	r3, #4
 8009124:	0112      	lsls	r2, r2, #4
 8009126:	b2d2      	uxtb	r2, r2
 8009128:	440b      	add	r3, r1
 800912a:	761a      	strb	r2, [r3, #24]
}
 800912c:	bf00      	nop
 800912e:	370c      	adds	r7, #12
 8009130:	46bd      	mov	sp, r7
 8009132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009136:	4770      	bx	lr
 8009138:	e000e100 	.word	0xe000e100
 800913c:	e000ed00 	.word	0xe000ed00

08009140 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8009140:	b580      	push	{r7, lr}
 8009142:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8009144:	4b05      	ldr	r3, [pc, #20]	; (800915c <SysTick_Handler+0x1c>)
 8009146:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8009148:	f002 f904 	bl	800b354 <xTaskGetSchedulerState>
 800914c:	4603      	mov	r3, r0
 800914e:	2b01      	cmp	r3, #1
 8009150:	d001      	beq.n	8009156 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8009152:	f003 f9a9 	bl	800c4a8 <xPortSysTickHandler>
  }
}
 8009156:	bf00      	nop
 8009158:	bd80      	pop	{r7, pc}
 800915a:	bf00      	nop
 800915c:	e000e010 	.word	0xe000e010

08009160 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8009160:	b580      	push	{r7, lr}
 8009162:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8009164:	2100      	movs	r1, #0
 8009166:	f06f 0004 	mvn.w	r0, #4
 800916a:	f7ff ffbf 	bl	80090ec <__NVIC_SetPriority>
#endif
}
 800916e:	bf00      	nop
 8009170:	bd80      	pop	{r7, pc}
	...

08009174 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8009174:	b480      	push	{r7}
 8009176:	b083      	sub	sp, #12
 8009178:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800917a:	f3ef 8305 	mrs	r3, IPSR
 800917e:	603b      	str	r3, [r7, #0]
  return(result);
 8009180:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009182:	2b00      	cmp	r3, #0
 8009184:	d003      	beq.n	800918e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8009186:	f06f 0305 	mvn.w	r3, #5
 800918a:	607b      	str	r3, [r7, #4]
 800918c:	e00c      	b.n	80091a8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800918e:	4b0a      	ldr	r3, [pc, #40]	; (80091b8 <osKernelInitialize+0x44>)
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	2b00      	cmp	r3, #0
 8009194:	d105      	bne.n	80091a2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8009196:	4b08      	ldr	r3, [pc, #32]	; (80091b8 <osKernelInitialize+0x44>)
 8009198:	2201      	movs	r2, #1
 800919a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800919c:	2300      	movs	r3, #0
 800919e:	607b      	str	r3, [r7, #4]
 80091a0:	e002      	b.n	80091a8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80091a2:	f04f 33ff 	mov.w	r3, #4294967295
 80091a6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80091a8:	687b      	ldr	r3, [r7, #4]
}
 80091aa:	4618      	mov	r0, r3
 80091ac:	370c      	adds	r7, #12
 80091ae:	46bd      	mov	sp, r7
 80091b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091b4:	4770      	bx	lr
 80091b6:	bf00      	nop
 80091b8:	20000ab8 	.word	0x20000ab8

080091bc <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80091bc:	b580      	push	{r7, lr}
 80091be:	b082      	sub	sp, #8
 80091c0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80091c2:	f3ef 8305 	mrs	r3, IPSR
 80091c6:	603b      	str	r3, [r7, #0]
  return(result);
 80091c8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d003      	beq.n	80091d6 <osKernelStart+0x1a>
    stat = osErrorISR;
 80091ce:	f06f 0305 	mvn.w	r3, #5
 80091d2:	607b      	str	r3, [r7, #4]
 80091d4:	e010      	b.n	80091f8 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80091d6:	4b0b      	ldr	r3, [pc, #44]	; (8009204 <osKernelStart+0x48>)
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	2b01      	cmp	r3, #1
 80091dc:	d109      	bne.n	80091f2 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80091de:	f7ff ffbf 	bl	8009160 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80091e2:	4b08      	ldr	r3, [pc, #32]	; (8009204 <osKernelStart+0x48>)
 80091e4:	2202      	movs	r2, #2
 80091e6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80091e8:	f001 fc46 	bl	800aa78 <vTaskStartScheduler>
      stat = osOK;
 80091ec:	2300      	movs	r3, #0
 80091ee:	607b      	str	r3, [r7, #4]
 80091f0:	e002      	b.n	80091f8 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80091f2:	f04f 33ff 	mov.w	r3, #4294967295
 80091f6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80091f8:	687b      	ldr	r3, [r7, #4]
}
 80091fa:	4618      	mov	r0, r3
 80091fc:	3708      	adds	r7, #8
 80091fe:	46bd      	mov	sp, r7
 8009200:	bd80      	pop	{r7, pc}
 8009202:	bf00      	nop
 8009204:	20000ab8 	.word	0x20000ab8

08009208 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 8009208:	b580      	push	{r7, lr}
 800920a:	b082      	sub	sp, #8
 800920c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800920e:	f3ef 8305 	mrs	r3, IPSR
 8009212:	603b      	str	r3, [r7, #0]
  return(result);
 8009214:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 8009216:	2b00      	cmp	r3, #0
 8009218:	d003      	beq.n	8009222 <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 800921a:	f001 fd59 	bl	800acd0 <xTaskGetTickCountFromISR>
 800921e:	6078      	str	r0, [r7, #4]
 8009220:	e002      	b.n	8009228 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 8009222:	f001 fd45 	bl	800acb0 <xTaskGetTickCount>
 8009226:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 8009228:	687b      	ldr	r3, [r7, #4]
}
 800922a:	4618      	mov	r0, r3
 800922c:	3708      	adds	r7, #8
 800922e:	46bd      	mov	sp, r7
 8009230:	bd80      	pop	{r7, pc}

08009232 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8009232:	b580      	push	{r7, lr}
 8009234:	b08e      	sub	sp, #56	; 0x38
 8009236:	af04      	add	r7, sp, #16
 8009238:	60f8      	str	r0, [r7, #12]
 800923a:	60b9      	str	r1, [r7, #8]
 800923c:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800923e:	2300      	movs	r3, #0
 8009240:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009242:	f3ef 8305 	mrs	r3, IPSR
 8009246:	617b      	str	r3, [r7, #20]
  return(result);
 8009248:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800924a:	2b00      	cmp	r3, #0
 800924c:	d17e      	bne.n	800934c <osThreadNew+0x11a>
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	2b00      	cmp	r3, #0
 8009252:	d07b      	beq.n	800934c <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8009254:	2380      	movs	r3, #128	; 0x80
 8009256:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8009258:	2318      	movs	r3, #24
 800925a:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800925c:	2300      	movs	r3, #0
 800925e:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8009260:	f04f 33ff 	mov.w	r3, #4294967295
 8009264:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	2b00      	cmp	r3, #0
 800926a:	d045      	beq.n	80092f8 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	2b00      	cmp	r3, #0
 8009272:	d002      	beq.n	800927a <osThreadNew+0x48>
        name = attr->name;
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	699b      	ldr	r3, [r3, #24]
 800927e:	2b00      	cmp	r3, #0
 8009280:	d002      	beq.n	8009288 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	699b      	ldr	r3, [r3, #24]
 8009286:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8009288:	69fb      	ldr	r3, [r7, #28]
 800928a:	2b00      	cmp	r3, #0
 800928c:	d008      	beq.n	80092a0 <osThreadNew+0x6e>
 800928e:	69fb      	ldr	r3, [r7, #28]
 8009290:	2b38      	cmp	r3, #56	; 0x38
 8009292:	d805      	bhi.n	80092a0 <osThreadNew+0x6e>
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	685b      	ldr	r3, [r3, #4]
 8009298:	f003 0301 	and.w	r3, r3, #1
 800929c:	2b00      	cmp	r3, #0
 800929e:	d001      	beq.n	80092a4 <osThreadNew+0x72>
        return (NULL);
 80092a0:	2300      	movs	r3, #0
 80092a2:	e054      	b.n	800934e <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	695b      	ldr	r3, [r3, #20]
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d003      	beq.n	80092b4 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	695b      	ldr	r3, [r3, #20]
 80092b0:	089b      	lsrs	r3, r3, #2
 80092b2:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	689b      	ldr	r3, [r3, #8]
 80092b8:	2b00      	cmp	r3, #0
 80092ba:	d00e      	beq.n	80092da <osThreadNew+0xa8>
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	68db      	ldr	r3, [r3, #12]
 80092c0:	2bbb      	cmp	r3, #187	; 0xbb
 80092c2:	d90a      	bls.n	80092da <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d006      	beq.n	80092da <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	695b      	ldr	r3, [r3, #20]
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d002      	beq.n	80092da <osThreadNew+0xa8>
        mem = 1;
 80092d4:	2301      	movs	r3, #1
 80092d6:	61bb      	str	r3, [r7, #24]
 80092d8:	e010      	b.n	80092fc <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	689b      	ldr	r3, [r3, #8]
 80092de:	2b00      	cmp	r3, #0
 80092e0:	d10c      	bne.n	80092fc <osThreadNew+0xca>
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	68db      	ldr	r3, [r3, #12]
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d108      	bne.n	80092fc <osThreadNew+0xca>
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	691b      	ldr	r3, [r3, #16]
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d104      	bne.n	80092fc <osThreadNew+0xca>
          mem = 0;
 80092f2:	2300      	movs	r3, #0
 80092f4:	61bb      	str	r3, [r7, #24]
 80092f6:	e001      	b.n	80092fc <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80092f8:	2300      	movs	r3, #0
 80092fa:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80092fc:	69bb      	ldr	r3, [r7, #24]
 80092fe:	2b01      	cmp	r3, #1
 8009300:	d110      	bne.n	8009324 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8009306:	687a      	ldr	r2, [r7, #4]
 8009308:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800930a:	9202      	str	r2, [sp, #8]
 800930c:	9301      	str	r3, [sp, #4]
 800930e:	69fb      	ldr	r3, [r7, #28]
 8009310:	9300      	str	r3, [sp, #0]
 8009312:	68bb      	ldr	r3, [r7, #8]
 8009314:	6a3a      	ldr	r2, [r7, #32]
 8009316:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009318:	68f8      	ldr	r0, [r7, #12]
 800931a:	f001 f943 	bl	800a5a4 <xTaskCreateStatic>
 800931e:	4603      	mov	r3, r0
 8009320:	613b      	str	r3, [r7, #16]
 8009322:	e013      	b.n	800934c <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8009324:	69bb      	ldr	r3, [r7, #24]
 8009326:	2b00      	cmp	r3, #0
 8009328:	d110      	bne.n	800934c <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800932a:	6a3b      	ldr	r3, [r7, #32]
 800932c:	b29a      	uxth	r2, r3
 800932e:	f107 0310 	add.w	r3, r7, #16
 8009332:	9301      	str	r3, [sp, #4]
 8009334:	69fb      	ldr	r3, [r7, #28]
 8009336:	9300      	str	r3, [sp, #0]
 8009338:	68bb      	ldr	r3, [r7, #8]
 800933a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800933c:	68f8      	ldr	r0, [r7, #12]
 800933e:	f001 f98e 	bl	800a65e <xTaskCreate>
 8009342:	4603      	mov	r3, r0
 8009344:	2b01      	cmp	r3, #1
 8009346:	d001      	beq.n	800934c <osThreadNew+0x11a>
            hTask = NULL;
 8009348:	2300      	movs	r3, #0
 800934a:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800934c:	693b      	ldr	r3, [r7, #16]
}
 800934e:	4618      	mov	r0, r3
 8009350:	3728      	adds	r7, #40	; 0x28
 8009352:	46bd      	mov	sp, r7
 8009354:	bd80      	pop	{r7, pc}
	...

08009358 <osThreadFlagsSet>:
  return (count);
}
#endif /* (configUSE_OS2_THREAD_ENUMERATE == 1) */

#if (configUSE_OS2_THREAD_FLAGS == 1)
uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 8009358:	b580      	push	{r7, lr}
 800935a:	b088      	sub	sp, #32
 800935c:	af02      	add	r7, sp, #8
 800935e:	6078      	str	r0, [r7, #4]
 8009360:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	617b      	str	r3, [r7, #20]
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 8009366:	697b      	ldr	r3, [r7, #20]
 8009368:	2b00      	cmp	r3, #0
 800936a:	d002      	beq.n	8009372 <osThreadFlagsSet+0x1a>
 800936c:	683b      	ldr	r3, [r7, #0]
 800936e:	2b00      	cmp	r3, #0
 8009370:	da03      	bge.n	800937a <osThreadFlagsSet+0x22>
    rflags = (uint32_t)osErrorParameter;
 8009372:	f06f 0303 	mvn.w	r3, #3
 8009376:	60fb      	str	r3, [r7, #12]
 8009378:	e035      	b.n	80093e6 <osThreadFlagsSet+0x8e>
  }
  else {
    rflags = (uint32_t)osError;
 800937a:	f04f 33ff 	mov.w	r3, #4294967295
 800937e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009380:	f3ef 8305 	mrs	r3, IPSR
 8009384:	613b      	str	r3, [r7, #16]
  return(result);
 8009386:	693b      	ldr	r3, [r7, #16]

    if (IS_IRQ()) {
 8009388:	2b00      	cmp	r3, #0
 800938a:	d01f      	beq.n	80093cc <osThreadFlagsSet+0x74>
      yield = pdFALSE;
 800938c:	2300      	movs	r3, #0
 800938e:	60bb      	str	r3, [r7, #8]

      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 8009390:	f107 0308 	add.w	r3, r7, #8
 8009394:	9300      	str	r3, [sp, #0]
 8009396:	2300      	movs	r3, #0
 8009398:	2201      	movs	r2, #1
 800939a:	6839      	ldr	r1, [r7, #0]
 800939c:	6978      	ldr	r0, [r7, #20]
 800939e:	f002 f983 	bl	800b6a8 <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 80093a2:	f107 030c 	add.w	r3, r7, #12
 80093a6:	2200      	movs	r2, #0
 80093a8:	9200      	str	r2, [sp, #0]
 80093aa:	2200      	movs	r2, #0
 80093ac:	2100      	movs	r1, #0
 80093ae:	6978      	ldr	r0, [r7, #20]
 80093b0:	f002 f97a 	bl	800b6a8 <xTaskGenericNotifyFromISR>

      portYIELD_FROM_ISR (yield);
 80093b4:	68bb      	ldr	r3, [r7, #8]
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d015      	beq.n	80093e6 <osThreadFlagsSet+0x8e>
 80093ba:	4b0d      	ldr	r3, [pc, #52]	; (80093f0 <osThreadFlagsSet+0x98>)
 80093bc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80093c0:	601a      	str	r2, [r3, #0]
 80093c2:	f3bf 8f4f 	dsb	sy
 80093c6:	f3bf 8f6f 	isb	sy
 80093ca:	e00c      	b.n	80093e6 <osThreadFlagsSet+0x8e>
    }
    else {
      (void)xTaskNotify (hTask, flags, eSetBits);
 80093cc:	2300      	movs	r3, #0
 80093ce:	2201      	movs	r2, #1
 80093d0:	6839      	ldr	r1, [r7, #0]
 80093d2:	6978      	ldr	r0, [r7, #20]
 80093d4:	f002 f8aa 	bl	800b52c <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 80093d8:	f107 030c 	add.w	r3, r7, #12
 80093dc:	2200      	movs	r2, #0
 80093de:	2100      	movs	r1, #0
 80093e0:	6978      	ldr	r0, [r7, #20]
 80093e2:	f002 f8a3 	bl	800b52c <xTaskGenericNotify>
    }
  }
  /* Return flags after setting */
  return (rflags);
 80093e6:	68fb      	ldr	r3, [r7, #12]
}
 80093e8:	4618      	mov	r0, r3
 80093ea:	3718      	adds	r7, #24
 80093ec:	46bd      	mov	sp, r7
 80093ee:	bd80      	pop	{r7, pc}
 80093f0:	e000ed04 	.word	0xe000ed04

080093f4 <osThreadFlagsWait>:
  }

  return (rflags);
}

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 80093f4:	b580      	push	{r7, lr}
 80093f6:	b08c      	sub	sp, #48	; 0x30
 80093f8:	af00      	add	r7, sp, #0
 80093fa:	60f8      	str	r0, [r7, #12]
 80093fc:	60b9      	str	r1, [r7, #8]
 80093fe:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009400:	f3ef 8305 	mrs	r3, IPSR
 8009404:	617b      	str	r3, [r7, #20]
  return(result);
 8009406:	697b      	ldr	r3, [r7, #20]
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 8009408:	2b00      	cmp	r3, #0
 800940a:	d003      	beq.n	8009414 <osThreadFlagsWait+0x20>
    rflags = (uint32_t)osErrorISR;
 800940c:	f06f 0305 	mvn.w	r3, #5
 8009410:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009412:	e06b      	b.n	80094ec <osThreadFlagsWait+0xf8>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	2b00      	cmp	r3, #0
 8009418:	da03      	bge.n	8009422 <osThreadFlagsWait+0x2e>
    rflags = (uint32_t)osErrorParameter;
 800941a:	f06f 0303 	mvn.w	r3, #3
 800941e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009420:	e064      	b.n	80094ec <osThreadFlagsWait+0xf8>
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 8009422:	68bb      	ldr	r3, [r7, #8]
 8009424:	f003 0302 	and.w	r3, r3, #2
 8009428:	2b00      	cmp	r3, #0
 800942a:	d002      	beq.n	8009432 <osThreadFlagsWait+0x3e>
      clear = 0U;
 800942c:	2300      	movs	r3, #0
 800942e:	62bb      	str	r3, [r7, #40]	; 0x28
 8009430:	e001      	b.n	8009436 <osThreadFlagsWait+0x42>
    } else {
      clear = flags;
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    rflags = 0U;
 8009436:	2300      	movs	r3, #0
 8009438:	62fb      	str	r3, [r7, #44]	; 0x2c
    tout   = timeout;
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	627b      	str	r3, [r7, #36]	; 0x24

    t0 = xTaskGetTickCount();
 800943e:	f001 fc37 	bl	800acb0 <xTaskGetTickCount>
 8009442:	6238      	str	r0, [r7, #32]
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 8009444:	f107 0210 	add.w	r2, r7, #16
 8009448:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800944a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800944c:	2000      	movs	r0, #0
 800944e:	f002 f80d 	bl	800b46c <xTaskNotifyWait>
 8009452:	61f8      	str	r0, [r7, #28]

      if (rval == pdPASS) {
 8009454:	69fb      	ldr	r3, [r7, #28]
 8009456:	2b01      	cmp	r3, #1
 8009458:	d137      	bne.n	80094ca <osThreadFlagsWait+0xd6>
        rflags &= flags;
 800945a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	4013      	ands	r3, r2
 8009460:	62fb      	str	r3, [r7, #44]	; 0x2c
        rflags |= nval;
 8009462:	693b      	ldr	r3, [r7, #16]
 8009464:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009466:	4313      	orrs	r3, r2
 8009468:	62fb      	str	r3, [r7, #44]	; 0x2c

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 800946a:	68bb      	ldr	r3, [r7, #8]
 800946c:	f003 0301 	and.w	r3, r3, #1
 8009470:	2b00      	cmp	r3, #0
 8009472:	d00c      	beq.n	800948e <osThreadFlagsWait+0x9a>
          if ((flags & rflags) == flags) {
 8009474:	68fa      	ldr	r2, [r7, #12]
 8009476:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009478:	4013      	ands	r3, r2
 800947a:	68fa      	ldr	r2, [r7, #12]
 800947c:	429a      	cmp	r2, r3
 800947e:	d032      	beq.n	80094e6 <osThreadFlagsWait+0xf2>
            break;
          } else {
            if (timeout == 0U) {
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	2b00      	cmp	r3, #0
 8009484:	d10f      	bne.n	80094a6 <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 8009486:	f06f 0302 	mvn.w	r3, #2
 800948a:	62fb      	str	r3, [r7, #44]	; 0x2c
              break;
 800948c:	e02e      	b.n	80094ec <osThreadFlagsWait+0xf8>
            }
          }
        }
        else {
          if ((flags & rflags) != 0) {
 800948e:	68fa      	ldr	r2, [r7, #12]
 8009490:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009492:	4013      	ands	r3, r2
 8009494:	2b00      	cmp	r3, #0
 8009496:	d128      	bne.n	80094ea <osThreadFlagsWait+0xf6>
            break;
          } else {
            if (timeout == 0U) {
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	2b00      	cmp	r3, #0
 800949c:	d103      	bne.n	80094a6 <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 800949e:	f06f 0302 	mvn.w	r3, #2
 80094a2:	62fb      	str	r3, [r7, #44]	; 0x2c
              break;
 80094a4:	e022      	b.n	80094ec <osThreadFlagsWait+0xf8>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 80094a6:	f001 fc03 	bl	800acb0 <xTaskGetTickCount>
 80094aa:	4602      	mov	r2, r0
 80094ac:	6a3b      	ldr	r3, [r7, #32]
 80094ae:	1ad3      	subs	r3, r2, r3
 80094b0:	61bb      	str	r3, [r7, #24]

        if (td > tout) {
 80094b2:	69ba      	ldr	r2, [r7, #24]
 80094b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80094b6:	429a      	cmp	r2, r3
 80094b8:	d902      	bls.n	80094c0 <osThreadFlagsWait+0xcc>
          tout  = 0;
 80094ba:	2300      	movs	r3, #0
 80094bc:	627b      	str	r3, [r7, #36]	; 0x24
 80094be:	e00e      	b.n	80094de <osThreadFlagsWait+0xea>
        } else {
          tout -= td;
 80094c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80094c2:	69bb      	ldr	r3, [r7, #24]
 80094c4:	1ad3      	subs	r3, r2, r3
 80094c6:	627b      	str	r3, [r7, #36]	; 0x24
 80094c8:	e009      	b.n	80094de <osThreadFlagsWait+0xea>
        }
      }
      else {
        if (timeout == 0) {
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	d103      	bne.n	80094d8 <osThreadFlagsWait+0xe4>
          rflags = (uint32_t)osErrorResource;
 80094d0:	f06f 0302 	mvn.w	r3, #2
 80094d4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80094d6:	e002      	b.n	80094de <osThreadFlagsWait+0xea>
        } else {
          rflags = (uint32_t)osErrorTimeout;
 80094d8:	f06f 0301 	mvn.w	r3, #1
 80094dc:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
      }
    }
    while (rval != pdFAIL);
 80094de:	69fb      	ldr	r3, [r7, #28]
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	d1af      	bne.n	8009444 <osThreadFlagsWait+0x50>
 80094e4:	e002      	b.n	80094ec <osThreadFlagsWait+0xf8>
            break;
 80094e6:	bf00      	nop
 80094e8:	e000      	b.n	80094ec <osThreadFlagsWait+0xf8>
            break;
 80094ea:	bf00      	nop
  }

  /* Return flags before clearing */
  return (rflags);
 80094ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 80094ee:	4618      	mov	r0, r3
 80094f0:	3730      	adds	r7, #48	; 0x30
 80094f2:	46bd      	mov	sp, r7
 80094f4:	bd80      	pop	{r7, pc}

080094f6 <osDelay>:
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80094f6:	b580      	push	{r7, lr}
 80094f8:	b084      	sub	sp, #16
 80094fa:	af00      	add	r7, sp, #0
 80094fc:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80094fe:	f3ef 8305 	mrs	r3, IPSR
 8009502:	60bb      	str	r3, [r7, #8]
  return(result);
 8009504:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009506:	2b00      	cmp	r3, #0
 8009508:	d003      	beq.n	8009512 <osDelay+0x1c>
    stat = osErrorISR;
 800950a:	f06f 0305 	mvn.w	r3, #5
 800950e:	60fb      	str	r3, [r7, #12]
 8009510:	e007      	b.n	8009522 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8009512:	2300      	movs	r3, #0
 8009514:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	2b00      	cmp	r3, #0
 800951a:	d002      	beq.n	8009522 <osDelay+0x2c>
      vTaskDelay(ticks);
 800951c:	6878      	ldr	r0, [r7, #4]
 800951e:	f001 fa77 	bl	800aa10 <vTaskDelay>
    }
  }

  return (stat);
 8009522:	68fb      	ldr	r3, [r7, #12]
}
 8009524:	4618      	mov	r0, r3
 8009526:	3710      	adds	r7, #16
 8009528:	46bd      	mov	sp, r7
 800952a:	bd80      	pop	{r7, pc}

0800952c <osDelayUntil>:

osStatus_t osDelayUntil (uint32_t ticks) {
 800952c:	b580      	push	{r7, lr}
 800952e:	b086      	sub	sp, #24
 8009530:	af00      	add	r7, sp, #0
 8009532:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009534:	f3ef 8305 	mrs	r3, IPSR
 8009538:	60fb      	str	r3, [r7, #12]
  return(result);
 800953a:	68fb      	ldr	r3, [r7, #12]
  TickType_t tcnt, delay;
  osStatus_t stat;

  if (IS_IRQ()) {
 800953c:	2b00      	cmp	r3, #0
 800953e:	d003      	beq.n	8009548 <osDelayUntil+0x1c>
    stat = osErrorISR;
 8009540:	f06f 0305 	mvn.w	r3, #5
 8009544:	617b      	str	r3, [r7, #20]
 8009546:	e019      	b.n	800957c <osDelayUntil+0x50>
  }
  else {
    stat = osOK;
 8009548:	2300      	movs	r3, #0
 800954a:	617b      	str	r3, [r7, #20]
    tcnt = xTaskGetTickCount();
 800954c:	f001 fbb0 	bl	800acb0 <xTaskGetTickCount>
 8009550:	4603      	mov	r3, r0
 8009552:	60bb      	str	r3, [r7, #8]

    /* Determine remaining number of ticks to delay */
    delay = (TickType_t)ticks - tcnt;
 8009554:	68bb      	ldr	r3, [r7, #8]
 8009556:	687a      	ldr	r2, [r7, #4]
 8009558:	1ad3      	subs	r3, r2, r3
 800955a:	613b      	str	r3, [r7, #16]

    /* Check if target tick has not expired */
    if((delay != 0U) && (0 == (delay >> (8 * sizeof(TickType_t) - 1)))) {
 800955c:	693b      	ldr	r3, [r7, #16]
 800955e:	2b00      	cmp	r3, #0
 8009560:	d009      	beq.n	8009576 <osDelayUntil+0x4a>
 8009562:	693b      	ldr	r3, [r7, #16]
 8009564:	2b00      	cmp	r3, #0
 8009566:	db06      	blt.n	8009576 <osDelayUntil+0x4a>
      vTaskDelayUntil (&tcnt, delay);
 8009568:	f107 0308 	add.w	r3, r7, #8
 800956c:	6939      	ldr	r1, [r7, #16]
 800956e:	4618      	mov	r0, r3
 8009570:	f001 f9d0 	bl	800a914 <vTaskDelayUntil>
 8009574:	e002      	b.n	800957c <osDelayUntil+0x50>
    }
    else
    {
      /* No delay or already expired */
      stat = osErrorParameter;
 8009576:	f06f 0303 	mvn.w	r3, #3
 800957a:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800957c:	697b      	ldr	r3, [r7, #20]
}
 800957e:	4618      	mov	r0, r3
 8009580:	3718      	adds	r7, #24
 8009582:	46bd      	mov	sp, r7
 8009584:	bd80      	pop	{r7, pc}

08009586 <TimerCallback>:

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_TIMER == 1)

static void TimerCallback (TimerHandle_t hTimer) {
 8009586:	b580      	push	{r7, lr}
 8009588:	b084      	sub	sp, #16
 800958a:	af00      	add	r7, sp, #0
 800958c:	6078      	str	r0, [r7, #4]
  TimerCallback_t *callb;

  callb = (TimerCallback_t *)pvTimerGetTimerID (hTimer);
 800958e:	6878      	ldr	r0, [r7, #4]
 8009590:	f002 fdaa 	bl	800c0e8 <pvTimerGetTimerID>
 8009594:	60f8      	str	r0, [r7, #12]

  if (callb != NULL) {
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	2b00      	cmp	r3, #0
 800959a:	d005      	beq.n	80095a8 <TimerCallback+0x22>
    callb->func (callb->arg);
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	68fa      	ldr	r2, [r7, #12]
 80095a2:	6852      	ldr	r2, [r2, #4]
 80095a4:	4610      	mov	r0, r2
 80095a6:	4798      	blx	r3
  }
}
 80095a8:	bf00      	nop
 80095aa:	3710      	adds	r7, #16
 80095ac:	46bd      	mov	sp, r7
 80095ae:	bd80      	pop	{r7, pc}

080095b0 <osTimerNew>:

osTimerId_t osTimerNew (osTimerFunc_t func, osTimerType_t type, void *argument, const osTimerAttr_t *attr) {
 80095b0:	b580      	push	{r7, lr}
 80095b2:	b08c      	sub	sp, #48	; 0x30
 80095b4:	af02      	add	r7, sp, #8
 80095b6:	60f8      	str	r0, [r7, #12]
 80095b8:	607a      	str	r2, [r7, #4]
 80095ba:	603b      	str	r3, [r7, #0]
 80095bc:	460b      	mov	r3, r1
 80095be:	72fb      	strb	r3, [r7, #11]
  TimerHandle_t hTimer;
  TimerCallback_t *callb;
  UBaseType_t reload;
  int32_t mem;

  hTimer = NULL;
 80095c0:	2300      	movs	r3, #0
 80095c2:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80095c4:	f3ef 8305 	mrs	r3, IPSR
 80095c8:	613b      	str	r3, [r7, #16]
  return(result);
 80095ca:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (func != NULL)) {
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	d163      	bne.n	8009698 <osTimerNew+0xe8>
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d060      	beq.n	8009698 <osTimerNew+0xe8>
    /* Allocate memory to store callback function and argument */
    callb = pvPortMalloc (sizeof(TimerCallback_t));
 80095d6:	2008      	movs	r0, #8
 80095d8:	f002 fff6 	bl	800c5c8 <pvPortMalloc>
 80095dc:	6178      	str	r0, [r7, #20]

    if (callb != NULL) {
 80095de:	697b      	ldr	r3, [r7, #20]
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	d059      	beq.n	8009698 <osTimerNew+0xe8>
      callb->func = func;
 80095e4:	697b      	ldr	r3, [r7, #20]
 80095e6:	68fa      	ldr	r2, [r7, #12]
 80095e8:	601a      	str	r2, [r3, #0]
      callb->arg  = argument;
 80095ea:	697b      	ldr	r3, [r7, #20]
 80095ec:	687a      	ldr	r2, [r7, #4]
 80095ee:	605a      	str	r2, [r3, #4]

      if (type == osTimerOnce) {
 80095f0:	7afb      	ldrb	r3, [r7, #11]
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	d102      	bne.n	80095fc <osTimerNew+0x4c>
        reload = pdFALSE;
 80095f6:	2300      	movs	r3, #0
 80095f8:	61fb      	str	r3, [r7, #28]
 80095fa:	e001      	b.n	8009600 <osTimerNew+0x50>
      } else {
        reload = pdTRUE;
 80095fc:	2301      	movs	r3, #1
 80095fe:	61fb      	str	r3, [r7, #28]
      }

      mem  = -1;
 8009600:	f04f 33ff 	mov.w	r3, #4294967295
 8009604:	61bb      	str	r3, [r7, #24]
      name = NULL;
 8009606:	2300      	movs	r3, #0
 8009608:	627b      	str	r3, [r7, #36]	; 0x24

      if (attr != NULL) {
 800960a:	683b      	ldr	r3, [r7, #0]
 800960c:	2b00      	cmp	r3, #0
 800960e:	d01c      	beq.n	800964a <osTimerNew+0x9a>
        if (attr->name != NULL) {
 8009610:	683b      	ldr	r3, [r7, #0]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	2b00      	cmp	r3, #0
 8009616:	d002      	beq.n	800961e <osTimerNew+0x6e>
          name = attr->name;
 8009618:	683b      	ldr	r3, [r7, #0]
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	627b      	str	r3, [r7, #36]	; 0x24
        }

        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticTimer_t))) {
 800961e:	683b      	ldr	r3, [r7, #0]
 8009620:	689b      	ldr	r3, [r3, #8]
 8009622:	2b00      	cmp	r3, #0
 8009624:	d006      	beq.n	8009634 <osTimerNew+0x84>
 8009626:	683b      	ldr	r3, [r7, #0]
 8009628:	68db      	ldr	r3, [r3, #12]
 800962a:	2b2b      	cmp	r3, #43	; 0x2b
 800962c:	d902      	bls.n	8009634 <osTimerNew+0x84>
          mem = 1;
 800962e:	2301      	movs	r3, #1
 8009630:	61bb      	str	r3, [r7, #24]
 8009632:	e00c      	b.n	800964e <osTimerNew+0x9e>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8009634:	683b      	ldr	r3, [r7, #0]
 8009636:	689b      	ldr	r3, [r3, #8]
 8009638:	2b00      	cmp	r3, #0
 800963a:	d108      	bne.n	800964e <osTimerNew+0x9e>
 800963c:	683b      	ldr	r3, [r7, #0]
 800963e:	68db      	ldr	r3, [r3, #12]
 8009640:	2b00      	cmp	r3, #0
 8009642:	d104      	bne.n	800964e <osTimerNew+0x9e>
            mem = 0;
 8009644:	2300      	movs	r3, #0
 8009646:	61bb      	str	r3, [r7, #24]
 8009648:	e001      	b.n	800964e <osTimerNew+0x9e>
          }
        }
      }
      else {
        mem = 0;
 800964a:	2300      	movs	r3, #0
 800964c:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 800964e:	69bb      	ldr	r3, [r7, #24]
 8009650:	2b01      	cmp	r3, #1
 8009652:	d10c      	bne.n	800966e <osTimerNew+0xbe>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          hTimer = xTimerCreateStatic (name, 1, reload, callb, TimerCallback, (StaticTimer_t *)attr->cb_mem);
 8009654:	683b      	ldr	r3, [r7, #0]
 8009656:	689b      	ldr	r3, [r3, #8]
 8009658:	9301      	str	r3, [sp, #4]
 800965a:	4b12      	ldr	r3, [pc, #72]	; (80096a4 <osTimerNew+0xf4>)
 800965c:	9300      	str	r3, [sp, #0]
 800965e:	697b      	ldr	r3, [r7, #20]
 8009660:	69fa      	ldr	r2, [r7, #28]
 8009662:	2101      	movs	r1, #1
 8009664:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009666:	f002 f9c0 	bl	800b9ea <xTimerCreateStatic>
 800966a:	6238      	str	r0, [r7, #32]
 800966c:	e00b      	b.n	8009686 <osTimerNew+0xd6>
        #endif
      }
      else {
        if (mem == 0) {
 800966e:	69bb      	ldr	r3, [r7, #24]
 8009670:	2b00      	cmp	r3, #0
 8009672:	d108      	bne.n	8009686 <osTimerNew+0xd6>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hTimer = xTimerCreate (name, 1, reload, callb, TimerCallback);
 8009674:	4b0b      	ldr	r3, [pc, #44]	; (80096a4 <osTimerNew+0xf4>)
 8009676:	9300      	str	r3, [sp, #0]
 8009678:	697b      	ldr	r3, [r7, #20]
 800967a:	69fa      	ldr	r2, [r7, #28]
 800967c:	2101      	movs	r1, #1
 800967e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009680:	f002 f992 	bl	800b9a8 <xTimerCreate>
 8009684:	6238      	str	r0, [r7, #32]
          #endif
        }
      }

      if ((hTimer == NULL) && (callb != NULL)) {
 8009686:	6a3b      	ldr	r3, [r7, #32]
 8009688:	2b00      	cmp	r3, #0
 800968a:	d105      	bne.n	8009698 <osTimerNew+0xe8>
 800968c:	697b      	ldr	r3, [r7, #20]
 800968e:	2b00      	cmp	r3, #0
 8009690:	d002      	beq.n	8009698 <osTimerNew+0xe8>
        vPortFree (callb);
 8009692:	6978      	ldr	r0, [r7, #20]
 8009694:	f003 f864 	bl	800c760 <vPortFree>
      }
    }
  }

  return ((osTimerId_t)hTimer);
 8009698:	6a3b      	ldr	r3, [r7, #32]
}
 800969a:	4618      	mov	r0, r3
 800969c:	3728      	adds	r7, #40	; 0x28
 800969e:	46bd      	mov	sp, r7
 80096a0:	bd80      	pop	{r7, pc}
 80096a2:	bf00      	nop
 80096a4:	08009587 	.word	0x08009587

080096a8 <osTimerStart>:
  }

  return (p);
}

osStatus_t osTimerStart (osTimerId_t timer_id, uint32_t ticks) {
 80096a8:	b580      	push	{r7, lr}
 80096aa:	b088      	sub	sp, #32
 80096ac:	af02      	add	r7, sp, #8
 80096ae:	6078      	str	r0, [r7, #4]
 80096b0:	6039      	str	r1, [r7, #0]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80096b6:	f3ef 8305 	mrs	r3, IPSR
 80096ba:	60fb      	str	r3, [r7, #12]
  return(result);
 80096bc:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d003      	beq.n	80096ca <osTimerStart+0x22>
    stat = osErrorISR;
 80096c2:	f06f 0305 	mvn.w	r3, #5
 80096c6:	617b      	str	r3, [r7, #20]
 80096c8:	e017      	b.n	80096fa <osTimerStart+0x52>
  }
  else if (hTimer == NULL) {
 80096ca:	693b      	ldr	r3, [r7, #16]
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d103      	bne.n	80096d8 <osTimerStart+0x30>
    stat = osErrorParameter;
 80096d0:	f06f 0303 	mvn.w	r3, #3
 80096d4:	617b      	str	r3, [r7, #20]
 80096d6:	e010      	b.n	80096fa <osTimerStart+0x52>
  }
  else {
    if (xTimerChangePeriod (hTimer, ticks, 0) == pdPASS) {
 80096d8:	2300      	movs	r3, #0
 80096da:	9300      	str	r3, [sp, #0]
 80096dc:	2300      	movs	r3, #0
 80096de:	683a      	ldr	r2, [r7, #0]
 80096e0:	2104      	movs	r1, #4
 80096e2:	6938      	ldr	r0, [r7, #16]
 80096e4:	f002 f9fa 	bl	800badc <xTimerGenericCommand>
 80096e8:	4603      	mov	r3, r0
 80096ea:	2b01      	cmp	r3, #1
 80096ec:	d102      	bne.n	80096f4 <osTimerStart+0x4c>
      stat = osOK;
 80096ee:	2300      	movs	r3, #0
 80096f0:	617b      	str	r3, [r7, #20]
 80096f2:	e002      	b.n	80096fa <osTimerStart+0x52>
    } else {
      stat = osErrorResource;
 80096f4:	f06f 0302 	mvn.w	r3, #2
 80096f8:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 80096fa:	697b      	ldr	r3, [r7, #20]
}
 80096fc:	4618      	mov	r0, r3
 80096fe:	3718      	adds	r7, #24
 8009700:	46bd      	mov	sp, r7
 8009702:	bd80      	pop	{r7, pc}

08009704 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8009704:	b580      	push	{r7, lr}
 8009706:	b08a      	sub	sp, #40	; 0x28
 8009708:	af02      	add	r7, sp, #8
 800970a:	60f8      	str	r0, [r7, #12]
 800970c:	60b9      	str	r1, [r7, #8]
 800970e:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8009710:	2300      	movs	r3, #0
 8009712:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009714:	f3ef 8305 	mrs	r3, IPSR
 8009718:	613b      	str	r3, [r7, #16]
  return(result);
 800971a:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800971c:	2b00      	cmp	r3, #0
 800971e:	d175      	bne.n	800980c <osSemaphoreNew+0x108>
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	2b00      	cmp	r3, #0
 8009724:	d072      	beq.n	800980c <osSemaphoreNew+0x108>
 8009726:	68ba      	ldr	r2, [r7, #8]
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	429a      	cmp	r2, r3
 800972c:	d86e      	bhi.n	800980c <osSemaphoreNew+0x108>
    mem = -1;
 800972e:	f04f 33ff 	mov.w	r3, #4294967295
 8009732:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	2b00      	cmp	r3, #0
 8009738:	d015      	beq.n	8009766 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	689b      	ldr	r3, [r3, #8]
 800973e:	2b00      	cmp	r3, #0
 8009740:	d006      	beq.n	8009750 <osSemaphoreNew+0x4c>
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	68db      	ldr	r3, [r3, #12]
 8009746:	2b4f      	cmp	r3, #79	; 0x4f
 8009748:	d902      	bls.n	8009750 <osSemaphoreNew+0x4c>
        mem = 1;
 800974a:	2301      	movs	r3, #1
 800974c:	61bb      	str	r3, [r7, #24]
 800974e:	e00c      	b.n	800976a <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	689b      	ldr	r3, [r3, #8]
 8009754:	2b00      	cmp	r3, #0
 8009756:	d108      	bne.n	800976a <osSemaphoreNew+0x66>
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	68db      	ldr	r3, [r3, #12]
 800975c:	2b00      	cmp	r3, #0
 800975e:	d104      	bne.n	800976a <osSemaphoreNew+0x66>
          mem = 0;
 8009760:	2300      	movs	r3, #0
 8009762:	61bb      	str	r3, [r7, #24]
 8009764:	e001      	b.n	800976a <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8009766:	2300      	movs	r3, #0
 8009768:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 800976a:	69bb      	ldr	r3, [r7, #24]
 800976c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009770:	d04c      	beq.n	800980c <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8009772:	68fb      	ldr	r3, [r7, #12]
 8009774:	2b01      	cmp	r3, #1
 8009776:	d128      	bne.n	80097ca <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8009778:	69bb      	ldr	r3, [r7, #24]
 800977a:	2b01      	cmp	r3, #1
 800977c:	d10a      	bne.n	8009794 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	689b      	ldr	r3, [r3, #8]
 8009782:	2203      	movs	r2, #3
 8009784:	9200      	str	r2, [sp, #0]
 8009786:	2200      	movs	r2, #0
 8009788:	2100      	movs	r1, #0
 800978a:	2001      	movs	r0, #1
 800978c:	f000 f994 	bl	8009ab8 <xQueueGenericCreateStatic>
 8009790:	61f8      	str	r0, [r7, #28]
 8009792:	e005      	b.n	80097a0 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8009794:	2203      	movs	r2, #3
 8009796:	2100      	movs	r1, #0
 8009798:	2001      	movs	r0, #1
 800979a:	f000 fa05 	bl	8009ba8 <xQueueGenericCreate>
 800979e:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 80097a0:	69fb      	ldr	r3, [r7, #28]
 80097a2:	2b00      	cmp	r3, #0
 80097a4:	d022      	beq.n	80097ec <osSemaphoreNew+0xe8>
 80097a6:	68bb      	ldr	r3, [r7, #8]
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	d01f      	beq.n	80097ec <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80097ac:	2300      	movs	r3, #0
 80097ae:	2200      	movs	r2, #0
 80097b0:	2100      	movs	r1, #0
 80097b2:	69f8      	ldr	r0, [r7, #28]
 80097b4:	f000 fac0 	bl	8009d38 <xQueueGenericSend>
 80097b8:	4603      	mov	r3, r0
 80097ba:	2b01      	cmp	r3, #1
 80097bc:	d016      	beq.n	80097ec <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 80097be:	69f8      	ldr	r0, [r7, #28]
 80097c0:	f000 fd34 	bl	800a22c <vQueueDelete>
            hSemaphore = NULL;
 80097c4:	2300      	movs	r3, #0
 80097c6:	61fb      	str	r3, [r7, #28]
 80097c8:	e010      	b.n	80097ec <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 80097ca:	69bb      	ldr	r3, [r7, #24]
 80097cc:	2b01      	cmp	r3, #1
 80097ce:	d108      	bne.n	80097e2 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	689b      	ldr	r3, [r3, #8]
 80097d4:	461a      	mov	r2, r3
 80097d6:	68b9      	ldr	r1, [r7, #8]
 80097d8:	68f8      	ldr	r0, [r7, #12]
 80097da:	f000 fa42 	bl	8009c62 <xQueueCreateCountingSemaphoreStatic>
 80097de:	61f8      	str	r0, [r7, #28]
 80097e0:	e004      	b.n	80097ec <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 80097e2:	68b9      	ldr	r1, [r7, #8]
 80097e4:	68f8      	ldr	r0, [r7, #12]
 80097e6:	f000 fa73 	bl	8009cd0 <xQueueCreateCountingSemaphore>
 80097ea:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 80097ec:	69fb      	ldr	r3, [r7, #28]
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d00c      	beq.n	800980c <osSemaphoreNew+0x108>
        if (attr != NULL) {
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	d003      	beq.n	8009800 <osSemaphoreNew+0xfc>
          name = attr->name;
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	617b      	str	r3, [r7, #20]
 80097fe:	e001      	b.n	8009804 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8009800:	2300      	movs	r3, #0
 8009802:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8009804:	6979      	ldr	r1, [r7, #20]
 8009806:	69f8      	ldr	r0, [r7, #28]
 8009808:	f000 fe44 	bl	800a494 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800980c:	69fb      	ldr	r3, [r7, #28]
}
 800980e:	4618      	mov	r0, r3
 8009810:	3720      	adds	r7, #32
 8009812:	46bd      	mov	sp, r7
 8009814:	bd80      	pop	{r7, pc}
	...

08009818 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8009818:	b480      	push	{r7}
 800981a:	b085      	sub	sp, #20
 800981c:	af00      	add	r7, sp, #0
 800981e:	60f8      	str	r0, [r7, #12]
 8009820:	60b9      	str	r1, [r7, #8]
 8009822:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	4a07      	ldr	r2, [pc, #28]	; (8009844 <vApplicationGetIdleTaskMemory+0x2c>)
 8009828:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800982a:	68bb      	ldr	r3, [r7, #8]
 800982c:	4a06      	ldr	r2, [pc, #24]	; (8009848 <vApplicationGetIdleTaskMemory+0x30>)
 800982e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	2280      	movs	r2, #128	; 0x80
 8009834:	601a      	str	r2, [r3, #0]
}
 8009836:	bf00      	nop
 8009838:	3714      	adds	r7, #20
 800983a:	46bd      	mov	sp, r7
 800983c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009840:	4770      	bx	lr
 8009842:	bf00      	nop
 8009844:	20000abc 	.word	0x20000abc
 8009848:	20000b78 	.word	0x20000b78

0800984c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800984c:	b480      	push	{r7}
 800984e:	b085      	sub	sp, #20
 8009850:	af00      	add	r7, sp, #0
 8009852:	60f8      	str	r0, [r7, #12]
 8009854:	60b9      	str	r1, [r7, #8]
 8009856:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8009858:	68fb      	ldr	r3, [r7, #12]
 800985a:	4a07      	ldr	r2, [pc, #28]	; (8009878 <vApplicationGetTimerTaskMemory+0x2c>)
 800985c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800985e:	68bb      	ldr	r3, [r7, #8]
 8009860:	4a06      	ldr	r2, [pc, #24]	; (800987c <vApplicationGetTimerTaskMemory+0x30>)
 8009862:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	f44f 7280 	mov.w	r2, #256	; 0x100
 800986a:	601a      	str	r2, [r3, #0]
}
 800986c:	bf00      	nop
 800986e:	3714      	adds	r7, #20
 8009870:	46bd      	mov	sp, r7
 8009872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009876:	4770      	bx	lr
 8009878:	20000d78 	.word	0x20000d78
 800987c:	20000e34 	.word	0x20000e34

08009880 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009880:	b480      	push	{r7}
 8009882:	b083      	sub	sp, #12
 8009884:	af00      	add	r7, sp, #0
 8009886:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	f103 0208 	add.w	r2, r3, #8
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	f04f 32ff 	mov.w	r2, #4294967295
 8009898:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	f103 0208 	add.w	r2, r3, #8
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	f103 0208 	add.w	r2, r3, #8
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	2200      	movs	r2, #0
 80098b2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80098b4:	bf00      	nop
 80098b6:	370c      	adds	r7, #12
 80098b8:	46bd      	mov	sp, r7
 80098ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098be:	4770      	bx	lr

080098c0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80098c0:	b480      	push	{r7}
 80098c2:	b083      	sub	sp, #12
 80098c4:	af00      	add	r7, sp, #0
 80098c6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	2200      	movs	r2, #0
 80098cc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80098ce:	bf00      	nop
 80098d0:	370c      	adds	r7, #12
 80098d2:	46bd      	mov	sp, r7
 80098d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098d8:	4770      	bx	lr

080098da <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80098da:	b480      	push	{r7}
 80098dc:	b085      	sub	sp, #20
 80098de:	af00      	add	r7, sp, #0
 80098e0:	6078      	str	r0, [r7, #4]
 80098e2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	685b      	ldr	r3, [r3, #4]
 80098e8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80098ea:	683b      	ldr	r3, [r7, #0]
 80098ec:	68fa      	ldr	r2, [r7, #12]
 80098ee:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	689a      	ldr	r2, [r3, #8]
 80098f4:	683b      	ldr	r3, [r7, #0]
 80098f6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	689b      	ldr	r3, [r3, #8]
 80098fc:	683a      	ldr	r2, [r7, #0]
 80098fe:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	683a      	ldr	r2, [r7, #0]
 8009904:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8009906:	683b      	ldr	r3, [r7, #0]
 8009908:	687a      	ldr	r2, [r7, #4]
 800990a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	1c5a      	adds	r2, r3, #1
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	601a      	str	r2, [r3, #0]
}
 8009916:	bf00      	nop
 8009918:	3714      	adds	r7, #20
 800991a:	46bd      	mov	sp, r7
 800991c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009920:	4770      	bx	lr

08009922 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009922:	b480      	push	{r7}
 8009924:	b085      	sub	sp, #20
 8009926:	af00      	add	r7, sp, #0
 8009928:	6078      	str	r0, [r7, #4]
 800992a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800992c:	683b      	ldr	r3, [r7, #0]
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009932:	68bb      	ldr	r3, [r7, #8]
 8009934:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009938:	d103      	bne.n	8009942 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	691b      	ldr	r3, [r3, #16]
 800993e:	60fb      	str	r3, [r7, #12]
 8009940:	e00c      	b.n	800995c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	3308      	adds	r3, #8
 8009946:	60fb      	str	r3, [r7, #12]
 8009948:	e002      	b.n	8009950 <vListInsert+0x2e>
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	685b      	ldr	r3, [r3, #4]
 800994e:	60fb      	str	r3, [r7, #12]
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	685b      	ldr	r3, [r3, #4]
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	68ba      	ldr	r2, [r7, #8]
 8009958:	429a      	cmp	r2, r3
 800995a:	d2f6      	bcs.n	800994a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	685a      	ldr	r2, [r3, #4]
 8009960:	683b      	ldr	r3, [r7, #0]
 8009962:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009964:	683b      	ldr	r3, [r7, #0]
 8009966:	685b      	ldr	r3, [r3, #4]
 8009968:	683a      	ldr	r2, [r7, #0]
 800996a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800996c:	683b      	ldr	r3, [r7, #0]
 800996e:	68fa      	ldr	r2, [r7, #12]
 8009970:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009972:	68fb      	ldr	r3, [r7, #12]
 8009974:	683a      	ldr	r2, [r7, #0]
 8009976:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009978:	683b      	ldr	r3, [r7, #0]
 800997a:	687a      	ldr	r2, [r7, #4]
 800997c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	1c5a      	adds	r2, r3, #1
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	601a      	str	r2, [r3, #0]
}
 8009988:	bf00      	nop
 800998a:	3714      	adds	r7, #20
 800998c:	46bd      	mov	sp, r7
 800998e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009992:	4770      	bx	lr

08009994 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009994:	b480      	push	{r7}
 8009996:	b085      	sub	sp, #20
 8009998:	af00      	add	r7, sp, #0
 800999a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	691b      	ldr	r3, [r3, #16]
 80099a0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	685b      	ldr	r3, [r3, #4]
 80099a6:	687a      	ldr	r2, [r7, #4]
 80099a8:	6892      	ldr	r2, [r2, #8]
 80099aa:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	689b      	ldr	r3, [r3, #8]
 80099b0:	687a      	ldr	r2, [r7, #4]
 80099b2:	6852      	ldr	r2, [r2, #4]
 80099b4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80099b6:	68fb      	ldr	r3, [r7, #12]
 80099b8:	685b      	ldr	r3, [r3, #4]
 80099ba:	687a      	ldr	r2, [r7, #4]
 80099bc:	429a      	cmp	r2, r3
 80099be:	d103      	bne.n	80099c8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	689a      	ldr	r2, [r3, #8]
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	2200      	movs	r2, #0
 80099cc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80099ce:	68fb      	ldr	r3, [r7, #12]
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	1e5a      	subs	r2, r3, #1
 80099d4:	68fb      	ldr	r3, [r7, #12]
 80099d6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80099d8:	68fb      	ldr	r3, [r7, #12]
 80099da:	681b      	ldr	r3, [r3, #0]
}
 80099dc:	4618      	mov	r0, r3
 80099de:	3714      	adds	r7, #20
 80099e0:	46bd      	mov	sp, r7
 80099e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099e6:	4770      	bx	lr

080099e8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80099e8:	b580      	push	{r7, lr}
 80099ea:	b084      	sub	sp, #16
 80099ec:	af00      	add	r7, sp, #0
 80099ee:	6078      	str	r0, [r7, #4]
 80099f0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d10a      	bne.n	8009a12 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80099fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a00:	f383 8811 	msr	BASEPRI, r3
 8009a04:	f3bf 8f6f 	isb	sy
 8009a08:	f3bf 8f4f 	dsb	sy
 8009a0c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8009a0e:	bf00      	nop
 8009a10:	e7fe      	b.n	8009a10 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8009a12:	f002 fcb7 	bl	800c384 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009a16:	68fb      	ldr	r3, [r7, #12]
 8009a18:	681a      	ldr	r2, [r3, #0]
 8009a1a:	68fb      	ldr	r3, [r7, #12]
 8009a1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009a1e:	68f9      	ldr	r1, [r7, #12]
 8009a20:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8009a22:	fb01 f303 	mul.w	r3, r1, r3
 8009a26:	441a      	add	r2, r3
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	2200      	movs	r2, #0
 8009a30:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8009a32:	68fb      	ldr	r3, [r7, #12]
 8009a34:	681a      	ldr	r2, [r3, #0]
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	681a      	ldr	r2, [r3, #0]
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009a42:	3b01      	subs	r3, #1
 8009a44:	68f9      	ldr	r1, [r7, #12]
 8009a46:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8009a48:	fb01 f303 	mul.w	r3, r1, r3
 8009a4c:	441a      	add	r2, r3
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	22ff      	movs	r2, #255	; 0xff
 8009a56:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009a5a:	68fb      	ldr	r3, [r7, #12]
 8009a5c:	22ff      	movs	r2, #255	; 0xff
 8009a5e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8009a62:	683b      	ldr	r3, [r7, #0]
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	d114      	bne.n	8009a92 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	691b      	ldr	r3, [r3, #16]
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	d01a      	beq.n	8009aa6 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	3310      	adds	r3, #16
 8009a74:	4618      	mov	r0, r3
 8009a76:	f001 faab 	bl	800afd0 <xTaskRemoveFromEventList>
 8009a7a:	4603      	mov	r3, r0
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	d012      	beq.n	8009aa6 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009a80:	4b0c      	ldr	r3, [pc, #48]	; (8009ab4 <xQueueGenericReset+0xcc>)
 8009a82:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009a86:	601a      	str	r2, [r3, #0]
 8009a88:	f3bf 8f4f 	dsb	sy
 8009a8c:	f3bf 8f6f 	isb	sy
 8009a90:	e009      	b.n	8009aa6 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8009a92:	68fb      	ldr	r3, [r7, #12]
 8009a94:	3310      	adds	r3, #16
 8009a96:	4618      	mov	r0, r3
 8009a98:	f7ff fef2 	bl	8009880 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	3324      	adds	r3, #36	; 0x24
 8009aa0:	4618      	mov	r0, r3
 8009aa2:	f7ff feed 	bl	8009880 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8009aa6:	f002 fc9d 	bl	800c3e4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009aaa:	2301      	movs	r3, #1
}
 8009aac:	4618      	mov	r0, r3
 8009aae:	3710      	adds	r7, #16
 8009ab0:	46bd      	mov	sp, r7
 8009ab2:	bd80      	pop	{r7, pc}
 8009ab4:	e000ed04 	.word	0xe000ed04

08009ab8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8009ab8:	b580      	push	{r7, lr}
 8009aba:	b08e      	sub	sp, #56	; 0x38
 8009abc:	af02      	add	r7, sp, #8
 8009abe:	60f8      	str	r0, [r7, #12]
 8009ac0:	60b9      	str	r1, [r7, #8]
 8009ac2:	607a      	str	r2, [r7, #4]
 8009ac4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	d10a      	bne.n	8009ae2 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8009acc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ad0:	f383 8811 	msr	BASEPRI, r3
 8009ad4:	f3bf 8f6f 	isb	sy
 8009ad8:	f3bf 8f4f 	dsb	sy
 8009adc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009ade:	bf00      	nop
 8009ae0:	e7fe      	b.n	8009ae0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8009ae2:	683b      	ldr	r3, [r7, #0]
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	d10a      	bne.n	8009afe <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8009ae8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009aec:	f383 8811 	msr	BASEPRI, r3
 8009af0:	f3bf 8f6f 	isb	sy
 8009af4:	f3bf 8f4f 	dsb	sy
 8009af8:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009afa:	bf00      	nop
 8009afc:	e7fe      	b.n	8009afc <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	d002      	beq.n	8009b0a <xQueueGenericCreateStatic+0x52>
 8009b04:	68bb      	ldr	r3, [r7, #8]
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d001      	beq.n	8009b0e <xQueueGenericCreateStatic+0x56>
 8009b0a:	2301      	movs	r3, #1
 8009b0c:	e000      	b.n	8009b10 <xQueueGenericCreateStatic+0x58>
 8009b0e:	2300      	movs	r3, #0
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	d10a      	bne.n	8009b2a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8009b14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b18:	f383 8811 	msr	BASEPRI, r3
 8009b1c:	f3bf 8f6f 	isb	sy
 8009b20:	f3bf 8f4f 	dsb	sy
 8009b24:	623b      	str	r3, [r7, #32]
}
 8009b26:	bf00      	nop
 8009b28:	e7fe      	b.n	8009b28 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d102      	bne.n	8009b36 <xQueueGenericCreateStatic+0x7e>
 8009b30:	68bb      	ldr	r3, [r7, #8]
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d101      	bne.n	8009b3a <xQueueGenericCreateStatic+0x82>
 8009b36:	2301      	movs	r3, #1
 8009b38:	e000      	b.n	8009b3c <xQueueGenericCreateStatic+0x84>
 8009b3a:	2300      	movs	r3, #0
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	d10a      	bne.n	8009b56 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8009b40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b44:	f383 8811 	msr	BASEPRI, r3
 8009b48:	f3bf 8f6f 	isb	sy
 8009b4c:	f3bf 8f4f 	dsb	sy
 8009b50:	61fb      	str	r3, [r7, #28]
}
 8009b52:	bf00      	nop
 8009b54:	e7fe      	b.n	8009b54 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8009b56:	2350      	movs	r3, #80	; 0x50
 8009b58:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8009b5a:	697b      	ldr	r3, [r7, #20]
 8009b5c:	2b50      	cmp	r3, #80	; 0x50
 8009b5e:	d00a      	beq.n	8009b76 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8009b60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b64:	f383 8811 	msr	BASEPRI, r3
 8009b68:	f3bf 8f6f 	isb	sy
 8009b6c:	f3bf 8f4f 	dsb	sy
 8009b70:	61bb      	str	r3, [r7, #24]
}
 8009b72:	bf00      	nop
 8009b74:	e7fe      	b.n	8009b74 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8009b76:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009b78:	683b      	ldr	r3, [r7, #0]
 8009b7a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8009b7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d00d      	beq.n	8009b9e <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8009b82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009b84:	2201      	movs	r2, #1
 8009b86:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009b8a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8009b8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009b90:	9300      	str	r3, [sp, #0]
 8009b92:	4613      	mov	r3, r2
 8009b94:	687a      	ldr	r2, [r7, #4]
 8009b96:	68b9      	ldr	r1, [r7, #8]
 8009b98:	68f8      	ldr	r0, [r7, #12]
 8009b9a:	f000 f83f 	bl	8009c1c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009b9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8009ba0:	4618      	mov	r0, r3
 8009ba2:	3730      	adds	r7, #48	; 0x30
 8009ba4:	46bd      	mov	sp, r7
 8009ba6:	bd80      	pop	{r7, pc}

08009ba8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8009ba8:	b580      	push	{r7, lr}
 8009baa:	b08a      	sub	sp, #40	; 0x28
 8009bac:	af02      	add	r7, sp, #8
 8009bae:	60f8      	str	r0, [r7, #12]
 8009bb0:	60b9      	str	r1, [r7, #8]
 8009bb2:	4613      	mov	r3, r2
 8009bb4:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009bb6:	68fb      	ldr	r3, [r7, #12]
 8009bb8:	2b00      	cmp	r3, #0
 8009bba:	d10a      	bne.n	8009bd2 <xQueueGenericCreate+0x2a>
	__asm volatile
 8009bbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009bc0:	f383 8811 	msr	BASEPRI, r3
 8009bc4:	f3bf 8f6f 	isb	sy
 8009bc8:	f3bf 8f4f 	dsb	sy
 8009bcc:	613b      	str	r3, [r7, #16]
}
 8009bce:	bf00      	nop
 8009bd0:	e7fe      	b.n	8009bd0 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009bd2:	68fb      	ldr	r3, [r7, #12]
 8009bd4:	68ba      	ldr	r2, [r7, #8]
 8009bd6:	fb02 f303 	mul.w	r3, r2, r3
 8009bda:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8009bdc:	69fb      	ldr	r3, [r7, #28]
 8009bde:	3350      	adds	r3, #80	; 0x50
 8009be0:	4618      	mov	r0, r3
 8009be2:	f002 fcf1 	bl	800c5c8 <pvPortMalloc>
 8009be6:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8009be8:	69bb      	ldr	r3, [r7, #24]
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	d011      	beq.n	8009c12 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8009bee:	69bb      	ldr	r3, [r7, #24]
 8009bf0:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009bf2:	697b      	ldr	r3, [r7, #20]
 8009bf4:	3350      	adds	r3, #80	; 0x50
 8009bf6:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8009bf8:	69bb      	ldr	r3, [r7, #24]
 8009bfa:	2200      	movs	r2, #0
 8009bfc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009c00:	79fa      	ldrb	r2, [r7, #7]
 8009c02:	69bb      	ldr	r3, [r7, #24]
 8009c04:	9300      	str	r3, [sp, #0]
 8009c06:	4613      	mov	r3, r2
 8009c08:	697a      	ldr	r2, [r7, #20]
 8009c0a:	68b9      	ldr	r1, [r7, #8]
 8009c0c:	68f8      	ldr	r0, [r7, #12]
 8009c0e:	f000 f805 	bl	8009c1c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009c12:	69bb      	ldr	r3, [r7, #24]
	}
 8009c14:	4618      	mov	r0, r3
 8009c16:	3720      	adds	r7, #32
 8009c18:	46bd      	mov	sp, r7
 8009c1a:	bd80      	pop	{r7, pc}

08009c1c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8009c1c:	b580      	push	{r7, lr}
 8009c1e:	b084      	sub	sp, #16
 8009c20:	af00      	add	r7, sp, #0
 8009c22:	60f8      	str	r0, [r7, #12]
 8009c24:	60b9      	str	r1, [r7, #8]
 8009c26:	607a      	str	r2, [r7, #4]
 8009c28:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8009c2a:	68bb      	ldr	r3, [r7, #8]
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d103      	bne.n	8009c38 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009c30:	69bb      	ldr	r3, [r7, #24]
 8009c32:	69ba      	ldr	r2, [r7, #24]
 8009c34:	601a      	str	r2, [r3, #0]
 8009c36:	e002      	b.n	8009c3e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009c38:	69bb      	ldr	r3, [r7, #24]
 8009c3a:	687a      	ldr	r2, [r7, #4]
 8009c3c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8009c3e:	69bb      	ldr	r3, [r7, #24]
 8009c40:	68fa      	ldr	r2, [r7, #12]
 8009c42:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009c44:	69bb      	ldr	r3, [r7, #24]
 8009c46:	68ba      	ldr	r2, [r7, #8]
 8009c48:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009c4a:	2101      	movs	r1, #1
 8009c4c:	69b8      	ldr	r0, [r7, #24]
 8009c4e:	f7ff fecb 	bl	80099e8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8009c52:	69bb      	ldr	r3, [r7, #24]
 8009c54:	78fa      	ldrb	r2, [r7, #3]
 8009c56:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009c5a:	bf00      	nop
 8009c5c:	3710      	adds	r7, #16
 8009c5e:	46bd      	mov	sp, r7
 8009c60:	bd80      	pop	{r7, pc}

08009c62 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8009c62:	b580      	push	{r7, lr}
 8009c64:	b08a      	sub	sp, #40	; 0x28
 8009c66:	af02      	add	r7, sp, #8
 8009c68:	60f8      	str	r0, [r7, #12]
 8009c6a:	60b9      	str	r1, [r7, #8]
 8009c6c:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8009c6e:	68fb      	ldr	r3, [r7, #12]
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	d10a      	bne.n	8009c8a <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 8009c74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c78:	f383 8811 	msr	BASEPRI, r3
 8009c7c:	f3bf 8f6f 	isb	sy
 8009c80:	f3bf 8f4f 	dsb	sy
 8009c84:	61bb      	str	r3, [r7, #24]
}
 8009c86:	bf00      	nop
 8009c88:	e7fe      	b.n	8009c88 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8009c8a:	68ba      	ldr	r2, [r7, #8]
 8009c8c:	68fb      	ldr	r3, [r7, #12]
 8009c8e:	429a      	cmp	r2, r3
 8009c90:	d90a      	bls.n	8009ca8 <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 8009c92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c96:	f383 8811 	msr	BASEPRI, r3
 8009c9a:	f3bf 8f6f 	isb	sy
 8009c9e:	f3bf 8f4f 	dsb	sy
 8009ca2:	617b      	str	r3, [r7, #20]
}
 8009ca4:	bf00      	nop
 8009ca6:	e7fe      	b.n	8009ca6 <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8009ca8:	2302      	movs	r3, #2
 8009caa:	9300      	str	r3, [sp, #0]
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	2200      	movs	r2, #0
 8009cb0:	2100      	movs	r1, #0
 8009cb2:	68f8      	ldr	r0, [r7, #12]
 8009cb4:	f7ff ff00 	bl	8009ab8 <xQueueGenericCreateStatic>
 8009cb8:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8009cba:	69fb      	ldr	r3, [r7, #28]
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	d002      	beq.n	8009cc6 <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8009cc0:	69fb      	ldr	r3, [r7, #28]
 8009cc2:	68ba      	ldr	r2, [r7, #8]
 8009cc4:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8009cc6:	69fb      	ldr	r3, [r7, #28]
	}
 8009cc8:	4618      	mov	r0, r3
 8009cca:	3720      	adds	r7, #32
 8009ccc:	46bd      	mov	sp, r7
 8009cce:	bd80      	pop	{r7, pc}

08009cd0 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8009cd0:	b580      	push	{r7, lr}
 8009cd2:	b086      	sub	sp, #24
 8009cd4:	af00      	add	r7, sp, #0
 8009cd6:	6078      	str	r0, [r7, #4]
 8009cd8:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	2b00      	cmp	r3, #0
 8009cde:	d10a      	bne.n	8009cf6 <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 8009ce0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ce4:	f383 8811 	msr	BASEPRI, r3
 8009ce8:	f3bf 8f6f 	isb	sy
 8009cec:	f3bf 8f4f 	dsb	sy
 8009cf0:	613b      	str	r3, [r7, #16]
}
 8009cf2:	bf00      	nop
 8009cf4:	e7fe      	b.n	8009cf4 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8009cf6:	683a      	ldr	r2, [r7, #0]
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	429a      	cmp	r2, r3
 8009cfc:	d90a      	bls.n	8009d14 <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 8009cfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d02:	f383 8811 	msr	BASEPRI, r3
 8009d06:	f3bf 8f6f 	isb	sy
 8009d0a:	f3bf 8f4f 	dsb	sy
 8009d0e:	60fb      	str	r3, [r7, #12]
}
 8009d10:	bf00      	nop
 8009d12:	e7fe      	b.n	8009d12 <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8009d14:	2202      	movs	r2, #2
 8009d16:	2100      	movs	r1, #0
 8009d18:	6878      	ldr	r0, [r7, #4]
 8009d1a:	f7ff ff45 	bl	8009ba8 <xQueueGenericCreate>
 8009d1e:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8009d20:	697b      	ldr	r3, [r7, #20]
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	d002      	beq.n	8009d2c <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8009d26:	697b      	ldr	r3, [r7, #20]
 8009d28:	683a      	ldr	r2, [r7, #0]
 8009d2a:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8009d2c:	697b      	ldr	r3, [r7, #20]
	}
 8009d2e:	4618      	mov	r0, r3
 8009d30:	3718      	adds	r7, #24
 8009d32:	46bd      	mov	sp, r7
 8009d34:	bd80      	pop	{r7, pc}
	...

08009d38 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009d38:	b580      	push	{r7, lr}
 8009d3a:	b08e      	sub	sp, #56	; 0x38
 8009d3c:	af00      	add	r7, sp, #0
 8009d3e:	60f8      	str	r0, [r7, #12]
 8009d40:	60b9      	str	r1, [r7, #8]
 8009d42:	607a      	str	r2, [r7, #4]
 8009d44:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8009d46:	2300      	movs	r3, #0
 8009d48:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8009d4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d10a      	bne.n	8009d6a <xQueueGenericSend+0x32>
	__asm volatile
 8009d54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d58:	f383 8811 	msr	BASEPRI, r3
 8009d5c:	f3bf 8f6f 	isb	sy
 8009d60:	f3bf 8f4f 	dsb	sy
 8009d64:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009d66:	bf00      	nop
 8009d68:	e7fe      	b.n	8009d68 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009d6a:	68bb      	ldr	r3, [r7, #8]
 8009d6c:	2b00      	cmp	r3, #0
 8009d6e:	d103      	bne.n	8009d78 <xQueueGenericSend+0x40>
 8009d70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d74:	2b00      	cmp	r3, #0
 8009d76:	d101      	bne.n	8009d7c <xQueueGenericSend+0x44>
 8009d78:	2301      	movs	r3, #1
 8009d7a:	e000      	b.n	8009d7e <xQueueGenericSend+0x46>
 8009d7c:	2300      	movs	r3, #0
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d10a      	bne.n	8009d98 <xQueueGenericSend+0x60>
	__asm volatile
 8009d82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d86:	f383 8811 	msr	BASEPRI, r3
 8009d8a:	f3bf 8f6f 	isb	sy
 8009d8e:	f3bf 8f4f 	dsb	sy
 8009d92:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009d94:	bf00      	nop
 8009d96:	e7fe      	b.n	8009d96 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009d98:	683b      	ldr	r3, [r7, #0]
 8009d9a:	2b02      	cmp	r3, #2
 8009d9c:	d103      	bne.n	8009da6 <xQueueGenericSend+0x6e>
 8009d9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009da0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009da2:	2b01      	cmp	r3, #1
 8009da4:	d101      	bne.n	8009daa <xQueueGenericSend+0x72>
 8009da6:	2301      	movs	r3, #1
 8009da8:	e000      	b.n	8009dac <xQueueGenericSend+0x74>
 8009daa:	2300      	movs	r3, #0
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d10a      	bne.n	8009dc6 <xQueueGenericSend+0x8e>
	__asm volatile
 8009db0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009db4:	f383 8811 	msr	BASEPRI, r3
 8009db8:	f3bf 8f6f 	isb	sy
 8009dbc:	f3bf 8f4f 	dsb	sy
 8009dc0:	623b      	str	r3, [r7, #32]
}
 8009dc2:	bf00      	nop
 8009dc4:	e7fe      	b.n	8009dc4 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009dc6:	f001 fac5 	bl	800b354 <xTaskGetSchedulerState>
 8009dca:	4603      	mov	r3, r0
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d102      	bne.n	8009dd6 <xQueueGenericSend+0x9e>
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	2b00      	cmp	r3, #0
 8009dd4:	d101      	bne.n	8009dda <xQueueGenericSend+0xa2>
 8009dd6:	2301      	movs	r3, #1
 8009dd8:	e000      	b.n	8009ddc <xQueueGenericSend+0xa4>
 8009dda:	2300      	movs	r3, #0
 8009ddc:	2b00      	cmp	r3, #0
 8009dde:	d10a      	bne.n	8009df6 <xQueueGenericSend+0xbe>
	__asm volatile
 8009de0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009de4:	f383 8811 	msr	BASEPRI, r3
 8009de8:	f3bf 8f6f 	isb	sy
 8009dec:	f3bf 8f4f 	dsb	sy
 8009df0:	61fb      	str	r3, [r7, #28]
}
 8009df2:	bf00      	nop
 8009df4:	e7fe      	b.n	8009df4 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009df6:	f002 fac5 	bl	800c384 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009dfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009dfc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009dfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009e02:	429a      	cmp	r2, r3
 8009e04:	d302      	bcc.n	8009e0c <xQueueGenericSend+0xd4>
 8009e06:	683b      	ldr	r3, [r7, #0]
 8009e08:	2b02      	cmp	r3, #2
 8009e0a:	d129      	bne.n	8009e60 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009e0c:	683a      	ldr	r2, [r7, #0]
 8009e0e:	68b9      	ldr	r1, [r7, #8]
 8009e10:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009e12:	f000 fa2e 	bl	800a272 <prvCopyDataToQueue>
 8009e16:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009e18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	d010      	beq.n	8009e42 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009e20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e22:	3324      	adds	r3, #36	; 0x24
 8009e24:	4618      	mov	r0, r3
 8009e26:	f001 f8d3 	bl	800afd0 <xTaskRemoveFromEventList>
 8009e2a:	4603      	mov	r3, r0
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	d013      	beq.n	8009e58 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009e30:	4b3f      	ldr	r3, [pc, #252]	; (8009f30 <xQueueGenericSend+0x1f8>)
 8009e32:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009e36:	601a      	str	r2, [r3, #0]
 8009e38:	f3bf 8f4f 	dsb	sy
 8009e3c:	f3bf 8f6f 	isb	sy
 8009e40:	e00a      	b.n	8009e58 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8009e42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	d007      	beq.n	8009e58 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009e48:	4b39      	ldr	r3, [pc, #228]	; (8009f30 <xQueueGenericSend+0x1f8>)
 8009e4a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009e4e:	601a      	str	r2, [r3, #0]
 8009e50:	f3bf 8f4f 	dsb	sy
 8009e54:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8009e58:	f002 fac4 	bl	800c3e4 <vPortExitCritical>
				return pdPASS;
 8009e5c:	2301      	movs	r3, #1
 8009e5e:	e063      	b.n	8009f28 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	d103      	bne.n	8009e6e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009e66:	f002 fabd 	bl	800c3e4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8009e6a:	2300      	movs	r3, #0
 8009e6c:	e05c      	b.n	8009f28 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009e6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	d106      	bne.n	8009e82 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009e74:	f107 0314 	add.w	r3, r7, #20
 8009e78:	4618      	mov	r0, r3
 8009e7a:	f001 f90d 	bl	800b098 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009e7e:	2301      	movs	r3, #1
 8009e80:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009e82:	f002 faaf 	bl	800c3e4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009e86:	f000 fe67 	bl	800ab58 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009e8a:	f002 fa7b 	bl	800c384 <vPortEnterCritical>
 8009e8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e90:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009e94:	b25b      	sxtb	r3, r3
 8009e96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e9a:	d103      	bne.n	8009ea4 <xQueueGenericSend+0x16c>
 8009e9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e9e:	2200      	movs	r2, #0
 8009ea0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009ea4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ea6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009eaa:	b25b      	sxtb	r3, r3
 8009eac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009eb0:	d103      	bne.n	8009eba <xQueueGenericSend+0x182>
 8009eb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009eb4:	2200      	movs	r2, #0
 8009eb6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009eba:	f002 fa93 	bl	800c3e4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009ebe:	1d3a      	adds	r2, r7, #4
 8009ec0:	f107 0314 	add.w	r3, r7, #20
 8009ec4:	4611      	mov	r1, r2
 8009ec6:	4618      	mov	r0, r3
 8009ec8:	f001 f8fc 	bl	800b0c4 <xTaskCheckForTimeOut>
 8009ecc:	4603      	mov	r3, r0
 8009ece:	2b00      	cmp	r3, #0
 8009ed0:	d124      	bne.n	8009f1c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8009ed2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009ed4:	f000 fac5 	bl	800a462 <prvIsQueueFull>
 8009ed8:	4603      	mov	r3, r0
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	d018      	beq.n	8009f10 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009ede:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ee0:	3310      	adds	r3, #16
 8009ee2:	687a      	ldr	r2, [r7, #4]
 8009ee4:	4611      	mov	r1, r2
 8009ee6:	4618      	mov	r0, r3
 8009ee8:	f001 f822 	bl	800af30 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8009eec:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009eee:	f000 fa50 	bl	800a392 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8009ef2:	f000 fe3f 	bl	800ab74 <xTaskResumeAll>
 8009ef6:	4603      	mov	r3, r0
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	f47f af7c 	bne.w	8009df6 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8009efe:	4b0c      	ldr	r3, [pc, #48]	; (8009f30 <xQueueGenericSend+0x1f8>)
 8009f00:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009f04:	601a      	str	r2, [r3, #0]
 8009f06:	f3bf 8f4f 	dsb	sy
 8009f0a:	f3bf 8f6f 	isb	sy
 8009f0e:	e772      	b.n	8009df6 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009f10:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009f12:	f000 fa3e 	bl	800a392 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009f16:	f000 fe2d 	bl	800ab74 <xTaskResumeAll>
 8009f1a:	e76c      	b.n	8009df6 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009f1c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009f1e:	f000 fa38 	bl	800a392 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009f22:	f000 fe27 	bl	800ab74 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8009f26:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8009f28:	4618      	mov	r0, r3
 8009f2a:	3738      	adds	r7, #56	; 0x38
 8009f2c:	46bd      	mov	sp, r7
 8009f2e:	bd80      	pop	{r7, pc}
 8009f30:	e000ed04 	.word	0xe000ed04

08009f34 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009f34:	b580      	push	{r7, lr}
 8009f36:	b090      	sub	sp, #64	; 0x40
 8009f38:	af00      	add	r7, sp, #0
 8009f3a:	60f8      	str	r0, [r7, #12]
 8009f3c:	60b9      	str	r1, [r7, #8]
 8009f3e:	607a      	str	r2, [r7, #4]
 8009f40:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8009f46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	d10a      	bne.n	8009f62 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8009f4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f50:	f383 8811 	msr	BASEPRI, r3
 8009f54:	f3bf 8f6f 	isb	sy
 8009f58:	f3bf 8f4f 	dsb	sy
 8009f5c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009f5e:	bf00      	nop
 8009f60:	e7fe      	b.n	8009f60 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009f62:	68bb      	ldr	r3, [r7, #8]
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	d103      	bne.n	8009f70 <xQueueGenericSendFromISR+0x3c>
 8009f68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f6c:	2b00      	cmp	r3, #0
 8009f6e:	d101      	bne.n	8009f74 <xQueueGenericSendFromISR+0x40>
 8009f70:	2301      	movs	r3, #1
 8009f72:	e000      	b.n	8009f76 <xQueueGenericSendFromISR+0x42>
 8009f74:	2300      	movs	r3, #0
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	d10a      	bne.n	8009f90 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8009f7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f7e:	f383 8811 	msr	BASEPRI, r3
 8009f82:	f3bf 8f6f 	isb	sy
 8009f86:	f3bf 8f4f 	dsb	sy
 8009f8a:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009f8c:	bf00      	nop
 8009f8e:	e7fe      	b.n	8009f8e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009f90:	683b      	ldr	r3, [r7, #0]
 8009f92:	2b02      	cmp	r3, #2
 8009f94:	d103      	bne.n	8009f9e <xQueueGenericSendFromISR+0x6a>
 8009f96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009f9a:	2b01      	cmp	r3, #1
 8009f9c:	d101      	bne.n	8009fa2 <xQueueGenericSendFromISR+0x6e>
 8009f9e:	2301      	movs	r3, #1
 8009fa0:	e000      	b.n	8009fa4 <xQueueGenericSendFromISR+0x70>
 8009fa2:	2300      	movs	r3, #0
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	d10a      	bne.n	8009fbe <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8009fa8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fac:	f383 8811 	msr	BASEPRI, r3
 8009fb0:	f3bf 8f6f 	isb	sy
 8009fb4:	f3bf 8f4f 	dsb	sy
 8009fb8:	623b      	str	r3, [r7, #32]
}
 8009fba:	bf00      	nop
 8009fbc:	e7fe      	b.n	8009fbc <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009fbe:	f002 fac3 	bl	800c548 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8009fc2:	f3ef 8211 	mrs	r2, BASEPRI
 8009fc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fca:	f383 8811 	msr	BASEPRI, r3
 8009fce:	f3bf 8f6f 	isb	sy
 8009fd2:	f3bf 8f4f 	dsb	sy
 8009fd6:	61fa      	str	r2, [r7, #28]
 8009fd8:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8009fda:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009fdc:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009fde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009fe0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009fe2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009fe4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009fe6:	429a      	cmp	r2, r3
 8009fe8:	d302      	bcc.n	8009ff0 <xQueueGenericSendFromISR+0xbc>
 8009fea:	683b      	ldr	r3, [r7, #0]
 8009fec:	2b02      	cmp	r3, #2
 8009fee:	d12f      	bne.n	800a050 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009ff0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ff2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009ff6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009ffa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ffc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ffe:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a000:	683a      	ldr	r2, [r7, #0]
 800a002:	68b9      	ldr	r1, [r7, #8]
 800a004:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800a006:	f000 f934 	bl	800a272 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a00a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800a00e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a012:	d112      	bne.n	800a03a <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a014:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a016:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a018:	2b00      	cmp	r3, #0
 800a01a:	d016      	beq.n	800a04a <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a01c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a01e:	3324      	adds	r3, #36	; 0x24
 800a020:	4618      	mov	r0, r3
 800a022:	f000 ffd5 	bl	800afd0 <xTaskRemoveFromEventList>
 800a026:	4603      	mov	r3, r0
 800a028:	2b00      	cmp	r3, #0
 800a02a:	d00e      	beq.n	800a04a <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	2b00      	cmp	r3, #0
 800a030:	d00b      	beq.n	800a04a <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	2201      	movs	r2, #1
 800a036:	601a      	str	r2, [r3, #0]
 800a038:	e007      	b.n	800a04a <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a03a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800a03e:	3301      	adds	r3, #1
 800a040:	b2db      	uxtb	r3, r3
 800a042:	b25a      	sxtb	r2, r3
 800a044:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a046:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800a04a:	2301      	movs	r3, #1
 800a04c:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800a04e:	e001      	b.n	800a054 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a050:	2300      	movs	r3, #0
 800a052:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a054:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a056:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a058:	697b      	ldr	r3, [r7, #20]
 800a05a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800a05e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a060:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800a062:	4618      	mov	r0, r3
 800a064:	3740      	adds	r7, #64	; 0x40
 800a066:	46bd      	mov	sp, r7
 800a068:	bd80      	pop	{r7, pc}
	...

0800a06c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800a06c:	b580      	push	{r7, lr}
 800a06e:	b08c      	sub	sp, #48	; 0x30
 800a070:	af00      	add	r7, sp, #0
 800a072:	60f8      	str	r0, [r7, #12]
 800a074:	60b9      	str	r1, [r7, #8]
 800a076:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800a078:	2300      	movs	r3, #0
 800a07a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a07c:	68fb      	ldr	r3, [r7, #12]
 800a07e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a080:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a082:	2b00      	cmp	r3, #0
 800a084:	d10a      	bne.n	800a09c <xQueueReceive+0x30>
	__asm volatile
 800a086:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a08a:	f383 8811 	msr	BASEPRI, r3
 800a08e:	f3bf 8f6f 	isb	sy
 800a092:	f3bf 8f4f 	dsb	sy
 800a096:	623b      	str	r3, [r7, #32]
}
 800a098:	bf00      	nop
 800a09a:	e7fe      	b.n	800a09a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a09c:	68bb      	ldr	r3, [r7, #8]
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	d103      	bne.n	800a0aa <xQueueReceive+0x3e>
 800a0a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a0a6:	2b00      	cmp	r3, #0
 800a0a8:	d101      	bne.n	800a0ae <xQueueReceive+0x42>
 800a0aa:	2301      	movs	r3, #1
 800a0ac:	e000      	b.n	800a0b0 <xQueueReceive+0x44>
 800a0ae:	2300      	movs	r3, #0
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	d10a      	bne.n	800a0ca <xQueueReceive+0x5e>
	__asm volatile
 800a0b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0b8:	f383 8811 	msr	BASEPRI, r3
 800a0bc:	f3bf 8f6f 	isb	sy
 800a0c0:	f3bf 8f4f 	dsb	sy
 800a0c4:	61fb      	str	r3, [r7, #28]
}
 800a0c6:	bf00      	nop
 800a0c8:	e7fe      	b.n	800a0c8 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a0ca:	f001 f943 	bl	800b354 <xTaskGetSchedulerState>
 800a0ce:	4603      	mov	r3, r0
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	d102      	bne.n	800a0da <xQueueReceive+0x6e>
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	2b00      	cmp	r3, #0
 800a0d8:	d101      	bne.n	800a0de <xQueueReceive+0x72>
 800a0da:	2301      	movs	r3, #1
 800a0dc:	e000      	b.n	800a0e0 <xQueueReceive+0x74>
 800a0de:	2300      	movs	r3, #0
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	d10a      	bne.n	800a0fa <xQueueReceive+0x8e>
	__asm volatile
 800a0e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0e8:	f383 8811 	msr	BASEPRI, r3
 800a0ec:	f3bf 8f6f 	isb	sy
 800a0f0:	f3bf 8f4f 	dsb	sy
 800a0f4:	61bb      	str	r3, [r7, #24]
}
 800a0f6:	bf00      	nop
 800a0f8:	e7fe      	b.n	800a0f8 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a0fa:	f002 f943 	bl	800c384 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a0fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a100:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a102:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a104:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a106:	2b00      	cmp	r3, #0
 800a108:	d01f      	beq.n	800a14a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a10a:	68b9      	ldr	r1, [r7, #8]
 800a10c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a10e:	f000 f91a 	bl	800a346 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a112:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a114:	1e5a      	subs	r2, r3, #1
 800a116:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a118:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a11a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a11c:	691b      	ldr	r3, [r3, #16]
 800a11e:	2b00      	cmp	r3, #0
 800a120:	d00f      	beq.n	800a142 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a122:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a124:	3310      	adds	r3, #16
 800a126:	4618      	mov	r0, r3
 800a128:	f000 ff52 	bl	800afd0 <xTaskRemoveFromEventList>
 800a12c:	4603      	mov	r3, r0
 800a12e:	2b00      	cmp	r3, #0
 800a130:	d007      	beq.n	800a142 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a132:	4b3d      	ldr	r3, [pc, #244]	; (800a228 <xQueueReceive+0x1bc>)
 800a134:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a138:	601a      	str	r2, [r3, #0]
 800a13a:	f3bf 8f4f 	dsb	sy
 800a13e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a142:	f002 f94f 	bl	800c3e4 <vPortExitCritical>
				return pdPASS;
 800a146:	2301      	movs	r3, #1
 800a148:	e069      	b.n	800a21e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	d103      	bne.n	800a158 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a150:	f002 f948 	bl	800c3e4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a154:	2300      	movs	r3, #0
 800a156:	e062      	b.n	800a21e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a158:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d106      	bne.n	800a16c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a15e:	f107 0310 	add.w	r3, r7, #16
 800a162:	4618      	mov	r0, r3
 800a164:	f000 ff98 	bl	800b098 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a168:	2301      	movs	r3, #1
 800a16a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a16c:	f002 f93a 	bl	800c3e4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a170:	f000 fcf2 	bl	800ab58 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a174:	f002 f906 	bl	800c384 <vPortEnterCritical>
 800a178:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a17a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a17e:	b25b      	sxtb	r3, r3
 800a180:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a184:	d103      	bne.n	800a18e <xQueueReceive+0x122>
 800a186:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a188:	2200      	movs	r2, #0
 800a18a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a18e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a190:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a194:	b25b      	sxtb	r3, r3
 800a196:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a19a:	d103      	bne.n	800a1a4 <xQueueReceive+0x138>
 800a19c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a19e:	2200      	movs	r2, #0
 800a1a0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a1a4:	f002 f91e 	bl	800c3e4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a1a8:	1d3a      	adds	r2, r7, #4
 800a1aa:	f107 0310 	add.w	r3, r7, #16
 800a1ae:	4611      	mov	r1, r2
 800a1b0:	4618      	mov	r0, r3
 800a1b2:	f000 ff87 	bl	800b0c4 <xTaskCheckForTimeOut>
 800a1b6:	4603      	mov	r3, r0
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	d123      	bne.n	800a204 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a1bc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a1be:	f000 f93a 	bl	800a436 <prvIsQueueEmpty>
 800a1c2:	4603      	mov	r3, r0
 800a1c4:	2b00      	cmp	r3, #0
 800a1c6:	d017      	beq.n	800a1f8 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a1c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1ca:	3324      	adds	r3, #36	; 0x24
 800a1cc:	687a      	ldr	r2, [r7, #4]
 800a1ce:	4611      	mov	r1, r2
 800a1d0:	4618      	mov	r0, r3
 800a1d2:	f000 fead 	bl	800af30 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a1d6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a1d8:	f000 f8db 	bl	800a392 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a1dc:	f000 fcca 	bl	800ab74 <xTaskResumeAll>
 800a1e0:	4603      	mov	r3, r0
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d189      	bne.n	800a0fa <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800a1e6:	4b10      	ldr	r3, [pc, #64]	; (800a228 <xQueueReceive+0x1bc>)
 800a1e8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a1ec:	601a      	str	r2, [r3, #0]
 800a1ee:	f3bf 8f4f 	dsb	sy
 800a1f2:	f3bf 8f6f 	isb	sy
 800a1f6:	e780      	b.n	800a0fa <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800a1f8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a1fa:	f000 f8ca 	bl	800a392 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a1fe:	f000 fcb9 	bl	800ab74 <xTaskResumeAll>
 800a202:	e77a      	b.n	800a0fa <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800a204:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a206:	f000 f8c4 	bl	800a392 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a20a:	f000 fcb3 	bl	800ab74 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a20e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a210:	f000 f911 	bl	800a436 <prvIsQueueEmpty>
 800a214:	4603      	mov	r3, r0
 800a216:	2b00      	cmp	r3, #0
 800a218:	f43f af6f 	beq.w	800a0fa <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a21c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a21e:	4618      	mov	r0, r3
 800a220:	3730      	adds	r7, #48	; 0x30
 800a222:	46bd      	mov	sp, r7
 800a224:	bd80      	pop	{r7, pc}
 800a226:	bf00      	nop
 800a228:	e000ed04 	.word	0xe000ed04

0800a22c <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800a22c:	b580      	push	{r7, lr}
 800a22e:	b084      	sub	sp, #16
 800a230:	af00      	add	r7, sp, #0
 800a232:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800a238:	68fb      	ldr	r3, [r7, #12]
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	d10a      	bne.n	800a254 <vQueueDelete+0x28>
	__asm volatile
 800a23e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a242:	f383 8811 	msr	BASEPRI, r3
 800a246:	f3bf 8f6f 	isb	sy
 800a24a:	f3bf 8f4f 	dsb	sy
 800a24e:	60bb      	str	r3, [r7, #8]
}
 800a250:	bf00      	nop
 800a252:	e7fe      	b.n	800a252 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800a254:	68f8      	ldr	r0, [r7, #12]
 800a256:	f000 f947 	bl	800a4e8 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800a25a:	68fb      	ldr	r3, [r7, #12]
 800a25c:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800a260:	2b00      	cmp	r3, #0
 800a262:	d102      	bne.n	800a26a <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 800a264:	68f8      	ldr	r0, [r7, #12]
 800a266:	f002 fa7b 	bl	800c760 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800a26a:	bf00      	nop
 800a26c:	3710      	adds	r7, #16
 800a26e:	46bd      	mov	sp, r7
 800a270:	bd80      	pop	{r7, pc}

0800a272 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800a272:	b580      	push	{r7, lr}
 800a274:	b086      	sub	sp, #24
 800a276:	af00      	add	r7, sp, #0
 800a278:	60f8      	str	r0, [r7, #12]
 800a27a:	60b9      	str	r1, [r7, #8]
 800a27c:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800a27e:	2300      	movs	r3, #0
 800a280:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a286:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800a288:	68fb      	ldr	r3, [r7, #12]
 800a28a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a28c:	2b00      	cmp	r3, #0
 800a28e:	d10d      	bne.n	800a2ac <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a290:	68fb      	ldr	r3, [r7, #12]
 800a292:	681b      	ldr	r3, [r3, #0]
 800a294:	2b00      	cmp	r3, #0
 800a296:	d14d      	bne.n	800a334 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a298:	68fb      	ldr	r3, [r7, #12]
 800a29a:	689b      	ldr	r3, [r3, #8]
 800a29c:	4618      	mov	r0, r3
 800a29e:	f001 f877 	bl	800b390 <xTaskPriorityDisinherit>
 800a2a2:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800a2a4:	68fb      	ldr	r3, [r7, #12]
 800a2a6:	2200      	movs	r2, #0
 800a2a8:	609a      	str	r2, [r3, #8]
 800a2aa:	e043      	b.n	800a334 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	d119      	bne.n	800a2e6 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a2b2:	68fb      	ldr	r3, [r7, #12]
 800a2b4:	6858      	ldr	r0, [r3, #4]
 800a2b6:	68fb      	ldr	r3, [r7, #12]
 800a2b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a2ba:	461a      	mov	r2, r3
 800a2bc:	68b9      	ldr	r1, [r7, #8]
 800a2be:	f002 fc90 	bl	800cbe2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a2c2:	68fb      	ldr	r3, [r7, #12]
 800a2c4:	685a      	ldr	r2, [r3, #4]
 800a2c6:	68fb      	ldr	r3, [r7, #12]
 800a2c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a2ca:	441a      	add	r2, r3
 800a2cc:	68fb      	ldr	r3, [r7, #12]
 800a2ce:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a2d0:	68fb      	ldr	r3, [r7, #12]
 800a2d2:	685a      	ldr	r2, [r3, #4]
 800a2d4:	68fb      	ldr	r3, [r7, #12]
 800a2d6:	689b      	ldr	r3, [r3, #8]
 800a2d8:	429a      	cmp	r2, r3
 800a2da:	d32b      	bcc.n	800a334 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800a2dc:	68fb      	ldr	r3, [r7, #12]
 800a2de:	681a      	ldr	r2, [r3, #0]
 800a2e0:	68fb      	ldr	r3, [r7, #12]
 800a2e2:	605a      	str	r2, [r3, #4]
 800a2e4:	e026      	b.n	800a334 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800a2e6:	68fb      	ldr	r3, [r7, #12]
 800a2e8:	68d8      	ldr	r0, [r3, #12]
 800a2ea:	68fb      	ldr	r3, [r7, #12]
 800a2ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a2ee:	461a      	mov	r2, r3
 800a2f0:	68b9      	ldr	r1, [r7, #8]
 800a2f2:	f002 fc76 	bl	800cbe2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800a2f6:	68fb      	ldr	r3, [r7, #12]
 800a2f8:	68da      	ldr	r2, [r3, #12]
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a2fe:	425b      	negs	r3, r3
 800a300:	441a      	add	r2, r3
 800a302:	68fb      	ldr	r3, [r7, #12]
 800a304:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a306:	68fb      	ldr	r3, [r7, #12]
 800a308:	68da      	ldr	r2, [r3, #12]
 800a30a:	68fb      	ldr	r3, [r7, #12]
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	429a      	cmp	r2, r3
 800a310:	d207      	bcs.n	800a322 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800a312:	68fb      	ldr	r3, [r7, #12]
 800a314:	689a      	ldr	r2, [r3, #8]
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a31a:	425b      	negs	r3, r3
 800a31c:	441a      	add	r2, r3
 800a31e:	68fb      	ldr	r3, [r7, #12]
 800a320:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	2b02      	cmp	r3, #2
 800a326:	d105      	bne.n	800a334 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a328:	693b      	ldr	r3, [r7, #16]
 800a32a:	2b00      	cmp	r3, #0
 800a32c:	d002      	beq.n	800a334 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800a32e:	693b      	ldr	r3, [r7, #16]
 800a330:	3b01      	subs	r3, #1
 800a332:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a334:	693b      	ldr	r3, [r7, #16]
 800a336:	1c5a      	adds	r2, r3, #1
 800a338:	68fb      	ldr	r3, [r7, #12]
 800a33a:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800a33c:	697b      	ldr	r3, [r7, #20]
}
 800a33e:	4618      	mov	r0, r3
 800a340:	3718      	adds	r7, #24
 800a342:	46bd      	mov	sp, r7
 800a344:	bd80      	pop	{r7, pc}

0800a346 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800a346:	b580      	push	{r7, lr}
 800a348:	b082      	sub	sp, #8
 800a34a:	af00      	add	r7, sp, #0
 800a34c:	6078      	str	r0, [r7, #4]
 800a34e:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a354:	2b00      	cmp	r3, #0
 800a356:	d018      	beq.n	800a38a <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	68da      	ldr	r2, [r3, #12]
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a360:	441a      	add	r2, r3
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	68da      	ldr	r2, [r3, #12]
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	689b      	ldr	r3, [r3, #8]
 800a36e:	429a      	cmp	r2, r3
 800a370:	d303      	bcc.n	800a37a <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	681a      	ldr	r2, [r3, #0]
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	68d9      	ldr	r1, [r3, #12]
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a382:	461a      	mov	r2, r3
 800a384:	6838      	ldr	r0, [r7, #0]
 800a386:	f002 fc2c 	bl	800cbe2 <memcpy>
	}
}
 800a38a:	bf00      	nop
 800a38c:	3708      	adds	r7, #8
 800a38e:	46bd      	mov	sp, r7
 800a390:	bd80      	pop	{r7, pc}

0800a392 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800a392:	b580      	push	{r7, lr}
 800a394:	b084      	sub	sp, #16
 800a396:	af00      	add	r7, sp, #0
 800a398:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800a39a:	f001 fff3 	bl	800c384 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a3a4:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a3a6:	e011      	b.n	800a3cc <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3ac:	2b00      	cmp	r3, #0
 800a3ae:	d012      	beq.n	800a3d6 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	3324      	adds	r3, #36	; 0x24
 800a3b4:	4618      	mov	r0, r3
 800a3b6:	f000 fe0b 	bl	800afd0 <xTaskRemoveFromEventList>
 800a3ba:	4603      	mov	r3, r0
 800a3bc:	2b00      	cmp	r3, #0
 800a3be:	d001      	beq.n	800a3c4 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800a3c0:	f000 fee2 	bl	800b188 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800a3c4:	7bfb      	ldrb	r3, [r7, #15]
 800a3c6:	3b01      	subs	r3, #1
 800a3c8:	b2db      	uxtb	r3, r3
 800a3ca:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a3cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a3d0:	2b00      	cmp	r3, #0
 800a3d2:	dce9      	bgt.n	800a3a8 <prvUnlockQueue+0x16>
 800a3d4:	e000      	b.n	800a3d8 <prvUnlockQueue+0x46>
					break;
 800a3d6:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	22ff      	movs	r2, #255	; 0xff
 800a3dc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800a3e0:	f002 f800 	bl	800c3e4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800a3e4:	f001 ffce 	bl	800c384 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a3ee:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a3f0:	e011      	b.n	800a416 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	691b      	ldr	r3, [r3, #16]
 800a3f6:	2b00      	cmp	r3, #0
 800a3f8:	d012      	beq.n	800a420 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	3310      	adds	r3, #16
 800a3fe:	4618      	mov	r0, r3
 800a400:	f000 fde6 	bl	800afd0 <xTaskRemoveFromEventList>
 800a404:	4603      	mov	r3, r0
 800a406:	2b00      	cmp	r3, #0
 800a408:	d001      	beq.n	800a40e <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800a40a:	f000 febd 	bl	800b188 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800a40e:	7bbb      	ldrb	r3, [r7, #14]
 800a410:	3b01      	subs	r3, #1
 800a412:	b2db      	uxtb	r3, r3
 800a414:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a416:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a41a:	2b00      	cmp	r3, #0
 800a41c:	dce9      	bgt.n	800a3f2 <prvUnlockQueue+0x60>
 800a41e:	e000      	b.n	800a422 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800a420:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	22ff      	movs	r2, #255	; 0xff
 800a426:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800a42a:	f001 ffdb 	bl	800c3e4 <vPortExitCritical>
}
 800a42e:	bf00      	nop
 800a430:	3710      	adds	r7, #16
 800a432:	46bd      	mov	sp, r7
 800a434:	bd80      	pop	{r7, pc}

0800a436 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800a436:	b580      	push	{r7, lr}
 800a438:	b084      	sub	sp, #16
 800a43a:	af00      	add	r7, sp, #0
 800a43c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a43e:	f001 ffa1 	bl	800c384 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a446:	2b00      	cmp	r3, #0
 800a448:	d102      	bne.n	800a450 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800a44a:	2301      	movs	r3, #1
 800a44c:	60fb      	str	r3, [r7, #12]
 800a44e:	e001      	b.n	800a454 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800a450:	2300      	movs	r3, #0
 800a452:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a454:	f001 ffc6 	bl	800c3e4 <vPortExitCritical>

	return xReturn;
 800a458:	68fb      	ldr	r3, [r7, #12]
}
 800a45a:	4618      	mov	r0, r3
 800a45c:	3710      	adds	r7, #16
 800a45e:	46bd      	mov	sp, r7
 800a460:	bd80      	pop	{r7, pc}

0800a462 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800a462:	b580      	push	{r7, lr}
 800a464:	b084      	sub	sp, #16
 800a466:	af00      	add	r7, sp, #0
 800a468:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a46a:	f001 ff8b 	bl	800c384 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a476:	429a      	cmp	r2, r3
 800a478:	d102      	bne.n	800a480 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800a47a:	2301      	movs	r3, #1
 800a47c:	60fb      	str	r3, [r7, #12]
 800a47e:	e001      	b.n	800a484 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800a480:	2300      	movs	r3, #0
 800a482:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a484:	f001 ffae 	bl	800c3e4 <vPortExitCritical>

	return xReturn;
 800a488:	68fb      	ldr	r3, [r7, #12]
}
 800a48a:	4618      	mov	r0, r3
 800a48c:	3710      	adds	r7, #16
 800a48e:	46bd      	mov	sp, r7
 800a490:	bd80      	pop	{r7, pc}
	...

0800a494 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800a494:	b480      	push	{r7}
 800a496:	b085      	sub	sp, #20
 800a498:	af00      	add	r7, sp, #0
 800a49a:	6078      	str	r0, [r7, #4]
 800a49c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a49e:	2300      	movs	r3, #0
 800a4a0:	60fb      	str	r3, [r7, #12]
 800a4a2:	e014      	b.n	800a4ce <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800a4a4:	4a0f      	ldr	r2, [pc, #60]	; (800a4e4 <vQueueAddToRegistry+0x50>)
 800a4a6:	68fb      	ldr	r3, [r7, #12]
 800a4a8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800a4ac:	2b00      	cmp	r3, #0
 800a4ae:	d10b      	bne.n	800a4c8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800a4b0:	490c      	ldr	r1, [pc, #48]	; (800a4e4 <vQueueAddToRegistry+0x50>)
 800a4b2:	68fb      	ldr	r3, [r7, #12]
 800a4b4:	683a      	ldr	r2, [r7, #0]
 800a4b6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800a4ba:	4a0a      	ldr	r2, [pc, #40]	; (800a4e4 <vQueueAddToRegistry+0x50>)
 800a4bc:	68fb      	ldr	r3, [r7, #12]
 800a4be:	00db      	lsls	r3, r3, #3
 800a4c0:	4413      	add	r3, r2
 800a4c2:	687a      	ldr	r2, [r7, #4]
 800a4c4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800a4c6:	e006      	b.n	800a4d6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a4c8:	68fb      	ldr	r3, [r7, #12]
 800a4ca:	3301      	adds	r3, #1
 800a4cc:	60fb      	str	r3, [r7, #12]
 800a4ce:	68fb      	ldr	r3, [r7, #12]
 800a4d0:	2b07      	cmp	r3, #7
 800a4d2:	d9e7      	bls.n	800a4a4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800a4d4:	bf00      	nop
 800a4d6:	bf00      	nop
 800a4d8:	3714      	adds	r7, #20
 800a4da:	46bd      	mov	sp, r7
 800a4dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4e0:	4770      	bx	lr
 800a4e2:	bf00      	nop
 800a4e4:	20001234 	.word	0x20001234

0800a4e8 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800a4e8:	b480      	push	{r7}
 800a4ea:	b085      	sub	sp, #20
 800a4ec:	af00      	add	r7, sp, #0
 800a4ee:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a4f0:	2300      	movs	r3, #0
 800a4f2:	60fb      	str	r3, [r7, #12]
 800a4f4:	e016      	b.n	800a524 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800a4f6:	4a10      	ldr	r2, [pc, #64]	; (800a538 <vQueueUnregisterQueue+0x50>)
 800a4f8:	68fb      	ldr	r3, [r7, #12]
 800a4fa:	00db      	lsls	r3, r3, #3
 800a4fc:	4413      	add	r3, r2
 800a4fe:	685b      	ldr	r3, [r3, #4]
 800a500:	687a      	ldr	r2, [r7, #4]
 800a502:	429a      	cmp	r2, r3
 800a504:	d10b      	bne.n	800a51e <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800a506:	4a0c      	ldr	r2, [pc, #48]	; (800a538 <vQueueUnregisterQueue+0x50>)
 800a508:	68fb      	ldr	r3, [r7, #12]
 800a50a:	2100      	movs	r1, #0
 800a50c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800a510:	4a09      	ldr	r2, [pc, #36]	; (800a538 <vQueueUnregisterQueue+0x50>)
 800a512:	68fb      	ldr	r3, [r7, #12]
 800a514:	00db      	lsls	r3, r3, #3
 800a516:	4413      	add	r3, r2
 800a518:	2200      	movs	r2, #0
 800a51a:	605a      	str	r2, [r3, #4]
				break;
 800a51c:	e006      	b.n	800a52c <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a51e:	68fb      	ldr	r3, [r7, #12]
 800a520:	3301      	adds	r3, #1
 800a522:	60fb      	str	r3, [r7, #12]
 800a524:	68fb      	ldr	r3, [r7, #12]
 800a526:	2b07      	cmp	r3, #7
 800a528:	d9e5      	bls.n	800a4f6 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800a52a:	bf00      	nop
 800a52c:	bf00      	nop
 800a52e:	3714      	adds	r7, #20
 800a530:	46bd      	mov	sp, r7
 800a532:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a536:	4770      	bx	lr
 800a538:	20001234 	.word	0x20001234

0800a53c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a53c:	b580      	push	{r7, lr}
 800a53e:	b086      	sub	sp, #24
 800a540:	af00      	add	r7, sp, #0
 800a542:	60f8      	str	r0, [r7, #12]
 800a544:	60b9      	str	r1, [r7, #8]
 800a546:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800a548:	68fb      	ldr	r3, [r7, #12]
 800a54a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800a54c:	f001 ff1a 	bl	800c384 <vPortEnterCritical>
 800a550:	697b      	ldr	r3, [r7, #20]
 800a552:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a556:	b25b      	sxtb	r3, r3
 800a558:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a55c:	d103      	bne.n	800a566 <vQueueWaitForMessageRestricted+0x2a>
 800a55e:	697b      	ldr	r3, [r7, #20]
 800a560:	2200      	movs	r2, #0
 800a562:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a566:	697b      	ldr	r3, [r7, #20]
 800a568:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a56c:	b25b      	sxtb	r3, r3
 800a56e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a572:	d103      	bne.n	800a57c <vQueueWaitForMessageRestricted+0x40>
 800a574:	697b      	ldr	r3, [r7, #20]
 800a576:	2200      	movs	r2, #0
 800a578:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a57c:	f001 ff32 	bl	800c3e4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800a580:	697b      	ldr	r3, [r7, #20]
 800a582:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a584:	2b00      	cmp	r3, #0
 800a586:	d106      	bne.n	800a596 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800a588:	697b      	ldr	r3, [r7, #20]
 800a58a:	3324      	adds	r3, #36	; 0x24
 800a58c:	687a      	ldr	r2, [r7, #4]
 800a58e:	68b9      	ldr	r1, [r7, #8]
 800a590:	4618      	mov	r0, r3
 800a592:	f000 fcf1 	bl	800af78 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800a596:	6978      	ldr	r0, [r7, #20]
 800a598:	f7ff fefb 	bl	800a392 <prvUnlockQueue>
	}
 800a59c:	bf00      	nop
 800a59e:	3718      	adds	r7, #24
 800a5a0:	46bd      	mov	sp, r7
 800a5a2:	bd80      	pop	{r7, pc}

0800a5a4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800a5a4:	b580      	push	{r7, lr}
 800a5a6:	b08e      	sub	sp, #56	; 0x38
 800a5a8:	af04      	add	r7, sp, #16
 800a5aa:	60f8      	str	r0, [r7, #12]
 800a5ac:	60b9      	str	r1, [r7, #8]
 800a5ae:	607a      	str	r2, [r7, #4]
 800a5b0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800a5b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a5b4:	2b00      	cmp	r3, #0
 800a5b6:	d10a      	bne.n	800a5ce <xTaskCreateStatic+0x2a>
	__asm volatile
 800a5b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5bc:	f383 8811 	msr	BASEPRI, r3
 800a5c0:	f3bf 8f6f 	isb	sy
 800a5c4:	f3bf 8f4f 	dsb	sy
 800a5c8:	623b      	str	r3, [r7, #32]
}
 800a5ca:	bf00      	nop
 800a5cc:	e7fe      	b.n	800a5cc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800a5ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a5d0:	2b00      	cmp	r3, #0
 800a5d2:	d10a      	bne.n	800a5ea <xTaskCreateStatic+0x46>
	__asm volatile
 800a5d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5d8:	f383 8811 	msr	BASEPRI, r3
 800a5dc:	f3bf 8f6f 	isb	sy
 800a5e0:	f3bf 8f4f 	dsb	sy
 800a5e4:	61fb      	str	r3, [r7, #28]
}
 800a5e6:	bf00      	nop
 800a5e8:	e7fe      	b.n	800a5e8 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800a5ea:	23bc      	movs	r3, #188	; 0xbc
 800a5ec:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a5ee:	693b      	ldr	r3, [r7, #16]
 800a5f0:	2bbc      	cmp	r3, #188	; 0xbc
 800a5f2:	d00a      	beq.n	800a60a <xTaskCreateStatic+0x66>
	__asm volatile
 800a5f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5f8:	f383 8811 	msr	BASEPRI, r3
 800a5fc:	f3bf 8f6f 	isb	sy
 800a600:	f3bf 8f4f 	dsb	sy
 800a604:	61bb      	str	r3, [r7, #24]
}
 800a606:	bf00      	nop
 800a608:	e7fe      	b.n	800a608 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800a60a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800a60c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a60e:	2b00      	cmp	r3, #0
 800a610:	d01e      	beq.n	800a650 <xTaskCreateStatic+0xac>
 800a612:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a614:	2b00      	cmp	r3, #0
 800a616:	d01b      	beq.n	800a650 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a618:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a61a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a61c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a61e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a620:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800a622:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a624:	2202      	movs	r2, #2
 800a626:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a62a:	2300      	movs	r3, #0
 800a62c:	9303      	str	r3, [sp, #12]
 800a62e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a630:	9302      	str	r3, [sp, #8]
 800a632:	f107 0314 	add.w	r3, r7, #20
 800a636:	9301      	str	r3, [sp, #4]
 800a638:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a63a:	9300      	str	r3, [sp, #0]
 800a63c:	683b      	ldr	r3, [r7, #0]
 800a63e:	687a      	ldr	r2, [r7, #4]
 800a640:	68b9      	ldr	r1, [r7, #8]
 800a642:	68f8      	ldr	r0, [r7, #12]
 800a644:	f000 f850 	bl	800a6e8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a648:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a64a:	f000 f8f3 	bl	800a834 <prvAddNewTaskToReadyList>
 800a64e:	e001      	b.n	800a654 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800a650:	2300      	movs	r3, #0
 800a652:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800a654:	697b      	ldr	r3, [r7, #20]
	}
 800a656:	4618      	mov	r0, r3
 800a658:	3728      	adds	r7, #40	; 0x28
 800a65a:	46bd      	mov	sp, r7
 800a65c:	bd80      	pop	{r7, pc}

0800a65e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800a65e:	b580      	push	{r7, lr}
 800a660:	b08c      	sub	sp, #48	; 0x30
 800a662:	af04      	add	r7, sp, #16
 800a664:	60f8      	str	r0, [r7, #12]
 800a666:	60b9      	str	r1, [r7, #8]
 800a668:	603b      	str	r3, [r7, #0]
 800a66a:	4613      	mov	r3, r2
 800a66c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800a66e:	88fb      	ldrh	r3, [r7, #6]
 800a670:	009b      	lsls	r3, r3, #2
 800a672:	4618      	mov	r0, r3
 800a674:	f001 ffa8 	bl	800c5c8 <pvPortMalloc>
 800a678:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800a67a:	697b      	ldr	r3, [r7, #20]
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d00e      	beq.n	800a69e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800a680:	20bc      	movs	r0, #188	; 0xbc
 800a682:	f001 ffa1 	bl	800c5c8 <pvPortMalloc>
 800a686:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800a688:	69fb      	ldr	r3, [r7, #28]
 800a68a:	2b00      	cmp	r3, #0
 800a68c:	d003      	beq.n	800a696 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800a68e:	69fb      	ldr	r3, [r7, #28]
 800a690:	697a      	ldr	r2, [r7, #20]
 800a692:	631a      	str	r2, [r3, #48]	; 0x30
 800a694:	e005      	b.n	800a6a2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800a696:	6978      	ldr	r0, [r7, #20]
 800a698:	f002 f862 	bl	800c760 <vPortFree>
 800a69c:	e001      	b.n	800a6a2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800a69e:	2300      	movs	r3, #0
 800a6a0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800a6a2:	69fb      	ldr	r3, [r7, #28]
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	d017      	beq.n	800a6d8 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800a6a8:	69fb      	ldr	r3, [r7, #28]
 800a6aa:	2200      	movs	r2, #0
 800a6ac:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a6b0:	88fa      	ldrh	r2, [r7, #6]
 800a6b2:	2300      	movs	r3, #0
 800a6b4:	9303      	str	r3, [sp, #12]
 800a6b6:	69fb      	ldr	r3, [r7, #28]
 800a6b8:	9302      	str	r3, [sp, #8]
 800a6ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a6bc:	9301      	str	r3, [sp, #4]
 800a6be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a6c0:	9300      	str	r3, [sp, #0]
 800a6c2:	683b      	ldr	r3, [r7, #0]
 800a6c4:	68b9      	ldr	r1, [r7, #8]
 800a6c6:	68f8      	ldr	r0, [r7, #12]
 800a6c8:	f000 f80e 	bl	800a6e8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a6cc:	69f8      	ldr	r0, [r7, #28]
 800a6ce:	f000 f8b1 	bl	800a834 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a6d2:	2301      	movs	r3, #1
 800a6d4:	61bb      	str	r3, [r7, #24]
 800a6d6:	e002      	b.n	800a6de <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a6d8:	f04f 33ff 	mov.w	r3, #4294967295
 800a6dc:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a6de:	69bb      	ldr	r3, [r7, #24]
	}
 800a6e0:	4618      	mov	r0, r3
 800a6e2:	3720      	adds	r7, #32
 800a6e4:	46bd      	mov	sp, r7
 800a6e6:	bd80      	pop	{r7, pc}

0800a6e8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800a6e8:	b580      	push	{r7, lr}
 800a6ea:	b088      	sub	sp, #32
 800a6ec:	af00      	add	r7, sp, #0
 800a6ee:	60f8      	str	r0, [r7, #12]
 800a6f0:	60b9      	str	r1, [r7, #8]
 800a6f2:	607a      	str	r2, [r7, #4]
 800a6f4:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800a6f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a6f8:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	009b      	lsls	r3, r3, #2
 800a6fe:	461a      	mov	r2, r3
 800a700:	21a5      	movs	r1, #165	; 0xa5
 800a702:	f002 fa7c 	bl	800cbfe <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800a706:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a708:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800a710:	3b01      	subs	r3, #1
 800a712:	009b      	lsls	r3, r3, #2
 800a714:	4413      	add	r3, r2
 800a716:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800a718:	69bb      	ldr	r3, [r7, #24]
 800a71a:	f023 0307 	bic.w	r3, r3, #7
 800a71e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a720:	69bb      	ldr	r3, [r7, #24]
 800a722:	f003 0307 	and.w	r3, r3, #7
 800a726:	2b00      	cmp	r3, #0
 800a728:	d00a      	beq.n	800a740 <prvInitialiseNewTask+0x58>
	__asm volatile
 800a72a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a72e:	f383 8811 	msr	BASEPRI, r3
 800a732:	f3bf 8f6f 	isb	sy
 800a736:	f3bf 8f4f 	dsb	sy
 800a73a:	617b      	str	r3, [r7, #20]
}
 800a73c:	bf00      	nop
 800a73e:	e7fe      	b.n	800a73e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800a740:	68bb      	ldr	r3, [r7, #8]
 800a742:	2b00      	cmp	r3, #0
 800a744:	d01f      	beq.n	800a786 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a746:	2300      	movs	r3, #0
 800a748:	61fb      	str	r3, [r7, #28]
 800a74a:	e012      	b.n	800a772 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a74c:	68ba      	ldr	r2, [r7, #8]
 800a74e:	69fb      	ldr	r3, [r7, #28]
 800a750:	4413      	add	r3, r2
 800a752:	7819      	ldrb	r1, [r3, #0]
 800a754:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a756:	69fb      	ldr	r3, [r7, #28]
 800a758:	4413      	add	r3, r2
 800a75a:	3334      	adds	r3, #52	; 0x34
 800a75c:	460a      	mov	r2, r1
 800a75e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800a760:	68ba      	ldr	r2, [r7, #8]
 800a762:	69fb      	ldr	r3, [r7, #28]
 800a764:	4413      	add	r3, r2
 800a766:	781b      	ldrb	r3, [r3, #0]
 800a768:	2b00      	cmp	r3, #0
 800a76a:	d006      	beq.n	800a77a <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a76c:	69fb      	ldr	r3, [r7, #28]
 800a76e:	3301      	adds	r3, #1
 800a770:	61fb      	str	r3, [r7, #28]
 800a772:	69fb      	ldr	r3, [r7, #28]
 800a774:	2b0f      	cmp	r3, #15
 800a776:	d9e9      	bls.n	800a74c <prvInitialiseNewTask+0x64>
 800a778:	e000      	b.n	800a77c <prvInitialiseNewTask+0x94>
			{
				break;
 800a77a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a77c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a77e:	2200      	movs	r2, #0
 800a780:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800a784:	e003      	b.n	800a78e <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800a786:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a788:	2200      	movs	r2, #0
 800a78a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a78e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a790:	2b37      	cmp	r3, #55	; 0x37
 800a792:	d901      	bls.n	800a798 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a794:	2337      	movs	r3, #55	; 0x37
 800a796:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a798:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a79a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a79c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a79e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a7a0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a7a2:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800a7a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a7a6:	2200      	movs	r2, #0
 800a7a8:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a7aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a7ac:	3304      	adds	r3, #4
 800a7ae:	4618      	mov	r0, r3
 800a7b0:	f7ff f886 	bl	80098c0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a7b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a7b6:	3318      	adds	r3, #24
 800a7b8:	4618      	mov	r0, r3
 800a7ba:	f7ff f881 	bl	80098c0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a7be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a7c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a7c2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a7c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a7c6:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800a7ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a7cc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a7ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a7d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a7d2:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a7d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a7d6:	2200      	movs	r2, #0
 800a7d8:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a7dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a7de:	2200      	movs	r2, #0
 800a7e0:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800a7e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a7e6:	3354      	adds	r3, #84	; 0x54
 800a7e8:	2260      	movs	r2, #96	; 0x60
 800a7ea:	2100      	movs	r1, #0
 800a7ec:	4618      	mov	r0, r3
 800a7ee:	f002 fa06 	bl	800cbfe <memset>
 800a7f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a7f4:	4a0c      	ldr	r2, [pc, #48]	; (800a828 <prvInitialiseNewTask+0x140>)
 800a7f6:	659a      	str	r2, [r3, #88]	; 0x58
 800a7f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a7fa:	4a0c      	ldr	r2, [pc, #48]	; (800a82c <prvInitialiseNewTask+0x144>)
 800a7fc:	65da      	str	r2, [r3, #92]	; 0x5c
 800a7fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a800:	4a0b      	ldr	r2, [pc, #44]	; (800a830 <prvInitialiseNewTask+0x148>)
 800a802:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a804:	683a      	ldr	r2, [r7, #0]
 800a806:	68f9      	ldr	r1, [r7, #12]
 800a808:	69b8      	ldr	r0, [r7, #24]
 800a80a:	f001 fc8d 	bl	800c128 <pxPortInitialiseStack>
 800a80e:	4602      	mov	r2, r0
 800a810:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a812:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800a814:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a816:	2b00      	cmp	r3, #0
 800a818:	d002      	beq.n	800a820 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a81a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a81c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a81e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a820:	bf00      	nop
 800a822:	3720      	adds	r7, #32
 800a824:	46bd      	mov	sp, r7
 800a826:	bd80      	pop	{r7, pc}
 800a828:	080111ac 	.word	0x080111ac
 800a82c:	080111cc 	.word	0x080111cc
 800a830:	0801118c 	.word	0x0801118c

0800a834 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a834:	b580      	push	{r7, lr}
 800a836:	b082      	sub	sp, #8
 800a838:	af00      	add	r7, sp, #0
 800a83a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a83c:	f001 fda2 	bl	800c384 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a840:	4b2d      	ldr	r3, [pc, #180]	; (800a8f8 <prvAddNewTaskToReadyList+0xc4>)
 800a842:	681b      	ldr	r3, [r3, #0]
 800a844:	3301      	adds	r3, #1
 800a846:	4a2c      	ldr	r2, [pc, #176]	; (800a8f8 <prvAddNewTaskToReadyList+0xc4>)
 800a848:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a84a:	4b2c      	ldr	r3, [pc, #176]	; (800a8fc <prvAddNewTaskToReadyList+0xc8>)
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	2b00      	cmp	r3, #0
 800a850:	d109      	bne.n	800a866 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a852:	4a2a      	ldr	r2, [pc, #168]	; (800a8fc <prvAddNewTaskToReadyList+0xc8>)
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a858:	4b27      	ldr	r3, [pc, #156]	; (800a8f8 <prvAddNewTaskToReadyList+0xc4>)
 800a85a:	681b      	ldr	r3, [r3, #0]
 800a85c:	2b01      	cmp	r3, #1
 800a85e:	d110      	bne.n	800a882 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a860:	f000 fcb6 	bl	800b1d0 <prvInitialiseTaskLists>
 800a864:	e00d      	b.n	800a882 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a866:	4b26      	ldr	r3, [pc, #152]	; (800a900 <prvAddNewTaskToReadyList+0xcc>)
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	d109      	bne.n	800a882 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a86e:	4b23      	ldr	r3, [pc, #140]	; (800a8fc <prvAddNewTaskToReadyList+0xc8>)
 800a870:	681b      	ldr	r3, [r3, #0]
 800a872:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a878:	429a      	cmp	r2, r3
 800a87a:	d802      	bhi.n	800a882 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a87c:	4a1f      	ldr	r2, [pc, #124]	; (800a8fc <prvAddNewTaskToReadyList+0xc8>)
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a882:	4b20      	ldr	r3, [pc, #128]	; (800a904 <prvAddNewTaskToReadyList+0xd0>)
 800a884:	681b      	ldr	r3, [r3, #0]
 800a886:	3301      	adds	r3, #1
 800a888:	4a1e      	ldr	r2, [pc, #120]	; (800a904 <prvAddNewTaskToReadyList+0xd0>)
 800a88a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800a88c:	4b1d      	ldr	r3, [pc, #116]	; (800a904 <prvAddNewTaskToReadyList+0xd0>)
 800a88e:	681a      	ldr	r2, [r3, #0]
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a898:	4b1b      	ldr	r3, [pc, #108]	; (800a908 <prvAddNewTaskToReadyList+0xd4>)
 800a89a:	681b      	ldr	r3, [r3, #0]
 800a89c:	429a      	cmp	r2, r3
 800a89e:	d903      	bls.n	800a8a8 <prvAddNewTaskToReadyList+0x74>
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a8a4:	4a18      	ldr	r2, [pc, #96]	; (800a908 <prvAddNewTaskToReadyList+0xd4>)
 800a8a6:	6013      	str	r3, [r2, #0]
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a8ac:	4613      	mov	r3, r2
 800a8ae:	009b      	lsls	r3, r3, #2
 800a8b0:	4413      	add	r3, r2
 800a8b2:	009b      	lsls	r3, r3, #2
 800a8b4:	4a15      	ldr	r2, [pc, #84]	; (800a90c <prvAddNewTaskToReadyList+0xd8>)
 800a8b6:	441a      	add	r2, r3
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	3304      	adds	r3, #4
 800a8bc:	4619      	mov	r1, r3
 800a8be:	4610      	mov	r0, r2
 800a8c0:	f7ff f80b 	bl	80098da <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a8c4:	f001 fd8e 	bl	800c3e4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a8c8:	4b0d      	ldr	r3, [pc, #52]	; (800a900 <prvAddNewTaskToReadyList+0xcc>)
 800a8ca:	681b      	ldr	r3, [r3, #0]
 800a8cc:	2b00      	cmp	r3, #0
 800a8ce:	d00e      	beq.n	800a8ee <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a8d0:	4b0a      	ldr	r3, [pc, #40]	; (800a8fc <prvAddNewTaskToReadyList+0xc8>)
 800a8d2:	681b      	ldr	r3, [r3, #0]
 800a8d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a8da:	429a      	cmp	r2, r3
 800a8dc:	d207      	bcs.n	800a8ee <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a8de:	4b0c      	ldr	r3, [pc, #48]	; (800a910 <prvAddNewTaskToReadyList+0xdc>)
 800a8e0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a8e4:	601a      	str	r2, [r3, #0]
 800a8e6:	f3bf 8f4f 	dsb	sy
 800a8ea:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a8ee:	bf00      	nop
 800a8f0:	3708      	adds	r7, #8
 800a8f2:	46bd      	mov	sp, r7
 800a8f4:	bd80      	pop	{r7, pc}
 800a8f6:	bf00      	nop
 800a8f8:	20001748 	.word	0x20001748
 800a8fc:	20001274 	.word	0x20001274
 800a900:	20001754 	.word	0x20001754
 800a904:	20001764 	.word	0x20001764
 800a908:	20001750 	.word	0x20001750
 800a90c:	20001278 	.word	0x20001278
 800a910:	e000ed04 	.word	0xe000ed04

0800a914 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800a914:	b580      	push	{r7, lr}
 800a916:	b08a      	sub	sp, #40	; 0x28
 800a918:	af00      	add	r7, sp, #0
 800a91a:	6078      	str	r0, [r7, #4]
 800a91c:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800a91e:	2300      	movs	r3, #0
 800a920:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	2b00      	cmp	r3, #0
 800a926:	d10a      	bne.n	800a93e <vTaskDelayUntil+0x2a>
	__asm volatile
 800a928:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a92c:	f383 8811 	msr	BASEPRI, r3
 800a930:	f3bf 8f6f 	isb	sy
 800a934:	f3bf 8f4f 	dsb	sy
 800a938:	617b      	str	r3, [r7, #20]
}
 800a93a:	bf00      	nop
 800a93c:	e7fe      	b.n	800a93c <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 800a93e:	683b      	ldr	r3, [r7, #0]
 800a940:	2b00      	cmp	r3, #0
 800a942:	d10a      	bne.n	800a95a <vTaskDelayUntil+0x46>
	__asm volatile
 800a944:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a948:	f383 8811 	msr	BASEPRI, r3
 800a94c:	f3bf 8f6f 	isb	sy
 800a950:	f3bf 8f4f 	dsb	sy
 800a954:	613b      	str	r3, [r7, #16]
}
 800a956:	bf00      	nop
 800a958:	e7fe      	b.n	800a958 <vTaskDelayUntil+0x44>
		configASSERT( uxSchedulerSuspended == 0 );
 800a95a:	4b2a      	ldr	r3, [pc, #168]	; (800aa04 <vTaskDelayUntil+0xf0>)
 800a95c:	681b      	ldr	r3, [r3, #0]
 800a95e:	2b00      	cmp	r3, #0
 800a960:	d00a      	beq.n	800a978 <vTaskDelayUntil+0x64>
	__asm volatile
 800a962:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a966:	f383 8811 	msr	BASEPRI, r3
 800a96a:	f3bf 8f6f 	isb	sy
 800a96e:	f3bf 8f4f 	dsb	sy
 800a972:	60fb      	str	r3, [r7, #12]
}
 800a974:	bf00      	nop
 800a976:	e7fe      	b.n	800a976 <vTaskDelayUntil+0x62>

		vTaskSuspendAll();
 800a978:	f000 f8ee 	bl	800ab58 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800a97c:	4b22      	ldr	r3, [pc, #136]	; (800aa08 <vTaskDelayUntil+0xf4>)
 800a97e:	681b      	ldr	r3, [r3, #0]
 800a980:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	681b      	ldr	r3, [r3, #0]
 800a986:	683a      	ldr	r2, [r7, #0]
 800a988:	4413      	add	r3, r2
 800a98a:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	681b      	ldr	r3, [r3, #0]
 800a990:	6a3a      	ldr	r2, [r7, #32]
 800a992:	429a      	cmp	r2, r3
 800a994:	d20b      	bcs.n	800a9ae <vTaskDelayUntil+0x9a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	69fa      	ldr	r2, [r7, #28]
 800a99c:	429a      	cmp	r2, r3
 800a99e:	d211      	bcs.n	800a9c4 <vTaskDelayUntil+0xb0>
 800a9a0:	69fa      	ldr	r2, [r7, #28]
 800a9a2:	6a3b      	ldr	r3, [r7, #32]
 800a9a4:	429a      	cmp	r2, r3
 800a9a6:	d90d      	bls.n	800a9c4 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 800a9a8:	2301      	movs	r3, #1
 800a9aa:	627b      	str	r3, [r7, #36]	; 0x24
 800a9ac:	e00a      	b.n	800a9c4 <vTaskDelayUntil+0xb0>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	681b      	ldr	r3, [r3, #0]
 800a9b2:	69fa      	ldr	r2, [r7, #28]
 800a9b4:	429a      	cmp	r2, r3
 800a9b6:	d303      	bcc.n	800a9c0 <vTaskDelayUntil+0xac>
 800a9b8:	69fa      	ldr	r2, [r7, #28]
 800a9ba:	6a3b      	ldr	r3, [r7, #32]
 800a9bc:	429a      	cmp	r2, r3
 800a9be:	d901      	bls.n	800a9c4 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 800a9c0:	2301      	movs	r3, #1
 800a9c2:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	69fa      	ldr	r2, [r7, #28]
 800a9c8:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800a9ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9cc:	2b00      	cmp	r3, #0
 800a9ce:	d006      	beq.n	800a9de <vTaskDelayUntil+0xca>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800a9d0:	69fa      	ldr	r2, [r7, #28]
 800a9d2:	6a3b      	ldr	r3, [r7, #32]
 800a9d4:	1ad3      	subs	r3, r2, r3
 800a9d6:	2100      	movs	r1, #0
 800a9d8:	4618      	mov	r0, r3
 800a9da:	f000 ff49 	bl	800b870 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800a9de:	f000 f8c9 	bl	800ab74 <xTaskResumeAll>
 800a9e2:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a9e4:	69bb      	ldr	r3, [r7, #24]
 800a9e6:	2b00      	cmp	r3, #0
 800a9e8:	d107      	bne.n	800a9fa <vTaskDelayUntil+0xe6>
		{
			portYIELD_WITHIN_API();
 800a9ea:	4b08      	ldr	r3, [pc, #32]	; (800aa0c <vTaskDelayUntil+0xf8>)
 800a9ec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a9f0:	601a      	str	r2, [r3, #0]
 800a9f2:	f3bf 8f4f 	dsb	sy
 800a9f6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a9fa:	bf00      	nop
 800a9fc:	3728      	adds	r7, #40	; 0x28
 800a9fe:	46bd      	mov	sp, r7
 800aa00:	bd80      	pop	{r7, pc}
 800aa02:	bf00      	nop
 800aa04:	20001770 	.word	0x20001770
 800aa08:	2000174c 	.word	0x2000174c
 800aa0c:	e000ed04 	.word	0xe000ed04

0800aa10 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800aa10:	b580      	push	{r7, lr}
 800aa12:	b084      	sub	sp, #16
 800aa14:	af00      	add	r7, sp, #0
 800aa16:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800aa18:	2300      	movs	r3, #0
 800aa1a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	2b00      	cmp	r3, #0
 800aa20:	d017      	beq.n	800aa52 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800aa22:	4b13      	ldr	r3, [pc, #76]	; (800aa70 <vTaskDelay+0x60>)
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	d00a      	beq.n	800aa40 <vTaskDelay+0x30>
	__asm volatile
 800aa2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa2e:	f383 8811 	msr	BASEPRI, r3
 800aa32:	f3bf 8f6f 	isb	sy
 800aa36:	f3bf 8f4f 	dsb	sy
 800aa3a:	60bb      	str	r3, [r7, #8]
}
 800aa3c:	bf00      	nop
 800aa3e:	e7fe      	b.n	800aa3e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800aa40:	f000 f88a 	bl	800ab58 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800aa44:	2100      	movs	r1, #0
 800aa46:	6878      	ldr	r0, [r7, #4]
 800aa48:	f000 ff12 	bl	800b870 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800aa4c:	f000 f892 	bl	800ab74 <xTaskResumeAll>
 800aa50:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800aa52:	68fb      	ldr	r3, [r7, #12]
 800aa54:	2b00      	cmp	r3, #0
 800aa56:	d107      	bne.n	800aa68 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800aa58:	4b06      	ldr	r3, [pc, #24]	; (800aa74 <vTaskDelay+0x64>)
 800aa5a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aa5e:	601a      	str	r2, [r3, #0]
 800aa60:	f3bf 8f4f 	dsb	sy
 800aa64:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800aa68:	bf00      	nop
 800aa6a:	3710      	adds	r7, #16
 800aa6c:	46bd      	mov	sp, r7
 800aa6e:	bd80      	pop	{r7, pc}
 800aa70:	20001770 	.word	0x20001770
 800aa74:	e000ed04 	.word	0xe000ed04

0800aa78 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800aa78:	b580      	push	{r7, lr}
 800aa7a:	b08a      	sub	sp, #40	; 0x28
 800aa7c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800aa7e:	2300      	movs	r3, #0
 800aa80:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800aa82:	2300      	movs	r3, #0
 800aa84:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800aa86:	463a      	mov	r2, r7
 800aa88:	1d39      	adds	r1, r7, #4
 800aa8a:	f107 0308 	add.w	r3, r7, #8
 800aa8e:	4618      	mov	r0, r3
 800aa90:	f7fe fec2 	bl	8009818 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800aa94:	6839      	ldr	r1, [r7, #0]
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	68ba      	ldr	r2, [r7, #8]
 800aa9a:	9202      	str	r2, [sp, #8]
 800aa9c:	9301      	str	r3, [sp, #4]
 800aa9e:	2300      	movs	r3, #0
 800aaa0:	9300      	str	r3, [sp, #0]
 800aaa2:	2300      	movs	r3, #0
 800aaa4:	460a      	mov	r2, r1
 800aaa6:	4924      	ldr	r1, [pc, #144]	; (800ab38 <vTaskStartScheduler+0xc0>)
 800aaa8:	4824      	ldr	r0, [pc, #144]	; (800ab3c <vTaskStartScheduler+0xc4>)
 800aaaa:	f7ff fd7b 	bl	800a5a4 <xTaskCreateStatic>
 800aaae:	4603      	mov	r3, r0
 800aab0:	4a23      	ldr	r2, [pc, #140]	; (800ab40 <vTaskStartScheduler+0xc8>)
 800aab2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800aab4:	4b22      	ldr	r3, [pc, #136]	; (800ab40 <vTaskStartScheduler+0xc8>)
 800aab6:	681b      	ldr	r3, [r3, #0]
 800aab8:	2b00      	cmp	r3, #0
 800aaba:	d002      	beq.n	800aac2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800aabc:	2301      	movs	r3, #1
 800aabe:	617b      	str	r3, [r7, #20]
 800aac0:	e001      	b.n	800aac6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800aac2:	2300      	movs	r3, #0
 800aac4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800aac6:	697b      	ldr	r3, [r7, #20]
 800aac8:	2b01      	cmp	r3, #1
 800aaca:	d102      	bne.n	800aad2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800aacc:	f000 ff24 	bl	800b918 <xTimerCreateTimerTask>
 800aad0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800aad2:	697b      	ldr	r3, [r7, #20]
 800aad4:	2b01      	cmp	r3, #1
 800aad6:	d11b      	bne.n	800ab10 <vTaskStartScheduler+0x98>
	__asm volatile
 800aad8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aadc:	f383 8811 	msr	BASEPRI, r3
 800aae0:	f3bf 8f6f 	isb	sy
 800aae4:	f3bf 8f4f 	dsb	sy
 800aae8:	613b      	str	r3, [r7, #16]
}
 800aaea:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800aaec:	4b15      	ldr	r3, [pc, #84]	; (800ab44 <vTaskStartScheduler+0xcc>)
 800aaee:	681b      	ldr	r3, [r3, #0]
 800aaf0:	3354      	adds	r3, #84	; 0x54
 800aaf2:	4a15      	ldr	r2, [pc, #84]	; (800ab48 <vTaskStartScheduler+0xd0>)
 800aaf4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800aaf6:	4b15      	ldr	r3, [pc, #84]	; (800ab4c <vTaskStartScheduler+0xd4>)
 800aaf8:	f04f 32ff 	mov.w	r2, #4294967295
 800aafc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800aafe:	4b14      	ldr	r3, [pc, #80]	; (800ab50 <vTaskStartScheduler+0xd8>)
 800ab00:	2201      	movs	r2, #1
 800ab02:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800ab04:	4b13      	ldr	r3, [pc, #76]	; (800ab54 <vTaskStartScheduler+0xdc>)
 800ab06:	2200      	movs	r2, #0
 800ab08:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800ab0a:	f001 fb99 	bl	800c240 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800ab0e:	e00e      	b.n	800ab2e <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800ab10:	697b      	ldr	r3, [r7, #20]
 800ab12:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab16:	d10a      	bne.n	800ab2e <vTaskStartScheduler+0xb6>
	__asm volatile
 800ab18:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab1c:	f383 8811 	msr	BASEPRI, r3
 800ab20:	f3bf 8f6f 	isb	sy
 800ab24:	f3bf 8f4f 	dsb	sy
 800ab28:	60fb      	str	r3, [r7, #12]
}
 800ab2a:	bf00      	nop
 800ab2c:	e7fe      	b.n	800ab2c <vTaskStartScheduler+0xb4>
}
 800ab2e:	bf00      	nop
 800ab30:	3718      	adds	r7, #24
 800ab32:	46bd      	mov	sp, r7
 800ab34:	bd80      	pop	{r7, pc}
 800ab36:	bf00      	nop
 800ab38:	0801105c 	.word	0x0801105c
 800ab3c:	0800b1a1 	.word	0x0800b1a1
 800ab40:	2000176c 	.word	0x2000176c
 800ab44:	20001274 	.word	0x20001274
 800ab48:	20000054 	.word	0x20000054
 800ab4c:	20001768 	.word	0x20001768
 800ab50:	20001754 	.word	0x20001754
 800ab54:	2000174c 	.word	0x2000174c

0800ab58 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800ab58:	b480      	push	{r7}
 800ab5a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800ab5c:	4b04      	ldr	r3, [pc, #16]	; (800ab70 <vTaskSuspendAll+0x18>)
 800ab5e:	681b      	ldr	r3, [r3, #0]
 800ab60:	3301      	adds	r3, #1
 800ab62:	4a03      	ldr	r2, [pc, #12]	; (800ab70 <vTaskSuspendAll+0x18>)
 800ab64:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800ab66:	bf00      	nop
 800ab68:	46bd      	mov	sp, r7
 800ab6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab6e:	4770      	bx	lr
 800ab70:	20001770 	.word	0x20001770

0800ab74 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800ab74:	b580      	push	{r7, lr}
 800ab76:	b084      	sub	sp, #16
 800ab78:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800ab7a:	2300      	movs	r3, #0
 800ab7c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800ab7e:	2300      	movs	r3, #0
 800ab80:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800ab82:	4b42      	ldr	r3, [pc, #264]	; (800ac8c <xTaskResumeAll+0x118>)
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	d10a      	bne.n	800aba0 <xTaskResumeAll+0x2c>
	__asm volatile
 800ab8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab8e:	f383 8811 	msr	BASEPRI, r3
 800ab92:	f3bf 8f6f 	isb	sy
 800ab96:	f3bf 8f4f 	dsb	sy
 800ab9a:	603b      	str	r3, [r7, #0]
}
 800ab9c:	bf00      	nop
 800ab9e:	e7fe      	b.n	800ab9e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800aba0:	f001 fbf0 	bl	800c384 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800aba4:	4b39      	ldr	r3, [pc, #228]	; (800ac8c <xTaskResumeAll+0x118>)
 800aba6:	681b      	ldr	r3, [r3, #0]
 800aba8:	3b01      	subs	r3, #1
 800abaa:	4a38      	ldr	r2, [pc, #224]	; (800ac8c <xTaskResumeAll+0x118>)
 800abac:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800abae:	4b37      	ldr	r3, [pc, #220]	; (800ac8c <xTaskResumeAll+0x118>)
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	2b00      	cmp	r3, #0
 800abb4:	d162      	bne.n	800ac7c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800abb6:	4b36      	ldr	r3, [pc, #216]	; (800ac90 <xTaskResumeAll+0x11c>)
 800abb8:	681b      	ldr	r3, [r3, #0]
 800abba:	2b00      	cmp	r3, #0
 800abbc:	d05e      	beq.n	800ac7c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800abbe:	e02f      	b.n	800ac20 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800abc0:	4b34      	ldr	r3, [pc, #208]	; (800ac94 <xTaskResumeAll+0x120>)
 800abc2:	68db      	ldr	r3, [r3, #12]
 800abc4:	68db      	ldr	r3, [r3, #12]
 800abc6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800abc8:	68fb      	ldr	r3, [r7, #12]
 800abca:	3318      	adds	r3, #24
 800abcc:	4618      	mov	r0, r3
 800abce:	f7fe fee1 	bl	8009994 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800abd2:	68fb      	ldr	r3, [r7, #12]
 800abd4:	3304      	adds	r3, #4
 800abd6:	4618      	mov	r0, r3
 800abd8:	f7fe fedc 	bl	8009994 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800abdc:	68fb      	ldr	r3, [r7, #12]
 800abde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800abe0:	4b2d      	ldr	r3, [pc, #180]	; (800ac98 <xTaskResumeAll+0x124>)
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	429a      	cmp	r2, r3
 800abe6:	d903      	bls.n	800abf0 <xTaskResumeAll+0x7c>
 800abe8:	68fb      	ldr	r3, [r7, #12]
 800abea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800abec:	4a2a      	ldr	r2, [pc, #168]	; (800ac98 <xTaskResumeAll+0x124>)
 800abee:	6013      	str	r3, [r2, #0]
 800abf0:	68fb      	ldr	r3, [r7, #12]
 800abf2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800abf4:	4613      	mov	r3, r2
 800abf6:	009b      	lsls	r3, r3, #2
 800abf8:	4413      	add	r3, r2
 800abfa:	009b      	lsls	r3, r3, #2
 800abfc:	4a27      	ldr	r2, [pc, #156]	; (800ac9c <xTaskResumeAll+0x128>)
 800abfe:	441a      	add	r2, r3
 800ac00:	68fb      	ldr	r3, [r7, #12]
 800ac02:	3304      	adds	r3, #4
 800ac04:	4619      	mov	r1, r3
 800ac06:	4610      	mov	r0, r2
 800ac08:	f7fe fe67 	bl	80098da <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ac0c:	68fb      	ldr	r3, [r7, #12]
 800ac0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ac10:	4b23      	ldr	r3, [pc, #140]	; (800aca0 <xTaskResumeAll+0x12c>)
 800ac12:	681b      	ldr	r3, [r3, #0]
 800ac14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac16:	429a      	cmp	r2, r3
 800ac18:	d302      	bcc.n	800ac20 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800ac1a:	4b22      	ldr	r3, [pc, #136]	; (800aca4 <xTaskResumeAll+0x130>)
 800ac1c:	2201      	movs	r2, #1
 800ac1e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ac20:	4b1c      	ldr	r3, [pc, #112]	; (800ac94 <xTaskResumeAll+0x120>)
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	2b00      	cmp	r3, #0
 800ac26:	d1cb      	bne.n	800abc0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800ac28:	68fb      	ldr	r3, [r7, #12]
 800ac2a:	2b00      	cmp	r3, #0
 800ac2c:	d001      	beq.n	800ac32 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800ac2e:	f000 fb71 	bl	800b314 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800ac32:	4b1d      	ldr	r3, [pc, #116]	; (800aca8 <xTaskResumeAll+0x134>)
 800ac34:	681b      	ldr	r3, [r3, #0]
 800ac36:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	2b00      	cmp	r3, #0
 800ac3c:	d010      	beq.n	800ac60 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800ac3e:	f000 f859 	bl	800acf4 <xTaskIncrementTick>
 800ac42:	4603      	mov	r3, r0
 800ac44:	2b00      	cmp	r3, #0
 800ac46:	d002      	beq.n	800ac4e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800ac48:	4b16      	ldr	r3, [pc, #88]	; (800aca4 <xTaskResumeAll+0x130>)
 800ac4a:	2201      	movs	r2, #1
 800ac4c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	3b01      	subs	r3, #1
 800ac52:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	2b00      	cmp	r3, #0
 800ac58:	d1f1      	bne.n	800ac3e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800ac5a:	4b13      	ldr	r3, [pc, #76]	; (800aca8 <xTaskResumeAll+0x134>)
 800ac5c:	2200      	movs	r2, #0
 800ac5e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800ac60:	4b10      	ldr	r3, [pc, #64]	; (800aca4 <xTaskResumeAll+0x130>)
 800ac62:	681b      	ldr	r3, [r3, #0]
 800ac64:	2b00      	cmp	r3, #0
 800ac66:	d009      	beq.n	800ac7c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800ac68:	2301      	movs	r3, #1
 800ac6a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800ac6c:	4b0f      	ldr	r3, [pc, #60]	; (800acac <xTaskResumeAll+0x138>)
 800ac6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ac72:	601a      	str	r2, [r3, #0]
 800ac74:	f3bf 8f4f 	dsb	sy
 800ac78:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ac7c:	f001 fbb2 	bl	800c3e4 <vPortExitCritical>

	return xAlreadyYielded;
 800ac80:	68bb      	ldr	r3, [r7, #8]
}
 800ac82:	4618      	mov	r0, r3
 800ac84:	3710      	adds	r7, #16
 800ac86:	46bd      	mov	sp, r7
 800ac88:	bd80      	pop	{r7, pc}
 800ac8a:	bf00      	nop
 800ac8c:	20001770 	.word	0x20001770
 800ac90:	20001748 	.word	0x20001748
 800ac94:	20001708 	.word	0x20001708
 800ac98:	20001750 	.word	0x20001750
 800ac9c:	20001278 	.word	0x20001278
 800aca0:	20001274 	.word	0x20001274
 800aca4:	2000175c 	.word	0x2000175c
 800aca8:	20001758 	.word	0x20001758
 800acac:	e000ed04 	.word	0xe000ed04

0800acb0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800acb0:	b480      	push	{r7}
 800acb2:	b083      	sub	sp, #12
 800acb4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800acb6:	4b05      	ldr	r3, [pc, #20]	; (800accc <xTaskGetTickCount+0x1c>)
 800acb8:	681b      	ldr	r3, [r3, #0]
 800acba:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800acbc:	687b      	ldr	r3, [r7, #4]
}
 800acbe:	4618      	mov	r0, r3
 800acc0:	370c      	adds	r7, #12
 800acc2:	46bd      	mov	sp, r7
 800acc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acc8:	4770      	bx	lr
 800acca:	bf00      	nop
 800accc:	2000174c 	.word	0x2000174c

0800acd0 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800acd0:	b580      	push	{r7, lr}
 800acd2:	b082      	sub	sp, #8
 800acd4:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800acd6:	f001 fc37 	bl	800c548 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800acda:	2300      	movs	r3, #0
 800acdc:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800acde:	4b04      	ldr	r3, [pc, #16]	; (800acf0 <xTaskGetTickCountFromISR+0x20>)
 800ace0:	681b      	ldr	r3, [r3, #0]
 800ace2:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ace4:	683b      	ldr	r3, [r7, #0]
}
 800ace6:	4618      	mov	r0, r3
 800ace8:	3708      	adds	r7, #8
 800acea:	46bd      	mov	sp, r7
 800acec:	bd80      	pop	{r7, pc}
 800acee:	bf00      	nop
 800acf0:	2000174c 	.word	0x2000174c

0800acf4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800acf4:	b580      	push	{r7, lr}
 800acf6:	b086      	sub	sp, #24
 800acf8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800acfa:	2300      	movs	r3, #0
 800acfc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800acfe:	4b4f      	ldr	r3, [pc, #316]	; (800ae3c <xTaskIncrementTick+0x148>)
 800ad00:	681b      	ldr	r3, [r3, #0]
 800ad02:	2b00      	cmp	r3, #0
 800ad04:	f040 808f 	bne.w	800ae26 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800ad08:	4b4d      	ldr	r3, [pc, #308]	; (800ae40 <xTaskIncrementTick+0x14c>)
 800ad0a:	681b      	ldr	r3, [r3, #0]
 800ad0c:	3301      	adds	r3, #1
 800ad0e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800ad10:	4a4b      	ldr	r2, [pc, #300]	; (800ae40 <xTaskIncrementTick+0x14c>)
 800ad12:	693b      	ldr	r3, [r7, #16]
 800ad14:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800ad16:	693b      	ldr	r3, [r7, #16]
 800ad18:	2b00      	cmp	r3, #0
 800ad1a:	d120      	bne.n	800ad5e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800ad1c:	4b49      	ldr	r3, [pc, #292]	; (800ae44 <xTaskIncrementTick+0x150>)
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	681b      	ldr	r3, [r3, #0]
 800ad22:	2b00      	cmp	r3, #0
 800ad24:	d00a      	beq.n	800ad3c <xTaskIncrementTick+0x48>
	__asm volatile
 800ad26:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad2a:	f383 8811 	msr	BASEPRI, r3
 800ad2e:	f3bf 8f6f 	isb	sy
 800ad32:	f3bf 8f4f 	dsb	sy
 800ad36:	603b      	str	r3, [r7, #0]
}
 800ad38:	bf00      	nop
 800ad3a:	e7fe      	b.n	800ad3a <xTaskIncrementTick+0x46>
 800ad3c:	4b41      	ldr	r3, [pc, #260]	; (800ae44 <xTaskIncrementTick+0x150>)
 800ad3e:	681b      	ldr	r3, [r3, #0]
 800ad40:	60fb      	str	r3, [r7, #12]
 800ad42:	4b41      	ldr	r3, [pc, #260]	; (800ae48 <xTaskIncrementTick+0x154>)
 800ad44:	681b      	ldr	r3, [r3, #0]
 800ad46:	4a3f      	ldr	r2, [pc, #252]	; (800ae44 <xTaskIncrementTick+0x150>)
 800ad48:	6013      	str	r3, [r2, #0]
 800ad4a:	4a3f      	ldr	r2, [pc, #252]	; (800ae48 <xTaskIncrementTick+0x154>)
 800ad4c:	68fb      	ldr	r3, [r7, #12]
 800ad4e:	6013      	str	r3, [r2, #0]
 800ad50:	4b3e      	ldr	r3, [pc, #248]	; (800ae4c <xTaskIncrementTick+0x158>)
 800ad52:	681b      	ldr	r3, [r3, #0]
 800ad54:	3301      	adds	r3, #1
 800ad56:	4a3d      	ldr	r2, [pc, #244]	; (800ae4c <xTaskIncrementTick+0x158>)
 800ad58:	6013      	str	r3, [r2, #0]
 800ad5a:	f000 fadb 	bl	800b314 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800ad5e:	4b3c      	ldr	r3, [pc, #240]	; (800ae50 <xTaskIncrementTick+0x15c>)
 800ad60:	681b      	ldr	r3, [r3, #0]
 800ad62:	693a      	ldr	r2, [r7, #16]
 800ad64:	429a      	cmp	r2, r3
 800ad66:	d349      	bcc.n	800adfc <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ad68:	4b36      	ldr	r3, [pc, #216]	; (800ae44 <xTaskIncrementTick+0x150>)
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	681b      	ldr	r3, [r3, #0]
 800ad6e:	2b00      	cmp	r3, #0
 800ad70:	d104      	bne.n	800ad7c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ad72:	4b37      	ldr	r3, [pc, #220]	; (800ae50 <xTaskIncrementTick+0x15c>)
 800ad74:	f04f 32ff 	mov.w	r2, #4294967295
 800ad78:	601a      	str	r2, [r3, #0]
					break;
 800ad7a:	e03f      	b.n	800adfc <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ad7c:	4b31      	ldr	r3, [pc, #196]	; (800ae44 <xTaskIncrementTick+0x150>)
 800ad7e:	681b      	ldr	r3, [r3, #0]
 800ad80:	68db      	ldr	r3, [r3, #12]
 800ad82:	68db      	ldr	r3, [r3, #12]
 800ad84:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800ad86:	68bb      	ldr	r3, [r7, #8]
 800ad88:	685b      	ldr	r3, [r3, #4]
 800ad8a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800ad8c:	693a      	ldr	r2, [r7, #16]
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	429a      	cmp	r2, r3
 800ad92:	d203      	bcs.n	800ad9c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800ad94:	4a2e      	ldr	r2, [pc, #184]	; (800ae50 <xTaskIncrementTick+0x15c>)
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800ad9a:	e02f      	b.n	800adfc <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ad9c:	68bb      	ldr	r3, [r7, #8]
 800ad9e:	3304      	adds	r3, #4
 800ada0:	4618      	mov	r0, r3
 800ada2:	f7fe fdf7 	bl	8009994 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800ada6:	68bb      	ldr	r3, [r7, #8]
 800ada8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800adaa:	2b00      	cmp	r3, #0
 800adac:	d004      	beq.n	800adb8 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800adae:	68bb      	ldr	r3, [r7, #8]
 800adb0:	3318      	adds	r3, #24
 800adb2:	4618      	mov	r0, r3
 800adb4:	f7fe fdee 	bl	8009994 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800adb8:	68bb      	ldr	r3, [r7, #8]
 800adba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800adbc:	4b25      	ldr	r3, [pc, #148]	; (800ae54 <xTaskIncrementTick+0x160>)
 800adbe:	681b      	ldr	r3, [r3, #0]
 800adc0:	429a      	cmp	r2, r3
 800adc2:	d903      	bls.n	800adcc <xTaskIncrementTick+0xd8>
 800adc4:	68bb      	ldr	r3, [r7, #8]
 800adc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800adc8:	4a22      	ldr	r2, [pc, #136]	; (800ae54 <xTaskIncrementTick+0x160>)
 800adca:	6013      	str	r3, [r2, #0]
 800adcc:	68bb      	ldr	r3, [r7, #8]
 800adce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800add0:	4613      	mov	r3, r2
 800add2:	009b      	lsls	r3, r3, #2
 800add4:	4413      	add	r3, r2
 800add6:	009b      	lsls	r3, r3, #2
 800add8:	4a1f      	ldr	r2, [pc, #124]	; (800ae58 <xTaskIncrementTick+0x164>)
 800adda:	441a      	add	r2, r3
 800addc:	68bb      	ldr	r3, [r7, #8]
 800adde:	3304      	adds	r3, #4
 800ade0:	4619      	mov	r1, r3
 800ade2:	4610      	mov	r0, r2
 800ade4:	f7fe fd79 	bl	80098da <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ade8:	68bb      	ldr	r3, [r7, #8]
 800adea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800adec:	4b1b      	ldr	r3, [pc, #108]	; (800ae5c <xTaskIncrementTick+0x168>)
 800adee:	681b      	ldr	r3, [r3, #0]
 800adf0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800adf2:	429a      	cmp	r2, r3
 800adf4:	d3b8      	bcc.n	800ad68 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800adf6:	2301      	movs	r3, #1
 800adf8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800adfa:	e7b5      	b.n	800ad68 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800adfc:	4b17      	ldr	r3, [pc, #92]	; (800ae5c <xTaskIncrementTick+0x168>)
 800adfe:	681b      	ldr	r3, [r3, #0]
 800ae00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ae02:	4915      	ldr	r1, [pc, #84]	; (800ae58 <xTaskIncrementTick+0x164>)
 800ae04:	4613      	mov	r3, r2
 800ae06:	009b      	lsls	r3, r3, #2
 800ae08:	4413      	add	r3, r2
 800ae0a:	009b      	lsls	r3, r3, #2
 800ae0c:	440b      	add	r3, r1
 800ae0e:	681b      	ldr	r3, [r3, #0]
 800ae10:	2b01      	cmp	r3, #1
 800ae12:	d901      	bls.n	800ae18 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800ae14:	2301      	movs	r3, #1
 800ae16:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800ae18:	4b11      	ldr	r3, [pc, #68]	; (800ae60 <xTaskIncrementTick+0x16c>)
 800ae1a:	681b      	ldr	r3, [r3, #0]
 800ae1c:	2b00      	cmp	r3, #0
 800ae1e:	d007      	beq.n	800ae30 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800ae20:	2301      	movs	r3, #1
 800ae22:	617b      	str	r3, [r7, #20]
 800ae24:	e004      	b.n	800ae30 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800ae26:	4b0f      	ldr	r3, [pc, #60]	; (800ae64 <xTaskIncrementTick+0x170>)
 800ae28:	681b      	ldr	r3, [r3, #0]
 800ae2a:	3301      	adds	r3, #1
 800ae2c:	4a0d      	ldr	r2, [pc, #52]	; (800ae64 <xTaskIncrementTick+0x170>)
 800ae2e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800ae30:	697b      	ldr	r3, [r7, #20]
}
 800ae32:	4618      	mov	r0, r3
 800ae34:	3718      	adds	r7, #24
 800ae36:	46bd      	mov	sp, r7
 800ae38:	bd80      	pop	{r7, pc}
 800ae3a:	bf00      	nop
 800ae3c:	20001770 	.word	0x20001770
 800ae40:	2000174c 	.word	0x2000174c
 800ae44:	20001700 	.word	0x20001700
 800ae48:	20001704 	.word	0x20001704
 800ae4c:	20001760 	.word	0x20001760
 800ae50:	20001768 	.word	0x20001768
 800ae54:	20001750 	.word	0x20001750
 800ae58:	20001278 	.word	0x20001278
 800ae5c:	20001274 	.word	0x20001274
 800ae60:	2000175c 	.word	0x2000175c
 800ae64:	20001758 	.word	0x20001758

0800ae68 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800ae68:	b480      	push	{r7}
 800ae6a:	b085      	sub	sp, #20
 800ae6c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800ae6e:	4b2a      	ldr	r3, [pc, #168]	; (800af18 <vTaskSwitchContext+0xb0>)
 800ae70:	681b      	ldr	r3, [r3, #0]
 800ae72:	2b00      	cmp	r3, #0
 800ae74:	d003      	beq.n	800ae7e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800ae76:	4b29      	ldr	r3, [pc, #164]	; (800af1c <vTaskSwitchContext+0xb4>)
 800ae78:	2201      	movs	r2, #1
 800ae7a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800ae7c:	e046      	b.n	800af0c <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800ae7e:	4b27      	ldr	r3, [pc, #156]	; (800af1c <vTaskSwitchContext+0xb4>)
 800ae80:	2200      	movs	r2, #0
 800ae82:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ae84:	4b26      	ldr	r3, [pc, #152]	; (800af20 <vTaskSwitchContext+0xb8>)
 800ae86:	681b      	ldr	r3, [r3, #0]
 800ae88:	60fb      	str	r3, [r7, #12]
 800ae8a:	e010      	b.n	800aeae <vTaskSwitchContext+0x46>
 800ae8c:	68fb      	ldr	r3, [r7, #12]
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	d10a      	bne.n	800aea8 <vTaskSwitchContext+0x40>
	__asm volatile
 800ae92:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae96:	f383 8811 	msr	BASEPRI, r3
 800ae9a:	f3bf 8f6f 	isb	sy
 800ae9e:	f3bf 8f4f 	dsb	sy
 800aea2:	607b      	str	r3, [r7, #4]
}
 800aea4:	bf00      	nop
 800aea6:	e7fe      	b.n	800aea6 <vTaskSwitchContext+0x3e>
 800aea8:	68fb      	ldr	r3, [r7, #12]
 800aeaa:	3b01      	subs	r3, #1
 800aeac:	60fb      	str	r3, [r7, #12]
 800aeae:	491d      	ldr	r1, [pc, #116]	; (800af24 <vTaskSwitchContext+0xbc>)
 800aeb0:	68fa      	ldr	r2, [r7, #12]
 800aeb2:	4613      	mov	r3, r2
 800aeb4:	009b      	lsls	r3, r3, #2
 800aeb6:	4413      	add	r3, r2
 800aeb8:	009b      	lsls	r3, r3, #2
 800aeba:	440b      	add	r3, r1
 800aebc:	681b      	ldr	r3, [r3, #0]
 800aebe:	2b00      	cmp	r3, #0
 800aec0:	d0e4      	beq.n	800ae8c <vTaskSwitchContext+0x24>
 800aec2:	68fa      	ldr	r2, [r7, #12]
 800aec4:	4613      	mov	r3, r2
 800aec6:	009b      	lsls	r3, r3, #2
 800aec8:	4413      	add	r3, r2
 800aeca:	009b      	lsls	r3, r3, #2
 800aecc:	4a15      	ldr	r2, [pc, #84]	; (800af24 <vTaskSwitchContext+0xbc>)
 800aece:	4413      	add	r3, r2
 800aed0:	60bb      	str	r3, [r7, #8]
 800aed2:	68bb      	ldr	r3, [r7, #8]
 800aed4:	685b      	ldr	r3, [r3, #4]
 800aed6:	685a      	ldr	r2, [r3, #4]
 800aed8:	68bb      	ldr	r3, [r7, #8]
 800aeda:	605a      	str	r2, [r3, #4]
 800aedc:	68bb      	ldr	r3, [r7, #8]
 800aede:	685a      	ldr	r2, [r3, #4]
 800aee0:	68bb      	ldr	r3, [r7, #8]
 800aee2:	3308      	adds	r3, #8
 800aee4:	429a      	cmp	r2, r3
 800aee6:	d104      	bne.n	800aef2 <vTaskSwitchContext+0x8a>
 800aee8:	68bb      	ldr	r3, [r7, #8]
 800aeea:	685b      	ldr	r3, [r3, #4]
 800aeec:	685a      	ldr	r2, [r3, #4]
 800aeee:	68bb      	ldr	r3, [r7, #8]
 800aef0:	605a      	str	r2, [r3, #4]
 800aef2:	68bb      	ldr	r3, [r7, #8]
 800aef4:	685b      	ldr	r3, [r3, #4]
 800aef6:	68db      	ldr	r3, [r3, #12]
 800aef8:	4a0b      	ldr	r2, [pc, #44]	; (800af28 <vTaskSwitchContext+0xc0>)
 800aefa:	6013      	str	r3, [r2, #0]
 800aefc:	4a08      	ldr	r2, [pc, #32]	; (800af20 <vTaskSwitchContext+0xb8>)
 800aefe:	68fb      	ldr	r3, [r7, #12]
 800af00:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800af02:	4b09      	ldr	r3, [pc, #36]	; (800af28 <vTaskSwitchContext+0xc0>)
 800af04:	681b      	ldr	r3, [r3, #0]
 800af06:	3354      	adds	r3, #84	; 0x54
 800af08:	4a08      	ldr	r2, [pc, #32]	; (800af2c <vTaskSwitchContext+0xc4>)
 800af0a:	6013      	str	r3, [r2, #0]
}
 800af0c:	bf00      	nop
 800af0e:	3714      	adds	r7, #20
 800af10:	46bd      	mov	sp, r7
 800af12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af16:	4770      	bx	lr
 800af18:	20001770 	.word	0x20001770
 800af1c:	2000175c 	.word	0x2000175c
 800af20:	20001750 	.word	0x20001750
 800af24:	20001278 	.word	0x20001278
 800af28:	20001274 	.word	0x20001274
 800af2c:	20000054 	.word	0x20000054

0800af30 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800af30:	b580      	push	{r7, lr}
 800af32:	b084      	sub	sp, #16
 800af34:	af00      	add	r7, sp, #0
 800af36:	6078      	str	r0, [r7, #4]
 800af38:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	2b00      	cmp	r3, #0
 800af3e:	d10a      	bne.n	800af56 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800af40:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af44:	f383 8811 	msr	BASEPRI, r3
 800af48:	f3bf 8f6f 	isb	sy
 800af4c:	f3bf 8f4f 	dsb	sy
 800af50:	60fb      	str	r3, [r7, #12]
}
 800af52:	bf00      	nop
 800af54:	e7fe      	b.n	800af54 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800af56:	4b07      	ldr	r3, [pc, #28]	; (800af74 <vTaskPlaceOnEventList+0x44>)
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	3318      	adds	r3, #24
 800af5c:	4619      	mov	r1, r3
 800af5e:	6878      	ldr	r0, [r7, #4]
 800af60:	f7fe fcdf 	bl	8009922 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800af64:	2101      	movs	r1, #1
 800af66:	6838      	ldr	r0, [r7, #0]
 800af68:	f000 fc82 	bl	800b870 <prvAddCurrentTaskToDelayedList>
}
 800af6c:	bf00      	nop
 800af6e:	3710      	adds	r7, #16
 800af70:	46bd      	mov	sp, r7
 800af72:	bd80      	pop	{r7, pc}
 800af74:	20001274 	.word	0x20001274

0800af78 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800af78:	b580      	push	{r7, lr}
 800af7a:	b086      	sub	sp, #24
 800af7c:	af00      	add	r7, sp, #0
 800af7e:	60f8      	str	r0, [r7, #12]
 800af80:	60b9      	str	r1, [r7, #8]
 800af82:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800af84:	68fb      	ldr	r3, [r7, #12]
 800af86:	2b00      	cmp	r3, #0
 800af88:	d10a      	bne.n	800afa0 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800af8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af8e:	f383 8811 	msr	BASEPRI, r3
 800af92:	f3bf 8f6f 	isb	sy
 800af96:	f3bf 8f4f 	dsb	sy
 800af9a:	617b      	str	r3, [r7, #20]
}
 800af9c:	bf00      	nop
 800af9e:	e7fe      	b.n	800af9e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800afa0:	4b0a      	ldr	r3, [pc, #40]	; (800afcc <vTaskPlaceOnEventListRestricted+0x54>)
 800afa2:	681b      	ldr	r3, [r3, #0]
 800afa4:	3318      	adds	r3, #24
 800afa6:	4619      	mov	r1, r3
 800afa8:	68f8      	ldr	r0, [r7, #12]
 800afaa:	f7fe fc96 	bl	80098da <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	2b00      	cmp	r3, #0
 800afb2:	d002      	beq.n	800afba <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800afb4:	f04f 33ff 	mov.w	r3, #4294967295
 800afb8:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800afba:	6879      	ldr	r1, [r7, #4]
 800afbc:	68b8      	ldr	r0, [r7, #8]
 800afbe:	f000 fc57 	bl	800b870 <prvAddCurrentTaskToDelayedList>
	}
 800afc2:	bf00      	nop
 800afc4:	3718      	adds	r7, #24
 800afc6:	46bd      	mov	sp, r7
 800afc8:	bd80      	pop	{r7, pc}
 800afca:	bf00      	nop
 800afcc:	20001274 	.word	0x20001274

0800afd0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800afd0:	b580      	push	{r7, lr}
 800afd2:	b086      	sub	sp, #24
 800afd4:	af00      	add	r7, sp, #0
 800afd6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	68db      	ldr	r3, [r3, #12]
 800afdc:	68db      	ldr	r3, [r3, #12]
 800afde:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800afe0:	693b      	ldr	r3, [r7, #16]
 800afe2:	2b00      	cmp	r3, #0
 800afe4:	d10a      	bne.n	800affc <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800afe6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800afea:	f383 8811 	msr	BASEPRI, r3
 800afee:	f3bf 8f6f 	isb	sy
 800aff2:	f3bf 8f4f 	dsb	sy
 800aff6:	60fb      	str	r3, [r7, #12]
}
 800aff8:	bf00      	nop
 800affa:	e7fe      	b.n	800affa <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800affc:	693b      	ldr	r3, [r7, #16]
 800affe:	3318      	adds	r3, #24
 800b000:	4618      	mov	r0, r3
 800b002:	f7fe fcc7 	bl	8009994 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b006:	4b1e      	ldr	r3, [pc, #120]	; (800b080 <xTaskRemoveFromEventList+0xb0>)
 800b008:	681b      	ldr	r3, [r3, #0]
 800b00a:	2b00      	cmp	r3, #0
 800b00c:	d11d      	bne.n	800b04a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800b00e:	693b      	ldr	r3, [r7, #16]
 800b010:	3304      	adds	r3, #4
 800b012:	4618      	mov	r0, r3
 800b014:	f7fe fcbe 	bl	8009994 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800b018:	693b      	ldr	r3, [r7, #16]
 800b01a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b01c:	4b19      	ldr	r3, [pc, #100]	; (800b084 <xTaskRemoveFromEventList+0xb4>)
 800b01e:	681b      	ldr	r3, [r3, #0]
 800b020:	429a      	cmp	r2, r3
 800b022:	d903      	bls.n	800b02c <xTaskRemoveFromEventList+0x5c>
 800b024:	693b      	ldr	r3, [r7, #16]
 800b026:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b028:	4a16      	ldr	r2, [pc, #88]	; (800b084 <xTaskRemoveFromEventList+0xb4>)
 800b02a:	6013      	str	r3, [r2, #0]
 800b02c:	693b      	ldr	r3, [r7, #16]
 800b02e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b030:	4613      	mov	r3, r2
 800b032:	009b      	lsls	r3, r3, #2
 800b034:	4413      	add	r3, r2
 800b036:	009b      	lsls	r3, r3, #2
 800b038:	4a13      	ldr	r2, [pc, #76]	; (800b088 <xTaskRemoveFromEventList+0xb8>)
 800b03a:	441a      	add	r2, r3
 800b03c:	693b      	ldr	r3, [r7, #16]
 800b03e:	3304      	adds	r3, #4
 800b040:	4619      	mov	r1, r3
 800b042:	4610      	mov	r0, r2
 800b044:	f7fe fc49 	bl	80098da <vListInsertEnd>
 800b048:	e005      	b.n	800b056 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800b04a:	693b      	ldr	r3, [r7, #16]
 800b04c:	3318      	adds	r3, #24
 800b04e:	4619      	mov	r1, r3
 800b050:	480e      	ldr	r0, [pc, #56]	; (800b08c <xTaskRemoveFromEventList+0xbc>)
 800b052:	f7fe fc42 	bl	80098da <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b056:	693b      	ldr	r3, [r7, #16]
 800b058:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b05a:	4b0d      	ldr	r3, [pc, #52]	; (800b090 <xTaskRemoveFromEventList+0xc0>)
 800b05c:	681b      	ldr	r3, [r3, #0]
 800b05e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b060:	429a      	cmp	r2, r3
 800b062:	d905      	bls.n	800b070 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800b064:	2301      	movs	r3, #1
 800b066:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800b068:	4b0a      	ldr	r3, [pc, #40]	; (800b094 <xTaskRemoveFromEventList+0xc4>)
 800b06a:	2201      	movs	r2, #1
 800b06c:	601a      	str	r2, [r3, #0]
 800b06e:	e001      	b.n	800b074 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800b070:	2300      	movs	r3, #0
 800b072:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800b074:	697b      	ldr	r3, [r7, #20]
}
 800b076:	4618      	mov	r0, r3
 800b078:	3718      	adds	r7, #24
 800b07a:	46bd      	mov	sp, r7
 800b07c:	bd80      	pop	{r7, pc}
 800b07e:	bf00      	nop
 800b080:	20001770 	.word	0x20001770
 800b084:	20001750 	.word	0x20001750
 800b088:	20001278 	.word	0x20001278
 800b08c:	20001708 	.word	0x20001708
 800b090:	20001274 	.word	0x20001274
 800b094:	2000175c 	.word	0x2000175c

0800b098 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800b098:	b480      	push	{r7}
 800b09a:	b083      	sub	sp, #12
 800b09c:	af00      	add	r7, sp, #0
 800b09e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800b0a0:	4b06      	ldr	r3, [pc, #24]	; (800b0bc <vTaskInternalSetTimeOutState+0x24>)
 800b0a2:	681a      	ldr	r2, [r3, #0]
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800b0a8:	4b05      	ldr	r3, [pc, #20]	; (800b0c0 <vTaskInternalSetTimeOutState+0x28>)
 800b0aa:	681a      	ldr	r2, [r3, #0]
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	605a      	str	r2, [r3, #4]
}
 800b0b0:	bf00      	nop
 800b0b2:	370c      	adds	r7, #12
 800b0b4:	46bd      	mov	sp, r7
 800b0b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0ba:	4770      	bx	lr
 800b0bc:	20001760 	.word	0x20001760
 800b0c0:	2000174c 	.word	0x2000174c

0800b0c4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800b0c4:	b580      	push	{r7, lr}
 800b0c6:	b088      	sub	sp, #32
 800b0c8:	af00      	add	r7, sp, #0
 800b0ca:	6078      	str	r0, [r7, #4]
 800b0cc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	2b00      	cmp	r3, #0
 800b0d2:	d10a      	bne.n	800b0ea <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800b0d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b0d8:	f383 8811 	msr	BASEPRI, r3
 800b0dc:	f3bf 8f6f 	isb	sy
 800b0e0:	f3bf 8f4f 	dsb	sy
 800b0e4:	613b      	str	r3, [r7, #16]
}
 800b0e6:	bf00      	nop
 800b0e8:	e7fe      	b.n	800b0e8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800b0ea:	683b      	ldr	r3, [r7, #0]
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	d10a      	bne.n	800b106 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800b0f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b0f4:	f383 8811 	msr	BASEPRI, r3
 800b0f8:	f3bf 8f6f 	isb	sy
 800b0fc:	f3bf 8f4f 	dsb	sy
 800b100:	60fb      	str	r3, [r7, #12]
}
 800b102:	bf00      	nop
 800b104:	e7fe      	b.n	800b104 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800b106:	f001 f93d 	bl	800c384 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800b10a:	4b1d      	ldr	r3, [pc, #116]	; (800b180 <xTaskCheckForTimeOut+0xbc>)
 800b10c:	681b      	ldr	r3, [r3, #0]
 800b10e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	685b      	ldr	r3, [r3, #4]
 800b114:	69ba      	ldr	r2, [r7, #24]
 800b116:	1ad3      	subs	r3, r2, r3
 800b118:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800b11a:	683b      	ldr	r3, [r7, #0]
 800b11c:	681b      	ldr	r3, [r3, #0]
 800b11e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b122:	d102      	bne.n	800b12a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800b124:	2300      	movs	r3, #0
 800b126:	61fb      	str	r3, [r7, #28]
 800b128:	e023      	b.n	800b172 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	681a      	ldr	r2, [r3, #0]
 800b12e:	4b15      	ldr	r3, [pc, #84]	; (800b184 <xTaskCheckForTimeOut+0xc0>)
 800b130:	681b      	ldr	r3, [r3, #0]
 800b132:	429a      	cmp	r2, r3
 800b134:	d007      	beq.n	800b146 <xTaskCheckForTimeOut+0x82>
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	685b      	ldr	r3, [r3, #4]
 800b13a:	69ba      	ldr	r2, [r7, #24]
 800b13c:	429a      	cmp	r2, r3
 800b13e:	d302      	bcc.n	800b146 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800b140:	2301      	movs	r3, #1
 800b142:	61fb      	str	r3, [r7, #28]
 800b144:	e015      	b.n	800b172 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800b146:	683b      	ldr	r3, [r7, #0]
 800b148:	681b      	ldr	r3, [r3, #0]
 800b14a:	697a      	ldr	r2, [r7, #20]
 800b14c:	429a      	cmp	r2, r3
 800b14e:	d20b      	bcs.n	800b168 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800b150:	683b      	ldr	r3, [r7, #0]
 800b152:	681a      	ldr	r2, [r3, #0]
 800b154:	697b      	ldr	r3, [r7, #20]
 800b156:	1ad2      	subs	r2, r2, r3
 800b158:	683b      	ldr	r3, [r7, #0]
 800b15a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800b15c:	6878      	ldr	r0, [r7, #4]
 800b15e:	f7ff ff9b 	bl	800b098 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800b162:	2300      	movs	r3, #0
 800b164:	61fb      	str	r3, [r7, #28]
 800b166:	e004      	b.n	800b172 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800b168:	683b      	ldr	r3, [r7, #0]
 800b16a:	2200      	movs	r2, #0
 800b16c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800b16e:	2301      	movs	r3, #1
 800b170:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800b172:	f001 f937 	bl	800c3e4 <vPortExitCritical>

	return xReturn;
 800b176:	69fb      	ldr	r3, [r7, #28]
}
 800b178:	4618      	mov	r0, r3
 800b17a:	3720      	adds	r7, #32
 800b17c:	46bd      	mov	sp, r7
 800b17e:	bd80      	pop	{r7, pc}
 800b180:	2000174c 	.word	0x2000174c
 800b184:	20001760 	.word	0x20001760

0800b188 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800b188:	b480      	push	{r7}
 800b18a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800b18c:	4b03      	ldr	r3, [pc, #12]	; (800b19c <vTaskMissedYield+0x14>)
 800b18e:	2201      	movs	r2, #1
 800b190:	601a      	str	r2, [r3, #0]
}
 800b192:	bf00      	nop
 800b194:	46bd      	mov	sp, r7
 800b196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b19a:	4770      	bx	lr
 800b19c:	2000175c 	.word	0x2000175c

0800b1a0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800b1a0:	b580      	push	{r7, lr}
 800b1a2:	b082      	sub	sp, #8
 800b1a4:	af00      	add	r7, sp, #0
 800b1a6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800b1a8:	f000 f852 	bl	800b250 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800b1ac:	4b06      	ldr	r3, [pc, #24]	; (800b1c8 <prvIdleTask+0x28>)
 800b1ae:	681b      	ldr	r3, [r3, #0]
 800b1b0:	2b01      	cmp	r3, #1
 800b1b2:	d9f9      	bls.n	800b1a8 <prvIdleTask+0x8>
			{
				taskYIELD();
 800b1b4:	4b05      	ldr	r3, [pc, #20]	; (800b1cc <prvIdleTask+0x2c>)
 800b1b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b1ba:	601a      	str	r2, [r3, #0]
 800b1bc:	f3bf 8f4f 	dsb	sy
 800b1c0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800b1c4:	e7f0      	b.n	800b1a8 <prvIdleTask+0x8>
 800b1c6:	bf00      	nop
 800b1c8:	20001278 	.word	0x20001278
 800b1cc:	e000ed04 	.word	0xe000ed04

0800b1d0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800b1d0:	b580      	push	{r7, lr}
 800b1d2:	b082      	sub	sp, #8
 800b1d4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b1d6:	2300      	movs	r3, #0
 800b1d8:	607b      	str	r3, [r7, #4]
 800b1da:	e00c      	b.n	800b1f6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800b1dc:	687a      	ldr	r2, [r7, #4]
 800b1de:	4613      	mov	r3, r2
 800b1e0:	009b      	lsls	r3, r3, #2
 800b1e2:	4413      	add	r3, r2
 800b1e4:	009b      	lsls	r3, r3, #2
 800b1e6:	4a12      	ldr	r2, [pc, #72]	; (800b230 <prvInitialiseTaskLists+0x60>)
 800b1e8:	4413      	add	r3, r2
 800b1ea:	4618      	mov	r0, r3
 800b1ec:	f7fe fb48 	bl	8009880 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	3301      	adds	r3, #1
 800b1f4:	607b      	str	r3, [r7, #4]
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	2b37      	cmp	r3, #55	; 0x37
 800b1fa:	d9ef      	bls.n	800b1dc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800b1fc:	480d      	ldr	r0, [pc, #52]	; (800b234 <prvInitialiseTaskLists+0x64>)
 800b1fe:	f7fe fb3f 	bl	8009880 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800b202:	480d      	ldr	r0, [pc, #52]	; (800b238 <prvInitialiseTaskLists+0x68>)
 800b204:	f7fe fb3c 	bl	8009880 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800b208:	480c      	ldr	r0, [pc, #48]	; (800b23c <prvInitialiseTaskLists+0x6c>)
 800b20a:	f7fe fb39 	bl	8009880 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800b20e:	480c      	ldr	r0, [pc, #48]	; (800b240 <prvInitialiseTaskLists+0x70>)
 800b210:	f7fe fb36 	bl	8009880 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800b214:	480b      	ldr	r0, [pc, #44]	; (800b244 <prvInitialiseTaskLists+0x74>)
 800b216:	f7fe fb33 	bl	8009880 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800b21a:	4b0b      	ldr	r3, [pc, #44]	; (800b248 <prvInitialiseTaskLists+0x78>)
 800b21c:	4a05      	ldr	r2, [pc, #20]	; (800b234 <prvInitialiseTaskLists+0x64>)
 800b21e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800b220:	4b0a      	ldr	r3, [pc, #40]	; (800b24c <prvInitialiseTaskLists+0x7c>)
 800b222:	4a05      	ldr	r2, [pc, #20]	; (800b238 <prvInitialiseTaskLists+0x68>)
 800b224:	601a      	str	r2, [r3, #0]
}
 800b226:	bf00      	nop
 800b228:	3708      	adds	r7, #8
 800b22a:	46bd      	mov	sp, r7
 800b22c:	bd80      	pop	{r7, pc}
 800b22e:	bf00      	nop
 800b230:	20001278 	.word	0x20001278
 800b234:	200016d8 	.word	0x200016d8
 800b238:	200016ec 	.word	0x200016ec
 800b23c:	20001708 	.word	0x20001708
 800b240:	2000171c 	.word	0x2000171c
 800b244:	20001734 	.word	0x20001734
 800b248:	20001700 	.word	0x20001700
 800b24c:	20001704 	.word	0x20001704

0800b250 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800b250:	b580      	push	{r7, lr}
 800b252:	b082      	sub	sp, #8
 800b254:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b256:	e019      	b.n	800b28c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800b258:	f001 f894 	bl	800c384 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b25c:	4b10      	ldr	r3, [pc, #64]	; (800b2a0 <prvCheckTasksWaitingTermination+0x50>)
 800b25e:	68db      	ldr	r3, [r3, #12]
 800b260:	68db      	ldr	r3, [r3, #12]
 800b262:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	3304      	adds	r3, #4
 800b268:	4618      	mov	r0, r3
 800b26a:	f7fe fb93 	bl	8009994 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800b26e:	4b0d      	ldr	r3, [pc, #52]	; (800b2a4 <prvCheckTasksWaitingTermination+0x54>)
 800b270:	681b      	ldr	r3, [r3, #0]
 800b272:	3b01      	subs	r3, #1
 800b274:	4a0b      	ldr	r2, [pc, #44]	; (800b2a4 <prvCheckTasksWaitingTermination+0x54>)
 800b276:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800b278:	4b0b      	ldr	r3, [pc, #44]	; (800b2a8 <prvCheckTasksWaitingTermination+0x58>)
 800b27a:	681b      	ldr	r3, [r3, #0]
 800b27c:	3b01      	subs	r3, #1
 800b27e:	4a0a      	ldr	r2, [pc, #40]	; (800b2a8 <prvCheckTasksWaitingTermination+0x58>)
 800b280:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800b282:	f001 f8af 	bl	800c3e4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800b286:	6878      	ldr	r0, [r7, #4]
 800b288:	f000 f810 	bl	800b2ac <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b28c:	4b06      	ldr	r3, [pc, #24]	; (800b2a8 <prvCheckTasksWaitingTermination+0x58>)
 800b28e:	681b      	ldr	r3, [r3, #0]
 800b290:	2b00      	cmp	r3, #0
 800b292:	d1e1      	bne.n	800b258 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800b294:	bf00      	nop
 800b296:	bf00      	nop
 800b298:	3708      	adds	r7, #8
 800b29a:	46bd      	mov	sp, r7
 800b29c:	bd80      	pop	{r7, pc}
 800b29e:	bf00      	nop
 800b2a0:	2000171c 	.word	0x2000171c
 800b2a4:	20001748 	.word	0x20001748
 800b2a8:	20001730 	.word	0x20001730

0800b2ac <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800b2ac:	b580      	push	{r7, lr}
 800b2ae:	b084      	sub	sp, #16
 800b2b0:	af00      	add	r7, sp, #0
 800b2b2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	3354      	adds	r3, #84	; 0x54
 800b2b8:	4618      	mov	r0, r3
 800b2ba:	f002 fa43 	bl	800d744 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	d108      	bne.n	800b2da <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b2cc:	4618      	mov	r0, r3
 800b2ce:	f001 fa47 	bl	800c760 <vPortFree>
				vPortFree( pxTCB );
 800b2d2:	6878      	ldr	r0, [r7, #4]
 800b2d4:	f001 fa44 	bl	800c760 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800b2d8:	e018      	b.n	800b30c <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800b2e0:	2b01      	cmp	r3, #1
 800b2e2:	d103      	bne.n	800b2ec <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800b2e4:	6878      	ldr	r0, [r7, #4]
 800b2e6:	f001 fa3b 	bl	800c760 <vPortFree>
	}
 800b2ea:	e00f      	b.n	800b30c <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800b2f2:	2b02      	cmp	r3, #2
 800b2f4:	d00a      	beq.n	800b30c <prvDeleteTCB+0x60>
	__asm volatile
 800b2f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2fa:	f383 8811 	msr	BASEPRI, r3
 800b2fe:	f3bf 8f6f 	isb	sy
 800b302:	f3bf 8f4f 	dsb	sy
 800b306:	60fb      	str	r3, [r7, #12]
}
 800b308:	bf00      	nop
 800b30a:	e7fe      	b.n	800b30a <prvDeleteTCB+0x5e>
	}
 800b30c:	bf00      	nop
 800b30e:	3710      	adds	r7, #16
 800b310:	46bd      	mov	sp, r7
 800b312:	bd80      	pop	{r7, pc}

0800b314 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b314:	b480      	push	{r7}
 800b316:	b083      	sub	sp, #12
 800b318:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b31a:	4b0c      	ldr	r3, [pc, #48]	; (800b34c <prvResetNextTaskUnblockTime+0x38>)
 800b31c:	681b      	ldr	r3, [r3, #0]
 800b31e:	681b      	ldr	r3, [r3, #0]
 800b320:	2b00      	cmp	r3, #0
 800b322:	d104      	bne.n	800b32e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b324:	4b0a      	ldr	r3, [pc, #40]	; (800b350 <prvResetNextTaskUnblockTime+0x3c>)
 800b326:	f04f 32ff 	mov.w	r2, #4294967295
 800b32a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b32c:	e008      	b.n	800b340 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b32e:	4b07      	ldr	r3, [pc, #28]	; (800b34c <prvResetNextTaskUnblockTime+0x38>)
 800b330:	681b      	ldr	r3, [r3, #0]
 800b332:	68db      	ldr	r3, [r3, #12]
 800b334:	68db      	ldr	r3, [r3, #12]
 800b336:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	685b      	ldr	r3, [r3, #4]
 800b33c:	4a04      	ldr	r2, [pc, #16]	; (800b350 <prvResetNextTaskUnblockTime+0x3c>)
 800b33e:	6013      	str	r3, [r2, #0]
}
 800b340:	bf00      	nop
 800b342:	370c      	adds	r7, #12
 800b344:	46bd      	mov	sp, r7
 800b346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b34a:	4770      	bx	lr
 800b34c:	20001700 	.word	0x20001700
 800b350:	20001768 	.word	0x20001768

0800b354 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800b354:	b480      	push	{r7}
 800b356:	b083      	sub	sp, #12
 800b358:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800b35a:	4b0b      	ldr	r3, [pc, #44]	; (800b388 <xTaskGetSchedulerState+0x34>)
 800b35c:	681b      	ldr	r3, [r3, #0]
 800b35e:	2b00      	cmp	r3, #0
 800b360:	d102      	bne.n	800b368 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800b362:	2301      	movs	r3, #1
 800b364:	607b      	str	r3, [r7, #4]
 800b366:	e008      	b.n	800b37a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b368:	4b08      	ldr	r3, [pc, #32]	; (800b38c <xTaskGetSchedulerState+0x38>)
 800b36a:	681b      	ldr	r3, [r3, #0]
 800b36c:	2b00      	cmp	r3, #0
 800b36e:	d102      	bne.n	800b376 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800b370:	2302      	movs	r3, #2
 800b372:	607b      	str	r3, [r7, #4]
 800b374:	e001      	b.n	800b37a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800b376:	2300      	movs	r3, #0
 800b378:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800b37a:	687b      	ldr	r3, [r7, #4]
	}
 800b37c:	4618      	mov	r0, r3
 800b37e:	370c      	adds	r7, #12
 800b380:	46bd      	mov	sp, r7
 800b382:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b386:	4770      	bx	lr
 800b388:	20001754 	.word	0x20001754
 800b38c:	20001770 	.word	0x20001770

0800b390 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800b390:	b580      	push	{r7, lr}
 800b392:	b086      	sub	sp, #24
 800b394:	af00      	add	r7, sp, #0
 800b396:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800b39c:	2300      	movs	r3, #0
 800b39e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	2b00      	cmp	r3, #0
 800b3a4:	d056      	beq.n	800b454 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800b3a6:	4b2e      	ldr	r3, [pc, #184]	; (800b460 <xTaskPriorityDisinherit+0xd0>)
 800b3a8:	681b      	ldr	r3, [r3, #0]
 800b3aa:	693a      	ldr	r2, [r7, #16]
 800b3ac:	429a      	cmp	r2, r3
 800b3ae:	d00a      	beq.n	800b3c6 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800b3b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3b4:	f383 8811 	msr	BASEPRI, r3
 800b3b8:	f3bf 8f6f 	isb	sy
 800b3bc:	f3bf 8f4f 	dsb	sy
 800b3c0:	60fb      	str	r3, [r7, #12]
}
 800b3c2:	bf00      	nop
 800b3c4:	e7fe      	b.n	800b3c4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800b3c6:	693b      	ldr	r3, [r7, #16]
 800b3c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b3ca:	2b00      	cmp	r3, #0
 800b3cc:	d10a      	bne.n	800b3e4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800b3ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3d2:	f383 8811 	msr	BASEPRI, r3
 800b3d6:	f3bf 8f6f 	isb	sy
 800b3da:	f3bf 8f4f 	dsb	sy
 800b3de:	60bb      	str	r3, [r7, #8]
}
 800b3e0:	bf00      	nop
 800b3e2:	e7fe      	b.n	800b3e2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800b3e4:	693b      	ldr	r3, [r7, #16]
 800b3e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b3e8:	1e5a      	subs	r2, r3, #1
 800b3ea:	693b      	ldr	r3, [r7, #16]
 800b3ec:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800b3ee:	693b      	ldr	r3, [r7, #16]
 800b3f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b3f2:	693b      	ldr	r3, [r7, #16]
 800b3f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b3f6:	429a      	cmp	r2, r3
 800b3f8:	d02c      	beq.n	800b454 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b3fa:	693b      	ldr	r3, [r7, #16]
 800b3fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b3fe:	2b00      	cmp	r3, #0
 800b400:	d128      	bne.n	800b454 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b402:	693b      	ldr	r3, [r7, #16]
 800b404:	3304      	adds	r3, #4
 800b406:	4618      	mov	r0, r3
 800b408:	f7fe fac4 	bl	8009994 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b40c:	693b      	ldr	r3, [r7, #16]
 800b40e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b410:	693b      	ldr	r3, [r7, #16]
 800b412:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b414:	693b      	ldr	r3, [r7, #16]
 800b416:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b418:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800b41c:	693b      	ldr	r3, [r7, #16]
 800b41e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800b420:	693b      	ldr	r3, [r7, #16]
 800b422:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b424:	4b0f      	ldr	r3, [pc, #60]	; (800b464 <xTaskPriorityDisinherit+0xd4>)
 800b426:	681b      	ldr	r3, [r3, #0]
 800b428:	429a      	cmp	r2, r3
 800b42a:	d903      	bls.n	800b434 <xTaskPriorityDisinherit+0xa4>
 800b42c:	693b      	ldr	r3, [r7, #16]
 800b42e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b430:	4a0c      	ldr	r2, [pc, #48]	; (800b464 <xTaskPriorityDisinherit+0xd4>)
 800b432:	6013      	str	r3, [r2, #0]
 800b434:	693b      	ldr	r3, [r7, #16]
 800b436:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b438:	4613      	mov	r3, r2
 800b43a:	009b      	lsls	r3, r3, #2
 800b43c:	4413      	add	r3, r2
 800b43e:	009b      	lsls	r3, r3, #2
 800b440:	4a09      	ldr	r2, [pc, #36]	; (800b468 <xTaskPriorityDisinherit+0xd8>)
 800b442:	441a      	add	r2, r3
 800b444:	693b      	ldr	r3, [r7, #16]
 800b446:	3304      	adds	r3, #4
 800b448:	4619      	mov	r1, r3
 800b44a:	4610      	mov	r0, r2
 800b44c:	f7fe fa45 	bl	80098da <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800b450:	2301      	movs	r3, #1
 800b452:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b454:	697b      	ldr	r3, [r7, #20]
	}
 800b456:	4618      	mov	r0, r3
 800b458:	3718      	adds	r7, #24
 800b45a:	46bd      	mov	sp, r7
 800b45c:	bd80      	pop	{r7, pc}
 800b45e:	bf00      	nop
 800b460:	20001274 	.word	0x20001274
 800b464:	20001750 	.word	0x20001750
 800b468:	20001278 	.word	0x20001278

0800b46c <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 800b46c:	b580      	push	{r7, lr}
 800b46e:	b086      	sub	sp, #24
 800b470:	af00      	add	r7, sp, #0
 800b472:	60f8      	str	r0, [r7, #12]
 800b474:	60b9      	str	r1, [r7, #8]
 800b476:	607a      	str	r2, [r7, #4]
 800b478:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 800b47a:	f000 ff83 	bl	800c384 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800b47e:	4b29      	ldr	r3, [pc, #164]	; (800b524 <xTaskNotifyWait+0xb8>)
 800b480:	681b      	ldr	r3, [r3, #0]
 800b482:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800b486:	b2db      	uxtb	r3, r3
 800b488:	2b02      	cmp	r3, #2
 800b48a:	d01c      	beq.n	800b4c6 <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 800b48c:	4b25      	ldr	r3, [pc, #148]	; (800b524 <xTaskNotifyWait+0xb8>)
 800b48e:	681b      	ldr	r3, [r3, #0]
 800b490:	f8d3 10b4 	ldr.w	r1, [r3, #180]	; 0xb4
 800b494:	68fa      	ldr	r2, [r7, #12]
 800b496:	43d2      	mvns	r2, r2
 800b498:	400a      	ands	r2, r1
 800b49a:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800b49e:	4b21      	ldr	r3, [pc, #132]	; (800b524 <xTaskNotifyWait+0xb8>)
 800b4a0:	681b      	ldr	r3, [r3, #0]
 800b4a2:	2201      	movs	r2, #1
 800b4a4:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8

				if( xTicksToWait > ( TickType_t ) 0 )
 800b4a8:	683b      	ldr	r3, [r7, #0]
 800b4aa:	2b00      	cmp	r3, #0
 800b4ac:	d00b      	beq.n	800b4c6 <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b4ae:	2101      	movs	r1, #1
 800b4b0:	6838      	ldr	r0, [r7, #0]
 800b4b2:	f000 f9dd 	bl	800b870 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800b4b6:	4b1c      	ldr	r3, [pc, #112]	; (800b528 <xTaskNotifyWait+0xbc>)
 800b4b8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b4bc:	601a      	str	r2, [r3, #0]
 800b4be:	f3bf 8f4f 	dsb	sy
 800b4c2:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800b4c6:	f000 ff8d 	bl	800c3e4 <vPortExitCritical>

		taskENTER_CRITICAL();
 800b4ca:	f000 ff5b 	bl	800c384 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	2b00      	cmp	r3, #0
 800b4d2:	d005      	beq.n	800b4e0 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 800b4d4:	4b13      	ldr	r3, [pc, #76]	; (800b524 <xTaskNotifyWait+0xb8>)
 800b4d6:	681b      	ldr	r3, [r3, #0]
 800b4d8:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800b4e0:	4b10      	ldr	r3, [pc, #64]	; (800b524 <xTaskNotifyWait+0xb8>)
 800b4e2:	681b      	ldr	r3, [r3, #0]
 800b4e4:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800b4e8:	b2db      	uxtb	r3, r3
 800b4ea:	2b02      	cmp	r3, #2
 800b4ec:	d002      	beq.n	800b4f4 <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 800b4ee:	2300      	movs	r3, #0
 800b4f0:	617b      	str	r3, [r7, #20]
 800b4f2:	e00a      	b.n	800b50a <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 800b4f4:	4b0b      	ldr	r3, [pc, #44]	; (800b524 <xTaskNotifyWait+0xb8>)
 800b4f6:	681b      	ldr	r3, [r3, #0]
 800b4f8:	f8d3 10b4 	ldr.w	r1, [r3, #180]	; 0xb4
 800b4fc:	68ba      	ldr	r2, [r7, #8]
 800b4fe:	43d2      	mvns	r2, r2
 800b500:	400a      	ands	r2, r1
 800b502:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
				xReturn = pdTRUE;
 800b506:	2301      	movs	r3, #1
 800b508:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b50a:	4b06      	ldr	r3, [pc, #24]	; (800b524 <xTaskNotifyWait+0xb8>)
 800b50c:	681b      	ldr	r3, [r3, #0]
 800b50e:	2200      	movs	r2, #0
 800b510:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
		}
		taskEXIT_CRITICAL();
 800b514:	f000 ff66 	bl	800c3e4 <vPortExitCritical>

		return xReturn;
 800b518:	697b      	ldr	r3, [r7, #20]
	}
 800b51a:	4618      	mov	r0, r3
 800b51c:	3718      	adds	r7, #24
 800b51e:	46bd      	mov	sp, r7
 800b520:	bd80      	pop	{r7, pc}
 800b522:	bf00      	nop
 800b524:	20001274 	.word	0x20001274
 800b528:	e000ed04 	.word	0xe000ed04

0800b52c <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 800b52c:	b580      	push	{r7, lr}
 800b52e:	b08a      	sub	sp, #40	; 0x28
 800b530:	af00      	add	r7, sp, #0
 800b532:	60f8      	str	r0, [r7, #12]
 800b534:	60b9      	str	r1, [r7, #8]
 800b536:	603b      	str	r3, [r7, #0]
 800b538:	4613      	mov	r3, r2
 800b53a:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 800b53c:	2301      	movs	r3, #1
 800b53e:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 800b540:	68fb      	ldr	r3, [r7, #12]
 800b542:	2b00      	cmp	r3, #0
 800b544:	d10a      	bne.n	800b55c <xTaskGenericNotify+0x30>
	__asm volatile
 800b546:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b54a:	f383 8811 	msr	BASEPRI, r3
 800b54e:	f3bf 8f6f 	isb	sy
 800b552:	f3bf 8f4f 	dsb	sy
 800b556:	61bb      	str	r3, [r7, #24]
}
 800b558:	bf00      	nop
 800b55a:	e7fe      	b.n	800b55a <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 800b55c:	68fb      	ldr	r3, [r7, #12]
 800b55e:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 800b560:	f000 ff10 	bl	800c384 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 800b564:	683b      	ldr	r3, [r7, #0]
 800b566:	2b00      	cmp	r3, #0
 800b568:	d004      	beq.n	800b574 <xTaskGenericNotify+0x48>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800b56a:	6a3b      	ldr	r3, [r7, #32]
 800b56c:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 800b570:	683b      	ldr	r3, [r7, #0]
 800b572:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800b574:	6a3b      	ldr	r3, [r7, #32]
 800b576:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800b57a:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800b57c:	6a3b      	ldr	r3, [r7, #32]
 800b57e:	2202      	movs	r2, #2
 800b580:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8

			switch( eAction )
 800b584:	79fb      	ldrb	r3, [r7, #7]
 800b586:	2b04      	cmp	r3, #4
 800b588:	d82d      	bhi.n	800b5e6 <xTaskGenericNotify+0xba>
 800b58a:	a201      	add	r2, pc, #4	; (adr r2, 800b590 <xTaskGenericNotify+0x64>)
 800b58c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b590:	0800b609 	.word	0x0800b609
 800b594:	0800b5a5 	.word	0x0800b5a5
 800b598:	0800b5b7 	.word	0x0800b5b7
 800b59c:	0800b5c7 	.word	0x0800b5c7
 800b5a0:	0800b5d1 	.word	0x0800b5d1
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800b5a4:	6a3b      	ldr	r3, [r7, #32]
 800b5a6:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 800b5aa:	68bb      	ldr	r3, [r7, #8]
 800b5ac:	431a      	orrs	r2, r3
 800b5ae:	6a3b      	ldr	r3, [r7, #32]
 800b5b0:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800b5b4:	e02b      	b.n	800b60e <xTaskGenericNotify+0xe2>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800b5b6:	6a3b      	ldr	r3, [r7, #32]
 800b5b8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800b5bc:	1c5a      	adds	r2, r3, #1
 800b5be:	6a3b      	ldr	r3, [r7, #32]
 800b5c0:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800b5c4:	e023      	b.n	800b60e <xTaskGenericNotify+0xe2>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800b5c6:	6a3b      	ldr	r3, [r7, #32]
 800b5c8:	68ba      	ldr	r2, [r7, #8]
 800b5ca:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800b5ce:	e01e      	b.n	800b60e <xTaskGenericNotify+0xe2>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800b5d0:	7ffb      	ldrb	r3, [r7, #31]
 800b5d2:	2b02      	cmp	r3, #2
 800b5d4:	d004      	beq.n	800b5e0 <xTaskGenericNotify+0xb4>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800b5d6:	6a3b      	ldr	r3, [r7, #32]
 800b5d8:	68ba      	ldr	r2, [r7, #8]
 800b5da:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800b5de:	e016      	b.n	800b60e <xTaskGenericNotify+0xe2>
						xReturn = pdFAIL;
 800b5e0:	2300      	movs	r3, #0
 800b5e2:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 800b5e4:	e013      	b.n	800b60e <xTaskGenericNotify+0xe2>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800b5e6:	6a3b      	ldr	r3, [r7, #32]
 800b5e8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800b5ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b5f0:	d00c      	beq.n	800b60c <xTaskGenericNotify+0xe0>
	__asm volatile
 800b5f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5f6:	f383 8811 	msr	BASEPRI, r3
 800b5fa:	f3bf 8f6f 	isb	sy
 800b5fe:	f3bf 8f4f 	dsb	sy
 800b602:	617b      	str	r3, [r7, #20]
}
 800b604:	bf00      	nop
 800b606:	e7fe      	b.n	800b606 <xTaskGenericNotify+0xda>
					break;
 800b608:	bf00      	nop
 800b60a:	e000      	b.n	800b60e <xTaskGenericNotify+0xe2>

					break;
 800b60c:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800b60e:	7ffb      	ldrb	r3, [r7, #31]
 800b610:	2b01      	cmp	r3, #1
 800b612:	d13a      	bne.n	800b68a <xTaskGenericNotify+0x15e>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b614:	6a3b      	ldr	r3, [r7, #32]
 800b616:	3304      	adds	r3, #4
 800b618:	4618      	mov	r0, r3
 800b61a:	f7fe f9bb 	bl	8009994 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 800b61e:	6a3b      	ldr	r3, [r7, #32]
 800b620:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b622:	4b1d      	ldr	r3, [pc, #116]	; (800b698 <xTaskGenericNotify+0x16c>)
 800b624:	681b      	ldr	r3, [r3, #0]
 800b626:	429a      	cmp	r2, r3
 800b628:	d903      	bls.n	800b632 <xTaskGenericNotify+0x106>
 800b62a:	6a3b      	ldr	r3, [r7, #32]
 800b62c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b62e:	4a1a      	ldr	r2, [pc, #104]	; (800b698 <xTaskGenericNotify+0x16c>)
 800b630:	6013      	str	r3, [r2, #0]
 800b632:	6a3b      	ldr	r3, [r7, #32]
 800b634:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b636:	4613      	mov	r3, r2
 800b638:	009b      	lsls	r3, r3, #2
 800b63a:	4413      	add	r3, r2
 800b63c:	009b      	lsls	r3, r3, #2
 800b63e:	4a17      	ldr	r2, [pc, #92]	; (800b69c <xTaskGenericNotify+0x170>)
 800b640:	441a      	add	r2, r3
 800b642:	6a3b      	ldr	r3, [r7, #32]
 800b644:	3304      	adds	r3, #4
 800b646:	4619      	mov	r1, r3
 800b648:	4610      	mov	r0, r2
 800b64a:	f7fe f946 	bl	80098da <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800b64e:	6a3b      	ldr	r3, [r7, #32]
 800b650:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b652:	2b00      	cmp	r3, #0
 800b654:	d00a      	beq.n	800b66c <xTaskGenericNotify+0x140>
	__asm volatile
 800b656:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b65a:	f383 8811 	msr	BASEPRI, r3
 800b65e:	f3bf 8f6f 	isb	sy
 800b662:	f3bf 8f4f 	dsb	sy
 800b666:	613b      	str	r3, [r7, #16]
}
 800b668:	bf00      	nop
 800b66a:	e7fe      	b.n	800b66a <xTaskGenericNotify+0x13e>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b66c:	6a3b      	ldr	r3, [r7, #32]
 800b66e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b670:	4b0b      	ldr	r3, [pc, #44]	; (800b6a0 <xTaskGenericNotify+0x174>)
 800b672:	681b      	ldr	r3, [r3, #0]
 800b674:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b676:	429a      	cmp	r2, r3
 800b678:	d907      	bls.n	800b68a <xTaskGenericNotify+0x15e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 800b67a:	4b0a      	ldr	r3, [pc, #40]	; (800b6a4 <xTaskGenericNotify+0x178>)
 800b67c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b680:	601a      	str	r2, [r3, #0]
 800b682:	f3bf 8f4f 	dsb	sy
 800b686:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800b68a:	f000 feab 	bl	800c3e4 <vPortExitCritical>

		return xReturn;
 800b68e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 800b690:	4618      	mov	r0, r3
 800b692:	3728      	adds	r7, #40	; 0x28
 800b694:	46bd      	mov	sp, r7
 800b696:	bd80      	pop	{r7, pc}
 800b698:	20001750 	.word	0x20001750
 800b69c:	20001278 	.word	0x20001278
 800b6a0:	20001274 	.word	0x20001274
 800b6a4:	e000ed04 	.word	0xe000ed04

0800b6a8 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800b6a8:	b580      	push	{r7, lr}
 800b6aa:	b08e      	sub	sp, #56	; 0x38
 800b6ac:	af00      	add	r7, sp, #0
 800b6ae:	60f8      	str	r0, [r7, #12]
 800b6b0:	60b9      	str	r1, [r7, #8]
 800b6b2:	603b      	str	r3, [r7, #0]
 800b6b4:	4613      	mov	r3, r2
 800b6b6:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 800b6b8:	2301      	movs	r3, #1
 800b6ba:	637b      	str	r3, [r7, #52]	; 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 800b6bc:	68fb      	ldr	r3, [r7, #12]
 800b6be:	2b00      	cmp	r3, #0
 800b6c0:	d10a      	bne.n	800b6d8 <xTaskGenericNotifyFromISR+0x30>
	__asm volatile
 800b6c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6c6:	f383 8811 	msr	BASEPRI, r3
 800b6ca:	f3bf 8f6f 	isb	sy
 800b6ce:	f3bf 8f4f 	dsb	sy
 800b6d2:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b6d4:	bf00      	nop
 800b6d6:	e7fe      	b.n	800b6d6 <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b6d8:	f000 ff36 	bl	800c548 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 800b6dc:	68fb      	ldr	r3, [r7, #12]
 800b6de:	633b      	str	r3, [r7, #48]	; 0x30
	__asm volatile
 800b6e0:	f3ef 8211 	mrs	r2, BASEPRI
 800b6e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6e8:	f383 8811 	msr	BASEPRI, r3
 800b6ec:	f3bf 8f6f 	isb	sy
 800b6f0:	f3bf 8f4f 	dsb	sy
 800b6f4:	623a      	str	r2, [r7, #32]
 800b6f6:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 800b6f8:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b6fa:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 800b6fc:	683b      	ldr	r3, [r7, #0]
 800b6fe:	2b00      	cmp	r3, #0
 800b700:	d004      	beq.n	800b70c <xTaskGenericNotifyFromISR+0x64>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800b702:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b704:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 800b708:	683b      	ldr	r3, [r7, #0]
 800b70a:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800b70c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b70e:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800b712:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800b716:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b718:	2202      	movs	r2, #2
 800b71a:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8

			switch( eAction )
 800b71e:	79fb      	ldrb	r3, [r7, #7]
 800b720:	2b04      	cmp	r3, #4
 800b722:	d82f      	bhi.n	800b784 <xTaskGenericNotifyFromISR+0xdc>
 800b724:	a201      	add	r2, pc, #4	; (adr r2, 800b72c <xTaskGenericNotifyFromISR+0x84>)
 800b726:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b72a:	bf00      	nop
 800b72c:	0800b7a7 	.word	0x0800b7a7
 800b730:	0800b741 	.word	0x0800b741
 800b734:	0800b753 	.word	0x0800b753
 800b738:	0800b763 	.word	0x0800b763
 800b73c:	0800b76d 	.word	0x0800b76d
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800b740:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b742:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 800b746:	68bb      	ldr	r3, [r7, #8]
 800b748:	431a      	orrs	r2, r3
 800b74a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b74c:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800b750:	e02c      	b.n	800b7ac <xTaskGenericNotifyFromISR+0x104>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800b752:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b754:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800b758:	1c5a      	adds	r2, r3, #1
 800b75a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b75c:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800b760:	e024      	b.n	800b7ac <xTaskGenericNotifyFromISR+0x104>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800b762:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b764:	68ba      	ldr	r2, [r7, #8]
 800b766:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800b76a:	e01f      	b.n	800b7ac <xTaskGenericNotifyFromISR+0x104>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800b76c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800b770:	2b02      	cmp	r3, #2
 800b772:	d004      	beq.n	800b77e <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800b774:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b776:	68ba      	ldr	r2, [r7, #8]
 800b778:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800b77c:	e016      	b.n	800b7ac <xTaskGenericNotifyFromISR+0x104>
						xReturn = pdFAIL;
 800b77e:	2300      	movs	r3, #0
 800b780:	637b      	str	r3, [r7, #52]	; 0x34
					break;
 800b782:	e013      	b.n	800b7ac <xTaskGenericNotifyFromISR+0x104>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800b784:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b786:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800b78a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b78e:	d00c      	beq.n	800b7aa <xTaskGenericNotifyFromISR+0x102>
	__asm volatile
 800b790:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b794:	f383 8811 	msr	BASEPRI, r3
 800b798:	f3bf 8f6f 	isb	sy
 800b79c:	f3bf 8f4f 	dsb	sy
 800b7a0:	61bb      	str	r3, [r7, #24]
}
 800b7a2:	bf00      	nop
 800b7a4:	e7fe      	b.n	800b7a4 <xTaskGenericNotifyFromISR+0xfc>
					break;
 800b7a6:	bf00      	nop
 800b7a8:	e000      	b.n	800b7ac <xTaskGenericNotifyFromISR+0x104>
					break;
 800b7aa:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800b7ac:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800b7b0:	2b01      	cmp	r3, #1
 800b7b2:	d146      	bne.n	800b842 <xTaskGenericNotifyFromISR+0x19a>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800b7b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	d00a      	beq.n	800b7d2 <xTaskGenericNotifyFromISR+0x12a>
	__asm volatile
 800b7bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7c0:	f383 8811 	msr	BASEPRI, r3
 800b7c4:	f3bf 8f6f 	isb	sy
 800b7c8:	f3bf 8f4f 	dsb	sy
 800b7cc:	617b      	str	r3, [r7, #20]
}
 800b7ce:	bf00      	nop
 800b7d0:	e7fe      	b.n	800b7d0 <xTaskGenericNotifyFromISR+0x128>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b7d2:	4b21      	ldr	r3, [pc, #132]	; (800b858 <xTaskGenericNotifyFromISR+0x1b0>)
 800b7d4:	681b      	ldr	r3, [r3, #0]
 800b7d6:	2b00      	cmp	r3, #0
 800b7d8:	d11d      	bne.n	800b816 <xTaskGenericNotifyFromISR+0x16e>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b7da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7dc:	3304      	adds	r3, #4
 800b7de:	4618      	mov	r0, r3
 800b7e0:	f7fe f8d8 	bl	8009994 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b7e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b7e8:	4b1c      	ldr	r3, [pc, #112]	; (800b85c <xTaskGenericNotifyFromISR+0x1b4>)
 800b7ea:	681b      	ldr	r3, [r3, #0]
 800b7ec:	429a      	cmp	r2, r3
 800b7ee:	d903      	bls.n	800b7f8 <xTaskGenericNotifyFromISR+0x150>
 800b7f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b7f4:	4a19      	ldr	r2, [pc, #100]	; (800b85c <xTaskGenericNotifyFromISR+0x1b4>)
 800b7f6:	6013      	str	r3, [r2, #0]
 800b7f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b7fc:	4613      	mov	r3, r2
 800b7fe:	009b      	lsls	r3, r3, #2
 800b800:	4413      	add	r3, r2
 800b802:	009b      	lsls	r3, r3, #2
 800b804:	4a16      	ldr	r2, [pc, #88]	; (800b860 <xTaskGenericNotifyFromISR+0x1b8>)
 800b806:	441a      	add	r2, r3
 800b808:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b80a:	3304      	adds	r3, #4
 800b80c:	4619      	mov	r1, r3
 800b80e:	4610      	mov	r0, r2
 800b810:	f7fe f863 	bl	80098da <vListInsertEnd>
 800b814:	e005      	b.n	800b822 <xTaskGenericNotifyFromISR+0x17a>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800b816:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b818:	3318      	adds	r3, #24
 800b81a:	4619      	mov	r1, r3
 800b81c:	4811      	ldr	r0, [pc, #68]	; (800b864 <xTaskGenericNotifyFromISR+0x1bc>)
 800b81e:	f7fe f85c 	bl	80098da <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b822:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b824:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b826:	4b10      	ldr	r3, [pc, #64]	; (800b868 <xTaskGenericNotifyFromISR+0x1c0>)
 800b828:	681b      	ldr	r3, [r3, #0]
 800b82a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b82c:	429a      	cmp	r2, r3
 800b82e:	d908      	bls.n	800b842 <xTaskGenericNotifyFromISR+0x19a>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 800b830:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b832:	2b00      	cmp	r3, #0
 800b834:	d002      	beq.n	800b83c <xTaskGenericNotifyFromISR+0x194>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 800b836:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b838:	2201      	movs	r2, #1
 800b83a:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 800b83c:	4b0b      	ldr	r3, [pc, #44]	; (800b86c <xTaskGenericNotifyFromISR+0x1c4>)
 800b83e:	2201      	movs	r2, #1
 800b840:	601a      	str	r2, [r3, #0]
 800b842:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b844:	613b      	str	r3, [r7, #16]
	__asm volatile
 800b846:	693b      	ldr	r3, [r7, #16]
 800b848:	f383 8811 	msr	BASEPRI, r3
}
 800b84c:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 800b84e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	}
 800b850:	4618      	mov	r0, r3
 800b852:	3738      	adds	r7, #56	; 0x38
 800b854:	46bd      	mov	sp, r7
 800b856:	bd80      	pop	{r7, pc}
 800b858:	20001770 	.word	0x20001770
 800b85c:	20001750 	.word	0x20001750
 800b860:	20001278 	.word	0x20001278
 800b864:	20001708 	.word	0x20001708
 800b868:	20001274 	.word	0x20001274
 800b86c:	2000175c 	.word	0x2000175c

0800b870 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800b870:	b580      	push	{r7, lr}
 800b872:	b084      	sub	sp, #16
 800b874:	af00      	add	r7, sp, #0
 800b876:	6078      	str	r0, [r7, #4]
 800b878:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800b87a:	4b21      	ldr	r3, [pc, #132]	; (800b900 <prvAddCurrentTaskToDelayedList+0x90>)
 800b87c:	681b      	ldr	r3, [r3, #0]
 800b87e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b880:	4b20      	ldr	r3, [pc, #128]	; (800b904 <prvAddCurrentTaskToDelayedList+0x94>)
 800b882:	681b      	ldr	r3, [r3, #0]
 800b884:	3304      	adds	r3, #4
 800b886:	4618      	mov	r0, r3
 800b888:	f7fe f884 	bl	8009994 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b892:	d10a      	bne.n	800b8aa <prvAddCurrentTaskToDelayedList+0x3a>
 800b894:	683b      	ldr	r3, [r7, #0]
 800b896:	2b00      	cmp	r3, #0
 800b898:	d007      	beq.n	800b8aa <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b89a:	4b1a      	ldr	r3, [pc, #104]	; (800b904 <prvAddCurrentTaskToDelayedList+0x94>)
 800b89c:	681b      	ldr	r3, [r3, #0]
 800b89e:	3304      	adds	r3, #4
 800b8a0:	4619      	mov	r1, r3
 800b8a2:	4819      	ldr	r0, [pc, #100]	; (800b908 <prvAddCurrentTaskToDelayedList+0x98>)
 800b8a4:	f7fe f819 	bl	80098da <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800b8a8:	e026      	b.n	800b8f8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800b8aa:	68fa      	ldr	r2, [r7, #12]
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	4413      	add	r3, r2
 800b8b0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b8b2:	4b14      	ldr	r3, [pc, #80]	; (800b904 <prvAddCurrentTaskToDelayedList+0x94>)
 800b8b4:	681b      	ldr	r3, [r3, #0]
 800b8b6:	68ba      	ldr	r2, [r7, #8]
 800b8b8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800b8ba:	68ba      	ldr	r2, [r7, #8]
 800b8bc:	68fb      	ldr	r3, [r7, #12]
 800b8be:	429a      	cmp	r2, r3
 800b8c0:	d209      	bcs.n	800b8d6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b8c2:	4b12      	ldr	r3, [pc, #72]	; (800b90c <prvAddCurrentTaskToDelayedList+0x9c>)
 800b8c4:	681a      	ldr	r2, [r3, #0]
 800b8c6:	4b0f      	ldr	r3, [pc, #60]	; (800b904 <prvAddCurrentTaskToDelayedList+0x94>)
 800b8c8:	681b      	ldr	r3, [r3, #0]
 800b8ca:	3304      	adds	r3, #4
 800b8cc:	4619      	mov	r1, r3
 800b8ce:	4610      	mov	r0, r2
 800b8d0:	f7fe f827 	bl	8009922 <vListInsert>
}
 800b8d4:	e010      	b.n	800b8f8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b8d6:	4b0e      	ldr	r3, [pc, #56]	; (800b910 <prvAddCurrentTaskToDelayedList+0xa0>)
 800b8d8:	681a      	ldr	r2, [r3, #0]
 800b8da:	4b0a      	ldr	r3, [pc, #40]	; (800b904 <prvAddCurrentTaskToDelayedList+0x94>)
 800b8dc:	681b      	ldr	r3, [r3, #0]
 800b8de:	3304      	adds	r3, #4
 800b8e0:	4619      	mov	r1, r3
 800b8e2:	4610      	mov	r0, r2
 800b8e4:	f7fe f81d 	bl	8009922 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800b8e8:	4b0a      	ldr	r3, [pc, #40]	; (800b914 <prvAddCurrentTaskToDelayedList+0xa4>)
 800b8ea:	681b      	ldr	r3, [r3, #0]
 800b8ec:	68ba      	ldr	r2, [r7, #8]
 800b8ee:	429a      	cmp	r2, r3
 800b8f0:	d202      	bcs.n	800b8f8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800b8f2:	4a08      	ldr	r2, [pc, #32]	; (800b914 <prvAddCurrentTaskToDelayedList+0xa4>)
 800b8f4:	68bb      	ldr	r3, [r7, #8]
 800b8f6:	6013      	str	r3, [r2, #0]
}
 800b8f8:	bf00      	nop
 800b8fa:	3710      	adds	r7, #16
 800b8fc:	46bd      	mov	sp, r7
 800b8fe:	bd80      	pop	{r7, pc}
 800b900:	2000174c 	.word	0x2000174c
 800b904:	20001274 	.word	0x20001274
 800b908:	20001734 	.word	0x20001734
 800b90c:	20001704 	.word	0x20001704
 800b910:	20001700 	.word	0x20001700
 800b914:	20001768 	.word	0x20001768

0800b918 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800b918:	b580      	push	{r7, lr}
 800b91a:	b08a      	sub	sp, #40	; 0x28
 800b91c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800b91e:	2300      	movs	r3, #0
 800b920:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800b922:	f000 fba1 	bl	800c068 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800b926:	4b1c      	ldr	r3, [pc, #112]	; (800b998 <xTimerCreateTimerTask+0x80>)
 800b928:	681b      	ldr	r3, [r3, #0]
 800b92a:	2b00      	cmp	r3, #0
 800b92c:	d021      	beq.n	800b972 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800b92e:	2300      	movs	r3, #0
 800b930:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800b932:	2300      	movs	r3, #0
 800b934:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800b936:	1d3a      	adds	r2, r7, #4
 800b938:	f107 0108 	add.w	r1, r7, #8
 800b93c:	f107 030c 	add.w	r3, r7, #12
 800b940:	4618      	mov	r0, r3
 800b942:	f7fd ff83 	bl	800984c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800b946:	6879      	ldr	r1, [r7, #4]
 800b948:	68bb      	ldr	r3, [r7, #8]
 800b94a:	68fa      	ldr	r2, [r7, #12]
 800b94c:	9202      	str	r2, [sp, #8]
 800b94e:	9301      	str	r3, [sp, #4]
 800b950:	2302      	movs	r3, #2
 800b952:	9300      	str	r3, [sp, #0]
 800b954:	2300      	movs	r3, #0
 800b956:	460a      	mov	r2, r1
 800b958:	4910      	ldr	r1, [pc, #64]	; (800b99c <xTimerCreateTimerTask+0x84>)
 800b95a:	4811      	ldr	r0, [pc, #68]	; (800b9a0 <xTimerCreateTimerTask+0x88>)
 800b95c:	f7fe fe22 	bl	800a5a4 <xTaskCreateStatic>
 800b960:	4603      	mov	r3, r0
 800b962:	4a10      	ldr	r2, [pc, #64]	; (800b9a4 <xTimerCreateTimerTask+0x8c>)
 800b964:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800b966:	4b0f      	ldr	r3, [pc, #60]	; (800b9a4 <xTimerCreateTimerTask+0x8c>)
 800b968:	681b      	ldr	r3, [r3, #0]
 800b96a:	2b00      	cmp	r3, #0
 800b96c:	d001      	beq.n	800b972 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800b96e:	2301      	movs	r3, #1
 800b970:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800b972:	697b      	ldr	r3, [r7, #20]
 800b974:	2b00      	cmp	r3, #0
 800b976:	d10a      	bne.n	800b98e <xTimerCreateTimerTask+0x76>
	__asm volatile
 800b978:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b97c:	f383 8811 	msr	BASEPRI, r3
 800b980:	f3bf 8f6f 	isb	sy
 800b984:	f3bf 8f4f 	dsb	sy
 800b988:	613b      	str	r3, [r7, #16]
}
 800b98a:	bf00      	nop
 800b98c:	e7fe      	b.n	800b98c <xTimerCreateTimerTask+0x74>
	return xReturn;
 800b98e:	697b      	ldr	r3, [r7, #20]
}
 800b990:	4618      	mov	r0, r3
 800b992:	3718      	adds	r7, #24
 800b994:	46bd      	mov	sp, r7
 800b996:	bd80      	pop	{r7, pc}
 800b998:	200017a4 	.word	0x200017a4
 800b99c:	08011064 	.word	0x08011064
 800b9a0:	0800bc11 	.word	0x0800bc11
 800b9a4:	200017a8 	.word	0x200017a8

0800b9a8 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 800b9a8:	b580      	push	{r7, lr}
 800b9aa:	b088      	sub	sp, #32
 800b9ac:	af02      	add	r7, sp, #8
 800b9ae:	60f8      	str	r0, [r7, #12]
 800b9b0:	60b9      	str	r1, [r7, #8]
 800b9b2:	607a      	str	r2, [r7, #4]
 800b9b4:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 800b9b6:	202c      	movs	r0, #44	; 0x2c
 800b9b8:	f000 fe06 	bl	800c5c8 <pvPortMalloc>
 800b9bc:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 800b9be:	697b      	ldr	r3, [r7, #20]
 800b9c0:	2b00      	cmp	r3, #0
 800b9c2:	d00d      	beq.n	800b9e0 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 800b9c4:	697b      	ldr	r3, [r7, #20]
 800b9c6:	2200      	movs	r2, #0
 800b9c8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800b9cc:	697b      	ldr	r3, [r7, #20]
 800b9ce:	9301      	str	r3, [sp, #4]
 800b9d0:	6a3b      	ldr	r3, [r7, #32]
 800b9d2:	9300      	str	r3, [sp, #0]
 800b9d4:	683b      	ldr	r3, [r7, #0]
 800b9d6:	687a      	ldr	r2, [r7, #4]
 800b9d8:	68b9      	ldr	r1, [r7, #8]
 800b9da:	68f8      	ldr	r0, [r7, #12]
 800b9dc:	f000 f843 	bl	800ba66 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800b9e0:	697b      	ldr	r3, [r7, #20]
	}
 800b9e2:	4618      	mov	r0, r3
 800b9e4:	3718      	adds	r7, #24
 800b9e6:	46bd      	mov	sp, r7
 800b9e8:	bd80      	pop	{r7, pc}

0800b9ea <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 800b9ea:	b580      	push	{r7, lr}
 800b9ec:	b08a      	sub	sp, #40	; 0x28
 800b9ee:	af02      	add	r7, sp, #8
 800b9f0:	60f8      	str	r0, [r7, #12]
 800b9f2:	60b9      	str	r1, [r7, #8]
 800b9f4:	607a      	str	r2, [r7, #4]
 800b9f6:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 800b9f8:	232c      	movs	r3, #44	; 0x2c
 800b9fa:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 800b9fc:	693b      	ldr	r3, [r7, #16]
 800b9fe:	2b2c      	cmp	r3, #44	; 0x2c
 800ba00:	d00a      	beq.n	800ba18 <xTimerCreateStatic+0x2e>
	__asm volatile
 800ba02:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba06:	f383 8811 	msr	BASEPRI, r3
 800ba0a:	f3bf 8f6f 	isb	sy
 800ba0e:	f3bf 8f4f 	dsb	sy
 800ba12:	61bb      	str	r3, [r7, #24]
}
 800ba14:	bf00      	nop
 800ba16:	e7fe      	b.n	800ba16 <xTimerCreateStatic+0x2c>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800ba18:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 800ba1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba1c:	2b00      	cmp	r3, #0
 800ba1e:	d10a      	bne.n	800ba36 <xTimerCreateStatic+0x4c>
	__asm volatile
 800ba20:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba24:	f383 8811 	msr	BASEPRI, r3
 800ba28:	f3bf 8f6f 	isb	sy
 800ba2c:	f3bf 8f4f 	dsb	sy
 800ba30:	617b      	str	r3, [r7, #20]
}
 800ba32:	bf00      	nop
 800ba34:	e7fe      	b.n	800ba34 <xTimerCreateStatic+0x4a>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 800ba36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba38:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 800ba3a:	69fb      	ldr	r3, [r7, #28]
 800ba3c:	2b00      	cmp	r3, #0
 800ba3e:	d00d      	beq.n	800ba5c <xTimerCreateStatic+0x72>
		{
			/* Timers can be created statically or dynamically so note this
			timer was created statically in case it is later deleted.  The
			auto-reload bit may get set in prvInitialiseNewTimer(). */
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 800ba40:	69fb      	ldr	r3, [r7, #28]
 800ba42:	2202      	movs	r2, #2
 800ba44:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800ba48:	69fb      	ldr	r3, [r7, #28]
 800ba4a:	9301      	str	r3, [sp, #4]
 800ba4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba4e:	9300      	str	r3, [sp, #0]
 800ba50:	683b      	ldr	r3, [r7, #0]
 800ba52:	687a      	ldr	r2, [r7, #4]
 800ba54:	68b9      	ldr	r1, [r7, #8]
 800ba56:	68f8      	ldr	r0, [r7, #12]
 800ba58:	f000 f805 	bl	800ba66 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800ba5c:	69fb      	ldr	r3, [r7, #28]
	}
 800ba5e:	4618      	mov	r0, r3
 800ba60:	3720      	adds	r7, #32
 800ba62:	46bd      	mov	sp, r7
 800ba64:	bd80      	pop	{r7, pc}

0800ba66 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 800ba66:	b580      	push	{r7, lr}
 800ba68:	b086      	sub	sp, #24
 800ba6a:	af00      	add	r7, sp, #0
 800ba6c:	60f8      	str	r0, [r7, #12]
 800ba6e:	60b9      	str	r1, [r7, #8]
 800ba70:	607a      	str	r2, [r7, #4]
 800ba72:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 800ba74:	68bb      	ldr	r3, [r7, #8]
 800ba76:	2b00      	cmp	r3, #0
 800ba78:	d10a      	bne.n	800ba90 <prvInitialiseNewTimer+0x2a>
	__asm volatile
 800ba7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba7e:	f383 8811 	msr	BASEPRI, r3
 800ba82:	f3bf 8f6f 	isb	sy
 800ba86:	f3bf 8f4f 	dsb	sy
 800ba8a:	617b      	str	r3, [r7, #20]
}
 800ba8c:	bf00      	nop
 800ba8e:	e7fe      	b.n	800ba8e <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 800ba90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba92:	2b00      	cmp	r3, #0
 800ba94:	d01e      	beq.n	800bad4 <prvInitialiseNewTimer+0x6e>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 800ba96:	f000 fae7 	bl	800c068 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 800ba9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba9c:	68fa      	ldr	r2, [r7, #12]
 800ba9e:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 800baa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800baa2:	68ba      	ldr	r2, [r7, #8]
 800baa4:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 800baa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800baa8:	683a      	ldr	r2, [r7, #0]
 800baaa:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800baac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800baae:	6a3a      	ldr	r2, [r7, #32]
 800bab0:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 800bab2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bab4:	3304      	adds	r3, #4
 800bab6:	4618      	mov	r0, r3
 800bab8:	f7fd ff02 	bl	80098c0 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	2b00      	cmp	r3, #0
 800bac0:	d008      	beq.n	800bad4 <prvInitialiseNewTimer+0x6e>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 800bac2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bac4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bac8:	f043 0304 	orr.w	r3, r3, #4
 800bacc:	b2da      	uxtb	r2, r3
 800bace:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bad0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 800bad4:	bf00      	nop
 800bad6:	3718      	adds	r7, #24
 800bad8:	46bd      	mov	sp, r7
 800bada:	bd80      	pop	{r7, pc}

0800badc <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800badc:	b580      	push	{r7, lr}
 800bade:	b08a      	sub	sp, #40	; 0x28
 800bae0:	af00      	add	r7, sp, #0
 800bae2:	60f8      	str	r0, [r7, #12]
 800bae4:	60b9      	str	r1, [r7, #8]
 800bae6:	607a      	str	r2, [r7, #4]
 800bae8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800baea:	2300      	movs	r3, #0
 800baec:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800baee:	68fb      	ldr	r3, [r7, #12]
 800baf0:	2b00      	cmp	r3, #0
 800baf2:	d10a      	bne.n	800bb0a <xTimerGenericCommand+0x2e>
	__asm volatile
 800baf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800baf8:	f383 8811 	msr	BASEPRI, r3
 800bafc:	f3bf 8f6f 	isb	sy
 800bb00:	f3bf 8f4f 	dsb	sy
 800bb04:	623b      	str	r3, [r7, #32]
}
 800bb06:	bf00      	nop
 800bb08:	e7fe      	b.n	800bb08 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800bb0a:	4b1a      	ldr	r3, [pc, #104]	; (800bb74 <xTimerGenericCommand+0x98>)
 800bb0c:	681b      	ldr	r3, [r3, #0]
 800bb0e:	2b00      	cmp	r3, #0
 800bb10:	d02a      	beq.n	800bb68 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800bb12:	68bb      	ldr	r3, [r7, #8]
 800bb14:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800bb1a:	68fb      	ldr	r3, [r7, #12]
 800bb1c:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800bb1e:	68bb      	ldr	r3, [r7, #8]
 800bb20:	2b05      	cmp	r3, #5
 800bb22:	dc18      	bgt.n	800bb56 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800bb24:	f7ff fc16 	bl	800b354 <xTaskGetSchedulerState>
 800bb28:	4603      	mov	r3, r0
 800bb2a:	2b02      	cmp	r3, #2
 800bb2c:	d109      	bne.n	800bb42 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800bb2e:	4b11      	ldr	r3, [pc, #68]	; (800bb74 <xTimerGenericCommand+0x98>)
 800bb30:	6818      	ldr	r0, [r3, #0]
 800bb32:	f107 0110 	add.w	r1, r7, #16
 800bb36:	2300      	movs	r3, #0
 800bb38:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bb3a:	f7fe f8fd 	bl	8009d38 <xQueueGenericSend>
 800bb3e:	6278      	str	r0, [r7, #36]	; 0x24
 800bb40:	e012      	b.n	800bb68 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800bb42:	4b0c      	ldr	r3, [pc, #48]	; (800bb74 <xTimerGenericCommand+0x98>)
 800bb44:	6818      	ldr	r0, [r3, #0]
 800bb46:	f107 0110 	add.w	r1, r7, #16
 800bb4a:	2300      	movs	r3, #0
 800bb4c:	2200      	movs	r2, #0
 800bb4e:	f7fe f8f3 	bl	8009d38 <xQueueGenericSend>
 800bb52:	6278      	str	r0, [r7, #36]	; 0x24
 800bb54:	e008      	b.n	800bb68 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800bb56:	4b07      	ldr	r3, [pc, #28]	; (800bb74 <xTimerGenericCommand+0x98>)
 800bb58:	6818      	ldr	r0, [r3, #0]
 800bb5a:	f107 0110 	add.w	r1, r7, #16
 800bb5e:	2300      	movs	r3, #0
 800bb60:	683a      	ldr	r2, [r7, #0]
 800bb62:	f7fe f9e7 	bl	8009f34 <xQueueGenericSendFromISR>
 800bb66:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800bb68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800bb6a:	4618      	mov	r0, r3
 800bb6c:	3728      	adds	r7, #40	; 0x28
 800bb6e:	46bd      	mov	sp, r7
 800bb70:	bd80      	pop	{r7, pc}
 800bb72:	bf00      	nop
 800bb74:	200017a4 	.word	0x200017a4

0800bb78 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800bb78:	b580      	push	{r7, lr}
 800bb7a:	b088      	sub	sp, #32
 800bb7c:	af02      	add	r7, sp, #8
 800bb7e:	6078      	str	r0, [r7, #4]
 800bb80:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bb82:	4b22      	ldr	r3, [pc, #136]	; (800bc0c <prvProcessExpiredTimer+0x94>)
 800bb84:	681b      	ldr	r3, [r3, #0]
 800bb86:	68db      	ldr	r3, [r3, #12]
 800bb88:	68db      	ldr	r3, [r3, #12]
 800bb8a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800bb8c:	697b      	ldr	r3, [r7, #20]
 800bb8e:	3304      	adds	r3, #4
 800bb90:	4618      	mov	r0, r3
 800bb92:	f7fd feff 	bl	8009994 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800bb96:	697b      	ldr	r3, [r7, #20]
 800bb98:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bb9c:	f003 0304 	and.w	r3, r3, #4
 800bba0:	2b00      	cmp	r3, #0
 800bba2:	d022      	beq.n	800bbea <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800bba4:	697b      	ldr	r3, [r7, #20]
 800bba6:	699a      	ldr	r2, [r3, #24]
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	18d1      	adds	r1, r2, r3
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	683a      	ldr	r2, [r7, #0]
 800bbb0:	6978      	ldr	r0, [r7, #20]
 800bbb2:	f000 f8d1 	bl	800bd58 <prvInsertTimerInActiveList>
 800bbb6:	4603      	mov	r3, r0
 800bbb8:	2b00      	cmp	r3, #0
 800bbba:	d01f      	beq.n	800bbfc <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800bbbc:	2300      	movs	r3, #0
 800bbbe:	9300      	str	r3, [sp, #0]
 800bbc0:	2300      	movs	r3, #0
 800bbc2:	687a      	ldr	r2, [r7, #4]
 800bbc4:	2100      	movs	r1, #0
 800bbc6:	6978      	ldr	r0, [r7, #20]
 800bbc8:	f7ff ff88 	bl	800badc <xTimerGenericCommand>
 800bbcc:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800bbce:	693b      	ldr	r3, [r7, #16]
 800bbd0:	2b00      	cmp	r3, #0
 800bbd2:	d113      	bne.n	800bbfc <prvProcessExpiredTimer+0x84>
	__asm volatile
 800bbd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbd8:	f383 8811 	msr	BASEPRI, r3
 800bbdc:	f3bf 8f6f 	isb	sy
 800bbe0:	f3bf 8f4f 	dsb	sy
 800bbe4:	60fb      	str	r3, [r7, #12]
}
 800bbe6:	bf00      	nop
 800bbe8:	e7fe      	b.n	800bbe8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800bbea:	697b      	ldr	r3, [r7, #20]
 800bbec:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bbf0:	f023 0301 	bic.w	r3, r3, #1
 800bbf4:	b2da      	uxtb	r2, r3
 800bbf6:	697b      	ldr	r3, [r7, #20]
 800bbf8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800bbfc:	697b      	ldr	r3, [r7, #20]
 800bbfe:	6a1b      	ldr	r3, [r3, #32]
 800bc00:	6978      	ldr	r0, [r7, #20]
 800bc02:	4798      	blx	r3
}
 800bc04:	bf00      	nop
 800bc06:	3718      	adds	r7, #24
 800bc08:	46bd      	mov	sp, r7
 800bc0a:	bd80      	pop	{r7, pc}
 800bc0c:	2000179c 	.word	0x2000179c

0800bc10 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800bc10:	b580      	push	{r7, lr}
 800bc12:	b084      	sub	sp, #16
 800bc14:	af00      	add	r7, sp, #0
 800bc16:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800bc18:	f107 0308 	add.w	r3, r7, #8
 800bc1c:	4618      	mov	r0, r3
 800bc1e:	f000 f857 	bl	800bcd0 <prvGetNextExpireTime>
 800bc22:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800bc24:	68bb      	ldr	r3, [r7, #8]
 800bc26:	4619      	mov	r1, r3
 800bc28:	68f8      	ldr	r0, [r7, #12]
 800bc2a:	f000 f803 	bl	800bc34 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800bc2e:	f000 f8d5 	bl	800bddc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800bc32:	e7f1      	b.n	800bc18 <prvTimerTask+0x8>

0800bc34 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800bc34:	b580      	push	{r7, lr}
 800bc36:	b084      	sub	sp, #16
 800bc38:	af00      	add	r7, sp, #0
 800bc3a:	6078      	str	r0, [r7, #4]
 800bc3c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800bc3e:	f7fe ff8b 	bl	800ab58 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800bc42:	f107 0308 	add.w	r3, r7, #8
 800bc46:	4618      	mov	r0, r3
 800bc48:	f000 f866 	bl	800bd18 <prvSampleTimeNow>
 800bc4c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800bc4e:	68bb      	ldr	r3, [r7, #8]
 800bc50:	2b00      	cmp	r3, #0
 800bc52:	d130      	bne.n	800bcb6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800bc54:	683b      	ldr	r3, [r7, #0]
 800bc56:	2b00      	cmp	r3, #0
 800bc58:	d10a      	bne.n	800bc70 <prvProcessTimerOrBlockTask+0x3c>
 800bc5a:	687a      	ldr	r2, [r7, #4]
 800bc5c:	68fb      	ldr	r3, [r7, #12]
 800bc5e:	429a      	cmp	r2, r3
 800bc60:	d806      	bhi.n	800bc70 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800bc62:	f7fe ff87 	bl	800ab74 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800bc66:	68f9      	ldr	r1, [r7, #12]
 800bc68:	6878      	ldr	r0, [r7, #4]
 800bc6a:	f7ff ff85 	bl	800bb78 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800bc6e:	e024      	b.n	800bcba <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800bc70:	683b      	ldr	r3, [r7, #0]
 800bc72:	2b00      	cmp	r3, #0
 800bc74:	d008      	beq.n	800bc88 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800bc76:	4b13      	ldr	r3, [pc, #76]	; (800bcc4 <prvProcessTimerOrBlockTask+0x90>)
 800bc78:	681b      	ldr	r3, [r3, #0]
 800bc7a:	681b      	ldr	r3, [r3, #0]
 800bc7c:	2b00      	cmp	r3, #0
 800bc7e:	d101      	bne.n	800bc84 <prvProcessTimerOrBlockTask+0x50>
 800bc80:	2301      	movs	r3, #1
 800bc82:	e000      	b.n	800bc86 <prvProcessTimerOrBlockTask+0x52>
 800bc84:	2300      	movs	r3, #0
 800bc86:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800bc88:	4b0f      	ldr	r3, [pc, #60]	; (800bcc8 <prvProcessTimerOrBlockTask+0x94>)
 800bc8a:	6818      	ldr	r0, [r3, #0]
 800bc8c:	687a      	ldr	r2, [r7, #4]
 800bc8e:	68fb      	ldr	r3, [r7, #12]
 800bc90:	1ad3      	subs	r3, r2, r3
 800bc92:	683a      	ldr	r2, [r7, #0]
 800bc94:	4619      	mov	r1, r3
 800bc96:	f7fe fc51 	bl	800a53c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800bc9a:	f7fe ff6b 	bl	800ab74 <xTaskResumeAll>
 800bc9e:	4603      	mov	r3, r0
 800bca0:	2b00      	cmp	r3, #0
 800bca2:	d10a      	bne.n	800bcba <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800bca4:	4b09      	ldr	r3, [pc, #36]	; (800bccc <prvProcessTimerOrBlockTask+0x98>)
 800bca6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bcaa:	601a      	str	r2, [r3, #0]
 800bcac:	f3bf 8f4f 	dsb	sy
 800bcb0:	f3bf 8f6f 	isb	sy
}
 800bcb4:	e001      	b.n	800bcba <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800bcb6:	f7fe ff5d 	bl	800ab74 <xTaskResumeAll>
}
 800bcba:	bf00      	nop
 800bcbc:	3710      	adds	r7, #16
 800bcbe:	46bd      	mov	sp, r7
 800bcc0:	bd80      	pop	{r7, pc}
 800bcc2:	bf00      	nop
 800bcc4:	200017a0 	.word	0x200017a0
 800bcc8:	200017a4 	.word	0x200017a4
 800bccc:	e000ed04 	.word	0xe000ed04

0800bcd0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800bcd0:	b480      	push	{r7}
 800bcd2:	b085      	sub	sp, #20
 800bcd4:	af00      	add	r7, sp, #0
 800bcd6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800bcd8:	4b0e      	ldr	r3, [pc, #56]	; (800bd14 <prvGetNextExpireTime+0x44>)
 800bcda:	681b      	ldr	r3, [r3, #0]
 800bcdc:	681b      	ldr	r3, [r3, #0]
 800bcde:	2b00      	cmp	r3, #0
 800bce0:	d101      	bne.n	800bce6 <prvGetNextExpireTime+0x16>
 800bce2:	2201      	movs	r2, #1
 800bce4:	e000      	b.n	800bce8 <prvGetNextExpireTime+0x18>
 800bce6:	2200      	movs	r2, #0
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800bcec:	687b      	ldr	r3, [r7, #4]
 800bcee:	681b      	ldr	r3, [r3, #0]
 800bcf0:	2b00      	cmp	r3, #0
 800bcf2:	d105      	bne.n	800bd00 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800bcf4:	4b07      	ldr	r3, [pc, #28]	; (800bd14 <prvGetNextExpireTime+0x44>)
 800bcf6:	681b      	ldr	r3, [r3, #0]
 800bcf8:	68db      	ldr	r3, [r3, #12]
 800bcfa:	681b      	ldr	r3, [r3, #0]
 800bcfc:	60fb      	str	r3, [r7, #12]
 800bcfe:	e001      	b.n	800bd04 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800bd00:	2300      	movs	r3, #0
 800bd02:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800bd04:	68fb      	ldr	r3, [r7, #12]
}
 800bd06:	4618      	mov	r0, r3
 800bd08:	3714      	adds	r7, #20
 800bd0a:	46bd      	mov	sp, r7
 800bd0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd10:	4770      	bx	lr
 800bd12:	bf00      	nop
 800bd14:	2000179c 	.word	0x2000179c

0800bd18 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800bd18:	b580      	push	{r7, lr}
 800bd1a:	b084      	sub	sp, #16
 800bd1c:	af00      	add	r7, sp, #0
 800bd1e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800bd20:	f7fe ffc6 	bl	800acb0 <xTaskGetTickCount>
 800bd24:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800bd26:	4b0b      	ldr	r3, [pc, #44]	; (800bd54 <prvSampleTimeNow+0x3c>)
 800bd28:	681b      	ldr	r3, [r3, #0]
 800bd2a:	68fa      	ldr	r2, [r7, #12]
 800bd2c:	429a      	cmp	r2, r3
 800bd2e:	d205      	bcs.n	800bd3c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800bd30:	f000 f936 	bl	800bfa0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	2201      	movs	r2, #1
 800bd38:	601a      	str	r2, [r3, #0]
 800bd3a:	e002      	b.n	800bd42 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	2200      	movs	r2, #0
 800bd40:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800bd42:	4a04      	ldr	r2, [pc, #16]	; (800bd54 <prvSampleTimeNow+0x3c>)
 800bd44:	68fb      	ldr	r3, [r7, #12]
 800bd46:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800bd48:	68fb      	ldr	r3, [r7, #12]
}
 800bd4a:	4618      	mov	r0, r3
 800bd4c:	3710      	adds	r7, #16
 800bd4e:	46bd      	mov	sp, r7
 800bd50:	bd80      	pop	{r7, pc}
 800bd52:	bf00      	nop
 800bd54:	200017ac 	.word	0x200017ac

0800bd58 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800bd58:	b580      	push	{r7, lr}
 800bd5a:	b086      	sub	sp, #24
 800bd5c:	af00      	add	r7, sp, #0
 800bd5e:	60f8      	str	r0, [r7, #12]
 800bd60:	60b9      	str	r1, [r7, #8]
 800bd62:	607a      	str	r2, [r7, #4]
 800bd64:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800bd66:	2300      	movs	r3, #0
 800bd68:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800bd6a:	68fb      	ldr	r3, [r7, #12]
 800bd6c:	68ba      	ldr	r2, [r7, #8]
 800bd6e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800bd70:	68fb      	ldr	r3, [r7, #12]
 800bd72:	68fa      	ldr	r2, [r7, #12]
 800bd74:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800bd76:	68ba      	ldr	r2, [r7, #8]
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	429a      	cmp	r2, r3
 800bd7c:	d812      	bhi.n	800bda4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bd7e:	687a      	ldr	r2, [r7, #4]
 800bd80:	683b      	ldr	r3, [r7, #0]
 800bd82:	1ad2      	subs	r2, r2, r3
 800bd84:	68fb      	ldr	r3, [r7, #12]
 800bd86:	699b      	ldr	r3, [r3, #24]
 800bd88:	429a      	cmp	r2, r3
 800bd8a:	d302      	bcc.n	800bd92 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800bd8c:	2301      	movs	r3, #1
 800bd8e:	617b      	str	r3, [r7, #20]
 800bd90:	e01b      	b.n	800bdca <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800bd92:	4b10      	ldr	r3, [pc, #64]	; (800bdd4 <prvInsertTimerInActiveList+0x7c>)
 800bd94:	681a      	ldr	r2, [r3, #0]
 800bd96:	68fb      	ldr	r3, [r7, #12]
 800bd98:	3304      	adds	r3, #4
 800bd9a:	4619      	mov	r1, r3
 800bd9c:	4610      	mov	r0, r2
 800bd9e:	f7fd fdc0 	bl	8009922 <vListInsert>
 800bda2:	e012      	b.n	800bdca <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800bda4:	687a      	ldr	r2, [r7, #4]
 800bda6:	683b      	ldr	r3, [r7, #0]
 800bda8:	429a      	cmp	r2, r3
 800bdaa:	d206      	bcs.n	800bdba <prvInsertTimerInActiveList+0x62>
 800bdac:	68ba      	ldr	r2, [r7, #8]
 800bdae:	683b      	ldr	r3, [r7, #0]
 800bdb0:	429a      	cmp	r2, r3
 800bdb2:	d302      	bcc.n	800bdba <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800bdb4:	2301      	movs	r3, #1
 800bdb6:	617b      	str	r3, [r7, #20]
 800bdb8:	e007      	b.n	800bdca <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800bdba:	4b07      	ldr	r3, [pc, #28]	; (800bdd8 <prvInsertTimerInActiveList+0x80>)
 800bdbc:	681a      	ldr	r2, [r3, #0]
 800bdbe:	68fb      	ldr	r3, [r7, #12]
 800bdc0:	3304      	adds	r3, #4
 800bdc2:	4619      	mov	r1, r3
 800bdc4:	4610      	mov	r0, r2
 800bdc6:	f7fd fdac 	bl	8009922 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800bdca:	697b      	ldr	r3, [r7, #20]
}
 800bdcc:	4618      	mov	r0, r3
 800bdce:	3718      	adds	r7, #24
 800bdd0:	46bd      	mov	sp, r7
 800bdd2:	bd80      	pop	{r7, pc}
 800bdd4:	200017a0 	.word	0x200017a0
 800bdd8:	2000179c 	.word	0x2000179c

0800bddc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800bddc:	b580      	push	{r7, lr}
 800bdde:	b08e      	sub	sp, #56	; 0x38
 800bde0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800bde2:	e0ca      	b.n	800bf7a <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	2b00      	cmp	r3, #0
 800bde8:	da18      	bge.n	800be1c <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800bdea:	1d3b      	adds	r3, r7, #4
 800bdec:	3304      	adds	r3, #4
 800bdee:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800bdf0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bdf2:	2b00      	cmp	r3, #0
 800bdf4:	d10a      	bne.n	800be0c <prvProcessReceivedCommands+0x30>
	__asm volatile
 800bdf6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bdfa:	f383 8811 	msr	BASEPRI, r3
 800bdfe:	f3bf 8f6f 	isb	sy
 800be02:	f3bf 8f4f 	dsb	sy
 800be06:	61fb      	str	r3, [r7, #28]
}
 800be08:	bf00      	nop
 800be0a:	e7fe      	b.n	800be0a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800be0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800be0e:	681b      	ldr	r3, [r3, #0]
 800be10:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800be12:	6850      	ldr	r0, [r2, #4]
 800be14:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800be16:	6892      	ldr	r2, [r2, #8]
 800be18:	4611      	mov	r1, r2
 800be1a:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	2b00      	cmp	r3, #0
 800be20:	f2c0 80aa 	blt.w	800bf78 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800be24:	68fb      	ldr	r3, [r7, #12]
 800be26:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800be28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be2a:	695b      	ldr	r3, [r3, #20]
 800be2c:	2b00      	cmp	r3, #0
 800be2e:	d004      	beq.n	800be3a <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800be30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be32:	3304      	adds	r3, #4
 800be34:	4618      	mov	r0, r3
 800be36:	f7fd fdad 	bl	8009994 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800be3a:	463b      	mov	r3, r7
 800be3c:	4618      	mov	r0, r3
 800be3e:	f7ff ff6b 	bl	800bd18 <prvSampleTimeNow>
 800be42:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	2b09      	cmp	r3, #9
 800be48:	f200 8097 	bhi.w	800bf7a <prvProcessReceivedCommands+0x19e>
 800be4c:	a201      	add	r2, pc, #4	; (adr r2, 800be54 <prvProcessReceivedCommands+0x78>)
 800be4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be52:	bf00      	nop
 800be54:	0800be7d 	.word	0x0800be7d
 800be58:	0800be7d 	.word	0x0800be7d
 800be5c:	0800be7d 	.word	0x0800be7d
 800be60:	0800bef1 	.word	0x0800bef1
 800be64:	0800bf05 	.word	0x0800bf05
 800be68:	0800bf4f 	.word	0x0800bf4f
 800be6c:	0800be7d 	.word	0x0800be7d
 800be70:	0800be7d 	.word	0x0800be7d
 800be74:	0800bef1 	.word	0x0800bef1
 800be78:	0800bf05 	.word	0x0800bf05
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800be7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be7e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800be82:	f043 0301 	orr.w	r3, r3, #1
 800be86:	b2da      	uxtb	r2, r3
 800be88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be8a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800be8e:	68ba      	ldr	r2, [r7, #8]
 800be90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be92:	699b      	ldr	r3, [r3, #24]
 800be94:	18d1      	adds	r1, r2, r3
 800be96:	68bb      	ldr	r3, [r7, #8]
 800be98:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800be9a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800be9c:	f7ff ff5c 	bl	800bd58 <prvInsertTimerInActiveList>
 800bea0:	4603      	mov	r3, r0
 800bea2:	2b00      	cmp	r3, #0
 800bea4:	d069      	beq.n	800bf7a <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800bea6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bea8:	6a1b      	ldr	r3, [r3, #32]
 800beaa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800beac:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800beae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800beb0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800beb4:	f003 0304 	and.w	r3, r3, #4
 800beb8:	2b00      	cmp	r3, #0
 800beba:	d05e      	beq.n	800bf7a <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800bebc:	68ba      	ldr	r2, [r7, #8]
 800bebe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bec0:	699b      	ldr	r3, [r3, #24]
 800bec2:	441a      	add	r2, r3
 800bec4:	2300      	movs	r3, #0
 800bec6:	9300      	str	r3, [sp, #0]
 800bec8:	2300      	movs	r3, #0
 800beca:	2100      	movs	r1, #0
 800becc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bece:	f7ff fe05 	bl	800badc <xTimerGenericCommand>
 800bed2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800bed4:	6a3b      	ldr	r3, [r7, #32]
 800bed6:	2b00      	cmp	r3, #0
 800bed8:	d14f      	bne.n	800bf7a <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800beda:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bede:	f383 8811 	msr	BASEPRI, r3
 800bee2:	f3bf 8f6f 	isb	sy
 800bee6:	f3bf 8f4f 	dsb	sy
 800beea:	61bb      	str	r3, [r7, #24]
}
 800beec:	bf00      	nop
 800beee:	e7fe      	b.n	800beee <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800bef0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bef2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bef6:	f023 0301 	bic.w	r3, r3, #1
 800befa:	b2da      	uxtb	r2, r3
 800befc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800befe:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800bf02:	e03a      	b.n	800bf7a <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800bf04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf06:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bf0a:	f043 0301 	orr.w	r3, r3, #1
 800bf0e:	b2da      	uxtb	r2, r3
 800bf10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf12:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800bf16:	68ba      	ldr	r2, [r7, #8]
 800bf18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf1a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800bf1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf1e:	699b      	ldr	r3, [r3, #24]
 800bf20:	2b00      	cmp	r3, #0
 800bf22:	d10a      	bne.n	800bf3a <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800bf24:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf28:	f383 8811 	msr	BASEPRI, r3
 800bf2c:	f3bf 8f6f 	isb	sy
 800bf30:	f3bf 8f4f 	dsb	sy
 800bf34:	617b      	str	r3, [r7, #20]
}
 800bf36:	bf00      	nop
 800bf38:	e7fe      	b.n	800bf38 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800bf3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf3c:	699a      	ldr	r2, [r3, #24]
 800bf3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf40:	18d1      	adds	r1, r2, r3
 800bf42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf44:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bf46:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bf48:	f7ff ff06 	bl	800bd58 <prvInsertTimerInActiveList>
					break;
 800bf4c:	e015      	b.n	800bf7a <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800bf4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf50:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bf54:	f003 0302 	and.w	r3, r3, #2
 800bf58:	2b00      	cmp	r3, #0
 800bf5a:	d103      	bne.n	800bf64 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800bf5c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bf5e:	f000 fbff 	bl	800c760 <vPortFree>
 800bf62:	e00a      	b.n	800bf7a <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800bf64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf66:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bf6a:	f023 0301 	bic.w	r3, r3, #1
 800bf6e:	b2da      	uxtb	r2, r3
 800bf70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf72:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800bf76:	e000      	b.n	800bf7a <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800bf78:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800bf7a:	4b08      	ldr	r3, [pc, #32]	; (800bf9c <prvProcessReceivedCommands+0x1c0>)
 800bf7c:	681b      	ldr	r3, [r3, #0]
 800bf7e:	1d39      	adds	r1, r7, #4
 800bf80:	2200      	movs	r2, #0
 800bf82:	4618      	mov	r0, r3
 800bf84:	f7fe f872 	bl	800a06c <xQueueReceive>
 800bf88:	4603      	mov	r3, r0
 800bf8a:	2b00      	cmp	r3, #0
 800bf8c:	f47f af2a 	bne.w	800bde4 <prvProcessReceivedCommands+0x8>
	}
}
 800bf90:	bf00      	nop
 800bf92:	bf00      	nop
 800bf94:	3730      	adds	r7, #48	; 0x30
 800bf96:	46bd      	mov	sp, r7
 800bf98:	bd80      	pop	{r7, pc}
 800bf9a:	bf00      	nop
 800bf9c:	200017a4 	.word	0x200017a4

0800bfa0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800bfa0:	b580      	push	{r7, lr}
 800bfa2:	b088      	sub	sp, #32
 800bfa4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800bfa6:	e048      	b.n	800c03a <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800bfa8:	4b2d      	ldr	r3, [pc, #180]	; (800c060 <prvSwitchTimerLists+0xc0>)
 800bfaa:	681b      	ldr	r3, [r3, #0]
 800bfac:	68db      	ldr	r3, [r3, #12]
 800bfae:	681b      	ldr	r3, [r3, #0]
 800bfb0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bfb2:	4b2b      	ldr	r3, [pc, #172]	; (800c060 <prvSwitchTimerLists+0xc0>)
 800bfb4:	681b      	ldr	r3, [r3, #0]
 800bfb6:	68db      	ldr	r3, [r3, #12]
 800bfb8:	68db      	ldr	r3, [r3, #12]
 800bfba:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800bfbc:	68fb      	ldr	r3, [r7, #12]
 800bfbe:	3304      	adds	r3, #4
 800bfc0:	4618      	mov	r0, r3
 800bfc2:	f7fd fce7 	bl	8009994 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800bfc6:	68fb      	ldr	r3, [r7, #12]
 800bfc8:	6a1b      	ldr	r3, [r3, #32]
 800bfca:	68f8      	ldr	r0, [r7, #12]
 800bfcc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800bfce:	68fb      	ldr	r3, [r7, #12]
 800bfd0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bfd4:	f003 0304 	and.w	r3, r3, #4
 800bfd8:	2b00      	cmp	r3, #0
 800bfda:	d02e      	beq.n	800c03a <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800bfdc:	68fb      	ldr	r3, [r7, #12]
 800bfde:	699b      	ldr	r3, [r3, #24]
 800bfe0:	693a      	ldr	r2, [r7, #16]
 800bfe2:	4413      	add	r3, r2
 800bfe4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800bfe6:	68ba      	ldr	r2, [r7, #8]
 800bfe8:	693b      	ldr	r3, [r7, #16]
 800bfea:	429a      	cmp	r2, r3
 800bfec:	d90e      	bls.n	800c00c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800bfee:	68fb      	ldr	r3, [r7, #12]
 800bff0:	68ba      	ldr	r2, [r7, #8]
 800bff2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800bff4:	68fb      	ldr	r3, [r7, #12]
 800bff6:	68fa      	ldr	r2, [r7, #12]
 800bff8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800bffa:	4b19      	ldr	r3, [pc, #100]	; (800c060 <prvSwitchTimerLists+0xc0>)
 800bffc:	681a      	ldr	r2, [r3, #0]
 800bffe:	68fb      	ldr	r3, [r7, #12]
 800c000:	3304      	adds	r3, #4
 800c002:	4619      	mov	r1, r3
 800c004:	4610      	mov	r0, r2
 800c006:	f7fd fc8c 	bl	8009922 <vListInsert>
 800c00a:	e016      	b.n	800c03a <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c00c:	2300      	movs	r3, #0
 800c00e:	9300      	str	r3, [sp, #0]
 800c010:	2300      	movs	r3, #0
 800c012:	693a      	ldr	r2, [r7, #16]
 800c014:	2100      	movs	r1, #0
 800c016:	68f8      	ldr	r0, [r7, #12]
 800c018:	f7ff fd60 	bl	800badc <xTimerGenericCommand>
 800c01c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800c01e:	687b      	ldr	r3, [r7, #4]
 800c020:	2b00      	cmp	r3, #0
 800c022:	d10a      	bne.n	800c03a <prvSwitchTimerLists+0x9a>
	__asm volatile
 800c024:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c028:	f383 8811 	msr	BASEPRI, r3
 800c02c:	f3bf 8f6f 	isb	sy
 800c030:	f3bf 8f4f 	dsb	sy
 800c034:	603b      	str	r3, [r7, #0]
}
 800c036:	bf00      	nop
 800c038:	e7fe      	b.n	800c038 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c03a:	4b09      	ldr	r3, [pc, #36]	; (800c060 <prvSwitchTimerLists+0xc0>)
 800c03c:	681b      	ldr	r3, [r3, #0]
 800c03e:	681b      	ldr	r3, [r3, #0]
 800c040:	2b00      	cmp	r3, #0
 800c042:	d1b1      	bne.n	800bfa8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800c044:	4b06      	ldr	r3, [pc, #24]	; (800c060 <prvSwitchTimerLists+0xc0>)
 800c046:	681b      	ldr	r3, [r3, #0]
 800c048:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800c04a:	4b06      	ldr	r3, [pc, #24]	; (800c064 <prvSwitchTimerLists+0xc4>)
 800c04c:	681b      	ldr	r3, [r3, #0]
 800c04e:	4a04      	ldr	r2, [pc, #16]	; (800c060 <prvSwitchTimerLists+0xc0>)
 800c050:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800c052:	4a04      	ldr	r2, [pc, #16]	; (800c064 <prvSwitchTimerLists+0xc4>)
 800c054:	697b      	ldr	r3, [r7, #20]
 800c056:	6013      	str	r3, [r2, #0]
}
 800c058:	bf00      	nop
 800c05a:	3718      	adds	r7, #24
 800c05c:	46bd      	mov	sp, r7
 800c05e:	bd80      	pop	{r7, pc}
 800c060:	2000179c 	.word	0x2000179c
 800c064:	200017a0 	.word	0x200017a0

0800c068 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800c068:	b580      	push	{r7, lr}
 800c06a:	b082      	sub	sp, #8
 800c06c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800c06e:	f000 f989 	bl	800c384 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800c072:	4b15      	ldr	r3, [pc, #84]	; (800c0c8 <prvCheckForValidListAndQueue+0x60>)
 800c074:	681b      	ldr	r3, [r3, #0]
 800c076:	2b00      	cmp	r3, #0
 800c078:	d120      	bne.n	800c0bc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800c07a:	4814      	ldr	r0, [pc, #80]	; (800c0cc <prvCheckForValidListAndQueue+0x64>)
 800c07c:	f7fd fc00 	bl	8009880 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800c080:	4813      	ldr	r0, [pc, #76]	; (800c0d0 <prvCheckForValidListAndQueue+0x68>)
 800c082:	f7fd fbfd 	bl	8009880 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800c086:	4b13      	ldr	r3, [pc, #76]	; (800c0d4 <prvCheckForValidListAndQueue+0x6c>)
 800c088:	4a10      	ldr	r2, [pc, #64]	; (800c0cc <prvCheckForValidListAndQueue+0x64>)
 800c08a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800c08c:	4b12      	ldr	r3, [pc, #72]	; (800c0d8 <prvCheckForValidListAndQueue+0x70>)
 800c08e:	4a10      	ldr	r2, [pc, #64]	; (800c0d0 <prvCheckForValidListAndQueue+0x68>)
 800c090:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800c092:	2300      	movs	r3, #0
 800c094:	9300      	str	r3, [sp, #0]
 800c096:	4b11      	ldr	r3, [pc, #68]	; (800c0dc <prvCheckForValidListAndQueue+0x74>)
 800c098:	4a11      	ldr	r2, [pc, #68]	; (800c0e0 <prvCheckForValidListAndQueue+0x78>)
 800c09a:	2110      	movs	r1, #16
 800c09c:	200a      	movs	r0, #10
 800c09e:	f7fd fd0b 	bl	8009ab8 <xQueueGenericCreateStatic>
 800c0a2:	4603      	mov	r3, r0
 800c0a4:	4a08      	ldr	r2, [pc, #32]	; (800c0c8 <prvCheckForValidListAndQueue+0x60>)
 800c0a6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800c0a8:	4b07      	ldr	r3, [pc, #28]	; (800c0c8 <prvCheckForValidListAndQueue+0x60>)
 800c0aa:	681b      	ldr	r3, [r3, #0]
 800c0ac:	2b00      	cmp	r3, #0
 800c0ae:	d005      	beq.n	800c0bc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800c0b0:	4b05      	ldr	r3, [pc, #20]	; (800c0c8 <prvCheckForValidListAndQueue+0x60>)
 800c0b2:	681b      	ldr	r3, [r3, #0]
 800c0b4:	490b      	ldr	r1, [pc, #44]	; (800c0e4 <prvCheckForValidListAndQueue+0x7c>)
 800c0b6:	4618      	mov	r0, r3
 800c0b8:	f7fe f9ec 	bl	800a494 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c0bc:	f000 f992 	bl	800c3e4 <vPortExitCritical>
}
 800c0c0:	bf00      	nop
 800c0c2:	46bd      	mov	sp, r7
 800c0c4:	bd80      	pop	{r7, pc}
 800c0c6:	bf00      	nop
 800c0c8:	200017a4 	.word	0x200017a4
 800c0cc:	20001774 	.word	0x20001774
 800c0d0:	20001788 	.word	0x20001788
 800c0d4:	2000179c 	.word	0x2000179c
 800c0d8:	200017a0 	.word	0x200017a0
 800c0dc:	20001850 	.word	0x20001850
 800c0e0:	200017b0 	.word	0x200017b0
 800c0e4:	0801106c 	.word	0x0801106c

0800c0e8 <pvTimerGetTimerID>:
	return xReturn;
} /*lint !e818 Can't be pointer to const due to the typedef. */
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 800c0e8:	b580      	push	{r7, lr}
 800c0ea:	b086      	sub	sp, #24
 800c0ec:	af00      	add	r7, sp, #0
 800c0ee:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
 800c0f0:	687b      	ldr	r3, [r7, #4]
 800c0f2:	617b      	str	r3, [r7, #20]
void *pvReturn;

	configASSERT( xTimer );
 800c0f4:	687b      	ldr	r3, [r7, #4]
 800c0f6:	2b00      	cmp	r3, #0
 800c0f8:	d10a      	bne.n	800c110 <pvTimerGetTimerID+0x28>
	__asm volatile
 800c0fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c0fe:	f383 8811 	msr	BASEPRI, r3
 800c102:	f3bf 8f6f 	isb	sy
 800c106:	f3bf 8f4f 	dsb	sy
 800c10a:	60fb      	str	r3, [r7, #12]
}
 800c10c:	bf00      	nop
 800c10e:	e7fe      	b.n	800c10e <pvTimerGetTimerID+0x26>

	taskENTER_CRITICAL();
 800c110:	f000 f938 	bl	800c384 <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 800c114:	697b      	ldr	r3, [r7, #20]
 800c116:	69db      	ldr	r3, [r3, #28]
 800c118:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 800c11a:	f000 f963 	bl	800c3e4 <vPortExitCritical>

	return pvReturn;
 800c11e:	693b      	ldr	r3, [r7, #16]
}
 800c120:	4618      	mov	r0, r3
 800c122:	3718      	adds	r7, #24
 800c124:	46bd      	mov	sp, r7
 800c126:	bd80      	pop	{r7, pc}

0800c128 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800c128:	b480      	push	{r7}
 800c12a:	b085      	sub	sp, #20
 800c12c:	af00      	add	r7, sp, #0
 800c12e:	60f8      	str	r0, [r7, #12]
 800c130:	60b9      	str	r1, [r7, #8]
 800c132:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800c134:	68fb      	ldr	r3, [r7, #12]
 800c136:	3b04      	subs	r3, #4
 800c138:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800c13a:	68fb      	ldr	r3, [r7, #12]
 800c13c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800c140:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c142:	68fb      	ldr	r3, [r7, #12]
 800c144:	3b04      	subs	r3, #4
 800c146:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800c148:	68bb      	ldr	r3, [r7, #8]
 800c14a:	f023 0201 	bic.w	r2, r3, #1
 800c14e:	68fb      	ldr	r3, [r7, #12]
 800c150:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c152:	68fb      	ldr	r3, [r7, #12]
 800c154:	3b04      	subs	r3, #4
 800c156:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800c158:	4a0c      	ldr	r2, [pc, #48]	; (800c18c <pxPortInitialiseStack+0x64>)
 800c15a:	68fb      	ldr	r3, [r7, #12]
 800c15c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800c15e:	68fb      	ldr	r3, [r7, #12]
 800c160:	3b14      	subs	r3, #20
 800c162:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800c164:	687a      	ldr	r2, [r7, #4]
 800c166:	68fb      	ldr	r3, [r7, #12]
 800c168:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800c16a:	68fb      	ldr	r3, [r7, #12]
 800c16c:	3b04      	subs	r3, #4
 800c16e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800c170:	68fb      	ldr	r3, [r7, #12]
 800c172:	f06f 0202 	mvn.w	r2, #2
 800c176:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800c178:	68fb      	ldr	r3, [r7, #12]
 800c17a:	3b20      	subs	r3, #32
 800c17c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800c17e:	68fb      	ldr	r3, [r7, #12]
}
 800c180:	4618      	mov	r0, r3
 800c182:	3714      	adds	r7, #20
 800c184:	46bd      	mov	sp, r7
 800c186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c18a:	4770      	bx	lr
 800c18c:	0800c191 	.word	0x0800c191

0800c190 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800c190:	b480      	push	{r7}
 800c192:	b085      	sub	sp, #20
 800c194:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800c196:	2300      	movs	r3, #0
 800c198:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800c19a:	4b12      	ldr	r3, [pc, #72]	; (800c1e4 <prvTaskExitError+0x54>)
 800c19c:	681b      	ldr	r3, [r3, #0]
 800c19e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c1a2:	d00a      	beq.n	800c1ba <prvTaskExitError+0x2a>
	__asm volatile
 800c1a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c1a8:	f383 8811 	msr	BASEPRI, r3
 800c1ac:	f3bf 8f6f 	isb	sy
 800c1b0:	f3bf 8f4f 	dsb	sy
 800c1b4:	60fb      	str	r3, [r7, #12]
}
 800c1b6:	bf00      	nop
 800c1b8:	e7fe      	b.n	800c1b8 <prvTaskExitError+0x28>
	__asm volatile
 800c1ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c1be:	f383 8811 	msr	BASEPRI, r3
 800c1c2:	f3bf 8f6f 	isb	sy
 800c1c6:	f3bf 8f4f 	dsb	sy
 800c1ca:	60bb      	str	r3, [r7, #8]
}
 800c1cc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800c1ce:	bf00      	nop
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	2b00      	cmp	r3, #0
 800c1d4:	d0fc      	beq.n	800c1d0 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800c1d6:	bf00      	nop
 800c1d8:	bf00      	nop
 800c1da:	3714      	adds	r7, #20
 800c1dc:	46bd      	mov	sp, r7
 800c1de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1e2:	4770      	bx	lr
 800c1e4:	20000050 	.word	0x20000050
	...

0800c1f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800c1f0:	4b07      	ldr	r3, [pc, #28]	; (800c210 <pxCurrentTCBConst2>)
 800c1f2:	6819      	ldr	r1, [r3, #0]
 800c1f4:	6808      	ldr	r0, [r1, #0]
 800c1f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1fa:	f380 8809 	msr	PSP, r0
 800c1fe:	f3bf 8f6f 	isb	sy
 800c202:	f04f 0000 	mov.w	r0, #0
 800c206:	f380 8811 	msr	BASEPRI, r0
 800c20a:	4770      	bx	lr
 800c20c:	f3af 8000 	nop.w

0800c210 <pxCurrentTCBConst2>:
 800c210:	20001274 	.word	0x20001274
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800c214:	bf00      	nop
 800c216:	bf00      	nop

0800c218 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800c218:	4808      	ldr	r0, [pc, #32]	; (800c23c <prvPortStartFirstTask+0x24>)
 800c21a:	6800      	ldr	r0, [r0, #0]
 800c21c:	6800      	ldr	r0, [r0, #0]
 800c21e:	f380 8808 	msr	MSP, r0
 800c222:	f04f 0000 	mov.w	r0, #0
 800c226:	f380 8814 	msr	CONTROL, r0
 800c22a:	b662      	cpsie	i
 800c22c:	b661      	cpsie	f
 800c22e:	f3bf 8f4f 	dsb	sy
 800c232:	f3bf 8f6f 	isb	sy
 800c236:	df00      	svc	0
 800c238:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800c23a:	bf00      	nop
 800c23c:	e000ed08 	.word	0xe000ed08

0800c240 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800c240:	b580      	push	{r7, lr}
 800c242:	b086      	sub	sp, #24
 800c244:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800c246:	4b46      	ldr	r3, [pc, #280]	; (800c360 <xPortStartScheduler+0x120>)
 800c248:	681b      	ldr	r3, [r3, #0]
 800c24a:	4a46      	ldr	r2, [pc, #280]	; (800c364 <xPortStartScheduler+0x124>)
 800c24c:	4293      	cmp	r3, r2
 800c24e:	d10a      	bne.n	800c266 <xPortStartScheduler+0x26>
	__asm volatile
 800c250:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c254:	f383 8811 	msr	BASEPRI, r3
 800c258:	f3bf 8f6f 	isb	sy
 800c25c:	f3bf 8f4f 	dsb	sy
 800c260:	613b      	str	r3, [r7, #16]
}
 800c262:	bf00      	nop
 800c264:	e7fe      	b.n	800c264 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800c266:	4b3e      	ldr	r3, [pc, #248]	; (800c360 <xPortStartScheduler+0x120>)
 800c268:	681b      	ldr	r3, [r3, #0]
 800c26a:	4a3f      	ldr	r2, [pc, #252]	; (800c368 <xPortStartScheduler+0x128>)
 800c26c:	4293      	cmp	r3, r2
 800c26e:	d10a      	bne.n	800c286 <xPortStartScheduler+0x46>
	__asm volatile
 800c270:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c274:	f383 8811 	msr	BASEPRI, r3
 800c278:	f3bf 8f6f 	isb	sy
 800c27c:	f3bf 8f4f 	dsb	sy
 800c280:	60fb      	str	r3, [r7, #12]
}
 800c282:	bf00      	nop
 800c284:	e7fe      	b.n	800c284 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800c286:	4b39      	ldr	r3, [pc, #228]	; (800c36c <xPortStartScheduler+0x12c>)
 800c288:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800c28a:	697b      	ldr	r3, [r7, #20]
 800c28c:	781b      	ldrb	r3, [r3, #0]
 800c28e:	b2db      	uxtb	r3, r3
 800c290:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800c292:	697b      	ldr	r3, [r7, #20]
 800c294:	22ff      	movs	r2, #255	; 0xff
 800c296:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800c298:	697b      	ldr	r3, [r7, #20]
 800c29a:	781b      	ldrb	r3, [r3, #0]
 800c29c:	b2db      	uxtb	r3, r3
 800c29e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800c2a0:	78fb      	ldrb	r3, [r7, #3]
 800c2a2:	b2db      	uxtb	r3, r3
 800c2a4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800c2a8:	b2da      	uxtb	r2, r3
 800c2aa:	4b31      	ldr	r3, [pc, #196]	; (800c370 <xPortStartScheduler+0x130>)
 800c2ac:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800c2ae:	4b31      	ldr	r3, [pc, #196]	; (800c374 <xPortStartScheduler+0x134>)
 800c2b0:	2207      	movs	r2, #7
 800c2b2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c2b4:	e009      	b.n	800c2ca <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800c2b6:	4b2f      	ldr	r3, [pc, #188]	; (800c374 <xPortStartScheduler+0x134>)
 800c2b8:	681b      	ldr	r3, [r3, #0]
 800c2ba:	3b01      	subs	r3, #1
 800c2bc:	4a2d      	ldr	r2, [pc, #180]	; (800c374 <xPortStartScheduler+0x134>)
 800c2be:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800c2c0:	78fb      	ldrb	r3, [r7, #3]
 800c2c2:	b2db      	uxtb	r3, r3
 800c2c4:	005b      	lsls	r3, r3, #1
 800c2c6:	b2db      	uxtb	r3, r3
 800c2c8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c2ca:	78fb      	ldrb	r3, [r7, #3]
 800c2cc:	b2db      	uxtb	r3, r3
 800c2ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c2d2:	2b80      	cmp	r3, #128	; 0x80
 800c2d4:	d0ef      	beq.n	800c2b6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800c2d6:	4b27      	ldr	r3, [pc, #156]	; (800c374 <xPortStartScheduler+0x134>)
 800c2d8:	681b      	ldr	r3, [r3, #0]
 800c2da:	f1c3 0307 	rsb	r3, r3, #7
 800c2de:	2b04      	cmp	r3, #4
 800c2e0:	d00a      	beq.n	800c2f8 <xPortStartScheduler+0xb8>
	__asm volatile
 800c2e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c2e6:	f383 8811 	msr	BASEPRI, r3
 800c2ea:	f3bf 8f6f 	isb	sy
 800c2ee:	f3bf 8f4f 	dsb	sy
 800c2f2:	60bb      	str	r3, [r7, #8]
}
 800c2f4:	bf00      	nop
 800c2f6:	e7fe      	b.n	800c2f6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800c2f8:	4b1e      	ldr	r3, [pc, #120]	; (800c374 <xPortStartScheduler+0x134>)
 800c2fa:	681b      	ldr	r3, [r3, #0]
 800c2fc:	021b      	lsls	r3, r3, #8
 800c2fe:	4a1d      	ldr	r2, [pc, #116]	; (800c374 <xPortStartScheduler+0x134>)
 800c300:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800c302:	4b1c      	ldr	r3, [pc, #112]	; (800c374 <xPortStartScheduler+0x134>)
 800c304:	681b      	ldr	r3, [r3, #0]
 800c306:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800c30a:	4a1a      	ldr	r2, [pc, #104]	; (800c374 <xPortStartScheduler+0x134>)
 800c30c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	b2da      	uxtb	r2, r3
 800c312:	697b      	ldr	r3, [r7, #20]
 800c314:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800c316:	4b18      	ldr	r3, [pc, #96]	; (800c378 <xPortStartScheduler+0x138>)
 800c318:	681b      	ldr	r3, [r3, #0]
 800c31a:	4a17      	ldr	r2, [pc, #92]	; (800c378 <xPortStartScheduler+0x138>)
 800c31c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800c320:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800c322:	4b15      	ldr	r3, [pc, #84]	; (800c378 <xPortStartScheduler+0x138>)
 800c324:	681b      	ldr	r3, [r3, #0]
 800c326:	4a14      	ldr	r2, [pc, #80]	; (800c378 <xPortStartScheduler+0x138>)
 800c328:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800c32c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800c32e:	f000 f8dd 	bl	800c4ec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800c332:	4b12      	ldr	r3, [pc, #72]	; (800c37c <xPortStartScheduler+0x13c>)
 800c334:	2200      	movs	r2, #0
 800c336:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800c338:	f000 f8fc 	bl	800c534 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800c33c:	4b10      	ldr	r3, [pc, #64]	; (800c380 <xPortStartScheduler+0x140>)
 800c33e:	681b      	ldr	r3, [r3, #0]
 800c340:	4a0f      	ldr	r2, [pc, #60]	; (800c380 <xPortStartScheduler+0x140>)
 800c342:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800c346:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800c348:	f7ff ff66 	bl	800c218 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800c34c:	f7fe fd8c 	bl	800ae68 <vTaskSwitchContext>
	prvTaskExitError();
 800c350:	f7ff ff1e 	bl	800c190 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800c354:	2300      	movs	r3, #0
}
 800c356:	4618      	mov	r0, r3
 800c358:	3718      	adds	r7, #24
 800c35a:	46bd      	mov	sp, r7
 800c35c:	bd80      	pop	{r7, pc}
 800c35e:	bf00      	nop
 800c360:	e000ed00 	.word	0xe000ed00
 800c364:	410fc271 	.word	0x410fc271
 800c368:	410fc270 	.word	0x410fc270
 800c36c:	e000e400 	.word	0xe000e400
 800c370:	200018a0 	.word	0x200018a0
 800c374:	200018a4 	.word	0x200018a4
 800c378:	e000ed20 	.word	0xe000ed20
 800c37c:	20000050 	.word	0x20000050
 800c380:	e000ef34 	.word	0xe000ef34

0800c384 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800c384:	b480      	push	{r7}
 800c386:	b083      	sub	sp, #12
 800c388:	af00      	add	r7, sp, #0
	__asm volatile
 800c38a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c38e:	f383 8811 	msr	BASEPRI, r3
 800c392:	f3bf 8f6f 	isb	sy
 800c396:	f3bf 8f4f 	dsb	sy
 800c39a:	607b      	str	r3, [r7, #4]
}
 800c39c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800c39e:	4b0f      	ldr	r3, [pc, #60]	; (800c3dc <vPortEnterCritical+0x58>)
 800c3a0:	681b      	ldr	r3, [r3, #0]
 800c3a2:	3301      	adds	r3, #1
 800c3a4:	4a0d      	ldr	r2, [pc, #52]	; (800c3dc <vPortEnterCritical+0x58>)
 800c3a6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800c3a8:	4b0c      	ldr	r3, [pc, #48]	; (800c3dc <vPortEnterCritical+0x58>)
 800c3aa:	681b      	ldr	r3, [r3, #0]
 800c3ac:	2b01      	cmp	r3, #1
 800c3ae:	d10f      	bne.n	800c3d0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800c3b0:	4b0b      	ldr	r3, [pc, #44]	; (800c3e0 <vPortEnterCritical+0x5c>)
 800c3b2:	681b      	ldr	r3, [r3, #0]
 800c3b4:	b2db      	uxtb	r3, r3
 800c3b6:	2b00      	cmp	r3, #0
 800c3b8:	d00a      	beq.n	800c3d0 <vPortEnterCritical+0x4c>
	__asm volatile
 800c3ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c3be:	f383 8811 	msr	BASEPRI, r3
 800c3c2:	f3bf 8f6f 	isb	sy
 800c3c6:	f3bf 8f4f 	dsb	sy
 800c3ca:	603b      	str	r3, [r7, #0]
}
 800c3cc:	bf00      	nop
 800c3ce:	e7fe      	b.n	800c3ce <vPortEnterCritical+0x4a>
	}
}
 800c3d0:	bf00      	nop
 800c3d2:	370c      	adds	r7, #12
 800c3d4:	46bd      	mov	sp, r7
 800c3d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3da:	4770      	bx	lr
 800c3dc:	20000050 	.word	0x20000050
 800c3e0:	e000ed04 	.word	0xe000ed04

0800c3e4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800c3e4:	b480      	push	{r7}
 800c3e6:	b083      	sub	sp, #12
 800c3e8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800c3ea:	4b12      	ldr	r3, [pc, #72]	; (800c434 <vPortExitCritical+0x50>)
 800c3ec:	681b      	ldr	r3, [r3, #0]
 800c3ee:	2b00      	cmp	r3, #0
 800c3f0:	d10a      	bne.n	800c408 <vPortExitCritical+0x24>
	__asm volatile
 800c3f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c3f6:	f383 8811 	msr	BASEPRI, r3
 800c3fa:	f3bf 8f6f 	isb	sy
 800c3fe:	f3bf 8f4f 	dsb	sy
 800c402:	607b      	str	r3, [r7, #4]
}
 800c404:	bf00      	nop
 800c406:	e7fe      	b.n	800c406 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800c408:	4b0a      	ldr	r3, [pc, #40]	; (800c434 <vPortExitCritical+0x50>)
 800c40a:	681b      	ldr	r3, [r3, #0]
 800c40c:	3b01      	subs	r3, #1
 800c40e:	4a09      	ldr	r2, [pc, #36]	; (800c434 <vPortExitCritical+0x50>)
 800c410:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800c412:	4b08      	ldr	r3, [pc, #32]	; (800c434 <vPortExitCritical+0x50>)
 800c414:	681b      	ldr	r3, [r3, #0]
 800c416:	2b00      	cmp	r3, #0
 800c418:	d105      	bne.n	800c426 <vPortExitCritical+0x42>
 800c41a:	2300      	movs	r3, #0
 800c41c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c41e:	683b      	ldr	r3, [r7, #0]
 800c420:	f383 8811 	msr	BASEPRI, r3
}
 800c424:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800c426:	bf00      	nop
 800c428:	370c      	adds	r7, #12
 800c42a:	46bd      	mov	sp, r7
 800c42c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c430:	4770      	bx	lr
 800c432:	bf00      	nop
 800c434:	20000050 	.word	0x20000050
	...

0800c440 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800c440:	f3ef 8009 	mrs	r0, PSP
 800c444:	f3bf 8f6f 	isb	sy
 800c448:	4b15      	ldr	r3, [pc, #84]	; (800c4a0 <pxCurrentTCBConst>)
 800c44a:	681a      	ldr	r2, [r3, #0]
 800c44c:	f01e 0f10 	tst.w	lr, #16
 800c450:	bf08      	it	eq
 800c452:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800c456:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c45a:	6010      	str	r0, [r2, #0]
 800c45c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800c460:	f04f 0050 	mov.w	r0, #80	; 0x50
 800c464:	f380 8811 	msr	BASEPRI, r0
 800c468:	f3bf 8f4f 	dsb	sy
 800c46c:	f3bf 8f6f 	isb	sy
 800c470:	f7fe fcfa 	bl	800ae68 <vTaskSwitchContext>
 800c474:	f04f 0000 	mov.w	r0, #0
 800c478:	f380 8811 	msr	BASEPRI, r0
 800c47c:	bc09      	pop	{r0, r3}
 800c47e:	6819      	ldr	r1, [r3, #0]
 800c480:	6808      	ldr	r0, [r1, #0]
 800c482:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c486:	f01e 0f10 	tst.w	lr, #16
 800c48a:	bf08      	it	eq
 800c48c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800c490:	f380 8809 	msr	PSP, r0
 800c494:	f3bf 8f6f 	isb	sy
 800c498:	4770      	bx	lr
 800c49a:	bf00      	nop
 800c49c:	f3af 8000 	nop.w

0800c4a0 <pxCurrentTCBConst>:
 800c4a0:	20001274 	.word	0x20001274
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800c4a4:	bf00      	nop
 800c4a6:	bf00      	nop

0800c4a8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800c4a8:	b580      	push	{r7, lr}
 800c4aa:	b082      	sub	sp, #8
 800c4ac:	af00      	add	r7, sp, #0
	__asm volatile
 800c4ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c4b2:	f383 8811 	msr	BASEPRI, r3
 800c4b6:	f3bf 8f6f 	isb	sy
 800c4ba:	f3bf 8f4f 	dsb	sy
 800c4be:	607b      	str	r3, [r7, #4]
}
 800c4c0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800c4c2:	f7fe fc17 	bl	800acf4 <xTaskIncrementTick>
 800c4c6:	4603      	mov	r3, r0
 800c4c8:	2b00      	cmp	r3, #0
 800c4ca:	d003      	beq.n	800c4d4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800c4cc:	4b06      	ldr	r3, [pc, #24]	; (800c4e8 <xPortSysTickHandler+0x40>)
 800c4ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c4d2:	601a      	str	r2, [r3, #0]
 800c4d4:	2300      	movs	r3, #0
 800c4d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c4d8:	683b      	ldr	r3, [r7, #0]
 800c4da:	f383 8811 	msr	BASEPRI, r3
}
 800c4de:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800c4e0:	bf00      	nop
 800c4e2:	3708      	adds	r7, #8
 800c4e4:	46bd      	mov	sp, r7
 800c4e6:	bd80      	pop	{r7, pc}
 800c4e8:	e000ed04 	.word	0xe000ed04

0800c4ec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800c4ec:	b480      	push	{r7}
 800c4ee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800c4f0:	4b0b      	ldr	r3, [pc, #44]	; (800c520 <vPortSetupTimerInterrupt+0x34>)
 800c4f2:	2200      	movs	r2, #0
 800c4f4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800c4f6:	4b0b      	ldr	r3, [pc, #44]	; (800c524 <vPortSetupTimerInterrupt+0x38>)
 800c4f8:	2200      	movs	r2, #0
 800c4fa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800c4fc:	4b0a      	ldr	r3, [pc, #40]	; (800c528 <vPortSetupTimerInterrupt+0x3c>)
 800c4fe:	681b      	ldr	r3, [r3, #0]
 800c500:	4a0a      	ldr	r2, [pc, #40]	; (800c52c <vPortSetupTimerInterrupt+0x40>)
 800c502:	fba2 2303 	umull	r2, r3, r2, r3
 800c506:	099b      	lsrs	r3, r3, #6
 800c508:	4a09      	ldr	r2, [pc, #36]	; (800c530 <vPortSetupTimerInterrupt+0x44>)
 800c50a:	3b01      	subs	r3, #1
 800c50c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800c50e:	4b04      	ldr	r3, [pc, #16]	; (800c520 <vPortSetupTimerInterrupt+0x34>)
 800c510:	2207      	movs	r2, #7
 800c512:	601a      	str	r2, [r3, #0]
}
 800c514:	bf00      	nop
 800c516:	46bd      	mov	sp, r7
 800c518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c51c:	4770      	bx	lr
 800c51e:	bf00      	nop
 800c520:	e000e010 	.word	0xe000e010
 800c524:	e000e018 	.word	0xe000e018
 800c528:	20000044 	.word	0x20000044
 800c52c:	10624dd3 	.word	0x10624dd3
 800c530:	e000e014 	.word	0xe000e014

0800c534 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800c534:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800c544 <vPortEnableVFP+0x10>
 800c538:	6801      	ldr	r1, [r0, #0]
 800c53a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800c53e:	6001      	str	r1, [r0, #0]
 800c540:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800c542:	bf00      	nop
 800c544:	e000ed88 	.word	0xe000ed88

0800c548 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800c548:	b480      	push	{r7}
 800c54a:	b085      	sub	sp, #20
 800c54c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800c54e:	f3ef 8305 	mrs	r3, IPSR
 800c552:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800c554:	68fb      	ldr	r3, [r7, #12]
 800c556:	2b0f      	cmp	r3, #15
 800c558:	d914      	bls.n	800c584 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800c55a:	4a17      	ldr	r2, [pc, #92]	; (800c5b8 <vPortValidateInterruptPriority+0x70>)
 800c55c:	68fb      	ldr	r3, [r7, #12]
 800c55e:	4413      	add	r3, r2
 800c560:	781b      	ldrb	r3, [r3, #0]
 800c562:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800c564:	4b15      	ldr	r3, [pc, #84]	; (800c5bc <vPortValidateInterruptPriority+0x74>)
 800c566:	781b      	ldrb	r3, [r3, #0]
 800c568:	7afa      	ldrb	r2, [r7, #11]
 800c56a:	429a      	cmp	r2, r3
 800c56c:	d20a      	bcs.n	800c584 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800c56e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c572:	f383 8811 	msr	BASEPRI, r3
 800c576:	f3bf 8f6f 	isb	sy
 800c57a:	f3bf 8f4f 	dsb	sy
 800c57e:	607b      	str	r3, [r7, #4]
}
 800c580:	bf00      	nop
 800c582:	e7fe      	b.n	800c582 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800c584:	4b0e      	ldr	r3, [pc, #56]	; (800c5c0 <vPortValidateInterruptPriority+0x78>)
 800c586:	681b      	ldr	r3, [r3, #0]
 800c588:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800c58c:	4b0d      	ldr	r3, [pc, #52]	; (800c5c4 <vPortValidateInterruptPriority+0x7c>)
 800c58e:	681b      	ldr	r3, [r3, #0]
 800c590:	429a      	cmp	r2, r3
 800c592:	d90a      	bls.n	800c5aa <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800c594:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c598:	f383 8811 	msr	BASEPRI, r3
 800c59c:	f3bf 8f6f 	isb	sy
 800c5a0:	f3bf 8f4f 	dsb	sy
 800c5a4:	603b      	str	r3, [r7, #0]
}
 800c5a6:	bf00      	nop
 800c5a8:	e7fe      	b.n	800c5a8 <vPortValidateInterruptPriority+0x60>
	}
 800c5aa:	bf00      	nop
 800c5ac:	3714      	adds	r7, #20
 800c5ae:	46bd      	mov	sp, r7
 800c5b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5b4:	4770      	bx	lr
 800c5b6:	bf00      	nop
 800c5b8:	e000e3f0 	.word	0xe000e3f0
 800c5bc:	200018a0 	.word	0x200018a0
 800c5c0:	e000ed0c 	.word	0xe000ed0c
 800c5c4:	200018a4 	.word	0x200018a4

0800c5c8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800c5c8:	b580      	push	{r7, lr}
 800c5ca:	b08a      	sub	sp, #40	; 0x28
 800c5cc:	af00      	add	r7, sp, #0
 800c5ce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800c5d0:	2300      	movs	r3, #0
 800c5d2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800c5d4:	f7fe fac0 	bl	800ab58 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800c5d8:	4b5b      	ldr	r3, [pc, #364]	; (800c748 <pvPortMalloc+0x180>)
 800c5da:	681b      	ldr	r3, [r3, #0]
 800c5dc:	2b00      	cmp	r3, #0
 800c5de:	d101      	bne.n	800c5e4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800c5e0:	f000 f920 	bl	800c824 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800c5e4:	4b59      	ldr	r3, [pc, #356]	; (800c74c <pvPortMalloc+0x184>)
 800c5e6:	681a      	ldr	r2, [r3, #0]
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	4013      	ands	r3, r2
 800c5ec:	2b00      	cmp	r3, #0
 800c5ee:	f040 8093 	bne.w	800c718 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800c5f2:	687b      	ldr	r3, [r7, #4]
 800c5f4:	2b00      	cmp	r3, #0
 800c5f6:	d01d      	beq.n	800c634 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800c5f8:	2208      	movs	r2, #8
 800c5fa:	687b      	ldr	r3, [r7, #4]
 800c5fc:	4413      	add	r3, r2
 800c5fe:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800c600:	687b      	ldr	r3, [r7, #4]
 800c602:	f003 0307 	and.w	r3, r3, #7
 800c606:	2b00      	cmp	r3, #0
 800c608:	d014      	beq.n	800c634 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800c60a:	687b      	ldr	r3, [r7, #4]
 800c60c:	f023 0307 	bic.w	r3, r3, #7
 800c610:	3308      	adds	r3, #8
 800c612:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	f003 0307 	and.w	r3, r3, #7
 800c61a:	2b00      	cmp	r3, #0
 800c61c:	d00a      	beq.n	800c634 <pvPortMalloc+0x6c>
	__asm volatile
 800c61e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c622:	f383 8811 	msr	BASEPRI, r3
 800c626:	f3bf 8f6f 	isb	sy
 800c62a:	f3bf 8f4f 	dsb	sy
 800c62e:	617b      	str	r3, [r7, #20]
}
 800c630:	bf00      	nop
 800c632:	e7fe      	b.n	800c632 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800c634:	687b      	ldr	r3, [r7, #4]
 800c636:	2b00      	cmp	r3, #0
 800c638:	d06e      	beq.n	800c718 <pvPortMalloc+0x150>
 800c63a:	4b45      	ldr	r3, [pc, #276]	; (800c750 <pvPortMalloc+0x188>)
 800c63c:	681b      	ldr	r3, [r3, #0]
 800c63e:	687a      	ldr	r2, [r7, #4]
 800c640:	429a      	cmp	r2, r3
 800c642:	d869      	bhi.n	800c718 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800c644:	4b43      	ldr	r3, [pc, #268]	; (800c754 <pvPortMalloc+0x18c>)
 800c646:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800c648:	4b42      	ldr	r3, [pc, #264]	; (800c754 <pvPortMalloc+0x18c>)
 800c64a:	681b      	ldr	r3, [r3, #0]
 800c64c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c64e:	e004      	b.n	800c65a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800c650:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c652:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800c654:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c656:	681b      	ldr	r3, [r3, #0]
 800c658:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c65a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c65c:	685b      	ldr	r3, [r3, #4]
 800c65e:	687a      	ldr	r2, [r7, #4]
 800c660:	429a      	cmp	r2, r3
 800c662:	d903      	bls.n	800c66c <pvPortMalloc+0xa4>
 800c664:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c666:	681b      	ldr	r3, [r3, #0]
 800c668:	2b00      	cmp	r3, #0
 800c66a:	d1f1      	bne.n	800c650 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800c66c:	4b36      	ldr	r3, [pc, #216]	; (800c748 <pvPortMalloc+0x180>)
 800c66e:	681b      	ldr	r3, [r3, #0]
 800c670:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c672:	429a      	cmp	r2, r3
 800c674:	d050      	beq.n	800c718 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800c676:	6a3b      	ldr	r3, [r7, #32]
 800c678:	681b      	ldr	r3, [r3, #0]
 800c67a:	2208      	movs	r2, #8
 800c67c:	4413      	add	r3, r2
 800c67e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800c680:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c682:	681a      	ldr	r2, [r3, #0]
 800c684:	6a3b      	ldr	r3, [r7, #32]
 800c686:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800c688:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c68a:	685a      	ldr	r2, [r3, #4]
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	1ad2      	subs	r2, r2, r3
 800c690:	2308      	movs	r3, #8
 800c692:	005b      	lsls	r3, r3, #1
 800c694:	429a      	cmp	r2, r3
 800c696:	d91f      	bls.n	800c6d8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800c698:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	4413      	add	r3, r2
 800c69e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c6a0:	69bb      	ldr	r3, [r7, #24]
 800c6a2:	f003 0307 	and.w	r3, r3, #7
 800c6a6:	2b00      	cmp	r3, #0
 800c6a8:	d00a      	beq.n	800c6c0 <pvPortMalloc+0xf8>
	__asm volatile
 800c6aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c6ae:	f383 8811 	msr	BASEPRI, r3
 800c6b2:	f3bf 8f6f 	isb	sy
 800c6b6:	f3bf 8f4f 	dsb	sy
 800c6ba:	613b      	str	r3, [r7, #16]
}
 800c6bc:	bf00      	nop
 800c6be:	e7fe      	b.n	800c6be <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800c6c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c6c2:	685a      	ldr	r2, [r3, #4]
 800c6c4:	687b      	ldr	r3, [r7, #4]
 800c6c6:	1ad2      	subs	r2, r2, r3
 800c6c8:	69bb      	ldr	r3, [r7, #24]
 800c6ca:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800c6cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c6ce:	687a      	ldr	r2, [r7, #4]
 800c6d0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800c6d2:	69b8      	ldr	r0, [r7, #24]
 800c6d4:	f000 f908 	bl	800c8e8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800c6d8:	4b1d      	ldr	r3, [pc, #116]	; (800c750 <pvPortMalloc+0x188>)
 800c6da:	681a      	ldr	r2, [r3, #0]
 800c6dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c6de:	685b      	ldr	r3, [r3, #4]
 800c6e0:	1ad3      	subs	r3, r2, r3
 800c6e2:	4a1b      	ldr	r2, [pc, #108]	; (800c750 <pvPortMalloc+0x188>)
 800c6e4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c6e6:	4b1a      	ldr	r3, [pc, #104]	; (800c750 <pvPortMalloc+0x188>)
 800c6e8:	681a      	ldr	r2, [r3, #0]
 800c6ea:	4b1b      	ldr	r3, [pc, #108]	; (800c758 <pvPortMalloc+0x190>)
 800c6ec:	681b      	ldr	r3, [r3, #0]
 800c6ee:	429a      	cmp	r2, r3
 800c6f0:	d203      	bcs.n	800c6fa <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800c6f2:	4b17      	ldr	r3, [pc, #92]	; (800c750 <pvPortMalloc+0x188>)
 800c6f4:	681b      	ldr	r3, [r3, #0]
 800c6f6:	4a18      	ldr	r2, [pc, #96]	; (800c758 <pvPortMalloc+0x190>)
 800c6f8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800c6fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c6fc:	685a      	ldr	r2, [r3, #4]
 800c6fe:	4b13      	ldr	r3, [pc, #76]	; (800c74c <pvPortMalloc+0x184>)
 800c700:	681b      	ldr	r3, [r3, #0]
 800c702:	431a      	orrs	r2, r3
 800c704:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c706:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800c708:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c70a:	2200      	movs	r2, #0
 800c70c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800c70e:	4b13      	ldr	r3, [pc, #76]	; (800c75c <pvPortMalloc+0x194>)
 800c710:	681b      	ldr	r3, [r3, #0]
 800c712:	3301      	adds	r3, #1
 800c714:	4a11      	ldr	r2, [pc, #68]	; (800c75c <pvPortMalloc+0x194>)
 800c716:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800c718:	f7fe fa2c 	bl	800ab74 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800c71c:	69fb      	ldr	r3, [r7, #28]
 800c71e:	f003 0307 	and.w	r3, r3, #7
 800c722:	2b00      	cmp	r3, #0
 800c724:	d00a      	beq.n	800c73c <pvPortMalloc+0x174>
	__asm volatile
 800c726:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c72a:	f383 8811 	msr	BASEPRI, r3
 800c72e:	f3bf 8f6f 	isb	sy
 800c732:	f3bf 8f4f 	dsb	sy
 800c736:	60fb      	str	r3, [r7, #12]
}
 800c738:	bf00      	nop
 800c73a:	e7fe      	b.n	800c73a <pvPortMalloc+0x172>
	return pvReturn;
 800c73c:	69fb      	ldr	r3, [r7, #28]
}
 800c73e:	4618      	mov	r0, r3
 800c740:	3728      	adds	r7, #40	; 0x28
 800c742:	46bd      	mov	sp, r7
 800c744:	bd80      	pop	{r7, pc}
 800c746:	bf00      	nop
 800c748:	200054b0 	.word	0x200054b0
 800c74c:	200054c4 	.word	0x200054c4
 800c750:	200054b4 	.word	0x200054b4
 800c754:	200054a8 	.word	0x200054a8
 800c758:	200054b8 	.word	0x200054b8
 800c75c:	200054bc 	.word	0x200054bc

0800c760 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800c760:	b580      	push	{r7, lr}
 800c762:	b086      	sub	sp, #24
 800c764:	af00      	add	r7, sp, #0
 800c766:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	2b00      	cmp	r3, #0
 800c770:	d04d      	beq.n	800c80e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800c772:	2308      	movs	r3, #8
 800c774:	425b      	negs	r3, r3
 800c776:	697a      	ldr	r2, [r7, #20]
 800c778:	4413      	add	r3, r2
 800c77a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800c77c:	697b      	ldr	r3, [r7, #20]
 800c77e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800c780:	693b      	ldr	r3, [r7, #16]
 800c782:	685a      	ldr	r2, [r3, #4]
 800c784:	4b24      	ldr	r3, [pc, #144]	; (800c818 <vPortFree+0xb8>)
 800c786:	681b      	ldr	r3, [r3, #0]
 800c788:	4013      	ands	r3, r2
 800c78a:	2b00      	cmp	r3, #0
 800c78c:	d10a      	bne.n	800c7a4 <vPortFree+0x44>
	__asm volatile
 800c78e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c792:	f383 8811 	msr	BASEPRI, r3
 800c796:	f3bf 8f6f 	isb	sy
 800c79a:	f3bf 8f4f 	dsb	sy
 800c79e:	60fb      	str	r3, [r7, #12]
}
 800c7a0:	bf00      	nop
 800c7a2:	e7fe      	b.n	800c7a2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800c7a4:	693b      	ldr	r3, [r7, #16]
 800c7a6:	681b      	ldr	r3, [r3, #0]
 800c7a8:	2b00      	cmp	r3, #0
 800c7aa:	d00a      	beq.n	800c7c2 <vPortFree+0x62>
	__asm volatile
 800c7ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c7b0:	f383 8811 	msr	BASEPRI, r3
 800c7b4:	f3bf 8f6f 	isb	sy
 800c7b8:	f3bf 8f4f 	dsb	sy
 800c7bc:	60bb      	str	r3, [r7, #8]
}
 800c7be:	bf00      	nop
 800c7c0:	e7fe      	b.n	800c7c0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800c7c2:	693b      	ldr	r3, [r7, #16]
 800c7c4:	685a      	ldr	r2, [r3, #4]
 800c7c6:	4b14      	ldr	r3, [pc, #80]	; (800c818 <vPortFree+0xb8>)
 800c7c8:	681b      	ldr	r3, [r3, #0]
 800c7ca:	4013      	ands	r3, r2
 800c7cc:	2b00      	cmp	r3, #0
 800c7ce:	d01e      	beq.n	800c80e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800c7d0:	693b      	ldr	r3, [r7, #16]
 800c7d2:	681b      	ldr	r3, [r3, #0]
 800c7d4:	2b00      	cmp	r3, #0
 800c7d6:	d11a      	bne.n	800c80e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800c7d8:	693b      	ldr	r3, [r7, #16]
 800c7da:	685a      	ldr	r2, [r3, #4]
 800c7dc:	4b0e      	ldr	r3, [pc, #56]	; (800c818 <vPortFree+0xb8>)
 800c7de:	681b      	ldr	r3, [r3, #0]
 800c7e0:	43db      	mvns	r3, r3
 800c7e2:	401a      	ands	r2, r3
 800c7e4:	693b      	ldr	r3, [r7, #16]
 800c7e6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800c7e8:	f7fe f9b6 	bl	800ab58 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800c7ec:	693b      	ldr	r3, [r7, #16]
 800c7ee:	685a      	ldr	r2, [r3, #4]
 800c7f0:	4b0a      	ldr	r3, [pc, #40]	; (800c81c <vPortFree+0xbc>)
 800c7f2:	681b      	ldr	r3, [r3, #0]
 800c7f4:	4413      	add	r3, r2
 800c7f6:	4a09      	ldr	r2, [pc, #36]	; (800c81c <vPortFree+0xbc>)
 800c7f8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c7fa:	6938      	ldr	r0, [r7, #16]
 800c7fc:	f000 f874 	bl	800c8e8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800c800:	4b07      	ldr	r3, [pc, #28]	; (800c820 <vPortFree+0xc0>)
 800c802:	681b      	ldr	r3, [r3, #0]
 800c804:	3301      	adds	r3, #1
 800c806:	4a06      	ldr	r2, [pc, #24]	; (800c820 <vPortFree+0xc0>)
 800c808:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800c80a:	f7fe f9b3 	bl	800ab74 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800c80e:	bf00      	nop
 800c810:	3718      	adds	r7, #24
 800c812:	46bd      	mov	sp, r7
 800c814:	bd80      	pop	{r7, pc}
 800c816:	bf00      	nop
 800c818:	200054c4 	.word	0x200054c4
 800c81c:	200054b4 	.word	0x200054b4
 800c820:	200054c0 	.word	0x200054c0

0800c824 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800c824:	b480      	push	{r7}
 800c826:	b085      	sub	sp, #20
 800c828:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800c82a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800c82e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800c830:	4b27      	ldr	r3, [pc, #156]	; (800c8d0 <prvHeapInit+0xac>)
 800c832:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c834:	68fb      	ldr	r3, [r7, #12]
 800c836:	f003 0307 	and.w	r3, r3, #7
 800c83a:	2b00      	cmp	r3, #0
 800c83c:	d00c      	beq.n	800c858 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800c83e:	68fb      	ldr	r3, [r7, #12]
 800c840:	3307      	adds	r3, #7
 800c842:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c844:	68fb      	ldr	r3, [r7, #12]
 800c846:	f023 0307 	bic.w	r3, r3, #7
 800c84a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800c84c:	68ba      	ldr	r2, [r7, #8]
 800c84e:	68fb      	ldr	r3, [r7, #12]
 800c850:	1ad3      	subs	r3, r2, r3
 800c852:	4a1f      	ldr	r2, [pc, #124]	; (800c8d0 <prvHeapInit+0xac>)
 800c854:	4413      	add	r3, r2
 800c856:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800c858:	68fb      	ldr	r3, [r7, #12]
 800c85a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800c85c:	4a1d      	ldr	r2, [pc, #116]	; (800c8d4 <prvHeapInit+0xb0>)
 800c85e:	687b      	ldr	r3, [r7, #4]
 800c860:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800c862:	4b1c      	ldr	r3, [pc, #112]	; (800c8d4 <prvHeapInit+0xb0>)
 800c864:	2200      	movs	r2, #0
 800c866:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800c868:	687b      	ldr	r3, [r7, #4]
 800c86a:	68ba      	ldr	r2, [r7, #8]
 800c86c:	4413      	add	r3, r2
 800c86e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800c870:	2208      	movs	r2, #8
 800c872:	68fb      	ldr	r3, [r7, #12]
 800c874:	1a9b      	subs	r3, r3, r2
 800c876:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c878:	68fb      	ldr	r3, [r7, #12]
 800c87a:	f023 0307 	bic.w	r3, r3, #7
 800c87e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800c880:	68fb      	ldr	r3, [r7, #12]
 800c882:	4a15      	ldr	r2, [pc, #84]	; (800c8d8 <prvHeapInit+0xb4>)
 800c884:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800c886:	4b14      	ldr	r3, [pc, #80]	; (800c8d8 <prvHeapInit+0xb4>)
 800c888:	681b      	ldr	r3, [r3, #0]
 800c88a:	2200      	movs	r2, #0
 800c88c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800c88e:	4b12      	ldr	r3, [pc, #72]	; (800c8d8 <prvHeapInit+0xb4>)
 800c890:	681b      	ldr	r3, [r3, #0]
 800c892:	2200      	movs	r2, #0
 800c894:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800c896:	687b      	ldr	r3, [r7, #4]
 800c898:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800c89a:	683b      	ldr	r3, [r7, #0]
 800c89c:	68fa      	ldr	r2, [r7, #12]
 800c89e:	1ad2      	subs	r2, r2, r3
 800c8a0:	683b      	ldr	r3, [r7, #0]
 800c8a2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800c8a4:	4b0c      	ldr	r3, [pc, #48]	; (800c8d8 <prvHeapInit+0xb4>)
 800c8a6:	681a      	ldr	r2, [r3, #0]
 800c8a8:	683b      	ldr	r3, [r7, #0]
 800c8aa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c8ac:	683b      	ldr	r3, [r7, #0]
 800c8ae:	685b      	ldr	r3, [r3, #4]
 800c8b0:	4a0a      	ldr	r2, [pc, #40]	; (800c8dc <prvHeapInit+0xb8>)
 800c8b2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c8b4:	683b      	ldr	r3, [r7, #0]
 800c8b6:	685b      	ldr	r3, [r3, #4]
 800c8b8:	4a09      	ldr	r2, [pc, #36]	; (800c8e0 <prvHeapInit+0xbc>)
 800c8ba:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c8bc:	4b09      	ldr	r3, [pc, #36]	; (800c8e4 <prvHeapInit+0xc0>)
 800c8be:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800c8c2:	601a      	str	r2, [r3, #0]
}
 800c8c4:	bf00      	nop
 800c8c6:	3714      	adds	r7, #20
 800c8c8:	46bd      	mov	sp, r7
 800c8ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8ce:	4770      	bx	lr
 800c8d0:	200018a8 	.word	0x200018a8
 800c8d4:	200054a8 	.word	0x200054a8
 800c8d8:	200054b0 	.word	0x200054b0
 800c8dc:	200054b8 	.word	0x200054b8
 800c8e0:	200054b4 	.word	0x200054b4
 800c8e4:	200054c4 	.word	0x200054c4

0800c8e8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800c8e8:	b480      	push	{r7}
 800c8ea:	b085      	sub	sp, #20
 800c8ec:	af00      	add	r7, sp, #0
 800c8ee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c8f0:	4b28      	ldr	r3, [pc, #160]	; (800c994 <prvInsertBlockIntoFreeList+0xac>)
 800c8f2:	60fb      	str	r3, [r7, #12]
 800c8f4:	e002      	b.n	800c8fc <prvInsertBlockIntoFreeList+0x14>
 800c8f6:	68fb      	ldr	r3, [r7, #12]
 800c8f8:	681b      	ldr	r3, [r3, #0]
 800c8fa:	60fb      	str	r3, [r7, #12]
 800c8fc:	68fb      	ldr	r3, [r7, #12]
 800c8fe:	681b      	ldr	r3, [r3, #0]
 800c900:	687a      	ldr	r2, [r7, #4]
 800c902:	429a      	cmp	r2, r3
 800c904:	d8f7      	bhi.n	800c8f6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800c906:	68fb      	ldr	r3, [r7, #12]
 800c908:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c90a:	68fb      	ldr	r3, [r7, #12]
 800c90c:	685b      	ldr	r3, [r3, #4]
 800c90e:	68ba      	ldr	r2, [r7, #8]
 800c910:	4413      	add	r3, r2
 800c912:	687a      	ldr	r2, [r7, #4]
 800c914:	429a      	cmp	r2, r3
 800c916:	d108      	bne.n	800c92a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c918:	68fb      	ldr	r3, [r7, #12]
 800c91a:	685a      	ldr	r2, [r3, #4]
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	685b      	ldr	r3, [r3, #4]
 800c920:	441a      	add	r2, r3
 800c922:	68fb      	ldr	r3, [r7, #12]
 800c924:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800c926:	68fb      	ldr	r3, [r7, #12]
 800c928:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800c92a:	687b      	ldr	r3, [r7, #4]
 800c92c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c92e:	687b      	ldr	r3, [r7, #4]
 800c930:	685b      	ldr	r3, [r3, #4]
 800c932:	68ba      	ldr	r2, [r7, #8]
 800c934:	441a      	add	r2, r3
 800c936:	68fb      	ldr	r3, [r7, #12]
 800c938:	681b      	ldr	r3, [r3, #0]
 800c93a:	429a      	cmp	r2, r3
 800c93c:	d118      	bne.n	800c970 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800c93e:	68fb      	ldr	r3, [r7, #12]
 800c940:	681a      	ldr	r2, [r3, #0]
 800c942:	4b15      	ldr	r3, [pc, #84]	; (800c998 <prvInsertBlockIntoFreeList+0xb0>)
 800c944:	681b      	ldr	r3, [r3, #0]
 800c946:	429a      	cmp	r2, r3
 800c948:	d00d      	beq.n	800c966 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c94a:	687b      	ldr	r3, [r7, #4]
 800c94c:	685a      	ldr	r2, [r3, #4]
 800c94e:	68fb      	ldr	r3, [r7, #12]
 800c950:	681b      	ldr	r3, [r3, #0]
 800c952:	685b      	ldr	r3, [r3, #4]
 800c954:	441a      	add	r2, r3
 800c956:	687b      	ldr	r3, [r7, #4]
 800c958:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c95a:	68fb      	ldr	r3, [r7, #12]
 800c95c:	681b      	ldr	r3, [r3, #0]
 800c95e:	681a      	ldr	r2, [r3, #0]
 800c960:	687b      	ldr	r3, [r7, #4]
 800c962:	601a      	str	r2, [r3, #0]
 800c964:	e008      	b.n	800c978 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c966:	4b0c      	ldr	r3, [pc, #48]	; (800c998 <prvInsertBlockIntoFreeList+0xb0>)
 800c968:	681a      	ldr	r2, [r3, #0]
 800c96a:	687b      	ldr	r3, [r7, #4]
 800c96c:	601a      	str	r2, [r3, #0]
 800c96e:	e003      	b.n	800c978 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c970:	68fb      	ldr	r3, [r7, #12]
 800c972:	681a      	ldr	r2, [r3, #0]
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800c978:	68fa      	ldr	r2, [r7, #12]
 800c97a:	687b      	ldr	r3, [r7, #4]
 800c97c:	429a      	cmp	r2, r3
 800c97e:	d002      	beq.n	800c986 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c980:	68fb      	ldr	r3, [r7, #12]
 800c982:	687a      	ldr	r2, [r7, #4]
 800c984:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c986:	bf00      	nop
 800c988:	3714      	adds	r7, #20
 800c98a:	46bd      	mov	sp, r7
 800c98c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c990:	4770      	bx	lr
 800c992:	bf00      	nop
 800c994:	200054a8 	.word	0x200054a8
 800c998:	200054b0 	.word	0x200054b0

0800c99c <__errno>:
 800c99c:	4b01      	ldr	r3, [pc, #4]	; (800c9a4 <__errno+0x8>)
 800c99e:	6818      	ldr	r0, [r3, #0]
 800c9a0:	4770      	bx	lr
 800c9a2:	bf00      	nop
 800c9a4:	20000054 	.word	0x20000054

0800c9a8 <std>:
 800c9a8:	2300      	movs	r3, #0
 800c9aa:	b510      	push	{r4, lr}
 800c9ac:	4604      	mov	r4, r0
 800c9ae:	e9c0 3300 	strd	r3, r3, [r0]
 800c9b2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c9b6:	6083      	str	r3, [r0, #8]
 800c9b8:	8181      	strh	r1, [r0, #12]
 800c9ba:	6643      	str	r3, [r0, #100]	; 0x64
 800c9bc:	81c2      	strh	r2, [r0, #14]
 800c9be:	6183      	str	r3, [r0, #24]
 800c9c0:	4619      	mov	r1, r3
 800c9c2:	2208      	movs	r2, #8
 800c9c4:	305c      	adds	r0, #92	; 0x5c
 800c9c6:	f000 f91a 	bl	800cbfe <memset>
 800c9ca:	4b05      	ldr	r3, [pc, #20]	; (800c9e0 <std+0x38>)
 800c9cc:	6263      	str	r3, [r4, #36]	; 0x24
 800c9ce:	4b05      	ldr	r3, [pc, #20]	; (800c9e4 <std+0x3c>)
 800c9d0:	62a3      	str	r3, [r4, #40]	; 0x28
 800c9d2:	4b05      	ldr	r3, [pc, #20]	; (800c9e8 <std+0x40>)
 800c9d4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c9d6:	4b05      	ldr	r3, [pc, #20]	; (800c9ec <std+0x44>)
 800c9d8:	6224      	str	r4, [r4, #32]
 800c9da:	6323      	str	r3, [r4, #48]	; 0x30
 800c9dc:	bd10      	pop	{r4, pc}
 800c9de:	bf00      	nop
 800c9e0:	0800d81d 	.word	0x0800d81d
 800c9e4:	0800d83f 	.word	0x0800d83f
 800c9e8:	0800d877 	.word	0x0800d877
 800c9ec:	0800d89b 	.word	0x0800d89b

0800c9f0 <_cleanup_r>:
 800c9f0:	4901      	ldr	r1, [pc, #4]	; (800c9f8 <_cleanup_r+0x8>)
 800c9f2:	f000 b8af 	b.w	800cb54 <_fwalk_reent>
 800c9f6:	bf00      	nop
 800c9f8:	0800e869 	.word	0x0800e869

0800c9fc <__sfmoreglue>:
 800c9fc:	b570      	push	{r4, r5, r6, lr}
 800c9fe:	2268      	movs	r2, #104	; 0x68
 800ca00:	1e4d      	subs	r5, r1, #1
 800ca02:	4355      	muls	r5, r2
 800ca04:	460e      	mov	r6, r1
 800ca06:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800ca0a:	f000 f921 	bl	800cc50 <_malloc_r>
 800ca0e:	4604      	mov	r4, r0
 800ca10:	b140      	cbz	r0, 800ca24 <__sfmoreglue+0x28>
 800ca12:	2100      	movs	r1, #0
 800ca14:	e9c0 1600 	strd	r1, r6, [r0]
 800ca18:	300c      	adds	r0, #12
 800ca1a:	60a0      	str	r0, [r4, #8]
 800ca1c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800ca20:	f000 f8ed 	bl	800cbfe <memset>
 800ca24:	4620      	mov	r0, r4
 800ca26:	bd70      	pop	{r4, r5, r6, pc}

0800ca28 <__sfp_lock_acquire>:
 800ca28:	4801      	ldr	r0, [pc, #4]	; (800ca30 <__sfp_lock_acquire+0x8>)
 800ca2a:	f000 b8d8 	b.w	800cbde <__retarget_lock_acquire_recursive>
 800ca2e:	bf00      	nop
 800ca30:	200054c9 	.word	0x200054c9

0800ca34 <__sfp_lock_release>:
 800ca34:	4801      	ldr	r0, [pc, #4]	; (800ca3c <__sfp_lock_release+0x8>)
 800ca36:	f000 b8d3 	b.w	800cbe0 <__retarget_lock_release_recursive>
 800ca3a:	bf00      	nop
 800ca3c:	200054c9 	.word	0x200054c9

0800ca40 <__sinit_lock_acquire>:
 800ca40:	4801      	ldr	r0, [pc, #4]	; (800ca48 <__sinit_lock_acquire+0x8>)
 800ca42:	f000 b8cc 	b.w	800cbde <__retarget_lock_acquire_recursive>
 800ca46:	bf00      	nop
 800ca48:	200054ca 	.word	0x200054ca

0800ca4c <__sinit_lock_release>:
 800ca4c:	4801      	ldr	r0, [pc, #4]	; (800ca54 <__sinit_lock_release+0x8>)
 800ca4e:	f000 b8c7 	b.w	800cbe0 <__retarget_lock_release_recursive>
 800ca52:	bf00      	nop
 800ca54:	200054ca 	.word	0x200054ca

0800ca58 <__sinit>:
 800ca58:	b510      	push	{r4, lr}
 800ca5a:	4604      	mov	r4, r0
 800ca5c:	f7ff fff0 	bl	800ca40 <__sinit_lock_acquire>
 800ca60:	69a3      	ldr	r3, [r4, #24]
 800ca62:	b11b      	cbz	r3, 800ca6c <__sinit+0x14>
 800ca64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ca68:	f7ff bff0 	b.w	800ca4c <__sinit_lock_release>
 800ca6c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800ca70:	6523      	str	r3, [r4, #80]	; 0x50
 800ca72:	4b13      	ldr	r3, [pc, #76]	; (800cac0 <__sinit+0x68>)
 800ca74:	4a13      	ldr	r2, [pc, #76]	; (800cac4 <__sinit+0x6c>)
 800ca76:	681b      	ldr	r3, [r3, #0]
 800ca78:	62a2      	str	r2, [r4, #40]	; 0x28
 800ca7a:	42a3      	cmp	r3, r4
 800ca7c:	bf04      	itt	eq
 800ca7e:	2301      	moveq	r3, #1
 800ca80:	61a3      	streq	r3, [r4, #24]
 800ca82:	4620      	mov	r0, r4
 800ca84:	f000 f820 	bl	800cac8 <__sfp>
 800ca88:	6060      	str	r0, [r4, #4]
 800ca8a:	4620      	mov	r0, r4
 800ca8c:	f000 f81c 	bl	800cac8 <__sfp>
 800ca90:	60a0      	str	r0, [r4, #8]
 800ca92:	4620      	mov	r0, r4
 800ca94:	f000 f818 	bl	800cac8 <__sfp>
 800ca98:	2200      	movs	r2, #0
 800ca9a:	60e0      	str	r0, [r4, #12]
 800ca9c:	2104      	movs	r1, #4
 800ca9e:	6860      	ldr	r0, [r4, #4]
 800caa0:	f7ff ff82 	bl	800c9a8 <std>
 800caa4:	68a0      	ldr	r0, [r4, #8]
 800caa6:	2201      	movs	r2, #1
 800caa8:	2109      	movs	r1, #9
 800caaa:	f7ff ff7d 	bl	800c9a8 <std>
 800caae:	68e0      	ldr	r0, [r4, #12]
 800cab0:	2202      	movs	r2, #2
 800cab2:	2112      	movs	r1, #18
 800cab4:	f7ff ff78 	bl	800c9a8 <std>
 800cab8:	2301      	movs	r3, #1
 800caba:	61a3      	str	r3, [r4, #24]
 800cabc:	e7d2      	b.n	800ca64 <__sinit+0xc>
 800cabe:	bf00      	nop
 800cac0:	080111ec 	.word	0x080111ec
 800cac4:	0800c9f1 	.word	0x0800c9f1

0800cac8 <__sfp>:
 800cac8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800caca:	4607      	mov	r7, r0
 800cacc:	f7ff ffac 	bl	800ca28 <__sfp_lock_acquire>
 800cad0:	4b1e      	ldr	r3, [pc, #120]	; (800cb4c <__sfp+0x84>)
 800cad2:	681e      	ldr	r6, [r3, #0]
 800cad4:	69b3      	ldr	r3, [r6, #24]
 800cad6:	b913      	cbnz	r3, 800cade <__sfp+0x16>
 800cad8:	4630      	mov	r0, r6
 800cada:	f7ff ffbd 	bl	800ca58 <__sinit>
 800cade:	3648      	adds	r6, #72	; 0x48
 800cae0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800cae4:	3b01      	subs	r3, #1
 800cae6:	d503      	bpl.n	800caf0 <__sfp+0x28>
 800cae8:	6833      	ldr	r3, [r6, #0]
 800caea:	b30b      	cbz	r3, 800cb30 <__sfp+0x68>
 800caec:	6836      	ldr	r6, [r6, #0]
 800caee:	e7f7      	b.n	800cae0 <__sfp+0x18>
 800caf0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800caf4:	b9d5      	cbnz	r5, 800cb2c <__sfp+0x64>
 800caf6:	4b16      	ldr	r3, [pc, #88]	; (800cb50 <__sfp+0x88>)
 800caf8:	60e3      	str	r3, [r4, #12]
 800cafa:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800cafe:	6665      	str	r5, [r4, #100]	; 0x64
 800cb00:	f000 f86c 	bl	800cbdc <__retarget_lock_init_recursive>
 800cb04:	f7ff ff96 	bl	800ca34 <__sfp_lock_release>
 800cb08:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800cb0c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800cb10:	6025      	str	r5, [r4, #0]
 800cb12:	61a5      	str	r5, [r4, #24]
 800cb14:	2208      	movs	r2, #8
 800cb16:	4629      	mov	r1, r5
 800cb18:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800cb1c:	f000 f86f 	bl	800cbfe <memset>
 800cb20:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800cb24:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800cb28:	4620      	mov	r0, r4
 800cb2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cb2c:	3468      	adds	r4, #104	; 0x68
 800cb2e:	e7d9      	b.n	800cae4 <__sfp+0x1c>
 800cb30:	2104      	movs	r1, #4
 800cb32:	4638      	mov	r0, r7
 800cb34:	f7ff ff62 	bl	800c9fc <__sfmoreglue>
 800cb38:	4604      	mov	r4, r0
 800cb3a:	6030      	str	r0, [r6, #0]
 800cb3c:	2800      	cmp	r0, #0
 800cb3e:	d1d5      	bne.n	800caec <__sfp+0x24>
 800cb40:	f7ff ff78 	bl	800ca34 <__sfp_lock_release>
 800cb44:	230c      	movs	r3, #12
 800cb46:	603b      	str	r3, [r7, #0]
 800cb48:	e7ee      	b.n	800cb28 <__sfp+0x60>
 800cb4a:	bf00      	nop
 800cb4c:	080111ec 	.word	0x080111ec
 800cb50:	ffff0001 	.word	0xffff0001

0800cb54 <_fwalk_reent>:
 800cb54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cb58:	4606      	mov	r6, r0
 800cb5a:	4688      	mov	r8, r1
 800cb5c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800cb60:	2700      	movs	r7, #0
 800cb62:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800cb66:	f1b9 0901 	subs.w	r9, r9, #1
 800cb6a:	d505      	bpl.n	800cb78 <_fwalk_reent+0x24>
 800cb6c:	6824      	ldr	r4, [r4, #0]
 800cb6e:	2c00      	cmp	r4, #0
 800cb70:	d1f7      	bne.n	800cb62 <_fwalk_reent+0xe>
 800cb72:	4638      	mov	r0, r7
 800cb74:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cb78:	89ab      	ldrh	r3, [r5, #12]
 800cb7a:	2b01      	cmp	r3, #1
 800cb7c:	d907      	bls.n	800cb8e <_fwalk_reent+0x3a>
 800cb7e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800cb82:	3301      	adds	r3, #1
 800cb84:	d003      	beq.n	800cb8e <_fwalk_reent+0x3a>
 800cb86:	4629      	mov	r1, r5
 800cb88:	4630      	mov	r0, r6
 800cb8a:	47c0      	blx	r8
 800cb8c:	4307      	orrs	r7, r0
 800cb8e:	3568      	adds	r5, #104	; 0x68
 800cb90:	e7e9      	b.n	800cb66 <_fwalk_reent+0x12>
	...

0800cb94 <__libc_init_array>:
 800cb94:	b570      	push	{r4, r5, r6, lr}
 800cb96:	4d0d      	ldr	r5, [pc, #52]	; (800cbcc <__libc_init_array+0x38>)
 800cb98:	4c0d      	ldr	r4, [pc, #52]	; (800cbd0 <__libc_init_array+0x3c>)
 800cb9a:	1b64      	subs	r4, r4, r5
 800cb9c:	10a4      	asrs	r4, r4, #2
 800cb9e:	2600      	movs	r6, #0
 800cba0:	42a6      	cmp	r6, r4
 800cba2:	d109      	bne.n	800cbb8 <__libc_init_array+0x24>
 800cba4:	4d0b      	ldr	r5, [pc, #44]	; (800cbd4 <__libc_init_array+0x40>)
 800cba6:	4c0c      	ldr	r4, [pc, #48]	; (800cbd8 <__libc_init_array+0x44>)
 800cba8:	f004 f84c 	bl	8010c44 <_init>
 800cbac:	1b64      	subs	r4, r4, r5
 800cbae:	10a4      	asrs	r4, r4, #2
 800cbb0:	2600      	movs	r6, #0
 800cbb2:	42a6      	cmp	r6, r4
 800cbb4:	d105      	bne.n	800cbc2 <__libc_init_array+0x2e>
 800cbb6:	bd70      	pop	{r4, r5, r6, pc}
 800cbb8:	f855 3b04 	ldr.w	r3, [r5], #4
 800cbbc:	4798      	blx	r3
 800cbbe:	3601      	adds	r6, #1
 800cbc0:	e7ee      	b.n	800cba0 <__libc_init_array+0xc>
 800cbc2:	f855 3b04 	ldr.w	r3, [r5], #4
 800cbc6:	4798      	blx	r3
 800cbc8:	3601      	adds	r6, #1
 800cbca:	e7f2      	b.n	800cbb2 <__libc_init_array+0x1e>
 800cbcc:	080117b8 	.word	0x080117b8
 800cbd0:	080117b8 	.word	0x080117b8
 800cbd4:	080117b8 	.word	0x080117b8
 800cbd8:	080117bc 	.word	0x080117bc

0800cbdc <__retarget_lock_init_recursive>:
 800cbdc:	4770      	bx	lr

0800cbde <__retarget_lock_acquire_recursive>:
 800cbde:	4770      	bx	lr

0800cbe0 <__retarget_lock_release_recursive>:
 800cbe0:	4770      	bx	lr

0800cbe2 <memcpy>:
 800cbe2:	440a      	add	r2, r1
 800cbe4:	4291      	cmp	r1, r2
 800cbe6:	f100 33ff 	add.w	r3, r0, #4294967295
 800cbea:	d100      	bne.n	800cbee <memcpy+0xc>
 800cbec:	4770      	bx	lr
 800cbee:	b510      	push	{r4, lr}
 800cbf0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cbf4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cbf8:	4291      	cmp	r1, r2
 800cbfa:	d1f9      	bne.n	800cbf0 <memcpy+0xe>
 800cbfc:	bd10      	pop	{r4, pc}

0800cbfe <memset>:
 800cbfe:	4402      	add	r2, r0
 800cc00:	4603      	mov	r3, r0
 800cc02:	4293      	cmp	r3, r2
 800cc04:	d100      	bne.n	800cc08 <memset+0xa>
 800cc06:	4770      	bx	lr
 800cc08:	f803 1b01 	strb.w	r1, [r3], #1
 800cc0c:	e7f9      	b.n	800cc02 <memset+0x4>
	...

0800cc10 <sbrk_aligned>:
 800cc10:	b570      	push	{r4, r5, r6, lr}
 800cc12:	4e0e      	ldr	r6, [pc, #56]	; (800cc4c <sbrk_aligned+0x3c>)
 800cc14:	460c      	mov	r4, r1
 800cc16:	6831      	ldr	r1, [r6, #0]
 800cc18:	4605      	mov	r5, r0
 800cc1a:	b911      	cbnz	r1, 800cc22 <sbrk_aligned+0x12>
 800cc1c:	f000 fdee 	bl	800d7fc <_sbrk_r>
 800cc20:	6030      	str	r0, [r6, #0]
 800cc22:	4621      	mov	r1, r4
 800cc24:	4628      	mov	r0, r5
 800cc26:	f000 fde9 	bl	800d7fc <_sbrk_r>
 800cc2a:	1c43      	adds	r3, r0, #1
 800cc2c:	d00a      	beq.n	800cc44 <sbrk_aligned+0x34>
 800cc2e:	1cc4      	adds	r4, r0, #3
 800cc30:	f024 0403 	bic.w	r4, r4, #3
 800cc34:	42a0      	cmp	r0, r4
 800cc36:	d007      	beq.n	800cc48 <sbrk_aligned+0x38>
 800cc38:	1a21      	subs	r1, r4, r0
 800cc3a:	4628      	mov	r0, r5
 800cc3c:	f000 fdde 	bl	800d7fc <_sbrk_r>
 800cc40:	3001      	adds	r0, #1
 800cc42:	d101      	bne.n	800cc48 <sbrk_aligned+0x38>
 800cc44:	f04f 34ff 	mov.w	r4, #4294967295
 800cc48:	4620      	mov	r0, r4
 800cc4a:	bd70      	pop	{r4, r5, r6, pc}
 800cc4c:	200054d0 	.word	0x200054d0

0800cc50 <_malloc_r>:
 800cc50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cc54:	1ccd      	adds	r5, r1, #3
 800cc56:	f025 0503 	bic.w	r5, r5, #3
 800cc5a:	3508      	adds	r5, #8
 800cc5c:	2d0c      	cmp	r5, #12
 800cc5e:	bf38      	it	cc
 800cc60:	250c      	movcc	r5, #12
 800cc62:	2d00      	cmp	r5, #0
 800cc64:	4607      	mov	r7, r0
 800cc66:	db01      	blt.n	800cc6c <_malloc_r+0x1c>
 800cc68:	42a9      	cmp	r1, r5
 800cc6a:	d905      	bls.n	800cc78 <_malloc_r+0x28>
 800cc6c:	230c      	movs	r3, #12
 800cc6e:	603b      	str	r3, [r7, #0]
 800cc70:	2600      	movs	r6, #0
 800cc72:	4630      	mov	r0, r6
 800cc74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cc78:	4e2e      	ldr	r6, [pc, #184]	; (800cd34 <_malloc_r+0xe4>)
 800cc7a:	f001 feb5 	bl	800e9e8 <__malloc_lock>
 800cc7e:	6833      	ldr	r3, [r6, #0]
 800cc80:	461c      	mov	r4, r3
 800cc82:	bb34      	cbnz	r4, 800ccd2 <_malloc_r+0x82>
 800cc84:	4629      	mov	r1, r5
 800cc86:	4638      	mov	r0, r7
 800cc88:	f7ff ffc2 	bl	800cc10 <sbrk_aligned>
 800cc8c:	1c43      	adds	r3, r0, #1
 800cc8e:	4604      	mov	r4, r0
 800cc90:	d14d      	bne.n	800cd2e <_malloc_r+0xde>
 800cc92:	6834      	ldr	r4, [r6, #0]
 800cc94:	4626      	mov	r6, r4
 800cc96:	2e00      	cmp	r6, #0
 800cc98:	d140      	bne.n	800cd1c <_malloc_r+0xcc>
 800cc9a:	6823      	ldr	r3, [r4, #0]
 800cc9c:	4631      	mov	r1, r6
 800cc9e:	4638      	mov	r0, r7
 800cca0:	eb04 0803 	add.w	r8, r4, r3
 800cca4:	f000 fdaa 	bl	800d7fc <_sbrk_r>
 800cca8:	4580      	cmp	r8, r0
 800ccaa:	d13a      	bne.n	800cd22 <_malloc_r+0xd2>
 800ccac:	6821      	ldr	r1, [r4, #0]
 800ccae:	3503      	adds	r5, #3
 800ccb0:	1a6d      	subs	r5, r5, r1
 800ccb2:	f025 0503 	bic.w	r5, r5, #3
 800ccb6:	3508      	adds	r5, #8
 800ccb8:	2d0c      	cmp	r5, #12
 800ccba:	bf38      	it	cc
 800ccbc:	250c      	movcc	r5, #12
 800ccbe:	4629      	mov	r1, r5
 800ccc0:	4638      	mov	r0, r7
 800ccc2:	f7ff ffa5 	bl	800cc10 <sbrk_aligned>
 800ccc6:	3001      	adds	r0, #1
 800ccc8:	d02b      	beq.n	800cd22 <_malloc_r+0xd2>
 800ccca:	6823      	ldr	r3, [r4, #0]
 800cccc:	442b      	add	r3, r5
 800ccce:	6023      	str	r3, [r4, #0]
 800ccd0:	e00e      	b.n	800ccf0 <_malloc_r+0xa0>
 800ccd2:	6822      	ldr	r2, [r4, #0]
 800ccd4:	1b52      	subs	r2, r2, r5
 800ccd6:	d41e      	bmi.n	800cd16 <_malloc_r+0xc6>
 800ccd8:	2a0b      	cmp	r2, #11
 800ccda:	d916      	bls.n	800cd0a <_malloc_r+0xba>
 800ccdc:	1961      	adds	r1, r4, r5
 800ccde:	42a3      	cmp	r3, r4
 800cce0:	6025      	str	r5, [r4, #0]
 800cce2:	bf18      	it	ne
 800cce4:	6059      	strne	r1, [r3, #4]
 800cce6:	6863      	ldr	r3, [r4, #4]
 800cce8:	bf08      	it	eq
 800ccea:	6031      	streq	r1, [r6, #0]
 800ccec:	5162      	str	r2, [r4, r5]
 800ccee:	604b      	str	r3, [r1, #4]
 800ccf0:	4638      	mov	r0, r7
 800ccf2:	f104 060b 	add.w	r6, r4, #11
 800ccf6:	f001 fe7d 	bl	800e9f4 <__malloc_unlock>
 800ccfa:	f026 0607 	bic.w	r6, r6, #7
 800ccfe:	1d23      	adds	r3, r4, #4
 800cd00:	1af2      	subs	r2, r6, r3
 800cd02:	d0b6      	beq.n	800cc72 <_malloc_r+0x22>
 800cd04:	1b9b      	subs	r3, r3, r6
 800cd06:	50a3      	str	r3, [r4, r2]
 800cd08:	e7b3      	b.n	800cc72 <_malloc_r+0x22>
 800cd0a:	6862      	ldr	r2, [r4, #4]
 800cd0c:	42a3      	cmp	r3, r4
 800cd0e:	bf0c      	ite	eq
 800cd10:	6032      	streq	r2, [r6, #0]
 800cd12:	605a      	strne	r2, [r3, #4]
 800cd14:	e7ec      	b.n	800ccf0 <_malloc_r+0xa0>
 800cd16:	4623      	mov	r3, r4
 800cd18:	6864      	ldr	r4, [r4, #4]
 800cd1a:	e7b2      	b.n	800cc82 <_malloc_r+0x32>
 800cd1c:	4634      	mov	r4, r6
 800cd1e:	6876      	ldr	r6, [r6, #4]
 800cd20:	e7b9      	b.n	800cc96 <_malloc_r+0x46>
 800cd22:	230c      	movs	r3, #12
 800cd24:	603b      	str	r3, [r7, #0]
 800cd26:	4638      	mov	r0, r7
 800cd28:	f001 fe64 	bl	800e9f4 <__malloc_unlock>
 800cd2c:	e7a1      	b.n	800cc72 <_malloc_r+0x22>
 800cd2e:	6025      	str	r5, [r4, #0]
 800cd30:	e7de      	b.n	800ccf0 <_malloc_r+0xa0>
 800cd32:	bf00      	nop
 800cd34:	200054cc 	.word	0x200054cc

0800cd38 <__cvt>:
 800cd38:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cd3c:	ec55 4b10 	vmov	r4, r5, d0
 800cd40:	2d00      	cmp	r5, #0
 800cd42:	460e      	mov	r6, r1
 800cd44:	4619      	mov	r1, r3
 800cd46:	462b      	mov	r3, r5
 800cd48:	bfbb      	ittet	lt
 800cd4a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800cd4e:	461d      	movlt	r5, r3
 800cd50:	2300      	movge	r3, #0
 800cd52:	232d      	movlt	r3, #45	; 0x2d
 800cd54:	700b      	strb	r3, [r1, #0]
 800cd56:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cd58:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800cd5c:	4691      	mov	r9, r2
 800cd5e:	f023 0820 	bic.w	r8, r3, #32
 800cd62:	bfbc      	itt	lt
 800cd64:	4622      	movlt	r2, r4
 800cd66:	4614      	movlt	r4, r2
 800cd68:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800cd6c:	d005      	beq.n	800cd7a <__cvt+0x42>
 800cd6e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800cd72:	d100      	bne.n	800cd76 <__cvt+0x3e>
 800cd74:	3601      	adds	r6, #1
 800cd76:	2102      	movs	r1, #2
 800cd78:	e000      	b.n	800cd7c <__cvt+0x44>
 800cd7a:	2103      	movs	r1, #3
 800cd7c:	ab03      	add	r3, sp, #12
 800cd7e:	9301      	str	r3, [sp, #4]
 800cd80:	ab02      	add	r3, sp, #8
 800cd82:	9300      	str	r3, [sp, #0]
 800cd84:	ec45 4b10 	vmov	d0, r4, r5
 800cd88:	4653      	mov	r3, sl
 800cd8a:	4632      	mov	r2, r6
 800cd8c:	f000 fef8 	bl	800db80 <_dtoa_r>
 800cd90:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800cd94:	4607      	mov	r7, r0
 800cd96:	d102      	bne.n	800cd9e <__cvt+0x66>
 800cd98:	f019 0f01 	tst.w	r9, #1
 800cd9c:	d022      	beq.n	800cde4 <__cvt+0xac>
 800cd9e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800cda2:	eb07 0906 	add.w	r9, r7, r6
 800cda6:	d110      	bne.n	800cdca <__cvt+0x92>
 800cda8:	783b      	ldrb	r3, [r7, #0]
 800cdaa:	2b30      	cmp	r3, #48	; 0x30
 800cdac:	d10a      	bne.n	800cdc4 <__cvt+0x8c>
 800cdae:	2200      	movs	r2, #0
 800cdb0:	2300      	movs	r3, #0
 800cdb2:	4620      	mov	r0, r4
 800cdb4:	4629      	mov	r1, r5
 800cdb6:	f7f3 fe87 	bl	8000ac8 <__aeabi_dcmpeq>
 800cdba:	b918      	cbnz	r0, 800cdc4 <__cvt+0x8c>
 800cdbc:	f1c6 0601 	rsb	r6, r6, #1
 800cdc0:	f8ca 6000 	str.w	r6, [sl]
 800cdc4:	f8da 3000 	ldr.w	r3, [sl]
 800cdc8:	4499      	add	r9, r3
 800cdca:	2200      	movs	r2, #0
 800cdcc:	2300      	movs	r3, #0
 800cdce:	4620      	mov	r0, r4
 800cdd0:	4629      	mov	r1, r5
 800cdd2:	f7f3 fe79 	bl	8000ac8 <__aeabi_dcmpeq>
 800cdd6:	b108      	cbz	r0, 800cddc <__cvt+0xa4>
 800cdd8:	f8cd 900c 	str.w	r9, [sp, #12]
 800cddc:	2230      	movs	r2, #48	; 0x30
 800cdde:	9b03      	ldr	r3, [sp, #12]
 800cde0:	454b      	cmp	r3, r9
 800cde2:	d307      	bcc.n	800cdf4 <__cvt+0xbc>
 800cde4:	9b03      	ldr	r3, [sp, #12]
 800cde6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800cde8:	1bdb      	subs	r3, r3, r7
 800cdea:	4638      	mov	r0, r7
 800cdec:	6013      	str	r3, [r2, #0]
 800cdee:	b004      	add	sp, #16
 800cdf0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cdf4:	1c59      	adds	r1, r3, #1
 800cdf6:	9103      	str	r1, [sp, #12]
 800cdf8:	701a      	strb	r2, [r3, #0]
 800cdfa:	e7f0      	b.n	800cdde <__cvt+0xa6>

0800cdfc <__exponent>:
 800cdfc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cdfe:	4603      	mov	r3, r0
 800ce00:	2900      	cmp	r1, #0
 800ce02:	bfb8      	it	lt
 800ce04:	4249      	neglt	r1, r1
 800ce06:	f803 2b02 	strb.w	r2, [r3], #2
 800ce0a:	bfb4      	ite	lt
 800ce0c:	222d      	movlt	r2, #45	; 0x2d
 800ce0e:	222b      	movge	r2, #43	; 0x2b
 800ce10:	2909      	cmp	r1, #9
 800ce12:	7042      	strb	r2, [r0, #1]
 800ce14:	dd2a      	ble.n	800ce6c <__exponent+0x70>
 800ce16:	f10d 0407 	add.w	r4, sp, #7
 800ce1a:	46a4      	mov	ip, r4
 800ce1c:	270a      	movs	r7, #10
 800ce1e:	46a6      	mov	lr, r4
 800ce20:	460a      	mov	r2, r1
 800ce22:	fb91 f6f7 	sdiv	r6, r1, r7
 800ce26:	fb07 1516 	mls	r5, r7, r6, r1
 800ce2a:	3530      	adds	r5, #48	; 0x30
 800ce2c:	2a63      	cmp	r2, #99	; 0x63
 800ce2e:	f104 34ff 	add.w	r4, r4, #4294967295
 800ce32:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800ce36:	4631      	mov	r1, r6
 800ce38:	dcf1      	bgt.n	800ce1e <__exponent+0x22>
 800ce3a:	3130      	adds	r1, #48	; 0x30
 800ce3c:	f1ae 0502 	sub.w	r5, lr, #2
 800ce40:	f804 1c01 	strb.w	r1, [r4, #-1]
 800ce44:	1c44      	adds	r4, r0, #1
 800ce46:	4629      	mov	r1, r5
 800ce48:	4561      	cmp	r1, ip
 800ce4a:	d30a      	bcc.n	800ce62 <__exponent+0x66>
 800ce4c:	f10d 0209 	add.w	r2, sp, #9
 800ce50:	eba2 020e 	sub.w	r2, r2, lr
 800ce54:	4565      	cmp	r5, ip
 800ce56:	bf88      	it	hi
 800ce58:	2200      	movhi	r2, #0
 800ce5a:	4413      	add	r3, r2
 800ce5c:	1a18      	subs	r0, r3, r0
 800ce5e:	b003      	add	sp, #12
 800ce60:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ce62:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ce66:	f804 2f01 	strb.w	r2, [r4, #1]!
 800ce6a:	e7ed      	b.n	800ce48 <__exponent+0x4c>
 800ce6c:	2330      	movs	r3, #48	; 0x30
 800ce6e:	3130      	adds	r1, #48	; 0x30
 800ce70:	7083      	strb	r3, [r0, #2]
 800ce72:	70c1      	strb	r1, [r0, #3]
 800ce74:	1d03      	adds	r3, r0, #4
 800ce76:	e7f1      	b.n	800ce5c <__exponent+0x60>

0800ce78 <_printf_float>:
 800ce78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce7c:	ed2d 8b02 	vpush	{d8}
 800ce80:	b08d      	sub	sp, #52	; 0x34
 800ce82:	460c      	mov	r4, r1
 800ce84:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800ce88:	4616      	mov	r6, r2
 800ce8a:	461f      	mov	r7, r3
 800ce8c:	4605      	mov	r5, r0
 800ce8e:	f001 fd27 	bl	800e8e0 <_localeconv_r>
 800ce92:	f8d0 a000 	ldr.w	sl, [r0]
 800ce96:	4650      	mov	r0, sl
 800ce98:	f7f3 f99a 	bl	80001d0 <strlen>
 800ce9c:	2300      	movs	r3, #0
 800ce9e:	930a      	str	r3, [sp, #40]	; 0x28
 800cea0:	6823      	ldr	r3, [r4, #0]
 800cea2:	9305      	str	r3, [sp, #20]
 800cea4:	f8d8 3000 	ldr.w	r3, [r8]
 800cea8:	f894 b018 	ldrb.w	fp, [r4, #24]
 800ceac:	3307      	adds	r3, #7
 800ceae:	f023 0307 	bic.w	r3, r3, #7
 800ceb2:	f103 0208 	add.w	r2, r3, #8
 800ceb6:	f8c8 2000 	str.w	r2, [r8]
 800ceba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cebe:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800cec2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800cec6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800ceca:	9307      	str	r3, [sp, #28]
 800cecc:	f8cd 8018 	str.w	r8, [sp, #24]
 800ced0:	ee08 0a10 	vmov	s16, r0
 800ced4:	4b9f      	ldr	r3, [pc, #636]	; (800d154 <_printf_float+0x2dc>)
 800ced6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ceda:	f04f 32ff 	mov.w	r2, #4294967295
 800cede:	f7f3 fe25 	bl	8000b2c <__aeabi_dcmpun>
 800cee2:	bb88      	cbnz	r0, 800cf48 <_printf_float+0xd0>
 800cee4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cee8:	4b9a      	ldr	r3, [pc, #616]	; (800d154 <_printf_float+0x2dc>)
 800ceea:	f04f 32ff 	mov.w	r2, #4294967295
 800ceee:	f7f3 fdff 	bl	8000af0 <__aeabi_dcmple>
 800cef2:	bb48      	cbnz	r0, 800cf48 <_printf_float+0xd0>
 800cef4:	2200      	movs	r2, #0
 800cef6:	2300      	movs	r3, #0
 800cef8:	4640      	mov	r0, r8
 800cefa:	4649      	mov	r1, r9
 800cefc:	f7f3 fdee 	bl	8000adc <__aeabi_dcmplt>
 800cf00:	b110      	cbz	r0, 800cf08 <_printf_float+0x90>
 800cf02:	232d      	movs	r3, #45	; 0x2d
 800cf04:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cf08:	4b93      	ldr	r3, [pc, #588]	; (800d158 <_printf_float+0x2e0>)
 800cf0a:	4894      	ldr	r0, [pc, #592]	; (800d15c <_printf_float+0x2e4>)
 800cf0c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800cf10:	bf94      	ite	ls
 800cf12:	4698      	movls	r8, r3
 800cf14:	4680      	movhi	r8, r0
 800cf16:	2303      	movs	r3, #3
 800cf18:	6123      	str	r3, [r4, #16]
 800cf1a:	9b05      	ldr	r3, [sp, #20]
 800cf1c:	f023 0204 	bic.w	r2, r3, #4
 800cf20:	6022      	str	r2, [r4, #0]
 800cf22:	f04f 0900 	mov.w	r9, #0
 800cf26:	9700      	str	r7, [sp, #0]
 800cf28:	4633      	mov	r3, r6
 800cf2a:	aa0b      	add	r2, sp, #44	; 0x2c
 800cf2c:	4621      	mov	r1, r4
 800cf2e:	4628      	mov	r0, r5
 800cf30:	f000 f9d8 	bl	800d2e4 <_printf_common>
 800cf34:	3001      	adds	r0, #1
 800cf36:	f040 8090 	bne.w	800d05a <_printf_float+0x1e2>
 800cf3a:	f04f 30ff 	mov.w	r0, #4294967295
 800cf3e:	b00d      	add	sp, #52	; 0x34
 800cf40:	ecbd 8b02 	vpop	{d8}
 800cf44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf48:	4642      	mov	r2, r8
 800cf4a:	464b      	mov	r3, r9
 800cf4c:	4640      	mov	r0, r8
 800cf4e:	4649      	mov	r1, r9
 800cf50:	f7f3 fdec 	bl	8000b2c <__aeabi_dcmpun>
 800cf54:	b140      	cbz	r0, 800cf68 <_printf_float+0xf0>
 800cf56:	464b      	mov	r3, r9
 800cf58:	2b00      	cmp	r3, #0
 800cf5a:	bfbc      	itt	lt
 800cf5c:	232d      	movlt	r3, #45	; 0x2d
 800cf5e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800cf62:	487f      	ldr	r0, [pc, #508]	; (800d160 <_printf_float+0x2e8>)
 800cf64:	4b7f      	ldr	r3, [pc, #508]	; (800d164 <_printf_float+0x2ec>)
 800cf66:	e7d1      	b.n	800cf0c <_printf_float+0x94>
 800cf68:	6863      	ldr	r3, [r4, #4]
 800cf6a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800cf6e:	9206      	str	r2, [sp, #24]
 800cf70:	1c5a      	adds	r2, r3, #1
 800cf72:	d13f      	bne.n	800cff4 <_printf_float+0x17c>
 800cf74:	2306      	movs	r3, #6
 800cf76:	6063      	str	r3, [r4, #4]
 800cf78:	9b05      	ldr	r3, [sp, #20]
 800cf7a:	6861      	ldr	r1, [r4, #4]
 800cf7c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800cf80:	2300      	movs	r3, #0
 800cf82:	9303      	str	r3, [sp, #12]
 800cf84:	ab0a      	add	r3, sp, #40	; 0x28
 800cf86:	e9cd b301 	strd	fp, r3, [sp, #4]
 800cf8a:	ab09      	add	r3, sp, #36	; 0x24
 800cf8c:	ec49 8b10 	vmov	d0, r8, r9
 800cf90:	9300      	str	r3, [sp, #0]
 800cf92:	6022      	str	r2, [r4, #0]
 800cf94:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800cf98:	4628      	mov	r0, r5
 800cf9a:	f7ff fecd 	bl	800cd38 <__cvt>
 800cf9e:	9b06      	ldr	r3, [sp, #24]
 800cfa0:	9909      	ldr	r1, [sp, #36]	; 0x24
 800cfa2:	2b47      	cmp	r3, #71	; 0x47
 800cfa4:	4680      	mov	r8, r0
 800cfa6:	d108      	bne.n	800cfba <_printf_float+0x142>
 800cfa8:	1cc8      	adds	r0, r1, #3
 800cfaa:	db02      	blt.n	800cfb2 <_printf_float+0x13a>
 800cfac:	6863      	ldr	r3, [r4, #4]
 800cfae:	4299      	cmp	r1, r3
 800cfb0:	dd41      	ble.n	800d036 <_printf_float+0x1be>
 800cfb2:	f1ab 0b02 	sub.w	fp, fp, #2
 800cfb6:	fa5f fb8b 	uxtb.w	fp, fp
 800cfba:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800cfbe:	d820      	bhi.n	800d002 <_printf_float+0x18a>
 800cfc0:	3901      	subs	r1, #1
 800cfc2:	465a      	mov	r2, fp
 800cfc4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800cfc8:	9109      	str	r1, [sp, #36]	; 0x24
 800cfca:	f7ff ff17 	bl	800cdfc <__exponent>
 800cfce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cfd0:	1813      	adds	r3, r2, r0
 800cfd2:	2a01      	cmp	r2, #1
 800cfd4:	4681      	mov	r9, r0
 800cfd6:	6123      	str	r3, [r4, #16]
 800cfd8:	dc02      	bgt.n	800cfe0 <_printf_float+0x168>
 800cfda:	6822      	ldr	r2, [r4, #0]
 800cfdc:	07d2      	lsls	r2, r2, #31
 800cfde:	d501      	bpl.n	800cfe4 <_printf_float+0x16c>
 800cfe0:	3301      	adds	r3, #1
 800cfe2:	6123      	str	r3, [r4, #16]
 800cfe4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800cfe8:	2b00      	cmp	r3, #0
 800cfea:	d09c      	beq.n	800cf26 <_printf_float+0xae>
 800cfec:	232d      	movs	r3, #45	; 0x2d
 800cfee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cff2:	e798      	b.n	800cf26 <_printf_float+0xae>
 800cff4:	9a06      	ldr	r2, [sp, #24]
 800cff6:	2a47      	cmp	r2, #71	; 0x47
 800cff8:	d1be      	bne.n	800cf78 <_printf_float+0x100>
 800cffa:	2b00      	cmp	r3, #0
 800cffc:	d1bc      	bne.n	800cf78 <_printf_float+0x100>
 800cffe:	2301      	movs	r3, #1
 800d000:	e7b9      	b.n	800cf76 <_printf_float+0xfe>
 800d002:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800d006:	d118      	bne.n	800d03a <_printf_float+0x1c2>
 800d008:	2900      	cmp	r1, #0
 800d00a:	6863      	ldr	r3, [r4, #4]
 800d00c:	dd0b      	ble.n	800d026 <_printf_float+0x1ae>
 800d00e:	6121      	str	r1, [r4, #16]
 800d010:	b913      	cbnz	r3, 800d018 <_printf_float+0x1a0>
 800d012:	6822      	ldr	r2, [r4, #0]
 800d014:	07d0      	lsls	r0, r2, #31
 800d016:	d502      	bpl.n	800d01e <_printf_float+0x1a6>
 800d018:	3301      	adds	r3, #1
 800d01a:	440b      	add	r3, r1
 800d01c:	6123      	str	r3, [r4, #16]
 800d01e:	65a1      	str	r1, [r4, #88]	; 0x58
 800d020:	f04f 0900 	mov.w	r9, #0
 800d024:	e7de      	b.n	800cfe4 <_printf_float+0x16c>
 800d026:	b913      	cbnz	r3, 800d02e <_printf_float+0x1b6>
 800d028:	6822      	ldr	r2, [r4, #0]
 800d02a:	07d2      	lsls	r2, r2, #31
 800d02c:	d501      	bpl.n	800d032 <_printf_float+0x1ba>
 800d02e:	3302      	adds	r3, #2
 800d030:	e7f4      	b.n	800d01c <_printf_float+0x1a4>
 800d032:	2301      	movs	r3, #1
 800d034:	e7f2      	b.n	800d01c <_printf_float+0x1a4>
 800d036:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800d03a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d03c:	4299      	cmp	r1, r3
 800d03e:	db05      	blt.n	800d04c <_printf_float+0x1d4>
 800d040:	6823      	ldr	r3, [r4, #0]
 800d042:	6121      	str	r1, [r4, #16]
 800d044:	07d8      	lsls	r0, r3, #31
 800d046:	d5ea      	bpl.n	800d01e <_printf_float+0x1a6>
 800d048:	1c4b      	adds	r3, r1, #1
 800d04a:	e7e7      	b.n	800d01c <_printf_float+0x1a4>
 800d04c:	2900      	cmp	r1, #0
 800d04e:	bfd4      	ite	le
 800d050:	f1c1 0202 	rsble	r2, r1, #2
 800d054:	2201      	movgt	r2, #1
 800d056:	4413      	add	r3, r2
 800d058:	e7e0      	b.n	800d01c <_printf_float+0x1a4>
 800d05a:	6823      	ldr	r3, [r4, #0]
 800d05c:	055a      	lsls	r2, r3, #21
 800d05e:	d407      	bmi.n	800d070 <_printf_float+0x1f8>
 800d060:	6923      	ldr	r3, [r4, #16]
 800d062:	4642      	mov	r2, r8
 800d064:	4631      	mov	r1, r6
 800d066:	4628      	mov	r0, r5
 800d068:	47b8      	blx	r7
 800d06a:	3001      	adds	r0, #1
 800d06c:	d12c      	bne.n	800d0c8 <_printf_float+0x250>
 800d06e:	e764      	b.n	800cf3a <_printf_float+0xc2>
 800d070:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800d074:	f240 80e0 	bls.w	800d238 <_printf_float+0x3c0>
 800d078:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800d07c:	2200      	movs	r2, #0
 800d07e:	2300      	movs	r3, #0
 800d080:	f7f3 fd22 	bl	8000ac8 <__aeabi_dcmpeq>
 800d084:	2800      	cmp	r0, #0
 800d086:	d034      	beq.n	800d0f2 <_printf_float+0x27a>
 800d088:	4a37      	ldr	r2, [pc, #220]	; (800d168 <_printf_float+0x2f0>)
 800d08a:	2301      	movs	r3, #1
 800d08c:	4631      	mov	r1, r6
 800d08e:	4628      	mov	r0, r5
 800d090:	47b8      	blx	r7
 800d092:	3001      	adds	r0, #1
 800d094:	f43f af51 	beq.w	800cf3a <_printf_float+0xc2>
 800d098:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d09c:	429a      	cmp	r2, r3
 800d09e:	db02      	blt.n	800d0a6 <_printf_float+0x22e>
 800d0a0:	6823      	ldr	r3, [r4, #0]
 800d0a2:	07d8      	lsls	r0, r3, #31
 800d0a4:	d510      	bpl.n	800d0c8 <_printf_float+0x250>
 800d0a6:	ee18 3a10 	vmov	r3, s16
 800d0aa:	4652      	mov	r2, sl
 800d0ac:	4631      	mov	r1, r6
 800d0ae:	4628      	mov	r0, r5
 800d0b0:	47b8      	blx	r7
 800d0b2:	3001      	adds	r0, #1
 800d0b4:	f43f af41 	beq.w	800cf3a <_printf_float+0xc2>
 800d0b8:	f04f 0800 	mov.w	r8, #0
 800d0bc:	f104 091a 	add.w	r9, r4, #26
 800d0c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d0c2:	3b01      	subs	r3, #1
 800d0c4:	4543      	cmp	r3, r8
 800d0c6:	dc09      	bgt.n	800d0dc <_printf_float+0x264>
 800d0c8:	6823      	ldr	r3, [r4, #0]
 800d0ca:	079b      	lsls	r3, r3, #30
 800d0cc:	f100 8105 	bmi.w	800d2da <_printf_float+0x462>
 800d0d0:	68e0      	ldr	r0, [r4, #12]
 800d0d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d0d4:	4298      	cmp	r0, r3
 800d0d6:	bfb8      	it	lt
 800d0d8:	4618      	movlt	r0, r3
 800d0da:	e730      	b.n	800cf3e <_printf_float+0xc6>
 800d0dc:	2301      	movs	r3, #1
 800d0de:	464a      	mov	r2, r9
 800d0e0:	4631      	mov	r1, r6
 800d0e2:	4628      	mov	r0, r5
 800d0e4:	47b8      	blx	r7
 800d0e6:	3001      	adds	r0, #1
 800d0e8:	f43f af27 	beq.w	800cf3a <_printf_float+0xc2>
 800d0ec:	f108 0801 	add.w	r8, r8, #1
 800d0f0:	e7e6      	b.n	800d0c0 <_printf_float+0x248>
 800d0f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d0f4:	2b00      	cmp	r3, #0
 800d0f6:	dc39      	bgt.n	800d16c <_printf_float+0x2f4>
 800d0f8:	4a1b      	ldr	r2, [pc, #108]	; (800d168 <_printf_float+0x2f0>)
 800d0fa:	2301      	movs	r3, #1
 800d0fc:	4631      	mov	r1, r6
 800d0fe:	4628      	mov	r0, r5
 800d100:	47b8      	blx	r7
 800d102:	3001      	adds	r0, #1
 800d104:	f43f af19 	beq.w	800cf3a <_printf_float+0xc2>
 800d108:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d10c:	4313      	orrs	r3, r2
 800d10e:	d102      	bne.n	800d116 <_printf_float+0x29e>
 800d110:	6823      	ldr	r3, [r4, #0]
 800d112:	07d9      	lsls	r1, r3, #31
 800d114:	d5d8      	bpl.n	800d0c8 <_printf_float+0x250>
 800d116:	ee18 3a10 	vmov	r3, s16
 800d11a:	4652      	mov	r2, sl
 800d11c:	4631      	mov	r1, r6
 800d11e:	4628      	mov	r0, r5
 800d120:	47b8      	blx	r7
 800d122:	3001      	adds	r0, #1
 800d124:	f43f af09 	beq.w	800cf3a <_printf_float+0xc2>
 800d128:	f04f 0900 	mov.w	r9, #0
 800d12c:	f104 0a1a 	add.w	sl, r4, #26
 800d130:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d132:	425b      	negs	r3, r3
 800d134:	454b      	cmp	r3, r9
 800d136:	dc01      	bgt.n	800d13c <_printf_float+0x2c4>
 800d138:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d13a:	e792      	b.n	800d062 <_printf_float+0x1ea>
 800d13c:	2301      	movs	r3, #1
 800d13e:	4652      	mov	r2, sl
 800d140:	4631      	mov	r1, r6
 800d142:	4628      	mov	r0, r5
 800d144:	47b8      	blx	r7
 800d146:	3001      	adds	r0, #1
 800d148:	f43f aef7 	beq.w	800cf3a <_printf_float+0xc2>
 800d14c:	f109 0901 	add.w	r9, r9, #1
 800d150:	e7ee      	b.n	800d130 <_printf_float+0x2b8>
 800d152:	bf00      	nop
 800d154:	7fefffff 	.word	0x7fefffff
 800d158:	080111f0 	.word	0x080111f0
 800d15c:	080111f4 	.word	0x080111f4
 800d160:	080111fc 	.word	0x080111fc
 800d164:	080111f8 	.word	0x080111f8
 800d168:	08011200 	.word	0x08011200
 800d16c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d16e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800d170:	429a      	cmp	r2, r3
 800d172:	bfa8      	it	ge
 800d174:	461a      	movge	r2, r3
 800d176:	2a00      	cmp	r2, #0
 800d178:	4691      	mov	r9, r2
 800d17a:	dc37      	bgt.n	800d1ec <_printf_float+0x374>
 800d17c:	f04f 0b00 	mov.w	fp, #0
 800d180:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d184:	f104 021a 	add.w	r2, r4, #26
 800d188:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800d18a:	9305      	str	r3, [sp, #20]
 800d18c:	eba3 0309 	sub.w	r3, r3, r9
 800d190:	455b      	cmp	r3, fp
 800d192:	dc33      	bgt.n	800d1fc <_printf_float+0x384>
 800d194:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d198:	429a      	cmp	r2, r3
 800d19a:	db3b      	blt.n	800d214 <_printf_float+0x39c>
 800d19c:	6823      	ldr	r3, [r4, #0]
 800d19e:	07da      	lsls	r2, r3, #31
 800d1a0:	d438      	bmi.n	800d214 <_printf_float+0x39c>
 800d1a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d1a4:	9a05      	ldr	r2, [sp, #20]
 800d1a6:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d1a8:	1a9a      	subs	r2, r3, r2
 800d1aa:	eba3 0901 	sub.w	r9, r3, r1
 800d1ae:	4591      	cmp	r9, r2
 800d1b0:	bfa8      	it	ge
 800d1b2:	4691      	movge	r9, r2
 800d1b4:	f1b9 0f00 	cmp.w	r9, #0
 800d1b8:	dc35      	bgt.n	800d226 <_printf_float+0x3ae>
 800d1ba:	f04f 0800 	mov.w	r8, #0
 800d1be:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d1c2:	f104 0a1a 	add.w	sl, r4, #26
 800d1c6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d1ca:	1a9b      	subs	r3, r3, r2
 800d1cc:	eba3 0309 	sub.w	r3, r3, r9
 800d1d0:	4543      	cmp	r3, r8
 800d1d2:	f77f af79 	ble.w	800d0c8 <_printf_float+0x250>
 800d1d6:	2301      	movs	r3, #1
 800d1d8:	4652      	mov	r2, sl
 800d1da:	4631      	mov	r1, r6
 800d1dc:	4628      	mov	r0, r5
 800d1de:	47b8      	blx	r7
 800d1e0:	3001      	adds	r0, #1
 800d1e2:	f43f aeaa 	beq.w	800cf3a <_printf_float+0xc2>
 800d1e6:	f108 0801 	add.w	r8, r8, #1
 800d1ea:	e7ec      	b.n	800d1c6 <_printf_float+0x34e>
 800d1ec:	4613      	mov	r3, r2
 800d1ee:	4631      	mov	r1, r6
 800d1f0:	4642      	mov	r2, r8
 800d1f2:	4628      	mov	r0, r5
 800d1f4:	47b8      	blx	r7
 800d1f6:	3001      	adds	r0, #1
 800d1f8:	d1c0      	bne.n	800d17c <_printf_float+0x304>
 800d1fa:	e69e      	b.n	800cf3a <_printf_float+0xc2>
 800d1fc:	2301      	movs	r3, #1
 800d1fe:	4631      	mov	r1, r6
 800d200:	4628      	mov	r0, r5
 800d202:	9205      	str	r2, [sp, #20]
 800d204:	47b8      	blx	r7
 800d206:	3001      	adds	r0, #1
 800d208:	f43f ae97 	beq.w	800cf3a <_printf_float+0xc2>
 800d20c:	9a05      	ldr	r2, [sp, #20]
 800d20e:	f10b 0b01 	add.w	fp, fp, #1
 800d212:	e7b9      	b.n	800d188 <_printf_float+0x310>
 800d214:	ee18 3a10 	vmov	r3, s16
 800d218:	4652      	mov	r2, sl
 800d21a:	4631      	mov	r1, r6
 800d21c:	4628      	mov	r0, r5
 800d21e:	47b8      	blx	r7
 800d220:	3001      	adds	r0, #1
 800d222:	d1be      	bne.n	800d1a2 <_printf_float+0x32a>
 800d224:	e689      	b.n	800cf3a <_printf_float+0xc2>
 800d226:	9a05      	ldr	r2, [sp, #20]
 800d228:	464b      	mov	r3, r9
 800d22a:	4442      	add	r2, r8
 800d22c:	4631      	mov	r1, r6
 800d22e:	4628      	mov	r0, r5
 800d230:	47b8      	blx	r7
 800d232:	3001      	adds	r0, #1
 800d234:	d1c1      	bne.n	800d1ba <_printf_float+0x342>
 800d236:	e680      	b.n	800cf3a <_printf_float+0xc2>
 800d238:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d23a:	2a01      	cmp	r2, #1
 800d23c:	dc01      	bgt.n	800d242 <_printf_float+0x3ca>
 800d23e:	07db      	lsls	r3, r3, #31
 800d240:	d538      	bpl.n	800d2b4 <_printf_float+0x43c>
 800d242:	2301      	movs	r3, #1
 800d244:	4642      	mov	r2, r8
 800d246:	4631      	mov	r1, r6
 800d248:	4628      	mov	r0, r5
 800d24a:	47b8      	blx	r7
 800d24c:	3001      	adds	r0, #1
 800d24e:	f43f ae74 	beq.w	800cf3a <_printf_float+0xc2>
 800d252:	ee18 3a10 	vmov	r3, s16
 800d256:	4652      	mov	r2, sl
 800d258:	4631      	mov	r1, r6
 800d25a:	4628      	mov	r0, r5
 800d25c:	47b8      	blx	r7
 800d25e:	3001      	adds	r0, #1
 800d260:	f43f ae6b 	beq.w	800cf3a <_printf_float+0xc2>
 800d264:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800d268:	2200      	movs	r2, #0
 800d26a:	2300      	movs	r3, #0
 800d26c:	f7f3 fc2c 	bl	8000ac8 <__aeabi_dcmpeq>
 800d270:	b9d8      	cbnz	r0, 800d2aa <_printf_float+0x432>
 800d272:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d274:	f108 0201 	add.w	r2, r8, #1
 800d278:	3b01      	subs	r3, #1
 800d27a:	4631      	mov	r1, r6
 800d27c:	4628      	mov	r0, r5
 800d27e:	47b8      	blx	r7
 800d280:	3001      	adds	r0, #1
 800d282:	d10e      	bne.n	800d2a2 <_printf_float+0x42a>
 800d284:	e659      	b.n	800cf3a <_printf_float+0xc2>
 800d286:	2301      	movs	r3, #1
 800d288:	4652      	mov	r2, sl
 800d28a:	4631      	mov	r1, r6
 800d28c:	4628      	mov	r0, r5
 800d28e:	47b8      	blx	r7
 800d290:	3001      	adds	r0, #1
 800d292:	f43f ae52 	beq.w	800cf3a <_printf_float+0xc2>
 800d296:	f108 0801 	add.w	r8, r8, #1
 800d29a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d29c:	3b01      	subs	r3, #1
 800d29e:	4543      	cmp	r3, r8
 800d2a0:	dcf1      	bgt.n	800d286 <_printf_float+0x40e>
 800d2a2:	464b      	mov	r3, r9
 800d2a4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800d2a8:	e6dc      	b.n	800d064 <_printf_float+0x1ec>
 800d2aa:	f04f 0800 	mov.w	r8, #0
 800d2ae:	f104 0a1a 	add.w	sl, r4, #26
 800d2b2:	e7f2      	b.n	800d29a <_printf_float+0x422>
 800d2b4:	2301      	movs	r3, #1
 800d2b6:	4642      	mov	r2, r8
 800d2b8:	e7df      	b.n	800d27a <_printf_float+0x402>
 800d2ba:	2301      	movs	r3, #1
 800d2bc:	464a      	mov	r2, r9
 800d2be:	4631      	mov	r1, r6
 800d2c0:	4628      	mov	r0, r5
 800d2c2:	47b8      	blx	r7
 800d2c4:	3001      	adds	r0, #1
 800d2c6:	f43f ae38 	beq.w	800cf3a <_printf_float+0xc2>
 800d2ca:	f108 0801 	add.w	r8, r8, #1
 800d2ce:	68e3      	ldr	r3, [r4, #12]
 800d2d0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d2d2:	1a5b      	subs	r3, r3, r1
 800d2d4:	4543      	cmp	r3, r8
 800d2d6:	dcf0      	bgt.n	800d2ba <_printf_float+0x442>
 800d2d8:	e6fa      	b.n	800d0d0 <_printf_float+0x258>
 800d2da:	f04f 0800 	mov.w	r8, #0
 800d2de:	f104 0919 	add.w	r9, r4, #25
 800d2e2:	e7f4      	b.n	800d2ce <_printf_float+0x456>

0800d2e4 <_printf_common>:
 800d2e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d2e8:	4616      	mov	r6, r2
 800d2ea:	4699      	mov	r9, r3
 800d2ec:	688a      	ldr	r2, [r1, #8]
 800d2ee:	690b      	ldr	r3, [r1, #16]
 800d2f0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800d2f4:	4293      	cmp	r3, r2
 800d2f6:	bfb8      	it	lt
 800d2f8:	4613      	movlt	r3, r2
 800d2fa:	6033      	str	r3, [r6, #0]
 800d2fc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800d300:	4607      	mov	r7, r0
 800d302:	460c      	mov	r4, r1
 800d304:	b10a      	cbz	r2, 800d30a <_printf_common+0x26>
 800d306:	3301      	adds	r3, #1
 800d308:	6033      	str	r3, [r6, #0]
 800d30a:	6823      	ldr	r3, [r4, #0]
 800d30c:	0699      	lsls	r1, r3, #26
 800d30e:	bf42      	ittt	mi
 800d310:	6833      	ldrmi	r3, [r6, #0]
 800d312:	3302      	addmi	r3, #2
 800d314:	6033      	strmi	r3, [r6, #0]
 800d316:	6825      	ldr	r5, [r4, #0]
 800d318:	f015 0506 	ands.w	r5, r5, #6
 800d31c:	d106      	bne.n	800d32c <_printf_common+0x48>
 800d31e:	f104 0a19 	add.w	sl, r4, #25
 800d322:	68e3      	ldr	r3, [r4, #12]
 800d324:	6832      	ldr	r2, [r6, #0]
 800d326:	1a9b      	subs	r3, r3, r2
 800d328:	42ab      	cmp	r3, r5
 800d32a:	dc26      	bgt.n	800d37a <_printf_common+0x96>
 800d32c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800d330:	1e13      	subs	r3, r2, #0
 800d332:	6822      	ldr	r2, [r4, #0]
 800d334:	bf18      	it	ne
 800d336:	2301      	movne	r3, #1
 800d338:	0692      	lsls	r2, r2, #26
 800d33a:	d42b      	bmi.n	800d394 <_printf_common+0xb0>
 800d33c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800d340:	4649      	mov	r1, r9
 800d342:	4638      	mov	r0, r7
 800d344:	47c0      	blx	r8
 800d346:	3001      	adds	r0, #1
 800d348:	d01e      	beq.n	800d388 <_printf_common+0xa4>
 800d34a:	6823      	ldr	r3, [r4, #0]
 800d34c:	68e5      	ldr	r5, [r4, #12]
 800d34e:	6832      	ldr	r2, [r6, #0]
 800d350:	f003 0306 	and.w	r3, r3, #6
 800d354:	2b04      	cmp	r3, #4
 800d356:	bf08      	it	eq
 800d358:	1aad      	subeq	r5, r5, r2
 800d35a:	68a3      	ldr	r3, [r4, #8]
 800d35c:	6922      	ldr	r2, [r4, #16]
 800d35e:	bf0c      	ite	eq
 800d360:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d364:	2500      	movne	r5, #0
 800d366:	4293      	cmp	r3, r2
 800d368:	bfc4      	itt	gt
 800d36a:	1a9b      	subgt	r3, r3, r2
 800d36c:	18ed      	addgt	r5, r5, r3
 800d36e:	2600      	movs	r6, #0
 800d370:	341a      	adds	r4, #26
 800d372:	42b5      	cmp	r5, r6
 800d374:	d11a      	bne.n	800d3ac <_printf_common+0xc8>
 800d376:	2000      	movs	r0, #0
 800d378:	e008      	b.n	800d38c <_printf_common+0xa8>
 800d37a:	2301      	movs	r3, #1
 800d37c:	4652      	mov	r2, sl
 800d37e:	4649      	mov	r1, r9
 800d380:	4638      	mov	r0, r7
 800d382:	47c0      	blx	r8
 800d384:	3001      	adds	r0, #1
 800d386:	d103      	bne.n	800d390 <_printf_common+0xac>
 800d388:	f04f 30ff 	mov.w	r0, #4294967295
 800d38c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d390:	3501      	adds	r5, #1
 800d392:	e7c6      	b.n	800d322 <_printf_common+0x3e>
 800d394:	18e1      	adds	r1, r4, r3
 800d396:	1c5a      	adds	r2, r3, #1
 800d398:	2030      	movs	r0, #48	; 0x30
 800d39a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800d39e:	4422      	add	r2, r4
 800d3a0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800d3a4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800d3a8:	3302      	adds	r3, #2
 800d3aa:	e7c7      	b.n	800d33c <_printf_common+0x58>
 800d3ac:	2301      	movs	r3, #1
 800d3ae:	4622      	mov	r2, r4
 800d3b0:	4649      	mov	r1, r9
 800d3b2:	4638      	mov	r0, r7
 800d3b4:	47c0      	blx	r8
 800d3b6:	3001      	adds	r0, #1
 800d3b8:	d0e6      	beq.n	800d388 <_printf_common+0xa4>
 800d3ba:	3601      	adds	r6, #1
 800d3bc:	e7d9      	b.n	800d372 <_printf_common+0x8e>
	...

0800d3c0 <_printf_i>:
 800d3c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d3c4:	7e0f      	ldrb	r7, [r1, #24]
 800d3c6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800d3c8:	2f78      	cmp	r7, #120	; 0x78
 800d3ca:	4691      	mov	r9, r2
 800d3cc:	4680      	mov	r8, r0
 800d3ce:	460c      	mov	r4, r1
 800d3d0:	469a      	mov	sl, r3
 800d3d2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800d3d6:	d807      	bhi.n	800d3e8 <_printf_i+0x28>
 800d3d8:	2f62      	cmp	r7, #98	; 0x62
 800d3da:	d80a      	bhi.n	800d3f2 <_printf_i+0x32>
 800d3dc:	2f00      	cmp	r7, #0
 800d3de:	f000 80d8 	beq.w	800d592 <_printf_i+0x1d2>
 800d3e2:	2f58      	cmp	r7, #88	; 0x58
 800d3e4:	f000 80a3 	beq.w	800d52e <_printf_i+0x16e>
 800d3e8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d3ec:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800d3f0:	e03a      	b.n	800d468 <_printf_i+0xa8>
 800d3f2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800d3f6:	2b15      	cmp	r3, #21
 800d3f8:	d8f6      	bhi.n	800d3e8 <_printf_i+0x28>
 800d3fa:	a101      	add	r1, pc, #4	; (adr r1, 800d400 <_printf_i+0x40>)
 800d3fc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d400:	0800d459 	.word	0x0800d459
 800d404:	0800d46d 	.word	0x0800d46d
 800d408:	0800d3e9 	.word	0x0800d3e9
 800d40c:	0800d3e9 	.word	0x0800d3e9
 800d410:	0800d3e9 	.word	0x0800d3e9
 800d414:	0800d3e9 	.word	0x0800d3e9
 800d418:	0800d46d 	.word	0x0800d46d
 800d41c:	0800d3e9 	.word	0x0800d3e9
 800d420:	0800d3e9 	.word	0x0800d3e9
 800d424:	0800d3e9 	.word	0x0800d3e9
 800d428:	0800d3e9 	.word	0x0800d3e9
 800d42c:	0800d579 	.word	0x0800d579
 800d430:	0800d49d 	.word	0x0800d49d
 800d434:	0800d55b 	.word	0x0800d55b
 800d438:	0800d3e9 	.word	0x0800d3e9
 800d43c:	0800d3e9 	.word	0x0800d3e9
 800d440:	0800d59b 	.word	0x0800d59b
 800d444:	0800d3e9 	.word	0x0800d3e9
 800d448:	0800d49d 	.word	0x0800d49d
 800d44c:	0800d3e9 	.word	0x0800d3e9
 800d450:	0800d3e9 	.word	0x0800d3e9
 800d454:	0800d563 	.word	0x0800d563
 800d458:	682b      	ldr	r3, [r5, #0]
 800d45a:	1d1a      	adds	r2, r3, #4
 800d45c:	681b      	ldr	r3, [r3, #0]
 800d45e:	602a      	str	r2, [r5, #0]
 800d460:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d464:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800d468:	2301      	movs	r3, #1
 800d46a:	e0a3      	b.n	800d5b4 <_printf_i+0x1f4>
 800d46c:	6820      	ldr	r0, [r4, #0]
 800d46e:	6829      	ldr	r1, [r5, #0]
 800d470:	0606      	lsls	r6, r0, #24
 800d472:	f101 0304 	add.w	r3, r1, #4
 800d476:	d50a      	bpl.n	800d48e <_printf_i+0xce>
 800d478:	680e      	ldr	r6, [r1, #0]
 800d47a:	602b      	str	r3, [r5, #0]
 800d47c:	2e00      	cmp	r6, #0
 800d47e:	da03      	bge.n	800d488 <_printf_i+0xc8>
 800d480:	232d      	movs	r3, #45	; 0x2d
 800d482:	4276      	negs	r6, r6
 800d484:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d488:	485e      	ldr	r0, [pc, #376]	; (800d604 <_printf_i+0x244>)
 800d48a:	230a      	movs	r3, #10
 800d48c:	e019      	b.n	800d4c2 <_printf_i+0x102>
 800d48e:	680e      	ldr	r6, [r1, #0]
 800d490:	602b      	str	r3, [r5, #0]
 800d492:	f010 0f40 	tst.w	r0, #64	; 0x40
 800d496:	bf18      	it	ne
 800d498:	b236      	sxthne	r6, r6
 800d49a:	e7ef      	b.n	800d47c <_printf_i+0xbc>
 800d49c:	682b      	ldr	r3, [r5, #0]
 800d49e:	6820      	ldr	r0, [r4, #0]
 800d4a0:	1d19      	adds	r1, r3, #4
 800d4a2:	6029      	str	r1, [r5, #0]
 800d4a4:	0601      	lsls	r1, r0, #24
 800d4a6:	d501      	bpl.n	800d4ac <_printf_i+0xec>
 800d4a8:	681e      	ldr	r6, [r3, #0]
 800d4aa:	e002      	b.n	800d4b2 <_printf_i+0xf2>
 800d4ac:	0646      	lsls	r6, r0, #25
 800d4ae:	d5fb      	bpl.n	800d4a8 <_printf_i+0xe8>
 800d4b0:	881e      	ldrh	r6, [r3, #0]
 800d4b2:	4854      	ldr	r0, [pc, #336]	; (800d604 <_printf_i+0x244>)
 800d4b4:	2f6f      	cmp	r7, #111	; 0x6f
 800d4b6:	bf0c      	ite	eq
 800d4b8:	2308      	moveq	r3, #8
 800d4ba:	230a      	movne	r3, #10
 800d4bc:	2100      	movs	r1, #0
 800d4be:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800d4c2:	6865      	ldr	r5, [r4, #4]
 800d4c4:	60a5      	str	r5, [r4, #8]
 800d4c6:	2d00      	cmp	r5, #0
 800d4c8:	bfa2      	ittt	ge
 800d4ca:	6821      	ldrge	r1, [r4, #0]
 800d4cc:	f021 0104 	bicge.w	r1, r1, #4
 800d4d0:	6021      	strge	r1, [r4, #0]
 800d4d2:	b90e      	cbnz	r6, 800d4d8 <_printf_i+0x118>
 800d4d4:	2d00      	cmp	r5, #0
 800d4d6:	d04d      	beq.n	800d574 <_printf_i+0x1b4>
 800d4d8:	4615      	mov	r5, r2
 800d4da:	fbb6 f1f3 	udiv	r1, r6, r3
 800d4de:	fb03 6711 	mls	r7, r3, r1, r6
 800d4e2:	5dc7      	ldrb	r7, [r0, r7]
 800d4e4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800d4e8:	4637      	mov	r7, r6
 800d4ea:	42bb      	cmp	r3, r7
 800d4ec:	460e      	mov	r6, r1
 800d4ee:	d9f4      	bls.n	800d4da <_printf_i+0x11a>
 800d4f0:	2b08      	cmp	r3, #8
 800d4f2:	d10b      	bne.n	800d50c <_printf_i+0x14c>
 800d4f4:	6823      	ldr	r3, [r4, #0]
 800d4f6:	07de      	lsls	r6, r3, #31
 800d4f8:	d508      	bpl.n	800d50c <_printf_i+0x14c>
 800d4fa:	6923      	ldr	r3, [r4, #16]
 800d4fc:	6861      	ldr	r1, [r4, #4]
 800d4fe:	4299      	cmp	r1, r3
 800d500:	bfde      	ittt	le
 800d502:	2330      	movle	r3, #48	; 0x30
 800d504:	f805 3c01 	strble.w	r3, [r5, #-1]
 800d508:	f105 35ff 	addle.w	r5, r5, #4294967295
 800d50c:	1b52      	subs	r2, r2, r5
 800d50e:	6122      	str	r2, [r4, #16]
 800d510:	f8cd a000 	str.w	sl, [sp]
 800d514:	464b      	mov	r3, r9
 800d516:	aa03      	add	r2, sp, #12
 800d518:	4621      	mov	r1, r4
 800d51a:	4640      	mov	r0, r8
 800d51c:	f7ff fee2 	bl	800d2e4 <_printf_common>
 800d520:	3001      	adds	r0, #1
 800d522:	d14c      	bne.n	800d5be <_printf_i+0x1fe>
 800d524:	f04f 30ff 	mov.w	r0, #4294967295
 800d528:	b004      	add	sp, #16
 800d52a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d52e:	4835      	ldr	r0, [pc, #212]	; (800d604 <_printf_i+0x244>)
 800d530:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800d534:	6829      	ldr	r1, [r5, #0]
 800d536:	6823      	ldr	r3, [r4, #0]
 800d538:	f851 6b04 	ldr.w	r6, [r1], #4
 800d53c:	6029      	str	r1, [r5, #0]
 800d53e:	061d      	lsls	r5, r3, #24
 800d540:	d514      	bpl.n	800d56c <_printf_i+0x1ac>
 800d542:	07df      	lsls	r7, r3, #31
 800d544:	bf44      	itt	mi
 800d546:	f043 0320 	orrmi.w	r3, r3, #32
 800d54a:	6023      	strmi	r3, [r4, #0]
 800d54c:	b91e      	cbnz	r6, 800d556 <_printf_i+0x196>
 800d54e:	6823      	ldr	r3, [r4, #0]
 800d550:	f023 0320 	bic.w	r3, r3, #32
 800d554:	6023      	str	r3, [r4, #0]
 800d556:	2310      	movs	r3, #16
 800d558:	e7b0      	b.n	800d4bc <_printf_i+0xfc>
 800d55a:	6823      	ldr	r3, [r4, #0]
 800d55c:	f043 0320 	orr.w	r3, r3, #32
 800d560:	6023      	str	r3, [r4, #0]
 800d562:	2378      	movs	r3, #120	; 0x78
 800d564:	4828      	ldr	r0, [pc, #160]	; (800d608 <_printf_i+0x248>)
 800d566:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800d56a:	e7e3      	b.n	800d534 <_printf_i+0x174>
 800d56c:	0659      	lsls	r1, r3, #25
 800d56e:	bf48      	it	mi
 800d570:	b2b6      	uxthmi	r6, r6
 800d572:	e7e6      	b.n	800d542 <_printf_i+0x182>
 800d574:	4615      	mov	r5, r2
 800d576:	e7bb      	b.n	800d4f0 <_printf_i+0x130>
 800d578:	682b      	ldr	r3, [r5, #0]
 800d57a:	6826      	ldr	r6, [r4, #0]
 800d57c:	6961      	ldr	r1, [r4, #20]
 800d57e:	1d18      	adds	r0, r3, #4
 800d580:	6028      	str	r0, [r5, #0]
 800d582:	0635      	lsls	r5, r6, #24
 800d584:	681b      	ldr	r3, [r3, #0]
 800d586:	d501      	bpl.n	800d58c <_printf_i+0x1cc>
 800d588:	6019      	str	r1, [r3, #0]
 800d58a:	e002      	b.n	800d592 <_printf_i+0x1d2>
 800d58c:	0670      	lsls	r0, r6, #25
 800d58e:	d5fb      	bpl.n	800d588 <_printf_i+0x1c8>
 800d590:	8019      	strh	r1, [r3, #0]
 800d592:	2300      	movs	r3, #0
 800d594:	6123      	str	r3, [r4, #16]
 800d596:	4615      	mov	r5, r2
 800d598:	e7ba      	b.n	800d510 <_printf_i+0x150>
 800d59a:	682b      	ldr	r3, [r5, #0]
 800d59c:	1d1a      	adds	r2, r3, #4
 800d59e:	602a      	str	r2, [r5, #0]
 800d5a0:	681d      	ldr	r5, [r3, #0]
 800d5a2:	6862      	ldr	r2, [r4, #4]
 800d5a4:	2100      	movs	r1, #0
 800d5a6:	4628      	mov	r0, r5
 800d5a8:	f7f2 fe1a 	bl	80001e0 <memchr>
 800d5ac:	b108      	cbz	r0, 800d5b2 <_printf_i+0x1f2>
 800d5ae:	1b40      	subs	r0, r0, r5
 800d5b0:	6060      	str	r0, [r4, #4]
 800d5b2:	6863      	ldr	r3, [r4, #4]
 800d5b4:	6123      	str	r3, [r4, #16]
 800d5b6:	2300      	movs	r3, #0
 800d5b8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d5bc:	e7a8      	b.n	800d510 <_printf_i+0x150>
 800d5be:	6923      	ldr	r3, [r4, #16]
 800d5c0:	462a      	mov	r2, r5
 800d5c2:	4649      	mov	r1, r9
 800d5c4:	4640      	mov	r0, r8
 800d5c6:	47d0      	blx	sl
 800d5c8:	3001      	adds	r0, #1
 800d5ca:	d0ab      	beq.n	800d524 <_printf_i+0x164>
 800d5cc:	6823      	ldr	r3, [r4, #0]
 800d5ce:	079b      	lsls	r3, r3, #30
 800d5d0:	d413      	bmi.n	800d5fa <_printf_i+0x23a>
 800d5d2:	68e0      	ldr	r0, [r4, #12]
 800d5d4:	9b03      	ldr	r3, [sp, #12]
 800d5d6:	4298      	cmp	r0, r3
 800d5d8:	bfb8      	it	lt
 800d5da:	4618      	movlt	r0, r3
 800d5dc:	e7a4      	b.n	800d528 <_printf_i+0x168>
 800d5de:	2301      	movs	r3, #1
 800d5e0:	4632      	mov	r2, r6
 800d5e2:	4649      	mov	r1, r9
 800d5e4:	4640      	mov	r0, r8
 800d5e6:	47d0      	blx	sl
 800d5e8:	3001      	adds	r0, #1
 800d5ea:	d09b      	beq.n	800d524 <_printf_i+0x164>
 800d5ec:	3501      	adds	r5, #1
 800d5ee:	68e3      	ldr	r3, [r4, #12]
 800d5f0:	9903      	ldr	r1, [sp, #12]
 800d5f2:	1a5b      	subs	r3, r3, r1
 800d5f4:	42ab      	cmp	r3, r5
 800d5f6:	dcf2      	bgt.n	800d5de <_printf_i+0x21e>
 800d5f8:	e7eb      	b.n	800d5d2 <_printf_i+0x212>
 800d5fa:	2500      	movs	r5, #0
 800d5fc:	f104 0619 	add.w	r6, r4, #25
 800d600:	e7f5      	b.n	800d5ee <_printf_i+0x22e>
 800d602:	bf00      	nop
 800d604:	08011202 	.word	0x08011202
 800d608:	08011213 	.word	0x08011213

0800d60c <iprintf>:
 800d60c:	b40f      	push	{r0, r1, r2, r3}
 800d60e:	4b0a      	ldr	r3, [pc, #40]	; (800d638 <iprintf+0x2c>)
 800d610:	b513      	push	{r0, r1, r4, lr}
 800d612:	681c      	ldr	r4, [r3, #0]
 800d614:	b124      	cbz	r4, 800d620 <iprintf+0x14>
 800d616:	69a3      	ldr	r3, [r4, #24]
 800d618:	b913      	cbnz	r3, 800d620 <iprintf+0x14>
 800d61a:	4620      	mov	r0, r4
 800d61c:	f7ff fa1c 	bl	800ca58 <__sinit>
 800d620:	ab05      	add	r3, sp, #20
 800d622:	9a04      	ldr	r2, [sp, #16]
 800d624:	68a1      	ldr	r1, [r4, #8]
 800d626:	9301      	str	r3, [sp, #4]
 800d628:	4620      	mov	r0, r4
 800d62a:	f001 fdf9 	bl	800f220 <_vfiprintf_r>
 800d62e:	b002      	add	sp, #8
 800d630:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d634:	b004      	add	sp, #16
 800d636:	4770      	bx	lr
 800d638:	20000054 	.word	0x20000054

0800d63c <_puts_r>:
 800d63c:	b570      	push	{r4, r5, r6, lr}
 800d63e:	460e      	mov	r6, r1
 800d640:	4605      	mov	r5, r0
 800d642:	b118      	cbz	r0, 800d64c <_puts_r+0x10>
 800d644:	6983      	ldr	r3, [r0, #24]
 800d646:	b90b      	cbnz	r3, 800d64c <_puts_r+0x10>
 800d648:	f7ff fa06 	bl	800ca58 <__sinit>
 800d64c:	69ab      	ldr	r3, [r5, #24]
 800d64e:	68ac      	ldr	r4, [r5, #8]
 800d650:	b913      	cbnz	r3, 800d658 <_puts_r+0x1c>
 800d652:	4628      	mov	r0, r5
 800d654:	f7ff fa00 	bl	800ca58 <__sinit>
 800d658:	4b2c      	ldr	r3, [pc, #176]	; (800d70c <_puts_r+0xd0>)
 800d65a:	429c      	cmp	r4, r3
 800d65c:	d120      	bne.n	800d6a0 <_puts_r+0x64>
 800d65e:	686c      	ldr	r4, [r5, #4]
 800d660:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d662:	07db      	lsls	r3, r3, #31
 800d664:	d405      	bmi.n	800d672 <_puts_r+0x36>
 800d666:	89a3      	ldrh	r3, [r4, #12]
 800d668:	0598      	lsls	r0, r3, #22
 800d66a:	d402      	bmi.n	800d672 <_puts_r+0x36>
 800d66c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d66e:	f7ff fab6 	bl	800cbde <__retarget_lock_acquire_recursive>
 800d672:	89a3      	ldrh	r3, [r4, #12]
 800d674:	0719      	lsls	r1, r3, #28
 800d676:	d51d      	bpl.n	800d6b4 <_puts_r+0x78>
 800d678:	6923      	ldr	r3, [r4, #16]
 800d67a:	b1db      	cbz	r3, 800d6b4 <_puts_r+0x78>
 800d67c:	3e01      	subs	r6, #1
 800d67e:	68a3      	ldr	r3, [r4, #8]
 800d680:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800d684:	3b01      	subs	r3, #1
 800d686:	60a3      	str	r3, [r4, #8]
 800d688:	bb39      	cbnz	r1, 800d6da <_puts_r+0x9e>
 800d68a:	2b00      	cmp	r3, #0
 800d68c:	da38      	bge.n	800d700 <_puts_r+0xc4>
 800d68e:	4622      	mov	r2, r4
 800d690:	210a      	movs	r1, #10
 800d692:	4628      	mov	r0, r5
 800d694:	f000 f906 	bl	800d8a4 <__swbuf_r>
 800d698:	3001      	adds	r0, #1
 800d69a:	d011      	beq.n	800d6c0 <_puts_r+0x84>
 800d69c:	250a      	movs	r5, #10
 800d69e:	e011      	b.n	800d6c4 <_puts_r+0x88>
 800d6a0:	4b1b      	ldr	r3, [pc, #108]	; (800d710 <_puts_r+0xd4>)
 800d6a2:	429c      	cmp	r4, r3
 800d6a4:	d101      	bne.n	800d6aa <_puts_r+0x6e>
 800d6a6:	68ac      	ldr	r4, [r5, #8]
 800d6a8:	e7da      	b.n	800d660 <_puts_r+0x24>
 800d6aa:	4b1a      	ldr	r3, [pc, #104]	; (800d714 <_puts_r+0xd8>)
 800d6ac:	429c      	cmp	r4, r3
 800d6ae:	bf08      	it	eq
 800d6b0:	68ec      	ldreq	r4, [r5, #12]
 800d6b2:	e7d5      	b.n	800d660 <_puts_r+0x24>
 800d6b4:	4621      	mov	r1, r4
 800d6b6:	4628      	mov	r0, r5
 800d6b8:	f000 f958 	bl	800d96c <__swsetup_r>
 800d6bc:	2800      	cmp	r0, #0
 800d6be:	d0dd      	beq.n	800d67c <_puts_r+0x40>
 800d6c0:	f04f 35ff 	mov.w	r5, #4294967295
 800d6c4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d6c6:	07da      	lsls	r2, r3, #31
 800d6c8:	d405      	bmi.n	800d6d6 <_puts_r+0x9a>
 800d6ca:	89a3      	ldrh	r3, [r4, #12]
 800d6cc:	059b      	lsls	r3, r3, #22
 800d6ce:	d402      	bmi.n	800d6d6 <_puts_r+0x9a>
 800d6d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d6d2:	f7ff fa85 	bl	800cbe0 <__retarget_lock_release_recursive>
 800d6d6:	4628      	mov	r0, r5
 800d6d8:	bd70      	pop	{r4, r5, r6, pc}
 800d6da:	2b00      	cmp	r3, #0
 800d6dc:	da04      	bge.n	800d6e8 <_puts_r+0xac>
 800d6de:	69a2      	ldr	r2, [r4, #24]
 800d6e0:	429a      	cmp	r2, r3
 800d6e2:	dc06      	bgt.n	800d6f2 <_puts_r+0xb6>
 800d6e4:	290a      	cmp	r1, #10
 800d6e6:	d004      	beq.n	800d6f2 <_puts_r+0xb6>
 800d6e8:	6823      	ldr	r3, [r4, #0]
 800d6ea:	1c5a      	adds	r2, r3, #1
 800d6ec:	6022      	str	r2, [r4, #0]
 800d6ee:	7019      	strb	r1, [r3, #0]
 800d6f0:	e7c5      	b.n	800d67e <_puts_r+0x42>
 800d6f2:	4622      	mov	r2, r4
 800d6f4:	4628      	mov	r0, r5
 800d6f6:	f000 f8d5 	bl	800d8a4 <__swbuf_r>
 800d6fa:	3001      	adds	r0, #1
 800d6fc:	d1bf      	bne.n	800d67e <_puts_r+0x42>
 800d6fe:	e7df      	b.n	800d6c0 <_puts_r+0x84>
 800d700:	6823      	ldr	r3, [r4, #0]
 800d702:	250a      	movs	r5, #10
 800d704:	1c5a      	adds	r2, r3, #1
 800d706:	6022      	str	r2, [r4, #0]
 800d708:	701d      	strb	r5, [r3, #0]
 800d70a:	e7db      	b.n	800d6c4 <_puts_r+0x88>
 800d70c:	080111ac 	.word	0x080111ac
 800d710:	080111cc 	.word	0x080111cc
 800d714:	0801118c 	.word	0x0801118c

0800d718 <puts>:
 800d718:	4b02      	ldr	r3, [pc, #8]	; (800d724 <puts+0xc>)
 800d71a:	4601      	mov	r1, r0
 800d71c:	6818      	ldr	r0, [r3, #0]
 800d71e:	f7ff bf8d 	b.w	800d63c <_puts_r>
 800d722:	bf00      	nop
 800d724:	20000054 	.word	0x20000054

0800d728 <cleanup_glue>:
 800d728:	b538      	push	{r3, r4, r5, lr}
 800d72a:	460c      	mov	r4, r1
 800d72c:	6809      	ldr	r1, [r1, #0]
 800d72e:	4605      	mov	r5, r0
 800d730:	b109      	cbz	r1, 800d736 <cleanup_glue+0xe>
 800d732:	f7ff fff9 	bl	800d728 <cleanup_glue>
 800d736:	4621      	mov	r1, r4
 800d738:	4628      	mov	r0, r5
 800d73a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d73e:	f001 bcf9 	b.w	800f134 <_free_r>
	...

0800d744 <_reclaim_reent>:
 800d744:	4b2c      	ldr	r3, [pc, #176]	; (800d7f8 <_reclaim_reent+0xb4>)
 800d746:	681b      	ldr	r3, [r3, #0]
 800d748:	4283      	cmp	r3, r0
 800d74a:	b570      	push	{r4, r5, r6, lr}
 800d74c:	4604      	mov	r4, r0
 800d74e:	d051      	beq.n	800d7f4 <_reclaim_reent+0xb0>
 800d750:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800d752:	b143      	cbz	r3, 800d766 <_reclaim_reent+0x22>
 800d754:	68db      	ldr	r3, [r3, #12]
 800d756:	2b00      	cmp	r3, #0
 800d758:	d14a      	bne.n	800d7f0 <_reclaim_reent+0xac>
 800d75a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d75c:	6819      	ldr	r1, [r3, #0]
 800d75e:	b111      	cbz	r1, 800d766 <_reclaim_reent+0x22>
 800d760:	4620      	mov	r0, r4
 800d762:	f001 fce7 	bl	800f134 <_free_r>
 800d766:	6961      	ldr	r1, [r4, #20]
 800d768:	b111      	cbz	r1, 800d770 <_reclaim_reent+0x2c>
 800d76a:	4620      	mov	r0, r4
 800d76c:	f001 fce2 	bl	800f134 <_free_r>
 800d770:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800d772:	b111      	cbz	r1, 800d77a <_reclaim_reent+0x36>
 800d774:	4620      	mov	r0, r4
 800d776:	f001 fcdd 	bl	800f134 <_free_r>
 800d77a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800d77c:	b111      	cbz	r1, 800d784 <_reclaim_reent+0x40>
 800d77e:	4620      	mov	r0, r4
 800d780:	f001 fcd8 	bl	800f134 <_free_r>
 800d784:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800d786:	b111      	cbz	r1, 800d78e <_reclaim_reent+0x4a>
 800d788:	4620      	mov	r0, r4
 800d78a:	f001 fcd3 	bl	800f134 <_free_r>
 800d78e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800d790:	b111      	cbz	r1, 800d798 <_reclaim_reent+0x54>
 800d792:	4620      	mov	r0, r4
 800d794:	f001 fcce 	bl	800f134 <_free_r>
 800d798:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800d79a:	b111      	cbz	r1, 800d7a2 <_reclaim_reent+0x5e>
 800d79c:	4620      	mov	r0, r4
 800d79e:	f001 fcc9 	bl	800f134 <_free_r>
 800d7a2:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800d7a4:	b111      	cbz	r1, 800d7ac <_reclaim_reent+0x68>
 800d7a6:	4620      	mov	r0, r4
 800d7a8:	f001 fcc4 	bl	800f134 <_free_r>
 800d7ac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d7ae:	b111      	cbz	r1, 800d7b6 <_reclaim_reent+0x72>
 800d7b0:	4620      	mov	r0, r4
 800d7b2:	f001 fcbf 	bl	800f134 <_free_r>
 800d7b6:	69a3      	ldr	r3, [r4, #24]
 800d7b8:	b1e3      	cbz	r3, 800d7f4 <_reclaim_reent+0xb0>
 800d7ba:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800d7bc:	4620      	mov	r0, r4
 800d7be:	4798      	blx	r3
 800d7c0:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800d7c2:	b1b9      	cbz	r1, 800d7f4 <_reclaim_reent+0xb0>
 800d7c4:	4620      	mov	r0, r4
 800d7c6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800d7ca:	f7ff bfad 	b.w	800d728 <cleanup_glue>
 800d7ce:	5949      	ldr	r1, [r1, r5]
 800d7d0:	b941      	cbnz	r1, 800d7e4 <_reclaim_reent+0xa0>
 800d7d2:	3504      	adds	r5, #4
 800d7d4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d7d6:	2d80      	cmp	r5, #128	; 0x80
 800d7d8:	68d9      	ldr	r1, [r3, #12]
 800d7da:	d1f8      	bne.n	800d7ce <_reclaim_reent+0x8a>
 800d7dc:	4620      	mov	r0, r4
 800d7de:	f001 fca9 	bl	800f134 <_free_r>
 800d7e2:	e7ba      	b.n	800d75a <_reclaim_reent+0x16>
 800d7e4:	680e      	ldr	r6, [r1, #0]
 800d7e6:	4620      	mov	r0, r4
 800d7e8:	f001 fca4 	bl	800f134 <_free_r>
 800d7ec:	4631      	mov	r1, r6
 800d7ee:	e7ef      	b.n	800d7d0 <_reclaim_reent+0x8c>
 800d7f0:	2500      	movs	r5, #0
 800d7f2:	e7ef      	b.n	800d7d4 <_reclaim_reent+0x90>
 800d7f4:	bd70      	pop	{r4, r5, r6, pc}
 800d7f6:	bf00      	nop
 800d7f8:	20000054 	.word	0x20000054

0800d7fc <_sbrk_r>:
 800d7fc:	b538      	push	{r3, r4, r5, lr}
 800d7fe:	4d06      	ldr	r5, [pc, #24]	; (800d818 <_sbrk_r+0x1c>)
 800d800:	2300      	movs	r3, #0
 800d802:	4604      	mov	r4, r0
 800d804:	4608      	mov	r0, r1
 800d806:	602b      	str	r3, [r5, #0]
 800d808:	f7f5 fd28 	bl	800325c <_sbrk>
 800d80c:	1c43      	adds	r3, r0, #1
 800d80e:	d102      	bne.n	800d816 <_sbrk_r+0x1a>
 800d810:	682b      	ldr	r3, [r5, #0]
 800d812:	b103      	cbz	r3, 800d816 <_sbrk_r+0x1a>
 800d814:	6023      	str	r3, [r4, #0]
 800d816:	bd38      	pop	{r3, r4, r5, pc}
 800d818:	200054d4 	.word	0x200054d4

0800d81c <__sread>:
 800d81c:	b510      	push	{r4, lr}
 800d81e:	460c      	mov	r4, r1
 800d820:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d824:	f001 fe2c 	bl	800f480 <_read_r>
 800d828:	2800      	cmp	r0, #0
 800d82a:	bfab      	itete	ge
 800d82c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800d82e:	89a3      	ldrhlt	r3, [r4, #12]
 800d830:	181b      	addge	r3, r3, r0
 800d832:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800d836:	bfac      	ite	ge
 800d838:	6563      	strge	r3, [r4, #84]	; 0x54
 800d83a:	81a3      	strhlt	r3, [r4, #12]
 800d83c:	bd10      	pop	{r4, pc}

0800d83e <__swrite>:
 800d83e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d842:	461f      	mov	r7, r3
 800d844:	898b      	ldrh	r3, [r1, #12]
 800d846:	05db      	lsls	r3, r3, #23
 800d848:	4605      	mov	r5, r0
 800d84a:	460c      	mov	r4, r1
 800d84c:	4616      	mov	r6, r2
 800d84e:	d505      	bpl.n	800d85c <__swrite+0x1e>
 800d850:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d854:	2302      	movs	r3, #2
 800d856:	2200      	movs	r2, #0
 800d858:	f001 f846 	bl	800e8e8 <_lseek_r>
 800d85c:	89a3      	ldrh	r3, [r4, #12]
 800d85e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d862:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d866:	81a3      	strh	r3, [r4, #12]
 800d868:	4632      	mov	r2, r6
 800d86a:	463b      	mov	r3, r7
 800d86c:	4628      	mov	r0, r5
 800d86e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d872:	f000 b869 	b.w	800d948 <_write_r>

0800d876 <__sseek>:
 800d876:	b510      	push	{r4, lr}
 800d878:	460c      	mov	r4, r1
 800d87a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d87e:	f001 f833 	bl	800e8e8 <_lseek_r>
 800d882:	1c43      	adds	r3, r0, #1
 800d884:	89a3      	ldrh	r3, [r4, #12]
 800d886:	bf15      	itete	ne
 800d888:	6560      	strne	r0, [r4, #84]	; 0x54
 800d88a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800d88e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800d892:	81a3      	strheq	r3, [r4, #12]
 800d894:	bf18      	it	ne
 800d896:	81a3      	strhne	r3, [r4, #12]
 800d898:	bd10      	pop	{r4, pc}

0800d89a <__sclose>:
 800d89a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d89e:	f000 b8d3 	b.w	800da48 <_close_r>
	...

0800d8a4 <__swbuf_r>:
 800d8a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d8a6:	460e      	mov	r6, r1
 800d8a8:	4614      	mov	r4, r2
 800d8aa:	4605      	mov	r5, r0
 800d8ac:	b118      	cbz	r0, 800d8b6 <__swbuf_r+0x12>
 800d8ae:	6983      	ldr	r3, [r0, #24]
 800d8b0:	b90b      	cbnz	r3, 800d8b6 <__swbuf_r+0x12>
 800d8b2:	f7ff f8d1 	bl	800ca58 <__sinit>
 800d8b6:	4b21      	ldr	r3, [pc, #132]	; (800d93c <__swbuf_r+0x98>)
 800d8b8:	429c      	cmp	r4, r3
 800d8ba:	d12b      	bne.n	800d914 <__swbuf_r+0x70>
 800d8bc:	686c      	ldr	r4, [r5, #4]
 800d8be:	69a3      	ldr	r3, [r4, #24]
 800d8c0:	60a3      	str	r3, [r4, #8]
 800d8c2:	89a3      	ldrh	r3, [r4, #12]
 800d8c4:	071a      	lsls	r2, r3, #28
 800d8c6:	d52f      	bpl.n	800d928 <__swbuf_r+0x84>
 800d8c8:	6923      	ldr	r3, [r4, #16]
 800d8ca:	b36b      	cbz	r3, 800d928 <__swbuf_r+0x84>
 800d8cc:	6923      	ldr	r3, [r4, #16]
 800d8ce:	6820      	ldr	r0, [r4, #0]
 800d8d0:	1ac0      	subs	r0, r0, r3
 800d8d2:	6963      	ldr	r3, [r4, #20]
 800d8d4:	b2f6      	uxtb	r6, r6
 800d8d6:	4283      	cmp	r3, r0
 800d8d8:	4637      	mov	r7, r6
 800d8da:	dc04      	bgt.n	800d8e6 <__swbuf_r+0x42>
 800d8dc:	4621      	mov	r1, r4
 800d8de:	4628      	mov	r0, r5
 800d8e0:	f000 ffc2 	bl	800e868 <_fflush_r>
 800d8e4:	bb30      	cbnz	r0, 800d934 <__swbuf_r+0x90>
 800d8e6:	68a3      	ldr	r3, [r4, #8]
 800d8e8:	3b01      	subs	r3, #1
 800d8ea:	60a3      	str	r3, [r4, #8]
 800d8ec:	6823      	ldr	r3, [r4, #0]
 800d8ee:	1c5a      	adds	r2, r3, #1
 800d8f0:	6022      	str	r2, [r4, #0]
 800d8f2:	701e      	strb	r6, [r3, #0]
 800d8f4:	6963      	ldr	r3, [r4, #20]
 800d8f6:	3001      	adds	r0, #1
 800d8f8:	4283      	cmp	r3, r0
 800d8fa:	d004      	beq.n	800d906 <__swbuf_r+0x62>
 800d8fc:	89a3      	ldrh	r3, [r4, #12]
 800d8fe:	07db      	lsls	r3, r3, #31
 800d900:	d506      	bpl.n	800d910 <__swbuf_r+0x6c>
 800d902:	2e0a      	cmp	r6, #10
 800d904:	d104      	bne.n	800d910 <__swbuf_r+0x6c>
 800d906:	4621      	mov	r1, r4
 800d908:	4628      	mov	r0, r5
 800d90a:	f000 ffad 	bl	800e868 <_fflush_r>
 800d90e:	b988      	cbnz	r0, 800d934 <__swbuf_r+0x90>
 800d910:	4638      	mov	r0, r7
 800d912:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d914:	4b0a      	ldr	r3, [pc, #40]	; (800d940 <__swbuf_r+0x9c>)
 800d916:	429c      	cmp	r4, r3
 800d918:	d101      	bne.n	800d91e <__swbuf_r+0x7a>
 800d91a:	68ac      	ldr	r4, [r5, #8]
 800d91c:	e7cf      	b.n	800d8be <__swbuf_r+0x1a>
 800d91e:	4b09      	ldr	r3, [pc, #36]	; (800d944 <__swbuf_r+0xa0>)
 800d920:	429c      	cmp	r4, r3
 800d922:	bf08      	it	eq
 800d924:	68ec      	ldreq	r4, [r5, #12]
 800d926:	e7ca      	b.n	800d8be <__swbuf_r+0x1a>
 800d928:	4621      	mov	r1, r4
 800d92a:	4628      	mov	r0, r5
 800d92c:	f000 f81e 	bl	800d96c <__swsetup_r>
 800d930:	2800      	cmp	r0, #0
 800d932:	d0cb      	beq.n	800d8cc <__swbuf_r+0x28>
 800d934:	f04f 37ff 	mov.w	r7, #4294967295
 800d938:	e7ea      	b.n	800d910 <__swbuf_r+0x6c>
 800d93a:	bf00      	nop
 800d93c:	080111ac 	.word	0x080111ac
 800d940:	080111cc 	.word	0x080111cc
 800d944:	0801118c 	.word	0x0801118c

0800d948 <_write_r>:
 800d948:	b538      	push	{r3, r4, r5, lr}
 800d94a:	4d07      	ldr	r5, [pc, #28]	; (800d968 <_write_r+0x20>)
 800d94c:	4604      	mov	r4, r0
 800d94e:	4608      	mov	r0, r1
 800d950:	4611      	mov	r1, r2
 800d952:	2200      	movs	r2, #0
 800d954:	602a      	str	r2, [r5, #0]
 800d956:	461a      	mov	r2, r3
 800d958:	f7f5 f9ac 	bl	8002cb4 <_write>
 800d95c:	1c43      	adds	r3, r0, #1
 800d95e:	d102      	bne.n	800d966 <_write_r+0x1e>
 800d960:	682b      	ldr	r3, [r5, #0]
 800d962:	b103      	cbz	r3, 800d966 <_write_r+0x1e>
 800d964:	6023      	str	r3, [r4, #0]
 800d966:	bd38      	pop	{r3, r4, r5, pc}
 800d968:	200054d4 	.word	0x200054d4

0800d96c <__swsetup_r>:
 800d96c:	4b32      	ldr	r3, [pc, #200]	; (800da38 <__swsetup_r+0xcc>)
 800d96e:	b570      	push	{r4, r5, r6, lr}
 800d970:	681d      	ldr	r5, [r3, #0]
 800d972:	4606      	mov	r6, r0
 800d974:	460c      	mov	r4, r1
 800d976:	b125      	cbz	r5, 800d982 <__swsetup_r+0x16>
 800d978:	69ab      	ldr	r3, [r5, #24]
 800d97a:	b913      	cbnz	r3, 800d982 <__swsetup_r+0x16>
 800d97c:	4628      	mov	r0, r5
 800d97e:	f7ff f86b 	bl	800ca58 <__sinit>
 800d982:	4b2e      	ldr	r3, [pc, #184]	; (800da3c <__swsetup_r+0xd0>)
 800d984:	429c      	cmp	r4, r3
 800d986:	d10f      	bne.n	800d9a8 <__swsetup_r+0x3c>
 800d988:	686c      	ldr	r4, [r5, #4]
 800d98a:	89a3      	ldrh	r3, [r4, #12]
 800d98c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d990:	0719      	lsls	r1, r3, #28
 800d992:	d42c      	bmi.n	800d9ee <__swsetup_r+0x82>
 800d994:	06dd      	lsls	r5, r3, #27
 800d996:	d411      	bmi.n	800d9bc <__swsetup_r+0x50>
 800d998:	2309      	movs	r3, #9
 800d99a:	6033      	str	r3, [r6, #0]
 800d99c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800d9a0:	81a3      	strh	r3, [r4, #12]
 800d9a2:	f04f 30ff 	mov.w	r0, #4294967295
 800d9a6:	e03e      	b.n	800da26 <__swsetup_r+0xba>
 800d9a8:	4b25      	ldr	r3, [pc, #148]	; (800da40 <__swsetup_r+0xd4>)
 800d9aa:	429c      	cmp	r4, r3
 800d9ac:	d101      	bne.n	800d9b2 <__swsetup_r+0x46>
 800d9ae:	68ac      	ldr	r4, [r5, #8]
 800d9b0:	e7eb      	b.n	800d98a <__swsetup_r+0x1e>
 800d9b2:	4b24      	ldr	r3, [pc, #144]	; (800da44 <__swsetup_r+0xd8>)
 800d9b4:	429c      	cmp	r4, r3
 800d9b6:	bf08      	it	eq
 800d9b8:	68ec      	ldreq	r4, [r5, #12]
 800d9ba:	e7e6      	b.n	800d98a <__swsetup_r+0x1e>
 800d9bc:	0758      	lsls	r0, r3, #29
 800d9be:	d512      	bpl.n	800d9e6 <__swsetup_r+0x7a>
 800d9c0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d9c2:	b141      	cbz	r1, 800d9d6 <__swsetup_r+0x6a>
 800d9c4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d9c8:	4299      	cmp	r1, r3
 800d9ca:	d002      	beq.n	800d9d2 <__swsetup_r+0x66>
 800d9cc:	4630      	mov	r0, r6
 800d9ce:	f001 fbb1 	bl	800f134 <_free_r>
 800d9d2:	2300      	movs	r3, #0
 800d9d4:	6363      	str	r3, [r4, #52]	; 0x34
 800d9d6:	89a3      	ldrh	r3, [r4, #12]
 800d9d8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d9dc:	81a3      	strh	r3, [r4, #12]
 800d9de:	2300      	movs	r3, #0
 800d9e0:	6063      	str	r3, [r4, #4]
 800d9e2:	6923      	ldr	r3, [r4, #16]
 800d9e4:	6023      	str	r3, [r4, #0]
 800d9e6:	89a3      	ldrh	r3, [r4, #12]
 800d9e8:	f043 0308 	orr.w	r3, r3, #8
 800d9ec:	81a3      	strh	r3, [r4, #12]
 800d9ee:	6923      	ldr	r3, [r4, #16]
 800d9f0:	b94b      	cbnz	r3, 800da06 <__swsetup_r+0x9a>
 800d9f2:	89a3      	ldrh	r3, [r4, #12]
 800d9f4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d9f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d9fc:	d003      	beq.n	800da06 <__swsetup_r+0x9a>
 800d9fe:	4621      	mov	r1, r4
 800da00:	4630      	mov	r0, r6
 800da02:	f000 ffa9 	bl	800e958 <__smakebuf_r>
 800da06:	89a0      	ldrh	r0, [r4, #12]
 800da08:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800da0c:	f010 0301 	ands.w	r3, r0, #1
 800da10:	d00a      	beq.n	800da28 <__swsetup_r+0xbc>
 800da12:	2300      	movs	r3, #0
 800da14:	60a3      	str	r3, [r4, #8]
 800da16:	6963      	ldr	r3, [r4, #20]
 800da18:	425b      	negs	r3, r3
 800da1a:	61a3      	str	r3, [r4, #24]
 800da1c:	6923      	ldr	r3, [r4, #16]
 800da1e:	b943      	cbnz	r3, 800da32 <__swsetup_r+0xc6>
 800da20:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800da24:	d1ba      	bne.n	800d99c <__swsetup_r+0x30>
 800da26:	bd70      	pop	{r4, r5, r6, pc}
 800da28:	0781      	lsls	r1, r0, #30
 800da2a:	bf58      	it	pl
 800da2c:	6963      	ldrpl	r3, [r4, #20]
 800da2e:	60a3      	str	r3, [r4, #8]
 800da30:	e7f4      	b.n	800da1c <__swsetup_r+0xb0>
 800da32:	2000      	movs	r0, #0
 800da34:	e7f7      	b.n	800da26 <__swsetup_r+0xba>
 800da36:	bf00      	nop
 800da38:	20000054 	.word	0x20000054
 800da3c:	080111ac 	.word	0x080111ac
 800da40:	080111cc 	.word	0x080111cc
 800da44:	0801118c 	.word	0x0801118c

0800da48 <_close_r>:
 800da48:	b538      	push	{r3, r4, r5, lr}
 800da4a:	4d06      	ldr	r5, [pc, #24]	; (800da64 <_close_r+0x1c>)
 800da4c:	2300      	movs	r3, #0
 800da4e:	4604      	mov	r4, r0
 800da50:	4608      	mov	r0, r1
 800da52:	602b      	str	r3, [r5, #0]
 800da54:	f7f5 fbcd 	bl	80031f2 <_close>
 800da58:	1c43      	adds	r3, r0, #1
 800da5a:	d102      	bne.n	800da62 <_close_r+0x1a>
 800da5c:	682b      	ldr	r3, [r5, #0]
 800da5e:	b103      	cbz	r3, 800da62 <_close_r+0x1a>
 800da60:	6023      	str	r3, [r4, #0]
 800da62:	bd38      	pop	{r3, r4, r5, pc}
 800da64:	200054d4 	.word	0x200054d4

0800da68 <quorem>:
 800da68:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da6c:	6903      	ldr	r3, [r0, #16]
 800da6e:	690c      	ldr	r4, [r1, #16]
 800da70:	42a3      	cmp	r3, r4
 800da72:	4607      	mov	r7, r0
 800da74:	f2c0 8081 	blt.w	800db7a <quorem+0x112>
 800da78:	3c01      	subs	r4, #1
 800da7a:	f101 0814 	add.w	r8, r1, #20
 800da7e:	f100 0514 	add.w	r5, r0, #20
 800da82:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800da86:	9301      	str	r3, [sp, #4]
 800da88:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800da8c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800da90:	3301      	adds	r3, #1
 800da92:	429a      	cmp	r2, r3
 800da94:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800da98:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800da9c:	fbb2 f6f3 	udiv	r6, r2, r3
 800daa0:	d331      	bcc.n	800db06 <quorem+0x9e>
 800daa2:	f04f 0e00 	mov.w	lr, #0
 800daa6:	4640      	mov	r0, r8
 800daa8:	46ac      	mov	ip, r5
 800daaa:	46f2      	mov	sl, lr
 800daac:	f850 2b04 	ldr.w	r2, [r0], #4
 800dab0:	b293      	uxth	r3, r2
 800dab2:	fb06 e303 	mla	r3, r6, r3, lr
 800dab6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800daba:	b29b      	uxth	r3, r3
 800dabc:	ebaa 0303 	sub.w	r3, sl, r3
 800dac0:	f8dc a000 	ldr.w	sl, [ip]
 800dac4:	0c12      	lsrs	r2, r2, #16
 800dac6:	fa13 f38a 	uxtah	r3, r3, sl
 800daca:	fb06 e202 	mla	r2, r6, r2, lr
 800dace:	9300      	str	r3, [sp, #0]
 800dad0:	9b00      	ldr	r3, [sp, #0]
 800dad2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800dad6:	b292      	uxth	r2, r2
 800dad8:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800dadc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800dae0:	f8bd 3000 	ldrh.w	r3, [sp]
 800dae4:	4581      	cmp	r9, r0
 800dae6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800daea:	f84c 3b04 	str.w	r3, [ip], #4
 800daee:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800daf2:	d2db      	bcs.n	800daac <quorem+0x44>
 800daf4:	f855 300b 	ldr.w	r3, [r5, fp]
 800daf8:	b92b      	cbnz	r3, 800db06 <quorem+0x9e>
 800dafa:	9b01      	ldr	r3, [sp, #4]
 800dafc:	3b04      	subs	r3, #4
 800dafe:	429d      	cmp	r5, r3
 800db00:	461a      	mov	r2, r3
 800db02:	d32e      	bcc.n	800db62 <quorem+0xfa>
 800db04:	613c      	str	r4, [r7, #16]
 800db06:	4638      	mov	r0, r7
 800db08:	f001 f9fc 	bl	800ef04 <__mcmp>
 800db0c:	2800      	cmp	r0, #0
 800db0e:	db24      	blt.n	800db5a <quorem+0xf2>
 800db10:	3601      	adds	r6, #1
 800db12:	4628      	mov	r0, r5
 800db14:	f04f 0c00 	mov.w	ip, #0
 800db18:	f858 2b04 	ldr.w	r2, [r8], #4
 800db1c:	f8d0 e000 	ldr.w	lr, [r0]
 800db20:	b293      	uxth	r3, r2
 800db22:	ebac 0303 	sub.w	r3, ip, r3
 800db26:	0c12      	lsrs	r2, r2, #16
 800db28:	fa13 f38e 	uxtah	r3, r3, lr
 800db2c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800db30:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800db34:	b29b      	uxth	r3, r3
 800db36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800db3a:	45c1      	cmp	r9, r8
 800db3c:	f840 3b04 	str.w	r3, [r0], #4
 800db40:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800db44:	d2e8      	bcs.n	800db18 <quorem+0xb0>
 800db46:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800db4a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800db4e:	b922      	cbnz	r2, 800db5a <quorem+0xf2>
 800db50:	3b04      	subs	r3, #4
 800db52:	429d      	cmp	r5, r3
 800db54:	461a      	mov	r2, r3
 800db56:	d30a      	bcc.n	800db6e <quorem+0x106>
 800db58:	613c      	str	r4, [r7, #16]
 800db5a:	4630      	mov	r0, r6
 800db5c:	b003      	add	sp, #12
 800db5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db62:	6812      	ldr	r2, [r2, #0]
 800db64:	3b04      	subs	r3, #4
 800db66:	2a00      	cmp	r2, #0
 800db68:	d1cc      	bne.n	800db04 <quorem+0x9c>
 800db6a:	3c01      	subs	r4, #1
 800db6c:	e7c7      	b.n	800dafe <quorem+0x96>
 800db6e:	6812      	ldr	r2, [r2, #0]
 800db70:	3b04      	subs	r3, #4
 800db72:	2a00      	cmp	r2, #0
 800db74:	d1f0      	bne.n	800db58 <quorem+0xf0>
 800db76:	3c01      	subs	r4, #1
 800db78:	e7eb      	b.n	800db52 <quorem+0xea>
 800db7a:	2000      	movs	r0, #0
 800db7c:	e7ee      	b.n	800db5c <quorem+0xf4>
	...

0800db80 <_dtoa_r>:
 800db80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db84:	ed2d 8b04 	vpush	{d8-d9}
 800db88:	ec57 6b10 	vmov	r6, r7, d0
 800db8c:	b093      	sub	sp, #76	; 0x4c
 800db8e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800db90:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800db94:	9106      	str	r1, [sp, #24]
 800db96:	ee10 aa10 	vmov	sl, s0
 800db9a:	4604      	mov	r4, r0
 800db9c:	9209      	str	r2, [sp, #36]	; 0x24
 800db9e:	930c      	str	r3, [sp, #48]	; 0x30
 800dba0:	46bb      	mov	fp, r7
 800dba2:	b975      	cbnz	r5, 800dbc2 <_dtoa_r+0x42>
 800dba4:	2010      	movs	r0, #16
 800dba6:	f000 ff17 	bl	800e9d8 <malloc>
 800dbaa:	4602      	mov	r2, r0
 800dbac:	6260      	str	r0, [r4, #36]	; 0x24
 800dbae:	b920      	cbnz	r0, 800dbba <_dtoa_r+0x3a>
 800dbb0:	4ba7      	ldr	r3, [pc, #668]	; (800de50 <_dtoa_r+0x2d0>)
 800dbb2:	21ea      	movs	r1, #234	; 0xea
 800dbb4:	48a7      	ldr	r0, [pc, #668]	; (800de54 <_dtoa_r+0x2d4>)
 800dbb6:	f001 fc75 	bl	800f4a4 <__assert_func>
 800dbba:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800dbbe:	6005      	str	r5, [r0, #0]
 800dbc0:	60c5      	str	r5, [r0, #12]
 800dbc2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800dbc4:	6819      	ldr	r1, [r3, #0]
 800dbc6:	b151      	cbz	r1, 800dbde <_dtoa_r+0x5e>
 800dbc8:	685a      	ldr	r2, [r3, #4]
 800dbca:	604a      	str	r2, [r1, #4]
 800dbcc:	2301      	movs	r3, #1
 800dbce:	4093      	lsls	r3, r2
 800dbd0:	608b      	str	r3, [r1, #8]
 800dbd2:	4620      	mov	r0, r4
 800dbd4:	f000 ff54 	bl	800ea80 <_Bfree>
 800dbd8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800dbda:	2200      	movs	r2, #0
 800dbdc:	601a      	str	r2, [r3, #0]
 800dbde:	1e3b      	subs	r3, r7, #0
 800dbe0:	bfaa      	itet	ge
 800dbe2:	2300      	movge	r3, #0
 800dbe4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800dbe8:	f8c8 3000 	strge.w	r3, [r8]
 800dbec:	4b9a      	ldr	r3, [pc, #616]	; (800de58 <_dtoa_r+0x2d8>)
 800dbee:	bfbc      	itt	lt
 800dbf0:	2201      	movlt	r2, #1
 800dbf2:	f8c8 2000 	strlt.w	r2, [r8]
 800dbf6:	ea33 030b 	bics.w	r3, r3, fp
 800dbfa:	d11b      	bne.n	800dc34 <_dtoa_r+0xb4>
 800dbfc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800dbfe:	f242 730f 	movw	r3, #9999	; 0x270f
 800dc02:	6013      	str	r3, [r2, #0]
 800dc04:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800dc08:	4333      	orrs	r3, r6
 800dc0a:	f000 8592 	beq.w	800e732 <_dtoa_r+0xbb2>
 800dc0e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800dc10:	b963      	cbnz	r3, 800dc2c <_dtoa_r+0xac>
 800dc12:	4b92      	ldr	r3, [pc, #584]	; (800de5c <_dtoa_r+0x2dc>)
 800dc14:	e022      	b.n	800dc5c <_dtoa_r+0xdc>
 800dc16:	4b92      	ldr	r3, [pc, #584]	; (800de60 <_dtoa_r+0x2e0>)
 800dc18:	9301      	str	r3, [sp, #4]
 800dc1a:	3308      	adds	r3, #8
 800dc1c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800dc1e:	6013      	str	r3, [r2, #0]
 800dc20:	9801      	ldr	r0, [sp, #4]
 800dc22:	b013      	add	sp, #76	; 0x4c
 800dc24:	ecbd 8b04 	vpop	{d8-d9}
 800dc28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc2c:	4b8b      	ldr	r3, [pc, #556]	; (800de5c <_dtoa_r+0x2dc>)
 800dc2e:	9301      	str	r3, [sp, #4]
 800dc30:	3303      	adds	r3, #3
 800dc32:	e7f3      	b.n	800dc1c <_dtoa_r+0x9c>
 800dc34:	2200      	movs	r2, #0
 800dc36:	2300      	movs	r3, #0
 800dc38:	4650      	mov	r0, sl
 800dc3a:	4659      	mov	r1, fp
 800dc3c:	f7f2 ff44 	bl	8000ac8 <__aeabi_dcmpeq>
 800dc40:	ec4b ab19 	vmov	d9, sl, fp
 800dc44:	4680      	mov	r8, r0
 800dc46:	b158      	cbz	r0, 800dc60 <_dtoa_r+0xe0>
 800dc48:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800dc4a:	2301      	movs	r3, #1
 800dc4c:	6013      	str	r3, [r2, #0]
 800dc4e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800dc50:	2b00      	cmp	r3, #0
 800dc52:	f000 856b 	beq.w	800e72c <_dtoa_r+0xbac>
 800dc56:	4883      	ldr	r0, [pc, #524]	; (800de64 <_dtoa_r+0x2e4>)
 800dc58:	6018      	str	r0, [r3, #0]
 800dc5a:	1e43      	subs	r3, r0, #1
 800dc5c:	9301      	str	r3, [sp, #4]
 800dc5e:	e7df      	b.n	800dc20 <_dtoa_r+0xa0>
 800dc60:	ec4b ab10 	vmov	d0, sl, fp
 800dc64:	aa10      	add	r2, sp, #64	; 0x40
 800dc66:	a911      	add	r1, sp, #68	; 0x44
 800dc68:	4620      	mov	r0, r4
 800dc6a:	f001 f9f1 	bl	800f050 <__d2b>
 800dc6e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800dc72:	ee08 0a10 	vmov	s16, r0
 800dc76:	2d00      	cmp	r5, #0
 800dc78:	f000 8084 	beq.w	800dd84 <_dtoa_r+0x204>
 800dc7c:	ee19 3a90 	vmov	r3, s19
 800dc80:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800dc84:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800dc88:	4656      	mov	r6, sl
 800dc8a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800dc8e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800dc92:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800dc96:	4b74      	ldr	r3, [pc, #464]	; (800de68 <_dtoa_r+0x2e8>)
 800dc98:	2200      	movs	r2, #0
 800dc9a:	4630      	mov	r0, r6
 800dc9c:	4639      	mov	r1, r7
 800dc9e:	f7f2 faf3 	bl	8000288 <__aeabi_dsub>
 800dca2:	a365      	add	r3, pc, #404	; (adr r3, 800de38 <_dtoa_r+0x2b8>)
 800dca4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dca8:	f7f2 fca6 	bl	80005f8 <__aeabi_dmul>
 800dcac:	a364      	add	r3, pc, #400	; (adr r3, 800de40 <_dtoa_r+0x2c0>)
 800dcae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dcb2:	f7f2 faeb 	bl	800028c <__adddf3>
 800dcb6:	4606      	mov	r6, r0
 800dcb8:	4628      	mov	r0, r5
 800dcba:	460f      	mov	r7, r1
 800dcbc:	f7f2 fc32 	bl	8000524 <__aeabi_i2d>
 800dcc0:	a361      	add	r3, pc, #388	; (adr r3, 800de48 <_dtoa_r+0x2c8>)
 800dcc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dcc6:	f7f2 fc97 	bl	80005f8 <__aeabi_dmul>
 800dcca:	4602      	mov	r2, r0
 800dccc:	460b      	mov	r3, r1
 800dcce:	4630      	mov	r0, r6
 800dcd0:	4639      	mov	r1, r7
 800dcd2:	f7f2 fadb 	bl	800028c <__adddf3>
 800dcd6:	4606      	mov	r6, r0
 800dcd8:	460f      	mov	r7, r1
 800dcda:	f7f2 ff3d 	bl	8000b58 <__aeabi_d2iz>
 800dcde:	2200      	movs	r2, #0
 800dce0:	9000      	str	r0, [sp, #0]
 800dce2:	2300      	movs	r3, #0
 800dce4:	4630      	mov	r0, r6
 800dce6:	4639      	mov	r1, r7
 800dce8:	f7f2 fef8 	bl	8000adc <__aeabi_dcmplt>
 800dcec:	b150      	cbz	r0, 800dd04 <_dtoa_r+0x184>
 800dcee:	9800      	ldr	r0, [sp, #0]
 800dcf0:	f7f2 fc18 	bl	8000524 <__aeabi_i2d>
 800dcf4:	4632      	mov	r2, r6
 800dcf6:	463b      	mov	r3, r7
 800dcf8:	f7f2 fee6 	bl	8000ac8 <__aeabi_dcmpeq>
 800dcfc:	b910      	cbnz	r0, 800dd04 <_dtoa_r+0x184>
 800dcfe:	9b00      	ldr	r3, [sp, #0]
 800dd00:	3b01      	subs	r3, #1
 800dd02:	9300      	str	r3, [sp, #0]
 800dd04:	9b00      	ldr	r3, [sp, #0]
 800dd06:	2b16      	cmp	r3, #22
 800dd08:	d85a      	bhi.n	800ddc0 <_dtoa_r+0x240>
 800dd0a:	9a00      	ldr	r2, [sp, #0]
 800dd0c:	4b57      	ldr	r3, [pc, #348]	; (800de6c <_dtoa_r+0x2ec>)
 800dd0e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800dd12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd16:	ec51 0b19 	vmov	r0, r1, d9
 800dd1a:	f7f2 fedf 	bl	8000adc <__aeabi_dcmplt>
 800dd1e:	2800      	cmp	r0, #0
 800dd20:	d050      	beq.n	800ddc4 <_dtoa_r+0x244>
 800dd22:	9b00      	ldr	r3, [sp, #0]
 800dd24:	3b01      	subs	r3, #1
 800dd26:	9300      	str	r3, [sp, #0]
 800dd28:	2300      	movs	r3, #0
 800dd2a:	930b      	str	r3, [sp, #44]	; 0x2c
 800dd2c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800dd2e:	1b5d      	subs	r5, r3, r5
 800dd30:	1e6b      	subs	r3, r5, #1
 800dd32:	9305      	str	r3, [sp, #20]
 800dd34:	bf45      	ittet	mi
 800dd36:	f1c5 0301 	rsbmi	r3, r5, #1
 800dd3a:	9304      	strmi	r3, [sp, #16]
 800dd3c:	2300      	movpl	r3, #0
 800dd3e:	2300      	movmi	r3, #0
 800dd40:	bf4c      	ite	mi
 800dd42:	9305      	strmi	r3, [sp, #20]
 800dd44:	9304      	strpl	r3, [sp, #16]
 800dd46:	9b00      	ldr	r3, [sp, #0]
 800dd48:	2b00      	cmp	r3, #0
 800dd4a:	db3d      	blt.n	800ddc8 <_dtoa_r+0x248>
 800dd4c:	9b05      	ldr	r3, [sp, #20]
 800dd4e:	9a00      	ldr	r2, [sp, #0]
 800dd50:	920a      	str	r2, [sp, #40]	; 0x28
 800dd52:	4413      	add	r3, r2
 800dd54:	9305      	str	r3, [sp, #20]
 800dd56:	2300      	movs	r3, #0
 800dd58:	9307      	str	r3, [sp, #28]
 800dd5a:	9b06      	ldr	r3, [sp, #24]
 800dd5c:	2b09      	cmp	r3, #9
 800dd5e:	f200 8089 	bhi.w	800de74 <_dtoa_r+0x2f4>
 800dd62:	2b05      	cmp	r3, #5
 800dd64:	bfc4      	itt	gt
 800dd66:	3b04      	subgt	r3, #4
 800dd68:	9306      	strgt	r3, [sp, #24]
 800dd6a:	9b06      	ldr	r3, [sp, #24]
 800dd6c:	f1a3 0302 	sub.w	r3, r3, #2
 800dd70:	bfcc      	ite	gt
 800dd72:	2500      	movgt	r5, #0
 800dd74:	2501      	movle	r5, #1
 800dd76:	2b03      	cmp	r3, #3
 800dd78:	f200 8087 	bhi.w	800de8a <_dtoa_r+0x30a>
 800dd7c:	e8df f003 	tbb	[pc, r3]
 800dd80:	59383a2d 	.word	0x59383a2d
 800dd84:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800dd88:	441d      	add	r5, r3
 800dd8a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800dd8e:	2b20      	cmp	r3, #32
 800dd90:	bfc1      	itttt	gt
 800dd92:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800dd96:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800dd9a:	fa0b f303 	lslgt.w	r3, fp, r3
 800dd9e:	fa26 f000 	lsrgt.w	r0, r6, r0
 800dda2:	bfda      	itte	le
 800dda4:	f1c3 0320 	rsble	r3, r3, #32
 800dda8:	fa06 f003 	lslle.w	r0, r6, r3
 800ddac:	4318      	orrgt	r0, r3
 800ddae:	f7f2 fba9 	bl	8000504 <__aeabi_ui2d>
 800ddb2:	2301      	movs	r3, #1
 800ddb4:	4606      	mov	r6, r0
 800ddb6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800ddba:	3d01      	subs	r5, #1
 800ddbc:	930e      	str	r3, [sp, #56]	; 0x38
 800ddbe:	e76a      	b.n	800dc96 <_dtoa_r+0x116>
 800ddc0:	2301      	movs	r3, #1
 800ddc2:	e7b2      	b.n	800dd2a <_dtoa_r+0x1aa>
 800ddc4:	900b      	str	r0, [sp, #44]	; 0x2c
 800ddc6:	e7b1      	b.n	800dd2c <_dtoa_r+0x1ac>
 800ddc8:	9b04      	ldr	r3, [sp, #16]
 800ddca:	9a00      	ldr	r2, [sp, #0]
 800ddcc:	1a9b      	subs	r3, r3, r2
 800ddce:	9304      	str	r3, [sp, #16]
 800ddd0:	4253      	negs	r3, r2
 800ddd2:	9307      	str	r3, [sp, #28]
 800ddd4:	2300      	movs	r3, #0
 800ddd6:	930a      	str	r3, [sp, #40]	; 0x28
 800ddd8:	e7bf      	b.n	800dd5a <_dtoa_r+0x1da>
 800ddda:	2300      	movs	r3, #0
 800dddc:	9308      	str	r3, [sp, #32]
 800ddde:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dde0:	2b00      	cmp	r3, #0
 800dde2:	dc55      	bgt.n	800de90 <_dtoa_r+0x310>
 800dde4:	2301      	movs	r3, #1
 800dde6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800ddea:	461a      	mov	r2, r3
 800ddec:	9209      	str	r2, [sp, #36]	; 0x24
 800ddee:	e00c      	b.n	800de0a <_dtoa_r+0x28a>
 800ddf0:	2301      	movs	r3, #1
 800ddf2:	e7f3      	b.n	800dddc <_dtoa_r+0x25c>
 800ddf4:	2300      	movs	r3, #0
 800ddf6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ddf8:	9308      	str	r3, [sp, #32]
 800ddfa:	9b00      	ldr	r3, [sp, #0]
 800ddfc:	4413      	add	r3, r2
 800ddfe:	9302      	str	r3, [sp, #8]
 800de00:	3301      	adds	r3, #1
 800de02:	2b01      	cmp	r3, #1
 800de04:	9303      	str	r3, [sp, #12]
 800de06:	bfb8      	it	lt
 800de08:	2301      	movlt	r3, #1
 800de0a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800de0c:	2200      	movs	r2, #0
 800de0e:	6042      	str	r2, [r0, #4]
 800de10:	2204      	movs	r2, #4
 800de12:	f102 0614 	add.w	r6, r2, #20
 800de16:	429e      	cmp	r6, r3
 800de18:	6841      	ldr	r1, [r0, #4]
 800de1a:	d93d      	bls.n	800de98 <_dtoa_r+0x318>
 800de1c:	4620      	mov	r0, r4
 800de1e:	f000 fdef 	bl	800ea00 <_Balloc>
 800de22:	9001      	str	r0, [sp, #4]
 800de24:	2800      	cmp	r0, #0
 800de26:	d13b      	bne.n	800dea0 <_dtoa_r+0x320>
 800de28:	4b11      	ldr	r3, [pc, #68]	; (800de70 <_dtoa_r+0x2f0>)
 800de2a:	4602      	mov	r2, r0
 800de2c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800de30:	e6c0      	b.n	800dbb4 <_dtoa_r+0x34>
 800de32:	2301      	movs	r3, #1
 800de34:	e7df      	b.n	800ddf6 <_dtoa_r+0x276>
 800de36:	bf00      	nop
 800de38:	636f4361 	.word	0x636f4361
 800de3c:	3fd287a7 	.word	0x3fd287a7
 800de40:	8b60c8b3 	.word	0x8b60c8b3
 800de44:	3fc68a28 	.word	0x3fc68a28
 800de48:	509f79fb 	.word	0x509f79fb
 800de4c:	3fd34413 	.word	0x3fd34413
 800de50:	08011231 	.word	0x08011231
 800de54:	08011248 	.word	0x08011248
 800de58:	7ff00000 	.word	0x7ff00000
 800de5c:	0801122d 	.word	0x0801122d
 800de60:	08011224 	.word	0x08011224
 800de64:	08011201 	.word	0x08011201
 800de68:	3ff80000 	.word	0x3ff80000
 800de6c:	08011338 	.word	0x08011338
 800de70:	080112a3 	.word	0x080112a3
 800de74:	2501      	movs	r5, #1
 800de76:	2300      	movs	r3, #0
 800de78:	9306      	str	r3, [sp, #24]
 800de7a:	9508      	str	r5, [sp, #32]
 800de7c:	f04f 33ff 	mov.w	r3, #4294967295
 800de80:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800de84:	2200      	movs	r2, #0
 800de86:	2312      	movs	r3, #18
 800de88:	e7b0      	b.n	800ddec <_dtoa_r+0x26c>
 800de8a:	2301      	movs	r3, #1
 800de8c:	9308      	str	r3, [sp, #32]
 800de8e:	e7f5      	b.n	800de7c <_dtoa_r+0x2fc>
 800de90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800de92:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800de96:	e7b8      	b.n	800de0a <_dtoa_r+0x28a>
 800de98:	3101      	adds	r1, #1
 800de9a:	6041      	str	r1, [r0, #4]
 800de9c:	0052      	lsls	r2, r2, #1
 800de9e:	e7b8      	b.n	800de12 <_dtoa_r+0x292>
 800dea0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800dea2:	9a01      	ldr	r2, [sp, #4]
 800dea4:	601a      	str	r2, [r3, #0]
 800dea6:	9b03      	ldr	r3, [sp, #12]
 800dea8:	2b0e      	cmp	r3, #14
 800deaa:	f200 809d 	bhi.w	800dfe8 <_dtoa_r+0x468>
 800deae:	2d00      	cmp	r5, #0
 800deb0:	f000 809a 	beq.w	800dfe8 <_dtoa_r+0x468>
 800deb4:	9b00      	ldr	r3, [sp, #0]
 800deb6:	2b00      	cmp	r3, #0
 800deb8:	dd32      	ble.n	800df20 <_dtoa_r+0x3a0>
 800deba:	4ab7      	ldr	r2, [pc, #732]	; (800e198 <_dtoa_r+0x618>)
 800debc:	f003 030f 	and.w	r3, r3, #15
 800dec0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800dec4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800dec8:	9b00      	ldr	r3, [sp, #0]
 800deca:	05d8      	lsls	r0, r3, #23
 800decc:	ea4f 1723 	mov.w	r7, r3, asr #4
 800ded0:	d516      	bpl.n	800df00 <_dtoa_r+0x380>
 800ded2:	4bb2      	ldr	r3, [pc, #712]	; (800e19c <_dtoa_r+0x61c>)
 800ded4:	ec51 0b19 	vmov	r0, r1, d9
 800ded8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800dedc:	f7f2 fcb6 	bl	800084c <__aeabi_ddiv>
 800dee0:	f007 070f 	and.w	r7, r7, #15
 800dee4:	4682      	mov	sl, r0
 800dee6:	468b      	mov	fp, r1
 800dee8:	2503      	movs	r5, #3
 800deea:	4eac      	ldr	r6, [pc, #688]	; (800e19c <_dtoa_r+0x61c>)
 800deec:	b957      	cbnz	r7, 800df04 <_dtoa_r+0x384>
 800deee:	4642      	mov	r2, r8
 800def0:	464b      	mov	r3, r9
 800def2:	4650      	mov	r0, sl
 800def4:	4659      	mov	r1, fp
 800def6:	f7f2 fca9 	bl	800084c <__aeabi_ddiv>
 800defa:	4682      	mov	sl, r0
 800defc:	468b      	mov	fp, r1
 800defe:	e028      	b.n	800df52 <_dtoa_r+0x3d2>
 800df00:	2502      	movs	r5, #2
 800df02:	e7f2      	b.n	800deea <_dtoa_r+0x36a>
 800df04:	07f9      	lsls	r1, r7, #31
 800df06:	d508      	bpl.n	800df1a <_dtoa_r+0x39a>
 800df08:	4640      	mov	r0, r8
 800df0a:	4649      	mov	r1, r9
 800df0c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800df10:	f7f2 fb72 	bl	80005f8 <__aeabi_dmul>
 800df14:	3501      	adds	r5, #1
 800df16:	4680      	mov	r8, r0
 800df18:	4689      	mov	r9, r1
 800df1a:	107f      	asrs	r7, r7, #1
 800df1c:	3608      	adds	r6, #8
 800df1e:	e7e5      	b.n	800deec <_dtoa_r+0x36c>
 800df20:	f000 809b 	beq.w	800e05a <_dtoa_r+0x4da>
 800df24:	9b00      	ldr	r3, [sp, #0]
 800df26:	4f9d      	ldr	r7, [pc, #628]	; (800e19c <_dtoa_r+0x61c>)
 800df28:	425e      	negs	r6, r3
 800df2a:	4b9b      	ldr	r3, [pc, #620]	; (800e198 <_dtoa_r+0x618>)
 800df2c:	f006 020f 	and.w	r2, r6, #15
 800df30:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800df34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df38:	ec51 0b19 	vmov	r0, r1, d9
 800df3c:	f7f2 fb5c 	bl	80005f8 <__aeabi_dmul>
 800df40:	1136      	asrs	r6, r6, #4
 800df42:	4682      	mov	sl, r0
 800df44:	468b      	mov	fp, r1
 800df46:	2300      	movs	r3, #0
 800df48:	2502      	movs	r5, #2
 800df4a:	2e00      	cmp	r6, #0
 800df4c:	d17a      	bne.n	800e044 <_dtoa_r+0x4c4>
 800df4e:	2b00      	cmp	r3, #0
 800df50:	d1d3      	bne.n	800defa <_dtoa_r+0x37a>
 800df52:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800df54:	2b00      	cmp	r3, #0
 800df56:	f000 8082 	beq.w	800e05e <_dtoa_r+0x4de>
 800df5a:	4b91      	ldr	r3, [pc, #580]	; (800e1a0 <_dtoa_r+0x620>)
 800df5c:	2200      	movs	r2, #0
 800df5e:	4650      	mov	r0, sl
 800df60:	4659      	mov	r1, fp
 800df62:	f7f2 fdbb 	bl	8000adc <__aeabi_dcmplt>
 800df66:	2800      	cmp	r0, #0
 800df68:	d079      	beq.n	800e05e <_dtoa_r+0x4de>
 800df6a:	9b03      	ldr	r3, [sp, #12]
 800df6c:	2b00      	cmp	r3, #0
 800df6e:	d076      	beq.n	800e05e <_dtoa_r+0x4de>
 800df70:	9b02      	ldr	r3, [sp, #8]
 800df72:	2b00      	cmp	r3, #0
 800df74:	dd36      	ble.n	800dfe4 <_dtoa_r+0x464>
 800df76:	9b00      	ldr	r3, [sp, #0]
 800df78:	4650      	mov	r0, sl
 800df7a:	4659      	mov	r1, fp
 800df7c:	1e5f      	subs	r7, r3, #1
 800df7e:	2200      	movs	r2, #0
 800df80:	4b88      	ldr	r3, [pc, #544]	; (800e1a4 <_dtoa_r+0x624>)
 800df82:	f7f2 fb39 	bl	80005f8 <__aeabi_dmul>
 800df86:	9e02      	ldr	r6, [sp, #8]
 800df88:	4682      	mov	sl, r0
 800df8a:	468b      	mov	fp, r1
 800df8c:	3501      	adds	r5, #1
 800df8e:	4628      	mov	r0, r5
 800df90:	f7f2 fac8 	bl	8000524 <__aeabi_i2d>
 800df94:	4652      	mov	r2, sl
 800df96:	465b      	mov	r3, fp
 800df98:	f7f2 fb2e 	bl	80005f8 <__aeabi_dmul>
 800df9c:	4b82      	ldr	r3, [pc, #520]	; (800e1a8 <_dtoa_r+0x628>)
 800df9e:	2200      	movs	r2, #0
 800dfa0:	f7f2 f974 	bl	800028c <__adddf3>
 800dfa4:	46d0      	mov	r8, sl
 800dfa6:	46d9      	mov	r9, fp
 800dfa8:	4682      	mov	sl, r0
 800dfaa:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800dfae:	2e00      	cmp	r6, #0
 800dfb0:	d158      	bne.n	800e064 <_dtoa_r+0x4e4>
 800dfb2:	4b7e      	ldr	r3, [pc, #504]	; (800e1ac <_dtoa_r+0x62c>)
 800dfb4:	2200      	movs	r2, #0
 800dfb6:	4640      	mov	r0, r8
 800dfb8:	4649      	mov	r1, r9
 800dfba:	f7f2 f965 	bl	8000288 <__aeabi_dsub>
 800dfbe:	4652      	mov	r2, sl
 800dfc0:	465b      	mov	r3, fp
 800dfc2:	4680      	mov	r8, r0
 800dfc4:	4689      	mov	r9, r1
 800dfc6:	f7f2 fda7 	bl	8000b18 <__aeabi_dcmpgt>
 800dfca:	2800      	cmp	r0, #0
 800dfcc:	f040 8295 	bne.w	800e4fa <_dtoa_r+0x97a>
 800dfd0:	4652      	mov	r2, sl
 800dfd2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800dfd6:	4640      	mov	r0, r8
 800dfd8:	4649      	mov	r1, r9
 800dfda:	f7f2 fd7f 	bl	8000adc <__aeabi_dcmplt>
 800dfde:	2800      	cmp	r0, #0
 800dfe0:	f040 8289 	bne.w	800e4f6 <_dtoa_r+0x976>
 800dfe4:	ec5b ab19 	vmov	sl, fp, d9
 800dfe8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800dfea:	2b00      	cmp	r3, #0
 800dfec:	f2c0 8148 	blt.w	800e280 <_dtoa_r+0x700>
 800dff0:	9a00      	ldr	r2, [sp, #0]
 800dff2:	2a0e      	cmp	r2, #14
 800dff4:	f300 8144 	bgt.w	800e280 <_dtoa_r+0x700>
 800dff8:	4b67      	ldr	r3, [pc, #412]	; (800e198 <_dtoa_r+0x618>)
 800dffa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800dffe:	e9d3 8900 	ldrd	r8, r9, [r3]
 800e002:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e004:	2b00      	cmp	r3, #0
 800e006:	f280 80d5 	bge.w	800e1b4 <_dtoa_r+0x634>
 800e00a:	9b03      	ldr	r3, [sp, #12]
 800e00c:	2b00      	cmp	r3, #0
 800e00e:	f300 80d1 	bgt.w	800e1b4 <_dtoa_r+0x634>
 800e012:	f040 826f 	bne.w	800e4f4 <_dtoa_r+0x974>
 800e016:	4b65      	ldr	r3, [pc, #404]	; (800e1ac <_dtoa_r+0x62c>)
 800e018:	2200      	movs	r2, #0
 800e01a:	4640      	mov	r0, r8
 800e01c:	4649      	mov	r1, r9
 800e01e:	f7f2 faeb 	bl	80005f8 <__aeabi_dmul>
 800e022:	4652      	mov	r2, sl
 800e024:	465b      	mov	r3, fp
 800e026:	f7f2 fd6d 	bl	8000b04 <__aeabi_dcmpge>
 800e02a:	9e03      	ldr	r6, [sp, #12]
 800e02c:	4637      	mov	r7, r6
 800e02e:	2800      	cmp	r0, #0
 800e030:	f040 8245 	bne.w	800e4be <_dtoa_r+0x93e>
 800e034:	9d01      	ldr	r5, [sp, #4]
 800e036:	2331      	movs	r3, #49	; 0x31
 800e038:	f805 3b01 	strb.w	r3, [r5], #1
 800e03c:	9b00      	ldr	r3, [sp, #0]
 800e03e:	3301      	adds	r3, #1
 800e040:	9300      	str	r3, [sp, #0]
 800e042:	e240      	b.n	800e4c6 <_dtoa_r+0x946>
 800e044:	07f2      	lsls	r2, r6, #31
 800e046:	d505      	bpl.n	800e054 <_dtoa_r+0x4d4>
 800e048:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e04c:	f7f2 fad4 	bl	80005f8 <__aeabi_dmul>
 800e050:	3501      	adds	r5, #1
 800e052:	2301      	movs	r3, #1
 800e054:	1076      	asrs	r6, r6, #1
 800e056:	3708      	adds	r7, #8
 800e058:	e777      	b.n	800df4a <_dtoa_r+0x3ca>
 800e05a:	2502      	movs	r5, #2
 800e05c:	e779      	b.n	800df52 <_dtoa_r+0x3d2>
 800e05e:	9f00      	ldr	r7, [sp, #0]
 800e060:	9e03      	ldr	r6, [sp, #12]
 800e062:	e794      	b.n	800df8e <_dtoa_r+0x40e>
 800e064:	9901      	ldr	r1, [sp, #4]
 800e066:	4b4c      	ldr	r3, [pc, #304]	; (800e198 <_dtoa_r+0x618>)
 800e068:	4431      	add	r1, r6
 800e06a:	910d      	str	r1, [sp, #52]	; 0x34
 800e06c:	9908      	ldr	r1, [sp, #32]
 800e06e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800e072:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800e076:	2900      	cmp	r1, #0
 800e078:	d043      	beq.n	800e102 <_dtoa_r+0x582>
 800e07a:	494d      	ldr	r1, [pc, #308]	; (800e1b0 <_dtoa_r+0x630>)
 800e07c:	2000      	movs	r0, #0
 800e07e:	f7f2 fbe5 	bl	800084c <__aeabi_ddiv>
 800e082:	4652      	mov	r2, sl
 800e084:	465b      	mov	r3, fp
 800e086:	f7f2 f8ff 	bl	8000288 <__aeabi_dsub>
 800e08a:	9d01      	ldr	r5, [sp, #4]
 800e08c:	4682      	mov	sl, r0
 800e08e:	468b      	mov	fp, r1
 800e090:	4649      	mov	r1, r9
 800e092:	4640      	mov	r0, r8
 800e094:	f7f2 fd60 	bl	8000b58 <__aeabi_d2iz>
 800e098:	4606      	mov	r6, r0
 800e09a:	f7f2 fa43 	bl	8000524 <__aeabi_i2d>
 800e09e:	4602      	mov	r2, r0
 800e0a0:	460b      	mov	r3, r1
 800e0a2:	4640      	mov	r0, r8
 800e0a4:	4649      	mov	r1, r9
 800e0a6:	f7f2 f8ef 	bl	8000288 <__aeabi_dsub>
 800e0aa:	3630      	adds	r6, #48	; 0x30
 800e0ac:	f805 6b01 	strb.w	r6, [r5], #1
 800e0b0:	4652      	mov	r2, sl
 800e0b2:	465b      	mov	r3, fp
 800e0b4:	4680      	mov	r8, r0
 800e0b6:	4689      	mov	r9, r1
 800e0b8:	f7f2 fd10 	bl	8000adc <__aeabi_dcmplt>
 800e0bc:	2800      	cmp	r0, #0
 800e0be:	d163      	bne.n	800e188 <_dtoa_r+0x608>
 800e0c0:	4642      	mov	r2, r8
 800e0c2:	464b      	mov	r3, r9
 800e0c4:	4936      	ldr	r1, [pc, #216]	; (800e1a0 <_dtoa_r+0x620>)
 800e0c6:	2000      	movs	r0, #0
 800e0c8:	f7f2 f8de 	bl	8000288 <__aeabi_dsub>
 800e0cc:	4652      	mov	r2, sl
 800e0ce:	465b      	mov	r3, fp
 800e0d0:	f7f2 fd04 	bl	8000adc <__aeabi_dcmplt>
 800e0d4:	2800      	cmp	r0, #0
 800e0d6:	f040 80b5 	bne.w	800e244 <_dtoa_r+0x6c4>
 800e0da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e0dc:	429d      	cmp	r5, r3
 800e0de:	d081      	beq.n	800dfe4 <_dtoa_r+0x464>
 800e0e0:	4b30      	ldr	r3, [pc, #192]	; (800e1a4 <_dtoa_r+0x624>)
 800e0e2:	2200      	movs	r2, #0
 800e0e4:	4650      	mov	r0, sl
 800e0e6:	4659      	mov	r1, fp
 800e0e8:	f7f2 fa86 	bl	80005f8 <__aeabi_dmul>
 800e0ec:	4b2d      	ldr	r3, [pc, #180]	; (800e1a4 <_dtoa_r+0x624>)
 800e0ee:	4682      	mov	sl, r0
 800e0f0:	468b      	mov	fp, r1
 800e0f2:	4640      	mov	r0, r8
 800e0f4:	4649      	mov	r1, r9
 800e0f6:	2200      	movs	r2, #0
 800e0f8:	f7f2 fa7e 	bl	80005f8 <__aeabi_dmul>
 800e0fc:	4680      	mov	r8, r0
 800e0fe:	4689      	mov	r9, r1
 800e100:	e7c6      	b.n	800e090 <_dtoa_r+0x510>
 800e102:	4650      	mov	r0, sl
 800e104:	4659      	mov	r1, fp
 800e106:	f7f2 fa77 	bl	80005f8 <__aeabi_dmul>
 800e10a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e10c:	9d01      	ldr	r5, [sp, #4]
 800e10e:	930f      	str	r3, [sp, #60]	; 0x3c
 800e110:	4682      	mov	sl, r0
 800e112:	468b      	mov	fp, r1
 800e114:	4649      	mov	r1, r9
 800e116:	4640      	mov	r0, r8
 800e118:	f7f2 fd1e 	bl	8000b58 <__aeabi_d2iz>
 800e11c:	4606      	mov	r6, r0
 800e11e:	f7f2 fa01 	bl	8000524 <__aeabi_i2d>
 800e122:	3630      	adds	r6, #48	; 0x30
 800e124:	4602      	mov	r2, r0
 800e126:	460b      	mov	r3, r1
 800e128:	4640      	mov	r0, r8
 800e12a:	4649      	mov	r1, r9
 800e12c:	f7f2 f8ac 	bl	8000288 <__aeabi_dsub>
 800e130:	f805 6b01 	strb.w	r6, [r5], #1
 800e134:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e136:	429d      	cmp	r5, r3
 800e138:	4680      	mov	r8, r0
 800e13a:	4689      	mov	r9, r1
 800e13c:	f04f 0200 	mov.w	r2, #0
 800e140:	d124      	bne.n	800e18c <_dtoa_r+0x60c>
 800e142:	4b1b      	ldr	r3, [pc, #108]	; (800e1b0 <_dtoa_r+0x630>)
 800e144:	4650      	mov	r0, sl
 800e146:	4659      	mov	r1, fp
 800e148:	f7f2 f8a0 	bl	800028c <__adddf3>
 800e14c:	4602      	mov	r2, r0
 800e14e:	460b      	mov	r3, r1
 800e150:	4640      	mov	r0, r8
 800e152:	4649      	mov	r1, r9
 800e154:	f7f2 fce0 	bl	8000b18 <__aeabi_dcmpgt>
 800e158:	2800      	cmp	r0, #0
 800e15a:	d173      	bne.n	800e244 <_dtoa_r+0x6c4>
 800e15c:	4652      	mov	r2, sl
 800e15e:	465b      	mov	r3, fp
 800e160:	4913      	ldr	r1, [pc, #76]	; (800e1b0 <_dtoa_r+0x630>)
 800e162:	2000      	movs	r0, #0
 800e164:	f7f2 f890 	bl	8000288 <__aeabi_dsub>
 800e168:	4602      	mov	r2, r0
 800e16a:	460b      	mov	r3, r1
 800e16c:	4640      	mov	r0, r8
 800e16e:	4649      	mov	r1, r9
 800e170:	f7f2 fcb4 	bl	8000adc <__aeabi_dcmplt>
 800e174:	2800      	cmp	r0, #0
 800e176:	f43f af35 	beq.w	800dfe4 <_dtoa_r+0x464>
 800e17a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800e17c:	1e6b      	subs	r3, r5, #1
 800e17e:	930f      	str	r3, [sp, #60]	; 0x3c
 800e180:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800e184:	2b30      	cmp	r3, #48	; 0x30
 800e186:	d0f8      	beq.n	800e17a <_dtoa_r+0x5fa>
 800e188:	9700      	str	r7, [sp, #0]
 800e18a:	e049      	b.n	800e220 <_dtoa_r+0x6a0>
 800e18c:	4b05      	ldr	r3, [pc, #20]	; (800e1a4 <_dtoa_r+0x624>)
 800e18e:	f7f2 fa33 	bl	80005f8 <__aeabi_dmul>
 800e192:	4680      	mov	r8, r0
 800e194:	4689      	mov	r9, r1
 800e196:	e7bd      	b.n	800e114 <_dtoa_r+0x594>
 800e198:	08011338 	.word	0x08011338
 800e19c:	08011310 	.word	0x08011310
 800e1a0:	3ff00000 	.word	0x3ff00000
 800e1a4:	40240000 	.word	0x40240000
 800e1a8:	401c0000 	.word	0x401c0000
 800e1ac:	40140000 	.word	0x40140000
 800e1b0:	3fe00000 	.word	0x3fe00000
 800e1b4:	9d01      	ldr	r5, [sp, #4]
 800e1b6:	4656      	mov	r6, sl
 800e1b8:	465f      	mov	r7, fp
 800e1ba:	4642      	mov	r2, r8
 800e1bc:	464b      	mov	r3, r9
 800e1be:	4630      	mov	r0, r6
 800e1c0:	4639      	mov	r1, r7
 800e1c2:	f7f2 fb43 	bl	800084c <__aeabi_ddiv>
 800e1c6:	f7f2 fcc7 	bl	8000b58 <__aeabi_d2iz>
 800e1ca:	4682      	mov	sl, r0
 800e1cc:	f7f2 f9aa 	bl	8000524 <__aeabi_i2d>
 800e1d0:	4642      	mov	r2, r8
 800e1d2:	464b      	mov	r3, r9
 800e1d4:	f7f2 fa10 	bl	80005f8 <__aeabi_dmul>
 800e1d8:	4602      	mov	r2, r0
 800e1da:	460b      	mov	r3, r1
 800e1dc:	4630      	mov	r0, r6
 800e1de:	4639      	mov	r1, r7
 800e1e0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800e1e4:	f7f2 f850 	bl	8000288 <__aeabi_dsub>
 800e1e8:	f805 6b01 	strb.w	r6, [r5], #1
 800e1ec:	9e01      	ldr	r6, [sp, #4]
 800e1ee:	9f03      	ldr	r7, [sp, #12]
 800e1f0:	1bae      	subs	r6, r5, r6
 800e1f2:	42b7      	cmp	r7, r6
 800e1f4:	4602      	mov	r2, r0
 800e1f6:	460b      	mov	r3, r1
 800e1f8:	d135      	bne.n	800e266 <_dtoa_r+0x6e6>
 800e1fa:	f7f2 f847 	bl	800028c <__adddf3>
 800e1fe:	4642      	mov	r2, r8
 800e200:	464b      	mov	r3, r9
 800e202:	4606      	mov	r6, r0
 800e204:	460f      	mov	r7, r1
 800e206:	f7f2 fc87 	bl	8000b18 <__aeabi_dcmpgt>
 800e20a:	b9d0      	cbnz	r0, 800e242 <_dtoa_r+0x6c2>
 800e20c:	4642      	mov	r2, r8
 800e20e:	464b      	mov	r3, r9
 800e210:	4630      	mov	r0, r6
 800e212:	4639      	mov	r1, r7
 800e214:	f7f2 fc58 	bl	8000ac8 <__aeabi_dcmpeq>
 800e218:	b110      	cbz	r0, 800e220 <_dtoa_r+0x6a0>
 800e21a:	f01a 0f01 	tst.w	sl, #1
 800e21e:	d110      	bne.n	800e242 <_dtoa_r+0x6c2>
 800e220:	4620      	mov	r0, r4
 800e222:	ee18 1a10 	vmov	r1, s16
 800e226:	f000 fc2b 	bl	800ea80 <_Bfree>
 800e22a:	2300      	movs	r3, #0
 800e22c:	9800      	ldr	r0, [sp, #0]
 800e22e:	702b      	strb	r3, [r5, #0]
 800e230:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e232:	3001      	adds	r0, #1
 800e234:	6018      	str	r0, [r3, #0]
 800e236:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e238:	2b00      	cmp	r3, #0
 800e23a:	f43f acf1 	beq.w	800dc20 <_dtoa_r+0xa0>
 800e23e:	601d      	str	r5, [r3, #0]
 800e240:	e4ee      	b.n	800dc20 <_dtoa_r+0xa0>
 800e242:	9f00      	ldr	r7, [sp, #0]
 800e244:	462b      	mov	r3, r5
 800e246:	461d      	mov	r5, r3
 800e248:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e24c:	2a39      	cmp	r2, #57	; 0x39
 800e24e:	d106      	bne.n	800e25e <_dtoa_r+0x6de>
 800e250:	9a01      	ldr	r2, [sp, #4]
 800e252:	429a      	cmp	r2, r3
 800e254:	d1f7      	bne.n	800e246 <_dtoa_r+0x6c6>
 800e256:	9901      	ldr	r1, [sp, #4]
 800e258:	2230      	movs	r2, #48	; 0x30
 800e25a:	3701      	adds	r7, #1
 800e25c:	700a      	strb	r2, [r1, #0]
 800e25e:	781a      	ldrb	r2, [r3, #0]
 800e260:	3201      	adds	r2, #1
 800e262:	701a      	strb	r2, [r3, #0]
 800e264:	e790      	b.n	800e188 <_dtoa_r+0x608>
 800e266:	4ba6      	ldr	r3, [pc, #664]	; (800e500 <_dtoa_r+0x980>)
 800e268:	2200      	movs	r2, #0
 800e26a:	f7f2 f9c5 	bl	80005f8 <__aeabi_dmul>
 800e26e:	2200      	movs	r2, #0
 800e270:	2300      	movs	r3, #0
 800e272:	4606      	mov	r6, r0
 800e274:	460f      	mov	r7, r1
 800e276:	f7f2 fc27 	bl	8000ac8 <__aeabi_dcmpeq>
 800e27a:	2800      	cmp	r0, #0
 800e27c:	d09d      	beq.n	800e1ba <_dtoa_r+0x63a>
 800e27e:	e7cf      	b.n	800e220 <_dtoa_r+0x6a0>
 800e280:	9a08      	ldr	r2, [sp, #32]
 800e282:	2a00      	cmp	r2, #0
 800e284:	f000 80d7 	beq.w	800e436 <_dtoa_r+0x8b6>
 800e288:	9a06      	ldr	r2, [sp, #24]
 800e28a:	2a01      	cmp	r2, #1
 800e28c:	f300 80ba 	bgt.w	800e404 <_dtoa_r+0x884>
 800e290:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e292:	2a00      	cmp	r2, #0
 800e294:	f000 80b2 	beq.w	800e3fc <_dtoa_r+0x87c>
 800e298:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800e29c:	9e07      	ldr	r6, [sp, #28]
 800e29e:	9d04      	ldr	r5, [sp, #16]
 800e2a0:	9a04      	ldr	r2, [sp, #16]
 800e2a2:	441a      	add	r2, r3
 800e2a4:	9204      	str	r2, [sp, #16]
 800e2a6:	9a05      	ldr	r2, [sp, #20]
 800e2a8:	2101      	movs	r1, #1
 800e2aa:	441a      	add	r2, r3
 800e2ac:	4620      	mov	r0, r4
 800e2ae:	9205      	str	r2, [sp, #20]
 800e2b0:	f000 fc9e 	bl	800ebf0 <__i2b>
 800e2b4:	4607      	mov	r7, r0
 800e2b6:	2d00      	cmp	r5, #0
 800e2b8:	dd0c      	ble.n	800e2d4 <_dtoa_r+0x754>
 800e2ba:	9b05      	ldr	r3, [sp, #20]
 800e2bc:	2b00      	cmp	r3, #0
 800e2be:	dd09      	ble.n	800e2d4 <_dtoa_r+0x754>
 800e2c0:	42ab      	cmp	r3, r5
 800e2c2:	9a04      	ldr	r2, [sp, #16]
 800e2c4:	bfa8      	it	ge
 800e2c6:	462b      	movge	r3, r5
 800e2c8:	1ad2      	subs	r2, r2, r3
 800e2ca:	9204      	str	r2, [sp, #16]
 800e2cc:	9a05      	ldr	r2, [sp, #20]
 800e2ce:	1aed      	subs	r5, r5, r3
 800e2d0:	1ad3      	subs	r3, r2, r3
 800e2d2:	9305      	str	r3, [sp, #20]
 800e2d4:	9b07      	ldr	r3, [sp, #28]
 800e2d6:	b31b      	cbz	r3, 800e320 <_dtoa_r+0x7a0>
 800e2d8:	9b08      	ldr	r3, [sp, #32]
 800e2da:	2b00      	cmp	r3, #0
 800e2dc:	f000 80af 	beq.w	800e43e <_dtoa_r+0x8be>
 800e2e0:	2e00      	cmp	r6, #0
 800e2e2:	dd13      	ble.n	800e30c <_dtoa_r+0x78c>
 800e2e4:	4639      	mov	r1, r7
 800e2e6:	4632      	mov	r2, r6
 800e2e8:	4620      	mov	r0, r4
 800e2ea:	f000 fd41 	bl	800ed70 <__pow5mult>
 800e2ee:	ee18 2a10 	vmov	r2, s16
 800e2f2:	4601      	mov	r1, r0
 800e2f4:	4607      	mov	r7, r0
 800e2f6:	4620      	mov	r0, r4
 800e2f8:	f000 fc90 	bl	800ec1c <__multiply>
 800e2fc:	ee18 1a10 	vmov	r1, s16
 800e300:	4680      	mov	r8, r0
 800e302:	4620      	mov	r0, r4
 800e304:	f000 fbbc 	bl	800ea80 <_Bfree>
 800e308:	ee08 8a10 	vmov	s16, r8
 800e30c:	9b07      	ldr	r3, [sp, #28]
 800e30e:	1b9a      	subs	r2, r3, r6
 800e310:	d006      	beq.n	800e320 <_dtoa_r+0x7a0>
 800e312:	ee18 1a10 	vmov	r1, s16
 800e316:	4620      	mov	r0, r4
 800e318:	f000 fd2a 	bl	800ed70 <__pow5mult>
 800e31c:	ee08 0a10 	vmov	s16, r0
 800e320:	2101      	movs	r1, #1
 800e322:	4620      	mov	r0, r4
 800e324:	f000 fc64 	bl	800ebf0 <__i2b>
 800e328:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e32a:	2b00      	cmp	r3, #0
 800e32c:	4606      	mov	r6, r0
 800e32e:	f340 8088 	ble.w	800e442 <_dtoa_r+0x8c2>
 800e332:	461a      	mov	r2, r3
 800e334:	4601      	mov	r1, r0
 800e336:	4620      	mov	r0, r4
 800e338:	f000 fd1a 	bl	800ed70 <__pow5mult>
 800e33c:	9b06      	ldr	r3, [sp, #24]
 800e33e:	2b01      	cmp	r3, #1
 800e340:	4606      	mov	r6, r0
 800e342:	f340 8081 	ble.w	800e448 <_dtoa_r+0x8c8>
 800e346:	f04f 0800 	mov.w	r8, #0
 800e34a:	6933      	ldr	r3, [r6, #16]
 800e34c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800e350:	6918      	ldr	r0, [r3, #16]
 800e352:	f000 fbfd 	bl	800eb50 <__hi0bits>
 800e356:	f1c0 0020 	rsb	r0, r0, #32
 800e35a:	9b05      	ldr	r3, [sp, #20]
 800e35c:	4418      	add	r0, r3
 800e35e:	f010 001f 	ands.w	r0, r0, #31
 800e362:	f000 8092 	beq.w	800e48a <_dtoa_r+0x90a>
 800e366:	f1c0 0320 	rsb	r3, r0, #32
 800e36a:	2b04      	cmp	r3, #4
 800e36c:	f340 808a 	ble.w	800e484 <_dtoa_r+0x904>
 800e370:	f1c0 001c 	rsb	r0, r0, #28
 800e374:	9b04      	ldr	r3, [sp, #16]
 800e376:	4403      	add	r3, r0
 800e378:	9304      	str	r3, [sp, #16]
 800e37a:	9b05      	ldr	r3, [sp, #20]
 800e37c:	4403      	add	r3, r0
 800e37e:	4405      	add	r5, r0
 800e380:	9305      	str	r3, [sp, #20]
 800e382:	9b04      	ldr	r3, [sp, #16]
 800e384:	2b00      	cmp	r3, #0
 800e386:	dd07      	ble.n	800e398 <_dtoa_r+0x818>
 800e388:	ee18 1a10 	vmov	r1, s16
 800e38c:	461a      	mov	r2, r3
 800e38e:	4620      	mov	r0, r4
 800e390:	f000 fd48 	bl	800ee24 <__lshift>
 800e394:	ee08 0a10 	vmov	s16, r0
 800e398:	9b05      	ldr	r3, [sp, #20]
 800e39a:	2b00      	cmp	r3, #0
 800e39c:	dd05      	ble.n	800e3aa <_dtoa_r+0x82a>
 800e39e:	4631      	mov	r1, r6
 800e3a0:	461a      	mov	r2, r3
 800e3a2:	4620      	mov	r0, r4
 800e3a4:	f000 fd3e 	bl	800ee24 <__lshift>
 800e3a8:	4606      	mov	r6, r0
 800e3aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e3ac:	2b00      	cmp	r3, #0
 800e3ae:	d06e      	beq.n	800e48e <_dtoa_r+0x90e>
 800e3b0:	ee18 0a10 	vmov	r0, s16
 800e3b4:	4631      	mov	r1, r6
 800e3b6:	f000 fda5 	bl	800ef04 <__mcmp>
 800e3ba:	2800      	cmp	r0, #0
 800e3bc:	da67      	bge.n	800e48e <_dtoa_r+0x90e>
 800e3be:	9b00      	ldr	r3, [sp, #0]
 800e3c0:	3b01      	subs	r3, #1
 800e3c2:	ee18 1a10 	vmov	r1, s16
 800e3c6:	9300      	str	r3, [sp, #0]
 800e3c8:	220a      	movs	r2, #10
 800e3ca:	2300      	movs	r3, #0
 800e3cc:	4620      	mov	r0, r4
 800e3ce:	f000 fb79 	bl	800eac4 <__multadd>
 800e3d2:	9b08      	ldr	r3, [sp, #32]
 800e3d4:	ee08 0a10 	vmov	s16, r0
 800e3d8:	2b00      	cmp	r3, #0
 800e3da:	f000 81b1 	beq.w	800e740 <_dtoa_r+0xbc0>
 800e3de:	2300      	movs	r3, #0
 800e3e0:	4639      	mov	r1, r7
 800e3e2:	220a      	movs	r2, #10
 800e3e4:	4620      	mov	r0, r4
 800e3e6:	f000 fb6d 	bl	800eac4 <__multadd>
 800e3ea:	9b02      	ldr	r3, [sp, #8]
 800e3ec:	2b00      	cmp	r3, #0
 800e3ee:	4607      	mov	r7, r0
 800e3f0:	f300 808e 	bgt.w	800e510 <_dtoa_r+0x990>
 800e3f4:	9b06      	ldr	r3, [sp, #24]
 800e3f6:	2b02      	cmp	r3, #2
 800e3f8:	dc51      	bgt.n	800e49e <_dtoa_r+0x91e>
 800e3fa:	e089      	b.n	800e510 <_dtoa_r+0x990>
 800e3fc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e3fe:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800e402:	e74b      	b.n	800e29c <_dtoa_r+0x71c>
 800e404:	9b03      	ldr	r3, [sp, #12]
 800e406:	1e5e      	subs	r6, r3, #1
 800e408:	9b07      	ldr	r3, [sp, #28]
 800e40a:	42b3      	cmp	r3, r6
 800e40c:	bfbf      	itttt	lt
 800e40e:	9b07      	ldrlt	r3, [sp, #28]
 800e410:	9607      	strlt	r6, [sp, #28]
 800e412:	1af2      	sublt	r2, r6, r3
 800e414:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800e416:	bfb6      	itet	lt
 800e418:	189b      	addlt	r3, r3, r2
 800e41a:	1b9e      	subge	r6, r3, r6
 800e41c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800e41e:	9b03      	ldr	r3, [sp, #12]
 800e420:	bfb8      	it	lt
 800e422:	2600      	movlt	r6, #0
 800e424:	2b00      	cmp	r3, #0
 800e426:	bfb7      	itett	lt
 800e428:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800e42c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800e430:	1a9d      	sublt	r5, r3, r2
 800e432:	2300      	movlt	r3, #0
 800e434:	e734      	b.n	800e2a0 <_dtoa_r+0x720>
 800e436:	9e07      	ldr	r6, [sp, #28]
 800e438:	9d04      	ldr	r5, [sp, #16]
 800e43a:	9f08      	ldr	r7, [sp, #32]
 800e43c:	e73b      	b.n	800e2b6 <_dtoa_r+0x736>
 800e43e:	9a07      	ldr	r2, [sp, #28]
 800e440:	e767      	b.n	800e312 <_dtoa_r+0x792>
 800e442:	9b06      	ldr	r3, [sp, #24]
 800e444:	2b01      	cmp	r3, #1
 800e446:	dc18      	bgt.n	800e47a <_dtoa_r+0x8fa>
 800e448:	f1ba 0f00 	cmp.w	sl, #0
 800e44c:	d115      	bne.n	800e47a <_dtoa_r+0x8fa>
 800e44e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e452:	b993      	cbnz	r3, 800e47a <_dtoa_r+0x8fa>
 800e454:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800e458:	0d1b      	lsrs	r3, r3, #20
 800e45a:	051b      	lsls	r3, r3, #20
 800e45c:	b183      	cbz	r3, 800e480 <_dtoa_r+0x900>
 800e45e:	9b04      	ldr	r3, [sp, #16]
 800e460:	3301      	adds	r3, #1
 800e462:	9304      	str	r3, [sp, #16]
 800e464:	9b05      	ldr	r3, [sp, #20]
 800e466:	3301      	adds	r3, #1
 800e468:	9305      	str	r3, [sp, #20]
 800e46a:	f04f 0801 	mov.w	r8, #1
 800e46e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e470:	2b00      	cmp	r3, #0
 800e472:	f47f af6a 	bne.w	800e34a <_dtoa_r+0x7ca>
 800e476:	2001      	movs	r0, #1
 800e478:	e76f      	b.n	800e35a <_dtoa_r+0x7da>
 800e47a:	f04f 0800 	mov.w	r8, #0
 800e47e:	e7f6      	b.n	800e46e <_dtoa_r+0x8ee>
 800e480:	4698      	mov	r8, r3
 800e482:	e7f4      	b.n	800e46e <_dtoa_r+0x8ee>
 800e484:	f43f af7d 	beq.w	800e382 <_dtoa_r+0x802>
 800e488:	4618      	mov	r0, r3
 800e48a:	301c      	adds	r0, #28
 800e48c:	e772      	b.n	800e374 <_dtoa_r+0x7f4>
 800e48e:	9b03      	ldr	r3, [sp, #12]
 800e490:	2b00      	cmp	r3, #0
 800e492:	dc37      	bgt.n	800e504 <_dtoa_r+0x984>
 800e494:	9b06      	ldr	r3, [sp, #24]
 800e496:	2b02      	cmp	r3, #2
 800e498:	dd34      	ble.n	800e504 <_dtoa_r+0x984>
 800e49a:	9b03      	ldr	r3, [sp, #12]
 800e49c:	9302      	str	r3, [sp, #8]
 800e49e:	9b02      	ldr	r3, [sp, #8]
 800e4a0:	b96b      	cbnz	r3, 800e4be <_dtoa_r+0x93e>
 800e4a2:	4631      	mov	r1, r6
 800e4a4:	2205      	movs	r2, #5
 800e4a6:	4620      	mov	r0, r4
 800e4a8:	f000 fb0c 	bl	800eac4 <__multadd>
 800e4ac:	4601      	mov	r1, r0
 800e4ae:	4606      	mov	r6, r0
 800e4b0:	ee18 0a10 	vmov	r0, s16
 800e4b4:	f000 fd26 	bl	800ef04 <__mcmp>
 800e4b8:	2800      	cmp	r0, #0
 800e4ba:	f73f adbb 	bgt.w	800e034 <_dtoa_r+0x4b4>
 800e4be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e4c0:	9d01      	ldr	r5, [sp, #4]
 800e4c2:	43db      	mvns	r3, r3
 800e4c4:	9300      	str	r3, [sp, #0]
 800e4c6:	f04f 0800 	mov.w	r8, #0
 800e4ca:	4631      	mov	r1, r6
 800e4cc:	4620      	mov	r0, r4
 800e4ce:	f000 fad7 	bl	800ea80 <_Bfree>
 800e4d2:	2f00      	cmp	r7, #0
 800e4d4:	f43f aea4 	beq.w	800e220 <_dtoa_r+0x6a0>
 800e4d8:	f1b8 0f00 	cmp.w	r8, #0
 800e4dc:	d005      	beq.n	800e4ea <_dtoa_r+0x96a>
 800e4de:	45b8      	cmp	r8, r7
 800e4e0:	d003      	beq.n	800e4ea <_dtoa_r+0x96a>
 800e4e2:	4641      	mov	r1, r8
 800e4e4:	4620      	mov	r0, r4
 800e4e6:	f000 facb 	bl	800ea80 <_Bfree>
 800e4ea:	4639      	mov	r1, r7
 800e4ec:	4620      	mov	r0, r4
 800e4ee:	f000 fac7 	bl	800ea80 <_Bfree>
 800e4f2:	e695      	b.n	800e220 <_dtoa_r+0x6a0>
 800e4f4:	2600      	movs	r6, #0
 800e4f6:	4637      	mov	r7, r6
 800e4f8:	e7e1      	b.n	800e4be <_dtoa_r+0x93e>
 800e4fa:	9700      	str	r7, [sp, #0]
 800e4fc:	4637      	mov	r7, r6
 800e4fe:	e599      	b.n	800e034 <_dtoa_r+0x4b4>
 800e500:	40240000 	.word	0x40240000
 800e504:	9b08      	ldr	r3, [sp, #32]
 800e506:	2b00      	cmp	r3, #0
 800e508:	f000 80ca 	beq.w	800e6a0 <_dtoa_r+0xb20>
 800e50c:	9b03      	ldr	r3, [sp, #12]
 800e50e:	9302      	str	r3, [sp, #8]
 800e510:	2d00      	cmp	r5, #0
 800e512:	dd05      	ble.n	800e520 <_dtoa_r+0x9a0>
 800e514:	4639      	mov	r1, r7
 800e516:	462a      	mov	r2, r5
 800e518:	4620      	mov	r0, r4
 800e51a:	f000 fc83 	bl	800ee24 <__lshift>
 800e51e:	4607      	mov	r7, r0
 800e520:	f1b8 0f00 	cmp.w	r8, #0
 800e524:	d05b      	beq.n	800e5de <_dtoa_r+0xa5e>
 800e526:	6879      	ldr	r1, [r7, #4]
 800e528:	4620      	mov	r0, r4
 800e52a:	f000 fa69 	bl	800ea00 <_Balloc>
 800e52e:	4605      	mov	r5, r0
 800e530:	b928      	cbnz	r0, 800e53e <_dtoa_r+0x9be>
 800e532:	4b87      	ldr	r3, [pc, #540]	; (800e750 <_dtoa_r+0xbd0>)
 800e534:	4602      	mov	r2, r0
 800e536:	f240 21ea 	movw	r1, #746	; 0x2ea
 800e53a:	f7ff bb3b 	b.w	800dbb4 <_dtoa_r+0x34>
 800e53e:	693a      	ldr	r2, [r7, #16]
 800e540:	3202      	adds	r2, #2
 800e542:	0092      	lsls	r2, r2, #2
 800e544:	f107 010c 	add.w	r1, r7, #12
 800e548:	300c      	adds	r0, #12
 800e54a:	f7fe fb4a 	bl	800cbe2 <memcpy>
 800e54e:	2201      	movs	r2, #1
 800e550:	4629      	mov	r1, r5
 800e552:	4620      	mov	r0, r4
 800e554:	f000 fc66 	bl	800ee24 <__lshift>
 800e558:	9b01      	ldr	r3, [sp, #4]
 800e55a:	f103 0901 	add.w	r9, r3, #1
 800e55e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800e562:	4413      	add	r3, r2
 800e564:	9305      	str	r3, [sp, #20]
 800e566:	f00a 0301 	and.w	r3, sl, #1
 800e56a:	46b8      	mov	r8, r7
 800e56c:	9304      	str	r3, [sp, #16]
 800e56e:	4607      	mov	r7, r0
 800e570:	4631      	mov	r1, r6
 800e572:	ee18 0a10 	vmov	r0, s16
 800e576:	f7ff fa77 	bl	800da68 <quorem>
 800e57a:	4641      	mov	r1, r8
 800e57c:	9002      	str	r0, [sp, #8]
 800e57e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800e582:	ee18 0a10 	vmov	r0, s16
 800e586:	f000 fcbd 	bl	800ef04 <__mcmp>
 800e58a:	463a      	mov	r2, r7
 800e58c:	9003      	str	r0, [sp, #12]
 800e58e:	4631      	mov	r1, r6
 800e590:	4620      	mov	r0, r4
 800e592:	f000 fcd3 	bl	800ef3c <__mdiff>
 800e596:	68c2      	ldr	r2, [r0, #12]
 800e598:	f109 3bff 	add.w	fp, r9, #4294967295
 800e59c:	4605      	mov	r5, r0
 800e59e:	bb02      	cbnz	r2, 800e5e2 <_dtoa_r+0xa62>
 800e5a0:	4601      	mov	r1, r0
 800e5a2:	ee18 0a10 	vmov	r0, s16
 800e5a6:	f000 fcad 	bl	800ef04 <__mcmp>
 800e5aa:	4602      	mov	r2, r0
 800e5ac:	4629      	mov	r1, r5
 800e5ae:	4620      	mov	r0, r4
 800e5b0:	9207      	str	r2, [sp, #28]
 800e5b2:	f000 fa65 	bl	800ea80 <_Bfree>
 800e5b6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800e5ba:	ea43 0102 	orr.w	r1, r3, r2
 800e5be:	9b04      	ldr	r3, [sp, #16]
 800e5c0:	430b      	orrs	r3, r1
 800e5c2:	464d      	mov	r5, r9
 800e5c4:	d10f      	bne.n	800e5e6 <_dtoa_r+0xa66>
 800e5c6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800e5ca:	d02a      	beq.n	800e622 <_dtoa_r+0xaa2>
 800e5cc:	9b03      	ldr	r3, [sp, #12]
 800e5ce:	2b00      	cmp	r3, #0
 800e5d0:	dd02      	ble.n	800e5d8 <_dtoa_r+0xa58>
 800e5d2:	9b02      	ldr	r3, [sp, #8]
 800e5d4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800e5d8:	f88b a000 	strb.w	sl, [fp]
 800e5dc:	e775      	b.n	800e4ca <_dtoa_r+0x94a>
 800e5de:	4638      	mov	r0, r7
 800e5e0:	e7ba      	b.n	800e558 <_dtoa_r+0x9d8>
 800e5e2:	2201      	movs	r2, #1
 800e5e4:	e7e2      	b.n	800e5ac <_dtoa_r+0xa2c>
 800e5e6:	9b03      	ldr	r3, [sp, #12]
 800e5e8:	2b00      	cmp	r3, #0
 800e5ea:	db04      	blt.n	800e5f6 <_dtoa_r+0xa76>
 800e5ec:	9906      	ldr	r1, [sp, #24]
 800e5ee:	430b      	orrs	r3, r1
 800e5f0:	9904      	ldr	r1, [sp, #16]
 800e5f2:	430b      	orrs	r3, r1
 800e5f4:	d122      	bne.n	800e63c <_dtoa_r+0xabc>
 800e5f6:	2a00      	cmp	r2, #0
 800e5f8:	ddee      	ble.n	800e5d8 <_dtoa_r+0xa58>
 800e5fa:	ee18 1a10 	vmov	r1, s16
 800e5fe:	2201      	movs	r2, #1
 800e600:	4620      	mov	r0, r4
 800e602:	f000 fc0f 	bl	800ee24 <__lshift>
 800e606:	4631      	mov	r1, r6
 800e608:	ee08 0a10 	vmov	s16, r0
 800e60c:	f000 fc7a 	bl	800ef04 <__mcmp>
 800e610:	2800      	cmp	r0, #0
 800e612:	dc03      	bgt.n	800e61c <_dtoa_r+0xa9c>
 800e614:	d1e0      	bne.n	800e5d8 <_dtoa_r+0xa58>
 800e616:	f01a 0f01 	tst.w	sl, #1
 800e61a:	d0dd      	beq.n	800e5d8 <_dtoa_r+0xa58>
 800e61c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800e620:	d1d7      	bne.n	800e5d2 <_dtoa_r+0xa52>
 800e622:	2339      	movs	r3, #57	; 0x39
 800e624:	f88b 3000 	strb.w	r3, [fp]
 800e628:	462b      	mov	r3, r5
 800e62a:	461d      	mov	r5, r3
 800e62c:	3b01      	subs	r3, #1
 800e62e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800e632:	2a39      	cmp	r2, #57	; 0x39
 800e634:	d071      	beq.n	800e71a <_dtoa_r+0xb9a>
 800e636:	3201      	adds	r2, #1
 800e638:	701a      	strb	r2, [r3, #0]
 800e63a:	e746      	b.n	800e4ca <_dtoa_r+0x94a>
 800e63c:	2a00      	cmp	r2, #0
 800e63e:	dd07      	ble.n	800e650 <_dtoa_r+0xad0>
 800e640:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800e644:	d0ed      	beq.n	800e622 <_dtoa_r+0xaa2>
 800e646:	f10a 0301 	add.w	r3, sl, #1
 800e64a:	f88b 3000 	strb.w	r3, [fp]
 800e64e:	e73c      	b.n	800e4ca <_dtoa_r+0x94a>
 800e650:	9b05      	ldr	r3, [sp, #20]
 800e652:	f809 ac01 	strb.w	sl, [r9, #-1]
 800e656:	4599      	cmp	r9, r3
 800e658:	d047      	beq.n	800e6ea <_dtoa_r+0xb6a>
 800e65a:	ee18 1a10 	vmov	r1, s16
 800e65e:	2300      	movs	r3, #0
 800e660:	220a      	movs	r2, #10
 800e662:	4620      	mov	r0, r4
 800e664:	f000 fa2e 	bl	800eac4 <__multadd>
 800e668:	45b8      	cmp	r8, r7
 800e66a:	ee08 0a10 	vmov	s16, r0
 800e66e:	f04f 0300 	mov.w	r3, #0
 800e672:	f04f 020a 	mov.w	r2, #10
 800e676:	4641      	mov	r1, r8
 800e678:	4620      	mov	r0, r4
 800e67a:	d106      	bne.n	800e68a <_dtoa_r+0xb0a>
 800e67c:	f000 fa22 	bl	800eac4 <__multadd>
 800e680:	4680      	mov	r8, r0
 800e682:	4607      	mov	r7, r0
 800e684:	f109 0901 	add.w	r9, r9, #1
 800e688:	e772      	b.n	800e570 <_dtoa_r+0x9f0>
 800e68a:	f000 fa1b 	bl	800eac4 <__multadd>
 800e68e:	4639      	mov	r1, r7
 800e690:	4680      	mov	r8, r0
 800e692:	2300      	movs	r3, #0
 800e694:	220a      	movs	r2, #10
 800e696:	4620      	mov	r0, r4
 800e698:	f000 fa14 	bl	800eac4 <__multadd>
 800e69c:	4607      	mov	r7, r0
 800e69e:	e7f1      	b.n	800e684 <_dtoa_r+0xb04>
 800e6a0:	9b03      	ldr	r3, [sp, #12]
 800e6a2:	9302      	str	r3, [sp, #8]
 800e6a4:	9d01      	ldr	r5, [sp, #4]
 800e6a6:	ee18 0a10 	vmov	r0, s16
 800e6aa:	4631      	mov	r1, r6
 800e6ac:	f7ff f9dc 	bl	800da68 <quorem>
 800e6b0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800e6b4:	9b01      	ldr	r3, [sp, #4]
 800e6b6:	f805 ab01 	strb.w	sl, [r5], #1
 800e6ba:	1aea      	subs	r2, r5, r3
 800e6bc:	9b02      	ldr	r3, [sp, #8]
 800e6be:	4293      	cmp	r3, r2
 800e6c0:	dd09      	ble.n	800e6d6 <_dtoa_r+0xb56>
 800e6c2:	ee18 1a10 	vmov	r1, s16
 800e6c6:	2300      	movs	r3, #0
 800e6c8:	220a      	movs	r2, #10
 800e6ca:	4620      	mov	r0, r4
 800e6cc:	f000 f9fa 	bl	800eac4 <__multadd>
 800e6d0:	ee08 0a10 	vmov	s16, r0
 800e6d4:	e7e7      	b.n	800e6a6 <_dtoa_r+0xb26>
 800e6d6:	9b02      	ldr	r3, [sp, #8]
 800e6d8:	2b00      	cmp	r3, #0
 800e6da:	bfc8      	it	gt
 800e6dc:	461d      	movgt	r5, r3
 800e6de:	9b01      	ldr	r3, [sp, #4]
 800e6e0:	bfd8      	it	le
 800e6e2:	2501      	movle	r5, #1
 800e6e4:	441d      	add	r5, r3
 800e6e6:	f04f 0800 	mov.w	r8, #0
 800e6ea:	ee18 1a10 	vmov	r1, s16
 800e6ee:	2201      	movs	r2, #1
 800e6f0:	4620      	mov	r0, r4
 800e6f2:	f000 fb97 	bl	800ee24 <__lshift>
 800e6f6:	4631      	mov	r1, r6
 800e6f8:	ee08 0a10 	vmov	s16, r0
 800e6fc:	f000 fc02 	bl	800ef04 <__mcmp>
 800e700:	2800      	cmp	r0, #0
 800e702:	dc91      	bgt.n	800e628 <_dtoa_r+0xaa8>
 800e704:	d102      	bne.n	800e70c <_dtoa_r+0xb8c>
 800e706:	f01a 0f01 	tst.w	sl, #1
 800e70a:	d18d      	bne.n	800e628 <_dtoa_r+0xaa8>
 800e70c:	462b      	mov	r3, r5
 800e70e:	461d      	mov	r5, r3
 800e710:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e714:	2a30      	cmp	r2, #48	; 0x30
 800e716:	d0fa      	beq.n	800e70e <_dtoa_r+0xb8e>
 800e718:	e6d7      	b.n	800e4ca <_dtoa_r+0x94a>
 800e71a:	9a01      	ldr	r2, [sp, #4]
 800e71c:	429a      	cmp	r2, r3
 800e71e:	d184      	bne.n	800e62a <_dtoa_r+0xaaa>
 800e720:	9b00      	ldr	r3, [sp, #0]
 800e722:	3301      	adds	r3, #1
 800e724:	9300      	str	r3, [sp, #0]
 800e726:	2331      	movs	r3, #49	; 0x31
 800e728:	7013      	strb	r3, [r2, #0]
 800e72a:	e6ce      	b.n	800e4ca <_dtoa_r+0x94a>
 800e72c:	4b09      	ldr	r3, [pc, #36]	; (800e754 <_dtoa_r+0xbd4>)
 800e72e:	f7ff ba95 	b.w	800dc5c <_dtoa_r+0xdc>
 800e732:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e734:	2b00      	cmp	r3, #0
 800e736:	f47f aa6e 	bne.w	800dc16 <_dtoa_r+0x96>
 800e73a:	4b07      	ldr	r3, [pc, #28]	; (800e758 <_dtoa_r+0xbd8>)
 800e73c:	f7ff ba8e 	b.w	800dc5c <_dtoa_r+0xdc>
 800e740:	9b02      	ldr	r3, [sp, #8]
 800e742:	2b00      	cmp	r3, #0
 800e744:	dcae      	bgt.n	800e6a4 <_dtoa_r+0xb24>
 800e746:	9b06      	ldr	r3, [sp, #24]
 800e748:	2b02      	cmp	r3, #2
 800e74a:	f73f aea8 	bgt.w	800e49e <_dtoa_r+0x91e>
 800e74e:	e7a9      	b.n	800e6a4 <_dtoa_r+0xb24>
 800e750:	080112a3 	.word	0x080112a3
 800e754:	08011200 	.word	0x08011200
 800e758:	08011224 	.word	0x08011224

0800e75c <__sflush_r>:
 800e75c:	898a      	ldrh	r2, [r1, #12]
 800e75e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e762:	4605      	mov	r5, r0
 800e764:	0710      	lsls	r0, r2, #28
 800e766:	460c      	mov	r4, r1
 800e768:	d458      	bmi.n	800e81c <__sflush_r+0xc0>
 800e76a:	684b      	ldr	r3, [r1, #4]
 800e76c:	2b00      	cmp	r3, #0
 800e76e:	dc05      	bgt.n	800e77c <__sflush_r+0x20>
 800e770:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800e772:	2b00      	cmp	r3, #0
 800e774:	dc02      	bgt.n	800e77c <__sflush_r+0x20>
 800e776:	2000      	movs	r0, #0
 800e778:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e77c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e77e:	2e00      	cmp	r6, #0
 800e780:	d0f9      	beq.n	800e776 <__sflush_r+0x1a>
 800e782:	2300      	movs	r3, #0
 800e784:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800e788:	682f      	ldr	r7, [r5, #0]
 800e78a:	602b      	str	r3, [r5, #0]
 800e78c:	d032      	beq.n	800e7f4 <__sflush_r+0x98>
 800e78e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800e790:	89a3      	ldrh	r3, [r4, #12]
 800e792:	075a      	lsls	r2, r3, #29
 800e794:	d505      	bpl.n	800e7a2 <__sflush_r+0x46>
 800e796:	6863      	ldr	r3, [r4, #4]
 800e798:	1ac0      	subs	r0, r0, r3
 800e79a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e79c:	b10b      	cbz	r3, 800e7a2 <__sflush_r+0x46>
 800e79e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800e7a0:	1ac0      	subs	r0, r0, r3
 800e7a2:	2300      	movs	r3, #0
 800e7a4:	4602      	mov	r2, r0
 800e7a6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e7a8:	6a21      	ldr	r1, [r4, #32]
 800e7aa:	4628      	mov	r0, r5
 800e7ac:	47b0      	blx	r6
 800e7ae:	1c43      	adds	r3, r0, #1
 800e7b0:	89a3      	ldrh	r3, [r4, #12]
 800e7b2:	d106      	bne.n	800e7c2 <__sflush_r+0x66>
 800e7b4:	6829      	ldr	r1, [r5, #0]
 800e7b6:	291d      	cmp	r1, #29
 800e7b8:	d82c      	bhi.n	800e814 <__sflush_r+0xb8>
 800e7ba:	4a2a      	ldr	r2, [pc, #168]	; (800e864 <__sflush_r+0x108>)
 800e7bc:	40ca      	lsrs	r2, r1
 800e7be:	07d6      	lsls	r6, r2, #31
 800e7c0:	d528      	bpl.n	800e814 <__sflush_r+0xb8>
 800e7c2:	2200      	movs	r2, #0
 800e7c4:	6062      	str	r2, [r4, #4]
 800e7c6:	04d9      	lsls	r1, r3, #19
 800e7c8:	6922      	ldr	r2, [r4, #16]
 800e7ca:	6022      	str	r2, [r4, #0]
 800e7cc:	d504      	bpl.n	800e7d8 <__sflush_r+0x7c>
 800e7ce:	1c42      	adds	r2, r0, #1
 800e7d0:	d101      	bne.n	800e7d6 <__sflush_r+0x7a>
 800e7d2:	682b      	ldr	r3, [r5, #0]
 800e7d4:	b903      	cbnz	r3, 800e7d8 <__sflush_r+0x7c>
 800e7d6:	6560      	str	r0, [r4, #84]	; 0x54
 800e7d8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e7da:	602f      	str	r7, [r5, #0]
 800e7dc:	2900      	cmp	r1, #0
 800e7de:	d0ca      	beq.n	800e776 <__sflush_r+0x1a>
 800e7e0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e7e4:	4299      	cmp	r1, r3
 800e7e6:	d002      	beq.n	800e7ee <__sflush_r+0x92>
 800e7e8:	4628      	mov	r0, r5
 800e7ea:	f000 fca3 	bl	800f134 <_free_r>
 800e7ee:	2000      	movs	r0, #0
 800e7f0:	6360      	str	r0, [r4, #52]	; 0x34
 800e7f2:	e7c1      	b.n	800e778 <__sflush_r+0x1c>
 800e7f4:	6a21      	ldr	r1, [r4, #32]
 800e7f6:	2301      	movs	r3, #1
 800e7f8:	4628      	mov	r0, r5
 800e7fa:	47b0      	blx	r6
 800e7fc:	1c41      	adds	r1, r0, #1
 800e7fe:	d1c7      	bne.n	800e790 <__sflush_r+0x34>
 800e800:	682b      	ldr	r3, [r5, #0]
 800e802:	2b00      	cmp	r3, #0
 800e804:	d0c4      	beq.n	800e790 <__sflush_r+0x34>
 800e806:	2b1d      	cmp	r3, #29
 800e808:	d001      	beq.n	800e80e <__sflush_r+0xb2>
 800e80a:	2b16      	cmp	r3, #22
 800e80c:	d101      	bne.n	800e812 <__sflush_r+0xb6>
 800e80e:	602f      	str	r7, [r5, #0]
 800e810:	e7b1      	b.n	800e776 <__sflush_r+0x1a>
 800e812:	89a3      	ldrh	r3, [r4, #12]
 800e814:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e818:	81a3      	strh	r3, [r4, #12]
 800e81a:	e7ad      	b.n	800e778 <__sflush_r+0x1c>
 800e81c:	690f      	ldr	r7, [r1, #16]
 800e81e:	2f00      	cmp	r7, #0
 800e820:	d0a9      	beq.n	800e776 <__sflush_r+0x1a>
 800e822:	0793      	lsls	r3, r2, #30
 800e824:	680e      	ldr	r6, [r1, #0]
 800e826:	bf08      	it	eq
 800e828:	694b      	ldreq	r3, [r1, #20]
 800e82a:	600f      	str	r7, [r1, #0]
 800e82c:	bf18      	it	ne
 800e82e:	2300      	movne	r3, #0
 800e830:	eba6 0807 	sub.w	r8, r6, r7
 800e834:	608b      	str	r3, [r1, #8]
 800e836:	f1b8 0f00 	cmp.w	r8, #0
 800e83a:	dd9c      	ble.n	800e776 <__sflush_r+0x1a>
 800e83c:	6a21      	ldr	r1, [r4, #32]
 800e83e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800e840:	4643      	mov	r3, r8
 800e842:	463a      	mov	r2, r7
 800e844:	4628      	mov	r0, r5
 800e846:	47b0      	blx	r6
 800e848:	2800      	cmp	r0, #0
 800e84a:	dc06      	bgt.n	800e85a <__sflush_r+0xfe>
 800e84c:	89a3      	ldrh	r3, [r4, #12]
 800e84e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e852:	81a3      	strh	r3, [r4, #12]
 800e854:	f04f 30ff 	mov.w	r0, #4294967295
 800e858:	e78e      	b.n	800e778 <__sflush_r+0x1c>
 800e85a:	4407      	add	r7, r0
 800e85c:	eba8 0800 	sub.w	r8, r8, r0
 800e860:	e7e9      	b.n	800e836 <__sflush_r+0xda>
 800e862:	bf00      	nop
 800e864:	20400001 	.word	0x20400001

0800e868 <_fflush_r>:
 800e868:	b538      	push	{r3, r4, r5, lr}
 800e86a:	690b      	ldr	r3, [r1, #16]
 800e86c:	4605      	mov	r5, r0
 800e86e:	460c      	mov	r4, r1
 800e870:	b913      	cbnz	r3, 800e878 <_fflush_r+0x10>
 800e872:	2500      	movs	r5, #0
 800e874:	4628      	mov	r0, r5
 800e876:	bd38      	pop	{r3, r4, r5, pc}
 800e878:	b118      	cbz	r0, 800e882 <_fflush_r+0x1a>
 800e87a:	6983      	ldr	r3, [r0, #24]
 800e87c:	b90b      	cbnz	r3, 800e882 <_fflush_r+0x1a>
 800e87e:	f7fe f8eb 	bl	800ca58 <__sinit>
 800e882:	4b14      	ldr	r3, [pc, #80]	; (800e8d4 <_fflush_r+0x6c>)
 800e884:	429c      	cmp	r4, r3
 800e886:	d11b      	bne.n	800e8c0 <_fflush_r+0x58>
 800e888:	686c      	ldr	r4, [r5, #4]
 800e88a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e88e:	2b00      	cmp	r3, #0
 800e890:	d0ef      	beq.n	800e872 <_fflush_r+0xa>
 800e892:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800e894:	07d0      	lsls	r0, r2, #31
 800e896:	d404      	bmi.n	800e8a2 <_fflush_r+0x3a>
 800e898:	0599      	lsls	r1, r3, #22
 800e89a:	d402      	bmi.n	800e8a2 <_fflush_r+0x3a>
 800e89c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e89e:	f7fe f99e 	bl	800cbde <__retarget_lock_acquire_recursive>
 800e8a2:	4628      	mov	r0, r5
 800e8a4:	4621      	mov	r1, r4
 800e8a6:	f7ff ff59 	bl	800e75c <__sflush_r>
 800e8aa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e8ac:	07da      	lsls	r2, r3, #31
 800e8ae:	4605      	mov	r5, r0
 800e8b0:	d4e0      	bmi.n	800e874 <_fflush_r+0xc>
 800e8b2:	89a3      	ldrh	r3, [r4, #12]
 800e8b4:	059b      	lsls	r3, r3, #22
 800e8b6:	d4dd      	bmi.n	800e874 <_fflush_r+0xc>
 800e8b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e8ba:	f7fe f991 	bl	800cbe0 <__retarget_lock_release_recursive>
 800e8be:	e7d9      	b.n	800e874 <_fflush_r+0xc>
 800e8c0:	4b05      	ldr	r3, [pc, #20]	; (800e8d8 <_fflush_r+0x70>)
 800e8c2:	429c      	cmp	r4, r3
 800e8c4:	d101      	bne.n	800e8ca <_fflush_r+0x62>
 800e8c6:	68ac      	ldr	r4, [r5, #8]
 800e8c8:	e7df      	b.n	800e88a <_fflush_r+0x22>
 800e8ca:	4b04      	ldr	r3, [pc, #16]	; (800e8dc <_fflush_r+0x74>)
 800e8cc:	429c      	cmp	r4, r3
 800e8ce:	bf08      	it	eq
 800e8d0:	68ec      	ldreq	r4, [r5, #12]
 800e8d2:	e7da      	b.n	800e88a <_fflush_r+0x22>
 800e8d4:	080111ac 	.word	0x080111ac
 800e8d8:	080111cc 	.word	0x080111cc
 800e8dc:	0801118c 	.word	0x0801118c

0800e8e0 <_localeconv_r>:
 800e8e0:	4800      	ldr	r0, [pc, #0]	; (800e8e4 <_localeconv_r+0x4>)
 800e8e2:	4770      	bx	lr
 800e8e4:	200001a8 	.word	0x200001a8

0800e8e8 <_lseek_r>:
 800e8e8:	b538      	push	{r3, r4, r5, lr}
 800e8ea:	4d07      	ldr	r5, [pc, #28]	; (800e908 <_lseek_r+0x20>)
 800e8ec:	4604      	mov	r4, r0
 800e8ee:	4608      	mov	r0, r1
 800e8f0:	4611      	mov	r1, r2
 800e8f2:	2200      	movs	r2, #0
 800e8f4:	602a      	str	r2, [r5, #0]
 800e8f6:	461a      	mov	r2, r3
 800e8f8:	f7f4 fca2 	bl	8003240 <_lseek>
 800e8fc:	1c43      	adds	r3, r0, #1
 800e8fe:	d102      	bne.n	800e906 <_lseek_r+0x1e>
 800e900:	682b      	ldr	r3, [r5, #0]
 800e902:	b103      	cbz	r3, 800e906 <_lseek_r+0x1e>
 800e904:	6023      	str	r3, [r4, #0]
 800e906:	bd38      	pop	{r3, r4, r5, pc}
 800e908:	200054d4 	.word	0x200054d4

0800e90c <__swhatbuf_r>:
 800e90c:	b570      	push	{r4, r5, r6, lr}
 800e90e:	460e      	mov	r6, r1
 800e910:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e914:	2900      	cmp	r1, #0
 800e916:	b096      	sub	sp, #88	; 0x58
 800e918:	4614      	mov	r4, r2
 800e91a:	461d      	mov	r5, r3
 800e91c:	da08      	bge.n	800e930 <__swhatbuf_r+0x24>
 800e91e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800e922:	2200      	movs	r2, #0
 800e924:	602a      	str	r2, [r5, #0]
 800e926:	061a      	lsls	r2, r3, #24
 800e928:	d410      	bmi.n	800e94c <__swhatbuf_r+0x40>
 800e92a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e92e:	e00e      	b.n	800e94e <__swhatbuf_r+0x42>
 800e930:	466a      	mov	r2, sp
 800e932:	f000 fde7 	bl	800f504 <_fstat_r>
 800e936:	2800      	cmp	r0, #0
 800e938:	dbf1      	blt.n	800e91e <__swhatbuf_r+0x12>
 800e93a:	9a01      	ldr	r2, [sp, #4]
 800e93c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800e940:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800e944:	425a      	negs	r2, r3
 800e946:	415a      	adcs	r2, r3
 800e948:	602a      	str	r2, [r5, #0]
 800e94a:	e7ee      	b.n	800e92a <__swhatbuf_r+0x1e>
 800e94c:	2340      	movs	r3, #64	; 0x40
 800e94e:	2000      	movs	r0, #0
 800e950:	6023      	str	r3, [r4, #0]
 800e952:	b016      	add	sp, #88	; 0x58
 800e954:	bd70      	pop	{r4, r5, r6, pc}
	...

0800e958 <__smakebuf_r>:
 800e958:	898b      	ldrh	r3, [r1, #12]
 800e95a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800e95c:	079d      	lsls	r5, r3, #30
 800e95e:	4606      	mov	r6, r0
 800e960:	460c      	mov	r4, r1
 800e962:	d507      	bpl.n	800e974 <__smakebuf_r+0x1c>
 800e964:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800e968:	6023      	str	r3, [r4, #0]
 800e96a:	6123      	str	r3, [r4, #16]
 800e96c:	2301      	movs	r3, #1
 800e96e:	6163      	str	r3, [r4, #20]
 800e970:	b002      	add	sp, #8
 800e972:	bd70      	pop	{r4, r5, r6, pc}
 800e974:	ab01      	add	r3, sp, #4
 800e976:	466a      	mov	r2, sp
 800e978:	f7ff ffc8 	bl	800e90c <__swhatbuf_r>
 800e97c:	9900      	ldr	r1, [sp, #0]
 800e97e:	4605      	mov	r5, r0
 800e980:	4630      	mov	r0, r6
 800e982:	f7fe f965 	bl	800cc50 <_malloc_r>
 800e986:	b948      	cbnz	r0, 800e99c <__smakebuf_r+0x44>
 800e988:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e98c:	059a      	lsls	r2, r3, #22
 800e98e:	d4ef      	bmi.n	800e970 <__smakebuf_r+0x18>
 800e990:	f023 0303 	bic.w	r3, r3, #3
 800e994:	f043 0302 	orr.w	r3, r3, #2
 800e998:	81a3      	strh	r3, [r4, #12]
 800e99a:	e7e3      	b.n	800e964 <__smakebuf_r+0xc>
 800e99c:	4b0d      	ldr	r3, [pc, #52]	; (800e9d4 <__smakebuf_r+0x7c>)
 800e99e:	62b3      	str	r3, [r6, #40]	; 0x28
 800e9a0:	89a3      	ldrh	r3, [r4, #12]
 800e9a2:	6020      	str	r0, [r4, #0]
 800e9a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e9a8:	81a3      	strh	r3, [r4, #12]
 800e9aa:	9b00      	ldr	r3, [sp, #0]
 800e9ac:	6163      	str	r3, [r4, #20]
 800e9ae:	9b01      	ldr	r3, [sp, #4]
 800e9b0:	6120      	str	r0, [r4, #16]
 800e9b2:	b15b      	cbz	r3, 800e9cc <__smakebuf_r+0x74>
 800e9b4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e9b8:	4630      	mov	r0, r6
 800e9ba:	f000 fdb5 	bl	800f528 <_isatty_r>
 800e9be:	b128      	cbz	r0, 800e9cc <__smakebuf_r+0x74>
 800e9c0:	89a3      	ldrh	r3, [r4, #12]
 800e9c2:	f023 0303 	bic.w	r3, r3, #3
 800e9c6:	f043 0301 	orr.w	r3, r3, #1
 800e9ca:	81a3      	strh	r3, [r4, #12]
 800e9cc:	89a0      	ldrh	r0, [r4, #12]
 800e9ce:	4305      	orrs	r5, r0
 800e9d0:	81a5      	strh	r5, [r4, #12]
 800e9d2:	e7cd      	b.n	800e970 <__smakebuf_r+0x18>
 800e9d4:	0800c9f1 	.word	0x0800c9f1

0800e9d8 <malloc>:
 800e9d8:	4b02      	ldr	r3, [pc, #8]	; (800e9e4 <malloc+0xc>)
 800e9da:	4601      	mov	r1, r0
 800e9dc:	6818      	ldr	r0, [r3, #0]
 800e9de:	f7fe b937 	b.w	800cc50 <_malloc_r>
 800e9e2:	bf00      	nop
 800e9e4:	20000054 	.word	0x20000054

0800e9e8 <__malloc_lock>:
 800e9e8:	4801      	ldr	r0, [pc, #4]	; (800e9f0 <__malloc_lock+0x8>)
 800e9ea:	f7fe b8f8 	b.w	800cbde <__retarget_lock_acquire_recursive>
 800e9ee:	bf00      	nop
 800e9f0:	200054c8 	.word	0x200054c8

0800e9f4 <__malloc_unlock>:
 800e9f4:	4801      	ldr	r0, [pc, #4]	; (800e9fc <__malloc_unlock+0x8>)
 800e9f6:	f7fe b8f3 	b.w	800cbe0 <__retarget_lock_release_recursive>
 800e9fa:	bf00      	nop
 800e9fc:	200054c8 	.word	0x200054c8

0800ea00 <_Balloc>:
 800ea00:	b570      	push	{r4, r5, r6, lr}
 800ea02:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ea04:	4604      	mov	r4, r0
 800ea06:	460d      	mov	r5, r1
 800ea08:	b976      	cbnz	r6, 800ea28 <_Balloc+0x28>
 800ea0a:	2010      	movs	r0, #16
 800ea0c:	f7ff ffe4 	bl	800e9d8 <malloc>
 800ea10:	4602      	mov	r2, r0
 800ea12:	6260      	str	r0, [r4, #36]	; 0x24
 800ea14:	b920      	cbnz	r0, 800ea20 <_Balloc+0x20>
 800ea16:	4b18      	ldr	r3, [pc, #96]	; (800ea78 <_Balloc+0x78>)
 800ea18:	4818      	ldr	r0, [pc, #96]	; (800ea7c <_Balloc+0x7c>)
 800ea1a:	2166      	movs	r1, #102	; 0x66
 800ea1c:	f000 fd42 	bl	800f4a4 <__assert_func>
 800ea20:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ea24:	6006      	str	r6, [r0, #0]
 800ea26:	60c6      	str	r6, [r0, #12]
 800ea28:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800ea2a:	68f3      	ldr	r3, [r6, #12]
 800ea2c:	b183      	cbz	r3, 800ea50 <_Balloc+0x50>
 800ea2e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ea30:	68db      	ldr	r3, [r3, #12]
 800ea32:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ea36:	b9b8      	cbnz	r0, 800ea68 <_Balloc+0x68>
 800ea38:	2101      	movs	r1, #1
 800ea3a:	fa01 f605 	lsl.w	r6, r1, r5
 800ea3e:	1d72      	adds	r2, r6, #5
 800ea40:	0092      	lsls	r2, r2, #2
 800ea42:	4620      	mov	r0, r4
 800ea44:	f000 fb60 	bl	800f108 <_calloc_r>
 800ea48:	b160      	cbz	r0, 800ea64 <_Balloc+0x64>
 800ea4a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ea4e:	e00e      	b.n	800ea6e <_Balloc+0x6e>
 800ea50:	2221      	movs	r2, #33	; 0x21
 800ea52:	2104      	movs	r1, #4
 800ea54:	4620      	mov	r0, r4
 800ea56:	f000 fb57 	bl	800f108 <_calloc_r>
 800ea5a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ea5c:	60f0      	str	r0, [r6, #12]
 800ea5e:	68db      	ldr	r3, [r3, #12]
 800ea60:	2b00      	cmp	r3, #0
 800ea62:	d1e4      	bne.n	800ea2e <_Balloc+0x2e>
 800ea64:	2000      	movs	r0, #0
 800ea66:	bd70      	pop	{r4, r5, r6, pc}
 800ea68:	6802      	ldr	r2, [r0, #0]
 800ea6a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ea6e:	2300      	movs	r3, #0
 800ea70:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ea74:	e7f7      	b.n	800ea66 <_Balloc+0x66>
 800ea76:	bf00      	nop
 800ea78:	08011231 	.word	0x08011231
 800ea7c:	080112b4 	.word	0x080112b4

0800ea80 <_Bfree>:
 800ea80:	b570      	push	{r4, r5, r6, lr}
 800ea82:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ea84:	4605      	mov	r5, r0
 800ea86:	460c      	mov	r4, r1
 800ea88:	b976      	cbnz	r6, 800eaa8 <_Bfree+0x28>
 800ea8a:	2010      	movs	r0, #16
 800ea8c:	f7ff ffa4 	bl	800e9d8 <malloc>
 800ea90:	4602      	mov	r2, r0
 800ea92:	6268      	str	r0, [r5, #36]	; 0x24
 800ea94:	b920      	cbnz	r0, 800eaa0 <_Bfree+0x20>
 800ea96:	4b09      	ldr	r3, [pc, #36]	; (800eabc <_Bfree+0x3c>)
 800ea98:	4809      	ldr	r0, [pc, #36]	; (800eac0 <_Bfree+0x40>)
 800ea9a:	218a      	movs	r1, #138	; 0x8a
 800ea9c:	f000 fd02 	bl	800f4a4 <__assert_func>
 800eaa0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800eaa4:	6006      	str	r6, [r0, #0]
 800eaa6:	60c6      	str	r6, [r0, #12]
 800eaa8:	b13c      	cbz	r4, 800eaba <_Bfree+0x3a>
 800eaaa:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800eaac:	6862      	ldr	r2, [r4, #4]
 800eaae:	68db      	ldr	r3, [r3, #12]
 800eab0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800eab4:	6021      	str	r1, [r4, #0]
 800eab6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800eaba:	bd70      	pop	{r4, r5, r6, pc}
 800eabc:	08011231 	.word	0x08011231
 800eac0:	080112b4 	.word	0x080112b4

0800eac4 <__multadd>:
 800eac4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eac8:	690d      	ldr	r5, [r1, #16]
 800eaca:	4607      	mov	r7, r0
 800eacc:	460c      	mov	r4, r1
 800eace:	461e      	mov	r6, r3
 800ead0:	f101 0c14 	add.w	ip, r1, #20
 800ead4:	2000      	movs	r0, #0
 800ead6:	f8dc 3000 	ldr.w	r3, [ip]
 800eada:	b299      	uxth	r1, r3
 800eadc:	fb02 6101 	mla	r1, r2, r1, r6
 800eae0:	0c1e      	lsrs	r6, r3, #16
 800eae2:	0c0b      	lsrs	r3, r1, #16
 800eae4:	fb02 3306 	mla	r3, r2, r6, r3
 800eae8:	b289      	uxth	r1, r1
 800eaea:	3001      	adds	r0, #1
 800eaec:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800eaf0:	4285      	cmp	r5, r0
 800eaf2:	f84c 1b04 	str.w	r1, [ip], #4
 800eaf6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800eafa:	dcec      	bgt.n	800ead6 <__multadd+0x12>
 800eafc:	b30e      	cbz	r6, 800eb42 <__multadd+0x7e>
 800eafe:	68a3      	ldr	r3, [r4, #8]
 800eb00:	42ab      	cmp	r3, r5
 800eb02:	dc19      	bgt.n	800eb38 <__multadd+0x74>
 800eb04:	6861      	ldr	r1, [r4, #4]
 800eb06:	4638      	mov	r0, r7
 800eb08:	3101      	adds	r1, #1
 800eb0a:	f7ff ff79 	bl	800ea00 <_Balloc>
 800eb0e:	4680      	mov	r8, r0
 800eb10:	b928      	cbnz	r0, 800eb1e <__multadd+0x5a>
 800eb12:	4602      	mov	r2, r0
 800eb14:	4b0c      	ldr	r3, [pc, #48]	; (800eb48 <__multadd+0x84>)
 800eb16:	480d      	ldr	r0, [pc, #52]	; (800eb4c <__multadd+0x88>)
 800eb18:	21b5      	movs	r1, #181	; 0xb5
 800eb1a:	f000 fcc3 	bl	800f4a4 <__assert_func>
 800eb1e:	6922      	ldr	r2, [r4, #16]
 800eb20:	3202      	adds	r2, #2
 800eb22:	f104 010c 	add.w	r1, r4, #12
 800eb26:	0092      	lsls	r2, r2, #2
 800eb28:	300c      	adds	r0, #12
 800eb2a:	f7fe f85a 	bl	800cbe2 <memcpy>
 800eb2e:	4621      	mov	r1, r4
 800eb30:	4638      	mov	r0, r7
 800eb32:	f7ff ffa5 	bl	800ea80 <_Bfree>
 800eb36:	4644      	mov	r4, r8
 800eb38:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800eb3c:	3501      	adds	r5, #1
 800eb3e:	615e      	str	r6, [r3, #20]
 800eb40:	6125      	str	r5, [r4, #16]
 800eb42:	4620      	mov	r0, r4
 800eb44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eb48:	080112a3 	.word	0x080112a3
 800eb4c:	080112b4 	.word	0x080112b4

0800eb50 <__hi0bits>:
 800eb50:	0c03      	lsrs	r3, r0, #16
 800eb52:	041b      	lsls	r3, r3, #16
 800eb54:	b9d3      	cbnz	r3, 800eb8c <__hi0bits+0x3c>
 800eb56:	0400      	lsls	r0, r0, #16
 800eb58:	2310      	movs	r3, #16
 800eb5a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800eb5e:	bf04      	itt	eq
 800eb60:	0200      	lsleq	r0, r0, #8
 800eb62:	3308      	addeq	r3, #8
 800eb64:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800eb68:	bf04      	itt	eq
 800eb6a:	0100      	lsleq	r0, r0, #4
 800eb6c:	3304      	addeq	r3, #4
 800eb6e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800eb72:	bf04      	itt	eq
 800eb74:	0080      	lsleq	r0, r0, #2
 800eb76:	3302      	addeq	r3, #2
 800eb78:	2800      	cmp	r0, #0
 800eb7a:	db05      	blt.n	800eb88 <__hi0bits+0x38>
 800eb7c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800eb80:	f103 0301 	add.w	r3, r3, #1
 800eb84:	bf08      	it	eq
 800eb86:	2320      	moveq	r3, #32
 800eb88:	4618      	mov	r0, r3
 800eb8a:	4770      	bx	lr
 800eb8c:	2300      	movs	r3, #0
 800eb8e:	e7e4      	b.n	800eb5a <__hi0bits+0xa>

0800eb90 <__lo0bits>:
 800eb90:	6803      	ldr	r3, [r0, #0]
 800eb92:	f013 0207 	ands.w	r2, r3, #7
 800eb96:	4601      	mov	r1, r0
 800eb98:	d00b      	beq.n	800ebb2 <__lo0bits+0x22>
 800eb9a:	07da      	lsls	r2, r3, #31
 800eb9c:	d423      	bmi.n	800ebe6 <__lo0bits+0x56>
 800eb9e:	0798      	lsls	r0, r3, #30
 800eba0:	bf49      	itett	mi
 800eba2:	085b      	lsrmi	r3, r3, #1
 800eba4:	089b      	lsrpl	r3, r3, #2
 800eba6:	2001      	movmi	r0, #1
 800eba8:	600b      	strmi	r3, [r1, #0]
 800ebaa:	bf5c      	itt	pl
 800ebac:	600b      	strpl	r3, [r1, #0]
 800ebae:	2002      	movpl	r0, #2
 800ebb0:	4770      	bx	lr
 800ebb2:	b298      	uxth	r0, r3
 800ebb4:	b9a8      	cbnz	r0, 800ebe2 <__lo0bits+0x52>
 800ebb6:	0c1b      	lsrs	r3, r3, #16
 800ebb8:	2010      	movs	r0, #16
 800ebba:	b2da      	uxtb	r2, r3
 800ebbc:	b90a      	cbnz	r2, 800ebc2 <__lo0bits+0x32>
 800ebbe:	3008      	adds	r0, #8
 800ebc0:	0a1b      	lsrs	r3, r3, #8
 800ebc2:	071a      	lsls	r2, r3, #28
 800ebc4:	bf04      	itt	eq
 800ebc6:	091b      	lsreq	r3, r3, #4
 800ebc8:	3004      	addeq	r0, #4
 800ebca:	079a      	lsls	r2, r3, #30
 800ebcc:	bf04      	itt	eq
 800ebce:	089b      	lsreq	r3, r3, #2
 800ebd0:	3002      	addeq	r0, #2
 800ebd2:	07da      	lsls	r2, r3, #31
 800ebd4:	d403      	bmi.n	800ebde <__lo0bits+0x4e>
 800ebd6:	085b      	lsrs	r3, r3, #1
 800ebd8:	f100 0001 	add.w	r0, r0, #1
 800ebdc:	d005      	beq.n	800ebea <__lo0bits+0x5a>
 800ebde:	600b      	str	r3, [r1, #0]
 800ebe0:	4770      	bx	lr
 800ebe2:	4610      	mov	r0, r2
 800ebe4:	e7e9      	b.n	800ebba <__lo0bits+0x2a>
 800ebe6:	2000      	movs	r0, #0
 800ebe8:	4770      	bx	lr
 800ebea:	2020      	movs	r0, #32
 800ebec:	4770      	bx	lr
	...

0800ebf0 <__i2b>:
 800ebf0:	b510      	push	{r4, lr}
 800ebf2:	460c      	mov	r4, r1
 800ebf4:	2101      	movs	r1, #1
 800ebf6:	f7ff ff03 	bl	800ea00 <_Balloc>
 800ebfa:	4602      	mov	r2, r0
 800ebfc:	b928      	cbnz	r0, 800ec0a <__i2b+0x1a>
 800ebfe:	4b05      	ldr	r3, [pc, #20]	; (800ec14 <__i2b+0x24>)
 800ec00:	4805      	ldr	r0, [pc, #20]	; (800ec18 <__i2b+0x28>)
 800ec02:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800ec06:	f000 fc4d 	bl	800f4a4 <__assert_func>
 800ec0a:	2301      	movs	r3, #1
 800ec0c:	6144      	str	r4, [r0, #20]
 800ec0e:	6103      	str	r3, [r0, #16]
 800ec10:	bd10      	pop	{r4, pc}
 800ec12:	bf00      	nop
 800ec14:	080112a3 	.word	0x080112a3
 800ec18:	080112b4 	.word	0x080112b4

0800ec1c <__multiply>:
 800ec1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec20:	4691      	mov	r9, r2
 800ec22:	690a      	ldr	r2, [r1, #16]
 800ec24:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ec28:	429a      	cmp	r2, r3
 800ec2a:	bfb8      	it	lt
 800ec2c:	460b      	movlt	r3, r1
 800ec2e:	460c      	mov	r4, r1
 800ec30:	bfbc      	itt	lt
 800ec32:	464c      	movlt	r4, r9
 800ec34:	4699      	movlt	r9, r3
 800ec36:	6927      	ldr	r7, [r4, #16]
 800ec38:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ec3c:	68a3      	ldr	r3, [r4, #8]
 800ec3e:	6861      	ldr	r1, [r4, #4]
 800ec40:	eb07 060a 	add.w	r6, r7, sl
 800ec44:	42b3      	cmp	r3, r6
 800ec46:	b085      	sub	sp, #20
 800ec48:	bfb8      	it	lt
 800ec4a:	3101      	addlt	r1, #1
 800ec4c:	f7ff fed8 	bl	800ea00 <_Balloc>
 800ec50:	b930      	cbnz	r0, 800ec60 <__multiply+0x44>
 800ec52:	4602      	mov	r2, r0
 800ec54:	4b44      	ldr	r3, [pc, #272]	; (800ed68 <__multiply+0x14c>)
 800ec56:	4845      	ldr	r0, [pc, #276]	; (800ed6c <__multiply+0x150>)
 800ec58:	f240 115d 	movw	r1, #349	; 0x15d
 800ec5c:	f000 fc22 	bl	800f4a4 <__assert_func>
 800ec60:	f100 0514 	add.w	r5, r0, #20
 800ec64:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800ec68:	462b      	mov	r3, r5
 800ec6a:	2200      	movs	r2, #0
 800ec6c:	4543      	cmp	r3, r8
 800ec6e:	d321      	bcc.n	800ecb4 <__multiply+0x98>
 800ec70:	f104 0314 	add.w	r3, r4, #20
 800ec74:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800ec78:	f109 0314 	add.w	r3, r9, #20
 800ec7c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800ec80:	9202      	str	r2, [sp, #8]
 800ec82:	1b3a      	subs	r2, r7, r4
 800ec84:	3a15      	subs	r2, #21
 800ec86:	f022 0203 	bic.w	r2, r2, #3
 800ec8a:	3204      	adds	r2, #4
 800ec8c:	f104 0115 	add.w	r1, r4, #21
 800ec90:	428f      	cmp	r7, r1
 800ec92:	bf38      	it	cc
 800ec94:	2204      	movcc	r2, #4
 800ec96:	9201      	str	r2, [sp, #4]
 800ec98:	9a02      	ldr	r2, [sp, #8]
 800ec9a:	9303      	str	r3, [sp, #12]
 800ec9c:	429a      	cmp	r2, r3
 800ec9e:	d80c      	bhi.n	800ecba <__multiply+0x9e>
 800eca0:	2e00      	cmp	r6, #0
 800eca2:	dd03      	ble.n	800ecac <__multiply+0x90>
 800eca4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800eca8:	2b00      	cmp	r3, #0
 800ecaa:	d05a      	beq.n	800ed62 <__multiply+0x146>
 800ecac:	6106      	str	r6, [r0, #16]
 800ecae:	b005      	add	sp, #20
 800ecb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ecb4:	f843 2b04 	str.w	r2, [r3], #4
 800ecb8:	e7d8      	b.n	800ec6c <__multiply+0x50>
 800ecba:	f8b3 a000 	ldrh.w	sl, [r3]
 800ecbe:	f1ba 0f00 	cmp.w	sl, #0
 800ecc2:	d024      	beq.n	800ed0e <__multiply+0xf2>
 800ecc4:	f104 0e14 	add.w	lr, r4, #20
 800ecc8:	46a9      	mov	r9, r5
 800ecca:	f04f 0c00 	mov.w	ip, #0
 800ecce:	f85e 2b04 	ldr.w	r2, [lr], #4
 800ecd2:	f8d9 1000 	ldr.w	r1, [r9]
 800ecd6:	fa1f fb82 	uxth.w	fp, r2
 800ecda:	b289      	uxth	r1, r1
 800ecdc:	fb0a 110b 	mla	r1, sl, fp, r1
 800ece0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800ece4:	f8d9 2000 	ldr.w	r2, [r9]
 800ece8:	4461      	add	r1, ip
 800ecea:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800ecee:	fb0a c20b 	mla	r2, sl, fp, ip
 800ecf2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800ecf6:	b289      	uxth	r1, r1
 800ecf8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800ecfc:	4577      	cmp	r7, lr
 800ecfe:	f849 1b04 	str.w	r1, [r9], #4
 800ed02:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800ed06:	d8e2      	bhi.n	800ecce <__multiply+0xb2>
 800ed08:	9a01      	ldr	r2, [sp, #4]
 800ed0a:	f845 c002 	str.w	ip, [r5, r2]
 800ed0e:	9a03      	ldr	r2, [sp, #12]
 800ed10:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800ed14:	3304      	adds	r3, #4
 800ed16:	f1b9 0f00 	cmp.w	r9, #0
 800ed1a:	d020      	beq.n	800ed5e <__multiply+0x142>
 800ed1c:	6829      	ldr	r1, [r5, #0]
 800ed1e:	f104 0c14 	add.w	ip, r4, #20
 800ed22:	46ae      	mov	lr, r5
 800ed24:	f04f 0a00 	mov.w	sl, #0
 800ed28:	f8bc b000 	ldrh.w	fp, [ip]
 800ed2c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800ed30:	fb09 220b 	mla	r2, r9, fp, r2
 800ed34:	4492      	add	sl, r2
 800ed36:	b289      	uxth	r1, r1
 800ed38:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800ed3c:	f84e 1b04 	str.w	r1, [lr], #4
 800ed40:	f85c 2b04 	ldr.w	r2, [ip], #4
 800ed44:	f8be 1000 	ldrh.w	r1, [lr]
 800ed48:	0c12      	lsrs	r2, r2, #16
 800ed4a:	fb09 1102 	mla	r1, r9, r2, r1
 800ed4e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800ed52:	4567      	cmp	r7, ip
 800ed54:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800ed58:	d8e6      	bhi.n	800ed28 <__multiply+0x10c>
 800ed5a:	9a01      	ldr	r2, [sp, #4]
 800ed5c:	50a9      	str	r1, [r5, r2]
 800ed5e:	3504      	adds	r5, #4
 800ed60:	e79a      	b.n	800ec98 <__multiply+0x7c>
 800ed62:	3e01      	subs	r6, #1
 800ed64:	e79c      	b.n	800eca0 <__multiply+0x84>
 800ed66:	bf00      	nop
 800ed68:	080112a3 	.word	0x080112a3
 800ed6c:	080112b4 	.word	0x080112b4

0800ed70 <__pow5mult>:
 800ed70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ed74:	4615      	mov	r5, r2
 800ed76:	f012 0203 	ands.w	r2, r2, #3
 800ed7a:	4606      	mov	r6, r0
 800ed7c:	460f      	mov	r7, r1
 800ed7e:	d007      	beq.n	800ed90 <__pow5mult+0x20>
 800ed80:	4c25      	ldr	r4, [pc, #148]	; (800ee18 <__pow5mult+0xa8>)
 800ed82:	3a01      	subs	r2, #1
 800ed84:	2300      	movs	r3, #0
 800ed86:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ed8a:	f7ff fe9b 	bl	800eac4 <__multadd>
 800ed8e:	4607      	mov	r7, r0
 800ed90:	10ad      	asrs	r5, r5, #2
 800ed92:	d03d      	beq.n	800ee10 <__pow5mult+0xa0>
 800ed94:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800ed96:	b97c      	cbnz	r4, 800edb8 <__pow5mult+0x48>
 800ed98:	2010      	movs	r0, #16
 800ed9a:	f7ff fe1d 	bl	800e9d8 <malloc>
 800ed9e:	4602      	mov	r2, r0
 800eda0:	6270      	str	r0, [r6, #36]	; 0x24
 800eda2:	b928      	cbnz	r0, 800edb0 <__pow5mult+0x40>
 800eda4:	4b1d      	ldr	r3, [pc, #116]	; (800ee1c <__pow5mult+0xac>)
 800eda6:	481e      	ldr	r0, [pc, #120]	; (800ee20 <__pow5mult+0xb0>)
 800eda8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800edac:	f000 fb7a 	bl	800f4a4 <__assert_func>
 800edb0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800edb4:	6004      	str	r4, [r0, #0]
 800edb6:	60c4      	str	r4, [r0, #12]
 800edb8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800edbc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800edc0:	b94c      	cbnz	r4, 800edd6 <__pow5mult+0x66>
 800edc2:	f240 2171 	movw	r1, #625	; 0x271
 800edc6:	4630      	mov	r0, r6
 800edc8:	f7ff ff12 	bl	800ebf0 <__i2b>
 800edcc:	2300      	movs	r3, #0
 800edce:	f8c8 0008 	str.w	r0, [r8, #8]
 800edd2:	4604      	mov	r4, r0
 800edd4:	6003      	str	r3, [r0, #0]
 800edd6:	f04f 0900 	mov.w	r9, #0
 800edda:	07eb      	lsls	r3, r5, #31
 800eddc:	d50a      	bpl.n	800edf4 <__pow5mult+0x84>
 800edde:	4639      	mov	r1, r7
 800ede0:	4622      	mov	r2, r4
 800ede2:	4630      	mov	r0, r6
 800ede4:	f7ff ff1a 	bl	800ec1c <__multiply>
 800ede8:	4639      	mov	r1, r7
 800edea:	4680      	mov	r8, r0
 800edec:	4630      	mov	r0, r6
 800edee:	f7ff fe47 	bl	800ea80 <_Bfree>
 800edf2:	4647      	mov	r7, r8
 800edf4:	106d      	asrs	r5, r5, #1
 800edf6:	d00b      	beq.n	800ee10 <__pow5mult+0xa0>
 800edf8:	6820      	ldr	r0, [r4, #0]
 800edfa:	b938      	cbnz	r0, 800ee0c <__pow5mult+0x9c>
 800edfc:	4622      	mov	r2, r4
 800edfe:	4621      	mov	r1, r4
 800ee00:	4630      	mov	r0, r6
 800ee02:	f7ff ff0b 	bl	800ec1c <__multiply>
 800ee06:	6020      	str	r0, [r4, #0]
 800ee08:	f8c0 9000 	str.w	r9, [r0]
 800ee0c:	4604      	mov	r4, r0
 800ee0e:	e7e4      	b.n	800edda <__pow5mult+0x6a>
 800ee10:	4638      	mov	r0, r7
 800ee12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ee16:	bf00      	nop
 800ee18:	08011400 	.word	0x08011400
 800ee1c:	08011231 	.word	0x08011231
 800ee20:	080112b4 	.word	0x080112b4

0800ee24 <__lshift>:
 800ee24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ee28:	460c      	mov	r4, r1
 800ee2a:	6849      	ldr	r1, [r1, #4]
 800ee2c:	6923      	ldr	r3, [r4, #16]
 800ee2e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ee32:	68a3      	ldr	r3, [r4, #8]
 800ee34:	4607      	mov	r7, r0
 800ee36:	4691      	mov	r9, r2
 800ee38:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ee3c:	f108 0601 	add.w	r6, r8, #1
 800ee40:	42b3      	cmp	r3, r6
 800ee42:	db0b      	blt.n	800ee5c <__lshift+0x38>
 800ee44:	4638      	mov	r0, r7
 800ee46:	f7ff fddb 	bl	800ea00 <_Balloc>
 800ee4a:	4605      	mov	r5, r0
 800ee4c:	b948      	cbnz	r0, 800ee62 <__lshift+0x3e>
 800ee4e:	4602      	mov	r2, r0
 800ee50:	4b2a      	ldr	r3, [pc, #168]	; (800eefc <__lshift+0xd8>)
 800ee52:	482b      	ldr	r0, [pc, #172]	; (800ef00 <__lshift+0xdc>)
 800ee54:	f240 11d9 	movw	r1, #473	; 0x1d9
 800ee58:	f000 fb24 	bl	800f4a4 <__assert_func>
 800ee5c:	3101      	adds	r1, #1
 800ee5e:	005b      	lsls	r3, r3, #1
 800ee60:	e7ee      	b.n	800ee40 <__lshift+0x1c>
 800ee62:	2300      	movs	r3, #0
 800ee64:	f100 0114 	add.w	r1, r0, #20
 800ee68:	f100 0210 	add.w	r2, r0, #16
 800ee6c:	4618      	mov	r0, r3
 800ee6e:	4553      	cmp	r3, sl
 800ee70:	db37      	blt.n	800eee2 <__lshift+0xbe>
 800ee72:	6920      	ldr	r0, [r4, #16]
 800ee74:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ee78:	f104 0314 	add.w	r3, r4, #20
 800ee7c:	f019 091f 	ands.w	r9, r9, #31
 800ee80:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ee84:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800ee88:	d02f      	beq.n	800eeea <__lshift+0xc6>
 800ee8a:	f1c9 0e20 	rsb	lr, r9, #32
 800ee8e:	468a      	mov	sl, r1
 800ee90:	f04f 0c00 	mov.w	ip, #0
 800ee94:	681a      	ldr	r2, [r3, #0]
 800ee96:	fa02 f209 	lsl.w	r2, r2, r9
 800ee9a:	ea42 020c 	orr.w	r2, r2, ip
 800ee9e:	f84a 2b04 	str.w	r2, [sl], #4
 800eea2:	f853 2b04 	ldr.w	r2, [r3], #4
 800eea6:	4298      	cmp	r0, r3
 800eea8:	fa22 fc0e 	lsr.w	ip, r2, lr
 800eeac:	d8f2      	bhi.n	800ee94 <__lshift+0x70>
 800eeae:	1b03      	subs	r3, r0, r4
 800eeb0:	3b15      	subs	r3, #21
 800eeb2:	f023 0303 	bic.w	r3, r3, #3
 800eeb6:	3304      	adds	r3, #4
 800eeb8:	f104 0215 	add.w	r2, r4, #21
 800eebc:	4290      	cmp	r0, r2
 800eebe:	bf38      	it	cc
 800eec0:	2304      	movcc	r3, #4
 800eec2:	f841 c003 	str.w	ip, [r1, r3]
 800eec6:	f1bc 0f00 	cmp.w	ip, #0
 800eeca:	d001      	beq.n	800eed0 <__lshift+0xac>
 800eecc:	f108 0602 	add.w	r6, r8, #2
 800eed0:	3e01      	subs	r6, #1
 800eed2:	4638      	mov	r0, r7
 800eed4:	612e      	str	r6, [r5, #16]
 800eed6:	4621      	mov	r1, r4
 800eed8:	f7ff fdd2 	bl	800ea80 <_Bfree>
 800eedc:	4628      	mov	r0, r5
 800eede:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800eee2:	f842 0f04 	str.w	r0, [r2, #4]!
 800eee6:	3301      	adds	r3, #1
 800eee8:	e7c1      	b.n	800ee6e <__lshift+0x4a>
 800eeea:	3904      	subs	r1, #4
 800eeec:	f853 2b04 	ldr.w	r2, [r3], #4
 800eef0:	f841 2f04 	str.w	r2, [r1, #4]!
 800eef4:	4298      	cmp	r0, r3
 800eef6:	d8f9      	bhi.n	800eeec <__lshift+0xc8>
 800eef8:	e7ea      	b.n	800eed0 <__lshift+0xac>
 800eefa:	bf00      	nop
 800eefc:	080112a3 	.word	0x080112a3
 800ef00:	080112b4 	.word	0x080112b4

0800ef04 <__mcmp>:
 800ef04:	b530      	push	{r4, r5, lr}
 800ef06:	6902      	ldr	r2, [r0, #16]
 800ef08:	690c      	ldr	r4, [r1, #16]
 800ef0a:	1b12      	subs	r2, r2, r4
 800ef0c:	d10e      	bne.n	800ef2c <__mcmp+0x28>
 800ef0e:	f100 0314 	add.w	r3, r0, #20
 800ef12:	3114      	adds	r1, #20
 800ef14:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800ef18:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800ef1c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800ef20:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800ef24:	42a5      	cmp	r5, r4
 800ef26:	d003      	beq.n	800ef30 <__mcmp+0x2c>
 800ef28:	d305      	bcc.n	800ef36 <__mcmp+0x32>
 800ef2a:	2201      	movs	r2, #1
 800ef2c:	4610      	mov	r0, r2
 800ef2e:	bd30      	pop	{r4, r5, pc}
 800ef30:	4283      	cmp	r3, r0
 800ef32:	d3f3      	bcc.n	800ef1c <__mcmp+0x18>
 800ef34:	e7fa      	b.n	800ef2c <__mcmp+0x28>
 800ef36:	f04f 32ff 	mov.w	r2, #4294967295
 800ef3a:	e7f7      	b.n	800ef2c <__mcmp+0x28>

0800ef3c <__mdiff>:
 800ef3c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef40:	460c      	mov	r4, r1
 800ef42:	4606      	mov	r6, r0
 800ef44:	4611      	mov	r1, r2
 800ef46:	4620      	mov	r0, r4
 800ef48:	4690      	mov	r8, r2
 800ef4a:	f7ff ffdb 	bl	800ef04 <__mcmp>
 800ef4e:	1e05      	subs	r5, r0, #0
 800ef50:	d110      	bne.n	800ef74 <__mdiff+0x38>
 800ef52:	4629      	mov	r1, r5
 800ef54:	4630      	mov	r0, r6
 800ef56:	f7ff fd53 	bl	800ea00 <_Balloc>
 800ef5a:	b930      	cbnz	r0, 800ef6a <__mdiff+0x2e>
 800ef5c:	4b3a      	ldr	r3, [pc, #232]	; (800f048 <__mdiff+0x10c>)
 800ef5e:	4602      	mov	r2, r0
 800ef60:	f240 2132 	movw	r1, #562	; 0x232
 800ef64:	4839      	ldr	r0, [pc, #228]	; (800f04c <__mdiff+0x110>)
 800ef66:	f000 fa9d 	bl	800f4a4 <__assert_func>
 800ef6a:	2301      	movs	r3, #1
 800ef6c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ef70:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ef74:	bfa4      	itt	ge
 800ef76:	4643      	movge	r3, r8
 800ef78:	46a0      	movge	r8, r4
 800ef7a:	4630      	mov	r0, r6
 800ef7c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800ef80:	bfa6      	itte	ge
 800ef82:	461c      	movge	r4, r3
 800ef84:	2500      	movge	r5, #0
 800ef86:	2501      	movlt	r5, #1
 800ef88:	f7ff fd3a 	bl	800ea00 <_Balloc>
 800ef8c:	b920      	cbnz	r0, 800ef98 <__mdiff+0x5c>
 800ef8e:	4b2e      	ldr	r3, [pc, #184]	; (800f048 <__mdiff+0x10c>)
 800ef90:	4602      	mov	r2, r0
 800ef92:	f44f 7110 	mov.w	r1, #576	; 0x240
 800ef96:	e7e5      	b.n	800ef64 <__mdiff+0x28>
 800ef98:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800ef9c:	6926      	ldr	r6, [r4, #16]
 800ef9e:	60c5      	str	r5, [r0, #12]
 800efa0:	f104 0914 	add.w	r9, r4, #20
 800efa4:	f108 0514 	add.w	r5, r8, #20
 800efa8:	f100 0e14 	add.w	lr, r0, #20
 800efac:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800efb0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800efb4:	f108 0210 	add.w	r2, r8, #16
 800efb8:	46f2      	mov	sl, lr
 800efba:	2100      	movs	r1, #0
 800efbc:	f859 3b04 	ldr.w	r3, [r9], #4
 800efc0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800efc4:	fa1f f883 	uxth.w	r8, r3
 800efc8:	fa11 f18b 	uxtah	r1, r1, fp
 800efcc:	0c1b      	lsrs	r3, r3, #16
 800efce:	eba1 0808 	sub.w	r8, r1, r8
 800efd2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800efd6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800efda:	fa1f f888 	uxth.w	r8, r8
 800efde:	1419      	asrs	r1, r3, #16
 800efe0:	454e      	cmp	r6, r9
 800efe2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800efe6:	f84a 3b04 	str.w	r3, [sl], #4
 800efea:	d8e7      	bhi.n	800efbc <__mdiff+0x80>
 800efec:	1b33      	subs	r3, r6, r4
 800efee:	3b15      	subs	r3, #21
 800eff0:	f023 0303 	bic.w	r3, r3, #3
 800eff4:	3304      	adds	r3, #4
 800eff6:	3415      	adds	r4, #21
 800eff8:	42a6      	cmp	r6, r4
 800effa:	bf38      	it	cc
 800effc:	2304      	movcc	r3, #4
 800effe:	441d      	add	r5, r3
 800f000:	4473      	add	r3, lr
 800f002:	469e      	mov	lr, r3
 800f004:	462e      	mov	r6, r5
 800f006:	4566      	cmp	r6, ip
 800f008:	d30e      	bcc.n	800f028 <__mdiff+0xec>
 800f00a:	f10c 0203 	add.w	r2, ip, #3
 800f00e:	1b52      	subs	r2, r2, r5
 800f010:	f022 0203 	bic.w	r2, r2, #3
 800f014:	3d03      	subs	r5, #3
 800f016:	45ac      	cmp	ip, r5
 800f018:	bf38      	it	cc
 800f01a:	2200      	movcc	r2, #0
 800f01c:	441a      	add	r2, r3
 800f01e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800f022:	b17b      	cbz	r3, 800f044 <__mdiff+0x108>
 800f024:	6107      	str	r7, [r0, #16]
 800f026:	e7a3      	b.n	800ef70 <__mdiff+0x34>
 800f028:	f856 8b04 	ldr.w	r8, [r6], #4
 800f02c:	fa11 f288 	uxtah	r2, r1, r8
 800f030:	1414      	asrs	r4, r2, #16
 800f032:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800f036:	b292      	uxth	r2, r2
 800f038:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800f03c:	f84e 2b04 	str.w	r2, [lr], #4
 800f040:	1421      	asrs	r1, r4, #16
 800f042:	e7e0      	b.n	800f006 <__mdiff+0xca>
 800f044:	3f01      	subs	r7, #1
 800f046:	e7ea      	b.n	800f01e <__mdiff+0xe2>
 800f048:	080112a3 	.word	0x080112a3
 800f04c:	080112b4 	.word	0x080112b4

0800f050 <__d2b>:
 800f050:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f054:	4689      	mov	r9, r1
 800f056:	2101      	movs	r1, #1
 800f058:	ec57 6b10 	vmov	r6, r7, d0
 800f05c:	4690      	mov	r8, r2
 800f05e:	f7ff fccf 	bl	800ea00 <_Balloc>
 800f062:	4604      	mov	r4, r0
 800f064:	b930      	cbnz	r0, 800f074 <__d2b+0x24>
 800f066:	4602      	mov	r2, r0
 800f068:	4b25      	ldr	r3, [pc, #148]	; (800f100 <__d2b+0xb0>)
 800f06a:	4826      	ldr	r0, [pc, #152]	; (800f104 <__d2b+0xb4>)
 800f06c:	f240 310a 	movw	r1, #778	; 0x30a
 800f070:	f000 fa18 	bl	800f4a4 <__assert_func>
 800f074:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800f078:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800f07c:	bb35      	cbnz	r5, 800f0cc <__d2b+0x7c>
 800f07e:	2e00      	cmp	r6, #0
 800f080:	9301      	str	r3, [sp, #4]
 800f082:	d028      	beq.n	800f0d6 <__d2b+0x86>
 800f084:	4668      	mov	r0, sp
 800f086:	9600      	str	r6, [sp, #0]
 800f088:	f7ff fd82 	bl	800eb90 <__lo0bits>
 800f08c:	9900      	ldr	r1, [sp, #0]
 800f08e:	b300      	cbz	r0, 800f0d2 <__d2b+0x82>
 800f090:	9a01      	ldr	r2, [sp, #4]
 800f092:	f1c0 0320 	rsb	r3, r0, #32
 800f096:	fa02 f303 	lsl.w	r3, r2, r3
 800f09a:	430b      	orrs	r3, r1
 800f09c:	40c2      	lsrs	r2, r0
 800f09e:	6163      	str	r3, [r4, #20]
 800f0a0:	9201      	str	r2, [sp, #4]
 800f0a2:	9b01      	ldr	r3, [sp, #4]
 800f0a4:	61a3      	str	r3, [r4, #24]
 800f0a6:	2b00      	cmp	r3, #0
 800f0a8:	bf14      	ite	ne
 800f0aa:	2202      	movne	r2, #2
 800f0ac:	2201      	moveq	r2, #1
 800f0ae:	6122      	str	r2, [r4, #16]
 800f0b0:	b1d5      	cbz	r5, 800f0e8 <__d2b+0x98>
 800f0b2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800f0b6:	4405      	add	r5, r0
 800f0b8:	f8c9 5000 	str.w	r5, [r9]
 800f0bc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800f0c0:	f8c8 0000 	str.w	r0, [r8]
 800f0c4:	4620      	mov	r0, r4
 800f0c6:	b003      	add	sp, #12
 800f0c8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f0cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800f0d0:	e7d5      	b.n	800f07e <__d2b+0x2e>
 800f0d2:	6161      	str	r1, [r4, #20]
 800f0d4:	e7e5      	b.n	800f0a2 <__d2b+0x52>
 800f0d6:	a801      	add	r0, sp, #4
 800f0d8:	f7ff fd5a 	bl	800eb90 <__lo0bits>
 800f0dc:	9b01      	ldr	r3, [sp, #4]
 800f0de:	6163      	str	r3, [r4, #20]
 800f0e0:	2201      	movs	r2, #1
 800f0e2:	6122      	str	r2, [r4, #16]
 800f0e4:	3020      	adds	r0, #32
 800f0e6:	e7e3      	b.n	800f0b0 <__d2b+0x60>
 800f0e8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800f0ec:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800f0f0:	f8c9 0000 	str.w	r0, [r9]
 800f0f4:	6918      	ldr	r0, [r3, #16]
 800f0f6:	f7ff fd2b 	bl	800eb50 <__hi0bits>
 800f0fa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800f0fe:	e7df      	b.n	800f0c0 <__d2b+0x70>
 800f100:	080112a3 	.word	0x080112a3
 800f104:	080112b4 	.word	0x080112b4

0800f108 <_calloc_r>:
 800f108:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f10a:	fba1 2402 	umull	r2, r4, r1, r2
 800f10e:	b94c      	cbnz	r4, 800f124 <_calloc_r+0x1c>
 800f110:	4611      	mov	r1, r2
 800f112:	9201      	str	r2, [sp, #4]
 800f114:	f7fd fd9c 	bl	800cc50 <_malloc_r>
 800f118:	9a01      	ldr	r2, [sp, #4]
 800f11a:	4605      	mov	r5, r0
 800f11c:	b930      	cbnz	r0, 800f12c <_calloc_r+0x24>
 800f11e:	4628      	mov	r0, r5
 800f120:	b003      	add	sp, #12
 800f122:	bd30      	pop	{r4, r5, pc}
 800f124:	220c      	movs	r2, #12
 800f126:	6002      	str	r2, [r0, #0]
 800f128:	2500      	movs	r5, #0
 800f12a:	e7f8      	b.n	800f11e <_calloc_r+0x16>
 800f12c:	4621      	mov	r1, r4
 800f12e:	f7fd fd66 	bl	800cbfe <memset>
 800f132:	e7f4      	b.n	800f11e <_calloc_r+0x16>

0800f134 <_free_r>:
 800f134:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f136:	2900      	cmp	r1, #0
 800f138:	d044      	beq.n	800f1c4 <_free_r+0x90>
 800f13a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f13e:	9001      	str	r0, [sp, #4]
 800f140:	2b00      	cmp	r3, #0
 800f142:	f1a1 0404 	sub.w	r4, r1, #4
 800f146:	bfb8      	it	lt
 800f148:	18e4      	addlt	r4, r4, r3
 800f14a:	f7ff fc4d 	bl	800e9e8 <__malloc_lock>
 800f14e:	4a1e      	ldr	r2, [pc, #120]	; (800f1c8 <_free_r+0x94>)
 800f150:	9801      	ldr	r0, [sp, #4]
 800f152:	6813      	ldr	r3, [r2, #0]
 800f154:	b933      	cbnz	r3, 800f164 <_free_r+0x30>
 800f156:	6063      	str	r3, [r4, #4]
 800f158:	6014      	str	r4, [r2, #0]
 800f15a:	b003      	add	sp, #12
 800f15c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f160:	f7ff bc48 	b.w	800e9f4 <__malloc_unlock>
 800f164:	42a3      	cmp	r3, r4
 800f166:	d908      	bls.n	800f17a <_free_r+0x46>
 800f168:	6825      	ldr	r5, [r4, #0]
 800f16a:	1961      	adds	r1, r4, r5
 800f16c:	428b      	cmp	r3, r1
 800f16e:	bf01      	itttt	eq
 800f170:	6819      	ldreq	r1, [r3, #0]
 800f172:	685b      	ldreq	r3, [r3, #4]
 800f174:	1949      	addeq	r1, r1, r5
 800f176:	6021      	streq	r1, [r4, #0]
 800f178:	e7ed      	b.n	800f156 <_free_r+0x22>
 800f17a:	461a      	mov	r2, r3
 800f17c:	685b      	ldr	r3, [r3, #4]
 800f17e:	b10b      	cbz	r3, 800f184 <_free_r+0x50>
 800f180:	42a3      	cmp	r3, r4
 800f182:	d9fa      	bls.n	800f17a <_free_r+0x46>
 800f184:	6811      	ldr	r1, [r2, #0]
 800f186:	1855      	adds	r5, r2, r1
 800f188:	42a5      	cmp	r5, r4
 800f18a:	d10b      	bne.n	800f1a4 <_free_r+0x70>
 800f18c:	6824      	ldr	r4, [r4, #0]
 800f18e:	4421      	add	r1, r4
 800f190:	1854      	adds	r4, r2, r1
 800f192:	42a3      	cmp	r3, r4
 800f194:	6011      	str	r1, [r2, #0]
 800f196:	d1e0      	bne.n	800f15a <_free_r+0x26>
 800f198:	681c      	ldr	r4, [r3, #0]
 800f19a:	685b      	ldr	r3, [r3, #4]
 800f19c:	6053      	str	r3, [r2, #4]
 800f19e:	4421      	add	r1, r4
 800f1a0:	6011      	str	r1, [r2, #0]
 800f1a2:	e7da      	b.n	800f15a <_free_r+0x26>
 800f1a4:	d902      	bls.n	800f1ac <_free_r+0x78>
 800f1a6:	230c      	movs	r3, #12
 800f1a8:	6003      	str	r3, [r0, #0]
 800f1aa:	e7d6      	b.n	800f15a <_free_r+0x26>
 800f1ac:	6825      	ldr	r5, [r4, #0]
 800f1ae:	1961      	adds	r1, r4, r5
 800f1b0:	428b      	cmp	r3, r1
 800f1b2:	bf04      	itt	eq
 800f1b4:	6819      	ldreq	r1, [r3, #0]
 800f1b6:	685b      	ldreq	r3, [r3, #4]
 800f1b8:	6063      	str	r3, [r4, #4]
 800f1ba:	bf04      	itt	eq
 800f1bc:	1949      	addeq	r1, r1, r5
 800f1be:	6021      	streq	r1, [r4, #0]
 800f1c0:	6054      	str	r4, [r2, #4]
 800f1c2:	e7ca      	b.n	800f15a <_free_r+0x26>
 800f1c4:	b003      	add	sp, #12
 800f1c6:	bd30      	pop	{r4, r5, pc}
 800f1c8:	200054cc 	.word	0x200054cc

0800f1cc <__sfputc_r>:
 800f1cc:	6893      	ldr	r3, [r2, #8]
 800f1ce:	3b01      	subs	r3, #1
 800f1d0:	2b00      	cmp	r3, #0
 800f1d2:	b410      	push	{r4}
 800f1d4:	6093      	str	r3, [r2, #8]
 800f1d6:	da08      	bge.n	800f1ea <__sfputc_r+0x1e>
 800f1d8:	6994      	ldr	r4, [r2, #24]
 800f1da:	42a3      	cmp	r3, r4
 800f1dc:	db01      	blt.n	800f1e2 <__sfputc_r+0x16>
 800f1de:	290a      	cmp	r1, #10
 800f1e0:	d103      	bne.n	800f1ea <__sfputc_r+0x1e>
 800f1e2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f1e6:	f7fe bb5d 	b.w	800d8a4 <__swbuf_r>
 800f1ea:	6813      	ldr	r3, [r2, #0]
 800f1ec:	1c58      	adds	r0, r3, #1
 800f1ee:	6010      	str	r0, [r2, #0]
 800f1f0:	7019      	strb	r1, [r3, #0]
 800f1f2:	4608      	mov	r0, r1
 800f1f4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f1f8:	4770      	bx	lr

0800f1fa <__sfputs_r>:
 800f1fa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f1fc:	4606      	mov	r6, r0
 800f1fe:	460f      	mov	r7, r1
 800f200:	4614      	mov	r4, r2
 800f202:	18d5      	adds	r5, r2, r3
 800f204:	42ac      	cmp	r4, r5
 800f206:	d101      	bne.n	800f20c <__sfputs_r+0x12>
 800f208:	2000      	movs	r0, #0
 800f20a:	e007      	b.n	800f21c <__sfputs_r+0x22>
 800f20c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f210:	463a      	mov	r2, r7
 800f212:	4630      	mov	r0, r6
 800f214:	f7ff ffda 	bl	800f1cc <__sfputc_r>
 800f218:	1c43      	adds	r3, r0, #1
 800f21a:	d1f3      	bne.n	800f204 <__sfputs_r+0xa>
 800f21c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800f220 <_vfiprintf_r>:
 800f220:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f224:	460d      	mov	r5, r1
 800f226:	b09d      	sub	sp, #116	; 0x74
 800f228:	4614      	mov	r4, r2
 800f22a:	4698      	mov	r8, r3
 800f22c:	4606      	mov	r6, r0
 800f22e:	b118      	cbz	r0, 800f238 <_vfiprintf_r+0x18>
 800f230:	6983      	ldr	r3, [r0, #24]
 800f232:	b90b      	cbnz	r3, 800f238 <_vfiprintf_r+0x18>
 800f234:	f7fd fc10 	bl	800ca58 <__sinit>
 800f238:	4b89      	ldr	r3, [pc, #548]	; (800f460 <_vfiprintf_r+0x240>)
 800f23a:	429d      	cmp	r5, r3
 800f23c:	d11b      	bne.n	800f276 <_vfiprintf_r+0x56>
 800f23e:	6875      	ldr	r5, [r6, #4]
 800f240:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f242:	07d9      	lsls	r1, r3, #31
 800f244:	d405      	bmi.n	800f252 <_vfiprintf_r+0x32>
 800f246:	89ab      	ldrh	r3, [r5, #12]
 800f248:	059a      	lsls	r2, r3, #22
 800f24a:	d402      	bmi.n	800f252 <_vfiprintf_r+0x32>
 800f24c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f24e:	f7fd fcc6 	bl	800cbde <__retarget_lock_acquire_recursive>
 800f252:	89ab      	ldrh	r3, [r5, #12]
 800f254:	071b      	lsls	r3, r3, #28
 800f256:	d501      	bpl.n	800f25c <_vfiprintf_r+0x3c>
 800f258:	692b      	ldr	r3, [r5, #16]
 800f25a:	b9eb      	cbnz	r3, 800f298 <_vfiprintf_r+0x78>
 800f25c:	4629      	mov	r1, r5
 800f25e:	4630      	mov	r0, r6
 800f260:	f7fe fb84 	bl	800d96c <__swsetup_r>
 800f264:	b1c0      	cbz	r0, 800f298 <_vfiprintf_r+0x78>
 800f266:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f268:	07dc      	lsls	r4, r3, #31
 800f26a:	d50e      	bpl.n	800f28a <_vfiprintf_r+0x6a>
 800f26c:	f04f 30ff 	mov.w	r0, #4294967295
 800f270:	b01d      	add	sp, #116	; 0x74
 800f272:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f276:	4b7b      	ldr	r3, [pc, #492]	; (800f464 <_vfiprintf_r+0x244>)
 800f278:	429d      	cmp	r5, r3
 800f27a:	d101      	bne.n	800f280 <_vfiprintf_r+0x60>
 800f27c:	68b5      	ldr	r5, [r6, #8]
 800f27e:	e7df      	b.n	800f240 <_vfiprintf_r+0x20>
 800f280:	4b79      	ldr	r3, [pc, #484]	; (800f468 <_vfiprintf_r+0x248>)
 800f282:	429d      	cmp	r5, r3
 800f284:	bf08      	it	eq
 800f286:	68f5      	ldreq	r5, [r6, #12]
 800f288:	e7da      	b.n	800f240 <_vfiprintf_r+0x20>
 800f28a:	89ab      	ldrh	r3, [r5, #12]
 800f28c:	0598      	lsls	r0, r3, #22
 800f28e:	d4ed      	bmi.n	800f26c <_vfiprintf_r+0x4c>
 800f290:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f292:	f7fd fca5 	bl	800cbe0 <__retarget_lock_release_recursive>
 800f296:	e7e9      	b.n	800f26c <_vfiprintf_r+0x4c>
 800f298:	2300      	movs	r3, #0
 800f29a:	9309      	str	r3, [sp, #36]	; 0x24
 800f29c:	2320      	movs	r3, #32
 800f29e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f2a2:	f8cd 800c 	str.w	r8, [sp, #12]
 800f2a6:	2330      	movs	r3, #48	; 0x30
 800f2a8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800f46c <_vfiprintf_r+0x24c>
 800f2ac:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f2b0:	f04f 0901 	mov.w	r9, #1
 800f2b4:	4623      	mov	r3, r4
 800f2b6:	469a      	mov	sl, r3
 800f2b8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f2bc:	b10a      	cbz	r2, 800f2c2 <_vfiprintf_r+0xa2>
 800f2be:	2a25      	cmp	r2, #37	; 0x25
 800f2c0:	d1f9      	bne.n	800f2b6 <_vfiprintf_r+0x96>
 800f2c2:	ebba 0b04 	subs.w	fp, sl, r4
 800f2c6:	d00b      	beq.n	800f2e0 <_vfiprintf_r+0xc0>
 800f2c8:	465b      	mov	r3, fp
 800f2ca:	4622      	mov	r2, r4
 800f2cc:	4629      	mov	r1, r5
 800f2ce:	4630      	mov	r0, r6
 800f2d0:	f7ff ff93 	bl	800f1fa <__sfputs_r>
 800f2d4:	3001      	adds	r0, #1
 800f2d6:	f000 80aa 	beq.w	800f42e <_vfiprintf_r+0x20e>
 800f2da:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f2dc:	445a      	add	r2, fp
 800f2de:	9209      	str	r2, [sp, #36]	; 0x24
 800f2e0:	f89a 3000 	ldrb.w	r3, [sl]
 800f2e4:	2b00      	cmp	r3, #0
 800f2e6:	f000 80a2 	beq.w	800f42e <_vfiprintf_r+0x20e>
 800f2ea:	2300      	movs	r3, #0
 800f2ec:	f04f 32ff 	mov.w	r2, #4294967295
 800f2f0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f2f4:	f10a 0a01 	add.w	sl, sl, #1
 800f2f8:	9304      	str	r3, [sp, #16]
 800f2fa:	9307      	str	r3, [sp, #28]
 800f2fc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f300:	931a      	str	r3, [sp, #104]	; 0x68
 800f302:	4654      	mov	r4, sl
 800f304:	2205      	movs	r2, #5
 800f306:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f30a:	4858      	ldr	r0, [pc, #352]	; (800f46c <_vfiprintf_r+0x24c>)
 800f30c:	f7f0 ff68 	bl	80001e0 <memchr>
 800f310:	9a04      	ldr	r2, [sp, #16]
 800f312:	b9d8      	cbnz	r0, 800f34c <_vfiprintf_r+0x12c>
 800f314:	06d1      	lsls	r1, r2, #27
 800f316:	bf44      	itt	mi
 800f318:	2320      	movmi	r3, #32
 800f31a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f31e:	0713      	lsls	r3, r2, #28
 800f320:	bf44      	itt	mi
 800f322:	232b      	movmi	r3, #43	; 0x2b
 800f324:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f328:	f89a 3000 	ldrb.w	r3, [sl]
 800f32c:	2b2a      	cmp	r3, #42	; 0x2a
 800f32e:	d015      	beq.n	800f35c <_vfiprintf_r+0x13c>
 800f330:	9a07      	ldr	r2, [sp, #28]
 800f332:	4654      	mov	r4, sl
 800f334:	2000      	movs	r0, #0
 800f336:	f04f 0c0a 	mov.w	ip, #10
 800f33a:	4621      	mov	r1, r4
 800f33c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f340:	3b30      	subs	r3, #48	; 0x30
 800f342:	2b09      	cmp	r3, #9
 800f344:	d94e      	bls.n	800f3e4 <_vfiprintf_r+0x1c4>
 800f346:	b1b0      	cbz	r0, 800f376 <_vfiprintf_r+0x156>
 800f348:	9207      	str	r2, [sp, #28]
 800f34a:	e014      	b.n	800f376 <_vfiprintf_r+0x156>
 800f34c:	eba0 0308 	sub.w	r3, r0, r8
 800f350:	fa09 f303 	lsl.w	r3, r9, r3
 800f354:	4313      	orrs	r3, r2
 800f356:	9304      	str	r3, [sp, #16]
 800f358:	46a2      	mov	sl, r4
 800f35a:	e7d2      	b.n	800f302 <_vfiprintf_r+0xe2>
 800f35c:	9b03      	ldr	r3, [sp, #12]
 800f35e:	1d19      	adds	r1, r3, #4
 800f360:	681b      	ldr	r3, [r3, #0]
 800f362:	9103      	str	r1, [sp, #12]
 800f364:	2b00      	cmp	r3, #0
 800f366:	bfbb      	ittet	lt
 800f368:	425b      	neglt	r3, r3
 800f36a:	f042 0202 	orrlt.w	r2, r2, #2
 800f36e:	9307      	strge	r3, [sp, #28]
 800f370:	9307      	strlt	r3, [sp, #28]
 800f372:	bfb8      	it	lt
 800f374:	9204      	strlt	r2, [sp, #16]
 800f376:	7823      	ldrb	r3, [r4, #0]
 800f378:	2b2e      	cmp	r3, #46	; 0x2e
 800f37a:	d10c      	bne.n	800f396 <_vfiprintf_r+0x176>
 800f37c:	7863      	ldrb	r3, [r4, #1]
 800f37e:	2b2a      	cmp	r3, #42	; 0x2a
 800f380:	d135      	bne.n	800f3ee <_vfiprintf_r+0x1ce>
 800f382:	9b03      	ldr	r3, [sp, #12]
 800f384:	1d1a      	adds	r2, r3, #4
 800f386:	681b      	ldr	r3, [r3, #0]
 800f388:	9203      	str	r2, [sp, #12]
 800f38a:	2b00      	cmp	r3, #0
 800f38c:	bfb8      	it	lt
 800f38e:	f04f 33ff 	movlt.w	r3, #4294967295
 800f392:	3402      	adds	r4, #2
 800f394:	9305      	str	r3, [sp, #20]
 800f396:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800f47c <_vfiprintf_r+0x25c>
 800f39a:	7821      	ldrb	r1, [r4, #0]
 800f39c:	2203      	movs	r2, #3
 800f39e:	4650      	mov	r0, sl
 800f3a0:	f7f0 ff1e 	bl	80001e0 <memchr>
 800f3a4:	b140      	cbz	r0, 800f3b8 <_vfiprintf_r+0x198>
 800f3a6:	2340      	movs	r3, #64	; 0x40
 800f3a8:	eba0 000a 	sub.w	r0, r0, sl
 800f3ac:	fa03 f000 	lsl.w	r0, r3, r0
 800f3b0:	9b04      	ldr	r3, [sp, #16]
 800f3b2:	4303      	orrs	r3, r0
 800f3b4:	3401      	adds	r4, #1
 800f3b6:	9304      	str	r3, [sp, #16]
 800f3b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f3bc:	482c      	ldr	r0, [pc, #176]	; (800f470 <_vfiprintf_r+0x250>)
 800f3be:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f3c2:	2206      	movs	r2, #6
 800f3c4:	f7f0 ff0c 	bl	80001e0 <memchr>
 800f3c8:	2800      	cmp	r0, #0
 800f3ca:	d03f      	beq.n	800f44c <_vfiprintf_r+0x22c>
 800f3cc:	4b29      	ldr	r3, [pc, #164]	; (800f474 <_vfiprintf_r+0x254>)
 800f3ce:	bb1b      	cbnz	r3, 800f418 <_vfiprintf_r+0x1f8>
 800f3d0:	9b03      	ldr	r3, [sp, #12]
 800f3d2:	3307      	adds	r3, #7
 800f3d4:	f023 0307 	bic.w	r3, r3, #7
 800f3d8:	3308      	adds	r3, #8
 800f3da:	9303      	str	r3, [sp, #12]
 800f3dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f3de:	443b      	add	r3, r7
 800f3e0:	9309      	str	r3, [sp, #36]	; 0x24
 800f3e2:	e767      	b.n	800f2b4 <_vfiprintf_r+0x94>
 800f3e4:	fb0c 3202 	mla	r2, ip, r2, r3
 800f3e8:	460c      	mov	r4, r1
 800f3ea:	2001      	movs	r0, #1
 800f3ec:	e7a5      	b.n	800f33a <_vfiprintf_r+0x11a>
 800f3ee:	2300      	movs	r3, #0
 800f3f0:	3401      	adds	r4, #1
 800f3f2:	9305      	str	r3, [sp, #20]
 800f3f4:	4619      	mov	r1, r3
 800f3f6:	f04f 0c0a 	mov.w	ip, #10
 800f3fa:	4620      	mov	r0, r4
 800f3fc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f400:	3a30      	subs	r2, #48	; 0x30
 800f402:	2a09      	cmp	r2, #9
 800f404:	d903      	bls.n	800f40e <_vfiprintf_r+0x1ee>
 800f406:	2b00      	cmp	r3, #0
 800f408:	d0c5      	beq.n	800f396 <_vfiprintf_r+0x176>
 800f40a:	9105      	str	r1, [sp, #20]
 800f40c:	e7c3      	b.n	800f396 <_vfiprintf_r+0x176>
 800f40e:	fb0c 2101 	mla	r1, ip, r1, r2
 800f412:	4604      	mov	r4, r0
 800f414:	2301      	movs	r3, #1
 800f416:	e7f0      	b.n	800f3fa <_vfiprintf_r+0x1da>
 800f418:	ab03      	add	r3, sp, #12
 800f41a:	9300      	str	r3, [sp, #0]
 800f41c:	462a      	mov	r2, r5
 800f41e:	4b16      	ldr	r3, [pc, #88]	; (800f478 <_vfiprintf_r+0x258>)
 800f420:	a904      	add	r1, sp, #16
 800f422:	4630      	mov	r0, r6
 800f424:	f7fd fd28 	bl	800ce78 <_printf_float>
 800f428:	4607      	mov	r7, r0
 800f42a:	1c78      	adds	r0, r7, #1
 800f42c:	d1d6      	bne.n	800f3dc <_vfiprintf_r+0x1bc>
 800f42e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f430:	07d9      	lsls	r1, r3, #31
 800f432:	d405      	bmi.n	800f440 <_vfiprintf_r+0x220>
 800f434:	89ab      	ldrh	r3, [r5, #12]
 800f436:	059a      	lsls	r2, r3, #22
 800f438:	d402      	bmi.n	800f440 <_vfiprintf_r+0x220>
 800f43a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f43c:	f7fd fbd0 	bl	800cbe0 <__retarget_lock_release_recursive>
 800f440:	89ab      	ldrh	r3, [r5, #12]
 800f442:	065b      	lsls	r3, r3, #25
 800f444:	f53f af12 	bmi.w	800f26c <_vfiprintf_r+0x4c>
 800f448:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f44a:	e711      	b.n	800f270 <_vfiprintf_r+0x50>
 800f44c:	ab03      	add	r3, sp, #12
 800f44e:	9300      	str	r3, [sp, #0]
 800f450:	462a      	mov	r2, r5
 800f452:	4b09      	ldr	r3, [pc, #36]	; (800f478 <_vfiprintf_r+0x258>)
 800f454:	a904      	add	r1, sp, #16
 800f456:	4630      	mov	r0, r6
 800f458:	f7fd ffb2 	bl	800d3c0 <_printf_i>
 800f45c:	e7e4      	b.n	800f428 <_vfiprintf_r+0x208>
 800f45e:	bf00      	nop
 800f460:	080111ac 	.word	0x080111ac
 800f464:	080111cc 	.word	0x080111cc
 800f468:	0801118c 	.word	0x0801118c
 800f46c:	0801140c 	.word	0x0801140c
 800f470:	08011416 	.word	0x08011416
 800f474:	0800ce79 	.word	0x0800ce79
 800f478:	0800f1fb 	.word	0x0800f1fb
 800f47c:	08011412 	.word	0x08011412

0800f480 <_read_r>:
 800f480:	b538      	push	{r3, r4, r5, lr}
 800f482:	4d07      	ldr	r5, [pc, #28]	; (800f4a0 <_read_r+0x20>)
 800f484:	4604      	mov	r4, r0
 800f486:	4608      	mov	r0, r1
 800f488:	4611      	mov	r1, r2
 800f48a:	2200      	movs	r2, #0
 800f48c:	602a      	str	r2, [r5, #0]
 800f48e:	461a      	mov	r2, r3
 800f490:	f7f3 fe92 	bl	80031b8 <_read>
 800f494:	1c43      	adds	r3, r0, #1
 800f496:	d102      	bne.n	800f49e <_read_r+0x1e>
 800f498:	682b      	ldr	r3, [r5, #0]
 800f49a:	b103      	cbz	r3, 800f49e <_read_r+0x1e>
 800f49c:	6023      	str	r3, [r4, #0]
 800f49e:	bd38      	pop	{r3, r4, r5, pc}
 800f4a0:	200054d4 	.word	0x200054d4

0800f4a4 <__assert_func>:
 800f4a4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f4a6:	4614      	mov	r4, r2
 800f4a8:	461a      	mov	r2, r3
 800f4aa:	4b09      	ldr	r3, [pc, #36]	; (800f4d0 <__assert_func+0x2c>)
 800f4ac:	681b      	ldr	r3, [r3, #0]
 800f4ae:	4605      	mov	r5, r0
 800f4b0:	68d8      	ldr	r0, [r3, #12]
 800f4b2:	b14c      	cbz	r4, 800f4c8 <__assert_func+0x24>
 800f4b4:	4b07      	ldr	r3, [pc, #28]	; (800f4d4 <__assert_func+0x30>)
 800f4b6:	9100      	str	r1, [sp, #0]
 800f4b8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f4bc:	4906      	ldr	r1, [pc, #24]	; (800f4d8 <__assert_func+0x34>)
 800f4be:	462b      	mov	r3, r5
 800f4c0:	f000 f80e 	bl	800f4e0 <fiprintf>
 800f4c4:	f000 f85f 	bl	800f586 <abort>
 800f4c8:	4b04      	ldr	r3, [pc, #16]	; (800f4dc <__assert_func+0x38>)
 800f4ca:	461c      	mov	r4, r3
 800f4cc:	e7f3      	b.n	800f4b6 <__assert_func+0x12>
 800f4ce:	bf00      	nop
 800f4d0:	20000054 	.word	0x20000054
 800f4d4:	0801141d 	.word	0x0801141d
 800f4d8:	0801142a 	.word	0x0801142a
 800f4dc:	08011458 	.word	0x08011458

0800f4e0 <fiprintf>:
 800f4e0:	b40e      	push	{r1, r2, r3}
 800f4e2:	b503      	push	{r0, r1, lr}
 800f4e4:	4601      	mov	r1, r0
 800f4e6:	ab03      	add	r3, sp, #12
 800f4e8:	4805      	ldr	r0, [pc, #20]	; (800f500 <fiprintf+0x20>)
 800f4ea:	f853 2b04 	ldr.w	r2, [r3], #4
 800f4ee:	6800      	ldr	r0, [r0, #0]
 800f4f0:	9301      	str	r3, [sp, #4]
 800f4f2:	f7ff fe95 	bl	800f220 <_vfiprintf_r>
 800f4f6:	b002      	add	sp, #8
 800f4f8:	f85d eb04 	ldr.w	lr, [sp], #4
 800f4fc:	b003      	add	sp, #12
 800f4fe:	4770      	bx	lr
 800f500:	20000054 	.word	0x20000054

0800f504 <_fstat_r>:
 800f504:	b538      	push	{r3, r4, r5, lr}
 800f506:	4d07      	ldr	r5, [pc, #28]	; (800f524 <_fstat_r+0x20>)
 800f508:	2300      	movs	r3, #0
 800f50a:	4604      	mov	r4, r0
 800f50c:	4608      	mov	r0, r1
 800f50e:	4611      	mov	r1, r2
 800f510:	602b      	str	r3, [r5, #0]
 800f512:	f7f3 fe7a 	bl	800320a <_fstat>
 800f516:	1c43      	adds	r3, r0, #1
 800f518:	d102      	bne.n	800f520 <_fstat_r+0x1c>
 800f51a:	682b      	ldr	r3, [r5, #0]
 800f51c:	b103      	cbz	r3, 800f520 <_fstat_r+0x1c>
 800f51e:	6023      	str	r3, [r4, #0]
 800f520:	bd38      	pop	{r3, r4, r5, pc}
 800f522:	bf00      	nop
 800f524:	200054d4 	.word	0x200054d4

0800f528 <_isatty_r>:
 800f528:	b538      	push	{r3, r4, r5, lr}
 800f52a:	4d06      	ldr	r5, [pc, #24]	; (800f544 <_isatty_r+0x1c>)
 800f52c:	2300      	movs	r3, #0
 800f52e:	4604      	mov	r4, r0
 800f530:	4608      	mov	r0, r1
 800f532:	602b      	str	r3, [r5, #0]
 800f534:	f7f3 fe79 	bl	800322a <_isatty>
 800f538:	1c43      	adds	r3, r0, #1
 800f53a:	d102      	bne.n	800f542 <_isatty_r+0x1a>
 800f53c:	682b      	ldr	r3, [r5, #0]
 800f53e:	b103      	cbz	r3, 800f542 <_isatty_r+0x1a>
 800f540:	6023      	str	r3, [r4, #0]
 800f542:	bd38      	pop	{r3, r4, r5, pc}
 800f544:	200054d4 	.word	0x200054d4

0800f548 <__ascii_mbtowc>:
 800f548:	b082      	sub	sp, #8
 800f54a:	b901      	cbnz	r1, 800f54e <__ascii_mbtowc+0x6>
 800f54c:	a901      	add	r1, sp, #4
 800f54e:	b142      	cbz	r2, 800f562 <__ascii_mbtowc+0x1a>
 800f550:	b14b      	cbz	r3, 800f566 <__ascii_mbtowc+0x1e>
 800f552:	7813      	ldrb	r3, [r2, #0]
 800f554:	600b      	str	r3, [r1, #0]
 800f556:	7812      	ldrb	r2, [r2, #0]
 800f558:	1e10      	subs	r0, r2, #0
 800f55a:	bf18      	it	ne
 800f55c:	2001      	movne	r0, #1
 800f55e:	b002      	add	sp, #8
 800f560:	4770      	bx	lr
 800f562:	4610      	mov	r0, r2
 800f564:	e7fb      	b.n	800f55e <__ascii_mbtowc+0x16>
 800f566:	f06f 0001 	mvn.w	r0, #1
 800f56a:	e7f8      	b.n	800f55e <__ascii_mbtowc+0x16>

0800f56c <__ascii_wctomb>:
 800f56c:	b149      	cbz	r1, 800f582 <__ascii_wctomb+0x16>
 800f56e:	2aff      	cmp	r2, #255	; 0xff
 800f570:	bf85      	ittet	hi
 800f572:	238a      	movhi	r3, #138	; 0x8a
 800f574:	6003      	strhi	r3, [r0, #0]
 800f576:	700a      	strbls	r2, [r1, #0]
 800f578:	f04f 30ff 	movhi.w	r0, #4294967295
 800f57c:	bf98      	it	ls
 800f57e:	2001      	movls	r0, #1
 800f580:	4770      	bx	lr
 800f582:	4608      	mov	r0, r1
 800f584:	4770      	bx	lr

0800f586 <abort>:
 800f586:	b508      	push	{r3, lr}
 800f588:	2006      	movs	r0, #6
 800f58a:	f000 f82b 	bl	800f5e4 <raise>
 800f58e:	2001      	movs	r0, #1
 800f590:	f7f3 fe08 	bl	80031a4 <_exit>

0800f594 <_raise_r>:
 800f594:	291f      	cmp	r1, #31
 800f596:	b538      	push	{r3, r4, r5, lr}
 800f598:	4604      	mov	r4, r0
 800f59a:	460d      	mov	r5, r1
 800f59c:	d904      	bls.n	800f5a8 <_raise_r+0x14>
 800f59e:	2316      	movs	r3, #22
 800f5a0:	6003      	str	r3, [r0, #0]
 800f5a2:	f04f 30ff 	mov.w	r0, #4294967295
 800f5a6:	bd38      	pop	{r3, r4, r5, pc}
 800f5a8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800f5aa:	b112      	cbz	r2, 800f5b2 <_raise_r+0x1e>
 800f5ac:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f5b0:	b94b      	cbnz	r3, 800f5c6 <_raise_r+0x32>
 800f5b2:	4620      	mov	r0, r4
 800f5b4:	f000 f830 	bl	800f618 <_getpid_r>
 800f5b8:	462a      	mov	r2, r5
 800f5ba:	4601      	mov	r1, r0
 800f5bc:	4620      	mov	r0, r4
 800f5be:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f5c2:	f000 b817 	b.w	800f5f4 <_kill_r>
 800f5c6:	2b01      	cmp	r3, #1
 800f5c8:	d00a      	beq.n	800f5e0 <_raise_r+0x4c>
 800f5ca:	1c59      	adds	r1, r3, #1
 800f5cc:	d103      	bne.n	800f5d6 <_raise_r+0x42>
 800f5ce:	2316      	movs	r3, #22
 800f5d0:	6003      	str	r3, [r0, #0]
 800f5d2:	2001      	movs	r0, #1
 800f5d4:	e7e7      	b.n	800f5a6 <_raise_r+0x12>
 800f5d6:	2400      	movs	r4, #0
 800f5d8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800f5dc:	4628      	mov	r0, r5
 800f5de:	4798      	blx	r3
 800f5e0:	2000      	movs	r0, #0
 800f5e2:	e7e0      	b.n	800f5a6 <_raise_r+0x12>

0800f5e4 <raise>:
 800f5e4:	4b02      	ldr	r3, [pc, #8]	; (800f5f0 <raise+0xc>)
 800f5e6:	4601      	mov	r1, r0
 800f5e8:	6818      	ldr	r0, [r3, #0]
 800f5ea:	f7ff bfd3 	b.w	800f594 <_raise_r>
 800f5ee:	bf00      	nop
 800f5f0:	20000054 	.word	0x20000054

0800f5f4 <_kill_r>:
 800f5f4:	b538      	push	{r3, r4, r5, lr}
 800f5f6:	4d07      	ldr	r5, [pc, #28]	; (800f614 <_kill_r+0x20>)
 800f5f8:	2300      	movs	r3, #0
 800f5fa:	4604      	mov	r4, r0
 800f5fc:	4608      	mov	r0, r1
 800f5fe:	4611      	mov	r1, r2
 800f600:	602b      	str	r3, [r5, #0]
 800f602:	f7f3 fdbf 	bl	8003184 <_kill>
 800f606:	1c43      	adds	r3, r0, #1
 800f608:	d102      	bne.n	800f610 <_kill_r+0x1c>
 800f60a:	682b      	ldr	r3, [r5, #0]
 800f60c:	b103      	cbz	r3, 800f610 <_kill_r+0x1c>
 800f60e:	6023      	str	r3, [r4, #0]
 800f610:	bd38      	pop	{r3, r4, r5, pc}
 800f612:	bf00      	nop
 800f614:	200054d4 	.word	0x200054d4

0800f618 <_getpid_r>:
 800f618:	f7f3 bdac 	b.w	8003174 <_getpid>
 800f61c:	0000      	movs	r0, r0
	...

0800f620 <cos>:
 800f620:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f622:	ec53 2b10 	vmov	r2, r3, d0
 800f626:	4826      	ldr	r0, [pc, #152]	; (800f6c0 <cos+0xa0>)
 800f628:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800f62c:	4281      	cmp	r1, r0
 800f62e:	dc06      	bgt.n	800f63e <cos+0x1e>
 800f630:	ed9f 1b21 	vldr	d1, [pc, #132]	; 800f6b8 <cos+0x98>
 800f634:	b005      	add	sp, #20
 800f636:	f85d eb04 	ldr.w	lr, [sp], #4
 800f63a:	f000 bb79 	b.w	800fd30 <__kernel_cos>
 800f63e:	4821      	ldr	r0, [pc, #132]	; (800f6c4 <cos+0xa4>)
 800f640:	4281      	cmp	r1, r0
 800f642:	dd09      	ble.n	800f658 <cos+0x38>
 800f644:	ee10 0a10 	vmov	r0, s0
 800f648:	4619      	mov	r1, r3
 800f64a:	f7f0 fe1d 	bl	8000288 <__aeabi_dsub>
 800f64e:	ec41 0b10 	vmov	d0, r0, r1
 800f652:	b005      	add	sp, #20
 800f654:	f85d fb04 	ldr.w	pc, [sp], #4
 800f658:	4668      	mov	r0, sp
 800f65a:	f000 f95d 	bl	800f918 <__ieee754_rem_pio2>
 800f65e:	f000 0003 	and.w	r0, r0, #3
 800f662:	2801      	cmp	r0, #1
 800f664:	d00b      	beq.n	800f67e <cos+0x5e>
 800f666:	2802      	cmp	r0, #2
 800f668:	d016      	beq.n	800f698 <cos+0x78>
 800f66a:	b9e0      	cbnz	r0, 800f6a6 <cos+0x86>
 800f66c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f670:	ed9d 0b00 	vldr	d0, [sp]
 800f674:	f000 fb5c 	bl	800fd30 <__kernel_cos>
 800f678:	ec51 0b10 	vmov	r0, r1, d0
 800f67c:	e7e7      	b.n	800f64e <cos+0x2e>
 800f67e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f682:	ed9d 0b00 	vldr	d0, [sp]
 800f686:	f000 ff6b 	bl	8010560 <__kernel_sin>
 800f68a:	ec53 2b10 	vmov	r2, r3, d0
 800f68e:	ee10 0a10 	vmov	r0, s0
 800f692:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800f696:	e7da      	b.n	800f64e <cos+0x2e>
 800f698:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f69c:	ed9d 0b00 	vldr	d0, [sp]
 800f6a0:	f000 fb46 	bl	800fd30 <__kernel_cos>
 800f6a4:	e7f1      	b.n	800f68a <cos+0x6a>
 800f6a6:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f6aa:	ed9d 0b00 	vldr	d0, [sp]
 800f6ae:	2001      	movs	r0, #1
 800f6b0:	f000 ff56 	bl	8010560 <__kernel_sin>
 800f6b4:	e7e0      	b.n	800f678 <cos+0x58>
 800f6b6:	bf00      	nop
	...
 800f6c0:	3fe921fb 	.word	0x3fe921fb
 800f6c4:	7fefffff 	.word	0x7fefffff

0800f6c8 <sin>:
 800f6c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f6ca:	ec53 2b10 	vmov	r2, r3, d0
 800f6ce:	4828      	ldr	r0, [pc, #160]	; (800f770 <sin+0xa8>)
 800f6d0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800f6d4:	4281      	cmp	r1, r0
 800f6d6:	dc07      	bgt.n	800f6e8 <sin+0x20>
 800f6d8:	ed9f 1b23 	vldr	d1, [pc, #140]	; 800f768 <sin+0xa0>
 800f6dc:	2000      	movs	r0, #0
 800f6de:	b005      	add	sp, #20
 800f6e0:	f85d eb04 	ldr.w	lr, [sp], #4
 800f6e4:	f000 bf3c 	b.w	8010560 <__kernel_sin>
 800f6e8:	4822      	ldr	r0, [pc, #136]	; (800f774 <sin+0xac>)
 800f6ea:	4281      	cmp	r1, r0
 800f6ec:	dd09      	ble.n	800f702 <sin+0x3a>
 800f6ee:	ee10 0a10 	vmov	r0, s0
 800f6f2:	4619      	mov	r1, r3
 800f6f4:	f7f0 fdc8 	bl	8000288 <__aeabi_dsub>
 800f6f8:	ec41 0b10 	vmov	d0, r0, r1
 800f6fc:	b005      	add	sp, #20
 800f6fe:	f85d fb04 	ldr.w	pc, [sp], #4
 800f702:	4668      	mov	r0, sp
 800f704:	f000 f908 	bl	800f918 <__ieee754_rem_pio2>
 800f708:	f000 0003 	and.w	r0, r0, #3
 800f70c:	2801      	cmp	r0, #1
 800f70e:	d00c      	beq.n	800f72a <sin+0x62>
 800f710:	2802      	cmp	r0, #2
 800f712:	d011      	beq.n	800f738 <sin+0x70>
 800f714:	b9f0      	cbnz	r0, 800f754 <sin+0x8c>
 800f716:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f71a:	ed9d 0b00 	vldr	d0, [sp]
 800f71e:	2001      	movs	r0, #1
 800f720:	f000 ff1e 	bl	8010560 <__kernel_sin>
 800f724:	ec51 0b10 	vmov	r0, r1, d0
 800f728:	e7e6      	b.n	800f6f8 <sin+0x30>
 800f72a:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f72e:	ed9d 0b00 	vldr	d0, [sp]
 800f732:	f000 fafd 	bl	800fd30 <__kernel_cos>
 800f736:	e7f5      	b.n	800f724 <sin+0x5c>
 800f738:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f73c:	ed9d 0b00 	vldr	d0, [sp]
 800f740:	2001      	movs	r0, #1
 800f742:	f000 ff0d 	bl	8010560 <__kernel_sin>
 800f746:	ec53 2b10 	vmov	r2, r3, d0
 800f74a:	ee10 0a10 	vmov	r0, s0
 800f74e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800f752:	e7d1      	b.n	800f6f8 <sin+0x30>
 800f754:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f758:	ed9d 0b00 	vldr	d0, [sp]
 800f75c:	f000 fae8 	bl	800fd30 <__kernel_cos>
 800f760:	e7f1      	b.n	800f746 <sin+0x7e>
 800f762:	bf00      	nop
 800f764:	f3af 8000 	nop.w
	...
 800f770:	3fe921fb 	.word	0x3fe921fb
 800f774:	7fefffff 	.word	0x7fefffff

0800f778 <atan2>:
 800f778:	f000 b802 	b.w	800f780 <__ieee754_atan2>
 800f77c:	0000      	movs	r0, r0
	...

0800f780 <__ieee754_atan2>:
 800f780:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f784:	ec57 6b11 	vmov	r6, r7, d1
 800f788:	4273      	negs	r3, r6
 800f78a:	f8df e184 	ldr.w	lr, [pc, #388]	; 800f910 <__ieee754_atan2+0x190>
 800f78e:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800f792:	4333      	orrs	r3, r6
 800f794:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800f798:	4573      	cmp	r3, lr
 800f79a:	ec51 0b10 	vmov	r0, r1, d0
 800f79e:	ee11 8a10 	vmov	r8, s2
 800f7a2:	d80a      	bhi.n	800f7ba <__ieee754_atan2+0x3a>
 800f7a4:	4244      	negs	r4, r0
 800f7a6:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800f7aa:	4304      	orrs	r4, r0
 800f7ac:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800f7b0:	4574      	cmp	r4, lr
 800f7b2:	ee10 9a10 	vmov	r9, s0
 800f7b6:	468c      	mov	ip, r1
 800f7b8:	d907      	bls.n	800f7ca <__ieee754_atan2+0x4a>
 800f7ba:	4632      	mov	r2, r6
 800f7bc:	463b      	mov	r3, r7
 800f7be:	f7f0 fd65 	bl	800028c <__adddf3>
 800f7c2:	ec41 0b10 	vmov	d0, r0, r1
 800f7c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f7ca:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800f7ce:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800f7d2:	4334      	orrs	r4, r6
 800f7d4:	d103      	bne.n	800f7de <__ieee754_atan2+0x5e>
 800f7d6:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f7da:	f000 bf81 	b.w	80106e0 <atan>
 800f7de:	17bc      	asrs	r4, r7, #30
 800f7e0:	f004 0402 	and.w	r4, r4, #2
 800f7e4:	ea53 0909 	orrs.w	r9, r3, r9
 800f7e8:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800f7ec:	d107      	bne.n	800f7fe <__ieee754_atan2+0x7e>
 800f7ee:	2c02      	cmp	r4, #2
 800f7f0:	d060      	beq.n	800f8b4 <__ieee754_atan2+0x134>
 800f7f2:	2c03      	cmp	r4, #3
 800f7f4:	d1e5      	bne.n	800f7c2 <__ieee754_atan2+0x42>
 800f7f6:	a142      	add	r1, pc, #264	; (adr r1, 800f900 <__ieee754_atan2+0x180>)
 800f7f8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f7fc:	e7e1      	b.n	800f7c2 <__ieee754_atan2+0x42>
 800f7fe:	ea52 0808 	orrs.w	r8, r2, r8
 800f802:	d106      	bne.n	800f812 <__ieee754_atan2+0x92>
 800f804:	f1bc 0f00 	cmp.w	ip, #0
 800f808:	da5f      	bge.n	800f8ca <__ieee754_atan2+0x14a>
 800f80a:	a13f      	add	r1, pc, #252	; (adr r1, 800f908 <__ieee754_atan2+0x188>)
 800f80c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f810:	e7d7      	b.n	800f7c2 <__ieee754_atan2+0x42>
 800f812:	4572      	cmp	r2, lr
 800f814:	d10f      	bne.n	800f836 <__ieee754_atan2+0xb6>
 800f816:	4293      	cmp	r3, r2
 800f818:	f104 34ff 	add.w	r4, r4, #4294967295
 800f81c:	d107      	bne.n	800f82e <__ieee754_atan2+0xae>
 800f81e:	2c02      	cmp	r4, #2
 800f820:	d84c      	bhi.n	800f8bc <__ieee754_atan2+0x13c>
 800f822:	4b35      	ldr	r3, [pc, #212]	; (800f8f8 <__ieee754_atan2+0x178>)
 800f824:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800f828:	e9d4 0100 	ldrd	r0, r1, [r4]
 800f82c:	e7c9      	b.n	800f7c2 <__ieee754_atan2+0x42>
 800f82e:	2c02      	cmp	r4, #2
 800f830:	d848      	bhi.n	800f8c4 <__ieee754_atan2+0x144>
 800f832:	4b32      	ldr	r3, [pc, #200]	; (800f8fc <__ieee754_atan2+0x17c>)
 800f834:	e7f6      	b.n	800f824 <__ieee754_atan2+0xa4>
 800f836:	4573      	cmp	r3, lr
 800f838:	d0e4      	beq.n	800f804 <__ieee754_atan2+0x84>
 800f83a:	1a9b      	subs	r3, r3, r2
 800f83c:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 800f840:	ea4f 5223 	mov.w	r2, r3, asr #20
 800f844:	da1e      	bge.n	800f884 <__ieee754_atan2+0x104>
 800f846:	2f00      	cmp	r7, #0
 800f848:	da01      	bge.n	800f84e <__ieee754_atan2+0xce>
 800f84a:	323c      	adds	r2, #60	; 0x3c
 800f84c:	db1e      	blt.n	800f88c <__ieee754_atan2+0x10c>
 800f84e:	4632      	mov	r2, r6
 800f850:	463b      	mov	r3, r7
 800f852:	f7f0 fffb 	bl	800084c <__aeabi_ddiv>
 800f856:	ec41 0b10 	vmov	d0, r0, r1
 800f85a:	f001 f8e1 	bl	8010a20 <fabs>
 800f85e:	f000 ff3f 	bl	80106e0 <atan>
 800f862:	ec51 0b10 	vmov	r0, r1, d0
 800f866:	2c01      	cmp	r4, #1
 800f868:	d013      	beq.n	800f892 <__ieee754_atan2+0x112>
 800f86a:	2c02      	cmp	r4, #2
 800f86c:	d015      	beq.n	800f89a <__ieee754_atan2+0x11a>
 800f86e:	2c00      	cmp	r4, #0
 800f870:	d0a7      	beq.n	800f7c2 <__ieee754_atan2+0x42>
 800f872:	a319      	add	r3, pc, #100	; (adr r3, 800f8d8 <__ieee754_atan2+0x158>)
 800f874:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f878:	f7f0 fd06 	bl	8000288 <__aeabi_dsub>
 800f87c:	a318      	add	r3, pc, #96	; (adr r3, 800f8e0 <__ieee754_atan2+0x160>)
 800f87e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f882:	e014      	b.n	800f8ae <__ieee754_atan2+0x12e>
 800f884:	a118      	add	r1, pc, #96	; (adr r1, 800f8e8 <__ieee754_atan2+0x168>)
 800f886:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f88a:	e7ec      	b.n	800f866 <__ieee754_atan2+0xe6>
 800f88c:	2000      	movs	r0, #0
 800f88e:	2100      	movs	r1, #0
 800f890:	e7e9      	b.n	800f866 <__ieee754_atan2+0xe6>
 800f892:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f896:	4619      	mov	r1, r3
 800f898:	e793      	b.n	800f7c2 <__ieee754_atan2+0x42>
 800f89a:	a30f      	add	r3, pc, #60	; (adr r3, 800f8d8 <__ieee754_atan2+0x158>)
 800f89c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f8a0:	f7f0 fcf2 	bl	8000288 <__aeabi_dsub>
 800f8a4:	4602      	mov	r2, r0
 800f8a6:	460b      	mov	r3, r1
 800f8a8:	a10d      	add	r1, pc, #52	; (adr r1, 800f8e0 <__ieee754_atan2+0x160>)
 800f8aa:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f8ae:	f7f0 fceb 	bl	8000288 <__aeabi_dsub>
 800f8b2:	e786      	b.n	800f7c2 <__ieee754_atan2+0x42>
 800f8b4:	a10a      	add	r1, pc, #40	; (adr r1, 800f8e0 <__ieee754_atan2+0x160>)
 800f8b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f8ba:	e782      	b.n	800f7c2 <__ieee754_atan2+0x42>
 800f8bc:	a10c      	add	r1, pc, #48	; (adr r1, 800f8f0 <__ieee754_atan2+0x170>)
 800f8be:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f8c2:	e77e      	b.n	800f7c2 <__ieee754_atan2+0x42>
 800f8c4:	2000      	movs	r0, #0
 800f8c6:	2100      	movs	r1, #0
 800f8c8:	e77b      	b.n	800f7c2 <__ieee754_atan2+0x42>
 800f8ca:	a107      	add	r1, pc, #28	; (adr r1, 800f8e8 <__ieee754_atan2+0x168>)
 800f8cc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f8d0:	e777      	b.n	800f7c2 <__ieee754_atan2+0x42>
 800f8d2:	bf00      	nop
 800f8d4:	f3af 8000 	nop.w
 800f8d8:	33145c07 	.word	0x33145c07
 800f8dc:	3ca1a626 	.word	0x3ca1a626
 800f8e0:	54442d18 	.word	0x54442d18
 800f8e4:	400921fb 	.word	0x400921fb
 800f8e8:	54442d18 	.word	0x54442d18
 800f8ec:	3ff921fb 	.word	0x3ff921fb
 800f8f0:	54442d18 	.word	0x54442d18
 800f8f4:	3fe921fb 	.word	0x3fe921fb
 800f8f8:	08011568 	.word	0x08011568
 800f8fc:	08011580 	.word	0x08011580
 800f900:	54442d18 	.word	0x54442d18
 800f904:	c00921fb 	.word	0xc00921fb
 800f908:	54442d18 	.word	0x54442d18
 800f90c:	bff921fb 	.word	0xbff921fb
 800f910:	7ff00000 	.word	0x7ff00000
 800f914:	00000000 	.word	0x00000000

0800f918 <__ieee754_rem_pio2>:
 800f918:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f91c:	ed2d 8b02 	vpush	{d8}
 800f920:	ec55 4b10 	vmov	r4, r5, d0
 800f924:	4bca      	ldr	r3, [pc, #808]	; (800fc50 <__ieee754_rem_pio2+0x338>)
 800f926:	b08b      	sub	sp, #44	; 0x2c
 800f928:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800f92c:	4598      	cmp	r8, r3
 800f92e:	4682      	mov	sl, r0
 800f930:	9502      	str	r5, [sp, #8]
 800f932:	dc08      	bgt.n	800f946 <__ieee754_rem_pio2+0x2e>
 800f934:	2200      	movs	r2, #0
 800f936:	2300      	movs	r3, #0
 800f938:	ed80 0b00 	vstr	d0, [r0]
 800f93c:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800f940:	f04f 0b00 	mov.w	fp, #0
 800f944:	e028      	b.n	800f998 <__ieee754_rem_pio2+0x80>
 800f946:	4bc3      	ldr	r3, [pc, #780]	; (800fc54 <__ieee754_rem_pio2+0x33c>)
 800f948:	4598      	cmp	r8, r3
 800f94a:	dc78      	bgt.n	800fa3e <__ieee754_rem_pio2+0x126>
 800f94c:	9b02      	ldr	r3, [sp, #8]
 800f94e:	4ec2      	ldr	r6, [pc, #776]	; (800fc58 <__ieee754_rem_pio2+0x340>)
 800f950:	2b00      	cmp	r3, #0
 800f952:	ee10 0a10 	vmov	r0, s0
 800f956:	a3b0      	add	r3, pc, #704	; (adr r3, 800fc18 <__ieee754_rem_pio2+0x300>)
 800f958:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f95c:	4629      	mov	r1, r5
 800f95e:	dd39      	ble.n	800f9d4 <__ieee754_rem_pio2+0xbc>
 800f960:	f7f0 fc92 	bl	8000288 <__aeabi_dsub>
 800f964:	45b0      	cmp	r8, r6
 800f966:	4604      	mov	r4, r0
 800f968:	460d      	mov	r5, r1
 800f96a:	d01b      	beq.n	800f9a4 <__ieee754_rem_pio2+0x8c>
 800f96c:	a3ac      	add	r3, pc, #688	; (adr r3, 800fc20 <__ieee754_rem_pio2+0x308>)
 800f96e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f972:	f7f0 fc89 	bl	8000288 <__aeabi_dsub>
 800f976:	4602      	mov	r2, r0
 800f978:	460b      	mov	r3, r1
 800f97a:	e9ca 2300 	strd	r2, r3, [sl]
 800f97e:	4620      	mov	r0, r4
 800f980:	4629      	mov	r1, r5
 800f982:	f7f0 fc81 	bl	8000288 <__aeabi_dsub>
 800f986:	a3a6      	add	r3, pc, #664	; (adr r3, 800fc20 <__ieee754_rem_pio2+0x308>)
 800f988:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f98c:	f7f0 fc7c 	bl	8000288 <__aeabi_dsub>
 800f990:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800f994:	f04f 0b01 	mov.w	fp, #1
 800f998:	4658      	mov	r0, fp
 800f99a:	b00b      	add	sp, #44	; 0x2c
 800f99c:	ecbd 8b02 	vpop	{d8}
 800f9a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f9a4:	a3a0      	add	r3, pc, #640	; (adr r3, 800fc28 <__ieee754_rem_pio2+0x310>)
 800f9a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9aa:	f7f0 fc6d 	bl	8000288 <__aeabi_dsub>
 800f9ae:	a3a0      	add	r3, pc, #640	; (adr r3, 800fc30 <__ieee754_rem_pio2+0x318>)
 800f9b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9b4:	4604      	mov	r4, r0
 800f9b6:	460d      	mov	r5, r1
 800f9b8:	f7f0 fc66 	bl	8000288 <__aeabi_dsub>
 800f9bc:	4602      	mov	r2, r0
 800f9be:	460b      	mov	r3, r1
 800f9c0:	e9ca 2300 	strd	r2, r3, [sl]
 800f9c4:	4620      	mov	r0, r4
 800f9c6:	4629      	mov	r1, r5
 800f9c8:	f7f0 fc5e 	bl	8000288 <__aeabi_dsub>
 800f9cc:	a398      	add	r3, pc, #608	; (adr r3, 800fc30 <__ieee754_rem_pio2+0x318>)
 800f9ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9d2:	e7db      	b.n	800f98c <__ieee754_rem_pio2+0x74>
 800f9d4:	f7f0 fc5a 	bl	800028c <__adddf3>
 800f9d8:	45b0      	cmp	r8, r6
 800f9da:	4604      	mov	r4, r0
 800f9dc:	460d      	mov	r5, r1
 800f9de:	d016      	beq.n	800fa0e <__ieee754_rem_pio2+0xf6>
 800f9e0:	a38f      	add	r3, pc, #572	; (adr r3, 800fc20 <__ieee754_rem_pio2+0x308>)
 800f9e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9e6:	f7f0 fc51 	bl	800028c <__adddf3>
 800f9ea:	4602      	mov	r2, r0
 800f9ec:	460b      	mov	r3, r1
 800f9ee:	e9ca 2300 	strd	r2, r3, [sl]
 800f9f2:	4620      	mov	r0, r4
 800f9f4:	4629      	mov	r1, r5
 800f9f6:	f7f0 fc47 	bl	8000288 <__aeabi_dsub>
 800f9fa:	a389      	add	r3, pc, #548	; (adr r3, 800fc20 <__ieee754_rem_pio2+0x308>)
 800f9fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa00:	f7f0 fc44 	bl	800028c <__adddf3>
 800fa04:	f04f 3bff 	mov.w	fp, #4294967295
 800fa08:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800fa0c:	e7c4      	b.n	800f998 <__ieee754_rem_pio2+0x80>
 800fa0e:	a386      	add	r3, pc, #536	; (adr r3, 800fc28 <__ieee754_rem_pio2+0x310>)
 800fa10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa14:	f7f0 fc3a 	bl	800028c <__adddf3>
 800fa18:	a385      	add	r3, pc, #532	; (adr r3, 800fc30 <__ieee754_rem_pio2+0x318>)
 800fa1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa1e:	4604      	mov	r4, r0
 800fa20:	460d      	mov	r5, r1
 800fa22:	f7f0 fc33 	bl	800028c <__adddf3>
 800fa26:	4602      	mov	r2, r0
 800fa28:	460b      	mov	r3, r1
 800fa2a:	e9ca 2300 	strd	r2, r3, [sl]
 800fa2e:	4620      	mov	r0, r4
 800fa30:	4629      	mov	r1, r5
 800fa32:	f7f0 fc29 	bl	8000288 <__aeabi_dsub>
 800fa36:	a37e      	add	r3, pc, #504	; (adr r3, 800fc30 <__ieee754_rem_pio2+0x318>)
 800fa38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa3c:	e7e0      	b.n	800fa00 <__ieee754_rem_pio2+0xe8>
 800fa3e:	4b87      	ldr	r3, [pc, #540]	; (800fc5c <__ieee754_rem_pio2+0x344>)
 800fa40:	4598      	cmp	r8, r3
 800fa42:	f300 80d9 	bgt.w	800fbf8 <__ieee754_rem_pio2+0x2e0>
 800fa46:	f000 ffeb 	bl	8010a20 <fabs>
 800fa4a:	ec55 4b10 	vmov	r4, r5, d0
 800fa4e:	ee10 0a10 	vmov	r0, s0
 800fa52:	a379      	add	r3, pc, #484	; (adr r3, 800fc38 <__ieee754_rem_pio2+0x320>)
 800fa54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa58:	4629      	mov	r1, r5
 800fa5a:	f7f0 fdcd 	bl	80005f8 <__aeabi_dmul>
 800fa5e:	4b80      	ldr	r3, [pc, #512]	; (800fc60 <__ieee754_rem_pio2+0x348>)
 800fa60:	2200      	movs	r2, #0
 800fa62:	f7f0 fc13 	bl	800028c <__adddf3>
 800fa66:	f7f1 f877 	bl	8000b58 <__aeabi_d2iz>
 800fa6a:	4683      	mov	fp, r0
 800fa6c:	f7f0 fd5a 	bl	8000524 <__aeabi_i2d>
 800fa70:	4602      	mov	r2, r0
 800fa72:	460b      	mov	r3, r1
 800fa74:	ec43 2b18 	vmov	d8, r2, r3
 800fa78:	a367      	add	r3, pc, #412	; (adr r3, 800fc18 <__ieee754_rem_pio2+0x300>)
 800fa7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa7e:	f7f0 fdbb 	bl	80005f8 <__aeabi_dmul>
 800fa82:	4602      	mov	r2, r0
 800fa84:	460b      	mov	r3, r1
 800fa86:	4620      	mov	r0, r4
 800fa88:	4629      	mov	r1, r5
 800fa8a:	f7f0 fbfd 	bl	8000288 <__aeabi_dsub>
 800fa8e:	a364      	add	r3, pc, #400	; (adr r3, 800fc20 <__ieee754_rem_pio2+0x308>)
 800fa90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa94:	4606      	mov	r6, r0
 800fa96:	460f      	mov	r7, r1
 800fa98:	ec51 0b18 	vmov	r0, r1, d8
 800fa9c:	f7f0 fdac 	bl	80005f8 <__aeabi_dmul>
 800faa0:	f1bb 0f1f 	cmp.w	fp, #31
 800faa4:	4604      	mov	r4, r0
 800faa6:	460d      	mov	r5, r1
 800faa8:	dc0d      	bgt.n	800fac6 <__ieee754_rem_pio2+0x1ae>
 800faaa:	4b6e      	ldr	r3, [pc, #440]	; (800fc64 <__ieee754_rem_pio2+0x34c>)
 800faac:	f10b 32ff 	add.w	r2, fp, #4294967295
 800fab0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fab4:	4543      	cmp	r3, r8
 800fab6:	d006      	beq.n	800fac6 <__ieee754_rem_pio2+0x1ae>
 800fab8:	4622      	mov	r2, r4
 800faba:	462b      	mov	r3, r5
 800fabc:	4630      	mov	r0, r6
 800fabe:	4639      	mov	r1, r7
 800fac0:	f7f0 fbe2 	bl	8000288 <__aeabi_dsub>
 800fac4:	e00f      	b.n	800fae6 <__ieee754_rem_pio2+0x1ce>
 800fac6:	462b      	mov	r3, r5
 800fac8:	4622      	mov	r2, r4
 800faca:	4630      	mov	r0, r6
 800facc:	4639      	mov	r1, r7
 800face:	f7f0 fbdb 	bl	8000288 <__aeabi_dsub>
 800fad2:	ea4f 5328 	mov.w	r3, r8, asr #20
 800fad6:	9303      	str	r3, [sp, #12]
 800fad8:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800fadc:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 800fae0:	f1b8 0f10 	cmp.w	r8, #16
 800fae4:	dc02      	bgt.n	800faec <__ieee754_rem_pio2+0x1d4>
 800fae6:	e9ca 0100 	strd	r0, r1, [sl]
 800faea:	e039      	b.n	800fb60 <__ieee754_rem_pio2+0x248>
 800faec:	a34e      	add	r3, pc, #312	; (adr r3, 800fc28 <__ieee754_rem_pio2+0x310>)
 800faee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800faf2:	ec51 0b18 	vmov	r0, r1, d8
 800faf6:	f7f0 fd7f 	bl	80005f8 <__aeabi_dmul>
 800fafa:	4604      	mov	r4, r0
 800fafc:	460d      	mov	r5, r1
 800fafe:	4602      	mov	r2, r0
 800fb00:	460b      	mov	r3, r1
 800fb02:	4630      	mov	r0, r6
 800fb04:	4639      	mov	r1, r7
 800fb06:	f7f0 fbbf 	bl	8000288 <__aeabi_dsub>
 800fb0a:	4602      	mov	r2, r0
 800fb0c:	460b      	mov	r3, r1
 800fb0e:	4680      	mov	r8, r0
 800fb10:	4689      	mov	r9, r1
 800fb12:	4630      	mov	r0, r6
 800fb14:	4639      	mov	r1, r7
 800fb16:	f7f0 fbb7 	bl	8000288 <__aeabi_dsub>
 800fb1a:	4622      	mov	r2, r4
 800fb1c:	462b      	mov	r3, r5
 800fb1e:	f7f0 fbb3 	bl	8000288 <__aeabi_dsub>
 800fb22:	a343      	add	r3, pc, #268	; (adr r3, 800fc30 <__ieee754_rem_pio2+0x318>)
 800fb24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb28:	4604      	mov	r4, r0
 800fb2a:	460d      	mov	r5, r1
 800fb2c:	ec51 0b18 	vmov	r0, r1, d8
 800fb30:	f7f0 fd62 	bl	80005f8 <__aeabi_dmul>
 800fb34:	4622      	mov	r2, r4
 800fb36:	462b      	mov	r3, r5
 800fb38:	f7f0 fba6 	bl	8000288 <__aeabi_dsub>
 800fb3c:	4602      	mov	r2, r0
 800fb3e:	460b      	mov	r3, r1
 800fb40:	4604      	mov	r4, r0
 800fb42:	460d      	mov	r5, r1
 800fb44:	4640      	mov	r0, r8
 800fb46:	4649      	mov	r1, r9
 800fb48:	f7f0 fb9e 	bl	8000288 <__aeabi_dsub>
 800fb4c:	9a03      	ldr	r2, [sp, #12]
 800fb4e:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800fb52:	1ad3      	subs	r3, r2, r3
 800fb54:	2b31      	cmp	r3, #49	; 0x31
 800fb56:	dc24      	bgt.n	800fba2 <__ieee754_rem_pio2+0x28a>
 800fb58:	e9ca 0100 	strd	r0, r1, [sl]
 800fb5c:	4646      	mov	r6, r8
 800fb5e:	464f      	mov	r7, r9
 800fb60:	e9da 8900 	ldrd	r8, r9, [sl]
 800fb64:	4630      	mov	r0, r6
 800fb66:	4642      	mov	r2, r8
 800fb68:	464b      	mov	r3, r9
 800fb6a:	4639      	mov	r1, r7
 800fb6c:	f7f0 fb8c 	bl	8000288 <__aeabi_dsub>
 800fb70:	462b      	mov	r3, r5
 800fb72:	4622      	mov	r2, r4
 800fb74:	f7f0 fb88 	bl	8000288 <__aeabi_dsub>
 800fb78:	9b02      	ldr	r3, [sp, #8]
 800fb7a:	2b00      	cmp	r3, #0
 800fb7c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800fb80:	f6bf af0a 	bge.w	800f998 <__ieee754_rem_pio2+0x80>
 800fb84:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800fb88:	f8ca 3004 	str.w	r3, [sl, #4]
 800fb8c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800fb90:	f8ca 8000 	str.w	r8, [sl]
 800fb94:	f8ca 0008 	str.w	r0, [sl, #8]
 800fb98:	f8ca 300c 	str.w	r3, [sl, #12]
 800fb9c:	f1cb 0b00 	rsb	fp, fp, #0
 800fba0:	e6fa      	b.n	800f998 <__ieee754_rem_pio2+0x80>
 800fba2:	a327      	add	r3, pc, #156	; (adr r3, 800fc40 <__ieee754_rem_pio2+0x328>)
 800fba4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fba8:	ec51 0b18 	vmov	r0, r1, d8
 800fbac:	f7f0 fd24 	bl	80005f8 <__aeabi_dmul>
 800fbb0:	4604      	mov	r4, r0
 800fbb2:	460d      	mov	r5, r1
 800fbb4:	4602      	mov	r2, r0
 800fbb6:	460b      	mov	r3, r1
 800fbb8:	4640      	mov	r0, r8
 800fbba:	4649      	mov	r1, r9
 800fbbc:	f7f0 fb64 	bl	8000288 <__aeabi_dsub>
 800fbc0:	4602      	mov	r2, r0
 800fbc2:	460b      	mov	r3, r1
 800fbc4:	4606      	mov	r6, r0
 800fbc6:	460f      	mov	r7, r1
 800fbc8:	4640      	mov	r0, r8
 800fbca:	4649      	mov	r1, r9
 800fbcc:	f7f0 fb5c 	bl	8000288 <__aeabi_dsub>
 800fbd0:	4622      	mov	r2, r4
 800fbd2:	462b      	mov	r3, r5
 800fbd4:	f7f0 fb58 	bl	8000288 <__aeabi_dsub>
 800fbd8:	a31b      	add	r3, pc, #108	; (adr r3, 800fc48 <__ieee754_rem_pio2+0x330>)
 800fbda:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbde:	4604      	mov	r4, r0
 800fbe0:	460d      	mov	r5, r1
 800fbe2:	ec51 0b18 	vmov	r0, r1, d8
 800fbe6:	f7f0 fd07 	bl	80005f8 <__aeabi_dmul>
 800fbea:	4622      	mov	r2, r4
 800fbec:	462b      	mov	r3, r5
 800fbee:	f7f0 fb4b 	bl	8000288 <__aeabi_dsub>
 800fbf2:	4604      	mov	r4, r0
 800fbf4:	460d      	mov	r5, r1
 800fbf6:	e75f      	b.n	800fab8 <__ieee754_rem_pio2+0x1a0>
 800fbf8:	4b1b      	ldr	r3, [pc, #108]	; (800fc68 <__ieee754_rem_pio2+0x350>)
 800fbfa:	4598      	cmp	r8, r3
 800fbfc:	dd36      	ble.n	800fc6c <__ieee754_rem_pio2+0x354>
 800fbfe:	ee10 2a10 	vmov	r2, s0
 800fc02:	462b      	mov	r3, r5
 800fc04:	4620      	mov	r0, r4
 800fc06:	4629      	mov	r1, r5
 800fc08:	f7f0 fb3e 	bl	8000288 <__aeabi_dsub>
 800fc0c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800fc10:	e9ca 0100 	strd	r0, r1, [sl]
 800fc14:	e694      	b.n	800f940 <__ieee754_rem_pio2+0x28>
 800fc16:	bf00      	nop
 800fc18:	54400000 	.word	0x54400000
 800fc1c:	3ff921fb 	.word	0x3ff921fb
 800fc20:	1a626331 	.word	0x1a626331
 800fc24:	3dd0b461 	.word	0x3dd0b461
 800fc28:	1a600000 	.word	0x1a600000
 800fc2c:	3dd0b461 	.word	0x3dd0b461
 800fc30:	2e037073 	.word	0x2e037073
 800fc34:	3ba3198a 	.word	0x3ba3198a
 800fc38:	6dc9c883 	.word	0x6dc9c883
 800fc3c:	3fe45f30 	.word	0x3fe45f30
 800fc40:	2e000000 	.word	0x2e000000
 800fc44:	3ba3198a 	.word	0x3ba3198a
 800fc48:	252049c1 	.word	0x252049c1
 800fc4c:	397b839a 	.word	0x397b839a
 800fc50:	3fe921fb 	.word	0x3fe921fb
 800fc54:	4002d97b 	.word	0x4002d97b
 800fc58:	3ff921fb 	.word	0x3ff921fb
 800fc5c:	413921fb 	.word	0x413921fb
 800fc60:	3fe00000 	.word	0x3fe00000
 800fc64:	08011598 	.word	0x08011598
 800fc68:	7fefffff 	.word	0x7fefffff
 800fc6c:	ea4f 5428 	mov.w	r4, r8, asr #20
 800fc70:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 800fc74:	ee10 0a10 	vmov	r0, s0
 800fc78:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 800fc7c:	ee10 6a10 	vmov	r6, s0
 800fc80:	460f      	mov	r7, r1
 800fc82:	f7f0 ff69 	bl	8000b58 <__aeabi_d2iz>
 800fc86:	f7f0 fc4d 	bl	8000524 <__aeabi_i2d>
 800fc8a:	4602      	mov	r2, r0
 800fc8c:	460b      	mov	r3, r1
 800fc8e:	4630      	mov	r0, r6
 800fc90:	4639      	mov	r1, r7
 800fc92:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800fc96:	f7f0 faf7 	bl	8000288 <__aeabi_dsub>
 800fc9a:	4b23      	ldr	r3, [pc, #140]	; (800fd28 <__ieee754_rem_pio2+0x410>)
 800fc9c:	2200      	movs	r2, #0
 800fc9e:	f7f0 fcab 	bl	80005f8 <__aeabi_dmul>
 800fca2:	460f      	mov	r7, r1
 800fca4:	4606      	mov	r6, r0
 800fca6:	f7f0 ff57 	bl	8000b58 <__aeabi_d2iz>
 800fcaa:	f7f0 fc3b 	bl	8000524 <__aeabi_i2d>
 800fcae:	4602      	mov	r2, r0
 800fcb0:	460b      	mov	r3, r1
 800fcb2:	4630      	mov	r0, r6
 800fcb4:	4639      	mov	r1, r7
 800fcb6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800fcba:	f7f0 fae5 	bl	8000288 <__aeabi_dsub>
 800fcbe:	4b1a      	ldr	r3, [pc, #104]	; (800fd28 <__ieee754_rem_pio2+0x410>)
 800fcc0:	2200      	movs	r2, #0
 800fcc2:	f7f0 fc99 	bl	80005f8 <__aeabi_dmul>
 800fcc6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800fcca:	ad04      	add	r5, sp, #16
 800fccc:	f04f 0803 	mov.w	r8, #3
 800fcd0:	46a9      	mov	r9, r5
 800fcd2:	2600      	movs	r6, #0
 800fcd4:	2700      	movs	r7, #0
 800fcd6:	4632      	mov	r2, r6
 800fcd8:	463b      	mov	r3, r7
 800fcda:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 800fcde:	46c3      	mov	fp, r8
 800fce0:	3d08      	subs	r5, #8
 800fce2:	f108 38ff 	add.w	r8, r8, #4294967295
 800fce6:	f7f0 feef 	bl	8000ac8 <__aeabi_dcmpeq>
 800fcea:	2800      	cmp	r0, #0
 800fcec:	d1f3      	bne.n	800fcd6 <__ieee754_rem_pio2+0x3be>
 800fcee:	4b0f      	ldr	r3, [pc, #60]	; (800fd2c <__ieee754_rem_pio2+0x414>)
 800fcf0:	9301      	str	r3, [sp, #4]
 800fcf2:	2302      	movs	r3, #2
 800fcf4:	9300      	str	r3, [sp, #0]
 800fcf6:	4622      	mov	r2, r4
 800fcf8:	465b      	mov	r3, fp
 800fcfa:	4651      	mov	r1, sl
 800fcfc:	4648      	mov	r0, r9
 800fcfe:	f000 f8df 	bl	800fec0 <__kernel_rem_pio2>
 800fd02:	9b02      	ldr	r3, [sp, #8]
 800fd04:	2b00      	cmp	r3, #0
 800fd06:	4683      	mov	fp, r0
 800fd08:	f6bf ae46 	bge.w	800f998 <__ieee754_rem_pio2+0x80>
 800fd0c:	e9da 2100 	ldrd	r2, r1, [sl]
 800fd10:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800fd14:	e9ca 2300 	strd	r2, r3, [sl]
 800fd18:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 800fd1c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800fd20:	e9ca 2302 	strd	r2, r3, [sl, #8]
 800fd24:	e73a      	b.n	800fb9c <__ieee754_rem_pio2+0x284>
 800fd26:	bf00      	nop
 800fd28:	41700000 	.word	0x41700000
 800fd2c:	08011618 	.word	0x08011618

0800fd30 <__kernel_cos>:
 800fd30:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fd34:	ec57 6b10 	vmov	r6, r7, d0
 800fd38:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800fd3c:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 800fd40:	ed8d 1b00 	vstr	d1, [sp]
 800fd44:	da07      	bge.n	800fd56 <__kernel_cos+0x26>
 800fd46:	ee10 0a10 	vmov	r0, s0
 800fd4a:	4639      	mov	r1, r7
 800fd4c:	f7f0 ff04 	bl	8000b58 <__aeabi_d2iz>
 800fd50:	2800      	cmp	r0, #0
 800fd52:	f000 8088 	beq.w	800fe66 <__kernel_cos+0x136>
 800fd56:	4632      	mov	r2, r6
 800fd58:	463b      	mov	r3, r7
 800fd5a:	4630      	mov	r0, r6
 800fd5c:	4639      	mov	r1, r7
 800fd5e:	f7f0 fc4b 	bl	80005f8 <__aeabi_dmul>
 800fd62:	4b51      	ldr	r3, [pc, #324]	; (800fea8 <__kernel_cos+0x178>)
 800fd64:	2200      	movs	r2, #0
 800fd66:	4604      	mov	r4, r0
 800fd68:	460d      	mov	r5, r1
 800fd6a:	f7f0 fc45 	bl	80005f8 <__aeabi_dmul>
 800fd6e:	a340      	add	r3, pc, #256	; (adr r3, 800fe70 <__kernel_cos+0x140>)
 800fd70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd74:	4682      	mov	sl, r0
 800fd76:	468b      	mov	fp, r1
 800fd78:	4620      	mov	r0, r4
 800fd7a:	4629      	mov	r1, r5
 800fd7c:	f7f0 fc3c 	bl	80005f8 <__aeabi_dmul>
 800fd80:	a33d      	add	r3, pc, #244	; (adr r3, 800fe78 <__kernel_cos+0x148>)
 800fd82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd86:	f7f0 fa81 	bl	800028c <__adddf3>
 800fd8a:	4622      	mov	r2, r4
 800fd8c:	462b      	mov	r3, r5
 800fd8e:	f7f0 fc33 	bl	80005f8 <__aeabi_dmul>
 800fd92:	a33b      	add	r3, pc, #236	; (adr r3, 800fe80 <__kernel_cos+0x150>)
 800fd94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd98:	f7f0 fa76 	bl	8000288 <__aeabi_dsub>
 800fd9c:	4622      	mov	r2, r4
 800fd9e:	462b      	mov	r3, r5
 800fda0:	f7f0 fc2a 	bl	80005f8 <__aeabi_dmul>
 800fda4:	a338      	add	r3, pc, #224	; (adr r3, 800fe88 <__kernel_cos+0x158>)
 800fda6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fdaa:	f7f0 fa6f 	bl	800028c <__adddf3>
 800fdae:	4622      	mov	r2, r4
 800fdb0:	462b      	mov	r3, r5
 800fdb2:	f7f0 fc21 	bl	80005f8 <__aeabi_dmul>
 800fdb6:	a336      	add	r3, pc, #216	; (adr r3, 800fe90 <__kernel_cos+0x160>)
 800fdb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fdbc:	f7f0 fa64 	bl	8000288 <__aeabi_dsub>
 800fdc0:	4622      	mov	r2, r4
 800fdc2:	462b      	mov	r3, r5
 800fdc4:	f7f0 fc18 	bl	80005f8 <__aeabi_dmul>
 800fdc8:	a333      	add	r3, pc, #204	; (adr r3, 800fe98 <__kernel_cos+0x168>)
 800fdca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fdce:	f7f0 fa5d 	bl	800028c <__adddf3>
 800fdd2:	4622      	mov	r2, r4
 800fdd4:	462b      	mov	r3, r5
 800fdd6:	f7f0 fc0f 	bl	80005f8 <__aeabi_dmul>
 800fdda:	4622      	mov	r2, r4
 800fddc:	462b      	mov	r3, r5
 800fdde:	f7f0 fc0b 	bl	80005f8 <__aeabi_dmul>
 800fde2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fde6:	4604      	mov	r4, r0
 800fde8:	460d      	mov	r5, r1
 800fdea:	4630      	mov	r0, r6
 800fdec:	4639      	mov	r1, r7
 800fdee:	f7f0 fc03 	bl	80005f8 <__aeabi_dmul>
 800fdf2:	460b      	mov	r3, r1
 800fdf4:	4602      	mov	r2, r0
 800fdf6:	4629      	mov	r1, r5
 800fdf8:	4620      	mov	r0, r4
 800fdfa:	f7f0 fa45 	bl	8000288 <__aeabi_dsub>
 800fdfe:	4b2b      	ldr	r3, [pc, #172]	; (800feac <__kernel_cos+0x17c>)
 800fe00:	4598      	cmp	r8, r3
 800fe02:	4606      	mov	r6, r0
 800fe04:	460f      	mov	r7, r1
 800fe06:	dc10      	bgt.n	800fe2a <__kernel_cos+0xfa>
 800fe08:	4602      	mov	r2, r0
 800fe0a:	460b      	mov	r3, r1
 800fe0c:	4650      	mov	r0, sl
 800fe0e:	4659      	mov	r1, fp
 800fe10:	f7f0 fa3a 	bl	8000288 <__aeabi_dsub>
 800fe14:	460b      	mov	r3, r1
 800fe16:	4926      	ldr	r1, [pc, #152]	; (800feb0 <__kernel_cos+0x180>)
 800fe18:	4602      	mov	r2, r0
 800fe1a:	2000      	movs	r0, #0
 800fe1c:	f7f0 fa34 	bl	8000288 <__aeabi_dsub>
 800fe20:	ec41 0b10 	vmov	d0, r0, r1
 800fe24:	b003      	add	sp, #12
 800fe26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fe2a:	4b22      	ldr	r3, [pc, #136]	; (800feb4 <__kernel_cos+0x184>)
 800fe2c:	4920      	ldr	r1, [pc, #128]	; (800feb0 <__kernel_cos+0x180>)
 800fe2e:	4598      	cmp	r8, r3
 800fe30:	bfcc      	ite	gt
 800fe32:	4d21      	ldrgt	r5, [pc, #132]	; (800feb8 <__kernel_cos+0x188>)
 800fe34:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 800fe38:	2400      	movs	r4, #0
 800fe3a:	4622      	mov	r2, r4
 800fe3c:	462b      	mov	r3, r5
 800fe3e:	2000      	movs	r0, #0
 800fe40:	f7f0 fa22 	bl	8000288 <__aeabi_dsub>
 800fe44:	4622      	mov	r2, r4
 800fe46:	4680      	mov	r8, r0
 800fe48:	4689      	mov	r9, r1
 800fe4a:	462b      	mov	r3, r5
 800fe4c:	4650      	mov	r0, sl
 800fe4e:	4659      	mov	r1, fp
 800fe50:	f7f0 fa1a 	bl	8000288 <__aeabi_dsub>
 800fe54:	4632      	mov	r2, r6
 800fe56:	463b      	mov	r3, r7
 800fe58:	f7f0 fa16 	bl	8000288 <__aeabi_dsub>
 800fe5c:	4602      	mov	r2, r0
 800fe5e:	460b      	mov	r3, r1
 800fe60:	4640      	mov	r0, r8
 800fe62:	4649      	mov	r1, r9
 800fe64:	e7da      	b.n	800fe1c <__kernel_cos+0xec>
 800fe66:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 800fea0 <__kernel_cos+0x170>
 800fe6a:	e7db      	b.n	800fe24 <__kernel_cos+0xf4>
 800fe6c:	f3af 8000 	nop.w
 800fe70:	be8838d4 	.word	0xbe8838d4
 800fe74:	bda8fae9 	.word	0xbda8fae9
 800fe78:	bdb4b1c4 	.word	0xbdb4b1c4
 800fe7c:	3e21ee9e 	.word	0x3e21ee9e
 800fe80:	809c52ad 	.word	0x809c52ad
 800fe84:	3e927e4f 	.word	0x3e927e4f
 800fe88:	19cb1590 	.word	0x19cb1590
 800fe8c:	3efa01a0 	.word	0x3efa01a0
 800fe90:	16c15177 	.word	0x16c15177
 800fe94:	3f56c16c 	.word	0x3f56c16c
 800fe98:	5555554c 	.word	0x5555554c
 800fe9c:	3fa55555 	.word	0x3fa55555
 800fea0:	00000000 	.word	0x00000000
 800fea4:	3ff00000 	.word	0x3ff00000
 800fea8:	3fe00000 	.word	0x3fe00000
 800feac:	3fd33332 	.word	0x3fd33332
 800feb0:	3ff00000 	.word	0x3ff00000
 800feb4:	3fe90000 	.word	0x3fe90000
 800feb8:	3fd20000 	.word	0x3fd20000
 800febc:	00000000 	.word	0x00000000

0800fec0 <__kernel_rem_pio2>:
 800fec0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fec4:	ed2d 8b02 	vpush	{d8}
 800fec8:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 800fecc:	f112 0f14 	cmn.w	r2, #20
 800fed0:	9308      	str	r3, [sp, #32]
 800fed2:	9101      	str	r1, [sp, #4]
 800fed4:	4bc4      	ldr	r3, [pc, #784]	; (80101e8 <__kernel_rem_pio2+0x328>)
 800fed6:	99a6      	ldr	r1, [sp, #664]	; 0x298
 800fed8:	900b      	str	r0, [sp, #44]	; 0x2c
 800feda:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800fede:	9302      	str	r3, [sp, #8]
 800fee0:	9b08      	ldr	r3, [sp, #32]
 800fee2:	f103 33ff 	add.w	r3, r3, #4294967295
 800fee6:	bfa8      	it	ge
 800fee8:	1ed4      	subge	r4, r2, #3
 800feea:	9306      	str	r3, [sp, #24]
 800feec:	bfb2      	itee	lt
 800feee:	2400      	movlt	r4, #0
 800fef0:	2318      	movge	r3, #24
 800fef2:	fb94 f4f3 	sdivge	r4, r4, r3
 800fef6:	f06f 0317 	mvn.w	r3, #23
 800fefa:	fb04 3303 	mla	r3, r4, r3, r3
 800fefe:	eb03 0a02 	add.w	sl, r3, r2
 800ff02:	9b02      	ldr	r3, [sp, #8]
 800ff04:	9a06      	ldr	r2, [sp, #24]
 800ff06:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 80101d8 <__kernel_rem_pio2+0x318>
 800ff0a:	eb03 0802 	add.w	r8, r3, r2
 800ff0e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800ff10:	1aa7      	subs	r7, r4, r2
 800ff12:	ae22      	add	r6, sp, #136	; 0x88
 800ff14:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800ff18:	2500      	movs	r5, #0
 800ff1a:	4545      	cmp	r5, r8
 800ff1c:	dd13      	ble.n	800ff46 <__kernel_rem_pio2+0x86>
 800ff1e:	9b08      	ldr	r3, [sp, #32]
 800ff20:	ed9f 8bad 	vldr	d8, [pc, #692]	; 80101d8 <__kernel_rem_pio2+0x318>
 800ff24:	aa22      	add	r2, sp, #136	; 0x88
 800ff26:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800ff2a:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 800ff2e:	f04f 0800 	mov.w	r8, #0
 800ff32:	9b02      	ldr	r3, [sp, #8]
 800ff34:	4598      	cmp	r8, r3
 800ff36:	dc2f      	bgt.n	800ff98 <__kernel_rem_pio2+0xd8>
 800ff38:	ed8d 8b04 	vstr	d8, [sp, #16]
 800ff3c:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 800ff40:	462f      	mov	r7, r5
 800ff42:	2600      	movs	r6, #0
 800ff44:	e01b      	b.n	800ff7e <__kernel_rem_pio2+0xbe>
 800ff46:	42ef      	cmn	r7, r5
 800ff48:	d407      	bmi.n	800ff5a <__kernel_rem_pio2+0x9a>
 800ff4a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800ff4e:	f7f0 fae9 	bl	8000524 <__aeabi_i2d>
 800ff52:	e8e6 0102 	strd	r0, r1, [r6], #8
 800ff56:	3501      	adds	r5, #1
 800ff58:	e7df      	b.n	800ff1a <__kernel_rem_pio2+0x5a>
 800ff5a:	ec51 0b18 	vmov	r0, r1, d8
 800ff5e:	e7f8      	b.n	800ff52 <__kernel_rem_pio2+0x92>
 800ff60:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ff64:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800ff68:	f7f0 fb46 	bl	80005f8 <__aeabi_dmul>
 800ff6c:	4602      	mov	r2, r0
 800ff6e:	460b      	mov	r3, r1
 800ff70:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ff74:	f7f0 f98a 	bl	800028c <__adddf3>
 800ff78:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ff7c:	3601      	adds	r6, #1
 800ff7e:	9b06      	ldr	r3, [sp, #24]
 800ff80:	429e      	cmp	r6, r3
 800ff82:	f1a7 0708 	sub.w	r7, r7, #8
 800ff86:	ddeb      	ble.n	800ff60 <__kernel_rem_pio2+0xa0>
 800ff88:	ed9d 7b04 	vldr	d7, [sp, #16]
 800ff8c:	f108 0801 	add.w	r8, r8, #1
 800ff90:	ecab 7b02 	vstmia	fp!, {d7}
 800ff94:	3508      	adds	r5, #8
 800ff96:	e7cc      	b.n	800ff32 <__kernel_rem_pio2+0x72>
 800ff98:	9b02      	ldr	r3, [sp, #8]
 800ff9a:	aa0e      	add	r2, sp, #56	; 0x38
 800ff9c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ffa0:	930d      	str	r3, [sp, #52]	; 0x34
 800ffa2:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800ffa4:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800ffa8:	9c02      	ldr	r4, [sp, #8]
 800ffaa:	930c      	str	r3, [sp, #48]	; 0x30
 800ffac:	00e3      	lsls	r3, r4, #3
 800ffae:	930a      	str	r3, [sp, #40]	; 0x28
 800ffb0:	ab9a      	add	r3, sp, #616	; 0x268
 800ffb2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ffb6:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800ffba:	f10d 0838 	add.w	r8, sp, #56	; 0x38
 800ffbe:	ab72      	add	r3, sp, #456	; 0x1c8
 800ffc0:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 800ffc4:	46c3      	mov	fp, r8
 800ffc6:	46a1      	mov	r9, r4
 800ffc8:	f1b9 0f00 	cmp.w	r9, #0
 800ffcc:	f1a5 0508 	sub.w	r5, r5, #8
 800ffd0:	dc77      	bgt.n	80100c2 <__kernel_rem_pio2+0x202>
 800ffd2:	ec47 6b10 	vmov	d0, r6, r7
 800ffd6:	4650      	mov	r0, sl
 800ffd8:	f000 fdae 	bl	8010b38 <scalbn>
 800ffdc:	ec57 6b10 	vmov	r6, r7, d0
 800ffe0:	2200      	movs	r2, #0
 800ffe2:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800ffe6:	ee10 0a10 	vmov	r0, s0
 800ffea:	4639      	mov	r1, r7
 800ffec:	f7f0 fb04 	bl	80005f8 <__aeabi_dmul>
 800fff0:	ec41 0b10 	vmov	d0, r0, r1
 800fff4:	f000 fd20 	bl	8010a38 <floor>
 800fff8:	4b7c      	ldr	r3, [pc, #496]	; (80101ec <__kernel_rem_pio2+0x32c>)
 800fffa:	ec51 0b10 	vmov	r0, r1, d0
 800fffe:	2200      	movs	r2, #0
 8010000:	f7f0 fafa 	bl	80005f8 <__aeabi_dmul>
 8010004:	4602      	mov	r2, r0
 8010006:	460b      	mov	r3, r1
 8010008:	4630      	mov	r0, r6
 801000a:	4639      	mov	r1, r7
 801000c:	f7f0 f93c 	bl	8000288 <__aeabi_dsub>
 8010010:	460f      	mov	r7, r1
 8010012:	4606      	mov	r6, r0
 8010014:	f7f0 fda0 	bl	8000b58 <__aeabi_d2iz>
 8010018:	9004      	str	r0, [sp, #16]
 801001a:	f7f0 fa83 	bl	8000524 <__aeabi_i2d>
 801001e:	4602      	mov	r2, r0
 8010020:	460b      	mov	r3, r1
 8010022:	4630      	mov	r0, r6
 8010024:	4639      	mov	r1, r7
 8010026:	f7f0 f92f 	bl	8000288 <__aeabi_dsub>
 801002a:	f1ba 0f00 	cmp.w	sl, #0
 801002e:	4606      	mov	r6, r0
 8010030:	460f      	mov	r7, r1
 8010032:	dd6d      	ble.n	8010110 <__kernel_rem_pio2+0x250>
 8010034:	1e62      	subs	r2, r4, #1
 8010036:	ab0e      	add	r3, sp, #56	; 0x38
 8010038:	9d04      	ldr	r5, [sp, #16]
 801003a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 801003e:	f1ca 0118 	rsb	r1, sl, #24
 8010042:	fa40 f301 	asr.w	r3, r0, r1
 8010046:	441d      	add	r5, r3
 8010048:	408b      	lsls	r3, r1
 801004a:	1ac0      	subs	r0, r0, r3
 801004c:	ab0e      	add	r3, sp, #56	; 0x38
 801004e:	9504      	str	r5, [sp, #16]
 8010050:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8010054:	f1ca 0317 	rsb	r3, sl, #23
 8010058:	fa40 fb03 	asr.w	fp, r0, r3
 801005c:	f1bb 0f00 	cmp.w	fp, #0
 8010060:	dd65      	ble.n	801012e <__kernel_rem_pio2+0x26e>
 8010062:	9b04      	ldr	r3, [sp, #16]
 8010064:	2200      	movs	r2, #0
 8010066:	3301      	adds	r3, #1
 8010068:	9304      	str	r3, [sp, #16]
 801006a:	4615      	mov	r5, r2
 801006c:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8010070:	4294      	cmp	r4, r2
 8010072:	f300 809c 	bgt.w	80101ae <__kernel_rem_pio2+0x2ee>
 8010076:	f1ba 0f00 	cmp.w	sl, #0
 801007a:	dd07      	ble.n	801008c <__kernel_rem_pio2+0x1cc>
 801007c:	f1ba 0f01 	cmp.w	sl, #1
 8010080:	f000 80c0 	beq.w	8010204 <__kernel_rem_pio2+0x344>
 8010084:	f1ba 0f02 	cmp.w	sl, #2
 8010088:	f000 80c6 	beq.w	8010218 <__kernel_rem_pio2+0x358>
 801008c:	f1bb 0f02 	cmp.w	fp, #2
 8010090:	d14d      	bne.n	801012e <__kernel_rem_pio2+0x26e>
 8010092:	4632      	mov	r2, r6
 8010094:	463b      	mov	r3, r7
 8010096:	4956      	ldr	r1, [pc, #344]	; (80101f0 <__kernel_rem_pio2+0x330>)
 8010098:	2000      	movs	r0, #0
 801009a:	f7f0 f8f5 	bl	8000288 <__aeabi_dsub>
 801009e:	4606      	mov	r6, r0
 80100a0:	460f      	mov	r7, r1
 80100a2:	2d00      	cmp	r5, #0
 80100a4:	d043      	beq.n	801012e <__kernel_rem_pio2+0x26e>
 80100a6:	4650      	mov	r0, sl
 80100a8:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 80101e0 <__kernel_rem_pio2+0x320>
 80100ac:	f000 fd44 	bl	8010b38 <scalbn>
 80100b0:	4630      	mov	r0, r6
 80100b2:	4639      	mov	r1, r7
 80100b4:	ec53 2b10 	vmov	r2, r3, d0
 80100b8:	f7f0 f8e6 	bl	8000288 <__aeabi_dsub>
 80100bc:	4606      	mov	r6, r0
 80100be:	460f      	mov	r7, r1
 80100c0:	e035      	b.n	801012e <__kernel_rem_pio2+0x26e>
 80100c2:	4b4c      	ldr	r3, [pc, #304]	; (80101f4 <__kernel_rem_pio2+0x334>)
 80100c4:	2200      	movs	r2, #0
 80100c6:	4630      	mov	r0, r6
 80100c8:	4639      	mov	r1, r7
 80100ca:	f7f0 fa95 	bl	80005f8 <__aeabi_dmul>
 80100ce:	f7f0 fd43 	bl	8000b58 <__aeabi_d2iz>
 80100d2:	f7f0 fa27 	bl	8000524 <__aeabi_i2d>
 80100d6:	4602      	mov	r2, r0
 80100d8:	460b      	mov	r3, r1
 80100da:	ec43 2b18 	vmov	d8, r2, r3
 80100de:	4b46      	ldr	r3, [pc, #280]	; (80101f8 <__kernel_rem_pio2+0x338>)
 80100e0:	2200      	movs	r2, #0
 80100e2:	f7f0 fa89 	bl	80005f8 <__aeabi_dmul>
 80100e6:	4602      	mov	r2, r0
 80100e8:	460b      	mov	r3, r1
 80100ea:	4630      	mov	r0, r6
 80100ec:	4639      	mov	r1, r7
 80100ee:	f7f0 f8cb 	bl	8000288 <__aeabi_dsub>
 80100f2:	f7f0 fd31 	bl	8000b58 <__aeabi_d2iz>
 80100f6:	e9d5 2300 	ldrd	r2, r3, [r5]
 80100fa:	f84b 0b04 	str.w	r0, [fp], #4
 80100fe:	ec51 0b18 	vmov	r0, r1, d8
 8010102:	f7f0 f8c3 	bl	800028c <__adddf3>
 8010106:	f109 39ff 	add.w	r9, r9, #4294967295
 801010a:	4606      	mov	r6, r0
 801010c:	460f      	mov	r7, r1
 801010e:	e75b      	b.n	800ffc8 <__kernel_rem_pio2+0x108>
 8010110:	d106      	bne.n	8010120 <__kernel_rem_pio2+0x260>
 8010112:	1e63      	subs	r3, r4, #1
 8010114:	aa0e      	add	r2, sp, #56	; 0x38
 8010116:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 801011a:	ea4f 5be0 	mov.w	fp, r0, asr #23
 801011e:	e79d      	b.n	801005c <__kernel_rem_pio2+0x19c>
 8010120:	4b36      	ldr	r3, [pc, #216]	; (80101fc <__kernel_rem_pio2+0x33c>)
 8010122:	2200      	movs	r2, #0
 8010124:	f7f0 fcee 	bl	8000b04 <__aeabi_dcmpge>
 8010128:	2800      	cmp	r0, #0
 801012a:	d13d      	bne.n	80101a8 <__kernel_rem_pio2+0x2e8>
 801012c:	4683      	mov	fp, r0
 801012e:	2200      	movs	r2, #0
 8010130:	2300      	movs	r3, #0
 8010132:	4630      	mov	r0, r6
 8010134:	4639      	mov	r1, r7
 8010136:	f7f0 fcc7 	bl	8000ac8 <__aeabi_dcmpeq>
 801013a:	2800      	cmp	r0, #0
 801013c:	f000 80c0 	beq.w	80102c0 <__kernel_rem_pio2+0x400>
 8010140:	1e65      	subs	r5, r4, #1
 8010142:	462b      	mov	r3, r5
 8010144:	2200      	movs	r2, #0
 8010146:	9902      	ldr	r1, [sp, #8]
 8010148:	428b      	cmp	r3, r1
 801014a:	da6c      	bge.n	8010226 <__kernel_rem_pio2+0x366>
 801014c:	2a00      	cmp	r2, #0
 801014e:	f000 8089 	beq.w	8010264 <__kernel_rem_pio2+0x3a4>
 8010152:	ab0e      	add	r3, sp, #56	; 0x38
 8010154:	f1aa 0a18 	sub.w	sl, sl, #24
 8010158:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 801015c:	2b00      	cmp	r3, #0
 801015e:	f000 80ad 	beq.w	80102bc <__kernel_rem_pio2+0x3fc>
 8010162:	4650      	mov	r0, sl
 8010164:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 80101e0 <__kernel_rem_pio2+0x320>
 8010168:	f000 fce6 	bl	8010b38 <scalbn>
 801016c:	ab9a      	add	r3, sp, #616	; 0x268
 801016e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8010172:	ec57 6b10 	vmov	r6, r7, d0
 8010176:	00ec      	lsls	r4, r5, #3
 8010178:	f1a3 0898 	sub.w	r8, r3, #152	; 0x98
 801017c:	46aa      	mov	sl, r5
 801017e:	f1ba 0f00 	cmp.w	sl, #0
 8010182:	f280 80d6 	bge.w	8010332 <__kernel_rem_pio2+0x472>
 8010186:	ed9f 8b14 	vldr	d8, [pc, #80]	; 80101d8 <__kernel_rem_pio2+0x318>
 801018a:	462e      	mov	r6, r5
 801018c:	2e00      	cmp	r6, #0
 801018e:	f2c0 8104 	blt.w	801039a <__kernel_rem_pio2+0x4da>
 8010192:	ab72      	add	r3, sp, #456	; 0x1c8
 8010194:	ed8d 8b06 	vstr	d8, [sp, #24]
 8010198:	f8df a064 	ldr.w	sl, [pc, #100]	; 8010200 <__kernel_rem_pio2+0x340>
 801019c:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 80101a0:	f04f 0800 	mov.w	r8, #0
 80101a4:	1baf      	subs	r7, r5, r6
 80101a6:	e0ea      	b.n	801037e <__kernel_rem_pio2+0x4be>
 80101a8:	f04f 0b02 	mov.w	fp, #2
 80101ac:	e759      	b.n	8010062 <__kernel_rem_pio2+0x1a2>
 80101ae:	f8d8 3000 	ldr.w	r3, [r8]
 80101b2:	b955      	cbnz	r5, 80101ca <__kernel_rem_pio2+0x30a>
 80101b4:	b123      	cbz	r3, 80101c0 <__kernel_rem_pio2+0x300>
 80101b6:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 80101ba:	f8c8 3000 	str.w	r3, [r8]
 80101be:	2301      	movs	r3, #1
 80101c0:	3201      	adds	r2, #1
 80101c2:	f108 0804 	add.w	r8, r8, #4
 80101c6:	461d      	mov	r5, r3
 80101c8:	e752      	b.n	8010070 <__kernel_rem_pio2+0x1b0>
 80101ca:	1acb      	subs	r3, r1, r3
 80101cc:	f8c8 3000 	str.w	r3, [r8]
 80101d0:	462b      	mov	r3, r5
 80101d2:	e7f5      	b.n	80101c0 <__kernel_rem_pio2+0x300>
 80101d4:	f3af 8000 	nop.w
	...
 80101e4:	3ff00000 	.word	0x3ff00000
 80101e8:	08011760 	.word	0x08011760
 80101ec:	40200000 	.word	0x40200000
 80101f0:	3ff00000 	.word	0x3ff00000
 80101f4:	3e700000 	.word	0x3e700000
 80101f8:	41700000 	.word	0x41700000
 80101fc:	3fe00000 	.word	0x3fe00000
 8010200:	08011720 	.word	0x08011720
 8010204:	1e62      	subs	r2, r4, #1
 8010206:	ab0e      	add	r3, sp, #56	; 0x38
 8010208:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801020c:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8010210:	a90e      	add	r1, sp, #56	; 0x38
 8010212:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8010216:	e739      	b.n	801008c <__kernel_rem_pio2+0x1cc>
 8010218:	1e62      	subs	r2, r4, #1
 801021a:	ab0e      	add	r3, sp, #56	; 0x38
 801021c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010220:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8010224:	e7f4      	b.n	8010210 <__kernel_rem_pio2+0x350>
 8010226:	a90e      	add	r1, sp, #56	; 0x38
 8010228:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 801022c:	3b01      	subs	r3, #1
 801022e:	430a      	orrs	r2, r1
 8010230:	e789      	b.n	8010146 <__kernel_rem_pio2+0x286>
 8010232:	3301      	adds	r3, #1
 8010234:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8010238:	2900      	cmp	r1, #0
 801023a:	d0fa      	beq.n	8010232 <__kernel_rem_pio2+0x372>
 801023c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801023e:	f502 721a 	add.w	r2, r2, #616	; 0x268
 8010242:	446a      	add	r2, sp
 8010244:	3a98      	subs	r2, #152	; 0x98
 8010246:	920a      	str	r2, [sp, #40]	; 0x28
 8010248:	9a08      	ldr	r2, [sp, #32]
 801024a:	18e3      	adds	r3, r4, r3
 801024c:	18a5      	adds	r5, r4, r2
 801024e:	aa22      	add	r2, sp, #136	; 0x88
 8010250:	f104 0801 	add.w	r8, r4, #1
 8010254:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 8010258:	9304      	str	r3, [sp, #16]
 801025a:	9b04      	ldr	r3, [sp, #16]
 801025c:	4543      	cmp	r3, r8
 801025e:	da04      	bge.n	801026a <__kernel_rem_pio2+0x3aa>
 8010260:	461c      	mov	r4, r3
 8010262:	e6a3      	b.n	800ffac <__kernel_rem_pio2+0xec>
 8010264:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8010266:	2301      	movs	r3, #1
 8010268:	e7e4      	b.n	8010234 <__kernel_rem_pio2+0x374>
 801026a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801026c:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8010270:	f7f0 f958 	bl	8000524 <__aeabi_i2d>
 8010274:	e8e5 0102 	strd	r0, r1, [r5], #8
 8010278:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801027a:	46ab      	mov	fp, r5
 801027c:	461c      	mov	r4, r3
 801027e:	f04f 0900 	mov.w	r9, #0
 8010282:	2600      	movs	r6, #0
 8010284:	2700      	movs	r7, #0
 8010286:	9b06      	ldr	r3, [sp, #24]
 8010288:	4599      	cmp	r9, r3
 801028a:	dd06      	ble.n	801029a <__kernel_rem_pio2+0x3da>
 801028c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801028e:	e8e3 6702 	strd	r6, r7, [r3], #8
 8010292:	f108 0801 	add.w	r8, r8, #1
 8010296:	930a      	str	r3, [sp, #40]	; 0x28
 8010298:	e7df      	b.n	801025a <__kernel_rem_pio2+0x39a>
 801029a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 801029e:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 80102a2:	f7f0 f9a9 	bl	80005f8 <__aeabi_dmul>
 80102a6:	4602      	mov	r2, r0
 80102a8:	460b      	mov	r3, r1
 80102aa:	4630      	mov	r0, r6
 80102ac:	4639      	mov	r1, r7
 80102ae:	f7ef ffed 	bl	800028c <__adddf3>
 80102b2:	f109 0901 	add.w	r9, r9, #1
 80102b6:	4606      	mov	r6, r0
 80102b8:	460f      	mov	r7, r1
 80102ba:	e7e4      	b.n	8010286 <__kernel_rem_pio2+0x3c6>
 80102bc:	3d01      	subs	r5, #1
 80102be:	e748      	b.n	8010152 <__kernel_rem_pio2+0x292>
 80102c0:	ec47 6b10 	vmov	d0, r6, r7
 80102c4:	f1ca 0000 	rsb	r0, sl, #0
 80102c8:	f000 fc36 	bl	8010b38 <scalbn>
 80102cc:	ec57 6b10 	vmov	r6, r7, d0
 80102d0:	4ba0      	ldr	r3, [pc, #640]	; (8010554 <__kernel_rem_pio2+0x694>)
 80102d2:	ee10 0a10 	vmov	r0, s0
 80102d6:	2200      	movs	r2, #0
 80102d8:	4639      	mov	r1, r7
 80102da:	f7f0 fc13 	bl	8000b04 <__aeabi_dcmpge>
 80102de:	b1f8      	cbz	r0, 8010320 <__kernel_rem_pio2+0x460>
 80102e0:	4b9d      	ldr	r3, [pc, #628]	; (8010558 <__kernel_rem_pio2+0x698>)
 80102e2:	2200      	movs	r2, #0
 80102e4:	4630      	mov	r0, r6
 80102e6:	4639      	mov	r1, r7
 80102e8:	f7f0 f986 	bl	80005f8 <__aeabi_dmul>
 80102ec:	f7f0 fc34 	bl	8000b58 <__aeabi_d2iz>
 80102f0:	4680      	mov	r8, r0
 80102f2:	f7f0 f917 	bl	8000524 <__aeabi_i2d>
 80102f6:	4b97      	ldr	r3, [pc, #604]	; (8010554 <__kernel_rem_pio2+0x694>)
 80102f8:	2200      	movs	r2, #0
 80102fa:	f7f0 f97d 	bl	80005f8 <__aeabi_dmul>
 80102fe:	460b      	mov	r3, r1
 8010300:	4602      	mov	r2, r0
 8010302:	4639      	mov	r1, r7
 8010304:	4630      	mov	r0, r6
 8010306:	f7ef ffbf 	bl	8000288 <__aeabi_dsub>
 801030a:	f7f0 fc25 	bl	8000b58 <__aeabi_d2iz>
 801030e:	1c65      	adds	r5, r4, #1
 8010310:	ab0e      	add	r3, sp, #56	; 0x38
 8010312:	f10a 0a18 	add.w	sl, sl, #24
 8010316:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 801031a:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 801031e:	e720      	b.n	8010162 <__kernel_rem_pio2+0x2a2>
 8010320:	4630      	mov	r0, r6
 8010322:	4639      	mov	r1, r7
 8010324:	f7f0 fc18 	bl	8000b58 <__aeabi_d2iz>
 8010328:	ab0e      	add	r3, sp, #56	; 0x38
 801032a:	4625      	mov	r5, r4
 801032c:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8010330:	e717      	b.n	8010162 <__kernel_rem_pio2+0x2a2>
 8010332:	ab0e      	add	r3, sp, #56	; 0x38
 8010334:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 8010338:	f7f0 f8f4 	bl	8000524 <__aeabi_i2d>
 801033c:	4632      	mov	r2, r6
 801033e:	463b      	mov	r3, r7
 8010340:	f7f0 f95a 	bl	80005f8 <__aeabi_dmul>
 8010344:	4b84      	ldr	r3, [pc, #528]	; (8010558 <__kernel_rem_pio2+0x698>)
 8010346:	e968 0102 	strd	r0, r1, [r8, #-8]!
 801034a:	2200      	movs	r2, #0
 801034c:	4630      	mov	r0, r6
 801034e:	4639      	mov	r1, r7
 8010350:	f7f0 f952 	bl	80005f8 <__aeabi_dmul>
 8010354:	f10a 3aff 	add.w	sl, sl, #4294967295
 8010358:	4606      	mov	r6, r0
 801035a:	460f      	mov	r7, r1
 801035c:	e70f      	b.n	801017e <__kernel_rem_pio2+0x2be>
 801035e:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 8010362:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 8010366:	f7f0 f947 	bl	80005f8 <__aeabi_dmul>
 801036a:	4602      	mov	r2, r0
 801036c:	460b      	mov	r3, r1
 801036e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010372:	f7ef ff8b 	bl	800028c <__adddf3>
 8010376:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801037a:	f108 0801 	add.w	r8, r8, #1
 801037e:	9b02      	ldr	r3, [sp, #8]
 8010380:	4598      	cmp	r8, r3
 8010382:	dc01      	bgt.n	8010388 <__kernel_rem_pio2+0x4c8>
 8010384:	45b8      	cmp	r8, r7
 8010386:	ddea      	ble.n	801035e <__kernel_rem_pio2+0x49e>
 8010388:	ed9d 7b06 	vldr	d7, [sp, #24]
 801038c:	ab4a      	add	r3, sp, #296	; 0x128
 801038e:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8010392:	ed87 7b00 	vstr	d7, [r7]
 8010396:	3e01      	subs	r6, #1
 8010398:	e6f8      	b.n	801018c <__kernel_rem_pio2+0x2cc>
 801039a:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 801039c:	2b02      	cmp	r3, #2
 801039e:	dc0b      	bgt.n	80103b8 <__kernel_rem_pio2+0x4f8>
 80103a0:	2b00      	cmp	r3, #0
 80103a2:	dc35      	bgt.n	8010410 <__kernel_rem_pio2+0x550>
 80103a4:	d059      	beq.n	801045a <__kernel_rem_pio2+0x59a>
 80103a6:	9b04      	ldr	r3, [sp, #16]
 80103a8:	f003 0007 	and.w	r0, r3, #7
 80103ac:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 80103b0:	ecbd 8b02 	vpop	{d8}
 80103b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80103b8:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 80103ba:	2b03      	cmp	r3, #3
 80103bc:	d1f3      	bne.n	80103a6 <__kernel_rem_pio2+0x4e6>
 80103be:	ab4a      	add	r3, sp, #296	; 0x128
 80103c0:	4423      	add	r3, r4
 80103c2:	9306      	str	r3, [sp, #24]
 80103c4:	461c      	mov	r4, r3
 80103c6:	469a      	mov	sl, r3
 80103c8:	9502      	str	r5, [sp, #8]
 80103ca:	9b02      	ldr	r3, [sp, #8]
 80103cc:	2b00      	cmp	r3, #0
 80103ce:	f1aa 0a08 	sub.w	sl, sl, #8
 80103d2:	dc6b      	bgt.n	80104ac <__kernel_rem_pio2+0x5ec>
 80103d4:	46aa      	mov	sl, r5
 80103d6:	f1ba 0f01 	cmp.w	sl, #1
 80103da:	f1a4 0408 	sub.w	r4, r4, #8
 80103de:	f300 8085 	bgt.w	80104ec <__kernel_rem_pio2+0x62c>
 80103e2:	9c06      	ldr	r4, [sp, #24]
 80103e4:	2000      	movs	r0, #0
 80103e6:	3408      	adds	r4, #8
 80103e8:	2100      	movs	r1, #0
 80103ea:	2d01      	cmp	r5, #1
 80103ec:	f300 809d 	bgt.w	801052a <__kernel_rem_pio2+0x66a>
 80103f0:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 80103f4:	e9dd 784c 	ldrd	r7, r8, [sp, #304]	; 0x130
 80103f8:	f1bb 0f00 	cmp.w	fp, #0
 80103fc:	f040 809b 	bne.w	8010536 <__kernel_rem_pio2+0x676>
 8010400:	9b01      	ldr	r3, [sp, #4]
 8010402:	e9c3 5600 	strd	r5, r6, [r3]
 8010406:	e9c3 7802 	strd	r7, r8, [r3, #8]
 801040a:	e9c3 0104 	strd	r0, r1, [r3, #16]
 801040e:	e7ca      	b.n	80103a6 <__kernel_rem_pio2+0x4e6>
 8010410:	3408      	adds	r4, #8
 8010412:	ab4a      	add	r3, sp, #296	; 0x128
 8010414:	441c      	add	r4, r3
 8010416:	462e      	mov	r6, r5
 8010418:	2000      	movs	r0, #0
 801041a:	2100      	movs	r1, #0
 801041c:	2e00      	cmp	r6, #0
 801041e:	da36      	bge.n	801048e <__kernel_rem_pio2+0x5ce>
 8010420:	f1bb 0f00 	cmp.w	fp, #0
 8010424:	d039      	beq.n	801049a <__kernel_rem_pio2+0x5da>
 8010426:	4602      	mov	r2, r0
 8010428:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801042c:	9c01      	ldr	r4, [sp, #4]
 801042e:	e9c4 2300 	strd	r2, r3, [r4]
 8010432:	4602      	mov	r2, r0
 8010434:	460b      	mov	r3, r1
 8010436:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 801043a:	f7ef ff25 	bl	8000288 <__aeabi_dsub>
 801043e:	ae4c      	add	r6, sp, #304	; 0x130
 8010440:	2401      	movs	r4, #1
 8010442:	42a5      	cmp	r5, r4
 8010444:	da2c      	bge.n	80104a0 <__kernel_rem_pio2+0x5e0>
 8010446:	f1bb 0f00 	cmp.w	fp, #0
 801044a:	d002      	beq.n	8010452 <__kernel_rem_pio2+0x592>
 801044c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010450:	4619      	mov	r1, r3
 8010452:	9b01      	ldr	r3, [sp, #4]
 8010454:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8010458:	e7a5      	b.n	80103a6 <__kernel_rem_pio2+0x4e6>
 801045a:	f504 731a 	add.w	r3, r4, #616	; 0x268
 801045e:	eb0d 0403 	add.w	r4, sp, r3
 8010462:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8010466:	2000      	movs	r0, #0
 8010468:	2100      	movs	r1, #0
 801046a:	2d00      	cmp	r5, #0
 801046c:	da09      	bge.n	8010482 <__kernel_rem_pio2+0x5c2>
 801046e:	f1bb 0f00 	cmp.w	fp, #0
 8010472:	d002      	beq.n	801047a <__kernel_rem_pio2+0x5ba>
 8010474:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010478:	4619      	mov	r1, r3
 801047a:	9b01      	ldr	r3, [sp, #4]
 801047c:	e9c3 0100 	strd	r0, r1, [r3]
 8010480:	e791      	b.n	80103a6 <__kernel_rem_pio2+0x4e6>
 8010482:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8010486:	f7ef ff01 	bl	800028c <__adddf3>
 801048a:	3d01      	subs	r5, #1
 801048c:	e7ed      	b.n	801046a <__kernel_rem_pio2+0x5aa>
 801048e:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8010492:	f7ef fefb 	bl	800028c <__adddf3>
 8010496:	3e01      	subs	r6, #1
 8010498:	e7c0      	b.n	801041c <__kernel_rem_pio2+0x55c>
 801049a:	4602      	mov	r2, r0
 801049c:	460b      	mov	r3, r1
 801049e:	e7c5      	b.n	801042c <__kernel_rem_pio2+0x56c>
 80104a0:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 80104a4:	f7ef fef2 	bl	800028c <__adddf3>
 80104a8:	3401      	adds	r4, #1
 80104aa:	e7ca      	b.n	8010442 <__kernel_rem_pio2+0x582>
 80104ac:	e9da 8900 	ldrd	r8, r9, [sl]
 80104b0:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 80104b4:	9b02      	ldr	r3, [sp, #8]
 80104b6:	3b01      	subs	r3, #1
 80104b8:	9302      	str	r3, [sp, #8]
 80104ba:	4632      	mov	r2, r6
 80104bc:	463b      	mov	r3, r7
 80104be:	4640      	mov	r0, r8
 80104c0:	4649      	mov	r1, r9
 80104c2:	f7ef fee3 	bl	800028c <__adddf3>
 80104c6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80104ca:	4602      	mov	r2, r0
 80104cc:	460b      	mov	r3, r1
 80104ce:	4640      	mov	r0, r8
 80104d0:	4649      	mov	r1, r9
 80104d2:	f7ef fed9 	bl	8000288 <__aeabi_dsub>
 80104d6:	4632      	mov	r2, r6
 80104d8:	463b      	mov	r3, r7
 80104da:	f7ef fed7 	bl	800028c <__adddf3>
 80104de:	ed9d 7b08 	vldr	d7, [sp, #32]
 80104e2:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80104e6:	ed8a 7b00 	vstr	d7, [sl]
 80104ea:	e76e      	b.n	80103ca <__kernel_rem_pio2+0x50a>
 80104ec:	e9d4 8900 	ldrd	r8, r9, [r4]
 80104f0:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 80104f4:	4640      	mov	r0, r8
 80104f6:	4632      	mov	r2, r6
 80104f8:	463b      	mov	r3, r7
 80104fa:	4649      	mov	r1, r9
 80104fc:	f7ef fec6 	bl	800028c <__adddf3>
 8010500:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010504:	4602      	mov	r2, r0
 8010506:	460b      	mov	r3, r1
 8010508:	4640      	mov	r0, r8
 801050a:	4649      	mov	r1, r9
 801050c:	f7ef febc 	bl	8000288 <__aeabi_dsub>
 8010510:	4632      	mov	r2, r6
 8010512:	463b      	mov	r3, r7
 8010514:	f7ef feba 	bl	800028c <__adddf3>
 8010518:	ed9d 7b02 	vldr	d7, [sp, #8]
 801051c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8010520:	ed84 7b00 	vstr	d7, [r4]
 8010524:	f10a 3aff 	add.w	sl, sl, #4294967295
 8010528:	e755      	b.n	80103d6 <__kernel_rem_pio2+0x516>
 801052a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801052e:	f7ef fead 	bl	800028c <__adddf3>
 8010532:	3d01      	subs	r5, #1
 8010534:	e759      	b.n	80103ea <__kernel_rem_pio2+0x52a>
 8010536:	9b01      	ldr	r3, [sp, #4]
 8010538:	9a01      	ldr	r2, [sp, #4]
 801053a:	601d      	str	r5, [r3, #0]
 801053c:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 8010540:	605c      	str	r4, [r3, #4]
 8010542:	609f      	str	r7, [r3, #8]
 8010544:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 8010548:	60d3      	str	r3, [r2, #12]
 801054a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801054e:	6110      	str	r0, [r2, #16]
 8010550:	6153      	str	r3, [r2, #20]
 8010552:	e728      	b.n	80103a6 <__kernel_rem_pio2+0x4e6>
 8010554:	41700000 	.word	0x41700000
 8010558:	3e700000 	.word	0x3e700000
 801055c:	00000000 	.word	0x00000000

08010560 <__kernel_sin>:
 8010560:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010564:	ed2d 8b04 	vpush	{d8-d9}
 8010568:	eeb0 8a41 	vmov.f32	s16, s2
 801056c:	eef0 8a61 	vmov.f32	s17, s3
 8010570:	ec55 4b10 	vmov	r4, r5, d0
 8010574:	b083      	sub	sp, #12
 8010576:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801057a:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 801057e:	9001      	str	r0, [sp, #4]
 8010580:	da06      	bge.n	8010590 <__kernel_sin+0x30>
 8010582:	ee10 0a10 	vmov	r0, s0
 8010586:	4629      	mov	r1, r5
 8010588:	f7f0 fae6 	bl	8000b58 <__aeabi_d2iz>
 801058c:	2800      	cmp	r0, #0
 801058e:	d051      	beq.n	8010634 <__kernel_sin+0xd4>
 8010590:	4622      	mov	r2, r4
 8010592:	462b      	mov	r3, r5
 8010594:	4620      	mov	r0, r4
 8010596:	4629      	mov	r1, r5
 8010598:	f7f0 f82e 	bl	80005f8 <__aeabi_dmul>
 801059c:	4682      	mov	sl, r0
 801059e:	468b      	mov	fp, r1
 80105a0:	4602      	mov	r2, r0
 80105a2:	460b      	mov	r3, r1
 80105a4:	4620      	mov	r0, r4
 80105a6:	4629      	mov	r1, r5
 80105a8:	f7f0 f826 	bl	80005f8 <__aeabi_dmul>
 80105ac:	a341      	add	r3, pc, #260	; (adr r3, 80106b4 <__kernel_sin+0x154>)
 80105ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80105b2:	4680      	mov	r8, r0
 80105b4:	4689      	mov	r9, r1
 80105b6:	4650      	mov	r0, sl
 80105b8:	4659      	mov	r1, fp
 80105ba:	f7f0 f81d 	bl	80005f8 <__aeabi_dmul>
 80105be:	a33f      	add	r3, pc, #252	; (adr r3, 80106bc <__kernel_sin+0x15c>)
 80105c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80105c4:	f7ef fe60 	bl	8000288 <__aeabi_dsub>
 80105c8:	4652      	mov	r2, sl
 80105ca:	465b      	mov	r3, fp
 80105cc:	f7f0 f814 	bl	80005f8 <__aeabi_dmul>
 80105d0:	a33c      	add	r3, pc, #240	; (adr r3, 80106c4 <__kernel_sin+0x164>)
 80105d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80105d6:	f7ef fe59 	bl	800028c <__adddf3>
 80105da:	4652      	mov	r2, sl
 80105dc:	465b      	mov	r3, fp
 80105de:	f7f0 f80b 	bl	80005f8 <__aeabi_dmul>
 80105e2:	a33a      	add	r3, pc, #232	; (adr r3, 80106cc <__kernel_sin+0x16c>)
 80105e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80105e8:	f7ef fe4e 	bl	8000288 <__aeabi_dsub>
 80105ec:	4652      	mov	r2, sl
 80105ee:	465b      	mov	r3, fp
 80105f0:	f7f0 f802 	bl	80005f8 <__aeabi_dmul>
 80105f4:	a337      	add	r3, pc, #220	; (adr r3, 80106d4 <__kernel_sin+0x174>)
 80105f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80105fa:	f7ef fe47 	bl	800028c <__adddf3>
 80105fe:	9b01      	ldr	r3, [sp, #4]
 8010600:	4606      	mov	r6, r0
 8010602:	460f      	mov	r7, r1
 8010604:	b9eb      	cbnz	r3, 8010642 <__kernel_sin+0xe2>
 8010606:	4602      	mov	r2, r0
 8010608:	460b      	mov	r3, r1
 801060a:	4650      	mov	r0, sl
 801060c:	4659      	mov	r1, fp
 801060e:	f7ef fff3 	bl	80005f8 <__aeabi_dmul>
 8010612:	a325      	add	r3, pc, #148	; (adr r3, 80106a8 <__kernel_sin+0x148>)
 8010614:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010618:	f7ef fe36 	bl	8000288 <__aeabi_dsub>
 801061c:	4642      	mov	r2, r8
 801061e:	464b      	mov	r3, r9
 8010620:	f7ef ffea 	bl	80005f8 <__aeabi_dmul>
 8010624:	4602      	mov	r2, r0
 8010626:	460b      	mov	r3, r1
 8010628:	4620      	mov	r0, r4
 801062a:	4629      	mov	r1, r5
 801062c:	f7ef fe2e 	bl	800028c <__adddf3>
 8010630:	4604      	mov	r4, r0
 8010632:	460d      	mov	r5, r1
 8010634:	ec45 4b10 	vmov	d0, r4, r5
 8010638:	b003      	add	sp, #12
 801063a:	ecbd 8b04 	vpop	{d8-d9}
 801063e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010642:	4b1b      	ldr	r3, [pc, #108]	; (80106b0 <__kernel_sin+0x150>)
 8010644:	ec51 0b18 	vmov	r0, r1, d8
 8010648:	2200      	movs	r2, #0
 801064a:	f7ef ffd5 	bl	80005f8 <__aeabi_dmul>
 801064e:	4632      	mov	r2, r6
 8010650:	ec41 0b19 	vmov	d9, r0, r1
 8010654:	463b      	mov	r3, r7
 8010656:	4640      	mov	r0, r8
 8010658:	4649      	mov	r1, r9
 801065a:	f7ef ffcd 	bl	80005f8 <__aeabi_dmul>
 801065e:	4602      	mov	r2, r0
 8010660:	460b      	mov	r3, r1
 8010662:	ec51 0b19 	vmov	r0, r1, d9
 8010666:	f7ef fe0f 	bl	8000288 <__aeabi_dsub>
 801066a:	4652      	mov	r2, sl
 801066c:	465b      	mov	r3, fp
 801066e:	f7ef ffc3 	bl	80005f8 <__aeabi_dmul>
 8010672:	ec53 2b18 	vmov	r2, r3, d8
 8010676:	f7ef fe07 	bl	8000288 <__aeabi_dsub>
 801067a:	a30b      	add	r3, pc, #44	; (adr r3, 80106a8 <__kernel_sin+0x148>)
 801067c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010680:	4606      	mov	r6, r0
 8010682:	460f      	mov	r7, r1
 8010684:	4640      	mov	r0, r8
 8010686:	4649      	mov	r1, r9
 8010688:	f7ef ffb6 	bl	80005f8 <__aeabi_dmul>
 801068c:	4602      	mov	r2, r0
 801068e:	460b      	mov	r3, r1
 8010690:	4630      	mov	r0, r6
 8010692:	4639      	mov	r1, r7
 8010694:	f7ef fdfa 	bl	800028c <__adddf3>
 8010698:	4602      	mov	r2, r0
 801069a:	460b      	mov	r3, r1
 801069c:	4620      	mov	r0, r4
 801069e:	4629      	mov	r1, r5
 80106a0:	f7ef fdf2 	bl	8000288 <__aeabi_dsub>
 80106a4:	e7c4      	b.n	8010630 <__kernel_sin+0xd0>
 80106a6:	bf00      	nop
 80106a8:	55555549 	.word	0x55555549
 80106ac:	3fc55555 	.word	0x3fc55555
 80106b0:	3fe00000 	.word	0x3fe00000
 80106b4:	5acfd57c 	.word	0x5acfd57c
 80106b8:	3de5d93a 	.word	0x3de5d93a
 80106bc:	8a2b9ceb 	.word	0x8a2b9ceb
 80106c0:	3e5ae5e6 	.word	0x3e5ae5e6
 80106c4:	57b1fe7d 	.word	0x57b1fe7d
 80106c8:	3ec71de3 	.word	0x3ec71de3
 80106cc:	19c161d5 	.word	0x19c161d5
 80106d0:	3f2a01a0 	.word	0x3f2a01a0
 80106d4:	1110f8a6 	.word	0x1110f8a6
 80106d8:	3f811111 	.word	0x3f811111
 80106dc:	00000000 	.word	0x00000000

080106e0 <atan>:
 80106e0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80106e4:	ec55 4b10 	vmov	r4, r5, d0
 80106e8:	4bc3      	ldr	r3, [pc, #780]	; (80109f8 <atan+0x318>)
 80106ea:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80106ee:	429e      	cmp	r6, r3
 80106f0:	46ab      	mov	fp, r5
 80106f2:	dd18      	ble.n	8010726 <atan+0x46>
 80106f4:	4bc1      	ldr	r3, [pc, #772]	; (80109fc <atan+0x31c>)
 80106f6:	429e      	cmp	r6, r3
 80106f8:	dc01      	bgt.n	80106fe <atan+0x1e>
 80106fa:	d109      	bne.n	8010710 <atan+0x30>
 80106fc:	b144      	cbz	r4, 8010710 <atan+0x30>
 80106fe:	4622      	mov	r2, r4
 8010700:	462b      	mov	r3, r5
 8010702:	4620      	mov	r0, r4
 8010704:	4629      	mov	r1, r5
 8010706:	f7ef fdc1 	bl	800028c <__adddf3>
 801070a:	4604      	mov	r4, r0
 801070c:	460d      	mov	r5, r1
 801070e:	e006      	b.n	801071e <atan+0x3e>
 8010710:	f1bb 0f00 	cmp.w	fp, #0
 8010714:	f300 8131 	bgt.w	801097a <atan+0x29a>
 8010718:	a59b      	add	r5, pc, #620	; (adr r5, 8010988 <atan+0x2a8>)
 801071a:	e9d5 4500 	ldrd	r4, r5, [r5]
 801071e:	ec45 4b10 	vmov	d0, r4, r5
 8010722:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010726:	4bb6      	ldr	r3, [pc, #728]	; (8010a00 <atan+0x320>)
 8010728:	429e      	cmp	r6, r3
 801072a:	dc14      	bgt.n	8010756 <atan+0x76>
 801072c:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8010730:	429e      	cmp	r6, r3
 8010732:	dc0d      	bgt.n	8010750 <atan+0x70>
 8010734:	a396      	add	r3, pc, #600	; (adr r3, 8010990 <atan+0x2b0>)
 8010736:	e9d3 2300 	ldrd	r2, r3, [r3]
 801073a:	ee10 0a10 	vmov	r0, s0
 801073e:	4629      	mov	r1, r5
 8010740:	f7ef fda4 	bl	800028c <__adddf3>
 8010744:	4baf      	ldr	r3, [pc, #700]	; (8010a04 <atan+0x324>)
 8010746:	2200      	movs	r2, #0
 8010748:	f7f0 f9e6 	bl	8000b18 <__aeabi_dcmpgt>
 801074c:	2800      	cmp	r0, #0
 801074e:	d1e6      	bne.n	801071e <atan+0x3e>
 8010750:	f04f 3aff 	mov.w	sl, #4294967295
 8010754:	e02b      	b.n	80107ae <atan+0xce>
 8010756:	f000 f963 	bl	8010a20 <fabs>
 801075a:	4bab      	ldr	r3, [pc, #684]	; (8010a08 <atan+0x328>)
 801075c:	429e      	cmp	r6, r3
 801075e:	ec55 4b10 	vmov	r4, r5, d0
 8010762:	f300 80bf 	bgt.w	80108e4 <atan+0x204>
 8010766:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 801076a:	429e      	cmp	r6, r3
 801076c:	f300 80a0 	bgt.w	80108b0 <atan+0x1d0>
 8010770:	ee10 2a10 	vmov	r2, s0
 8010774:	ee10 0a10 	vmov	r0, s0
 8010778:	462b      	mov	r3, r5
 801077a:	4629      	mov	r1, r5
 801077c:	f7ef fd86 	bl	800028c <__adddf3>
 8010780:	4ba0      	ldr	r3, [pc, #640]	; (8010a04 <atan+0x324>)
 8010782:	2200      	movs	r2, #0
 8010784:	f7ef fd80 	bl	8000288 <__aeabi_dsub>
 8010788:	2200      	movs	r2, #0
 801078a:	4606      	mov	r6, r0
 801078c:	460f      	mov	r7, r1
 801078e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8010792:	4620      	mov	r0, r4
 8010794:	4629      	mov	r1, r5
 8010796:	f7ef fd79 	bl	800028c <__adddf3>
 801079a:	4602      	mov	r2, r0
 801079c:	460b      	mov	r3, r1
 801079e:	4630      	mov	r0, r6
 80107a0:	4639      	mov	r1, r7
 80107a2:	f7f0 f853 	bl	800084c <__aeabi_ddiv>
 80107a6:	f04f 0a00 	mov.w	sl, #0
 80107aa:	4604      	mov	r4, r0
 80107ac:	460d      	mov	r5, r1
 80107ae:	4622      	mov	r2, r4
 80107b0:	462b      	mov	r3, r5
 80107b2:	4620      	mov	r0, r4
 80107b4:	4629      	mov	r1, r5
 80107b6:	f7ef ff1f 	bl	80005f8 <__aeabi_dmul>
 80107ba:	4602      	mov	r2, r0
 80107bc:	460b      	mov	r3, r1
 80107be:	4680      	mov	r8, r0
 80107c0:	4689      	mov	r9, r1
 80107c2:	f7ef ff19 	bl	80005f8 <__aeabi_dmul>
 80107c6:	a374      	add	r3, pc, #464	; (adr r3, 8010998 <atan+0x2b8>)
 80107c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80107cc:	4606      	mov	r6, r0
 80107ce:	460f      	mov	r7, r1
 80107d0:	f7ef ff12 	bl	80005f8 <__aeabi_dmul>
 80107d4:	a372      	add	r3, pc, #456	; (adr r3, 80109a0 <atan+0x2c0>)
 80107d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80107da:	f7ef fd57 	bl	800028c <__adddf3>
 80107de:	4632      	mov	r2, r6
 80107e0:	463b      	mov	r3, r7
 80107e2:	f7ef ff09 	bl	80005f8 <__aeabi_dmul>
 80107e6:	a370      	add	r3, pc, #448	; (adr r3, 80109a8 <atan+0x2c8>)
 80107e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80107ec:	f7ef fd4e 	bl	800028c <__adddf3>
 80107f0:	4632      	mov	r2, r6
 80107f2:	463b      	mov	r3, r7
 80107f4:	f7ef ff00 	bl	80005f8 <__aeabi_dmul>
 80107f8:	a36d      	add	r3, pc, #436	; (adr r3, 80109b0 <atan+0x2d0>)
 80107fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80107fe:	f7ef fd45 	bl	800028c <__adddf3>
 8010802:	4632      	mov	r2, r6
 8010804:	463b      	mov	r3, r7
 8010806:	f7ef fef7 	bl	80005f8 <__aeabi_dmul>
 801080a:	a36b      	add	r3, pc, #428	; (adr r3, 80109b8 <atan+0x2d8>)
 801080c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010810:	f7ef fd3c 	bl	800028c <__adddf3>
 8010814:	4632      	mov	r2, r6
 8010816:	463b      	mov	r3, r7
 8010818:	f7ef feee 	bl	80005f8 <__aeabi_dmul>
 801081c:	a368      	add	r3, pc, #416	; (adr r3, 80109c0 <atan+0x2e0>)
 801081e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010822:	f7ef fd33 	bl	800028c <__adddf3>
 8010826:	4642      	mov	r2, r8
 8010828:	464b      	mov	r3, r9
 801082a:	f7ef fee5 	bl	80005f8 <__aeabi_dmul>
 801082e:	a366      	add	r3, pc, #408	; (adr r3, 80109c8 <atan+0x2e8>)
 8010830:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010834:	4680      	mov	r8, r0
 8010836:	4689      	mov	r9, r1
 8010838:	4630      	mov	r0, r6
 801083a:	4639      	mov	r1, r7
 801083c:	f7ef fedc 	bl	80005f8 <__aeabi_dmul>
 8010840:	a363      	add	r3, pc, #396	; (adr r3, 80109d0 <atan+0x2f0>)
 8010842:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010846:	f7ef fd1f 	bl	8000288 <__aeabi_dsub>
 801084a:	4632      	mov	r2, r6
 801084c:	463b      	mov	r3, r7
 801084e:	f7ef fed3 	bl	80005f8 <__aeabi_dmul>
 8010852:	a361      	add	r3, pc, #388	; (adr r3, 80109d8 <atan+0x2f8>)
 8010854:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010858:	f7ef fd16 	bl	8000288 <__aeabi_dsub>
 801085c:	4632      	mov	r2, r6
 801085e:	463b      	mov	r3, r7
 8010860:	f7ef feca 	bl	80005f8 <__aeabi_dmul>
 8010864:	a35e      	add	r3, pc, #376	; (adr r3, 80109e0 <atan+0x300>)
 8010866:	e9d3 2300 	ldrd	r2, r3, [r3]
 801086a:	f7ef fd0d 	bl	8000288 <__aeabi_dsub>
 801086e:	4632      	mov	r2, r6
 8010870:	463b      	mov	r3, r7
 8010872:	f7ef fec1 	bl	80005f8 <__aeabi_dmul>
 8010876:	a35c      	add	r3, pc, #368	; (adr r3, 80109e8 <atan+0x308>)
 8010878:	e9d3 2300 	ldrd	r2, r3, [r3]
 801087c:	f7ef fd04 	bl	8000288 <__aeabi_dsub>
 8010880:	4632      	mov	r2, r6
 8010882:	463b      	mov	r3, r7
 8010884:	f7ef feb8 	bl	80005f8 <__aeabi_dmul>
 8010888:	4602      	mov	r2, r0
 801088a:	460b      	mov	r3, r1
 801088c:	4640      	mov	r0, r8
 801088e:	4649      	mov	r1, r9
 8010890:	f7ef fcfc 	bl	800028c <__adddf3>
 8010894:	4622      	mov	r2, r4
 8010896:	462b      	mov	r3, r5
 8010898:	f7ef feae 	bl	80005f8 <__aeabi_dmul>
 801089c:	f1ba 3fff 	cmp.w	sl, #4294967295
 80108a0:	4602      	mov	r2, r0
 80108a2:	460b      	mov	r3, r1
 80108a4:	d14b      	bne.n	801093e <atan+0x25e>
 80108a6:	4620      	mov	r0, r4
 80108a8:	4629      	mov	r1, r5
 80108aa:	f7ef fced 	bl	8000288 <__aeabi_dsub>
 80108ae:	e72c      	b.n	801070a <atan+0x2a>
 80108b0:	ee10 0a10 	vmov	r0, s0
 80108b4:	4b53      	ldr	r3, [pc, #332]	; (8010a04 <atan+0x324>)
 80108b6:	2200      	movs	r2, #0
 80108b8:	4629      	mov	r1, r5
 80108ba:	f7ef fce5 	bl	8000288 <__aeabi_dsub>
 80108be:	4b51      	ldr	r3, [pc, #324]	; (8010a04 <atan+0x324>)
 80108c0:	4606      	mov	r6, r0
 80108c2:	460f      	mov	r7, r1
 80108c4:	2200      	movs	r2, #0
 80108c6:	4620      	mov	r0, r4
 80108c8:	4629      	mov	r1, r5
 80108ca:	f7ef fcdf 	bl	800028c <__adddf3>
 80108ce:	4602      	mov	r2, r0
 80108d0:	460b      	mov	r3, r1
 80108d2:	4630      	mov	r0, r6
 80108d4:	4639      	mov	r1, r7
 80108d6:	f7ef ffb9 	bl	800084c <__aeabi_ddiv>
 80108da:	f04f 0a01 	mov.w	sl, #1
 80108de:	4604      	mov	r4, r0
 80108e0:	460d      	mov	r5, r1
 80108e2:	e764      	b.n	80107ae <atan+0xce>
 80108e4:	4b49      	ldr	r3, [pc, #292]	; (8010a0c <atan+0x32c>)
 80108e6:	429e      	cmp	r6, r3
 80108e8:	da1d      	bge.n	8010926 <atan+0x246>
 80108ea:	ee10 0a10 	vmov	r0, s0
 80108ee:	4b48      	ldr	r3, [pc, #288]	; (8010a10 <atan+0x330>)
 80108f0:	2200      	movs	r2, #0
 80108f2:	4629      	mov	r1, r5
 80108f4:	f7ef fcc8 	bl	8000288 <__aeabi_dsub>
 80108f8:	4b45      	ldr	r3, [pc, #276]	; (8010a10 <atan+0x330>)
 80108fa:	4606      	mov	r6, r0
 80108fc:	460f      	mov	r7, r1
 80108fe:	2200      	movs	r2, #0
 8010900:	4620      	mov	r0, r4
 8010902:	4629      	mov	r1, r5
 8010904:	f7ef fe78 	bl	80005f8 <__aeabi_dmul>
 8010908:	4b3e      	ldr	r3, [pc, #248]	; (8010a04 <atan+0x324>)
 801090a:	2200      	movs	r2, #0
 801090c:	f7ef fcbe 	bl	800028c <__adddf3>
 8010910:	4602      	mov	r2, r0
 8010912:	460b      	mov	r3, r1
 8010914:	4630      	mov	r0, r6
 8010916:	4639      	mov	r1, r7
 8010918:	f7ef ff98 	bl	800084c <__aeabi_ddiv>
 801091c:	f04f 0a02 	mov.w	sl, #2
 8010920:	4604      	mov	r4, r0
 8010922:	460d      	mov	r5, r1
 8010924:	e743      	b.n	80107ae <atan+0xce>
 8010926:	462b      	mov	r3, r5
 8010928:	ee10 2a10 	vmov	r2, s0
 801092c:	4939      	ldr	r1, [pc, #228]	; (8010a14 <atan+0x334>)
 801092e:	2000      	movs	r0, #0
 8010930:	f7ef ff8c 	bl	800084c <__aeabi_ddiv>
 8010934:	f04f 0a03 	mov.w	sl, #3
 8010938:	4604      	mov	r4, r0
 801093a:	460d      	mov	r5, r1
 801093c:	e737      	b.n	80107ae <atan+0xce>
 801093e:	4b36      	ldr	r3, [pc, #216]	; (8010a18 <atan+0x338>)
 8010940:	4e36      	ldr	r6, [pc, #216]	; (8010a1c <atan+0x33c>)
 8010942:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8010946:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 801094a:	e9da 2300 	ldrd	r2, r3, [sl]
 801094e:	f7ef fc9b 	bl	8000288 <__aeabi_dsub>
 8010952:	4622      	mov	r2, r4
 8010954:	462b      	mov	r3, r5
 8010956:	f7ef fc97 	bl	8000288 <__aeabi_dsub>
 801095a:	4602      	mov	r2, r0
 801095c:	460b      	mov	r3, r1
 801095e:	e9d6 0100 	ldrd	r0, r1, [r6]
 8010962:	f7ef fc91 	bl	8000288 <__aeabi_dsub>
 8010966:	f1bb 0f00 	cmp.w	fp, #0
 801096a:	4604      	mov	r4, r0
 801096c:	460d      	mov	r5, r1
 801096e:	f6bf aed6 	bge.w	801071e <atan+0x3e>
 8010972:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010976:	461d      	mov	r5, r3
 8010978:	e6d1      	b.n	801071e <atan+0x3e>
 801097a:	a51d      	add	r5, pc, #116	; (adr r5, 80109f0 <atan+0x310>)
 801097c:	e9d5 4500 	ldrd	r4, r5, [r5]
 8010980:	e6cd      	b.n	801071e <atan+0x3e>
 8010982:	bf00      	nop
 8010984:	f3af 8000 	nop.w
 8010988:	54442d18 	.word	0x54442d18
 801098c:	bff921fb 	.word	0xbff921fb
 8010990:	8800759c 	.word	0x8800759c
 8010994:	7e37e43c 	.word	0x7e37e43c
 8010998:	e322da11 	.word	0xe322da11
 801099c:	3f90ad3a 	.word	0x3f90ad3a
 80109a0:	24760deb 	.word	0x24760deb
 80109a4:	3fa97b4b 	.word	0x3fa97b4b
 80109a8:	a0d03d51 	.word	0xa0d03d51
 80109ac:	3fb10d66 	.word	0x3fb10d66
 80109b0:	c54c206e 	.word	0xc54c206e
 80109b4:	3fb745cd 	.word	0x3fb745cd
 80109b8:	920083ff 	.word	0x920083ff
 80109bc:	3fc24924 	.word	0x3fc24924
 80109c0:	5555550d 	.word	0x5555550d
 80109c4:	3fd55555 	.word	0x3fd55555
 80109c8:	2c6a6c2f 	.word	0x2c6a6c2f
 80109cc:	bfa2b444 	.word	0xbfa2b444
 80109d0:	52defd9a 	.word	0x52defd9a
 80109d4:	3fadde2d 	.word	0x3fadde2d
 80109d8:	af749a6d 	.word	0xaf749a6d
 80109dc:	3fb3b0f2 	.word	0x3fb3b0f2
 80109e0:	fe231671 	.word	0xfe231671
 80109e4:	3fbc71c6 	.word	0x3fbc71c6
 80109e8:	9998ebc4 	.word	0x9998ebc4
 80109ec:	3fc99999 	.word	0x3fc99999
 80109f0:	54442d18 	.word	0x54442d18
 80109f4:	3ff921fb 	.word	0x3ff921fb
 80109f8:	440fffff 	.word	0x440fffff
 80109fc:	7ff00000 	.word	0x7ff00000
 8010a00:	3fdbffff 	.word	0x3fdbffff
 8010a04:	3ff00000 	.word	0x3ff00000
 8010a08:	3ff2ffff 	.word	0x3ff2ffff
 8010a0c:	40038000 	.word	0x40038000
 8010a10:	3ff80000 	.word	0x3ff80000
 8010a14:	bff00000 	.word	0xbff00000
 8010a18:	08011790 	.word	0x08011790
 8010a1c:	08011770 	.word	0x08011770

08010a20 <fabs>:
 8010a20:	ec51 0b10 	vmov	r0, r1, d0
 8010a24:	ee10 2a10 	vmov	r2, s0
 8010a28:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8010a2c:	ec43 2b10 	vmov	d0, r2, r3
 8010a30:	4770      	bx	lr
 8010a32:	0000      	movs	r0, r0
 8010a34:	0000      	movs	r0, r0
	...

08010a38 <floor>:
 8010a38:	ec51 0b10 	vmov	r0, r1, d0
 8010a3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010a40:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8010a44:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8010a48:	2e13      	cmp	r6, #19
 8010a4a:	ee10 5a10 	vmov	r5, s0
 8010a4e:	ee10 8a10 	vmov	r8, s0
 8010a52:	460c      	mov	r4, r1
 8010a54:	dc32      	bgt.n	8010abc <floor+0x84>
 8010a56:	2e00      	cmp	r6, #0
 8010a58:	da14      	bge.n	8010a84 <floor+0x4c>
 8010a5a:	a333      	add	r3, pc, #204	; (adr r3, 8010b28 <floor+0xf0>)
 8010a5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a60:	f7ef fc14 	bl	800028c <__adddf3>
 8010a64:	2200      	movs	r2, #0
 8010a66:	2300      	movs	r3, #0
 8010a68:	f7f0 f856 	bl	8000b18 <__aeabi_dcmpgt>
 8010a6c:	b138      	cbz	r0, 8010a7e <floor+0x46>
 8010a6e:	2c00      	cmp	r4, #0
 8010a70:	da57      	bge.n	8010b22 <floor+0xea>
 8010a72:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8010a76:	431d      	orrs	r5, r3
 8010a78:	d001      	beq.n	8010a7e <floor+0x46>
 8010a7a:	4c2d      	ldr	r4, [pc, #180]	; (8010b30 <floor+0xf8>)
 8010a7c:	2500      	movs	r5, #0
 8010a7e:	4621      	mov	r1, r4
 8010a80:	4628      	mov	r0, r5
 8010a82:	e025      	b.n	8010ad0 <floor+0x98>
 8010a84:	4f2b      	ldr	r7, [pc, #172]	; (8010b34 <floor+0xfc>)
 8010a86:	4137      	asrs	r7, r6
 8010a88:	ea01 0307 	and.w	r3, r1, r7
 8010a8c:	4303      	orrs	r3, r0
 8010a8e:	d01f      	beq.n	8010ad0 <floor+0x98>
 8010a90:	a325      	add	r3, pc, #148	; (adr r3, 8010b28 <floor+0xf0>)
 8010a92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a96:	f7ef fbf9 	bl	800028c <__adddf3>
 8010a9a:	2200      	movs	r2, #0
 8010a9c:	2300      	movs	r3, #0
 8010a9e:	f7f0 f83b 	bl	8000b18 <__aeabi_dcmpgt>
 8010aa2:	2800      	cmp	r0, #0
 8010aa4:	d0eb      	beq.n	8010a7e <floor+0x46>
 8010aa6:	2c00      	cmp	r4, #0
 8010aa8:	bfbe      	ittt	lt
 8010aaa:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8010aae:	fa43 f606 	asrlt.w	r6, r3, r6
 8010ab2:	19a4      	addlt	r4, r4, r6
 8010ab4:	ea24 0407 	bic.w	r4, r4, r7
 8010ab8:	2500      	movs	r5, #0
 8010aba:	e7e0      	b.n	8010a7e <floor+0x46>
 8010abc:	2e33      	cmp	r6, #51	; 0x33
 8010abe:	dd0b      	ble.n	8010ad8 <floor+0xa0>
 8010ac0:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8010ac4:	d104      	bne.n	8010ad0 <floor+0x98>
 8010ac6:	ee10 2a10 	vmov	r2, s0
 8010aca:	460b      	mov	r3, r1
 8010acc:	f7ef fbde 	bl	800028c <__adddf3>
 8010ad0:	ec41 0b10 	vmov	d0, r0, r1
 8010ad4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010ad8:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8010adc:	f04f 33ff 	mov.w	r3, #4294967295
 8010ae0:	fa23 f707 	lsr.w	r7, r3, r7
 8010ae4:	4207      	tst	r7, r0
 8010ae6:	d0f3      	beq.n	8010ad0 <floor+0x98>
 8010ae8:	a30f      	add	r3, pc, #60	; (adr r3, 8010b28 <floor+0xf0>)
 8010aea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010aee:	f7ef fbcd 	bl	800028c <__adddf3>
 8010af2:	2200      	movs	r2, #0
 8010af4:	2300      	movs	r3, #0
 8010af6:	f7f0 f80f 	bl	8000b18 <__aeabi_dcmpgt>
 8010afa:	2800      	cmp	r0, #0
 8010afc:	d0bf      	beq.n	8010a7e <floor+0x46>
 8010afe:	2c00      	cmp	r4, #0
 8010b00:	da02      	bge.n	8010b08 <floor+0xd0>
 8010b02:	2e14      	cmp	r6, #20
 8010b04:	d103      	bne.n	8010b0e <floor+0xd6>
 8010b06:	3401      	adds	r4, #1
 8010b08:	ea25 0507 	bic.w	r5, r5, r7
 8010b0c:	e7b7      	b.n	8010a7e <floor+0x46>
 8010b0e:	2301      	movs	r3, #1
 8010b10:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8010b14:	fa03 f606 	lsl.w	r6, r3, r6
 8010b18:	4435      	add	r5, r6
 8010b1a:	4545      	cmp	r5, r8
 8010b1c:	bf38      	it	cc
 8010b1e:	18e4      	addcc	r4, r4, r3
 8010b20:	e7f2      	b.n	8010b08 <floor+0xd0>
 8010b22:	2500      	movs	r5, #0
 8010b24:	462c      	mov	r4, r5
 8010b26:	e7aa      	b.n	8010a7e <floor+0x46>
 8010b28:	8800759c 	.word	0x8800759c
 8010b2c:	7e37e43c 	.word	0x7e37e43c
 8010b30:	bff00000 	.word	0xbff00000
 8010b34:	000fffff 	.word	0x000fffff

08010b38 <scalbn>:
 8010b38:	b570      	push	{r4, r5, r6, lr}
 8010b3a:	ec55 4b10 	vmov	r4, r5, d0
 8010b3e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8010b42:	4606      	mov	r6, r0
 8010b44:	462b      	mov	r3, r5
 8010b46:	b99a      	cbnz	r2, 8010b70 <scalbn+0x38>
 8010b48:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8010b4c:	4323      	orrs	r3, r4
 8010b4e:	d036      	beq.n	8010bbe <scalbn+0x86>
 8010b50:	4b39      	ldr	r3, [pc, #228]	; (8010c38 <scalbn+0x100>)
 8010b52:	4629      	mov	r1, r5
 8010b54:	ee10 0a10 	vmov	r0, s0
 8010b58:	2200      	movs	r2, #0
 8010b5a:	f7ef fd4d 	bl	80005f8 <__aeabi_dmul>
 8010b5e:	4b37      	ldr	r3, [pc, #220]	; (8010c3c <scalbn+0x104>)
 8010b60:	429e      	cmp	r6, r3
 8010b62:	4604      	mov	r4, r0
 8010b64:	460d      	mov	r5, r1
 8010b66:	da10      	bge.n	8010b8a <scalbn+0x52>
 8010b68:	a32b      	add	r3, pc, #172	; (adr r3, 8010c18 <scalbn+0xe0>)
 8010b6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b6e:	e03a      	b.n	8010be6 <scalbn+0xae>
 8010b70:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8010b74:	428a      	cmp	r2, r1
 8010b76:	d10c      	bne.n	8010b92 <scalbn+0x5a>
 8010b78:	ee10 2a10 	vmov	r2, s0
 8010b7c:	4620      	mov	r0, r4
 8010b7e:	4629      	mov	r1, r5
 8010b80:	f7ef fb84 	bl	800028c <__adddf3>
 8010b84:	4604      	mov	r4, r0
 8010b86:	460d      	mov	r5, r1
 8010b88:	e019      	b.n	8010bbe <scalbn+0x86>
 8010b8a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8010b8e:	460b      	mov	r3, r1
 8010b90:	3a36      	subs	r2, #54	; 0x36
 8010b92:	4432      	add	r2, r6
 8010b94:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8010b98:	428a      	cmp	r2, r1
 8010b9a:	dd08      	ble.n	8010bae <scalbn+0x76>
 8010b9c:	2d00      	cmp	r5, #0
 8010b9e:	a120      	add	r1, pc, #128	; (adr r1, 8010c20 <scalbn+0xe8>)
 8010ba0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010ba4:	da1c      	bge.n	8010be0 <scalbn+0xa8>
 8010ba6:	a120      	add	r1, pc, #128	; (adr r1, 8010c28 <scalbn+0xf0>)
 8010ba8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010bac:	e018      	b.n	8010be0 <scalbn+0xa8>
 8010bae:	2a00      	cmp	r2, #0
 8010bb0:	dd08      	ble.n	8010bc4 <scalbn+0x8c>
 8010bb2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8010bb6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8010bba:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8010bbe:	ec45 4b10 	vmov	d0, r4, r5
 8010bc2:	bd70      	pop	{r4, r5, r6, pc}
 8010bc4:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8010bc8:	da19      	bge.n	8010bfe <scalbn+0xc6>
 8010bca:	f24c 3350 	movw	r3, #50000	; 0xc350
 8010bce:	429e      	cmp	r6, r3
 8010bd0:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8010bd4:	dd0a      	ble.n	8010bec <scalbn+0xb4>
 8010bd6:	a112      	add	r1, pc, #72	; (adr r1, 8010c20 <scalbn+0xe8>)
 8010bd8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010bdc:	2b00      	cmp	r3, #0
 8010bde:	d1e2      	bne.n	8010ba6 <scalbn+0x6e>
 8010be0:	a30f      	add	r3, pc, #60	; (adr r3, 8010c20 <scalbn+0xe8>)
 8010be2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010be6:	f7ef fd07 	bl	80005f8 <__aeabi_dmul>
 8010bea:	e7cb      	b.n	8010b84 <scalbn+0x4c>
 8010bec:	a10a      	add	r1, pc, #40	; (adr r1, 8010c18 <scalbn+0xe0>)
 8010bee:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010bf2:	2b00      	cmp	r3, #0
 8010bf4:	d0b8      	beq.n	8010b68 <scalbn+0x30>
 8010bf6:	a10e      	add	r1, pc, #56	; (adr r1, 8010c30 <scalbn+0xf8>)
 8010bf8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010bfc:	e7b4      	b.n	8010b68 <scalbn+0x30>
 8010bfe:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8010c02:	3236      	adds	r2, #54	; 0x36
 8010c04:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8010c08:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8010c0c:	4620      	mov	r0, r4
 8010c0e:	4b0c      	ldr	r3, [pc, #48]	; (8010c40 <scalbn+0x108>)
 8010c10:	2200      	movs	r2, #0
 8010c12:	e7e8      	b.n	8010be6 <scalbn+0xae>
 8010c14:	f3af 8000 	nop.w
 8010c18:	c2f8f359 	.word	0xc2f8f359
 8010c1c:	01a56e1f 	.word	0x01a56e1f
 8010c20:	8800759c 	.word	0x8800759c
 8010c24:	7e37e43c 	.word	0x7e37e43c
 8010c28:	8800759c 	.word	0x8800759c
 8010c2c:	fe37e43c 	.word	0xfe37e43c
 8010c30:	c2f8f359 	.word	0xc2f8f359
 8010c34:	81a56e1f 	.word	0x81a56e1f
 8010c38:	43500000 	.word	0x43500000
 8010c3c:	ffff3cb0 	.word	0xffff3cb0
 8010c40:	3c900000 	.word	0x3c900000

08010c44 <_init>:
 8010c44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010c46:	bf00      	nop
 8010c48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010c4a:	bc08      	pop	{r3}
 8010c4c:	469e      	mov	lr, r3
 8010c4e:	4770      	bx	lr

08010c50 <_fini>:
 8010c50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010c52:	bf00      	nop
 8010c54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010c56:	bc08      	pop	{r3}
 8010c58:	469e      	mov	lr, r3
 8010c5a:	4770      	bx	lr
