{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1564535228361 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1564535228364 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 30 21:07:08 2019 " "Processing started: Tue Jul 30 21:07:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1564535228364 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535228364 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off titlepage_t -c titlepage_t " "Command: quartus_map --read_settings_files=on --write_settings_files=off titlepage_t -c titlepage_t" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535228364 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "/s/appspace/quartus/quartus/linux64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file /s/appspace/quartus/quartus/linux64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535228764 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1564535229022 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1564535229022 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "titlepage_t.v(71) " "Verilog HDL information at titlepage_t.v(71): always construct contains both blocking and non-blocking assignments" {  } { { "titlepage_t.v" "" { Text "/h/u8/c9/00/luzhan1/Desktop/csc258/csc258-project-master/project-art/titlepage_t.v" 71 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1564535242633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "titlepage_t.v 2 2 " "Found 2 design units, including 2 entities, in source file titlepage_t.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "titlepage_t.v" "" { Text "/h/u8/c9/00/luzhan1/Desktop/csc258/csc258-project-master/project-art/titlepage_t.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535242640 ""} { "Info" "ISGN_ENTITY_NAME" "2 draw " "Found entity 2: draw" {  } { { "titlepage_t.v" "" { Text "/h/u8/c9/00/luzhan1/Desktop/csc258/csc258-project-master/project-art/titlepage_t.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535242640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535242640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "titlepage.v 1 1 " "Found 1 design units, including 1 entities, in source file titlepage.v" { { "Info" "ISGN_ENTITY_NAME" "1 titlepage " "Found entity 1: titlepage" {  } { { "titlepage.v" "" { Text "/h/u8/c9/00/luzhan1/Desktop/csc258/csc258-project-master/project-art/titlepage.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535242650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535242650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/h/u8/c9/00/luzhan1/Desktop/csc258/csc258-project-master/NewVersion/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /h/u8/c9/00/luzhan1/Desktop/csc258/csc258-project-master/NewVersion/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "../NewVersion/vga_controller.v" "" { Text "/h/u8/c9/00/luzhan1/Desktop/csc258/csc258-project-master/NewVersion/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535242660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535242660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/h/u8/c9/00/luzhan1/Desktop/csc258/csc258-project-master/NewVersion/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file /h/u8/c9/00/luzhan1/Desktop/csc258/csc258-project-master/NewVersion/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "../NewVersion/vga_address_translator.v" "" { Text "/h/u8/c9/00/luzhan1/Desktop/csc258/csc258-project-master/NewVersion/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535242669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535242669 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "color titlepage_t.v(44) " "Verilog HDL Implicit Net warning at titlepage_t.v(44): created implicit net for \"color\"" {  } { { "titlepage_t.v" "" { Text "/h/u8/c9/00/luzhan1/Desktop/csc258/csc258-project-master/project-art/titlepage_t.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564535242670 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x_out titlepage_t.v(111) " "Verilog HDL Implicit Net warning at titlepage_t.v(111): created implicit net for \"x_out\"" {  } { { "titlepage_t.v" "" { Text "/h/u8/c9/00/luzhan1/Desktop/csc258/csc258-project-master/project-art/titlepage_t.v" 111 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564535242670 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_out titlepage_t.v(112) " "Verilog HDL Implicit Net warning at titlepage_t.v(112): created implicit net for \"y_out\"" {  } { { "titlepage_t.v" "" { Text "/h/u8/c9/00/luzhan1/Desktop/csc258/csc258-project-master/project-art/titlepage_t.v" 112 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564535242670 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "display " "Elaborating entity \"display\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1564535243264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw draw:d " "Elaborating entity \"draw\" for hierarchy \"draw:d\"" {  } { { "titlepage_t.v" "d" { Text "/h/u8/c9/00/luzhan1/Desktop/csc258/csc258-project-master/project-art/titlepage_t.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564535243275 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 titlepage_t.v(90) " "Verilog HDL assignment warning at titlepage_t.v(90): truncated value with size 32 to match size of target (8)" {  } { { "titlepage_t.v" "" { Text "/h/u8/c9/00/luzhan1/Desktop/csc258/csc258-project-master/project-art/titlepage_t.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564535243279 "|display|draw:d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 titlepage_t.v(94) " "Verilog HDL assignment warning at titlepage_t.v(94): truncated value with size 32 to match size of target (7)" {  } { { "titlepage_t.v" "" { Text "/h/u8/c9/00/luzhan1/Desktop/csc258/csc258-project-master/project-art/titlepage_t.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564535243279 "|display|draw:d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 titlepage_t.v(111) " "Verilog HDL assignment warning at titlepage_t.v(111): truncated value with size 8 to match size of target (1)" {  } { { "titlepage_t.v" "" { Text "/h/u8/c9/00/luzhan1/Desktop/csc258/csc258-project-master/project-art/titlepage_t.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564535243279 "|display|draw:d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 1 titlepage_t.v(112) " "Verilog HDL assignment warning at titlepage_t.v(112): truncated value with size 7 to match size of target (1)" {  } { { "titlepage_t.v" "" { Text "/h/u8/c9/00/luzhan1/Desktop/csc258/csc258-project-master/project-art/titlepage_t.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564535243279 "|display|draw:d"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "titlepage draw:d\|titlepage:t1 " "Elaborating entity \"titlepage\" for hierarchy \"draw:d\|titlepage:t1\"" {  } { { "titlepage_t.v" "t1" { Text "/h/u8/c9/00/luzhan1/Desktop/csc258/csc258-project-master/project-art/titlepage_t.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564535243286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram draw:d\|titlepage:t1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"draw:d\|titlepage:t1\|altsyncram:altsyncram_component\"" {  } { { "titlepage.v" "altsyncram_component" { Text "/h/u8/c9/00/luzhan1/Desktop/csc258/csc258-project-master/project-art/titlepage.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564535243531 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw:d\|titlepage:t1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"draw:d\|titlepage:t1\|altsyncram:altsyncram_component\"" {  } { { "titlepage.v" "" { Text "/h/u8/c9/00/luzhan1/Desktop/csc258/csc258-project-master/project-art/titlepage.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564535243571 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw:d\|titlepage:t1\|altsyncram:altsyncram_component " "Instantiated megafunction \"draw:d\|titlepage:t1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564535243572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564535243572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564535243572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./csc258-project-master/project-art/titlepage2.mif " "Parameter \"init_file\" = \"./csc258-project-master/project-art/titlepage2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564535243572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564535243572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564535243572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564535243572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564535243572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564535243572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564535243572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564535243572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564535243572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564535243572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564535243572 ""}  } { { "titlepage.v" "" { Text "/h/u8/c9/00/luzhan1/Desktop/csc258/csc258-project-master/project-art/titlepage.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564535243572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7sj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7sj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7sj1 " "Found entity 1: altsyncram_7sj1" {  } { { "db/altsyncram_7sj1.tdf" "" { Text "/h/u8/c9/00/luzhan1/Desktop/csc258/csc258-project-master/project-art/db/altsyncram_7sj1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535243748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535243748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7sj1 draw:d\|titlepage:t1\|altsyncram:altsyncram_component\|altsyncram_7sj1:auto_generated " "Elaborating entity \"altsyncram_7sj1\" for hierarchy \"draw:d\|titlepage:t1\|altsyncram:altsyncram_component\|altsyncram_7sj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564535243748 ""}
{ "Error" "ECDB_CDB_FILE_NOT_FOUND_FOR_ROM" "./csc258-project-master/project-art/titlepage2.mif ALTSYNCRAM " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File ./csc258-project-master/project-art/titlepage2.mif for ROM instance ALTSYNCRAM" {  } { { "titlepage.v" "" { Text "/h/u8/c9/00/luzhan1/Desktop/csc258/csc258-project-master/project-art/titlepage.v" 82 0 0 } }  } 0 127001 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! for ROM instance %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535243762 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "draw:d\|titlepage:t1\|altsyncram:altsyncram_component\|altsyncram_7sj1:auto_generated " "Can't elaborate user hierarchy \"draw:d\|titlepage:t1\|altsyncram:altsyncram_component\|altsyncram_7sj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/s/appspace/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564535243769 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/h/u8/c9/00/luzhan1/Desktop/csc258/csc258-project-master/project-art/output_files/titlepage_t.map.smsg " "Generated suppressed messages file /h/u8/c9/00/luzhan1/Desktop/csc258/csc258-project-master/project-art/output_files/titlepage_t.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535243843 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "993 " "Peak virtual memory: 993 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1564535244001 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jul 30 21:07:23 2019 " "Processing ended: Tue Jul 30 21:07:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1564535244001 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1564535244001 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1564535244001 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535244001 ""}
