

================================================================
== Vitis HLS Report for 'memWrite'
================================================================
* Date:           Tue Dec 14 21:04:22 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        memWrite
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  3.333 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_96_1  |        ?|        ?|        76|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 76


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 82
* Pipeline : 1
  Pipeline-0 : II = 1, D = 76, States = { 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 82 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 6 
82 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%buffer_0 = alloca i32 1"   --->   Operation 83 'alloca' 'buffer_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%buffer_1 = alloca i32 1"   --->   Operation 84 'alloca' 'buffer_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (1.00ns)   --->   "%out_dim2_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %out_dim2"   --->   Operation 85 'read' 'out_dim2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 86 [1/1] (1.00ns)   --->   "%out_dim1_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %out_dim1"   --->   Operation 86 'read' 'out_dim1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 87 [1/1] (1.00ns)   --->   "%padd_offset_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %padd_offset"   --->   Operation 87 'read' 'padd_offset_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 88 [1/1] (1.00ns)   --->   "%out_dim3_read = read i16 @_ssdm_op_Read.ap_none.i16, i16 %out_dim3"   --->   Operation 88 'read' 'out_dim3_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%out_dim1_cast = zext i8 %out_dim1_read"   --->   Operation 89 'zext' 'out_dim1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%out_dim2_cast = zext i8 %out_dim2_read"   --->   Operation 90 'zext' 'out_dim2_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%out_dim3_cast = zext i16 %out_dim3_read"   --->   Operation 91 'zext' 'out_dim3_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%mul4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %padd_offset_read, i1 0"   --->   Operation 92 'bitconcatenate' 'mul4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%mul4_cast = zext i9 %mul4"   --->   Operation 93 'zext' 'mul4_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.78ns)   --->   "%add = add i17 %mul4_cast, i17 %out_dim3_cast"   --->   Operation 94 'add' 'add' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%add_cast = zext i17 %add"   --->   Operation 95 'zext' 'add_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%div = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %add, i32 1, i32 16"   --->   Operation 96 'partselect' 'div' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (1.55ns)   --->   "%mul_ln96 = mul i16 %out_dim2_cast, i16 %out_dim1_cast" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:96]   --->   Operation 97 'mul' 'mul_ln96' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i16 %mul_ln96" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:96]   --->   Operation 98 'zext' 'zext_ln96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln96_1 = mul i32 %zext_ln96, i32 %add_cast" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:96]   --->   Operation 99 'mul' 'mul_ln96_1' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.53>
ST_3 : Operation 100 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln96_1 = mul i32 %zext_ln96, i32 %add_cast" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:96]   --->   Operation 100 'mul' 'mul_ln96_1' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.00>
ST_4 : Operation 101 [1/1] (1.00ns)   --->   "%batch_indx_dim2_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %batch_indx_dim2"   --->   Operation 101 'read' 'batch_indx_dim2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_4 : Operation 102 [1/1] (1.00ns)   --->   "%batch_indx_dim1_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %batch_indx_dim1"   --->   Operation 102 'read' 'batch_indx_dim1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_4 : Operation 103 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln96_1 = mul i32 %zext_ln96, i32 %add_cast" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:96]   --->   Operation 103 'mul' 'mul_ln96_1' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.58>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10"   --->   Operation 104 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_23, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem0, void @empty_15, i32 0, i32 0, void @empty_1, i32 64, i32 0, void @empty_14, void @empty_13, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem0"   --->   Operation 107 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_dim1"   --->   Operation 108 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_dim1, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_4, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_dim1, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_dim2"   --->   Operation 111 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_dim2, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_6, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_dim2, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_dim3"   --->   Operation 114 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_dim3, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_7, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_dim3, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_dim1xbatch"   --->   Operation 117 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_dim1xbatch, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_8, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_dim1xbatch, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_dim1x2xbatch"   --->   Operation 120 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_dim1x2xbatch, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_22, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_dim1x2xbatch, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 122 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %batch_indx_dim1"   --->   Operation 123 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %batch_indx_dim1, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_21, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 124 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %batch_indx_dim1, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 125 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %batch_indx_dim2"   --->   Operation 126 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %batch_indx_dim2, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_11, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 127 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %batch_indx_dim2, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 128 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %padd_offset"   --->   Operation 129 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %padd_offset, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_12, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 130 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %padd_offset, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 131 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pool_on"   --->   Operation 132 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pool_on, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_17, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 133 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pool_on, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 134 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pool_size"   --->   Operation 135 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pool_size, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_0, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 136 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pool_size, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 137 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pool_stride"   --->   Operation 138 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pool_stride, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_16, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 139 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pool_stride, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 140 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %top, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_18, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_9"   --->   Operation 141 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %top, void @empty_19, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_9"   --->   Operation 142 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %conv_in_V_data_V, i2 %conv_in_V_keep_V, i2 %conv_in_V_strb_V, i1 %conv_in_V_last_V, void @empty_20, i32 1, i32 1, void @empty, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 143 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %conv_in_V_data_V"   --->   Operation 144 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %conv_in_V_keep_V"   --->   Operation 145 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %conv_in_V_strb_V"   --->   Operation 146 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %conv_in_V_last_V"   --->   Operation 147 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 148 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (1.00ns)   --->   "%top_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %top"   --->   Operation 149 'read' 'top_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 150 [1/1] (1.00ns)   --->   "%pool_on_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %pool_on"   --->   Operation 150 'read' 'pool_on_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 151 [1/1] (1.00ns)   --->   "%out_dim1x2xbatch_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %out_dim1x2xbatch"   --->   Operation 151 'read' 'out_dim1x2xbatch_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 152 [1/1] (1.00ns)   --->   "%out_dim1xbatch_read = read i16 @_ssdm_op_Read.ap_none.i16, i16 %out_dim1xbatch"   --->   Operation 152 'read' 'out_dim1xbatch_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%out_dim1_cast11 = zext i8 %out_dim1_read"   --->   Operation 153 'zext' 'out_dim1_cast11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%out_dim2_cast10 = zext i8 %out_dim2_read"   --->   Operation 154 'zext' 'out_dim2_cast10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%out_dim3_cast14 = zext i16 %out_dim3_read"   --->   Operation 155 'zext' 'out_dim3_cast14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%padd_offset_cast12 = zext i8 %padd_offset_read"   --->   Operation 156 'zext' 'padd_offset_cast12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%padd_offset_cast = zext i8 %padd_offset_read"   --->   Operation 157 'zext' 'padd_offset_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.58ns)   --->   "%cmp26 = icmp_eq  i8 %pool_on_read, i8 1"   --->   Operation 158 'icmp' 'cmp26' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%batch_indx_dim2_cast = zext i8 %batch_indx_dim2_read"   --->   Operation 159 'zext' 'batch_indx_dim2_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (1.55ns)   --->   "%mul33 = mul i16 %batch_indx_dim2_cast, i16 %out_dim2_cast"   --->   Operation 160 'mul' 'mul33' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%mul33_cast = zext i16 %mul33"   --->   Operation 161 'zext' 'mul33_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%conv35 = zext i16 %out_dim1xbatch_read"   --->   Operation 162 'zext' 'conv35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%batch_indx_dim1_cast = zext i8 %batch_indx_dim1_read"   --->   Operation 163 'zext' 'batch_indx_dim1_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (1.55ns)   --->   "%mul42 = mul i16 %batch_indx_dim1_cast, i16 %out_dim1_cast"   --->   Operation 164 'mul' 'mul42' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%mul42_cast = zext i16 %mul42"   --->   Operation 165 'zext' 'mul42_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%div_cast = zext i16 %div"   --->   Operation 166 'zext' 'div_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.78ns)   --->   "%sub107 = add i17 %div_cast, i17 131071"   --->   Operation 167 'add' 'sub107' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 168 [1/1] (0.70ns)   --->   "%sub111 = add i9 %out_dim2_cast10, i9 511"   --->   Operation 168 'add' 'sub111' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%sub111_cast = sext i9 %sub111"   --->   Operation 169 'sext' 'sub111_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.70ns)   --->   "%sub115 = add i9 %out_dim1_cast11, i9 511"   --->   Operation 170 'add' 'sub115' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln96 = sext i9 %sub115" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:96]   --->   Operation 171 'sext' 'sext_ln96' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 172 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln96_1 = mul i32 %zext_ln96, i32 %add_cast" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:96]   --->   Operation 172 'mul' 'mul_ln96_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln149 = trunc i32 %out_dim1x2xbatch_read" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:149]   --->   Operation 173 'trunc' 'trunc_ln149' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln154 = trunc i32 %out_dim1x2xbatch_read" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:154]   --->   Operation 174 'trunc' 'trunc_ln154' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.38ns)   --->   "%br_ln96 = br void" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:96]   --->   Operation 175 'br' 'br_ln96' <Predicate = true> <Delay = 0.38>

State 6 <SV = 5> <Delay = 3.33>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%i = phi i32 0, void %.lr.ph, i32 %i_1, void %._crit_edge"   --->   Operation 176 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%lane_num_idx = phi i16 0, void %.lr.ph, i16 %lane_num_idx_2, void %._crit_edge"   --->   Operation 177 'phi' 'lane_num_idx' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%lane_item_idx = phi i8 0, void %.lr.ph, i8 %lane_item_idx_2, void %._crit_edge"   --->   Operation 178 'phi' 'lane_item_idx' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%out_idx_y = phi i16 0, void %.lr.ph, i16 %out_idx_y_2, void %._crit_edge"   --->   Operation 179 'phi' 'out_idx_y' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%out_idx_x = phi i16 0, void %.lr.ph, i16 %out_idx_x_2, void %._crit_edge"   --->   Operation 180 'phi' 'out_idx_x' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 181 [1/1] (0.88ns)   --->   "%i_1 = add i32 %i, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:96]   --->   Operation 181 'add' 'i_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 182 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (0.85ns)   --->   "%icmp_ln96 = icmp_eq  i32 %i, i32 %mul_ln96_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:96]   --->   Operation 183 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %icmp_ln96, void %.split, void %._crit_edge.loopexit" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:96]   --->   Operation 184 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln103_1 = zext i8 %lane_item_idx" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:103]   --->   Operation 185 'zext' 'zext_ln103_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (0.58ns)   --->   "%icmp_ln103 = icmp_eq  i8 %lane_item_idx, i8 0" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:103]   --->   Operation 186 'icmp' 'icmp_ln103' <Predicate = (!icmp_ln96)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %icmp_ln103, void %.split._crit_edge, void" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:103]   --->   Operation 187 'br' 'br_ln103' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%empty = read i21 @_ssdm_op_Read.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A, i16 %conv_in_V_data_V, i2 %conv_in_V_keep_V, i2 %conv_in_V_strb_V, i1 %conv_in_V_last_V"   --->   Operation 188 'read' 'empty' <Predicate = (!icmp_ln96 & icmp_ln103)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "%conv_in_tmp_data_V = extractvalue i21 %empty"   --->   Operation 189 'extractvalue' 'conv_in_tmp_data_V' <Predicate = (!icmp_ln96 & icmp_ln103)> <Delay = 0.00>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%output_lane = trunc i16 %conv_in_tmp_data_V"   --->   Operation 190 'trunc' 'output_lane' <Predicate = (!icmp_ln96 & icmp_ln103)> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%output_lane_2 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %conv_in_tmp_data_V, i32 8, i32 15"   --->   Operation 191 'partselect' 'output_lane_2' <Predicate = (!icmp_ln96 & icmp_ln103)> <Delay = 0.00>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%store_ln144 = store i8 %output_lane_2, i8 %buffer_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:144]   --->   Operation 192 'store' 'store_ln144' <Predicate = (!icmp_ln96 & icmp_ln103)> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (0.00ns)   --->   "%store_ln144 = store i8 %output_lane, i8 %buffer_0" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:144]   --->   Operation 193 'store' 'store_ln144' <Predicate = (!icmp_ln96 & icmp_ln103)> <Delay = 0.00>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln144 = br void %.split._crit_edge" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:144]   --->   Operation 194 'br' 'br_ln144' <Predicate = (!icmp_ln96 & icmp_ln103)> <Delay = 0.00>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln149 = zext i16 %lane_num_idx" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:149]   --->   Operation 195 'zext' 'zext_ln149' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln149_1 = zext i16 %out_idx_y" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:149]   --->   Operation 196 'zext' 'zext_ln149_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (2.33ns) (grouped into DSP with root node mul_ln149)   --->   "%add_ln149 = add i17 %mul33_cast, i17 %zext_ln149_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:149]   --->   Operation 197 'add' 'add_ln149' <Predicate = (!icmp_ln96)> <Delay = 2.33> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 198 [1/1] (0.00ns) (grouped into DSP with root node mul_ln149)   --->   "%zext_ln149_2 = zext i17 %add_ln149" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:149]   --->   Operation 198 'zext' 'zext_ln149_2' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_6 : Operation 199 [4/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln149 = mul i32 %zext_ln149_2, i32 %conv35" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:149]   --->   Operation 199 'mul' 'mul_ln149' <Predicate = (!icmp_ln96)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln149_3 = zext i16 %out_idx_x" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:149]   --->   Operation 200 'zext' 'zext_ln149_3' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (0.78ns)   --->   "%add_ln149_1 = add i17 %mul42_cast, i17 %zext_ln149_3" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:149]   --->   Operation 201 'add' 'add_ln149_1' <Predicate = (!icmp_ln96)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %lane_num_idx, i1 0" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:159]   --->   Operation 202 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln159_1 = zext i17 %shl_ln" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:159]   --->   Operation 203 'zext' 'zext_ln159_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_6 : Operation 204 [1/1] (0.79ns)   --->   "%add_ln159 = add i18 %zext_ln159_1, i18 %zext_ln103_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:159]   --->   Operation 204 'add' 'add_ln159' <Predicate = (!icmp_ln96)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln159_2 = zext i18 %add_ln159" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:159]   --->   Operation 205 'zext' 'zext_ln159_2' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_6 : Operation 206 [1/1] (0.79ns)   --->   "%sub_ln152_2 = sub i19 %zext_ln159_2, i19 %padd_offset_cast12" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:152]   --->   Operation 206 'sub' 'sub_ln152_2' <Predicate = (!icmp_ln96)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 207 [1/1] (0.00ns)   --->   "%trunc_ln148 = trunc i19 %sub_ln152_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:148]   --->   Operation 207 'trunc' 'trunc_ln148' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_6 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln148 = br i1 %cmp26, void, void" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:148]   --->   Operation 208 'br' 'br_ln148' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_6 : Operation 209 [1/1] (0.71ns)   --->   "%icmp_ln159 = icmp_slt  i19 %sub_ln152_2, i19 %out_dim3_cast14" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:159]   --->   Operation 209 'icmp' 'icmp_ln159' <Predicate = (!icmp_ln96)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 210 [1/1] (0.69ns)   --->   "%icmp_ln159_1 = icmp_ult  i18 %add_ln159, i18 %padd_offset_cast" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:159]   --->   Operation 210 'icmp' 'icmp_ln159_1' <Predicate = (!icmp_ln96)> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node and_ln159)   --->   "%xor_ln159 = xor i1 %icmp_ln159_1, i1 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:159]   --->   Operation 211 'xor' 'xor_ln159' <Predicate = (!icmp_ln96)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 212 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln159 = and i1 %icmp_ln159, i1 %xor_ln159" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:159]   --->   Operation 212 'and' 'and_ln159' <Predicate = (!icmp_ln96)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln159 = br i1 %and_ln159, void %._crit_edge, void" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:159]   --->   Operation 213 'br' 'br_ln159' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_6 : Operation 214 [1/1] (0.68ns)   --->   "%icmp_ln186 = icmp_eq  i17 %zext_ln149, i17 %sub107" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:186]   --->   Operation 214 'icmp' 'icmp_ln186' <Predicate = (!icmp_ln96)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 215 [1/1] (0.67ns)   --->   "%icmp_ln186_1 = icmp_eq  i17 %zext_ln149_1, i17 %sub111_cast" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:186]   --->   Operation 215 'icmp' 'icmp_ln186_1' <Predicate = (!icmp_ln96)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 216 [1/1] (0.67ns)   --->   "%icmp_ln186_2 = icmp_eq  i17 %zext_ln149_3, i17 %sext_ln96" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:186]   --->   Operation 216 'icmp' 'icmp_ln186_2' <Predicate = (!icmp_ln96)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 217 [1/1] (0.58ns)   --->   "%icmp_ln186_3 = icmp_eq  i8 %lane_item_idx, i8 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:186]   --->   Operation 217 'icmp' 'icmp_ln186_3' <Predicate = (!icmp_ln96)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node lane_num_idx_2)   --->   "%and_ln186 = and i1 %icmp_ln186, i1 %icmp_ln186_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:186]   --->   Operation 218 'and' 'and_ln186' <Predicate = (!icmp_ln96)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 219 [1/1] (0.12ns)   --->   "%and_ln186_1 = and i1 %icmp_ln186_2, i1 %icmp_ln186_3" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:186]   --->   Operation 219 'and' 'and_ln186_1' <Predicate = (!icmp_ln96)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node lane_num_idx_2)   --->   "%and_ln186_2 = and i1 %and_ln186_1, i1 %and_ln186" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:186]   --->   Operation 220 'and' 'and_ln186_2' <Predicate = (!icmp_ln96)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 221 [1/1] (0.12ns)   --->   "%and_ln191 = and i1 %and_ln186_1, i1 %icmp_ln186_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:191]   --->   Operation 221 'and' 'and_ln191' <Predicate = (!icmp_ln96)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 222 [1/1] (0.78ns)   --->   "%lane_num_idx_1 = add i16 %lane_num_idx, i16 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:189]   --->   Operation 222 'add' 'lane_num_idx_1' <Predicate = (!icmp_ln96)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node lane_num_idx_2)   --->   "%select_ln188 = select i1 %and_ln191, i16 %lane_num_idx_1, i16 %lane_num_idx" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:188]   --->   Operation 223 'select' 'select_ln188' <Predicate = (!icmp_ln96)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 224 [1/1] (0.24ns) (out node of the LUT)   --->   "%lane_num_idx_2 = select i1 %and_ln186_2, i16 0, i16 %select_ln188" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:186]   --->   Operation 224 'select' 'lane_num_idx_2' <Predicate = (!icmp_ln96)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 225 [1/1] (0.78ns)   --->   "%out_idx_y_1 = add i16 %out_idx_y, i16 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:194]   --->   Operation 225 'add' 'out_idx_y_1' <Predicate = (!icmp_ln96)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node out_idx_y_2)   --->   "%select_ln193 = select i1 %and_ln186_1, i16 %out_idx_y_1, i16 %out_idx_y" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:193]   --->   Operation 226 'select' 'select_ln193' <Predicate = (!icmp_ln96)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 227 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_idx_y_2 = select i1 %and_ln191, i16 0, i16 %select_ln193" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:191]   --->   Operation 227 'select' 'out_idx_y_2' <Predicate = (!icmp_ln96)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 228 [1/1] (0.78ns)   --->   "%add_ln199 = add i16 %out_idx_x, i16 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:199]   --->   Operation 228 'add' 'add_ln199' <Predicate = (!icmp_ln96)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node out_idx_x_2)   --->   "%out_idx_x_1 = select i1 %icmp_ln186_3, i16 %add_ln199, i16 %out_idx_x" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:198]   --->   Operation 229 'select' 'out_idx_x_1' <Predicate = (!icmp_ln96)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 230 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_idx_x_2 = select i1 %and_ln186_1, i16 0, i16 %out_idx_x_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:196]   --->   Operation 230 'select' 'out_idx_x_2' <Predicate = (!icmp_ln96)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 231 [1/1] (0.70ns)   --->   "%lane_item_idx_1 = add i8 %lane_item_idx, i8 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:204]   --->   Operation 231 'add' 'lane_item_idx_1' <Predicate = (!icmp_ln96)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 232 [1/1] (0.30ns)   --->   "%lane_item_idx_2 = select i1 %icmp_ln186_3, i8 0, i8 %lane_item_idx_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:201]   --->   Operation 232 'select' 'lane_item_idx_2' <Predicate = (!icmp_ln96)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 233 'br' 'br_ln0' <Predicate = (!icmp_ln96)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.82>
ST_7 : Operation 234 [3/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln149 = mul i32 %zext_ln149_2, i32 %conv35" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:149]   --->   Operation 234 'mul' 'mul_ln149' <Predicate = (!icmp_ln96)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 235 [1/1] (0.00ns)   --->   "%trunc_ln152 = trunc i19 %sub_ln152_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:152]   --->   Operation 235 'trunc' 'trunc_ln152' <Predicate = (!icmp_ln96 & !cmp26)> <Delay = 0.00>
ST_7 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %sub_ln152_2, i32 18" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:152]   --->   Operation 236 'bitselect' 'tmp_1' <Predicate = (!icmp_ln96 & !cmp26)> <Delay = 0.00>
ST_7 : Operation 237 [1/1] (0.79ns)   --->   "%sub_ln152 = sub i18 0, i18 %trunc_ln152" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:152]   --->   Operation 237 'sub' 'sub_ln152' <Predicate = (!icmp_ln96 & !cmp26)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 238 [1/1] (0.00ns)   --->   "%trunc_ln152_2 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln152, i32 2, i32 17" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:152]   --->   Operation 238 'partselect' 'trunc_ln152_2' <Predicate = (!icmp_ln96 & !cmp26)> <Delay = 0.00>
ST_7 : Operation 239 [1/1] (0.78ns)   --->   "%sub_ln152_1 = sub i16 0, i16 %trunc_ln152_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:152]   --->   Operation 239 'sub' 'sub_ln152_1' <Predicate = (!icmp_ln96 & !cmp26)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln152_3 = partselect i16 @_ssdm_op_PartSelect.i16.i19.i32.i32, i19 %sub_ln152_2, i32 2, i32 17" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:152]   --->   Operation 240 'partselect' 'trunc_ln152_3' <Predicate = (!icmp_ln96 & !cmp26)> <Delay = 0.00>
ST_7 : Operation 241 [1/1] (0.24ns)   --->   "%index_z_group = select i1 %tmp_1, i16 %sub_ln152_1, i16 %trunc_ln152_3" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:152]   --->   Operation 241 'select' 'index_z_group' <Predicate = (!icmp_ln96 & !cmp26)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 242 [1/1] (0.00ns)   --->   "%buffer_0_load = load i8 %buffer_0" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 242 'load' 'buffer_0_load' <Predicate = (and_ln159)> <Delay = 0.00>
ST_7 : Operation 243 [1/1] (0.00ns)   --->   "%buffer_1_load = load i8 %buffer_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 243 'load' 'buffer_1_load' <Predicate = (and_ln159)> <Delay = 0.00>
ST_7 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln167 = trunc i8 %lane_item_idx" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 244 'trunc' 'trunc_ln167' <Predicate = (and_ln159)> <Delay = 0.00>
ST_7 : Operation 245 [1/1] (0.30ns)   --->   "%select_ln167 = select i1 %trunc_ln167, i8 %buffer_1_load, i8 %buffer_0_load" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 245 'select' 'select_ln167' <Predicate = (and_ln159)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.29>
ST_8 : Operation 246 [2/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln149 = mul i32 %zext_ln149_2, i32 %conv35" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:149]   --->   Operation 246 'mul' 'mul_ln149' <Predicate = (!icmp_ln96)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln154 = zext i16 %index_z_group" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:154]   --->   Operation 247 'zext' 'zext_ln154' <Predicate = (!icmp_ln96 & !cmp26)> <Delay = 0.00>
ST_8 : Operation 248 [2/2] (2.29ns)   --->   "%mul_ln154 = mul i30 %zext_ln154, i30 %trunc_ln154" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:154]   --->   Operation 248 'mul' 'mul_ln154' <Predicate = (!icmp_ln96 & !cmp26)> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln149_4 = zext i16 %lane_num_idx" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:149]   --->   Operation 249 'zext' 'zext_ln149_4' <Predicate = (!icmp_ln96 & cmp26)> <Delay = 0.00>
ST_8 : Operation 250 [2/2] (2.29ns)   --->   "%mul_ln149_1 = mul i31 %zext_ln149_4, i31 %trunc_ln149" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:149]   --->   Operation 250 'mul' 'mul_ln149_1' <Predicate = (!icmp_ln96 & cmp26)> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.29>
ST_9 : Operation 251 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln149 = mul i32 %zext_ln149_2, i32 %conv35" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:149]   --->   Operation 251 'mul' 'mul_ln149' <Predicate = (!icmp_ln96)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 252 [1/1] (0.00ns)   --->   "%trunc_ln149_1 = trunc i32 %mul_ln149" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:149]   --->   Operation 252 'trunc' 'trunc_ln149_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_9 : Operation 253 [1/1] (0.00ns)   --->   "%trunc_ln149_2 = trunc i32 %mul_ln149" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:149]   --->   Operation 253 'trunc' 'trunc_ln149_2' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_9 : Operation 254 [1/1] (0.43ns)   --->   "%sub_ln153 = sub i2 0, i2 %trunc_ln148" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:153]   --->   Operation 254 'sub' 'sub_ln153' <Predicate = (!icmp_ln96 & !cmp26 & tmp_1)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 255 [1/2] (2.29ns)   --->   "%mul_ln154 = mul i30 %zext_ln154, i30 %trunc_ln154" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:154]   --->   Operation 255 'mul' 'mul_ln154' <Predicate = (!icmp_ln96 & !cmp26)> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 256 [1/2] (2.29ns)   --->   "%mul_ln149_1 = mul i31 %zext_ln149_4, i31 %trunc_ln149" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:149]   --->   Operation 256 'mul' 'mul_ln149_1' <Predicate = (!icmp_ln96 & cmp26)> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.60>
ST_10 : Operation 257 [1/1] (0.00ns)   --->   "%specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:91]   --->   Operation 257 'specloopname' 'specloopname_ln91' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_10 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i8 %lane_item_idx" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:103]   --->   Operation 258 'zext' 'zext_ln103' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_10 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln159 = zext i17 %add_ln149_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:159]   --->   Operation 259 'zext' 'zext_ln159' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_10 : Operation 260 [1/1] (0.00ns)   --->   "%p_and_t_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 0, i2 %sub_ln153" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:153]   --->   Operation 260 'bitconcatenate' 'p_and_t_cast' <Predicate = (!icmp_ln96 & !cmp26 & tmp_1)> <Delay = 0.00>
ST_10 : Operation 261 [1/1] (0.70ns)   --->   "%sub_ln153_1 = sub i8 0, i8 %p_and_t_cast" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:153]   --->   Operation 261 'sub' 'sub_ln153_1' <Predicate = (!icmp_ln96 & !cmp26 & tmp_1)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node top_addr_1)   --->   "%tmp_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 0, i2 %trunc_ln148" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:154]   --->   Operation 262 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln96 & !cmp26 & !tmp_1)> <Delay = 0.00>
ST_10 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node top_addr_1)   --->   "%select_ln153 = select i1 %tmp_1, i8 %sub_ln153_1, i8 %tmp_4" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:153]   --->   Operation 263 'select' 'select_ln153' <Predicate = (!icmp_ln96 & !cmp26)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node top_addr_1)   --->   "%zext_ln154_1 = zext i8 %select_ln153" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:154]   --->   Operation 264 'zext' 'zext_ln154_1' <Predicate = (!icmp_ln96 & !cmp26)> <Delay = 0.00>
ST_10 : Operation 265 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp6 = add i30 %zext_ln159, i30 %mul_ln154" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:159]   --->   Operation 265 'add' 'tmp6' <Predicate = (!icmp_ln96 & !cmp26)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 266 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%tmp43 = add i30 %tmp6, i30 %trunc_ln149_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:159]   --->   Operation 266 'add' 'tmp43' <Predicate = (!icmp_ln96 & !cmp26)> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node top_addr_1)   --->   "%tmp5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp43, i2 0" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:159]   --->   Operation 267 'bitconcatenate' 'tmp5' <Predicate = (!icmp_ln96 & !cmp26)> <Delay = 0.00>
ST_10 : Operation 268 [1/1] (0.88ns) (out node of the LUT)   --->   "%top_addr_1 = add i32 %tmp5, i32 %zext_ln154_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:154]   --->   Operation 268 'add' 'top_addr_1' <Predicate = (!icmp_ln96 & !cmp26)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 269 [1/1] (0.38ns)   --->   "%br_ln0 = br void"   --->   Operation 269 'br' 'br_ln0' <Predicate = (!icmp_ln96 & !cmp26)> <Delay = 0.38>
ST_10 : Operation 270 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp = add i31 %trunc_ln149_2, i31 %mul_ln149_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:149]   --->   Operation 270 'add' 'tmp' <Predicate = (!icmp_ln96 & cmp26)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 271 [1/1] (0.00ns)   --->   "%add_ln149_1_cast18 = zext i17 %add_ln149_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:149]   --->   Operation 271 'zext' 'add_ln149_1_cast18' <Predicate = (!icmp_ln96 & cmp26)> <Delay = 0.00>
ST_10 : Operation 272 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%tmp11 = add i31 %tmp, i31 %add_ln149_1_cast18" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:149]   --->   Operation 272 'add' 'tmp11' <Predicate = (!icmp_ln96 & cmp26)> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 273 [1/1] (0.00ns)   --->   "%tmp2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp11, i1 0" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:149]   --->   Operation 273 'bitconcatenate' 'tmp2' <Predicate = (!icmp_ln96 & cmp26)> <Delay = 0.00>
ST_10 : Operation 274 [1/1] (0.88ns)   --->   "%top_addr = add i32 %tmp2, i32 %zext_ln103" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:149]   --->   Operation 274 'add' 'top_addr' <Predicate = (!icmp_ln96 & cmp26)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 275 [1/1] (0.38ns)   --->   "%br_ln150 = br void" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:150]   --->   Operation 275 'br' 'br_ln150' <Predicate = (!icmp_ln96 & cmp26)> <Delay = 0.38>

State 11 <SV = 10> <Delay = 1.14>
ST_11 : Operation 276 [1/1] (0.00ns)   --->   "%top_addr_2 = phi i32 %top_addr, void, i32 %top_addr_1, void"   --->   Operation 276 'phi' 'top_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln167 = zext i32 %top_addr_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 277 'zext' 'zext_ln167' <Predicate = (and_ln159)> <Delay = 0.00>
ST_11 : Operation 278 [1/1] (1.14ns)   --->   "%add_ln167 = add i64 %zext_ln167, i64 %top_read" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 278 'add' 'add_ln167' <Predicate = (and_ln159)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 279 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i8 %gmem0, i64 %add_ln167" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 279 'getelementptr' 'gmem0_addr' <Predicate = (and_ln159)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 2.43>
ST_12 : Operation 280 [1/1] (2.43ns)   --->   "%gmem0_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 280 'writereq' 'gmem0_addr_req' <Predicate = (and_ln159)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.43>
ST_13 : Operation 281 [1/1] (2.43ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %gmem0_addr, i8 %select_ln167, i1 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 281 'write' 'write_ln167' <Predicate = (and_ln159)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.43>
ST_14 : Operation 282 [68/68] (2.43ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 282 'writeresp' 'gmem0_addr_resp' <Predicate = (and_ln159)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 2.43>
ST_15 : Operation 283 [67/68] (2.43ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 283 'writeresp' 'gmem0_addr_resp' <Predicate = (and_ln159)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.43>
ST_16 : Operation 284 [66/68] (2.43ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 284 'writeresp' 'gmem0_addr_resp' <Predicate = (and_ln159)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 2.43>
ST_17 : Operation 285 [65/68] (2.43ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 285 'writeresp' 'gmem0_addr_resp' <Predicate = (and_ln159)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 2.43>
ST_18 : Operation 286 [64/68] (2.43ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 286 'writeresp' 'gmem0_addr_resp' <Predicate = (and_ln159)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 2.43>
ST_19 : Operation 287 [63/68] (2.43ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 287 'writeresp' 'gmem0_addr_resp' <Predicate = (and_ln159)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 2.43>
ST_20 : Operation 288 [62/68] (2.43ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 288 'writeresp' 'gmem0_addr_resp' <Predicate = (and_ln159)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 2.43>
ST_21 : Operation 289 [61/68] (2.43ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 289 'writeresp' 'gmem0_addr_resp' <Predicate = (and_ln159)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 2.43>
ST_22 : Operation 290 [60/68] (2.43ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 290 'writeresp' 'gmem0_addr_resp' <Predicate = (and_ln159)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 2.43>
ST_23 : Operation 291 [59/68] (2.43ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 291 'writeresp' 'gmem0_addr_resp' <Predicate = (and_ln159)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 2.43>
ST_24 : Operation 292 [58/68] (2.43ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 292 'writeresp' 'gmem0_addr_resp' <Predicate = (and_ln159)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 2.43>
ST_25 : Operation 293 [57/68] (2.43ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 293 'writeresp' 'gmem0_addr_resp' <Predicate = (and_ln159)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 2.43>
ST_26 : Operation 294 [56/68] (2.43ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 294 'writeresp' 'gmem0_addr_resp' <Predicate = (and_ln159)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 2.43>
ST_27 : Operation 295 [55/68] (2.43ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 295 'writeresp' 'gmem0_addr_resp' <Predicate = (and_ln159)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 2.43>
ST_28 : Operation 296 [54/68] (2.43ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 296 'writeresp' 'gmem0_addr_resp' <Predicate = (and_ln159)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 2.43>
ST_29 : Operation 297 [53/68] (2.43ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 297 'writeresp' 'gmem0_addr_resp' <Predicate = (and_ln159)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 2.43>
ST_30 : Operation 298 [52/68] (2.43ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 298 'writeresp' 'gmem0_addr_resp' <Predicate = (and_ln159)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 2.43>
ST_31 : Operation 299 [51/68] (2.43ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 299 'writeresp' 'gmem0_addr_resp' <Predicate = (and_ln159)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 2.43>
ST_32 : Operation 300 [50/68] (2.43ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 300 'writeresp' 'gmem0_addr_resp' <Predicate = (and_ln159)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 2.43>
ST_33 : Operation 301 [49/68] (2.43ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 301 'writeresp' 'gmem0_addr_resp' <Predicate = (and_ln159)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 2.43>
ST_34 : Operation 302 [48/68] (2.43ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 302 'writeresp' 'gmem0_addr_resp' <Predicate = (and_ln159)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 2.43>
ST_35 : Operation 303 [47/68] (2.43ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 303 'writeresp' 'gmem0_addr_resp' <Predicate = (and_ln159)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 2.43>
ST_36 : Operation 304 [46/68] (2.43ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 304 'writeresp' 'gmem0_addr_resp' <Predicate = (and_ln159)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 2.43>
ST_37 : Operation 305 [45/68] (2.43ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 305 'writeresp' 'gmem0_addr_resp' <Predicate = (and_ln159)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 2.43>
ST_38 : Operation 306 [44/68] (2.43ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 306 'writeresp' 'gmem0_addr_resp' <Predicate = (and_ln159)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 2.43>
ST_39 : Operation 307 [43/68] (2.43ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 307 'writeresp' 'gmem0_addr_resp' <Predicate = (and_ln159)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 2.43>
ST_40 : Operation 308 [42/68] (2.43ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 308 'writeresp' 'gmem0_addr_resp' <Predicate = (and_ln159)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 2.43>
ST_41 : Operation 309 [41/68] (2.43ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 309 'writeresp' 'gmem0_addr_resp' <Predicate = (and_ln159)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 2.43>
ST_42 : Operation 310 [40/68] (2.43ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 310 'writeresp' 'gmem0_addr_resp' <Predicate = (and_ln159)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 2.43>
ST_43 : Operation 311 [39/68] (2.43ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 311 'writeresp' 'gmem0_addr_resp' <Predicate = (and_ln159)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 2.43>
ST_44 : Operation 312 [38/68] (2.43ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 312 'writeresp' 'gmem0_addr_resp' <Predicate = (and_ln159)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 2.43>
ST_45 : Operation 313 [37/68] (2.43ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 313 'writeresp' 'gmem0_addr_resp' <Predicate = (and_ln159)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 2.43>
ST_46 : Operation 314 [36/68] (2.43ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 314 'writeresp' 'gmem0_addr_resp' <Predicate = (and_ln159)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 2.43>
ST_47 : Operation 315 [35/68] (2.43ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 315 'writeresp' 'gmem0_addr_resp' <Predicate = (and_ln159)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 2.43>
ST_48 : Operation 316 [34/68] (2.43ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 316 'writeresp' 'gmem0_addr_resp' <Predicate = (and_ln159)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 2.43>
ST_49 : Operation 317 [33/68] (2.43ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 317 'writeresp' 'gmem0_addr_resp' <Predicate = (and_ln159)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 2.43>
ST_50 : Operation 318 [32/68] (2.43ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 318 'writeresp' 'gmem0_addr_resp' <Predicate = (and_ln159)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 2.43>
ST_51 : Operation 319 [31/68] (2.43ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 319 'writeresp' 'gmem0_addr_resp' <Predicate = (and_ln159)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 2.43>
ST_52 : Operation 320 [30/68] (2.43ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 320 'writeresp' 'gmem0_addr_resp' <Predicate = (and_ln159)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 2.43>
ST_53 : Operation 321 [29/68] (2.43ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 321 'writeresp' 'gmem0_addr_resp' <Predicate = (and_ln159)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 2.43>
ST_54 : Operation 322 [28/68] (2.43ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 322 'writeresp' 'gmem0_addr_resp' <Predicate = (and_ln159)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 2.43>
ST_55 : Operation 323 [27/68] (2.43ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 323 'writeresp' 'gmem0_addr_resp' <Predicate = (and_ln159)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 2.43>
ST_56 : Operation 324 [26/68] (2.43ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 324 'writeresp' 'gmem0_addr_resp' <Predicate = (and_ln159)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 2.43>
ST_57 : Operation 325 [25/68] (2.43ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 325 'writeresp' 'gmem0_addr_resp' <Predicate = (and_ln159)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 2.43>
ST_58 : Operation 326 [24/68] (2.43ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 326 'writeresp' 'gmem0_addr_resp' <Predicate = (and_ln159)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 2.43>
ST_59 : Operation 327 [23/68] (2.43ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 327 'writeresp' 'gmem0_addr_resp' <Predicate = (and_ln159)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 2.43>
ST_60 : Operation 328 [22/68] (2.43ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 328 'writeresp' 'gmem0_addr_resp' <Predicate = (and_ln159)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 2.43>
ST_61 : Operation 329 [21/68] (2.43ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 329 'writeresp' 'gmem0_addr_resp' <Predicate = (and_ln159)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 2.43>
ST_62 : Operation 330 [20/68] (2.43ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 330 'writeresp' 'gmem0_addr_resp' <Predicate = (and_ln159)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 2.43>
ST_63 : Operation 331 [19/68] (2.43ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 331 'writeresp' 'gmem0_addr_resp' <Predicate = (and_ln159)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 2.43>
ST_64 : Operation 332 [18/68] (2.43ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 332 'writeresp' 'gmem0_addr_resp' <Predicate = (and_ln159)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 2.43>
ST_65 : Operation 333 [17/68] (2.43ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 333 'writeresp' 'gmem0_addr_resp' <Predicate = (and_ln159)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 2.43>
ST_66 : Operation 334 [16/68] (2.43ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 334 'writeresp' 'gmem0_addr_resp' <Predicate = (and_ln159)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 2.43>
ST_67 : Operation 335 [15/68] (2.43ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 335 'writeresp' 'gmem0_addr_resp' <Predicate = (and_ln159)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 2.43>
ST_68 : Operation 336 [14/68] (2.43ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 336 'writeresp' 'gmem0_addr_resp' <Predicate = (and_ln159)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 2.43>
ST_69 : Operation 337 [13/68] (2.43ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 337 'writeresp' 'gmem0_addr_resp' <Predicate = (and_ln159)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 2.43>
ST_70 : Operation 338 [12/68] (2.43ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 338 'writeresp' 'gmem0_addr_resp' <Predicate = (and_ln159)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 2.43>
ST_71 : Operation 339 [11/68] (2.43ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 339 'writeresp' 'gmem0_addr_resp' <Predicate = (and_ln159)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 2.43>
ST_72 : Operation 340 [10/68] (2.43ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 340 'writeresp' 'gmem0_addr_resp' <Predicate = (and_ln159)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 2.43>
ST_73 : Operation 341 [9/68] (2.43ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 341 'writeresp' 'gmem0_addr_resp' <Predicate = (and_ln159)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 73> <Delay = 2.43>
ST_74 : Operation 342 [8/68] (2.43ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 342 'writeresp' 'gmem0_addr_resp' <Predicate = (and_ln159)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 74> <Delay = 2.43>
ST_75 : Operation 343 [7/68] (2.43ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 343 'writeresp' 'gmem0_addr_resp' <Predicate = (and_ln159)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 75> <Delay = 2.43>
ST_76 : Operation 344 [6/68] (2.43ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 344 'writeresp' 'gmem0_addr_resp' <Predicate = (and_ln159)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 77 <SV = 76> <Delay = 2.43>
ST_77 : Operation 345 [5/68] (2.43ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 345 'writeresp' 'gmem0_addr_resp' <Predicate = (and_ln159)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 78 <SV = 77> <Delay = 2.43>
ST_78 : Operation 346 [4/68] (2.43ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 346 'writeresp' 'gmem0_addr_resp' <Predicate = (and_ln159)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 79 <SV = 78> <Delay = 2.43>
ST_79 : Operation 347 [3/68] (2.43ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 347 'writeresp' 'gmem0_addr_resp' <Predicate = (and_ln159)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 80 <SV = 79> <Delay = 2.43>
ST_80 : Operation 348 [2/68] (2.43ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 348 'writeresp' 'gmem0_addr_resp' <Predicate = (and_ln159)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 81 <SV = 80> <Delay = 2.43>
ST_81 : Operation 349 [1/68] (2.43ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167]   --->   Operation 349 'writeresp' 'gmem0_addr_resp' <Predicate = (and_ln159)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 350 [1/1] (0.00ns)   --->   "%br_ln176 = br void %._crit_edge" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:176]   --->   Operation 350 'br' 'br_ln176' <Predicate = (and_ln159)> <Delay = 0.00>

State 82 <SV = 6> <Delay = 0.00>
ST_82 : Operation 351 [1/1] (0.00ns)   --->   "%ret_ln210 = ret" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:210]   --->   Operation 351 'ret' 'ret_ln210' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1ns
The critical path consists of the following:
	wire read on port 'out_dim2' [73]  (1 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	wire read on port 'padd_offset' [67]  (1 ns)
	'add' operation ('add') [85]  (0.785 ns)
	'mul' operation of DSP[104] ('mul_ln96_1', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:96) [104]  (0.535 ns)

 <State 3>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[104] ('mul_ln96_1', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:96) [104]  (0.535 ns)

 <State 4>: 1ns
The critical path consists of the following:
	wire read on port 'batch_indx_dim2' [68]  (1 ns)

 <State 5>: 1.58ns
The critical path consists of the following:
	wire read on port 'pool_on' [66]  (1 ns)
	'icmp' operation ('cmp26') [87]  (0.581 ns)

 <State 6>: 3.33ns
The critical path consists of the following:
	'phi' operation ('out_idx_y') with incoming values : ('out_idx_y', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:191) [112]  (0 ns)
	'add' operation of DSP[137] ('add_ln149', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:149) [135]  (2.34 ns)
	'mul' operation of DSP[137] ('mul_ln149', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:149) [137]  (0.996 ns)

 <State 7>: 1.82ns
The critical path consists of the following:
	'sub' operation ('sub_ln152', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:152) [153]  (0.797 ns)
	'sub' operation ('sub_ln152_1', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:152) [155]  (0.785 ns)
	'select' operation ('index_z_group', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:152) [157]  (0.243 ns)

 <State 8>: 2.29ns
The critical path consists of the following:
	'mul' operation ('mul_ln154', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:154) [162]  (2.29 ns)

 <State 9>: 2.29ns
The critical path consists of the following:
	'mul' operation ('mul_ln154', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:154) [162]  (2.29 ns)

 <State 10>: 1.61ns
The critical path consists of the following:
	'add' operation ('tmp', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:149) [174]  (0 ns)
	'add' operation ('tmp11', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:149) [176]  (0.728 ns)
	'add' operation ('top_addr', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:149) [178]  (0.88 ns)

 <State 11>: 1.15ns
The critical path consists of the following:
	'phi' operation ('top_addr') with incoming values : ('top_addr', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:154) ('top_addr', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:149) [181]  (0 ns)
	'add' operation ('add_ln167', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [193]  (1.15 ns)

 <State 12>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [195]  (2.43 ns)

 <State 13>: 2.43ns
The critical path consists of the following:
	bus write on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [196]  (2.43 ns)

 <State 14>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [197]  (2.43 ns)

 <State 15>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [197]  (2.43 ns)

 <State 16>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [197]  (2.43 ns)

 <State 17>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [197]  (2.43 ns)

 <State 18>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [197]  (2.43 ns)

 <State 19>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [197]  (2.43 ns)

 <State 20>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [197]  (2.43 ns)

 <State 21>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [197]  (2.43 ns)

 <State 22>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [197]  (2.43 ns)

 <State 23>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [197]  (2.43 ns)

 <State 24>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [197]  (2.43 ns)

 <State 25>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [197]  (2.43 ns)

 <State 26>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [197]  (2.43 ns)

 <State 27>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [197]  (2.43 ns)

 <State 28>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [197]  (2.43 ns)

 <State 29>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [197]  (2.43 ns)

 <State 30>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [197]  (2.43 ns)

 <State 31>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [197]  (2.43 ns)

 <State 32>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [197]  (2.43 ns)

 <State 33>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [197]  (2.43 ns)

 <State 34>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [197]  (2.43 ns)

 <State 35>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [197]  (2.43 ns)

 <State 36>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [197]  (2.43 ns)

 <State 37>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [197]  (2.43 ns)

 <State 38>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [197]  (2.43 ns)

 <State 39>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [197]  (2.43 ns)

 <State 40>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [197]  (2.43 ns)

 <State 41>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [197]  (2.43 ns)

 <State 42>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [197]  (2.43 ns)

 <State 43>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [197]  (2.43 ns)

 <State 44>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [197]  (2.43 ns)

 <State 45>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [197]  (2.43 ns)

 <State 46>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [197]  (2.43 ns)

 <State 47>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [197]  (2.43 ns)

 <State 48>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [197]  (2.43 ns)

 <State 49>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [197]  (2.43 ns)

 <State 50>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [197]  (2.43 ns)

 <State 51>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [197]  (2.43 ns)

 <State 52>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [197]  (2.43 ns)

 <State 53>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [197]  (2.43 ns)

 <State 54>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [197]  (2.43 ns)

 <State 55>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [197]  (2.43 ns)

 <State 56>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [197]  (2.43 ns)

 <State 57>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [197]  (2.43 ns)

 <State 58>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [197]  (2.43 ns)

 <State 59>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [197]  (2.43 ns)

 <State 60>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [197]  (2.43 ns)

 <State 61>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [197]  (2.43 ns)

 <State 62>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [197]  (2.43 ns)

 <State 63>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [197]  (2.43 ns)

 <State 64>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [197]  (2.43 ns)

 <State 65>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [197]  (2.43 ns)

 <State 66>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [197]  (2.43 ns)

 <State 67>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [197]  (2.43 ns)

 <State 68>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [197]  (2.43 ns)

 <State 69>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [197]  (2.43 ns)

 <State 70>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [197]  (2.43 ns)

 <State 71>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [197]  (2.43 ns)

 <State 72>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [197]  (2.43 ns)

 <State 73>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [197]  (2.43 ns)

 <State 74>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [197]  (2.43 ns)

 <State 75>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [197]  (2.43 ns)

 <State 76>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [197]  (2.43 ns)

 <State 77>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [197]  (2.43 ns)

 <State 78>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [197]  (2.43 ns)

 <State 79>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [197]  (2.43 ns)

 <State 80>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [197]  (2.43 ns)

 <State 81>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memWrite.cpp:167) [197]  (2.43 ns)

 <State 82>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
