// Seed: 1380871925
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  id_4 :
  assert property (@(posedge 1) 1)
  else $display(1 == 1'b0);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  output wire id_19;
  output wire id_18;
  input wire id_17;
  input wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  always @(1'b0) begin
    if (id_6)
      if (id_6) begin
        id_15 = #1 id_5;
      end else begin
        $display(1 & ~id_6);
        id_15 = id_17 < id_4;
      end
    else id_12 <= 1;
  end
  module_0(
      id_4, id_11, id_7
  );
endmodule
