VPWR power 1.8
VGND power 0.0
#define std_input min@VGND max@VPWR
clk input std_input
rst_n input std_input
rtr_i input std_input
rts_i input std_input
data_i[31:0] input std_input
