Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/installation/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 99a9ca0583d5466ba8e6e101e8b5e2d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot frequency_divider_tb_2_behav xil_defaultlib.frequency_divider_tb_2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.frequency_divider [frequency_divider_default]
Compiling architecture behavioral of entity xil_defaultlib.frequency_divider_tb_2
Built simulation snapshot frequency_divider_tb_2_behav
