{
  "module_name": "if0012.h",
  "hash_id": "fadca1162ffd1cba51bd3668aa0b805979a0c71f1eb7a1563f1a968b0c4b6098",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/nouveau/include/nvif/if0012.h",
  "human_readable_source": " \n#ifndef __NVIF_IF0012_H__\n#define __NVIF_IF0012_H__\n\n#include <drm/display/drm_dp.h>\n\nunion nvif_outp_args {\n\tstruct nvif_outp_v0 {\n\t\t__u8 version;\n\t\t__u8 id;\t \n\t\t__u8 pad02[6];\n\t} v0;\n};\n\n#define NVIF_OUTP_V0_LOAD_DETECT 0x00\n#define NVIF_OUTP_V0_ACQUIRE     0x01\n#define NVIF_OUTP_V0_RELEASE     0x02\n#define NVIF_OUTP_V0_INFOFRAME   0x03\n#define NVIF_OUTP_V0_HDA_ELD     0x04\n#define NVIF_OUTP_V0_DP_AUX_PWR  0x05\n#define NVIF_OUTP_V0_DP_RETRAIN  0x06\n#define NVIF_OUTP_V0_DP_MST_VCPI 0x07\n\nunion nvif_outp_load_detect_args {\n\tstruct nvif_outp_load_detect_v0 {\n\t\t__u8  version;\n\t\t__u8  load;\n\t\t__u8  pad02[2];\n\t\t__u32 data;  \n\t} v0;\n};\n\nunion nvif_outp_acquire_args {\n\tstruct nvif_outp_acquire_v0 {\n\t\t__u8 version;\n#define NVIF_OUTP_ACQUIRE_V0_RGB_CRT 0x00\n#define NVIF_OUTP_ACQUIRE_V0_TV      0x01\n#define NVIF_OUTP_ACQUIRE_V0_TMDS    0x02\n#define NVIF_OUTP_ACQUIRE_V0_LVDS    0x03\n#define NVIF_OUTP_ACQUIRE_V0_DP      0x04\n\t\t__u8 proto;\n\t\t__u8 or;\n\t\t__u8 link;\n\t\t__u8 pad04[4];\n\t\tunion {\n\t\t\tstruct {\n\t\t\t\t__u8 head;\n\t\t\t\t__u8 hdmi;\n\t\t\t\t__u8 hdmi_max_ac_packet;\n\t\t\t\t__u8 hdmi_rekey;\n#define NVIF_OUTP_ACQUIRE_V0_TMDS_HDMI_SCDC_SCRAMBLE (1 << 0)\n#define NVIF_OUTP_ACQUIRE_V0_TMDS_HDMI_SCDC_DIV_BY_4 (1 << 1)\n\t\t\t\t__u8 hdmi_scdc;\n\t\t\t\t__u8 hdmi_hda;\n\t\t\t\t__u8 pad06[2];\n\t\t\t} tmds;\n\t\t\tstruct {\n\t\t\t\t__u8 dual;\n\t\t\t\t__u8 bpc8;\n\t\t\t\t__u8 pad02[6];\n\t\t\t} lvds;\n\t\t\tstruct {\n\t\t\t\t__u8 link_nr;  \n\t\t\t\t__u8 link_bw;  \n\t\t\t\t__u8 hda;\n\t\t\t\t__u8 mst;\n\t\t\t\t__u8 pad04[4];\n\t\t\t\t__u8 dpcd[DP_RECEIVER_CAP_SIZE];\n\t\t\t} dp;\n\t\t};\n\t} v0;\n};\n\nunion nvif_outp_release_args {\n\tstruct nvif_outp_release_vn {\n\t} vn;\n};\n\nunion nvif_outp_infoframe_args {\n\tstruct nvif_outp_infoframe_v0 {\n\t\t__u8 version;\n#define NVIF_OUTP_INFOFRAME_V0_AVI 0\n#define NVIF_OUTP_INFOFRAME_V0_VSI 1\n\t\t__u8 type;\n\t\t__u8 head;\n\t\t__u8 pad03[5];\n\t\t__u8 data[];\n\t} v0;\n};\n\nunion nvif_outp_hda_eld_args {\n\tstruct nvif_outp_hda_eld_v0 {\n\t\t__u8  version;\n\t\t__u8  head;\n\t\t__u8  pad02[6];\n\t\t__u8  data[];\n\t} v0;\n};\n\nunion nvif_outp_dp_aux_pwr_args {\n\tstruct nvif_outp_dp_aux_pwr_v0 {\n\t\t__u8 version;\n\t\t__u8 state;\n\t\t__u8 pad02[6];\n\t} v0;\n};\n\nunion nvif_outp_dp_retrain_args {\n\tstruct nvif_outp_dp_retrain_vn {\n\t} vn;\n};\n\nunion nvif_outp_dp_mst_vcpi_args {\n\tstruct nvif_outp_dp_mst_vcpi_v0 {\n\t\t__u8  version;\n\t\t__u8  head;\n\t\t__u8  start_slot;\n\t\t__u8  num_slots;\n\t\t__u16 pbn;\n\t\t__u16 aligned_pbn;\n\t} v0;\n};\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}