	component my_sys is
		port (
			axi_reset_in_reset                      : in  std_logic                    := 'X';             -- reset
			clk100_in_clk                           : in  std_logic                    := 'X';             -- clk
			hbm_fp_0_cattrip_i_conduit              : in  std_logic                    := 'X';             -- conduit
			hbm_fp_0_temp_i_conduit                 : in  std_logic_vector(2 downto 0) := (others => 'X'); -- conduit
			hbm_local_cal_success_local_cal_success : out std_logic;                                       -- local_cal_success
			hbm_local_cal_fail_local_cal_fail       : out std_logic;                                       -- local_cal_fail
			iopll_locked_export                     : out std_logic;                                       -- export
			iopll_reset_reset                       : in  std_logic                    := 'X';             -- reset
			noc_reset_in_reset                      : in  std_logic                    := 'X'              -- reset
		);
	end component my_sys;

