# Generic-Cache-Block
CAUTION: 
Please use Xilinx ISE to run these files, I could mail you the Xilinx Project if you'd like.

cache.v is the single level cache file
cacheblock1_tb.v is the test bench for the 1st cache specification
cacheblock2_tb.v is the test bench for the 2nd cache specification

multilevel_cache_top.v is the main module for the multilevel cache
multilevel_cache_top_tb.v is the test bench for the above module

Please let me know, if you need anything else from my side

