{"Source Block": ["hdl/library/axi_ad9361/axi_ad9361.v@281:291@HdlIdDef", "  wire    [31:0]  up_drp_wdata;\n  wire    [31:0]  up_drp_rdata;\n  wire            up_drp_ready;\n  wire            up_drp_locked;\n\n  wire    [31:0]  up_pps_rcounter_s;\n  wire            up_irq_mask_s;\n  wire            adc_up_pps_irq_mask_s;\n  wire            dac_up_pps_irq_mask_s;\n\n  // signal name changes\n"], "Clone Blocks": [["hdl/library/axi_ad9361/axi_ad9361.v@279:289", "  wire            up_drp_wr;\n  wire    [11:0]  up_drp_addr;\n  wire    [31:0]  up_drp_wdata;\n  wire    [31:0]  up_drp_rdata;\n  wire            up_drp_ready;\n  wire            up_drp_locked;\n\n  wire    [31:0]  up_pps_rcounter_s;\n  wire            up_irq_mask_s;\n  wire            adc_up_pps_irq_mask_s;\n  wire            dac_up_pps_irq_mask_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361.v@282:292", "  wire    [31:0]  up_drp_rdata;\n  wire            up_drp_ready;\n  wire            up_drp_locked;\n\n  wire    [31:0]  up_pps_rcounter_s;\n  wire            up_irq_mask_s;\n  wire            adc_up_pps_irq_mask_s;\n  wire            dac_up_pps_irq_mask_s;\n\n  // signal name changes\n\n"], ["hdl/library/axi_ad9684/axi_ad9684.v@135:145", "  wire            up_drp_sel_s;\n  wire            up_drp_wr_s;\n  wire    [11:0]  up_drp_addr_s;\n  wire    [31:0]  up_drp_wdata_s;\n  wire    [31:0]  up_drp_rdata_s;\n  wire            up_drp_ready_s;\n  wire            up_drp_locked_s;\n  wire            rst_s;\n\n  //defaults\n\n"], ["hdl/library/axi_ad9361/axi_ad9361.v@278:288", "  wire            up_drp_sel;\n  wire            up_drp_wr;\n  wire    [11:0]  up_drp_addr;\n  wire    [31:0]  up_drp_wdata;\n  wire    [31:0]  up_drp_rdata;\n  wire            up_drp_ready;\n  wire            up_drp_locked;\n\n  wire    [31:0]  up_pps_rcounter_s;\n  wire            up_irq_mask_s;\n  wire            adc_up_pps_irq_mask_s;\n"]], "Diff Content": {"Delete": [], "Add": [[286, "  wire            up_pps_status_s;\n"]]}}