 
cpldfit:  version G.30                              Xilinx Inc.
                                  Fitter Report
Design Name: cpld_debug                          Date:  5-17-2004,  2:30PM
Device Used: XC95144XL-5-TQ100
Fitting Status: Successful

****************************  Resource Summary  ****************************

Macrocells     Product Terms    Registers      Pins           Function Block 
Used           Used             Used           Used           Inputs Used    
22 /144 ( 15%) 2   /720  (  1%) 0  /144 (  0%) 24 /81  ( 30%) 2  /432 (  1%)

PIN RESOURCES:

Signal Type    Required     Mapped  |  Pin Type            Used   Remaining 
------------------------------------|---------------------------------------
Input         :    2           2    |  I/O              :    24       49
Output        :   22          22    |  GCK/IO           :     0        3
Bidirectional :    0           0    |  GTS/IO           :     0        4
GCK           :    0           0    |  GSR/IO           :     0        1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     24          24

MACROCELL RESOURCES:

Total Macrocells Available                   144
Registered Macrocells                          0
Non-registered Macrocell driving I/O          22

GLOBAL RESOURCES:

Global clock net(s) unused.
Global output enable net(s) unused.
Global set/reset net(s) unused.

POWER DATA:

There are 22 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
There are a total of 22 macrocells used (MC).

End of Resource Summary
****************************  Errors and Warnings  *************************

WARNING:Cpld:1007 - Removing unused input(s) 'cpudat<0>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'cpudat<1>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'crc_error'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dataerr'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'error'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'operate'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'vid_det'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
*************** Summary of Required Resources ******************

** LOGIC **
Signal              Total   Signals Loc     Pwr  Slew Pin  Pin       Pin       Reg Init
Name                Pt      Used            Mode Rate #    Type      Use       State
amhd<0>             0       0       FB4_6   STD  FAST 90   I/O       O         
amhd<1>             0       0       FB4_8   STD  FAST 91   I/O       O         
ancihd              0       0       FB4_12  STD  FAST 94   I/O       O         
busw_1560           0       0       FB6_2   STD  FAST 74   I/O       O         
cs_1560             0       0       FB8_14  STD  FAST 71   I/O       O         
cs_f                1       1       FB5_6   STD  FAST 37   I/O       O         
d_a1560             0       0       FB8_15  STD  FAST 72   I/O       O         
dscbyp              0       0       FB4_9   STD  FAST 92   I/O       O         
fwen_dis            0       0       FB6_11  STD  FAST 80   I/O       O         
iop1560             0       0       FB6_5   STD  FAST 76   I/O       O         
m_d_hd              0       0       FB4_14  STD  FAST 95   I/O       O         
m_s_1560            0       0       FB6_12  STD  FAST 81   I/O       O         
mutehd              0       0       FB4_11  STD  FAST 93   I/O       O         
rcbyp               0       0       FB5_11  STD  FAST 41   I/O       O         
scrbyp              0       0       FB1_2   STD  FAST 11   I/O       O         
sd_hd_1560          0       0       FB8_17  STD  FAST 73   I/O       O         
smptebp1560         0       0       FB6_6   STD  FAST 77   I/O       O         
tp_cf               1       1       FB6_14  STD  FAST 82   I/O       O         
vmhd<0>             0       0       FB6_15  STD  FAST 85   I/O       O         
vmhd<1>             0       0       FB6_17  STD  FAST 86   I/O       O         
vmhd<2>             0       0       FB4_2   STD  FAST 87   I/O       O         
vmhd<3>             0       0       FB4_5   STD  FAST 89   I/O       O         

** INPUTS **
Signal                              Loc               Pin  Pin       Pin
Name                                                  #    Type      Use
loc1560                             FB8_6             65   I/O       I
loc9023                             FB5_5             36   I/O       I

End of Resources

*********************Function Block Resource Summary***********************
Function    # of        FB Inputs   Signals     Total       O/IO      IO    
Block       Macrocells  Used        Used        Pt Used     Req       Avail 
FB1           1           0           0            0         1/0       11   
FB2           0           0           0            0         0/0       10   
FB3           0           0           0            0         0/0       10   
FB4           8           0           0            0         8/0       10   
FB5           2           1           1            1         2/0       10   
FB6           8           1           1            1         8/0       10   
FB7           0           0           0            0         0/0       10   
FB8           3           0           0            0         3/0       10   
            ----                                -----       -----     ----- 
             22                                    2        22/0       81   
*********************************** FB1 ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pwr   Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt              Mode   #    Type    Use
(unused)              0       0     0   5     FB1_1               (b)     
scrbyp                0       0     0   5     FB1_2   STD   11    I/O     O
(unused)              0       0     0   5     FB1_3         12    I/O     
(unused)              0       0     0   5     FB1_4               (b)     
(unused)              0       0     0   5     FB1_5         13    I/O     
(unused)              0       0     0   5     FB1_6         14    I/O     
(unused)              0       0     0   5     FB1_7               (b)     
(unused)              0       0     0   5     FB1_8         15    I/O     
(unused)              0       0     0   5     FB1_9         16    I/O     
(unused)              0       0     0   5     FB1_10              (b)     
(unused)              0       0     0   5     FB1_11        17    I/O     
(unused)              0       0     0   5     FB1_12        18    I/O     
(unused)              0       0     0   5     FB1_13              (b)     
(unused)              0       0     0   5     FB1_14        19    I/O     
(unused)              0       0     0   5     FB1_15        20    I/O     
(unused)              0       0     0   5     FB1_16              (b)     
(unused)              0       0     0   5     FB1_17        22    GCK/I/O 
(unused)              0       0     0   5     FB1_18              (b)     

Signals Used by Logic in Function Block

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
scrbyp               ........................................ 0       0
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
*********************************** FB2 ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pwr   Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt              Mode   #    Type    Use
(unused)              0       0     0   5     FB2_1               (b)     
(unused)              0       0     0   5     FB2_2         99    GSR/I/O 
(unused)              0       0     0   5     FB2_3               (b)     
(unused)              0       0     0   5     FB2_4               (b)     
(unused)              0       0     0   5     FB2_5         1     GTS/I/O 
(unused)              0       0     0   5     FB2_6         2     GTS/I/O 
(unused)              0       0     0   5     FB2_7               (b)     
(unused)              0       0     0   5     FB2_8         3     GTS/I/O 
(unused)              0       0     0   5     FB2_9         4     GTS/I/O 
(unused)              0       0     0   5     FB2_10              (b)     
(unused)              0       0     0   5     FB2_11        6     I/O     
(unused)              0       0     0   5     FB2_12        7     I/O     
(unused)              0       0     0   5     FB2_13              (b)     
(unused)              0       0     0   5     FB2_14        8     I/O     
(unused)              0       0     0   5     FB2_15        9     I/O     
(unused)              0       0     0   5     FB2_16              (b)     
(unused)              0       0     0   5     FB2_17        10    I/O     
(unused)              0       0     0   5     FB2_18              (b)     
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
*********************************** FB3 ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pwr   Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt              Mode   #    Type    Use
(unused)              0       0     0   5     FB3_1               (b)     
(unused)              0       0     0   5     FB3_2         23    GCK/I/O 
(unused)              0       0     0   5     FB3_3               (b)     
(unused)              0       0     0   5     FB3_4               (b)     
(unused)              0       0     0   5     FB3_5         24    I/O     
(unused)              0       0     0   5     FB3_6         25    I/O     
(unused)              0       0     0   5     FB3_7               (b)     
(unused)              0       0     0   5     FB3_8         27    GCK/I/O 
(unused)              0       0     0   5     FB3_9         28    I/O     
(unused)              0       0     0   5     FB3_10              (b)     
(unused)              0       0     0   5     FB3_11        29    I/O     
(unused)              0       0     0   5     FB3_12        30    I/O     
(unused)              0       0     0   5     FB3_13              (b)     
(unused)              0       0     0   5     FB3_14        32    I/O     
(unused)              0       0     0   5     FB3_15        33    I/O     
(unused)              0       0     0   5     FB3_16              (b)     
(unused)              0       0     0   5     FB3_17        34    I/O     
(unused)              0       0     0   5     FB3_18              (b)     
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
*********************************** FB4 ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pwr   Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt              Mode   #    Type    Use
(unused)              0       0     0   5     FB4_1               (b)     
vmhd<2>               0       0     0   5     FB4_2   STD   87    I/O     O
(unused)              0       0     0   5     FB4_3               (b)     
(unused)              0       0     0   5     FB4_4               (b)     
vmhd<3>               0       0     0   5     FB4_5   STD   89    I/O     O
amhd<0>               0       0     0   5     FB4_6   STD   90    I/O     O
(unused)              0       0     0   5     FB4_7               (b)     
amhd<1>               0       0     0   5     FB4_8   STD   91    I/O     O
dscbyp                0       0     0   5     FB4_9   STD   92    I/O     O
(unused)              0       0     0   5     FB4_10              (b)     
mutehd                0       0     0   5     FB4_11  STD   93    I/O     O
ancihd                0       0     0   5     FB4_12  STD   94    I/O     O
(unused)              0       0     0   5     FB4_13              (b)     
m_d_hd                0       0     0   5     FB4_14  STD   95    I/O     O
(unused)              0       0     0   5     FB4_15        96    I/O     
(unused)              0       0     0   5     FB4_16              (b)     
(unused)              0       0     0   5     FB4_17        97    I/O     
(unused)              0       0     0   5     FB4_18              (b)     

Signals Used by Logic in Function Block

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
vmhd<2>              ........................................ 0       0
vmhd<3>              ........................................ 0       0
amhd<0>              ........................................ 0       0
amhd<1>              ........................................ 0       0
dscbyp               ........................................ 0       0
mutehd               ........................................ 0       0
ancihd               ........................................ 0       0
m_d_hd               ........................................ 0       0
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
*********************************** FB5 ***********************************
Number of function block inputs used/remaining:               1/53
Number of signals used by logic mapping into function block:  1
Signal              Total   Imp   Exp Unused  Loc     Pwr   Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt              Mode   #    Type    Use
(unused)              0       0     0   5     FB5_1               (b)     
(unused)              0       0     0   5     FB5_2         35    I/O     
(unused)              0       0     0   5     FB5_3               (b)     
(unused)              0       0     0   5     FB5_4               (b)     
(unused)              0       0     0   5     FB5_5         36    I/O     I
cs_f                  1       0     0   4     FB5_6   STD   37    I/O     O
(unused)              0       0     0   5     FB5_7               (b)     
(unused)              0       0     0   5     FB5_8         39    I/O     
(unused)              0       0     0   5     FB5_9         40    I/O     
(unused)              0       0     0   5     FB5_10              (b)     
rcbyp                 0       0     0   5     FB5_11  STD   41    I/O     O
(unused)              0       0     0   5     FB5_12        42    I/O     
(unused)              0       0     0   5     FB5_13              (b)     
(unused)              0       0     0   5     FB5_14        43    I/O     
(unused)              0       0     0   5     FB5_15        46    I/O     
(unused)              0       0     0   5     FB5_16              (b)     
(unused)              0       0     0   5     FB5_17        49    I/O     
(unused)              0       0     0   5     FB5_18              (b)     

Signals Used by Logic in Function Block
  1: loc9023          

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
cs_f                 X....................................... 1       1
rcbyp                ........................................ 0       0
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
*********************************** FB6 ***********************************
Number of function block inputs used/remaining:               1/53
Number of signals used by logic mapping into function block:  1
Signal              Total   Imp   Exp Unused  Loc     Pwr   Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt              Mode   #    Type    Use
(unused)              0       0     0   5     FB6_1               (b)     
busw_1560             0       0     0   5     FB6_2   STD   74    I/O     O
(unused)              0       0     0   5     FB6_3               (b)     
(unused)              0       0     0   5     FB6_4               (b)     
iop1560               0       0     0   5     FB6_5   STD   76    I/O     O
smptebp1560           0       0     0   5     FB6_6   STD   77    I/O     O
(unused)              0       0     0   5     FB6_7               (b)     
(unused)              0       0     0   5     FB6_8         78    I/O     
(unused)              0       0     0   5     FB6_9         79    I/O     
(unused)              0       0     0   5     FB6_10              (b)     
fwen_dis              0       0     0   5     FB6_11  STD   80    I/O     O
m_s_1560              0       0     0   5     FB6_12  STD   81    I/O     O
(unused)              0       0     0   5     FB6_13              (b)     
tp_cf                 1       0     0   4     FB6_14  STD   82    I/O     O
vmhd<0>               0       0     0   5     FB6_15  STD   85    I/O     O
(unused)              0       0     0   5     FB6_16              (b)     
vmhd<1>               0       0     0   5     FB6_17  STD   86    I/O     O
(unused)              0       0     0   5     FB6_18              (b)     

Signals Used by Logic in Function Block
  1: loc1560          

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
busw_1560            ........................................ 0       0
iop1560              ........................................ 0       0
smptebp1560          ........................................ 0       0
fwen_dis             ........................................ 0       0
m_s_1560             ........................................ 0       0
tp_cf                X....................................... 1       1
vmhd<0>              ........................................ 0       0
vmhd<1>              ........................................ 0       0
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
*********************************** FB7 ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pwr   Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt              Mode   #    Type    Use
(unused)              0       0     0   5     FB7_1               (b)     
(unused)              0       0     0   5     FB7_2         50    I/O     
(unused)              0       0     0   5     FB7_3               (b)     
(unused)              0       0     0   5     FB7_4               (b)     
(unused)              0       0     0   5     FB7_5         52    I/O     
(unused)              0       0     0   5     FB7_6         53    I/O     
(unused)              0       0     0   5     FB7_7               (b)     
(unused)              0       0     0   5     FB7_8         54    I/O     
(unused)              0       0     0   5     FB7_9         55    I/O     
(unused)              0       0     0   5     FB7_10              (b)     
(unused)              0       0     0   5     FB7_11        56    I/O     
(unused)              0       0     0   5     FB7_12        58    I/O     
(unused)              0       0     0   5     FB7_13              (b)     
(unused)              0       0     0   5     FB7_14        59    I/O     
(unused)              0       0     0   5     FB7_15        60    I/O     
(unused)              0       0     0   5     FB7_16              (b)     
(unused)              0       0     0   5     FB7_17        61    I/O     
(unused)              0       0     0   5     FB7_18              (b)     
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
*********************************** FB8 ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pwr   Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt              Mode   #    Type    Use
(unused)              0       0     0   5     FB8_1               (b)     
(unused)              0       0     0   5     FB8_2         63    I/O     
(unused)              0       0     0   5     FB8_3               (b)     
(unused)              0       0     0   5     FB8_4               (b)     
(unused)              0       0     0   5     FB8_5         64    I/O     
(unused)              0       0     0   5     FB8_6         65    I/O     I
(unused)              0       0     0   5     FB8_7               (b)     
(unused)              0       0     0   5     FB8_8         66    I/O     
(unused)              0       0     0   5     FB8_9         67    I/O     
(unused)              0       0     0   5     FB8_10              (b)     
(unused)              0       0     0   5     FB8_11        68    I/O     
(unused)              0       0     0   5     FB8_12        70    I/O     
(unused)              0       0     0   5     FB8_13              (b)     
cs_1560               0       0     0   5     FB8_14  STD   71    I/O     O
d_a1560               0       0     0   5     FB8_15  STD   72    I/O     O
(unused)              0       0     0   5     FB8_16              (b)     
sd_hd_1560            0       0     0   5     FB8_17  STD   73    I/O     O
(unused)              0       0     0   5     FB8_18              (b)     

Signals Used by Logic in Function Block

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
cs_1560              ........................................ 0       0
d_a1560              ........................................ 0       0
sd_hd_1560           ........................................ 0       0
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
;;-----------------------------------------------------------------;;
; Implemented Equations.


cs_f <= loc9023;


vmhd(1) <= '1';


rcbyp <= '1';


m_d_hd <= '1';


iop1560 <= '1';


fwen_dis <= '1';


dscbyp <= '1';


busw_1560 <= '1';


amhd(1) <= '1';


vmhd(3) <= '0';


vmhd(2) <= '0';


vmhd(0) <= '0';


amhd(0) <= '0';


smptebp1560_I <= '0';
smptebp1560 <= smptebp1560_I when smptebp1560_OE = '1' else 'Z';
smptebp1560_OE <= '0';


sd_hd_1560 <= '0';


scrbyp <= '0';


mutehd <= '0';


m_s_1560 <= '0';


d_a1560 <= '0';


cs_1560_I <= '0';
cs_1560 <= cs_1560_I when cs_1560_OE = '1' else 'Z';
cs_1560_OE <= '0';


ancihd <= '0';


tp_cf <= loc1560;

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

****************************  Device Pin Out ****************************

Device : XC95144XL-5-TQ100


   --------------------------------------------------  
  /100 98  96  94  92  90  88  86  84  82  80  78  76  \
 |   99  97  95  93  91  89  87  85  83  81  79  77    |
 | 1                                               75  | 
 | 2                                               74  | 
 | 3                                               73  | 
 | 4                                               72  | 
 | 5                                               71  | 
 | 6                                               70  | 
 | 7                                               69  | 
 | 8                                               68  | 
 | 9                                               67  | 
 | 10                                              66  | 
 | 11                                              65  | 
 | 12                                              64  | 
 | 13               XC95144XL-5-TQ100              63  | 
 | 14                                              62  | 
 | 15                                              61  | 
 | 16                                              60  | 
 | 17                                              59  | 
 | 18                                              58  | 
 | 19                                              57  | 
 | 20                                              56  | 
 | 21                                              55  | 
 | 22                                              54  | 
 | 23                                              53  | 
 | 24                                              52  | 
 | 25                                              51  | 
 |   27  29  31  33  35  37  39  41  43  45  47  49    |
  \26  28  30  32  34  36  38  40  42  44  46  48  50  /
   --------------------------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 TIE                              51 VCC                           
  2 TIE                              52 TIE                           
  3 TIE                              53 TIE                           
  4 TIE                              54 TIE                           
  5 VCC                              55 TIE                           
  6 TIE                              56 TIE                           
  7 TIE                              57 VCC                           
  8 TIE                              58 TIE                           
  9 TIE                              59 TIE                           
 10 TIE                              60 TIE                           
 11 scrbyp                           61 TIE                           
 12 TIE                              62 GND                           
 13 TIE                              63 TIE                           
 14 TIE                              64 TIE                           
 15 TIE                              65 loc1560                       
 16 TIE                              66 TIE                           
 17 TIE                              67 TIE                           
 18 TIE                              68 TIE                           
 19 TIE                              69 GND                           
 20 TIE                              70 TIE                           
 21 GND                              71 cs_1560                       
 22 TIE                              72 d_a1560                       
 23 TIE                              73 sd_hd_1560                    
 24 TIE                              74 busw_1560                     
 25 TIE                              75 GND                           
 26 VCC                              76 iop1560                       
 27 TIE                              77 smptebp1560                   
 28 TIE                              78 TIE                           
 29 TIE                              79 TIE                           
 30 TIE                              80 fwen_dis                      
 31 GND                              81 m_s_1560                      
 32 TIE                              82 tp_cf                         
 33 TIE                              83 TDO                           
 34 TIE                              84 GND                           
 35 TIE                              85 vmhd<0>                       
 36 loc9023                          86 vmhd<1>                       
 37 cs_f                             87 vmhd<2>                       
 38 VCC                              88 VCC                           
 39 TIE                              89 vmhd<3>                       
 40 TIE                              90 amhd<0>                       
 41 rcbyp                            91 amhd<1>                       
 42 TIE                              92 dscbyp                        
 43 TIE                              93 mutehd                        
 44 GND                              94 ancihd                        
 45 TDI                              95 m_d_hd                        
 46 TIE                              96 TIE                           
 47 TMS                              97 TIE                           
 48 TCK                              98 VCC                           
 49 TIE                              99 TIE                           
 50 TIE                             100 GND                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
         PE   = Port Enable pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc95144xl-5-TQ100
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Set Unused I/O Pin Termination              : FLOAT
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
