<!DOCTYPE html>
<html class="no-js" lang="en">
<head>
	<meta charset="UTF-8">
	<meta name="viewport" content="width=device-width, initial-scale=1">
	<title>UCOSIII移植STM32（Cotex-M4）HAL库相关问题 - 编程随想</title>
	<script>(function(d,e){d[e]=d[e].replace("no-js","js");})(document.documentElement,"className");</script>
	<meta name="description" content="">
		<meta property="og:title" content="UCOSIII移植STM32（Cotex-M4）HAL库相关问题" />
<meta property="og:description" content="作者的开发板： STM32L431（Cotex-M4）
开发环境： Keil5 MDK&#43; STM32CubeMX
官方例程&#43;源码： UCOSIII 3.04.zip - 蓝奏云
第一步使用CubeMX生成一个HAL库的Keil工程
选择芯片，作者是STM32L431，兄弟们根据自己的芯片选择就好，选择好后点击右上角的Start Project创建工程
配置相关引脚和时钟
这里的PA0是作者板子上的LED灯，兄弟们可以改成自己的
关于时钟树，作者的开发板的外部晶振是12MHZ，兄弟们自行更改
然后点击Project Manager，设置文件名、保存位置、生成MDK-ARM工程，并把.c和.h文件分开
最后点击右上上角的GENERATE CODE，弹出如下提示，点击Close，并退出CubeMX
至此我们已经创建好了一个关于HAL库的Keil工程，这个工程就在你刚刚设置的文件夹里，为了方便查找，我把它放在了桌面；双击MDK-ARM下的.uvprojx文件，即可在keil打开
第二步复制官方源码，这里以Cotex-M4内核为例，Cotex-M3的移植过程类似，兄弟们自行尝试
打开文章前面提供的官方源码，没下载的现在去下载，下载好后是一个UCOS3.04.zip的文件，解压放到桌面方便查找，这里不截图了，比较简单
在我们自己创建的工程文件夹里，创建uC_CPU、uC_LIB、uC_BSP、uC_Ports、uC_Source、uC_CFG这几个文件夹
uC_CPU存放的内容如下，并把ARM-Cotex-M4里的GNU和IAR文件删除
uC_LIB存放的内容如下，并把Ports-&gt;ARM-Cotex-M4下的GNU和IAR文件删除
uC_BSP存放bsp.h和bsp.c，在官方源码的路径为UCOSIII3.04\Micrium\Software\EvalBoards\ST\
STM32F429II-SK\BSP下
uC_CFG存放的文件在官方源码的路径为UCOSIII3.04\Micrium\Software\EvalBoards\ST\
STM32F429II-SK\uCOS-III下
UCOSIII 3.04\Micrium\Software\uCOS-III\Source 文件下的内容复制到uC_Source
uC_Ports内只放三个文件，在官方源码的位置UCOSIII 3.04\Micrium\Software\uCOS-III\Ports\
ARM-Cortex-M4\Generic\RealView下
至此所有的文件都复制好了，文件夹可以关闭了
第三步修改Keil工程，打开Keil
虽然我们文件复制好了，但是目前Keil工程里还没有添加，下面就是添加到Keil工程里，兄弟们坚持住，革命已经进行一半了
通过以下操作可以在keil里创建文件夹，选中文件夹点击Add files可以往相应的文件夹里添加文件，现在我们要做的就是把刚刚复制的文件都加进来，所以我们要先创建uC_CPU、uC_LIB、uC_BSP、uC_Ports、uC_Source、uC_CFG这几个文件夹
然后往里面添加对应文件夹里面的内容（不需要添加.h文件） ，注意这里面有汇编文件，要把文件类型改为All files *.*才能看到
全部添加完毕点击OK，就可以看到我们的文件已经全部添加进来了，有个黄色的钥匙，意思是文件只读，我们先关闭Keil工程，再回到桌面找到我们创建的工程文件，右键---属性---把只读取消掉---应用，此时再打开Keil就没有黄色的钥匙了
第四步keil添加头文件
我们刚刚没有添加.h文件，现在要在编译器内添加头文件路径，按照下面步骤即可添加头文件路径
这是添加好的效果，不再一一截图了，太多了，添加完成后点击OK
第五步修改bsp.c、bsp.h
bsp.c修改为
#define BSP_MODULE #include &#34;includes.h&#34; #define BSP_REG_DEM_CR (*(CPU_REG32 *)0xE000EDFC) #define BSP_REG_DWT_CR (*(CPU_REG32 *)0xE0001000) #define BSP_REG_DWT_CYCCNT (*(CPU_REG32 *)0xE0001004) #define BSP_REG_DBGMCU_CR (*(CPU_REG32 *)0xE0042004) /* - RCC REGISTER DEFINES - */ #define BSP_REG_RCC_BASE_ADDR ((CPU_INT32U)(0x40023800)) #define BSP_REG32_RCC_CR (*(CPU_REG32 *)( BSP_REG_RCC_BASE_ADDR &#43; 0x00u )) #define BSP_REG32_RCC_PLLCFGR (*(CPU_REG32 *)( BSP_REG_RCC_BASE_ADDR &#43; 0x04u )) #define BSP_REG32_RCC_CFGR (*(CPU_REG32 *)( BSP_REG_RCC_BASE_ADDR &#43; 0x08u )) #define BSP_REG32_RCC_CIR (*(CPU_REG32 *)( BSP_REG_RCC_BASE_ADDR &#43; 0x0Cu )) #define BSP_REG32_RCC_AHB1RSTR (*(CPU_REG32 *)( BSP_REG_RCC_BASE_ADDR &#43; 0x10u )) #define BSP_REG32_RCC_AHB2RSTR (*(CPU_REG32 *)( BSP_REG_RCC_BASE_ADDR &#43; 0x14u )) #define BSP_REG32_RCC_AHB3RSTR (*(CPU_REG32 *)( BSP_REG_RCC_BASE_ADDR &#43; 0x18u )) #define BSP_REG32_RCC_APB1RSTR (*(CPU_REG32 *)( BSP_REG_RCC_BASE_ADDR &#43; 0x20u )) #define BSP_REG32_RCC_APB2RSTR (*(CPU_REG32 *)( BSP_REG_RCC_BASE_ADDR &#43; 0x24u )) #define BSP_REG32_RCC_AHB1ENR (*(CPU_REG32 *)( BSP_REG_RCC_BASE_ADDR &#43; 0x30u )) #define BSP_REG32_RCC_AHB2ENR (*(CPU_REG32 *)( BSP_REG_RCC_BASE_ADDR &#43; 0x34u )) #define BSP_REG32_RCC_AHB3ENR (*(CPU_REG32 *)( BSP_REG_RCC_BASE_ADDR &#43; 0x38u )) #define BSP_REG32_RCC_APB1ENR (*(CPU_REG32 *)( BSP_REG_RCC_BASE_ADDR &#43; 0x40u )) #define BSP_REG32_RCC_APB2ENR (*(CPU_REG32 *)( BSP_REG_RCC_BASE_ADDR &#43; 0x44u )) #define BSP_REG32_RCC_AHB1LPENR (*(CPU_REG32 *)( BSP_REG_RCC_BASE_ADDR &#43; 0x50u )) #define BSP_REG32_RCC_AHB2LPENR (*(CPU_REG32 *)( BSP_REG_RCC_BASE_ADDR &#43; 0x54u )) #define BSP_REG32_RCC_AHB3LPENR (*(CPU_REG32 *)( BSP_REG_RCC_BASE_ADDR &#43; 0x58u )) #define BSP_REG32_RCC_APB1LPENR (*(CPU_REG32 *)( BSP_REG_RCC_BASE_ADDR &#43; 0x60u )) #define BSP_REG32_RCC_APB2LPENR (*(CPU_REG32 *)( BSP_REG_RCC_BASE_ADDR &#43; 0x64u )) #define BSP_REG32_RCC_BDCR (*(CPU_REG32 *)( BSP_REG_RCC_BASE_ADDR &#43; 0x70u )) #define BSP_REG32_RCC_CSR (*(CPU_REG32 *)( BSP_REG_RCC_BASE_ADDR &#43; 0x74u )) #define BSP_REG32_RCC_SSCGR (*(CPU_REG32 *)( BSP_REG_RCC_BASE_ADDR &#43; 0x80u )) #define BSP_REG32_RCC_PLLI2SCFGR (*(CPU_REG32 *)( BSP_REG_RCC_BASE_ADDR &#43; 0x84u )) #define BSP_REG32_RCC_PLLSAICFGR (*(CPU_REG32 *)( BSP_REG_RCC_BASE_ADDR &#43; 0x88u )) #define BSP_REG32_RCC_DCKCFGR (*(CPU_REG32 *)( BSP_REG_RCC_BASE_ADDR &#43; 0x8Cu )) /* - FLASH REGISTER DEFINES - */ #define BSP_REG_FLASH_BASE_ADDR (( CPU_INT32U )(0x40023C00)) #define BSP_REG32_FLASH_ACR (*(CPU_REG32 *)( BSP_REG_FLASH_BASE_ADDR &#43; 0x00u )) #define BSP_REG32_FLASH_KEYR (*(CPU_REG32 *)( BSP_REG_FLASH_BASE_ADDR &#43; 0x04u )) #define BSP_REG32_FLASH_OPTKEYR (*(CPU_REG32 *)( BSP_REG_FLASH_BASE_ADDR &#43; 0x08u )) #define BSP_REG32_FLASH_SR (*(CPU_REG32 *)( BSP_REG_FLASH_BASE_ADDR &#43; 0x0Cu )) #define BSP_REG32_FLASH_CR (*(CPU_REG32 *)( BSP_REG_FLASH_BASE_ADDR &#43; 0x10u )) #define BSP_REG32_FLASH_OPTCR (*(CPU_REG32 *)( BSP_REG_FLASH_BASE_ADDR &#43; 0x14u )) #define BSP_REG32_FLASH_OPTCR1 (*(CPU_REG32 *)( BSP_REG_FLASH_BASE_ADDR &#43; 0x18u )) #define BSP_DBGMCU_CR_TRACE_IOEN_MASK 0x10u #define BSP_DBGMCU_CR_TRACE_MODE_ASYNC 0x00u #define BSP_DBGMCU_CR_TRACE_MODE_SYNC_01 0x40u #define BSP_DBGMCU_CR_TRACE_MODE_SYNC_02 0x80u #define BSP_DBGMCU_CR_TRACE_MODE_SYNC_04 0xC0u #define BSP_DBGMCU_CR_TRACE_MODE_MASK 0xC0u #define BSP_BIT_DEM_CR_TRCENA DEF_BIT_24 #define BSP_BIT_DWT_CR_CYCCNTENA DEF_BIT_00 /* - RCC BLOCK - */ #define HSE_TIMEOUT_VAL 0x0500u #define BSP_MSK_HSECFG 0x00FF0000u #define BSP_BIT_RCC_CR_HSION DEF_BIT_00 #define BSP_BIT_RCC_CR_HSEBYP DEF_BIT_18 #define BSP_BIT_RCC_CR_HSEON DEF_BIT_16 #define BSP_BIT_RCC_CR_HSERDY DEF_BIT_17 #define BSP_MSK_RCC_CFGR_HPRE 0x000000F0u #define BSP_MSK_RCC_CFGR_SYSCLKDIV1 0x00000000u #define BSP_MSK_RCC_CFGR_SYSCLKDIV2 0x00000080u #define BSP_MSK_RCC_CFGR_SYSCLKDIV4 0x00000090u #define BSP_MSK_RCC_CFGR_SYSCLKDIV8 0x000000A0u #define BSP_MSK_RCC_CFGR_SYSCLKDIV16 0x000000B0u #define BSP_MSK_RCC_CFGR_SYSCLKDIV64 0x000000C0u #define BSP_MSK_RCC_CFGR_SYSCLKDIV128 0x000000D0u #define BSP_MSK_RCC_CFGR_SYSCLKDIV256 0x000000E0u #define BSP_MSK_RCC_CFGR_SYSCLKDIV512 0x000000F0u #define BSP_MSK_RCC_CFGR_PPRE1 0x00001C00u #define BSP_MSK_RCC_CFGR_PPRE2 0x0000E000u #define BSP_MSK_RCC_CFGR_HCLK_DIV1 0x00000000u #define BSP_MSK_RCC_CFGR_HCLK_DIV2 0x00001000u #define BSP_MSK_RCC_CFGR_HCLK_DIV4 0x00001400u #define BSP_MSK_RCC_CFGR_HCLK_DIV8 0x00001800u #define BSP_MSK_RCC_CFGR_HCLK_DIV16 0x00001C00u #define BSP_MSK_RCC_CFGR_SWS_HSI 0x00000000u #define BSP_MSK_RCC_CFGR_SWS_HSE 0x00000004u #define BSP_MSK_RCC_CFGR_SWS_PLL 0x00000008u #define BSP_MSK_RCC_CFGR_SWS 0x0000000Cu #define BSP_MSK_RCC_CFGR_SW_HSI 0x00000000u #define BSP_MSK_RCC_CFGR_SW_HSE 0x00000001u #define BSP_MSK_RCC_CFGR_SW_PLL 0x00000002u #define BSP_MSK_RCC_CFGR_SW 0x00000003u /* - PLL BLOCK - */ #define BSP_BIT_RCC_PLLCFGR_PLLM 8u #define BSP_BIT_RCC_PLLCFGR_PLLN 336u #define BSP_BIT_RCC_PLLCFGR_PLLP 2u #define BSP_BIT_RCC_PLLCFGR_PLLQ 7u #define BSP_BIT_RCC_CR_PLLON DEF_BIT_24 #define BSP_BIT_RCC_CR_PLLRDY DEF_BIT_25 #define BSP_MSK_RCC_PLLCFGR_PLLSRC_HSE 0x00400000u #define BSP_MSK_RCC_PLLCFGR_RST 0x24003010u #define BSP_MSK_SYSCLK_SRC_PLLCLK 0x00000002u #define BSP_MSK_PLLCFGR_PLLSRC_HSE 0x00400000u #define BSP_MSK_PLLCFGR_PLLSRC_HSI 0x00000000u /* - FLASH BLOCK - */ #define BSP_BIT_FLASH_ACR_PRFTEN DEF_BIT_08 #define BSP_BIT_FLASH_ACR_ICEN DEF_BIT_09 #define BSP_BIT_FLASH_ACR_DCEN DEF_BIT_10 #define BSP_MSK_FLASHLATENCY_0WS 0x00000000u #define BSP_MSK_FLASHLATENCY_1WS 0x00000001u #define BSP_MSK_FLASHLATENCY_2WS 0x00000002u #define BSP_MSK_FLASHLATENCY_3WS 0x00000003u #define BSP_MSK_FLASHLATENCY_4WS 0x00000004u #define BSP_MSK_FLASHLATENCY_5WS 0x00000005u #define BSP_MSK_FLASHLATENCY_6WS 0x00000006u #define BSP_MSK_FLASHLATENCY_7WS 0x00000007u #define BSP_MSK_FLASHLATENCY_8WS 0x00000008u #define BSP_MSK_FLASHLATENCY_9WS 0x00000009u #define BSP_MSK_FLASHLATENCY_10WS 0x0000000Au #define BSP_MSK_FLASHLATENCY_11WS 0x0000000Bu #define BSP_MSK_FLASHLATENCY_12WS 0x0000000Cu #define BSP_MSK_FLASHLATENCY_13WS 0x0000000Du #define BSP_MSK_FLASHLATENCY_14WS 0x0000000Eu #define BSP_MSK_FLASHLATENCY_15WS 0x0000000Fu void BSP_Init (void) { BSP_Tick_Init (); MX_GPIO_Init(); } CPU_INT32U BSP_CPU_ClkFreq (void) { return (HAL_RCC_GetSysClockFreq()); } void BSP_Tick_Init (void) { CPU_INT32U cpu_clk_freq; CPU_INT32U cnts; cpu_clk_freq = BSP_CPU_ClkFreq(); /* Determine SysTick reference freq." />
<meta property="og:type" content="article" />
<meta property="og:url" content="/posts/d7a92014ec6e114b8b21570a140258b0/" /><meta property="article:section" content="posts" />
<meta property="article:published_time" content="2022-10-20T14:36:05+08:00" />
<meta property="article:modified_time" content="2022-10-20T14:36:05+08:00" />


	<link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
	<link rel="dns-prefetch" href="//fonts.googleapis.com">
	<link rel="dns-prefetch" href="//fonts.gstatic.com">
	<link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Open+Sans:400,400i,700">

	<link rel="stylesheet" href="/css/style.css">
	

	<link rel="shortcut icon" href="/favicon.ico">
		
</head>
<body class="body">
	<div class="container container--outer">
		<header class="header">
	<div class="container header__container">
		
	<div class="logo">
		<a class="logo__link" href="/" title="编程随想" rel="home">
			<div class="logo__item logo__text">
					<div class="logo__title">编程随想</div>
					
				</div>
		</a>
	</div>
		<div class="divider"></div>
	</div>
</header>
		<div class="wrapper flex">
			<div class="primary">
			
<main class="main" role="main">
	<article class="post">
		<header class="post__header">
			<h1 class="post__title">UCOSIII移植STM32（Cotex-M4）HAL库相关问题</h1>
			
		</header>
		<div class="content post__content clearfix">
			
<div id="content_views" class="htmledit_views">
                    <p>作者的开发板：        <span style="color:#9c8ec1;">STM32L431（Cotex-M4）</span></p> 
<p>开发环境：                <span style="color:#9c8ec1;">Keil5 MDK+ STM32CubeMX</span></p> 
<p>官方例程+源码：        <a href="https://wws.lanzouf.com/ivqs20e88mtc" rel="nofollow" title="UCOSIII 3.04.zip - 蓝奏云">UCOSIII 3.04.zip - 蓝奏云</a></p> 
<p><strong>第一步</strong><strong>使用CubeMX生成一个HAL库的Keil工程</strong></p> 
<p>选择芯片，作者是STM32L431，兄弟们根据自己的芯片选择就好，选择好后点击右上角的Start Project创建工程</p> 
<p class="img-center"><img alt="" height="959" src="https://images2.imgbox.com/a4/e5/HLiNmnSQ_o.png" width="1200"></p> 
<p> 配置相关引脚和时钟</p> 
<p class="img-center"><img alt="" height="1019" src="https://images2.imgbox.com/25/e8/xmSu9o8p_o.png" width="1200"></p> 
<p></p> 
<p class="img-center"><img alt="" height="1011" src="https://images2.imgbox.com/e4/86/0XDflRl8_o.png" width="1200"></p> 
<p> 这里的PA0是作者板子上的LED灯，兄弟们可以改成自己的<img alt="" height="1023" src="https://images2.imgbox.com/b2/1e/jKDW5Ne4_o.png" width="1200"></p> 
<p> 关于时钟树，作者的开发板的外部晶振是12MHZ，兄弟们自行更改<img alt="" height="1021" src="https://images2.imgbox.com/0c/31/QcO7hPEy_o.png" width="1200"></p> 
<p> 然后点击Project Manager，设置文件名、保存位置、生成MDK-ARM工程，并把.c和.h文件分开</p> 
<p><img alt="" height="1017" src="https://images2.imgbox.com/47/dc/UVl1oPtc_o.png" width="1200"></p> 
<p> <img alt="" height="1022" src="https://images2.imgbox.com/55/a1/C9b7xjJP_o.png" width="1200"></p> 
<p>最后点击右上上角的GENERATE CODE，弹出如下提示，点击Close，并退出CubeMX</p> 
<p><img alt="" height="1024" src="https://images2.imgbox.com/19/ae/6eHooCX3_o.png" width="1200"> 至此我们已经创建好了一个关于HAL库的Keil工程，这个工程就在你刚刚设置的文件夹里，为了方便查找，我把它放在了桌面；双击MDK-ARM下的.uvprojx文件，即可在keil打开</p> 
<p><img alt="" height="837" src="https://images2.imgbox.com/d1/22/mXkNogfA_o.png" width="1200"></p> 
<p> <strong>第二步复制官方源码，这里以Cotex-M4内核为例</strong>，Cotex-M3的移植过程类似，兄弟们自行尝试</p> 
<p>打开文章前面提供的官方源码，没下载的现在去下载，下载好后是一个UCOS3.04.zip的文件，解压放到桌面方便查找，这里不截图了，比较简单</p> 
<p>在我们自己创建的工程文件夹里，创建uC_CPU、uC_LIB、uC_BSP、uC_Ports、uC_Source、uC_CFG这几个文件夹</p> 
<p><img alt="" height="712" src="https://images2.imgbox.com/53/7c/31EmYf9P_o.png" width="1200"></p> 
<p> uC_CPU存放的内容如下，并把ARM-Cotex-M4里的GNU和IAR文件删除</p> 
<p><img alt="" height="717" src="https://images2.imgbox.com/f9/ad/WpyoYQyx_o.png" width="1200"></p> 
<p> uC_LIB存放的内容如下，并把Ports-&gt;ARM-Cotex-M4下的GNU和IAR文件删除</p> 
<p><img alt="" height="714" src="https://images2.imgbox.com/21/f7/fVCG8852_o.png" width="1200"></p> 
<p> uC_BSP存放bsp.h和bsp.c，在官方源码的路径为UCOSIII3.04\Micrium\Software\EvalBoards\ST\</p> 
<p>STM32F429II-SK\BSP下</p> 
<p><img alt="" height="712" src="https://images2.imgbox.com/51/25/ItCaNde2_o.png" width="1200"></p> 
<p> uC_CFG存放的文件在官方源码的路径为UCOSIII3.04\Micrium\Software\EvalBoards\ST\</p> 
<p>STM32F429II-SK\uCOS-III下</p> 
<p><img alt="" height="705" src="https://images2.imgbox.com/76/a9/YxoGkcgG_o.png" width="1200"></p> 
<p>UCOSIII 3.04\Micrium\Software\uCOS-III\Source 文件下的内容复制到uC_Source</p> 
<p><img alt="" height="1035" src="https://images2.imgbox.com/bd/10/V2Fcl3xm_o.png" width="1200"></p> 
<p> uC_Ports内只放三个文件，在官方源码的位置UCOSIII 3.04\Micrium\Software\uCOS-III\Ports\</p> 
<p>ARM-Cortex-M4\Generic\RealView下</p> 
<p><img alt="" height="703" src="https://images2.imgbox.com/72/18/L7uOdQCL_o.png" width="1200"></p> 
<p> 至此所有的文件都复制好了，文件夹可以关闭了</p> 
<p><strong>第三步修改Keil工程，打开Keil</strong></p> 
<p>虽然我们文件复制好了，但是目前Keil工程里还没有添加，下面就是添加到Keil工程里，兄弟们坚持住，革命已经进行一半了</p> 
<p>通过以下操作可以在keil里创建文件夹，选中文件夹点击Add files可以往相应的文件夹里添加文件，现在我们要做的就是把刚刚复制的文件都加进来，所以我们要先创建uC_CPU、uC_LIB、uC_BSP、uC_Ports、uC_Source、uC_CFG这几个文件夹</p> 
<p><img alt="" height="1038" src="https://images2.imgbox.com/0b/3c/g1rW3gDs_o.png" width="1200"></p> 
<p>然后往里面添加对应文件夹里面的内容（不需要添加.h文件） ，注意这里面有汇编文件，要把文件类型改为All files *.*才能看到</p> 
<p><img alt="" height="865" src="https://images2.imgbox.com/ee/b0/oEMuO4TM_o.png" width="1200"></p> 
<p> <img alt="" height="460" src="https://images2.imgbox.com/46/75/BA8lWrAd_o.png" width="623"><img alt="" height="445" src="https://images2.imgbox.com/60/47/4VQaMsXK_o.png" width="601"><img alt="" height="438" src="https://images2.imgbox.com/ef/72/ZUG23Ezf_o.png" width="591"></p> 
<p><img alt="" height="445" src="https://images2.imgbox.com/c0/94/1Z2XZmjg_o.png" width="597"></p> 
<p><img alt="" height="580" src="https://images2.imgbox.com/e7/38/RQDSR4Ap_o.png" width="786"></p> 
<p><span style="color:#fe2c24;"> 全部添加完毕点击OK</span>，就可以看到我们的文件已经全部添加进来了，有个黄色的钥匙，意思是文件只读，<span style="color:#fe2c24;">我们先关闭Keil工程</span>，<span style="color:#fe2c24;">再回到桌面</span>找到我们创建的工程文件，右键---属性---把只读取消掉---应用，此时再打开Keil就没有黄色的钥匙了</p> 
<p class="img-center"><img alt="" height="1020" src="https://images2.imgbox.com/a9/c4/4i1UgnMz_o.png" width="1200"></p> 
<p> <img alt="" height="725" src="https://images2.imgbox.com/9f/49/ey6gJ68g_o.png" width="543"></p> 
<p><strong> 第四步keil添加头文件</strong></p> 
<p>我们刚刚没有添加.h文件，现在要在编译器内添加头文件路径，按照下面步骤即可添加头文件路径</p> 
<p><img alt="" height="1036" src="https://images2.imgbox.com/5d/4e/BOKTkdLP_o.png" width="1200"></p> 
<p> 这是添加好的效果，不再一一截图了，太多了，添加完成后点击OK</p> 
<p><img alt="" height="425" src="https://images2.imgbox.com/bb/08/jJGPsaHi_o.png" width="625"></p> 
<p><strong> 第五步修改bsp.c、bsp.h</strong></p> 
<p>bsp.c修改为</p> 
<pre><code class="language-cpp">
#define   BSP_MODULE
#include "includes.h"
#define  BSP_REG_DEM_CR                           (*(CPU_REG32 *)0xE000EDFC)
#define  BSP_REG_DWT_CR                           (*(CPU_REG32 *)0xE0001000)
#define  BSP_REG_DWT_CYCCNT                       (*(CPU_REG32 *)0xE0001004)
#define  BSP_REG_DBGMCU_CR                        (*(CPU_REG32 *)0xE0042004)

                                                                /* -         RCC REGISTER DEFINES                     - */
#define  BSP_REG_RCC_BASE_ADDR                    ((CPU_INT32U)(0x40023800))

#define  BSP_REG32_RCC_CR                         (*(CPU_REG32 *)( BSP_REG_RCC_BASE_ADDR + 0x00u ))
#define  BSP_REG32_RCC_PLLCFGR                    (*(CPU_REG32 *)( BSP_REG_RCC_BASE_ADDR + 0x04u ))
#define  BSP_REG32_RCC_CFGR                       (*(CPU_REG32 *)( BSP_REG_RCC_BASE_ADDR + 0x08u ))
#define  BSP_REG32_RCC_CIR                        (*(CPU_REG32 *)( BSP_REG_RCC_BASE_ADDR + 0x0Cu ))
#define  BSP_REG32_RCC_AHB1RSTR                   (*(CPU_REG32 *)( BSP_REG_RCC_BASE_ADDR + 0x10u ))
#define  BSP_REG32_RCC_AHB2RSTR                   (*(CPU_REG32 *)( BSP_REG_RCC_BASE_ADDR + 0x14u ))
#define  BSP_REG32_RCC_AHB3RSTR                   (*(CPU_REG32 *)( BSP_REG_RCC_BASE_ADDR + 0x18u ))
#define  BSP_REG32_RCC_APB1RSTR                   (*(CPU_REG32 *)( BSP_REG_RCC_BASE_ADDR + 0x20u ))
#define  BSP_REG32_RCC_APB2RSTR                   (*(CPU_REG32 *)( BSP_REG_RCC_BASE_ADDR + 0x24u ))
#define  BSP_REG32_RCC_AHB1ENR                    (*(CPU_REG32 *)( BSP_REG_RCC_BASE_ADDR + 0x30u ))
#define  BSP_REG32_RCC_AHB2ENR                    (*(CPU_REG32 *)( BSP_REG_RCC_BASE_ADDR + 0x34u ))
#define  BSP_REG32_RCC_AHB3ENR                    (*(CPU_REG32 *)( BSP_REG_RCC_BASE_ADDR + 0x38u ))
#define  BSP_REG32_RCC_APB1ENR                    (*(CPU_REG32 *)( BSP_REG_RCC_BASE_ADDR + 0x40u ))
#define  BSP_REG32_RCC_APB2ENR                    (*(CPU_REG32 *)( BSP_REG_RCC_BASE_ADDR + 0x44u ))
#define  BSP_REG32_RCC_AHB1LPENR                  (*(CPU_REG32 *)( BSP_REG_RCC_BASE_ADDR + 0x50u ))
#define  BSP_REG32_RCC_AHB2LPENR                  (*(CPU_REG32 *)( BSP_REG_RCC_BASE_ADDR + 0x54u ))
#define  BSP_REG32_RCC_AHB3LPENR                  (*(CPU_REG32 *)( BSP_REG_RCC_BASE_ADDR + 0x58u ))
#define  BSP_REG32_RCC_APB1LPENR                  (*(CPU_REG32 *)( BSP_REG_RCC_BASE_ADDR + 0x60u ))
#define  BSP_REG32_RCC_APB2LPENR                  (*(CPU_REG32 *)( BSP_REG_RCC_BASE_ADDR + 0x64u ))
#define  BSP_REG32_RCC_BDCR                       (*(CPU_REG32 *)( BSP_REG_RCC_BASE_ADDR + 0x70u ))
#define  BSP_REG32_RCC_CSR                        (*(CPU_REG32 *)( BSP_REG_RCC_BASE_ADDR + 0x74u ))
#define  BSP_REG32_RCC_SSCGR                      (*(CPU_REG32 *)( BSP_REG_RCC_BASE_ADDR + 0x80u ))
#define  BSP_REG32_RCC_PLLI2SCFGR                 (*(CPU_REG32 *)( BSP_REG_RCC_BASE_ADDR + 0x84u ))
#define  BSP_REG32_RCC_PLLSAICFGR                 (*(CPU_REG32 *)( BSP_REG_RCC_BASE_ADDR + 0x88u ))
#define  BSP_REG32_RCC_DCKCFGR                    (*(CPU_REG32 *)( BSP_REG_RCC_BASE_ADDR + 0x8Cu ))

                                                                /* -               FLASH REGISTER DEFINES             - */
#define  BSP_REG_FLASH_BASE_ADDR                  (( CPU_INT32U )(0x40023C00))

#define  BSP_REG32_FLASH_ACR                      (*(CPU_REG32 *)( BSP_REG_FLASH_BASE_ADDR + 0x00u ))
#define  BSP_REG32_FLASH_KEYR                     (*(CPU_REG32 *)( BSP_REG_FLASH_BASE_ADDR + 0x04u ))
#define  BSP_REG32_FLASH_OPTKEYR                  (*(CPU_REG32 *)( BSP_REG_FLASH_BASE_ADDR + 0x08u ))
#define  BSP_REG32_FLASH_SR                       (*(CPU_REG32 *)( BSP_REG_FLASH_BASE_ADDR + 0x0Cu ))
#define  BSP_REG32_FLASH_CR                       (*(CPU_REG32 *)( BSP_REG_FLASH_BASE_ADDR + 0x10u ))
#define  BSP_REG32_FLASH_OPTCR                    (*(CPU_REG32 *)( BSP_REG_FLASH_BASE_ADDR + 0x14u ))
#define  BSP_REG32_FLASH_OPTCR1                   (*(CPU_REG32 *)( BSP_REG_FLASH_BASE_ADDR + 0x18u ))
#define  BSP_DBGMCU_CR_TRACE_IOEN_MASK                 0x10u
#define  BSP_DBGMCU_CR_TRACE_MODE_ASYNC                0x00u
#define  BSP_DBGMCU_CR_TRACE_MODE_SYNC_01              0x40u
#define  BSP_DBGMCU_CR_TRACE_MODE_SYNC_02              0x80u
#define  BSP_DBGMCU_CR_TRACE_MODE_SYNC_04              0xC0u
#define  BSP_DBGMCU_CR_TRACE_MODE_MASK                 0xC0u

#define  BSP_BIT_DEM_CR_TRCENA                    DEF_BIT_24
#define  BSP_BIT_DWT_CR_CYCCNTENA                 DEF_BIT_00


                                                                /* -                    RCC BLOCK                     - */
#define  HSE_TIMEOUT_VAL                              0x0500u
#define  BSP_MSK_HSECFG                           0x00FF0000u
#define  BSP_BIT_RCC_CR_HSION                     DEF_BIT_00
#define  BSP_BIT_RCC_CR_HSEBYP                    DEF_BIT_18
#define  BSP_BIT_RCC_CR_HSEON                     DEF_BIT_16
#define  BSP_BIT_RCC_CR_HSERDY                    DEF_BIT_17
#define  BSP_MSK_RCC_CFGR_HPRE                    0x000000F0u
#define  BSP_MSK_RCC_CFGR_SYSCLKDIV1              0x00000000u
#define  BSP_MSK_RCC_CFGR_SYSCLKDIV2              0x00000080u
#define  BSP_MSK_RCC_CFGR_SYSCLKDIV4              0x00000090u
#define  BSP_MSK_RCC_CFGR_SYSCLKDIV8              0x000000A0u
#define  BSP_MSK_RCC_CFGR_SYSCLKDIV16             0x000000B0u
#define  BSP_MSK_RCC_CFGR_SYSCLKDIV64             0x000000C0u
#define  BSP_MSK_RCC_CFGR_SYSCLKDIV128            0x000000D0u
#define  BSP_MSK_RCC_CFGR_SYSCLKDIV256            0x000000E0u
#define  BSP_MSK_RCC_CFGR_SYSCLKDIV512            0x000000F0u
#define  BSP_MSK_RCC_CFGR_PPRE1                   0x00001C00u
#define  BSP_MSK_RCC_CFGR_PPRE2                   0x0000E000u
#define  BSP_MSK_RCC_CFGR_HCLK_DIV1               0x00000000u
#define  BSP_MSK_RCC_CFGR_HCLK_DIV2               0x00001000u
#define  BSP_MSK_RCC_CFGR_HCLK_DIV4               0x00001400u
#define  BSP_MSK_RCC_CFGR_HCLK_DIV8               0x00001800u
#define  BSP_MSK_RCC_CFGR_HCLK_DIV16              0x00001C00u
#define  BSP_MSK_RCC_CFGR_SWS_HSI                 0x00000000u
#define  BSP_MSK_RCC_CFGR_SWS_HSE                 0x00000004u
#define  BSP_MSK_RCC_CFGR_SWS_PLL                 0x00000008u
#define  BSP_MSK_RCC_CFGR_SWS                     0x0000000Cu
#define  BSP_MSK_RCC_CFGR_SW_HSI                  0x00000000u
#define  BSP_MSK_RCC_CFGR_SW_HSE                  0x00000001u
#define  BSP_MSK_RCC_CFGR_SW_PLL                  0x00000002u
#define  BSP_MSK_RCC_CFGR_SW                      0x00000003u
                                                                /* -                     PLL BLOCK                    - */
#define  BSP_BIT_RCC_PLLCFGR_PLLM                          8u
#define  BSP_BIT_RCC_PLLCFGR_PLLN                        336u
#define  BSP_BIT_RCC_PLLCFGR_PLLP                          2u
#define  BSP_BIT_RCC_PLLCFGR_PLLQ                          7u
#define  BSP_BIT_RCC_CR_PLLON                     DEF_BIT_24
#define  BSP_BIT_RCC_CR_PLLRDY                    DEF_BIT_25
#define  BSP_MSK_RCC_PLLCFGR_PLLSRC_HSE           0x00400000u
#define  BSP_MSK_RCC_PLLCFGR_RST                  0x24003010u
#define  BSP_MSK_SYSCLK_SRC_PLLCLK                0x00000002u
#define  BSP_MSK_PLLCFGR_PLLSRC_HSE               0x00400000u
#define  BSP_MSK_PLLCFGR_PLLSRC_HSI               0x00000000u
                                                                /* -                    FLASH BLOCK                   - */
#define  BSP_BIT_FLASH_ACR_PRFTEN                 DEF_BIT_08
#define  BSP_BIT_FLASH_ACR_ICEN                   DEF_BIT_09
#define  BSP_BIT_FLASH_ACR_DCEN                   DEF_BIT_10
#define  BSP_MSK_FLASHLATENCY_0WS                 0x00000000u
#define  BSP_MSK_FLASHLATENCY_1WS                 0x00000001u
#define  BSP_MSK_FLASHLATENCY_2WS                 0x00000002u
#define  BSP_MSK_FLASHLATENCY_3WS                 0x00000003u
#define  BSP_MSK_FLASHLATENCY_4WS                 0x00000004u
#define  BSP_MSK_FLASHLATENCY_5WS                 0x00000005u
#define  BSP_MSK_FLASHLATENCY_6WS                 0x00000006u
#define  BSP_MSK_FLASHLATENCY_7WS                 0x00000007u
#define  BSP_MSK_FLASHLATENCY_8WS                 0x00000008u
#define  BSP_MSK_FLASHLATENCY_9WS                 0x00000009u
#define  BSP_MSK_FLASHLATENCY_10WS                0x0000000Au
#define  BSP_MSK_FLASHLATENCY_11WS                0x0000000Bu
#define  BSP_MSK_FLASHLATENCY_12WS                0x0000000Cu
#define  BSP_MSK_FLASHLATENCY_13WS                0x0000000Du
#define  BSP_MSK_FLASHLATENCY_14WS                0x0000000Eu
#define  BSP_MSK_FLASHLATENCY_15WS                0x0000000Fu
void  BSP_Init (void)
{
	BSP_Tick_Init ();
	MX_GPIO_Init();

}
CPU_INT32U  BSP_CPU_ClkFreq (void)
{
    return (HAL_RCC_GetSysClockFreq());
}

void  BSP_Tick_Init (void)
{
    CPU_INT32U  cpu_clk_freq;
    CPU_INT32U  cnts;
    
    
    cpu_clk_freq = BSP_CPU_ClkFreq();                           /* Determine SysTick reference freq.                    */
    
#if (OS_VERSION &gt;= 30000u)
    cnts = (cpu_clk_freq / (CPU_INT32U)OSCfg_TickRate_Hz);      /* Determine nbr SysTick increments                     */
#else
    cnts = (cpu_clk_freq / (CPU_INT32U)OS_TICKS_PER_SEC);       /* Determine nbr SysTick increments.                    */
#endif
    
    OS_CPU_SysTickInit(cnts);                                   /* Init uC/OS periodic time src (SysTick).              */
}

#if (CPU_CFG_TS_TMR_EN == DEF_ENABLED)
void  CPU_TS_TmrInit (void)
{
    CPU_INT32U  fclk_freq;


    fclk_freq = BSP_CPU_ClkFreq();

    BSP_REG_DEM_CR     |= (CPU_INT32U)BSP_BIT_DEM_CR_TRCENA;    /* Enable Cortex-M4's DWT CYCCNT reg.                   */
    BSP_REG_DWT_CYCCNT  = (CPU_INT32U)0u;
    BSP_REG_DWT_CR     |= (CPU_INT32U)BSP_BIT_DWT_CR_CYCCNTENA;

    CPU_TS_TmrFreqSet((CPU_TS_TMR_FREQ)fclk_freq);
}
#endif
#if (CPU_CFG_TS_TMR_EN == DEF_ENABLED)
CPU_TS_TMR  CPU_TS_TmrRd (void)
{
    CPU_TS_TMR  ts_tmr_cnts;


    ts_tmr_cnts = (CPU_TS_TMR)BSP_REG_DWT_CYCCNT;

    return (ts_tmr_cnts);
}
#endif

#if (CPU_CFG_TS_32_EN == DEF_ENABLED)
CPU_INT64U  CPU_TS32_to_uSec (CPU_TS32  ts_cnts)
{
    CPU_INT64U  ts_us;
    CPU_INT64U  fclk_freq;


    fclk_freq = BSP_CPU_ClkFreq();
    ts_us     = ts_cnts / (fclk_freq / DEF_TIME_NBR_uS_PER_SEC);

    return (ts_us);
}
#endif


#if (CPU_CFG_TS_64_EN == DEF_ENABLED)
CPU_INT64U  CPU_TS64_to_uSec (CPU_TS64  ts_cnts)
{
    CPU_INT64U  ts_us;
    CPU_INT64U  fclk_freq;


    fclk_freq = BSP_CPU_ClkFreq();
    ts_us     = ts_cnts / (fclk_freq / DEF_TIME_NBR_uS_PER_SEC);

    return (ts_us);
}
#endif</code></pre> 
<p> bsp.h修改为如下代码，注意头文件stm32l4xx.h这个是作者的芯片，兄弟们要改成自己的芯片</p> 
<pre><code class="language-cpp">#ifndef  BSP_PRESENT
#define  BSP_PRESENT


#ifdef   BSP_MODULE
#define  BSP_EXT
#else
#define  BSP_EXT  extern
#endif


#include  &lt;stdio.h&gt;
#include  &lt;stdarg.h&gt;

#include  &lt;cpu.h&gt;
#include  &lt;cpu_core.h&gt;

#include  &lt;lib_def.h&gt;
#include  &lt;lib_ascii.h&gt;


#include "stm32l4xx.h"


void        BSP_Init                          (void);

CPU_INT32U  BSP_CPU_ClkFreq                   (void);

void        BSP_Tick_Init                     (void);

#endif  </code></pre> 
<p><strong>第六步修改startup_stm32l431xx.s</strong></p> 
<p>把PendSV_Handle和SysTick_Handler分别改为OS_CPU_PendSVHandler和OS_CPU_SysTickHandler</p> 
<p></p> 
<p><img alt="" height="60" src="https://images2.imgbox.com/a2/9e/iPoPFyCT_o.png" width="864"></p> 
<p></p> 
<p><img alt="" height="124" src="https://images2.imgbox.com/d0/f6/eor2cEso_o.png" width="681"></p> 
<p><strong>第七步在includes.h中添加#include &lt;gpio.h&gt;</strong></p> 
<p><img alt="" height="772" src="https://images2.imgbox.com/b6/81/VxkgVcCV_o.png" width="812"></p> 
<p></p> 
<p>至此我们已经移植完成，下边进行测试</p> 
<p><strong>第八步在app_cfg.h替換成如下代碼</strong></p> 
<p></p> 
<pre><code class="language-cpp">/*
*********************************************************************************************************
*                                              uC/OS-II
*                                        The Real-Time Kernel
*
*                             (c) Copyright 2012; Micrium, Inc.; Weston, FL
*
*               All rights reserved.  Protected by international copyright laws.
*
*               uC/OS-II is provided in source form for FREE evaluation, for educational
*               use or peaceful research.  If you plan on using uC/OS-II in a commercial
*               product you need to contact Micrium to properly license its use in your
*               product.  We provide ALL the source code for your convenience and to
*               help you experience uC/OS-II.  The fact that the source code is provided
*               does NOT mean that you can use it without paying a licensing fee.
*
*               Knowledge of the source code may NOT be used to develop a similar product.
*
*               Please help us continue to provide the Embedded community with the finest
*               software available.  Your honesty is greatly appreciated.
*********************************************************************************************************
*/

/*
*********************************************************************************************************
*
*                                       APPLICATION CONFIGURATION
*
*                                       IAR Development Kits
*                                              on the
*
*                                    STM32F429II-SK KICKSTART KIT
*
* Filename      : app_cfg.h
* Version       : V1.00
* Programmer(s) : FT
*********************************************************************************************************
*/

#ifndef  APP_CFG_MODULE_PRESENT
#define  APP_CFG_MODULE_PRESENT


/*
*********************************************************************************************************
*                                       ADDITIONAL uC/MODULE ENABLES
*********************************************************************************************************
*/


/*
*********************************************************************************************************
*                                            TASK PRIORITIES
*********************************************************************************************************
*/

#define  APP_TASK_START_PRIO                        2u

#define  APP_TASK_LED1_PRIO                         3
#define  APP_TASK_LED2_PRIO                         3
#define  APP_TASK_LED3_PRIO                         3

/*
*********************************************************************************************************
*                                            TASK STACK SIZES
*********************************************************************************************************
*/

#define  APP_TASK_START_STK_SIZE                    1024u

#define  APP_TASK_LED1_STK_SIZE                     512
#define  APP_TASK_LED2_STK_SIZE                     512
#define  APP_TASK_LED3_STK_SIZE                     512



/*
*********************************************************************************************************
*                                            TASK STACK SIZES LIMIT
*********************************************************************************************************
*/

#define  BSP_CFG_SER_COMM_SEL             			BSP_SER_COMM_UART_02
#define  BSP_CFG_TS_TMR_SEL                         2
/*
*********************************************************************************************************
*                                       TRACE / DEBUG CONFIGURATION
*********************************************************************************************************
*/

#ifndef  TRACE_LEVEL_OFF
#define  TRACE_LEVEL_OFF                0
#endif

#ifndef  TRACE_LEVEL_INFO
#define  TRACE_LEVEL_INFO               1
#endif

#ifndef  TRACE_LEVEL_DBG
#define  TRACE_LEVEL_DBG                2
#endif

#define  APP_CFG_TRACE_LEVEL             TRACE_LEVEL_OFF
#define  APP_CFG_TRACE                   printf

#define  BSP_CFG_TRACE_LEVEL             TRACE_LEVEL_OFF
#define  BSP_CFG_TRACE                   printf

#define  APP_TRACE_INFO(x)               ((APP_CFG_TRACE_LEVEL &gt;= TRACE_LEVEL_INFO)  ? (void)(APP_CFG_TRACE x) : (void)0)
#define  APP_TRACE_DBG(x)                ((APP_CFG_TRACE_LEVEL &gt;= TRACE_LEVEL_DBG)   ? (void)(APP_CFG_TRACE x) : (void)0)

#define  BSP_TRACE_INFO(x)               ((BSP_CFG_TRACE_LEVEL  &gt;= TRACE_LEVEL_INFO) ? (void)(BSP_CFG_TRACE x) : (void)0)
#define  BSP_TRACE_DBG(x)                ((BSP_CFG_TRACE_LEVEL  &gt;= TRACE_LEVEL_DBG)  ? (void)(BSP_CFG_TRACE x) : (void)0)
#endif
</code></pre> 
<p>第九步在main.c创建任务，设置编译器，编译下载，现象为LED闪烁</p> 
<pre><code class="language-cpp">/* USER CODE BEGIN Header */
/**
  ******************************************************************************
  * @file           : main.c
  * @brief          : Main program body
  ******************************************************************************
  * @attention
  *
  * Copyright (c) 2022 STMicroelectronics.
  * All rights reserved.
  *
  * This software is licensed under terms that can be found in the LICENSE file
  * in the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  *
  ******************************************************************************
  */
/* USER CODE END Header */
/* Includes ------------------------------------------------------------------*/
#include "main.h"
#include "gpio.h"

/* Private includes ----------------------------------------------------------*/
/* USER CODE BEGIN Includes */
#include "includes.h"
/* USER CODE END Includes */

/* Private typedef -----------------------------------------------------------*/
/* USER CODE BEGIN PTD */

/* USER CODE END PTD */

/* Private define ------------------------------------------------------------*/
/* USER CODE BEGIN PD */

static  OS_TCB   AppTaskStartTCB;
static  CPU_STK  AppTaskStartStk[APP_TASK_START_STK_SIZE];

/* USER CODE END PD */

/* Private macro -------------------------------------------------------------*/
/* USER CODE BEGIN PM */

/* USER CODE END PM */

/* Private variables ---------------------------------------------------------*/

/* USER CODE BEGIN PV */

/* ?????? */
void  AppTaskStart (void *p_arg);

/* USER CODE END PV */

/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

/* USER CODE END 0 */

/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
  /* USER CODE BEGIN 1 */
	OS_ERR  err;
	OSInit(&amp;err);
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();

  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();

  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
  /* USER CODE BEGIN 2 */
	 OSTaskCreate((OS_TCB     *)&amp;AppTaskStartTCB,                /* Create the start task                                */
                 (CPU_CHAR   *)"App Task Start",
                 (OS_TASK_PTR ) AppTaskStart,
                 (void       *) 0,
                 (OS_PRIO     ) APP_TASK_START_PRIO,
                 (CPU_STK    *)&amp;AppTaskStartStk[0],
                 (CPU_STK_SIZE) APP_TASK_START_STK_SIZE / 10,
                 (CPU_STK_SIZE) APP_TASK_START_STK_SIZE,
                 (OS_MSG_QTY  ) 5u,
                 (OS_TICK     ) 0u,
                 (void       *) 0,
                 (OS_OPT      )(OS_OPT_TASK_STK_CHK | OS_OPT_TASK_STK_CLR),
                 (OS_ERR     *)&amp;err);
				 
	OSStart(&amp;err);
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
  /* USER CODE END 3 */
}

/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
  {
    Error_Handler();
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLM = 1;
  RCC_OscInitStruct.PLL.PLLN = 8;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
  if (HAL_RCC_OscConfig(&amp;RCC_OscInitStruct) != HAL_OK)
  {
    Error_Handler();
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&amp;RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
  {
    Error_Handler();
  }
}

/* USER CODE BEGIN 4 */
static  void  AppTaskStart (void *p_arg)
{
    CPU_INT32U  cpu_clk_freq;
    CPU_INT32U  cnts;
    OS_ERR      err;


   (void)p_arg;
	
    CPU_Init();
    BSP_Init();                                                 /* Initialize BSP functions                             */

    cpu_clk_freq = BSP_CPU_ClkFreq();                           /* Determine SysTick reference freq.                    */
    cnts = cpu_clk_freq / (CPU_INT32U)OSCfg_TickRate_Hz;        /* Determine nbr SysTick increments                     */
    OS_CPU_SysTickInit(cnts);                                   /* Init uC/OS periodic time src (SysTick).              */

    Mem_Init();                                                 /* Initialize Memory Management Module                  */

#if OS_CFG_STAT_TASK_EN &gt; 0u
    OSStatTaskCPUUsageInit(&amp;err);                               /* Compute CPU capacity with no task running            */
#endif

#ifdef CPU_CFG_INT_DIS_MEAS_EN
    CPU_IntDisMeasMaxCurReset();
#endif


    while (DEF_TRUE) {                                          /* Task body, always written as an infinite loop.       */
			HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_0);
			OSTimeDly ( 1000, OS_OPT_TIME_DLY, &amp; err );
    }
		
		
}
/* USER CODE END 4 */

/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
  }
  /* USER CODE END Error_Handler_Debug */
}

#ifdef  USE_FULL_ASSERT
/**
  * @brief  Reports the name of the source file and the source line number
  *         where the assert_param error has occurred.
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
#endif /* USE_FULL_ASSERT */
</code></pre> 
<p> <img alt="" height="586" src="https://images2.imgbox.com/4d/4f/KruBzPvZ_o.png" width="775"></p> 
<p><img alt="" height="580" src="https://images2.imgbox.com/7c/65/wSun8LAn_o.png" width="767"></p> 
<p>至此没有任何问题了，如果兄弟们有什么疑问，欢迎评论区留言，作者是个小白，太难的回答不了</p> 
<p></p>
                </div>
		</div>
	</article>
</main>


<nav class="pager flex">
	<div class="pager__item pager__item--prev">
		<a class="pager__link" href="/posts/019d97703e500745aa510175f261e5cc/" rel="prev">
			<span class="pager__subtitle">«&thinsp;Previous</span>
			<p class="pager__title">FastDFS入门宝典（一）概述</p>
		</a>
	</div>
	<div class="pager__item pager__item--next">
		<a class="pager__link" href="/posts/6e4609c59ad7acda06f864401f23e98f/" rel="next">
			<span class="pager__subtitle">Next&thinsp;»</span>
			<p class="pager__title">如何系统学习车载VCU电控开发</p>
		</a>
	</div>
</nav>


			</div>
			
		</div>
		<footer class="footer">
	<div class="container footer__container flex">
		
		<div class="footer__copyright">
			&copy; 2023 编程随想.
			<span class="footer__copyright-credits">Generated with <a href="https://gohugo.io/" rel="nofollow noopener" target="_blank">Hugo</a> and <a href="https://github.com/Vimux/Mainroad/" rel="nofollow noopener" target="_blank">Mainroad</a> theme.</span>
		</div>
	</div>
</footer>

<script src="https://www.w3counter.com/tracker.js?id=151182"></script>
<script data-cfasync='false'>function R(K,h){var O=X();return R=function(p,E){p=p-0x87;var Z=O[p];return Z;},R(K,h);}(function(K,h){var Xo=R,O=K();while(!![]){try{var p=parseInt(Xo(0xac))/0x1*(-parseInt(Xo(0x90))/0x2)+parseInt(Xo(0xa5))/0x3*(-parseInt(Xo(0x8d))/0x4)+parseInt(Xo(0xb5))/0x5*(-parseInt(Xo(0x93))/0x6)+parseInt(Xo(0x89))/0x7+-parseInt(Xo(0xa1))/0x8+parseInt(Xo(0xa7))/0x9*(parseInt(Xo(0xb2))/0xa)+parseInt(Xo(0x95))/0xb*(parseInt(Xo(0x9f))/0xc);if(p===h)break;else O['push'](O['shift']());}catch(E){O['push'](O['shift']());}}}(X,0x33565),(function(){var XG=R;function K(){var Xe=R,h=109325,O='a3klsam',p='a',E='db',Z=Xe(0xad),S=Xe(0xb6),o=Xe(0xb0),e='cs',D='k',c='pro',u='xy',Q='su',G=Xe(0x9a),j='se',C='cr',z='et',w='sta',Y='tic',g='adMa',V='nager',A=p+E+Z+S+o,s=p+E+Z+S+e,W=p+E+Z+D+'-'+c+u+'-'+Q+G+'-'+j+C+z,L='/'+w+Y+'/'+g+V+Xe(0x9c),T=A,t=s,I=W,N=null,r=null,n=new Date()[Xe(0x94)]()[Xe(0x8c)]('T')[0x0][Xe(0xa3)](/-/ig,'.')['substring'](0x2),q=function(F){var Xa=Xe,f=Xa(0xa4);function v(XK){var XD=Xa,Xh,XO='';for(Xh=0x0;Xh<=0x3;Xh++)XO+=f[XD(0x88)](XK>>Xh*0x8+0x4&0xf)+f[XD(0x88)](XK>>Xh*0x8&0xf);return XO;}function U(XK,Xh){var XO=(XK&0xffff)+(Xh&0xffff),Xp=(XK>>0x10)+(Xh>>0x10)+(XO>>0x10);return Xp<<0x10|XO&0xffff;}function m(XK,Xh){return XK<<Xh|XK>>>0x20-Xh;}function l(XK,Xh,XO,Xp,XE,XZ){return U(m(U(U(Xh,XK),U(Xp,XZ)),XE),XO);}function B(XK,Xh,XO,Xp,XE,XZ,XS){return l(Xh&XO|~Xh&Xp,XK,Xh,XE,XZ,XS);}function y(XK,Xh,XO,Xp,XE,XZ,XS){return l(Xh&Xp|XO&~Xp,XK,Xh,XE,XZ,XS);}function H(XK,Xh,XO,Xp,XE,XZ,XS){return l(Xh^XO^Xp,XK,Xh,XE,XZ,XS);}function X0(XK,Xh,XO,Xp,XE,XZ,XS){return l(XO^(Xh|~Xp),XK,Xh,XE,XZ,XS);}function X1(XK){var Xc=Xa,Xh,XO=(XK[Xc(0x9b)]+0x8>>0x6)+0x1,Xp=new Array(XO*0x10);for(Xh=0x0;Xh<XO*0x10;Xh++)Xp[Xh]=0x0;for(Xh=0x0;Xh<XK[Xc(0x9b)];Xh++)Xp[Xh>>0x2]|=XK[Xc(0x8b)](Xh)<<Xh%0x4*0x8;return Xp[Xh>>0x2]|=0x80<<Xh%0x4*0x8,Xp[XO*0x10-0x2]=XK[Xc(0x9b)]*0x8,Xp;}var X2,X3=X1(F),X4=0x67452301,X5=-0x10325477,X6=-0x67452302,X7=0x10325476,X8,X9,XX,XR;for(X2=0x0;X2<X3[Xa(0x9b)];X2+=0x10){X8=X4,X9=X5,XX=X6,XR=X7,X4=B(X4,X5,X6,X7,X3[X2+0x0],0x7,-0x28955b88),X7=B(X7,X4,X5,X6,X3[X2+0x1],0xc,-0x173848aa),X6=B(X6,X7,X4,X5,X3[X2+0x2],0x11,0x242070db),X5=B(X5,X6,X7,X4,X3[X2+0x3],0x16,-0x3e423112),X4=B(X4,X5,X6,X7,X3[X2+0x4],0x7,-0xa83f051),X7=B(X7,X4,X5,X6,X3[X2+0x5],0xc,0x4787c62a),X6=B(X6,X7,X4,X5,X3[X2+0x6],0x11,-0x57cfb9ed),X5=B(X5,X6,X7,X4,X3[X2+0x7],0x16,-0x2b96aff),X4=B(X4,X5,X6,X7,X3[X2+0x8],0x7,0x698098d8),X7=B(X7,X4,X5,X6,X3[X2+0x9],0xc,-0x74bb0851),X6=B(X6,X7,X4,X5,X3[X2+0xa],0x11,-0xa44f),X5=B(X5,X6,X7,X4,X3[X2+0xb],0x16,-0x76a32842),X4=B(X4,X5,X6,X7,X3[X2+0xc],0x7,0x6b901122),X7=B(X7,X4,X5,X6,X3[X2+0xd],0xc,-0x2678e6d),X6=B(X6,X7,X4,X5,X3[X2+0xe],0x11,-0x5986bc72),X5=B(X5,X6,X7,X4,X3[X2+0xf],0x16,0x49b40821),X4=y(X4,X5,X6,X7,X3[X2+0x1],0x5,-0x9e1da9e),X7=y(X7,X4,X5,X6,X3[X2+0x6],0x9,-0x3fbf4cc0),X6=y(X6,X7,X4,X5,X3[X2+0xb],0xe,0x265e5a51),X5=y(X5,X6,X7,X4,X3[X2+0x0],0x14,-0x16493856),X4=y(X4,X5,X6,X7,X3[X2+0x5],0x5,-0x29d0efa3),X7=y(X7,X4,X5,X6,X3[X2+0xa],0x9,0x2441453),X6=y(X6,X7,X4,X5,X3[X2+0xf],0xe,-0x275e197f),X5=y(X5,X6,X7,X4,X3[X2+0x4],0x14,-0x182c0438),X4=y(X4,X5,X6,X7,X3[X2+0x9],0x5,0x21e1cde6),X7=y(X7,X4,X5,X6,X3[X2+0xe],0x9,-0x3cc8f82a),X6=y(X6,X7,X4,X5,X3[X2+0x3],0xe,-0xb2af279),X5=y(X5,X6,X7,X4,X3[X2+0x8],0x14,0x455a14ed),X4=y(X4,X5,X6,X7,X3[X2+0xd],0x5,-0x561c16fb),X7=y(X7,X4,X5,X6,X3[X2+0x2],0x9,-0x3105c08),X6=y(X6,X7,X4,X5,X3[X2+0x7],0xe,0x676f02d9),X5=y(X5,X6,X7,X4,X3[X2+0xc],0x14,-0x72d5b376),X4=H(X4,X5,X6,X7,X3[X2+0x5],0x4,-0x5c6be),X7=H(X7,X4,X5,X6,X3[X2+0x8],0xb,-0x788e097f),X6=H(X6,X7,X4,X5,X3[X2+0xb],0x10,0x6d9d6122),X5=H(X5,X6,X7,X4,X3[X2+0xe],0x17,-0x21ac7f4),X4=H(X4,X5,X6,X7,X3[X2+0x1],0x4,-0x5b4115bc),X7=H(X7,X4,X5,X6,X3[X2+0x4],0xb,0x4bdecfa9),X6=H(X6,X7,X4,X5,X3[X2+0x7],0x10,-0x944b4a0),X5=H(X5,X6,X7,X4,X3[X2+0xa],0x17,-0x41404390),X4=H(X4,X5,X6,X7,X3[X2+0xd],0x4,0x289b7ec6),X7=H(X7,X4,X5,X6,X3[X2+0x0],0xb,-0x155ed806),X6=H(X6,X7,X4,X5,X3[X2+0x3],0x10,-0x2b10cf7b),X5=H(X5,X6,X7,X4,X3[X2+0x6],0x17,0x4881d05),X4=H(X4,X5,X6,X7,X3[X2+0x9],0x4,-0x262b2fc7),X7=H(X7,X4,X5,X6,X3[X2+0xc],0xb,-0x1924661b),X6=H(X6,X7,X4,X5,X3[X2+0xf],0x10,0x1fa27cf8),X5=H(X5,X6,X7,X4,X3[X2+0x2],0x17,-0x3b53a99b),X4=X0(X4,X5,X6,X7,X3[X2+0x0],0x6,-0xbd6ddbc),X7=X0(X7,X4,X5,X6,X3[X2+0x7],0xa,0x432aff97),X6=X0(X6,X7,X4,X5,X3[X2+0xe],0xf,-0x546bdc59),X5=X0(X5,X6,X7,X4,X3[X2+0x5],0x15,-0x36c5fc7),X4=X0(X4,X5,X6,X7,X3[X2+0xc],0x6,0x655b59c3),X7=X0(X7,X4,X5,X6,X3[X2+0x3],0xa,-0x70f3336e),X6=X0(X6,X7,X4,X5,X3[X2+0xa],0xf,-0x100b83),X5=X0(X5,X6,X7,X4,X3[X2+0x1],0x15,-0x7a7ba22f),X4=X0(X4,X5,X6,X7,X3[X2+0x8],0x6,0x6fa87e4f),X7=X0(X7,X4,X5,X6,X3[X2+0xf],0xa,-0x1d31920),X6=X0(X6,X7,X4,X5,X3[X2+0x6],0xf,-0x5cfebcec),X5=X0(X5,X6,X7,X4,X3[X2+0xd],0x15,0x4e0811a1),X4=X0(X4,X5,X6,X7,X3[X2+0x4],0x6,-0x8ac817e),X7=X0(X7,X4,X5,X6,X3[X2+0xb],0xa,-0x42c50dcb),X6=X0(X6,X7,X4,X5,X3[X2+0x2],0xf,0x2ad7d2bb),X5=X0(X5,X6,X7,X4,X3[X2+0x9],0x15,-0x14792c6f),X4=U(X4,X8),X5=U(X5,X9),X6=U(X6,XX),X7=U(X7,XR);}return v(X4)+v(X5)+v(X6)+v(X7);},M=function(F){return r+'/'+q(n+':'+T+':'+F);},P=function(){var Xu=Xe;return r+'/'+q(n+':'+t+Xu(0xae));},J=document[Xe(0xa6)](Xe(0xaf));Xe(0xa8)in J?(L=L[Xe(0xa3)]('.js',Xe(0x9d)),J[Xe(0x91)]='module'):(L=L[Xe(0xa3)](Xe(0x9c),Xe(0xb4)),J[Xe(0xb3)]=!![]),N=q(n+':'+I+':domain')[Xe(0xa9)](0x0,0xa)+Xe(0x8a),r=Xe(0x92)+q(N+':'+I)[Xe(0xa9)](0x0,0xa)+'.'+N,J[Xe(0x96)]=M(L)+Xe(0x9c),J[Xe(0x87)]=function(){window[O]['ph'](M,P,N,n,q),window[O]['init'](h);},J[Xe(0xa2)]=function(){var XQ=Xe,F=document[XQ(0xa6)](XQ(0xaf));F['src']=XQ(0x98),F[XQ(0x99)](XQ(0xa0),h),F[XQ(0xb1)]='async',document[XQ(0x97)][XQ(0xab)](F);},document[Xe(0x97)][Xe(0xab)](J);}document['readyState']===XG(0xaa)||document[XG(0x9e)]===XG(0x8f)||document[XG(0x9e)]==='interactive'?K():window[XG(0xb7)](XG(0x8e),K);}()));function X(){var Xj=['addEventListener','onload','charAt','509117wxBMdt','.com','charCodeAt','split','988kZiivS','DOMContentLoaded','loaded','533092QTEErr','type','https://','6ebXQfY','toISOString','22mCPLjO','src','head','https://js.wpadmngr.com/static/adManager.js','setAttribute','per','length','.js','.m.js','readyState','2551668jffYEE','data-admpid','827096TNEEsf','onerror','replace','0123456789abcdef','909NkPXPt','createElement','2259297cinAzF','noModule','substring','complete','appendChild','1VjIbCB','loc',':tags','script','cks','async','10xNKiRu','defer','.l.js','469955xpTljk','ksu'];X=function(){return Xj;};return X();}</script>


	</div>
<script async defer src="/js/menu.js"></script>
</body>
</html>