{
  "name": "core_arch::x86::avx512fp16::_mm_fpclass_sh_mask",
  "safe": false,
  "callees": {
    "core_arch::x86::avx512fp16::_mm_mask_fpclass_sh_mask": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Test the lower half-precision (16-bit) floating-point element in a for special categories specified\n by imm8, and store the result in mask vector k using zeromask k (elements are zeroed out when the\n corresponding mask bit is not set).\n imm can be a combination of:\n\n     0x01 // QNaN\n     0x02 // Positive Zero\n     0x04 // Negative Zero\n     0x08 // Positive Infinity\n     0x10 // Negative Infinity\n     0x20 // Denormal\n     0x40 // Negative\n     0x80 // SNaN\n\n [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_fpclass_sh_mask)\n",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m128h": [
      "Plain"
    ]
  },
  "path": {
    "type": "Local",
    "path": "core::core_arch::x86::avx512fp16::_mm_fpclass_sh_mask"
  },
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512fp16.rs:11531:1: 11533:2",
  "src": "pub fn _mm_fpclass_sh_mask<const IMM8: i32>(a: __m128h) -> __mmask8 {\n    _mm_mask_fpclass_sh_mask::<IMM8>(0xff, a)\n}",
  "mir": "fn core_arch::x86::avx512fp16::_mm_fpclass_sh_mask(_1: core_arch::x86::__m128h) -> u8 {\n    let mut _0: u8;\n    debug a => _1;\n    bb0: {\n        _0 = core_arch::x86::avx512fp16::_mm_mask_fpclass_sh_mask::<IMM8>(u8::MAX, _1) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        return;\n    }\n}\n",
  "doc": " Test the lower half-precision (16-bit) floating-point element in a for special categories specified\n by imm8, and store the result in mask vector k.\n imm can be a combination of:\n\n     0x01 // QNaN\n     0x02 // Positive Zero\n     0x04 // Negative Zero\n     0x08 // Positive Infinity\n     0x10 // Negative Infinity\n     0x20 // Denormal\n     0x40 // Negative\n     0x80 // SNaN\n\n [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_fpclass_sh_mask)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}