$date
	Tue Aug 15 23:06:22 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_Adder4Bit $end
$var wire 1 ! tb_cout $end
$var wire 4 " tb_Sum [3:0] $end
$var reg 1 # clock $end
$var reg 4 $ tb_A [3:0] $end
$var reg 4 % tb_B [3:0] $end
$var reg 1 & tb_cin $end
$var integer 32 ' debug_file [31:0] $end
$scope module dut $end
$var wire 4 ( A [3:0] $end
$var wire 4 ) B [3:0] $end
$var wire 1 & cin $end
$var wire 1 # clock $end
$var wire 5 * sum_temp [4:0] $end
$var reg 4 + Sum [3:0] $end
$var reg 1 ! cout $end
$upscope $end
$scope module test $end
$scope begin $ivl_for_loop0 $end
$var integer 32 , i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 ,
bx +
b100 *
b11 )
b0 (
b10000000000000000000000000000011 '
1&
b11 %
b0 $
0#
bx "
x!
$end
#5
0!
b100 "
b100 +
1#
#10
b101 *
0#
b1 ,
0&
b100 %
b100 )
b1 $
b1 (
#15
b101 "
b101 +
1#
#20
b1000 *
0#
b10 ,
1&
b101 %
b101 )
b10 $
b10 (
#25
b1000 "
b1000 +
1#
#30
b1001 *
0#
b11 ,
0&
b110 %
b110 )
b11 $
b11 (
#35
b1001 "
b1001 +
1#
#40
b1100 *
0#
b100 ,
1&
b111 %
b111 )
b100 $
b100 (
#45
b1100 "
b1100 +
1#
#50
b1101 *
0#
b101 ,
0&
b1000 %
b1000 )
b101 $
b101 (
#55
b1101 "
b1101 +
1#
#60
b10000 *
0#
b110 ,
1&
b1001 %
b1001 )
b110 $
b110 (
#65
1!
b0 "
b0 +
1#
#70
b10001 *
0#
b111 ,
0&
b1010 %
b1010 )
b111 $
b111 (
#75
b1 "
b1 +
1#
#80
b10100 *
0#
b1000 ,
1&
b1011 %
b1011 )
b1000 $
b1000 (
