
# Messages from "go new"


# Messages from "go analyze"

# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 4.37 seconds, memory usage 1445860kB, peak memory usage 1445860kB (SOL-9)
go compile
Source file analysis completed (CIN-68)
Pragma 'hls_design<top>' detected on routine 'inPlaceNTT_DIT' (CIN-6)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Front End called with arguments: -- /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIT/src/ntt.cpp (CIN-69)
Pragma 'hls_design<>' detected on routine 'modulo_dev' (CIN-6)
# Warning: last line of file ends without a newline (CRD-1)
solution file add ./src/ntt_tb.cpp -exclude true
solution file add ./src/ntt.cpp
/INPUTFILES/1
Moving session transcript to file "/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIT/catapult.log"
/INPUTFILES/2
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)

# Messages from "go compile"

# Info: Completed transformation 'compile' on solution 'inPlaceNTT_DIT.v1': elapsed time 3.65 seconds, memory usage 1445860kB, peak memory usage 1445860kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 84, Real ops = 32, Vars = 29 (SOL-21)
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIT/Catapult_1/inPlaceNTT_DIT.v1/CDesignChecker/design_checker.sh'
Found top design routine 'inPlaceNTT_DIT' specified by directive (CIN-52)
Found design routine 'modulo_dev' specified by directive (CIN-52)
Inlining routine 'inPlaceNTT_DIT' (CIN-14)
Synthesizing routine 'inPlaceNTT_DIT' (CIN-13)
Generating synthesis internal form... (CIN-3)
# Info: Starting transformation 'compile' on solution 'inPlaceNTT_DIT.v1' (SOL-8)
Inlining routine 'modulo_dev' (CIN-14)
Synthesizing routine 'modulo_dev' (CIN-13)
Optimizing block '/inPlaceNTT_DIT/modulo_dev' ... (CIN-4)
Inlining routine 'operator>=<64, true>' (CIN-14)
Inlining routine 'operator/<66, true>' (CIN-14)
Inlining routine 'operator-<64, false>' (CIN-14)
Inlining routine 'operator><64, false>' (CIN-14)
Inlining routine 'modExp_dev' (CIN-14)
Inlining routine 'operator><64, false>' (CIN-14)
Inlining routine 'modExp_dev' (CIN-14)
Loop '/inPlaceNTT_DIT/core/STAGE_LOOP' iterated at most 9 times. (LOOP-2)
Optimizing block '/inPlaceNTT_DIT' ... (CIN-4)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
Loop '/inPlaceNTT_DIT/core/COMP_LOOP' iterated at most 513 times. (LOOP-2)
Design 'inPlaceNTT_DIT' was read (SOL-1)

# Messages from "go libraries"

# Info: Design complexity at end of 'libraries': Total ops = 84, Real ops = 32, Vars = 29 (SOL-21)
# Info: Completed transformation 'libraries' on solution 'inPlaceNTT_DIT.v1': elapsed time 0.84 seconds, memory usage 1445860kB, peak memory usage 1445860kB (SOL-9)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
directive set DSP_EXTRACTION yes
solution library add Xilinx_RAMS
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
solution library add mgc_Xilinx-VIRTEX-uplus-3_beh -- -rtlsyntool Precision -manufacturer Xilinx -family VIRTEX-uplus -speed -3 -part xcvu13p-flga2577-3-e
# Info: Starting transformation 'libraries' on solution 'inPlaceNTT_DIT.v1' (SOL-8)
go libraries
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
Reading component library '$MGC_HOME/pkgs/ccs_xilinx/mgc_Xilinx-VIRTEX-uplus-3_beh.lib' [mgc_Xilinx-VIRTEX-uplus-3_beh]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_RAMS.lib' [Xilinx_RAMS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
/DSP_EXTRACTION yes
Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
