// Seed: 2632059575
module module_0 (
    input wor id_0,
    input tri id_1,
    output supply0 id_2,
    input tri id_3,
    input wire id_4,
    output tri1 id_5,
    input tri1 id_6,
    output tri id_7,
    input tri1 id_8,
    input supply0 id_9,
    output tri0 id_10,
    output wire id_11
);
  logic id_13;
  ;
  assign id_2 = id_3;
  wire id_14;
  always assign id_5 = id_9 & id_9 - id_9;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    input wor id_2,
    output supply0 id_3,
    input supply1 id_4,
    input wand id_5,
    output supply1 id_6,
    input supply0 id_7
);
  wire id_9, id_10, id_11, id_12;
  module_0 modCall_1 (
      id_4,
      id_0,
      id_3,
      id_4,
      id_5,
      id_6,
      id_4,
      id_6,
      id_1,
      id_0,
      id_6,
      id_3
  );
endmodule
