

================================================================
== Vitis HLS Report for 'tpgForeground_Pipeline_VITIS_LOOP_774_2'
================================================================
* Date:           Tue Nov 11 00:45:58 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  5.253 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max   | min |  max  |                      Type                      |
    +---------+---------+-----------+----------+-----+-------+------------------------------------------------+
    |        2|    65539|  13.334 ns|  0.437 ms|    1|  65536|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+----------+-----+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_774_2  |        0|    65537|         4|          1|          1|  0 ~ 65535|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.25>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1956->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793]   --->   Operation 7 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %empty"   --->   Operation 8 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_2 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %empty_47"   --->   Operation 9 'read' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_3 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %empty_46"   --->   Operation 10 'read' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%cmp31_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp31_i"   --->   Operation 11 'read' 'cmp31_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%maskId_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %maskId"   --->   Operation 12 'read' 'maskId_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%color_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %color"   --->   Operation 13 'read' 'color_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%cmp2_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp2_i"   --->   Operation 14 'read' 'cmp2_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%crossHairX_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %crossHairX"   --->   Operation 15 'read' 'crossHairX_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%boxColorG_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %boxColorG"   --->   Operation 16 'read' 'boxColorG_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%icmp_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp"   --->   Operation 17 'read' 'icmp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln1889_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln1889"   --->   Operation 18 'read' 'zext_ln1889_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%hMax_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %hMax"   --->   Operation 19 'read' 'hMax_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%motionSpeed_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %motionSpeed"   --->   Operation 20 'read' 'motionSpeed_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%vMax_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %vMax"   --->   Operation 21 'read' 'vMax_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%y_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %y"   --->   Operation 22 'read' 'y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%boxSize_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %boxSize"   --->   Operation 23 'read' 'boxSize_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%patternId_val_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %patternId_val_load"   --->   Operation 24 'read' 'patternId_val_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%boxColorR_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %boxColorR"   --->   Operation 25 'read' 'boxColorR_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%conv2_i_i_i129_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %conv2_i_i_i129"   --->   Operation 26 'read' 'conv2_i_i_i129_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%boxColorB_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %boxColorB"   --->   Operation 27 'read' 'boxColorB_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%loopWidth_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %loopWidth"   --->   Operation 28 'read' 'loopWidth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln1889_cast = zext i9 %zext_ln1889_read"   --->   Operation 29 'zext' 'zext_ln1889_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%motionSpeed_cast = zext i8 %motionSpeed_read"   --->   Operation 30 'zext' 'motionSpeed_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %bckgndYUV, void @empty_12, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %ovrlayYUV, void @empty_12, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.91ns)   --->   "%tobool = icmp_eq  i8 %maskId_read, i8 0"   --->   Operation 33 'icmp' 'tobool' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.97ns)   --->   "%and26_i = and i1 %cmp31_i_read, i1 %tmp_3"   --->   Operation 34 'and' 'and26_i' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.97ns)   --->   "%and10_i = and i1 %cmp31_i_read, i1 %tmp_2"   --->   Operation 35 'and' 'and10_i' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.97ns)   --->   "%and4_i = and i1 %cmp31_i_read, i1 %tmp"   --->   Operation 36 'and' 'and4_i' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln1956 = store i16 0, i16 %x" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1956->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793]   --->   Operation 37 'store' 'store_ln1956' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln774 = br void %for.body6" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:774]   --->   Operation 38 'br' 'br_ln774' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%x_1 = load i16 %x" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1937->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 39 'load' 'x_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (2.07ns)   --->   "%icmp_ln774 = icmp_eq  i16 %x_1, i16 %loopWidth_read" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:774]   --->   Operation 40 'icmp' 'icmp_ln774' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.07ns)   --->   "%x_2 = add i16 %x_1, i16 1" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:774]   --->   Operation 41 'add' 'x_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln774 = br i1 %icmp_ln774, void %for.body6.split, void %for.inc17.loopexit.exitStub" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:774]   --->   Operation 42 'br' 'br_ln774' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln774 = trunc i16 %x_1" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:774]   --->   Operation 43 'trunc' 'trunc_ln774' <Predicate = (!icmp_ln774)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1884)   --->   "%or_ln1884 = or i16 %x_1, i16 %y_read" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1884->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 44 'or' 'or_ln1884' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (2.07ns) (out node of the LUT)   --->   "%icmp_ln1884 = icmp_eq  i16 %or_ln1884, i16 0" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1884->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 45 'icmp' 'icmp_ln1884' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln1884 = br i1 %icmp_ln1884, void %if.end64.i, void %if.then.i" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1884->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 46 'br' 'br_ln1884' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (2.07ns)   --->   "%icmp_ln1963 = icmp_eq  i16 %x_1, i16 %crossHairX_read" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1963->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793]   --->   Operation 47 'icmp' 'icmp_ln1963' <Predicate = (!icmp_ln774 & patternId_val_load_read == 2)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.97ns)   --->   "%or_ln1963 = or i1 %cmp2_i_read, i1 %icmp_ln1963" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1963->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793]   --->   Operation 48 'or' 'or_ln1963' <Predicate = (!icmp_ln774 & patternId_val_load_read == 2)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (1.91ns)   --->   "%switch_ln1974 = switch i8 %color_read, void %cond.false15.i, i8 0, void %sw.epilog_ifconv, i8 1, void %cond.end.i" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1974->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793]   --->   Operation 49 'switch' 'switch_ln1974' <Predicate = (!icmp_ln774 & patternId_val_load_read == 2 & or_ln1963)> <Delay = 1.91>
ST_1 : Operation 50 [1/1] (0.99ns)   --->   "%select_ln1975 = select i1 %trunc_ln774, i2 2, i2 1" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1975->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793]   --->   Operation 50 'select' 'select_ln1975' <Predicate = (!icmp_ln774 & patternId_val_load_read == 2 & or_ln1963 & color_read != 0 & color_read != 1)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln1956 = store i16 %x_2, i16 %x" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1956->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793]   --->   Operation 51 'store' 'store_ln1956' <Predicate = (!icmp_ln774)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.91>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%boxHCoord_loc_1_out_load = load i16 %boxHCoord_loc_1_out" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1912->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 52 'load' 'boxHCoord_loc_1_out_load' <Predicate = (patternId_val_load_read == 1 & icmp_ln1884)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%hDir_load = load i1 %hDir" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1887->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 53 'load' 'hDir_load' <Predicate = (patternId_val_load_read == 1 & icmp_ln1884)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%vDir_load = load i1 %vDir" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1899->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 54 'load' 'vDir_load' <Predicate = (patternId_val_load_read == 1 & icmp_ln1884)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (2.07ns)   --->   "%sub_ln1914 = sub i16 %boxHCoord_loc_1_out_load, i16 %motionSpeed_cast" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1914->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 55 'sub' 'sub_ln1914' <Predicate = (patternId_val_load_read == 1 & icmp_ln1884)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (2.07ns)   --->   "%add_ln1912 = add i16 %boxHCoord_loc_1_out_load, i16 %motionSpeed_cast" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1912->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 56 'add' 'add_ln1912' <Predicate = (patternId_val_load_read == 1 & icmp_ln1884)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln1887 = br i1 %hDir_load, void %if.then12.i, void %if.else.i" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1887->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 57 'br' 'br_ln1887' <Predicate = (patternId_val_load_read == 1 & icmp_ln1884)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (2.07ns)   --->   "%icmp_ln1889 = icmp_ugt  i16 %boxHCoord_loc_1_out_load, i16 %hMax_read" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1889->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 58 'icmp' 'icmp_ln1889' <Predicate = (patternId_val_load_read == 1 & icmp_ln1884 & !hDir_load)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln1889 = br i1 %icmp_ln1889, void %if.then12.i._crit_edge, void %if.then16.i" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1889->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 59 'br' 'br_ln1889' <Predicate = (patternId_val_load_read == 1 & icmp_ln1884 & !hDir_load)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln1890 = store i1 1, i1 %hDir" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1890->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 60 'store' 'store_ln1890' <Predicate = (patternId_val_load_read == 1 & icmp_ln1884 & !hDir_load & icmp_ln1889)> <Delay = 1.58>
ST_2 : Operation 61 [1/1] (1.58ns)   --->   "%store_ln1914 = store i16 %sub_ln1914, i16 %boxHCoord_loc_1_out" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1914->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 61 'store' 'store_ln1914' <Predicate = (patternId_val_load_read == 1 & icmp_ln1884 & !hDir_load & icmp_ln1889)> <Delay = 1.58>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln1890 = br void %if.end22.i" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1890->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 62 'br' 'br_ln1890' <Predicate = (patternId_val_load_read == 1 & icmp_ln1884 & !hDir_load & icmp_ln1889)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (2.07ns)   --->   "%icmp_ln1894 = icmp_ugt  i16 %zext_ln1889_cast, i16 %boxHCoord_loc_1_out_load" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1894->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 63 'icmp' 'icmp_ln1894' <Predicate = (patternId_val_load_read == 1 & icmp_ln1884 & hDir_load)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln1894 = br i1 %icmp_ln1894, void %if.else.i.if.end22.i_crit_edge, void %if.then20.i" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1894->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 64 'br' 'br_ln1894' <Predicate = (patternId_val_load_read == 1 & icmp_ln1884 & hDir_load)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (1.58ns)   --->   "%store_ln1914 = store i16 %sub_ln1914, i16 %boxHCoord_loc_1_out" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1914->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 65 'store' 'store_ln1914' <Predicate = (patternId_val_load_read == 1 & icmp_ln1884 & hDir_load & !icmp_ln1894)> <Delay = 1.58>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln1894 = br void %if.end22.i" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1894->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 66 'br' 'br_ln1894' <Predicate = (patternId_val_load_read == 1 & icmp_ln1884 & hDir_load & !icmp_ln1894)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (1.58ns)   --->   "%store_ln1895 = store i1 0, i1 %hDir" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1895->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 67 'store' 'store_ln1895' <Predicate = (patternId_val_load_read == 1 & icmp_ln1884 & hDir_load & icmp_ln1894)> <Delay = 1.58>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln1895 = br void %if.then12.i._crit_edge" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1895->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 68 'br' 'br_ln1895' <Predicate = (patternId_val_load_read == 1 & icmp_ln1884 & hDir_load & icmp_ln1894)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (1.58ns)   --->   "%store_ln1912 = store i16 %add_ln1912, i16 %boxHCoord_loc_1_out" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1912->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 69 'store' 'store_ln1912' <Predicate = (patternId_val_load_read == 1 & icmp_ln1884 & hDir_load & icmp_ln1894) | (patternId_val_load_read == 1 & icmp_ln1884 & !hDir_load & !icmp_ln1889)> <Delay = 1.58>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln1911 = br void %if.end22.i" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1911->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 70 'br' 'br_ln1911' <Predicate = (patternId_val_load_read == 1 & icmp_ln1884 & hDir_load & icmp_ln1894) | (patternId_val_load_read == 1 & icmp_ln1884 & !hDir_load & !icmp_ln1889)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%boxVCoord_loc_1_out_load = load i16 %boxVCoord_loc_1_out" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1916->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 71 'load' 'boxVCoord_loc_1_out_load' <Predicate = (patternId_val_load_read == 1 & icmp_ln1884)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (2.07ns)   --->   "%sub_ln1918 = sub i16 %boxVCoord_loc_1_out_load, i16 %motionSpeed_cast" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1918->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 72 'sub' 'sub_ln1918' <Predicate = (patternId_val_load_read == 1 & icmp_ln1884)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (2.07ns)   --->   "%add_ln1916 = add i16 %boxVCoord_loc_1_out_load, i16 %motionSpeed_cast" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1916->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 73 'add' 'add_ln1916' <Predicate = (patternId_val_load_read == 1 & icmp_ln1884)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln1899 = br i1 %vDir_load, void %if.then25.i, void %if.else31.i" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1899->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 74 'br' 'br_ln1899' <Predicate = (patternId_val_load_read == 1 & icmp_ln1884)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (2.07ns)   --->   "%icmp_ln1901 = icmp_ugt  i16 %boxVCoord_loc_1_out_load, i16 %vMax_read" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1901->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 75 'icmp' 'icmp_ln1901' <Predicate = (patternId_val_load_read == 1 & icmp_ln1884 & !vDir_load)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln1901 = br i1 %icmp_ln1901, void %if.then25.i._crit_edge, void %if.then29.i" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1901->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 76 'br' 'br_ln1901' <Predicate = (patternId_val_load_read == 1 & icmp_ln1884 & !vDir_load)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (1.58ns)   --->   "%store_ln1902 = store i1 1, i1 %vDir" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1902->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 77 'store' 'store_ln1902' <Predicate = (patternId_val_load_read == 1 & icmp_ln1884 & !vDir_load & icmp_ln1901)> <Delay = 1.58>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln1902 = br void %if.end38.i" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1902->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 78 'br' 'br_ln1902' <Predicate = (patternId_val_load_read == 1 & icmp_ln1884 & !vDir_load & icmp_ln1901)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (2.07ns)   --->   "%icmp_ln1906 = icmp_ugt  i16 %zext_ln1889_cast, i16 %boxVCoord_loc_1_out_load" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1906->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 79 'icmp' 'icmp_ln1906' <Predicate = (patternId_val_load_read == 1 & icmp_ln1884 & vDir_load)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln1906 = br i1 %icmp_ln1906, void %if.end38.i, void %if.then36.i" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1906->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 80 'br' 'br_ln1906' <Predicate = (patternId_val_load_read == 1 & icmp_ln1884 & vDir_load)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (1.58ns)   --->   "%store_ln1918 = store i16 %sub_ln1918, i16 %boxVCoord_loc_1_out" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1918->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 81 'store' 'store_ln1918' <Predicate = (patternId_val_load_read == 1 & icmp_ln1884 & vDir_load & !icmp_ln1906) | (patternId_val_load_read == 1 & icmp_ln1884 & !vDir_load & icmp_ln1901)> <Delay = 1.58>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln1915 = br void" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1915->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 82 'br' 'br_ln1915' <Predicate = (patternId_val_load_read == 1 & icmp_ln1884 & vDir_load & !icmp_ln1906) | (patternId_val_load_read == 1 & icmp_ln1884 & !vDir_load & icmp_ln1901)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (1.58ns)   --->   "%store_ln1907 = store i1 0, i1 %vDir" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1907->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 83 'store' 'store_ln1907' <Predicate = (patternId_val_load_read == 1 & icmp_ln1884 & vDir_load & icmp_ln1906)> <Delay = 1.58>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln1907 = br void %if.then25.i._crit_edge" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1907->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 84 'br' 'br_ln1907' <Predicate = (patternId_val_load_read == 1 & icmp_ln1884 & vDir_load & icmp_ln1906)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (1.58ns)   --->   "%store_ln1916 = store i16 %add_ln1916, i16 %boxVCoord_loc_1_out" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1916->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 85 'store' 'store_ln1916' <Predicate = (patternId_val_load_read == 1 & icmp_ln1884 & vDir_load & icmp_ln1906) | (patternId_val_load_read == 1 & icmp_ln1884 & !vDir_load & !icmp_ln1901)> <Delay = 1.58>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln1915 = br void" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1915->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 86 'br' 'br_ln1915' <Predicate = (patternId_val_load_read == 1 & icmp_ln1884 & vDir_load & icmp_ln1906) | (patternId_val_load_read == 1 & icmp_ln1884 & !vDir_load & !icmp_ln1901)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (1.58ns)   --->   "%br_ln1975 = br void %cond.end.i" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1975->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793]   --->   Operation 87 'br' 'br_ln1975' <Predicate = (!icmp_ln774 & patternId_val_load_read == 2 & or_ln1963 & color_read != 0 & color_read != 1)> <Delay = 1.58>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%phi_ln1975 = phi i2 %select_ln1975, void %cond.false15.i, i2 1, void %if.then.i130" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1975->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793]   --->   Operation 88 'phi' 'phi_ln1975' <Predicate = (!icmp_ln774 & patternId_val_load_read == 2 & or_ln1963 & color_read != 0)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln1975 = zext i2 %phi_ln1975" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1975->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793]   --->   Operation 89 'zext' 'zext_ln1975' <Predicate = (!icmp_ln774 & patternId_val_load_read == 2 & or_ln1963 & color_read != 0)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%whiYuv_2_addr = getelementptr i10 %whiYuv_2, i64 0, i64 %zext_ln1975" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1975->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793]   --->   Operation 90 'getelementptr' 'whiYuv_2_addr' <Predicate = (!icmp_ln774 & patternId_val_load_read == 2 & or_ln1963 & color_read != 0)> <Delay = 0.00>
ST_2 : Operation 91 [2/2] (2.32ns)   --->   "%whiYuv_2_load = load i2 %whiYuv_2_addr" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1974->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793]   --->   Operation 91 'load' 'whiYuv_2_load' <Predicate = (!icmp_ln774 & patternId_val_load_read == 2 & or_ln1963 & color_read != 0)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 3> <ROM>

State 3 <SV = 2> <Delay = 5.13>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%specpipeline_ln777 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:777]   --->   Operation 92 'specpipeline' 'specpipeline_ln777' <Predicate = (!icmp_ln774)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%speclooptripcount_ln763 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 32767" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:763]   --->   Operation 93 'speclooptripcount' 'speclooptripcount_ln763' <Predicate = (!icmp_ln774)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%specloopname_ln774 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:774]   --->   Operation 94 'specloopname' 'specloopname_ln774' <Predicate = (!icmp_ln774)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] ( I:2.43ns O:2.43ns )   --->   "%bckgndYUV_read = read i30 @_ssdm_op_Read.ap_fifo.volatile.i30P0A, i30 %bckgndYUV" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:778]   --->   Operation 95 'read' 'bckgndYUV_read' <Predicate = (!icmp_ln774)> <Delay = 2.43> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.80> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 16> <FIFO>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%pixIn = trunc i30 %bckgndYUV_read" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:778]   --->   Operation 96 'trunc' 'pixIn' <Predicate = (!icmp_ln774)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%pixIn_5 = partselect i10 @_ssdm_op_PartSelect.i10.i30.i32.i32, i30 %bckgndYUV_read, i32 10, i32 19" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:778]   --->   Operation 97 'partselect' 'pixIn_5' <Predicate = (!icmp_ln774)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%pixIn_6 = partselect i10 @_ssdm_op_PartSelect.i10.i30.i32.i32, i30 %bckgndYUV_read, i32 20, i32 29" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:778]   --->   Operation 98 'partselect' 'pixIn_6' <Predicate = (!icmp_ln774)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (1.91ns)   --->   "%switch_ln780 = switch i8 %patternId_val_load_read, void %sw.epilog_ifconv, i8 2, void %sw.bb10, i8 1, void %sw.bb8" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:780]   --->   Operation 99 'switch' 'switch_ln780' <Predicate = (!icmp_ln774)> <Delay = 1.91>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%boxHCoord_loc_1_out_load_1 = load i16 %boxHCoord_loc_1_out"   --->   Operation 100 'load' 'boxHCoord_loc_1_out_load_1' <Predicate = (patternId_val_load_read == 1 & icmp_ln1884)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 %boxHCoord_loc_1_out_load_1, i16 %boxHCoord"   --->   Operation 101 'store' 'store_ln0' <Predicate = (patternId_val_load_read == 1 & icmp_ln1884)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%boxVCoord_loc_1_out_load_1 = load i16 %boxVCoord_loc_1_out"   --->   Operation 102 'load' 'boxVCoord_loc_1_out_load_1' <Predicate = (patternId_val_load_read == 1 & icmp_ln1884)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 %boxVCoord_loc_1_out_load_1, i16 %boxVCoord"   --->   Operation 103 'store' 'store_ln0' <Predicate = (patternId_val_load_read == 1 & icmp_ln1884)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln1922 = br void %if.end64.i" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1922->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 104 'br' 'br_ln1922' <Predicate = (patternId_val_load_read == 1 & icmp_ln1884)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%boxTop = load i16 %boxVCoord_loc_1_out" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1932->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 105 'load' 'boxTop' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%boxLeft = load i16 %boxHCoord_loc_1_out" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1937->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 106 'load' 'boxLeft' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (2.07ns)   --->   "%boxRight = add i16 %boxSize_read, i16 %boxLeft" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1926->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 107 'add' 'boxRight' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (2.07ns)   --->   "%boxBottom = add i16 %boxSize_read, i16 %boxTop" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1928->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 108 'add' 'boxBottom' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (2.07ns)   --->   "%icmp_ln1932 = icmp_ult  i16 %y_read, i16 %boxTop" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1932->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 109 'icmp' 'icmp_ln1932' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node and_ln1942)   --->   "%xor_ln1932 = xor i1 %icmp_ln1932, i1 1" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1932->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 110 'xor' 'xor_ln1932' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (2.07ns)   --->   "%icmp_ln1932_1 = icmp_ult  i16 %y_read, i16 %boxBottom" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1932->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 111 'icmp' 'icmp_ln1932_1' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (2.07ns)   --->   "%icmp_ln1937 = icmp_ult  i16 %x_1, i16 %boxLeft" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1937->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 112 'icmp' 'icmp_ln1937' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node and_ln1942)   --->   "%xor_ln1937 = xor i1 %icmp_ln1937, i1 1" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1937->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 113 'xor' 'xor_ln1937' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (2.07ns)   --->   "%icmp_ln1937_1 = icmp_ult  i16 %x_1, i16 %boxRight" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1937->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 114 'icmp' 'icmp_ln1937_1' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node and_ln1942)   --->   "%and_ln1942_2 = and i1 %icmp_ln1937_1, i1 %xor_ln1937" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1942->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 115 'and' 'and_ln1942_2' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node and_ln1942)   --->   "%and_ln1942_1 = and i1 %xor_ln1932, i1 %icmp_ln1932_1" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1942->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 116 'and' 'and_ln1942_1' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln1942 = and i1 %and_ln1942_1, i1 %and_ln1942_2" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1942->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 117 'and' 'and_ln1942' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node pixOut_5)   --->   "%and_ln1947 = and i1 %icmp_read, i1 %trunc_ln774" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1947->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 118 'and' 'and_ln1947' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & and_ln1942)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.97ns) (out node of the LUT)   --->   "%pixOut_5 = select i1 %and_ln1947, i10 %boxColorB_read, i10 %boxColorG_read" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1947->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 119 'select' 'pixOut_5' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & and_ln1942)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (1.82ns)   --->   "%br_ln1963 = br i1 %or_ln1963, void %sw.epilog_ifconv, void %if.then.i130" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1963->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793]   --->   Operation 120 'br' 'br_ln1963' <Predicate = (!icmp_ln774 & patternId_val_load_read == 2)> <Delay = 1.82>
ST_3 : Operation 121 [1/2] ( I:2.32ns O:2.32ns )   --->   "%whiYuv_2_load = load i2 %whiYuv_2_addr" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1974->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793]   --->   Operation 121 'load' 'whiYuv_2_load' <Predicate = (!icmp_ln774 & patternId_val_load_read == 2 & or_ln1963 & color_read != 0)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 3> <ROM>
ST_3 : Operation 122 [1/1] (1.82ns)   --->   "%br_ln1974 = br void %sw.epilog_ifconv" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1974->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793]   --->   Operation 122 'br' 'br_ln1974' <Predicate = (!icmp_ln774 & patternId_val_load_read == 2 & or_ln1963 & color_read != 0)> <Delay = 1.82>
ST_3 : Operation 137 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 137 'ret' 'ret_ln0' <Predicate = (icmp_ln774)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 4.94>
ST_4 : Operation 123 [1/1] (1.82ns)   --->   "%br_ln1942 = br i1 %and_ln1942, void %sw.epilog_ifconv, void %if.then97.i" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1942->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 123 'br' 'br_ln1942' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1)> <Delay = 1.82>
ST_4 : Operation 124 [1/1] (1.82ns)   --->   "%br_ln1951 = br void %sw.epilog_ifconv" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1951->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 124 'br' 'br_ln1951' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & and_ln1942)> <Delay = 1.82>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%pix_4 = phi i10 %pixIn_6, void %for.body6.split, i10 %boxColorB_read, void %if.then97.i, i10 %pixIn_6, void %if.end64.i, i10 %conv2_i_i_i129_read, void %cond.end.i, i10 %conv2_i_i_i129_read, void %if.then.i130, i10 %pixIn_6, void %sw.bb10"   --->   Operation 125 'phi' 'pix_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%pix_3 = phi i10 %pixIn_5, void %for.body6.split, i10 %pixOut_5, void %if.then97.i, i10 %pixIn_5, void %if.end64.i, i10 %whiYuv_2_load, void %cond.end.i, i10 960, void %if.then.i130, i10 %pixIn_5, void %sw.bb10"   --->   Operation 126 'phi' 'pix_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%pix = phi i10 %pixIn, void %for.body6.split, i10 %boxColorR_read, void %if.then97.i, i10 %pixIn, void %if.end64.i, i10 960, void %cond.end.i, i10 960, void %if.then.i130, i10 %pixIn, void %sw.bb10"   --->   Operation 127 'phi' 'pix' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node pixOut_14)   --->   "%pixOut_9 = select i1 %and4_i, i10 0, i10 %pix" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1989->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:803]   --->   Operation 128 'select' 'pixOut_9' <Predicate = (!tobool)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node pixOut_13)   --->   "%pixOut_10 = select i1 %and10_i, i10 0, i10 %pix_3" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1991->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:803]   --->   Operation 129 'select' 'pixOut_10' <Predicate = (!tobool)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node pixOut_12)   --->   "%pixOut_11 = select i1 %and26_i, i10 0, i10 %pix_4" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1993->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:803]   --->   Operation 130 'select' 'pixOut_11' <Predicate = (!tobool)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (0.68ns) (out node of the LUT)   --->   "%pixOut_12 = select i1 %tobool, i10 %pix_4, i10 %pixOut_11" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:778]   --->   Operation 131 'select' 'pixOut_12' <Predicate = true> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (0.68ns) (out node of the LUT)   --->   "%pixOut_13 = select i1 %tobool, i10 %pix_3, i10 %pixOut_10" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:778]   --->   Operation 132 'select' 'pixOut_13' <Predicate = true> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.68ns) (out node of the LUT)   --->   "%pixOut_14 = select i1 %tobool, i10 %pix, i10 %pixOut_9" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:778]   --->   Operation 133 'select' 'pixOut_14' <Predicate = true> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%or_ln808_3 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %pixOut_12, i10 %pixOut_13, i10 %pixOut_14" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:808]   --->   Operation 134 'bitconcatenate' 'or_ln808_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] ( I:2.43ns O:2.43ns )   --->   "%write_ln808 = write void @_ssdm_op_Write.ap_fifo.volatile.i30P0A, i30 %ovrlayYUV, i30 %or_ln808_3" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:808]   --->   Operation 135 'write' 'write_ln808' <Predicate = true> <Delay = 2.43> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.80> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 16> <FIFO>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln774 = br void %for.body6" [D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:774]   --->   Operation 136 'br' 'br_ln774' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.667ns, clock uncertainty: 1.800ns.

 <State 1>: 5.253ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln1956', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1956->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793) of constant 0 on local variable 'x', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1956->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793 [61]  (1.588 ns)
	'load' operation 16 bit ('x', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1937->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788) on local variable 'x', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1956->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793 [64]  (0.000 ns)
	'add' operation 16 bit ('x', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:774) [66]  (2.077 ns)
	'store' operation 0 bit ('store_ln1956', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1956->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793) of variable 'x', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:774 on local variable 'x', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1956->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793 [183]  (1.588 ns)

 <State 2>: 3.910ns
The critical path consists of the following:
	multiplexor before 'phi' operation 2 bit ('phi_ln1975', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1975->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793) with incoming values : ('select_ln1975', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1975->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793) [166]  (1.588 ns)
	'phi' operation 2 bit ('phi_ln1975', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1975->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793) with incoming values : ('select_ln1975', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1975->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793) [166]  (0.000 ns)
	'getelementptr' operation 2 bit ('whiYuv_2_addr', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1975->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793) [168]  (0.000 ns)
	'load' operation 10 bit ('whiYuv_2_load', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1974->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793) on array 'whiYuv_2' [169]  (2.322 ns)

 <State 3>: 5.132ns
The critical path consists of the following:
	'load' operation 16 bit ('boxTop', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1932->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788) on local variable 'boxVCoord_loc_1_out' [138]  (0.000 ns)
	'add' operation 16 bit ('boxBottom', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1928->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788) [141]  (2.077 ns)
	'icmp' operation 1 bit ('icmp_ln1932_1', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1932->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788) [144]  (2.077 ns)
	'and' operation 1 bit ('and_ln1942_1', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1942->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788) [149]  (0.000 ns)
	'and' operation 1 bit ('and_ln1942', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1942->D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788) [150]  (0.978 ns)

 <State 4>: 4.947ns
The critical path consists of the following:
	multiplexor before 'phi' operation 10 bit ('pixIn') with incoming values : ('boxColorR_read') ('pixIn', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:778) [174]  (1.827 ns)
	'phi' operation 10 bit ('pixIn') with incoming values : ('boxColorR_read') ('pixIn', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:778) [174]  (0.000 ns)
	'select' operation 10 bit ('pixOut', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:778) [180]  (0.687 ns)
	fifo write operation ('write_ln808', D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:808) on port 'ovrlayYUV' (D:/FPGA/zybo/imx219/v2/pcam_hw/Zybo-Z7-HW.runs/system_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:808) [182]  (2.433 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
