===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 28.6492 seconds

  ----User Time----  ----Wall Time----  ----Name----
    4.3166 ( 10.5%)    4.3166 ( 15.1%)  FIR Parser
   20.7948 ( 50.7%)   12.7159 ( 44.4%)  'firrtl.circuit' Pipeline
    2.5884 (  6.3%)    1.4440 (  5.0%)    'firrtl.module' Pipeline
    2.2857 (  5.6%)    1.2780 (  4.5%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.3026 (  0.7%)    0.1659 (  0.6%)      LowerCHIRRTLPass
    0.2713 (  0.7%)    0.2713 (  0.9%)    InferWidths
    1.1902 (  2.9%)    1.1902 (  4.2%)    InferResets
    0.0720 (  0.2%)    0.0720 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0847 (  0.2%)    0.0847 (  0.3%)    PrefixModules
    1.3655 (  3.3%)    1.3655 (  4.8%)    LowerFIRRTLTypes
    9.4937 ( 23.1%)    5.2179 ( 18.2%)    'firrtl.module' Pipeline
    3.2402 (  7.9%)    1.7643 (  6.2%)      ExpandWhens
    0.1556 (  0.4%)    0.0843 (  0.3%)      RemoveResets
    6.0979 ( 14.9%)    3.3693 ( 11.8%)      Canonicalizer
    0.2519 (  0.6%)    0.2519 (  0.9%)    Inliner
    1.1648 (  2.8%)    1.1648 (  4.1%)    IMConstProp
    0.0368 (  0.1%)    0.0368 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    2.6656 (  6.5%)    1.4170 (  4.9%)    'firrtl.module' Pipeline
    2.6656 (  6.5%)    1.4170 (  4.9%)      Canonicalizer
    0.1872 (  0.5%)    0.1872 (  0.7%)    CreateSiFiveMetadata
    0.1167 (  0.3%)    0.1167 (  0.4%)    EmitOMIR
    0.0300 (  0.1%)    0.0300 (  0.1%)      (A) circt::firrtl::InstanceGraph
    2.4227 (  5.9%)    2.4227 (  8.5%)  LowerFIRRTLToHW
    1.5668 (  3.8%)    1.5668 (  5.5%)  HWMemSimImpl
    8.1105 ( 19.8%)    4.3151 ( 15.1%)  'hw.module' Pipeline
    0.1315 (  0.3%)    0.0688 (  0.2%)    HWCleanup
    2.5636 (  6.2%)    1.3853 (  4.8%)    CSE
    0.0059 (  0.0%)    0.0031 (  0.0%)      (A) DominanceInfo
    3.0567 (  7.4%)    1.5742 (  5.5%)    Canonicalizer
    0.0123 (  0.0%)    0.0063 (  0.0%)    HWLegalizeModules
    2.2886 (  5.6%)    1.2515 (  4.4%)    PrettifyVerilog
    3.2929 (  8.0%)    3.2929 ( 11.5%)  ExportVerilog
    0.0068 (  0.0%)    0.0068 (  0.0%)  Rest
   41.0432 (100.0%)   28.6492 (100.0%)  Total

{
  totalTime: 28.69,
  maxMemory: 908316672
}
