
<html><head><title>Verilog In</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="rgirdhar" />
<meta name="CreateDate" content="2020-08-20" />
<meta name="CreateTime" content="1597946464" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the way you can  use Verilog In to import a design from Verilog Hardware Description Language (HDL) format into the OpenAccess database format." />
<meta name="DocTitle" content="Verilog In for Virtuoso Design Environment User Guide and Reference" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Verilog In" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-3.2.1" />
<meta name="Keyword" content="verinuser" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2020-08-20" />
<meta name="ModifiedTime" content="1597946464" />
<meta name="NextFile" content="chap2.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design" />
<meta name="PrevFile" content="preface.html" />
<meta name="c_product" content="Virtuoso Schematic Editor" />
<meta name="Product" content="Virtuoso Schematic Editor" />
<meta name="ProductFamily" content="Virtuoso Schematic Editor" />
<meta name="ProductVersion" content="ICADVM20.1" />
<meta name="RightsManagement" content="Copyright 2012-2020 Cadence Design Systems Inc." />
<meta name="Title" content="Verilog In for Virtuoso Design Environment User Guide and Reference -- Verilog In" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="ICADVM20.1" />
<meta name="SpaceKey" content="verinuserICADVM201" />
<meta name="webflare-version" content="2.0" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" /></head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="verinuserTOC.html">Contents</a></li><li><a class="prev" href="preface.html" title="Preface">Preface</a></li><li style="float: right;"><a class="viewPrint" href="verinuser.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="chap2.html" title="Verilog In Standalone Mode">Verilog In Standalone Mode</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Verilog In for Virtuoso Design Environment User Guide and Reference<br />Product Version ICADVM20.1, October 2020</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<h1>1
<a id="pgfId-1014259"></a></h1>
<h1>
<a id="pgfId-1014261"></a><hr />
<a id="21402"></a>Verilog In<hr />
</h1>

<p>
<a id="pgfId-1014262"></a>T<a id="Verilog_In"></a>his chapter describes the following: </p>
<ul><li>
<a id="pgfId-1014266"></a><a href="chap1.html#63749">Introduction</a></li><li>
<a id="pgfId-1014270"></a><a href="chap1.html#23435">Using Verilog In</a></li><li>
<a id="pgfId-1051034"></a><a href="chap1.html#76378">Understanding the Verilog In Graphical User Interface</a></li><li>
<a id="pgfId-1014274"></a><a href="chap1.html#29115">How Verilog In Imports Data</a></li><li>
<a id="pgfId-1014278"></a><a href="chap1.html#14408">Verilog In Output Files</a></li></ul>





<h2>
<a id="pgfId-1014281"></a><a id="63749"></a>Introduction</h2>

<p>
<a id="pgfId-1014282"></a>When you use Verilog In with Virtuoso<sup>&#174;</sup> Design Environment, you can convert structural Verilog netlists into one of the following forms:</p>
<ul><li>
<a id="pgfId-1043808"></a>Virtuoso schematics</li><li>
<a id="pgfId-1043809"></a>Netlists in the Virtuoso format</li><li>
<a id="pgfId-1043810"></a>Verilog text views in a Virtuoso library</li></ul>


<p>
<a id="pgfId-1014286"></a>In each case, the design is converted into a data format that can be used by Cadence tools. If you convert your Verilog design into schematics, you can edit them in Virtuoso. </p>
<p>
<a id="pgfId-1052234"></a>The Verilog In software is located in the Cadence software hierarchy at <br /><span class="webflare-courier-new" style="white-space:pre"><em>install_dir</em></span><code>/tools/dfII/bin/ihdl</code>, where <span class="webflare-courier-new" style="white-space:pre"><em>install_dir</em></span> is the directory where your Cadence software is installed.</p>
<p>
<a id="pgfId-1031548"></a>Verilog In uses the <code>ncvlog</code> parser to analyze all designs before they are imported into Verilog. </p>

<div class="webflare-information-macro webflare-macro-information">
<a id="pgfId-1035211"></a>
It is possible that Verilog In is unable to use <code>ncvlog</code> from the appropriate location because the <code>PATH</code> environment variable or <code>LD_LIBRARY_PATH</code> is not set correctly. For details, see <a href="chap3.html#85933">&#8220;Use Model&#8221;</a>. In this case, Verilog In issues an error. Therefore, ensure that <code>ncvlog</code> is set in the path correctly.</div>

<p>
<a id="pgfId-1035092"></a>The following figure shows how to use Verilog In with other steps in the Verilog design process.</p>

<p><strong>Figure 1-1
<a id="pgfId-1029972"></a>Verilog In Design Flow</strong></p>
<p>
<a id="pgfId-1030026"></a></p>
<div class="webflare-div-image">
<img width="668" height="230" src="images/chap1-3.gif" /></div>

<p>
<a id="pgfId-1029969"></a>You can use Verilog In to do the following:</p>
<ul><li>
<a id="pgfId-1014346"></a>Import a Verilog HDL design into a Virtuoso Design Environment library</li><li>
<a id="pgfId-1014348"></a>Import a Verilog ASIC library into a Virtuoso Design Environment library</li><li>
<a id="pgfId-1014350"></a>Import a Verilog HDL design, minus modules that already exist in the library, into a Virtuoso Design Environment library</li><li>
<a id="pgfId-1014353"></a>Import pieces of a hierarchical design into a Virtuoso Design Environment library</li><li>
<a id="pgfId-1014354"></a>Import a combination of the above</li></ul>




<p>
<a id="pgfId-1014356"></a>The following figure shows the files Verilog In uses and generates. The required files are those that you must specify in the Verilog In form.</p>

<p><strong>Figure 1-2
<a id="pgfId-1014431"></a>How Verilog In Works</strong></p>
<p>
<a id="pgfId-1016162"></a></p>
<div class="webflare-div-image">
<img width="458" height="345" src="images/chap1-4.gif" /></div>

<p>
<a id="pgfId-1014432"></a>You can run Verilog In by using the Verilog In form as described in this chapter. You access the Verilog In form from the CIW (command interpreter window) in Virtuoso Design Environment. </p>
<p>
<a id="pgfId-1014436"></a><h-hot><a href="chap2.html#16179">Chapter 2, &#8220;Verilog In Standalone Mode&#8221;</a></h-hot> provides Information about running Verilog In in standalone mode. However, it is recommended that you use the Virtuoso Design Environment user interface to run Verilog In.</p>

<h2>
<a id="pgfId-1014439"></a><a id="23435"></a>Using Verilog In</h2>

<p>
<a id="pgfId-1014441"></a>Verilog In imports a design from a Verilog HDL file into a Virtuoso library.</p>

<h3>
<a id="pgfId-1014442"></a>Prerequisites</h3>

<p>
<a id="pgfId-1014444"></a>Before you use Verilog In, do the following:</p>
<ul><li>
<a id="pgfId-1014445"></a>Create the required Verilog design file containing a complete Verilog HDL description file or set of files. (See <a href="chap1.html#29115">How Verilog In Imports Data</a> for guidelines about modifying your design files and creating symbols for schematics.)</li><li>
<a id="pgfId-1014450"></a>Make sure the design has been successfully compiled by the Verilog compiler.</li></ul>


<h3>
<a id="pgfId-1014452"></a>Memory Requirements</h3>

<p>
<a id="pgfId-1014453"></a>The following table lists the memory and swap requirements for your hardware to be able to run Verilog In against different sizes of the input Verilog design. The design size column indicates the amount of instances in the design.</p>

<p>
<a id="pgfId-1036182"></a></p>
<table class="webflareTable" id="#id1036071">
<tbody><tr>
<td class="webflareTd" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1036073">
<a id="pgfId-1036073"></a><strong>Design size</strong></span>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1036075">
<a id="pgfId-1036075"></a><strong>No. of Modules</strong></span>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1036077">
<a id="pgfId-1036077"></a><strong>Memory Used (Netlist)</strong></span>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1036079">
<a id="pgfId-1036079"></a><strong>Memory Used (Schematic)</strong></span>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1036081">
<a id="pgfId-1036081"></a><strong>Workarea Space Used</strong></span>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1036083"></a>210K</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1036085"></a>141</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1036087"></a>15.3M</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1036089"></a>18M</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1036091"></a>10.7M</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1036093"></a>341K</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1036095"></a>3</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1036097"></a>19.2 M</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1036099"></a>466M</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1036101"></a>3.4M</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1036103"></a>1.8M</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1036105"></a>328</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1036107"></a>33.5M</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1036109"></a>58M</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1036111"></a>30.3M</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1036113"></a>2.1M</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1036115"></a>3</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1036117"></a>87M</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1036119"></a>139M</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1036121"></a>9.2M</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1036123"></a>3M</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1036125"></a>9</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1036127"></a>58M</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1036129"></a>--</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1036131"></a>42M</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1036133"></a>5M</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1036135"></a>13</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1036137"></a>56M</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1036139"></a>--</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1036141"></a>31M</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1036143"></a>5M</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1036145"></a>2265</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1036147"></a>33M</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1036149"></a>66M</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1036151"></a>461M</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1036153"></a>5.3M</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1036155"></a>3</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1036157"></a>61M</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1036159"></a>258M</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1036161"></a>22M</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1036163"></a>26M</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1036165"></a>2391</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1036167"></a>151M</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1036169"></a>236M</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1036171"></a>243M</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1036173"></a>83M</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1036175"></a>383</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1036177"></a>275M</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1036179"></a>663M</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1036181"></a>289M</p>
</td>
</tr>
</tbody></table>
<h3>
<a id="pgfId-1036184"></a>Start<a id="startvlogin"></a>ing Verilog In</h3>

<p>
<a id="pgfId-1036185"></a>To start Verilog In</p>

<ol><li>
<a id="pgfId-1014589"></a>In an xterm window, type<br /><pre class="webflare-pre-block webflare-courier-new" id="#id1014590">
<a id="pgfId-1014590"></a>virtuoso &amp;</pre>
<a id="pgfId-1052180"></a>The Command Interpreter Window (CIW) appears. You use the CIW to control the Cadence software.</li><li>
<a id="pgfId-1052184"></a>From the <em>File</em> menu, choose <em>Import &#8212; Verilo</em><em>g</em>.<br />
<a id="pgfId-1034828"></a>The Verilog In f<a id="verinform"></a>orm appears.<br />
<a id="pgfId-1034507"></a><div class="webflare-div-image">
<img src="images/VerilogIn_TSG.gif" /></div></li></ol>










<h3>
<a id="pgfId-1034482"></a>Importing Data with Verilog In</h3>

<p>
<a id="pgfId-1014624"></a>To import data files with Verilog In</p>

<ol><li>
<a id="pgfId-1045889"></a>Type or select the files you want to import in the <a href="chap1.html#77106"><em>Verilog Files To Import</em> field. You can specify multiple files with paths.</a></li><li>
<a id="pgfId-1045892"></a>Specify the library where the file must be imported in the <a href="chap1.html#85002"><em>Target Library Name</em> field.</a></li><li>
<a id="pgfId-1014628"></a>Type the names of any reference libraries you need in the <a href="chap1.html#19136"><em>Reference Libraries</em> field.</a><br />
<a id="pgfId-1045965"></a>The following figure illustrates an example, where the file <code>can_counter.v</code> will be imported to the library <code>myLib</code> and will use the reference libraries <code>sample</code> and <code>basic</code>.<br />
<a id="pgfId-1045995"></a><div class="webflare-div-image">
<img width="595" height="204" src="images/chap1-6.gif" /></div></li><li>
<a id="pgfId-1014631"></a>Specify any other options you need. For this, expand the relevant section and set the option. <br />
<a id="pgfId-1046063"></a>For example, if you want the imported file to have a custom view name, such as <code>importedFileSymbol</code>, instead of the default view name <code>symbol</code>, expand the <em>Import Modules</em> <em>as</em> section and type the custom name in the <em>Symbol View Name</em> field.<br />
<a id="pgfId-1048110"></a>For details on the fields in all tabs, see <a href="chap1.html#76378">&#8220;Understanding the Verilog In Graphical User Interface&#8221;</a>.</li><li>
<a id="pgfId-1051924"></a>Set the global net options, if required.<ol><li>
<a id="pgfId-1051926"></a>Click the <a href="chap1.html#80147">Global Net Options Tab</a>.</li><li>
<a id="pgfId-1051927"></a>Expand <em>Global Nets</em> and specify the global nets, connect nets by name options, and net expressions, as require.</li><li>
<a id="pgfId-1046142"></a>Select and expand <em>Create Net Expression</em> to create net expressions and specify the property name for power and ground nets.</li></ol></li><li>
<a id="pgfId-1046144"></a>Set the schematic generation options, if required.<ol><li>
<a id="pgfId-1049400"></a>Click the <a href="chap1.html#16620">Schematic Generation Options Tab</a>.</li><li>
<a id="pgfId-1049401"></a>Specify the configuration for the schematic to be generated. For this, set the option in the relevant section. <br />
<a id="pgfId-1049386"></a>For example, if you want to generate the schematic without any placement and routing, Deselect the <em>Full Place and Route</em> check box. </li></ol></li><li>
<a id="pgfId-1014637"></a>Click <em>OK </em>or <em>Apply</em>.</li></ol>


























<p>
<a id="pgfId-1014638"></a>Verilog In imports the design into the Virtuoso Design Environment format and places it in the specified library.</p>

<h2>
<a id="pgfId-1044605"></a><a id="76378"></a>Understanding the Verilog In Graphical User Interface<a id="gui"></a></h2>

<p>
<a id="pgfId-1051180"></a>The Verilog In form is organized in three tabs for import options: <em>Import Options</em>, <em>Global Net Options</em>, and <em>Schematic Generation Options</em>. The options available in each tab are categorized into sections. The form always displays the mandatory options, and provides other options within expandable and collapsible sections. </p>
<p>
<a id="pgfId-1051091"></a>This section describes the tabs and buttons. It includes the following topics:</p>
<ul><li>
<a id="pgfId-1046873"></a><a href="chap1.html#50520">Verilog In Buttons</a></li><li>
<a id="pgfId-1046904"></a><a href="chap1.html#30339">Import Options Tab</a></li><li>
<a id="pgfId-1046928"></a><a href="chap1.html#80147">Global Net Options Tab</a></li><li>
<a id="pgfId-1046952"></a><a href="chap1.html#16620">Schematic Generation Options Tab</a></li></ul>




<h3>
<a id="pgfId-1046881"></a><a id="50520"></a>Verilog In Buttons</h3>

<p>
<a id="pgfId-1030156"></a>The action buttons of Verilog In include the standard buttons: <em>OK</em>, <em>Cancel</em>, <em>Defaults</em>, <em>Apply</em>, and <em>Help</em>. In addition to these standard buttons, Verilog In includes the buttons <em>Load </em>and <em>Save</em>, which let you save and reuse parameters (option settings). </p>

<p>
<a id="pgfId-1030162"></a> </p>
<div class="webflare-div-image">
<img width="668" height="33" src="images/chap1-7.gif" /></div>

<p>
<a id="pgfId-1043487"></a>By default, the Save Parameters and the Load Parameters forms, which display when you use the <em>Save</em><a id="SaveParameters"></a> and <em>Load</em><a id="LoadParameters"></a> buttons respectively, display the <code>.ihdlParamFile</code> as the filename. You can use another filename, if required.</p>

<h3>
<a id="pgfId-1048896"></a><a id="30339"></a><a id="ImportOptionsTab"></a>Import Options Tab</h3>

<p>
<a id="pgfId-1048897"></a>The Verilog import options are displayed in the first tab, <em>Import Options</em>. The options available in this tab are described below.</p>
<ul><li>
<a id="pgfId-1047825"></a><a href="chap1.html#77106">Verilog Files To Import</a></li><li>
<a id="pgfId-1047842"></a><a href="chap1.html#85002">Target Library Name</a></li><li>
<a id="pgfId-1047864"></a><a href="chap1.html#19136">Reference Libraries</a></li><li>
<a id="pgfId-1047886"></a><a href="chap1.html#94305">Overwrite Options</a></li><li>
<a id="pgfId-1047908"></a><a href="chap1.html#67700">Import Modules as</a></li><li>
<a id="pgfId-1047932"></a><a href="chap1.html#18757">Filter Modules</a></li><li>
<a id="pgfId-1047963"></a><a href="chap1.html#39238">Library Pre-Compilation Options</a></li><li>
<a id="pgfId-1048032"></a><a href="chap1.html#33092">Other Input Options</a></li><li>
<a id="pgfId-1048134"></a><a href="chap1.html#73065">Other Output Options</a></li></ul>









<h4><em>
<a id="pgfId-1046424"></a><a id="77106"></a>Verilog Files To Import</em></h4>

<p>
<a id="pgfId-1046425"></a>In this field, type or select the names of the Verilog files that contain the complete descriptions to import. You can type or select multiple files separated by a space. </p>
<p>
<a id="pgfId-1046455"></a>To select the files, click the corresponding <em>Browse</em> button. In the Select File form, browse and select the files you want to import. To select multiple files, hold down the <code>Ctrl</code> key and select the files.</p>

<h4><em>
<a id="pgfId-1028554"></a><a id="85002"></a>Target L<a id="targetlibraryname"></a>ibrary Name </em></h4>

<p>
<a id="pgfId-1028557"></a>This option lets you specify the Virtuoso Design Environment library in which all the imported cells are to be placed. If the library exists, Verilog In places the imported cells in it. If the library does not exist, Verilog In creates a new target library and places the imported cells in it.</p>
<p>
<a id="pgfId-1028560"></a><em>Browse</em> opens the Library Browser form. Clicking on a library name in Library Browser puts that library name in the <em>Target Library Name</em> field.</p>

<h4><em>
<a id="pgfId-1028563"></a><a id="19136"></a>Reference <a id="referencelibraries"></a>Libraries</em></h4>

<p>
<a id="pgfId-1028564"></a>Refer to the libraries that contain Virtuoso Design Environment reference cells. Typically, these reference cells are imported as part of another design or are ASIC library cells. If a cell exists in a reference library with the same name as the module to import, Verilog In does not import the module. If you want to generate a multi-sheet schematic, you must specify a reference library containing a sheet border and index sheet symbols (for example, the <code>US_8ths</code> library provided by Cadence). The default reference libraries are <code>sample</code> and <code>basic</code>.</p>
<p>
<a id="pgfId-1030264"></a>For incomplete designs, if the description of a module is not provided, but a symbol for the module exists in the reference library, it is used to create a structural view for the instantiating module(s). For more details of symbol selection, refer to the section <h-hot><a href="chap1.html#Using Reference Libraries"></a><a href="chap1.html#Using Reference Libraries">Using Reference Libraries to Import Incomplete Designs</a>.</h-hot></p>

<h4><em>
<a id="pgfId-1054646"></a>Reference Symbol View Names</em></h4>

<p>
<a id="pgfId-1054633"></a>This field lets you refer to multiple symbol view names and find the instance master in the reference library.</p>

<h4><em>
<a id="pgfId-1047127"></a><a id="overwritesymbolviews"></a><a id="94305"></a>Overwrite Options</em></h4>
<p>
<a id="pgfId-1047197"></a></p>
<div class="webflare-div-image">
<img src="images/VerilogIn_TSG_part.gif" /></div>

<p>
<a id="pgfId-1051381"></a>Set overwrite options for the cellviews to be generated by the import process: </p>
<ul><li>
<a id="pgfId-1047249"></a><em>Overwrite Existing Views </em><a id="overwriteexistingviews"></a><br />
<a id="pgfId-1047250"></a>Select this check box if the module to be imported already exists as a cell in the target library and you want to overwrite it with the new version. By default, this check box is not selected and Verilog In does not import a module if it already exists.<br />
<a id="pgfId-1047251"></a>When the <em>Overwrite Existing Views</em> check box is selected, Verilog In imports the specified module and overwrites its existing version. <br /><div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1047252"></a>This option overwrites only the schematic, functional, or netlist views. It does not overwrite the symbol views. To overwrite symbol views, set the <em>Overwrite Symbol Views</em> option.</div></li><li>
<a id="pgfId-1047236"></a><em>Overwrite Symbol Views</em><br />
<a id="pgfId-1047129"></a>Set this option if the symbol of the module to be imported already exists in the target library and you want to overwrite it with a new symbol. By default, this option is set to <code>None</code> and Verilog In does not overwrite the symbol of a module if it already exists. <br />
<a id="pgfId-1047093"></a>Set this option to any of the following values to specify which symbols you want to overwrite:<ul><li>
<a id="pgfId-1047094"></a><em>None</em>: Do not overwrite any existing symbol.</li><li>
<a id="pgfId-1047095"></a><em>Created by VerilogIn</em>: Overwrite only those existing symbols that were created by Verilog In. These symbols have the <code>createdBy</code> property set as <code>VerilogIn</code>. Symbols created by any other tool remain unaffected.<br /><div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1047096"></a>To view the <code>createdBy</code> property of any symbol, open it in <em>Virtuoso Symbol Editor L</em>. Choose the <em>Edit</em> &#8212; <em>Properties</em> &#8212; <em>Cellview</em> menu option. The Edit Cellview Properties form that is displayed shows the <em>createdBy</em> property field. </div></li><li>
<a id="pgfId-1047097"></a><em>Created by TSG and Others</em>: Overwrite the existing symbols created by the Text-to-Symbol generator or any other tool. For these symbols, either the <code>createdBy</code> property is not set or it is set to any value other than <code>VerilogIn</code>.<br />
<a id="pgfId-1047099"></a>For more details about the Text-to-Symbol generator, see the <a href="chap1.html#VeriloginTSGFiles">Text To Symbol Generator Files</a> section.</li><li>
<a id="pgfId-1047100"></a><em>All</em>: Overwrite all the symbols existing in the target library and replace with those imported by Verilog In.</li></ul></li></ul>















<h4><em>
<a id="pgfId-1047289"></a><a id="67700"></a>Import Modules as</em></h4>
<p>
<a id="pgfId-1047424"></a></p>
<div class="webflare-div-image">
<img width="562" height="241" src="images/chap1-9.gif" /></div>

<p>
<a id="pgfId-1051404"></a>Set how you want to import the modules using the following options:</p>
<ul><li>
<a id="pgfId-1047330"></a><em>Structural Modules</em><a id="importstructuralmodulesas"></a><br />
<a id="pgfId-1047331"></a>This option tells Verilog In what views to create for structural modules.<ul><li>
<a id="pgfId-1047332"></a><code>schematic</code> creates a Virtuoso schematic view.</li><li>
<a id="pgfId-1047333"></a><code>netlist</code> creates a Virtuoso netlist view.</li><li>
<a id="pgfId-1047334"></a><code>functional</code> creates a Virtuoso functional view.</li><li>
<a id="pgfId-1047335"></a><code>schematic and functional</code><strong> </strong>creates both a Virtuoso schematic view and a Virtuoso functional view.</li><li>
<a id="pgfId-1047494"></a><code>netlist and functional</code> creates both a Virtuoso netlist and a Virtuoso functional view.<br /><div class="webflare-information-macro webflare-macro-information">
<a id="pgfId-1047522"></a>
If you use the <em>schematic</em> option for a big design containing a large number of gates or huge vector nets, it can take several hours to complete the processing and can require a large amount of memory. In this case, you can create a quick schematic without routed nets and where the connectivity is indicated by names. For generating such a place-only schematic, disable <em>Full Place and Route</em><em> </em>in the<em> Schematic Generation Options </em>tabbed form, or specify the Verilog In <code>+DUMB_SCH </code>option in the <code>-</code><em>f Options</em> file. 
If you want to maintain the placement and routing information in the schematic, split your Verilog design into sub-designs before you import it using the <em>schematic</em> option. 
If you want only the connectivity of the design and not the graphics, use the <em>netlist</em> option instead of the <em>schematic</em> option. </div></li></ul></li><li>
<a id="pgfId-1047379"></a><em>Verilog Cell Modules</em><a id="verilogcellmodules"></a> <br />
<a id="pgfId-1047380"></a>This option tells Verilog In what to do if a module is described as a Verilog HDL cell in the input file.<ul><li>
<a id="pgfId-1047381"></a><em>Create Symbol Only:</em><strong> </strong>Creates only a symbol view for the Verilog HDL cell.</li><li>
<a id="pgfId-1047382"></a><em>Import</em>: Imports the Verilog HDL cell as a view, and creates the database for the view. </li><li>
<a id="pgfId-1047383"></a><em>Import As Functional: </em>Imports the Verilog HDL cell as a functional view.<br /><div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1047384"></a><em>Cell</em> refers to Verilog cells as well as to library modules defined in <code>-v</code><em> </em>files or<em> </em><code>-y</code> directories.</div></li></ul></li><li>
<a id="pgfId-1047314"></a><em>Schematic View Name</em><br />
<a id="pgfId-1048349"></a>Specify the view name for the schematic view to be created in the target library. The default view is <code>schematic</code>.</li><li>
<a id="pgfId-1047598"></a><em>Netlist View Name</em><br />
<a id="pgfId-1048397"></a>Specify the view name for the netlist view to be created in the target library. The default view is <code>netlist</code>.</li><li>
<a id="pgfId-1047609"></a><em>Functional View Name</em><br />
<a id="pgfId-1048411"></a>Specify the view name for the functional view to be created in the target library. The default view is <code>functional</code>.</li><li>
<a id="pgfId-1047618"></a><em>Symbol View Name</em><br />
<a id="pgfId-1047674"></a>Specify the view name for the symbol view to be created in the target library. The default view is <code>symbol</code>.</li></ul>
























<h4><em>
<a id="pgfId-1047349"></a><a id="18757"></a>Filter Modules</em></h4>
<p>
<a id="pgfId-1047764"></a></p>
<div class="webflare-div-image">
<img width="553" height="120" src="images/chap1-10.gif" /></div>

<p>
<a id="pgfId-1047709"></a>Set options to filter modules:</p>
<ul><li>
<a id="pgfId-1051358"></a><em>Ignore Modules File </em><a id="ignoremodulesfile"></a><br />
<a id="pgfId-1047710"></a>Specify the text file that lists modules you do not want to import. Modules underneath these modules in the design hierarchy are imported, unless they too are listed in this file. You create this file with a text editor and list one module for each line.<br />
<a id="pgfId-1047711"></a>For example, given a module hierarchy as follows:<br />
<a id="pgfId-1047728"></a><div class="webflare-div-image">
<img width="187" height="117" src="images/chap1-11.gif" /></div>
<a id="pgfId-1047729"></a>If the ignore modules file contains: <pre class="webflare-pre-block webflare-courier-new" id="#id1047730">
<a id="pgfId-1047730"></a><strong>B
C</strong></pre>
<a id="pgfId-1047731"></a>Verilog In imports the modules <code>A</code>, <code>F</code>, <code>D</code>, <code>G</code>, and <code>E</code>.<br />
<a id="pgfId-1047732"></a>If a module is listed in the ignore modules file and Verilog In does not find a symbol for the module in the target or reference libraries, Verilog In creates a symbol for the module.</li><li>
<a id="pgfId-1047734"></a><em>Import Modules File</em><a id="importmodulesfile"></a><br />
<a id="pgfId-1047735"></a>Specify the text file, which lists the modules that you need to import. Only the modules listed in the file are imported. The modules underneath these modules in the design hierarchy are marked as <code>IGNORE</code> and are not imported. You create this file with a text editor and list one module for each line.<br />
<a id="pgfId-1047736"></a>If the specified text file is empty, all the modules in Verilog In netlists are marked as <code>IGNORE</code> and none of the modules is imported. Only the symbol view is created for the modules marked as <code>IGNORE</code> while processing the specified text file.</li></ul>
















<h4><em>
<a id="pgfId-1051422"></a><a id="39238"></a>Library Pre-Compilation Options</em></h4>
<p>
<a id="pgfId-1051426"></a></p>
<div class="webflare-div-image">
<img src="images/LibraryPreCompOptions.gif" /></div>

<p>
<a id="pgfId-1051433"></a>Specify the pre-compiled libraries:</p>
<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1053683"></a>For more information, see <a href="appA.html#12265">Appendix A, &#8220;Pre-Compiled Libraries.&#8221;</a></div>
<ul><li>
<a id="pgfId-1051428"></a><em></em><a id="PreCompiledVLib"></a><em>Pre Compiled Verilog Library </em><br />
<a id="pgfId-1028622"></a>Specify the name of the pre-compiled library to be used while importing a design. Multiple pre-compiled libraries can be specified by separating them with spaces.</li><li>
<a id="pgfId-1028624"></a><em></em><a id="HDL View Name"></a><em>HDL View Name</em><a id="HDLViewName"></a><br />
<a id="pgfId-1028625"></a>Specify the view in the pre-compiled library that is used to find the IR for the cell while using pre-compiled libraries. When pre-compiled libraries are created, use this option to specify the view in which the IR of the module will be saved. The default view name is <code>hdl</code>.</li><li>
<a id="pgfId-1028627"></a><em>Target Compile Library Name </em><a id="Target_Compile_Library_Name"></a><br />
<a id="pgfId-1028628"></a>Specify the <code>5.X</code> library where the Intermediate Representation (IR) produced for the Verilog libraries specified using the<code> -v</code> and <code>-y</code> options will be located. You can also click the browse button to open the library browser and select a target library.</li><li>
<a id="pgfId-1028631"></a><em>Compile Verilog Library Only </em><a id="Compile"></a><a id="Compile_Verilog_Library_Only"></a><br />
<a id="pgfId-1028632"></a>Select this option if you want Verilog In to only prepare pre-compiled libraries and not import the design.</li></ul>








<h4><em>
<a id="pgfId-1051469"></a><a id="33092"></a>Other Input Options</em></h4>
<p>
<a id="pgfId-1051474"></a></p>
<div class="webflare-div-image">
<img width="517" height="172" src="images/chap1-13.gif" /></div>

<p>
<a id="pgfId-1051485"></a>Set addition input options:</p>
<ul><li>
<a id="pgfId-1051475"></a><em>-f Options</em><br />
<a id="pgfId-1048017"></a>Specify the names of the files that contain Verilog In options, such as <code>-y</code>, <code>-v</code>, and other command line options. Verilog In adds these options to the command line options when it imports the file. These option files let you enter the same arguments simultaneously for multiple files. The Verilog In <code>-f</code> option files are similar to the <em>-f option</em> in Verilog-XL.</li><li>
<a id="pgfId-1048018"></a><em>-v Options</em> <br />
<a id="pgfId-1048019"></a>Specify the names of the Verilog files needed to compile the design. The reference design files can be given as <em>-</em><code>v</code> options.</li><li>
<a id="pgfId-1048020"></a><em>-y  Options </em><br />
<a id="pgfId-1048183"></a>Specify the name of the Verilog library file.</li><li>
<a id="pgfId-1048191"></a><em>Library Extenion</em><br />
<a id="pgfId-1048192"></a>Specif a suffix that identifies Verilog files in the path to the Verilog Library. Different organizations use different extensions, such as <code>.v</code> (default), <code>.V</code>, <code>.vlog</code>, or <code>.verilog</code>. </li></ul>








<h4><em>
<a id="pgfId-1048241"></a><a id="73065"></a>Other Output Options</em></h4>
<p>
<a id="pgfId-1048288"></a></p>
<div class="webflare-div-image">
<img width="475" height="148" src="images/chap1-14.gif" /></div>

<p>
<a id="pgfId-1051524"></a>Set additional output options:</p>
<ul><li>
<a id="pgfId-1048269"></a><em>Log File </em><a id="logfile"></a><br />
<a id="pgfId-1048270"></a>Specify the file that logs the import status of each module being imported. For more information about the log file, see the &#8220;Verilog In Output Files&#8221; section. The default log file is <code>./</code>verilogIn.log.</li><li>
<a id="pgfId-1048272"></a><em>Work Area </em><a id="workarea"></a><br />
<a id="pgfId-1048273"></a>Specify the directory in which Verilog In stores internal data. This option is useful for importing large designs when space in the <code>/tmp</code> directory is limited. When you quit Verilog In, the software deletes the files in this directory.</li><li>
<a id="pgfId-1048275"></a><em>Name Map Table </em><a id="namemaptable"></a><br />
<a id="pgfId-1048277"></a>Specify the name of the <a href="chap1.html#mapTable">map table file</a> that correlates the original names (escaped names that are legal in Verilog but not in Virtuoso Design Environment) to the new mapped names. The default filename 
is<code> </code>./verilogIn.map.table (stored in the current directory).</li><li>
<a id="pgfId-1054845"></a><em>Process Technology File </em><a id="processtechnologyfile"></a><br />
<a id="pgfId-1054907"></a>Specify whether you want to create a technology file during import. If you deselect this option, no <code>tech.db</code> is created during import. This option can also be specified from the command line using the <code>-notechfile</code> switch.<br />
<a id="pgfId-1055130"></a>You can also specify this option using the <code>processTechFile</code> environment variable:<br />
<a id="pgfId-1055283"></a>Type <code>envSetVal(&quot;ihdl&quot; &quot;processTechFile&quot; &#39;boolean t)</code> in CIW <br />
<a id="pgfId-1055506"></a>or<br />
<a id="pgfId-1055510"></a>Specify <code>ihdl processTechFile boolean t/nil</code> in the .cdsenv file</li></ul>












<h3>
<a id="pgfId-1029272"></a><a id="GlobalNetOptionsTab"></a><a id="80147"></a>Global Net Options Tab</h3>

<p>
<a id="pgfId-1029265"></a><a id="schegen"></a>The<em> Global Net Options</em> tab lets you specify global nets and net expressions of the schematic imported by Verilog In. </p>

<p>
<a id="pgfId-1056555"></a></p>
<div class="webflare-div-image">
<img src="images/GlobalNetOptions.gif" /></div>
<h4><em>
<a id="pgfId-1029225"></a>Glo<a id="gnets"></a>bal <a id="globalnets"></a>Nets </em></h4>

<p>
<a id="pgfId-1028758"></a>Specify names for a global power net, a global ground net, and other global signals in the schematic using the following options:</p>
<ul><li>
<a id="pgfId-1028761"></a><em>Power Net Name </em><a id="powernetname"></a><br />
<a id="pgfId-1053357"></a>Specify the name for the global power signal In the Verilog design. You can specify only one power net name. <br />
<a id="pgfId-1053358"></a>The power net name that you specify is recognized throughout all modules in the design. All <code>&#39;b1</code> assignments are replaced by this power net in the schematic. The default name is <code>VDD!.</code><ul><li>
<a id="pgfId-1053382"></a><em>Connect Power Net by Name </em><a id="connectByName_power"></a><br />
<a id="pgfId-1053383"></a>Select this option to connect the power net by the specified power net name.</li></ul></li><li>
<a id="pgfId-1028765"></a><em>Ground Net Name</em><a id="groundnetname"></a> <br />
<a id="pgfId-1048679"></a>Specify the name for the global ground signal in the Verilog design. You can specify only one ground net name. The ground net name that you specify is recognized throughout all the modules in the design. All <code>&#39;b0 </code>assignments are replaced by this power net in the schematic. The default is <code>GND!</code><ul><li>
<a id="pgfId-1053413"></a><em>Connect Ground Net by Name </em><a id="connectByName_ground"></a><br />
<a id="pgfId-1053414"></a>Select this option to connect the ground net by the specified ground net name.</li></ul></li><li>
<a id="pgfId-1028773"></a><em>Global Signals </em><a id="globalsignals"></a><br />
<a id="pgfId-1048697"></a>Specify the names of global signals in the Verilog design other than power and ground. The global signals that you specify are appended in the design with the exclamation character (<code>!</code>) to make those signals global. You can specify multiple global signals.<ul><li>
<a id="pgfId-1053464"></a><em>Connect Global Signals by Name </em><a id="connectByName_signals"></a><br />
<a id="pgfId-1053519"></a>Select this option to connect global signals by the specified global signals name.<br /><div class="webflare-information-macro webflare-macro-information">
<a id="pgfId-1053520"></a>
Use the <em>Connect Power Net by Name</em>, <em>Connect Ground Net by Name</em>, and <em>Connect Global Signals by Name</em> check boxes to import a logical netlist with the power net, ground net, and global signals connected by names, instead of physical wires. Enabling the options to connect by name does not physically connect the nets, but the connections are established by names. In this case, the nets are not routed. One of the cases where you enable these options is when you import CPF where nets can be connected to different power supplies. </div></li></ul></li></ul>


















<h4><em>
<a id="pgfId-1044550"></a><strong></strong><a id="22765"></a>Create Net Expression</em></h4>

<ul><li>
<a id="pgfId-1028786"></a><em>Create Net Expression Check Box</em><br />
<a id="pgfId-1048782"></a>Select this option to translate tie highs and tie lows to have net expression created on the power and ground net. When not selected, Verilog connects the port to either a power or a ground signal in case of constant port connectivity.</li><li>
<a id="pgfId-1048784"></a><em>Property Name for Power Net </em><a id="netexppwr"></a><br />
<a id="pgfId-1048792"></a>Specify a different net expression property name for power nets. Default is <code>vdd</code>.<strong> </strong></li><li>
<a id="pgfId-1028790"></a><em>Property Name for Ground Net</em><a id="netexpgnd"></a><strong> </strong><br />
<a id="pgfId-1048836"></a>Specify a different net expression property name for ground nets. Default is <code>gnd</code>.<br /><div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1028791"></a>If you select the <em>Create Net Expression</em> option, you cannot leave the <em>Net Expression Property Name for Power Net</em> and the <em>Net Expression Property Name for Ground Net</em> fields blank. </div></li></ul>







<h3>
<a id="pgfId-1028485"></a><a id="16620"></a><a id="SchematicGenerationOptionsTab"></a>Schematic Generation Options Tab</h3>

<p>
<a id="pgfId-1028487"></a>The <em>Schematic Generation Options</em> tab lets you specify the format of the schematic imported by Verilog In. The options available in this tab are described below.</p>
<ul><li>
<a id="pgfId-1048878"></a><a href="chap1.html#36602">Full Place and Route</a></li><li>
<a id="pgfId-1048917"></a><a href="chap1.html#32134">Pin Placement</a></li><li>
<a id="pgfId-1049923"></a><a href="chap1.html#19927"><em>Text to Symbol Generator Files</em></a></li><li>
<a id="pgfId-1050465"></a><a href="chap1.html#77997">Reference Schematic/Symbol View for Inherited Connections</a></li><li>
<a id="pgfId-1050492"></a><a href="chap1.html#87293">Through Cellview to be Used for Port Shorts</a></li><li>
<a id="pgfId-1050518"></a><a href="chap1.html#70317">Continuous Assignment Symbol</a></li><li>
<a id="pgfId-1051557"></a><a href="chap1.html#88954">Advanced Schematic Generation Options</a></li><li>
<a id="pgfId-1051582"></a><a href="chap1.html#62158">Schematic Dimensions</a></li></ul>








<h4><em>
<a id="pgfId-1048950"></a><a id="36602"></a>Full Place and Route<a id="placeRoute"></a></em></h4>
<p>
<a id="pgfId-1049083"></a></p>
<div class="webflare-div-image">
<img width="510" height="100" src="images/chap1-16.gif" /></div>

<p>
<a id="pgfId-1050452"></a>Specify placement and routing options for schematics:</p>
<ul><li>
<a id="pgfId-1049076"></a><em>Full Place and Route</em> <br />
<a id="pgfId-1049480"></a><a id="placeOnlySch"></a>Select this check box to generate a schematic with full placement and routing when the number of instances or ports in the file being imported are within the limits specified in the <em>Instances Less Than</em> or <em>Ports Less Than</em> fields. If the number of instances or ports exceed the specified number, Verilog In generates a place-only schematic in which the nets are not routed and the connectivity is indicated by name. <br />
<a id="pgfId-1052726"></a>Deselect this check box to create a place-only schematic, irrespective of the number of instances or ports. When you deselect the check box, the <em>Instances Less Than</em> and <em>Ports Less Than</em> fields become disabled.<br />
<a id="pgfId-1052990"></a><strong>Notes:</strong><ul><li>
<a id="pgfId-1053027"></a>If you select <em>Full Place and Route</em> and the design being imported has a large number of instances and ports, the schematic generation process can take significant time to place and route the instances and nets.</li><li>
<a id="pgfId-1052462"></a>To always create a place-only schematic, you can specify the Verilog In <code>+DUMB_SCH </code>option in the <code>-</code><em>f Options</em> file or deselect the <em>Full Place and Route</em><em> </em>check box.</li><li>
<a id="pgfId-1053008"></a>Place-only schematics are recommended for importing large benchmarking designs. </li></ul></li><li>
<a id="pgfId-1049481"></a><em>Instances Less Than</em><a id="intPlaceOnly"></a><br />
<a id="pgfId-1049482"></a>Specify the maximum number of instances in the file being imported when the <em>Full Place and Route</em> check box is selected. If the file has more than the specified number of instances, Verilog In generates a place-only schematic. </li><li>
<a id="pgfId-1049147"></a><em>Ports Less Than</em><a id="portPlaceOnly"></a><br />
<a id="pgfId-1049199"></a>Specify the maximum number of ports in the file being imported when the <em>Full Place and Route</em> check box is selected. If the file has more than the specified number of ports, Verilog In generates a place-only schematic.</li></ul>










<p>
<a id="pgfId-1049136"></a>The following table specifies the default value and the environment variable of these options, which are typically set in <code>.cdnsenv</code>.</p>
<table class="webflareTable" id="#id1048995">
<tbody><tr>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1048997">
<a id="pgfId-1048997"></a>Field</span>
</th>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1048999">
<a id="pgfId-1048999"></a>Default Value</span>
</th>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1049001">
<a id="pgfId-1049001"></a>Environment Variable</span>
</th>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1049009"></a><em>Instances Less Than</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1049011"></a><code>20000</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1049013"></a><a href="chap2.html#pnrMaxInst_env">pnrMaxInst</a><code> </code></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1049015"></a><em>Ports Less Than</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1049017"></a><code>5000</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1049019"></a><a href="chap2.html#pnrMaxPort_env">pnrMaxPort</a> </p>
</td>
</tr>
</tbody></table>
<p>
<a id="pgfId-1049020"></a>For information on the corresponding parameters for the <code>ihdl_parameter</code> file, see <a href="chap2.html#16179">Chapter 2, &#8220;Verilog In Standalone Mode.&#8221;</a></p>

<h4><em>
<a id="pgfId-1049532"></a><a id="32134"></a>Pin Placement</em></h4>
<p>
<a id="pgfId-1049569"></a></p>
<div class="webflare-div-image">
<img src="images/VerilogIn_TSG2_part.gif" /></div>

<p>
<a id="pgfId-1050419"></a>Specify the direction for placing pins in the schematic that Verilog In will generate using the pin placement options:</p>
<ul><li>
<a id="pgfId-1049640"></a><em>Pin Placement Configuration</em><a id="pinplacement"></a><ul><li>
<a id="pgfId-1049708"></a><em>Left and Right Sides</em> <br />
<a id="pgfId-1049725"></a>Place all pins on the left and right sides of the symbols, usually with input pins on the left, and inout pins and output pins on the right.</li><li>
<a id="pgfId-1049641"></a><em>All Sides</em><strong> </strong><br />
<a id="pgfId-1049741"></a>Place the pins on any side.</li><li>
<a id="pgfId-1049642"></a><em>Pin Placement File </em>and <em>Pin Placement File Name</em><br />
<a id="pgfId-1049758"></a>Specify a pin-placement filename in the <em>Pin Placement File Name</em> field. In this file, you can specify the direction of each pin in the imported module.<br />
<a id="pgfId-1049643"></a>The syntax of the pin-direction declaration in a pin-placement file includes the module name, the pin direction, and the pin name list. The values for the direction are <code>top</code>, <code>bottom</code>,<code> left</code>, or <code>right</code>. The pin names are specified as a list of strings separated by spaces and are the existent pin names on the given module name. You can repeat this statement many times, but do not duplicate the same module-pin pair.<br />
<a id="pgfId-1049803"></a>The syntax of entries in a pin placement file is as follows:<br />
<a id="pgfId-1049645"></a><code>pin placement := </code><span class="webflare-courier-new" style="white-space:pre"><em>module</em></span><code> </code><span class="webflare-courier-new" style="white-space:pre"><em>direction</em></span><code> </code><span class="webflare-courier-new" style="white-space:pre"><em>pinNames</em></span><br /><div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1049646"></a>The pin names in the pin-placement file must match the names specified in the port list. Additionally, the pin names must not contain spaces, except escaped names.</div>
<a id="pgfId-1049647"></a>The following is an example entry in a pin placement file:<br />
<a id="pgfId-1049648"></a><code>pin_placement := test_module top B C D[0] {A,B,A[2:3],D,E}</code><br />
<a id="pgfId-1049649"></a>For compatibility with previous product versions, the pin-placement functionality also supports a comma-separated pin-placement file. The following is an example entry in a comma-separated file:<br />
<a id="pgfId-1049650"></a><code>pin_placement := test4, top, a, b</code><br />
<a id="pgfId-1054462"></a>The following table describes the behavior of the pin-placement functionality, based on the format of the entries in the pin-placement file. <br /><ffi2-fig-frame-in-2 id="#id1053077">
<a id="pgfId-1053077"></a></ffi2-fig-frame-in-2><table class="webflareTable" id="#id1049652">
<tbody><tr>
<td class="webflareTd" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1049654">
<a id="pgfId-1049654"></a>Format</span>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1049656">
<a id="pgfId-1049656"></a>Behavior</span>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1049658"></a>A space-separated file containing scalars, vectors, and bundles in the correct syntax</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1049660"></a>Places the pins as expected.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1049662"></a>A comma-separated file containing only scalars</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1049664"></a>Places the pins as expected.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1049666"></a>An incorrect comma-separated file that contains vectors and bundles, or incorrect syntax</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1049668"></a>Does not place the pins as expected. Only the import process is completed.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1049670"></a>A space-separated file where the syntax is incorrect</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1049672"></a>Causes an error and exits the import process.</p>
</td>
</tr>
</tbody></table></li></ul></li></ul>
























<h4><em>
<a id="pgfId-1049965"></a><a id="77997"></a>R<a id="ReferenceSchematicViews"></a>eference Schematic/Symbol View for Inherited Connections</em></h4>
<p>
<a id="pgfId-1050014"></a></p>
<div class="webflare-div-image">
<img width="665" height="72" src="images/chap1-18.gif" /></div>

<p>
<a id="pgfId-1049966"></a>Specify space-separated schematic or symbol views in the <em>List of Views</em> field, which the tool can look up for missing terminals on an instance line in the input Verilog file. </p>
<p>
<a id="pgfId-1049967"></a>It is possible that an instance line in the Verilog file has more terminals than the number of terminals specified on the identified instance symbol master. In this case, the tool uses the schematic or symbol views specified in the <em>Reference Schematic/Symbol View For Inherited Connections </em>field to look for the required additional terminals. The reference schematic views can contain terminals or nets with net expressions whose names match the names of the additional terminals on the instance line. The tool extracts the <code>netExpression</code> property name from those inherited terminals or nets. It then sets the <code>netSet</code> property on the instance for the missing terminals, as described below.</p>
<ul><li>
<a id="pgfId-1049968"></a>The <code>netSet</code> property name is set using the <code>netExpression</code> property name obtained from the reference schematic</li><li>
<a id="pgfId-1049969"></a>The <code>netSet</code> property value is set from the net connected to the instance line in the Verilog file</li></ul>

<p>
<a id="pgfId-1049970"></a>For example, you can use this field when you want to import a physical Verilog netlist with power-ground terminals on an instance line, where the corresponding symbol master does not have the power-ground terminals. In this case, Verilog In checks if the power-ground terminals or nets exist in the reference schematic/symbol view list. If the corresponding terminals or nets exist and are inherited, the application creates the <code>netSet</code> properties for these power-ground terminals on the instances in the schematic.</p>

<h4><em>
<a id="pgfId-1050084"></a><a id="Through_CellView"></a><a id="87293"></a>Through Cellview to be Used for Port Shorts </em></h4>
<p>
<a id="pgfId-1050119"></a></p>
<div class="webflare-div-image">
<img width="519" height="140" src="images/chap1-19.gif" /></div>

<p>
<a id="pgfId-1050106"></a>In their corresponding input fields, specify the library, cell, and view name of the component to be used between shorted ports. When the input and output ports of a module in the input Verilog design are shorted, Verilog In puts the default symbol called <code>cds_thru</code> between the shorted ports. The symbol <code>cds_thru</code> is put instead of the patch symbol used for other shorts to avoid shorted terminals connectivity extraction errors from Virtuoso Schematic Editor. The default location of this symbol is <code>basic</code>, <code>cds_thru</code> and <code>symbol </code>for library, cell and view name, respectively. You can customize the location of the symbol from the Schematic Generation Option form. You can also click the browse button and select the design from Library Browser.</p>

<h4><em>
<a id="pgfId-1050151"></a><a id="conass"></a><a id="70317"></a>Continuous Assignment Symbol</em></h4>
<p>
<a id="pgfId-1050178"></a></p>
<div class="webflare-div-image">
<img width="520" height="136" src="images/chap1-20.gif" /></div>

<p>
<a id="pgfId-1050195"></a>In their corresponding input fields, specify the library, cell, and view names for the patch symbol and avoid net shorting. Net shorting happens whenever you use an assign statement, such as <code>assign a=b;</code> in which both <code>a</code> and <code>b</code> are local nets. You can also click the browse button and select the design from Library Browser.</p>

<h4><em>
<a id="pgfId-1050247"></a><a id="88954"></a>Advanced Schematic Generation Options</em></h4>
<p>
<a id="pgfId-1050554"></a></p>
<div class="webflare-div-image">
<img width="484" height="305" src="images/chap1-21.gif" /></div>

<p>
<a id="pgfId-1050379"></a>Set advanced schematic generation options:</p>
<ul><li>
<a id="pgfId-1053808"></a><em>Generate Square Schematics </em><br />
<a id="pgfId-1050380"></a>Specify whether to square the schematic. Turn this option off if you do not want to have Verilog In manipulate rows and columns of devices to make a rectangular schematic into a square one. <br />
<a id="pgfId-1050609"></a>The default is <code>on</code> (enabled)<em>.</em></li><li>
<a id="pgfId-1050382"></a><em>Minimize Crossovers </em><br />
<a id="pgfId-1050383"></a>Specify whether to minimize crossover of nets. Turn this option <code>on</code> to minimize crossovers of nets. <br />
<a id="pgfId-1050384"></a>The default is <code>off</code> (disabled).</li><li>
<a id="pgfId-1050385"></a><em>Optimize Wire Label Locations </em><br />
<a id="pgfId-1050386"></a>Specify whether to override default label placement. Turn this option on to override default label placement, which keeps overlap of segments or labels to a minimum, in favor of fast placement, which places labels of segments at the midpoint without checking for the minimum overlap. <br />
<a id="pgfId-1050387"></a>The default is <code>off</code> (disabled).</li><li>
<a id="pgfId-1050388"></a><em>Extract Schematics </em><br />
<a id="pgfId-1050389"></a>Specify whether to extract the schematic. Turn this option <code>on </code>to extract the schematic, that is, to have Verilog In look for errors and warnings in the schematic written into the Open Access database format. An extracted schematic shows blinking markers for the errors or warnings in the schematic view. <br />
<a id="pgfId-1050390"></a>The default is <code>on</code> (enabled)<em>.</em></li><li>
<a id="pgfId-1050391"></a><em>Ignore Extra Pins on Symbol </em><br />
<a id="pgfId-1050392"></a>Control the selection of symbols from the reference libraries. If this button is on and Verilog In finds a reference symbol with the same name as specified in the Verilog design, the symbol will be picked up. The pins not referred will remain unconnected in the schematic. <br />
<a id="pgfId-1050393"></a>The default is <code>off</code> (disabled).<br /><div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1050394"></a>The symbol will be picked up even if all its pins are not used. </div>
<a id="pgfId-1054579"></a>To get the pin symbols from the reference library, set the following environment variables:<br />
<a id="pgfId-1054580"></a><code>ihdl    pin_master_cells    string    &quot;ipin opin iopin&quot;</code><br />
<a id="pgfId-1054581"></a>The above variable specifies the cell names to be used for IO pins. The sequence for specifying the pin names is input, output, and input-output pins. The default value is <code>&quot;ipin opin iopin&quot;</code>.<br />
<a id="pgfId-1054582"></a><code>ihdl    pin_master_basic_lib    boolean    nil</code><br />
<a id="pgfId-1054583"></a>The above variable specifies whether the symbol views of pins should be taken from the basic library or from the reference libraries.<br />
<a id="pgfId-1054584"></a>The default value is <code>t</code>. When set to <code>t</code>, the offsheet symbol views of pins are taken from the basic library and the symbol views of pins are taken from the reference libraries. If any of the symbol views are not found in the respective libraries, then the symbol views are created in the destination library.<br />
<a id="pgfId-1054585"></a>When set to <code>nil</code>, all symbol views of pins are taken from the reference libraries. The cell names for pins are determined by the <code>pin_master_cells</code> variable.</li><li>
<a id="pgfId-1050395"></a><em>No Dummy Nets In Netlist View </em><br />
<a id="pgfId-1050396"></a>Specify whether to connect dummy nets to unconnected pins of instances. Deselect this option (<code>off</code>) to connect dummy nets named <code>_NeTt_1,2,3...</code>. in the netlist view to unconnected pins of instances. <br />
<a id="pgfId-1050712"></a>The default is <code>off</code> (disabled)<em>.</em><br /><div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1050397"></a>This option only works for netlist view and not for schematic view. For schematic view all unconnected pins on instances will always get connected to dummy nets named <code>NeTt_1,2,3...</code>.</div></li><li>
<a id="pgfId-1050398"></a><em>Verbose </em><br />
<a id="pgfId-1050399"></a>Select to print detailed status messages while the schematic is being partitioned and routed. Turn this option <em>on</em> to print detailed messages. <br />
<a id="pgfId-1050400"></a>The default is <code>off</code> (disabled).</li><li>
<a id="pgfId-1050402"></a><em>Create Snap Space Properties</em><a id="snapspace"></a><br />
<a id="pgfId-1050403"></a>Enable or disable the creation of snap space properties. Snap space can be defined as the minimum distance the cursor moves, in user units. The default distance (0.0625) is equal to half the default grid spacing distance. When this option is set to 0, then the x-y Snap Space properties are not created on the cellview. <br />
<a id="pgfId-1050404"></a>The default is <code>1</code> (enabled).</li><li>
<a id="pgfId-1050582"></a><em>Connect By Name Nets</em><a id="77941"></a><a id="namenets"></a><br />
<a id="pgfId-1050583"></a>Type the list of scalar nets that need to be connected by name instead of physical wires. If a net specified in this field is a part of a bundle then all the nets in the bundle are connected by name.</li><li>
<a id="pgfId-1054183"></a><em>Text to Symbol Generator Files</em><a id="19927"></a><a id="VeriloginTSGFiles"></a><br />
<a id="pgfId-1054188"></a>Specify a space-separated list of <code>tsg</code> files to be used by Verilog In to generate symbols in the target library. Verilog In internally runs the Text-to-Symbol generator, a tool that reads the symbol descriptions given in the <code>tsg</code> files to create symbol views.<br />
<a id="pgfId-1054220"></a>For more details about the Text-to-Symbol generator and the <code>tsg</code> files, see <a actuate="user" class="URL" href="../comphelp/appB.html#firstpage" show="replace" xml:link="simple">Text-to-Symbol Generator</a> in Virtuoso Schematic Editor L User Guide.<br /><div class="webflare-information-macro webflare-macro-information">
<a id="pgfId-1054192"></a>
If the <code>tsg</code> files are used, the direction of pins specified by the <a href="chap1.html#pinplacement">Pin Placement</a> option is ignored. Pins are placed on symbols as defined in the <code>tsg</code> files.</div></li></ul>







































<h4><em>
<a id="pgfId-1050360"></a><a id="62158"></a>Schematic Dimensions</em></h4>
<p>
<a id="pgfId-1049550"></a></p>
<div class="webflare-div-image">
<img width="518" height="289" src="images/chap1-22.gif" /></div>

<p>
<a id="pgfId-1053888"></a>Set schematic dimenations:</p>
<ul><li>
<a id="pgfId-1028829"></a><em>Sheet Symbol </em><a id="sheetsymbol"></a><br />
<a id="pgfId-1028830"></a>Specify the symbol that controls the size and page orientation of the sheet on which the schematic is to be made. Valid entries are the names of customer-designed sheet symbols and sheet symbols offered by Virtuoso Design Environment.<br />
<a id="pgfId-1028831"></a>A selection of sample sheet symbols is shipped with Virtuoso Design Environment in the<strong> </strong><span class="webflare-courier-new" style="white-space:pre"><em>install_dir</em></span><code>/tools/dfII/etc/cdslib/sheets/US_8ths</code> library. These symbols include metric sheet symbols<code> A0 </code>through <code>A4 </code>and sheet symbols for the traditional <code>A</code>, <code>A.book</code> (vertical orientation), <code>B</code>, <code>C</code>,<code> D</code>, <code>E</code>, and<code> F</code> sizes.<br />
<a id="pgfId-1028832"></a>The library containing the sheet symbol entered in this field must be in your <code>cds.lib</code> file so that Verilog In can find the correct information.<br />
<a id="pgfId-1028833"></a>If the <em>Sheet Symbol</em> is <code>none</code>, Verilog In makes a single sheet schematic. If a specific sheet symbol size is <code>provided</code><em>,</em> and Verilog In cannot fit the schematic onto one sheet, it creates a multisheet schematic. A multisheet schematic has one index sheet and many schematic sheets. <br />
<a id="pgfId-1028834"></a>The view with the index sheet for the schematic has the same name as the Verilog module. The schematic sheets are numbered <code>cellname.sheetnnn</code> where <code>cellname</code> is the Verilog cell name and <code>nnn</code> is the sheet number. <br />
<a id="pgfId-1028835"></a>The default is <code>none</code>.<br />
<a id="pgfId-1028836"></a>For information about working with sheet symbols and multi-sheet schematics, refer to <em><a actuate="user" class="URL" href="../comphelp/chap4.html#firstpage" show="replace" xml:link="simple">Virtuoso Schematic Editor User Guide</a></em>.</li><li>
<a id="pgfId-1028840"></a><em>Maximum Number Of Rows </em><a id="maximumnumberofrows"></a><br />
<a id="pgfId-1028842"></a>Specify the maximum number of rows that Verilog In places on each sheet. Verilog In uses this option only on a multi-sheet schematic. The value must be an integer from 1 to 1024. <br />
<a id="pgfId-1028843"></a>Depending on the size of the instance symbols and the size of the sheet, Verilog In might not be able to place the maximum number of rows on a sheet. If you specify a value that is too large for the size of the instance symbols and the size of the sheet, Verilog In places as many rows as will fit on each sheet up to the maximum of 1024. <br />
<a id="pgfId-1028844"></a>The default is <code>1024</code>.</li><li>
<a id="pgfId-1028847"></a><em>Maximum Number Of Columns </em><a id="maximumnumberofcolumns"></a><br />
<a id="pgfId-1028849"></a>Specify the maximum number of columns that Verilog In places on each sheet. Verilog In uses this option only on a multi-sheet schematic. The value must be an integer from 1 to 1024. <br />
<a id="pgfId-1028857"></a>Depending on the size of the instance symbols and the size of the sheet, Verilog In might not be able to place the maximum number of columns on a sheet. If you specify a value that is too large for the size of the instance symbols and the size of the sheet, Verilog In places as many columns as will fit on each sheet up to the maximum of 1024. <br />
<a id="pgfId-1028858"></a>The default is <code>1024</code>.</li><li>
<a id="pgfId-1028861"></a><em>Font Height </em><a id="fontheight"></a><br />
<a id="pgfId-1028863"></a>Control the size of the font used for pin, wire, and instance labels. The value must be a real value between 0.0375 and 0.125. The wire and instance labels use the font size specified in <em>Font Height</em>. Pin labels are scaled down to 75 percent of the specified size. <br />
<a id="pgfId-1028864"></a>The default is <code>0.0625</code>.</li><li>
<a id="pgfId-1028867"></a><em>Line To Line Spacing </em><a id="linetolinespacing"></a><br />
<a id="pgfId-1028869"></a>Specify the spacing in inches between nets flowing in a channel for each sheet. The spacing for net segments connected to instance pins depends on the pins placed on symbols of the instances. Line To Line Spacing is used for all other net segments. The value must be a decimal number in the range of 0.19 to .5 inches. <br />
<a id="pgfId-1028870"></a>The default is <code>0.2</code>.<br /><div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1028871"></a>The line to line spacing range is 0.125 to 0.625 inches.</div></li><li>
<a id="pgfId-1028874"></a><em>Line To Component Spacing </em><a id="linetocomponentspacing"></a><br />
<a id="pgfId-1028876"></a>Specify the spacing in inches between a component and the nearest net flowing in a channel. The value must be a decimal number in the range of 0.19 to .5 inches. <br />
<a id="pgfId-1028877"></a>The default is<em> </em><code>0.2</code>.</li><li>
<a id="pgfId-1028880"></a><em>Component Density </em><a id="componentdensity"></a><br />
<a id="pgfId-1028882"></a>Control the density of the schematic. The value must be an integer from 0 to 100, where 100 is the most dense and 0 is the least dense. <br />
<a id="pgfId-1028883"></a>The default is<code> 0</code>.</li></ul>





























<h2>
<a id="pgfId-1015037"></a><a id="29115"></a>How Verilog In Imports Data<a id="Imports Data"></a></h2>

<p>
<a id="pgfId-1015038"></a>This section describes</p>
<ul><li>
<a id="pgfId-1015039"></a>How Verilog In classifies modules</li><li>
<a id="pgfId-1015040"></a>Guidelines for modifying your design</li><li>
<a id="pgfId-1015041"></a>Guidelines for creating schematic symbols</li><li>
<a id="pgfId-1015042"></a>How Verilog In imports modules</li><li>
<a id="pgfId-1015043"></a>Escaped name mapping</li><li>
<a id="pgfId-1026607"></a>How Verilog In handles parameters and defparams</li><li>
<a id="pgfId-1015044"></a>Why some data is not imported</li><li>
<a id="pgfId-1015045"></a>Problems that might occur</li></ul>








<h3>
<a id="pgfId-1015046"></a>Types of Modules</h3>

<p>
<a id="pgfId-1015048"></a>Verilog HDL format is a textual description of the design. This format describes each design as a collection of modules. For each module in the design, Verilog In creates a cell in the Virtuoso Design Environment library. Verilog In looks at each module and decides if it is </p>
<ul><li>
<a id="pgfId-1015050"></a>A behavioral cell module, which is a module defined as a set of procedures</li><li>
<a id="pgfId-1015051"></a>A structural cell module, which is an interconnection of instances</li><li>
<a id="pgfId-1015052"></a>A Verilog HDL cell module</li></ul>


<p>
<a id="pgfId-1015054"></a>Verilog In treats User-Defined Primitives (UDPs) like modules. </p>
<p>
<a id="pgfId-1015055"></a>Regardless of the type of module, the imported design retains its connectivity between module instances.</p>

<h4>
<a id="pgfId-1015056"></a>Behavioral Cell Modules</h4>

<p>
<a id="pgfId-1015059"></a>If the module is behavioral, Verilog In imports it into a functional view and a symbol view. Verilog In decides that a module is behavioral if importing the module as a schematic does not capture all the information in the HDL description. In this case, the netlister might not be able to regenerate the HDL description from the schematic view of the module. Accordingly, Verilog In considers a module to be behavioral if any of the following is true:</p>
<ul><li>
<a id="pgfId-1015060"></a>The module has a specify block statement</li><li>
<a id="pgfId-1015061"></a>The module has an instance of the <code>cds_alias</code> module 
(Verilog In treats the <code>cds_alias</code> module as a special case.)</li><li>
<a id="pgfId-1015062"></a>The module has global or scoped nets</li><li>
<a id="pgfId-1015063"></a>The module has a child with multiple ports with the same name</li><li>
<a id="pgfId-1015064"></a>The module has an expression on a port</li><li>
<a id="pgfId-1015065"></a>The module has strengths defined for a gate</li><li>
<a id="pgfId-1015066"></a>The module has a task call, function call, or declaration</li><li>
<a id="pgfId-1015067"></a>The module has a delay statement</li><li>
<a id="pgfId-1015068"></a>The module has any behavioral statement</li><li>
<a id="pgfId-1015069"></a>The module has a reg declaration</li><li>
<a id="pgfId-1015070"></a>The module has compiler directives. Note the exceptions described below:<br />
<a id="pgfId-1015071"></a>A module is not always considered behavioral only because it has compiler directives. When a schematic is generated for a module that has compiler directives, all the compiler directives are ignored except &#39;<code>timescale</code>, which is added as a property on the schematic, &#39;<code>define</code>, and &#39;<code>ifdef</code><em>. </em><br />
<a id="pgfId-1015072"></a>The &#39;<code>include</code><italic>
 
and &#39;<code>define</code><em> </em>compiler directives are not always considered behavioral. Refer <a href="chap1.html#22101">Guidelines for Modifying Your Design</a>. </italic></li></ul>













<h4>
<a id="pgfId-1015076"></a>Structural Cell Modules</h4>

<p>
<a id="pgfId-1015079"></a>If the module is structural, Verilog In imports it into a schematic view and a symbol view. Verilog In decides a module is structural if it has only the following types of statements:</p>
<ul><li>
<a id="pgfId-1015080"></a>Module or UDP instantiations</li><li>
<a id="pgfId-1015081"></a>Gate instantiations</li><li>
<a id="pgfId-1015082"></a>Input and output ports, and wire net declarations</li></ul>


<p>
<a id="pgfId-1015083"></a>If the module has behavioral statements or is classified as behavioral (see the previous section), it is imported as a functional view.</p>

<h4>
<a id="pgfId-1015084"></a>Verilog HDL Cell Modules</h4>

<p>
<a id="pgfId-1015086"></a>If the module is a Verilog HDL cell, Verilog In uses the <em>Verilog Cell Modules</em> option on the Verilog In form to import the module as a functional view and create a symbol for it. If insufficient information is provided in the module to create a functional view, Verilog In creates only the symbol.</p>
<p>
<a id="pgfId-1015088"></a>Verilog In decides a module is a Verilog HDL cell if it meets one of the following conditions:</p>
<ul><li>
<a id="pgfId-1015089"></a>The module definition is in a <code>-y </code>directory or<code> -v </code>file, and the Verilog option <code>+nolibcell</code> is not specified.</li><li>
<a id="pgfId-1015091"></a>A<code> &#39;celldefine</code> compiler directive precedes the module.</li></ul>

<p>
<a id="pgfId-1015092"></a>For a description of a Verilog HDL cell, see the <em>Verilog-XL Reference</em>. </p>

<h3>
<a id="pgfId-1015094"></a><a id="22101"></a>Guidelines for Modifying Your Design</h3>

<p>
<a id="pgfId-1015098"></a>The <a id="modDesign"></a>following section describes how Verilog In imports data and tells you how to modify the design before and after you import it.</p>
<ul><li>
<a id="pgfId-1015099"></a>You must modify Verilog descriptions that are order-dependent with respect to compiler directives (for example, <code>&#39;</code>define) to remove this order dependency before they are imported (or entered using Virtuoso Schematic Editor). <br />
<a id="pgfId-1015100"></a>All compiler directives necessary for the correct interpretation of a module must be contained in the textual cellview describing that module in the Virtuoso Design Environment database. You can use the include file facility to include a set of &#39;<code>define</code> statements from a single file with all modules that use the resulting text macros.</li><li>
<a id="pgfId-1015104"></a>Verilog-XL &#39;<code>include</code> files are not managed in Virtuoso Design Environment. You must manage included files in your own directories. <br />
<a id="pgfId-1015105"></a>You must specify the full path names for included files or other required files (for example, memory files) in Verilog descriptions.</li><li>
<a id="pgfId-1015106"></a>Verilog In inserts files that are included by the &#8217;<code>include</code> directive into the module. <br />
<a id="pgfId-1015107"></a>Verilog In creates a schematic if possible. Otherwise Verilog In creates a functional view, which does not display the included file. </li><li>
<a id="pgfId-1015108"></a>An imported schematic that instantiates a lower level module uses an improper symbol for the lower level module when <ul><li>
<a id="pgfId-1015109"></a>A symbol exists for the lower level module before the import begins</li><li>
<a id="pgfId-1015110"></a>A mismatch exists between the ports on the lower level module that is imported and the existing symbol of the cell with which the lower level module is associated</li></ul><br />
<a id="pgfId-1015111"></a>You must either delete the existing symbols from your design file before you import the lower-level module or turn on the<em> Overwrite Existing Views</em> option on the Verilog In form.</li><li>
<a id="pgfId-1015112"></a>Verilog In might create incorrect schematics under certain conditions. In these cases, Verilog In reports in the log file that a problem occurred while creating or checking connectivity of the schematic. <br />
<a id="pgfId-1015113"></a>You must edit and correct the schematic.</li><li>
<a id="pgfId-1015114"></a>Verilog In saves the following information as properties on schematic views:<ul><li>
<a id="pgfId-1015115"></a>The <code>&#39;timescale</code> directive</li><li>
<a id="pgfId-1015116"></a>The <code>rise and fall</code> delay on Verilog primitives</li><li>
<a id="pgfId-1015117"></a>The <code>tri</code>, <code>tri0</code>, <code>tri1</code>, <code>trireg</code>,<code> wand</code>, <code>wor</code>, <code>triand</code>,<code> trior</code>, <code>supply0</code>, and <code>supply1</code> net declarations</li></ul></li><li>
<a id="pgfId-1015118"></a>Sometimes Verilog In creates schematics with objects that are off-grid. <br />
<a id="pgfId-1015119"></a>After you import the Verilog design, you might need to adjust the snap spacing to edit and manipulate these objects. For example, if symbols in a schematic have a different snap spacing from the schematic, the symbols might be off-grid. Refer to the following section for information about creating and editing symbols before you import the Verilog design.</li></ul>


















<h3>
<a id="pgfId-1015120"></a>Guidelines for Creating and Editing Symbols</h3>
<div class="webflare-information-macro webflare-macro-information">
<a id="pgfId-1015122"></a>
This section describes how to create or edit symbols using Virtuoso Schematic Editor before you import the Verilog design. These guidelines are for symbols that will be used in schematics created by Verilog In.</div>
<div class="webflare-information-macro webflare-macro-information">
<a id="pgfId-1015123"></a>
If you do not follow these guidelines when creating or editing symbols, Verilog In might not create schematics, or might create schematics that are incorrect or off-grid. Also, nets might overlap symbols and symbol labels might overlap nets or net labels.</div>

<ul><li>
<a id="pgfId-1015126"></a>To prevent extraction errors, make sure the snap spacing is 10 database units (dbu) or greater. <br />
<a id="pgfId-1015127"></a>When creating schematics, Verilog In takes the snap spacing for schematics and symbols from the property <code>xSnapSpacing</code> on the viewType schematic in the target library. Ideally, snap spacing should be an even number of dbu.</li><li>
<a id="pgfId-1015128"></a>To ensure that schematics are on-grid, check that the snap spacing of the target library and that of the symbols in the reference libraries are the same. <br />
<a id="pgfId-1015129"></a>If this is not possible, make sure the symbols in the reference libraries have a snap spacing that is a multiple of the snap spacing of the target library. </li><li>
<a id="pgfId-1015130"></a>To ensure that schematics are correct, check that the outer edges of all pin figures on each side of the symbol are on the same line (pin figures cannot be recessed from other pin figures) and are abutting the bounding box. <br />
<a id="pgfId-1015131"></a>The bounding box is the smallest box enclosing all pin figures and all shapes on the Device-Drawing Layer Purpose pair. Also, make sure that no symbol figures are beyond the pin figures on either side of the symbol shape. You should also specify a unique pin access direction on the pins of the symbol; otherwise, a net might be connected to a pin from a wrong direction.</li><li>
<a id="pgfId-1016998"></a>Snap spacing is set lower than 10 dbu in the <code>schematic</code> viewType in the target library.</li><li>
<a id="pgfId-1017007"></a>Snap spacing in the symbol is not a multiple of the snap spacing in the target.</li></ul>







<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1017016"></a>If the pins of a symbol are too close, the input/output pins of the cellview in which the symbol is placed may overlap (Figure 1-5). In such cases, the input/output pins are displaced and connected by name to the connecting net (Figure 1-6).</div>
<ul><li>
<a id="pgfId-1015132"></a>To ensure that schematics are on-grid, make sure all marked lengths are a multiple of the snap space, including the pin-to-pin distances and the origin-to-pin distance. <br />
<a id="pgfId-1015133"></a>Verilog In places the origin of the Virtuoso Symbol on the snap grid. If all marked lengths are not multiples of the snap space, the schematic will be off-grid. Usually this is not a problem because the Symbol Editor automatically imposes this restriction. Problems might occur only if the snap space of the symbol has been changed during or after editing the symbol.</li></ul>

<p>
<a id="pgfId-1015134"></a>The following figures show sample symbols that were created for use with Verilog In. Although the first figure does not show pins on the top side of the symbol figure, you can place pins on any side of the symbol figure. The second figure shows some common mistakes made when creating symbols for use with Verilog In.</p>

<p><strong>Figure 1-3
<a id="pgfId-1015205"></a>Sample Symbol Created for Verilog In Schematics</strong></p>
<p>
<a id="pgfId-1016274"></a></p>
<div class="webflare-div-image">
<img width="656" height="643" src="images/chap1-23.gif" /></div>
<p><strong>Figure 1-4
<a id="pgfId-1050890"></a>Common Mistakes Made When Creating Symbols</strong></p>
<p>
<a id="pgfId-1056689"></a></p>
<div class="webflare-div-image">
<img width="469" height="282" src="images/chap1-24.gif" /></div>
<p>
<a id="pgfId-1050894"></a></p>
<co-callout id="#id1050905">
<a id="pgfId-1050905"></a></co-callout>
<div class="webflare-div-image">
<img width="668" height="107" src="images/chap1-25.gif" /></div>
<co-callout id="#id1028137">
<a id="pgfId-1028137"></a></co-callout>
<p><strong>Figure 1-5
<a id="pgfId-1050864"></a></strong></p>
<p>
<a id="pgfId-1050868"></a></p>
<div class="webflare-div-image">
<img width="661" height="217" src="images/chap1-26.gif" /></div>
<p><strong>Figure 1-6
<a id="pgfId-1050869"></a></strong></p>
<p>
<a id="pgfId-1016351"></a></p>
<div class="webflare-div-image">
<img width="668" height="197" src="images/chap1-27.gif" /></div>
<h3>
<a id="pgfId-1015305"></a>How Verilog In Imports Modules</h3>

<p>
<a id="pgfId-1015308"></a>This section describes how Verilog In imports modules.</p>
<ul><li>
<a id="pgfId-1015309"></a>Verilog In considers a Verilog module and a Virtuoso Design Environment cell with the same name as the same entity.</li><li>
<a id="pgfId-1015310"></a>Verilog In creates a cell in the target library with the same name as the module and creates a symbol for the cell based on the constructs in the module. <br />
<a id="pgfId-1015311"></a>If the module is behavioral, Verilog In creates a functional cellview. If the module is structural, Verilog In creates a schematic cellview. Verilog In always creates a symbol, except when parameterized ports or duplicate ports are present in the module. Verilog In does not always create a functional or schematic cellview. </li><li>
<a id="pgfId-1015312"></a>If Verilog In identifies a module as structural and the module instantiates macromodules, Verilog In expands the macromodules in the schematic. <br />
<a id="pgfId-1015314"></a>If Verilog In identifies the module as behavioral, Verilog In does not expand the macromodules in the corresponding text view.</li><li>
<a id="pgfId-1015316"></a>Verilog In imports modules containing Verilog primitive strength specifications as textual cellviews, regardless of whether the strengths are Verilog keywords or integers.</li><li>
<a id="pgfId-1015317"></a>Verilog In does not import modules with multiple ports that have the same names. </li></ul>






<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1026490"></a>There is a limitation to the net name size of label which Verilog In can handle. If the number of bytes in the label for the net exceeds 16,384 bytes, then VerilogIn will exit with a message indicating the violating netname and its size in bytes. In this situation, the user is recommended to re-name or modify the net name accordingly such that size is within the maximum limit.</div>

<h3>
<a id="pgfId-1021467"></a><a id="Using Reference Libraries"></a>Using Reference Libraries to Import Incomplete Designs</h3>

<p>
<a id="pgfId-1021770"></a>Symbols from reference libraries are used to import incomplete designs.</p>
<p>
<a id="pgfId-1042293"></a>Consider the following example: </p>
<p>
<a id="pgfId-1042294"></a>If a module dff was imported earlier and a symbol exists for it in a reference library, you can import the module register (description given below) by giving the earlier imported library as a reference library without providing a definition for the module dff again. </p>
<table class="webflareTable" id="#id1051666">
<tbody><tr>
<td class="webflareTd" colspan="1" rowspan="1">
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1051678"></a>     module register(r, clk, data, ena, rst);<br />         output [7:0] r; input  [7:0] data; input clk, ena, rst;<br />         wire   [7:0] data, r;<br />         and a1(load, clk, ena);<br />         dff d0 (r[0], , load, data[0], rst),<br />         d1 (r[1], , load, data[1], rst), d2 (r[2], , load, data[2], rst),<br />         d3 (r[3], , load, data[3], rst), d4 (r[4], , load, data[4], rst),<br />         d5 (r[5], , load, data[5], rst), d6 (r[6], , load, data[6], rst),<br />         d7 (r[7], , load, data[7], rst);<br />     endmodule</pre>
</td>
</tr>
</tbody></table>
<p>
<a id="pgfId-1021888"></a>The search order for the symbol of an undefined module will be as follows:</p>
<p>
<a id="pgfId-1021912"></a>First, the symbol view of the cell is searched for in the reference library.</p>
<p>
<a id="pgfId-1021916"></a>Next, it is searched for in the destination library.</p>
<p>
<a id="pgfId-1021919"></a>Once a symbol is found and it passes the <h-hot><a href="chap1.html#SelectionCriteria">selection criteria</a></h-hot>, it is used to generate structural views for instantiating module(s). A message is then generated saying that the module has not been defined and that the symbol is being used.</p>
<p>
<a id="pgfId-1021921"></a>In case the symbol is not found or it does not pass the selection criteria, a functional view is created for the instantiating module(s).</p>

<h4>
<a id="pgfId-1021923"></a><a id="SelectionCriteria"></a>Selection Criteria</h4>

<p>
<a id="pgfId-1021925"></a>The selection of a symbol is based on a consistency check with the first instance encountered.</p>
<p>
<a id="pgfId-1021927"></a>1] A port number check is performed. For example, if the first instance encountered was:</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1021929"></a>Master1 A( w1, w2, w3 );</pre>

<p>
<a id="pgfId-1021930"></a>then the symbol should have at least 3 ports</p>
<p>
<a id="pgfId-1021932"></a>2] A port name check is performed if the first instance encountered is connected by name. For example, if the instance encountered was:</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1021933"></a>Master2 A(.A(w1),.B(w2),.C(w3),.D(w4),.E(w5),.F(ww6));</pre>

<p>
<a id="pgfId-1021935"></a>then, the ports <code>A</code>, <code>B</code>, <code>C</code>, <code>D</code>, <code>E</code>, <code>F</code> should exist in the symbol.</p>
<p>
<a id="pgfId-1027098"></a>The portOrder property on the symbol is used to resolve connectivity for implicitly connected instances. The portOrder property is added on all cell views created by Verilog In and is also used by the Virtuoso Design Environment Verilog netlister. In case a port order property is not found on the symbol, and an implicit instance is encountered Verilog In will terminate after displaying an error saying that it cannot resolve connectivity.</p>

<div class="webflare-information-macro webflare-macro-warning">
<a id="pgfId-1022057"></a>
To handle bus ports, a port with the name A would match the symbol port with the name A &lt;MSB:LSB&gt;.</div>
<h3>
<a id="pgfId-1021559"></a>Escaped Name Mapping</h3>

<p>
<a id="pgfId-1021525"></a>This section describes how Verilog In handles escaped names. Escaped names are names preceded by a backslash and followed by a space. The advantage of using escaped names is that certain characters that are illegal in Verilog can be used in escaped names.</p>
<ul><li>
<a id="pgfId-1021527"></a>The escaped names are mapped into legal names in the OpenAccess format and this information is stored in a file.</li><li>
<a id="pgfId-1015323"></a>Verilog In follows the Cadence standard name mapping scheme that is recognized by other Cadence tools.</li><li>
<a id="pgfId-1015324"></a>You can specify the name of the file in which you want the mapping information to be stored.</li><li>
<a id="pgfId-1015326"></a>The Verilog analyzer handles escaped names in certain cases. Information about these is not stored in the file.</li></ul>



<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1021600"></a>In 4.3.4, Verilog In used its own name mapping rules, but 4.4 onwards it uses the standard name mapping rules as described in <em><a actuate="user" class="URL" href="../caiuser/chap7.html#firstpage" show="replace" xml:link="simple">Chapter 7, Cadence Application Infrastructure User Guide</a></em>. The identifiers are mapped from the OA name space to the Verilog name space. You can use the Virtuoso&#8217;s search and replace capabilities to customize the mapping on generated schematics.</div>

<h3>
<a id="pgfId-1026683"></a>How Verilog In handles parameters and defparams</h3>

<p>
<a id="pgfId-1026684"></a>Modules containing parameters and defparams will be treated as structural with the following exceptions.</p>
<p>
<a id="pgfId-1026722"></a>Functional view will be created in the following cases.</p>
<ul><li>
<a id="pgfId-1026723"></a>If the datatype of the value for parameter or defparam is other than decimal integer values, real values, and strings.</li><li>
<a id="pgfId-1026635"></a>If the parameter or defparam contains any arithmetic or logical expressions.</li><li>
<a id="pgfId-1026751"></a>If the parameter or defparam contains any identifier defined earlier by parameter statement.</li><li>
<a id="pgfId-1026757"></a>If parameters are used in the port declaration or net declaration.</li><li>
<a id="pgfId-1026752"></a>The inline parameter instantiation is used, but the source file containing the module definition is not given. </li></ul>




<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1026645"></a>The paramOrder property will not be added to the schematic or symbol imported and the user may add this manually. For more details about paramOrder, see &#8220;<a actuate="user" class="URL" href="../ncveruser/chap5.html#paramOrder" show="replace" xml:link="simple">Adding Simulation Properties</a>&#8221; in the &#8220;Netlisting&#8221; chapter of the <em>Virtuoso NC Verilog Environment User Guide.</em></div>

<h3>
<a id="pgfId-1015327"></a>Data that is not Imported</h3>

<p>
<a id="pgfId-1015328"></a>This section describes data that is not imported by Verilog In.</p>
<ul><li>
<a id="pgfId-1015329"></a>If Verilog In finds a cell in a reference library that has the same name as the module, Verilog In checks the names, the number of ports, and the port direction of both the module and the existing cell and does not import the module.<br />
<a id="pgfId-1015330"></a>If any of these do not match, Verilog In reports an error in the <code>verilogIn.log</code> file. </li><li>
<a id="pgfId-1015332"></a>If your design refers to library modules that have identical names, Verilog In imports only the first module found. <br />
<a id="pgfId-1015333"></a>Therefore, if you want to import both modules, you must change the name and the references of one module. You cannot use the Verilog-XL command line option<em> </em><code>+liborder</code> as a work around because Verilog In does not support that option.</li><li>
<a id="pgfId-1015334"></a>If Verilog In finds a cell in the target library that has the same name and same view as the module, Verilog In does not import the module unless the <em>Overwrite Existing Views</em><em> </em>option is <code>on</code>.</li><li>
<a id="pgfId-1033171"></a>If Verilog In finds the symbol view of a cell in the target library, it does not import the symbol view unless an appropriate value is set for the <em>Overwrite Symbol Views</em><em> </em>option.</li><li>
<a id="pgfId-1015335"></a>If Verilog In identifies a module as structural, Verilog In does not import any comments inside or outside the module definition boundaries.</li><li>
<a id="pgfId-1015336"></a>If Verilog In identifies a module as functional, Verilog In does not import any text from within the module or text that follows the <code>endmodule</code> keyword, except for &#39;<code>endcelldefine</code><em>. </em><br />
<a id="pgfId-1015337"></a>Compiler directives that precede the module definition are shown in the functional view. Except for <em>&#39;</em><code>endcelldefine</code>, compiler directives that follow the <code>endmodule</code> keyword are imported into different cells.</li><li>
<a id="pgfId-1015338"></a>Verilog In does not import modules that are split across multiple files.</li><li>
<a id="pgfId-1015340"></a>Verilog In imports modules with parameterized ports as functional views but does not create a symbol for them.</li></ul>











<h3>
<a id="pgfId-1015341"></a>Problems that Might Occur</h3>

<p>
<a id="pgfId-1015342"></a>Before using Verilog In, be aware of the following problem that might result in loss of data.</p>

<div class="webflare-information-macro webflare-macro-warning">
<a id="pgfId-1015344"></a>
If you try to backannotate a design after it has been imported, net names and module names might be different from the original Verilog design.</div>
<h2>
<a id="pgfId-1015347"></a><a id="14408"></a>Verilog In Output Files</h2>

<p>
<a id="pgfId-1026942"></a>In <a id="verilogInOutFiles"></a>addition to creating a Virtuoso schematic or a Virtuoso netlist, Verilog In creates a log file named <code>verilogIn.log</code>, which is described in the following section. Verilog In also creates the <code>verilogIn.map.table</code> file, which contains the original escaped names and the corresponding mapped names.</p>

<h3>
<a id="pgfId-1015354"></a>The verilogIn.log File</h3>

<p>
<a id="pgfId-1015356"></a>The <code>verilogIn.log</code> file is generated after the import process is complete. This file contains </p>
<ul><li>
<a id="pgfId-1015357"></a>The module name</li><li>
<a id="pgfId-1015358"></a>Verification that the file was imported<br />
<a id="pgfId-1015652"></a>(If the module was not imported, the reason is given.)</li><li>
<a id="pgfId-1015361"></a>Any warnings related to the module</li></ul>



<p>
<a id="pgfId-1015362"></a>A <code>verilogIn.log</code> file contains entries, such as the following: </p>
<table class="webflareTable" id="#id1051701">
<tbody><tr>
<td class="webflareTd" colspan="1" rowspan="1">
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1051745"></a>@(#)$CDS: ihdl version 6.1.6-64b 03/19/2014 21:16 (sjfnl116) $&#160;&#160;Fri Mar 21 13:24:45 2014</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1051746"></a>Checked in functional view U_MUX_2_NONINV. UDP description found</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1051747"></a>Checked in functional view MUX21LB. Module is a cell</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1051748"></a>Checked in functional view U_FFD_P_RB_NOTI. UDP description found</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1051749"></a>Checked in functional view FD2. Module is a cell</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1051750"></a>Checked in functional view AN2. Module is a cell</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1051751"></a>Checked in symbol view_name</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1051752"></a>Checked in functional view counter_gnd. User specification</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1051703"></a>End of Logfile</pre>
</td>
</tr>
</tbody></table>

<h3>
<a id="pgfId-1015373"></a>The <a id="31520"></a>verilogIn.map.table File</h3>

<p>
<a id="pgfId-1015376"></a>The <code>verilogIn.map.table</code> file is created by Verilog In to store information about the original escaped names and the mapped names.<a id="mapTable"></a></p>
<p>
<a id="pgfId-1051781"></a>A <code>verilogIn.map.table</code> file contains entries such as the following:&#160;&#160;</p>
<table class="webflareTable" id="#id1051770">
<tbody><tr>
<td class="webflareTd" colspan="1" rowspan="1">
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1051780"></a>VerilogIn Version 4.4.1 Wed Feb 12 17:18:30 1997<br />Original Name   Mapped Name<br />*****Map table for module x*****<br />\a?*b   a?*b<br />\A*B&#160;&#160; A*B</pre>
</td>
</tr>
</tbody></table>

<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="preface.html" id="prev" title="Preface">Preface</a></em></b><b><em><a href="chap2.html" id="nex" title="Verilog In Standalone Mode">Verilog In Standalone Mode</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2020, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
</body></html>