#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\Program Files\PDS\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22631
#Hostname: HTYâ€˜sLaptop
Generated by Fabric Compiler (version 2022.1 build 99559) at Fri Sep 27 18:59:03 2024
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {{F:/SME files/SME309/codes/SME209_codes/lab1/project}} {F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v}
I: Verilog-0001: Analyzing file F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v
I: Verilog-0002: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 3)] Analyzing module control (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{F:/SME files/SME309/codes/SME209_codes/lab1/project}} {F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v} successfully.
Executing : .rtl_analyze -work work -include_path {{F:/SME files/SME309/codes/SME209_codes/lab1/project}} {F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v}
I: Verilog-0001: Analyzing file F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v
I: Verilog-0002: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 3)] Analyzing module Seven_Seg (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{F:/SME files/SME309/codes/SME209_codes/lab1/project}} {F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v} successfully.
Executing : .rtl_analyze -work work -include_path {{F:/SME files/SME309/codes/SME209_codes/lab1/project}} {F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v}
I: Verilog-0001: Analyzing file F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v
I: Verilog-0002: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 3)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{F:/SME files/SME309/codes/SME209_codes/lab1/project}} {F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v} successfully.
Executing : .rtl_analyze -work work -include_path {{F:/SME files/SME309/codes/SME209_codes/lab1/project}} {F:/SME files/SME309/codes/SME209_codes/lab1/project/instr_mem.v}
I: Verilog-0001: Analyzing file F:/SME files/SME309/codes/SME209_codes/lab1/project/instr_mem.v
I: Verilog-0002: [F:/SME files/SME309/codes/SME209_codes/lab1/project/instr_mem.v(line number: 3)] Analyzing module instr_mem (library work)
W: Verilog-2010: [F:/SME files/SME309/codes/SME209_codes/lab1/project/instr_mem.v(line number: 27)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -work work -include_path {{F:/SME files/SME309/codes/SME209_codes/lab1/project}} {F:/SME files/SME309/codes/SME209_codes/lab1/project/instr_mem.v} successfully.
Executing : .rtl_analyze -work work -include_path {{F:/SME files/SME309/codes/SME209_codes/lab1/project}} {F:/SME files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v}
I: Verilog-0001: Analyzing file F:/SME files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v
I: Verilog-0002: [F:/SME files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 1)] Analyzing module data_mem (library work)
W: Verilog-2010: [F:/SME files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 24)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -work work -include_path {{F:/SME files/SME309/codes/SME209_codes/lab1/project}} {F:/SME files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v} successfully.
Executing : .rtl_analyze -work work -include_path {{F:/SME files/SME309/codes/SME209_codes/lab1/project}} {F:/SME files/SME309/codes/SME209_codes/lab1/project/source/seg_decoder.v}
I: Verilog-0001: Analyzing file F:/SME files/SME309/codes/SME209_codes/lab1/project/source/seg_decoder.v
I: Verilog-0002: [F:/SME files/SME309/codes/SME209_codes/lab1/project/source/seg_decoder.v(line number: 1)] Analyzing module seg_decoder (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{F:/SME files/SME309/codes/SME209_codes/lab1/project}} {F:/SME files/SME309/codes/SME209_codes/lab1/project/source/seg_decoder.v} successfully.
I: Module "top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 2.151s wall, 0.000s user + 0.047s system = 0.047s CPU (2.2%)

Start rtl-elaborate.
I: Verilog-0003: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 3)] Elaborating module top
I: Module instance {top} parameter value:
    CLK_FREQ = 32'b00000101111101011110000100000000
I: Verilog-0004: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 33)] Elaborating instance ctrl
I: Verilog-0003: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 3)] Elaborating module control
I: Verilog-0004: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 42)] Elaborating instance ss
I: Verilog-0003: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 3)] Elaborating module Seven_Seg
I: Module instance {top.ss} parameter value:
    CLK_FREQ = 28'b0101111101011110000100000000
I: Verilog-0004: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 23)] Elaborating instance uu_seg_decoder
I: Verilog-0003: [F:/SME files/SME309/codes/SME209_codes/lab1/project/source/seg_decoder.v(line number: 1)] Elaborating module seg_decoder
I: Verilog-0004: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 54)] Elaborating instance u_instr_mem
I: Verilog-0003: [F:/SME files/SME309/codes/SME209_codes/lab1/project/instr_mem.v(line number: 3)] Elaborating module instr_mem
I: Verilog-0004: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 62)] Elaborating instance u_data_mem
I: Verilog-0003: [F:/SME files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 1)] Elaborating module data_mem
W: Verilog-2023: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 42)] Give initial value 0 for the no drive pin states in module instance top.ss
W: Verilog-2036: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 54)] Net addr[6:0] connected to input port of module instance top.u_instr_mem has no driver, tie it to 0
W: Verilog-2036: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 54)] Net addr[7] connected to input port of module instance top.u_instr_mem has no driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.018s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 22)] Latch is generated for signal num, possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 61)] Latch is generated for signal count_limit, possible missing assignment in an if or case statement.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.077s wall, 0.016s user + 0.047s system = 0.062s CPU (81.2%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.001s wall, 0.016s user + 0.000s system = 0.016s CPU (1164.0%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N126 (bmsWIDEMUX).
I: Constant propagation done on N11 (bmsWIDEMUX).
I: Constant propagation done on N21 (bmsWIDEMUX).
I: Constant propagation done on N33 (bmsWIDEMUX).
I: Constant propagation done on N13 (bmsWIDEINV).
I: Constant propagation done on N7 (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.027s wall, 0.016s user + 0.000s system = 0.016s CPU (58.5%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Fri Sep 27 18:59:06 2024
Action compile: Peak memory pool usage is 131 MB
