
Lab4_Full.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002b80  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08002c8c  08002c8c  00012c8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002cb0  08002cb0  00020020  2**0
                  CONTENTS
  4 .ARM          00000000  08002cb0  08002cb0  00020020  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002cb0  08002cb0  00020020  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002cb0  08002cb0  00012cb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002cb4  08002cb4  00012cb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000020  20000000  08002cb8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001c0  20000020  08002cd8  00020020  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001e0  08002cd8  000201e0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020020  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009909  00000000  00000000  00020049  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c90  00000000  00000000  00029952  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a88  00000000  00000000  0002b5e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000998  00000000  00000000  0002c070  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016edd  00000000  00000000  0002ca08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c345  00000000  00000000  000438e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000825e5  00000000  00000000  0004fc2a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d220f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000296c  00000000  00000000  000d2264  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000020 	.word	0x20000020
 8000128:	00000000 	.word	0x00000000
 800012c:	08002c74 	.word	0x08002c74

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000024 	.word	0x20000024
 8000148:	08002c74 	.word	0x08002c74

0800014c <display7SEG>:
#include "7segment.h"

static int led_buffer[4] = {0, 0, 0, 0};
static int seven_seg_index = 0;

void display7SEG(int num) {
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	if (num == 0) {
 8000154:	687b      	ldr	r3, [r7, #4]
 8000156:	2b00      	cmp	r3, #0
 8000158:	d122      	bne.n	80001a0 <display7SEG+0x54>
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 800015a:	2200      	movs	r2, #0
 800015c:	2101      	movs	r1, #1
 800015e:	48bd      	ldr	r0, [pc, #756]	; (8000454 <display7SEG+0x308>)
 8000160:	f001 fd73 	bl	8001c4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8000164:	2200      	movs	r2, #0
 8000166:	2102      	movs	r1, #2
 8000168:	48ba      	ldr	r0, [pc, #744]	; (8000454 <display7SEG+0x308>)
 800016a:	f001 fd6e 	bl	8001c4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 800016e:	2200      	movs	r2, #0
 8000170:	2104      	movs	r1, #4
 8000172:	48b8      	ldr	r0, [pc, #736]	; (8000454 <display7SEG+0x308>)
 8000174:	f001 fd69 	bl	8001c4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 8000178:	2200      	movs	r2, #0
 800017a:	2108      	movs	r1, #8
 800017c:	48b5      	ldr	r0, [pc, #724]	; (8000454 <display7SEG+0x308>)
 800017e:	f001 fd64 	bl	8001c4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET);
 8000182:	2200      	movs	r2, #0
 8000184:	2110      	movs	r1, #16
 8000186:	48b3      	ldr	r0, [pc, #716]	; (8000454 <display7SEG+0x308>)
 8000188:	f001 fd5f 	bl	8001c4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 800018c:	2200      	movs	r2, #0
 800018e:	2120      	movs	r1, #32
 8000190:	48b0      	ldr	r0, [pc, #704]	; (8000454 <display7SEG+0x308>)
 8000192:	f001 fd5a 	bl	8001c4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, SET);
 8000196:	2201      	movs	r2, #1
 8000198:	2140      	movs	r1, #64	; 0x40
 800019a:	48ae      	ldr	r0, [pc, #696]	; (8000454 <display7SEG+0x308>)
 800019c:	f001 fd55 	bl	8001c4a <HAL_GPIO_WritePin>
	}

	if (num == 1) {
 80001a0:	687b      	ldr	r3, [r7, #4]
 80001a2:	2b01      	cmp	r3, #1
 80001a4:	d122      	bne.n	80001ec <display7SEG+0xa0>
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, SET);
 80001a6:	2201      	movs	r2, #1
 80001a8:	2101      	movs	r1, #1
 80001aa:	48aa      	ldr	r0, [pc, #680]	; (8000454 <display7SEG+0x308>)
 80001ac:	f001 fd4d 	bl	8001c4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 80001b0:	2200      	movs	r2, #0
 80001b2:	2102      	movs	r1, #2
 80001b4:	48a7      	ldr	r0, [pc, #668]	; (8000454 <display7SEG+0x308>)
 80001b6:	f001 fd48 	bl	8001c4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 80001ba:	2200      	movs	r2, #0
 80001bc:	2104      	movs	r1, #4
 80001be:	48a5      	ldr	r0, [pc, #660]	; (8000454 <display7SEG+0x308>)
 80001c0:	f001 fd43 	bl	8001c4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, SET);
 80001c4:	2201      	movs	r2, #1
 80001c6:	2108      	movs	r1, #8
 80001c8:	48a2      	ldr	r0, [pc, #648]	; (8000454 <display7SEG+0x308>)
 80001ca:	f001 fd3e 	bl	8001c4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 80001ce:	2201      	movs	r2, #1
 80001d0:	2110      	movs	r1, #16
 80001d2:	48a0      	ldr	r0, [pc, #640]	; (8000454 <display7SEG+0x308>)
 80001d4:	f001 fd39 	bl	8001c4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET);
 80001d8:	2201      	movs	r2, #1
 80001da:	2120      	movs	r1, #32
 80001dc:	489d      	ldr	r0, [pc, #628]	; (8000454 <display7SEG+0x308>)
 80001de:	f001 fd34 	bl	8001c4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, SET);
 80001e2:	2201      	movs	r2, #1
 80001e4:	2140      	movs	r1, #64	; 0x40
 80001e6:	489b      	ldr	r0, [pc, #620]	; (8000454 <display7SEG+0x308>)
 80001e8:	f001 fd2f 	bl	8001c4a <HAL_GPIO_WritePin>
	}

	if (num == 2) {
 80001ec:	687b      	ldr	r3, [r7, #4]
 80001ee:	2b02      	cmp	r3, #2
 80001f0:	d122      	bne.n	8000238 <display7SEG+0xec>
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 80001f2:	2200      	movs	r2, #0
 80001f4:	2101      	movs	r1, #1
 80001f6:	4897      	ldr	r0, [pc, #604]	; (8000454 <display7SEG+0x308>)
 80001f8:	f001 fd27 	bl	8001c4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 80001fc:	2200      	movs	r2, #0
 80001fe:	2102      	movs	r1, #2
 8000200:	4894      	ldr	r0, [pc, #592]	; (8000454 <display7SEG+0x308>)
 8000202:	f001 fd22 	bl	8001c4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, SET);
 8000206:	2201      	movs	r2, #1
 8000208:	2104      	movs	r1, #4
 800020a:	4892      	ldr	r0, [pc, #584]	; (8000454 <display7SEG+0x308>)
 800020c:	f001 fd1d 	bl	8001c4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 8000210:	2200      	movs	r2, #0
 8000212:	2108      	movs	r1, #8
 8000214:	488f      	ldr	r0, [pc, #572]	; (8000454 <display7SEG+0x308>)
 8000216:	f001 fd18 	bl	8001c4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET);
 800021a:	2200      	movs	r2, #0
 800021c:	2110      	movs	r1, #16
 800021e:	488d      	ldr	r0, [pc, #564]	; (8000454 <display7SEG+0x308>)
 8000220:	f001 fd13 	bl	8001c4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET);
 8000224:	2201      	movs	r2, #1
 8000226:	2120      	movs	r1, #32
 8000228:	488a      	ldr	r0, [pc, #552]	; (8000454 <display7SEG+0x308>)
 800022a:	f001 fd0e 	bl	8001c4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 800022e:	2200      	movs	r2, #0
 8000230:	2140      	movs	r1, #64	; 0x40
 8000232:	4888      	ldr	r0, [pc, #544]	; (8000454 <display7SEG+0x308>)
 8000234:	f001 fd09 	bl	8001c4a <HAL_GPIO_WritePin>
	}

	if (num == 3) {
 8000238:	687b      	ldr	r3, [r7, #4]
 800023a:	2b03      	cmp	r3, #3
 800023c:	d122      	bne.n	8000284 <display7SEG+0x138>
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 800023e:	2200      	movs	r2, #0
 8000240:	2101      	movs	r1, #1
 8000242:	4884      	ldr	r0, [pc, #528]	; (8000454 <display7SEG+0x308>)
 8000244:	f001 fd01 	bl	8001c4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8000248:	2200      	movs	r2, #0
 800024a:	2102      	movs	r1, #2
 800024c:	4881      	ldr	r0, [pc, #516]	; (8000454 <display7SEG+0x308>)
 800024e:	f001 fcfc 	bl	8001c4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8000252:	2200      	movs	r2, #0
 8000254:	2104      	movs	r1, #4
 8000256:	487f      	ldr	r0, [pc, #508]	; (8000454 <display7SEG+0x308>)
 8000258:	f001 fcf7 	bl	8001c4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 800025c:	2200      	movs	r2, #0
 800025e:	2108      	movs	r1, #8
 8000260:	487c      	ldr	r0, [pc, #496]	; (8000454 <display7SEG+0x308>)
 8000262:	f001 fcf2 	bl	8001c4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 8000266:	2201      	movs	r2, #1
 8000268:	2110      	movs	r1, #16
 800026a:	487a      	ldr	r0, [pc, #488]	; (8000454 <display7SEG+0x308>)
 800026c:	f001 fced 	bl	8001c4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET);
 8000270:	2201      	movs	r2, #1
 8000272:	2120      	movs	r1, #32
 8000274:	4877      	ldr	r0, [pc, #476]	; (8000454 <display7SEG+0x308>)
 8000276:	f001 fce8 	bl	8001c4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 800027a:	2200      	movs	r2, #0
 800027c:	2140      	movs	r1, #64	; 0x40
 800027e:	4875      	ldr	r0, [pc, #468]	; (8000454 <display7SEG+0x308>)
 8000280:	f001 fce3 	bl	8001c4a <HAL_GPIO_WritePin>
	}

	if (num == 4) {
 8000284:	687b      	ldr	r3, [r7, #4]
 8000286:	2b04      	cmp	r3, #4
 8000288:	d122      	bne.n	80002d0 <display7SEG+0x184>
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, SET);
 800028a:	2201      	movs	r2, #1
 800028c:	2101      	movs	r1, #1
 800028e:	4871      	ldr	r0, [pc, #452]	; (8000454 <display7SEG+0x308>)
 8000290:	f001 fcdb 	bl	8001c4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8000294:	2200      	movs	r2, #0
 8000296:	2102      	movs	r1, #2
 8000298:	486e      	ldr	r0, [pc, #440]	; (8000454 <display7SEG+0x308>)
 800029a:	f001 fcd6 	bl	8001c4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 800029e:	2200      	movs	r2, #0
 80002a0:	2104      	movs	r1, #4
 80002a2:	486c      	ldr	r0, [pc, #432]	; (8000454 <display7SEG+0x308>)
 80002a4:	f001 fcd1 	bl	8001c4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, SET);
 80002a8:	2201      	movs	r2, #1
 80002aa:	2108      	movs	r1, #8
 80002ac:	4869      	ldr	r0, [pc, #420]	; (8000454 <display7SEG+0x308>)
 80002ae:	f001 fccc 	bl	8001c4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 80002b2:	2201      	movs	r2, #1
 80002b4:	2110      	movs	r1, #16
 80002b6:	4867      	ldr	r0, [pc, #412]	; (8000454 <display7SEG+0x308>)
 80002b8:	f001 fcc7 	bl	8001c4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 80002bc:	2200      	movs	r2, #0
 80002be:	2120      	movs	r1, #32
 80002c0:	4864      	ldr	r0, [pc, #400]	; (8000454 <display7SEG+0x308>)
 80002c2:	f001 fcc2 	bl	8001c4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 80002c6:	2200      	movs	r2, #0
 80002c8:	2140      	movs	r1, #64	; 0x40
 80002ca:	4862      	ldr	r0, [pc, #392]	; (8000454 <display7SEG+0x308>)
 80002cc:	f001 fcbd 	bl	8001c4a <HAL_GPIO_WritePin>
	}

	if (num == 5) {
 80002d0:	687b      	ldr	r3, [r7, #4]
 80002d2:	2b05      	cmp	r3, #5
 80002d4:	d122      	bne.n	800031c <display7SEG+0x1d0>
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 80002d6:	2200      	movs	r2, #0
 80002d8:	2101      	movs	r1, #1
 80002da:	485e      	ldr	r0, [pc, #376]	; (8000454 <display7SEG+0x308>)
 80002dc:	f001 fcb5 	bl	8001c4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, SET);
 80002e0:	2201      	movs	r2, #1
 80002e2:	2102      	movs	r1, #2
 80002e4:	485b      	ldr	r0, [pc, #364]	; (8000454 <display7SEG+0x308>)
 80002e6:	f001 fcb0 	bl	8001c4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 80002ea:	2200      	movs	r2, #0
 80002ec:	2104      	movs	r1, #4
 80002ee:	4859      	ldr	r0, [pc, #356]	; (8000454 <display7SEG+0x308>)
 80002f0:	f001 fcab 	bl	8001c4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 80002f4:	2200      	movs	r2, #0
 80002f6:	2108      	movs	r1, #8
 80002f8:	4856      	ldr	r0, [pc, #344]	; (8000454 <display7SEG+0x308>)
 80002fa:	f001 fca6 	bl	8001c4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 80002fe:	2201      	movs	r2, #1
 8000300:	2110      	movs	r1, #16
 8000302:	4854      	ldr	r0, [pc, #336]	; (8000454 <display7SEG+0x308>)
 8000304:	f001 fca1 	bl	8001c4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 8000308:	2200      	movs	r2, #0
 800030a:	2120      	movs	r1, #32
 800030c:	4851      	ldr	r0, [pc, #324]	; (8000454 <display7SEG+0x308>)
 800030e:	f001 fc9c 	bl	8001c4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 8000312:	2200      	movs	r2, #0
 8000314:	2140      	movs	r1, #64	; 0x40
 8000316:	484f      	ldr	r0, [pc, #316]	; (8000454 <display7SEG+0x308>)
 8000318:	f001 fc97 	bl	8001c4a <HAL_GPIO_WritePin>
	}

	if (num == 6) {
 800031c:	687b      	ldr	r3, [r7, #4]
 800031e:	2b06      	cmp	r3, #6
 8000320:	d122      	bne.n	8000368 <display7SEG+0x21c>
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8000322:	2200      	movs	r2, #0
 8000324:	2101      	movs	r1, #1
 8000326:	484b      	ldr	r0, [pc, #300]	; (8000454 <display7SEG+0x308>)
 8000328:	f001 fc8f 	bl	8001c4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, SET);
 800032c:	2201      	movs	r2, #1
 800032e:	2102      	movs	r1, #2
 8000330:	4848      	ldr	r0, [pc, #288]	; (8000454 <display7SEG+0x308>)
 8000332:	f001 fc8a 	bl	8001c4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8000336:	2200      	movs	r2, #0
 8000338:	2104      	movs	r1, #4
 800033a:	4846      	ldr	r0, [pc, #280]	; (8000454 <display7SEG+0x308>)
 800033c:	f001 fc85 	bl	8001c4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 8000340:	2200      	movs	r2, #0
 8000342:	2108      	movs	r1, #8
 8000344:	4843      	ldr	r0, [pc, #268]	; (8000454 <display7SEG+0x308>)
 8000346:	f001 fc80 	bl	8001c4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET);
 800034a:	2200      	movs	r2, #0
 800034c:	2110      	movs	r1, #16
 800034e:	4841      	ldr	r0, [pc, #260]	; (8000454 <display7SEG+0x308>)
 8000350:	f001 fc7b 	bl	8001c4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 8000354:	2200      	movs	r2, #0
 8000356:	2120      	movs	r1, #32
 8000358:	483e      	ldr	r0, [pc, #248]	; (8000454 <display7SEG+0x308>)
 800035a:	f001 fc76 	bl	8001c4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 800035e:	2200      	movs	r2, #0
 8000360:	2140      	movs	r1, #64	; 0x40
 8000362:	483c      	ldr	r0, [pc, #240]	; (8000454 <display7SEG+0x308>)
 8000364:	f001 fc71 	bl	8001c4a <HAL_GPIO_WritePin>
	}

	if (num == 7) {
 8000368:	687b      	ldr	r3, [r7, #4]
 800036a:	2b07      	cmp	r3, #7
 800036c:	d122      	bne.n	80003b4 <display7SEG+0x268>
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 800036e:	2200      	movs	r2, #0
 8000370:	2101      	movs	r1, #1
 8000372:	4838      	ldr	r0, [pc, #224]	; (8000454 <display7SEG+0x308>)
 8000374:	f001 fc69 	bl	8001c4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8000378:	2200      	movs	r2, #0
 800037a:	2102      	movs	r1, #2
 800037c:	4835      	ldr	r0, [pc, #212]	; (8000454 <display7SEG+0x308>)
 800037e:	f001 fc64 	bl	8001c4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8000382:	2200      	movs	r2, #0
 8000384:	2104      	movs	r1, #4
 8000386:	4833      	ldr	r0, [pc, #204]	; (8000454 <display7SEG+0x308>)
 8000388:	f001 fc5f 	bl	8001c4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, SET);
 800038c:	2201      	movs	r2, #1
 800038e:	2108      	movs	r1, #8
 8000390:	4830      	ldr	r0, [pc, #192]	; (8000454 <display7SEG+0x308>)
 8000392:	f001 fc5a 	bl	8001c4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 8000396:	2201      	movs	r2, #1
 8000398:	2110      	movs	r1, #16
 800039a:	482e      	ldr	r0, [pc, #184]	; (8000454 <display7SEG+0x308>)
 800039c:	f001 fc55 	bl	8001c4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET);
 80003a0:	2201      	movs	r2, #1
 80003a2:	2120      	movs	r1, #32
 80003a4:	482b      	ldr	r0, [pc, #172]	; (8000454 <display7SEG+0x308>)
 80003a6:	f001 fc50 	bl	8001c4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, SET);
 80003aa:	2201      	movs	r2, #1
 80003ac:	2140      	movs	r1, #64	; 0x40
 80003ae:	4829      	ldr	r0, [pc, #164]	; (8000454 <display7SEG+0x308>)
 80003b0:	f001 fc4b 	bl	8001c4a <HAL_GPIO_WritePin>
	}

	if (num == 8) {
 80003b4:	687b      	ldr	r3, [r7, #4]
 80003b6:	2b08      	cmp	r3, #8
 80003b8:	d122      	bne.n	8000400 <display7SEG+0x2b4>
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 80003ba:	2200      	movs	r2, #0
 80003bc:	2101      	movs	r1, #1
 80003be:	4825      	ldr	r0, [pc, #148]	; (8000454 <display7SEG+0x308>)
 80003c0:	f001 fc43 	bl	8001c4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 80003c4:	2200      	movs	r2, #0
 80003c6:	2102      	movs	r1, #2
 80003c8:	4822      	ldr	r0, [pc, #136]	; (8000454 <display7SEG+0x308>)
 80003ca:	f001 fc3e 	bl	8001c4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 80003ce:	2200      	movs	r2, #0
 80003d0:	2104      	movs	r1, #4
 80003d2:	4820      	ldr	r0, [pc, #128]	; (8000454 <display7SEG+0x308>)
 80003d4:	f001 fc39 	bl	8001c4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 80003d8:	2200      	movs	r2, #0
 80003da:	2108      	movs	r1, #8
 80003dc:	481d      	ldr	r0, [pc, #116]	; (8000454 <display7SEG+0x308>)
 80003de:	f001 fc34 	bl	8001c4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET);
 80003e2:	2200      	movs	r2, #0
 80003e4:	2110      	movs	r1, #16
 80003e6:	481b      	ldr	r0, [pc, #108]	; (8000454 <display7SEG+0x308>)
 80003e8:	f001 fc2f 	bl	8001c4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 80003ec:	2200      	movs	r2, #0
 80003ee:	2120      	movs	r1, #32
 80003f0:	4818      	ldr	r0, [pc, #96]	; (8000454 <display7SEG+0x308>)
 80003f2:	f001 fc2a 	bl	8001c4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 80003f6:	2200      	movs	r2, #0
 80003f8:	2140      	movs	r1, #64	; 0x40
 80003fa:	4816      	ldr	r0, [pc, #88]	; (8000454 <display7SEG+0x308>)
 80003fc:	f001 fc25 	bl	8001c4a <HAL_GPIO_WritePin>
	}

	if (num == 9) {
 8000400:	687b      	ldr	r3, [r7, #4]
 8000402:	2b09      	cmp	r3, #9
 8000404:	d122      	bne.n	800044c <display7SEG+0x300>
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8000406:	2200      	movs	r2, #0
 8000408:	2101      	movs	r1, #1
 800040a:	4812      	ldr	r0, [pc, #72]	; (8000454 <display7SEG+0x308>)
 800040c:	f001 fc1d 	bl	8001c4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8000410:	2200      	movs	r2, #0
 8000412:	2102      	movs	r1, #2
 8000414:	480f      	ldr	r0, [pc, #60]	; (8000454 <display7SEG+0x308>)
 8000416:	f001 fc18 	bl	8001c4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 800041a:	2200      	movs	r2, #0
 800041c:	2104      	movs	r1, #4
 800041e:	480d      	ldr	r0, [pc, #52]	; (8000454 <display7SEG+0x308>)
 8000420:	f001 fc13 	bl	8001c4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 8000424:	2200      	movs	r2, #0
 8000426:	2108      	movs	r1, #8
 8000428:	480a      	ldr	r0, [pc, #40]	; (8000454 <display7SEG+0x308>)
 800042a:	f001 fc0e 	bl	8001c4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 800042e:	2201      	movs	r2, #1
 8000430:	2110      	movs	r1, #16
 8000432:	4808      	ldr	r0, [pc, #32]	; (8000454 <display7SEG+0x308>)
 8000434:	f001 fc09 	bl	8001c4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 8000438:	2200      	movs	r2, #0
 800043a:	2120      	movs	r1, #32
 800043c:	4805      	ldr	r0, [pc, #20]	; (8000454 <display7SEG+0x308>)
 800043e:	f001 fc04 	bl	8001c4a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 8000442:	2200      	movs	r2, #0
 8000444:	2140      	movs	r1, #64	; 0x40
 8000446:	4803      	ldr	r0, [pc, #12]	; (8000454 <display7SEG+0x308>)
 8000448:	f001 fbff 	bl	8001c4a <HAL_GPIO_WritePin>
	}
}
 800044c:	bf00      	nop
 800044e:	3708      	adds	r7, #8
 8000450:	46bd      	mov	sp, r7
 8000452:	bd80      	pop	{r7, pc}
 8000454:	40010c00 	.word	0x40010c00

08000458 <setEnablePin>:

static void setEnablePin(int index) {
 8000458:	b580      	push	{r7, lr}
 800045a:	b082      	sub	sp, #8
 800045c:	af00      	add	r7, sp, #0
 800045e:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_SET);
 8000460:	2201      	movs	r2, #1
 8000462:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000466:	4821      	ldr	r0, [pc, #132]	; (80004ec <setEnablePin+0x94>)
 8000468:	f001 fbef 	bl	8001c4a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 800046c:	2201      	movs	r2, #1
 800046e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000472:	481e      	ldr	r0, [pc, #120]	; (80004ec <setEnablePin+0x94>)
 8000474:	f001 fbe9 	bl	8001c4a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 8000478:	2201      	movs	r2, #1
 800047a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800047e:	481b      	ldr	r0, [pc, #108]	; (80004ec <setEnablePin+0x94>)
 8000480:	f001 fbe3 	bl	8001c4a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 8000484:	2201      	movs	r2, #1
 8000486:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800048a:	4818      	ldr	r0, [pc, #96]	; (80004ec <setEnablePin+0x94>)
 800048c:	f001 fbdd 	bl	8001c4a <HAL_GPIO_WritePin>
 8000490:	687b      	ldr	r3, [r7, #4]
 8000492:	2b03      	cmp	r3, #3
 8000494:	d826      	bhi.n	80004e4 <setEnablePin+0x8c>
 8000496:	a201      	add	r2, pc, #4	; (adr r2, 800049c <setEnablePin+0x44>)
 8000498:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800049c:	080004ad 	.word	0x080004ad
 80004a0:	080004bb 	.word	0x080004bb
 80004a4:	080004c9 	.word	0x080004c9
 80004a8:	080004d7 	.word	0x080004d7

    switch(index) {
        case 0: HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_RESET); break;
 80004ac:	2200      	movs	r2, #0
 80004ae:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80004b2:	480e      	ldr	r0, [pc, #56]	; (80004ec <setEnablePin+0x94>)
 80004b4:	f001 fbc9 	bl	8001c4a <HAL_GPIO_WritePin>
 80004b8:	e014      	b.n	80004e4 <setEnablePin+0x8c>
        case 1: HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET); break;
 80004ba:	2200      	movs	r2, #0
 80004bc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80004c0:	480a      	ldr	r0, [pc, #40]	; (80004ec <setEnablePin+0x94>)
 80004c2:	f001 fbc2 	bl	8001c4a <HAL_GPIO_WritePin>
 80004c6:	e00d      	b.n	80004e4 <setEnablePin+0x8c>
        case 2: HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_RESET); break;
 80004c8:	2200      	movs	r2, #0
 80004ca:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80004ce:	4807      	ldr	r0, [pc, #28]	; (80004ec <setEnablePin+0x94>)
 80004d0:	f001 fbbb 	bl	8001c4a <HAL_GPIO_WritePin>
 80004d4:	e006      	b.n	80004e4 <setEnablePin+0x8c>
        case 3: HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_RESET); break;
 80004d6:	2200      	movs	r2, #0
 80004d8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80004dc:	4803      	ldr	r0, [pc, #12]	; (80004ec <setEnablePin+0x94>)
 80004de:	f001 fbb4 	bl	8001c4a <HAL_GPIO_WritePin>
 80004e2:	bf00      	nop
    }
}
 80004e4:	bf00      	nop
 80004e6:	3708      	adds	r7, #8
 80004e8:	46bd      	mov	sp, r7
 80004ea:	bd80      	pop	{r7, pc}
 80004ec:	40010800 	.word	0x40010800

080004f0 <update7SEG_Scan>:

void update7SEG_Scan() {
 80004f0:	b580      	push	{r7, lr}
 80004f2:	b082      	sub	sp, #8
 80004f4:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_SET);
 80004f6:	2201      	movs	r2, #1
 80004f8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80004fc:	4819      	ldr	r0, [pc, #100]	; (8000564 <update7SEG_Scan+0x74>)
 80004fe:	f001 fba4 	bl	8001c4a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 8000502:	2201      	movs	r2, #1
 8000504:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000508:	4816      	ldr	r0, [pc, #88]	; (8000564 <update7SEG_Scan+0x74>)
 800050a:	f001 fb9e 	bl	8001c4a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 800050e:	2201      	movs	r2, #1
 8000510:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000514:	4813      	ldr	r0, [pc, #76]	; (8000564 <update7SEG_Scan+0x74>)
 8000516:	f001 fb98 	bl	8001c4a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 800051a:	2201      	movs	r2, #1
 800051c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000520:	4810      	ldr	r0, [pc, #64]	; (8000564 <update7SEG_Scan+0x74>)
 8000522:	f001 fb92 	bl	8001c4a <HAL_GPIO_WritePin>

    int digit_to_display = led_buffer[seven_seg_index];
 8000526:	4b10      	ldr	r3, [pc, #64]	; (8000568 <update7SEG_Scan+0x78>)
 8000528:	681b      	ldr	r3, [r3, #0]
 800052a:	4a10      	ldr	r2, [pc, #64]	; (800056c <update7SEG_Scan+0x7c>)
 800052c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000530:	607b      	str	r3, [r7, #4]

    display7SEG(digit_to_display);
 8000532:	6878      	ldr	r0, [r7, #4]
 8000534:	f7ff fe0a 	bl	800014c <display7SEG>
    setEnablePin(seven_seg_index);
 8000538:	4b0b      	ldr	r3, [pc, #44]	; (8000568 <update7SEG_Scan+0x78>)
 800053a:	681b      	ldr	r3, [r3, #0]
 800053c:	4618      	mov	r0, r3
 800053e:	f7ff ff8b 	bl	8000458 <setEnablePin>

    seven_seg_index++;
 8000542:	4b09      	ldr	r3, [pc, #36]	; (8000568 <update7SEG_Scan+0x78>)
 8000544:	681b      	ldr	r3, [r3, #0]
 8000546:	3301      	adds	r3, #1
 8000548:	4a07      	ldr	r2, [pc, #28]	; (8000568 <update7SEG_Scan+0x78>)
 800054a:	6013      	str	r3, [r2, #0]
    if (seven_seg_index >= 4) {
 800054c:	4b06      	ldr	r3, [pc, #24]	; (8000568 <update7SEG_Scan+0x78>)
 800054e:	681b      	ldr	r3, [r3, #0]
 8000550:	2b03      	cmp	r3, #3
 8000552:	dd02      	ble.n	800055a <update7SEG_Scan+0x6a>
        seven_seg_index = 0;
 8000554:	4b04      	ldr	r3, [pc, #16]	; (8000568 <update7SEG_Scan+0x78>)
 8000556:	2200      	movs	r2, #0
 8000558:	601a      	str	r2, [r3, #0]
    }
}
 800055a:	bf00      	nop
 800055c:	3708      	adds	r7, #8
 800055e:	46bd      	mov	sp, r7
 8000560:	bd80      	pop	{r7, pc}
 8000562:	bf00      	nop
 8000564:	40010800 	.word	0x40010800
 8000568:	2000004c 	.word	0x2000004c
 800056c:	2000003c 	.word	0x2000003c

08000570 <set7SEG_Numbers>:

void set7SEG_Numbers(int num1, int num2) {
 8000570:	b480      	push	{r7}
 8000572:	b083      	sub	sp, #12
 8000574:	af00      	add	r7, sp, #0
 8000576:	6078      	str	r0, [r7, #4]
 8000578:	6039      	str	r1, [r7, #0]
    led_buffer[0] = num1 / 10;
 800057a:	687b      	ldr	r3, [r7, #4]
 800057c:	4a18      	ldr	r2, [pc, #96]	; (80005e0 <set7SEG_Numbers+0x70>)
 800057e:	fb82 1203 	smull	r1, r2, r2, r3
 8000582:	1092      	asrs	r2, r2, #2
 8000584:	17db      	asrs	r3, r3, #31
 8000586:	1ad3      	subs	r3, r2, r3
 8000588:	4a16      	ldr	r2, [pc, #88]	; (80005e4 <set7SEG_Numbers+0x74>)
 800058a:	6013      	str	r3, [r2, #0]
    led_buffer[1] = num1 % 10;
 800058c:	6879      	ldr	r1, [r7, #4]
 800058e:	4b14      	ldr	r3, [pc, #80]	; (80005e0 <set7SEG_Numbers+0x70>)
 8000590:	fb83 2301 	smull	r2, r3, r3, r1
 8000594:	109a      	asrs	r2, r3, #2
 8000596:	17cb      	asrs	r3, r1, #31
 8000598:	1ad2      	subs	r2, r2, r3
 800059a:	4613      	mov	r3, r2
 800059c:	009b      	lsls	r3, r3, #2
 800059e:	4413      	add	r3, r2
 80005a0:	005b      	lsls	r3, r3, #1
 80005a2:	1aca      	subs	r2, r1, r3
 80005a4:	4b0f      	ldr	r3, [pc, #60]	; (80005e4 <set7SEG_Numbers+0x74>)
 80005a6:	605a      	str	r2, [r3, #4]
    led_buffer[2] = num2 / 10;
 80005a8:	683b      	ldr	r3, [r7, #0]
 80005aa:	4a0d      	ldr	r2, [pc, #52]	; (80005e0 <set7SEG_Numbers+0x70>)
 80005ac:	fb82 1203 	smull	r1, r2, r2, r3
 80005b0:	1092      	asrs	r2, r2, #2
 80005b2:	17db      	asrs	r3, r3, #31
 80005b4:	1ad3      	subs	r3, r2, r3
 80005b6:	4a0b      	ldr	r2, [pc, #44]	; (80005e4 <set7SEG_Numbers+0x74>)
 80005b8:	6093      	str	r3, [r2, #8]
    led_buffer[3] = num2 % 10;
 80005ba:	6839      	ldr	r1, [r7, #0]
 80005bc:	4b08      	ldr	r3, [pc, #32]	; (80005e0 <set7SEG_Numbers+0x70>)
 80005be:	fb83 2301 	smull	r2, r3, r3, r1
 80005c2:	109a      	asrs	r2, r3, #2
 80005c4:	17cb      	asrs	r3, r1, #31
 80005c6:	1ad2      	subs	r2, r2, r3
 80005c8:	4613      	mov	r3, r2
 80005ca:	009b      	lsls	r3, r3, #2
 80005cc:	4413      	add	r3, r2
 80005ce:	005b      	lsls	r3, r3, #1
 80005d0:	1aca      	subs	r2, r1, r3
 80005d2:	4b04      	ldr	r3, [pc, #16]	; (80005e4 <set7SEG_Numbers+0x74>)
 80005d4:	60da      	str	r2, [r3, #12]
}
 80005d6:	bf00      	nop
 80005d8:	370c      	adds	r7, #12
 80005da:	46bd      	mov	sp, r7
 80005dc:	bc80      	pop	{r7}
 80005de:	4770      	bx	lr
 80005e0:	66666667 	.word	0x66666667
 80005e4:	2000003c 	.word	0x2000003c

080005e8 <update_7SEG_AutoMode>:

void update_7SEG_AutoMode() {
 80005e8:	b580      	push	{r7, lr}
 80005ea:	af00      	add	r7, sp, #0
	set7SEG_Numbers(timeLeft_Road1, timeLeft_Road2);
 80005ec:	4b04      	ldr	r3, [pc, #16]	; (8000600 <update_7SEG_AutoMode+0x18>)
 80005ee:	681b      	ldr	r3, [r3, #0]
 80005f0:	4a04      	ldr	r2, [pc, #16]	; (8000604 <update_7SEG_AutoMode+0x1c>)
 80005f2:	6812      	ldr	r2, [r2, #0]
 80005f4:	4611      	mov	r1, r2
 80005f6:	4618      	mov	r0, r3
 80005f8:	f7ff ffba 	bl	8000570 <set7SEG_Numbers>
}
 80005fc:	bf00      	nop
 80005fe:	bd80      	pop	{r7, pc}
 8000600:	200000b4 	.word	0x200000b4
 8000604:	200000b8 	.word	0x200000b8

08000608 <button_init>:

static int timer_for_long_press_counter[NO_OF_BUTTONS];
static int button_is_pressed_flag[NO_OF_BUTTONS];
static int button_is_long_pressed_flag[NO_OF_BUTTONS];

void button_init() {
 8000608:	b480      	push	{r7}
 800060a:	b083      	sub	sp, #12
 800060c:	af00      	add	r7, sp, #0
    for (int i = 0; i < NO_OF_BUTTONS; i++) {
 800060e:	2300      	movs	r3, #0
 8000610:	607b      	str	r3, [r7, #4]
 8000612:	e025      	b.n	8000660 <button_init+0x58>
        keyReg0[i] = NORMAL_STATE;
 8000614:	4a17      	ldr	r2, [pc, #92]	; (8000674 <button_init+0x6c>)
 8000616:	687b      	ldr	r3, [r7, #4]
 8000618:	2101      	movs	r1, #1
 800061a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        keyReg1[i] = NORMAL_STATE;
 800061e:	4a16      	ldr	r2, [pc, #88]	; (8000678 <button_init+0x70>)
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	2101      	movs	r1, #1
 8000624:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        keyReg2[i] = NORMAL_STATE;
 8000628:	4a14      	ldr	r2, [pc, #80]	; (800067c <button_init+0x74>)
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	2101      	movs	r1, #1
 800062e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

        keyReg3[i] = NORMAL_STATE;
 8000632:	4a13      	ldr	r2, [pc, #76]	; (8000680 <button_init+0x78>)
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	2101      	movs	r1, #1
 8000638:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        timer_for_long_press_counter[i] = DURATION_FOR_LONG_PRESS;
 800063c:	4a11      	ldr	r2, [pc, #68]	; (8000684 <button_init+0x7c>)
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	21c8      	movs	r1, #200	; 0xc8
 8000642:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        button_is_pressed_flag[i] = 0;
 8000646:	4a10      	ldr	r2, [pc, #64]	; (8000688 <button_init+0x80>)
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	2100      	movs	r1, #0
 800064c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        button_is_long_pressed_flag[i] = 0;
 8000650:	4a0e      	ldr	r2, [pc, #56]	; (800068c <button_init+0x84>)
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	2100      	movs	r1, #0
 8000656:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int i = 0; i < NO_OF_BUTTONS; i++) {
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	3301      	adds	r3, #1
 800065e:	607b      	str	r3, [r7, #4]
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	2b02      	cmp	r3, #2
 8000664:	ddd6      	ble.n	8000614 <button_init+0xc>
    }
}
 8000666:	bf00      	nop
 8000668:	bf00      	nop
 800066a:	370c      	adds	r7, #12
 800066c:	46bd      	mov	sp, r7
 800066e:	bc80      	pop	{r7}
 8000670:	4770      	bx	lr
 8000672:	bf00      	nop
 8000674:	20000050 	.word	0x20000050
 8000678:	2000005c 	.word	0x2000005c
 800067c:	20000068 	.word	0x20000068
 8000680:	20000074 	.word	0x20000074
 8000684:	20000080 	.word	0x20000080
 8000688:	2000008c 	.word	0x2000008c
 800068c:	20000098 	.word	0x20000098

08000690 <button_reading>:

void button_reading(void) {
 8000690:	b580      	push	{r7, lr}
 8000692:	b082      	sub	sp, #8
 8000694:	af00      	add	r7, sp, #0
    for (int i = 0; i < NO_OF_BUTTONS; i++) {
 8000696:	2300      	movs	r3, #0
 8000698:	607b      	str	r3, [r7, #4]
 800069a:	e099      	b.n	80007d0 <button_reading+0x140>
        keyReg0[i] = keyReg1[i];
 800069c:	4a51      	ldr	r2, [pc, #324]	; (80007e4 <button_reading+0x154>)
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80006a4:	4950      	ldr	r1, [pc, #320]	; (80007e8 <button_reading+0x158>)
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        keyReg1[i] = keyReg2[i];
 80006ac:	4a4f      	ldr	r2, [pc, #316]	; (80007ec <button_reading+0x15c>)
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80006b4:	494b      	ldr	r1, [pc, #300]	; (80007e4 <button_reading+0x154>)
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        //read button
        switch (i) {
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	2b02      	cmp	r3, #2
 80006c0:	d020      	beq.n	8000704 <button_reading+0x74>
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	2b02      	cmp	r3, #2
 80006c6:	dc29      	bgt.n	800071c <button_reading+0x8c>
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d003      	beq.n	80006d6 <button_reading+0x46>
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	2b01      	cmp	r3, #1
 80006d2:	d00b      	beq.n	80006ec <button_reading+0x5c>
                break;
            case 2:
                keyReg2[i] = HAL_GPIO_ReadPin(BUTTON3_GPIO_Port, BUTTON3_Pin);
                break;
            default:
                break;
 80006d4:	e022      	b.n	800071c <button_reading+0x8c>
                keyReg2[i] = HAL_GPIO_ReadPin(BUTTON1_GPIO_Port, BUTTON1_Pin);
 80006d6:	2180      	movs	r1, #128	; 0x80
 80006d8:	4845      	ldr	r0, [pc, #276]	; (80007f0 <button_reading+0x160>)
 80006da:	f001 fa9f 	bl	8001c1c <HAL_GPIO_ReadPin>
 80006de:	4603      	mov	r3, r0
 80006e0:	4619      	mov	r1, r3
 80006e2:	4a42      	ldr	r2, [pc, #264]	; (80007ec <button_reading+0x15c>)
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                break;
 80006ea:	e018      	b.n	800071e <button_reading+0x8e>
                keyReg2[i] = HAL_GPIO_ReadPin(BUTTON2_GPIO_Port, BUTTON2_Pin);
 80006ec:	f44f 7180 	mov.w	r1, #256	; 0x100
 80006f0:	483f      	ldr	r0, [pc, #252]	; (80007f0 <button_reading+0x160>)
 80006f2:	f001 fa93 	bl	8001c1c <HAL_GPIO_ReadPin>
 80006f6:	4603      	mov	r3, r0
 80006f8:	4619      	mov	r1, r3
 80006fa:	4a3c      	ldr	r2, [pc, #240]	; (80007ec <button_reading+0x15c>)
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                break;
 8000702:	e00c      	b.n	800071e <button_reading+0x8e>
                keyReg2[i] = HAL_GPIO_ReadPin(BUTTON3_GPIO_Port, BUTTON3_Pin);
 8000704:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000708:	4839      	ldr	r0, [pc, #228]	; (80007f0 <button_reading+0x160>)
 800070a:	f001 fa87 	bl	8001c1c <HAL_GPIO_ReadPin>
 800070e:	4603      	mov	r3, r0
 8000710:	4619      	mov	r1, r3
 8000712:	4a36      	ldr	r2, [pc, #216]	; (80007ec <button_reading+0x15c>)
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                break;
 800071a:	e000      	b.n	800071e <button_reading+0x8e>
                break;
 800071c:	bf00      	nop
        }

        //after debouncing
        if ((keyReg0[i] == keyReg1[i]) && (keyReg1[i] == keyReg2[i])) {
 800071e:	4a32      	ldr	r2, [pc, #200]	; (80007e8 <button_reading+0x158>)
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000726:	492f      	ldr	r1, [pc, #188]	; (80007e4 <button_reading+0x154>)
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800072e:	429a      	cmp	r2, r3
 8000730:	d14b      	bne.n	80007ca <button_reading+0x13a>
 8000732:	4a2c      	ldr	r2, [pc, #176]	; (80007e4 <button_reading+0x154>)
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800073a:	492c      	ldr	r1, [pc, #176]	; (80007ec <button_reading+0x15c>)
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000742:	429a      	cmp	r2, r3
 8000744:	d141      	bne.n	80007ca <button_reading+0x13a>

        	//nhan tha
            if (keyReg3[i] != keyReg2[i]) {
 8000746:	4a2b      	ldr	r2, [pc, #172]	; (80007f4 <button_reading+0x164>)
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800074e:	4927      	ldr	r1, [pc, #156]	; (80007ec <button_reading+0x15c>)
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000756:	429a      	cmp	r2, r3
 8000758:	d018      	beq.n	800078c <button_reading+0xfc>
                keyReg3[i] = keyReg2[i];
 800075a:	4a24      	ldr	r2, [pc, #144]	; (80007ec <button_reading+0x15c>)
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000762:	4924      	ldr	r1, [pc, #144]	; (80007f4 <button_reading+0x164>)
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

                if (keyReg2[i] == PRESSED_STATE) {
 800076a:	4a20      	ldr	r2, [pc, #128]	; (80007ec <button_reading+0x15c>)
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000772:	2b00      	cmp	r3, #0
 8000774:	d129      	bne.n	80007ca <button_reading+0x13a>
                    button_is_pressed_flag[i] = 1;
 8000776:	4a20      	ldr	r2, [pc, #128]	; (80007f8 <button_reading+0x168>)
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	2101      	movs	r1, #1
 800077c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

                    //reset counter
                    timer_for_long_press_counter[i] = DURATION_FOR_LONG_PRESS;
 8000780:	4a1e      	ldr	r2, [pc, #120]	; (80007fc <button_reading+0x16c>)
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	21c8      	movs	r1, #200	; 0xc8
 8000786:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 800078a:	e01e      	b.n	80007ca <button_reading+0x13a>
                }
            }
            //nhan de
            else {
                if (keyReg3[i] == PRESSED_STATE) {
 800078c:	4a19      	ldr	r2, [pc, #100]	; (80007f4 <button_reading+0x164>)
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000794:	2b00      	cmp	r3, #0
 8000796:	d118      	bne.n	80007ca <button_reading+0x13a>
                    timer_for_long_press_counter[i]--;
 8000798:	4a18      	ldr	r2, [pc, #96]	; (80007fc <button_reading+0x16c>)
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80007a0:	1e5a      	subs	r2, r3, #1
 80007a2:	4916      	ldr	r1, [pc, #88]	; (80007fc <button_reading+0x16c>)
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

                    if (timer_for_long_press_counter[i] <= 0) {
 80007aa:	4a14      	ldr	r2, [pc, #80]	; (80007fc <button_reading+0x16c>)
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	dc09      	bgt.n	80007ca <button_reading+0x13a>
                        button_is_long_pressed_flag[i] = 1;
 80007b6:	4a12      	ldr	r2, [pc, #72]	; (8000800 <button_reading+0x170>)
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	2101      	movs	r1, #1
 80007bc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

                        //reset counter
                        timer_for_long_press_counter[i] = DURATION_FOR_LONG_PRESS;
 80007c0:	4a0e      	ldr	r2, [pc, #56]	; (80007fc <button_reading+0x16c>)
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	21c8      	movs	r1, #200	; 0xc8
 80007c6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int i = 0; i < NO_OF_BUTTONS; i++) {
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	3301      	adds	r3, #1
 80007ce:	607b      	str	r3, [r7, #4]
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	2b02      	cmp	r3, #2
 80007d4:	f77f af62 	ble.w	800069c <button_reading+0xc>
                    }
                }
            }
        }
    }
}
 80007d8:	bf00      	nop
 80007da:	bf00      	nop
 80007dc:	3708      	adds	r7, #8
 80007de:	46bd      	mov	sp, r7
 80007e0:	bd80      	pop	{r7, pc}
 80007e2:	bf00      	nop
 80007e4:	2000005c 	.word	0x2000005c
 80007e8:	20000050 	.word	0x20000050
 80007ec:	20000068 	.word	0x20000068
 80007f0:	40010c00 	.word	0x40010c00
 80007f4:	20000074 	.word	0x20000074
 80007f8:	2000008c 	.word	0x2000008c
 80007fc:	20000080 	.word	0x20000080
 8000800:	20000098 	.word	0x20000098

08000804 <isButtonPressed>:

int isButtonPressed(int index) {
 8000804:	b480      	push	{r7}
 8000806:	b083      	sub	sp, #12
 8000808:	af00      	add	r7, sp, #0
 800080a:	6078      	str	r0, [r7, #4]
    if (index >= NO_OF_BUTTONS)
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	2b02      	cmp	r3, #2
 8000810:	dd01      	ble.n	8000816 <isButtonPressed+0x12>
    	return 0;
 8000812:	2300      	movs	r3, #0
 8000814:	e00d      	b.n	8000832 <isButtonPressed+0x2e>

    if (button_is_pressed_flag[index] == 1) {
 8000816:	4a09      	ldr	r2, [pc, #36]	; (800083c <isButtonPressed+0x38>)
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800081e:	2b01      	cmp	r3, #1
 8000820:	d106      	bne.n	8000830 <isButtonPressed+0x2c>
        button_is_pressed_flag[index] = 0;
 8000822:	4a06      	ldr	r2, [pc, #24]	; (800083c <isButtonPressed+0x38>)
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	2100      	movs	r1, #0
 8000828:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

        return 1;
 800082c:	2301      	movs	r3, #1
 800082e:	e000      	b.n	8000832 <isButtonPressed+0x2e>
    }

    return 0;
 8000830:	2300      	movs	r3, #0
}
 8000832:	4618      	mov	r0, r3
 8000834:	370c      	adds	r7, #12
 8000836:	46bd      	mov	sp, r7
 8000838:	bc80      	pop	{r7}
 800083a:	4770      	bx	lr
 800083c:	2000008c 	.word	0x2000008c

08000840 <isButtonLongPressed>:

int isButtonLongPressed(int index) {
 8000840:	b480      	push	{r7}
 8000842:	b083      	sub	sp, #12
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
    if (index >= NO_OF_BUTTONS)
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	2b02      	cmp	r3, #2
 800084c:	dd01      	ble.n	8000852 <isButtonLongPressed+0x12>
    	return 0;
 800084e:	2300      	movs	r3, #0
 8000850:	e00d      	b.n	800086e <isButtonLongPressed+0x2e>

    if (button_is_long_pressed_flag[index] == 1) {
 8000852:	4a09      	ldr	r2, [pc, #36]	; (8000878 <isButtonLongPressed+0x38>)
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800085a:	2b01      	cmp	r3, #1
 800085c:	d106      	bne.n	800086c <isButtonLongPressed+0x2c>
        button_is_long_pressed_flag[index] = 0;
 800085e:	4a06      	ldr	r2, [pc, #24]	; (8000878 <isButtonLongPressed+0x38>)
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	2100      	movs	r1, #0
 8000864:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

        return 1;
 8000868:	2301      	movs	r3, #1
 800086a:	e000      	b.n	800086e <isButtonLongPressed+0x2e>
    }

    return 0;
 800086c:	2300      	movs	r3, #0
}
 800086e:	4618      	mov	r0, r3
 8000870:	370c      	adds	r7, #12
 8000872:	46bd      	mov	sp, r7
 8000874:	bc80      	pop	{r7}
 8000876:	4770      	bx	lr
 8000878:	20000098 	.word	0x20000098

0800087c <fsm_automatic_run>:
#define TICK_PER_SEC  100

static int cnt_road1 = 0;
static int cnt_road2 = 0;

void fsm_automatic_run() {
 800087c:	b580      	push	{r7, lr}
 800087e:	af00      	add	r7, sp, #0
    // 1. cap nhat thoi gian hien thi (cho led 7 doan)
    if (cnt_road1 > 0) timeLeft_Road1 = (cnt_road1 + 99) / TICK_PER_SEC;
 8000880:	4b76      	ldr	r3, [pc, #472]	; (8000a5c <fsm_automatic_run+0x1e0>)
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	2b00      	cmp	r3, #0
 8000886:	dd0b      	ble.n	80008a0 <fsm_automatic_run+0x24>
 8000888:	4b74      	ldr	r3, [pc, #464]	; (8000a5c <fsm_automatic_run+0x1e0>)
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	3363      	adds	r3, #99	; 0x63
 800088e:	4a74      	ldr	r2, [pc, #464]	; (8000a60 <fsm_automatic_run+0x1e4>)
 8000890:	fb82 1203 	smull	r1, r2, r2, r3
 8000894:	1152      	asrs	r2, r2, #5
 8000896:	17db      	asrs	r3, r3, #31
 8000898:	1ad3      	subs	r3, r2, r3
 800089a:	4a72      	ldr	r2, [pc, #456]	; (8000a64 <fsm_automatic_run+0x1e8>)
 800089c:	6013      	str	r3, [r2, #0]
 800089e:	e002      	b.n	80008a6 <fsm_automatic_run+0x2a>
    else timeLeft_Road1 = 0;
 80008a0:	4b70      	ldr	r3, [pc, #448]	; (8000a64 <fsm_automatic_run+0x1e8>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	601a      	str	r2, [r3, #0]

    if (cnt_road2 > 0) timeLeft_Road2 = (cnt_road2 + 99) / TICK_PER_SEC;
 80008a6:	4b70      	ldr	r3, [pc, #448]	; (8000a68 <fsm_automatic_run+0x1ec>)
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	dd0b      	ble.n	80008c6 <fsm_automatic_run+0x4a>
 80008ae:	4b6e      	ldr	r3, [pc, #440]	; (8000a68 <fsm_automatic_run+0x1ec>)
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	3363      	adds	r3, #99	; 0x63
 80008b4:	4a6a      	ldr	r2, [pc, #424]	; (8000a60 <fsm_automatic_run+0x1e4>)
 80008b6:	fb82 1203 	smull	r1, r2, r2, r3
 80008ba:	1152      	asrs	r2, r2, #5
 80008bc:	17db      	asrs	r3, r3, #31
 80008be:	1ad3      	subs	r3, r2, r3
 80008c0:	4a6a      	ldr	r2, [pc, #424]	; (8000a6c <fsm_automatic_run+0x1f0>)
 80008c2:	6013      	str	r3, [r2, #0]
 80008c4:	e002      	b.n	80008cc <fsm_automatic_run+0x50>
    else timeLeft_Road2 = 0;
 80008c6:	4b69      	ldr	r3, [pc, #420]	; (8000a6c <fsm_automatic_run+0x1f0>)
 80008c8:	2200      	movs	r2, #0
 80008ca:	601a      	str	r2, [r3, #0]

    update_7SEG_AutoMode();
 80008cc:	f7ff fe8c 	bl	80005e8 <update_7SEG_AutoMode>

    // 2. may trang thai
    switch (traffic_status) {
 80008d0:	4b67      	ldr	r3, [pc, #412]	; (8000a70 <fsm_automatic_run+0x1f4>)
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	3b01      	subs	r3, #1
 80008d6:	2b04      	cmp	r3, #4
 80008d8:	f200 80b2 	bhi.w	8000a40 <fsm_automatic_run+0x1c4>
 80008dc:	a201      	add	r2, pc, #4	; (adr r2, 80008e4 <fsm_automatic_run+0x68>)
 80008de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008e2:	bf00      	nop
 80008e4:	080008f9 	.word	0x080008f9
 80008e8:	08000929 	.word	0x08000929
 80008ec:	0800096f 	.word	0x0800096f
 80008f0:	080009c7 	.word	0x080009c7
 80008f4:	08000a0d 	.word	0x08000a0d
    case INIT:
        resetAll();
 80008f8:	f000 fb16 	bl	8000f28 <resetAll>

        // trang thai 1: Xanh 1 - Do 2
        setGreen_1();
 80008fc:	f000 faa0 	bl	8000e40 <setGreen_1>
        setRed_2();
 8000900:	f000 faca 	bl	8000e98 <setRed_2>

        // nap thoi gian (doi giay sang ticks)
        cnt_road1 = T_GREEN_Config * TICK_PER_SEC;
 8000904:	4b5b      	ldr	r3, [pc, #364]	; (8000a74 <fsm_automatic_run+0x1f8>)
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	2264      	movs	r2, #100	; 0x64
 800090a:	fb02 f303 	mul.w	r3, r2, r3
 800090e:	4a53      	ldr	r2, [pc, #332]	; (8000a5c <fsm_automatic_run+0x1e0>)
 8000910:	6013      	str	r3, [r2, #0]
        cnt_road2 = T_RED_Config * TICK_PER_SEC;
 8000912:	4b59      	ldr	r3, [pc, #356]	; (8000a78 <fsm_automatic_run+0x1fc>)
 8000914:	681b      	ldr	r3, [r3, #0]
 8000916:	2264      	movs	r2, #100	; 0x64
 8000918:	fb02 f303 	mul.w	r3, r2, r3
 800091c:	4a52      	ldr	r2, [pc, #328]	; (8000a68 <fsm_automatic_run+0x1ec>)
 800091e:	6013      	str	r3, [r2, #0]

        traffic_status = R1_GREEN_R2_RED;
 8000920:	4b53      	ldr	r3, [pc, #332]	; (8000a70 <fsm_automatic_run+0x1f4>)
 8000922:	2202      	movs	r2, #2
 8000924:	601a      	str	r2, [r3, #0]
        break;
 8000926:	e096      	b.n	8000a56 <fsm_automatic_run+0x1da>

    case R1_GREEN_R2_RED:
        // tru thoi gian
        if (cnt_road1 > 0) cnt_road1--;
 8000928:	4b4c      	ldr	r3, [pc, #304]	; (8000a5c <fsm_automatic_run+0x1e0>)
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	2b00      	cmp	r3, #0
 800092e:	dd04      	ble.n	800093a <fsm_automatic_run+0xbe>
 8000930:	4b4a      	ldr	r3, [pc, #296]	; (8000a5c <fsm_automatic_run+0x1e0>)
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	3b01      	subs	r3, #1
 8000936:	4a49      	ldr	r2, [pc, #292]	; (8000a5c <fsm_automatic_run+0x1e0>)
 8000938:	6013      	str	r3, [r2, #0]
        if (cnt_road2 > 0) cnt_road2--;
 800093a:	4b4b      	ldr	r3, [pc, #300]	; (8000a68 <fsm_automatic_run+0x1ec>)
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	2b00      	cmp	r3, #0
 8000940:	dd04      	ble.n	800094c <fsm_automatic_run+0xd0>
 8000942:	4b49      	ldr	r3, [pc, #292]	; (8000a68 <fsm_automatic_run+0x1ec>)
 8000944:	681b      	ldr	r3, [r3, #0]
 8000946:	3b01      	subs	r3, #1
 8000948:	4a47      	ldr	r2, [pc, #284]	; (8000a68 <fsm_automatic_run+0x1ec>)
 800094a:	6013      	str	r3, [r2, #0]

        // chuyen trang thai: het Xanh 1 -> Vang 1
        if (cnt_road1 <= 0) {
 800094c:	4b43      	ldr	r3, [pc, #268]	; (8000a5c <fsm_automatic_run+0x1e0>)
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	2b00      	cmp	r3, #0
 8000952:	dc79      	bgt.n	8000a48 <fsm_automatic_run+0x1cc>
            setYellow_1();
 8000954:	f000 fa8a 	bl	8000e6c <setYellow_1>
            cnt_road1 = T_YELLOW_Config * TICK_PER_SEC;
 8000958:	4b48      	ldr	r3, [pc, #288]	; (8000a7c <fsm_automatic_run+0x200>)
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	2264      	movs	r2, #100	; 0x64
 800095e:	fb02 f303 	mul.w	r3, r2, r3
 8000962:	4a3e      	ldr	r2, [pc, #248]	; (8000a5c <fsm_automatic_run+0x1e0>)
 8000964:	6013      	str	r3, [r2, #0]
            traffic_status = R1_YELLOW_R2_RED;
 8000966:	4b42      	ldr	r3, [pc, #264]	; (8000a70 <fsm_automatic_run+0x1f4>)
 8000968:	2203      	movs	r2, #3
 800096a:	601a      	str	r2, [r3, #0]
        }
        break;
 800096c:	e06c      	b.n	8000a48 <fsm_automatic_run+0x1cc>

    case R1_YELLOW_R2_RED:
        if (cnt_road1 > 0) cnt_road1--;
 800096e:	4b3b      	ldr	r3, [pc, #236]	; (8000a5c <fsm_automatic_run+0x1e0>)
 8000970:	681b      	ldr	r3, [r3, #0]
 8000972:	2b00      	cmp	r3, #0
 8000974:	dd04      	ble.n	8000980 <fsm_automatic_run+0x104>
 8000976:	4b39      	ldr	r3, [pc, #228]	; (8000a5c <fsm_automatic_run+0x1e0>)
 8000978:	681b      	ldr	r3, [r3, #0]
 800097a:	3b01      	subs	r3, #1
 800097c:	4a37      	ldr	r2, [pc, #220]	; (8000a5c <fsm_automatic_run+0x1e0>)
 800097e:	6013      	str	r3, [r2, #0]
        if (cnt_road2 > 0) cnt_road2--;
 8000980:	4b39      	ldr	r3, [pc, #228]	; (8000a68 <fsm_automatic_run+0x1ec>)
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	2b00      	cmp	r3, #0
 8000986:	dd04      	ble.n	8000992 <fsm_automatic_run+0x116>
 8000988:	4b37      	ldr	r3, [pc, #220]	; (8000a68 <fsm_automatic_run+0x1ec>)
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	3b01      	subs	r3, #1
 800098e:	4a36      	ldr	r2, [pc, #216]	; (8000a68 <fsm_automatic_run+0x1ec>)
 8000990:	6013      	str	r3, [r2, #0]

        // chuyen trang thai: het Vang 1 -> Do 1, Xanh 2
        if (cnt_road1 <= 0) {
 8000992:	4b32      	ldr	r3, [pc, #200]	; (8000a5c <fsm_automatic_run+0x1e0>)
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	2b00      	cmp	r3, #0
 8000998:	dc58      	bgt.n	8000a4c <fsm_automatic_run+0x1d0>
            setRed_1();
 800099a:	f000 fa3b 	bl	8000e14 <setRed_1>
            setGreen_2();
 800099e:	f000 fa93 	bl	8000ec8 <setGreen_2>

            cnt_road1 = T_RED_Config * TICK_PER_SEC;
 80009a2:	4b35      	ldr	r3, [pc, #212]	; (8000a78 <fsm_automatic_run+0x1fc>)
 80009a4:	681b      	ldr	r3, [r3, #0]
 80009a6:	2264      	movs	r2, #100	; 0x64
 80009a8:	fb02 f303 	mul.w	r3, r2, r3
 80009ac:	4a2b      	ldr	r2, [pc, #172]	; (8000a5c <fsm_automatic_run+0x1e0>)
 80009ae:	6013      	str	r3, [r2, #0]
            cnt_road2 = T_GREEN_Config * TICK_PER_SEC;
 80009b0:	4b30      	ldr	r3, [pc, #192]	; (8000a74 <fsm_automatic_run+0x1f8>)
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	2264      	movs	r2, #100	; 0x64
 80009b6:	fb02 f303 	mul.w	r3, r2, r3
 80009ba:	4a2b      	ldr	r2, [pc, #172]	; (8000a68 <fsm_automatic_run+0x1ec>)
 80009bc:	6013      	str	r3, [r2, #0]

            traffic_status = R1_RED_R2_GREEN;
 80009be:	4b2c      	ldr	r3, [pc, #176]	; (8000a70 <fsm_automatic_run+0x1f4>)
 80009c0:	2204      	movs	r2, #4
 80009c2:	601a      	str	r2, [r3, #0]
        }
        break;
 80009c4:	e042      	b.n	8000a4c <fsm_automatic_run+0x1d0>

    case R1_RED_R2_GREEN:
        if (cnt_road1 > 0) cnt_road1--;
 80009c6:	4b25      	ldr	r3, [pc, #148]	; (8000a5c <fsm_automatic_run+0x1e0>)
 80009c8:	681b      	ldr	r3, [r3, #0]
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	dd04      	ble.n	80009d8 <fsm_automatic_run+0x15c>
 80009ce:	4b23      	ldr	r3, [pc, #140]	; (8000a5c <fsm_automatic_run+0x1e0>)
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	3b01      	subs	r3, #1
 80009d4:	4a21      	ldr	r2, [pc, #132]	; (8000a5c <fsm_automatic_run+0x1e0>)
 80009d6:	6013      	str	r3, [r2, #0]
        if (cnt_road2 > 0) cnt_road2--;
 80009d8:	4b23      	ldr	r3, [pc, #140]	; (8000a68 <fsm_automatic_run+0x1ec>)
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	2b00      	cmp	r3, #0
 80009de:	dd04      	ble.n	80009ea <fsm_automatic_run+0x16e>
 80009e0:	4b21      	ldr	r3, [pc, #132]	; (8000a68 <fsm_automatic_run+0x1ec>)
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	3b01      	subs	r3, #1
 80009e6:	4a20      	ldr	r2, [pc, #128]	; (8000a68 <fsm_automatic_run+0x1ec>)
 80009e8:	6013      	str	r3, [r2, #0]

        // chuyen trang thai: het Xanh 2 -> Vang 2
        if (cnt_road2 <= 0) {
 80009ea:	4b1f      	ldr	r3, [pc, #124]	; (8000a68 <fsm_automatic_run+0x1ec>)
 80009ec:	681b      	ldr	r3, [r3, #0]
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	dc2e      	bgt.n	8000a50 <fsm_automatic_run+0x1d4>
            setYellow_2();
 80009f2:	f000 fa81 	bl	8000ef8 <setYellow_2>
            cnt_road2 = T_YELLOW_Config * TICK_PER_SEC;
 80009f6:	4b21      	ldr	r3, [pc, #132]	; (8000a7c <fsm_automatic_run+0x200>)
 80009f8:	681b      	ldr	r3, [r3, #0]
 80009fa:	2264      	movs	r2, #100	; 0x64
 80009fc:	fb02 f303 	mul.w	r3, r2, r3
 8000a00:	4a19      	ldr	r2, [pc, #100]	; (8000a68 <fsm_automatic_run+0x1ec>)
 8000a02:	6013      	str	r3, [r2, #0]
            traffic_status = R1_RED_R2_YELLOW;
 8000a04:	4b1a      	ldr	r3, [pc, #104]	; (8000a70 <fsm_automatic_run+0x1f4>)
 8000a06:	2205      	movs	r2, #5
 8000a08:	601a      	str	r2, [r3, #0]
        }
        break;
 8000a0a:	e021      	b.n	8000a50 <fsm_automatic_run+0x1d4>

    case R1_RED_R2_YELLOW:
        if (cnt_road1 > 0) cnt_road1--;
 8000a0c:	4b13      	ldr	r3, [pc, #76]	; (8000a5c <fsm_automatic_run+0x1e0>)
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	dd04      	ble.n	8000a1e <fsm_automatic_run+0x1a2>
 8000a14:	4b11      	ldr	r3, [pc, #68]	; (8000a5c <fsm_automatic_run+0x1e0>)
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	3b01      	subs	r3, #1
 8000a1a:	4a10      	ldr	r2, [pc, #64]	; (8000a5c <fsm_automatic_run+0x1e0>)
 8000a1c:	6013      	str	r3, [r2, #0]
        if (cnt_road2 > 0) cnt_road2--;
 8000a1e:	4b12      	ldr	r3, [pc, #72]	; (8000a68 <fsm_automatic_run+0x1ec>)
 8000a20:	681b      	ldr	r3, [r3, #0]
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	dd04      	ble.n	8000a30 <fsm_automatic_run+0x1b4>
 8000a26:	4b10      	ldr	r3, [pc, #64]	; (8000a68 <fsm_automatic_run+0x1ec>)
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	3b01      	subs	r3, #1
 8000a2c:	4a0e      	ldr	r2, [pc, #56]	; (8000a68 <fsm_automatic_run+0x1ec>)
 8000a2e:	6013      	str	r3, [r2, #0]

        // chuyen trang thai: het Vang 2 -> Lap lai tu dau
        if (cnt_road2 <= 0) {
 8000a30:	4b0d      	ldr	r3, [pc, #52]	; (8000a68 <fsm_automatic_run+0x1ec>)
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	dc0d      	bgt.n	8000a54 <fsm_automatic_run+0x1d8>
            traffic_status = INIT;
 8000a38:	4b0d      	ldr	r3, [pc, #52]	; (8000a70 <fsm_automatic_run+0x1f4>)
 8000a3a:	2201      	movs	r2, #1
 8000a3c:	601a      	str	r2, [r3, #0]
        }
        break;
 8000a3e:	e009      	b.n	8000a54 <fsm_automatic_run+0x1d8>

    default:
        traffic_status = INIT;
 8000a40:	4b0b      	ldr	r3, [pc, #44]	; (8000a70 <fsm_automatic_run+0x1f4>)
 8000a42:	2201      	movs	r2, #1
 8000a44:	601a      	str	r2, [r3, #0]
        break;
 8000a46:	e006      	b.n	8000a56 <fsm_automatic_run+0x1da>
        break;
 8000a48:	bf00      	nop
 8000a4a:	e004      	b.n	8000a56 <fsm_automatic_run+0x1da>
        break;
 8000a4c:	bf00      	nop
 8000a4e:	e002      	b.n	8000a56 <fsm_automatic_run+0x1da>
        break;
 8000a50:	bf00      	nop
 8000a52:	e000      	b.n	8000a56 <fsm_automatic_run+0x1da>
        break;
 8000a54:	bf00      	nop
    }
}
 8000a56:	bf00      	nop
 8000a58:	bd80      	pop	{r7, pc}
 8000a5a:	bf00      	nop
 8000a5c:	200000a4 	.word	0x200000a4
 8000a60:	51eb851f 	.word	0x51eb851f
 8000a64:	200000b4 	.word	0x200000b4
 8000a68:	200000a8 	.word	0x200000a8
 8000a6c:	200000b8 	.word	0x200000b8
 8000a70:	20000004 	.word	0x20000004
 8000a74:	20000010 	.word	0x20000010
 8000a78:	20000008 	.word	0x20000008
 8000a7c:	2000000c 	.word	0x2000000c

08000a80 <fsm_mode_run>:
#define TIMEOUT_TIME   1000 // 10s

static int blink_cnt = 0;
static int timeout_cnt = 0;

void fsm_mode_run() {
 8000a80:	b580      	push	{r7, lr}
 8000a82:	af00      	add	r7, sp, #0
    switch (mode_status) {
 8000a84:	4b8f      	ldr	r3, [pc, #572]	; (8000cc4 <fsm_mode_run+0x244>)
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	3b0a      	subs	r3, #10
 8000a8a:	2b04      	cmp	r3, #4
 8000a8c:	f200 819f 	bhi.w	8000dce <fsm_mode_run+0x34e>
 8000a90:	a201      	add	r2, pc, #4	; (adr r2, 8000a98 <fsm_mode_run+0x18>)
 8000a92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a96:	bf00      	nop
 8000a98:	08000aad 	.word	0x08000aad
 8000a9c:	08000dcf 	.word	0x08000dcf
 8000aa0:	08000ae1 	.word	0x08000ae1
 8000aa4:	08000cf1 	.word	0x08000cf1
 8000aa8:	08000bd1 	.word	0x08000bd1
        case NORMAL:
            fsm_automatic_run();
 8000aac:	f7ff fee6 	bl	800087c <fsm_automatic_run>
            // Nut 1: Chuyen sang Mode Do
            if (isButtonPressed(0) == 1) {
 8000ab0:	2000      	movs	r0, #0
 8000ab2:	f7ff fea7 	bl	8000804 <isButtonPressed>
 8000ab6:	4603      	mov	r3, r0
 8000ab8:	2b01      	cmp	r3, #1
 8000aba:	f040 818c 	bne.w	8000dd6 <fsm_mode_run+0x356>
                mode_status = MAN_RED;
 8000abe:	4b81      	ldr	r3, [pc, #516]	; (8000cc4 <fsm_mode_run+0x244>)
 8000ac0:	220c      	movs	r2, #12
 8000ac2:	601a      	str	r2, [r3, #0]
                temp_value_red = T_RED_Config; // Lay gia tri hien tai de chinh sua
 8000ac4:	4b80      	ldr	r3, [pc, #512]	; (8000cc8 <fsm_mode_run+0x248>)
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	4a80      	ldr	r2, [pc, #512]	; (8000ccc <fsm_mode_run+0x24c>)
 8000aca:	6013      	str	r3, [r2, #0]
                blink_cnt = BLINK_TIME;
 8000acc:	4b80      	ldr	r3, [pc, #512]	; (8000cd0 <fsm_mode_run+0x250>)
 8000ace:	2219      	movs	r2, #25
 8000ad0:	601a      	str	r2, [r3, #0]
                timeout_cnt = TIMEOUT_TIME;
 8000ad2:	4b80      	ldr	r3, [pc, #512]	; (8000cd4 <fsm_mode_run+0x254>)
 8000ad4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000ad8:	601a      	str	r2, [r3, #0]
                resetAll();
 8000ada:	f000 fa25 	bl	8000f28 <resetAll>
            }
            break;
 8000ade:	e17a      	b.n	8000dd6 <fsm_mode_run+0x356>

        case MAN_RED:
            // 1. Blink LED
            blink_cnt--;
 8000ae0:	4b7b      	ldr	r3, [pc, #492]	; (8000cd0 <fsm_mode_run+0x250>)
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	3b01      	subs	r3, #1
 8000ae6:	4a7a      	ldr	r2, [pc, #488]	; (8000cd0 <fsm_mode_run+0x250>)
 8000ae8:	6013      	str	r3, [r2, #0]
            if (blink_cnt <= 0) {
 8000aea:	4b79      	ldr	r3, [pc, #484]	; (8000cd0 <fsm_mode_run+0x250>)
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	dc06      	bgt.n	8000b00 <fsm_mode_run+0x80>
                HAL_GPIO_TogglePin(RED1_GPIO_Port, RED1_Pin);
 8000af2:	2140      	movs	r1, #64	; 0x40
 8000af4:	4878      	ldr	r0, [pc, #480]	; (8000cd8 <fsm_mode_run+0x258>)
 8000af6:	f001 f8c0 	bl	8001c7a <HAL_GPIO_TogglePin>
                blink_cnt = BLINK_TIME;
 8000afa:	4b75      	ldr	r3, [pc, #468]	; (8000cd0 <fsm_mode_run+0x250>)
 8000afc:	2219      	movs	r2, #25
 8000afe:	601a      	str	r2, [r3, #0]
            }

            // 2. Hien thi: Mode 02 - Gia tri Do
            set7SEG_Numbers(2, temp_value_red);
 8000b00:	4b72      	ldr	r3, [pc, #456]	; (8000ccc <fsm_mode_run+0x24c>)
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	4619      	mov	r1, r3
 8000b06:	2002      	movs	r0, #2
 8000b08:	f7ff fd32 	bl	8000570 <set7SEG_Numbers>

            // 3. Timeout
            timeout_cnt--;
 8000b0c:	4b71      	ldr	r3, [pc, #452]	; (8000cd4 <fsm_mode_run+0x254>)
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	3b01      	subs	r3, #1
 8000b12:	4a70      	ldr	r2, [pc, #448]	; (8000cd4 <fsm_mode_run+0x254>)
 8000b14:	6013      	str	r3, [r2, #0]
            if (timeout_cnt <= 0) {
 8000b16:	4b6f      	ldr	r3, [pc, #444]	; (8000cd4 <fsm_mode_run+0x254>)
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	dc05      	bgt.n	8000b2a <fsm_mode_run+0xaa>
                mode_status = NORMAL;
 8000b1e:	4b69      	ldr	r3, [pc, #420]	; (8000cc4 <fsm_mode_run+0x244>)
 8000b20:	220a      	movs	r2, #10
 8000b22:	601a      	str	r2, [r3, #0]
                traffic_status = INIT;
 8000b24:	4b6d      	ldr	r3, [pc, #436]	; (8000cdc <fsm_mode_run+0x25c>)
 8000b26:	2201      	movs	r2, #1
 8000b28:	601a      	str	r2, [r3, #0]
            }

            // 4. Nut 1: Chuyen Mode
            if (isButtonPressed(0) == 1) {
 8000b2a:	2000      	movs	r0, #0
 8000b2c:	f7ff fe6a 	bl	8000804 <isButtonPressed>
 8000b30:	4603      	mov	r3, r0
 8000b32:	2b01      	cmp	r3, #1
 8000b34:	d10c      	bne.n	8000b50 <fsm_mode_run+0xd0>
                mode_status = MAN_GREEN;
 8000b36:	4b63      	ldr	r3, [pc, #396]	; (8000cc4 <fsm_mode_run+0x244>)
 8000b38:	220e      	movs	r2, #14
 8000b3a:	601a      	str	r2, [r3, #0]
                temp_value_green = T_GREEN_Config; // Load gia tri Xanh
 8000b3c:	4b68      	ldr	r3, [pc, #416]	; (8000ce0 <fsm_mode_run+0x260>)
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	4a68      	ldr	r2, [pc, #416]	; (8000ce4 <fsm_mode_run+0x264>)
 8000b42:	6013      	str	r3, [r2, #0]
                timeout_cnt = TIMEOUT_TIME;
 8000b44:	4b63      	ldr	r3, [pc, #396]	; (8000cd4 <fsm_mode_run+0x254>)
 8000b46:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000b4a:	601a      	str	r2, [r3, #0]
                resetAll();
 8000b4c:	f000 f9ec 	bl	8000f28 <resetAll>
            }

            // 5. Nut 2: Tang gia tri (Ho tro ca NHAN GIU - Long Press)
            // Tang toc do neu giu chat (spam logic)
            if (isButtonPressed(1) == 1 || isButtonLongPressed(1) == 1) {
 8000b50:	2001      	movs	r0, #1
 8000b52:	f7ff fe57 	bl	8000804 <isButtonPressed>
 8000b56:	4603      	mov	r3, r0
 8000b58:	2b01      	cmp	r3, #1
 8000b5a:	d005      	beq.n	8000b68 <fsm_mode_run+0xe8>
 8000b5c:	2001      	movs	r0, #1
 8000b5e:	f7ff fe6f 	bl	8000840 <isButtonLongPressed>
 8000b62:	4603      	mov	r3, r0
 8000b64:	2b01      	cmp	r3, #1
 8000b66:	d10f      	bne.n	8000b88 <fsm_mode_run+0x108>
                temp_value_red++;
 8000b68:	4b58      	ldr	r3, [pc, #352]	; (8000ccc <fsm_mode_run+0x24c>)
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	3301      	adds	r3, #1
 8000b6e:	4a57      	ldr	r2, [pc, #348]	; (8000ccc <fsm_mode_run+0x24c>)
 8000b70:	6013      	str	r3, [r2, #0]
                if (temp_value_red > 99) temp_value_red = 1;
 8000b72:	4b56      	ldr	r3, [pc, #344]	; (8000ccc <fsm_mode_run+0x24c>)
 8000b74:	681b      	ldr	r3, [r3, #0]
 8000b76:	2b63      	cmp	r3, #99	; 0x63
 8000b78:	dd02      	ble.n	8000b80 <fsm_mode_run+0x100>
 8000b7a:	4b54      	ldr	r3, [pc, #336]	; (8000ccc <fsm_mode_run+0x24c>)
 8000b7c:	2201      	movs	r2, #1
 8000b7e:	601a      	str	r2, [r3, #0]
                timeout_cnt = TIMEOUT_TIME;
 8000b80:	4b54      	ldr	r3, [pc, #336]	; (8000cd4 <fsm_mode_run+0x254>)
 8000b82:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000b86:	601a      	str	r2, [r3, #0]
            }

            // 6. Nut 3: Luu
            if (isButtonPressed(2) == 1) {
 8000b88:	2002      	movs	r0, #2
 8000b8a:	f7ff fe3b 	bl	8000804 <isButtonPressed>
 8000b8e:	4603      	mov	r3, r0
 8000b90:	2b01      	cmp	r3, #1
 8000b92:	f040 8122 	bne.w	8000dda <fsm_mode_run+0x35a>
                if (temp_value_red == temp_value_green + temp_value_yellow) {
 8000b96:	4b53      	ldr	r3, [pc, #332]	; (8000ce4 <fsm_mode_run+0x264>)
 8000b98:	681a      	ldr	r2, [r3, #0]
 8000b9a:	4b53      	ldr	r3, [pc, #332]	; (8000ce8 <fsm_mode_run+0x268>)
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	441a      	add	r2, r3
 8000ba0:	4b4a      	ldr	r3, [pc, #296]	; (8000ccc <fsm_mode_run+0x24c>)
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	429a      	cmp	r2, r3
 8000ba6:	f040 8118 	bne.w	8000dda <fsm_mode_run+0x35a>
                    T_RED_Config = temp_value_red;
 8000baa:	4b48      	ldr	r3, [pc, #288]	; (8000ccc <fsm_mode_run+0x24c>)
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	4a46      	ldr	r2, [pc, #280]	; (8000cc8 <fsm_mode_run+0x248>)
 8000bb0:	6013      	str	r3, [r2, #0]
                    T_GREEN_Config = temp_value_green;
 8000bb2:	4b4c      	ldr	r3, [pc, #304]	; (8000ce4 <fsm_mode_run+0x264>)
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	4a4a      	ldr	r2, [pc, #296]	; (8000ce0 <fsm_mode_run+0x260>)
 8000bb8:	6013      	str	r3, [r2, #0]
                    T_YELLOW_Config = temp_value_yellow;
 8000bba:	4b4b      	ldr	r3, [pc, #300]	; (8000ce8 <fsm_mode_run+0x268>)
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	4a4b      	ldr	r2, [pc, #300]	; (8000cec <fsm_mode_run+0x26c>)
 8000bc0:	6013      	str	r3, [r2, #0]
                    mode_status = NORMAL;
 8000bc2:	4b40      	ldr	r3, [pc, #256]	; (8000cc4 <fsm_mode_run+0x244>)
 8000bc4:	220a      	movs	r2, #10
 8000bc6:	601a      	str	r2, [r3, #0]
                    traffic_status = INIT;
 8000bc8:	4b44      	ldr	r3, [pc, #272]	; (8000cdc <fsm_mode_run+0x25c>)
 8000bca:	2201      	movs	r2, #1
 8000bcc:	601a      	str	r2, [r3, #0]
                }
            }
            break;
 8000bce:	e104      	b.n	8000dda <fsm_mode_run+0x35a>

        case MAN_GREEN:
            blink_cnt--;
 8000bd0:	4b3f      	ldr	r3, [pc, #252]	; (8000cd0 <fsm_mode_run+0x250>)
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	3b01      	subs	r3, #1
 8000bd6:	4a3e      	ldr	r2, [pc, #248]	; (8000cd0 <fsm_mode_run+0x250>)
 8000bd8:	6013      	str	r3, [r2, #0]
            if (blink_cnt <= 0) {
 8000bda:	4b3d      	ldr	r3, [pc, #244]	; (8000cd0 <fsm_mode_run+0x250>)
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	dc07      	bgt.n	8000bf2 <fsm_mode_run+0x172>
                HAL_GPIO_TogglePin(GREEN1_GPIO_Port, GREEN1_Pin);
 8000be2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000be6:	483c      	ldr	r0, [pc, #240]	; (8000cd8 <fsm_mode_run+0x258>)
 8000be8:	f001 f847 	bl	8001c7a <HAL_GPIO_TogglePin>
                blink_cnt = BLINK_TIME;
 8000bec:	4b38      	ldr	r3, [pc, #224]	; (8000cd0 <fsm_mode_run+0x250>)
 8000bee:	2219      	movs	r2, #25
 8000bf0:	601a      	str	r2, [r3, #0]
            }

            // Hien thi: Mode 03 - Gia tri Xanh
            set7SEG_Numbers(3, temp_value_green);
 8000bf2:	4b3c      	ldr	r3, [pc, #240]	; (8000ce4 <fsm_mode_run+0x264>)
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	4619      	mov	r1, r3
 8000bf8:	2003      	movs	r0, #3
 8000bfa:	f7ff fcb9 	bl	8000570 <set7SEG_Numbers>

            timeout_cnt--;
 8000bfe:	4b35      	ldr	r3, [pc, #212]	; (8000cd4 <fsm_mode_run+0x254>)
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	3b01      	subs	r3, #1
 8000c04:	4a33      	ldr	r2, [pc, #204]	; (8000cd4 <fsm_mode_run+0x254>)
 8000c06:	6013      	str	r3, [r2, #0]
            if (timeout_cnt <= 0) {
 8000c08:	4b32      	ldr	r3, [pc, #200]	; (8000cd4 <fsm_mode_run+0x254>)
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	dc05      	bgt.n	8000c1c <fsm_mode_run+0x19c>
                mode_status = NORMAL;
 8000c10:	4b2c      	ldr	r3, [pc, #176]	; (8000cc4 <fsm_mode_run+0x244>)
 8000c12:	220a      	movs	r2, #10
 8000c14:	601a      	str	r2, [r3, #0]
                traffic_status = INIT;
 8000c16:	4b31      	ldr	r3, [pc, #196]	; (8000cdc <fsm_mode_run+0x25c>)
 8000c18:	2201      	movs	r2, #1
 8000c1a:	601a      	str	r2, [r3, #0]
            }

            if (isButtonPressed(0) == 1) {
 8000c1c:	2000      	movs	r0, #0
 8000c1e:	f7ff fdf1 	bl	8000804 <isButtonPressed>
 8000c22:	4603      	mov	r3, r0
 8000c24:	2b01      	cmp	r3, #1
 8000c26:	d10c      	bne.n	8000c42 <fsm_mode_run+0x1c2>
                mode_status = MAN_YELLOW;
 8000c28:	4b26      	ldr	r3, [pc, #152]	; (8000cc4 <fsm_mode_run+0x244>)
 8000c2a:	220d      	movs	r2, #13
 8000c2c:	601a      	str	r2, [r3, #0]
                temp_value_yellow = T_YELLOW_Config; // Load gia tri Vang
 8000c2e:	4b2f      	ldr	r3, [pc, #188]	; (8000cec <fsm_mode_run+0x26c>)
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	4a2d      	ldr	r2, [pc, #180]	; (8000ce8 <fsm_mode_run+0x268>)
 8000c34:	6013      	str	r3, [r2, #0]
                timeout_cnt = TIMEOUT_TIME;
 8000c36:	4b27      	ldr	r3, [pc, #156]	; (8000cd4 <fsm_mode_run+0x254>)
 8000c38:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000c3c:	601a      	str	r2, [r3, #0]
                resetAll();
 8000c3e:	f000 f973 	bl	8000f28 <resetAll>
            }

            if (isButtonPressed(1) == 1 || isButtonLongPressed(1) == 1) {
 8000c42:	2001      	movs	r0, #1
 8000c44:	f7ff fdde 	bl	8000804 <isButtonPressed>
 8000c48:	4603      	mov	r3, r0
 8000c4a:	2b01      	cmp	r3, #1
 8000c4c:	d005      	beq.n	8000c5a <fsm_mode_run+0x1da>
 8000c4e:	2001      	movs	r0, #1
 8000c50:	f7ff fdf6 	bl	8000840 <isButtonLongPressed>
 8000c54:	4603      	mov	r3, r0
 8000c56:	2b01      	cmp	r3, #1
 8000c58:	d10f      	bne.n	8000c7a <fsm_mode_run+0x1fa>
                temp_value_green++;
 8000c5a:	4b22      	ldr	r3, [pc, #136]	; (8000ce4 <fsm_mode_run+0x264>)
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	3301      	adds	r3, #1
 8000c60:	4a20      	ldr	r2, [pc, #128]	; (8000ce4 <fsm_mode_run+0x264>)
 8000c62:	6013      	str	r3, [r2, #0]
                if (temp_value_green > 99) temp_value_green = 1;
 8000c64:	4b1f      	ldr	r3, [pc, #124]	; (8000ce4 <fsm_mode_run+0x264>)
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	2b63      	cmp	r3, #99	; 0x63
 8000c6a:	dd02      	ble.n	8000c72 <fsm_mode_run+0x1f2>
 8000c6c:	4b1d      	ldr	r3, [pc, #116]	; (8000ce4 <fsm_mode_run+0x264>)
 8000c6e:	2201      	movs	r2, #1
 8000c70:	601a      	str	r2, [r3, #0]
                timeout_cnt = TIMEOUT_TIME;
 8000c72:	4b18      	ldr	r3, [pc, #96]	; (8000cd4 <fsm_mode_run+0x254>)
 8000c74:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000c78:	601a      	str	r2, [r3, #0]
            }

            if (isButtonPressed(2) == 1) {
 8000c7a:	2002      	movs	r0, #2
 8000c7c:	f7ff fdc2 	bl	8000804 <isButtonPressed>
 8000c80:	4603      	mov	r3, r0
 8000c82:	2b01      	cmp	r3, #1
 8000c84:	f040 80ab 	bne.w	8000dde <fsm_mode_run+0x35e>
                if (temp_value_red == temp_value_green + temp_value_yellow) {
 8000c88:	4b16      	ldr	r3, [pc, #88]	; (8000ce4 <fsm_mode_run+0x264>)
 8000c8a:	681a      	ldr	r2, [r3, #0]
 8000c8c:	4b16      	ldr	r3, [pc, #88]	; (8000ce8 <fsm_mode_run+0x268>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	441a      	add	r2, r3
 8000c92:	4b0e      	ldr	r3, [pc, #56]	; (8000ccc <fsm_mode_run+0x24c>)
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	429a      	cmp	r2, r3
 8000c98:	f040 80a1 	bne.w	8000dde <fsm_mode_run+0x35e>
                    T_RED_Config = temp_value_red;
 8000c9c:	4b0b      	ldr	r3, [pc, #44]	; (8000ccc <fsm_mode_run+0x24c>)
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	4a09      	ldr	r2, [pc, #36]	; (8000cc8 <fsm_mode_run+0x248>)
 8000ca2:	6013      	str	r3, [r2, #0]
                    T_GREEN_Config = temp_value_green;
 8000ca4:	4b0f      	ldr	r3, [pc, #60]	; (8000ce4 <fsm_mode_run+0x264>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	4a0d      	ldr	r2, [pc, #52]	; (8000ce0 <fsm_mode_run+0x260>)
 8000caa:	6013      	str	r3, [r2, #0]
                    T_YELLOW_Config = temp_value_yellow;
 8000cac:	4b0e      	ldr	r3, [pc, #56]	; (8000ce8 <fsm_mode_run+0x268>)
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	4a0e      	ldr	r2, [pc, #56]	; (8000cec <fsm_mode_run+0x26c>)
 8000cb2:	6013      	str	r3, [r2, #0]
                    mode_status = NORMAL;
 8000cb4:	4b03      	ldr	r3, [pc, #12]	; (8000cc4 <fsm_mode_run+0x244>)
 8000cb6:	220a      	movs	r2, #10
 8000cb8:	601a      	str	r2, [r3, #0]
                    traffic_status = INIT;
 8000cba:	4b08      	ldr	r3, [pc, #32]	; (8000cdc <fsm_mode_run+0x25c>)
 8000cbc:	2201      	movs	r2, #1
 8000cbe:	601a      	str	r2, [r3, #0]
                }
            }
            break;
 8000cc0:	e08d      	b.n	8000dde <fsm_mode_run+0x35e>
 8000cc2:	bf00      	nop
 8000cc4:	20000000 	.word	0x20000000
 8000cc8:	20000008 	.word	0x20000008
 8000ccc:	200000bc 	.word	0x200000bc
 8000cd0:	200000ac 	.word	0x200000ac
 8000cd4:	200000b0 	.word	0x200000b0
 8000cd8:	40010800 	.word	0x40010800
 8000cdc:	20000004 	.word	0x20000004
 8000ce0:	20000010 	.word	0x20000010
 8000ce4:	200000c0 	.word	0x200000c0
 8000ce8:	200000c4 	.word	0x200000c4
 8000cec:	2000000c 	.word	0x2000000c

        case MAN_YELLOW:
            blink_cnt--;
 8000cf0:	4b3d      	ldr	r3, [pc, #244]	; (8000de8 <fsm_mode_run+0x368>)
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	3b01      	subs	r3, #1
 8000cf6:	4a3c      	ldr	r2, [pc, #240]	; (8000de8 <fsm_mode_run+0x368>)
 8000cf8:	6013      	str	r3, [r2, #0]
            if (blink_cnt <= 0) {
 8000cfa:	4b3b      	ldr	r3, [pc, #236]	; (8000de8 <fsm_mode_run+0x368>)
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	dc06      	bgt.n	8000d10 <fsm_mode_run+0x290>
                HAL_GPIO_TogglePin(YELLOW1_GPIO_Port, YELLOW1_Pin);
 8000d02:	2180      	movs	r1, #128	; 0x80
 8000d04:	4839      	ldr	r0, [pc, #228]	; (8000dec <fsm_mode_run+0x36c>)
 8000d06:	f000 ffb8 	bl	8001c7a <HAL_GPIO_TogglePin>
                blink_cnt = BLINK_TIME;
 8000d0a:	4b37      	ldr	r3, [pc, #220]	; (8000de8 <fsm_mode_run+0x368>)
 8000d0c:	2219      	movs	r2, #25
 8000d0e:	601a      	str	r2, [r3, #0]
            }

            // Hien thi: Mode 04 - Gia tri Vang
            set7SEG_Numbers(4, temp_value_yellow);
 8000d10:	4b37      	ldr	r3, [pc, #220]	; (8000df0 <fsm_mode_run+0x370>)
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	4619      	mov	r1, r3
 8000d16:	2004      	movs	r0, #4
 8000d18:	f7ff fc2a 	bl	8000570 <set7SEG_Numbers>

            timeout_cnt--;
 8000d1c:	4b35      	ldr	r3, [pc, #212]	; (8000df4 <fsm_mode_run+0x374>)
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	3b01      	subs	r3, #1
 8000d22:	4a34      	ldr	r2, [pc, #208]	; (8000df4 <fsm_mode_run+0x374>)
 8000d24:	6013      	str	r3, [r2, #0]
            if (timeout_cnt <= 0) {
 8000d26:	4b33      	ldr	r3, [pc, #204]	; (8000df4 <fsm_mode_run+0x374>)
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	dc05      	bgt.n	8000d3a <fsm_mode_run+0x2ba>
                mode_status = NORMAL;
 8000d2e:	4b32      	ldr	r3, [pc, #200]	; (8000df8 <fsm_mode_run+0x378>)
 8000d30:	220a      	movs	r2, #10
 8000d32:	601a      	str	r2, [r3, #0]
                traffic_status = INIT;
 8000d34:	4b31      	ldr	r3, [pc, #196]	; (8000dfc <fsm_mode_run+0x37c>)
 8000d36:	2201      	movs	r2, #1
 8000d38:	601a      	str	r2, [r3, #0]
            }

            if (isButtonPressed(0) == 1) {
 8000d3a:	2000      	movs	r0, #0
 8000d3c:	f7ff fd62 	bl	8000804 <isButtonPressed>
 8000d40:	4603      	mov	r3, r0
 8000d42:	2b01      	cmp	r3, #1
 8000d44:	d105      	bne.n	8000d52 <fsm_mode_run+0x2d2>
                mode_status = NORMAL;
 8000d46:	4b2c      	ldr	r3, [pc, #176]	; (8000df8 <fsm_mode_run+0x378>)
 8000d48:	220a      	movs	r2, #10
 8000d4a:	601a      	str	r2, [r3, #0]
                traffic_status = INIT;
 8000d4c:	4b2b      	ldr	r3, [pc, #172]	; (8000dfc <fsm_mode_run+0x37c>)
 8000d4e:	2201      	movs	r2, #1
 8000d50:	601a      	str	r2, [r3, #0]
            }

            if (isButtonPressed(1) == 1 || isButtonLongPressed(1) == 1) {
 8000d52:	2001      	movs	r0, #1
 8000d54:	f7ff fd56 	bl	8000804 <isButtonPressed>
 8000d58:	4603      	mov	r3, r0
 8000d5a:	2b01      	cmp	r3, #1
 8000d5c:	d005      	beq.n	8000d6a <fsm_mode_run+0x2ea>
 8000d5e:	2001      	movs	r0, #1
 8000d60:	f7ff fd6e 	bl	8000840 <isButtonLongPressed>
 8000d64:	4603      	mov	r3, r0
 8000d66:	2b01      	cmp	r3, #1
 8000d68:	d10f      	bne.n	8000d8a <fsm_mode_run+0x30a>
                temp_value_yellow++;
 8000d6a:	4b21      	ldr	r3, [pc, #132]	; (8000df0 <fsm_mode_run+0x370>)
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	3301      	adds	r3, #1
 8000d70:	4a1f      	ldr	r2, [pc, #124]	; (8000df0 <fsm_mode_run+0x370>)
 8000d72:	6013      	str	r3, [r2, #0]
                if (temp_value_yellow > 99) temp_value_yellow = 1;
 8000d74:	4b1e      	ldr	r3, [pc, #120]	; (8000df0 <fsm_mode_run+0x370>)
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	2b63      	cmp	r3, #99	; 0x63
 8000d7a:	dd02      	ble.n	8000d82 <fsm_mode_run+0x302>
 8000d7c:	4b1c      	ldr	r3, [pc, #112]	; (8000df0 <fsm_mode_run+0x370>)
 8000d7e:	2201      	movs	r2, #1
 8000d80:	601a      	str	r2, [r3, #0]
                timeout_cnt = TIMEOUT_TIME;
 8000d82:	4b1c      	ldr	r3, [pc, #112]	; (8000df4 <fsm_mode_run+0x374>)
 8000d84:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000d88:	601a      	str	r2, [r3, #0]
            }

            if (isButtonPressed(2) == 1) {
 8000d8a:	2002      	movs	r0, #2
 8000d8c:	f7ff fd3a 	bl	8000804 <isButtonPressed>
 8000d90:	4603      	mov	r3, r0
 8000d92:	2b01      	cmp	r3, #1
 8000d94:	d125      	bne.n	8000de2 <fsm_mode_run+0x362>
                if (temp_value_red == temp_value_green + temp_value_yellow) {
 8000d96:	4b1a      	ldr	r3, [pc, #104]	; (8000e00 <fsm_mode_run+0x380>)
 8000d98:	681a      	ldr	r2, [r3, #0]
 8000d9a:	4b15      	ldr	r3, [pc, #84]	; (8000df0 <fsm_mode_run+0x370>)
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	441a      	add	r2, r3
 8000da0:	4b18      	ldr	r3, [pc, #96]	; (8000e04 <fsm_mode_run+0x384>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	429a      	cmp	r2, r3
 8000da6:	d11c      	bne.n	8000de2 <fsm_mode_run+0x362>
                    T_RED_Config = temp_value_red;
 8000da8:	4b16      	ldr	r3, [pc, #88]	; (8000e04 <fsm_mode_run+0x384>)
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	4a16      	ldr	r2, [pc, #88]	; (8000e08 <fsm_mode_run+0x388>)
 8000dae:	6013      	str	r3, [r2, #0]
                    T_GREEN_Config = temp_value_green;
 8000db0:	4b13      	ldr	r3, [pc, #76]	; (8000e00 <fsm_mode_run+0x380>)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	4a15      	ldr	r2, [pc, #84]	; (8000e0c <fsm_mode_run+0x38c>)
 8000db6:	6013      	str	r3, [r2, #0]
                    T_YELLOW_Config = temp_value_yellow;
 8000db8:	4b0d      	ldr	r3, [pc, #52]	; (8000df0 <fsm_mode_run+0x370>)
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	4a14      	ldr	r2, [pc, #80]	; (8000e10 <fsm_mode_run+0x390>)
 8000dbe:	6013      	str	r3, [r2, #0]
                    mode_status = NORMAL;
 8000dc0:	4b0d      	ldr	r3, [pc, #52]	; (8000df8 <fsm_mode_run+0x378>)
 8000dc2:	220a      	movs	r2, #10
 8000dc4:	601a      	str	r2, [r3, #0]
                    traffic_status = INIT;
 8000dc6:	4b0d      	ldr	r3, [pc, #52]	; (8000dfc <fsm_mode_run+0x37c>)
 8000dc8:	2201      	movs	r2, #1
 8000dca:	601a      	str	r2, [r3, #0]
                }
            }
            break;
 8000dcc:	e009      	b.n	8000de2 <fsm_mode_run+0x362>

        default:
            mode_status = NORMAL;
 8000dce:	4b0a      	ldr	r3, [pc, #40]	; (8000df8 <fsm_mode_run+0x378>)
 8000dd0:	220a      	movs	r2, #10
 8000dd2:	601a      	str	r2, [r3, #0]
            break;
 8000dd4:	e006      	b.n	8000de4 <fsm_mode_run+0x364>
            break;
 8000dd6:	bf00      	nop
 8000dd8:	e004      	b.n	8000de4 <fsm_mode_run+0x364>
            break;
 8000dda:	bf00      	nop
 8000ddc:	e002      	b.n	8000de4 <fsm_mode_run+0x364>
            break;
 8000dde:	bf00      	nop
 8000de0:	e000      	b.n	8000de4 <fsm_mode_run+0x364>
            break;
 8000de2:	bf00      	nop
    }
}
 8000de4:	bf00      	nop
 8000de6:	bd80      	pop	{r7, pc}
 8000de8:	200000ac 	.word	0x200000ac
 8000dec:	40010800 	.word	0x40010800
 8000df0:	200000c4 	.word	0x200000c4
 8000df4:	200000b0 	.word	0x200000b0
 8000df8:	20000000 	.word	0x20000000
 8000dfc:	20000004 	.word	0x20000004
 8000e00:	200000c0 	.word	0x200000c0
 8000e04:	200000bc 	.word	0x200000bc
 8000e08:	20000008 	.word	0x20000008
 8000e0c:	20000010 	.word	0x20000010
 8000e10:	2000000c 	.word	0x2000000c

08000e14 <setRed_1>:

int temp_value_red = 0;
int temp_value_green = 0;
int temp_value_yellow = 0;

void setRed_1() {
 8000e14:	b580      	push	{r7, lr}
 8000e16:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin , RESET);
 8000e18:	2200      	movs	r2, #0
 8000e1a:	2140      	movs	r1, #64	; 0x40
 8000e1c:	4807      	ldr	r0, [pc, #28]	; (8000e3c <setRed_1+0x28>)
 8000e1e:	f000 ff14 	bl	8001c4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, SET);
 8000e22:	2201      	movs	r2, #1
 8000e24:	2180      	movs	r1, #128	; 0x80
 8000e26:	4805      	ldr	r0, [pc, #20]	; (8000e3c <setRed_1+0x28>)
 8000e28:	f000 ff0f 	bl	8001c4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, SET);
 8000e2c:	2201      	movs	r2, #1
 8000e2e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e32:	4802      	ldr	r0, [pc, #8]	; (8000e3c <setRed_1+0x28>)
 8000e34:	f000 ff09 	bl	8001c4a <HAL_GPIO_WritePin>
}
 8000e38:	bf00      	nop
 8000e3a:	bd80      	pop	{r7, pc}
 8000e3c:	40010800 	.word	0x40010800

08000e40 <setGreen_1>:

void setGreen_1() {
 8000e40:	b580      	push	{r7, lr}
 8000e42:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, SET);
 8000e44:	2201      	movs	r2, #1
 8000e46:	2140      	movs	r1, #64	; 0x40
 8000e48:	4807      	ldr	r0, [pc, #28]	; (8000e68 <setGreen_1+0x28>)
 8000e4a:	f000 fefe 	bl	8001c4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, SET);
 8000e4e:	2201      	movs	r2, #1
 8000e50:	2180      	movs	r1, #128	; 0x80
 8000e52:	4805      	ldr	r0, [pc, #20]	; (8000e68 <setGreen_1+0x28>)
 8000e54:	f000 fef9 	bl	8001c4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, RESET);
 8000e58:	2200      	movs	r2, #0
 8000e5a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e5e:	4802      	ldr	r0, [pc, #8]	; (8000e68 <setGreen_1+0x28>)
 8000e60:	f000 fef3 	bl	8001c4a <HAL_GPIO_WritePin>
}
 8000e64:	bf00      	nop
 8000e66:	bd80      	pop	{r7, pc}
 8000e68:	40010800 	.word	0x40010800

08000e6c <setYellow_1>:

void setYellow_1() {
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, SET);
 8000e70:	2201      	movs	r2, #1
 8000e72:	2140      	movs	r1, #64	; 0x40
 8000e74:	4807      	ldr	r0, [pc, #28]	; (8000e94 <setYellow_1+0x28>)
 8000e76:	f000 fee8 	bl	8001c4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, RESET);
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	2180      	movs	r1, #128	; 0x80
 8000e7e:	4805      	ldr	r0, [pc, #20]	; (8000e94 <setYellow_1+0x28>)
 8000e80:	f000 fee3 	bl	8001c4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, SET);
 8000e84:	2201      	movs	r2, #1
 8000e86:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e8a:	4802      	ldr	r0, [pc, #8]	; (8000e94 <setYellow_1+0x28>)
 8000e8c:	f000 fedd 	bl	8001c4a <HAL_GPIO_WritePin>
}
 8000e90:	bf00      	nop
 8000e92:	bd80      	pop	{r7, pc}
 8000e94:	40010800 	.word	0x40010800

08000e98 <setRed_2>:

void setRed_2() {
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin , RESET);
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ea2:	4808      	ldr	r0, [pc, #32]	; (8000ec4 <setRed_2+0x2c>)
 8000ea4:	f000 fed1 	bl	8001c4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, SET);
 8000ea8:	2201      	movs	r2, #1
 8000eaa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000eae:	4805      	ldr	r0, [pc, #20]	; (8000ec4 <setRed_2+0x2c>)
 8000eb0:	f000 fecb 	bl	8001c4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, SET);
 8000eb4:	2201      	movs	r2, #1
 8000eb6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000eba:	4802      	ldr	r0, [pc, #8]	; (8000ec4 <setRed_2+0x2c>)
 8000ebc:	f000 fec5 	bl	8001c4a <HAL_GPIO_WritePin>
}
 8000ec0:	bf00      	nop
 8000ec2:	bd80      	pop	{r7, pc}
 8000ec4:	40010800 	.word	0x40010800

08000ec8 <setGreen_2>:

void setGreen_2() {
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, SET);
 8000ecc:	2201      	movs	r2, #1
 8000ece:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ed2:	4808      	ldr	r0, [pc, #32]	; (8000ef4 <setGreen_2+0x2c>)
 8000ed4:	f000 feb9 	bl	8001c4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, SET);
 8000ed8:	2201      	movs	r2, #1
 8000eda:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ede:	4805      	ldr	r0, [pc, #20]	; (8000ef4 <setGreen_2+0x2c>)
 8000ee0:	f000 feb3 	bl	8001c4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, RESET);
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000eea:	4802      	ldr	r0, [pc, #8]	; (8000ef4 <setGreen_2+0x2c>)
 8000eec:	f000 fead 	bl	8001c4a <HAL_GPIO_WritePin>
}
 8000ef0:	bf00      	nop
 8000ef2:	bd80      	pop	{r7, pc}
 8000ef4:	40010800 	.word	0x40010800

08000ef8 <setYellow_2>:

void setYellow_2() {
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, SET);
 8000efc:	2201      	movs	r2, #1
 8000efe:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f02:	4808      	ldr	r0, [pc, #32]	; (8000f24 <setYellow_2+0x2c>)
 8000f04:	f000 fea1 	bl	8001c4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, RESET);
 8000f08:	2200      	movs	r2, #0
 8000f0a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f0e:	4805      	ldr	r0, [pc, #20]	; (8000f24 <setYellow_2+0x2c>)
 8000f10:	f000 fe9b 	bl	8001c4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, SET);
 8000f14:	2201      	movs	r2, #1
 8000f16:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f1a:	4802      	ldr	r0, [pc, #8]	; (8000f24 <setYellow_2+0x2c>)
 8000f1c:	f000 fe95 	bl	8001c4a <HAL_GPIO_WritePin>
}
 8000f20:	bf00      	nop
 8000f22:	bd80      	pop	{r7, pc}
 8000f24:	40010800 	.word	0x40010800

08000f28 <resetAll>:

void resetAll() {
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, SET);
 8000f2c:	2201      	movs	r2, #1
 8000f2e:	2140      	movs	r1, #64	; 0x40
 8000f30:	4810      	ldr	r0, [pc, #64]	; (8000f74 <resetAll+0x4c>)
 8000f32:	f000 fe8a 	bl	8001c4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, SET);
 8000f36:	2201      	movs	r2, #1
 8000f38:	2180      	movs	r1, #128	; 0x80
 8000f3a:	480e      	ldr	r0, [pc, #56]	; (8000f74 <resetAll+0x4c>)
 8000f3c:	f000 fe85 	bl	8001c4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, SET);
 8000f40:	2201      	movs	r2, #1
 8000f42:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f46:	480b      	ldr	r0, [pc, #44]	; (8000f74 <resetAll+0x4c>)
 8000f48:	f000 fe7f 	bl	8001c4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, SET);
 8000f4c:	2201      	movs	r2, #1
 8000f4e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f52:	4808      	ldr	r0, [pc, #32]	; (8000f74 <resetAll+0x4c>)
 8000f54:	f000 fe79 	bl	8001c4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, SET);
 8000f58:	2201      	movs	r2, #1
 8000f5a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f5e:	4805      	ldr	r0, [pc, #20]	; (8000f74 <resetAll+0x4c>)
 8000f60:	f000 fe73 	bl	8001c4a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, SET);
 8000f64:	2201      	movs	r2, #1
 8000f66:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f6a:	4802      	ldr	r0, [pc, #8]	; (8000f74 <resetAll+0x4c>)
 8000f6c:	f000 fe6d 	bl	8001c4a <HAL_GPIO_WritePin>
}
 8000f70:	bf00      	nop
 8000f72:	bd80      	pop	{r7, pc}
 8000f74:	40010800 	.word	0x40010800

08000f78 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f7c:	f000 fb64 	bl	8001648 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f80:	f000 f826 	bl	8000fd0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f84:	f000 f8ac 	bl	80010e0 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000f88:	f000 f85e 	bl	8001048 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000f8c:	480c      	ldr	r0, [pc, #48]	; (8000fc0 <main+0x48>)
 8000f8e:	f001 fab9 	bl	8002504 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  SCH_Init();
 8000f92:	f000 f955 	bl	8001240 <SCH_Init>
  button_init();
 8000f96:	f7ff fb37 	bl	8000608 <button_init>

  //SCH_Add_Task(tg_led1, 0, 50);
  //SCH_Add_Task(tg_led2, 0, 100);

  SCH_Add_Task(button_reading, 0, 2);	//button 50ms
 8000f9a:	2202      	movs	r2, #2
 8000f9c:	2100      	movs	r1, #0
 8000f9e:	4809      	ldr	r0, [pc, #36]	; (8000fc4 <main+0x4c>)
 8000fa0:	f000 f97e 	bl	80012a0 <SCH_Add_Task>
  SCH_Add_Task(update7SEG_Scan, 1, 1);	//timer 10ms
 8000fa4:	2201      	movs	r2, #1
 8000fa6:	2101      	movs	r1, #1
 8000fa8:	4807      	ldr	r0, [pc, #28]	; (8000fc8 <main+0x50>)
 8000faa:	f000 f979 	bl	80012a0 <SCH_Add_Task>
  SCH_Add_Task(fsm_mode_run, 0, 1);		//fsm 10ms
 8000fae:	2201      	movs	r2, #1
 8000fb0:	2100      	movs	r1, #0
 8000fb2:	4806      	ldr	r0, [pc, #24]	; (8000fcc <main+0x54>)
 8000fb4:	f000 f974 	bl	80012a0 <SCH_Add_Task>
  //SCH_Add_Task(update_7SEG_AutoMode, 0, 1);	//update moi 10ms

  while (1)
  {
	  SCH_Dispatch_Tasks();
 8000fb8:	f000 fa3a 	bl	8001430 <SCH_Dispatch_Tasks>
 8000fbc:	e7fc      	b.n	8000fb8 <main+0x40>
 8000fbe:	bf00      	nop
 8000fc0:	20000194 	.word	0x20000194
 8000fc4:	08000691 	.word	0x08000691
 8000fc8:	080004f1 	.word	0x080004f1
 8000fcc:	08000a81 	.word	0x08000a81

08000fd0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b090      	sub	sp, #64	; 0x40
 8000fd4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fd6:	f107 0318 	add.w	r3, r7, #24
 8000fda:	2228      	movs	r2, #40	; 0x28
 8000fdc:	2100      	movs	r1, #0
 8000fde:	4618      	mov	r0, r3
 8000fe0:	f001 fe40 	bl	8002c64 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fe4:	1d3b      	adds	r3, r7, #4
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	601a      	str	r2, [r3, #0]
 8000fea:	605a      	str	r2, [r3, #4]
 8000fec:	609a      	str	r2, [r3, #8]
 8000fee:	60da      	str	r2, [r3, #12]
 8000ff0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ff2:	2302      	movs	r3, #2
 8000ff4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ff6:	2301      	movs	r3, #1
 8000ff8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ffa:	2310      	movs	r3, #16
 8000ffc:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000ffe:	2300      	movs	r3, #0
 8001000:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001002:	f107 0318 	add.w	r3, r7, #24
 8001006:	4618      	mov	r0, r3
 8001008:	f000 fe50 	bl	8001cac <HAL_RCC_OscConfig>
 800100c:	4603      	mov	r3, r0
 800100e:	2b00      	cmp	r3, #0
 8001010:	d001      	beq.n	8001016 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8001012:	f000 f8d1 	bl	80011b8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001016:	230f      	movs	r3, #15
 8001018:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800101a:	2300      	movs	r3, #0
 800101c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800101e:	2300      	movs	r3, #0
 8001020:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001022:	2300      	movs	r3, #0
 8001024:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001026:	2300      	movs	r3, #0
 8001028:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800102a:	1d3b      	adds	r3, r7, #4
 800102c:	2100      	movs	r1, #0
 800102e:	4618      	mov	r0, r3
 8001030:	f001 f8bc 	bl	80021ac <HAL_RCC_ClockConfig>
 8001034:	4603      	mov	r3, r0
 8001036:	2b00      	cmp	r3, #0
 8001038:	d001      	beq.n	800103e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800103a:	f000 f8bd 	bl	80011b8 <Error_Handler>
  }
}
 800103e:	bf00      	nop
 8001040:	3740      	adds	r7, #64	; 0x40
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}
	...

08001048 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b086      	sub	sp, #24
 800104c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800104e:	f107 0308 	add.w	r3, r7, #8
 8001052:	2200      	movs	r2, #0
 8001054:	601a      	str	r2, [r3, #0]
 8001056:	605a      	str	r2, [r3, #4]
 8001058:	609a      	str	r2, [r3, #8]
 800105a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800105c:	463b      	mov	r3, r7
 800105e:	2200      	movs	r2, #0
 8001060:	601a      	str	r2, [r3, #0]
 8001062:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001064:	4b1d      	ldr	r3, [pc, #116]	; (80010dc <MX_TIM2_Init+0x94>)
 8001066:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800106a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 800106c:	4b1b      	ldr	r3, [pc, #108]	; (80010dc <MX_TIM2_Init+0x94>)
 800106e:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001072:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001074:	4b19      	ldr	r3, [pc, #100]	; (80010dc <MX_TIM2_Init+0x94>)
 8001076:	2200      	movs	r2, #0
 8001078:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 800107a:	4b18      	ldr	r3, [pc, #96]	; (80010dc <MX_TIM2_Init+0x94>)
 800107c:	2209      	movs	r2, #9
 800107e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001080:	4b16      	ldr	r3, [pc, #88]	; (80010dc <MX_TIM2_Init+0x94>)
 8001082:	2200      	movs	r2, #0
 8001084:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001086:	4b15      	ldr	r3, [pc, #84]	; (80010dc <MX_TIM2_Init+0x94>)
 8001088:	2200      	movs	r2, #0
 800108a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800108c:	4813      	ldr	r0, [pc, #76]	; (80010dc <MX_TIM2_Init+0x94>)
 800108e:	f001 f9e9 	bl	8002464 <HAL_TIM_Base_Init>
 8001092:	4603      	mov	r3, r0
 8001094:	2b00      	cmp	r3, #0
 8001096:	d001      	beq.n	800109c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001098:	f000 f88e 	bl	80011b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800109c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010a0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80010a2:	f107 0308 	add.w	r3, r7, #8
 80010a6:	4619      	mov	r1, r3
 80010a8:	480c      	ldr	r0, [pc, #48]	; (80010dc <MX_TIM2_Init+0x94>)
 80010aa:	f001 fb67 	bl	800277c <HAL_TIM_ConfigClockSource>
 80010ae:	4603      	mov	r3, r0
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d001      	beq.n	80010b8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80010b4:	f000 f880 	bl	80011b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010b8:	2300      	movs	r3, #0
 80010ba:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010bc:	2300      	movs	r3, #0
 80010be:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80010c0:	463b      	mov	r3, r7
 80010c2:	4619      	mov	r1, r3
 80010c4:	4805      	ldr	r0, [pc, #20]	; (80010dc <MX_TIM2_Init+0x94>)
 80010c6:	f001 fd3f 	bl	8002b48 <HAL_TIMEx_MasterConfigSynchronization>
 80010ca:	4603      	mov	r3, r0
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d001      	beq.n	80010d4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80010d0:	f000 f872 	bl	80011b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80010d4:	bf00      	nop
 80010d6:	3718      	adds	r7, #24
 80010d8:	46bd      	mov	sp, r7
 80010da:	bd80      	pop	{r7, pc}
 80010dc:	20000194 	.word	0x20000194

080010e0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b086      	sub	sp, #24
 80010e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010e6:	f107 0308 	add.w	r3, r7, #8
 80010ea:	2200      	movs	r2, #0
 80010ec:	601a      	str	r2, [r3, #0]
 80010ee:	605a      	str	r2, [r3, #4]
 80010f0:	609a      	str	r2, [r3, #8]
 80010f2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010f4:	4b28      	ldr	r3, [pc, #160]	; (8001198 <MX_GPIO_Init+0xb8>)
 80010f6:	699b      	ldr	r3, [r3, #24]
 80010f8:	4a27      	ldr	r2, [pc, #156]	; (8001198 <MX_GPIO_Init+0xb8>)
 80010fa:	f043 0304 	orr.w	r3, r3, #4
 80010fe:	6193      	str	r3, [r2, #24]
 8001100:	4b25      	ldr	r3, [pc, #148]	; (8001198 <MX_GPIO_Init+0xb8>)
 8001102:	699b      	ldr	r3, [r3, #24]
 8001104:	f003 0304 	and.w	r3, r3, #4
 8001108:	607b      	str	r3, [r7, #4]
 800110a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800110c:	4b22      	ldr	r3, [pc, #136]	; (8001198 <MX_GPIO_Init+0xb8>)
 800110e:	699b      	ldr	r3, [r3, #24]
 8001110:	4a21      	ldr	r2, [pc, #132]	; (8001198 <MX_GPIO_Init+0xb8>)
 8001112:	f043 0308 	orr.w	r3, r3, #8
 8001116:	6193      	str	r3, [r2, #24]
 8001118:	4b1f      	ldr	r3, [pc, #124]	; (8001198 <MX_GPIO_Init+0xb8>)
 800111a:	699b      	ldr	r3, [r3, #24]
 800111c:	f003 0308 	and.w	r3, r3, #8
 8001120:	603b      	str	r3, [r7, #0]
 8001122:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_RED_Pin|RED1_Pin|YELLOW1_Pin|GREEN1_Pin
 8001124:	2200      	movs	r2, #0
 8001126:	f64f 71e0 	movw	r1, #65504	; 0xffe0
 800112a:	481c      	ldr	r0, [pc, #112]	; (800119c <MX_GPIO_Init+0xbc>)
 800112c:	f000 fd8d 	bl	8001c4a <HAL_GPIO_WritePin>
                          |RED2_Pin|YELLOW2_Pin|GREEN2_Pin|EN0_Pin
                          |EN1_Pin|EN2_Pin|EN3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG0_Pin|SEG1_Pin|SEG2_Pin|SEG3_Pin
 8001130:	2200      	movs	r2, #0
 8001132:	217f      	movs	r1, #127	; 0x7f
 8001134:	481a      	ldr	r0, [pc, #104]	; (80011a0 <MX_GPIO_Init+0xc0>)
 8001136:	f000 fd88 	bl	8001c4a <HAL_GPIO_WritePin>
                          |SEG4_Pin|SEG5_Pin|SEG6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : LED_RED_Pin RED1_Pin YELLOW1_Pin GREEN1_Pin
                           RED2_Pin YELLOW2_Pin GREEN2_Pin EN0_Pin
                           EN1_Pin EN2_Pin EN3_Pin */
  GPIO_InitStruct.Pin = LED_RED_Pin|RED1_Pin|YELLOW1_Pin|GREEN1_Pin
 800113a:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 800113e:	60bb      	str	r3, [r7, #8]
                          |RED2_Pin|YELLOW2_Pin|GREEN2_Pin|EN0_Pin
                          |EN1_Pin|EN2_Pin|EN3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001140:	2301      	movs	r3, #1
 8001142:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001144:	2300      	movs	r3, #0
 8001146:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001148:	2302      	movs	r3, #2
 800114a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800114c:	f107 0308 	add.w	r3, r7, #8
 8001150:	4619      	mov	r1, r3
 8001152:	4812      	ldr	r0, [pc, #72]	; (800119c <MX_GPIO_Init+0xbc>)
 8001154:	f000 fbe8 	bl	8001928 <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG0_Pin SEG1_Pin SEG2_Pin SEG3_Pin
                           SEG4_Pin SEG5_Pin SEG6_Pin */
  GPIO_InitStruct.Pin = SEG0_Pin|SEG1_Pin|SEG2_Pin|SEG3_Pin
 8001158:	237f      	movs	r3, #127	; 0x7f
 800115a:	60bb      	str	r3, [r7, #8]
                          |SEG4_Pin|SEG5_Pin|SEG6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800115c:	2301      	movs	r3, #1
 800115e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001160:	2300      	movs	r3, #0
 8001162:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001164:	2302      	movs	r3, #2
 8001166:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001168:	f107 0308 	add.w	r3, r7, #8
 800116c:	4619      	mov	r1, r3
 800116e:	480c      	ldr	r0, [pc, #48]	; (80011a0 <MX_GPIO_Init+0xc0>)
 8001170:	f000 fbda 	bl	8001928 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON1_Pin BUTTON2_Pin BUTTON3_Pin */
  GPIO_InitStruct.Pin = BUTTON1_Pin|BUTTON2_Pin|BUTTON3_Pin;
 8001174:	f44f 7360 	mov.w	r3, #896	; 0x380
 8001178:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800117a:	2300      	movs	r3, #0
 800117c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800117e:	2301      	movs	r3, #1
 8001180:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001182:	f107 0308 	add.w	r3, r7, #8
 8001186:	4619      	mov	r1, r3
 8001188:	4805      	ldr	r0, [pc, #20]	; (80011a0 <MX_GPIO_Init+0xc0>)
 800118a:	f000 fbcd 	bl	8001928 <HAL_GPIO_Init>

}
 800118e:	bf00      	nop
 8001190:	3718      	adds	r7, #24
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}
 8001196:	bf00      	nop
 8001198:	40021000 	.word	0x40021000
 800119c:	40010800 	.word	0x40010800
 80011a0:	40010c00 	.word	0x40010c00

080011a4 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b082      	sub	sp, #8
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
	SCH_Update();
 80011ac:	f000 f862 	bl	8001274 <SCH_Update>
}
 80011b0:	bf00      	nop
 80011b2:	3708      	adds	r7, #8
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}

080011b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011b8:	b480      	push	{r7}
 80011ba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011bc:	b672      	cpsid	i
}
 80011be:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011c0:	e7fe      	b.n	80011c0 <Error_Handler+0x8>
	...

080011c4 <SCH_Reset_Task>:
#include "scheduler.h"

static sTasks SCH_Tasks[SCH_MAX_TASKS];
static sTasks *Head_Ptr = NULL;

static void SCH_Reset_Task(uint8_t index) {
 80011c4:	b480      	push	{r7}
 80011c6:	b083      	sub	sp, #12
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	4603      	mov	r3, r0
 80011cc:	71fb      	strb	r3, [r7, #7]
    SCH_Tasks[index].pTask = NULL;
 80011ce:	79fa      	ldrb	r2, [r7, #7]
 80011d0:	491a      	ldr	r1, [pc, #104]	; (800123c <SCH_Reset_Task+0x78>)
 80011d2:	4613      	mov	r3, r2
 80011d4:	009b      	lsls	r3, r3, #2
 80011d6:	4413      	add	r3, r2
 80011d8:	009b      	lsls	r3, r3, #2
 80011da:	440b      	add	r3, r1
 80011dc:	2200      	movs	r2, #0
 80011de:	601a      	str	r2, [r3, #0]
    SCH_Tasks[index].delay = 0;
 80011e0:	79fa      	ldrb	r2, [r7, #7]
 80011e2:	4916      	ldr	r1, [pc, #88]	; (800123c <SCH_Reset_Task+0x78>)
 80011e4:	4613      	mov	r3, r2
 80011e6:	009b      	lsls	r3, r3, #2
 80011e8:	4413      	add	r3, r2
 80011ea:	009b      	lsls	r3, r3, #2
 80011ec:	440b      	add	r3, r1
 80011ee:	3304      	adds	r3, #4
 80011f0:	2200      	movs	r2, #0
 80011f2:	601a      	str	r2, [r3, #0]
    SCH_Tasks[index].period = 0;
 80011f4:	79fa      	ldrb	r2, [r7, #7]
 80011f6:	4911      	ldr	r1, [pc, #68]	; (800123c <SCH_Reset_Task+0x78>)
 80011f8:	4613      	mov	r3, r2
 80011fa:	009b      	lsls	r3, r3, #2
 80011fc:	4413      	add	r3, r2
 80011fe:	009b      	lsls	r3, r3, #2
 8001200:	440b      	add	r3, r1
 8001202:	3308      	adds	r3, #8
 8001204:	2200      	movs	r2, #0
 8001206:	601a      	str	r2, [r3, #0]
    SCH_Tasks[index].taskID = index;
 8001208:	79fa      	ldrb	r2, [r7, #7]
 800120a:	490c      	ldr	r1, [pc, #48]	; (800123c <SCH_Reset_Task+0x78>)
 800120c:	4613      	mov	r3, r2
 800120e:	009b      	lsls	r3, r3, #2
 8001210:	4413      	add	r3, r2
 8001212:	009b      	lsls	r3, r3, #2
 8001214:	440b      	add	r3, r1
 8001216:	330c      	adds	r3, #12
 8001218:	79fa      	ldrb	r2, [r7, #7]
 800121a:	701a      	strb	r2, [r3, #0]
    SCH_Tasks[index].next = NULL;
 800121c:	79fa      	ldrb	r2, [r7, #7]
 800121e:	4907      	ldr	r1, [pc, #28]	; (800123c <SCH_Reset_Task+0x78>)
 8001220:	4613      	mov	r3, r2
 8001222:	009b      	lsls	r3, r3, #2
 8001224:	4413      	add	r3, r2
 8001226:	009b      	lsls	r3, r3, #2
 8001228:	440b      	add	r3, r1
 800122a:	3310      	adds	r3, #16
 800122c:	2200      	movs	r2, #0
 800122e:	601a      	str	r2, [r3, #0]
}
 8001230:	bf00      	nop
 8001232:	370c      	adds	r7, #12
 8001234:	46bd      	mov	sp, r7
 8001236:	bc80      	pop	{r7}
 8001238:	4770      	bx	lr
 800123a:	bf00      	nop
 800123c:	200000c8 	.word	0x200000c8

08001240 <SCH_Init>:

void SCH_Init() {
 8001240:	b580      	push	{r7, lr}
 8001242:	b082      	sub	sp, #8
 8001244:	af00      	add	r7, sp, #0
    uint8_t index;
    Head_Ptr = NULL;
 8001246:	4b0a      	ldr	r3, [pc, #40]	; (8001270 <SCH_Init+0x30>)
 8001248:	2200      	movs	r2, #0
 800124a:	601a      	str	r2, [r3, #0]
    for (index = 0; index < SCH_MAX_TASKS; index++) {
 800124c:	2300      	movs	r3, #0
 800124e:	71fb      	strb	r3, [r7, #7]
 8001250:	e006      	b.n	8001260 <SCH_Init+0x20>
        SCH_Reset_Task(index);
 8001252:	79fb      	ldrb	r3, [r7, #7]
 8001254:	4618      	mov	r0, r3
 8001256:	f7ff ffb5 	bl	80011c4 <SCH_Reset_Task>
    for (index = 0; index < SCH_MAX_TASKS; index++) {
 800125a:	79fb      	ldrb	r3, [r7, #7]
 800125c:	3301      	adds	r3, #1
 800125e:	71fb      	strb	r3, [r7, #7]
 8001260:	79fb      	ldrb	r3, [r7, #7]
 8001262:	2b09      	cmp	r3, #9
 8001264:	d9f5      	bls.n	8001252 <SCH_Init+0x12>
    }
}
 8001266:	bf00      	nop
 8001268:	bf00      	nop
 800126a:	3708      	adds	r7, #8
 800126c:	46bd      	mov	sp, r7
 800126e:	bd80      	pop	{r7, pc}
 8001270:	20000190 	.word	0x20000190

08001274 <SCH_Update>:

//O(1)
//chi giam delay, khong loop
void SCH_Update(void) {
 8001274:	b480      	push	{r7}
 8001276:	af00      	add	r7, sp, #0
	if (Head_Ptr != NULL) {
 8001278:	4b08      	ldr	r3, [pc, #32]	; (800129c <SCH_Update+0x28>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	2b00      	cmp	r3, #0
 800127e:	d009      	beq.n	8001294 <SCH_Update+0x20>
		if (Head_Ptr->delay > 0) {
 8001280:	4b06      	ldr	r3, [pc, #24]	; (800129c <SCH_Update+0x28>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	685b      	ldr	r3, [r3, #4]
 8001286:	2b00      	cmp	r3, #0
 8001288:	d004      	beq.n	8001294 <SCH_Update+0x20>
			Head_Ptr->delay--;
 800128a:	4b04      	ldr	r3, [pc, #16]	; (800129c <SCH_Update+0x28>)
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	685a      	ldr	r2, [r3, #4]
 8001290:	3a01      	subs	r2, #1
 8001292:	605a      	str	r2, [r3, #4]
		}

		//logic = 0 dispatcher xu ly
	}
}
 8001294:	bf00      	nop
 8001296:	46bd      	mov	sp, r7
 8001298:	bc80      	pop	{r7}
 800129a:	4770      	bx	lr
 800129c:	20000190 	.word	0x20000190

080012a0 <SCH_Add_Task>:

//O(n)
uint8_t SCH_Add_Task(void (*pFunction)(), uint32_t delay, uint32_t period) {
 80012a0:	b480      	push	{r7}
 80012a2:	b089      	sub	sp, #36	; 0x24
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	60f8      	str	r0, [r7, #12]
 80012a8:	60b9      	str	r1, [r7, #8]
 80012aa:	607a      	str	r2, [r7, #4]
	uint8_t index = 0;
 80012ac:	2300      	movs	r3, #0
 80012ae:	77fb      	strb	r3, [r7, #31]

	//duyet qua mang tim cho trong
	while (SCH_Tasks[index].pTask != NULL && index < SCH_MAX_TASKS) {
 80012b0:	e002      	b.n	80012b8 <SCH_Add_Task+0x18>
		index++;
 80012b2:	7ffb      	ldrb	r3, [r7, #31]
 80012b4:	3301      	adds	r3, #1
 80012b6:	77fb      	strb	r3, [r7, #31]
	while (SCH_Tasks[index].pTask != NULL && index < SCH_MAX_TASKS) {
 80012b8:	7ffa      	ldrb	r2, [r7, #31]
 80012ba:	495b      	ldr	r1, [pc, #364]	; (8001428 <SCH_Add_Task+0x188>)
 80012bc:	4613      	mov	r3, r2
 80012be:	009b      	lsls	r3, r3, #2
 80012c0:	4413      	add	r3, r2
 80012c2:	009b      	lsls	r3, r3, #2
 80012c4:	440b      	add	r3, r1
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d002      	beq.n	80012d2 <SCH_Add_Task+0x32>
 80012cc:	7ffb      	ldrb	r3, [r7, #31]
 80012ce:	2b09      	cmp	r3, #9
 80012d0:	d9ef      	bls.n	80012b2 <SCH_Add_Task+0x12>
	}

	//het bo nho
	if (index == SCH_MAX_TASKS) {
 80012d2:	7ffb      	ldrb	r3, [r7, #31]
 80012d4:	2b0a      	cmp	r3, #10
 80012d6:	d101      	bne.n	80012dc <SCH_Add_Task+0x3c>
		return NO_TASK_ID;
 80012d8:	23ff      	movs	r3, #255	; 0xff
 80012da:	e0a0      	b.n	800141e <SCH_Add_Task+0x17e>
	}

	//khoi tao thong tin task
	SCH_Tasks[index].pTask = pFunction;
 80012dc:	7ffa      	ldrb	r2, [r7, #31]
 80012de:	4952      	ldr	r1, [pc, #328]	; (8001428 <SCH_Add_Task+0x188>)
 80012e0:	4613      	mov	r3, r2
 80012e2:	009b      	lsls	r3, r3, #2
 80012e4:	4413      	add	r3, r2
 80012e6:	009b      	lsls	r3, r3, #2
 80012e8:	440b      	add	r3, r1
 80012ea:	68fa      	ldr	r2, [r7, #12]
 80012ec:	601a      	str	r2, [r3, #0]
	SCH_Tasks[index].delay = delay;
 80012ee:	7ffa      	ldrb	r2, [r7, #31]
 80012f0:	494d      	ldr	r1, [pc, #308]	; (8001428 <SCH_Add_Task+0x188>)
 80012f2:	4613      	mov	r3, r2
 80012f4:	009b      	lsls	r3, r3, #2
 80012f6:	4413      	add	r3, r2
 80012f8:	009b      	lsls	r3, r3, #2
 80012fa:	440b      	add	r3, r1
 80012fc:	3304      	adds	r3, #4
 80012fe:	68ba      	ldr	r2, [r7, #8]
 8001300:	601a      	str	r2, [r3, #0]
	SCH_Tasks[index].period = period;
 8001302:	7ffa      	ldrb	r2, [r7, #31]
 8001304:	4948      	ldr	r1, [pc, #288]	; (8001428 <SCH_Add_Task+0x188>)
 8001306:	4613      	mov	r3, r2
 8001308:	009b      	lsls	r3, r3, #2
 800130a:	4413      	add	r3, r2
 800130c:	009b      	lsls	r3, r3, #2
 800130e:	440b      	add	r3, r1
 8001310:	3308      	adds	r3, #8
 8001312:	687a      	ldr	r2, [r7, #4]
 8001314:	601a      	str	r2, [r3, #0]
	SCH_Tasks[index].taskID = index;
 8001316:	7ffa      	ldrb	r2, [r7, #31]
 8001318:	4943      	ldr	r1, [pc, #268]	; (8001428 <SCH_Add_Task+0x188>)
 800131a:	4613      	mov	r3, r2
 800131c:	009b      	lsls	r3, r3, #2
 800131e:	4413      	add	r3, r2
 8001320:	009b      	lsls	r3, r3, #2
 8001322:	440b      	add	r3, r1
 8001324:	330c      	adds	r3, #12
 8001326:	7ffa      	ldrb	r2, [r7, #31]
 8001328:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800132a:	b672      	cpsid	i
}
 800132c:	bf00      	nop

	__disable_irq();

	//add task vao linked list
	if (Head_Ptr == NULL) {	//rong
 800132e:	4b3f      	ldr	r3, [pc, #252]	; (800142c <SCH_Add_Task+0x18c>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	2b00      	cmp	r3, #0
 8001334:	d10d      	bne.n	8001352 <SCH_Add_Task+0xb2>
		Head_Ptr = &SCH_Tasks[index];
 8001336:	7ffa      	ldrb	r2, [r7, #31]
 8001338:	4613      	mov	r3, r2
 800133a:	009b      	lsls	r3, r3, #2
 800133c:	4413      	add	r3, r2
 800133e:	009b      	lsls	r3, r3, #2
 8001340:	4a39      	ldr	r2, [pc, #228]	; (8001428 <SCH_Add_Task+0x188>)
 8001342:	4413      	add	r3, r2
 8001344:	4a39      	ldr	r2, [pc, #228]	; (800142c <SCH_Add_Task+0x18c>)
 8001346:	6013      	str	r3, [r2, #0]
		Head_Ptr->next = NULL;
 8001348:	4b38      	ldr	r3, [pc, #224]	; (800142c <SCH_Add_Task+0x18c>)
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	2200      	movs	r2, #0
 800134e:	611a      	str	r2, [r3, #16]
 8001350:	e062      	b.n	8001418 <SCH_Add_Task+0x178>
	} else if (delay < Head_Ptr->delay) {	//chen vao dau
 8001352:	4b36      	ldr	r3, [pc, #216]	; (800142c <SCH_Add_Task+0x18c>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	685b      	ldr	r3, [r3, #4]
 8001358:	68ba      	ldr	r2, [r7, #8]
 800135a:	429a      	cmp	r2, r3
 800135c:	d21c      	bcs.n	8001398 <SCH_Add_Task+0xf8>
		Head_Ptr->delay -= delay;
 800135e:	4b33      	ldr	r3, [pc, #204]	; (800142c <SCH_Add_Task+0x18c>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	6859      	ldr	r1, [r3, #4]
 8001364:	4b31      	ldr	r3, [pc, #196]	; (800142c <SCH_Add_Task+0x18c>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	68ba      	ldr	r2, [r7, #8]
 800136a:	1a8a      	subs	r2, r1, r2
 800136c:	605a      	str	r2, [r3, #4]
		SCH_Tasks[index].next = Head_Ptr;
 800136e:	7ffa      	ldrb	r2, [r7, #31]
 8001370:	4b2e      	ldr	r3, [pc, #184]	; (800142c <SCH_Add_Task+0x18c>)
 8001372:	6819      	ldr	r1, [r3, #0]
 8001374:	482c      	ldr	r0, [pc, #176]	; (8001428 <SCH_Add_Task+0x188>)
 8001376:	4613      	mov	r3, r2
 8001378:	009b      	lsls	r3, r3, #2
 800137a:	4413      	add	r3, r2
 800137c:	009b      	lsls	r3, r3, #2
 800137e:	4403      	add	r3, r0
 8001380:	3310      	adds	r3, #16
 8001382:	6019      	str	r1, [r3, #0]
		Head_Ptr = &SCH_Tasks[index];
 8001384:	7ffa      	ldrb	r2, [r7, #31]
 8001386:	4613      	mov	r3, r2
 8001388:	009b      	lsls	r3, r3, #2
 800138a:	4413      	add	r3, r2
 800138c:	009b      	lsls	r3, r3, #2
 800138e:	4a26      	ldr	r2, [pc, #152]	; (8001428 <SCH_Add_Task+0x188>)
 8001390:	4413      	add	r3, r2
 8001392:	4a26      	ldr	r2, [pc, #152]	; (800142c <SCH_Add_Task+0x18c>)
 8001394:	6013      	str	r3, [r2, #0]
 8001396:	e03f      	b.n	8001418 <SCH_Add_Task+0x178>
	} else {	//chen vao giua
		sTasks *curr = Head_Ptr;
 8001398:	4b24      	ldr	r3, [pc, #144]	; (800142c <SCH_Add_Task+0x18c>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	61bb      	str	r3, [r7, #24]
		sTasks *prev = NULL;
 800139e:	2300      	movs	r3, #0
 80013a0:	617b      	str	r3, [r7, #20]
		uint32_t acc_delay = delay;
 80013a2:	68bb      	ldr	r3, [r7, #8]
 80013a4:	613b      	str	r3, [r7, #16]

		//duyet qua toan bo linked list, neu delay > cur.delay -> di qua va tru bot delay
		while (curr != NULL && acc_delay >= curr->delay) {
 80013a6:	e009      	b.n	80013bc <SCH_Add_Task+0x11c>
			acc_delay -= curr->delay;
 80013a8:	69bb      	ldr	r3, [r7, #24]
 80013aa:	685b      	ldr	r3, [r3, #4]
 80013ac:	693a      	ldr	r2, [r7, #16]
 80013ae:	1ad3      	subs	r3, r2, r3
 80013b0:	613b      	str	r3, [r7, #16]

			prev = curr;
 80013b2:	69bb      	ldr	r3, [r7, #24]
 80013b4:	617b      	str	r3, [r7, #20]
			curr = curr->next;
 80013b6:	69bb      	ldr	r3, [r7, #24]
 80013b8:	691b      	ldr	r3, [r3, #16]
 80013ba:	61bb      	str	r3, [r7, #24]
		while (curr != NULL && acc_delay >= curr->delay) {
 80013bc:	69bb      	ldr	r3, [r7, #24]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d004      	beq.n	80013cc <SCH_Add_Task+0x12c>
 80013c2:	69bb      	ldr	r3, [r7, #24]
 80013c4:	685b      	ldr	r3, [r3, #4]
 80013c6:	693a      	ldr	r2, [r7, #16]
 80013c8:	429a      	cmp	r2, r3
 80013ca:	d2ed      	bcs.n	80013a8 <SCH_Add_Task+0x108>
		}

		//chen task vao giua
		SCH_Tasks[index].delay = acc_delay;
 80013cc:	7ffa      	ldrb	r2, [r7, #31]
 80013ce:	4916      	ldr	r1, [pc, #88]	; (8001428 <SCH_Add_Task+0x188>)
 80013d0:	4613      	mov	r3, r2
 80013d2:	009b      	lsls	r3, r3, #2
 80013d4:	4413      	add	r3, r2
 80013d6:	009b      	lsls	r3, r3, #2
 80013d8:	440b      	add	r3, r1
 80013da:	3304      	adds	r3, #4
 80013dc:	693a      	ldr	r2, [r7, #16]
 80013de:	601a      	str	r2, [r3, #0]
		SCH_Tasks[index].next = curr;
 80013e0:	7ffa      	ldrb	r2, [r7, #31]
 80013e2:	4911      	ldr	r1, [pc, #68]	; (8001428 <SCH_Add_Task+0x188>)
 80013e4:	4613      	mov	r3, r2
 80013e6:	009b      	lsls	r3, r3, #2
 80013e8:	4413      	add	r3, r2
 80013ea:	009b      	lsls	r3, r3, #2
 80013ec:	440b      	add	r3, r1
 80013ee:	3310      	adds	r3, #16
 80013f0:	69ba      	ldr	r2, [r7, #24]
 80013f2:	601a      	str	r2, [r3, #0]
		prev->next = &SCH_Tasks[index];
 80013f4:	7ffa      	ldrb	r2, [r7, #31]
 80013f6:	4613      	mov	r3, r2
 80013f8:	009b      	lsls	r3, r3, #2
 80013fa:	4413      	add	r3, r2
 80013fc:	009b      	lsls	r3, r3, #2
 80013fe:	4a0a      	ldr	r2, [pc, #40]	; (8001428 <SCH_Add_Task+0x188>)
 8001400:	441a      	add	r2, r3
 8001402:	697b      	ldr	r3, [r7, #20]
 8001404:	611a      	str	r2, [r3, #16]

		//giam delay
		if (curr != NULL) {
 8001406:	69bb      	ldr	r3, [r7, #24]
 8001408:	2b00      	cmp	r3, #0
 800140a:	d005      	beq.n	8001418 <SCH_Add_Task+0x178>
			curr->delay -= acc_delay;
 800140c:	69bb      	ldr	r3, [r7, #24]
 800140e:	685a      	ldr	r2, [r3, #4]
 8001410:	693b      	ldr	r3, [r7, #16]
 8001412:	1ad2      	subs	r2, r2, r3
 8001414:	69bb      	ldr	r3, [r7, #24]
 8001416:	605a      	str	r2, [r3, #4]
  __ASM volatile ("cpsie i" : : : "memory");
 8001418:	b662      	cpsie	i
}
 800141a:	bf00      	nop
		}
	}

	__enable_irq();
	return index;
 800141c:	7ffb      	ldrb	r3, [r7, #31]
}
 800141e:	4618      	mov	r0, r3
 8001420:	3724      	adds	r7, #36	; 0x24
 8001422:	46bd      	mov	sp, r7
 8001424:	bc80      	pop	{r7}
 8001426:	4770      	bx	lr
 8001428:	200000c8 	.word	0x200000c8
 800142c:	20000190 	.word	0x20000190

08001430 <SCH_Dispatch_Tasks>:

void SCH_Dispatch_Tasks() {
 8001430:	b580      	push	{r7, lr}
 8001432:	b086      	sub	sp, #24
 8001434:	af00      	add	r7, sp, #0
	uint8_t task_ran_flag = 0;
 8001436:	2300      	movs	r3, #0
 8001438:	75fb      	strb	r3, [r7, #23]
  __ASM volatile ("cpsid i" : : : "memory");
 800143a:	b672      	cpsid	i
}
 800143c:	bf00      	nop

	while (1) {
		__disable_irq();

		//neu khong co task can chay
		if (Head_Ptr == NULL || Head_Ptr->delay > 0) {
 800143e:	4b23      	ldr	r3, [pc, #140]	; (80014cc <SCH_Dispatch_Tasks+0x9c>)
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	2b00      	cmp	r3, #0
 8001444:	d004      	beq.n	8001450 <SCH_Dispatch_Tasks+0x20>
 8001446:	4b21      	ldr	r3, [pc, #132]	; (80014cc <SCH_Dispatch_Tasks+0x9c>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	685b      	ldr	r3, [r3, #4]
 800144c:	2b00      	cmp	r3, #0
 800144e:	d006      	beq.n	800145e <SCH_Dispatch_Tasks+0x2e>
  __ASM volatile ("cpsie i" : : : "memory");
 8001450:	b662      	cpsie	i
}
 8001452:	bf00      	nop
			__enable_irq();
			break;
 8001454:	bf00      	nop
			task_ran_flag = 1;
		}
	}

	//di ngu neu khong co viec gi lam
	if (task_ran_flag == 0) {
 8001456:	7dfb      	ldrb	r3, [r7, #23]
 8001458:	2b00      	cmp	r3, #0
 800145a:	d132      	bne.n	80014c2 <SCH_Dispatch_Tasks+0x92>
 800145c:	e02f      	b.n	80014be <SCH_Dispatch_Tasks+0x8e>
		sTasks *task_to_run = Head_Ptr;	//luu lai task can chay
 800145e:	4b1b      	ldr	r3, [pc, #108]	; (80014cc <SCH_Dispatch_Tasks+0x9c>)
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	613b      	str	r3, [r7, #16]
		Head_Ptr = Head_Ptr->next;		//doi head sang task tiep theo
 8001464:	4b19      	ldr	r3, [pc, #100]	; (80014cc <SCH_Dispatch_Tasks+0x9c>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	691b      	ldr	r3, [r3, #16]
 800146a:	4a18      	ldr	r2, [pc, #96]	; (80014cc <SCH_Dispatch_Tasks+0x9c>)
 800146c:	6013      	str	r3, [r2, #0]
		task_to_run->next = NULL;
 800146e:	693b      	ldr	r3, [r7, #16]
 8001470:	2200      	movs	r2, #0
 8001472:	611a      	str	r2, [r3, #16]
  __ASM volatile ("cpsie i" : : : "memory");
 8001474:	b662      	cpsie	i
}
 8001476:	bf00      	nop
		void (*pFunction_temp)(void) = task_to_run->pTask;
 8001478:	693b      	ldr	r3, [r7, #16]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	60fb      	str	r3, [r7, #12]
		uint32_t period_temp = task_to_run->period;
 800147e:	693b      	ldr	r3, [r7, #16]
 8001480:	689b      	ldr	r3, [r3, #8]
 8001482:	60bb      	str	r3, [r7, #8]
		uint8_t id_temp = task_to_run->taskID;
 8001484:	693b      	ldr	r3, [r7, #16]
 8001486:	7b1b      	ldrb	r3, [r3, #12]
 8001488:	71fb      	strb	r3, [r7, #7]
		if (task_to_run->period > 0) {
 800148a:	693b      	ldr	r3, [r7, #16]
 800148c:	689b      	ldr	r3, [r3, #8]
 800148e:	2b00      	cmp	r3, #0
 8001490:	d009      	beq.n	80014a6 <SCH_Dispatch_Tasks+0x76>
			SCH_Reset_Task(id_temp);
 8001492:	79fb      	ldrb	r3, [r7, #7]
 8001494:	4618      	mov	r0, r3
 8001496:	f7ff fe95 	bl	80011c4 <SCH_Reset_Task>
			SCH_Add_Task(pFunction_temp, period_temp, period_temp);
 800149a:	68ba      	ldr	r2, [r7, #8]
 800149c:	68b9      	ldr	r1, [r7, #8]
 800149e:	68f8      	ldr	r0, [r7, #12]
 80014a0:	f7ff fefe 	bl	80012a0 <SCH_Add_Task>
 80014a4:	e003      	b.n	80014ae <SCH_Dispatch_Tasks+0x7e>
			SCH_Reset_Task(id_temp);
 80014a6:	79fb      	ldrb	r3, [r7, #7]
 80014a8:	4618      	mov	r0, r3
 80014aa:	f7ff fe8b 	bl	80011c4 <SCH_Reset_Task>
		if (pFunction_temp != NULL) {
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d0c2      	beq.n	800143a <SCH_Dispatch_Tasks+0xa>
			pFunction_temp();
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	4798      	blx	r3
			task_ran_flag = 1;
 80014b8:	2301      	movs	r3, #1
 80014ba:	75fb      	strb	r3, [r7, #23]
	while (1) {
 80014bc:	e7bd      	b.n	800143a <SCH_Dispatch_Tasks+0xa>
		SCH_Go_To_Sleep();
 80014be:	f000 f807 	bl	80014d0 <SCH_Go_To_Sleep>
	}
}
 80014c2:	bf00      	nop
 80014c4:	3718      	adds	r7, #24
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	bf00      	nop
 80014cc:	20000190 	.word	0x20000190

080014d0 <SCH_Go_To_Sleep>:
    }

    __enable_irq();
}

void SCH_Go_To_Sleep() {
 80014d0:	b480      	push	{r7}
 80014d2:	af00      	add	r7, sp, #0
	__WFI();
 80014d4:	bf30      	wfi
}
 80014d6:	bf00      	nop
 80014d8:	46bd      	mov	sp, r7
 80014da:	bc80      	pop	{r7}
 80014dc:	4770      	bx	lr
	...

080014e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014e0:	b480      	push	{r7}
 80014e2:	b085      	sub	sp, #20
 80014e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80014e6:	4b15      	ldr	r3, [pc, #84]	; (800153c <HAL_MspInit+0x5c>)
 80014e8:	699b      	ldr	r3, [r3, #24]
 80014ea:	4a14      	ldr	r2, [pc, #80]	; (800153c <HAL_MspInit+0x5c>)
 80014ec:	f043 0301 	orr.w	r3, r3, #1
 80014f0:	6193      	str	r3, [r2, #24]
 80014f2:	4b12      	ldr	r3, [pc, #72]	; (800153c <HAL_MspInit+0x5c>)
 80014f4:	699b      	ldr	r3, [r3, #24]
 80014f6:	f003 0301 	and.w	r3, r3, #1
 80014fa:	60bb      	str	r3, [r7, #8]
 80014fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014fe:	4b0f      	ldr	r3, [pc, #60]	; (800153c <HAL_MspInit+0x5c>)
 8001500:	69db      	ldr	r3, [r3, #28]
 8001502:	4a0e      	ldr	r2, [pc, #56]	; (800153c <HAL_MspInit+0x5c>)
 8001504:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001508:	61d3      	str	r3, [r2, #28]
 800150a:	4b0c      	ldr	r3, [pc, #48]	; (800153c <HAL_MspInit+0x5c>)
 800150c:	69db      	ldr	r3, [r3, #28]
 800150e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001512:	607b      	str	r3, [r7, #4]
 8001514:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001516:	4b0a      	ldr	r3, [pc, #40]	; (8001540 <HAL_MspInit+0x60>)
 8001518:	685b      	ldr	r3, [r3, #4]
 800151a:	60fb      	str	r3, [r7, #12]
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001522:	60fb      	str	r3, [r7, #12]
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800152a:	60fb      	str	r3, [r7, #12]
 800152c:	4a04      	ldr	r2, [pc, #16]	; (8001540 <HAL_MspInit+0x60>)
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001532:	bf00      	nop
 8001534:	3714      	adds	r7, #20
 8001536:	46bd      	mov	sp, r7
 8001538:	bc80      	pop	{r7}
 800153a:	4770      	bx	lr
 800153c:	40021000 	.word	0x40021000
 8001540:	40010000 	.word	0x40010000

08001544 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b084      	sub	sp, #16
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001554:	d113      	bne.n	800157e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001556:	4b0c      	ldr	r3, [pc, #48]	; (8001588 <HAL_TIM_Base_MspInit+0x44>)
 8001558:	69db      	ldr	r3, [r3, #28]
 800155a:	4a0b      	ldr	r2, [pc, #44]	; (8001588 <HAL_TIM_Base_MspInit+0x44>)
 800155c:	f043 0301 	orr.w	r3, r3, #1
 8001560:	61d3      	str	r3, [r2, #28]
 8001562:	4b09      	ldr	r3, [pc, #36]	; (8001588 <HAL_TIM_Base_MspInit+0x44>)
 8001564:	69db      	ldr	r3, [r3, #28]
 8001566:	f003 0301 	and.w	r3, r3, #1
 800156a:	60fb      	str	r3, [r7, #12]
 800156c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800156e:	2200      	movs	r2, #0
 8001570:	2100      	movs	r1, #0
 8001572:	201c      	movs	r0, #28
 8001574:	f000 f9a1 	bl	80018ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001578:	201c      	movs	r0, #28
 800157a:	f000 f9ba 	bl	80018f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800157e:	bf00      	nop
 8001580:	3710      	adds	r7, #16
 8001582:	46bd      	mov	sp, r7
 8001584:	bd80      	pop	{r7, pc}
 8001586:	bf00      	nop
 8001588:	40021000 	.word	0x40021000

0800158c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800158c:	b480      	push	{r7}
 800158e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001590:	e7fe      	b.n	8001590 <NMI_Handler+0x4>

08001592 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001592:	b480      	push	{r7}
 8001594:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001596:	e7fe      	b.n	8001596 <HardFault_Handler+0x4>

08001598 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001598:	b480      	push	{r7}
 800159a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800159c:	e7fe      	b.n	800159c <MemManage_Handler+0x4>

0800159e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800159e:	b480      	push	{r7}
 80015a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015a2:	e7fe      	b.n	80015a2 <BusFault_Handler+0x4>

080015a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015a4:	b480      	push	{r7}
 80015a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015a8:	e7fe      	b.n	80015a8 <UsageFault_Handler+0x4>

080015aa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015aa:	b480      	push	{r7}
 80015ac:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015ae:	bf00      	nop
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bc80      	pop	{r7}
 80015b4:	4770      	bx	lr

080015b6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015b6:	b480      	push	{r7}
 80015b8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015ba:	bf00      	nop
 80015bc:	46bd      	mov	sp, r7
 80015be:	bc80      	pop	{r7}
 80015c0:	4770      	bx	lr

080015c2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015c2:	b480      	push	{r7}
 80015c4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015c6:	bf00      	nop
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bc80      	pop	{r7}
 80015cc:	4770      	bx	lr

080015ce <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015ce:	b580      	push	{r7, lr}
 80015d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015d2:	f000 f87f 	bl	80016d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015d6:	bf00      	nop
 80015d8:	bd80      	pop	{r7, pc}
	...

080015dc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80015e0:	4802      	ldr	r0, [pc, #8]	; (80015ec <TIM2_IRQHandler+0x10>)
 80015e2:	f000 ffdb 	bl	800259c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80015e6:	bf00      	nop
 80015e8:	bd80      	pop	{r7, pc}
 80015ea:	bf00      	nop
 80015ec:	20000194 	.word	0x20000194

080015f0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80015f0:	b480      	push	{r7}
 80015f2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80015f4:	bf00      	nop
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bc80      	pop	{r7}
 80015fa:	4770      	bx	lr

080015fc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80015fc:	f7ff fff8 	bl	80015f0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001600:	480b      	ldr	r0, [pc, #44]	; (8001630 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001602:	490c      	ldr	r1, [pc, #48]	; (8001634 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001604:	4a0c      	ldr	r2, [pc, #48]	; (8001638 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001606:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001608:	e002      	b.n	8001610 <LoopCopyDataInit>

0800160a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800160a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800160c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800160e:	3304      	adds	r3, #4

08001610 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001610:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001612:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001614:	d3f9      	bcc.n	800160a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001616:	4a09      	ldr	r2, [pc, #36]	; (800163c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001618:	4c09      	ldr	r4, [pc, #36]	; (8001640 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800161a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800161c:	e001      	b.n	8001622 <LoopFillZerobss>

0800161e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800161e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001620:	3204      	adds	r2, #4

08001622 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001622:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001624:	d3fb      	bcc.n	800161e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001626:	f001 faf9 	bl	8002c1c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800162a:	f7ff fca5 	bl	8000f78 <main>
  bx lr
 800162e:	4770      	bx	lr
  ldr r0, =_sdata
 8001630:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001634:	20000020 	.word	0x20000020
  ldr r2, =_sidata
 8001638:	08002cb8 	.word	0x08002cb8
  ldr r2, =_sbss
 800163c:	20000020 	.word	0x20000020
  ldr r4, =_ebss
 8001640:	200001e0 	.word	0x200001e0

08001644 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001644:	e7fe      	b.n	8001644 <ADC1_2_IRQHandler>
	...

08001648 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800164c:	4b08      	ldr	r3, [pc, #32]	; (8001670 <HAL_Init+0x28>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	4a07      	ldr	r2, [pc, #28]	; (8001670 <HAL_Init+0x28>)
 8001652:	f043 0310 	orr.w	r3, r3, #16
 8001656:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001658:	2003      	movs	r0, #3
 800165a:	f000 f923 	bl	80018a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800165e:	200f      	movs	r0, #15
 8001660:	f000 f808 	bl	8001674 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001664:	f7ff ff3c 	bl	80014e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001668:	2300      	movs	r3, #0
}
 800166a:	4618      	mov	r0, r3
 800166c:	bd80      	pop	{r7, pc}
 800166e:	bf00      	nop
 8001670:	40022000 	.word	0x40022000

08001674 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b082      	sub	sp, #8
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800167c:	4b12      	ldr	r3, [pc, #72]	; (80016c8 <HAL_InitTick+0x54>)
 800167e:	681a      	ldr	r2, [r3, #0]
 8001680:	4b12      	ldr	r3, [pc, #72]	; (80016cc <HAL_InitTick+0x58>)
 8001682:	781b      	ldrb	r3, [r3, #0]
 8001684:	4619      	mov	r1, r3
 8001686:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800168a:	fbb3 f3f1 	udiv	r3, r3, r1
 800168e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001692:	4618      	mov	r0, r3
 8001694:	f000 f93b 	bl	800190e <HAL_SYSTICK_Config>
 8001698:	4603      	mov	r3, r0
 800169a:	2b00      	cmp	r3, #0
 800169c:	d001      	beq.n	80016a2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800169e:	2301      	movs	r3, #1
 80016a0:	e00e      	b.n	80016c0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	2b0f      	cmp	r3, #15
 80016a6:	d80a      	bhi.n	80016be <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80016a8:	2200      	movs	r2, #0
 80016aa:	6879      	ldr	r1, [r7, #4]
 80016ac:	f04f 30ff 	mov.w	r0, #4294967295
 80016b0:	f000 f903 	bl	80018ba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80016b4:	4a06      	ldr	r2, [pc, #24]	; (80016d0 <HAL_InitTick+0x5c>)
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80016ba:	2300      	movs	r3, #0
 80016bc:	e000      	b.n	80016c0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80016be:	2301      	movs	r3, #1
}
 80016c0:	4618      	mov	r0, r3
 80016c2:	3708      	adds	r7, #8
 80016c4:	46bd      	mov	sp, r7
 80016c6:	bd80      	pop	{r7, pc}
 80016c8:	20000014 	.word	0x20000014
 80016cc:	2000001c 	.word	0x2000001c
 80016d0:	20000018 	.word	0x20000018

080016d4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016d4:	b480      	push	{r7}
 80016d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80016d8:	4b05      	ldr	r3, [pc, #20]	; (80016f0 <HAL_IncTick+0x1c>)
 80016da:	781b      	ldrb	r3, [r3, #0]
 80016dc:	461a      	mov	r2, r3
 80016de:	4b05      	ldr	r3, [pc, #20]	; (80016f4 <HAL_IncTick+0x20>)
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	4413      	add	r3, r2
 80016e4:	4a03      	ldr	r2, [pc, #12]	; (80016f4 <HAL_IncTick+0x20>)
 80016e6:	6013      	str	r3, [r2, #0]
}
 80016e8:	bf00      	nop
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bc80      	pop	{r7}
 80016ee:	4770      	bx	lr
 80016f0:	2000001c 	.word	0x2000001c
 80016f4:	200001dc 	.word	0x200001dc

080016f8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016f8:	b480      	push	{r7}
 80016fa:	af00      	add	r7, sp, #0
  return uwTick;
 80016fc:	4b02      	ldr	r3, [pc, #8]	; (8001708 <HAL_GetTick+0x10>)
 80016fe:	681b      	ldr	r3, [r3, #0]
}
 8001700:	4618      	mov	r0, r3
 8001702:	46bd      	mov	sp, r7
 8001704:	bc80      	pop	{r7}
 8001706:	4770      	bx	lr
 8001708:	200001dc 	.word	0x200001dc

0800170c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800170c:	b480      	push	{r7}
 800170e:	b085      	sub	sp, #20
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	f003 0307 	and.w	r3, r3, #7
 800171a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800171c:	4b0c      	ldr	r3, [pc, #48]	; (8001750 <__NVIC_SetPriorityGrouping+0x44>)
 800171e:	68db      	ldr	r3, [r3, #12]
 8001720:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001722:	68ba      	ldr	r2, [r7, #8]
 8001724:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001728:	4013      	ands	r3, r2
 800172a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001730:	68bb      	ldr	r3, [r7, #8]
 8001732:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001734:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001738:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800173c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800173e:	4a04      	ldr	r2, [pc, #16]	; (8001750 <__NVIC_SetPriorityGrouping+0x44>)
 8001740:	68bb      	ldr	r3, [r7, #8]
 8001742:	60d3      	str	r3, [r2, #12]
}
 8001744:	bf00      	nop
 8001746:	3714      	adds	r7, #20
 8001748:	46bd      	mov	sp, r7
 800174a:	bc80      	pop	{r7}
 800174c:	4770      	bx	lr
 800174e:	bf00      	nop
 8001750:	e000ed00 	.word	0xe000ed00

08001754 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001754:	b480      	push	{r7}
 8001756:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001758:	4b04      	ldr	r3, [pc, #16]	; (800176c <__NVIC_GetPriorityGrouping+0x18>)
 800175a:	68db      	ldr	r3, [r3, #12]
 800175c:	0a1b      	lsrs	r3, r3, #8
 800175e:	f003 0307 	and.w	r3, r3, #7
}
 8001762:	4618      	mov	r0, r3
 8001764:	46bd      	mov	sp, r7
 8001766:	bc80      	pop	{r7}
 8001768:	4770      	bx	lr
 800176a:	bf00      	nop
 800176c:	e000ed00 	.word	0xe000ed00

08001770 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001770:	b480      	push	{r7}
 8001772:	b083      	sub	sp, #12
 8001774:	af00      	add	r7, sp, #0
 8001776:	4603      	mov	r3, r0
 8001778:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800177a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800177e:	2b00      	cmp	r3, #0
 8001780:	db0b      	blt.n	800179a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001782:	79fb      	ldrb	r3, [r7, #7]
 8001784:	f003 021f 	and.w	r2, r3, #31
 8001788:	4906      	ldr	r1, [pc, #24]	; (80017a4 <__NVIC_EnableIRQ+0x34>)
 800178a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800178e:	095b      	lsrs	r3, r3, #5
 8001790:	2001      	movs	r0, #1
 8001792:	fa00 f202 	lsl.w	r2, r0, r2
 8001796:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800179a:	bf00      	nop
 800179c:	370c      	adds	r7, #12
 800179e:	46bd      	mov	sp, r7
 80017a0:	bc80      	pop	{r7}
 80017a2:	4770      	bx	lr
 80017a4:	e000e100 	.word	0xe000e100

080017a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017a8:	b480      	push	{r7}
 80017aa:	b083      	sub	sp, #12
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	4603      	mov	r3, r0
 80017b0:	6039      	str	r1, [r7, #0]
 80017b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	db0a      	blt.n	80017d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017bc:	683b      	ldr	r3, [r7, #0]
 80017be:	b2da      	uxtb	r2, r3
 80017c0:	490c      	ldr	r1, [pc, #48]	; (80017f4 <__NVIC_SetPriority+0x4c>)
 80017c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017c6:	0112      	lsls	r2, r2, #4
 80017c8:	b2d2      	uxtb	r2, r2
 80017ca:	440b      	add	r3, r1
 80017cc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017d0:	e00a      	b.n	80017e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017d2:	683b      	ldr	r3, [r7, #0]
 80017d4:	b2da      	uxtb	r2, r3
 80017d6:	4908      	ldr	r1, [pc, #32]	; (80017f8 <__NVIC_SetPriority+0x50>)
 80017d8:	79fb      	ldrb	r3, [r7, #7]
 80017da:	f003 030f 	and.w	r3, r3, #15
 80017de:	3b04      	subs	r3, #4
 80017e0:	0112      	lsls	r2, r2, #4
 80017e2:	b2d2      	uxtb	r2, r2
 80017e4:	440b      	add	r3, r1
 80017e6:	761a      	strb	r2, [r3, #24]
}
 80017e8:	bf00      	nop
 80017ea:	370c      	adds	r7, #12
 80017ec:	46bd      	mov	sp, r7
 80017ee:	bc80      	pop	{r7}
 80017f0:	4770      	bx	lr
 80017f2:	bf00      	nop
 80017f4:	e000e100 	.word	0xe000e100
 80017f8:	e000ed00 	.word	0xe000ed00

080017fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017fc:	b480      	push	{r7}
 80017fe:	b089      	sub	sp, #36	; 0x24
 8001800:	af00      	add	r7, sp, #0
 8001802:	60f8      	str	r0, [r7, #12]
 8001804:	60b9      	str	r1, [r7, #8]
 8001806:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	f003 0307 	and.w	r3, r3, #7
 800180e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001810:	69fb      	ldr	r3, [r7, #28]
 8001812:	f1c3 0307 	rsb	r3, r3, #7
 8001816:	2b04      	cmp	r3, #4
 8001818:	bf28      	it	cs
 800181a:	2304      	movcs	r3, #4
 800181c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800181e:	69fb      	ldr	r3, [r7, #28]
 8001820:	3304      	adds	r3, #4
 8001822:	2b06      	cmp	r3, #6
 8001824:	d902      	bls.n	800182c <NVIC_EncodePriority+0x30>
 8001826:	69fb      	ldr	r3, [r7, #28]
 8001828:	3b03      	subs	r3, #3
 800182a:	e000      	b.n	800182e <NVIC_EncodePriority+0x32>
 800182c:	2300      	movs	r3, #0
 800182e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001830:	f04f 32ff 	mov.w	r2, #4294967295
 8001834:	69bb      	ldr	r3, [r7, #24]
 8001836:	fa02 f303 	lsl.w	r3, r2, r3
 800183a:	43da      	mvns	r2, r3
 800183c:	68bb      	ldr	r3, [r7, #8]
 800183e:	401a      	ands	r2, r3
 8001840:	697b      	ldr	r3, [r7, #20]
 8001842:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001844:	f04f 31ff 	mov.w	r1, #4294967295
 8001848:	697b      	ldr	r3, [r7, #20]
 800184a:	fa01 f303 	lsl.w	r3, r1, r3
 800184e:	43d9      	mvns	r1, r3
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001854:	4313      	orrs	r3, r2
         );
}
 8001856:	4618      	mov	r0, r3
 8001858:	3724      	adds	r7, #36	; 0x24
 800185a:	46bd      	mov	sp, r7
 800185c:	bc80      	pop	{r7}
 800185e:	4770      	bx	lr

08001860 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b082      	sub	sp, #8
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	3b01      	subs	r3, #1
 800186c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001870:	d301      	bcc.n	8001876 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001872:	2301      	movs	r3, #1
 8001874:	e00f      	b.n	8001896 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001876:	4a0a      	ldr	r2, [pc, #40]	; (80018a0 <SysTick_Config+0x40>)
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	3b01      	subs	r3, #1
 800187c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800187e:	210f      	movs	r1, #15
 8001880:	f04f 30ff 	mov.w	r0, #4294967295
 8001884:	f7ff ff90 	bl	80017a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001888:	4b05      	ldr	r3, [pc, #20]	; (80018a0 <SysTick_Config+0x40>)
 800188a:	2200      	movs	r2, #0
 800188c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800188e:	4b04      	ldr	r3, [pc, #16]	; (80018a0 <SysTick_Config+0x40>)
 8001890:	2207      	movs	r2, #7
 8001892:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001894:	2300      	movs	r3, #0
}
 8001896:	4618      	mov	r0, r3
 8001898:	3708      	adds	r7, #8
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}
 800189e:	bf00      	nop
 80018a0:	e000e010 	.word	0xe000e010

080018a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b082      	sub	sp, #8
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018ac:	6878      	ldr	r0, [r7, #4]
 80018ae:	f7ff ff2d 	bl	800170c <__NVIC_SetPriorityGrouping>
}
 80018b2:	bf00      	nop
 80018b4:	3708      	adds	r7, #8
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bd80      	pop	{r7, pc}

080018ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80018ba:	b580      	push	{r7, lr}
 80018bc:	b086      	sub	sp, #24
 80018be:	af00      	add	r7, sp, #0
 80018c0:	4603      	mov	r3, r0
 80018c2:	60b9      	str	r1, [r7, #8]
 80018c4:	607a      	str	r2, [r7, #4]
 80018c6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80018c8:	2300      	movs	r3, #0
 80018ca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80018cc:	f7ff ff42 	bl	8001754 <__NVIC_GetPriorityGrouping>
 80018d0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018d2:	687a      	ldr	r2, [r7, #4]
 80018d4:	68b9      	ldr	r1, [r7, #8]
 80018d6:	6978      	ldr	r0, [r7, #20]
 80018d8:	f7ff ff90 	bl	80017fc <NVIC_EncodePriority>
 80018dc:	4602      	mov	r2, r0
 80018de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018e2:	4611      	mov	r1, r2
 80018e4:	4618      	mov	r0, r3
 80018e6:	f7ff ff5f 	bl	80017a8 <__NVIC_SetPriority>
}
 80018ea:	bf00      	nop
 80018ec:	3718      	adds	r7, #24
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bd80      	pop	{r7, pc}

080018f2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018f2:	b580      	push	{r7, lr}
 80018f4:	b082      	sub	sp, #8
 80018f6:	af00      	add	r7, sp, #0
 80018f8:	4603      	mov	r3, r0
 80018fa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80018fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001900:	4618      	mov	r0, r3
 8001902:	f7ff ff35 	bl	8001770 <__NVIC_EnableIRQ>
}
 8001906:	bf00      	nop
 8001908:	3708      	adds	r7, #8
 800190a:	46bd      	mov	sp, r7
 800190c:	bd80      	pop	{r7, pc}

0800190e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800190e:	b580      	push	{r7, lr}
 8001910:	b082      	sub	sp, #8
 8001912:	af00      	add	r7, sp, #0
 8001914:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001916:	6878      	ldr	r0, [r7, #4]
 8001918:	f7ff ffa2 	bl	8001860 <SysTick_Config>
 800191c:	4603      	mov	r3, r0
}
 800191e:	4618      	mov	r0, r3
 8001920:	3708      	adds	r7, #8
 8001922:	46bd      	mov	sp, r7
 8001924:	bd80      	pop	{r7, pc}
	...

08001928 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001928:	b480      	push	{r7}
 800192a:	b08b      	sub	sp, #44	; 0x2c
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
 8001930:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001932:	2300      	movs	r3, #0
 8001934:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001936:	2300      	movs	r3, #0
 8001938:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800193a:	e148      	b.n	8001bce <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800193c:	2201      	movs	r2, #1
 800193e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001940:	fa02 f303 	lsl.w	r3, r2, r3
 8001944:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001946:	683b      	ldr	r3, [r7, #0]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	69fa      	ldr	r2, [r7, #28]
 800194c:	4013      	ands	r3, r2
 800194e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001950:	69ba      	ldr	r2, [r7, #24]
 8001952:	69fb      	ldr	r3, [r7, #28]
 8001954:	429a      	cmp	r2, r3
 8001956:	f040 8137 	bne.w	8001bc8 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800195a:	683b      	ldr	r3, [r7, #0]
 800195c:	685b      	ldr	r3, [r3, #4]
 800195e:	4aa3      	ldr	r2, [pc, #652]	; (8001bec <HAL_GPIO_Init+0x2c4>)
 8001960:	4293      	cmp	r3, r2
 8001962:	d05e      	beq.n	8001a22 <HAL_GPIO_Init+0xfa>
 8001964:	4aa1      	ldr	r2, [pc, #644]	; (8001bec <HAL_GPIO_Init+0x2c4>)
 8001966:	4293      	cmp	r3, r2
 8001968:	d875      	bhi.n	8001a56 <HAL_GPIO_Init+0x12e>
 800196a:	4aa1      	ldr	r2, [pc, #644]	; (8001bf0 <HAL_GPIO_Init+0x2c8>)
 800196c:	4293      	cmp	r3, r2
 800196e:	d058      	beq.n	8001a22 <HAL_GPIO_Init+0xfa>
 8001970:	4a9f      	ldr	r2, [pc, #636]	; (8001bf0 <HAL_GPIO_Init+0x2c8>)
 8001972:	4293      	cmp	r3, r2
 8001974:	d86f      	bhi.n	8001a56 <HAL_GPIO_Init+0x12e>
 8001976:	4a9f      	ldr	r2, [pc, #636]	; (8001bf4 <HAL_GPIO_Init+0x2cc>)
 8001978:	4293      	cmp	r3, r2
 800197a:	d052      	beq.n	8001a22 <HAL_GPIO_Init+0xfa>
 800197c:	4a9d      	ldr	r2, [pc, #628]	; (8001bf4 <HAL_GPIO_Init+0x2cc>)
 800197e:	4293      	cmp	r3, r2
 8001980:	d869      	bhi.n	8001a56 <HAL_GPIO_Init+0x12e>
 8001982:	4a9d      	ldr	r2, [pc, #628]	; (8001bf8 <HAL_GPIO_Init+0x2d0>)
 8001984:	4293      	cmp	r3, r2
 8001986:	d04c      	beq.n	8001a22 <HAL_GPIO_Init+0xfa>
 8001988:	4a9b      	ldr	r2, [pc, #620]	; (8001bf8 <HAL_GPIO_Init+0x2d0>)
 800198a:	4293      	cmp	r3, r2
 800198c:	d863      	bhi.n	8001a56 <HAL_GPIO_Init+0x12e>
 800198e:	4a9b      	ldr	r2, [pc, #620]	; (8001bfc <HAL_GPIO_Init+0x2d4>)
 8001990:	4293      	cmp	r3, r2
 8001992:	d046      	beq.n	8001a22 <HAL_GPIO_Init+0xfa>
 8001994:	4a99      	ldr	r2, [pc, #612]	; (8001bfc <HAL_GPIO_Init+0x2d4>)
 8001996:	4293      	cmp	r3, r2
 8001998:	d85d      	bhi.n	8001a56 <HAL_GPIO_Init+0x12e>
 800199a:	2b12      	cmp	r3, #18
 800199c:	d82a      	bhi.n	80019f4 <HAL_GPIO_Init+0xcc>
 800199e:	2b12      	cmp	r3, #18
 80019a0:	d859      	bhi.n	8001a56 <HAL_GPIO_Init+0x12e>
 80019a2:	a201      	add	r2, pc, #4	; (adr r2, 80019a8 <HAL_GPIO_Init+0x80>)
 80019a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019a8:	08001a23 	.word	0x08001a23
 80019ac:	080019fd 	.word	0x080019fd
 80019b0:	08001a0f 	.word	0x08001a0f
 80019b4:	08001a51 	.word	0x08001a51
 80019b8:	08001a57 	.word	0x08001a57
 80019bc:	08001a57 	.word	0x08001a57
 80019c0:	08001a57 	.word	0x08001a57
 80019c4:	08001a57 	.word	0x08001a57
 80019c8:	08001a57 	.word	0x08001a57
 80019cc:	08001a57 	.word	0x08001a57
 80019d0:	08001a57 	.word	0x08001a57
 80019d4:	08001a57 	.word	0x08001a57
 80019d8:	08001a57 	.word	0x08001a57
 80019dc:	08001a57 	.word	0x08001a57
 80019e0:	08001a57 	.word	0x08001a57
 80019e4:	08001a57 	.word	0x08001a57
 80019e8:	08001a57 	.word	0x08001a57
 80019ec:	08001a05 	.word	0x08001a05
 80019f0:	08001a19 	.word	0x08001a19
 80019f4:	4a82      	ldr	r2, [pc, #520]	; (8001c00 <HAL_GPIO_Init+0x2d8>)
 80019f6:	4293      	cmp	r3, r2
 80019f8:	d013      	beq.n	8001a22 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80019fa:	e02c      	b.n	8001a56 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	68db      	ldr	r3, [r3, #12]
 8001a00:	623b      	str	r3, [r7, #32]
          break;
 8001a02:	e029      	b.n	8001a58 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001a04:	683b      	ldr	r3, [r7, #0]
 8001a06:	68db      	ldr	r3, [r3, #12]
 8001a08:	3304      	adds	r3, #4
 8001a0a:	623b      	str	r3, [r7, #32]
          break;
 8001a0c:	e024      	b.n	8001a58 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001a0e:	683b      	ldr	r3, [r7, #0]
 8001a10:	68db      	ldr	r3, [r3, #12]
 8001a12:	3308      	adds	r3, #8
 8001a14:	623b      	str	r3, [r7, #32]
          break;
 8001a16:	e01f      	b.n	8001a58 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001a18:	683b      	ldr	r3, [r7, #0]
 8001a1a:	68db      	ldr	r3, [r3, #12]
 8001a1c:	330c      	adds	r3, #12
 8001a1e:	623b      	str	r3, [r7, #32]
          break;
 8001a20:	e01a      	b.n	8001a58 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001a22:	683b      	ldr	r3, [r7, #0]
 8001a24:	689b      	ldr	r3, [r3, #8]
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d102      	bne.n	8001a30 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001a2a:	2304      	movs	r3, #4
 8001a2c:	623b      	str	r3, [r7, #32]
          break;
 8001a2e:	e013      	b.n	8001a58 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001a30:	683b      	ldr	r3, [r7, #0]
 8001a32:	689b      	ldr	r3, [r3, #8]
 8001a34:	2b01      	cmp	r3, #1
 8001a36:	d105      	bne.n	8001a44 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001a38:	2308      	movs	r3, #8
 8001a3a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	69fa      	ldr	r2, [r7, #28]
 8001a40:	611a      	str	r2, [r3, #16]
          break;
 8001a42:	e009      	b.n	8001a58 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001a44:	2308      	movs	r3, #8
 8001a46:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	69fa      	ldr	r2, [r7, #28]
 8001a4c:	615a      	str	r2, [r3, #20]
          break;
 8001a4e:	e003      	b.n	8001a58 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001a50:	2300      	movs	r3, #0
 8001a52:	623b      	str	r3, [r7, #32]
          break;
 8001a54:	e000      	b.n	8001a58 <HAL_GPIO_Init+0x130>
          break;
 8001a56:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001a58:	69bb      	ldr	r3, [r7, #24]
 8001a5a:	2bff      	cmp	r3, #255	; 0xff
 8001a5c:	d801      	bhi.n	8001a62 <HAL_GPIO_Init+0x13a>
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	e001      	b.n	8001a66 <HAL_GPIO_Init+0x13e>
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	3304      	adds	r3, #4
 8001a66:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001a68:	69bb      	ldr	r3, [r7, #24]
 8001a6a:	2bff      	cmp	r3, #255	; 0xff
 8001a6c:	d802      	bhi.n	8001a74 <HAL_GPIO_Init+0x14c>
 8001a6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a70:	009b      	lsls	r3, r3, #2
 8001a72:	e002      	b.n	8001a7a <HAL_GPIO_Init+0x152>
 8001a74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a76:	3b08      	subs	r3, #8
 8001a78:	009b      	lsls	r3, r3, #2
 8001a7a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001a7c:	697b      	ldr	r3, [r7, #20]
 8001a7e:	681a      	ldr	r2, [r3, #0]
 8001a80:	210f      	movs	r1, #15
 8001a82:	693b      	ldr	r3, [r7, #16]
 8001a84:	fa01 f303 	lsl.w	r3, r1, r3
 8001a88:	43db      	mvns	r3, r3
 8001a8a:	401a      	ands	r2, r3
 8001a8c:	6a39      	ldr	r1, [r7, #32]
 8001a8e:	693b      	ldr	r3, [r7, #16]
 8001a90:	fa01 f303 	lsl.w	r3, r1, r3
 8001a94:	431a      	orrs	r2, r3
 8001a96:	697b      	ldr	r3, [r7, #20]
 8001a98:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001a9a:	683b      	ldr	r3, [r7, #0]
 8001a9c:	685b      	ldr	r3, [r3, #4]
 8001a9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	f000 8090 	beq.w	8001bc8 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001aa8:	4b56      	ldr	r3, [pc, #344]	; (8001c04 <HAL_GPIO_Init+0x2dc>)
 8001aaa:	699b      	ldr	r3, [r3, #24]
 8001aac:	4a55      	ldr	r2, [pc, #340]	; (8001c04 <HAL_GPIO_Init+0x2dc>)
 8001aae:	f043 0301 	orr.w	r3, r3, #1
 8001ab2:	6193      	str	r3, [r2, #24]
 8001ab4:	4b53      	ldr	r3, [pc, #332]	; (8001c04 <HAL_GPIO_Init+0x2dc>)
 8001ab6:	699b      	ldr	r3, [r3, #24]
 8001ab8:	f003 0301 	and.w	r3, r3, #1
 8001abc:	60bb      	str	r3, [r7, #8]
 8001abe:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001ac0:	4a51      	ldr	r2, [pc, #324]	; (8001c08 <HAL_GPIO_Init+0x2e0>)
 8001ac2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ac4:	089b      	lsrs	r3, r3, #2
 8001ac6:	3302      	adds	r3, #2
 8001ac8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001acc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001ace:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ad0:	f003 0303 	and.w	r3, r3, #3
 8001ad4:	009b      	lsls	r3, r3, #2
 8001ad6:	220f      	movs	r2, #15
 8001ad8:	fa02 f303 	lsl.w	r3, r2, r3
 8001adc:	43db      	mvns	r3, r3
 8001ade:	68fa      	ldr	r2, [r7, #12]
 8001ae0:	4013      	ands	r3, r2
 8001ae2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	4a49      	ldr	r2, [pc, #292]	; (8001c0c <HAL_GPIO_Init+0x2e4>)
 8001ae8:	4293      	cmp	r3, r2
 8001aea:	d00d      	beq.n	8001b08 <HAL_GPIO_Init+0x1e0>
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	4a48      	ldr	r2, [pc, #288]	; (8001c10 <HAL_GPIO_Init+0x2e8>)
 8001af0:	4293      	cmp	r3, r2
 8001af2:	d007      	beq.n	8001b04 <HAL_GPIO_Init+0x1dc>
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	4a47      	ldr	r2, [pc, #284]	; (8001c14 <HAL_GPIO_Init+0x2ec>)
 8001af8:	4293      	cmp	r3, r2
 8001afa:	d101      	bne.n	8001b00 <HAL_GPIO_Init+0x1d8>
 8001afc:	2302      	movs	r3, #2
 8001afe:	e004      	b.n	8001b0a <HAL_GPIO_Init+0x1e2>
 8001b00:	2303      	movs	r3, #3
 8001b02:	e002      	b.n	8001b0a <HAL_GPIO_Init+0x1e2>
 8001b04:	2301      	movs	r3, #1
 8001b06:	e000      	b.n	8001b0a <HAL_GPIO_Init+0x1e2>
 8001b08:	2300      	movs	r3, #0
 8001b0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b0c:	f002 0203 	and.w	r2, r2, #3
 8001b10:	0092      	lsls	r2, r2, #2
 8001b12:	4093      	lsls	r3, r2
 8001b14:	68fa      	ldr	r2, [r7, #12]
 8001b16:	4313      	orrs	r3, r2
 8001b18:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001b1a:	493b      	ldr	r1, [pc, #236]	; (8001c08 <HAL_GPIO_Init+0x2e0>)
 8001b1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b1e:	089b      	lsrs	r3, r3, #2
 8001b20:	3302      	adds	r3, #2
 8001b22:	68fa      	ldr	r2, [r7, #12]
 8001b24:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001b28:	683b      	ldr	r3, [r7, #0]
 8001b2a:	685b      	ldr	r3, [r3, #4]
 8001b2c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d006      	beq.n	8001b42 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001b34:	4b38      	ldr	r3, [pc, #224]	; (8001c18 <HAL_GPIO_Init+0x2f0>)
 8001b36:	689a      	ldr	r2, [r3, #8]
 8001b38:	4937      	ldr	r1, [pc, #220]	; (8001c18 <HAL_GPIO_Init+0x2f0>)
 8001b3a:	69bb      	ldr	r3, [r7, #24]
 8001b3c:	4313      	orrs	r3, r2
 8001b3e:	608b      	str	r3, [r1, #8]
 8001b40:	e006      	b.n	8001b50 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001b42:	4b35      	ldr	r3, [pc, #212]	; (8001c18 <HAL_GPIO_Init+0x2f0>)
 8001b44:	689a      	ldr	r2, [r3, #8]
 8001b46:	69bb      	ldr	r3, [r7, #24]
 8001b48:	43db      	mvns	r3, r3
 8001b4a:	4933      	ldr	r1, [pc, #204]	; (8001c18 <HAL_GPIO_Init+0x2f0>)
 8001b4c:	4013      	ands	r3, r2
 8001b4e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	685b      	ldr	r3, [r3, #4]
 8001b54:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d006      	beq.n	8001b6a <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001b5c:	4b2e      	ldr	r3, [pc, #184]	; (8001c18 <HAL_GPIO_Init+0x2f0>)
 8001b5e:	68da      	ldr	r2, [r3, #12]
 8001b60:	492d      	ldr	r1, [pc, #180]	; (8001c18 <HAL_GPIO_Init+0x2f0>)
 8001b62:	69bb      	ldr	r3, [r7, #24]
 8001b64:	4313      	orrs	r3, r2
 8001b66:	60cb      	str	r3, [r1, #12]
 8001b68:	e006      	b.n	8001b78 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001b6a:	4b2b      	ldr	r3, [pc, #172]	; (8001c18 <HAL_GPIO_Init+0x2f0>)
 8001b6c:	68da      	ldr	r2, [r3, #12]
 8001b6e:	69bb      	ldr	r3, [r7, #24]
 8001b70:	43db      	mvns	r3, r3
 8001b72:	4929      	ldr	r1, [pc, #164]	; (8001c18 <HAL_GPIO_Init+0x2f0>)
 8001b74:	4013      	ands	r3, r2
 8001b76:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	685b      	ldr	r3, [r3, #4]
 8001b7c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d006      	beq.n	8001b92 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001b84:	4b24      	ldr	r3, [pc, #144]	; (8001c18 <HAL_GPIO_Init+0x2f0>)
 8001b86:	685a      	ldr	r2, [r3, #4]
 8001b88:	4923      	ldr	r1, [pc, #140]	; (8001c18 <HAL_GPIO_Init+0x2f0>)
 8001b8a:	69bb      	ldr	r3, [r7, #24]
 8001b8c:	4313      	orrs	r3, r2
 8001b8e:	604b      	str	r3, [r1, #4]
 8001b90:	e006      	b.n	8001ba0 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001b92:	4b21      	ldr	r3, [pc, #132]	; (8001c18 <HAL_GPIO_Init+0x2f0>)
 8001b94:	685a      	ldr	r2, [r3, #4]
 8001b96:	69bb      	ldr	r3, [r7, #24]
 8001b98:	43db      	mvns	r3, r3
 8001b9a:	491f      	ldr	r1, [pc, #124]	; (8001c18 <HAL_GPIO_Init+0x2f0>)
 8001b9c:	4013      	ands	r3, r2
 8001b9e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	685b      	ldr	r3, [r3, #4]
 8001ba4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d006      	beq.n	8001bba <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001bac:	4b1a      	ldr	r3, [pc, #104]	; (8001c18 <HAL_GPIO_Init+0x2f0>)
 8001bae:	681a      	ldr	r2, [r3, #0]
 8001bb0:	4919      	ldr	r1, [pc, #100]	; (8001c18 <HAL_GPIO_Init+0x2f0>)
 8001bb2:	69bb      	ldr	r3, [r7, #24]
 8001bb4:	4313      	orrs	r3, r2
 8001bb6:	600b      	str	r3, [r1, #0]
 8001bb8:	e006      	b.n	8001bc8 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001bba:	4b17      	ldr	r3, [pc, #92]	; (8001c18 <HAL_GPIO_Init+0x2f0>)
 8001bbc:	681a      	ldr	r2, [r3, #0]
 8001bbe:	69bb      	ldr	r3, [r7, #24]
 8001bc0:	43db      	mvns	r3, r3
 8001bc2:	4915      	ldr	r1, [pc, #84]	; (8001c18 <HAL_GPIO_Init+0x2f0>)
 8001bc4:	4013      	ands	r3, r2
 8001bc6:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001bc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bca:	3301      	adds	r3, #1
 8001bcc:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	681a      	ldr	r2, [r3, #0]
 8001bd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bd4:	fa22 f303 	lsr.w	r3, r2, r3
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	f47f aeaf 	bne.w	800193c <HAL_GPIO_Init+0x14>
  }
}
 8001bde:	bf00      	nop
 8001be0:	bf00      	nop
 8001be2:	372c      	adds	r7, #44	; 0x2c
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bc80      	pop	{r7}
 8001be8:	4770      	bx	lr
 8001bea:	bf00      	nop
 8001bec:	10320000 	.word	0x10320000
 8001bf0:	10310000 	.word	0x10310000
 8001bf4:	10220000 	.word	0x10220000
 8001bf8:	10210000 	.word	0x10210000
 8001bfc:	10120000 	.word	0x10120000
 8001c00:	10110000 	.word	0x10110000
 8001c04:	40021000 	.word	0x40021000
 8001c08:	40010000 	.word	0x40010000
 8001c0c:	40010800 	.word	0x40010800
 8001c10:	40010c00 	.word	0x40010c00
 8001c14:	40011000 	.word	0x40011000
 8001c18:	40010400 	.word	0x40010400

08001c1c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	b085      	sub	sp, #20
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
 8001c24:	460b      	mov	r3, r1
 8001c26:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	689a      	ldr	r2, [r3, #8]
 8001c2c:	887b      	ldrh	r3, [r7, #2]
 8001c2e:	4013      	ands	r3, r2
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d002      	beq.n	8001c3a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001c34:	2301      	movs	r3, #1
 8001c36:	73fb      	strb	r3, [r7, #15]
 8001c38:	e001      	b.n	8001c3e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001c3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c40:	4618      	mov	r0, r3
 8001c42:	3714      	adds	r7, #20
 8001c44:	46bd      	mov	sp, r7
 8001c46:	bc80      	pop	{r7}
 8001c48:	4770      	bx	lr

08001c4a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c4a:	b480      	push	{r7}
 8001c4c:	b083      	sub	sp, #12
 8001c4e:	af00      	add	r7, sp, #0
 8001c50:	6078      	str	r0, [r7, #4]
 8001c52:	460b      	mov	r3, r1
 8001c54:	807b      	strh	r3, [r7, #2]
 8001c56:	4613      	mov	r3, r2
 8001c58:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001c5a:	787b      	ldrb	r3, [r7, #1]
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d003      	beq.n	8001c68 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001c60:	887a      	ldrh	r2, [r7, #2]
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001c66:	e003      	b.n	8001c70 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001c68:	887b      	ldrh	r3, [r7, #2]
 8001c6a:	041a      	lsls	r2, r3, #16
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	611a      	str	r2, [r3, #16]
}
 8001c70:	bf00      	nop
 8001c72:	370c      	adds	r7, #12
 8001c74:	46bd      	mov	sp, r7
 8001c76:	bc80      	pop	{r7}
 8001c78:	4770      	bx	lr

08001c7a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001c7a:	b480      	push	{r7}
 8001c7c:	b085      	sub	sp, #20
 8001c7e:	af00      	add	r7, sp, #0
 8001c80:	6078      	str	r0, [r7, #4]
 8001c82:	460b      	mov	r3, r1
 8001c84:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	68db      	ldr	r3, [r3, #12]
 8001c8a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001c8c:	887a      	ldrh	r2, [r7, #2]
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	4013      	ands	r3, r2
 8001c92:	041a      	lsls	r2, r3, #16
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	43d9      	mvns	r1, r3
 8001c98:	887b      	ldrh	r3, [r7, #2]
 8001c9a:	400b      	ands	r3, r1
 8001c9c:	431a      	orrs	r2, r3
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	611a      	str	r2, [r3, #16]
}
 8001ca2:	bf00      	nop
 8001ca4:	3714      	adds	r7, #20
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bc80      	pop	{r7}
 8001caa:	4770      	bx	lr

08001cac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b086      	sub	sp, #24
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d101      	bne.n	8001cbe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001cba:	2301      	movs	r3, #1
 8001cbc:	e26c      	b.n	8002198 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f003 0301 	and.w	r3, r3, #1
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	f000 8087 	beq.w	8001dda <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001ccc:	4b92      	ldr	r3, [pc, #584]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001cce:	685b      	ldr	r3, [r3, #4]
 8001cd0:	f003 030c 	and.w	r3, r3, #12
 8001cd4:	2b04      	cmp	r3, #4
 8001cd6:	d00c      	beq.n	8001cf2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001cd8:	4b8f      	ldr	r3, [pc, #572]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001cda:	685b      	ldr	r3, [r3, #4]
 8001cdc:	f003 030c 	and.w	r3, r3, #12
 8001ce0:	2b08      	cmp	r3, #8
 8001ce2:	d112      	bne.n	8001d0a <HAL_RCC_OscConfig+0x5e>
 8001ce4:	4b8c      	ldr	r3, [pc, #560]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001ce6:	685b      	ldr	r3, [r3, #4]
 8001ce8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001cec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001cf0:	d10b      	bne.n	8001d0a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cf2:	4b89      	ldr	r3, [pc, #548]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d06c      	beq.n	8001dd8 <HAL_RCC_OscConfig+0x12c>
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	685b      	ldr	r3, [r3, #4]
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d168      	bne.n	8001dd8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001d06:	2301      	movs	r3, #1
 8001d08:	e246      	b.n	8002198 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	685b      	ldr	r3, [r3, #4]
 8001d0e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d12:	d106      	bne.n	8001d22 <HAL_RCC_OscConfig+0x76>
 8001d14:	4b80      	ldr	r3, [pc, #512]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	4a7f      	ldr	r2, [pc, #508]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001d1a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d1e:	6013      	str	r3, [r2, #0]
 8001d20:	e02e      	b.n	8001d80 <HAL_RCC_OscConfig+0xd4>
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	685b      	ldr	r3, [r3, #4]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d10c      	bne.n	8001d44 <HAL_RCC_OscConfig+0x98>
 8001d2a:	4b7b      	ldr	r3, [pc, #492]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	4a7a      	ldr	r2, [pc, #488]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001d30:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001d34:	6013      	str	r3, [r2, #0]
 8001d36:	4b78      	ldr	r3, [pc, #480]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	4a77      	ldr	r2, [pc, #476]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001d3c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001d40:	6013      	str	r3, [r2, #0]
 8001d42:	e01d      	b.n	8001d80 <HAL_RCC_OscConfig+0xd4>
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	685b      	ldr	r3, [r3, #4]
 8001d48:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001d4c:	d10c      	bne.n	8001d68 <HAL_RCC_OscConfig+0xbc>
 8001d4e:	4b72      	ldr	r3, [pc, #456]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	4a71      	ldr	r2, [pc, #452]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001d54:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001d58:	6013      	str	r3, [r2, #0]
 8001d5a:	4b6f      	ldr	r3, [pc, #444]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	4a6e      	ldr	r2, [pc, #440]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001d60:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d64:	6013      	str	r3, [r2, #0]
 8001d66:	e00b      	b.n	8001d80 <HAL_RCC_OscConfig+0xd4>
 8001d68:	4b6b      	ldr	r3, [pc, #428]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4a6a      	ldr	r2, [pc, #424]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001d6e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001d72:	6013      	str	r3, [r2, #0]
 8001d74:	4b68      	ldr	r3, [pc, #416]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	4a67      	ldr	r2, [pc, #412]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001d7a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001d7e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	685b      	ldr	r3, [r3, #4]
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d013      	beq.n	8001db0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d88:	f7ff fcb6 	bl	80016f8 <HAL_GetTick>
 8001d8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d8e:	e008      	b.n	8001da2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d90:	f7ff fcb2 	bl	80016f8 <HAL_GetTick>
 8001d94:	4602      	mov	r2, r0
 8001d96:	693b      	ldr	r3, [r7, #16]
 8001d98:	1ad3      	subs	r3, r2, r3
 8001d9a:	2b64      	cmp	r3, #100	; 0x64
 8001d9c:	d901      	bls.n	8001da2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001d9e:	2303      	movs	r3, #3
 8001da0:	e1fa      	b.n	8002198 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001da2:	4b5d      	ldr	r3, [pc, #372]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d0f0      	beq.n	8001d90 <HAL_RCC_OscConfig+0xe4>
 8001dae:	e014      	b.n	8001dda <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001db0:	f7ff fca2 	bl	80016f8 <HAL_GetTick>
 8001db4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001db6:	e008      	b.n	8001dca <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001db8:	f7ff fc9e 	bl	80016f8 <HAL_GetTick>
 8001dbc:	4602      	mov	r2, r0
 8001dbe:	693b      	ldr	r3, [r7, #16]
 8001dc0:	1ad3      	subs	r3, r2, r3
 8001dc2:	2b64      	cmp	r3, #100	; 0x64
 8001dc4:	d901      	bls.n	8001dca <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001dc6:	2303      	movs	r3, #3
 8001dc8:	e1e6      	b.n	8002198 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001dca:	4b53      	ldr	r3, [pc, #332]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d1f0      	bne.n	8001db8 <HAL_RCC_OscConfig+0x10c>
 8001dd6:	e000      	b.n	8001dda <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001dd8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f003 0302 	and.w	r3, r3, #2
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d063      	beq.n	8001eae <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001de6:	4b4c      	ldr	r3, [pc, #304]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001de8:	685b      	ldr	r3, [r3, #4]
 8001dea:	f003 030c 	and.w	r3, r3, #12
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d00b      	beq.n	8001e0a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001df2:	4b49      	ldr	r3, [pc, #292]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001df4:	685b      	ldr	r3, [r3, #4]
 8001df6:	f003 030c 	and.w	r3, r3, #12
 8001dfa:	2b08      	cmp	r3, #8
 8001dfc:	d11c      	bne.n	8001e38 <HAL_RCC_OscConfig+0x18c>
 8001dfe:	4b46      	ldr	r3, [pc, #280]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001e00:	685b      	ldr	r3, [r3, #4]
 8001e02:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d116      	bne.n	8001e38 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e0a:	4b43      	ldr	r3, [pc, #268]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f003 0302 	and.w	r3, r3, #2
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d005      	beq.n	8001e22 <HAL_RCC_OscConfig+0x176>
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	691b      	ldr	r3, [r3, #16]
 8001e1a:	2b01      	cmp	r3, #1
 8001e1c:	d001      	beq.n	8001e22 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001e1e:	2301      	movs	r3, #1
 8001e20:	e1ba      	b.n	8002198 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e22:	4b3d      	ldr	r3, [pc, #244]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	695b      	ldr	r3, [r3, #20]
 8001e2e:	00db      	lsls	r3, r3, #3
 8001e30:	4939      	ldr	r1, [pc, #228]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001e32:	4313      	orrs	r3, r2
 8001e34:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e36:	e03a      	b.n	8001eae <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	691b      	ldr	r3, [r3, #16]
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d020      	beq.n	8001e82 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001e40:	4b36      	ldr	r3, [pc, #216]	; (8001f1c <HAL_RCC_OscConfig+0x270>)
 8001e42:	2201      	movs	r2, #1
 8001e44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e46:	f7ff fc57 	bl	80016f8 <HAL_GetTick>
 8001e4a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e4c:	e008      	b.n	8001e60 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e4e:	f7ff fc53 	bl	80016f8 <HAL_GetTick>
 8001e52:	4602      	mov	r2, r0
 8001e54:	693b      	ldr	r3, [r7, #16]
 8001e56:	1ad3      	subs	r3, r2, r3
 8001e58:	2b02      	cmp	r3, #2
 8001e5a:	d901      	bls.n	8001e60 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001e5c:	2303      	movs	r3, #3
 8001e5e:	e19b      	b.n	8002198 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e60:	4b2d      	ldr	r3, [pc, #180]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f003 0302 	and.w	r3, r3, #2
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d0f0      	beq.n	8001e4e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e6c:	4b2a      	ldr	r3, [pc, #168]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	695b      	ldr	r3, [r3, #20]
 8001e78:	00db      	lsls	r3, r3, #3
 8001e7a:	4927      	ldr	r1, [pc, #156]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001e7c:	4313      	orrs	r3, r2
 8001e7e:	600b      	str	r3, [r1, #0]
 8001e80:	e015      	b.n	8001eae <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001e82:	4b26      	ldr	r3, [pc, #152]	; (8001f1c <HAL_RCC_OscConfig+0x270>)
 8001e84:	2200      	movs	r2, #0
 8001e86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e88:	f7ff fc36 	bl	80016f8 <HAL_GetTick>
 8001e8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e8e:	e008      	b.n	8001ea2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e90:	f7ff fc32 	bl	80016f8 <HAL_GetTick>
 8001e94:	4602      	mov	r2, r0
 8001e96:	693b      	ldr	r3, [r7, #16]
 8001e98:	1ad3      	subs	r3, r2, r3
 8001e9a:	2b02      	cmp	r3, #2
 8001e9c:	d901      	bls.n	8001ea2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001e9e:	2303      	movs	r3, #3
 8001ea0:	e17a      	b.n	8002198 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ea2:	4b1d      	ldr	r3, [pc, #116]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f003 0302 	and.w	r3, r3, #2
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d1f0      	bne.n	8001e90 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	f003 0308 	and.w	r3, r3, #8
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d03a      	beq.n	8001f30 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	699b      	ldr	r3, [r3, #24]
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d019      	beq.n	8001ef6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001ec2:	4b17      	ldr	r3, [pc, #92]	; (8001f20 <HAL_RCC_OscConfig+0x274>)
 8001ec4:	2201      	movs	r2, #1
 8001ec6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ec8:	f7ff fc16 	bl	80016f8 <HAL_GetTick>
 8001ecc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ece:	e008      	b.n	8001ee2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ed0:	f7ff fc12 	bl	80016f8 <HAL_GetTick>
 8001ed4:	4602      	mov	r2, r0
 8001ed6:	693b      	ldr	r3, [r7, #16]
 8001ed8:	1ad3      	subs	r3, r2, r3
 8001eda:	2b02      	cmp	r3, #2
 8001edc:	d901      	bls.n	8001ee2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001ede:	2303      	movs	r3, #3
 8001ee0:	e15a      	b.n	8002198 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ee2:	4b0d      	ldr	r3, [pc, #52]	; (8001f18 <HAL_RCC_OscConfig+0x26c>)
 8001ee4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ee6:	f003 0302 	and.w	r3, r3, #2
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d0f0      	beq.n	8001ed0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001eee:	2001      	movs	r0, #1
 8001ef0:	f000 fa9a 	bl	8002428 <RCC_Delay>
 8001ef4:	e01c      	b.n	8001f30 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ef6:	4b0a      	ldr	r3, [pc, #40]	; (8001f20 <HAL_RCC_OscConfig+0x274>)
 8001ef8:	2200      	movs	r2, #0
 8001efa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001efc:	f7ff fbfc 	bl	80016f8 <HAL_GetTick>
 8001f00:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f02:	e00f      	b.n	8001f24 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f04:	f7ff fbf8 	bl	80016f8 <HAL_GetTick>
 8001f08:	4602      	mov	r2, r0
 8001f0a:	693b      	ldr	r3, [r7, #16]
 8001f0c:	1ad3      	subs	r3, r2, r3
 8001f0e:	2b02      	cmp	r3, #2
 8001f10:	d908      	bls.n	8001f24 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001f12:	2303      	movs	r3, #3
 8001f14:	e140      	b.n	8002198 <HAL_RCC_OscConfig+0x4ec>
 8001f16:	bf00      	nop
 8001f18:	40021000 	.word	0x40021000
 8001f1c:	42420000 	.word	0x42420000
 8001f20:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f24:	4b9e      	ldr	r3, [pc, #632]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8001f26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f28:	f003 0302 	and.w	r3, r3, #2
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d1e9      	bne.n	8001f04 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	f003 0304 	and.w	r3, r3, #4
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	f000 80a6 	beq.w	800208a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f42:	4b97      	ldr	r3, [pc, #604]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8001f44:	69db      	ldr	r3, [r3, #28]
 8001f46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d10d      	bne.n	8001f6a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f4e:	4b94      	ldr	r3, [pc, #592]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8001f50:	69db      	ldr	r3, [r3, #28]
 8001f52:	4a93      	ldr	r2, [pc, #588]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8001f54:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f58:	61d3      	str	r3, [r2, #28]
 8001f5a:	4b91      	ldr	r3, [pc, #580]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8001f5c:	69db      	ldr	r3, [r3, #28]
 8001f5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f62:	60bb      	str	r3, [r7, #8]
 8001f64:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f66:	2301      	movs	r3, #1
 8001f68:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f6a:	4b8e      	ldr	r3, [pc, #568]	; (80021a4 <HAL_RCC_OscConfig+0x4f8>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d118      	bne.n	8001fa8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001f76:	4b8b      	ldr	r3, [pc, #556]	; (80021a4 <HAL_RCC_OscConfig+0x4f8>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	4a8a      	ldr	r2, [pc, #552]	; (80021a4 <HAL_RCC_OscConfig+0x4f8>)
 8001f7c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f80:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f82:	f7ff fbb9 	bl	80016f8 <HAL_GetTick>
 8001f86:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f88:	e008      	b.n	8001f9c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f8a:	f7ff fbb5 	bl	80016f8 <HAL_GetTick>
 8001f8e:	4602      	mov	r2, r0
 8001f90:	693b      	ldr	r3, [r7, #16]
 8001f92:	1ad3      	subs	r3, r2, r3
 8001f94:	2b64      	cmp	r3, #100	; 0x64
 8001f96:	d901      	bls.n	8001f9c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001f98:	2303      	movs	r3, #3
 8001f9a:	e0fd      	b.n	8002198 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f9c:	4b81      	ldr	r3, [pc, #516]	; (80021a4 <HAL_RCC_OscConfig+0x4f8>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d0f0      	beq.n	8001f8a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	68db      	ldr	r3, [r3, #12]
 8001fac:	2b01      	cmp	r3, #1
 8001fae:	d106      	bne.n	8001fbe <HAL_RCC_OscConfig+0x312>
 8001fb0:	4b7b      	ldr	r3, [pc, #492]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8001fb2:	6a1b      	ldr	r3, [r3, #32]
 8001fb4:	4a7a      	ldr	r2, [pc, #488]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8001fb6:	f043 0301 	orr.w	r3, r3, #1
 8001fba:	6213      	str	r3, [r2, #32]
 8001fbc:	e02d      	b.n	800201a <HAL_RCC_OscConfig+0x36e>
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	68db      	ldr	r3, [r3, #12]
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d10c      	bne.n	8001fe0 <HAL_RCC_OscConfig+0x334>
 8001fc6:	4b76      	ldr	r3, [pc, #472]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8001fc8:	6a1b      	ldr	r3, [r3, #32]
 8001fca:	4a75      	ldr	r2, [pc, #468]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8001fcc:	f023 0301 	bic.w	r3, r3, #1
 8001fd0:	6213      	str	r3, [r2, #32]
 8001fd2:	4b73      	ldr	r3, [pc, #460]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8001fd4:	6a1b      	ldr	r3, [r3, #32]
 8001fd6:	4a72      	ldr	r2, [pc, #456]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8001fd8:	f023 0304 	bic.w	r3, r3, #4
 8001fdc:	6213      	str	r3, [r2, #32]
 8001fde:	e01c      	b.n	800201a <HAL_RCC_OscConfig+0x36e>
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	68db      	ldr	r3, [r3, #12]
 8001fe4:	2b05      	cmp	r3, #5
 8001fe6:	d10c      	bne.n	8002002 <HAL_RCC_OscConfig+0x356>
 8001fe8:	4b6d      	ldr	r3, [pc, #436]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8001fea:	6a1b      	ldr	r3, [r3, #32]
 8001fec:	4a6c      	ldr	r2, [pc, #432]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8001fee:	f043 0304 	orr.w	r3, r3, #4
 8001ff2:	6213      	str	r3, [r2, #32]
 8001ff4:	4b6a      	ldr	r3, [pc, #424]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8001ff6:	6a1b      	ldr	r3, [r3, #32]
 8001ff8:	4a69      	ldr	r2, [pc, #420]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8001ffa:	f043 0301 	orr.w	r3, r3, #1
 8001ffe:	6213      	str	r3, [r2, #32]
 8002000:	e00b      	b.n	800201a <HAL_RCC_OscConfig+0x36e>
 8002002:	4b67      	ldr	r3, [pc, #412]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8002004:	6a1b      	ldr	r3, [r3, #32]
 8002006:	4a66      	ldr	r2, [pc, #408]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8002008:	f023 0301 	bic.w	r3, r3, #1
 800200c:	6213      	str	r3, [r2, #32]
 800200e:	4b64      	ldr	r3, [pc, #400]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8002010:	6a1b      	ldr	r3, [r3, #32]
 8002012:	4a63      	ldr	r2, [pc, #396]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8002014:	f023 0304 	bic.w	r3, r3, #4
 8002018:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	68db      	ldr	r3, [r3, #12]
 800201e:	2b00      	cmp	r3, #0
 8002020:	d015      	beq.n	800204e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002022:	f7ff fb69 	bl	80016f8 <HAL_GetTick>
 8002026:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002028:	e00a      	b.n	8002040 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800202a:	f7ff fb65 	bl	80016f8 <HAL_GetTick>
 800202e:	4602      	mov	r2, r0
 8002030:	693b      	ldr	r3, [r7, #16]
 8002032:	1ad3      	subs	r3, r2, r3
 8002034:	f241 3288 	movw	r2, #5000	; 0x1388
 8002038:	4293      	cmp	r3, r2
 800203a:	d901      	bls.n	8002040 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800203c:	2303      	movs	r3, #3
 800203e:	e0ab      	b.n	8002198 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002040:	4b57      	ldr	r3, [pc, #348]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8002042:	6a1b      	ldr	r3, [r3, #32]
 8002044:	f003 0302 	and.w	r3, r3, #2
 8002048:	2b00      	cmp	r3, #0
 800204a:	d0ee      	beq.n	800202a <HAL_RCC_OscConfig+0x37e>
 800204c:	e014      	b.n	8002078 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800204e:	f7ff fb53 	bl	80016f8 <HAL_GetTick>
 8002052:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002054:	e00a      	b.n	800206c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002056:	f7ff fb4f 	bl	80016f8 <HAL_GetTick>
 800205a:	4602      	mov	r2, r0
 800205c:	693b      	ldr	r3, [r7, #16]
 800205e:	1ad3      	subs	r3, r2, r3
 8002060:	f241 3288 	movw	r2, #5000	; 0x1388
 8002064:	4293      	cmp	r3, r2
 8002066:	d901      	bls.n	800206c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002068:	2303      	movs	r3, #3
 800206a:	e095      	b.n	8002198 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800206c:	4b4c      	ldr	r3, [pc, #304]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 800206e:	6a1b      	ldr	r3, [r3, #32]
 8002070:	f003 0302 	and.w	r3, r3, #2
 8002074:	2b00      	cmp	r3, #0
 8002076:	d1ee      	bne.n	8002056 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002078:	7dfb      	ldrb	r3, [r7, #23]
 800207a:	2b01      	cmp	r3, #1
 800207c:	d105      	bne.n	800208a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800207e:	4b48      	ldr	r3, [pc, #288]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8002080:	69db      	ldr	r3, [r3, #28]
 8002082:	4a47      	ldr	r2, [pc, #284]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8002084:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002088:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	69db      	ldr	r3, [r3, #28]
 800208e:	2b00      	cmp	r3, #0
 8002090:	f000 8081 	beq.w	8002196 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002094:	4b42      	ldr	r3, [pc, #264]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8002096:	685b      	ldr	r3, [r3, #4]
 8002098:	f003 030c 	and.w	r3, r3, #12
 800209c:	2b08      	cmp	r3, #8
 800209e:	d061      	beq.n	8002164 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	69db      	ldr	r3, [r3, #28]
 80020a4:	2b02      	cmp	r3, #2
 80020a6:	d146      	bne.n	8002136 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020a8:	4b3f      	ldr	r3, [pc, #252]	; (80021a8 <HAL_RCC_OscConfig+0x4fc>)
 80020aa:	2200      	movs	r2, #0
 80020ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020ae:	f7ff fb23 	bl	80016f8 <HAL_GetTick>
 80020b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020b4:	e008      	b.n	80020c8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020b6:	f7ff fb1f 	bl	80016f8 <HAL_GetTick>
 80020ba:	4602      	mov	r2, r0
 80020bc:	693b      	ldr	r3, [r7, #16]
 80020be:	1ad3      	subs	r3, r2, r3
 80020c0:	2b02      	cmp	r3, #2
 80020c2:	d901      	bls.n	80020c8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80020c4:	2303      	movs	r3, #3
 80020c6:	e067      	b.n	8002198 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020c8:	4b35      	ldr	r3, [pc, #212]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d1f0      	bne.n	80020b6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	6a1b      	ldr	r3, [r3, #32]
 80020d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80020dc:	d108      	bne.n	80020f0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80020de:	4b30      	ldr	r3, [pc, #192]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 80020e0:	685b      	ldr	r3, [r3, #4]
 80020e2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	689b      	ldr	r3, [r3, #8]
 80020ea:	492d      	ldr	r1, [pc, #180]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 80020ec:	4313      	orrs	r3, r2
 80020ee:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80020f0:	4b2b      	ldr	r3, [pc, #172]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 80020f2:	685b      	ldr	r3, [r3, #4]
 80020f4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	6a19      	ldr	r1, [r3, #32]
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002100:	430b      	orrs	r3, r1
 8002102:	4927      	ldr	r1, [pc, #156]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8002104:	4313      	orrs	r3, r2
 8002106:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002108:	4b27      	ldr	r3, [pc, #156]	; (80021a8 <HAL_RCC_OscConfig+0x4fc>)
 800210a:	2201      	movs	r2, #1
 800210c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800210e:	f7ff faf3 	bl	80016f8 <HAL_GetTick>
 8002112:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002114:	e008      	b.n	8002128 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002116:	f7ff faef 	bl	80016f8 <HAL_GetTick>
 800211a:	4602      	mov	r2, r0
 800211c:	693b      	ldr	r3, [r7, #16]
 800211e:	1ad3      	subs	r3, r2, r3
 8002120:	2b02      	cmp	r3, #2
 8002122:	d901      	bls.n	8002128 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002124:	2303      	movs	r3, #3
 8002126:	e037      	b.n	8002198 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002128:	4b1d      	ldr	r3, [pc, #116]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002130:	2b00      	cmp	r3, #0
 8002132:	d0f0      	beq.n	8002116 <HAL_RCC_OscConfig+0x46a>
 8002134:	e02f      	b.n	8002196 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002136:	4b1c      	ldr	r3, [pc, #112]	; (80021a8 <HAL_RCC_OscConfig+0x4fc>)
 8002138:	2200      	movs	r2, #0
 800213a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800213c:	f7ff fadc 	bl	80016f8 <HAL_GetTick>
 8002140:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002142:	e008      	b.n	8002156 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002144:	f7ff fad8 	bl	80016f8 <HAL_GetTick>
 8002148:	4602      	mov	r2, r0
 800214a:	693b      	ldr	r3, [r7, #16]
 800214c:	1ad3      	subs	r3, r2, r3
 800214e:	2b02      	cmp	r3, #2
 8002150:	d901      	bls.n	8002156 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002152:	2303      	movs	r3, #3
 8002154:	e020      	b.n	8002198 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002156:	4b12      	ldr	r3, [pc, #72]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800215e:	2b00      	cmp	r3, #0
 8002160:	d1f0      	bne.n	8002144 <HAL_RCC_OscConfig+0x498>
 8002162:	e018      	b.n	8002196 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	69db      	ldr	r3, [r3, #28]
 8002168:	2b01      	cmp	r3, #1
 800216a:	d101      	bne.n	8002170 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 800216c:	2301      	movs	r3, #1
 800216e:	e013      	b.n	8002198 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002170:	4b0b      	ldr	r3, [pc, #44]	; (80021a0 <HAL_RCC_OscConfig+0x4f4>)
 8002172:	685b      	ldr	r3, [r3, #4]
 8002174:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	6a1b      	ldr	r3, [r3, #32]
 8002180:	429a      	cmp	r2, r3
 8002182:	d106      	bne.n	8002192 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800218e:	429a      	cmp	r2, r3
 8002190:	d001      	beq.n	8002196 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002192:	2301      	movs	r3, #1
 8002194:	e000      	b.n	8002198 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002196:	2300      	movs	r3, #0
}
 8002198:	4618      	mov	r0, r3
 800219a:	3718      	adds	r7, #24
 800219c:	46bd      	mov	sp, r7
 800219e:	bd80      	pop	{r7, pc}
 80021a0:	40021000 	.word	0x40021000
 80021a4:	40007000 	.word	0x40007000
 80021a8:	42420060 	.word	0x42420060

080021ac <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b084      	sub	sp, #16
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
 80021b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d101      	bne.n	80021c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80021bc:	2301      	movs	r3, #1
 80021be:	e0d0      	b.n	8002362 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80021c0:	4b6a      	ldr	r3, [pc, #424]	; (800236c <HAL_RCC_ClockConfig+0x1c0>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f003 0307 	and.w	r3, r3, #7
 80021c8:	683a      	ldr	r2, [r7, #0]
 80021ca:	429a      	cmp	r2, r3
 80021cc:	d910      	bls.n	80021f0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021ce:	4b67      	ldr	r3, [pc, #412]	; (800236c <HAL_RCC_ClockConfig+0x1c0>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f023 0207 	bic.w	r2, r3, #7
 80021d6:	4965      	ldr	r1, [pc, #404]	; (800236c <HAL_RCC_ClockConfig+0x1c0>)
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	4313      	orrs	r3, r2
 80021dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80021de:	4b63      	ldr	r3, [pc, #396]	; (800236c <HAL_RCC_ClockConfig+0x1c0>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f003 0307 	and.w	r3, r3, #7
 80021e6:	683a      	ldr	r2, [r7, #0]
 80021e8:	429a      	cmp	r2, r3
 80021ea:	d001      	beq.n	80021f0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80021ec:	2301      	movs	r3, #1
 80021ee:	e0b8      	b.n	8002362 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f003 0302 	and.w	r3, r3, #2
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d020      	beq.n	800223e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f003 0304 	and.w	r3, r3, #4
 8002204:	2b00      	cmp	r3, #0
 8002206:	d005      	beq.n	8002214 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002208:	4b59      	ldr	r3, [pc, #356]	; (8002370 <HAL_RCC_ClockConfig+0x1c4>)
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	4a58      	ldr	r2, [pc, #352]	; (8002370 <HAL_RCC_ClockConfig+0x1c4>)
 800220e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002212:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f003 0308 	and.w	r3, r3, #8
 800221c:	2b00      	cmp	r3, #0
 800221e:	d005      	beq.n	800222c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002220:	4b53      	ldr	r3, [pc, #332]	; (8002370 <HAL_RCC_ClockConfig+0x1c4>)
 8002222:	685b      	ldr	r3, [r3, #4]
 8002224:	4a52      	ldr	r2, [pc, #328]	; (8002370 <HAL_RCC_ClockConfig+0x1c4>)
 8002226:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800222a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800222c:	4b50      	ldr	r3, [pc, #320]	; (8002370 <HAL_RCC_ClockConfig+0x1c4>)
 800222e:	685b      	ldr	r3, [r3, #4]
 8002230:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	689b      	ldr	r3, [r3, #8]
 8002238:	494d      	ldr	r1, [pc, #308]	; (8002370 <HAL_RCC_ClockConfig+0x1c4>)
 800223a:	4313      	orrs	r3, r2
 800223c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f003 0301 	and.w	r3, r3, #1
 8002246:	2b00      	cmp	r3, #0
 8002248:	d040      	beq.n	80022cc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	685b      	ldr	r3, [r3, #4]
 800224e:	2b01      	cmp	r3, #1
 8002250:	d107      	bne.n	8002262 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002252:	4b47      	ldr	r3, [pc, #284]	; (8002370 <HAL_RCC_ClockConfig+0x1c4>)
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800225a:	2b00      	cmp	r3, #0
 800225c:	d115      	bne.n	800228a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800225e:	2301      	movs	r3, #1
 8002260:	e07f      	b.n	8002362 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	685b      	ldr	r3, [r3, #4]
 8002266:	2b02      	cmp	r3, #2
 8002268:	d107      	bne.n	800227a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800226a:	4b41      	ldr	r3, [pc, #260]	; (8002370 <HAL_RCC_ClockConfig+0x1c4>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002272:	2b00      	cmp	r3, #0
 8002274:	d109      	bne.n	800228a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002276:	2301      	movs	r3, #1
 8002278:	e073      	b.n	8002362 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800227a:	4b3d      	ldr	r3, [pc, #244]	; (8002370 <HAL_RCC_ClockConfig+0x1c4>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f003 0302 	and.w	r3, r3, #2
 8002282:	2b00      	cmp	r3, #0
 8002284:	d101      	bne.n	800228a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002286:	2301      	movs	r3, #1
 8002288:	e06b      	b.n	8002362 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800228a:	4b39      	ldr	r3, [pc, #228]	; (8002370 <HAL_RCC_ClockConfig+0x1c4>)
 800228c:	685b      	ldr	r3, [r3, #4]
 800228e:	f023 0203 	bic.w	r2, r3, #3
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	685b      	ldr	r3, [r3, #4]
 8002296:	4936      	ldr	r1, [pc, #216]	; (8002370 <HAL_RCC_ClockConfig+0x1c4>)
 8002298:	4313      	orrs	r3, r2
 800229a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800229c:	f7ff fa2c 	bl	80016f8 <HAL_GetTick>
 80022a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022a2:	e00a      	b.n	80022ba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022a4:	f7ff fa28 	bl	80016f8 <HAL_GetTick>
 80022a8:	4602      	mov	r2, r0
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	1ad3      	subs	r3, r2, r3
 80022ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80022b2:	4293      	cmp	r3, r2
 80022b4:	d901      	bls.n	80022ba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80022b6:	2303      	movs	r3, #3
 80022b8:	e053      	b.n	8002362 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022ba:	4b2d      	ldr	r3, [pc, #180]	; (8002370 <HAL_RCC_ClockConfig+0x1c4>)
 80022bc:	685b      	ldr	r3, [r3, #4]
 80022be:	f003 020c 	and.w	r2, r3, #12
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	685b      	ldr	r3, [r3, #4]
 80022c6:	009b      	lsls	r3, r3, #2
 80022c8:	429a      	cmp	r2, r3
 80022ca:	d1eb      	bne.n	80022a4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80022cc:	4b27      	ldr	r3, [pc, #156]	; (800236c <HAL_RCC_ClockConfig+0x1c0>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f003 0307 	and.w	r3, r3, #7
 80022d4:	683a      	ldr	r2, [r7, #0]
 80022d6:	429a      	cmp	r2, r3
 80022d8:	d210      	bcs.n	80022fc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022da:	4b24      	ldr	r3, [pc, #144]	; (800236c <HAL_RCC_ClockConfig+0x1c0>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f023 0207 	bic.w	r2, r3, #7
 80022e2:	4922      	ldr	r1, [pc, #136]	; (800236c <HAL_RCC_ClockConfig+0x1c0>)
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	4313      	orrs	r3, r2
 80022e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80022ea:	4b20      	ldr	r3, [pc, #128]	; (800236c <HAL_RCC_ClockConfig+0x1c0>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f003 0307 	and.w	r3, r3, #7
 80022f2:	683a      	ldr	r2, [r7, #0]
 80022f4:	429a      	cmp	r2, r3
 80022f6:	d001      	beq.n	80022fc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80022f8:	2301      	movs	r3, #1
 80022fa:	e032      	b.n	8002362 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f003 0304 	and.w	r3, r3, #4
 8002304:	2b00      	cmp	r3, #0
 8002306:	d008      	beq.n	800231a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002308:	4b19      	ldr	r3, [pc, #100]	; (8002370 <HAL_RCC_ClockConfig+0x1c4>)
 800230a:	685b      	ldr	r3, [r3, #4]
 800230c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	68db      	ldr	r3, [r3, #12]
 8002314:	4916      	ldr	r1, [pc, #88]	; (8002370 <HAL_RCC_ClockConfig+0x1c4>)
 8002316:	4313      	orrs	r3, r2
 8002318:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f003 0308 	and.w	r3, r3, #8
 8002322:	2b00      	cmp	r3, #0
 8002324:	d009      	beq.n	800233a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002326:	4b12      	ldr	r3, [pc, #72]	; (8002370 <HAL_RCC_ClockConfig+0x1c4>)
 8002328:	685b      	ldr	r3, [r3, #4]
 800232a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	691b      	ldr	r3, [r3, #16]
 8002332:	00db      	lsls	r3, r3, #3
 8002334:	490e      	ldr	r1, [pc, #56]	; (8002370 <HAL_RCC_ClockConfig+0x1c4>)
 8002336:	4313      	orrs	r3, r2
 8002338:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800233a:	f000 f821 	bl	8002380 <HAL_RCC_GetSysClockFreq>
 800233e:	4602      	mov	r2, r0
 8002340:	4b0b      	ldr	r3, [pc, #44]	; (8002370 <HAL_RCC_ClockConfig+0x1c4>)
 8002342:	685b      	ldr	r3, [r3, #4]
 8002344:	091b      	lsrs	r3, r3, #4
 8002346:	f003 030f 	and.w	r3, r3, #15
 800234a:	490a      	ldr	r1, [pc, #40]	; (8002374 <HAL_RCC_ClockConfig+0x1c8>)
 800234c:	5ccb      	ldrb	r3, [r1, r3]
 800234e:	fa22 f303 	lsr.w	r3, r2, r3
 8002352:	4a09      	ldr	r2, [pc, #36]	; (8002378 <HAL_RCC_ClockConfig+0x1cc>)
 8002354:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002356:	4b09      	ldr	r3, [pc, #36]	; (800237c <HAL_RCC_ClockConfig+0x1d0>)
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	4618      	mov	r0, r3
 800235c:	f7ff f98a 	bl	8001674 <HAL_InitTick>

  return HAL_OK;
 8002360:	2300      	movs	r3, #0
}
 8002362:	4618      	mov	r0, r3
 8002364:	3710      	adds	r7, #16
 8002366:	46bd      	mov	sp, r7
 8002368:	bd80      	pop	{r7, pc}
 800236a:	bf00      	nop
 800236c:	40022000 	.word	0x40022000
 8002370:	40021000 	.word	0x40021000
 8002374:	08002c8c 	.word	0x08002c8c
 8002378:	20000014 	.word	0x20000014
 800237c:	20000018 	.word	0x20000018

08002380 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002380:	b480      	push	{r7}
 8002382:	b087      	sub	sp, #28
 8002384:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002386:	2300      	movs	r3, #0
 8002388:	60fb      	str	r3, [r7, #12]
 800238a:	2300      	movs	r3, #0
 800238c:	60bb      	str	r3, [r7, #8]
 800238e:	2300      	movs	r3, #0
 8002390:	617b      	str	r3, [r7, #20]
 8002392:	2300      	movs	r3, #0
 8002394:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002396:	2300      	movs	r3, #0
 8002398:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800239a:	4b1e      	ldr	r3, [pc, #120]	; (8002414 <HAL_RCC_GetSysClockFreq+0x94>)
 800239c:	685b      	ldr	r3, [r3, #4]
 800239e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	f003 030c 	and.w	r3, r3, #12
 80023a6:	2b04      	cmp	r3, #4
 80023a8:	d002      	beq.n	80023b0 <HAL_RCC_GetSysClockFreq+0x30>
 80023aa:	2b08      	cmp	r3, #8
 80023ac:	d003      	beq.n	80023b6 <HAL_RCC_GetSysClockFreq+0x36>
 80023ae:	e027      	b.n	8002400 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80023b0:	4b19      	ldr	r3, [pc, #100]	; (8002418 <HAL_RCC_GetSysClockFreq+0x98>)
 80023b2:	613b      	str	r3, [r7, #16]
      break;
 80023b4:	e027      	b.n	8002406 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	0c9b      	lsrs	r3, r3, #18
 80023ba:	f003 030f 	and.w	r3, r3, #15
 80023be:	4a17      	ldr	r2, [pc, #92]	; (800241c <HAL_RCC_GetSysClockFreq+0x9c>)
 80023c0:	5cd3      	ldrb	r3, [r2, r3]
 80023c2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d010      	beq.n	80023f0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80023ce:	4b11      	ldr	r3, [pc, #68]	; (8002414 <HAL_RCC_GetSysClockFreq+0x94>)
 80023d0:	685b      	ldr	r3, [r3, #4]
 80023d2:	0c5b      	lsrs	r3, r3, #17
 80023d4:	f003 0301 	and.w	r3, r3, #1
 80023d8:	4a11      	ldr	r2, [pc, #68]	; (8002420 <HAL_RCC_GetSysClockFreq+0xa0>)
 80023da:	5cd3      	ldrb	r3, [r2, r3]
 80023dc:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	4a0d      	ldr	r2, [pc, #52]	; (8002418 <HAL_RCC_GetSysClockFreq+0x98>)
 80023e2:	fb02 f203 	mul.w	r2, r2, r3
 80023e6:	68bb      	ldr	r3, [r7, #8]
 80023e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80023ec:	617b      	str	r3, [r7, #20]
 80023ee:	e004      	b.n	80023fa <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	4a0c      	ldr	r2, [pc, #48]	; (8002424 <HAL_RCC_GetSysClockFreq+0xa4>)
 80023f4:	fb02 f303 	mul.w	r3, r2, r3
 80023f8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80023fa:	697b      	ldr	r3, [r7, #20]
 80023fc:	613b      	str	r3, [r7, #16]
      break;
 80023fe:	e002      	b.n	8002406 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002400:	4b05      	ldr	r3, [pc, #20]	; (8002418 <HAL_RCC_GetSysClockFreq+0x98>)
 8002402:	613b      	str	r3, [r7, #16]
      break;
 8002404:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002406:	693b      	ldr	r3, [r7, #16]
}
 8002408:	4618      	mov	r0, r3
 800240a:	371c      	adds	r7, #28
 800240c:	46bd      	mov	sp, r7
 800240e:	bc80      	pop	{r7}
 8002410:	4770      	bx	lr
 8002412:	bf00      	nop
 8002414:	40021000 	.word	0x40021000
 8002418:	007a1200 	.word	0x007a1200
 800241c:	08002c9c 	.word	0x08002c9c
 8002420:	08002cac 	.word	0x08002cac
 8002424:	003d0900 	.word	0x003d0900

08002428 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002428:	b480      	push	{r7}
 800242a:	b085      	sub	sp, #20
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002430:	4b0a      	ldr	r3, [pc, #40]	; (800245c <RCC_Delay+0x34>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	4a0a      	ldr	r2, [pc, #40]	; (8002460 <RCC_Delay+0x38>)
 8002436:	fba2 2303 	umull	r2, r3, r2, r3
 800243a:	0a5b      	lsrs	r3, r3, #9
 800243c:	687a      	ldr	r2, [r7, #4]
 800243e:	fb02 f303 	mul.w	r3, r2, r3
 8002442:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002444:	bf00      	nop
  }
  while (Delay --);
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	1e5a      	subs	r2, r3, #1
 800244a:	60fa      	str	r2, [r7, #12]
 800244c:	2b00      	cmp	r3, #0
 800244e:	d1f9      	bne.n	8002444 <RCC_Delay+0x1c>
}
 8002450:	bf00      	nop
 8002452:	bf00      	nop
 8002454:	3714      	adds	r7, #20
 8002456:	46bd      	mov	sp, r7
 8002458:	bc80      	pop	{r7}
 800245a:	4770      	bx	lr
 800245c:	20000014 	.word	0x20000014
 8002460:	10624dd3 	.word	0x10624dd3

08002464 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b082      	sub	sp, #8
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	2b00      	cmp	r3, #0
 8002470:	d101      	bne.n	8002476 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002472:	2301      	movs	r3, #1
 8002474:	e041      	b.n	80024fa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800247c:	b2db      	uxtb	r3, r3
 800247e:	2b00      	cmp	r3, #0
 8002480:	d106      	bne.n	8002490 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	2200      	movs	r2, #0
 8002486:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800248a:	6878      	ldr	r0, [r7, #4]
 800248c:	f7ff f85a 	bl	8001544 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	2202      	movs	r2, #2
 8002494:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681a      	ldr	r2, [r3, #0]
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	3304      	adds	r3, #4
 80024a0:	4619      	mov	r1, r3
 80024a2:	4610      	mov	r0, r2
 80024a4:	f000 fa56 	bl	8002954 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	2201      	movs	r2, #1
 80024ac:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	2201      	movs	r2, #1
 80024b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	2201      	movs	r2, #1
 80024bc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	2201      	movs	r2, #1
 80024c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2201      	movs	r2, #1
 80024cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2201      	movs	r2, #1
 80024d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	2201      	movs	r2, #1
 80024dc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	2201      	movs	r2, #1
 80024e4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2201      	movs	r2, #1
 80024ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2201      	movs	r2, #1
 80024f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80024f8:	2300      	movs	r3, #0
}
 80024fa:	4618      	mov	r0, r3
 80024fc:	3708      	adds	r7, #8
 80024fe:	46bd      	mov	sp, r7
 8002500:	bd80      	pop	{r7, pc}
	...

08002504 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002504:	b480      	push	{r7}
 8002506:	b085      	sub	sp, #20
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002512:	b2db      	uxtb	r3, r3
 8002514:	2b01      	cmp	r3, #1
 8002516:	d001      	beq.n	800251c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002518:	2301      	movs	r3, #1
 800251a:	e035      	b.n	8002588 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2202      	movs	r2, #2
 8002520:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	68da      	ldr	r2, [r3, #12]
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f042 0201 	orr.w	r2, r2, #1
 8002532:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4a16      	ldr	r2, [pc, #88]	; (8002594 <HAL_TIM_Base_Start_IT+0x90>)
 800253a:	4293      	cmp	r3, r2
 800253c:	d009      	beq.n	8002552 <HAL_TIM_Base_Start_IT+0x4e>
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002546:	d004      	beq.n	8002552 <HAL_TIM_Base_Start_IT+0x4e>
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	4a12      	ldr	r2, [pc, #72]	; (8002598 <HAL_TIM_Base_Start_IT+0x94>)
 800254e:	4293      	cmp	r3, r2
 8002550:	d111      	bne.n	8002576 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	689b      	ldr	r3, [r3, #8]
 8002558:	f003 0307 	and.w	r3, r3, #7
 800255c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	2b06      	cmp	r3, #6
 8002562:	d010      	beq.n	8002586 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	681a      	ldr	r2, [r3, #0]
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f042 0201 	orr.w	r2, r2, #1
 8002572:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002574:	e007      	b.n	8002586 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	681a      	ldr	r2, [r3, #0]
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f042 0201 	orr.w	r2, r2, #1
 8002584:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002586:	2300      	movs	r3, #0
}
 8002588:	4618      	mov	r0, r3
 800258a:	3714      	adds	r7, #20
 800258c:	46bd      	mov	sp, r7
 800258e:	bc80      	pop	{r7}
 8002590:	4770      	bx	lr
 8002592:	bf00      	nop
 8002594:	40012c00 	.word	0x40012c00
 8002598:	40000400 	.word	0x40000400

0800259c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	b084      	sub	sp, #16
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	68db      	ldr	r3, [r3, #12]
 80025aa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	691b      	ldr	r3, [r3, #16]
 80025b2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80025b4:	68bb      	ldr	r3, [r7, #8]
 80025b6:	f003 0302 	and.w	r3, r3, #2
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d020      	beq.n	8002600 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	f003 0302 	and.w	r3, r3, #2
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d01b      	beq.n	8002600 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f06f 0202 	mvn.w	r2, #2
 80025d0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	2201      	movs	r2, #1
 80025d6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	699b      	ldr	r3, [r3, #24]
 80025de:	f003 0303 	and.w	r3, r3, #3
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d003      	beq.n	80025ee <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80025e6:	6878      	ldr	r0, [r7, #4]
 80025e8:	f000 f998 	bl	800291c <HAL_TIM_IC_CaptureCallback>
 80025ec:	e005      	b.n	80025fa <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80025ee:	6878      	ldr	r0, [r7, #4]
 80025f0:	f000 f98b 	bl	800290a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80025f4:	6878      	ldr	r0, [r7, #4]
 80025f6:	f000 f99a 	bl	800292e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	2200      	movs	r2, #0
 80025fe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002600:	68bb      	ldr	r3, [r7, #8]
 8002602:	f003 0304 	and.w	r3, r3, #4
 8002606:	2b00      	cmp	r3, #0
 8002608:	d020      	beq.n	800264c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	f003 0304 	and.w	r3, r3, #4
 8002610:	2b00      	cmp	r3, #0
 8002612:	d01b      	beq.n	800264c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f06f 0204 	mvn.w	r2, #4
 800261c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	2202      	movs	r2, #2
 8002622:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	699b      	ldr	r3, [r3, #24]
 800262a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800262e:	2b00      	cmp	r3, #0
 8002630:	d003      	beq.n	800263a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002632:	6878      	ldr	r0, [r7, #4]
 8002634:	f000 f972 	bl	800291c <HAL_TIM_IC_CaptureCallback>
 8002638:	e005      	b.n	8002646 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800263a:	6878      	ldr	r0, [r7, #4]
 800263c:	f000 f965 	bl	800290a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002640:	6878      	ldr	r0, [r7, #4]
 8002642:	f000 f974 	bl	800292e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	2200      	movs	r2, #0
 800264a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800264c:	68bb      	ldr	r3, [r7, #8]
 800264e:	f003 0308 	and.w	r3, r3, #8
 8002652:	2b00      	cmp	r3, #0
 8002654:	d020      	beq.n	8002698 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	f003 0308 	and.w	r3, r3, #8
 800265c:	2b00      	cmp	r3, #0
 800265e:	d01b      	beq.n	8002698 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f06f 0208 	mvn.w	r2, #8
 8002668:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	2204      	movs	r2, #4
 800266e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	69db      	ldr	r3, [r3, #28]
 8002676:	f003 0303 	and.w	r3, r3, #3
 800267a:	2b00      	cmp	r3, #0
 800267c:	d003      	beq.n	8002686 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800267e:	6878      	ldr	r0, [r7, #4]
 8002680:	f000 f94c 	bl	800291c <HAL_TIM_IC_CaptureCallback>
 8002684:	e005      	b.n	8002692 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002686:	6878      	ldr	r0, [r7, #4]
 8002688:	f000 f93f 	bl	800290a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800268c:	6878      	ldr	r0, [r7, #4]
 800268e:	f000 f94e 	bl	800292e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2200      	movs	r2, #0
 8002696:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002698:	68bb      	ldr	r3, [r7, #8]
 800269a:	f003 0310 	and.w	r3, r3, #16
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d020      	beq.n	80026e4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	f003 0310 	and.w	r3, r3, #16
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d01b      	beq.n	80026e4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f06f 0210 	mvn.w	r2, #16
 80026b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	2208      	movs	r2, #8
 80026ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	69db      	ldr	r3, [r3, #28]
 80026c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d003      	beq.n	80026d2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80026ca:	6878      	ldr	r0, [r7, #4]
 80026cc:	f000 f926 	bl	800291c <HAL_TIM_IC_CaptureCallback>
 80026d0:	e005      	b.n	80026de <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80026d2:	6878      	ldr	r0, [r7, #4]
 80026d4:	f000 f919 	bl	800290a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026d8:	6878      	ldr	r0, [r7, #4]
 80026da:	f000 f928 	bl	800292e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	2200      	movs	r2, #0
 80026e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80026e4:	68bb      	ldr	r3, [r7, #8]
 80026e6:	f003 0301 	and.w	r3, r3, #1
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d00c      	beq.n	8002708 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	f003 0301 	and.w	r3, r3, #1
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d007      	beq.n	8002708 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f06f 0201 	mvn.w	r2, #1
 8002700:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002702:	6878      	ldr	r0, [r7, #4]
 8002704:	f7fe fd4e 	bl	80011a4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002708:	68bb      	ldr	r3, [r7, #8]
 800270a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800270e:	2b00      	cmp	r3, #0
 8002710:	d00c      	beq.n	800272c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002718:	2b00      	cmp	r3, #0
 800271a:	d007      	beq.n	800272c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002724:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002726:	6878      	ldr	r0, [r7, #4]
 8002728:	f000 fa6f 	bl	8002c0a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800272c:	68bb      	ldr	r3, [r7, #8]
 800272e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002732:	2b00      	cmp	r3, #0
 8002734:	d00c      	beq.n	8002750 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800273c:	2b00      	cmp	r3, #0
 800273e:	d007      	beq.n	8002750 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002748:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800274a:	6878      	ldr	r0, [r7, #4]
 800274c:	f000 f8f8 	bl	8002940 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002750:	68bb      	ldr	r3, [r7, #8]
 8002752:	f003 0320 	and.w	r3, r3, #32
 8002756:	2b00      	cmp	r3, #0
 8002758:	d00c      	beq.n	8002774 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	f003 0320 	and.w	r3, r3, #32
 8002760:	2b00      	cmp	r3, #0
 8002762:	d007      	beq.n	8002774 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f06f 0220 	mvn.w	r2, #32
 800276c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800276e:	6878      	ldr	r0, [r7, #4]
 8002770:	f000 fa42 	bl	8002bf8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002774:	bf00      	nop
 8002776:	3710      	adds	r7, #16
 8002778:	46bd      	mov	sp, r7
 800277a:	bd80      	pop	{r7, pc}

0800277c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b084      	sub	sp, #16
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
 8002784:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002786:	2300      	movs	r3, #0
 8002788:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002790:	2b01      	cmp	r3, #1
 8002792:	d101      	bne.n	8002798 <HAL_TIM_ConfigClockSource+0x1c>
 8002794:	2302      	movs	r3, #2
 8002796:	e0b4      	b.n	8002902 <HAL_TIM_ConfigClockSource+0x186>
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	2201      	movs	r2, #1
 800279c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	2202      	movs	r2, #2
 80027a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	689b      	ldr	r3, [r3, #8]
 80027ae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80027b0:	68bb      	ldr	r3, [r7, #8]
 80027b2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80027b6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80027b8:	68bb      	ldr	r3, [r7, #8]
 80027ba:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80027be:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	68ba      	ldr	r2, [r7, #8]
 80027c6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80027d0:	d03e      	beq.n	8002850 <HAL_TIM_ConfigClockSource+0xd4>
 80027d2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80027d6:	f200 8087 	bhi.w	80028e8 <HAL_TIM_ConfigClockSource+0x16c>
 80027da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80027de:	f000 8086 	beq.w	80028ee <HAL_TIM_ConfigClockSource+0x172>
 80027e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80027e6:	d87f      	bhi.n	80028e8 <HAL_TIM_ConfigClockSource+0x16c>
 80027e8:	2b70      	cmp	r3, #112	; 0x70
 80027ea:	d01a      	beq.n	8002822 <HAL_TIM_ConfigClockSource+0xa6>
 80027ec:	2b70      	cmp	r3, #112	; 0x70
 80027ee:	d87b      	bhi.n	80028e8 <HAL_TIM_ConfigClockSource+0x16c>
 80027f0:	2b60      	cmp	r3, #96	; 0x60
 80027f2:	d050      	beq.n	8002896 <HAL_TIM_ConfigClockSource+0x11a>
 80027f4:	2b60      	cmp	r3, #96	; 0x60
 80027f6:	d877      	bhi.n	80028e8 <HAL_TIM_ConfigClockSource+0x16c>
 80027f8:	2b50      	cmp	r3, #80	; 0x50
 80027fa:	d03c      	beq.n	8002876 <HAL_TIM_ConfigClockSource+0xfa>
 80027fc:	2b50      	cmp	r3, #80	; 0x50
 80027fe:	d873      	bhi.n	80028e8 <HAL_TIM_ConfigClockSource+0x16c>
 8002800:	2b40      	cmp	r3, #64	; 0x40
 8002802:	d058      	beq.n	80028b6 <HAL_TIM_ConfigClockSource+0x13a>
 8002804:	2b40      	cmp	r3, #64	; 0x40
 8002806:	d86f      	bhi.n	80028e8 <HAL_TIM_ConfigClockSource+0x16c>
 8002808:	2b30      	cmp	r3, #48	; 0x30
 800280a:	d064      	beq.n	80028d6 <HAL_TIM_ConfigClockSource+0x15a>
 800280c:	2b30      	cmp	r3, #48	; 0x30
 800280e:	d86b      	bhi.n	80028e8 <HAL_TIM_ConfigClockSource+0x16c>
 8002810:	2b20      	cmp	r3, #32
 8002812:	d060      	beq.n	80028d6 <HAL_TIM_ConfigClockSource+0x15a>
 8002814:	2b20      	cmp	r3, #32
 8002816:	d867      	bhi.n	80028e8 <HAL_TIM_ConfigClockSource+0x16c>
 8002818:	2b00      	cmp	r3, #0
 800281a:	d05c      	beq.n	80028d6 <HAL_TIM_ConfigClockSource+0x15a>
 800281c:	2b10      	cmp	r3, #16
 800281e:	d05a      	beq.n	80028d6 <HAL_TIM_ConfigClockSource+0x15a>
 8002820:	e062      	b.n	80028e8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6818      	ldr	r0, [r3, #0]
 8002826:	683b      	ldr	r3, [r7, #0]
 8002828:	6899      	ldr	r1, [r3, #8]
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	685a      	ldr	r2, [r3, #4]
 800282e:	683b      	ldr	r3, [r7, #0]
 8002830:	68db      	ldr	r3, [r3, #12]
 8002832:	f000 f96a 	bl	8002b0a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	689b      	ldr	r3, [r3, #8]
 800283c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800283e:	68bb      	ldr	r3, [r7, #8]
 8002840:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002844:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	68ba      	ldr	r2, [r7, #8]
 800284c:	609a      	str	r2, [r3, #8]
      break;
 800284e:	e04f      	b.n	80028f0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6818      	ldr	r0, [r3, #0]
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	6899      	ldr	r1, [r3, #8]
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	685a      	ldr	r2, [r3, #4]
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	68db      	ldr	r3, [r3, #12]
 8002860:	f000 f953 	bl	8002b0a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	689a      	ldr	r2, [r3, #8]
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002872:	609a      	str	r2, [r3, #8]
      break;
 8002874:	e03c      	b.n	80028f0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	6818      	ldr	r0, [r3, #0]
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	6859      	ldr	r1, [r3, #4]
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	68db      	ldr	r3, [r3, #12]
 8002882:	461a      	mov	r2, r3
 8002884:	f000 f8ca 	bl	8002a1c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	2150      	movs	r1, #80	; 0x50
 800288e:	4618      	mov	r0, r3
 8002890:	f000 f921 	bl	8002ad6 <TIM_ITRx_SetConfig>
      break;
 8002894:	e02c      	b.n	80028f0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	6818      	ldr	r0, [r3, #0]
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	6859      	ldr	r1, [r3, #4]
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	68db      	ldr	r3, [r3, #12]
 80028a2:	461a      	mov	r2, r3
 80028a4:	f000 f8e8 	bl	8002a78 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	2160      	movs	r1, #96	; 0x60
 80028ae:	4618      	mov	r0, r3
 80028b0:	f000 f911 	bl	8002ad6 <TIM_ITRx_SetConfig>
      break;
 80028b4:	e01c      	b.n	80028f0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6818      	ldr	r0, [r3, #0]
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	6859      	ldr	r1, [r3, #4]
 80028be:	683b      	ldr	r3, [r7, #0]
 80028c0:	68db      	ldr	r3, [r3, #12]
 80028c2:	461a      	mov	r2, r3
 80028c4:	f000 f8aa 	bl	8002a1c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	2140      	movs	r1, #64	; 0x40
 80028ce:	4618      	mov	r0, r3
 80028d0:	f000 f901 	bl	8002ad6 <TIM_ITRx_SetConfig>
      break;
 80028d4:	e00c      	b.n	80028f0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681a      	ldr	r2, [r3, #0]
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	4619      	mov	r1, r3
 80028e0:	4610      	mov	r0, r2
 80028e2:	f000 f8f8 	bl	8002ad6 <TIM_ITRx_SetConfig>
      break;
 80028e6:	e003      	b.n	80028f0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80028e8:	2301      	movs	r3, #1
 80028ea:	73fb      	strb	r3, [r7, #15]
      break;
 80028ec:	e000      	b.n	80028f0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80028ee:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	2201      	movs	r2, #1
 80028f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	2200      	movs	r2, #0
 80028fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002900:	7bfb      	ldrb	r3, [r7, #15]
}
 8002902:	4618      	mov	r0, r3
 8002904:	3710      	adds	r7, #16
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}

0800290a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800290a:	b480      	push	{r7}
 800290c:	b083      	sub	sp, #12
 800290e:	af00      	add	r7, sp, #0
 8002910:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002912:	bf00      	nop
 8002914:	370c      	adds	r7, #12
 8002916:	46bd      	mov	sp, r7
 8002918:	bc80      	pop	{r7}
 800291a:	4770      	bx	lr

0800291c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800291c:	b480      	push	{r7}
 800291e:	b083      	sub	sp, #12
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002924:	bf00      	nop
 8002926:	370c      	adds	r7, #12
 8002928:	46bd      	mov	sp, r7
 800292a:	bc80      	pop	{r7}
 800292c:	4770      	bx	lr

0800292e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800292e:	b480      	push	{r7}
 8002930:	b083      	sub	sp, #12
 8002932:	af00      	add	r7, sp, #0
 8002934:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002936:	bf00      	nop
 8002938:	370c      	adds	r7, #12
 800293a:	46bd      	mov	sp, r7
 800293c:	bc80      	pop	{r7}
 800293e:	4770      	bx	lr

08002940 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002940:	b480      	push	{r7}
 8002942:	b083      	sub	sp, #12
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002948:	bf00      	nop
 800294a:	370c      	adds	r7, #12
 800294c:	46bd      	mov	sp, r7
 800294e:	bc80      	pop	{r7}
 8002950:	4770      	bx	lr
	...

08002954 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002954:	b480      	push	{r7}
 8002956:	b085      	sub	sp, #20
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
 800295c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	4a2b      	ldr	r2, [pc, #172]	; (8002a14 <TIM_Base_SetConfig+0xc0>)
 8002968:	4293      	cmp	r3, r2
 800296a:	d007      	beq.n	800297c <TIM_Base_SetConfig+0x28>
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002972:	d003      	beq.n	800297c <TIM_Base_SetConfig+0x28>
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	4a28      	ldr	r2, [pc, #160]	; (8002a18 <TIM_Base_SetConfig+0xc4>)
 8002978:	4293      	cmp	r3, r2
 800297a:	d108      	bne.n	800298e <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002982:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	68fa      	ldr	r2, [r7, #12]
 800298a:	4313      	orrs	r3, r2
 800298c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	4a20      	ldr	r2, [pc, #128]	; (8002a14 <TIM_Base_SetConfig+0xc0>)
 8002992:	4293      	cmp	r3, r2
 8002994:	d007      	beq.n	80029a6 <TIM_Base_SetConfig+0x52>
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800299c:	d003      	beq.n	80029a6 <TIM_Base_SetConfig+0x52>
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	4a1d      	ldr	r2, [pc, #116]	; (8002a18 <TIM_Base_SetConfig+0xc4>)
 80029a2:	4293      	cmp	r3, r2
 80029a4:	d108      	bne.n	80029b8 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80029ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	68db      	ldr	r3, [r3, #12]
 80029b2:	68fa      	ldr	r2, [r7, #12]
 80029b4:	4313      	orrs	r3, r2
 80029b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	695b      	ldr	r3, [r3, #20]
 80029c2:	4313      	orrs	r3, r2
 80029c4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	68fa      	ldr	r2, [r7, #12]
 80029ca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	689a      	ldr	r2, [r3, #8]
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	681a      	ldr	r2, [r3, #0]
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	4a0d      	ldr	r2, [pc, #52]	; (8002a14 <TIM_Base_SetConfig+0xc0>)
 80029e0:	4293      	cmp	r3, r2
 80029e2:	d103      	bne.n	80029ec <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	691a      	ldr	r2, [r3, #16]
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2201      	movs	r2, #1
 80029f0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	691b      	ldr	r3, [r3, #16]
 80029f6:	f003 0301 	and.w	r3, r3, #1
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d005      	beq.n	8002a0a <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	691b      	ldr	r3, [r3, #16]
 8002a02:	f023 0201 	bic.w	r2, r3, #1
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	611a      	str	r2, [r3, #16]
  }
}
 8002a0a:	bf00      	nop
 8002a0c:	3714      	adds	r7, #20
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	bc80      	pop	{r7}
 8002a12:	4770      	bx	lr
 8002a14:	40012c00 	.word	0x40012c00
 8002a18:	40000400 	.word	0x40000400

08002a1c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002a1c:	b480      	push	{r7}
 8002a1e:	b087      	sub	sp, #28
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	60f8      	str	r0, [r7, #12]
 8002a24:	60b9      	str	r1, [r7, #8]
 8002a26:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	6a1b      	ldr	r3, [r3, #32]
 8002a2c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	6a1b      	ldr	r3, [r3, #32]
 8002a32:	f023 0201 	bic.w	r2, r3, #1
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	699b      	ldr	r3, [r3, #24]
 8002a3e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002a40:	693b      	ldr	r3, [r7, #16]
 8002a42:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002a46:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	011b      	lsls	r3, r3, #4
 8002a4c:	693a      	ldr	r2, [r7, #16]
 8002a4e:	4313      	orrs	r3, r2
 8002a50:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002a52:	697b      	ldr	r3, [r7, #20]
 8002a54:	f023 030a 	bic.w	r3, r3, #10
 8002a58:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002a5a:	697a      	ldr	r2, [r7, #20]
 8002a5c:	68bb      	ldr	r3, [r7, #8]
 8002a5e:	4313      	orrs	r3, r2
 8002a60:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	693a      	ldr	r2, [r7, #16]
 8002a66:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	697a      	ldr	r2, [r7, #20]
 8002a6c:	621a      	str	r2, [r3, #32]
}
 8002a6e:	bf00      	nop
 8002a70:	371c      	adds	r7, #28
 8002a72:	46bd      	mov	sp, r7
 8002a74:	bc80      	pop	{r7}
 8002a76:	4770      	bx	lr

08002a78 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	b087      	sub	sp, #28
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	60f8      	str	r0, [r7, #12]
 8002a80:	60b9      	str	r1, [r7, #8]
 8002a82:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	6a1b      	ldr	r3, [r3, #32]
 8002a88:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	6a1b      	ldr	r3, [r3, #32]
 8002a8e:	f023 0210 	bic.w	r2, r3, #16
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	699b      	ldr	r3, [r3, #24]
 8002a9a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002a9c:	693b      	ldr	r3, [r7, #16]
 8002a9e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002aa2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	031b      	lsls	r3, r3, #12
 8002aa8:	693a      	ldr	r2, [r7, #16]
 8002aaa:	4313      	orrs	r3, r2
 8002aac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002aae:	697b      	ldr	r3, [r7, #20]
 8002ab0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002ab4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002ab6:	68bb      	ldr	r3, [r7, #8]
 8002ab8:	011b      	lsls	r3, r3, #4
 8002aba:	697a      	ldr	r2, [r7, #20]
 8002abc:	4313      	orrs	r3, r2
 8002abe:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	693a      	ldr	r2, [r7, #16]
 8002ac4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	697a      	ldr	r2, [r7, #20]
 8002aca:	621a      	str	r2, [r3, #32]
}
 8002acc:	bf00      	nop
 8002ace:	371c      	adds	r7, #28
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	bc80      	pop	{r7}
 8002ad4:	4770      	bx	lr

08002ad6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002ad6:	b480      	push	{r7}
 8002ad8:	b085      	sub	sp, #20
 8002ada:	af00      	add	r7, sp, #0
 8002adc:	6078      	str	r0, [r7, #4]
 8002ade:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	689b      	ldr	r3, [r3, #8]
 8002ae4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002aec:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002aee:	683a      	ldr	r2, [r7, #0]
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	4313      	orrs	r3, r2
 8002af4:	f043 0307 	orr.w	r3, r3, #7
 8002af8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	68fa      	ldr	r2, [r7, #12]
 8002afe:	609a      	str	r2, [r3, #8]
}
 8002b00:	bf00      	nop
 8002b02:	3714      	adds	r7, #20
 8002b04:	46bd      	mov	sp, r7
 8002b06:	bc80      	pop	{r7}
 8002b08:	4770      	bx	lr

08002b0a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002b0a:	b480      	push	{r7}
 8002b0c:	b087      	sub	sp, #28
 8002b0e:	af00      	add	r7, sp, #0
 8002b10:	60f8      	str	r0, [r7, #12]
 8002b12:	60b9      	str	r1, [r7, #8]
 8002b14:	607a      	str	r2, [r7, #4]
 8002b16:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	689b      	ldr	r3, [r3, #8]
 8002b1c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002b1e:	697b      	ldr	r3, [r7, #20]
 8002b20:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002b24:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	021a      	lsls	r2, r3, #8
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	431a      	orrs	r2, r3
 8002b2e:	68bb      	ldr	r3, [r7, #8]
 8002b30:	4313      	orrs	r3, r2
 8002b32:	697a      	ldr	r2, [r7, #20]
 8002b34:	4313      	orrs	r3, r2
 8002b36:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	697a      	ldr	r2, [r7, #20]
 8002b3c:	609a      	str	r2, [r3, #8]
}
 8002b3e:	bf00      	nop
 8002b40:	371c      	adds	r7, #28
 8002b42:	46bd      	mov	sp, r7
 8002b44:	bc80      	pop	{r7}
 8002b46:	4770      	bx	lr

08002b48 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002b48:	b480      	push	{r7}
 8002b4a:	b085      	sub	sp, #20
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
 8002b50:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b58:	2b01      	cmp	r3, #1
 8002b5a:	d101      	bne.n	8002b60 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002b5c:	2302      	movs	r3, #2
 8002b5e:	e041      	b.n	8002be4 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	2201      	movs	r2, #1
 8002b64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	2202      	movs	r2, #2
 8002b6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	685b      	ldr	r3, [r3, #4]
 8002b76:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	689b      	ldr	r3, [r3, #8]
 8002b7e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b86:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	68fa      	ldr	r2, [r7, #12]
 8002b8e:	4313      	orrs	r3, r2
 8002b90:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	68fa      	ldr	r2, [r7, #12]
 8002b98:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	4a14      	ldr	r2, [pc, #80]	; (8002bf0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002ba0:	4293      	cmp	r3, r2
 8002ba2:	d009      	beq.n	8002bb8 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002bac:	d004      	beq.n	8002bb8 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	4a10      	ldr	r2, [pc, #64]	; (8002bf4 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002bb4:	4293      	cmp	r3, r2
 8002bb6:	d10c      	bne.n	8002bd2 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002bb8:	68bb      	ldr	r3, [r7, #8]
 8002bba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002bbe:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	685b      	ldr	r3, [r3, #4]
 8002bc4:	68ba      	ldr	r2, [r7, #8]
 8002bc6:	4313      	orrs	r3, r2
 8002bc8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	68ba      	ldr	r2, [r7, #8]
 8002bd0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	2201      	movs	r2, #1
 8002bd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	2200      	movs	r2, #0
 8002bde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002be2:	2300      	movs	r3, #0
}
 8002be4:	4618      	mov	r0, r3
 8002be6:	3714      	adds	r7, #20
 8002be8:	46bd      	mov	sp, r7
 8002bea:	bc80      	pop	{r7}
 8002bec:	4770      	bx	lr
 8002bee:	bf00      	nop
 8002bf0:	40012c00 	.word	0x40012c00
 8002bf4:	40000400 	.word	0x40000400

08002bf8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	b083      	sub	sp, #12
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002c00:	bf00      	nop
 8002c02:	370c      	adds	r7, #12
 8002c04:	46bd      	mov	sp, r7
 8002c06:	bc80      	pop	{r7}
 8002c08:	4770      	bx	lr

08002c0a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002c0a:	b480      	push	{r7}
 8002c0c:	b083      	sub	sp, #12
 8002c0e:	af00      	add	r7, sp, #0
 8002c10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002c12:	bf00      	nop
 8002c14:	370c      	adds	r7, #12
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bc80      	pop	{r7}
 8002c1a:	4770      	bx	lr

08002c1c <__libc_init_array>:
 8002c1c:	b570      	push	{r4, r5, r6, lr}
 8002c1e:	2600      	movs	r6, #0
 8002c20:	4d0c      	ldr	r5, [pc, #48]	; (8002c54 <__libc_init_array+0x38>)
 8002c22:	4c0d      	ldr	r4, [pc, #52]	; (8002c58 <__libc_init_array+0x3c>)
 8002c24:	1b64      	subs	r4, r4, r5
 8002c26:	10a4      	asrs	r4, r4, #2
 8002c28:	42a6      	cmp	r6, r4
 8002c2a:	d109      	bne.n	8002c40 <__libc_init_array+0x24>
 8002c2c:	f000 f822 	bl	8002c74 <_init>
 8002c30:	2600      	movs	r6, #0
 8002c32:	4d0a      	ldr	r5, [pc, #40]	; (8002c5c <__libc_init_array+0x40>)
 8002c34:	4c0a      	ldr	r4, [pc, #40]	; (8002c60 <__libc_init_array+0x44>)
 8002c36:	1b64      	subs	r4, r4, r5
 8002c38:	10a4      	asrs	r4, r4, #2
 8002c3a:	42a6      	cmp	r6, r4
 8002c3c:	d105      	bne.n	8002c4a <__libc_init_array+0x2e>
 8002c3e:	bd70      	pop	{r4, r5, r6, pc}
 8002c40:	f855 3b04 	ldr.w	r3, [r5], #4
 8002c44:	4798      	blx	r3
 8002c46:	3601      	adds	r6, #1
 8002c48:	e7ee      	b.n	8002c28 <__libc_init_array+0xc>
 8002c4a:	f855 3b04 	ldr.w	r3, [r5], #4
 8002c4e:	4798      	blx	r3
 8002c50:	3601      	adds	r6, #1
 8002c52:	e7f2      	b.n	8002c3a <__libc_init_array+0x1e>
 8002c54:	08002cb0 	.word	0x08002cb0
 8002c58:	08002cb0 	.word	0x08002cb0
 8002c5c:	08002cb0 	.word	0x08002cb0
 8002c60:	08002cb4 	.word	0x08002cb4

08002c64 <memset>:
 8002c64:	4603      	mov	r3, r0
 8002c66:	4402      	add	r2, r0
 8002c68:	4293      	cmp	r3, r2
 8002c6a:	d100      	bne.n	8002c6e <memset+0xa>
 8002c6c:	4770      	bx	lr
 8002c6e:	f803 1b01 	strb.w	r1, [r3], #1
 8002c72:	e7f9      	b.n	8002c68 <memset+0x4>

08002c74 <_init>:
 8002c74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c76:	bf00      	nop
 8002c78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c7a:	bc08      	pop	{r3}
 8002c7c:	469e      	mov	lr, r3
 8002c7e:	4770      	bx	lr

08002c80 <_fini>:
 8002c80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c82:	bf00      	nop
 8002c84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c86:	bc08      	pop	{r3}
 8002c88:	469e      	mov	lr, r3
 8002c8a:	4770      	bx	lr
