# Clock Gating - A Power Optimizing Technique for VLSI Circuits

This repository contains the complete documentation for my Final Year Project. 

## ðŸ“‚ Included Files
All project materials are located in the [Project_Documents](./Project_Documents/) folder:
1. **ClockGatingReport.pdf**: The full technical thesis and methodology.
2. **ClockGatingConferencePaper.pdf**: The condensed research paper.
3. **Verilog code.pdf**: The complete HDL source code and FPGA constraints.

## ðŸš€ Project Summary
- **Objective:** Design an energy-efficient 4-bit ALU using clock gating.
- **Hardware:** Targeted for Nexys Artix-7 FPGA.
- **Results:** Significant reduction in dynamic power consumption verified via Xilinx Vivado.
