Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Dec 25 15:44:36 2025
| Host         : LAPTOP-6I7OJEUU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CSSTE_timing_summary_routed.rpt -pb CSSTE_timing_summary_routed.pb -rpx CSSTE_timing_summary_routed.rpx -warn_on_violation
| Design       : CSSTE
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
TIMING-20  Warning           Non-clocked latch               35          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (9704)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (10170)
5. checking no_input_delay (17)
6. checking no_output_delay (46)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9704)
---------------------------
 There are 753 register/latch pins with no clock driven by root clock pin: clk_100mhz (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1/IDRegEX/ALU_control_out_IDEX_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1/IDRegEX/ALU_control_out_IDEX_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1/IDRegEX/ALU_control_out_IDEX_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1/IDRegEX/ALU_control_out_IDEX_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/IFRegID/inst_out_IFID_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/IFRegID/inst_out_IFID_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/IFRegID/inst_out_IFID_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U1/IFRegID/inst_out_IFID_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/IFRegID/inst_out_IFID_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U1/IFRegID/inst_out_IFID_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U1/IFRegID/inst_out_IFID_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U1/IFRegID/inst_out_IFID_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U1/IFRegID/inst_out_IFID_reg[6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[11]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[1]/Q (HIGH)

 There are 1735 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[24]/Q (HIGH)

 There are 1735 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[9]/Q (HIGH)

 There are 1735 register/latch pins with no clock driven by root clock pin: U9/u1/sw_reg[10]/Q (HIGH)

 There are 1735 register/latch pins with no clock driven by root clock pin: U9/u1/sw_reg[2]/Q (HIGH)

 There are 1735 register/latch pins with no clock driven by root clock pin: U9/u1/sw_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (10170)
----------------------------------------------------
 There are 10170 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (46)
--------------------------------
 There are 46 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                10216          inf        0.000                      0                10216           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         10216 Endpoints
Min Delay         10216 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.541ns  (logic 8.379ns (21.191%)  route 31.162ns (78.809%))
  Logic Levels:           24  (CARRY4=4 FDRE=1 LUT2=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[1]/C
    SLICE_X37Y84         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U11/vga_controller/v_count_reg[1]/Q
                         net (fo=39, routed)          1.530     1.986    U11/vga_controller/v_count_reg_n_1_[1]
    SLICE_X29Y85         LUT5 (Prop_lut5_I1_O)        0.124     2.110 f  U11/vga_controller/Blue_OBUF[3]_inst_i_23/O
                         net (fo=1, routed)           0.879     2.989    U11/vga_controller/Blue_OBUF[3]_inst_i_23_n_1
    SLICE_X29Y85         LUT5 (Prop_lut5_I0_O)        0.124     3.113 f  U11/vga_controller/Blue_OBUF[3]_inst_i_7/O
                         net (fo=23, routed)          0.958     4.071    U11/vga_controller/Blue_OBUF[3]_inst_i_7_n_1
    SLICE_X33Y86         LUT5 (Prop_lut5_I0_O)        0.124     4.195 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=48, routed)          0.541     4.737    U11/vga_controller/h_count_reg[7]_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I0_O)        0.124     4.861 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=11, routed)          0.648     5.509    U11/vga_display/C__0[1]
    SLICE_X33Y83         LUT4 (Prop_lut4_I0_O)        0.124     5.633 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     5.633    U11/vga_controller/S[0]
    SLICE_X33Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.860 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)        10.585    16.445    U11/vga_display/display_data_reg_1344_1407_3_5/ADDRA4
    SLICE_X50Y80         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.303    16.748 r  U11/vga_display/display_data_reg_1344_1407_3_5/RAMA/O
                         net (fo=1, routed)           0.432    17.179    U11/vga_display/display_data_reg_1344_1407_3_5_n_1
    SLICE_X48Y79         LUT6 (Prop_lut6_I3_O)        0.124    17.303 r  U11/vga_display/text_ascii_carry_i_76/O
                         net (fo=1, routed)           0.000    17.303    U11/vga_display/text_ascii_carry_i_76_n_1
    SLICE_X48Y79         MUXF7 (Prop_muxf7_I1_O)      0.245    17.548 r  U11/vga_display/text_ascii_carry_i_34/O
                         net (fo=1, routed)           0.000    17.548    U11/vga_display/text_ascii_carry_i_34_n_1
    SLICE_X48Y79         MUXF8 (Prop_muxf8_I0_O)      0.104    17.652 r  U11/vga_display/text_ascii_carry_i_12/O
                         net (fo=1, routed)           1.118    18.770    U11/vga_display/text_ascii_carry_i_12_n_1
    SLICE_X33Y80         LUT6 (Prop_lut6_I3_O)        0.316    19.086 r  U11/vga_display/text_ascii_carry_i_1/O
                         net (fo=2, routed)           0.882    19.968    U11/vga_display/text_ascii0[3]
    SLICE_X32Y80         LUT2 (Prop_lut2_I0_O)        0.124    20.092 r  U11/vga_display/text_ascii_carry_i_5/O
                         net (fo=1, routed)           0.000    20.092    U11/vga_display/text_ascii_carry_i_5_n_1
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.493 r  U11/vga_display/text_ascii_carry/CO[3]
                         net (fo=1, routed)           0.000    20.493    U11/vga_display/text_ascii_carry_n_1
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.715 r  U11/vga_display/text_ascii_carry__0/O[0]
                         net (fo=2, routed)           0.589    21.304    U11/vga_display/font_addr0[4]
    SLICE_X32Y83         LUT2 (Prop_lut2_I0_O)        0.299    21.603 r  U11/vga_display/Blue_OBUF[3]_inst_i_30/O
                         net (fo=1, routed)           0.000    21.603    U11/vga_display/Blue_OBUF[3]_inst_i_30_n_1
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    21.830 r  U11/vga_display/Blue_OBUF[3]_inst_i_11/O[1]
                         net (fo=99, routed)          4.247    26.077    U11/vga_display/Blue_OBUF[3]_inst_i_31_0[4]
    SLICE_X53Y89         LUT6 (Prop_lut6_I2_O)        0.303    26.380 r  U11/vga_display/Blue_OBUF[3]_inst_i_243/O
                         net (fo=1, routed)           0.957    27.337    U11/vga_display/Blue_OBUF[3]_inst_i_243_n_1
    SLICE_X48Y89         LUT6 (Prop_lut6_I3_O)        0.124    27.461 r  U11/vga_display/Blue_OBUF[3]_inst_i_99/O
                         net (fo=1, routed)           0.000    27.461    U11/vga_display/Blue_OBUF[3]_inst_i_99_n_1
    SLICE_X48Y89         MUXF7 (Prop_muxf7_I0_O)      0.212    27.673 r  U11/vga_display/Blue_OBUF[3]_inst_i_43/O
                         net (fo=1, routed)           0.000    27.673    U11/vga_display/Blue_OBUF[3]_inst_i_43_n_1
    SLICE_X48Y89         MUXF8 (Prop_muxf8_I1_O)      0.094    27.767 r  U11/vga_display/Blue_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.759    28.526    U11/vga_display/font_data[5]
    SLICE_X41Y87         LUT6 (Prop_lut6_I4_O)        0.316    28.842 f  U11/vga_display/Blue_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.714    29.556    U11/vga_display/Blue_OBUF[3]_inst_i_4_n_1
    SLICE_X40Y87         LUT6 (Prop_lut6_I2_O)        0.124    29.680 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          6.323    36.003    Red_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    39.541 r  Green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    39.541    Green[0]
    C6                                                                r  Green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.397ns  (logic 8.376ns (21.261%)  route 31.021ns (78.739%))
  Logic Levels:           24  (CARRY4=4 FDRE=1 LUT2=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[1]/C
    SLICE_X37Y84         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U11/vga_controller/v_count_reg[1]/Q
                         net (fo=39, routed)          1.530     1.986    U11/vga_controller/v_count_reg_n_1_[1]
    SLICE_X29Y85         LUT5 (Prop_lut5_I1_O)        0.124     2.110 f  U11/vga_controller/Blue_OBUF[3]_inst_i_23/O
                         net (fo=1, routed)           0.879     2.989    U11/vga_controller/Blue_OBUF[3]_inst_i_23_n_1
    SLICE_X29Y85         LUT5 (Prop_lut5_I0_O)        0.124     3.113 f  U11/vga_controller/Blue_OBUF[3]_inst_i_7/O
                         net (fo=23, routed)          0.958     4.071    U11/vga_controller/Blue_OBUF[3]_inst_i_7_n_1
    SLICE_X33Y86         LUT5 (Prop_lut5_I0_O)        0.124     4.195 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=48, routed)          0.541     4.737    U11/vga_controller/h_count_reg[7]_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I0_O)        0.124     4.861 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=11, routed)          0.648     5.509    U11/vga_display/C__0[1]
    SLICE_X33Y83         LUT4 (Prop_lut4_I0_O)        0.124     5.633 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     5.633    U11/vga_controller/S[0]
    SLICE_X33Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.860 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)        10.585    16.445    U11/vga_display/display_data_reg_1344_1407_3_5/ADDRA4
    SLICE_X50Y80         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.303    16.748 r  U11/vga_display/display_data_reg_1344_1407_3_5/RAMA/O
                         net (fo=1, routed)           0.432    17.179    U11/vga_display/display_data_reg_1344_1407_3_5_n_1
    SLICE_X48Y79         LUT6 (Prop_lut6_I3_O)        0.124    17.303 r  U11/vga_display/text_ascii_carry_i_76/O
                         net (fo=1, routed)           0.000    17.303    U11/vga_display/text_ascii_carry_i_76_n_1
    SLICE_X48Y79         MUXF7 (Prop_muxf7_I1_O)      0.245    17.548 r  U11/vga_display/text_ascii_carry_i_34/O
                         net (fo=1, routed)           0.000    17.548    U11/vga_display/text_ascii_carry_i_34_n_1
    SLICE_X48Y79         MUXF8 (Prop_muxf8_I0_O)      0.104    17.652 r  U11/vga_display/text_ascii_carry_i_12/O
                         net (fo=1, routed)           1.118    18.770    U11/vga_display/text_ascii_carry_i_12_n_1
    SLICE_X33Y80         LUT6 (Prop_lut6_I3_O)        0.316    19.086 r  U11/vga_display/text_ascii_carry_i_1/O
                         net (fo=2, routed)           0.882    19.968    U11/vga_display/text_ascii0[3]
    SLICE_X32Y80         LUT2 (Prop_lut2_I0_O)        0.124    20.092 r  U11/vga_display/text_ascii_carry_i_5/O
                         net (fo=1, routed)           0.000    20.092    U11/vga_display/text_ascii_carry_i_5_n_1
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.493 r  U11/vga_display/text_ascii_carry/CO[3]
                         net (fo=1, routed)           0.000    20.493    U11/vga_display/text_ascii_carry_n_1
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.715 r  U11/vga_display/text_ascii_carry__0/O[0]
                         net (fo=2, routed)           0.589    21.304    U11/vga_display/font_addr0[4]
    SLICE_X32Y83         LUT2 (Prop_lut2_I0_O)        0.299    21.603 r  U11/vga_display/Blue_OBUF[3]_inst_i_30/O
                         net (fo=1, routed)           0.000    21.603    U11/vga_display/Blue_OBUF[3]_inst_i_30_n_1
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    21.830 r  U11/vga_display/Blue_OBUF[3]_inst_i_11/O[1]
                         net (fo=99, routed)          4.247    26.077    U11/vga_display/Blue_OBUF[3]_inst_i_31_0[4]
    SLICE_X53Y89         LUT6 (Prop_lut6_I2_O)        0.303    26.380 r  U11/vga_display/Blue_OBUF[3]_inst_i_243/O
                         net (fo=1, routed)           0.957    27.337    U11/vga_display/Blue_OBUF[3]_inst_i_243_n_1
    SLICE_X48Y89         LUT6 (Prop_lut6_I3_O)        0.124    27.461 r  U11/vga_display/Blue_OBUF[3]_inst_i_99/O
                         net (fo=1, routed)           0.000    27.461    U11/vga_display/Blue_OBUF[3]_inst_i_99_n_1
    SLICE_X48Y89         MUXF7 (Prop_muxf7_I0_O)      0.212    27.673 r  U11/vga_display/Blue_OBUF[3]_inst_i_43/O
                         net (fo=1, routed)           0.000    27.673    U11/vga_display/Blue_OBUF[3]_inst_i_43_n_1
    SLICE_X48Y89         MUXF8 (Prop_muxf8_I1_O)      0.094    27.767 r  U11/vga_display/Blue_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.759    28.526    U11/vga_display/font_data[5]
    SLICE_X41Y87         LUT6 (Prop_lut6_I4_O)        0.316    28.842 f  U11/vga_display/Blue_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.714    29.556    U11/vga_display/Blue_OBUF[3]_inst_i_4_n_1
    SLICE_X40Y87         LUT6 (Prop_lut6_I2_O)        0.124    29.680 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          6.182    35.862    Red_OBUF[0]
    C5                   OBUF (Prop_obuf_I_O)         3.535    39.397 r  Red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    39.397    Red[2]
    C5                                                                r  Red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.258ns  (logic 8.388ns (21.366%)  route 30.870ns (78.634%))
  Logic Levels:           24  (CARRY4=4 FDRE=1 LUT2=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[1]/C
    SLICE_X37Y84         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U11/vga_controller/v_count_reg[1]/Q
                         net (fo=39, routed)          1.530     1.986    U11/vga_controller/v_count_reg_n_1_[1]
    SLICE_X29Y85         LUT5 (Prop_lut5_I1_O)        0.124     2.110 f  U11/vga_controller/Blue_OBUF[3]_inst_i_23/O
                         net (fo=1, routed)           0.879     2.989    U11/vga_controller/Blue_OBUF[3]_inst_i_23_n_1
    SLICE_X29Y85         LUT5 (Prop_lut5_I0_O)        0.124     3.113 f  U11/vga_controller/Blue_OBUF[3]_inst_i_7/O
                         net (fo=23, routed)          0.958     4.071    U11/vga_controller/Blue_OBUF[3]_inst_i_7_n_1
    SLICE_X33Y86         LUT5 (Prop_lut5_I0_O)        0.124     4.195 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=48, routed)          0.541     4.737    U11/vga_controller/h_count_reg[7]_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I0_O)        0.124     4.861 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=11, routed)          0.648     5.509    U11/vga_display/C__0[1]
    SLICE_X33Y83         LUT4 (Prop_lut4_I0_O)        0.124     5.633 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     5.633    U11/vga_controller/S[0]
    SLICE_X33Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.860 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)        10.585    16.445    U11/vga_display/display_data_reg_1344_1407_3_5/ADDRA4
    SLICE_X50Y80         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.303    16.748 r  U11/vga_display/display_data_reg_1344_1407_3_5/RAMA/O
                         net (fo=1, routed)           0.432    17.179    U11/vga_display/display_data_reg_1344_1407_3_5_n_1
    SLICE_X48Y79         LUT6 (Prop_lut6_I3_O)        0.124    17.303 r  U11/vga_display/text_ascii_carry_i_76/O
                         net (fo=1, routed)           0.000    17.303    U11/vga_display/text_ascii_carry_i_76_n_1
    SLICE_X48Y79         MUXF7 (Prop_muxf7_I1_O)      0.245    17.548 r  U11/vga_display/text_ascii_carry_i_34/O
                         net (fo=1, routed)           0.000    17.548    U11/vga_display/text_ascii_carry_i_34_n_1
    SLICE_X48Y79         MUXF8 (Prop_muxf8_I0_O)      0.104    17.652 r  U11/vga_display/text_ascii_carry_i_12/O
                         net (fo=1, routed)           1.118    18.770    U11/vga_display/text_ascii_carry_i_12_n_1
    SLICE_X33Y80         LUT6 (Prop_lut6_I3_O)        0.316    19.086 r  U11/vga_display/text_ascii_carry_i_1/O
                         net (fo=2, routed)           0.882    19.968    U11/vga_display/text_ascii0[3]
    SLICE_X32Y80         LUT2 (Prop_lut2_I0_O)        0.124    20.092 r  U11/vga_display/text_ascii_carry_i_5/O
                         net (fo=1, routed)           0.000    20.092    U11/vga_display/text_ascii_carry_i_5_n_1
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.493 r  U11/vga_display/text_ascii_carry/CO[3]
                         net (fo=1, routed)           0.000    20.493    U11/vga_display/text_ascii_carry_n_1
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.715 r  U11/vga_display/text_ascii_carry__0/O[0]
                         net (fo=2, routed)           0.589    21.304    U11/vga_display/font_addr0[4]
    SLICE_X32Y83         LUT2 (Prop_lut2_I0_O)        0.299    21.603 r  U11/vga_display/Blue_OBUF[3]_inst_i_30/O
                         net (fo=1, routed)           0.000    21.603    U11/vga_display/Blue_OBUF[3]_inst_i_30_n_1
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    21.830 r  U11/vga_display/Blue_OBUF[3]_inst_i_11/O[1]
                         net (fo=99, routed)          4.247    26.077    U11/vga_display/Blue_OBUF[3]_inst_i_31_0[4]
    SLICE_X53Y89         LUT6 (Prop_lut6_I2_O)        0.303    26.380 r  U11/vga_display/Blue_OBUF[3]_inst_i_243/O
                         net (fo=1, routed)           0.957    27.337    U11/vga_display/Blue_OBUF[3]_inst_i_243_n_1
    SLICE_X48Y89         LUT6 (Prop_lut6_I3_O)        0.124    27.461 r  U11/vga_display/Blue_OBUF[3]_inst_i_99/O
                         net (fo=1, routed)           0.000    27.461    U11/vga_display/Blue_OBUF[3]_inst_i_99_n_1
    SLICE_X48Y89         MUXF7 (Prop_muxf7_I0_O)      0.212    27.673 r  U11/vga_display/Blue_OBUF[3]_inst_i_43/O
                         net (fo=1, routed)           0.000    27.673    U11/vga_display/Blue_OBUF[3]_inst_i_43_n_1
    SLICE_X48Y89         MUXF8 (Prop_muxf8_I1_O)      0.094    27.767 r  U11/vga_display/Blue_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.759    28.526    U11/vga_display/font_data[5]
    SLICE_X41Y87         LUT6 (Prop_lut6_I4_O)        0.316    28.842 f  U11/vga_display/Blue_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.714    29.556    U11/vga_display/Blue_OBUF[3]_inst_i_4_n_1
    SLICE_X40Y87         LUT6 (Prop_lut6_I2_O)        0.124    29.680 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          6.031    35.711    Red_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    39.258 r  Blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    39.258    Blue[0]
    B7                                                                r  Blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.107ns  (logic 8.387ns (21.447%)  route 30.719ns (78.553%))
  Logic Levels:           24  (CARRY4=4 FDRE=1 LUT2=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[1]/C
    SLICE_X37Y84         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U11/vga_controller/v_count_reg[1]/Q
                         net (fo=39, routed)          1.530     1.986    U11/vga_controller/v_count_reg_n_1_[1]
    SLICE_X29Y85         LUT5 (Prop_lut5_I1_O)        0.124     2.110 f  U11/vga_controller/Blue_OBUF[3]_inst_i_23/O
                         net (fo=1, routed)           0.879     2.989    U11/vga_controller/Blue_OBUF[3]_inst_i_23_n_1
    SLICE_X29Y85         LUT5 (Prop_lut5_I0_O)        0.124     3.113 f  U11/vga_controller/Blue_OBUF[3]_inst_i_7/O
                         net (fo=23, routed)          0.958     4.071    U11/vga_controller/Blue_OBUF[3]_inst_i_7_n_1
    SLICE_X33Y86         LUT5 (Prop_lut5_I0_O)        0.124     4.195 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=48, routed)          0.541     4.737    U11/vga_controller/h_count_reg[7]_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I0_O)        0.124     4.861 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=11, routed)          0.648     5.509    U11/vga_display/C__0[1]
    SLICE_X33Y83         LUT4 (Prop_lut4_I0_O)        0.124     5.633 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     5.633    U11/vga_controller/S[0]
    SLICE_X33Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.860 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)        10.585    16.445    U11/vga_display/display_data_reg_1344_1407_3_5/ADDRA4
    SLICE_X50Y80         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.303    16.748 r  U11/vga_display/display_data_reg_1344_1407_3_5/RAMA/O
                         net (fo=1, routed)           0.432    17.179    U11/vga_display/display_data_reg_1344_1407_3_5_n_1
    SLICE_X48Y79         LUT6 (Prop_lut6_I3_O)        0.124    17.303 r  U11/vga_display/text_ascii_carry_i_76/O
                         net (fo=1, routed)           0.000    17.303    U11/vga_display/text_ascii_carry_i_76_n_1
    SLICE_X48Y79         MUXF7 (Prop_muxf7_I1_O)      0.245    17.548 r  U11/vga_display/text_ascii_carry_i_34/O
                         net (fo=1, routed)           0.000    17.548    U11/vga_display/text_ascii_carry_i_34_n_1
    SLICE_X48Y79         MUXF8 (Prop_muxf8_I0_O)      0.104    17.652 r  U11/vga_display/text_ascii_carry_i_12/O
                         net (fo=1, routed)           1.118    18.770    U11/vga_display/text_ascii_carry_i_12_n_1
    SLICE_X33Y80         LUT6 (Prop_lut6_I3_O)        0.316    19.086 r  U11/vga_display/text_ascii_carry_i_1/O
                         net (fo=2, routed)           0.882    19.968    U11/vga_display/text_ascii0[3]
    SLICE_X32Y80         LUT2 (Prop_lut2_I0_O)        0.124    20.092 r  U11/vga_display/text_ascii_carry_i_5/O
                         net (fo=1, routed)           0.000    20.092    U11/vga_display/text_ascii_carry_i_5_n_1
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.493 r  U11/vga_display/text_ascii_carry/CO[3]
                         net (fo=1, routed)           0.000    20.493    U11/vga_display/text_ascii_carry_n_1
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.715 r  U11/vga_display/text_ascii_carry__0/O[0]
                         net (fo=2, routed)           0.589    21.304    U11/vga_display/font_addr0[4]
    SLICE_X32Y83         LUT2 (Prop_lut2_I0_O)        0.299    21.603 r  U11/vga_display/Blue_OBUF[3]_inst_i_30/O
                         net (fo=1, routed)           0.000    21.603    U11/vga_display/Blue_OBUF[3]_inst_i_30_n_1
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    21.830 r  U11/vga_display/Blue_OBUF[3]_inst_i_11/O[1]
                         net (fo=99, routed)          4.247    26.077    U11/vga_display/Blue_OBUF[3]_inst_i_31_0[4]
    SLICE_X53Y89         LUT6 (Prop_lut6_I2_O)        0.303    26.380 r  U11/vga_display/Blue_OBUF[3]_inst_i_243/O
                         net (fo=1, routed)           0.957    27.337    U11/vga_display/Blue_OBUF[3]_inst_i_243_n_1
    SLICE_X48Y89         LUT6 (Prop_lut6_I3_O)        0.124    27.461 r  U11/vga_display/Blue_OBUF[3]_inst_i_99/O
                         net (fo=1, routed)           0.000    27.461    U11/vga_display/Blue_OBUF[3]_inst_i_99_n_1
    SLICE_X48Y89         MUXF7 (Prop_muxf7_I0_O)      0.212    27.673 r  U11/vga_display/Blue_OBUF[3]_inst_i_43/O
                         net (fo=1, routed)           0.000    27.673    U11/vga_display/Blue_OBUF[3]_inst_i_43_n_1
    SLICE_X48Y89         MUXF8 (Prop_muxf8_I1_O)      0.094    27.767 r  U11/vga_display/Blue_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.759    28.526    U11/vga_display/font_data[5]
    SLICE_X41Y87         LUT6 (Prop_lut6_I4_O)        0.316    28.842 f  U11/vga_display/Blue_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.714    29.556    U11/vga_display/Blue_OBUF[3]_inst_i_4_n_1
    SLICE_X40Y87         LUT6 (Prop_lut6_I2_O)        0.124    29.680 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.881    35.560    Red_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    39.107 r  Green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    39.107    Green[2]
    B6                                                                r  Green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.956ns  (logic 8.387ns (21.531%)  route 30.568ns (78.469%))
  Logic Levels:           24  (CARRY4=4 FDRE=1 LUT2=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[1]/C
    SLICE_X37Y84         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U11/vga_controller/v_count_reg[1]/Q
                         net (fo=39, routed)          1.530     1.986    U11/vga_controller/v_count_reg_n_1_[1]
    SLICE_X29Y85         LUT5 (Prop_lut5_I1_O)        0.124     2.110 f  U11/vga_controller/Blue_OBUF[3]_inst_i_23/O
                         net (fo=1, routed)           0.879     2.989    U11/vga_controller/Blue_OBUF[3]_inst_i_23_n_1
    SLICE_X29Y85         LUT5 (Prop_lut5_I0_O)        0.124     3.113 f  U11/vga_controller/Blue_OBUF[3]_inst_i_7/O
                         net (fo=23, routed)          0.958     4.071    U11/vga_controller/Blue_OBUF[3]_inst_i_7_n_1
    SLICE_X33Y86         LUT5 (Prop_lut5_I0_O)        0.124     4.195 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=48, routed)          0.541     4.737    U11/vga_controller/h_count_reg[7]_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I0_O)        0.124     4.861 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=11, routed)          0.648     5.509    U11/vga_display/C__0[1]
    SLICE_X33Y83         LUT4 (Prop_lut4_I0_O)        0.124     5.633 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     5.633    U11/vga_controller/S[0]
    SLICE_X33Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.860 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)        10.585    16.445    U11/vga_display/display_data_reg_1344_1407_3_5/ADDRA4
    SLICE_X50Y80         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.303    16.748 r  U11/vga_display/display_data_reg_1344_1407_3_5/RAMA/O
                         net (fo=1, routed)           0.432    17.179    U11/vga_display/display_data_reg_1344_1407_3_5_n_1
    SLICE_X48Y79         LUT6 (Prop_lut6_I3_O)        0.124    17.303 r  U11/vga_display/text_ascii_carry_i_76/O
                         net (fo=1, routed)           0.000    17.303    U11/vga_display/text_ascii_carry_i_76_n_1
    SLICE_X48Y79         MUXF7 (Prop_muxf7_I1_O)      0.245    17.548 r  U11/vga_display/text_ascii_carry_i_34/O
                         net (fo=1, routed)           0.000    17.548    U11/vga_display/text_ascii_carry_i_34_n_1
    SLICE_X48Y79         MUXF8 (Prop_muxf8_I0_O)      0.104    17.652 r  U11/vga_display/text_ascii_carry_i_12/O
                         net (fo=1, routed)           1.118    18.770    U11/vga_display/text_ascii_carry_i_12_n_1
    SLICE_X33Y80         LUT6 (Prop_lut6_I3_O)        0.316    19.086 r  U11/vga_display/text_ascii_carry_i_1/O
                         net (fo=2, routed)           0.882    19.968    U11/vga_display/text_ascii0[3]
    SLICE_X32Y80         LUT2 (Prop_lut2_I0_O)        0.124    20.092 r  U11/vga_display/text_ascii_carry_i_5/O
                         net (fo=1, routed)           0.000    20.092    U11/vga_display/text_ascii_carry_i_5_n_1
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.493 r  U11/vga_display/text_ascii_carry/CO[3]
                         net (fo=1, routed)           0.000    20.493    U11/vga_display/text_ascii_carry_n_1
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.715 r  U11/vga_display/text_ascii_carry__0/O[0]
                         net (fo=2, routed)           0.589    21.304    U11/vga_display/font_addr0[4]
    SLICE_X32Y83         LUT2 (Prop_lut2_I0_O)        0.299    21.603 r  U11/vga_display/Blue_OBUF[3]_inst_i_30/O
                         net (fo=1, routed)           0.000    21.603    U11/vga_display/Blue_OBUF[3]_inst_i_30_n_1
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    21.830 r  U11/vga_display/Blue_OBUF[3]_inst_i_11/O[1]
                         net (fo=99, routed)          4.247    26.077    U11/vga_display/Blue_OBUF[3]_inst_i_31_0[4]
    SLICE_X53Y89         LUT6 (Prop_lut6_I2_O)        0.303    26.380 r  U11/vga_display/Blue_OBUF[3]_inst_i_243/O
                         net (fo=1, routed)           0.957    27.337    U11/vga_display/Blue_OBUF[3]_inst_i_243_n_1
    SLICE_X48Y89         LUT6 (Prop_lut6_I3_O)        0.124    27.461 r  U11/vga_display/Blue_OBUF[3]_inst_i_99/O
                         net (fo=1, routed)           0.000    27.461    U11/vga_display/Blue_OBUF[3]_inst_i_99_n_1
    SLICE_X48Y89         MUXF7 (Prop_muxf7_I0_O)      0.212    27.673 r  U11/vga_display/Blue_OBUF[3]_inst_i_43/O
                         net (fo=1, routed)           0.000    27.673    U11/vga_display/Blue_OBUF[3]_inst_i_43_n_1
    SLICE_X48Y89         MUXF8 (Prop_muxf8_I1_O)      0.094    27.767 r  U11/vga_display/Blue_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.759    28.526    U11/vga_display/font_data[5]
    SLICE_X41Y87         LUT6 (Prop_lut6_I4_O)        0.316    28.842 f  U11/vga_display/Blue_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.714    29.556    U11/vga_display/Blue_OBUF[3]_inst_i_4_n_1
    SLICE_X40Y87         LUT6 (Prop_lut6_I2_O)        0.124    29.680 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.730    35.409    Red_OBUF[0]
    A6                   OBUF (Prop_obuf_I_O)         3.546    38.956 r  Green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    38.956    Green[3]
    A6                                                                r  Green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.803ns  (logic 8.386ns (21.611%)  route 30.418ns (78.389%))
  Logic Levels:           24  (CARRY4=4 FDRE=1 LUT2=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[1]/C
    SLICE_X37Y84         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U11/vga_controller/v_count_reg[1]/Q
                         net (fo=39, routed)          1.530     1.986    U11/vga_controller/v_count_reg_n_1_[1]
    SLICE_X29Y85         LUT5 (Prop_lut5_I1_O)        0.124     2.110 f  U11/vga_controller/Blue_OBUF[3]_inst_i_23/O
                         net (fo=1, routed)           0.879     2.989    U11/vga_controller/Blue_OBUF[3]_inst_i_23_n_1
    SLICE_X29Y85         LUT5 (Prop_lut5_I0_O)        0.124     3.113 f  U11/vga_controller/Blue_OBUF[3]_inst_i_7/O
                         net (fo=23, routed)          0.958     4.071    U11/vga_controller/Blue_OBUF[3]_inst_i_7_n_1
    SLICE_X33Y86         LUT5 (Prop_lut5_I0_O)        0.124     4.195 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=48, routed)          0.541     4.737    U11/vga_controller/h_count_reg[7]_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I0_O)        0.124     4.861 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=11, routed)          0.648     5.509    U11/vga_display/C__0[1]
    SLICE_X33Y83         LUT4 (Prop_lut4_I0_O)        0.124     5.633 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     5.633    U11/vga_controller/S[0]
    SLICE_X33Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.860 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)        10.585    16.445    U11/vga_display/display_data_reg_1344_1407_3_5/ADDRA4
    SLICE_X50Y80         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.303    16.748 r  U11/vga_display/display_data_reg_1344_1407_3_5/RAMA/O
                         net (fo=1, routed)           0.432    17.179    U11/vga_display/display_data_reg_1344_1407_3_5_n_1
    SLICE_X48Y79         LUT6 (Prop_lut6_I3_O)        0.124    17.303 r  U11/vga_display/text_ascii_carry_i_76/O
                         net (fo=1, routed)           0.000    17.303    U11/vga_display/text_ascii_carry_i_76_n_1
    SLICE_X48Y79         MUXF7 (Prop_muxf7_I1_O)      0.245    17.548 r  U11/vga_display/text_ascii_carry_i_34/O
                         net (fo=1, routed)           0.000    17.548    U11/vga_display/text_ascii_carry_i_34_n_1
    SLICE_X48Y79         MUXF8 (Prop_muxf8_I0_O)      0.104    17.652 r  U11/vga_display/text_ascii_carry_i_12/O
                         net (fo=1, routed)           1.118    18.770    U11/vga_display/text_ascii_carry_i_12_n_1
    SLICE_X33Y80         LUT6 (Prop_lut6_I3_O)        0.316    19.086 r  U11/vga_display/text_ascii_carry_i_1/O
                         net (fo=2, routed)           0.882    19.968    U11/vga_display/text_ascii0[3]
    SLICE_X32Y80         LUT2 (Prop_lut2_I0_O)        0.124    20.092 r  U11/vga_display/text_ascii_carry_i_5/O
                         net (fo=1, routed)           0.000    20.092    U11/vga_display/text_ascii_carry_i_5_n_1
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.493 r  U11/vga_display/text_ascii_carry/CO[3]
                         net (fo=1, routed)           0.000    20.493    U11/vga_display/text_ascii_carry_n_1
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.715 r  U11/vga_display/text_ascii_carry__0/O[0]
                         net (fo=2, routed)           0.589    21.304    U11/vga_display/font_addr0[4]
    SLICE_X32Y83         LUT2 (Prop_lut2_I0_O)        0.299    21.603 r  U11/vga_display/Blue_OBUF[3]_inst_i_30/O
                         net (fo=1, routed)           0.000    21.603    U11/vga_display/Blue_OBUF[3]_inst_i_30_n_1
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    21.830 r  U11/vga_display/Blue_OBUF[3]_inst_i_11/O[1]
                         net (fo=99, routed)          4.247    26.077    U11/vga_display/Blue_OBUF[3]_inst_i_31_0[4]
    SLICE_X53Y89         LUT6 (Prop_lut6_I2_O)        0.303    26.380 r  U11/vga_display/Blue_OBUF[3]_inst_i_243/O
                         net (fo=1, routed)           0.957    27.337    U11/vga_display/Blue_OBUF[3]_inst_i_243_n_1
    SLICE_X48Y89         LUT6 (Prop_lut6_I3_O)        0.124    27.461 r  U11/vga_display/Blue_OBUF[3]_inst_i_99/O
                         net (fo=1, routed)           0.000    27.461    U11/vga_display/Blue_OBUF[3]_inst_i_99_n_1
    SLICE_X48Y89         MUXF7 (Prop_muxf7_I0_O)      0.212    27.673 r  U11/vga_display/Blue_OBUF[3]_inst_i_43/O
                         net (fo=1, routed)           0.000    27.673    U11/vga_display/Blue_OBUF[3]_inst_i_43_n_1
    SLICE_X48Y89         MUXF8 (Prop_muxf8_I1_O)      0.094    27.767 r  U11/vga_display/Blue_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.759    28.526    U11/vga_display/font_data[5]
    SLICE_X41Y87         LUT6 (Prop_lut6_I4_O)        0.316    28.842 f  U11/vga_display/Blue_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.714    29.556    U11/vga_display/Blue_OBUF[3]_inst_i_4_n_1
    SLICE_X40Y87         LUT6 (Prop_lut6_I2_O)        0.124    29.680 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.579    35.259    Red_OBUF[0]
    A5                   OBUF (Prop_obuf_I_O)         3.545    38.803 r  Green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    38.803    Green[1]
    A5                                                                r  Green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.659ns  (logic 8.393ns (21.709%)  route 30.267ns (78.291%))
  Logic Levels:           24  (CARRY4=4 FDRE=1 LUT2=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[1]/C
    SLICE_X37Y84         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U11/vga_controller/v_count_reg[1]/Q
                         net (fo=39, routed)          1.530     1.986    U11/vga_controller/v_count_reg_n_1_[1]
    SLICE_X29Y85         LUT5 (Prop_lut5_I1_O)        0.124     2.110 f  U11/vga_controller/Blue_OBUF[3]_inst_i_23/O
                         net (fo=1, routed)           0.879     2.989    U11/vga_controller/Blue_OBUF[3]_inst_i_23_n_1
    SLICE_X29Y85         LUT5 (Prop_lut5_I0_O)        0.124     3.113 f  U11/vga_controller/Blue_OBUF[3]_inst_i_7/O
                         net (fo=23, routed)          0.958     4.071    U11/vga_controller/Blue_OBUF[3]_inst_i_7_n_1
    SLICE_X33Y86         LUT5 (Prop_lut5_I0_O)        0.124     4.195 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=48, routed)          0.541     4.737    U11/vga_controller/h_count_reg[7]_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I0_O)        0.124     4.861 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=11, routed)          0.648     5.509    U11/vga_display/C__0[1]
    SLICE_X33Y83         LUT4 (Prop_lut4_I0_O)        0.124     5.633 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     5.633    U11/vga_controller/S[0]
    SLICE_X33Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.860 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)        10.585    16.445    U11/vga_display/display_data_reg_1344_1407_3_5/ADDRA4
    SLICE_X50Y80         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.303    16.748 r  U11/vga_display/display_data_reg_1344_1407_3_5/RAMA/O
                         net (fo=1, routed)           0.432    17.179    U11/vga_display/display_data_reg_1344_1407_3_5_n_1
    SLICE_X48Y79         LUT6 (Prop_lut6_I3_O)        0.124    17.303 r  U11/vga_display/text_ascii_carry_i_76/O
                         net (fo=1, routed)           0.000    17.303    U11/vga_display/text_ascii_carry_i_76_n_1
    SLICE_X48Y79         MUXF7 (Prop_muxf7_I1_O)      0.245    17.548 r  U11/vga_display/text_ascii_carry_i_34/O
                         net (fo=1, routed)           0.000    17.548    U11/vga_display/text_ascii_carry_i_34_n_1
    SLICE_X48Y79         MUXF8 (Prop_muxf8_I0_O)      0.104    17.652 r  U11/vga_display/text_ascii_carry_i_12/O
                         net (fo=1, routed)           1.118    18.770    U11/vga_display/text_ascii_carry_i_12_n_1
    SLICE_X33Y80         LUT6 (Prop_lut6_I3_O)        0.316    19.086 r  U11/vga_display/text_ascii_carry_i_1/O
                         net (fo=2, routed)           0.882    19.968    U11/vga_display/text_ascii0[3]
    SLICE_X32Y80         LUT2 (Prop_lut2_I0_O)        0.124    20.092 r  U11/vga_display/text_ascii_carry_i_5/O
                         net (fo=1, routed)           0.000    20.092    U11/vga_display/text_ascii_carry_i_5_n_1
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.493 r  U11/vga_display/text_ascii_carry/CO[3]
                         net (fo=1, routed)           0.000    20.493    U11/vga_display/text_ascii_carry_n_1
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.715 r  U11/vga_display/text_ascii_carry__0/O[0]
                         net (fo=2, routed)           0.589    21.304    U11/vga_display/font_addr0[4]
    SLICE_X32Y83         LUT2 (Prop_lut2_I0_O)        0.299    21.603 r  U11/vga_display/Blue_OBUF[3]_inst_i_30/O
                         net (fo=1, routed)           0.000    21.603    U11/vga_display/Blue_OBUF[3]_inst_i_30_n_1
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    21.830 r  U11/vga_display/Blue_OBUF[3]_inst_i_11/O[1]
                         net (fo=99, routed)          4.247    26.077    U11/vga_display/Blue_OBUF[3]_inst_i_31_0[4]
    SLICE_X53Y89         LUT6 (Prop_lut6_I2_O)        0.303    26.380 r  U11/vga_display/Blue_OBUF[3]_inst_i_243/O
                         net (fo=1, routed)           0.957    27.337    U11/vga_display/Blue_OBUF[3]_inst_i_243_n_1
    SLICE_X48Y89         LUT6 (Prop_lut6_I3_O)        0.124    27.461 r  U11/vga_display/Blue_OBUF[3]_inst_i_99/O
                         net (fo=1, routed)           0.000    27.461    U11/vga_display/Blue_OBUF[3]_inst_i_99_n_1
    SLICE_X48Y89         MUXF7 (Prop_muxf7_I0_O)      0.212    27.673 r  U11/vga_display/Blue_OBUF[3]_inst_i_43/O
                         net (fo=1, routed)           0.000    27.673    U11/vga_display/Blue_OBUF[3]_inst_i_43_n_1
    SLICE_X48Y89         MUXF8 (Prop_muxf8_I1_O)      0.094    27.767 r  U11/vga_display/Blue_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.759    28.526    U11/vga_display/font_data[5]
    SLICE_X41Y87         LUT6 (Prop_lut6_I4_O)        0.316    28.842 f  U11/vga_display/Blue_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.714    29.556    U11/vga_display/Blue_OBUF[3]_inst_i_4_n_1
    SLICE_X40Y87         LUT6 (Prop_lut6_I2_O)        0.124    29.680 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.428    35.108    Red_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.552    38.659 r  Blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    38.659    Blue[3]
    D8                                                                r  Blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.508ns  (logic 8.392ns (21.794%)  route 30.116ns (78.206%))
  Logic Levels:           24  (CARRY4=4 FDRE=1 LUT2=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[1]/C
    SLICE_X37Y84         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U11/vga_controller/v_count_reg[1]/Q
                         net (fo=39, routed)          1.530     1.986    U11/vga_controller/v_count_reg_n_1_[1]
    SLICE_X29Y85         LUT5 (Prop_lut5_I1_O)        0.124     2.110 f  U11/vga_controller/Blue_OBUF[3]_inst_i_23/O
                         net (fo=1, routed)           0.879     2.989    U11/vga_controller/Blue_OBUF[3]_inst_i_23_n_1
    SLICE_X29Y85         LUT5 (Prop_lut5_I0_O)        0.124     3.113 f  U11/vga_controller/Blue_OBUF[3]_inst_i_7/O
                         net (fo=23, routed)          0.958     4.071    U11/vga_controller/Blue_OBUF[3]_inst_i_7_n_1
    SLICE_X33Y86         LUT5 (Prop_lut5_I0_O)        0.124     4.195 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=48, routed)          0.541     4.737    U11/vga_controller/h_count_reg[7]_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I0_O)        0.124     4.861 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=11, routed)          0.648     5.509    U11/vga_display/C__0[1]
    SLICE_X33Y83         LUT4 (Prop_lut4_I0_O)        0.124     5.633 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     5.633    U11/vga_controller/S[0]
    SLICE_X33Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.860 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)        10.585    16.445    U11/vga_display/display_data_reg_1344_1407_3_5/ADDRA4
    SLICE_X50Y80         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.303    16.748 r  U11/vga_display/display_data_reg_1344_1407_3_5/RAMA/O
                         net (fo=1, routed)           0.432    17.179    U11/vga_display/display_data_reg_1344_1407_3_5_n_1
    SLICE_X48Y79         LUT6 (Prop_lut6_I3_O)        0.124    17.303 r  U11/vga_display/text_ascii_carry_i_76/O
                         net (fo=1, routed)           0.000    17.303    U11/vga_display/text_ascii_carry_i_76_n_1
    SLICE_X48Y79         MUXF7 (Prop_muxf7_I1_O)      0.245    17.548 r  U11/vga_display/text_ascii_carry_i_34/O
                         net (fo=1, routed)           0.000    17.548    U11/vga_display/text_ascii_carry_i_34_n_1
    SLICE_X48Y79         MUXF8 (Prop_muxf8_I0_O)      0.104    17.652 r  U11/vga_display/text_ascii_carry_i_12/O
                         net (fo=1, routed)           1.118    18.770    U11/vga_display/text_ascii_carry_i_12_n_1
    SLICE_X33Y80         LUT6 (Prop_lut6_I3_O)        0.316    19.086 r  U11/vga_display/text_ascii_carry_i_1/O
                         net (fo=2, routed)           0.882    19.968    U11/vga_display/text_ascii0[3]
    SLICE_X32Y80         LUT2 (Prop_lut2_I0_O)        0.124    20.092 r  U11/vga_display/text_ascii_carry_i_5/O
                         net (fo=1, routed)           0.000    20.092    U11/vga_display/text_ascii_carry_i_5_n_1
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.493 r  U11/vga_display/text_ascii_carry/CO[3]
                         net (fo=1, routed)           0.000    20.493    U11/vga_display/text_ascii_carry_n_1
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.715 r  U11/vga_display/text_ascii_carry__0/O[0]
                         net (fo=2, routed)           0.589    21.304    U11/vga_display/font_addr0[4]
    SLICE_X32Y83         LUT2 (Prop_lut2_I0_O)        0.299    21.603 r  U11/vga_display/Blue_OBUF[3]_inst_i_30/O
                         net (fo=1, routed)           0.000    21.603    U11/vga_display/Blue_OBUF[3]_inst_i_30_n_1
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    21.830 r  U11/vga_display/Blue_OBUF[3]_inst_i_11/O[1]
                         net (fo=99, routed)          4.247    26.077    U11/vga_display/Blue_OBUF[3]_inst_i_31_0[4]
    SLICE_X53Y89         LUT6 (Prop_lut6_I2_O)        0.303    26.380 r  U11/vga_display/Blue_OBUF[3]_inst_i_243/O
                         net (fo=1, routed)           0.957    27.337    U11/vga_display/Blue_OBUF[3]_inst_i_243_n_1
    SLICE_X48Y89         LUT6 (Prop_lut6_I3_O)        0.124    27.461 r  U11/vga_display/Blue_OBUF[3]_inst_i_99/O
                         net (fo=1, routed)           0.000    27.461    U11/vga_display/Blue_OBUF[3]_inst_i_99_n_1
    SLICE_X48Y89         MUXF7 (Prop_muxf7_I0_O)      0.212    27.673 r  U11/vga_display/Blue_OBUF[3]_inst_i_43/O
                         net (fo=1, routed)           0.000    27.673    U11/vga_display/Blue_OBUF[3]_inst_i_43_n_1
    SLICE_X48Y89         MUXF8 (Prop_muxf8_I1_O)      0.094    27.767 r  U11/vga_display/Blue_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.759    28.526    U11/vga_display/font_data[5]
    SLICE_X41Y87         LUT6 (Prop_lut6_I4_O)        0.316    28.842 f  U11/vga_display/Blue_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.714    29.556    U11/vga_display/Blue_OBUF[3]_inst_i_4_n_1
    SLICE_X40Y87         LUT6 (Prop_lut6_I2_O)        0.124    29.680 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.277    34.957    Red_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         3.551    38.508 r  Blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    38.508    Blue[1]
    C7                                                                r  Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.187ns  (logic 8.364ns (21.904%)  route 29.822ns (78.096%))
  Logic Levels:           24  (CARRY4=4 FDRE=1 LUT2=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[1]/C
    SLICE_X37Y84         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U11/vga_controller/v_count_reg[1]/Q
                         net (fo=39, routed)          1.530     1.986    U11/vga_controller/v_count_reg_n_1_[1]
    SLICE_X29Y85         LUT5 (Prop_lut5_I1_O)        0.124     2.110 f  U11/vga_controller/Blue_OBUF[3]_inst_i_23/O
                         net (fo=1, routed)           0.879     2.989    U11/vga_controller/Blue_OBUF[3]_inst_i_23_n_1
    SLICE_X29Y85         LUT5 (Prop_lut5_I0_O)        0.124     3.113 f  U11/vga_controller/Blue_OBUF[3]_inst_i_7/O
                         net (fo=23, routed)          0.958     4.071    U11/vga_controller/Blue_OBUF[3]_inst_i_7_n_1
    SLICE_X33Y86         LUT5 (Prop_lut5_I0_O)        0.124     4.195 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=48, routed)          0.541     4.737    U11/vga_controller/h_count_reg[7]_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I0_O)        0.124     4.861 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=11, routed)          0.648     5.509    U11/vga_display/C__0[1]
    SLICE_X33Y83         LUT4 (Prop_lut4_I0_O)        0.124     5.633 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     5.633    U11/vga_controller/S[0]
    SLICE_X33Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.860 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)        10.585    16.445    U11/vga_display/display_data_reg_1344_1407_3_5/ADDRA4
    SLICE_X50Y80         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.303    16.748 r  U11/vga_display/display_data_reg_1344_1407_3_5/RAMA/O
                         net (fo=1, routed)           0.432    17.179    U11/vga_display/display_data_reg_1344_1407_3_5_n_1
    SLICE_X48Y79         LUT6 (Prop_lut6_I3_O)        0.124    17.303 r  U11/vga_display/text_ascii_carry_i_76/O
                         net (fo=1, routed)           0.000    17.303    U11/vga_display/text_ascii_carry_i_76_n_1
    SLICE_X48Y79         MUXF7 (Prop_muxf7_I1_O)      0.245    17.548 r  U11/vga_display/text_ascii_carry_i_34/O
                         net (fo=1, routed)           0.000    17.548    U11/vga_display/text_ascii_carry_i_34_n_1
    SLICE_X48Y79         MUXF8 (Prop_muxf8_I0_O)      0.104    17.652 r  U11/vga_display/text_ascii_carry_i_12/O
                         net (fo=1, routed)           1.118    18.770    U11/vga_display/text_ascii_carry_i_12_n_1
    SLICE_X33Y80         LUT6 (Prop_lut6_I3_O)        0.316    19.086 r  U11/vga_display/text_ascii_carry_i_1/O
                         net (fo=2, routed)           0.882    19.968    U11/vga_display/text_ascii0[3]
    SLICE_X32Y80         LUT2 (Prop_lut2_I0_O)        0.124    20.092 r  U11/vga_display/text_ascii_carry_i_5/O
                         net (fo=1, routed)           0.000    20.092    U11/vga_display/text_ascii_carry_i_5_n_1
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.493 r  U11/vga_display/text_ascii_carry/CO[3]
                         net (fo=1, routed)           0.000    20.493    U11/vga_display/text_ascii_carry_n_1
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.715 r  U11/vga_display/text_ascii_carry__0/O[0]
                         net (fo=2, routed)           0.589    21.304    U11/vga_display/font_addr0[4]
    SLICE_X32Y83         LUT2 (Prop_lut2_I0_O)        0.299    21.603 r  U11/vga_display/Blue_OBUF[3]_inst_i_30/O
                         net (fo=1, routed)           0.000    21.603    U11/vga_display/Blue_OBUF[3]_inst_i_30_n_1
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    21.830 r  U11/vga_display/Blue_OBUF[3]_inst_i_11/O[1]
                         net (fo=99, routed)          4.247    26.077    U11/vga_display/Blue_OBUF[3]_inst_i_31_0[4]
    SLICE_X53Y89         LUT6 (Prop_lut6_I2_O)        0.303    26.380 r  U11/vga_display/Blue_OBUF[3]_inst_i_243/O
                         net (fo=1, routed)           0.957    27.337    U11/vga_display/Blue_OBUF[3]_inst_i_243_n_1
    SLICE_X48Y89         LUT6 (Prop_lut6_I3_O)        0.124    27.461 r  U11/vga_display/Blue_OBUF[3]_inst_i_99/O
                         net (fo=1, routed)           0.000    27.461    U11/vga_display/Blue_OBUF[3]_inst_i_99_n_1
    SLICE_X48Y89         MUXF7 (Prop_muxf7_I0_O)      0.212    27.673 r  U11/vga_display/Blue_OBUF[3]_inst_i_43/O
                         net (fo=1, routed)           0.000    27.673    U11/vga_display/Blue_OBUF[3]_inst_i_43_n_1
    SLICE_X48Y89         MUXF8 (Prop_muxf8_I1_O)      0.094    27.767 r  U11/vga_display/Blue_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.759    28.526    U11/vga_display/font_data[5]
    SLICE_X41Y87         LUT6 (Prop_lut6_I4_O)        0.316    28.842 f  U11/vga_display/Blue_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.714    29.556    U11/vga_display/Blue_OBUF[3]_inst_i_4_n_1
    SLICE_X40Y87         LUT6 (Prop_lut6_I2_O)        0.124    29.680 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.983    34.663    Red_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.523    38.187 r  Blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    38.187    Blue[2]
    D7                                                                r  Blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.060ns  (logic 8.389ns (22.042%)  route 29.671ns (77.958%))
  Logic Levels:           24  (CARRY4=4 FDRE=1 LUT2=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[1]/C
    SLICE_X37Y84         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U11/vga_controller/v_count_reg[1]/Q
                         net (fo=39, routed)          1.530     1.986    U11/vga_controller/v_count_reg_n_1_[1]
    SLICE_X29Y85         LUT5 (Prop_lut5_I1_O)        0.124     2.110 f  U11/vga_controller/Blue_OBUF[3]_inst_i_23/O
                         net (fo=1, routed)           0.879     2.989    U11/vga_controller/Blue_OBUF[3]_inst_i_23_n_1
    SLICE_X29Y85         LUT5 (Prop_lut5_I0_O)        0.124     3.113 f  U11/vga_controller/Blue_OBUF[3]_inst_i_7/O
                         net (fo=23, routed)          0.958     4.071    U11/vga_controller/Blue_OBUF[3]_inst_i_7_n_1
    SLICE_X33Y86         LUT5 (Prop_lut5_I0_O)        0.124     4.195 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=48, routed)          0.541     4.737    U11/vga_controller/h_count_reg[7]_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I0_O)        0.124     4.861 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=11, routed)          0.648     5.509    U11/vga_display/C__0[1]
    SLICE_X33Y83         LUT4 (Prop_lut4_I0_O)        0.124     5.633 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     5.633    U11/vga_controller/S[0]
    SLICE_X33Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.860 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)        10.585    16.445    U11/vga_display/display_data_reg_1344_1407_3_5/ADDRA4
    SLICE_X50Y80         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.303    16.748 r  U11/vga_display/display_data_reg_1344_1407_3_5/RAMA/O
                         net (fo=1, routed)           0.432    17.179    U11/vga_display/display_data_reg_1344_1407_3_5_n_1
    SLICE_X48Y79         LUT6 (Prop_lut6_I3_O)        0.124    17.303 r  U11/vga_display/text_ascii_carry_i_76/O
                         net (fo=1, routed)           0.000    17.303    U11/vga_display/text_ascii_carry_i_76_n_1
    SLICE_X48Y79         MUXF7 (Prop_muxf7_I1_O)      0.245    17.548 r  U11/vga_display/text_ascii_carry_i_34/O
                         net (fo=1, routed)           0.000    17.548    U11/vga_display/text_ascii_carry_i_34_n_1
    SLICE_X48Y79         MUXF8 (Prop_muxf8_I0_O)      0.104    17.652 r  U11/vga_display/text_ascii_carry_i_12/O
                         net (fo=1, routed)           1.118    18.770    U11/vga_display/text_ascii_carry_i_12_n_1
    SLICE_X33Y80         LUT6 (Prop_lut6_I3_O)        0.316    19.086 r  U11/vga_display/text_ascii_carry_i_1/O
                         net (fo=2, routed)           0.882    19.968    U11/vga_display/text_ascii0[3]
    SLICE_X32Y80         LUT2 (Prop_lut2_I0_O)        0.124    20.092 r  U11/vga_display/text_ascii_carry_i_5/O
                         net (fo=1, routed)           0.000    20.092    U11/vga_display/text_ascii_carry_i_5_n_1
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.493 r  U11/vga_display/text_ascii_carry/CO[3]
                         net (fo=1, routed)           0.000    20.493    U11/vga_display/text_ascii_carry_n_1
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.715 r  U11/vga_display/text_ascii_carry__0/O[0]
                         net (fo=2, routed)           0.589    21.304    U11/vga_display/font_addr0[4]
    SLICE_X32Y83         LUT2 (Prop_lut2_I0_O)        0.299    21.603 r  U11/vga_display/Blue_OBUF[3]_inst_i_30/O
                         net (fo=1, routed)           0.000    21.603    U11/vga_display/Blue_OBUF[3]_inst_i_30_n_1
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    21.830 r  U11/vga_display/Blue_OBUF[3]_inst_i_11/O[1]
                         net (fo=99, routed)          4.247    26.077    U11/vga_display/Blue_OBUF[3]_inst_i_31_0[4]
    SLICE_X53Y89         LUT6 (Prop_lut6_I2_O)        0.303    26.380 r  U11/vga_display/Blue_OBUF[3]_inst_i_243/O
                         net (fo=1, routed)           0.957    27.337    U11/vga_display/Blue_OBUF[3]_inst_i_243_n_1
    SLICE_X48Y89         LUT6 (Prop_lut6_I3_O)        0.124    27.461 r  U11/vga_display/Blue_OBUF[3]_inst_i_99/O
                         net (fo=1, routed)           0.000    27.461    U11/vga_display/Blue_OBUF[3]_inst_i_99_n_1
    SLICE_X48Y89         MUXF7 (Prop_muxf7_I0_O)      0.212    27.673 r  U11/vga_display/Blue_OBUF[3]_inst_i_43/O
                         net (fo=1, routed)           0.000    27.673    U11/vga_display/Blue_OBUF[3]_inst_i_43_n_1
    SLICE_X48Y89         MUXF8 (Prop_muxf8_I1_O)      0.094    27.767 r  U11/vga_display/Blue_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.759    28.526    U11/vga_display/font_data[5]
    SLICE_X41Y87         LUT6 (Prop_lut6_I4_O)        0.316    28.842 f  U11/vga_display/Blue_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.714    29.556    U11/vga_display/Blue_OBUF[3]_inst_i_4_n_1
    SLICE_X40Y87         LUT6 (Prop_lut6_I2_O)        0.124    29.680 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.832    34.512    Red_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         3.548    38.060 r  Red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    38.060    Red[1]
    B4                                                                r  Red[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/IFRegID/PC_out_IFID_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/IDRegEX/PC_out_IDEX_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.219ns  (logic 0.148ns (67.499%)  route 0.071ns (32.501%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE                         0.000     0.000 r  U1/IFRegID/PC_out_IFID_reg[6]/C
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  U1/IFRegID/PC_out_IFID_reg[6]/Q
                         net (fo=2, routed)           0.071     0.219    U1/IDRegEX/PC_out_IDEX_reg[27]_0[3]
    SLICE_X30Y48         FDRE                                         r  U1/IDRegEX/PC_out_IDEX_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/EXRegMem/inst_out_EXMem_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/MemRegWB/inst_out_MemWB_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.223ns  (logic 0.148ns (66.471%)  route 0.075ns (33.529%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE                         0.000     0.000 r  U1/EXRegMem/inst_out_EXMem_reg[16]/C
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  U1/EXRegMem/inst_out_EXMem_reg[16]/Q
                         net (fo=2, routed)           0.075     0.223    U1/MemRegWB/inst_out_MemWB_reg[31]_1[11]
    SLICE_X39Y47         FDRE                                         r  U1/MemRegWB/inst_out_MemWB_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter0_Lock_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter0_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.186ns (74.636%)  route 0.063ns (25.364%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDCE                         0.000     0.000 r  U10/counter0_Lock_reg[1]/C
    SLICE_X7Y57          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U10/counter0_Lock_reg[1]/Q
                         net (fo=2, routed)           0.063     0.204    U10/counter0_Lock_reg_n_0_[1]
    SLICE_X6Y57          LUT6 (Prop_lut6_I3_O)        0.045     0.249 r  U10/counter0[0]_i_1/O
                         net (fo=1, routed)           0.000     0.249    U10/counter0[0]_i_1_n_0
    SLICE_X6Y57          FDCE                                         r  U10/counter0_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter1_Lock_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter1_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.186ns (74.636%)  route 0.063ns (25.364%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDCE                         0.000     0.000 r  U10/counter1_Lock_reg[20]/C
    SLICE_X7Y70          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U10/counter1_Lock_reg[20]/Q
                         net (fo=2, routed)           0.063     0.204    U10/counter1_Lock_reg_n_0_[20]
    SLICE_X6Y70          LUT6 (Prop_lut6_I3_O)        0.045     0.249 r  U10/counter1[20]_i_1/O
                         net (fo=1, routed)           0.000     0.249    U10/p_1_in[20]
    SLICE_X6Y70          FDCE                                         r  U10/counter1_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter0_Lock_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter0_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDCE                         0.000     0.000 r  U10/counter0_Lock_reg[2]/C
    SLICE_X7Y57          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U10/counter0_Lock_reg[2]/Q
                         net (fo=2, routed)           0.065     0.206    U10/counter0_Lock_reg_n_0_[2]
    SLICE_X6Y57          LUT6 (Prop_lut6_I0_O)        0.045     0.251 r  U10/counter0[2]_i_1/O
                         net (fo=1, routed)           0.000     0.251    U10/counter0[2]_i_1_n_0
    SLICE_X6Y57          FDCE                                         r  U10/counter0_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter1_Lock_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter1_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDCE                         0.000     0.000 r  U10/counter1_Lock_reg[20]/C
    SLICE_X7Y70          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U10/counter1_Lock_reg[20]/Q
                         net (fo=2, routed)           0.065     0.206    U10/counter1_Lock_reg_n_0_[20]
    SLICE_X6Y70          LUT6 (Prop_lut6_I4_O)        0.045     0.251 r  U10/counter1[19]_i_1/O
                         net (fo=1, routed)           0.000     0.251    U10/p_1_in[19]
    SLICE_X6Y70          FDCE                                         r  U10/counter1_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter1_Lock_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter1_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y72          FDCE                         0.000     0.000 r  U10/counter1_Lock_reg[27]/C
    SLICE_X7Y72          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U10/counter1_Lock_reg[27]/Q
                         net (fo=2, routed)           0.065     0.206    U10/counter1_Lock_reg_n_0_[27]
    SLICE_X6Y72          LUT6 (Prop_lut6_I3_O)        0.045     0.251 r  U10/counter1[27]_i_1/O
                         net (fo=1, routed)           0.000     0.251    U10/p_1_in[27]
    SLICE_X6Y72          FDCE                                         r  U10/counter1_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/EXRegMem/pc_out_EXMem_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/MemRegWB/pc_out_MemWB_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDRE                         0.000     0.000 r  U1/EXRegMem/pc_out_EXMem_reg[14]/C
    SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/EXRegMem/pc_out_EXMem_reg[14]/Q
                         net (fo=2, routed)           0.112     0.253    U1/MemRegWB/U1_pc_EXMem[9]
    SLICE_X25Y49         FDRE                                         r  U1/MemRegWB/pc_out_MemWB_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter0_Lock_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter0_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.186ns (73.457%)  route 0.067ns (26.543%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDCE                         0.000     0.000 r  U10/counter0_Lock_reg[2]/C
    SLICE_X7Y57          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U10/counter0_Lock_reg[2]/Q
                         net (fo=2, routed)           0.067     0.208    U10/counter0_Lock_reg_n_0_[2]
    SLICE_X6Y57          LUT6 (Prop_lut6_I3_O)        0.045     0.253 r  U10/counter0[1]_i_1/O
                         net (fo=1, routed)           0.000     0.253    U10/counter0[1]_i_1_n_0
    SLICE_X6Y57          FDCE                                         r  U10/counter0_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter2_Lock_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter2_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.186ns (73.059%)  route 0.069ns (26.941%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDCE                         0.000     0.000 r  U10/counter2_Lock_reg[7]/C
    SLICE_X5Y66          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U10/counter2_Lock_reg[7]/Q
                         net (fo=2, routed)           0.069     0.210    U10/counter2_Lock_reg_n_0_[7]
    SLICE_X4Y66          LUT6 (Prop_lut6_I4_O)        0.045     0.255 r  U10/counter2[6]_i_1/O
                         net (fo=1, routed)           0.000     0.255    U10/counter2[6]_i_1_n_0
    SLICE_X4Y66          FDCE                                         r  U10/counter2_reg[6]/D
  -------------------------------------------------------------------    -------------------





