static unsigned\r\nF_1 ( unsigned V_1 , unsigned V_2 , unsigned V_3 )\r\n{\r\nunsigned V_4 = V_1 * 1000 ;\r\nunsigned V_5 , V_6 ;\r\nif ( ( V_4 + V_3 ) < V_2 )\r\nreturn V_2 / 1000 ;\r\nV_5 = ( V_4 + V_3 - 1 ) / V_3 ;\r\nV_6 = ( V_2 + V_3 - 1 ) / V_3 ;\r\nif ( V_5 >= V_6 )\r\nV_6 = V_5 + 1 ;\r\nreturn ( V_6 * V_3 ) / 1000 ;\r\n}\r\nstatic int F_2 ( unsigned V_7 , unsigned V_3 )\r\n{\r\nstruct V_8 V_9 ;\r\nunsigned V_10 = V_7 + 3000 ;\r\nunsigned V_11 ;\r\nmemset ( & V_9 , 0 , sizeof( V_9 ) ) ;\r\nV_9 . V_12 = 8 ;\r\nV_9 . V_13 = F_1 ( V_9 . V_12 , V_10 - 7000 , V_3 ) ;\r\nV_9 . V_14 = F_1 ( V_9 . V_13 , V_10 , V_3 ) ;\r\nV_9 . V_15 = F_1 ( V_9 . V_13 , V_10 + 1000 , V_3 ) ;\r\nV_11 = V_9 . V_15 * 1000 + 300 ;\r\nV_9 . V_16 = F_1 ( V_9 . V_15 , V_11 , V_3 ) ;\r\nV_11 = V_9 . V_16 * 1000 ;\r\nV_9 . V_17 = F_1 ( V_9 . V_16 , V_11 , V_3 ) ;\r\nV_9 . V_18 = V_9 . V_17 ;\r\nV_11 = V_9 . V_18 * 1000 + 7000 ;\r\nV_9 . V_19 = F_1 ( V_9 . V_18 , V_11 , V_3 ) ;\r\nV_9 . V_20 = V_9 . V_14 ;\r\nV_9 . V_21 = F_1 ( V_9 . V_20 , V_10 + 1000 , V_3 ) ;\r\nV_11 = V_9 . V_21 * 1000 + 300 ;\r\nV_9 . V_22 = F_1 ( V_9 . V_21 , V_11 , V_3 ) ;\r\nV_9 . V_23 = V_9 . V_22 ;\r\nV_11 = V_9 . V_23 * 1000 + 7000 ;\r\nV_9 . V_24 = F_1 ( V_9 . V_23 , V_11 , V_3 ) ;\r\nreturn F_3 ( V_25 , & V_9 ) ;\r\n}\r\nstatic int F_4 ( unsigned V_7 , unsigned V_3 )\r\n{\r\nstruct V_8 V_9 ;\r\nunsigned V_26 = V_7 + 3000 ;\r\nunsigned V_11 ;\r\nmemset ( & V_9 , 0 , sizeof( V_9 ) ) ;\r\nV_9 . V_12 = 8 ;\r\nV_9 . V_13 = F_1 ( V_9 . V_12 , V_26 - 7000 , V_3 ) ;\r\nV_9 . V_27 = 11100 ;\r\nV_11 = ( V_9 . V_27 + V_3 - 1 ) / V_3 ;\r\nif ( V_11 > 4 )\r\nreturn - V_28 ;\r\nif ( V_11 <= 0 )\r\nV_11 = 1 ;\r\nV_9 . V_29 = ( V_3 * V_11 ) / 1000 ;\r\nV_9 . V_14 = F_1 ( V_9 . V_13 , V_26 , V_3 ) ;\r\nV_11 = ( V_9 . V_14 * 1000 ) + ( 3 * V_3 ) ;\r\nV_9 . V_15 = F_1 ( V_9 . V_13 , V_11 , V_3 ) ;\r\nV_11 = ( V_9 . V_15 * 1000 ) + ( 5 * V_3 ) ;\r\nV_9 . V_16 = F_1 ( V_9 . V_15 , V_11 , V_3 ) ;\r\nV_11 = ( V_9 . V_16 * 1000 ) + ( 1 * V_3 ) ;\r\nV_9 . V_17 = F_1 ( V_9 . V_16 , V_11 , V_3 ) ;\r\nV_9 . V_18 = V_9 . V_17 ;\r\nV_11 = V_9 . V_18 * 1000 + 7000 ;\r\nV_9 . V_19 = F_1 ( V_9 . V_18 , V_11 , V_3 ) ;\r\nV_9 . V_20 = V_9 . V_14 ;\r\nV_11 = ( V_9 . V_20 * 1000 ) + ( 3 * V_3 ) ;\r\nV_9 . V_21 = F_1 ( V_9 . V_20 , V_11 , V_3 ) ;\r\nV_11 = ( V_9 . V_21 * 1000 ) + ( 6 * V_3 ) ;\r\nV_9 . V_22 = F_1 ( V_9 . V_21 , V_11 , V_3 ) ;\r\nV_9 . V_23 = V_9 . V_22 ;\r\nV_11 = V_9 . V_23 * 1000 + 7000 ;\r\nV_9 . V_24 = F_1 ( V_9 . V_23 , V_11 , V_3 ) ;\r\nreturn F_3 ( V_30 , & V_9 ) ;\r\n}\r\nint F_5 ( unsigned V_31 )\r\n{\r\nstatic const char error [] =\r\nV_32 L_1 ;\r\nunsigned V_3 = F_6 () ;\r\nunsigned V_7 ;\r\nint V_33 ;\r\nif ( ! V_34 || V_3 == 0 )\r\nreturn - V_35 ;\r\nV_7 = V_31 ? V_34 : V_36 ;\r\nV_33 = F_2 ( V_7 , V_3 ) ;\r\nif ( V_33 < 0 ) {\r\nF_7 ( error , L_2 , V_33 ) ;\r\ngoto V_37;\r\n}\r\nV_33 = F_4 ( V_7 , V_3 ) ;\r\nif ( V_33 < 0 )\r\nF_7 ( error , L_3 , V_33 ) ;\r\nV_37:\r\nreturn V_33 ;\r\n}\r\nint T_1\r\nF_8 ( struct V_38 * V_39 ,\r\nunsigned V_40 , unsigned V_41 ,\r\nunsigned V_42 , unsigned V_43 ,\r\nunsigned V_44 , unsigned V_45 )\r\n{\r\nint V_33 ;\r\nstatic char error [] V_46 =\r\nV_32 L_4 ;\r\nV_33 = F_9 ( V_42 , V_47 , ( unsigned long * )\r\n& V_48 [ 0 ] . V_49 ) ;\r\nif ( V_33 < 0 ) {\r\nF_7 ( error , 1 , V_33 ) ;\r\nreturn V_33 ;\r\n}\r\nV_48 [ 0 ] . V_50 = V_48 [ 0 ] . V_49 + 0x9ff ;\r\nV_25 = V_42 ;\r\nF_10 ( V_42 , V_51 ,\r\nF_11 ( 2 )\r\n| V_52\r\n| V_53\r\n| F_12 ( V_41 )\r\n| V_54\r\n| V_55\r\n| V_56\r\n| V_57\r\n| V_58 ) ;\r\nV_33 = F_9 ( V_43 , V_47 , ( unsigned long * )\r\n& V_48 [ 1 ] . V_49 ) ;\r\nif ( V_33 < 0 ) {\r\nF_7 ( error , 2 , V_33 ) ;\r\nreturn V_33 ;\r\n}\r\nV_48 [ 1 ] . V_50 = V_48 [ 1 ] . V_49 + 0x9ff ;\r\nV_30 = V_43 ;\r\nF_10 ( V_43 , V_51 ,\r\nV_59\r\n| V_60\r\n| V_61\r\n| V_62\r\n| F_13 ( 1 )\r\n| F_11 ( 2 )\r\n| V_52\r\n| V_53\r\n| F_12 ( V_41 )\r\n| V_56\r\n| V_57\r\n| V_58\r\n) ;\r\nV_33 = F_14 ( V_44 , V_63 , L_5 ) ;\r\nif ( V_33 < 0 ) {\r\nF_7 ( error , 3 , V_33 ) ;\r\nreturn V_33 ;\r\n}\r\nV_48 [ 2 ] . V_49 = V_44 + V_64 ;\r\nif ( ! V_40 ) {\r\nF_7 ( error , 4 , V_33 ) ;\r\nreturn - V_35 ;\r\n}\r\nV_34 = V_40 ;\r\nV_33 = F_5 ( 1 ) ;\r\nif ( V_33 < 0 ) {\r\nF_7 ( error , 5 , V_33 ) ;\r\nreturn V_33 ;\r\n}\r\nif ( ! V_39 ) {\r\nF_7 ( error , 6 , V_33 ) ;\r\nreturn - V_35 ;\r\n}\r\nV_65 . V_66 . V_67 = V_39 ;\r\nif ( ! V_45 )\r\nV_65 . V_66 . V_68 = NULL ;\r\nelse {\r\nif ( V_45 & ( 1 << 0 ) )\r\nF_15 ( L_6 , 0 ) ;\r\nif ( V_45 & ( 1 << 1 ) )\r\nF_15 ( L_7 , 0 ) ;\r\nif ( V_45 & ( 1 << 2 ) )\r\nF_15 ( L_8 , 0 ) ;\r\nif ( V_45 & ( 1 << 3 ) )\r\nF_15 ( L_9 , 0 ) ;\r\nif ( V_45 & ( 1 << 4 ) )\r\nF_15 ( L_10 , 0 ) ;\r\nif ( V_45 & ( 1 << 5 ) )\r\nF_15 ( L_11 , 0 ) ;\r\n}\r\nV_33 = F_16 ( & V_65 ) ;\r\nif ( V_33 < 0 ) {\r\nF_7 ( error , 7 , V_33 ) ;\r\nreturn V_33 ;\r\n}\r\nreturn 0 ;\r\n}
