0.4
2016.2
F:/FPGA/turorial_ms/bidr_port/bidr_port.sim/sim_1/behav/glbl.v,1464879896,verilog,,,,,,,,,,,
F:/FPGA/turorial_ms/bidr_port/bidr_port.srcs/sim_1/new/bidr_port_ram_tb.v,1596463679,verilog,,,,,,,,,,,
F:/FPGA/turorial_ms/bidr_port/bidr_port.srcs/sources_1/new/bidr_port_ram.v,1596462426,verilog,,,,,,,,,,,
