INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 04:47:14 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.490ns  (required time - arrival time)
  Source:                 buffer123/dataReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.350ns period=6.700ns})
  Destination:            buffer160/fifo/Memory_reg[0][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.350ns period=6.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.700ns  (clk rise@6.700ns - clk rise@0.000ns)
  Data Path Delay:        5.957ns  (logic 0.904ns (15.175%)  route 5.053ns (84.825%))
  Logic Levels:           14  (LUT3=2 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.183 - 6.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2526, unset)         0.508     0.508    buffer123/clk
                         FDRE                                         r  buffer123/dataReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer123/dataReg_reg[4]/Q
                         net (fo=8, unplaced)         0.426     1.160    buffer123/control/Memory_reg[0][4]_0[4]
                         LUT3 (Prop_lut3_I0_O)        0.119     1.279 r  buffer123/control/Memory[0][5]_i_2__2/O
                         net (fo=4, unplaced)         0.729     2.008    buffer123/control/buffer123_outs[1]
                         LUT5 (Prop_lut5_I0_O)        0.043     2.051 f  buffer123/control/Memory[0][4]_i_2__9/O
                         net (fo=4, unplaced)         0.358     2.409    buffer123/control/addi16_result[4]
                         LUT6 (Prop_lut6_I0_O)        0.043     2.452 r  buffer123/control/Memory[3][0]_i_2__2/O
                         net (fo=38, unplaced)        0.319     2.771    buffer167/fifo/Memory_reg[0][0]_2
                         LUT6 (Prop_lut6_I1_O)        0.043     2.814 r  buffer167/fifo/memEnd_valid_i_4__1/O
                         net (fo=8, unplaced)         0.282     3.096    buffer184/fifo/dataReg_reg[0]
                         LUT6 (Prop_lut6_I4_O)        0.043     3.139 f  buffer184/fifo/Empty_i_4__1/O
                         net (fo=2, unplaced)         0.255     3.394    buffer184/fifo/control_merge5/index_tehb
                         LUT6 (Prop_lut6_I2_O)        0.043     3.437 f  buffer184/fifo/Empty_i_2__28/O
                         net (fo=4, unplaced)         0.268     3.705    buffer184/fifo/Empty_i_2__28_n_0
                         LUT3 (Prop_lut3_I2_O)        0.043     3.748 r  buffer184/fifo/transmitValue_i_3__10/O
                         net (fo=3, unplaced)         0.395     4.143    fork69/control/generateBlocks[5].regblock/Empty_i_6__2
                         LUT6 (Prop_lut6_I0_O)        0.043     4.186 r  fork69/control/generateBlocks[5].regblock/outputValid_i_6__2/O
                         net (fo=2, unplaced)         0.255     4.441    buffer145/control/transmitValue_reg_6
                         LUT5 (Prop_lut5_I3_O)        0.043     4.484 f  buffer145/control/outputValid_i_4__6/O
                         net (fo=6, unplaced)         0.276     4.760    buffer123/control/outputValid_i_3__5
                         LUT6 (Prop_lut6_I1_O)        0.043     4.803 r  buffer123/control/outputValid_i_5__1/O
                         net (fo=1, unplaced)         0.244     5.047    fork67/control/generateBlocks[3].regblock/transmitValue_reg_5
                         LUT6 (Prop_lut6_I2_O)        0.043     5.090 r  fork67/control/generateBlocks[3].regblock/outputValid_i_3__5/O
                         net (fo=6, unplaced)         0.276     5.366    control_merge7/tehb/control/transmitValue_reg_16
                         LUT6 (Prop_lut6_I5_O)        0.043     5.409 r  control_merge7/tehb/control/transmitValue_i_3__7/O
                         net (fo=4, unplaced)         0.401     5.810    fork65/control/generateBlocks[4].regblock/transmitValue_reg_6[0]
                         LUT5 (Prop_lut5_I1_O)        0.043     5.853 r  fork65/control/generateBlocks[4].regblock/transmitValue_i_3__6/O
                         net (fo=14, unplaced)        0.295     6.148    buffer160/fifo/anyBlockStop
                         LUT5 (Prop_lut5_I2_O)        0.043     6.191 r  buffer160/fifo/Memory[0][5]_i_1__6/O
                         net (fo=5, unplaced)         0.274     6.465    buffer160/fifo/WriteEn3_out
                         FDRE                                         r  buffer160/fifo/Memory_reg[0][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.700     6.700 r  
                                                      0.000     6.700 r  clk (IN)
                         net (fo=2526, unset)         0.483     7.183    buffer160/fifo/clk
                         FDRE                                         r  buffer160/fifo/Memory_reg[0][1]/C
                         clock pessimism              0.000     7.183    
                         clock uncertainty           -0.035     7.147    
                         FDRE (Setup_fdre_C_CE)      -0.192     6.955    buffer160/fifo/Memory_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.955    
                         arrival time                          -6.465    
  -------------------------------------------------------------------
                         slack                                  0.490    




