<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>GNU Radio&#39;s _FPGA Package: Member List</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">GNU Radio&#39;s _FPGA Package
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('classgr_1_1limesdr__fpga_1_1source__fpga.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">gr::limesdr_fpga::source_fpga Member List</div>  </div>
</div><!--header-->
<div class="contents">

<p>This is the complete list of members for <a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html">gr::limesdr_fpga::source_fpga</a>, including all inherited members.</p>
<table class="directory">
  <tr class="even"><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html#ac5a1ad43011d7df0d112baa60c75a647">calibrate</a>(double bandw, int channel=0)=0</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html">gr::limesdr_fpga::source_fpga</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html#acb63e8a2d22bf28cfc33ae904a34ea04">get_dspcfg_long_sum</a>()=0</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html">gr::limesdr_fpga::source_fpga</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html#a01ead4024fdfd8ddee30db163bc6c0e2">get_dspcfg_short_sum</a>()=0</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html">gr::limesdr_fpga::source_fpga</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html#a1a91b1e74c0ffcccf3b2b3e04b07b331">make</a>(std::string serial, int channel_mode, const std::string &amp;filename, bool align_ch_phase)</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html">gr::limesdr_fpga::source_fpga</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html#a4c0663572fe67f30ec0f480645147202">read_gpio</a>()=0</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html">gr::limesdr_fpga::source_fpga</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html#a954e4f2d5837e6374fe51677fa3773ec">set_antenna</a>(int antenna, int channel=0)=0</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html">gr::limesdr_fpga::source_fpga</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html#a4829a8fe7714b21e47d8c179ec3b3dbc">set_bandwidth</a>(double analog_bandw, int channel=0)=0</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html">gr::limesdr_fpga::source_fpga</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html#a6b45169f2a8124fc4cec21462ca5202a">set_buffer_size</a>(uint32_t size)=0</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html">gr::limesdr_fpga::source_fpga</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html#a39dc6f2ea6033d5db4caa144d6887c5b">set_center_freq</a>(double freq, size_t chan=0)=0</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html">gr::limesdr_fpga::source_fpga</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html#af2863a9963490908fd21fe957aa418c8">set_digital_filter</a>(double digital_bandw, int channel)=0</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html">gr::limesdr_fpga::source_fpga</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html#a7c325c103b34546511166130e6aa846a">set_dspcfg_preamble</a>(uint16_t dspcfg_PASSTHROUGH_LEN=100u, uint8_t dspcfg_THRESHOLD=100u, int dspcfg_preamble_en=0)=0</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html">gr::limesdr_fpga::source_fpga</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html#a08e6ea837bd0fd9ee86bbcec239f3917">set_gain</a>(unsigned gain_dB, int channel=0)=0</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html">gr::limesdr_fpga::source_fpga</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html#a4f8b5b4a1e712634eddff6c68a292f2c">set_gpio_dir</a>(uint8_t dir)=0</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html">gr::limesdr_fpga::source_fpga</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html#a73783a5772a272532b42fd56746936e0">set_nco</a>(float nco_freq, int channel)=0</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html">gr::limesdr_fpga::source_fpga</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html#a83cdef93e634783c06e37c9f345ab8b1">set_oversampling</a>(int oversample)=0</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html">gr::limesdr_fpga::source_fpga</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html#ab9fb902193176fa63fdcc767a757c7aa">set_sample_rate</a>(double rate)=0</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html">gr::limesdr_fpga::source_fpga</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html#a59707e90ad6d6d76e34088fda8b8e610">set_tcxo_dac</a>(uint16_t dacVal=125)=0</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html">gr::limesdr_fpga::source_fpga</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html#a4752027bfb1c22c4adfb95e5c86e4644">sptr</a> typedef</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html">gr::limesdr_fpga::source_fpga</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html#a7c5f32d42cf3bd9b577d87b97678a7c2">write_gpio</a>(uint8_t out)=0</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html">gr::limesdr_fpga::source_fpga</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html#aa3166f1c8b32d650bfcbb9566dc6a436">write_lms_reg</a>(uint32_t address, uint16_t val)=0</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html">gr::limesdr_fpga::source_fpga</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
</table></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
