INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IITI SOc/non-pipelined microprocessor code.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IITI SOc/non-pipelined microprocessor code.xpr/iiti_soc/iiti_soc.srcs/sources_1/imports/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IITI SOc/non-pipelined microprocessor code.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IITI SOc/non-pipelined microprocessor code.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IITI SOc/non-pipelined microprocessor code.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/flagreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flagreg
INFO: [VRFC 10-311] analyzing module ovrflw
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IITI SOc/non-pipelined microprocessor code.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/imm_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IITI SOc/non-pipelined microprocessor code.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruc_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruc_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IITI SOc/non-pipelined microprocessor code.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instruction_splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IITI SOc/non-pipelined microprocessor code.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IITI SOc/non-pipelined microprocessor code.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CCT
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PC_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IITI SOc/non-pipelined microprocessor code.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IITI SOc/non-pipelined microprocessor code.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
