

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_5'
================================================================
* Date:           Mon Feb 10 03:29:23 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.339 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  10.000 ns|  10.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.33>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%idx_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %idx"   --->   Operation 4 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%weights_95_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_95_val"   --->   Operation 5 'read' 'weights_95_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%weights_94_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_94_val"   --->   Operation 6 'read' 'weights_94_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%weights_93_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_93_val"   --->   Operation 7 'read' 'weights_93_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%weights_92_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_92_val"   --->   Operation 8 'read' 'weights_92_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%weights_91_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_91_val"   --->   Operation 9 'read' 'weights_91_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%weights_90_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_90_val"   --->   Operation 10 'read' 'weights_90_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%weights_89_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_89_val"   --->   Operation 11 'read' 'weights_89_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%weights_88_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_88_val"   --->   Operation 12 'read' 'weights_88_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%weights_87_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_87_val"   --->   Operation 13 'read' 'weights_87_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%weights_86_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_86_val"   --->   Operation 14 'read' 'weights_86_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%weights_85_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_85_val"   --->   Operation 15 'read' 'weights_85_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%weights_84_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_84_val"   --->   Operation 16 'read' 'weights_84_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%weights_83_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_83_val"   --->   Operation 17 'read' 'weights_83_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%weights_82_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_82_val"   --->   Operation 18 'read' 'weights_82_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%weights_81_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_81_val"   --->   Operation 19 'read' 'weights_81_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%weights_80_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_80_val"   --->   Operation 20 'read' 'weights_80_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%data_95_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_95_val"   --->   Operation 21 'read' 'data_95_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%data_94_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_94_val"   --->   Operation 22 'read' 'data_94_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_93_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_93_val"   --->   Operation 23 'read' 'data_93_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%data_92_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_92_val"   --->   Operation 24 'read' 'data_92_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_91_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_91_val"   --->   Operation 25 'read' 'data_91_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%data_90_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_90_val"   --->   Operation 26 'read' 'data_90_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%data_89_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_89_val"   --->   Operation 27 'read' 'data_89_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_88_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_88_val"   --->   Operation 28 'read' 'data_88_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_87_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_87_val"   --->   Operation 29 'read' 'data_87_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_86_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_86_val"   --->   Operation 30 'read' 'data_86_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data_85_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_85_val"   --->   Operation 31 'read' 'data_85_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%data_84_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_84_val"   --->   Operation 32 'read' 'data_84_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%data_83_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_83_val"   --->   Operation 33 'read' 'data_83_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%data_82_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_82_val"   --->   Operation 34 'read' 'data_82_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%data_81_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_81_val"   --->   Operation 35 'read' 'data_81_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%data_80_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_80_val"   --->   Operation 36 'read' 'data_80_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.58ns)   --->   "%a = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.13i13.i13.i7, i7 80, i13 %data_80_val_read, i7 81, i13 %data_81_val_read, i7 82, i13 %data_82_val_read, i7 83, i13 %data_83_val_read, i7 84, i13 %data_84_val_read, i7 85, i13 %data_85_val_read, i7 86, i13 %data_86_val_read, i7 87, i13 %data_87_val_read, i7 88, i13 %data_88_val_read, i7 89, i13 %data_89_val_read, i7 90, i13 %data_90_val_read, i7 91, i13 %data_91_val_read, i7 92, i13 %data_92_val_read, i13 0, i7 %idx_read"   --->   Operation 37 'sparsemux' 'a' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i13 %a" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 38 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln73_77 = sext i13 %weights_80_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 39 'sext' 'sext_ln73_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.89ns)   --->   "%mul_ln73 = mul i26 %sext_ln73, i26 %sext_ln73_77" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 40 'mul' 'mul_ln73' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 41 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%trunc_ln = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 42 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_13771 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 43 'bitselect' 'tmp_13771' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_13772 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 44 'bitselect' 'tmp_13772' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i26 %mul_ln73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 45 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.70ns)   --->   "%icmp_ln42 = icmp_ne  i8 %trunc_ln42, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 46 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_445)   --->   "%tmp_13773 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 47 'bitselect' 'tmp_13773' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%or_ln42 = or i1 %tmp_13771, i1 %icmp_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 48 'or' 'or_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%and_ln42 = and i1 %or_ln42, i1 %tmp_13772" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 49 'and' 'and_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%zext_ln42 = zext i1 %and_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 50 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42 = add i13 %trunc_ln, i13 %zext_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 51 'add' 'add_ln42' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_13774 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 52 'bitselect' 'tmp_13774' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_445)   --->   "%xor_ln42 = xor i1 %tmp_13774, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 53 'xor' 'xor_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_445 = and i1 %tmp_13773, i1 %xor_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 54 'and' 'and_ln42_445' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 55 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.57ns)   --->   "%icmp_ln42_253 = icmp_eq  i3 %tmp_8, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 56 'icmp' 'icmp_ln42_253' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_s = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 57 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.70ns)   --->   "%icmp_ln42_254 = icmp_eq  i4 %tmp_s, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 58 'icmp' 'icmp_ln42_254' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.70ns)   --->   "%icmp_ln42_255 = icmp_eq  i4 %tmp_s, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 59 'icmp' 'icmp_ln42_255' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_448)   --->   "%select_ln42 = select i1 %and_ln42_445, i1 %icmp_ln42_254, i1 %icmp_ln42_255" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 60 'select' 'select_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_449)   --->   "%tmp_13775 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 61 'bitselect' 'tmp_13775' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_449)   --->   "%xor_ln42_316 = xor i1 %tmp_13775, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 62 'xor' 'xor_ln42_316' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_449)   --->   "%and_ln42_446 = and i1 %icmp_ln42_253, i1 %xor_ln42_316" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 63 'and' 'and_ln42_446' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_449)   --->   "%select_ln42_253 = select i1 %and_ln42_445, i1 %and_ln42_446, i1 %icmp_ln42_254" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 64 'select' 'select_ln42_253' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_448)   --->   "%xor_ln42_253 = xor i1 %select_ln42, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 65 'xor' 'xor_ln42_253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_448)   --->   "%or_ln42_189 = or i1 %tmp_13774, i1 %xor_ln42_253" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 66 'or' 'or_ln42_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_448)   --->   "%xor_ln42_254 = xor i1 %tmp, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 67 'xor' 'xor_ln42_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_448 = and i1 %or_ln42_189, i1 %xor_ln42_254" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 68 'and' 'and_ln42_448' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_449 = and i1 %tmp_13774, i1 %select_ln42_253" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 69 'and' 'and_ln42_449' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln73_78 = sext i13 %weights_81_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 70 'sext' 'sext_ln73_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (1.89ns)   --->   "%mul_ln73_61 = mul i26 %sext_ln73, i26 %sext_ln73_78" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 71 'mul' 'mul_ln73_61' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_13776 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_61, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 72 'bitselect' 'tmp_13776' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_61)   --->   "%trunc_ln42_s = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_61, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 73 'partselect' 'trunc_ln42_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_61)   --->   "%tmp_13777 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_61, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 74 'bitselect' 'tmp_13777' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_61)   --->   "%tmp_13778 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_61, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 75 'bitselect' 'tmp_13778' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln42_76 = trunc i26 %mul_ln73_61" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 76 'trunc' 'trunc_ln42_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.70ns)   --->   "%icmp_ln42_256 = icmp_ne  i8 %trunc_ln42_76, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 77 'icmp' 'icmp_ln42_256' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_452)   --->   "%tmp_13779 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_61, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 78 'bitselect' 'tmp_13779' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_61)   --->   "%or_ln42_191 = or i1 %tmp_13777, i1 %icmp_ln42_256" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 79 'or' 'or_ln42_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_61)   --->   "%and_ln42_451 = and i1 %or_ln42_191, i1 %tmp_13778" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 80 'and' 'and_ln42_451' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_61)   --->   "%zext_ln42_61 = zext i1 %and_ln42_451" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 81 'zext' 'zext_ln42_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_61 = add i13 %trunc_ln42_s, i13 %zext_ln42_61" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 82 'add' 'add_ln42_61' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_13780 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_61, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 83 'bitselect' 'tmp_13780' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_452)   --->   "%xor_ln42_256 = xor i1 %tmp_13780, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 84 'xor' 'xor_ln42_256' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_452 = and i1 %tmp_13779, i1 %xor_ln42_256" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 85 'and' 'and_ln42_452' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_5193 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_61, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 86 'partselect' 'tmp_5193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.57ns)   --->   "%icmp_ln42_257 = icmp_eq  i3 %tmp_5193, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 87 'icmp' 'icmp_ln42_257' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_5194 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_61, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 88 'partselect' 'tmp_5194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.70ns)   --->   "%icmp_ln42_258 = icmp_eq  i4 %tmp_5194, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 89 'icmp' 'icmp_ln42_258' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.70ns)   --->   "%icmp_ln42_259 = icmp_eq  i4 %tmp_5194, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 90 'icmp' 'icmp_ln42_259' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_455)   --->   "%select_ln42_256 = select i1 %and_ln42_452, i1 %icmp_ln42_258, i1 %icmp_ln42_259" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 91 'select' 'select_ln42_256' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_456)   --->   "%tmp_13781 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_61, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 92 'bitselect' 'tmp_13781' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_456)   --->   "%xor_ln42_317 = xor i1 %tmp_13781, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 93 'xor' 'xor_ln42_317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_456)   --->   "%and_ln42_453 = and i1 %icmp_ln42_257, i1 %xor_ln42_317" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 94 'and' 'and_ln42_453' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_456)   --->   "%select_ln42_257 = select i1 %and_ln42_452, i1 %and_ln42_453, i1 %icmp_ln42_258" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 95 'select' 'select_ln42_257' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_455)   --->   "%xor_ln42_257 = xor i1 %select_ln42_256, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 96 'xor' 'xor_ln42_257' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_455)   --->   "%or_ln42_192 = or i1 %tmp_13780, i1 %xor_ln42_257" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 97 'or' 'or_ln42_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_455)   --->   "%xor_ln42_258 = xor i1 %tmp_13776, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 98 'xor' 'xor_ln42_258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_455 = and i1 %or_ln42_192, i1 %xor_ln42_258" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 99 'and' 'and_ln42_455' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_456 = and i1 %tmp_13780, i1 %select_ln42_257" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 100 'and' 'and_ln42_456' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln73_79 = sext i13 %weights_82_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 101 'sext' 'sext_ln73_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (1.89ns)   --->   "%mul_ln73_62 = mul i26 %sext_ln73, i26 %sext_ln73_79" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 102 'mul' 'mul_ln73_62' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_13782 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_62, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 103 'bitselect' 'tmp_13782' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_62)   --->   "%trunc_ln42_57 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_62, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 104 'partselect' 'trunc_ln42_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_62)   --->   "%tmp_13783 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_62, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 105 'bitselect' 'tmp_13783' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_62)   --->   "%tmp_13784 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_62, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 106 'bitselect' 'tmp_13784' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln42_77 = trunc i26 %mul_ln73_62" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 107 'trunc' 'trunc_ln42_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.70ns)   --->   "%icmp_ln42_260 = icmp_ne  i8 %trunc_ln42_77, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 108 'icmp' 'icmp_ln42_260' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_459)   --->   "%tmp_13785 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_62, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 109 'bitselect' 'tmp_13785' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_62)   --->   "%or_ln42_194 = or i1 %tmp_13783, i1 %icmp_ln42_260" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 110 'or' 'or_ln42_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_62)   --->   "%and_ln42_458 = and i1 %or_ln42_194, i1 %tmp_13784" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 111 'and' 'and_ln42_458' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_62)   --->   "%zext_ln42_62 = zext i1 %and_ln42_458" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 112 'zext' 'zext_ln42_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_62 = add i13 %trunc_ln42_57, i13 %zext_ln42_62" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 113 'add' 'add_ln42_62' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_13786 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_62, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 114 'bitselect' 'tmp_13786' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_459)   --->   "%xor_ln42_260 = xor i1 %tmp_13786, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 115 'xor' 'xor_ln42_260' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_459 = and i1 %tmp_13785, i1 %xor_ln42_260" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 116 'and' 'and_ln42_459' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_5195 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_62, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 117 'partselect' 'tmp_5195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.57ns)   --->   "%icmp_ln42_261 = icmp_eq  i3 %tmp_5195, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 118 'icmp' 'icmp_ln42_261' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_5196 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_62, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 119 'partselect' 'tmp_5196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.70ns)   --->   "%icmp_ln42_262 = icmp_eq  i4 %tmp_5196, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 120 'icmp' 'icmp_ln42_262' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.70ns)   --->   "%icmp_ln42_263 = icmp_eq  i4 %tmp_5196, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 121 'icmp' 'icmp_ln42_263' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_462)   --->   "%select_ln42_260 = select i1 %and_ln42_459, i1 %icmp_ln42_262, i1 %icmp_ln42_263" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 122 'select' 'select_ln42_260' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_463)   --->   "%tmp_13787 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_62, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 123 'bitselect' 'tmp_13787' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_463)   --->   "%xor_ln42_318 = xor i1 %tmp_13787, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 124 'xor' 'xor_ln42_318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_463)   --->   "%and_ln42_460 = and i1 %icmp_ln42_261, i1 %xor_ln42_318" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 125 'and' 'and_ln42_460' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_463)   --->   "%select_ln42_261 = select i1 %and_ln42_459, i1 %and_ln42_460, i1 %icmp_ln42_262" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 126 'select' 'select_ln42_261' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_462)   --->   "%xor_ln42_261 = xor i1 %select_ln42_260, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 127 'xor' 'xor_ln42_261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_462)   --->   "%or_ln42_195 = or i1 %tmp_13786, i1 %xor_ln42_261" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 128 'or' 'or_ln42_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_462)   --->   "%xor_ln42_262 = xor i1 %tmp_13782, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 129 'xor' 'xor_ln42_262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_462 = and i1 %or_ln42_195, i1 %xor_ln42_262" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 130 'and' 'and_ln42_462' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_463 = and i1 %tmp_13786, i1 %select_ln42_261" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 131 'and' 'and_ln42_463' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln73_80 = sext i13 %weights_83_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 132 'sext' 'sext_ln73_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (1.89ns)   --->   "%mul_ln73_63 = mul i26 %sext_ln73, i26 %sext_ln73_80" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 133 'mul' 'mul_ln73_63' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_13788 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_63, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 134 'bitselect' 'tmp_13788' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_63)   --->   "%trunc_ln42_58 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_63, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 135 'partselect' 'trunc_ln42_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_63)   --->   "%tmp_13789 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_63, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 136 'bitselect' 'tmp_13789' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_63)   --->   "%tmp_13790 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_63, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 137 'bitselect' 'tmp_13790' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln42_78 = trunc i26 %mul_ln73_63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 138 'trunc' 'trunc_ln42_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.70ns)   --->   "%icmp_ln42_264 = icmp_ne  i8 %trunc_ln42_78, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 139 'icmp' 'icmp_ln42_264' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_466)   --->   "%tmp_13791 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_63, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 140 'bitselect' 'tmp_13791' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_63)   --->   "%or_ln42_197 = or i1 %tmp_13789, i1 %icmp_ln42_264" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 141 'or' 'or_ln42_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_63)   --->   "%and_ln42_465 = and i1 %or_ln42_197, i1 %tmp_13790" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 142 'and' 'and_ln42_465' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_63)   --->   "%zext_ln42_63 = zext i1 %and_ln42_465" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 143 'zext' 'zext_ln42_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_63 = add i13 %trunc_ln42_58, i13 %zext_ln42_63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 144 'add' 'add_ln42_63' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_13792 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_63, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 145 'bitselect' 'tmp_13792' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_466)   --->   "%xor_ln42_264 = xor i1 %tmp_13792, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 146 'xor' 'xor_ln42_264' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_466 = and i1 %tmp_13791, i1 %xor_ln42_264" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 147 'and' 'and_ln42_466' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_5197 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_63, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 148 'partselect' 'tmp_5197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.57ns)   --->   "%icmp_ln42_265 = icmp_eq  i3 %tmp_5197, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 149 'icmp' 'icmp_ln42_265' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_5198 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_63, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 150 'partselect' 'tmp_5198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.70ns)   --->   "%icmp_ln42_266 = icmp_eq  i4 %tmp_5198, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 151 'icmp' 'icmp_ln42_266' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 152 [1/1] (0.70ns)   --->   "%icmp_ln42_267 = icmp_eq  i4 %tmp_5198, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 152 'icmp' 'icmp_ln42_267' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_469)   --->   "%select_ln42_264 = select i1 %and_ln42_466, i1 %icmp_ln42_266, i1 %icmp_ln42_267" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 153 'select' 'select_ln42_264' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_470)   --->   "%tmp_13793 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_63, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 154 'bitselect' 'tmp_13793' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_470)   --->   "%xor_ln42_319 = xor i1 %tmp_13793, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 155 'xor' 'xor_ln42_319' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_470)   --->   "%and_ln42_467 = and i1 %icmp_ln42_265, i1 %xor_ln42_319" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 156 'and' 'and_ln42_467' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_470)   --->   "%select_ln42_265 = select i1 %and_ln42_466, i1 %and_ln42_467, i1 %icmp_ln42_266" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 157 'select' 'select_ln42_265' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_469)   --->   "%xor_ln42_265 = xor i1 %select_ln42_264, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 158 'xor' 'xor_ln42_265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_469)   --->   "%or_ln42_198 = or i1 %tmp_13792, i1 %xor_ln42_265" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 159 'or' 'or_ln42_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_469)   --->   "%xor_ln42_266 = xor i1 %tmp_13788, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 160 'xor' 'xor_ln42_266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_469 = and i1 %or_ln42_198, i1 %xor_ln42_266" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 161 'and' 'and_ln42_469' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_470 = and i1 %tmp_13792, i1 %select_ln42_265" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 162 'and' 'and_ln42_470' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (0.58ns)   --->   "%a_13 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.13i13.i13.i7, i7 80, i13 %data_81_val_read, i7 81, i13 %data_82_val_read, i7 82, i13 %data_83_val_read, i7 83, i13 %data_84_val_read, i7 84, i13 %data_85_val_read, i7 85, i13 %data_86_val_read, i7 86, i13 %data_87_val_read, i7 87, i13 %data_88_val_read, i7 88, i13 %data_89_val_read, i7 89, i13 %data_90_val_read, i7 90, i13 %data_91_val_read, i7 91, i13 %data_92_val_read, i7 92, i13 %data_93_val_read, i13 0, i7 %idx_read"   --->   Operation 163 'sparsemux' 'a_13' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln73_81 = sext i13 %a_13" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 164 'sext' 'sext_ln73_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln73_82 = sext i13 %weights_84_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 165 'sext' 'sext_ln73_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (1.89ns)   --->   "%mul_ln73_64 = mul i26 %sext_ln73_81, i26 %sext_ln73_82" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 166 'mul' 'mul_ln73_64' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_13794 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_64, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 167 'bitselect' 'tmp_13794' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_64)   --->   "%trunc_ln42_59 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_64, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 168 'partselect' 'trunc_ln42_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_64)   --->   "%tmp_13795 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_64, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 169 'bitselect' 'tmp_13795' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_64)   --->   "%tmp_13796 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_64, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 170 'bitselect' 'tmp_13796' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln42_79 = trunc i26 %mul_ln73_64" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 171 'trunc' 'trunc_ln42_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.70ns)   --->   "%icmp_ln42_268 = icmp_ne  i8 %trunc_ln42_79, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 172 'icmp' 'icmp_ln42_268' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_473)   --->   "%tmp_13797 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_64, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 173 'bitselect' 'tmp_13797' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_64)   --->   "%or_ln42_200 = or i1 %tmp_13795, i1 %icmp_ln42_268" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 174 'or' 'or_ln42_200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_64)   --->   "%and_ln42_472 = and i1 %or_ln42_200, i1 %tmp_13796" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 175 'and' 'and_ln42_472' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_64)   --->   "%zext_ln42_64 = zext i1 %and_ln42_472" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 176 'zext' 'zext_ln42_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_64 = add i13 %trunc_ln42_59, i13 %zext_ln42_64" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 177 'add' 'add_ln42_64' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_13798 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_64, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 178 'bitselect' 'tmp_13798' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_473)   --->   "%xor_ln42_268 = xor i1 %tmp_13798, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 179 'xor' 'xor_ln42_268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 180 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_473 = and i1 %tmp_13797, i1 %xor_ln42_268" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 180 'and' 'and_ln42_473' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_5199 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_64, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 181 'partselect' 'tmp_5199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.57ns)   --->   "%icmp_ln42_269 = icmp_eq  i3 %tmp_5199, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 182 'icmp' 'icmp_ln42_269' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_5200 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_64, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 183 'partselect' 'tmp_5200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.70ns)   --->   "%icmp_ln42_270 = icmp_eq  i4 %tmp_5200, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 184 'icmp' 'icmp_ln42_270' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 185 [1/1] (0.70ns)   --->   "%icmp_ln42_271 = icmp_eq  i4 %tmp_5200, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 185 'icmp' 'icmp_ln42_271' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_476)   --->   "%select_ln42_268 = select i1 %and_ln42_473, i1 %icmp_ln42_270, i1 %icmp_ln42_271" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 186 'select' 'select_ln42_268' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_477)   --->   "%tmp_13799 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_64, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 187 'bitselect' 'tmp_13799' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_477)   --->   "%xor_ln42_320 = xor i1 %tmp_13799, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 188 'xor' 'xor_ln42_320' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_477)   --->   "%and_ln42_474 = and i1 %icmp_ln42_269, i1 %xor_ln42_320" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 189 'and' 'and_ln42_474' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_477)   --->   "%select_ln42_269 = select i1 %and_ln42_473, i1 %and_ln42_474, i1 %icmp_ln42_270" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 190 'select' 'select_ln42_269' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_476)   --->   "%xor_ln42_269 = xor i1 %select_ln42_268, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 191 'xor' 'xor_ln42_269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_476)   --->   "%or_ln42_201 = or i1 %tmp_13798, i1 %xor_ln42_269" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 192 'or' 'or_ln42_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_476)   --->   "%xor_ln42_270 = xor i1 %tmp_13794, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 193 'xor' 'xor_ln42_270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 194 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_476 = and i1 %or_ln42_201, i1 %xor_ln42_270" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 194 'and' 'and_ln42_476' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 195 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_477 = and i1 %tmp_13798, i1 %select_ln42_269" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 195 'and' 'and_ln42_477' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln73_83 = sext i13 %weights_85_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 196 'sext' 'sext_ln73_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (1.89ns)   --->   "%mul_ln73_65 = mul i26 %sext_ln73_81, i26 %sext_ln73_83" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 197 'mul' 'mul_ln73_65' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_13800 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_65, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 198 'bitselect' 'tmp_13800' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_65)   --->   "%trunc_ln42_60 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_65, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 199 'partselect' 'trunc_ln42_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_65)   --->   "%tmp_13801 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_65, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 200 'bitselect' 'tmp_13801' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_65)   --->   "%tmp_13802 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_65, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 201 'bitselect' 'tmp_13802' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%trunc_ln42_80 = trunc i26 %mul_ln73_65" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 202 'trunc' 'trunc_ln42_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.70ns)   --->   "%icmp_ln42_272 = icmp_ne  i8 %trunc_ln42_80, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 203 'icmp' 'icmp_ln42_272' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_480)   --->   "%tmp_13803 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_65, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 204 'bitselect' 'tmp_13803' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_65)   --->   "%or_ln42_203 = or i1 %tmp_13801, i1 %icmp_ln42_272" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 205 'or' 'or_ln42_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_65)   --->   "%and_ln42_479 = and i1 %or_ln42_203, i1 %tmp_13802" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 206 'and' 'and_ln42_479' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_65)   --->   "%zext_ln42_65 = zext i1 %and_ln42_479" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 207 'zext' 'zext_ln42_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_65 = add i13 %trunc_ln42_60, i13 %zext_ln42_65" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 208 'add' 'add_ln42_65' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_13804 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_65, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 209 'bitselect' 'tmp_13804' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_480)   --->   "%xor_ln42_272 = xor i1 %tmp_13804, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 210 'xor' 'xor_ln42_272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_480 = and i1 %tmp_13803, i1 %xor_ln42_272" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 211 'and' 'and_ln42_480' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_5201 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_65, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 212 'partselect' 'tmp_5201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.57ns)   --->   "%icmp_ln42_273 = icmp_eq  i3 %tmp_5201, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 213 'icmp' 'icmp_ln42_273' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_5202 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_65, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 214 'partselect' 'tmp_5202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.70ns)   --->   "%icmp_ln42_274 = icmp_eq  i4 %tmp_5202, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 215 'icmp' 'icmp_ln42_274' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 216 [1/1] (0.70ns)   --->   "%icmp_ln42_275 = icmp_eq  i4 %tmp_5202, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 216 'icmp' 'icmp_ln42_275' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_483)   --->   "%select_ln42_272 = select i1 %and_ln42_480, i1 %icmp_ln42_274, i1 %icmp_ln42_275" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 217 'select' 'select_ln42_272' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_484)   --->   "%tmp_13805 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_65, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 218 'bitselect' 'tmp_13805' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_484)   --->   "%xor_ln42_321 = xor i1 %tmp_13805, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 219 'xor' 'xor_ln42_321' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_484)   --->   "%and_ln42_481 = and i1 %icmp_ln42_273, i1 %xor_ln42_321" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 220 'and' 'and_ln42_481' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_484)   --->   "%select_ln42_273 = select i1 %and_ln42_480, i1 %and_ln42_481, i1 %icmp_ln42_274" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 221 'select' 'select_ln42_273' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_483)   --->   "%xor_ln42_273 = xor i1 %select_ln42_272, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 222 'xor' 'xor_ln42_273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_483)   --->   "%or_ln42_204 = or i1 %tmp_13804, i1 %xor_ln42_273" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 223 'or' 'or_ln42_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_483)   --->   "%xor_ln42_274 = xor i1 %tmp_13800, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 224 'xor' 'xor_ln42_274' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 225 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_483 = and i1 %or_ln42_204, i1 %xor_ln42_274" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 225 'and' 'and_ln42_483' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 226 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_484 = and i1 %tmp_13804, i1 %select_ln42_273" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 226 'and' 'and_ln42_484' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln73_84 = sext i13 %weights_86_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 227 'sext' 'sext_ln73_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (1.89ns)   --->   "%mul_ln73_66 = mul i26 %sext_ln73_81, i26 %sext_ln73_84" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 228 'mul' 'mul_ln73_66' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_13806 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_66, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 229 'bitselect' 'tmp_13806' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_66)   --->   "%trunc_ln42_61 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_66, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 230 'partselect' 'trunc_ln42_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_66)   --->   "%tmp_13807 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_66, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 231 'bitselect' 'tmp_13807' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_66)   --->   "%tmp_13808 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_66, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 232 'bitselect' 'tmp_13808' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%trunc_ln42_81 = trunc i26 %mul_ln73_66" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 233 'trunc' 'trunc_ln42_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.70ns)   --->   "%icmp_ln42_276 = icmp_ne  i8 %trunc_ln42_81, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 234 'icmp' 'icmp_ln42_276' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_487)   --->   "%tmp_13809 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_66, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 235 'bitselect' 'tmp_13809' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_66)   --->   "%or_ln42_206 = or i1 %tmp_13807, i1 %icmp_ln42_276" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 236 'or' 'or_ln42_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_66)   --->   "%and_ln42_486 = and i1 %or_ln42_206, i1 %tmp_13808" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 237 'and' 'and_ln42_486' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_66)   --->   "%zext_ln42_66 = zext i1 %and_ln42_486" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 238 'zext' 'zext_ln42_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_66 = add i13 %trunc_ln42_61, i13 %zext_ln42_66" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 239 'add' 'add_ln42_66' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_13810 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_66, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 240 'bitselect' 'tmp_13810' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_487)   --->   "%xor_ln42_276 = xor i1 %tmp_13810, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 241 'xor' 'xor_ln42_276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 242 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_487 = and i1 %tmp_13809, i1 %xor_ln42_276" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 242 'and' 'and_ln42_487' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_5203 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_66, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 243 'partselect' 'tmp_5203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.57ns)   --->   "%icmp_ln42_277 = icmp_eq  i3 %tmp_5203, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 244 'icmp' 'icmp_ln42_277' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_5204 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_66, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 245 'partselect' 'tmp_5204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.70ns)   --->   "%icmp_ln42_278 = icmp_eq  i4 %tmp_5204, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 246 'icmp' 'icmp_ln42_278' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 247 [1/1] (0.70ns)   --->   "%icmp_ln42_279 = icmp_eq  i4 %tmp_5204, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 247 'icmp' 'icmp_ln42_279' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_490)   --->   "%select_ln42_276 = select i1 %and_ln42_487, i1 %icmp_ln42_278, i1 %icmp_ln42_279" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 248 'select' 'select_ln42_276' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_491)   --->   "%tmp_13811 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_66, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 249 'bitselect' 'tmp_13811' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_491)   --->   "%xor_ln42_322 = xor i1 %tmp_13811, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 250 'xor' 'xor_ln42_322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_491)   --->   "%and_ln42_488 = and i1 %icmp_ln42_277, i1 %xor_ln42_322" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 251 'and' 'and_ln42_488' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_491)   --->   "%select_ln42_277 = select i1 %and_ln42_487, i1 %and_ln42_488, i1 %icmp_ln42_278" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 252 'select' 'select_ln42_277' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_490)   --->   "%xor_ln42_277 = xor i1 %select_ln42_276, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 253 'xor' 'xor_ln42_277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_490)   --->   "%or_ln42_207 = or i1 %tmp_13810, i1 %xor_ln42_277" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 254 'or' 'or_ln42_207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_490)   --->   "%xor_ln42_278 = xor i1 %tmp_13806, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 255 'xor' 'xor_ln42_278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 256 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_490 = and i1 %or_ln42_207, i1 %xor_ln42_278" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 256 'and' 'and_ln42_490' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 257 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_491 = and i1 %tmp_13810, i1 %select_ln42_277" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 257 'and' 'and_ln42_491' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln73_85 = sext i13 %weights_87_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 258 'sext' 'sext_ln73_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (1.89ns)   --->   "%mul_ln73_67 = mul i26 %sext_ln73_81, i26 %sext_ln73_85" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 259 'mul' 'mul_ln73_67' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_13812 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_67, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 260 'bitselect' 'tmp_13812' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_67)   --->   "%trunc_ln42_62 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_67, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 261 'partselect' 'trunc_ln42_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_67)   --->   "%tmp_13813 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_67, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 262 'bitselect' 'tmp_13813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_67)   --->   "%tmp_13814 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_67, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 263 'bitselect' 'tmp_13814' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%trunc_ln42_82 = trunc i26 %mul_ln73_67" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 264 'trunc' 'trunc_ln42_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.70ns)   --->   "%icmp_ln42_280 = icmp_ne  i8 %trunc_ln42_82, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 265 'icmp' 'icmp_ln42_280' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_494)   --->   "%tmp_13815 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_67, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 266 'bitselect' 'tmp_13815' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_67)   --->   "%or_ln42_209 = or i1 %tmp_13813, i1 %icmp_ln42_280" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 267 'or' 'or_ln42_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_67)   --->   "%and_ln42_493 = and i1 %or_ln42_209, i1 %tmp_13814" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 268 'and' 'and_ln42_493' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_67)   --->   "%zext_ln42_67 = zext i1 %and_ln42_493" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 269 'zext' 'zext_ln42_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_67 = add i13 %trunc_ln42_62, i13 %zext_ln42_67" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 270 'add' 'add_ln42_67' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_13816 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_67, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 271 'bitselect' 'tmp_13816' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_494)   --->   "%xor_ln42_280 = xor i1 %tmp_13816, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 272 'xor' 'xor_ln42_280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 273 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_494 = and i1 %tmp_13815, i1 %xor_ln42_280" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 273 'and' 'and_ln42_494' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_5205 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_67, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 274 'partselect' 'tmp_5205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.57ns)   --->   "%icmp_ln42_281 = icmp_eq  i3 %tmp_5205, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 275 'icmp' 'icmp_ln42_281' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_5206 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_67, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 276 'partselect' 'tmp_5206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.70ns)   --->   "%icmp_ln42_282 = icmp_eq  i4 %tmp_5206, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 277 'icmp' 'icmp_ln42_282' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 278 [1/1] (0.70ns)   --->   "%icmp_ln42_283 = icmp_eq  i4 %tmp_5206, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 278 'icmp' 'icmp_ln42_283' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_497)   --->   "%select_ln42_280 = select i1 %and_ln42_494, i1 %icmp_ln42_282, i1 %icmp_ln42_283" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 279 'select' 'select_ln42_280' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_498)   --->   "%tmp_13817 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_67, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 280 'bitselect' 'tmp_13817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_498)   --->   "%xor_ln42_323 = xor i1 %tmp_13817, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 281 'xor' 'xor_ln42_323' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_498)   --->   "%and_ln42_495 = and i1 %icmp_ln42_281, i1 %xor_ln42_323" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 282 'and' 'and_ln42_495' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_498)   --->   "%select_ln42_281 = select i1 %and_ln42_494, i1 %and_ln42_495, i1 %icmp_ln42_282" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 283 'select' 'select_ln42_281' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_497)   --->   "%xor_ln42_281 = xor i1 %select_ln42_280, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 284 'xor' 'xor_ln42_281' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_497)   --->   "%or_ln42_210 = or i1 %tmp_13816, i1 %xor_ln42_281" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 285 'or' 'or_ln42_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_497)   --->   "%xor_ln42_282 = xor i1 %tmp_13812, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 286 'xor' 'xor_ln42_282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 287 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_497 = and i1 %or_ln42_210, i1 %xor_ln42_282" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 287 'and' 'and_ln42_497' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 288 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_498 = and i1 %tmp_13816, i1 %select_ln42_281" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 288 'and' 'and_ln42_498' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 289 [1/1] (0.58ns)   --->   "%a_14 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.13i13.i13.i7, i7 80, i13 %data_82_val_read, i7 81, i13 %data_83_val_read, i7 82, i13 %data_84_val_read, i7 83, i13 %data_85_val_read, i7 84, i13 %data_86_val_read, i7 85, i13 %data_87_val_read, i7 86, i13 %data_88_val_read, i7 87, i13 %data_89_val_read, i7 88, i13 %data_90_val_read, i7 89, i13 %data_91_val_read, i7 90, i13 %data_92_val_read, i7 91, i13 %data_93_val_read, i7 92, i13 %data_94_val_read, i13 0, i7 %idx_read"   --->   Operation 289 'sparsemux' 'a_14' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln73_86 = sext i13 %a_14" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 290 'sext' 'sext_ln73_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln73_87 = sext i13 %weights_88_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 291 'sext' 'sext_ln73_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (1.89ns)   --->   "%mul_ln73_68 = mul i26 %sext_ln73_86, i26 %sext_ln73_87" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 292 'mul' 'mul_ln73_68' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_13818 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_68, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 293 'bitselect' 'tmp_13818' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_68)   --->   "%trunc_ln42_63 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_68, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 294 'partselect' 'trunc_ln42_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_68)   --->   "%tmp_13819 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_68, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 295 'bitselect' 'tmp_13819' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_68)   --->   "%tmp_13820 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_68, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 296 'bitselect' 'tmp_13820' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%trunc_ln42_83 = trunc i26 %mul_ln73_68" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 297 'trunc' 'trunc_ln42_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.70ns)   --->   "%icmp_ln42_284 = icmp_ne  i8 %trunc_ln42_83, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 298 'icmp' 'icmp_ln42_284' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_501)   --->   "%tmp_13821 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_68, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 299 'bitselect' 'tmp_13821' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_68)   --->   "%or_ln42_212 = or i1 %tmp_13819, i1 %icmp_ln42_284" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 300 'or' 'or_ln42_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_68)   --->   "%and_ln42_500 = and i1 %or_ln42_212, i1 %tmp_13820" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 301 'and' 'and_ln42_500' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_68)   --->   "%zext_ln42_68 = zext i1 %and_ln42_500" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 302 'zext' 'zext_ln42_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_68 = add i13 %trunc_ln42_63, i13 %zext_ln42_68" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 303 'add' 'add_ln42_68' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_13822 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_68, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 304 'bitselect' 'tmp_13822' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_501)   --->   "%xor_ln42_284 = xor i1 %tmp_13822, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 305 'xor' 'xor_ln42_284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 306 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_501 = and i1 %tmp_13821, i1 %xor_ln42_284" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 306 'and' 'and_ln42_501' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_5207 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_68, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 307 'partselect' 'tmp_5207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.57ns)   --->   "%icmp_ln42_285 = icmp_eq  i3 %tmp_5207, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 308 'icmp' 'icmp_ln42_285' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_5208 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_68, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 309 'partselect' 'tmp_5208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.70ns)   --->   "%icmp_ln42_286 = icmp_eq  i4 %tmp_5208, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 310 'icmp' 'icmp_ln42_286' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 311 [1/1] (0.70ns)   --->   "%icmp_ln42_287 = icmp_eq  i4 %tmp_5208, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 311 'icmp' 'icmp_ln42_287' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_504)   --->   "%select_ln42_284 = select i1 %and_ln42_501, i1 %icmp_ln42_286, i1 %icmp_ln42_287" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 312 'select' 'select_ln42_284' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_505)   --->   "%tmp_13823 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_68, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 313 'bitselect' 'tmp_13823' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_505)   --->   "%xor_ln42_324 = xor i1 %tmp_13823, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 314 'xor' 'xor_ln42_324' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_505)   --->   "%and_ln42_502 = and i1 %icmp_ln42_285, i1 %xor_ln42_324" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 315 'and' 'and_ln42_502' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_505)   --->   "%select_ln42_285 = select i1 %and_ln42_501, i1 %and_ln42_502, i1 %icmp_ln42_286" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 316 'select' 'select_ln42_285' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_504)   --->   "%xor_ln42_285 = xor i1 %select_ln42_284, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 317 'xor' 'xor_ln42_285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_504)   --->   "%or_ln42_213 = or i1 %tmp_13822, i1 %xor_ln42_285" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 318 'or' 'or_ln42_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_504)   --->   "%xor_ln42_286 = xor i1 %tmp_13818, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 319 'xor' 'xor_ln42_286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 320 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_504 = and i1 %or_ln42_213, i1 %xor_ln42_286" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 320 'and' 'and_ln42_504' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 321 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_505 = and i1 %tmp_13822, i1 %select_ln42_285" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 321 'and' 'and_ln42_505' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%sext_ln73_88 = sext i13 %weights_89_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 322 'sext' 'sext_ln73_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (1.89ns)   --->   "%mul_ln73_69 = mul i26 %sext_ln73_86, i26 %sext_ln73_88" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 323 'mul' 'mul_ln73_69' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_13824 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_69, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 324 'bitselect' 'tmp_13824' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_69)   --->   "%trunc_ln42_64 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_69, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 325 'partselect' 'trunc_ln42_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_69)   --->   "%tmp_13825 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_69, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 326 'bitselect' 'tmp_13825' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_69)   --->   "%tmp_13826 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_69, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 327 'bitselect' 'tmp_13826' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%trunc_ln42_84 = trunc i26 %mul_ln73_69" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 328 'trunc' 'trunc_ln42_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.70ns)   --->   "%icmp_ln42_288 = icmp_ne  i8 %trunc_ln42_84, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 329 'icmp' 'icmp_ln42_288' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_508)   --->   "%tmp_13827 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_69, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 330 'bitselect' 'tmp_13827' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_69)   --->   "%or_ln42_215 = or i1 %tmp_13825, i1 %icmp_ln42_288" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 331 'or' 'or_ln42_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_69)   --->   "%and_ln42_507 = and i1 %or_ln42_215, i1 %tmp_13826" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 332 'and' 'and_ln42_507' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_69)   --->   "%zext_ln42_69 = zext i1 %and_ln42_507" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 333 'zext' 'zext_ln42_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_69 = add i13 %trunc_ln42_64, i13 %zext_ln42_69" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 334 'add' 'add_ln42_69' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_13828 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_69, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 335 'bitselect' 'tmp_13828' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_508)   --->   "%xor_ln42_288 = xor i1 %tmp_13828, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 336 'xor' 'xor_ln42_288' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 337 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_508 = and i1 %tmp_13827, i1 %xor_ln42_288" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 337 'and' 'and_ln42_508' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_5209 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_69, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 338 'partselect' 'tmp_5209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.57ns)   --->   "%icmp_ln42_289 = icmp_eq  i3 %tmp_5209, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 339 'icmp' 'icmp_ln42_289' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%tmp_5210 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_69, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 340 'partselect' 'tmp_5210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.70ns)   --->   "%icmp_ln42_290 = icmp_eq  i4 %tmp_5210, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 341 'icmp' 'icmp_ln42_290' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 342 [1/1] (0.70ns)   --->   "%icmp_ln42_291 = icmp_eq  i4 %tmp_5210, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 342 'icmp' 'icmp_ln42_291' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_511)   --->   "%select_ln42_288 = select i1 %and_ln42_508, i1 %icmp_ln42_290, i1 %icmp_ln42_291" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 343 'select' 'select_ln42_288' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_512)   --->   "%tmp_13829 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_69, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 344 'bitselect' 'tmp_13829' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_512)   --->   "%xor_ln42_325 = xor i1 %tmp_13829, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 345 'xor' 'xor_ln42_325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_512)   --->   "%and_ln42_509 = and i1 %icmp_ln42_289, i1 %xor_ln42_325" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 346 'and' 'and_ln42_509' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_512)   --->   "%select_ln42_289 = select i1 %and_ln42_508, i1 %and_ln42_509, i1 %icmp_ln42_290" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 347 'select' 'select_ln42_289' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_511)   --->   "%xor_ln42_289 = xor i1 %select_ln42_288, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 348 'xor' 'xor_ln42_289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_511)   --->   "%or_ln42_216 = or i1 %tmp_13828, i1 %xor_ln42_289" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 349 'or' 'or_ln42_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_511)   --->   "%xor_ln42_290 = xor i1 %tmp_13824, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 350 'xor' 'xor_ln42_290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 351 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_511 = and i1 %or_ln42_216, i1 %xor_ln42_290" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 351 'and' 'and_ln42_511' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 352 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_512 = and i1 %tmp_13828, i1 %select_ln42_289" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 352 'and' 'and_ln42_512' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%sext_ln73_89 = sext i13 %weights_90_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 353 'sext' 'sext_ln73_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (1.89ns)   --->   "%mul_ln73_70 = mul i26 %sext_ln73_86, i26 %sext_ln73_89" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 354 'mul' 'mul_ln73_70' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_13830 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_70, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 355 'bitselect' 'tmp_13830' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_70)   --->   "%trunc_ln42_65 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_70, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 356 'partselect' 'trunc_ln42_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_70)   --->   "%tmp_13831 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_70, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 357 'bitselect' 'tmp_13831' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_70)   --->   "%tmp_13832 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_70, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 358 'bitselect' 'tmp_13832' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%trunc_ln42_85 = trunc i26 %mul_ln73_70" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 359 'trunc' 'trunc_ln42_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.70ns)   --->   "%icmp_ln42_292 = icmp_ne  i8 %trunc_ln42_85, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 360 'icmp' 'icmp_ln42_292' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_515)   --->   "%tmp_13833 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_70, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 361 'bitselect' 'tmp_13833' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_70)   --->   "%or_ln42_218 = or i1 %tmp_13831, i1 %icmp_ln42_292" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 362 'or' 'or_ln42_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_70)   --->   "%and_ln42_514 = and i1 %or_ln42_218, i1 %tmp_13832" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 363 'and' 'and_ln42_514' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_70)   --->   "%zext_ln42_70 = zext i1 %and_ln42_514" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 364 'zext' 'zext_ln42_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_70 = add i13 %trunc_ln42_65, i13 %zext_ln42_70" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 365 'add' 'add_ln42_70' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%tmp_13834 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_70, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 366 'bitselect' 'tmp_13834' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_515)   --->   "%xor_ln42_292 = xor i1 %tmp_13834, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 367 'xor' 'xor_ln42_292' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 368 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_515 = and i1 %tmp_13833, i1 %xor_ln42_292" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 368 'and' 'and_ln42_515' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%tmp_5211 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_70, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 369 'partselect' 'tmp_5211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.57ns)   --->   "%icmp_ln42_293 = icmp_eq  i3 %tmp_5211, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 370 'icmp' 'icmp_ln42_293' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%tmp_5212 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_70, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 371 'partselect' 'tmp_5212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.70ns)   --->   "%icmp_ln42_294 = icmp_eq  i4 %tmp_5212, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 372 'icmp' 'icmp_ln42_294' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 373 [1/1] (0.70ns)   --->   "%icmp_ln42_295 = icmp_eq  i4 %tmp_5212, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 373 'icmp' 'icmp_ln42_295' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_518)   --->   "%select_ln42_292 = select i1 %and_ln42_515, i1 %icmp_ln42_294, i1 %icmp_ln42_295" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 374 'select' 'select_ln42_292' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_519)   --->   "%tmp_13835 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_70, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 375 'bitselect' 'tmp_13835' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_519)   --->   "%xor_ln42_326 = xor i1 %tmp_13835, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 376 'xor' 'xor_ln42_326' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_519)   --->   "%and_ln42_516 = and i1 %icmp_ln42_293, i1 %xor_ln42_326" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 377 'and' 'and_ln42_516' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_519)   --->   "%select_ln42_293 = select i1 %and_ln42_515, i1 %and_ln42_516, i1 %icmp_ln42_294" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 378 'select' 'select_ln42_293' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_518)   --->   "%xor_ln42_293 = xor i1 %select_ln42_292, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 379 'xor' 'xor_ln42_293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_518)   --->   "%or_ln42_219 = or i1 %tmp_13834, i1 %xor_ln42_293" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 380 'or' 'or_ln42_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_518)   --->   "%xor_ln42_294 = xor i1 %tmp_13830, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 381 'xor' 'xor_ln42_294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 382 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_518 = and i1 %or_ln42_219, i1 %xor_ln42_294" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 382 'and' 'and_ln42_518' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 383 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_519 = and i1 %tmp_13834, i1 %select_ln42_293" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 383 'and' 'and_ln42_519' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%sext_ln73_90 = sext i13 %weights_91_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 384 'sext' 'sext_ln73_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (1.89ns)   --->   "%mul_ln73_71 = mul i26 %sext_ln73_86, i26 %sext_ln73_90" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 385 'mul' 'mul_ln73_71' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_13836 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_71, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 386 'bitselect' 'tmp_13836' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_71)   --->   "%trunc_ln42_66 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_71, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 387 'partselect' 'trunc_ln42_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_71)   --->   "%tmp_13837 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_71, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 388 'bitselect' 'tmp_13837' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_71)   --->   "%tmp_13838 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_71, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 389 'bitselect' 'tmp_13838' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%trunc_ln42_86 = trunc i26 %mul_ln73_71" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 390 'trunc' 'trunc_ln42_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (0.70ns)   --->   "%icmp_ln42_296 = icmp_ne  i8 %trunc_ln42_86, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 391 'icmp' 'icmp_ln42_296' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_522)   --->   "%tmp_13839 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_71, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 392 'bitselect' 'tmp_13839' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_71)   --->   "%or_ln42_221 = or i1 %tmp_13837, i1 %icmp_ln42_296" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 393 'or' 'or_ln42_221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_71)   --->   "%and_ln42_521 = and i1 %or_ln42_221, i1 %tmp_13838" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 394 'and' 'and_ln42_521' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_71)   --->   "%zext_ln42_71 = zext i1 %and_ln42_521" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 395 'zext' 'zext_ln42_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_71 = add i13 %trunc_ln42_66, i13 %zext_ln42_71" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 396 'add' 'add_ln42_71' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_13840 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_71, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 397 'bitselect' 'tmp_13840' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_522)   --->   "%xor_ln42_296 = xor i1 %tmp_13840, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 398 'xor' 'xor_ln42_296' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 399 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_522 = and i1 %tmp_13839, i1 %xor_ln42_296" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 399 'and' 'and_ln42_522' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%tmp_5213 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_71, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 400 'partselect' 'tmp_5213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.57ns)   --->   "%icmp_ln42_297 = icmp_eq  i3 %tmp_5213, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 401 'icmp' 'icmp_ln42_297' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%tmp_5214 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_71, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 402 'partselect' 'tmp_5214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.70ns)   --->   "%icmp_ln42_298 = icmp_eq  i4 %tmp_5214, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 403 'icmp' 'icmp_ln42_298' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 404 [1/1] (0.70ns)   --->   "%icmp_ln42_299 = icmp_eq  i4 %tmp_5214, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 404 'icmp' 'icmp_ln42_299' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_525)   --->   "%select_ln42_296 = select i1 %and_ln42_522, i1 %icmp_ln42_298, i1 %icmp_ln42_299" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 405 'select' 'select_ln42_296' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_526)   --->   "%tmp_13841 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_71, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 406 'bitselect' 'tmp_13841' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_526)   --->   "%xor_ln42_327 = xor i1 %tmp_13841, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 407 'xor' 'xor_ln42_327' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_526)   --->   "%and_ln42_523 = and i1 %icmp_ln42_297, i1 %xor_ln42_327" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 408 'and' 'and_ln42_523' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_526)   --->   "%select_ln42_297 = select i1 %and_ln42_522, i1 %and_ln42_523, i1 %icmp_ln42_298" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 409 'select' 'select_ln42_297' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_525)   --->   "%xor_ln42_297 = xor i1 %select_ln42_296, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 410 'xor' 'xor_ln42_297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_525)   --->   "%or_ln42_222 = or i1 %tmp_13840, i1 %xor_ln42_297" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 411 'or' 'or_ln42_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_525)   --->   "%xor_ln42_298 = xor i1 %tmp_13836, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 412 'xor' 'xor_ln42_298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 413 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_525 = and i1 %or_ln42_222, i1 %xor_ln42_298" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 413 'and' 'and_ln42_525' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 414 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_526 = and i1 %tmp_13840, i1 %select_ln42_297" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 414 'and' 'and_ln42_526' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 415 [1/1] (0.58ns)   --->   "%a_15 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.13i13.i13.i7, i7 80, i13 %data_83_val_read, i7 81, i13 %data_84_val_read, i7 82, i13 %data_85_val_read, i7 83, i13 %data_86_val_read, i7 84, i13 %data_87_val_read, i7 85, i13 %data_88_val_read, i7 86, i13 %data_89_val_read, i7 87, i13 %data_90_val_read, i7 88, i13 %data_91_val_read, i7 89, i13 %data_92_val_read, i7 90, i13 %data_93_val_read, i7 91, i13 %data_94_val_read, i7 92, i13 %data_95_val_read, i13 0, i7 %idx_read"   --->   Operation 415 'sparsemux' 'a_15' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "%sext_ln73_91 = sext i13 %a_15" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 416 'sext' 'sext_ln73_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (0.00ns)   --->   "%sext_ln73_92 = sext i13 %weights_92_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 417 'sext' 'sext_ln73_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (1.89ns)   --->   "%mul_ln73_72 = mul i26 %sext_ln73_91, i26 %sext_ln73_92" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 418 'mul' 'mul_ln73_72' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_13842 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_72, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 419 'bitselect' 'tmp_13842' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_72)   --->   "%trunc_ln42_67 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_72, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 420 'partselect' 'trunc_ln42_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_72)   --->   "%tmp_13843 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_72, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 421 'bitselect' 'tmp_13843' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_72)   --->   "%tmp_13844 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_72, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 422 'bitselect' 'tmp_13844' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%trunc_ln42_87 = trunc i26 %mul_ln73_72" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 423 'trunc' 'trunc_ln42_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (0.70ns)   --->   "%icmp_ln42_300 = icmp_ne  i8 %trunc_ln42_87, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 424 'icmp' 'icmp_ln42_300' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_529)   --->   "%tmp_13845 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_72, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 425 'bitselect' 'tmp_13845' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_72)   --->   "%or_ln42_224 = or i1 %tmp_13843, i1 %icmp_ln42_300" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 426 'or' 'or_ln42_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_72)   --->   "%and_ln42_528 = and i1 %or_ln42_224, i1 %tmp_13844" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 427 'and' 'and_ln42_528' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_72)   --->   "%zext_ln42_72 = zext i1 %and_ln42_528" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 428 'zext' 'zext_ln42_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_72 = add i13 %trunc_ln42_67, i13 %zext_ln42_72" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 429 'add' 'add_ln42_72' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%tmp_13846 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_72, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 430 'bitselect' 'tmp_13846' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_529)   --->   "%xor_ln42_300 = xor i1 %tmp_13846, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 431 'xor' 'xor_ln42_300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 432 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_529 = and i1 %tmp_13845, i1 %xor_ln42_300" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 432 'and' 'and_ln42_529' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 433 [1/1] (0.00ns)   --->   "%tmp_5215 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_72, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 433 'partselect' 'tmp_5215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 434 [1/1] (0.57ns)   --->   "%icmp_ln42_301 = icmp_eq  i3 %tmp_5215, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 434 'icmp' 'icmp_ln42_301' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "%tmp_5216 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_72, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 435 'partselect' 'tmp_5216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 436 [1/1] (0.70ns)   --->   "%icmp_ln42_302 = icmp_eq  i4 %tmp_5216, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 436 'icmp' 'icmp_ln42_302' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 437 [1/1] (0.70ns)   --->   "%icmp_ln42_303 = icmp_eq  i4 %tmp_5216, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 437 'icmp' 'icmp_ln42_303' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_532)   --->   "%select_ln42_300 = select i1 %and_ln42_529, i1 %icmp_ln42_302, i1 %icmp_ln42_303" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 438 'select' 'select_ln42_300' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_533)   --->   "%tmp_13847 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_72, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 439 'bitselect' 'tmp_13847' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_533)   --->   "%xor_ln42_328 = xor i1 %tmp_13847, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 440 'xor' 'xor_ln42_328' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_533)   --->   "%and_ln42_530 = and i1 %icmp_ln42_301, i1 %xor_ln42_328" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 441 'and' 'and_ln42_530' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_533)   --->   "%select_ln42_301 = select i1 %and_ln42_529, i1 %and_ln42_530, i1 %icmp_ln42_302" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 442 'select' 'select_ln42_301' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_532)   --->   "%xor_ln42_301 = xor i1 %select_ln42_300, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 443 'xor' 'xor_ln42_301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_532)   --->   "%or_ln42_225 = or i1 %tmp_13846, i1 %xor_ln42_301" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 444 'or' 'or_ln42_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_532)   --->   "%xor_ln42_302 = xor i1 %tmp_13842, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 445 'xor' 'xor_ln42_302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 446 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_532 = and i1 %or_ln42_225, i1 %xor_ln42_302" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 446 'and' 'and_ln42_532' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 447 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_533 = and i1 %tmp_13846, i1 %select_ln42_301" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 447 'and' 'and_ln42_533' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 448 [1/1] (0.00ns)   --->   "%sext_ln73_93 = sext i13 %weights_93_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 448 'sext' 'sext_ln73_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 449 [1/1] (1.89ns)   --->   "%mul_ln73_73 = mul i26 %sext_ln73_91, i26 %sext_ln73_93" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 449 'mul' 'mul_ln73_73' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 450 [1/1] (0.00ns)   --->   "%tmp_13848 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_73, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 450 'bitselect' 'tmp_13848' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_73)   --->   "%trunc_ln42_68 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_73, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 451 'partselect' 'trunc_ln42_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_73)   --->   "%tmp_13849 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_73, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 452 'bitselect' 'tmp_13849' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_73)   --->   "%tmp_13850 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_73, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 453 'bitselect' 'tmp_13850' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 454 [1/1] (0.00ns)   --->   "%trunc_ln42_88 = trunc i26 %mul_ln73_73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 454 'trunc' 'trunc_ln42_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 455 [1/1] (0.70ns)   --->   "%icmp_ln42_304 = icmp_ne  i8 %trunc_ln42_88, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 455 'icmp' 'icmp_ln42_304' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_536)   --->   "%tmp_13851 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_73, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 456 'bitselect' 'tmp_13851' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_73)   --->   "%or_ln42_227 = or i1 %tmp_13849, i1 %icmp_ln42_304" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 457 'or' 'or_ln42_227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_73)   --->   "%and_ln42_535 = and i1 %or_ln42_227, i1 %tmp_13850" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 458 'and' 'and_ln42_535' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_73)   --->   "%zext_ln42_73 = zext i1 %and_ln42_535" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 459 'zext' 'zext_ln42_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 460 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_73 = add i13 %trunc_ln42_68, i13 %zext_ln42_73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 460 'add' 'add_ln42_73' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 461 [1/1] (0.00ns)   --->   "%tmp_13852 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_73, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 461 'bitselect' 'tmp_13852' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_536)   --->   "%xor_ln42_304 = xor i1 %tmp_13852, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 462 'xor' 'xor_ln42_304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 463 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_536 = and i1 %tmp_13851, i1 %xor_ln42_304" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 463 'and' 'and_ln42_536' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 464 [1/1] (0.00ns)   --->   "%tmp_5217 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_73, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 464 'partselect' 'tmp_5217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 465 [1/1] (0.57ns)   --->   "%icmp_ln42_305 = icmp_eq  i3 %tmp_5217, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 465 'icmp' 'icmp_ln42_305' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 466 [1/1] (0.00ns)   --->   "%tmp_5218 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_73, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 466 'partselect' 'tmp_5218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 467 [1/1] (0.70ns)   --->   "%icmp_ln42_306 = icmp_eq  i4 %tmp_5218, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 467 'icmp' 'icmp_ln42_306' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 468 [1/1] (0.70ns)   --->   "%icmp_ln42_307 = icmp_eq  i4 %tmp_5218, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 468 'icmp' 'icmp_ln42_307' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_539)   --->   "%select_ln42_304 = select i1 %and_ln42_536, i1 %icmp_ln42_306, i1 %icmp_ln42_307" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 469 'select' 'select_ln42_304' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_540)   --->   "%tmp_13853 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_73, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 470 'bitselect' 'tmp_13853' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_540)   --->   "%xor_ln42_329 = xor i1 %tmp_13853, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 471 'xor' 'xor_ln42_329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_540)   --->   "%and_ln42_537 = and i1 %icmp_ln42_305, i1 %xor_ln42_329" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 472 'and' 'and_ln42_537' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_540)   --->   "%select_ln42_305 = select i1 %and_ln42_536, i1 %and_ln42_537, i1 %icmp_ln42_306" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 473 'select' 'select_ln42_305' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_539)   --->   "%xor_ln42_305 = xor i1 %select_ln42_304, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 474 'xor' 'xor_ln42_305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_539)   --->   "%or_ln42_228 = or i1 %tmp_13852, i1 %xor_ln42_305" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 475 'or' 'or_ln42_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_539)   --->   "%xor_ln42_306 = xor i1 %tmp_13848, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 476 'xor' 'xor_ln42_306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 477 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_539 = and i1 %or_ln42_228, i1 %xor_ln42_306" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 477 'and' 'and_ln42_539' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 478 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_540 = and i1 %tmp_13852, i1 %select_ln42_305" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 478 'and' 'and_ln42_540' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 479 [1/1] (0.00ns)   --->   "%sext_ln73_94 = sext i13 %weights_94_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 479 'sext' 'sext_ln73_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 480 [1/1] (1.89ns)   --->   "%mul_ln73_74 = mul i26 %sext_ln73_91, i26 %sext_ln73_94" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 480 'mul' 'mul_ln73_74' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 481 [1/1] (0.00ns)   --->   "%tmp_13854 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_74, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 481 'bitselect' 'tmp_13854' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_74)   --->   "%trunc_ln42_69 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_74, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 482 'partselect' 'trunc_ln42_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_74)   --->   "%tmp_13855 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_74, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 483 'bitselect' 'tmp_13855' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_74)   --->   "%tmp_13856 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_74, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 484 'bitselect' 'tmp_13856' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 485 [1/1] (0.00ns)   --->   "%trunc_ln42_89 = trunc i26 %mul_ln73_74" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 485 'trunc' 'trunc_ln42_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 486 [1/1] (0.70ns)   --->   "%icmp_ln42_308 = icmp_ne  i8 %trunc_ln42_89, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 486 'icmp' 'icmp_ln42_308' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_543)   --->   "%tmp_13857 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_74, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 487 'bitselect' 'tmp_13857' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_74)   --->   "%or_ln42_230 = or i1 %tmp_13855, i1 %icmp_ln42_308" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 488 'or' 'or_ln42_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_74)   --->   "%and_ln42_542 = and i1 %or_ln42_230, i1 %tmp_13856" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 489 'and' 'and_ln42_542' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_74)   --->   "%zext_ln42_74 = zext i1 %and_ln42_542" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 490 'zext' 'zext_ln42_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 491 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_74 = add i13 %trunc_ln42_69, i13 %zext_ln42_74" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 491 'add' 'add_ln42_74' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 492 [1/1] (0.00ns)   --->   "%tmp_13858 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_74, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 492 'bitselect' 'tmp_13858' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_543)   --->   "%xor_ln42_308 = xor i1 %tmp_13858, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 493 'xor' 'xor_ln42_308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 494 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_543 = and i1 %tmp_13857, i1 %xor_ln42_308" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 494 'and' 'and_ln42_543' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 495 [1/1] (0.00ns)   --->   "%tmp_5219 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_74, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 495 'partselect' 'tmp_5219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 496 [1/1] (0.57ns)   --->   "%icmp_ln42_309 = icmp_eq  i3 %tmp_5219, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 496 'icmp' 'icmp_ln42_309' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 497 [1/1] (0.00ns)   --->   "%tmp_5220 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_74, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 497 'partselect' 'tmp_5220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 498 [1/1] (0.70ns)   --->   "%icmp_ln42_310 = icmp_eq  i4 %tmp_5220, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 498 'icmp' 'icmp_ln42_310' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 499 [1/1] (0.70ns)   --->   "%icmp_ln42_311 = icmp_eq  i4 %tmp_5220, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 499 'icmp' 'icmp_ln42_311' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_546)   --->   "%select_ln42_308 = select i1 %and_ln42_543, i1 %icmp_ln42_310, i1 %icmp_ln42_311" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 500 'select' 'select_ln42_308' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_547)   --->   "%tmp_13859 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_74, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 501 'bitselect' 'tmp_13859' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_547)   --->   "%xor_ln42_330 = xor i1 %tmp_13859, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 502 'xor' 'xor_ln42_330' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_547)   --->   "%and_ln42_544 = and i1 %icmp_ln42_309, i1 %xor_ln42_330" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 503 'and' 'and_ln42_544' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_547)   --->   "%select_ln42_309 = select i1 %and_ln42_543, i1 %and_ln42_544, i1 %icmp_ln42_310" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 504 'select' 'select_ln42_309' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_546)   --->   "%xor_ln42_309 = xor i1 %select_ln42_308, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 505 'xor' 'xor_ln42_309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_546)   --->   "%or_ln42_231 = or i1 %tmp_13858, i1 %xor_ln42_309" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 506 'or' 'or_ln42_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_546)   --->   "%xor_ln42_310 = xor i1 %tmp_13854, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 507 'xor' 'xor_ln42_310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 508 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_546 = and i1 %or_ln42_231, i1 %xor_ln42_310" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 508 'and' 'and_ln42_546' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 509 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_547 = and i1 %tmp_13858, i1 %select_ln42_309" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 509 'and' 'and_ln42_547' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 510 [1/1] (0.00ns)   --->   "%sext_ln73_95 = sext i13 %weights_95_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 510 'sext' 'sext_ln73_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 511 [1/1] (1.89ns)   --->   "%mul_ln73_75 = mul i26 %sext_ln73_91, i26 %sext_ln73_95" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 511 'mul' 'mul_ln73_75' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 512 [1/1] (0.00ns)   --->   "%tmp_13860 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_75, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 512 'bitselect' 'tmp_13860' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_75)   --->   "%trunc_ln42_70 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_75, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 513 'partselect' 'trunc_ln42_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_75)   --->   "%tmp_13861 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_75, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 514 'bitselect' 'tmp_13861' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_75)   --->   "%tmp_13862 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_75, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 515 'bitselect' 'tmp_13862' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 516 [1/1] (0.00ns)   --->   "%trunc_ln42_90 = trunc i26 %mul_ln73_75" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 516 'trunc' 'trunc_ln42_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 517 [1/1] (0.70ns)   --->   "%icmp_ln42_312 = icmp_ne  i8 %trunc_ln42_90, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 517 'icmp' 'icmp_ln42_312' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_550)   --->   "%tmp_13863 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_75, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 518 'bitselect' 'tmp_13863' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_75)   --->   "%or_ln42_233 = or i1 %tmp_13861, i1 %icmp_ln42_312" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 519 'or' 'or_ln42_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_75)   --->   "%and_ln42_549 = and i1 %or_ln42_233, i1 %tmp_13862" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 520 'and' 'and_ln42_549' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_75)   --->   "%zext_ln42_75 = zext i1 %and_ln42_549" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 521 'zext' 'zext_ln42_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 522 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_75 = add i13 %trunc_ln42_70, i13 %zext_ln42_75" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 522 'add' 'add_ln42_75' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 523 [1/1] (0.00ns)   --->   "%tmp_13864 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_75, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 523 'bitselect' 'tmp_13864' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_550)   --->   "%xor_ln42_312 = xor i1 %tmp_13864, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 524 'xor' 'xor_ln42_312' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 525 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_550 = and i1 %tmp_13863, i1 %xor_ln42_312" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 525 'and' 'and_ln42_550' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 526 [1/1] (0.00ns)   --->   "%tmp_5221 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_75, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 526 'partselect' 'tmp_5221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 527 [1/1] (0.57ns)   --->   "%icmp_ln42_313 = icmp_eq  i3 %tmp_5221, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 527 'icmp' 'icmp_ln42_313' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 528 [1/1] (0.00ns)   --->   "%tmp_5222 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_75, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 528 'partselect' 'tmp_5222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 529 [1/1] (0.70ns)   --->   "%icmp_ln42_314 = icmp_eq  i4 %tmp_5222, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 529 'icmp' 'icmp_ln42_314' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 530 [1/1] (0.70ns)   --->   "%icmp_ln42_315 = icmp_eq  i4 %tmp_5222, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 530 'icmp' 'icmp_ln42_315' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_553)   --->   "%select_ln42_312 = select i1 %and_ln42_550, i1 %icmp_ln42_314, i1 %icmp_ln42_315" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 531 'select' 'select_ln42_312' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_554)   --->   "%tmp_13865 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_75, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 532 'bitselect' 'tmp_13865' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_554)   --->   "%xor_ln42_331 = xor i1 %tmp_13865, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 533 'xor' 'xor_ln42_331' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_554)   --->   "%and_ln42_551 = and i1 %icmp_ln42_313, i1 %xor_ln42_331" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 534 'and' 'and_ln42_551' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_554)   --->   "%select_ln42_313 = select i1 %and_ln42_550, i1 %and_ln42_551, i1 %icmp_ln42_314" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 535 'select' 'select_ln42_313' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_553)   --->   "%xor_ln42_313 = xor i1 %select_ln42_312, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 536 'xor' 'xor_ln42_313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_553)   --->   "%or_ln42_234 = or i1 %tmp_13864, i1 %xor_ln42_313" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 537 'or' 'or_ln42_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_553)   --->   "%xor_ln42_314 = xor i1 %tmp_13860, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 538 'xor' 'xor_ln42_314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 539 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_553 = and i1 %or_ln42_234, i1 %xor_ln42_314" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 539 'and' 'and_ln42_553' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 540 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_554 = and i1 %tmp_13864, i1 %select_ln42_313" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 540 'and' 'and_ln42_554' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.98>
ST_2 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_190)   --->   "%and_ln42_447 = and i1 %and_ln42_445, i1 %icmp_ln42_254" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 541 'and' 'and_ln42_447' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_190)   --->   "%or_ln42_236 = or i1 %and_ln42_447, i1 %and_ln42_449" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 542 'or' 'or_ln42_236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_190)   --->   "%xor_ln42_255 = xor i1 %or_ln42_236, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 543 'xor' 'xor_ln42_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_190)   --->   "%and_ln42_450 = and i1 %tmp, i1 %xor_ln42_255" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 544 'and' 'and_ln42_450' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_255)   --->   "%select_ln42_254 = select i1 %and_ln42_448, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 545 'select' 'select_ln42_254' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 546 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_190 = or i1 %and_ln42_448, i1 %and_ln42_450" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 546 'or' 'or_ln42_190' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 547 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_255 = select i1 %or_ln42_190, i13 %select_ln42_254, i13 %add_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 547 'select' 'select_ln42_255' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_193)   --->   "%and_ln42_454 = and i1 %and_ln42_452, i1 %icmp_ln42_258" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 548 'and' 'and_ln42_454' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_193)   --->   "%or_ln42_237 = or i1 %and_ln42_454, i1 %and_ln42_456" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 549 'or' 'or_ln42_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_193)   --->   "%xor_ln42_259 = xor i1 %or_ln42_237, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 550 'xor' 'xor_ln42_259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_193)   --->   "%and_ln42_457 = and i1 %tmp_13776, i1 %xor_ln42_259" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 551 'and' 'and_ln42_457' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_259)   --->   "%select_ln42_258 = select i1 %and_ln42_455, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 552 'select' 'select_ln42_258' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 553 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_193 = or i1 %and_ln42_455, i1 %and_ln42_457" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 553 'or' 'or_ln42_193' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 554 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_259 = select i1 %or_ln42_193, i13 %select_ln42_258, i13 %add_ln42_61" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 554 'select' 'select_ln42_259' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_196)   --->   "%and_ln42_461 = and i1 %and_ln42_459, i1 %icmp_ln42_262" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 555 'and' 'and_ln42_461' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_196)   --->   "%or_ln42_238 = or i1 %and_ln42_461, i1 %and_ln42_463" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 556 'or' 'or_ln42_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_196)   --->   "%xor_ln42_263 = xor i1 %or_ln42_238, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 557 'xor' 'xor_ln42_263' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_196)   --->   "%and_ln42_464 = and i1 %tmp_13782, i1 %xor_ln42_263" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 558 'and' 'and_ln42_464' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_263)   --->   "%select_ln42_262 = select i1 %and_ln42_462, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 559 'select' 'select_ln42_262' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 560 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_196 = or i1 %and_ln42_462, i1 %and_ln42_464" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 560 'or' 'or_ln42_196' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 561 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_263 = select i1 %or_ln42_196, i13 %select_ln42_262, i13 %add_ln42_62" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 561 'select' 'select_ln42_263' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_199)   --->   "%and_ln42_468 = and i1 %and_ln42_466, i1 %icmp_ln42_266" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 562 'and' 'and_ln42_468' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_199)   --->   "%or_ln42_239 = or i1 %and_ln42_468, i1 %and_ln42_470" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 563 'or' 'or_ln42_239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_199)   --->   "%xor_ln42_267 = xor i1 %or_ln42_239, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 564 'xor' 'xor_ln42_267' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_199)   --->   "%and_ln42_471 = and i1 %tmp_13788, i1 %xor_ln42_267" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 565 'and' 'and_ln42_471' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_267)   --->   "%select_ln42_266 = select i1 %and_ln42_469, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 566 'select' 'select_ln42_266' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 567 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_199 = or i1 %and_ln42_469, i1 %and_ln42_471" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 567 'or' 'or_ln42_199' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 568 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_267 = select i1 %or_ln42_199, i13 %select_ln42_266, i13 %add_ln42_63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 568 'select' 'select_ln42_267' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_202)   --->   "%and_ln42_475 = and i1 %and_ln42_473, i1 %icmp_ln42_270" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 569 'and' 'and_ln42_475' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_202)   --->   "%or_ln42_240 = or i1 %and_ln42_475, i1 %and_ln42_477" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 570 'or' 'or_ln42_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_202)   --->   "%xor_ln42_271 = xor i1 %or_ln42_240, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 571 'xor' 'xor_ln42_271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_202)   --->   "%and_ln42_478 = and i1 %tmp_13794, i1 %xor_ln42_271" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 572 'and' 'and_ln42_478' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_271)   --->   "%select_ln42_270 = select i1 %and_ln42_476, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 573 'select' 'select_ln42_270' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 574 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_202 = or i1 %and_ln42_476, i1 %and_ln42_478" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 574 'or' 'or_ln42_202' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 575 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_271 = select i1 %or_ln42_202, i13 %select_ln42_270, i13 %add_ln42_64" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 575 'select' 'select_ln42_271' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_205)   --->   "%and_ln42_482 = and i1 %and_ln42_480, i1 %icmp_ln42_274" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 576 'and' 'and_ln42_482' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_205)   --->   "%or_ln42_241 = or i1 %and_ln42_482, i1 %and_ln42_484" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 577 'or' 'or_ln42_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_205)   --->   "%xor_ln42_275 = xor i1 %or_ln42_241, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 578 'xor' 'xor_ln42_275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 579 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_205)   --->   "%and_ln42_485 = and i1 %tmp_13800, i1 %xor_ln42_275" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 579 'and' 'and_ln42_485' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 580 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_275)   --->   "%select_ln42_274 = select i1 %and_ln42_483, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 580 'select' 'select_ln42_274' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 581 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_205 = or i1 %and_ln42_483, i1 %and_ln42_485" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 581 'or' 'or_ln42_205' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 582 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_275 = select i1 %or_ln42_205, i13 %select_ln42_274, i13 %add_ln42_65" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 582 'select' 'select_ln42_275' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_208)   --->   "%and_ln42_489 = and i1 %and_ln42_487, i1 %icmp_ln42_278" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 583 'and' 'and_ln42_489' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_208)   --->   "%or_ln42_242 = or i1 %and_ln42_489, i1 %and_ln42_491" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 584 'or' 'or_ln42_242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_208)   --->   "%xor_ln42_279 = xor i1 %or_ln42_242, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 585 'xor' 'xor_ln42_279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_208)   --->   "%and_ln42_492 = and i1 %tmp_13806, i1 %xor_ln42_279" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 586 'and' 'and_ln42_492' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_279)   --->   "%select_ln42_278 = select i1 %and_ln42_490, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 587 'select' 'select_ln42_278' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 588 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_208 = or i1 %and_ln42_490, i1 %and_ln42_492" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 588 'or' 'or_ln42_208' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 589 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_279 = select i1 %or_ln42_208, i13 %select_ln42_278, i13 %add_ln42_66" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 589 'select' 'select_ln42_279' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_211)   --->   "%and_ln42_496 = and i1 %and_ln42_494, i1 %icmp_ln42_282" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 590 'and' 'and_ln42_496' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 591 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_211)   --->   "%or_ln42_243 = or i1 %and_ln42_496, i1 %and_ln42_498" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 591 'or' 'or_ln42_243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_211)   --->   "%xor_ln42_283 = xor i1 %or_ln42_243, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 592 'xor' 'xor_ln42_283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_211)   --->   "%and_ln42_499 = and i1 %tmp_13812, i1 %xor_ln42_283" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 593 'and' 'and_ln42_499' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_283)   --->   "%select_ln42_282 = select i1 %and_ln42_497, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 594 'select' 'select_ln42_282' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 595 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_211 = or i1 %and_ln42_497, i1 %and_ln42_499" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 595 'or' 'or_ln42_211' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 596 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_283 = select i1 %or_ln42_211, i13 %select_ln42_282, i13 %add_ln42_67" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 596 'select' 'select_ln42_283' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_214)   --->   "%and_ln42_503 = and i1 %and_ln42_501, i1 %icmp_ln42_286" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 597 'and' 'and_ln42_503' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_214)   --->   "%or_ln42_244 = or i1 %and_ln42_503, i1 %and_ln42_505" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 598 'or' 'or_ln42_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_214)   --->   "%xor_ln42_287 = xor i1 %or_ln42_244, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 599 'xor' 'xor_ln42_287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_214)   --->   "%and_ln42_506 = and i1 %tmp_13818, i1 %xor_ln42_287" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 600 'and' 'and_ln42_506' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_287)   --->   "%select_ln42_286 = select i1 %and_ln42_504, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 601 'select' 'select_ln42_286' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 602 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_214 = or i1 %and_ln42_504, i1 %and_ln42_506" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 602 'or' 'or_ln42_214' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 603 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_287 = select i1 %or_ln42_214, i13 %select_ln42_286, i13 %add_ln42_68" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 603 'select' 'select_ln42_287' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_217)   --->   "%and_ln42_510 = and i1 %and_ln42_508, i1 %icmp_ln42_290" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 604 'and' 'and_ln42_510' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_217)   --->   "%or_ln42_245 = or i1 %and_ln42_510, i1 %and_ln42_512" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 605 'or' 'or_ln42_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_217)   --->   "%xor_ln42_291 = xor i1 %or_ln42_245, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 606 'xor' 'xor_ln42_291' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_217)   --->   "%and_ln42_513 = and i1 %tmp_13824, i1 %xor_ln42_291" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 607 'and' 'and_ln42_513' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_291)   --->   "%select_ln42_290 = select i1 %and_ln42_511, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 608 'select' 'select_ln42_290' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 609 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_217 = or i1 %and_ln42_511, i1 %and_ln42_513" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 609 'or' 'or_ln42_217' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 610 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_291 = select i1 %or_ln42_217, i13 %select_ln42_290, i13 %add_ln42_69" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 610 'select' 'select_ln42_291' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_220)   --->   "%and_ln42_517 = and i1 %and_ln42_515, i1 %icmp_ln42_294" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 611 'and' 'and_ln42_517' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_220)   --->   "%or_ln42_246 = or i1 %and_ln42_517, i1 %and_ln42_519" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 612 'or' 'or_ln42_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_220)   --->   "%xor_ln42_295 = xor i1 %or_ln42_246, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 613 'xor' 'xor_ln42_295' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_220)   --->   "%and_ln42_520 = and i1 %tmp_13830, i1 %xor_ln42_295" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 614 'and' 'and_ln42_520' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_295)   --->   "%select_ln42_294 = select i1 %and_ln42_518, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 615 'select' 'select_ln42_294' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 616 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_220 = or i1 %and_ln42_518, i1 %and_ln42_520" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 616 'or' 'or_ln42_220' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 617 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_295 = select i1 %or_ln42_220, i13 %select_ln42_294, i13 %add_ln42_70" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 617 'select' 'select_ln42_295' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_223)   --->   "%and_ln42_524 = and i1 %and_ln42_522, i1 %icmp_ln42_298" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 618 'and' 'and_ln42_524' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_223)   --->   "%or_ln42_247 = or i1 %and_ln42_524, i1 %and_ln42_526" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 619 'or' 'or_ln42_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_223)   --->   "%xor_ln42_299 = xor i1 %or_ln42_247, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 620 'xor' 'xor_ln42_299' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_223)   --->   "%and_ln42_527 = and i1 %tmp_13836, i1 %xor_ln42_299" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 621 'and' 'and_ln42_527' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_299)   --->   "%select_ln42_298 = select i1 %and_ln42_525, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 622 'select' 'select_ln42_298' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 623 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_223 = or i1 %and_ln42_525, i1 %and_ln42_527" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 623 'or' 'or_ln42_223' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 624 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_299 = select i1 %or_ln42_223, i13 %select_ln42_298, i13 %add_ln42_71" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 624 'select' 'select_ln42_299' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_226)   --->   "%and_ln42_531 = and i1 %and_ln42_529, i1 %icmp_ln42_302" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 625 'and' 'and_ln42_531' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_226)   --->   "%or_ln42_248 = or i1 %and_ln42_531, i1 %and_ln42_533" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 626 'or' 'or_ln42_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_226)   --->   "%xor_ln42_303 = xor i1 %or_ln42_248, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 627 'xor' 'xor_ln42_303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_226)   --->   "%and_ln42_534 = and i1 %tmp_13842, i1 %xor_ln42_303" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 628 'and' 'and_ln42_534' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_303)   --->   "%select_ln42_302 = select i1 %and_ln42_532, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 629 'select' 'select_ln42_302' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 630 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_226 = or i1 %and_ln42_532, i1 %and_ln42_534" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 630 'or' 'or_ln42_226' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 631 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_303 = select i1 %or_ln42_226, i13 %select_ln42_302, i13 %add_ln42_72" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 631 'select' 'select_ln42_303' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_229)   --->   "%and_ln42_538 = and i1 %and_ln42_536, i1 %icmp_ln42_306" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 632 'and' 'and_ln42_538' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_229)   --->   "%or_ln42_249 = or i1 %and_ln42_538, i1 %and_ln42_540" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 633 'or' 'or_ln42_249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_229)   --->   "%xor_ln42_307 = xor i1 %or_ln42_249, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 634 'xor' 'xor_ln42_307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_229)   --->   "%and_ln42_541 = and i1 %tmp_13848, i1 %xor_ln42_307" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 635 'and' 'and_ln42_541' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_307)   --->   "%select_ln42_306 = select i1 %and_ln42_539, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 636 'select' 'select_ln42_306' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 637 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_229 = or i1 %and_ln42_539, i1 %and_ln42_541" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 637 'or' 'or_ln42_229' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 638 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_307 = select i1 %or_ln42_229, i13 %select_ln42_306, i13 %add_ln42_73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 638 'select' 'select_ln42_307' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 639 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_232)   --->   "%and_ln42_545 = and i1 %and_ln42_543, i1 %icmp_ln42_310" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 639 'and' 'and_ln42_545' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_232)   --->   "%or_ln42_250 = or i1 %and_ln42_545, i1 %and_ln42_547" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 640 'or' 'or_ln42_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_232)   --->   "%xor_ln42_311 = xor i1 %or_ln42_250, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 641 'xor' 'xor_ln42_311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_232)   --->   "%and_ln42_548 = and i1 %tmp_13854, i1 %xor_ln42_311" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 642 'and' 'and_ln42_548' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 643 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_311)   --->   "%select_ln42_310 = select i1 %and_ln42_546, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 643 'select' 'select_ln42_310' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 644 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_232 = or i1 %and_ln42_546, i1 %and_ln42_548" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 644 'or' 'or_ln42_232' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 645 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_311 = select i1 %or_ln42_232, i13 %select_ln42_310, i13 %add_ln42_74" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 645 'select' 'select_ln42_311' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_235)   --->   "%and_ln42_552 = and i1 %and_ln42_550, i1 %icmp_ln42_314" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 646 'and' 'and_ln42_552' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 647 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_235)   --->   "%or_ln42_251 = or i1 %and_ln42_552, i1 %and_ln42_554" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 647 'or' 'or_ln42_251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_235)   --->   "%xor_ln42_315 = xor i1 %or_ln42_251, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 648 'xor' 'xor_ln42_315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_235)   --->   "%and_ln42_555 = and i1 %tmp_13860, i1 %xor_ln42_315" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 649 'and' 'and_ln42_555' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_315)   --->   "%select_ln42_314 = select i1 %and_ln42_553, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 650 'select' 'select_ln42_314' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 651 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_235 = or i1 %and_ln42_553, i1 %and_ln42_555" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 651 'or' 'or_ln42_235' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 652 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_315 = select i1 %or_ln42_235, i13 %select_ln42_314, i13 %add_ln42_75" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 652 'select' 'select_ln42_315' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 653 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i13 %select_ln42_255" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 653 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 654 [1/1] (0.00ns)   --->   "%sext_ln58_93 = sext i13 %select_ln42_271" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 654 'sext' 'sext_ln58_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 655 [1/1] (0.75ns)   --->   "%add_ln58_60 = add i13 %select_ln42_271, i13 %select_ln42_255" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 655 'add' 'add_ln58_60' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 656 [1/1] (0.75ns)   --->   "%add_ln58 = add i14 %sext_ln58_93, i14 %sext_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 656 'add' 'add_ln58' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 657 [1/1] (0.00ns)   --->   "%tmp_13866 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 657 'bitselect' 'tmp_13866' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 658 [1/1] (0.00ns)   --->   "%tmp_13867 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_60, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 658 'bitselect' 'tmp_13867' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_142)   --->   "%xor_ln58 = xor i1 %tmp_13866, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 659 'xor' 'xor_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_142)   --->   "%and_ln58 = and i1 %tmp_13867, i1 %xor_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 660 'and' 'and_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 661 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_141)   --->   "%xor_ln58_189 = xor i1 %tmp_13867, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 661 'xor' 'xor_ln58_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_141)   --->   "%and_ln58_93 = and i1 %tmp_13866, i1 %xor_ln58_189" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 662 'and' 'and_ln58_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 663 [1/1] (0.12ns)   --->   "%xor_ln58_190 = xor i1 %tmp_13866, i1 %tmp_13867" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 663 'xor' 'xor_ln58_190' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_142)   --->   "%xor_ln58_191 = xor i1 %xor_ln58_190, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 664 'xor' 'xor_ln58_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_142)   --->   "%or_ln58 = or i1 %and_ln58, i1 %xor_ln58_191" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 665 'or' 'or_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_142)   --->   "%select_ln58 = select i1 %xor_ln58_190, i13 4095, i13 %add_ln58_60" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 666 'select' 'select_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 667 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_141 = select i1 %and_ln58_93, i13 4096, i13 %add_ln58_60" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 667 'select' 'select_ln58_141' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 668 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_142 = select i1 %or_ln58, i13 %select_ln58, i13 %select_ln58_141" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 668 'select' 'select_ln58_142' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 669 [1/1] (0.00ns)   --->   "%sext_ln58_94 = sext i13 %select_ln42_259" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 669 'sext' 'sext_ln58_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 670 [1/1] (0.00ns)   --->   "%sext_ln58_95 = sext i13 %select_ln42_275" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 670 'sext' 'sext_ln58_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 671 [1/1] (0.75ns)   --->   "%add_ln58_61 = add i13 %select_ln42_275, i13 %select_ln42_259" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 671 'add' 'add_ln58_61' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 672 [1/1] (0.75ns)   --->   "%add_ln58_45 = add i14 %sext_ln58_95, i14 %sext_ln58_94" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 672 'add' 'add_ln58_45' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 673 [1/1] (0.00ns)   --->   "%tmp_13868 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_45, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 673 'bitselect' 'tmp_13868' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 674 [1/1] (0.00ns)   --->   "%tmp_13869 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_61, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 674 'bitselect' 'tmp_13869' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_145)   --->   "%xor_ln58_192 = xor i1 %tmp_13868, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 675 'xor' 'xor_ln58_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_145)   --->   "%and_ln58_94 = and i1 %tmp_13869, i1 %xor_ln58_192" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 676 'and' 'and_ln58_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_144)   --->   "%xor_ln58_193 = xor i1 %tmp_13869, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 677 'xor' 'xor_ln58_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_144)   --->   "%and_ln58_95 = and i1 %tmp_13868, i1 %xor_ln58_193" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 678 'and' 'and_ln58_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 679 [1/1] (0.12ns)   --->   "%xor_ln58_194 = xor i1 %tmp_13868, i1 %tmp_13869" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 679 'xor' 'xor_ln58_194' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 680 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_145)   --->   "%xor_ln58_195 = xor i1 %xor_ln58_194, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 680 'xor' 'xor_ln58_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 681 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_145)   --->   "%or_ln58_45 = or i1 %and_ln58_94, i1 %xor_ln58_195" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 681 'or' 'or_ln58_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_145)   --->   "%select_ln58_143 = select i1 %xor_ln58_194, i13 4095, i13 %add_ln58_61" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 682 'select' 'select_ln58_143' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 683 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_144 = select i1 %and_ln58_95, i13 4096, i13 %add_ln58_61" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 683 'select' 'select_ln58_144' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 684 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_145 = select i1 %or_ln58_45, i13 %select_ln58_143, i13 %select_ln58_144" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 684 'select' 'select_ln58_145' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 685 [1/1] (0.00ns)   --->   "%sext_ln58_96 = sext i13 %select_ln42_263" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 685 'sext' 'sext_ln58_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 686 [1/1] (0.00ns)   --->   "%sext_ln58_97 = sext i13 %select_ln42_279" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 686 'sext' 'sext_ln58_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 687 [1/1] (0.75ns)   --->   "%add_ln58_62 = add i13 %select_ln42_279, i13 %select_ln42_263" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 687 'add' 'add_ln58_62' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 688 [1/1] (0.75ns)   --->   "%add_ln58_46 = add i14 %sext_ln58_97, i14 %sext_ln58_96" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 688 'add' 'add_ln58_46' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 689 [1/1] (0.00ns)   --->   "%tmp_13870 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_46, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 689 'bitselect' 'tmp_13870' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 690 [1/1] (0.00ns)   --->   "%tmp_13871 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_62, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 690 'bitselect' 'tmp_13871' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 691 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_148)   --->   "%xor_ln58_196 = xor i1 %tmp_13870, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 691 'xor' 'xor_ln58_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 692 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_148)   --->   "%and_ln58_96 = and i1 %tmp_13871, i1 %xor_ln58_196" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 692 'and' 'and_ln58_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 693 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_147)   --->   "%xor_ln58_197 = xor i1 %tmp_13871, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 693 'xor' 'xor_ln58_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 694 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_147)   --->   "%and_ln58_97 = and i1 %tmp_13870, i1 %xor_ln58_197" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 694 'and' 'and_ln58_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 695 [1/1] (0.12ns)   --->   "%xor_ln58_198 = xor i1 %tmp_13870, i1 %tmp_13871" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 695 'xor' 'xor_ln58_198' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 696 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_148)   --->   "%xor_ln58_199 = xor i1 %xor_ln58_198, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 696 'xor' 'xor_ln58_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 697 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_148)   --->   "%or_ln58_46 = or i1 %and_ln58_96, i1 %xor_ln58_199" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 697 'or' 'or_ln58_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 698 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_148)   --->   "%select_ln58_146 = select i1 %xor_ln58_198, i13 4095, i13 %add_ln58_62" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 698 'select' 'select_ln58_146' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 699 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_147 = select i1 %and_ln58_97, i13 4096, i13 %add_ln58_62" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 699 'select' 'select_ln58_147' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 700 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_148 = select i1 %or_ln58_46, i13 %select_ln58_146, i13 %select_ln58_147" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 700 'select' 'select_ln58_148' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 701 [1/1] (0.00ns)   --->   "%sext_ln58_98 = sext i13 %select_ln42_267" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 701 'sext' 'sext_ln58_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 702 [1/1] (0.00ns)   --->   "%sext_ln58_99 = sext i13 %select_ln42_283" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 702 'sext' 'sext_ln58_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 703 [1/1] (0.75ns)   --->   "%add_ln58_63 = add i13 %select_ln42_283, i13 %select_ln42_267" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 703 'add' 'add_ln58_63' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 704 [1/1] (0.75ns)   --->   "%add_ln58_47 = add i14 %sext_ln58_99, i14 %sext_ln58_98" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 704 'add' 'add_ln58_47' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 705 [1/1] (0.00ns)   --->   "%tmp_13872 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_47, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 705 'bitselect' 'tmp_13872' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 706 [1/1] (0.00ns)   --->   "%tmp_13873 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_63, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 706 'bitselect' 'tmp_13873' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 707 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_151)   --->   "%xor_ln58_200 = xor i1 %tmp_13872, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 707 'xor' 'xor_ln58_200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 708 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_151)   --->   "%and_ln58_98 = and i1 %tmp_13873, i1 %xor_ln58_200" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 708 'and' 'and_ln58_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 709 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_150)   --->   "%xor_ln58_201 = xor i1 %tmp_13873, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 709 'xor' 'xor_ln58_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 710 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_150)   --->   "%and_ln58_99 = and i1 %tmp_13872, i1 %xor_ln58_201" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 710 'and' 'and_ln58_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 711 [1/1] (0.12ns)   --->   "%xor_ln58_202 = xor i1 %tmp_13872, i1 %tmp_13873" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 711 'xor' 'xor_ln58_202' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 712 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_151)   --->   "%xor_ln58_203 = xor i1 %xor_ln58_202, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 712 'xor' 'xor_ln58_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 713 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_151)   --->   "%or_ln58_47 = or i1 %and_ln58_98, i1 %xor_ln58_203" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 713 'or' 'or_ln58_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 714 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_151)   --->   "%select_ln58_149 = select i1 %xor_ln58_202, i13 4095, i13 %add_ln58_63" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 714 'select' 'select_ln58_149' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 715 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_150 = select i1 %and_ln58_99, i13 4096, i13 %add_ln58_63" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 715 'select' 'select_ln58_150' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 716 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_151 = select i1 %or_ln58_47, i13 %select_ln58_149, i13 %select_ln58_150" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 716 'select' 'select_ln58_151' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 717 [1/1] (0.00ns)   --->   "%sext_ln58_100 = sext i13 %select_ln58_142" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 717 'sext' 'sext_ln58_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 718 [1/1] (0.00ns)   --->   "%sext_ln58_101 = sext i13 %select_ln42_287" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 718 'sext' 'sext_ln58_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 719 [1/1] (0.75ns)   --->   "%add_ln58_64 = add i13 %select_ln42_287, i13 %select_ln58_142" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 719 'add' 'add_ln58_64' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 720 [1/1] (0.75ns)   --->   "%add_ln58_48 = add i14 %sext_ln58_101, i14 %sext_ln58_100" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 720 'add' 'add_ln58_48' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 721 [1/1] (0.00ns)   --->   "%tmp_13874 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_48, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 721 'bitselect' 'tmp_13874' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 722 [1/1] (0.00ns)   --->   "%tmp_13875 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_64, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 722 'bitselect' 'tmp_13875' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 723 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_154)   --->   "%xor_ln58_204 = xor i1 %tmp_13874, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 723 'xor' 'xor_ln58_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 724 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_154)   --->   "%and_ln58_100 = and i1 %tmp_13875, i1 %xor_ln58_204" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 724 'and' 'and_ln58_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 725 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_153)   --->   "%xor_ln58_205 = xor i1 %tmp_13875, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 725 'xor' 'xor_ln58_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 726 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_153)   --->   "%and_ln58_101 = and i1 %tmp_13874, i1 %xor_ln58_205" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 726 'and' 'and_ln58_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 727 [1/1] (0.12ns)   --->   "%xor_ln58_206 = xor i1 %tmp_13874, i1 %tmp_13875" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 727 'xor' 'xor_ln58_206' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 728 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_154)   --->   "%xor_ln58_207 = xor i1 %xor_ln58_206, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 728 'xor' 'xor_ln58_207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 729 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_154)   --->   "%or_ln58_48 = or i1 %and_ln58_100, i1 %xor_ln58_207" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 729 'or' 'or_ln58_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 730 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_154)   --->   "%select_ln58_152 = select i1 %xor_ln58_206, i13 4095, i13 %add_ln58_64" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 730 'select' 'select_ln58_152' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 731 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_153 = select i1 %and_ln58_101, i13 4096, i13 %add_ln58_64" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 731 'select' 'select_ln58_153' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 732 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_154 = select i1 %or_ln58_48, i13 %select_ln58_152, i13 %select_ln58_153" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 732 'select' 'select_ln58_154' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 733 [1/1] (0.00ns)   --->   "%sext_ln58_102 = sext i13 %select_ln58_145" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 733 'sext' 'sext_ln58_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 734 [1/1] (0.00ns)   --->   "%sext_ln58_103 = sext i13 %select_ln42_291" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 734 'sext' 'sext_ln58_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 735 [1/1] (0.75ns)   --->   "%add_ln58_65 = add i13 %select_ln42_291, i13 %select_ln58_145" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 735 'add' 'add_ln58_65' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 736 [1/1] (0.75ns)   --->   "%add_ln58_49 = add i14 %sext_ln58_103, i14 %sext_ln58_102" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 736 'add' 'add_ln58_49' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 737 [1/1] (0.00ns)   --->   "%tmp_13876 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_49, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 737 'bitselect' 'tmp_13876' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 738 [1/1] (0.00ns)   --->   "%tmp_13877 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_65, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 738 'bitselect' 'tmp_13877' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 739 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_157)   --->   "%xor_ln58_208 = xor i1 %tmp_13876, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 739 'xor' 'xor_ln58_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 740 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_157)   --->   "%and_ln58_102 = and i1 %tmp_13877, i1 %xor_ln58_208" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 740 'and' 'and_ln58_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 741 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_156)   --->   "%xor_ln58_209 = xor i1 %tmp_13877, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 741 'xor' 'xor_ln58_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 742 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_156)   --->   "%and_ln58_103 = and i1 %tmp_13876, i1 %xor_ln58_209" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 742 'and' 'and_ln58_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 743 [1/1] (0.12ns)   --->   "%xor_ln58_210 = xor i1 %tmp_13876, i1 %tmp_13877" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 743 'xor' 'xor_ln58_210' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 744 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_157)   --->   "%xor_ln58_211 = xor i1 %xor_ln58_210, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 744 'xor' 'xor_ln58_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 745 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_157)   --->   "%or_ln58_49 = or i1 %and_ln58_102, i1 %xor_ln58_211" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 745 'or' 'or_ln58_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 746 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_157)   --->   "%select_ln58_155 = select i1 %xor_ln58_210, i13 4095, i13 %add_ln58_65" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 746 'select' 'select_ln58_155' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 747 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_156 = select i1 %and_ln58_103, i13 4096, i13 %add_ln58_65" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 747 'select' 'select_ln58_156' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 748 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_157 = select i1 %or_ln58_49, i13 %select_ln58_155, i13 %select_ln58_156" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 748 'select' 'select_ln58_157' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 749 [1/1] (0.00ns)   --->   "%sext_ln58_104 = sext i13 %select_ln58_148" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 749 'sext' 'sext_ln58_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 750 [1/1] (0.00ns)   --->   "%sext_ln58_105 = sext i13 %select_ln42_295" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 750 'sext' 'sext_ln58_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 751 [1/1] (0.75ns)   --->   "%add_ln58_66 = add i13 %select_ln42_295, i13 %select_ln58_148" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 751 'add' 'add_ln58_66' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 752 [1/1] (0.75ns)   --->   "%add_ln58_50 = add i14 %sext_ln58_105, i14 %sext_ln58_104" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 752 'add' 'add_ln58_50' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 753 [1/1] (0.00ns)   --->   "%tmp_13878 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_50, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 753 'bitselect' 'tmp_13878' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 754 [1/1] (0.00ns)   --->   "%tmp_13879 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_66, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 754 'bitselect' 'tmp_13879' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 755 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_160)   --->   "%xor_ln58_212 = xor i1 %tmp_13878, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 755 'xor' 'xor_ln58_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 756 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_160)   --->   "%and_ln58_104 = and i1 %tmp_13879, i1 %xor_ln58_212" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 756 'and' 'and_ln58_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 757 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_159)   --->   "%xor_ln58_213 = xor i1 %tmp_13879, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 757 'xor' 'xor_ln58_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 758 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_159)   --->   "%and_ln58_105 = and i1 %tmp_13878, i1 %xor_ln58_213" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 758 'and' 'and_ln58_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 759 [1/1] (0.12ns)   --->   "%xor_ln58_214 = xor i1 %tmp_13878, i1 %tmp_13879" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 759 'xor' 'xor_ln58_214' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 760 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_160)   --->   "%xor_ln58_215 = xor i1 %xor_ln58_214, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 760 'xor' 'xor_ln58_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 761 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_160)   --->   "%or_ln58_50 = or i1 %and_ln58_104, i1 %xor_ln58_215" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 761 'or' 'or_ln58_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 762 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_160)   --->   "%select_ln58_158 = select i1 %xor_ln58_214, i13 4095, i13 %add_ln58_66" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 762 'select' 'select_ln58_158' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 763 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_159 = select i1 %and_ln58_105, i13 4096, i13 %add_ln58_66" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 763 'select' 'select_ln58_159' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 764 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_160 = select i1 %or_ln58_50, i13 %select_ln58_158, i13 %select_ln58_159" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 764 'select' 'select_ln58_160' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 765 [1/1] (0.00ns)   --->   "%sext_ln58_106 = sext i13 %select_ln58_151" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 765 'sext' 'sext_ln58_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 766 [1/1] (0.00ns)   --->   "%sext_ln58_107 = sext i13 %select_ln42_299" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 766 'sext' 'sext_ln58_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 767 [1/1] (0.75ns)   --->   "%add_ln58_67 = add i13 %select_ln42_299, i13 %select_ln58_151" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 767 'add' 'add_ln58_67' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 768 [1/1] (0.75ns)   --->   "%add_ln58_51 = add i14 %sext_ln58_107, i14 %sext_ln58_106" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 768 'add' 'add_ln58_51' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 769 [1/1] (0.00ns)   --->   "%tmp_13880 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_51, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 769 'bitselect' 'tmp_13880' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 770 [1/1] (0.00ns)   --->   "%tmp_13881 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_67, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 770 'bitselect' 'tmp_13881' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 771 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_163)   --->   "%xor_ln58_216 = xor i1 %tmp_13880, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 771 'xor' 'xor_ln58_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 772 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_163)   --->   "%and_ln58_106 = and i1 %tmp_13881, i1 %xor_ln58_216" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 772 'and' 'and_ln58_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 773 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_162)   --->   "%xor_ln58_217 = xor i1 %tmp_13881, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 773 'xor' 'xor_ln58_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 774 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_162)   --->   "%and_ln58_107 = and i1 %tmp_13880, i1 %xor_ln58_217" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 774 'and' 'and_ln58_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 775 [1/1] (0.12ns)   --->   "%xor_ln58_218 = xor i1 %tmp_13880, i1 %tmp_13881" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 775 'xor' 'xor_ln58_218' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 776 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_163)   --->   "%xor_ln58_219 = xor i1 %xor_ln58_218, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 776 'xor' 'xor_ln58_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 777 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_163)   --->   "%or_ln58_51 = or i1 %and_ln58_106, i1 %xor_ln58_219" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 777 'or' 'or_ln58_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 778 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_163)   --->   "%select_ln58_161 = select i1 %xor_ln58_218, i13 4095, i13 %add_ln58_67" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 778 'select' 'select_ln58_161' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 779 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_162 = select i1 %and_ln58_107, i13 4096, i13 %add_ln58_67" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 779 'select' 'select_ln58_162' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 780 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_163 = select i1 %or_ln58_51, i13 %select_ln58_161, i13 %select_ln58_162" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 780 'select' 'select_ln58_163' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 781 [1/1] (0.00ns)   --->   "%sext_ln58_108 = sext i13 %select_ln58_154" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 781 'sext' 'sext_ln58_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 782 [1/1] (0.00ns)   --->   "%sext_ln58_109 = sext i13 %select_ln42_303" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 782 'sext' 'sext_ln58_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 783 [1/1] (0.75ns)   --->   "%add_ln58_68 = add i13 %select_ln42_303, i13 %select_ln58_154" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 783 'add' 'add_ln58_68' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 784 [1/1] (0.75ns)   --->   "%add_ln58_52 = add i14 %sext_ln58_109, i14 %sext_ln58_108" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 784 'add' 'add_ln58_52' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 785 [1/1] (0.00ns)   --->   "%tmp_13882 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_52, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 785 'bitselect' 'tmp_13882' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 786 [1/1] (0.00ns)   --->   "%tmp_13883 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_68, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 786 'bitselect' 'tmp_13883' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 787 [1/1] (0.00ns)   --->   "%sext_ln58_110 = sext i13 %select_ln58_157" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 787 'sext' 'sext_ln58_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 788 [1/1] (0.00ns)   --->   "%sext_ln58_111 = sext i13 %select_ln42_307" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 788 'sext' 'sext_ln58_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 789 [1/1] (0.75ns)   --->   "%add_ln58_69 = add i13 %select_ln42_307, i13 %select_ln58_157" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 789 'add' 'add_ln58_69' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 790 [1/1] (0.75ns)   --->   "%add_ln58_53 = add i14 %sext_ln58_111, i14 %sext_ln58_110" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 790 'add' 'add_ln58_53' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 791 [1/1] (0.00ns)   --->   "%tmp_13884 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_53, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 791 'bitselect' 'tmp_13884' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 792 [1/1] (0.00ns)   --->   "%tmp_13885 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_69, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 792 'bitselect' 'tmp_13885' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 793 [1/1] (0.00ns)   --->   "%sext_ln58_112 = sext i13 %select_ln58_160" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 793 'sext' 'sext_ln58_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 794 [1/1] (0.00ns)   --->   "%sext_ln58_113 = sext i13 %select_ln42_311" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 794 'sext' 'sext_ln58_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 795 [1/1] (0.75ns)   --->   "%add_ln58_70 = add i13 %select_ln42_311, i13 %select_ln58_160" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 795 'add' 'add_ln58_70' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 796 [1/1] (0.75ns)   --->   "%add_ln58_54 = add i14 %sext_ln58_113, i14 %sext_ln58_112" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 796 'add' 'add_ln58_54' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 797 [1/1] (0.00ns)   --->   "%tmp_13886 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_54, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 797 'bitselect' 'tmp_13886' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 798 [1/1] (0.00ns)   --->   "%tmp_13887 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_70, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 798 'bitselect' 'tmp_13887' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 799 [1/1] (0.00ns)   --->   "%sext_ln58_114 = sext i13 %select_ln58_163" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 799 'sext' 'sext_ln58_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 800 [1/1] (0.00ns)   --->   "%sext_ln58_115 = sext i13 %select_ln42_315" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 800 'sext' 'sext_ln58_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 801 [1/1] (0.75ns)   --->   "%add_ln58_71 = add i13 %select_ln42_315, i13 %select_ln58_163" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 801 'add' 'add_ln58_71' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 802 [1/1] (0.75ns)   --->   "%add_ln58_55 = add i14 %sext_ln58_115, i14 %sext_ln58_114" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 802 'add' 'add_ln58_55' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 803 [1/1] (0.00ns)   --->   "%tmp_13888 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_55, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 803 'bitselect' 'tmp_13888' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 804 [1/1] (0.00ns)   --->   "%tmp_13889 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_71, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 804 'bitselect' 'tmp_13889' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.64>
ST_3 : Operation 805 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 805 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 806 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 16, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 806 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 807 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_166)   --->   "%xor_ln58_220 = xor i1 %tmp_13882, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 807 'xor' 'xor_ln58_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 808 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_166)   --->   "%and_ln58_108 = and i1 %tmp_13883, i1 %xor_ln58_220" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 808 'and' 'and_ln58_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 809 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_165)   --->   "%xor_ln58_221 = xor i1 %tmp_13883, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 809 'xor' 'xor_ln58_221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 810 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_165)   --->   "%and_ln58_109 = and i1 %tmp_13882, i1 %xor_ln58_221" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 810 'and' 'and_ln58_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 811 [1/1] (0.12ns)   --->   "%xor_ln58_222 = xor i1 %tmp_13882, i1 %tmp_13883" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 811 'xor' 'xor_ln58_222' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 812 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_166)   --->   "%xor_ln58_223 = xor i1 %xor_ln58_222, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 812 'xor' 'xor_ln58_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 813 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_166)   --->   "%or_ln58_52 = or i1 %and_ln58_108, i1 %xor_ln58_223" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 813 'or' 'or_ln58_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 814 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_166)   --->   "%select_ln58_164 = select i1 %xor_ln58_222, i13 4095, i13 %add_ln58_68" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 814 'select' 'select_ln58_164' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 815 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_165 = select i1 %and_ln58_109, i13 4096, i13 %add_ln58_68" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 815 'select' 'select_ln58_165' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 816 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_166 = select i1 %or_ln58_52, i13 %select_ln58_164, i13 %select_ln58_165" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 816 'select' 'select_ln58_166' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 817 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_169)   --->   "%xor_ln58_224 = xor i1 %tmp_13884, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 817 'xor' 'xor_ln58_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 818 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_169)   --->   "%and_ln58_110 = and i1 %tmp_13885, i1 %xor_ln58_224" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 818 'and' 'and_ln58_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 819 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_168)   --->   "%xor_ln58_225 = xor i1 %tmp_13885, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 819 'xor' 'xor_ln58_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 820 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_168)   --->   "%and_ln58_111 = and i1 %tmp_13884, i1 %xor_ln58_225" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 820 'and' 'and_ln58_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 821 [1/1] (0.12ns)   --->   "%xor_ln58_226 = xor i1 %tmp_13884, i1 %tmp_13885" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 821 'xor' 'xor_ln58_226' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 822 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_169)   --->   "%xor_ln58_227 = xor i1 %xor_ln58_226, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 822 'xor' 'xor_ln58_227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 823 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_169)   --->   "%or_ln58_53 = or i1 %and_ln58_110, i1 %xor_ln58_227" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 823 'or' 'or_ln58_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 824 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_169)   --->   "%select_ln58_167 = select i1 %xor_ln58_226, i13 4095, i13 %add_ln58_69" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 824 'select' 'select_ln58_167' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 825 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_168 = select i1 %and_ln58_111, i13 4096, i13 %add_ln58_69" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 825 'select' 'select_ln58_168' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 826 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_169 = select i1 %or_ln58_53, i13 %select_ln58_167, i13 %select_ln58_168" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 826 'select' 'select_ln58_169' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 827 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_172)   --->   "%xor_ln58_228 = xor i1 %tmp_13886, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 827 'xor' 'xor_ln58_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 828 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_172)   --->   "%and_ln58_112 = and i1 %tmp_13887, i1 %xor_ln58_228" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 828 'and' 'and_ln58_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 829 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_171)   --->   "%xor_ln58_229 = xor i1 %tmp_13887, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 829 'xor' 'xor_ln58_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 830 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_171)   --->   "%and_ln58_113 = and i1 %tmp_13886, i1 %xor_ln58_229" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 830 'and' 'and_ln58_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 831 [1/1] (0.12ns)   --->   "%xor_ln58_230 = xor i1 %tmp_13886, i1 %tmp_13887" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 831 'xor' 'xor_ln58_230' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 832 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_172)   --->   "%xor_ln58_231 = xor i1 %xor_ln58_230, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 832 'xor' 'xor_ln58_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 833 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_172)   --->   "%or_ln58_54 = or i1 %and_ln58_112, i1 %xor_ln58_231" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 833 'or' 'or_ln58_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 834 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_172)   --->   "%select_ln58_170 = select i1 %xor_ln58_230, i13 4095, i13 %add_ln58_70" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 834 'select' 'select_ln58_170' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 835 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_171 = select i1 %and_ln58_113, i13 4096, i13 %add_ln58_70" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 835 'select' 'select_ln58_171' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 836 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_172 = select i1 %or_ln58_54, i13 %select_ln58_170, i13 %select_ln58_171" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 836 'select' 'select_ln58_172' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 837 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_175)   --->   "%xor_ln58_232 = xor i1 %tmp_13888, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 837 'xor' 'xor_ln58_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 838 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_175)   --->   "%and_ln58_114 = and i1 %tmp_13889, i1 %xor_ln58_232" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 838 'and' 'and_ln58_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 839 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_174)   --->   "%xor_ln58_233 = xor i1 %tmp_13889, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 839 'xor' 'xor_ln58_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 840 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_174)   --->   "%and_ln58_115 = and i1 %tmp_13888, i1 %xor_ln58_233" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 840 'and' 'and_ln58_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 841 [1/1] (0.12ns)   --->   "%xor_ln58_234 = xor i1 %tmp_13888, i1 %tmp_13889" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 841 'xor' 'xor_ln58_234' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 842 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_175)   --->   "%xor_ln58_235 = xor i1 %xor_ln58_234, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 842 'xor' 'xor_ln58_235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 843 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_175)   --->   "%or_ln58_55 = or i1 %and_ln58_114, i1 %xor_ln58_235" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 843 'or' 'or_ln58_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 844 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_175)   --->   "%select_ln58_173 = select i1 %xor_ln58_234, i13 4095, i13 %add_ln58_71" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 844 'select' 'select_ln58_173' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 845 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_174 = select i1 %and_ln58_115, i13 4096, i13 %add_ln58_71" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 845 'select' 'select_ln58_174' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 846 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_175 = select i1 %or_ln58_55, i13 %select_ln58_173, i13 %select_ln58_174" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 846 'select' 'select_ln58_175' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 847 [1/1] (0.00ns)   --->   "%mrv = insertvalue i52 <undef>, i13 %select_ln58_166" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 847 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 848 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i52 %mrv, i13 %select_ln58_169" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 848 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 849 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i52 %mrv_1, i13 %select_ln58_172" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 849 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 850 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i52 %mrv_2, i13 %select_ln58_175" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 850 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 851 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i52 %mrv_3" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 851 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 4.339ns
The critical path consists of the following:
	wire read operation ('idx_read') on port 'idx' [36]  (0.000 ns)
	'sparsemux' operation 13 bit ('a') [69]  (0.587 ns)
	'mul' operation 26 bit ('mul_ln73', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42) [72]  (1.892 ns)
	'icmp' operation 1 bit ('icmp_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [78]  (0.705 ns)
	'or' operation 1 bit ('or_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [80]  (0.000 ns)
	'and' operation 1 bit ('and_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [81]  (0.000 ns)
	'add' operation 13 bit ('add_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [83]  (0.755 ns)
	'xor' operation 1 bit ('xor_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [85]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_445', firmware/nnet_utils/nnet_dense_latency.h:42) [86]  (0.122 ns)
	'select' operation 1 bit ('select_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [92]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln42_253', firmware/nnet_utils/nnet_dense_latency.h:42) [98]  (0.000 ns)
	'or' operation 1 bit ('or_ln42_189', firmware/nnet_utils/nnet_dense_latency.h:42) [99]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_448', firmware/nnet_utils/nnet_dense_latency.h:42) [101]  (0.278 ns)

 <State 2>: 3.990ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln42_447', firmware/nnet_utils/nnet_dense_latency.h:42) [97]  (0.000 ns)
	'or' operation 1 bit ('or_ln42_236', firmware/nnet_utils/nnet_dense_latency.h:42) [103]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln42_255', firmware/nnet_utils/nnet_dense_latency.h:42) [104]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_450', firmware/nnet_utils/nnet_dense_latency.h:42) [105]  (0.000 ns)
	'or' operation 1 bit ('or_ln42_190', firmware/nnet_utils/nnet_dense_latency.h:42) [107]  (0.122 ns)
	'select' operation 13 bit ('select_ln42_255', firmware/nnet_utils/nnet_dense_latency.h:42) [108]  (0.321 ns)
	'add' operation 13 bit ('add_ln58_60', firmware/nnet_utils/nnet_dense_latency.h:58) [687]  (0.755 ns)
	'select' operation 13 bit ('select_ln58_141', firmware/nnet_utils/nnet_dense_latency.h:58) [699]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_142', firmware/nnet_utils/nnet_dense_latency.h:58) [700]  (0.321 ns)
	'add' operation 13 bit ('add_ln58_64', firmware/nnet_utils/nnet_dense_latency.h:58) [751]  (0.755 ns)
	'select' operation 13 bit ('select_ln58_153', firmware/nnet_utils/nnet_dense_latency.h:58) [763]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_154', firmware/nnet_utils/nnet_dense_latency.h:58) [764]  (0.321 ns)
	'add' operation 13 bit ('add_ln58_68', firmware/nnet_utils/nnet_dense_latency.h:58) [815]  (0.755 ns)

 <State 3>: 0.641ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln58_221', firmware/nnet_utils/nnet_dense_latency.h:58) [821]  (0.000 ns)
	'and' operation 1 bit ('and_ln58_109', firmware/nnet_utils/nnet_dense_latency.h:58) [822]  (0.000 ns)
	'select' operation 13 bit ('select_ln58_165', firmware/nnet_utils/nnet_dense_latency.h:58) [827]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_166', firmware/nnet_utils/nnet_dense_latency.h:58) [828]  (0.321 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
