Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_8 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_rhs_256_behav xil_defaultlib.tb_rhs_256 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'fifo_read_en' [C:/Repos/ug3-seeg/src/tb_rhs_256.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'fifo_rst' [C:/Repos/ug3-seeg/src/tb_rhs_256.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'fifo_write_en_external' [C:/Repos/ug3-seeg/src/tb_rhs_256.v:98]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'stim_current_step_size' [C:/Repos/ug3-seeg/src/tb_rhs_256.v:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'divisor' [C:/Repos/ug3-seeg/src/rhs_spi_master.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CE' [C:/Repos/ug3-seeg/src/clock_divider.v:12]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'channel' [C:/Repos/ug3-seeg/src/tb_rhs_256.v:177]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'channel' [C:/Repos/ug3-seeg/src/tb_rhs_256.v:186]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'channel' [C:/Repos/ug3-seeg/src/tb_rhs_256.v:195]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'channel' [C:/Repos/ug3-seeg/src/tb_rhs_256.v:204]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'channel' [C:/Repos/ug3-seeg/src/tb_rhs_256.v:213]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'channel' [C:/Repos/ug3-seeg/src/tb_rhs_256.v:222]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'channel' [C:/Repos/ug3-seeg/src/tb_rhs_256.v:231]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'channel' [C:/Repos/ug3-seeg/src/tb_rhs_256.v:240]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'channel' [C:/Repos/ug3-seeg/src/tb_rhs_256.v:249]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'channel' [C:/Repos/ug3-seeg/src/tb_rhs_256.v:258]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'channel' [C:/Repos/ug3-seeg/src/tb_rhs_256.v:267]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'channel' [C:/Repos/ug3-seeg/src/tb_rhs_256.v:276]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'channel' [C:/Repos/ug3-seeg/src/tb_rhs_256.v:285]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'channel' [C:/Repos/ug3-seeg/src/tb_rhs_256.v:294]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'channel' [C:/Repos/ug3-seeg/src/tb_rhs_256.v:303]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'channel' [C:/Repos/ug3-seeg/src/tb_rhs_256.v:312]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
