{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648931611974 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648931611974 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 03 04:33:31 2022 " "Processing started: Sun Apr 03 04:33:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648931611974 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648931611974 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off task -c task " "Command: quartus_map --read_settings_files=on --write_settings_files=off task -c task" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648931611974 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1648931612713 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1648931612713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/data/temp/task/rtl/task1.v 1 1 " "Found 1 design units, including 1 entities, in source file /data/temp/task/rtl/task1.v" { { "Info" "ISGN_ENTITY_NAME" "1 task1 " "Found entity 1: task1" {  } { { "../rtl/task1.v" "" { Text "F:/data/temp/task/rtl/task1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648931620467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648931620467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fifo_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/fifo_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_ip " "Found entity 1: FIFO_ip" {  } { { "ip/FIFO_ip.v" "" { Text "F:/data/temp/task/prj/ip/FIFO_ip.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648931620467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648931620467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/data/temp/task/tb/tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /data/temp/task/tb/tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_task1_vlg_tst " "Found entity 1: tb_task1_vlg_tst" {  } { { "../tb/tb.v" "" { Text "F:/data/temp/task/tb/tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648931620467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648931620467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/data/temp/task/rtl/uart_recv.v 1 1 " "Found 1 design units, including 1 entities, in source file /data/temp/task/rtl/uart_recv.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_recv " "Found entity 1: uart_recv" {  } { { "../rtl/uart_recv.v" "" { Text "F:/data/temp/task/rtl/uart_recv.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648931620467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648931620467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/data/temp/task/rtl/uart_send.v 1 1 " "Found 1 design units, including 1 entities, in source file /data/temp/task/rtl/uart_send.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_send " "Found entity 1: uart_send" {  } { { "../rtl/uart_send.v" "" { Text "F:/data/temp/task/rtl/uart_send.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648931620477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648931620477 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "task1 " "Elaborating entity \"task1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1648931620607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_recv uart_recv:u_uart_recv " "Elaborating entity \"uart_recv\" for hierarchy \"uart_recv:u_uart_recv\"" {  } { { "../rtl/task1.v" "u_uart_recv" { Text "F:/data/temp/task/rtl/task1.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648931620627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_ip FIFO_ip:FIFO_ip_inst " "Elaborating entity \"FIFO_ip\" for hierarchy \"FIFO_ip:FIFO_ip_inst\"" {  } { { "../rtl/task1.v" "FIFO_ip_inst" { Text "F:/data/temp/task/rtl/task1.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648931620657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo FIFO_ip:FIFO_ip_inst\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"FIFO_ip:FIFO_ip_inst\|scfifo:scfifo_component\"" {  } { { "ip/FIFO_ip.v" "scfifo_component" { Text "F:/data/temp/task/prj/ip/FIFO_ip.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648931620877 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO_ip:FIFO_ip_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"FIFO_ip:FIFO_ip_inst\|scfifo:scfifo_component\"" {  } { { "ip/FIFO_ip.v" "" { Text "F:/data/temp/task/prj/ip/FIFO_ip.v" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648931620877 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO_ip:FIFO_ip_inst\|scfifo:scfifo_component " "Instantiated megafunction \"FIFO_ip:FIFO_ip_inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648931620877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648931620877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648931620877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648931620877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648931620877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648931620877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648931620877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648931620877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648931620877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648931620877 ""}  } { { "ip/FIFO_ip.v" "" { Text "F:/data/temp/task/prj/ip/FIFO_ip.v" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1648931620877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_2431.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_2431.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_2431 " "Found entity 1: scfifo_2431" {  } { { "db/scfifo_2431.tdf" "" { Text "F:/data/temp/task/prj/db/scfifo_2431.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648931620937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648931620937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_2431 FIFO_ip:FIFO_ip_inst\|scfifo:scfifo_component\|scfifo_2431:auto_generated " "Elaborating entity \"scfifo_2431\" for hierarchy \"FIFO_ip:FIFO_ip_inst\|scfifo:scfifo_component\|scfifo_2431:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/zhuanyeruanjian/fpgaquartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648931620937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_9a31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_9a31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_9a31 " "Found entity 1: a_dpfifo_9a31" {  } { { "db/a_dpfifo_9a31.tdf" "" { Text "F:/data/temp/task/prj/db/a_dpfifo_9a31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648931620947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648931620947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_9a31 FIFO_ip:FIFO_ip_inst\|scfifo:scfifo_component\|scfifo_2431:auto_generated\|a_dpfifo_9a31:dpfifo " "Elaborating entity \"a_dpfifo_9a31\" for hierarchy \"FIFO_ip:FIFO_ip_inst\|scfifo:scfifo_component\|scfifo_2431:auto_generated\|a_dpfifo_9a31:dpfifo\"" {  } { { "db/scfifo_2431.tdf" "dpfifo" { Text "F:/data/temp/task/prj/db/scfifo_2431.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648931620947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_u7e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_u7e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_u7e " "Found entity 1: a_fefifo_u7e" {  } { { "db/a_fefifo_u7e.tdf" "" { Text "F:/data/temp/task/prj/db/a_fefifo_u7e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648931620987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648931620987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_u7e FIFO_ip:FIFO_ip_inst\|scfifo:scfifo_component\|scfifo_2431:auto_generated\|a_dpfifo_9a31:dpfifo\|a_fefifo_u7e:fifo_state " "Elaborating entity \"a_fefifo_u7e\" for hierarchy \"FIFO_ip:FIFO_ip_inst\|scfifo:scfifo_component\|scfifo_2431:auto_generated\|a_dpfifo_9a31:dpfifo\|a_fefifo_u7e:fifo_state\"" {  } { { "db/a_dpfifo_9a31.tdf" "fifo_state" { Text "F:/data/temp/task/prj/db/a_dpfifo_9a31.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648931620987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_eo7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_eo7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_eo7 " "Found entity 1: cntr_eo7" {  } { { "db/cntr_eo7.tdf" "" { Text "F:/data/temp/task/prj/db/cntr_eo7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648931621027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648931621027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_eo7 FIFO_ip:FIFO_ip_inst\|scfifo:scfifo_component\|scfifo_2431:auto_generated\|a_dpfifo_9a31:dpfifo\|a_fefifo_u7e:fifo_state\|cntr_eo7:count_usedw " "Elaborating entity \"cntr_eo7\" for hierarchy \"FIFO_ip:FIFO_ip_inst\|scfifo:scfifo_component\|scfifo_2431:auto_generated\|a_dpfifo_9a31:dpfifo\|a_fefifo_u7e:fifo_state\|cntr_eo7:count_usedw\"" {  } { { "db/a_fefifo_u7e.tdf" "count_usedw" { Text "F:/data/temp/task/prj/db/a_fefifo_u7e.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648931621027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mkm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mkm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mkm1 " "Found entity 1: altsyncram_mkm1" {  } { { "db/altsyncram_mkm1.tdf" "" { Text "F:/data/temp/task/prj/db/altsyncram_mkm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648931621077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648931621077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mkm1 FIFO_ip:FIFO_ip_inst\|scfifo:scfifo_component\|scfifo_2431:auto_generated\|a_dpfifo_9a31:dpfifo\|altsyncram_mkm1:FIFOram " "Elaborating entity \"altsyncram_mkm1\" for hierarchy \"FIFO_ip:FIFO_ip_inst\|scfifo:scfifo_component\|scfifo_2431:auto_generated\|a_dpfifo_9a31:dpfifo\|altsyncram_mkm1:FIFOram\"" {  } { { "db/a_dpfifo_9a31.tdf" "FIFOram" { Text "F:/data/temp/task/prj/db/a_dpfifo_9a31.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648931621077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2ob " "Found entity 1: cntr_2ob" {  } { { "db/cntr_2ob.tdf" "" { Text "F:/data/temp/task/prj/db/cntr_2ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648931621117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648931621117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2ob FIFO_ip:FIFO_ip_inst\|scfifo:scfifo_component\|scfifo_2431:auto_generated\|a_dpfifo_9a31:dpfifo\|cntr_2ob:rd_ptr_count " "Elaborating entity \"cntr_2ob\" for hierarchy \"FIFO_ip:FIFO_ip_inst\|scfifo:scfifo_component\|scfifo_2431:auto_generated\|a_dpfifo_9a31:dpfifo\|cntr_2ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_9a31.tdf" "rd_ptr_count" { Text "F:/data/temp/task/prj/db/a_dpfifo_9a31.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648931621117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_send uart_send:u_uart_send " "Elaborating entity \"uart_send\" for hierarchy \"uart_send:u_uart_send\"" {  } { { "../rtl/task1.v" "u_uart_send" { Text "F:/data/temp/task/rtl/task1.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648931621127 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/uart_send.v" "" { Text "F:/data/temp/task/rtl/uart_send.v" 11 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1648931621637 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1648931621637 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_sel\[0\] VCC " "Pin \"seg_sel\[0\]\" is stuck at VCC" {  } { { "../rtl/task1.v" "" { Text "F:/data/temp/task/rtl/task1.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648931621667 "|task1|seg_sel[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_sel\[1\] VCC " "Pin \"seg_sel\[1\]\" is stuck at VCC" {  } { { "../rtl/task1.v" "" { Text "F:/data/temp/task/rtl/task1.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648931621667 "|task1|seg_sel[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_sel\[2\] VCC " "Pin \"seg_sel\[2\]\" is stuck at VCC" {  } { { "../rtl/task1.v" "" { Text "F:/data/temp/task/rtl/task1.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648931621667 "|task1|seg_sel[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_sel\[3\] VCC " "Pin \"seg_sel\[3\]\" is stuck at VCC" {  } { { "../rtl/task1.v" "" { Text "F:/data/temp/task/rtl/task1.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648931621667 "|task1|seg_sel[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_sel\[4\] VCC " "Pin \"seg_sel\[4\]\" is stuck at VCC" {  } { { "../rtl/task1.v" "" { Text "F:/data/temp/task/rtl/task1.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648931621667 "|task1|seg_sel[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_sel\[5\] VCC " "Pin \"seg_sel\[5\]\" is stuck at VCC" {  } { { "../rtl/task1.v" "" { Text "F:/data/temp/task/rtl/task1.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648931621667 "|task1|seg_sel[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_led\[0\] VCC " "Pin \"seg_led\[0\]\" is stuck at VCC" {  } { { "../rtl/task1.v" "" { Text "F:/data/temp/task/rtl/task1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648931621667 "|task1|seg_led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_led\[1\] VCC " "Pin \"seg_led\[1\]\" is stuck at VCC" {  } { { "../rtl/task1.v" "" { Text "F:/data/temp/task/rtl/task1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648931621667 "|task1|seg_led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_led\[2\] VCC " "Pin \"seg_led\[2\]\" is stuck at VCC" {  } { { "../rtl/task1.v" "" { Text "F:/data/temp/task/rtl/task1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648931621667 "|task1|seg_led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_led\[3\] VCC " "Pin \"seg_led\[3\]\" is stuck at VCC" {  } { { "../rtl/task1.v" "" { Text "F:/data/temp/task/rtl/task1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648931621667 "|task1|seg_led[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_led\[4\] VCC " "Pin \"seg_led\[4\]\" is stuck at VCC" {  } { { "../rtl/task1.v" "" { Text "F:/data/temp/task/rtl/task1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648931621667 "|task1|seg_led[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_led\[5\] VCC " "Pin \"seg_led\[5\]\" is stuck at VCC" {  } { { "../rtl/task1.v" "" { Text "F:/data/temp/task/rtl/task1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648931621667 "|task1|seg_led[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_led\[6\] VCC " "Pin \"seg_led\[6\]\" is stuck at VCC" {  } { { "../rtl/task1.v" "" { Text "F:/data/temp/task/rtl/task1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648931621667 "|task1|seg_led[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_led\[7\] VCC " "Pin \"seg_led\[7\]\" is stuck at VCC" {  } { { "../rtl/task1.v" "" { Text "F:/data/temp/task/rtl/task1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648931621667 "|task1|seg_led[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1648931621667 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1648931621757 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1648931622287 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648931622287 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "172 " "Implemented 172 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1648931622367 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1648931622367 ""} { "Info" "ICUT_CUT_TM_LCELLS" "146 " "Implemented 146 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1648931622367 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1648931622367 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1648931622367 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648931622377 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 03 04:33:42 2022 " "Processing ended: Sun Apr 03 04:33:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648931622377 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648931622377 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648931622377 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1648931622377 ""}
