{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1483307967271 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1483307967283 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 01 16:59:26 2017 " "Processing started: Sun Jan 01 16:59:26 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1483307967283 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1483307967283 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=on --write_settings_files=off clap -c clap --plan " "Command: quartus_fit --read_settings_files=on --write_settings_files=off clap -c clap --plan" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1483307967284 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1483307967562 ""}
{ "Info" "0" "" "Project  = clap" {  } {  } 0 0 "Project  = clap" 0 0 "Fitter" 0 0 1483307967563 ""}
{ "Info" "0" "" "Revision = clap" {  } {  } 0 0 "Revision = clap" 0 0 "Fitter" 0 0 1483307967563 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1483307967903 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1483307967906 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "clap EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"clap\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1483307967923 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1483307968019 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1483307968019 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll_0:altpll_0_inst\|altpll:altpll_component\|altpll_0_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"altpll_0:altpll_0_inst\|altpll:altpll_component\|altpll_0_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll_0:altpll_0_inst\|altpll:altpll_component\|altpll_0_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for altpll_0:altpll_0_inst\|altpll:altpll_component\|altpll_0_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/altpll_0_altpll.v" "" { Text "C:/projects/de0_nano_clap_clap_light/quartus/db/altpll_0_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/projects/de0_nano_clap_clap_light/quartus/" { { 0 { 0 ""} 0 709 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1483307968130 ""}  } { { "db/altpll_0_altpll.v" "" { Text "C:/projects/de0_nano_clap_clap_light/quartus/db/altpll_0_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/projects/de0_nano_clap_clap_light/quartus/" { { 0 { 0 ""} 0 709 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1483307968130 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1483307968303 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1483307968335 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1483307968335 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1483307968335 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1483307968335 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/projects/de0_nano_clap_clap_light/quartus/" { { 0 { 0 ""} 0 1757 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1483307968339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/projects/de0_nano_clap_clap_light/quartus/" { { 0 { 0 ""} 0 1759 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1483307968339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/projects/de0_nano_clap_clap_light/quartus/" { { 0 { 0 ""} 0 1761 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1483307968339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/projects/de0_nano_clap_clap_light/quartus/" { { 0 { 0 ""} 0 1763 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1483307968339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/projects/de0_nano_clap_clap_light/quartus/" { { 0 { 0 ""} 0 1765 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1483307968339 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1483307968339 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1483307968349 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll_0:altpll_0_inst\|altpll:altpll_component\|altpll_0_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node altpll_0:altpll_0_inst\|altpll:altpll_component\|altpll_0_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1483307968971 ""}  } { { "db/altpll_0_altpll.v" "" { Text "C:/projects/de0_nano_clap_clap_light/quartus/db/altpll_0_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/projects/de0_nano_clap_clap_light/quartus/" { { 0 { 0 ""} 0 709 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1483307968971 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GetSignal:GetSignal_inst\|spimaster:spimaster_inst\|spi_clock  " "Automatically promoted node GetSignal:GetSignal_inst\|spimaster:spimaster_inst\|spi_clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1483307968972 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GetSignal:GetSignal_inst\|spimaster:spimaster_inst\|spi_clock~0 " "Destination node GetSignal:GetSignal_inst\|spimaster:spimaster_inst\|spi_clock~0" {  } { { "../hdl/spimaster.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/spimaster.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/projects/de0_nano_clap_clap_light/quartus/" { { 0 { 0 ""} 0 857 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1483307968972 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GetSignal:GetSignal_inst\|spimaster:spimaster_inst\|always0~0 " "Destination node GetSignal:GetSignal_inst\|spimaster:spimaster_inst\|always0~0" {  } { { "temporary_test_loc" "" { Generic "C:/projects/de0_nano_clap_clap_light/quartus/" { { 0 { 0 ""} 0 858 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1483307968972 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_clock~output " "Destination node spi_clock~output" {  } { { "../hdl/top2.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/top2.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/projects/de0_nano_clap_clap_light/quartus/" { { 0 { 0 ""} 0 1746 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1483307968972 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1483307968972 ""}  } { { "../hdl/spimaster.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/spimaster.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/projects/de0_nano_clap_clap_light/quartus/" { { 0 { 0 ""} 0 707 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1483307968972 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DetermineClap:DetermineClap_inst\|counters_nreset  " "Automatically promoted node DetermineClap:DetermineClap_inst\|counters_nreset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1483307968972 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DetermineClap:DetermineClap_inst\|counters_nreset~1 " "Destination node DetermineClap:DetermineClap_inst\|counters_nreset~1" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "C:/projects/de0_nano_clap_clap_light/quartus/" { { 0 { 0 ""} 0 1254 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1483307968972 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DetermineClap:DetermineClap_inst\|counters_nreset~2 " "Destination node DetermineClap:DetermineClap_inst\|counters_nreset~2" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "C:/projects/de0_nano_clap_clap_light/quartus/" { { 0 { 0 ""} 0 1255 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1483307968972 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DetermineClap:DetermineClap_inst\|counters_nreset~3 " "Destination node DetermineClap:DetermineClap_inst\|counters_nreset~3" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "C:/projects/de0_nano_clap_clap_light/quartus/" { { 0 { 0 ""} 0 1256 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1483307968972 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DetermineClap:DetermineClap_inst\|counters_nreset~4 " "Destination node DetermineClap:DetermineClap_inst\|counters_nreset~4" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "C:/projects/de0_nano_clap_clap_light/quartus/" { { 0 { 0 ""} 0 1258 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1483307968972 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1483307968972 ""}  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "C:/projects/de0_nano_clap_clap_light/quartus/" { { 0 { 0 ""} 0 248 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1483307968972 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DetermineClap:DetermineClap_inst\|claps_counter_nreset  " "Automatically promoted node DetermineClap:DetermineClap_inst\|claps_counter_nreset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1483307968972 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DetermineClap:DetermineClap_inst\|claps_counter_nreset~0 " "Destination node DetermineClap:DetermineClap_inst\|claps_counter_nreset~0" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/projects/de0_nano_clap_clap_light/quartus/" { { 0 { 0 ""} 0 1027 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1483307968972 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DetermineClap:DetermineClap_inst\|claps_counter_nreset~1 " "Destination node DetermineClap:DetermineClap_inst\|claps_counter_nreset~1" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/projects/de0_nano_clap_clap_light/quartus/" { { 0 { 0 ""} 0 1028 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1483307968972 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1483307968972 ""}  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/projects/de0_nano_clap_clap_light/quartus/" { { 0 { 0 ""} 0 249 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1483307968972 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DetermineClap:DetermineClap_inst\|claps_total_nreset  " "Automatically promoted node DetermineClap:DetermineClap_inst\|claps_total_nreset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1483307968973 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DetermineClap:DetermineClap_inst\|claps_out_valid " "Destination node DetermineClap:DetermineClap_inst\|claps_out_valid" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/projects/de0_nano_clap_clap_light/quartus/" { { 0 { 0 ""} 0 257 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1483307968973 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DetermineClap:DetermineClap_inst\|claps_out_data\[1\]~0 " "Destination node DetermineClap:DetermineClap_inst\|claps_out_data\[1\]~0" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 188 -1 0 } } { "temporary_test_loc" "" { Generic "C:/projects/de0_nano_clap_clap_light/quartus/" { { 0 { 0 ""} 0 908 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1483307968973 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DetermineClap:DetermineClap_inst\|claps_total_nreset~0 " "Destination node DetermineClap:DetermineClap_inst\|claps_total_nreset~0" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/projects/de0_nano_clap_clap_light/quartus/" { { 0 { 0 ""} 0 973 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1483307968973 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1483307968973 ""}  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/projects/de0_nano_clap_clap_light/quartus/" { { 0 { 0 ""} 0 259 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1483307968973 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GetSignal:GetSignal_inst\|spimaster:spimaster_inst\|spi_en  " "Automatically promoted node GetSignal:GetSignal_inst\|spimaster:spimaster_inst\|spi_en " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1483307968973 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GetSignal:GetSignal_inst\|spimaster:spimaster_inst\|spi_clock " "Destination node GetSignal:GetSignal_inst\|spimaster:spimaster_inst\|spi_clock" {  } { { "../hdl/spimaster.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/spimaster.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/projects/de0_nano_clap_clap_light/quartus/" { { 0 { 0 ""} 0 707 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1483307968973 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GetSignal:GetSignal_inst\|spimaster:spimaster_inst\|spi_en~0 " "Destination node GetSignal:GetSignal_inst\|spimaster:spimaster_inst\|spi_en~0" {  } { { "../hdl/spimaster.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/spimaster.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/projects/de0_nano_clap_clap_light/quartus/" { { 0 { 0 ""} 0 860 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1483307968973 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GetSignal:GetSignal_inst\|spimaster:spimaster_inst\|spi_cnt~0 " "Destination node GetSignal:GetSignal_inst\|spimaster:spimaster_inst\|spi_cnt~0" {  } { { "../hdl/spimaster.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/spimaster.v" 41 -1 0 } } { "temporary_test_loc" "" { Generic "C:/projects/de0_nano_clap_clap_light/quartus/" { { 0 { 0 ""} 0 867 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1483307968973 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GetSignal:GetSignal_inst\|spimaster:spimaster_inst\|spi_cnt~1 " "Destination node GetSignal:GetSignal_inst\|spimaster:spimaster_inst\|spi_cnt~1" {  } { { "../hdl/spimaster.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/spimaster.v" 41 -1 0 } } { "temporary_test_loc" "" { Generic "C:/projects/de0_nano_clap_clap_light/quartus/" { { 0 { 0 ""} 0 868 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1483307968973 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GetSignal:GetSignal_inst\|spimaster:spimaster_inst\|axis_master_data\[0\] " "Destination node GetSignal:GetSignal_inst\|spimaster:spimaster_inst\|axis_master_data\[0\]" {  } { { "../hdl/spimaster.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/spimaster.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/projects/de0_nano_clap_clap_light/quartus/" { { 0 { 0 ""} 0 681 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1483307968973 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GetSignal:GetSignal_inst\|spimaster:spimaster_inst\|axis_master_data\[1\] " "Destination node GetSignal:GetSignal_inst\|spimaster:spimaster_inst\|axis_master_data\[1\]" {  } { { "../hdl/spimaster.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/spimaster.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/projects/de0_nano_clap_clap_light/quartus/" { { 0 { 0 ""} 0 703 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1483307968973 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GetSignal:GetSignal_inst\|spimaster:spimaster_inst\|axis_master_data\[2\] " "Destination node GetSignal:GetSignal_inst\|spimaster:spimaster_inst\|axis_master_data\[2\]" {  } { { "../hdl/spimaster.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/spimaster.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/projects/de0_nano_clap_clap_light/quartus/" { { 0 { 0 ""} 0 702 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1483307968973 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GetSignal:GetSignal_inst\|spimaster:spimaster_inst\|axis_master_data\[3\] " "Destination node GetSignal:GetSignal_inst\|spimaster:spimaster_inst\|axis_master_data\[3\]" {  } { { "../hdl/spimaster.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/spimaster.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/projects/de0_nano_clap_clap_light/quartus/" { { 0 { 0 ""} 0 701 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1483307968973 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GetSignal:GetSignal_inst\|spimaster:spimaster_inst\|axis_master_data\[4\] " "Destination node GetSignal:GetSignal_inst\|spimaster:spimaster_inst\|axis_master_data\[4\]" {  } { { "../hdl/spimaster.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/spimaster.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/projects/de0_nano_clap_clap_light/quartus/" { { 0 { 0 ""} 0 700 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1483307968973 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GetSignal:GetSignal_inst\|spimaster:spimaster_inst\|axis_master_data\[5\] " "Destination node GetSignal:GetSignal_inst\|spimaster:spimaster_inst\|axis_master_data\[5\]" {  } { { "../hdl/spimaster.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/spimaster.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/projects/de0_nano_clap_clap_light/quartus/" { { 0 { 0 ""} 0 699 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1483307968973 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1483307968973 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1483307968973 ""}  } { { "../hdl/spimaster.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/spimaster.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/projects/de0_nano_clap_clap_light/quartus/" { { 0 { 0 ""} 0 705 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1483307968973 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1483307969403 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV E " "2 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "inclock 3.3-V LVTTL R8 " "Pin inclock uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { inclock } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inclock" } } } } { "../hdl/top2.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/top2.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/projects/de0_nano_clap_clap_light/quartus/" { { 0 { 0 ""} 0 14 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1483307970209 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi_data 3.3-V LVTTL A3 " "Pin spi_data uses I/O standard 3.3-V LVTTL at A3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { spi_data } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "spi_data" } } } } { "../hdl/top2.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/top2.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/projects/de0_nano_clap_clap_light/quartus/" { { 0 { 0 ""} 0 17 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1483307970209 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1483307970209 ""}
{ "Info" "IQFIT_LEGACY_FLOW_QID_AND_CHECK_IO_COMPILE" "" "Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled" {  } {  } 0 11763 "Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled" 0 0 "Fitter" 0 -1 1483307970386 ""}
{ "Info" "IQEXE_ERROR_COUNT" "I/O Assignment Analysis 0 s 4 s Quartus Prime " "Quartus Prime I/O Assignment Analysis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "819 " "Peak virtual memory: 819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1483307970414 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 01 16:59:30 2017 " "Processing ended: Sun Jan 01 16:59:30 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1483307970414 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1483307970414 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1483307970414 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1483307970414 ""}
