
Mech-Lab3.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000044  00800100  00000ad6  00000b6a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000ad6  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000085  00800144  00800144  00000bae  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000bae  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000be0  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000190  00000000  00000000  00000c20  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000017c2  00000000  00000000  00000db0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000b7d  00000000  00000000  00002572  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000ca8  00000000  00000000  000030ef  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000030c  00000000  00000000  00003d98  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000666  00000000  00000000  000040a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000d04  00000000  00000000  0000470a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000178  00000000  00000000  0000540e  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  48:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	e6 ed       	ldi	r30, 0xD6	; 214
  7c:	fa e0       	ldi	r31, 0x0A	; 10
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	a4 34       	cpi	r26, 0x44	; 68
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
  8a:	21 e0       	ldi	r18, 0x01	; 1
  8c:	a4 e4       	ldi	r26, 0x44	; 68
  8e:	b1 e0       	ldi	r27, 0x01	; 1
  90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
  92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
  94:	a9 3c       	cpi	r26, 0xC9	; 201
  96:	b2 07       	cpc	r27, r18
  98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
  9a:	0e 94 11 02 	call	0x422	; 0x422 <main>
  9e:	0c 94 69 05 	jmp	0xad2	; 0xad2 <_exit>

000000a2 <__bad_interrupt>:
  a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <adc_init>:
#include <avr/io.h>
#include "ADC.h"

void adc_init() {	
	//Set reference to built in channels
	ADMUX = (1<<REFS0);
  a6:	80 e4       	ldi	r24, 0x40	; 64
  a8:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__DATA_REGION_ORIGIN__+0x1c>
	//Enable ADC w/ prescaler
	ADCSRA = (1<<ADEN)|(1<<ADPS2)|(1<<ADPS1)|(1<<ADPS0);
  ac:	87 e8       	ldi	r24, 0x87	; 135
  ae:	80 93 7a 00 	sts	0x007A, r24	; 0x80007a <__DATA_REGION_ORIGIN__+0x1a>
  b2:	08 95       	ret

000000b4 <adc_read>:
}

uint16_t adc_read(uint8_t ch) {
	//select channel to read
	ch &= 0b00000111;
	ADMUX = (ADMUX & 0xF8)|ch;
  b4:	ec e7       	ldi	r30, 0x7C	; 124
  b6:	f0 e0       	ldi	r31, 0x00	; 0
  b8:	90 81       	ld	r25, Z
  ba:	98 7f       	andi	r25, 0xF8	; 248
  bc:	87 70       	andi	r24, 0x07	; 7
  be:	89 2b       	or	r24, r25
  c0:	80 83       	st	Z, r24
	//start conversion
	ADCSRA |= (1<<ADSC);
  c2:	ea e7       	ldi	r30, 0x7A	; 122
  c4:	f0 e0       	ldi	r31, 0x00	; 0
  c6:	80 81       	ld	r24, Z
  c8:	80 64       	ori	r24, 0x40	; 64
  ca:	80 83       	st	Z, r24
	//wait for conversion to complete
	while(ADCSRA & (1<<ADSC));
  cc:	80 81       	ld	r24, Z
  ce:	86 fd       	sbrc	r24, 6
  d0:	fd cf       	rjmp	.-6      	; 0xcc <adc_read+0x18>
	//return result
	return (ADC);
  d2:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__DATA_REGION_ORIGIN__+0x18>
  d6:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__DATA_REGION_ORIGIN__+0x19>
}
  da:	08 95       	ret

000000dc <digital_filter_init>:
float a[5] = {1.000000000000000,  -3.671729089161935, 5.067998386734189, -3.115966925201744, 0.719910327291871};	
uint8_t i;

/* Initialization */
void digital_filter_init(){
	rb_initialize_F(&inputs);
  dc:	87 e8       	ldi	r24, 0x87	; 135
  de:	91 e0       	ldi	r25, 0x01	; 1
  e0:	0e 94 ed 02 	call	0x5da	; 0x5da <rb_initialize_F>
	rb_initialize_F(&outputs);
  e4:	85 e4       	ldi	r24, 0x45	; 69
  e6:	91 e0       	ldi	r25, 0x01	; 1
  e8:	0e 94 ed 02 	call	0x5da	; 0x5da <rb_initialize_F>
	
	for(i = 0; i <= 15; i++){	
  ec:	10 92 44 01 	sts	0x0144, r1	; 0x800144 <__data_end>
		rb_push_front_F(&inputs, 0);
  f0:	40 e0       	ldi	r20, 0x00	; 0
  f2:	50 e0       	ldi	r21, 0x00	; 0
  f4:	ba 01       	movw	r22, r20
  f6:	87 e8       	ldi	r24, 0x87	; 135
  f8:	91 e0       	ldi	r25, 0x01	; 1
  fa:	0e 94 ff 02 	call	0x5fe	; 0x5fe <rb_push_front_F>
		rb_push_front_F(&outputs, 0);
  fe:	40 e0       	ldi	r20, 0x00	; 0
 100:	50 e0       	ldi	r21, 0x00	; 0
 102:	ba 01       	movw	r22, r20
 104:	85 e4       	ldi	r24, 0x45	; 69
 106:	91 e0       	ldi	r25, 0x01	; 1
 108:	0e 94 ff 02 	call	0x5fe	; 0x5fe <rb_push_front_F>
/* Initialization */
void digital_filter_init(){
	rb_initialize_F(&inputs);
	rb_initialize_F(&outputs);
	
	for(i = 0; i <= 15; i++){	
 10c:	80 91 44 01 	lds	r24, 0x0144	; 0x800144 <__data_end>
 110:	8f 5f       	subi	r24, 0xFF	; 255
 112:	80 93 44 01 	sts	0x0144, r24	; 0x800144 <__data_end>
 116:	80 31       	cpi	r24, 0x10	; 16
 118:	58 f3       	brcs	.-42     	; 0xf0 <digital_filter_init+0x14>
		rb_push_front_F(&inputs, 0);
		rb_push_front_F(&outputs, 0);
	}
	
	return;
}
 11a:	08 95       	ret

0000011c <wrapPos>:
	rb_push_front_F(&outputs, newOutput);
	return newOutput;
}

void wrapPos(float newInput)
{
 11c:	cf 92       	push	r12
 11e:	df 92       	push	r13
 120:	ef 92       	push	r14
 122:	ff 92       	push	r15
 124:	cf 93       	push	r28
 126:	df 93       	push	r29
 128:	6b 01       	movw	r12, r22
 12a:	7c 01       	movw	r14, r24
	if(rb_get_F(&outputs,0) - newInput > 180)
 12c:	60 e0       	ldi	r22, 0x00	; 0
 12e:	85 e4       	ldi	r24, 0x45	; 69
 130:	91 e0       	ldi	r25, 0x01	; 1
 132:	0e 94 45 03 	call	0x68a	; 0x68a <rb_get_F>
 136:	a7 01       	movw	r20, r14
 138:	96 01       	movw	r18, r12
 13a:	0e 94 d3 03 	call	0x7a6	; 0x7a6 <__subsf3>
 13e:	20 e0       	ldi	r18, 0x00	; 0
 140:	30 e0       	ldi	r19, 0x00	; 0
 142:	44 e3       	ldi	r20, 0x34	; 52
 144:	53 e4       	ldi	r21, 0x43	; 67
 146:	0e 94 f7 04 	call	0x9ee	; 0x9ee <__gesf2>
 14a:	18 16       	cp	r1, r24
 14c:	3c f1       	brlt	.+78     	; 0x19c <wrapPos+0x80>
 14e:	31 c0       	rjmp	.+98     	; 0x1b2 <wrapPos+0x96>
	{
		for(int i = 0; i <= rb_length_F(&outputs); i++)
		{
			rb_set_F(&inputs, i, rb_get_F(&inputs, i) - 360);
 150:	6c 2f       	mov	r22, r28
 152:	87 e8       	ldi	r24, 0x87	; 135
 154:	91 e0       	ldi	r25, 0x01	; 1
 156:	0e 94 45 03 	call	0x68a	; 0x68a <rb_get_F>
 15a:	20 e0       	ldi	r18, 0x00	; 0
 15c:	30 e0       	ldi	r19, 0x00	; 0
 15e:	44 eb       	ldi	r20, 0xB4	; 180
 160:	53 e4       	ldi	r21, 0x43	; 67
 162:	0e 94 d3 03 	call	0x7a6	; 0x7a6 <__subsf3>
 166:	9b 01       	movw	r18, r22
 168:	ac 01       	movw	r20, r24
 16a:	6c 2f       	mov	r22, r28
 16c:	87 e8       	ldi	r24, 0x87	; 135
 16e:	91 e0       	ldi	r25, 0x01	; 1
 170:	0e 94 5e 03 	call	0x6bc	; 0x6bc <rb_set_F>
			rb_set_F(&outputs, i, rb_get_F(&outputs, i) - 360);
 174:	6c 2f       	mov	r22, r28
 176:	85 e4       	ldi	r24, 0x45	; 69
 178:	91 e0       	ldi	r25, 0x01	; 1
 17a:	0e 94 45 03 	call	0x68a	; 0x68a <rb_get_F>
 17e:	20 e0       	ldi	r18, 0x00	; 0
 180:	30 e0       	ldi	r19, 0x00	; 0
 182:	44 eb       	ldi	r20, 0xB4	; 180
 184:	53 e4       	ldi	r21, 0x43	; 67
 186:	0e 94 d3 03 	call	0x7a6	; 0x7a6 <__subsf3>
 18a:	9b 01       	movw	r18, r22
 18c:	ac 01       	movw	r20, r24
 18e:	6c 2f       	mov	r22, r28
 190:	85 e4       	ldi	r24, 0x45	; 69
 192:	91 e0       	ldi	r25, 0x01	; 1
 194:	0e 94 5e 03 	call	0x6bc	; 0x6bc <rb_set_F>

void wrapPos(float newInput)
{
	if(rb_get_F(&outputs,0) - newInput > 180)
	{
		for(int i = 0; i <= rb_length_F(&outputs); i++)
 198:	21 96       	adiw	r28, 0x01	; 1
 19a:	02 c0       	rjmp	.+4      	; 0x1a0 <wrapPos+0x84>
 19c:	c0 e0       	ldi	r28, 0x00	; 0
 19e:	d0 e0       	ldi	r29, 0x00	; 0
 1a0:	85 e4       	ldi	r24, 0x45	; 69
 1a2:	91 e0       	ldi	r25, 0x01	; 1
 1a4:	0e 94 f4 02 	call	0x5e8	; 0x5e8 <rb_length_F>
 1a8:	90 e0       	ldi	r25, 0x00	; 0
 1aa:	8c 17       	cp	r24, r28
 1ac:	9d 07       	cpc	r25, r29
 1ae:	84 f6       	brge	.-96     	; 0x150 <wrapPos+0x34>
 1b0:	42 c0       	rjmp	.+132    	; 0x236 <wrapPos+0x11a>
		{
			rb_set_F(&inputs, i, rb_get_F(&inputs, i) - 360);
			rb_set_F(&outputs, i, rb_get_F(&outputs, i) - 360);
		}
	}
	else if(rb_get_F(&outputs,0) - newInput < -180)
 1b2:	60 e0       	ldi	r22, 0x00	; 0
 1b4:	85 e4       	ldi	r24, 0x45	; 69
 1b6:	91 e0       	ldi	r25, 0x01	; 1
 1b8:	0e 94 45 03 	call	0x68a	; 0x68a <rb_get_F>
 1bc:	a7 01       	movw	r20, r14
 1be:	96 01       	movw	r18, r12
 1c0:	0e 94 d3 03 	call	0x7a6	; 0x7a6 <__subsf3>
 1c4:	20 e0       	ldi	r18, 0x00	; 0
 1c6:	30 e0       	ldi	r19, 0x00	; 0
 1c8:	44 e3       	ldi	r20, 0x34	; 52
 1ca:	53 ec       	ldi	r21, 0xC3	; 195
 1cc:	0e 94 40 04 	call	0x880	; 0x880 <__cmpsf2>
 1d0:	88 23       	and	r24, r24
 1d2:	3c f1       	brlt	.+78     	; 0x222 <wrapPos+0x106>
 1d4:	30 c0       	rjmp	.+96     	; 0x236 <wrapPos+0x11a>
	{
		for(int i = 0; i <= rb_length_F(&outputs); i++)
		{
			rb_set_F(&inputs, i, rb_get_F(&inputs, i) + 360);
 1d6:	6c 2f       	mov	r22, r28
 1d8:	87 e8       	ldi	r24, 0x87	; 135
 1da:	91 e0       	ldi	r25, 0x01	; 1
 1dc:	0e 94 45 03 	call	0x68a	; 0x68a <rb_get_F>
 1e0:	20 e0       	ldi	r18, 0x00	; 0
 1e2:	30 e0       	ldi	r19, 0x00	; 0
 1e4:	44 eb       	ldi	r20, 0xB4	; 180
 1e6:	53 e4       	ldi	r21, 0x43	; 67
 1e8:	0e 94 d4 03 	call	0x7a8	; 0x7a8 <__addsf3>
 1ec:	9b 01       	movw	r18, r22
 1ee:	ac 01       	movw	r20, r24
 1f0:	6c 2f       	mov	r22, r28
 1f2:	87 e8       	ldi	r24, 0x87	; 135
 1f4:	91 e0       	ldi	r25, 0x01	; 1
 1f6:	0e 94 5e 03 	call	0x6bc	; 0x6bc <rb_set_F>
			rb_set_F(&outputs, i, rb_get_F(&outputs, i) + 360);
 1fa:	6c 2f       	mov	r22, r28
 1fc:	85 e4       	ldi	r24, 0x45	; 69
 1fe:	91 e0       	ldi	r25, 0x01	; 1
 200:	0e 94 45 03 	call	0x68a	; 0x68a <rb_get_F>
 204:	20 e0       	ldi	r18, 0x00	; 0
 206:	30 e0       	ldi	r19, 0x00	; 0
 208:	44 eb       	ldi	r20, 0xB4	; 180
 20a:	53 e4       	ldi	r21, 0x43	; 67
 20c:	0e 94 d4 03 	call	0x7a8	; 0x7a8 <__addsf3>
 210:	9b 01       	movw	r18, r22
 212:	ac 01       	movw	r20, r24
 214:	6c 2f       	mov	r22, r28
 216:	85 e4       	ldi	r24, 0x45	; 69
 218:	91 e0       	ldi	r25, 0x01	; 1
 21a:	0e 94 5e 03 	call	0x6bc	; 0x6bc <rb_set_F>
			rb_set_F(&outputs, i, rb_get_F(&outputs, i) - 360);
		}
	}
	else if(rb_get_F(&outputs,0) - newInput < -180)
	{
		for(int i = 0; i <= rb_length_F(&outputs); i++)
 21e:	21 96       	adiw	r28, 0x01	; 1
 220:	02 c0       	rjmp	.+4      	; 0x226 <wrapPos+0x10a>
 222:	c0 e0       	ldi	r28, 0x00	; 0
 224:	d0 e0       	ldi	r29, 0x00	; 0
 226:	85 e4       	ldi	r24, 0x45	; 69
 228:	91 e0       	ldi	r25, 0x01	; 1
 22a:	0e 94 f4 02 	call	0x5e8	; 0x5e8 <rb_length_F>
 22e:	90 e0       	ldi	r25, 0x00	; 0
 230:	8c 17       	cp	r24, r28
 232:	9d 07       	cpc	r25, r29
 234:	84 f6       	brge	.-96     	; 0x1d6 <wrapPos+0xba>
		{
			rb_set_F(&inputs, i, rb_get_F(&inputs, i) + 360);
			rb_set_F(&outputs, i, rb_get_F(&outputs, i) + 360);
		}
	}
 236:	df 91       	pop	r29
 238:	cf 91       	pop	r28
 23a:	ff 90       	pop	r15
 23c:	ef 90       	pop	r14
 23e:	df 90       	pop	r13
 240:	cf 90       	pop	r12
 242:	08 95       	ret

00000244 <filterValue>:
	}
	
	return;
}

float filterValue(float newInput){
 244:	8f 92       	push	r8
 246:	9f 92       	push	r9
 248:	af 92       	push	r10
 24a:	bf 92       	push	r11
 24c:	cf 92       	push	r12
 24e:	df 92       	push	r13
 250:	ef 92       	push	r14
 252:	ff 92       	push	r15
 254:	cf 93       	push	r28
 256:	6b 01       	movw	r12, r22
 258:	7c 01       	movw	r14, r24
	wrapPos(newInput);
 25a:	0e 94 8e 00 	call	0x11c	; 0x11c <wrapPos>
	rb_pop_back_F(&inputs);
 25e:	87 e8       	ldi	r24, 0x87	; 135
 260:	91 e0       	ldi	r25, 0x01	; 1
 262:	0e 94 1a 03 	call	0x634	; 0x634 <rb_pop_back_F>
	rb_push_front_F(&inputs, newInput);
 266:	b7 01       	movw	r22, r14
 268:	a6 01       	movw	r20, r12
 26a:	87 e8       	ldi	r24, 0x87	; 135
 26c:	91 e0       	ldi	r25, 0x01	; 1
 26e:	0e 94 ff 02 	call	0x5fe	; 0x5fe <rb_push_front_F>
	float newOutput = 0.0;
	for(i=0; i <= 4; i++){	
 272:	10 92 44 01 	sts	0x0144, r1	; 0x800144 <__data_end>
 276:	60 e0       	ldi	r22, 0x00	; 0
 278:	c1 2c       	mov	r12, r1
 27a:	d1 2c       	mov	r13, r1
 27c:	76 01       	movw	r14, r12
 27e:	c1 e0       	ldi	r28, 0x01	; 1
		newOutput += b[i]*rb_get_F(&inputs,i);
 280:	e6 2f       	mov	r30, r22
 282:	f0 e0       	ldi	r31, 0x00	; 0
 284:	ee 0f       	add	r30, r30
 286:	ff 1f       	adc	r31, r31
 288:	ee 0f       	add	r30, r30
 28a:	ff 1f       	adc	r31, r31
 28c:	ec 5e       	subi	r30, 0xEC	; 236
 28e:	fe 4f       	sbci	r31, 0xFE	; 254
 290:	80 80       	ld	r8, Z
 292:	91 80       	ldd	r9, Z+1	; 0x01
 294:	a2 80       	ldd	r10, Z+2	; 0x02
 296:	b3 80       	ldd	r11, Z+3	; 0x03
 298:	87 e8       	ldi	r24, 0x87	; 135
 29a:	91 e0       	ldi	r25, 0x01	; 1
 29c:	0e 94 45 03 	call	0x68a	; 0x68a <rb_get_F>
 2a0:	9b 01       	movw	r18, r22
 2a2:	ac 01       	movw	r20, r24
 2a4:	c5 01       	movw	r24, r10
 2a6:	b4 01       	movw	r22, r8
 2a8:	0e 94 fc 04 	call	0x9f8	; 0x9f8 <__mulsf3>
 2ac:	9b 01       	movw	r18, r22
 2ae:	ac 01       	movw	r20, r24
 2b0:	c7 01       	movw	r24, r14
 2b2:	b6 01       	movw	r22, r12
 2b4:	0e 94 d4 03 	call	0x7a8	; 0x7a8 <__addsf3>
 2b8:	6b 01       	movw	r12, r22
 2ba:	7c 01       	movw	r14, r24
		if (i>0){
 2bc:	60 91 44 01 	lds	r22, 0x0144	; 0x800144 <__data_end>
 2c0:	66 23       	and	r22, r22
 2c2:	41 f1       	breq	.+80     	; 0x314 <filterValue+0xd0>
			newOutput -= a[i]*rb_get_F(&outputs,i-1);
 2c4:	e6 2f       	mov	r30, r22
 2c6:	f0 e0       	ldi	r31, 0x00	; 0
 2c8:	ee 0f       	add	r30, r30
 2ca:	ff 1f       	adc	r31, r31
 2cc:	ee 0f       	add	r30, r30
 2ce:	ff 1f       	adc	r31, r31
 2d0:	e0 50       	subi	r30, 0x00	; 0
 2d2:	ff 4f       	sbci	r31, 0xFF	; 255
 2d4:	80 80       	ld	r8, Z
 2d6:	91 80       	ldd	r9, Z+1	; 0x01
 2d8:	a2 80       	ldd	r10, Z+2	; 0x02
 2da:	b3 80       	ldd	r11, Z+3	; 0x03
 2dc:	61 50       	subi	r22, 0x01	; 1
 2de:	85 e4       	ldi	r24, 0x45	; 69
 2e0:	91 e0       	ldi	r25, 0x01	; 1
 2e2:	0e 94 45 03 	call	0x68a	; 0x68a <rb_get_F>
 2e6:	9b 01       	movw	r18, r22
 2e8:	ac 01       	movw	r20, r24
 2ea:	c5 01       	movw	r24, r10
 2ec:	b4 01       	movw	r22, r8
 2ee:	0e 94 fc 04 	call	0x9f8	; 0x9f8 <__mulsf3>
 2f2:	9b 01       	movw	r18, r22
 2f4:	ac 01       	movw	r20, r24
 2f6:	c7 01       	movw	r24, r14
 2f8:	b6 01       	movw	r22, r12
 2fa:	0e 94 d3 03 	call	0x7a6	; 0x7a6 <__subsf3>
 2fe:	6b 01       	movw	r12, r22
 300:	7c 01       	movw	r14, r24
float filterValue(float newInput){
	wrapPos(newInput);
	rb_pop_back_F(&inputs);
	rb_push_front_F(&inputs, newInput);
	float newOutput = 0.0;
	for(i=0; i <= 4; i++){	
 302:	60 91 44 01 	lds	r22, 0x0144	; 0x800144 <__data_end>
 306:	6f 5f       	subi	r22, 0xFF	; 255
 308:	60 93 44 01 	sts	0x0144, r22	; 0x800144 <__data_end>
 30c:	65 30       	cpi	r22, 0x05	; 5
 30e:	08 f4       	brcc	.+2      	; 0x312 <filterValue+0xce>
 310:	b7 cf       	rjmp	.-146    	; 0x280 <filterValue+0x3c>
 312:	04 c0       	rjmp	.+8      	; 0x31c <filterValue+0xd8>
 314:	c0 93 44 01 	sts	0x0144, r28	; 0x800144 <__data_end>
 318:	6c 2f       	mov	r22, r28
 31a:	b2 cf       	rjmp	.-156    	; 0x280 <filterValue+0x3c>
		newOutput += b[i]*rb_get_F(&inputs,i);
		if (i>0){
			newOutput -= a[i]*rb_get_F(&outputs,i-1);
		}
	}
	newOutput *= a[0];
 31c:	20 91 00 01 	lds	r18, 0x0100	; 0x800100 <__data_start>
 320:	30 91 01 01 	lds	r19, 0x0101	; 0x800101 <__data_start+0x1>
 324:	40 91 02 01 	lds	r20, 0x0102	; 0x800102 <__data_start+0x2>
 328:	50 91 03 01 	lds	r21, 0x0103	; 0x800103 <__data_start+0x3>
 32c:	c7 01       	movw	r24, r14
 32e:	b6 01       	movw	r22, r12
 330:	0e 94 fc 04 	call	0x9f8	; 0x9f8 <__mulsf3>
 334:	6b 01       	movw	r12, r22
 336:	7c 01       	movw	r14, r24
	rb_pop_back_F(&outputs);
 338:	85 e4       	ldi	r24, 0x45	; 69
 33a:	91 e0       	ldi	r25, 0x01	; 1
 33c:	0e 94 1a 03 	call	0x634	; 0x634 <rb_pop_back_F>
	rb_push_front_F(&outputs, newOutput);
 340:	b7 01       	movw	r22, r14
 342:	a6 01       	movw	r20, r12
 344:	85 e4       	ldi	r24, 0x45	; 69
 346:	91 e0       	ldi	r25, 0x01	; 1
 348:	0e 94 ff 02 	call	0x5fe	; 0x5fe <rb_push_front_F>
	return newOutput;
}
 34c:	c7 01       	movw	r24, r14
 34e:	b6 01       	movw	r22, r12
 350:	cf 91       	pop	r28
 352:	ff 90       	pop	r15
 354:	ef 90       	pop	r14
 356:	df 90       	pop	r13
 358:	cf 90       	pop	r12
 35a:	bf 90       	pop	r11
 35c:	af 90       	pop	r10
 35e:	9f 90       	pop	r9
 360:	8f 90       	pop	r8
 362:	08 95       	ret

00000364 <USART_Init>:
	for(uint8_t i = 0; i < 4; i++){ //for 4 bytes
		while(!(NEW_MSG)); //wait for new byte
		a.asChar[i] = receive_byte(); //collect byte
	}
	return a.asFloat; //return float value
}
 364:	10 92 c5 00 	sts	0x00C5, r1	; 0x8000c5 <__DATA_REGION_ORIGIN__+0x65>
 368:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__DATA_REGION_ORIGIN__+0x64>
 36c:	88 e1       	ldi	r24, 0x18	; 24
 36e:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__DATA_REGION_ORIGIN__+0x61>
 372:	86 e0       	ldi	r24, 0x06	; 6
 374:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__DATA_REGION_ORIGIN__+0x62>
 378:	08 95       	ret

0000037a <print_byte>:

void print_byte(uint8_t value){
	while(!(UCSR0A & (1<<UDRE0)));
 37a:	e0 ec       	ldi	r30, 0xC0	; 192
 37c:	f0 e0       	ldi	r31, 0x00	; 0
 37e:	90 81       	ld	r25, Z
 380:	95 ff       	sbrs	r25, 5
 382:	fd cf       	rjmp	.-6      	; 0x37e <print_byte+0x4>
	//while(!(TRANSMIT_READY)); //after transmit line is ready
	UDR0 = value; //set transmit register to value
 384:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__DATA_REGION_ORIGIN__+0x66>
 388:	08 95       	ret

0000038a <print_float>:
}

void print_float(float value){ 
 38a:	ef 92       	push	r14
 38c:	ff 92       	push	r15
 38e:	0f 93       	push	r16
 390:	1f 93       	push	r17
 392:	cf 93       	push	r28
 394:	df 93       	push	r29
 396:	00 d0       	rcall	.+0      	; 0x398 <print_float+0xe>
 398:	00 d0       	rcall	.+0      	; 0x39a <print_float+0x10>
 39a:	cd b7       	in	r28, 0x3d	; 61
 39c:	de b7       	in	r29, 0x3e	; 62
	union floatChars b; //create helper union instance
	b.asFloat = value; //set float value
 39e:	69 83       	std	Y+1, r22	; 0x01
 3a0:	7a 83       	std	Y+2, r23	; 0x02
 3a2:	8b 83       	std	Y+3, r24	; 0x03
 3a4:	9c 83       	std	Y+4, r25	; 0x04
 3a6:	8e 01       	movw	r16, r28
 3a8:	0f 5f       	subi	r16, 0xFF	; 255
 3aa:	1f 4f       	sbci	r17, 0xFF	; 255
 3ac:	7e 01       	movw	r14, r28
 3ae:	85 e0       	ldi	r24, 0x05	; 5
 3b0:	e8 0e       	add	r14, r24
 3b2:	f1 1c       	adc	r15, r1
	for(uint8_t i = 0; i < 4; i++){ //for 4 bytes
		print_byte(b.asChar[i]); //send each byte
 3b4:	f8 01       	movw	r30, r16
 3b6:	81 91       	ld	r24, Z+
 3b8:	8f 01       	movw	r16, r30
 3ba:	0e 94 bd 01 	call	0x37a	; 0x37a <print_byte>
}

void print_float(float value){ 
	union floatChars b; //create helper union instance
	b.asFloat = value; //set float value
	for(uint8_t i = 0; i < 4; i++){ //for 4 bytes
 3be:	0e 15       	cp	r16, r14
 3c0:	1f 05       	cpc	r17, r15
 3c2:	c1 f7       	brne	.-16     	; 0x3b4 <print_float+0x2a>
		print_byte(b.asChar[i]); //send each byte
	}
}
 3c4:	0f 90       	pop	r0
 3c6:	0f 90       	pop	r0
 3c8:	0f 90       	pop	r0
 3ca:	0f 90       	pop	r0
 3cc:	df 91       	pop	r29
 3ce:	cf 91       	pop	r28
 3d0:	1f 91       	pop	r17
 3d2:	0f 91       	pop	r16
 3d4:	ff 90       	pop	r15
 3d6:	ef 90       	pop	r14
 3d8:	08 95       	ret

000003da <fastPWM_init>:
}

void fastPWM_init()
{
	// set Fast PWM mode on Timer 2 non-inverting (just add (1 << COM2A0) for inverting
	TCCR2A |= (1 << WGM20)|(1 << WGM21)|(1 << COM2A1);
 3da:	e0 eb       	ldi	r30, 0xB0	; 176
 3dc:	f0 e0       	ldi	r31, 0x00	; 0
 3de:	80 81       	ld	r24, Z
 3e0:	83 68       	ori	r24, 0x83	; 131
 3e2:	80 83       	st	Z, r24
	TCCR2B |= (1 << CS20)|(1 << CS21)|(1 << CS22);
 3e4:	e1 eb       	ldi	r30, 0xB1	; 177
 3e6:	f0 e0       	ldi	r31, 0x00	; 0
 3e8:	80 81       	ld	r24, Z
 3ea:	87 60       	ori	r24, 0x07	; 7
 3ec:	80 83       	st	Z, r24
 3ee:	08 95       	ret

000003f0 <setNewPWM>:
}

void setNewPWM(int vel_des)
{
	if(vel_des > 0)
 3f0:	18 16       	cp	r1, r24
 3f2:	19 06       	cpc	r1, r25
 3f4:	54 f4       	brge	.+20     	; 0x40a <__LOCK_REGION_LENGTH__+0xa>
	{
		PORTB |= (1 << PINB5);
 3f6:	2d 9a       	sbi	0x05, 5	; 5
		TCCR2A &= ~(1 << COM2A0);
 3f8:	e0 eb       	ldi	r30, 0xB0	; 176
 3fa:	f0 e0       	ldi	r31, 0x00	; 0
 3fc:	80 81       	ld	r24, Z
 3fe:	8f 7b       	andi	r24, 0xBF	; 191
 400:	80 83       	st	Z, r24
		TCCR2A |= (1 << WGM20)|(1 << WGM21)|(1 << COM2A1);
 402:	80 81       	ld	r24, Z
 404:	83 68       	ori	r24, 0x83	; 131
 406:	80 83       	st	Z, r24
 408:	08 95       	ret
	}
	else if (vel_des < 0)
 40a:	99 23       	and	r25, r25
 40c:	4c f4       	brge	.+18     	; 0x420 <__LOCK_REGION_LENGTH__+0x20>
	{
		PORTB &= ~(1 << PINB5);
 40e:	2d 98       	cbi	0x05, 5	; 5
		TCCR2A |= (1 << COM2A0);
 410:	e0 eb       	ldi	r30, 0xB0	; 176
 412:	f0 e0       	ldi	r31, 0x00	; 0
 414:	80 81       	ld	r24, Z
 416:	80 64       	ori	r24, 0x40	; 64
 418:	80 83       	st	Z, r24
		TCCR2A |= (1 << WGM20)|(1 << WGM21)|(1 << COM2A1);
 41a:	80 81       	ld	r24, Z
 41c:	83 68       	ori	r24, 0x83	; 131
 41e:	80 83       	st	Z, r24
 420:	08 95       	ret

00000422 <main>:
	float asFloat;
	char asChars[4];
};*/

int main(void)
{
 422:	cf 93       	push	r28
 424:	df 93       	push	r29
 426:	cd b7       	in	r28, 0x3d	; 61
 428:	de b7       	in	r29, 0x3e	; 62
 42a:	a5 97       	sbiw	r28, 0x25	; 37
 42c:	0f b6       	in	r0, 0x3f	; 63
 42e:	f8 94       	cli
 430:	de bf       	out	0x3e, r29	; 62
 432:	0f be       	out	0x3f, r0	; 63
 434:	cd bf       	out	0x3d, r28	; 61
	//struct Ring_Buffer_C output_queue;
	USART_Init(MYUBRR);
 436:	87 e6       	ldi	r24, 0x67	; 103
 438:	0e 94 b2 01 	call	0x364	; 0x364 <USART_Init>
    //rb_initialize_C(&output_queue);

	timer0_init(1024,155);
 43c:	6b e9       	ldi	r22, 0x9B	; 155
 43e:	70 e0       	ldi	r23, 0x00	; 0
 440:	80 e0       	ldi	r24, 0x00	; 0
 442:	94 e0       	ldi	r25, 0x04	; 4
 444:	0e 94 6f 03 	call	0x6de	; 0x6de <timer0_init>
	timer1_init(0,15999);
 448:	6f e7       	ldi	r22, 0x7F	; 127
 44a:	7e e3       	ldi	r23, 0x3E	; 62
 44c:	80 e0       	ldi	r24, 0x00	; 0
 44e:	90 e0       	ldi	r25, 0x00	; 0
 450:	0e 94 99 03 	call	0x732	; 0x732 <timer1_init>
	fastPWM_init();
 454:	0e 94 ed 01 	call	0x3da	; 0x3da <fastPWM_init>
	adc_init();
 458:	0e 94 53 00 	call	0xa6	; 0xa6 <adc_init>
	digital_filter_init(0);
 45c:	80 e0       	ldi	r24, 0x00	; 0
 45e:	90 e0       	ldi	r25, 0x00	; 0
 460:	0e 94 6e 00 	call	0xdc	; 0xdc <digital_filter_init>
	
	//Set AI0 to Output and rest as Input
	DDRC |= 0b00000001;
 464:	38 9a       	sbi	0x07, 0	; 7
	//Set pin 11,13, and 8 as output for PWM, Dir, and enable, respectively
	DDRB |= 0b00101001;
 466:	84 b1       	in	r24, 0x04	; 4
 468:	89 62       	ori	r24, 0x29	; 41
 46a:	84 b9       	out	0x04, r24	; 4
	
	//Set output to 1 to power sensor
	PORTC |= 0b00000001;
 46c:	40 9a       	sbi	0x08, 0	; 8
	//Set enable pin as high
	PORTB |= 0b00000001;
 46e:	28 9a       	sbi	0x05, 0	; 5
	float filteredPos = 0;
	//union floatChars printVal;
	int vel_des[3] = {24, 0, -24};
	int timer0Count = 0; //change to volatile if issues, I'm thinking the increment will keep this from being an issue though
	enum states{STOP = 0, CW = 1, CCW = 2} stateCur = STOP, stateLast = CW;
	float convertCoeff[] = {-354.5305, 7.2116, -0.0543, 1.9698E-4, -3.5356E-7, 3.0609E-10, -1.0193E-13};
 470:	8c e1       	ldi	r24, 0x1C	; 28
 472:	e8 e2       	ldi	r30, 0x28	; 40
 474:	f1 e0       	ldi	r31, 0x01	; 1
 476:	de 01       	movw	r26, r28
 478:	11 96       	adiw	r26, 0x01	; 1
 47a:	01 90       	ld	r0, Z+
 47c:	0d 92       	st	X+, r0
 47e:	8a 95       	dec	r24
 480:	e1 f7       	brne	.-8      	; 0x47a <main+0x58>
	float tempSum;
	float voltTemp = 0;
	int duty = 50;
 482:	82 e3       	ldi	r24, 0x32	; 50
 484:	8f 8f       	std	Y+31, r24	; 0x1f
	float angVel = 0;
	float filteredPos = 0;
	//union floatChars printVal;
	int vel_des[3] = {24, 0, -24};
	int timer0Count = 0; //change to volatile if issues, I'm thinking the increment will keep this from being an issue though
	enum states{STOP = 0, CW = 1, CCW = 2} stateCur = STOP, stateLast = CW;
 486:	91 e0       	ldi	r25, 0x01	; 1
 488:	9d a3       	std	Y+37, r25	; 0x25
 48a:	1c a2       	std	Y+36, r1	; 0x24
	float angPosLast = 0;
	float angVel = 0;
	float filteredPos = 0;
	//union floatChars printVal;
	int vel_des[3] = {24, 0, -24};
	int timer0Count = 0; //change to volatile if issues, I'm thinking the increment will keep this from being an issue though
 48c:	1e 8e       	std	Y+30, r1	; 0x1e
 48e:	1d 8e       	std	Y+29, r1	; 0x1d
	//Sampling frequency for converting to velocity, 1/0.001
	float sampPer = 1000;
	float volt = 0;
	float angPos = 0;
	float angPosLast = 0;
	float angVel = 0;
 490:	81 2c       	mov	r8, r1
 492:	91 2c       	mov	r9, r1
 494:	54 01       	movw	r10, r8
	
	//Sampling frequency for converting to velocity, 1/0.001
	float sampPer = 1000;
	float volt = 0;
	float angPos = 0;
	float angPosLast = 0;
 496:	18 a2       	std	Y+32, r1	; 0x20
 498:	19 a2       	std	Y+33, r1	; 0x21
 49a:	1a a2       	std	Y+34, r1	; 0x22
 49c:	1b a2       	std	Y+35, r1	; 0x23
 49e:	1e 01       	movw	r2, r28
 4a0:	ed e1       	ldi	r30, 0x1D	; 29
 4a2:	2e 0e       	add	r2, r30
 4a4:	31 1c       	adc	r3, r1
	float voltTemp = 0;
	int duty = 50;

    while (1) 
    {
		OCR2A = duty; // deadband at about 10
 4a6:	8f 8d       	ldd	r24, Y+31	; 0x1f
 4a8:	e3 eb       	ldi	r30, 0xB3	; 179
 4aa:	f0 e0       	ldi	r31, 0x00	; 0
 4ac:	80 83       	st	Z, r24
		//if TIMER0_flag
		if(TIFR0 & (1 << OCF0A))
 4ae:	a9 9b       	sbis	0x15, 1	; 21
 4b0:	39 c0       	rjmp	.+114    	; 0x524 <main+0x102>
		{
			timer0Count++;
 4b2:	ed 8d       	ldd	r30, Y+29	; 0x1d
 4b4:	fe 8d       	ldd	r31, Y+30	; 0x1e
 4b6:	31 96       	adiw	r30, 0x01	; 1
 4b8:	fe 8f       	std	Y+30, r31	; 0x1e
 4ba:	ed 8f       	std	Y+29, r30	; 0x1d
			if(timer0Count == 50)
 4bc:	f2 97       	sbiw	r30, 0x32	; 50
 4be:	69 f5       	brne	.+90     	; 0x51a <main+0xf8>
			{
				// Check for next action
				if(stateCur == 0 && stateLast == 1)
 4c0:	fc a1       	ldd	r31, Y+36	; 0x24
 4c2:	f1 11       	cpse	r31, r1
 4c4:	20 c0       	rjmp	.+64     	; 0x506 <main+0xe4>
 4c6:	8d a1       	ldd	r24, Y+37	; 0x25
 4c8:	81 30       	cpi	r24, 0x01	; 1
 4ca:	69 f4       	brne	.+26     	; 0x4e6 <main+0xc4>
				{
					stateLast = stateCur;
					stateCur = CCW;
					setNewPWM(vel_des[2]); 
 4cc:	88 ee       	ldi	r24, 0xE8	; 232
 4ce:	9f ef       	ldi	r25, 0xFF	; 255
 4d0:	0e 94 f8 01 	call	0x3f0	; 0x3f0 <setNewPWM>
					duty = 50;
 4d4:	9c a1       	ldd	r25, Y+36	; 0x24
 4d6:	9d a3       	std	Y+37, r25	; 0x25
 4d8:	e2 e3       	ldi	r30, 0x32	; 50
 4da:	ef 8f       	std	Y+31, r30	; 0x1f
			{
				// Check for next action
				if(stateCur == 0 && stateLast == 1)
				{
					stateLast = stateCur;
					stateCur = CCW;
 4dc:	f2 e0       	ldi	r31, 0x02	; 2
 4de:	fc a3       	std	Y+36, r31	; 0x24
					stateLast = stateCur;
					stateCur = STOP;
					setNewPWM(vel_des[1]);
					duty = 0;
				}
				timer0Count = 0;
 4e0:	1e 8e       	std	Y+30, r1	; 0x1e
 4e2:	1d 8e       	std	Y+29, r1	; 0x1d
				if(stateCur == 0 && stateLast == 1)
				{
					stateLast = stateCur;
					stateCur = CCW;
					setNewPWM(vel_des[2]); 
					duty = 50;
 4e4:	1a c0       	rjmp	.+52     	; 0x51a <main+0xf8>
				} else if(stateCur == 0 && stateLast == 2)
 4e6:	8d a1       	ldd	r24, Y+37	; 0x25
 4e8:	82 30       	cpi	r24, 0x02	; 2
 4ea:	69 f4       	brne	.+26     	; 0x506 <main+0xe4>
				{
					stateLast = stateCur;
					stateCur = CW;
					setNewPWM(vel_des[0]);
 4ec:	88 e1       	ldi	r24, 0x18	; 24
 4ee:	90 e0       	ldi	r25, 0x00	; 0
 4f0:	0e 94 f8 01 	call	0x3f0	; 0x3f0 <setNewPWM>
					duty = 50;
 4f4:	9c a1       	ldd	r25, Y+36	; 0x24
 4f6:	9d a3       	std	Y+37, r25	; 0x25
 4f8:	e2 e3       	ldi	r30, 0x32	; 50
 4fa:	ef 8f       	std	Y+31, r30	; 0x1f
					setNewPWM(vel_des[2]); 
					duty = 50;
				} else if(stateCur == 0 && stateLast == 2)
				{
					stateLast = stateCur;
					stateCur = CW;
 4fc:	f1 e0       	ldi	r31, 0x01	; 1
 4fe:	fc a3       	std	Y+36, r31	; 0x24
					stateLast = stateCur;
					stateCur = STOP;
					setNewPWM(vel_des[1]);
					duty = 0;
				}
				timer0Count = 0;
 500:	1e 8e       	std	Y+30, r1	; 0x1e
 502:	1d 8e       	std	Y+29, r1	; 0x1d
				} else if(stateCur == 0 && stateLast == 2)
				{
					stateLast = stateCur;
					stateCur = CW;
					setNewPWM(vel_des[0]);
					duty = 50;
 504:	0a c0       	rjmp	.+20     	; 0x51a <main+0xf8>
				} else
				{
					stateLast = stateCur;
					stateCur = STOP;
					setNewPWM(vel_des[1]);
 506:	80 e0       	ldi	r24, 0x00	; 0
 508:	90 e0       	ldi	r25, 0x00	; 0
 50a:	0e 94 f8 01 	call	0x3f0	; 0x3f0 <setNewPWM>
 50e:	8c a1       	ldd	r24, Y+36	; 0x24
 510:	8d a3       	std	Y+37, r24	; 0x25
					duty = 0;
 512:	1f 8e       	std	Y+31, r1	; 0x1f
					setNewPWM(vel_des[0]);
					duty = 50;
				} else
				{
					stateLast = stateCur;
					stateCur = STOP;
 514:	1c a2       	std	Y+36, r1	; 0x24
					setNewPWM(vel_des[1]);
					duty = 0;
				}
				timer0Count = 0;
 516:	1e 8e       	std	Y+30, r1	; 0x1e
 518:	1d 8e       	std	Y+29, r1	; 0x1d
			/*printVal.asFloat = 500; //edit so we don't drop readings during prints
			printVal.asFloat = angPos;
			for(int i = 0; i < 4; i ++){
				rb_push_back_C(&output_queue, printVal.asChars[i]);
			}*/
			print_float(angVel);
 51a:	c5 01       	movw	r24, r10
 51c:	b4 01       	movw	r22, r8
 51e:	0e 94 c5 01 	call	0x38a	; 0x38a <print_float>
			//reset TIMER0_flag
			TIFR0 |= (1 << OCF0A);
 522:	a9 9a       	sbi	0x15, 1	; 21
		}
		//if TIMER1_flag
		if(TIFR1 & (1 << OCF1A))
 524:	b1 9b       	sbis	0x16, 1	; 22
 526:	bf cf       	rjmp	.-130    	; 0x4a6 <main+0x84>
		{
			//read voltage 
			volt = adc_read(1);	
 528:	81 e0       	ldi	r24, 0x01	; 1
 52a:	0e 94 5a 00 	call	0xb4	; 0xb4 <adc_read>
 52e:	bc 01       	movw	r22, r24
 530:	80 e0       	ldi	r24, 0x00	; 0
 532:	90 e0       	ldi	r25, 0x00	; 0
 534:	0e 94 45 04 	call	0x88a	; 0x88a <__floatunsisf>
 538:	76 2e       	mov	r7, r22
 53a:	67 2e       	mov	r6, r23
 53c:	58 2e       	mov	r5, r24
 53e:	49 2e       	mov	r4, r25
			voltTemp = volt;
			//convert to position in radians
			tempSum = convertCoeff[0];
 540:	c9 80       	ldd	r12, Y+1	; 0x01
 542:	da 80       	ldd	r13, Y+2	; 0x02
 544:	eb 80       	ldd	r14, Y+3	; 0x03
 546:	fc 80       	ldd	r15, Y+4	; 0x04
 548:	4e 01       	movw	r8, r28
 54a:	95 e0       	ldi	r25, 0x05	; 5
 54c:	89 0e       	add	r8, r25
 54e:	91 1c       	adc	r9, r1
		//if TIMER1_flag
		if(TIFR1 & (1 << OCF1A))
		{
			//read voltage 
			volt = adc_read(1);	
			voltTemp = volt;
 550:	17 2d       	mov	r17, r7
 552:	06 2d       	mov	r16, r6
 554:	b5 2c       	mov	r11, r5
 556:	a4 2c       	mov	r10, r4
			//convert to position in radians
			tempSum = convertCoeff[0];
			// Apply 6th order best fit line found in Matlab
			for (int i = 1; i <= 6; i++){
				tempSum += convertCoeff[i]*voltTemp;
 558:	f4 01       	movw	r30, r8
 55a:	61 91       	ld	r22, Z+
 55c:	71 91       	ld	r23, Z+
 55e:	81 91       	ld	r24, Z+
 560:	91 91       	ld	r25, Z+
 562:	4f 01       	movw	r8, r30
 564:	21 2f       	mov	r18, r17
 566:	30 2f       	mov	r19, r16
 568:	4b 2d       	mov	r20, r11
 56a:	5a 2d       	mov	r21, r10
 56c:	0e 94 fc 04 	call	0x9f8	; 0x9f8 <__mulsf3>
 570:	9b 01       	movw	r18, r22
 572:	ac 01       	movw	r20, r24
 574:	c7 01       	movw	r24, r14
 576:	b6 01       	movw	r22, r12
 578:	0e 94 d4 03 	call	0x7a8	; 0x7a8 <__addsf3>
 57c:	6b 01       	movw	r12, r22
 57e:	7c 01       	movw	r14, r24
				voltTemp *= volt;
 580:	27 2d       	mov	r18, r7
 582:	36 2d       	mov	r19, r6
 584:	45 2d       	mov	r20, r5
 586:	54 2d       	mov	r21, r4
 588:	61 2f       	mov	r22, r17
 58a:	70 2f       	mov	r23, r16
 58c:	8b 2d       	mov	r24, r11
 58e:	9a 2d       	mov	r25, r10
 590:	0e 94 fc 04 	call	0x9f8	; 0x9f8 <__mulsf3>
 594:	16 2f       	mov	r17, r22
 596:	07 2f       	mov	r16, r23
 598:	b8 2e       	mov	r11, r24
 59a:	a9 2e       	mov	r10, r25
			volt = adc_read(1);	
			voltTemp = volt;
			//convert to position in radians
			tempSum = convertCoeff[0];
			// Apply 6th order best fit line found in Matlab
			for (int i = 1; i <= 6; i++){
 59c:	28 14       	cp	r2, r8
 59e:	39 04       	cpc	r3, r9
 5a0:	d9 f6       	brne	.-74     	; 0x558 <main+0x136>
			}
			//wrap result
			angPos = tempSum;

			//filter position
			filteredPos = filterValue(angPos);
 5a2:	c7 01       	movw	r24, r14
 5a4:	b6 01       	movw	r22, r12
 5a6:	0e 94 22 01 	call	0x244	; 0x244 <filterValue>
 5aa:	f6 2e       	mov	r15, r22
 5ac:	07 2f       	mov	r16, r23
 5ae:	18 2f       	mov	r17, r24
 5b0:	e9 2e       	mov	r14, r25
			
			//convert to velocity
			//angVel = (angPos - angPosLast) *0.00277778*sampPer; // rev/s
			angVel = (filteredPos - angPosLast) *sampPer; // deg/s
 5b2:	28 a1       	ldd	r18, Y+32	; 0x20
 5b4:	39 a1       	ldd	r19, Y+33	; 0x21
 5b6:	4a a1       	ldd	r20, Y+34	; 0x22
 5b8:	5b a1       	ldd	r21, Y+35	; 0x23
 5ba:	0e 94 d3 03 	call	0x7a6	; 0x7a6 <__subsf3>
 5be:	20 e0       	ldi	r18, 0x00	; 0
 5c0:	30 e0       	ldi	r19, 0x00	; 0
 5c2:	4a e7       	ldi	r20, 0x7A	; 122
 5c4:	54 e4       	ldi	r21, 0x44	; 68
 5c6:	0e 94 fc 04 	call	0x9f8	; 0x9f8 <__mulsf3>
 5ca:	4b 01       	movw	r8, r22
 5cc:	5c 01       	movw	r10, r24
			
			//filter velocity
			//filteredVel = filterValue(angVel);
			
			//reset TIMER1_flag
			TIFR1 |= (1 << OCF1A);
 5ce:	b1 9a       	sbi	0x16, 1	; 22
			//convert to velocity
			//angVel = (angPos - angPosLast) *0.00277778*sampPer; // rev/s
			angVel = (filteredPos - angPosLast) *sampPer; // deg/s
			
			//add angPos to queue
			angPosLast = filteredPos;
 5d0:	f8 a2       	std	Y+32, r15	; 0x20
 5d2:	09 a3       	std	Y+33, r16	; 0x21
 5d4:	1a a3       	std	Y+34, r17	; 0x22
 5d6:	eb a2       	std	Y+35, r14	; 0x23
 5d8:	66 cf       	rjmp	.-308    	; 0x4a6 <main+0x84>

000005da <rb_initialize_F>:
        return p_buf->buffer[index]; // update
    }
    else{
        return 0;
    }
}
 5da:	fc 01       	movw	r30, r24
 5dc:	e0 5c       	subi	r30, 0xC0	; 192
 5de:	ff 4f       	sbci	r31, 0xFF	; 255
 5e0:	10 82       	st	Z, r1
 5e2:	31 96       	adiw	r30, 0x01	; 1
 5e4:	10 82       	st	Z, r1
 5e6:	08 95       	ret

000005e8 <rb_length_F>:
 5e8:	dc 01       	movw	r26, r24
 5ea:	af 5b       	subi	r26, 0xBF	; 191
 5ec:	bf 4f       	sbci	r27, 0xFF	; 255
 5ee:	fc 01       	movw	r30, r24
 5f0:	e0 5c       	subi	r30, 0xC0	; 192
 5f2:	ff 4f       	sbci	r31, 0xFF	; 255
 5f4:	8c 91       	ld	r24, X
 5f6:	90 81       	ld	r25, Z
 5f8:	89 1b       	sub	r24, r25
 5fa:	8f 70       	andi	r24, 0x0F	; 15
 5fc:	08 95       	ret

000005fe <rb_push_front_F>:
 5fe:	9c 01       	movw	r18, r24
 600:	fc 01       	movw	r30, r24
 602:	e0 5c       	subi	r30, 0xC0	; 192
 604:	ff 4f       	sbci	r31, 0xFF	; 255
 606:	90 81       	ld	r25, Z
 608:	91 50       	subi	r25, 0x01	; 1
 60a:	9f 70       	andi	r25, 0x0F	; 15
 60c:	90 83       	st	Z, r25
 60e:	31 96       	adiw	r30, 0x01	; 1
 610:	80 81       	ld	r24, Z
 612:	98 13       	cpse	r25, r24
 614:	04 c0       	rjmp	.+8      	; 0x61e <rb_push_front_F+0x20>
 616:	8f ef       	ldi	r24, 0xFF	; 255
 618:	89 0f       	add	r24, r25
 61a:	8f 70       	andi	r24, 0x0F	; 15
 61c:	80 83       	st	Z, r24
 61e:	f9 01       	movw	r30, r18
 620:	84 e0       	ldi	r24, 0x04	; 4
 622:	98 9f       	mul	r25, r24
 624:	e0 0d       	add	r30, r0
 626:	f1 1d       	adc	r31, r1
 628:	11 24       	eor	r1, r1
 62a:	40 83       	st	Z, r20
 62c:	51 83       	std	Z+1, r21	; 0x01
 62e:	62 83       	std	Z+2, r22	; 0x02
 630:	73 83       	std	Z+3, r23	; 0x03
 632:	08 95       	ret

00000634 <rb_pop_back_F>:
 634:	9c 01       	movw	r18, r24
 636:	fc 01       	movw	r30, r24
 638:	ef 5b       	subi	r30, 0xBF	; 191
 63a:	ff 4f       	sbci	r31, 0xFF	; 255
 63c:	90 81       	ld	r25, Z
 63e:	e9 2f       	mov	r30, r25
 640:	f0 e0       	ldi	r31, 0x00	; 0
 642:	31 97       	sbiw	r30, 0x01	; 1
 644:	d9 01       	movw	r26, r18
 646:	a0 5c       	subi	r26, 0xC0	; 192
 648:	bf 4f       	sbci	r27, 0xFF	; 255
 64a:	8c 91       	ld	r24, X
 64c:	98 17       	cp	r25, r24
 64e:	a1 f0       	breq	.+40     	; 0x678 <rb_pop_back_F+0x44>
 650:	ee 0f       	add	r30, r30
 652:	ff 1f       	adc	r31, r31
 654:	ee 0f       	add	r30, r30
 656:	ff 1f       	adc	r31, r31
 658:	e2 0f       	add	r30, r18
 65a:	f3 1f       	adc	r31, r19
 65c:	60 81       	ld	r22, Z
 65e:	51 81       	ldd	r21, Z+1	; 0x01
 660:	42 81       	ldd	r20, Z+2	; 0x02
 662:	83 81       	ldd	r24, Z+3	; 0x03
 664:	f9 01       	movw	r30, r18
 666:	ef 5b       	subi	r30, 0xBF	; 191
 668:	ff 4f       	sbci	r31, 0xFF	; 255
 66a:	91 50       	subi	r25, 0x01	; 1
 66c:	9f 70       	andi	r25, 0x0F	; 15
 66e:	90 83       	st	Z, r25
 670:	e6 2f       	mov	r30, r22
 672:	34 2f       	mov	r19, r20
 674:	28 2f       	mov	r18, r24
 676:	04 c0       	rjmp	.+8      	; 0x680 <rb_pop_back_F+0x4c>
 678:	e0 e0       	ldi	r30, 0x00	; 0
 67a:	50 e0       	ldi	r21, 0x00	; 0
 67c:	30 e0       	ldi	r19, 0x00	; 0
 67e:	20 e0       	ldi	r18, 0x00	; 0
 680:	6e 2f       	mov	r22, r30
 682:	75 2f       	mov	r23, r21
 684:	83 2f       	mov	r24, r19
 686:	92 2f       	mov	r25, r18
 688:	08 95       	ret

0000068a <rb_get_F>:
 68a:	fc 01       	movw	r30, r24
 68c:	e0 5c       	subi	r30, 0xC0	; 192
 68e:	ff 4f       	sbci	r31, 0xFF	; 255
 690:	20 81       	ld	r18, Z
 692:	31 96       	adiw	r30, 0x01	; 1
 694:	30 81       	ld	r19, Z
 696:	23 17       	cp	r18, r19
 698:	69 f0       	breq	.+26     	; 0x6b4 <rb_get_F+0x2a>
 69a:	62 0f       	add	r22, r18
 69c:	6f 70       	andi	r22, 0x0F	; 15
 69e:	fc 01       	movw	r30, r24
 6a0:	24 e0       	ldi	r18, 0x04	; 4
 6a2:	62 9f       	mul	r22, r18
 6a4:	e0 0d       	add	r30, r0
 6a6:	f1 1d       	adc	r31, r1
 6a8:	11 24       	eor	r1, r1
 6aa:	60 81       	ld	r22, Z
 6ac:	71 81       	ldd	r23, Z+1	; 0x01
 6ae:	82 81       	ldd	r24, Z+2	; 0x02
 6b0:	93 81       	ldd	r25, Z+3	; 0x03
 6b2:	08 95       	ret
 6b4:	60 e0       	ldi	r22, 0x00	; 0
 6b6:	70 e0       	ldi	r23, 0x00	; 0
 6b8:	cb 01       	movw	r24, r22
 6ba:	08 95       	ret

000006bc <rb_set_F>:
/* set element - This behavior is 
   poorly defined if index is outside of active length.
   Use of the push_back or push_front methods are prefered.
*/
void  rb_set_F( struct Ring_Buffer_F* p_buf, uint8_t index, float value)
{
 6bc:	fc 01       	movw	r30, r24
    // set value at start + index wrapped properly
    index = (p_buf->start_index + index) & RB_MASK_F;
 6be:	dc 01       	movw	r26, r24
 6c0:	a0 5c       	subi	r26, 0xC0	; 192
 6c2:	bf 4f       	sbci	r27, 0xFF	; 255
 6c4:	9c 91       	ld	r25, X
 6c6:	69 0f       	add	r22, r25
    p_buf->buffer[index] = value;
 6c8:	6f 70       	andi	r22, 0x0F	; 15
 6ca:	84 e0       	ldi	r24, 0x04	; 4
 6cc:	68 9f       	mul	r22, r24
 6ce:	e0 0d       	add	r30, r0
 6d0:	f1 1d       	adc	r31, r1
 6d2:	11 24       	eor	r1, r1
 6d4:	20 83       	st	Z, r18
 6d6:	31 83       	std	Z+1, r19	; 0x01
 6d8:	42 83       	std	Z+2, r20	; 0x02
 6da:	53 83       	std	Z+3, r21	; 0x03
 6dc:	08 95       	ret

000006de <timer0_init>:
#include <avr/io.h>
#include "Timers.h"

void timer0_init(int prescaler,int compVal)
{
 6de:	9c 01       	movw	r18, r24
	// enable CTC for Timer0
	TCCR0A |= (1 << WGM01);
 6e0:	94 b5       	in	r25, 0x24	; 36
 6e2:	92 60       	ori	r25, 0x02	; 2
 6e4:	94 bd       	out	0x24, r25	; 36
	// set appropriate prescaler
	if(prescaler == 0){
 6e6:	21 15       	cp	r18, r1
 6e8:	31 05       	cpc	r19, r1
 6ea:	21 f4       	brne	.+8      	; 0x6f4 <timer0_init+0x16>
		TCCR0B |= (1 << CS00);
 6ec:	85 b5       	in	r24, 0x25	; 37
 6ee:	81 60       	ori	r24, 0x01	; 1
 6f0:	85 bd       	out	0x25, r24	; 37
 6f2:	0e c0       	rjmp	.+28     	; 0x710 <timer0_init+0x32>
	} 
	if(prescaler == 8){
 6f4:	28 30       	cpi	r18, 0x08	; 8
 6f6:	31 05       	cpc	r19, r1
 6f8:	21 f4       	brne	.+8      	; 0x702 <timer0_init+0x24>
		TCCR0B |= (1 << CS01);
 6fa:	85 b5       	in	r24, 0x25	; 37
 6fc:	82 60       	ori	r24, 0x02	; 2
 6fe:	85 bd       	out	0x25, r24	; 37
 700:	0f c0       	rjmp	.+30     	; 0x720 <timer0_init+0x42>
	} 
	if(prescaler == 64){
 702:	20 34       	cpi	r18, 0x40	; 64
 704:	31 05       	cpc	r19, r1
 706:	21 f4       	brne	.+8      	; 0x710 <timer0_init+0x32>
		TCCR0B |= (1 << CS00)|(1 << CS01);
 708:	85 b5       	in	r24, 0x25	; 37
 70a:	83 60       	ori	r24, 0x03	; 3
 70c:	85 bd       	out	0x25, r24	; 37
 70e:	0e c0       	rjmp	.+28     	; 0x72c <timer0_init+0x4e>
	} 
	if(prescaler == 256){
 710:	21 15       	cp	r18, r1
 712:	81 e0       	ldi	r24, 0x01	; 1
 714:	38 07       	cpc	r19, r24
 716:	21 f4       	brne	.+8      	; 0x720 <timer0_init+0x42>
		TCCR0B |= (1 << CS02);
 718:	85 b5       	in	r24, 0x25	; 37
 71a:	84 60       	ori	r24, 0x04	; 4
 71c:	85 bd       	out	0x25, r24	; 37
 71e:	06 c0       	rjmp	.+12     	; 0x72c <timer0_init+0x4e>
	} 
	if(prescaler == 1024){
 720:	21 15       	cp	r18, r1
 722:	34 40       	sbci	r19, 0x04	; 4
 724:	19 f4       	brne	.+6      	; 0x72c <timer0_init+0x4e>
		TCCR0B |= (1 << CS02)|(1 << CS00);
 726:	85 b5       	in	r24, 0x25	; 37
 728:	85 60       	ori	r24, 0x05	; 5
 72a:	85 bd       	out	0x25, r24	; 37
	} 
	// initialize counter to zero
	TCNT0 = 0;
 72c:	16 bc       	out	0x26, r1	; 38
	// initialize compare value for CTC
	OCR0A = compVal;
 72e:	67 bd       	out	0x27, r22	; 39
 730:	08 95       	ret

00000732 <timer1_init>:
}

void timer1_init(int prescaler,int compVal)
{
 732:	9c 01       	movw	r18, r24
	// enable CTC for Timer1
	TCCR0B |= (1 << WGM12);
 734:	95 b5       	in	r25, 0x25	; 37
 736:	98 60       	ori	r25, 0x08	; 8
 738:	95 bd       	out	0x25, r25	; 37
	// set appropriate prescaler
	if(prescaler == 0){
 73a:	21 15       	cp	r18, r1
 73c:	31 05       	cpc	r19, r1
 73e:	31 f4       	brne	.+12     	; 0x74c <timer1_init+0x1a>
		TCCR1B |= (1 << CS10);
 740:	e1 e8       	ldi	r30, 0x81	; 129
 742:	f0 e0       	ldi	r31, 0x00	; 0
 744:	80 81       	ld	r24, Z
 746:	81 60       	ori	r24, 0x01	; 1
 748:	80 83       	st	Z, r24
 74a:	12 c0       	rjmp	.+36     	; 0x770 <timer1_init+0x3e>
	} 
	if(prescaler == 8){
 74c:	28 30       	cpi	r18, 0x08	; 8
 74e:	31 05       	cpc	r19, r1
 750:	31 f4       	brne	.+12     	; 0x75e <timer1_init+0x2c>
		TCCR1B |= (1 << CS11);
 752:	e1 e8       	ldi	r30, 0x81	; 129
 754:	f0 e0       	ldi	r31, 0x00	; 0
 756:	80 81       	ld	r24, Z
 758:	82 60       	ori	r24, 0x02	; 2
 75a:	80 83       	st	Z, r24
 75c:	13 c0       	rjmp	.+38     	; 0x784 <timer1_init+0x52>
	} 
	if(prescaler == 64){
 75e:	20 34       	cpi	r18, 0x40	; 64
 760:	31 05       	cpc	r19, r1
 762:	31 f4       	brne	.+12     	; 0x770 <timer1_init+0x3e>
		TCCR1B |= (1 << CS11)|(1 << CS10);
 764:	e1 e8       	ldi	r30, 0x81	; 129
 766:	f0 e0       	ldi	r31, 0x00	; 0
 768:	80 81       	ld	r24, Z
 76a:	83 60       	ori	r24, 0x03	; 3
 76c:	80 83       	st	Z, r24
 76e:	12 c0       	rjmp	.+36     	; 0x794 <timer1_init+0x62>
	} 
	if(prescaler == 256){
 770:	21 15       	cp	r18, r1
 772:	81 e0       	ldi	r24, 0x01	; 1
 774:	38 07       	cpc	r19, r24
 776:	31 f4       	brne	.+12     	; 0x784 <timer1_init+0x52>
		TCCR1B |= (1 << CS12);
 778:	e1 e8       	ldi	r30, 0x81	; 129
 77a:	f0 e0       	ldi	r31, 0x00	; 0
 77c:	80 81       	ld	r24, Z
 77e:	84 60       	ori	r24, 0x04	; 4
 780:	80 83       	st	Z, r24
 782:	08 c0       	rjmp	.+16     	; 0x794 <timer1_init+0x62>
	} 
	if(prescaler == 1024){
 784:	21 15       	cp	r18, r1
 786:	34 40       	sbci	r19, 0x04	; 4
 788:	29 f4       	brne	.+10     	; 0x794 <timer1_init+0x62>
		TCCR1B |= (1 << CS10)|(1 << CS12);
 78a:	e1 e8       	ldi	r30, 0x81	; 129
 78c:	f0 e0       	ldi	r31, 0x00	; 0
 78e:	80 81       	ld	r24, Z
 790:	85 60       	ori	r24, 0x05	; 5
 792:	80 83       	st	Z, r24
	}
	// initialize counter to zero
	TCNT1 = 0;
 794:	10 92 85 00 	sts	0x0085, r1	; 0x800085 <__DATA_REGION_ORIGIN__+0x25>
 798:	10 92 84 00 	sts	0x0084, r1	; 0x800084 <__DATA_REGION_ORIGIN__+0x24>
	// initialize compare value
	OCR1B = compVal;
 79c:	70 93 8b 00 	sts	0x008B, r23	; 0x80008b <__DATA_REGION_ORIGIN__+0x2b>
 7a0:	60 93 8a 00 	sts	0x008A, r22	; 0x80008a <__DATA_REGION_ORIGIN__+0x2a>
 7a4:	08 95       	ret

000007a6 <__subsf3>:
 7a6:	50 58       	subi	r21, 0x80	; 128

000007a8 <__addsf3>:
 7a8:	bb 27       	eor	r27, r27
 7aa:	aa 27       	eor	r26, r26
 7ac:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <__addsf3x>
 7b0:	0c 94 bd 04 	jmp	0x97a	; 0x97a <__fp_round>
 7b4:	0e 94 af 04 	call	0x95e	; 0x95e <__fp_pscA>
 7b8:	38 f0       	brcs	.+14     	; 0x7c8 <__addsf3+0x20>
 7ba:	0e 94 b6 04 	call	0x96c	; 0x96c <__fp_pscB>
 7be:	20 f0       	brcs	.+8      	; 0x7c8 <__addsf3+0x20>
 7c0:	39 f4       	brne	.+14     	; 0x7d0 <__addsf3+0x28>
 7c2:	9f 3f       	cpi	r25, 0xFF	; 255
 7c4:	19 f4       	brne	.+6      	; 0x7cc <__addsf3+0x24>
 7c6:	26 f4       	brtc	.+8      	; 0x7d0 <__addsf3+0x28>
 7c8:	0c 94 ac 04 	jmp	0x958	; 0x958 <__fp_nan>
 7cc:	0e f4       	brtc	.+2      	; 0x7d0 <__addsf3+0x28>
 7ce:	e0 95       	com	r30
 7d0:	e7 fb       	bst	r30, 7
 7d2:	0c 94 a6 04 	jmp	0x94c	; 0x94c <__fp_inf>

000007d6 <__addsf3x>:
 7d6:	e9 2f       	mov	r30, r25
 7d8:	0e 94 ce 04 	call	0x99c	; 0x99c <__fp_split3>
 7dc:	58 f3       	brcs	.-42     	; 0x7b4 <__addsf3+0xc>
 7de:	ba 17       	cp	r27, r26
 7e0:	62 07       	cpc	r22, r18
 7e2:	73 07       	cpc	r23, r19
 7e4:	84 07       	cpc	r24, r20
 7e6:	95 07       	cpc	r25, r21
 7e8:	20 f0       	brcs	.+8      	; 0x7f2 <__addsf3x+0x1c>
 7ea:	79 f4       	brne	.+30     	; 0x80a <__addsf3x+0x34>
 7ec:	a6 f5       	brtc	.+104    	; 0x856 <__addsf3x+0x80>
 7ee:	0c 94 f0 04 	jmp	0x9e0	; 0x9e0 <__fp_zero>
 7f2:	0e f4       	brtc	.+2      	; 0x7f6 <__addsf3x+0x20>
 7f4:	e0 95       	com	r30
 7f6:	0b 2e       	mov	r0, r27
 7f8:	ba 2f       	mov	r27, r26
 7fa:	a0 2d       	mov	r26, r0
 7fc:	0b 01       	movw	r0, r22
 7fe:	b9 01       	movw	r22, r18
 800:	90 01       	movw	r18, r0
 802:	0c 01       	movw	r0, r24
 804:	ca 01       	movw	r24, r20
 806:	a0 01       	movw	r20, r0
 808:	11 24       	eor	r1, r1
 80a:	ff 27       	eor	r31, r31
 80c:	59 1b       	sub	r21, r25
 80e:	99 f0       	breq	.+38     	; 0x836 <__addsf3x+0x60>
 810:	59 3f       	cpi	r21, 0xF9	; 249
 812:	50 f4       	brcc	.+20     	; 0x828 <__addsf3x+0x52>
 814:	50 3e       	cpi	r21, 0xE0	; 224
 816:	68 f1       	brcs	.+90     	; 0x872 <__addsf3x+0x9c>
 818:	1a 16       	cp	r1, r26
 81a:	f0 40       	sbci	r31, 0x00	; 0
 81c:	a2 2f       	mov	r26, r18
 81e:	23 2f       	mov	r18, r19
 820:	34 2f       	mov	r19, r20
 822:	44 27       	eor	r20, r20
 824:	58 5f       	subi	r21, 0xF8	; 248
 826:	f3 cf       	rjmp	.-26     	; 0x80e <__addsf3x+0x38>
 828:	46 95       	lsr	r20
 82a:	37 95       	ror	r19
 82c:	27 95       	ror	r18
 82e:	a7 95       	ror	r26
 830:	f0 40       	sbci	r31, 0x00	; 0
 832:	53 95       	inc	r21
 834:	c9 f7       	brne	.-14     	; 0x828 <__addsf3x+0x52>
 836:	7e f4       	brtc	.+30     	; 0x856 <__addsf3x+0x80>
 838:	1f 16       	cp	r1, r31
 83a:	ba 0b       	sbc	r27, r26
 83c:	62 0b       	sbc	r22, r18
 83e:	73 0b       	sbc	r23, r19
 840:	84 0b       	sbc	r24, r20
 842:	ba f0       	brmi	.+46     	; 0x872 <__addsf3x+0x9c>
 844:	91 50       	subi	r25, 0x01	; 1
 846:	a1 f0       	breq	.+40     	; 0x870 <__addsf3x+0x9a>
 848:	ff 0f       	add	r31, r31
 84a:	bb 1f       	adc	r27, r27
 84c:	66 1f       	adc	r22, r22
 84e:	77 1f       	adc	r23, r23
 850:	88 1f       	adc	r24, r24
 852:	c2 f7       	brpl	.-16     	; 0x844 <__addsf3x+0x6e>
 854:	0e c0       	rjmp	.+28     	; 0x872 <__addsf3x+0x9c>
 856:	ba 0f       	add	r27, r26
 858:	62 1f       	adc	r22, r18
 85a:	73 1f       	adc	r23, r19
 85c:	84 1f       	adc	r24, r20
 85e:	48 f4       	brcc	.+18     	; 0x872 <__addsf3x+0x9c>
 860:	87 95       	ror	r24
 862:	77 95       	ror	r23
 864:	67 95       	ror	r22
 866:	b7 95       	ror	r27
 868:	f7 95       	ror	r31
 86a:	9e 3f       	cpi	r25, 0xFE	; 254
 86c:	08 f0       	brcs	.+2      	; 0x870 <__addsf3x+0x9a>
 86e:	b0 cf       	rjmp	.-160    	; 0x7d0 <__addsf3+0x28>
 870:	93 95       	inc	r25
 872:	88 0f       	add	r24, r24
 874:	08 f0       	brcs	.+2      	; 0x878 <__addsf3x+0xa2>
 876:	99 27       	eor	r25, r25
 878:	ee 0f       	add	r30, r30
 87a:	97 95       	ror	r25
 87c:	87 95       	ror	r24
 87e:	08 95       	ret

00000880 <__cmpsf2>:
 880:	0e 94 82 04 	call	0x904	; 0x904 <__fp_cmp>
 884:	08 f4       	brcc	.+2      	; 0x888 <__cmpsf2+0x8>
 886:	81 e0       	ldi	r24, 0x01	; 1
 888:	08 95       	ret

0000088a <__floatunsisf>:
 88a:	e8 94       	clt
 88c:	09 c0       	rjmp	.+18     	; 0x8a0 <__floatsisf+0x12>

0000088e <__floatsisf>:
 88e:	97 fb       	bst	r25, 7
 890:	3e f4       	brtc	.+14     	; 0x8a0 <__floatsisf+0x12>
 892:	90 95       	com	r25
 894:	80 95       	com	r24
 896:	70 95       	com	r23
 898:	61 95       	neg	r22
 89a:	7f 4f       	sbci	r23, 0xFF	; 255
 89c:	8f 4f       	sbci	r24, 0xFF	; 255
 89e:	9f 4f       	sbci	r25, 0xFF	; 255
 8a0:	99 23       	and	r25, r25
 8a2:	a9 f0       	breq	.+42     	; 0x8ce <__floatsisf+0x40>
 8a4:	f9 2f       	mov	r31, r25
 8a6:	96 e9       	ldi	r25, 0x96	; 150
 8a8:	bb 27       	eor	r27, r27
 8aa:	93 95       	inc	r25
 8ac:	f6 95       	lsr	r31
 8ae:	87 95       	ror	r24
 8b0:	77 95       	ror	r23
 8b2:	67 95       	ror	r22
 8b4:	b7 95       	ror	r27
 8b6:	f1 11       	cpse	r31, r1
 8b8:	f8 cf       	rjmp	.-16     	; 0x8aa <__floatsisf+0x1c>
 8ba:	fa f4       	brpl	.+62     	; 0x8fa <__floatsisf+0x6c>
 8bc:	bb 0f       	add	r27, r27
 8be:	11 f4       	brne	.+4      	; 0x8c4 <__floatsisf+0x36>
 8c0:	60 ff       	sbrs	r22, 0
 8c2:	1b c0       	rjmp	.+54     	; 0x8fa <__floatsisf+0x6c>
 8c4:	6f 5f       	subi	r22, 0xFF	; 255
 8c6:	7f 4f       	sbci	r23, 0xFF	; 255
 8c8:	8f 4f       	sbci	r24, 0xFF	; 255
 8ca:	9f 4f       	sbci	r25, 0xFF	; 255
 8cc:	16 c0       	rjmp	.+44     	; 0x8fa <__floatsisf+0x6c>
 8ce:	88 23       	and	r24, r24
 8d0:	11 f0       	breq	.+4      	; 0x8d6 <__floatsisf+0x48>
 8d2:	96 e9       	ldi	r25, 0x96	; 150
 8d4:	11 c0       	rjmp	.+34     	; 0x8f8 <__floatsisf+0x6a>
 8d6:	77 23       	and	r23, r23
 8d8:	21 f0       	breq	.+8      	; 0x8e2 <__floatsisf+0x54>
 8da:	9e e8       	ldi	r25, 0x8E	; 142
 8dc:	87 2f       	mov	r24, r23
 8de:	76 2f       	mov	r23, r22
 8e0:	05 c0       	rjmp	.+10     	; 0x8ec <__floatsisf+0x5e>
 8e2:	66 23       	and	r22, r22
 8e4:	71 f0       	breq	.+28     	; 0x902 <__stack+0x3>
 8e6:	96 e8       	ldi	r25, 0x86	; 134
 8e8:	86 2f       	mov	r24, r22
 8ea:	70 e0       	ldi	r23, 0x00	; 0
 8ec:	60 e0       	ldi	r22, 0x00	; 0
 8ee:	2a f0       	brmi	.+10     	; 0x8fa <__floatsisf+0x6c>
 8f0:	9a 95       	dec	r25
 8f2:	66 0f       	add	r22, r22
 8f4:	77 1f       	adc	r23, r23
 8f6:	88 1f       	adc	r24, r24
 8f8:	da f7       	brpl	.-10     	; 0x8f0 <__floatsisf+0x62>
 8fa:	88 0f       	add	r24, r24
 8fc:	96 95       	lsr	r25
 8fe:	87 95       	ror	r24
 900:	97 f9       	bld	r25, 7
 902:	08 95       	ret

00000904 <__fp_cmp>:
 904:	99 0f       	add	r25, r25
 906:	00 08       	sbc	r0, r0
 908:	55 0f       	add	r21, r21
 90a:	aa 0b       	sbc	r26, r26
 90c:	e0 e8       	ldi	r30, 0x80	; 128
 90e:	fe ef       	ldi	r31, 0xFE	; 254
 910:	16 16       	cp	r1, r22
 912:	17 06       	cpc	r1, r23
 914:	e8 07       	cpc	r30, r24
 916:	f9 07       	cpc	r31, r25
 918:	c0 f0       	brcs	.+48     	; 0x94a <__fp_cmp+0x46>
 91a:	12 16       	cp	r1, r18
 91c:	13 06       	cpc	r1, r19
 91e:	e4 07       	cpc	r30, r20
 920:	f5 07       	cpc	r31, r21
 922:	98 f0       	brcs	.+38     	; 0x94a <__fp_cmp+0x46>
 924:	62 1b       	sub	r22, r18
 926:	73 0b       	sbc	r23, r19
 928:	84 0b       	sbc	r24, r20
 92a:	95 0b       	sbc	r25, r21
 92c:	39 f4       	brne	.+14     	; 0x93c <__fp_cmp+0x38>
 92e:	0a 26       	eor	r0, r26
 930:	61 f0       	breq	.+24     	; 0x94a <__fp_cmp+0x46>
 932:	23 2b       	or	r18, r19
 934:	24 2b       	or	r18, r20
 936:	25 2b       	or	r18, r21
 938:	21 f4       	brne	.+8      	; 0x942 <__fp_cmp+0x3e>
 93a:	08 95       	ret
 93c:	0a 26       	eor	r0, r26
 93e:	09 f4       	brne	.+2      	; 0x942 <__fp_cmp+0x3e>
 940:	a1 40       	sbci	r26, 0x01	; 1
 942:	a6 95       	lsr	r26
 944:	8f ef       	ldi	r24, 0xFF	; 255
 946:	81 1d       	adc	r24, r1
 948:	81 1d       	adc	r24, r1
 94a:	08 95       	ret

0000094c <__fp_inf>:
 94c:	97 f9       	bld	r25, 7
 94e:	9f 67       	ori	r25, 0x7F	; 127
 950:	80 e8       	ldi	r24, 0x80	; 128
 952:	70 e0       	ldi	r23, 0x00	; 0
 954:	60 e0       	ldi	r22, 0x00	; 0
 956:	08 95       	ret

00000958 <__fp_nan>:
 958:	9f ef       	ldi	r25, 0xFF	; 255
 95a:	80 ec       	ldi	r24, 0xC0	; 192
 95c:	08 95       	ret

0000095e <__fp_pscA>:
 95e:	00 24       	eor	r0, r0
 960:	0a 94       	dec	r0
 962:	16 16       	cp	r1, r22
 964:	17 06       	cpc	r1, r23
 966:	18 06       	cpc	r1, r24
 968:	09 06       	cpc	r0, r25
 96a:	08 95       	ret

0000096c <__fp_pscB>:
 96c:	00 24       	eor	r0, r0
 96e:	0a 94       	dec	r0
 970:	12 16       	cp	r1, r18
 972:	13 06       	cpc	r1, r19
 974:	14 06       	cpc	r1, r20
 976:	05 06       	cpc	r0, r21
 978:	08 95       	ret

0000097a <__fp_round>:
 97a:	09 2e       	mov	r0, r25
 97c:	03 94       	inc	r0
 97e:	00 0c       	add	r0, r0
 980:	11 f4       	brne	.+4      	; 0x986 <__fp_round+0xc>
 982:	88 23       	and	r24, r24
 984:	52 f0       	brmi	.+20     	; 0x99a <__fp_round+0x20>
 986:	bb 0f       	add	r27, r27
 988:	40 f4       	brcc	.+16     	; 0x99a <__fp_round+0x20>
 98a:	bf 2b       	or	r27, r31
 98c:	11 f4       	brne	.+4      	; 0x992 <__fp_round+0x18>
 98e:	60 ff       	sbrs	r22, 0
 990:	04 c0       	rjmp	.+8      	; 0x99a <__fp_round+0x20>
 992:	6f 5f       	subi	r22, 0xFF	; 255
 994:	7f 4f       	sbci	r23, 0xFF	; 255
 996:	8f 4f       	sbci	r24, 0xFF	; 255
 998:	9f 4f       	sbci	r25, 0xFF	; 255
 99a:	08 95       	ret

0000099c <__fp_split3>:
 99c:	57 fd       	sbrc	r21, 7
 99e:	90 58       	subi	r25, 0x80	; 128
 9a0:	44 0f       	add	r20, r20
 9a2:	55 1f       	adc	r21, r21
 9a4:	59 f0       	breq	.+22     	; 0x9bc <__fp_splitA+0x10>
 9a6:	5f 3f       	cpi	r21, 0xFF	; 255
 9a8:	71 f0       	breq	.+28     	; 0x9c6 <__fp_splitA+0x1a>
 9aa:	47 95       	ror	r20

000009ac <__fp_splitA>:
 9ac:	88 0f       	add	r24, r24
 9ae:	97 fb       	bst	r25, 7
 9b0:	99 1f       	adc	r25, r25
 9b2:	61 f0       	breq	.+24     	; 0x9cc <__fp_splitA+0x20>
 9b4:	9f 3f       	cpi	r25, 0xFF	; 255
 9b6:	79 f0       	breq	.+30     	; 0x9d6 <__fp_splitA+0x2a>
 9b8:	87 95       	ror	r24
 9ba:	08 95       	ret
 9bc:	12 16       	cp	r1, r18
 9be:	13 06       	cpc	r1, r19
 9c0:	14 06       	cpc	r1, r20
 9c2:	55 1f       	adc	r21, r21
 9c4:	f2 cf       	rjmp	.-28     	; 0x9aa <__fp_split3+0xe>
 9c6:	46 95       	lsr	r20
 9c8:	f1 df       	rcall	.-30     	; 0x9ac <__fp_splitA>
 9ca:	08 c0       	rjmp	.+16     	; 0x9dc <__fp_splitA+0x30>
 9cc:	16 16       	cp	r1, r22
 9ce:	17 06       	cpc	r1, r23
 9d0:	18 06       	cpc	r1, r24
 9d2:	99 1f       	adc	r25, r25
 9d4:	f1 cf       	rjmp	.-30     	; 0x9b8 <__fp_splitA+0xc>
 9d6:	86 95       	lsr	r24
 9d8:	71 05       	cpc	r23, r1
 9da:	61 05       	cpc	r22, r1
 9dc:	08 94       	sec
 9de:	08 95       	ret

000009e0 <__fp_zero>:
 9e0:	e8 94       	clt

000009e2 <__fp_szero>:
 9e2:	bb 27       	eor	r27, r27
 9e4:	66 27       	eor	r22, r22
 9e6:	77 27       	eor	r23, r23
 9e8:	cb 01       	movw	r24, r22
 9ea:	97 f9       	bld	r25, 7
 9ec:	08 95       	ret

000009ee <__gesf2>:
 9ee:	0e 94 82 04 	call	0x904	; 0x904 <__fp_cmp>
 9f2:	08 f4       	brcc	.+2      	; 0x9f6 <__gesf2+0x8>
 9f4:	8f ef       	ldi	r24, 0xFF	; 255
 9f6:	08 95       	ret

000009f8 <__mulsf3>:
 9f8:	0e 94 0f 05 	call	0xa1e	; 0xa1e <__mulsf3x>
 9fc:	0c 94 bd 04 	jmp	0x97a	; 0x97a <__fp_round>
 a00:	0e 94 af 04 	call	0x95e	; 0x95e <__fp_pscA>
 a04:	38 f0       	brcs	.+14     	; 0xa14 <__mulsf3+0x1c>
 a06:	0e 94 b6 04 	call	0x96c	; 0x96c <__fp_pscB>
 a0a:	20 f0       	brcs	.+8      	; 0xa14 <__mulsf3+0x1c>
 a0c:	95 23       	and	r25, r21
 a0e:	11 f0       	breq	.+4      	; 0xa14 <__mulsf3+0x1c>
 a10:	0c 94 a6 04 	jmp	0x94c	; 0x94c <__fp_inf>
 a14:	0c 94 ac 04 	jmp	0x958	; 0x958 <__fp_nan>
 a18:	11 24       	eor	r1, r1
 a1a:	0c 94 f1 04 	jmp	0x9e2	; 0x9e2 <__fp_szero>

00000a1e <__mulsf3x>:
 a1e:	0e 94 ce 04 	call	0x99c	; 0x99c <__fp_split3>
 a22:	70 f3       	brcs	.-36     	; 0xa00 <__mulsf3+0x8>

00000a24 <__mulsf3_pse>:
 a24:	95 9f       	mul	r25, r21
 a26:	c1 f3       	breq	.-16     	; 0xa18 <__mulsf3+0x20>
 a28:	95 0f       	add	r25, r21
 a2a:	50 e0       	ldi	r21, 0x00	; 0
 a2c:	55 1f       	adc	r21, r21
 a2e:	62 9f       	mul	r22, r18
 a30:	f0 01       	movw	r30, r0
 a32:	72 9f       	mul	r23, r18
 a34:	bb 27       	eor	r27, r27
 a36:	f0 0d       	add	r31, r0
 a38:	b1 1d       	adc	r27, r1
 a3a:	63 9f       	mul	r22, r19
 a3c:	aa 27       	eor	r26, r26
 a3e:	f0 0d       	add	r31, r0
 a40:	b1 1d       	adc	r27, r1
 a42:	aa 1f       	adc	r26, r26
 a44:	64 9f       	mul	r22, r20
 a46:	66 27       	eor	r22, r22
 a48:	b0 0d       	add	r27, r0
 a4a:	a1 1d       	adc	r26, r1
 a4c:	66 1f       	adc	r22, r22
 a4e:	82 9f       	mul	r24, r18
 a50:	22 27       	eor	r18, r18
 a52:	b0 0d       	add	r27, r0
 a54:	a1 1d       	adc	r26, r1
 a56:	62 1f       	adc	r22, r18
 a58:	73 9f       	mul	r23, r19
 a5a:	b0 0d       	add	r27, r0
 a5c:	a1 1d       	adc	r26, r1
 a5e:	62 1f       	adc	r22, r18
 a60:	83 9f       	mul	r24, r19
 a62:	a0 0d       	add	r26, r0
 a64:	61 1d       	adc	r22, r1
 a66:	22 1f       	adc	r18, r18
 a68:	74 9f       	mul	r23, r20
 a6a:	33 27       	eor	r19, r19
 a6c:	a0 0d       	add	r26, r0
 a6e:	61 1d       	adc	r22, r1
 a70:	23 1f       	adc	r18, r19
 a72:	84 9f       	mul	r24, r20
 a74:	60 0d       	add	r22, r0
 a76:	21 1d       	adc	r18, r1
 a78:	82 2f       	mov	r24, r18
 a7a:	76 2f       	mov	r23, r22
 a7c:	6a 2f       	mov	r22, r26
 a7e:	11 24       	eor	r1, r1
 a80:	9f 57       	subi	r25, 0x7F	; 127
 a82:	50 40       	sbci	r21, 0x00	; 0
 a84:	9a f0       	brmi	.+38     	; 0xaac <__mulsf3_pse+0x88>
 a86:	f1 f0       	breq	.+60     	; 0xac4 <__mulsf3_pse+0xa0>
 a88:	88 23       	and	r24, r24
 a8a:	4a f0       	brmi	.+18     	; 0xa9e <__mulsf3_pse+0x7a>
 a8c:	ee 0f       	add	r30, r30
 a8e:	ff 1f       	adc	r31, r31
 a90:	bb 1f       	adc	r27, r27
 a92:	66 1f       	adc	r22, r22
 a94:	77 1f       	adc	r23, r23
 a96:	88 1f       	adc	r24, r24
 a98:	91 50       	subi	r25, 0x01	; 1
 a9a:	50 40       	sbci	r21, 0x00	; 0
 a9c:	a9 f7       	brne	.-22     	; 0xa88 <__mulsf3_pse+0x64>
 a9e:	9e 3f       	cpi	r25, 0xFE	; 254
 aa0:	51 05       	cpc	r21, r1
 aa2:	80 f0       	brcs	.+32     	; 0xac4 <__mulsf3_pse+0xa0>
 aa4:	0c 94 a6 04 	jmp	0x94c	; 0x94c <__fp_inf>
 aa8:	0c 94 f1 04 	jmp	0x9e2	; 0x9e2 <__fp_szero>
 aac:	5f 3f       	cpi	r21, 0xFF	; 255
 aae:	e4 f3       	brlt	.-8      	; 0xaa8 <__mulsf3_pse+0x84>
 ab0:	98 3e       	cpi	r25, 0xE8	; 232
 ab2:	d4 f3       	brlt	.-12     	; 0xaa8 <__mulsf3_pse+0x84>
 ab4:	86 95       	lsr	r24
 ab6:	77 95       	ror	r23
 ab8:	67 95       	ror	r22
 aba:	b7 95       	ror	r27
 abc:	f7 95       	ror	r31
 abe:	e7 95       	ror	r30
 ac0:	9f 5f       	subi	r25, 0xFF	; 255
 ac2:	c1 f7       	brne	.-16     	; 0xab4 <__mulsf3_pse+0x90>
 ac4:	fe 2b       	or	r31, r30
 ac6:	88 0f       	add	r24, r24
 ac8:	91 1d       	adc	r25, r1
 aca:	96 95       	lsr	r25
 acc:	87 95       	ror	r24
 ace:	97 f9       	bld	r25, 7
 ad0:	08 95       	ret

00000ad2 <_exit>:
 ad2:	f8 94       	cli

00000ad4 <__stop_program>:
 ad4:	ff cf       	rjmp	.-2      	; 0xad4 <__stop_program>
