Analysis & Synthesis report for sketch
Sun Nov 24 19:22:58 2013
Quartus II 32-bit Version 11.1 Build 173 11/01/2011 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |sketch|Yg
 11. State Machine - |sketch|Yp
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for player1:player1_inst|altsyncram:altsyncram_component|altsyncram_7871:auto_generated
 19. Source assignments for player2:player2_inst|altsyncram:altsyncram_component|altsyncram_8871:auto_generated
 20. Source assignments for redDiskWin:redDiskWin_inst|altsyncram:altsyncram_component|altsyncram_1h71:auto_generated
 21. Source assignments for redDiskModule:redDiskModule_inst|altsyncram:altsyncram_component|altsyncram_j671:auto_generated
 22. Source assignments for Grid:Grid_inst|altsyncram:altsyncram_component|altsyncram_4171:auto_generated
 23. Source assignments for Gameover:Gameover_inst|altsyncram:altsyncram_component|altsyncram_rc71:auto_generated
 24. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_tof1:auto_generated
 25. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_tof1:auto_generated|altsyncram_tiq1:altsyncram1
 26. Parameter Settings for User Entity Instance: Top-level Entity: |sketch
 27. Parameter Settings for User Entity Instance: player1:player1_inst|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: player2:player2_inst|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: redDiskWin:redDiskWin_inst|altsyncram:altsyncram_component
 30. Parameter Settings for User Entity Instance: redDiskModule:redDiskModule_inst|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: Grid:Grid_inst|altsyncram:altsyncram_component
 32. Parameter Settings for User Entity Instance: Gameover:Gameover_inst|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: vga_adapter:VGA
 34. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 35. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 36. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 37. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 38. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 39. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 40. Parameter Settings for Inferred Entity Instance: lpm_divide:Div2
 41. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 42. Parameter Settings for Inferred Entity Instance: lpm_divide:Div3
 43. Parameter Settings for Inferred Entity Instance: lpm_divide:Div1
 44. Parameter Settings for Inferred Entity Instance: lpm_divide:Div10
 45. Parameter Settings for Inferred Entity Instance: lpm_divide:Div7
 46. Parameter Settings for Inferred Entity Instance: lpm_divide:Div9
 47. Parameter Settings for Inferred Entity Instance: lpm_divide:Div8
 48. Parameter Settings for Inferred Entity Instance: lpm_divide:Div4
 49. Parameter Settings for Inferred Entity Instance: lpm_divide:Div6
 50. Parameter Settings for Inferred Entity Instance: lpm_divide:Div5
 51. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
 52. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1
 53. altsyncram Parameter Settings by Entity Instance
 54. altpll Parameter Settings by Entity Instance
 55. lpm_mult Parameter Settings by Entity Instance
 56. Port Connectivity Checks: "Gameover:Gameover_inst"
 57. Port Connectivity Checks: "Grid:Grid_inst"
 58. Port Connectivity Checks: "redDiskModule:redDiskModule_inst"
 59. Port Connectivity Checks: "redDiskWin:redDiskWin_inst"
 60. Port Connectivity Checks: "player2:player2_inst"
 61. Port Connectivity Checks: "player1:player1_inst"
 62. Elapsed Time Per Partition
 63. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Nov 24 19:22:58 2013    ;
; Quartus II 32-bit Version          ; 11.1 Build 173 11/01/2011 SJ Web Edition ;
; Revision Name                      ; sketch                                   ;
; Top-level Entity Name              ; sketch                                   ;
; Family                             ; Cyclone II                               ;
; Total logic elements               ; 3,746                                    ;
;     Total combinational functions  ; 3,723                                    ;
;     Dedicated logic registers      ; 272                                      ;
; Total registers                    ; 272                                      ;
; Total pins                         ; 83                                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 130,890                                  ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 1                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; sketch             ; sketch             ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; Off                ; Off                ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                              ;
+--------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                      ;
+--------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------+
; vga_adapter/vga_pll.v                ; yes             ; User Wizard-Generated File             ; C:/Users/Anirudh/Documents/ECE241/LAB7/part2/vga_adapter/vga_pll.v                ;
; vga_adapter/vga_adapter.v            ; yes             ; User Verilog HDL File                  ; C:/Users/Anirudh/Documents/ECE241/LAB7/part2/vga_adapter/vga_adapter.v            ;
; vga_adapter/vga_address_translator.v ; yes             ; User Verilog HDL File                  ; C:/Users/Anirudh/Documents/ECE241/LAB7/part2/vga_adapter/vga_address_translator.v ;
; vga_adapter/vga_controller.v         ; yes             ; User Verilog HDL File                  ; C:/Users/Anirudh/Documents/ECE241/LAB7/part2/vga_adapter/vga_controller.v         ;
; sketch.v                             ; yes             ; User Verilog HDL File                  ; C:/Users/Anirudh/Documents/ECE241/LAB7/part2/sketch.v                             ;
; redDiskModule.v                      ; yes             ; User Wizard-Generated File             ; C:/Users/Anirudh/Documents/ECE241/LAB7/part2/redDiskModule.v                      ;
; Grid.v                               ; yes             ; User Wizard-Generated File             ; C:/Users/Anirudh/Documents/ECE241/LAB7/part2/Grid.v                               ;
; Gameover.v                           ; yes             ; User Wizard-Generated File             ; C:/Users/Anirudh/Documents/ECE241/LAB7/part2/Gameover.v                           ;
; player1.v                            ; yes             ; User Wizard-Generated File             ; C:/Users/Anirudh/Documents/ECE241/LAB7/part2/player1.v                            ;
; player2.v                            ; yes             ; User Wizard-Generated File             ; C:/Users/Anirudh/Documents/ECE241/LAB7/part2/player2.v                            ;
; redDiskWin.v                         ; yes             ; User Wizard-Generated File             ; C:/Users/Anirudh/Documents/ECE241/LAB7/part2/redDiskWin.v                         ;
; altsyncram.tdf                       ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf                     ;
; stratix_ram_block.inc                ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/stratix_ram_block.inc              ;
; lpm_mux.inc                          ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_mux.inc                        ;
; lpm_decode.inc                       ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_decode.inc                     ;
; aglobal111.inc                       ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/aglobal111.inc                     ;
; a_rdenreg.inc                        ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/a_rdenreg.inc                      ;
; altrom.inc                           ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/altrom.inc                         ;
; altram.inc                           ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/altram.inc                         ;
; altdpram.inc                         ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/altdpram.inc                       ;
; db/altsyncram_7871.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Anirudh/Documents/ECE241/LAB7/part2/db/altsyncram_7871.tdf               ;
; player1.mif                          ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Anirudh/Documents/ECE241/LAB7/part2/player1.mif                          ;
; db/altsyncram_8871.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Anirudh/Documents/ECE241/LAB7/part2/db/altsyncram_8871.tdf               ;
; player2.mif                          ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Anirudh/Documents/ECE241/LAB7/part2/player2.mif                          ;
; db/altsyncram_1h71.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Anirudh/Documents/ECE241/LAB7/part2/db/altsyncram_1h71.tdf               ;
; redDiskWin.mif                       ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Anirudh/Documents/ECE241/LAB7/part2/redDiskWin.mif                       ;
; db/altsyncram_j671.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Anirudh/Documents/ECE241/LAB7/part2/db/altsyncram_j671.tdf               ;
; reddisk.mif                          ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Anirudh/Documents/ECE241/LAB7/part2/reddisk.mif                          ;
; db/altsyncram_4171.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Anirudh/Documents/ECE241/LAB7/part2/db/altsyncram_4171.tdf               ;
; grid.mif                             ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Anirudh/Documents/ECE241/LAB7/part2/grid.mif                             ;
; db/decode_6oa.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/Anirudh/Documents/ECE241/LAB7/part2/db/decode_6oa.tdf                    ;
; db/mux_hib.tdf                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/Anirudh/Documents/ECE241/LAB7/part2/db/mux_hib.tdf                       ;
; db/altsyncram_rc71.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Anirudh/Documents/ECE241/LAB7/part2/db/altsyncram_rc71.tdf               ;
; gameover.mif                         ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Anirudh/Documents/ECE241/LAB7/part2/gameover.mif                         ;
; db/altsyncram_tof1.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Anirudh/Documents/ECE241/LAB7/part2/db/altsyncram_tof1.tdf               ;
; db/altsyncram_tiq1.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Anirudh/Documents/ECE241/LAB7/part2/db/altsyncram_tiq1.tdf               ;
; altpll.tdf                           ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/altpll.tdf                         ;
; stratix_pll.inc                      ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/stratix_pll.inc                    ;
; stratixii_pll.inc                    ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/stratixii_pll.inc                  ;
; cycloneii_pll.inc                    ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/cycloneii_pll.inc                  ;
; lpm_divide.tdf                       ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_divide.tdf                     ;
; abs_divider.inc                      ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/abs_divider.inc                    ;
; sign_div_unsign.inc                  ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/sign_div_unsign.inc                ;
; db/lpm_divide_l6m.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Anirudh/Documents/ECE241/LAB7/part2/db/lpm_divide_l6m.tdf                ;
; db/sign_div_unsign_slh.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Anirudh/Documents/ECE241/LAB7/part2/db/sign_div_unsign_slh.tdf           ;
; db/alt_u_div_o2f.tdf                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/Anirudh/Documents/ECE241/LAB7/part2/db/alt_u_div_o2f.tdf                 ;
; db/add_sub_lkc.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/Anirudh/Documents/ECE241/LAB7/part2/db/add_sub_lkc.tdf                   ;
; db/add_sub_mkc.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/Anirudh/Documents/ECE241/LAB7/part2/db/add_sub_mkc.tdf                   ;
; db/lpm_divide_iem.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Anirudh/Documents/ECE241/LAB7/part2/db/lpm_divide_iem.tdf                ;
; db/lpm_divide_mem.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Anirudh/Documents/ECE241/LAB7/part2/db/lpm_divide_mem.tdf                ;
; db/sign_div_unsign_0mh.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Anirudh/Documents/ECE241/LAB7/part2/db/sign_div_unsign_0mh.tdf           ;
; db/alt_u_div_13f.tdf                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/Anirudh/Documents/ECE241/LAB7/part2/db/alt_u_div_13f.tdf                 ;
; db/lpm_divide_1dm.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Anirudh/Documents/ECE241/LAB7/part2/db/lpm_divide_1dm.tdf                ;
; db/sign_div_unsign_bkh.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Anirudh/Documents/ECE241/LAB7/part2/db/sign_div_unsign_bkh.tdf           ;
; db/alt_u_div_ove.tdf                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/Anirudh/Documents/ECE241/LAB7/part2/db/alt_u_div_ove.tdf                 ;
; lpm_mult.tdf                         ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_mult.tdf                       ;
; lpm_add_sub.inc                      ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_add_sub.inc                    ;
; multcore.inc                         ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/multcore.inc                       ;
; bypassff.inc                         ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/bypassff.inc                       ;
; altshift.inc                         ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/altshift.inc                       ;
; multcore.tdf                         ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/multcore.tdf                       ;
; csa_add.inc                          ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/csa_add.inc                        ;
; mpar_add.inc                         ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/mpar_add.inc                       ;
; muleabz.inc                          ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/muleabz.inc                        ;
; mul_lfrg.inc                         ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/mul_lfrg.inc                       ;
; mul_boothc.inc                       ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/mul_boothc.inc                     ;
; alt_ded_mult.inc                     ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/alt_ded_mult.inc                   ;
; alt_ded_mult_y.inc                   ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc                 ;
; dffpipe.inc                          ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/dffpipe.inc                        ;
; mpar_add.tdf                         ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/mpar_add.tdf                       ;
; lpm_add_sub.tdf                      ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                    ;
; addcore.inc                          ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/addcore.inc                        ;
; look_add.inc                         ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/look_add.inc                       ;
; alt_stratix_add_sub.inc              ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc            ;
; db/add_sub_3ch.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/Anirudh/Documents/ECE241/LAB7/part2/db/add_sub_3ch.tdf                   ;
; altshift.tdf                         ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/altshift.tdf                       ;
+--------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 3,746    ;
;                                             ;          ;
; Total combinational functions               ; 3723     ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 1177     ;
;     -- 3 input functions                    ; 1023     ;
;     -- <=2 input functions                  ; 1523     ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 2777     ;
;     -- arithmetic mode                      ; 946      ;
;                                             ;          ;
; Total registers                             ; 272      ;
;     -- Dedicated logic registers            ; 272      ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 83       ;
; Total memory bits                           ; 130890   ;
; Total PLLs                                  ; 1        ;
;     -- PLLs                                 ; 1        ;
;                                             ;          ;
; Maximum fan-out node                        ; CLOCK_50 ;
; Maximum fan-out                             ; 286      ;
; Total fan-out                               ; 12044    ;
; Average fan-out                             ; 2.92     ;
+---------------------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                           ; Library Name ;
+---------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+
; |sketch                                                 ; 3723 (1203)       ; 272 (234)    ; 130890      ; 0            ; 0       ; 0         ; 83   ; 0            ; |sketch                                                                                                                       ;              ;
;    |Gameover:Gameover_inst|                             ; 0 (0)             ; 0 (0)        ; 7200        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|Gameover:Gameover_inst                                                                                                ;              ;
;       |altsyncram:altsyncram_component|                 ; 0 (0)             ; 0 (0)        ; 7200        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|Gameover:Gameover_inst|altsyncram:altsyncram_component                                                                ;              ;
;          |altsyncram_rc71:auto_generated|               ; 0 (0)             ; 0 (0)        ; 7200        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|Gameover:Gameover_inst|altsyncram:altsyncram_component|altsyncram_rc71:auto_generated                                 ;              ;
;    |Grid:Grid_inst|                                     ; 12 (0)            ; 6 (0)        ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|Grid:Grid_inst                                                                                                        ;              ;
;       |altsyncram:altsyncram_component|                 ; 12 (0)            ; 6 (0)        ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|Grid:Grid_inst|altsyncram:altsyncram_component                                                                        ;              ;
;          |altsyncram_4171:auto_generated|               ; 12 (0)            ; 6 (6)        ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|Grid:Grid_inst|altsyncram:altsyncram_component|altsyncram_4171:auto_generated                                         ;              ;
;             |decode_6oa:deep_decode|                    ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|Grid:Grid_inst|altsyncram:altsyncram_component|altsyncram_4171:auto_generated|decode_6oa:deep_decode                  ;              ;
;             |mux_hib:mux2|                              ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|Grid:Grid_inst|altsyncram:altsyncram_component|altsyncram_4171:auto_generated|mux_hib:mux2                            ;              ;
;    |lpm_divide:Div0|                                    ; 424 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|lpm_divide:Div0                                                                                                       ;              ;
;       |lpm_divide_mem:auto_generated|                   ; 424 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|lpm_divide:Div0|lpm_divide_mem:auto_generated                                                                         ;              ;
;          |sign_div_unsign_0mh:divider|                  ; 424 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|lpm_divide:Div0|lpm_divide_mem:auto_generated|sign_div_unsign_0mh:divider                                             ;              ;
;             |alt_u_div_13f:divider|                     ; 424 (424)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|lpm_divide:Div0|lpm_divide_mem:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_13f:divider                       ;              ;
;    |lpm_divide:Div10|                                   ; 40 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|lpm_divide:Div10                                                                                                      ;              ;
;       |lpm_divide_1dm:auto_generated|                   ; 40 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|lpm_divide:Div10|lpm_divide_1dm:auto_generated                                                                        ;              ;
;          |sign_div_unsign_bkh:divider|                  ; 40 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|lpm_divide:Div10|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider                                            ;              ;
;             |alt_u_div_ove:divider|                     ; 40 (40)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|lpm_divide:Div10|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider                      ;              ;
;    |lpm_divide:Div1|                                    ; 290 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|lpm_divide:Div1                                                                                                       ;              ;
;       |lpm_divide_iem:auto_generated|                   ; 290 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|lpm_divide:Div1|lpm_divide_iem:auto_generated                                                                         ;              ;
;          |sign_div_unsign_slh:divider|                  ; 290 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|lpm_divide:Div1|lpm_divide_iem:auto_generated|sign_div_unsign_slh:divider                                             ;              ;
;             |alt_u_div_o2f:divider|                     ; 290 (290)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|lpm_divide:Div1|lpm_divide_iem:auto_generated|sign_div_unsign_slh:divider|alt_u_div_o2f:divider                       ;              ;
;    |lpm_divide:Div2|                                    ; 311 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|lpm_divide:Div2                                                                                                       ;              ;
;       |lpm_divide_iem:auto_generated|                   ; 311 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|lpm_divide:Div2|lpm_divide_iem:auto_generated                                                                         ;              ;
;          |sign_div_unsign_slh:divider|                  ; 311 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|lpm_divide:Div2|lpm_divide_iem:auto_generated|sign_div_unsign_slh:divider                                             ;              ;
;             |alt_u_div_o2f:divider|                     ; 311 (311)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|lpm_divide:Div2|lpm_divide_iem:auto_generated|sign_div_unsign_slh:divider|alt_u_div_o2f:divider                       ;              ;
;    |lpm_divide:Div3|                                    ; 477 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|lpm_divide:Div3                                                                                                       ;              ;
;       |lpm_divide_mem:auto_generated|                   ; 477 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|lpm_divide:Div3|lpm_divide_mem:auto_generated                                                                         ;              ;
;          |sign_div_unsign_0mh:divider|                  ; 477 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|lpm_divide:Div3|lpm_divide_mem:auto_generated|sign_div_unsign_0mh:divider                                             ;              ;
;             |alt_u_div_13f:divider|                     ; 477 (477)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|lpm_divide:Div3|lpm_divide_mem:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_13f:divider                       ;              ;
;    |lpm_divide:Div4|                                    ; 40 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|lpm_divide:Div4                                                                                                       ;              ;
;       |lpm_divide_1dm:auto_generated|                   ; 40 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|lpm_divide:Div4|lpm_divide_1dm:auto_generated                                                                         ;              ;
;          |sign_div_unsign_bkh:divider|                  ; 40 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|lpm_divide:Div4|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider                                             ;              ;
;             |alt_u_div_ove:divider|                     ; 40 (40)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|lpm_divide:Div4|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider                       ;              ;
;    |lpm_divide:Div5|                                    ; 40 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|lpm_divide:Div5                                                                                                       ;              ;
;       |lpm_divide_1dm:auto_generated|                   ; 40 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|lpm_divide:Div5|lpm_divide_1dm:auto_generated                                                                         ;              ;
;          |sign_div_unsign_bkh:divider|                  ; 40 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|lpm_divide:Div5|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider                                             ;              ;
;             |alt_u_div_ove:divider|                     ; 40 (40)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|lpm_divide:Div5|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider                       ;              ;
;    |lpm_divide:Div6|                                    ; 40 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|lpm_divide:Div6                                                                                                       ;              ;
;       |lpm_divide_1dm:auto_generated|                   ; 40 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|lpm_divide:Div6|lpm_divide_1dm:auto_generated                                                                         ;              ;
;          |sign_div_unsign_bkh:divider|                  ; 40 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|lpm_divide:Div6|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider                                             ;              ;
;             |alt_u_div_ove:divider|                     ; 40 (40)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|lpm_divide:Div6|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider                       ;              ;
;    |lpm_divide:Div7|                                    ; 40 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|lpm_divide:Div7                                                                                                       ;              ;
;       |lpm_divide_1dm:auto_generated|                   ; 40 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|lpm_divide:Div7|lpm_divide_1dm:auto_generated                                                                         ;              ;
;          |sign_div_unsign_bkh:divider|                  ; 40 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|lpm_divide:Div7|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider                                             ;              ;
;             |alt_u_div_ove:divider|                     ; 40 (40)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|lpm_divide:Div7|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider                       ;              ;
;    |lpm_divide:Div8|                                    ; 40 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|lpm_divide:Div8                                                                                                       ;              ;
;       |lpm_divide_1dm:auto_generated|                   ; 40 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|lpm_divide:Div8|lpm_divide_1dm:auto_generated                                                                         ;              ;
;          |sign_div_unsign_bkh:divider|                  ; 40 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|lpm_divide:Div8|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider                                             ;              ;
;             |alt_u_div_ove:divider|                     ; 40 (40)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|lpm_divide:Div8|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider                       ;              ;
;    |lpm_divide:Div9|                                    ; 40 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|lpm_divide:Div9                                                                                                       ;              ;
;       |lpm_divide_1dm:auto_generated|                   ; 40 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|lpm_divide:Div9|lpm_divide_1dm:auto_generated                                                                         ;              ;
;          |sign_div_unsign_bkh:divider|                  ; 40 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|lpm_divide:Div9|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider                                             ;              ;
;             |alt_u_div_ove:divider|                     ; 40 (40)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|lpm_divide:Div9|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider                       ;              ;
;    |lpm_divide:Mod0|                                    ; 292 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|lpm_divide:Mod0                                                                                                       ;              ;
;       |lpm_divide_l6m:auto_generated|                   ; 292 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|lpm_divide:Mod0|lpm_divide_l6m:auto_generated                                                                         ;              ;
;          |sign_div_unsign_slh:divider|                  ; 292 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|lpm_divide:Mod0|lpm_divide_l6m:auto_generated|sign_div_unsign_slh:divider                                             ;              ;
;             |alt_u_div_o2f:divider|                     ; 292 (292)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|lpm_divide:Mod0|lpm_divide_l6m:auto_generated|sign_div_unsign_slh:divider|alt_u_div_o2f:divider                       ;              ;
;    |lpm_divide:Mod1|                                    ; 317 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|lpm_divide:Mod1                                                                                                       ;              ;
;       |lpm_divide_l6m:auto_generated|                   ; 317 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|lpm_divide:Mod1|lpm_divide_l6m:auto_generated                                                                         ;              ;
;          |sign_div_unsign_slh:divider|                  ; 317 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|lpm_divide:Mod1|lpm_divide_l6m:auto_generated|sign_div_unsign_slh:divider                                             ;              ;
;             |alt_u_div_o2f:divider|                     ; 317 (317)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|lpm_divide:Mod1|lpm_divide_l6m:auto_generated|sign_div_unsign_slh:divider|alt_u_div_o2f:divider                       ;              ;
;    |lpm_mult:Mult0|                                     ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|lpm_mult:Mult0                                                                                                        ;              ;
;       |multcore:mult_core|                              ; 12 (8)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|lpm_mult:Mult0|multcore:mult_core                                                                                     ;              ;
;          |mpar_add:padder|                              ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                     ;              ;
;             |lpm_add_sub:adder[0]|                      ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                ;              ;
;                |add_sub_3ch:auto_generated|             ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_3ch:auto_generated                     ;              ;
;    |player1:player1_inst|                               ; 0 (0)             ; 0 (0)        ; 3570        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|player1:player1_inst                                                                                                  ;              ;
;       |altsyncram:altsyncram_component|                 ; 0 (0)             ; 0 (0)        ; 3570        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|player1:player1_inst|altsyncram:altsyncram_component                                                                  ;              ;
;          |altsyncram_7871:auto_generated|               ; 0 (0)             ; 0 (0)        ; 3570        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|player1:player1_inst|altsyncram:altsyncram_component|altsyncram_7871:auto_generated                                   ;              ;
;    |player2:player2_inst|                               ; 0 (0)             ; 0 (0)        ; 3570        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|player2:player2_inst                                                                                                  ;              ;
;       |altsyncram:altsyncram_component|                 ; 0 (0)             ; 0 (0)        ; 3570        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|player2:player2_inst|altsyncram:altsyncram_component                                                                  ;              ;
;          |altsyncram_8871:auto_generated|               ; 0 (0)             ; 0 (0)        ; 3570        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|player2:player2_inst|altsyncram:altsyncram_component|altsyncram_8871:auto_generated                                   ;              ;
;    |redDiskModule:redDiskModule_inst|                   ; 0 (0)             ; 0 (0)        ; 675         ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|redDiskModule:redDiskModule_inst                                                                                      ;              ;
;       |altsyncram:altsyncram_component|                 ; 0 (0)             ; 0 (0)        ; 675         ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|redDiskModule:redDiskModule_inst|altsyncram:altsyncram_component                                                      ;              ;
;          |altsyncram_j671:auto_generated|               ; 0 (0)             ; 0 (0)        ; 675         ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|redDiskModule:redDiskModule_inst|altsyncram:altsyncram_component|altsyncram_j671:auto_generated                       ;              ;
;    |redDiskWin:redDiskWin_inst|                         ; 0 (0)             ; 0 (0)        ; 675         ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|redDiskWin:redDiskWin_inst                                                                                            ;              ;
;       |altsyncram:altsyncram_component|                 ; 0 (0)             ; 0 (0)        ; 675         ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|redDiskWin:redDiskWin_inst|altsyncram:altsyncram_component                                                            ;              ;
;          |altsyncram_1h71:auto_generated|               ; 0 (0)             ; 0 (0)        ; 675         ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|redDiskWin:redDiskWin_inst|altsyncram:altsyncram_component|altsyncram_1h71:auto_generated                             ;              ;
;    |vga_adapter:VGA|                                    ; 105 (3)           ; 32 (0)       ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|vga_adapter:VGA                                                                                                       ;              ;
;       |altsyncram:VideoMemory|                          ; 24 (0)            ; 6 (0)        ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory                                                                                ;              ;
;          |altsyncram_tof1:auto_generated|               ; 24 (0)            ; 6 (0)        ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_tof1:auto_generated                                                 ;              ;
;             |altsyncram_tiq1:altsyncram1|               ; 24 (0)            ; 6 (6)        ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_tof1:auto_generated|altsyncram_tiq1:altsyncram1                     ;              ;
;                |decode_6oa:decode4|                     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_tof1:auto_generated|altsyncram_tiq1:altsyncram1|decode_6oa:decode4  ;              ;
;                |decode_6oa:decode_a|                    ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_tof1:auto_generated|altsyncram_tiq1:altsyncram1|decode_6oa:decode_a ;              ;
;                |decode_6oa:decode_b|                    ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_tof1:auto_generated|altsyncram_tiq1:altsyncram1|decode_6oa:decode_b ;              ;
;                |mux_hib:mux5|                           ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_tof1:auto_generated|altsyncram_tiq1:altsyncram1|mux_hib:mux5        ;              ;
;       |vga_address_translator:user_input_translator|    ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|vga_adapter:VGA|vga_address_translator:user_input_translator                                                          ;              ;
;       |vga_controller:controller|                       ; 60 (42)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|vga_adapter:VGA|vga_controller:controller                                                                             ;              ;
;          |vga_address_translator:controller_translator| ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator                                ;              ;
;       |vga_pll:mypll|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|vga_adapter:VGA|vga_pll:mypll                                                                                         ;              ;
;          |altpll:altpll_component|                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sketch|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                                                 ;              ;
+---------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+----------------+
; Name                                                                                                         ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF            ;
+--------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+----------------+
; Gameover:Gameover_inst|altsyncram:altsyncram_component|altsyncram_rc71:auto_generated|ALTSYNCRAM             ; AUTO ; ROM            ; 2400         ; 3            ; --           ; --           ; 7200  ; Gameover.mif   ;
; Grid:Grid_inst|altsyncram:altsyncram_component|altsyncram_4171:auto_generated|ALTSYNCRAM                     ; AUTO ; ROM            ; 19200        ; 3            ; --           ; --           ; 57600 ; Grid.mif       ;
; player1:player1_inst|altsyncram:altsyncram_component|altsyncram_7871:auto_generated|ALTSYNCRAM               ; AUTO ; ROM            ; 1190         ; 3            ; --           ; --           ; 3570  ; player1.mif    ;
; player2:player2_inst|altsyncram:altsyncram_component|altsyncram_8871:auto_generated|ALTSYNCRAM               ; AUTO ; ROM            ; 1190         ; 3            ; --           ; --           ; 3570  ; player2.mif    ;
; redDiskModule:redDiskModule_inst|altsyncram:altsyncram_component|altsyncram_j671:auto_generated|ALTSYNCRAM   ; AUTO ; ROM            ; 225          ; 3            ; --           ; --           ; 675   ; redDisk.mif    ;
; redDiskWin:redDiskWin_inst|altsyncram:altsyncram_component|altsyncram_1h71:auto_generated|ALTSYNCRAM         ; AUTO ; ROM            ; 225          ; 3            ; --           ; --           ; 675   ; redDiskWin.mif ;
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_tof1:auto_generated|altsyncram_tiq1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 19200        ; 3            ; 19200        ; 3            ; 57600 ; Grid.mif       ;
+--------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                         ;
+--------+--------------+---------+--------------+--------------+------------------------------------------+--------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                          ; IP Include File                                                    ;
+--------+--------------+---------+--------------+--------------+------------------------------------------+--------------------------------------------------------------------+
; Altera ; ROM: 1-PORT  ; 11.1    ; N/A          ; N/A          ; |sketch|Gameover:Gameover_inst           ; C:/Users/Anirudh/Documents/ECE241/LAB7/part2/Gameover.v            ;
; Altera ; ROM: 1-PORT  ; 11.1    ; N/A          ; N/A          ; |sketch|Grid:Grid_inst                   ; C:/Users/Anirudh/Documents/ECE241/LAB7/part2/Grid.v                ;
; Altera ; ROM: 1-PORT  ; 11.1    ; N/A          ; N/A          ; |sketch|player1:player1_inst             ; C:/Users/Anirudh/Documents/ECE241/LAB7/part2/player1.v             ;
; Altera ; ROM: 1-PORT  ; 11.1    ; N/A          ; N/A          ; |sketch|player2:player2_inst             ; C:/Users/Anirudh/Documents/ECE241/LAB7/part2/player2.v             ;
; Altera ; ROM: 1-PORT  ; 11.1    ; N/A          ; N/A          ; |sketch|redDiskModule:redDiskModule_inst ; C:/Users/Anirudh/Documents/ECE241/LAB7/part2/redDiskModule.v       ;
; Altera ; ROM: 1-PORT  ; 11.1    ; N/A          ; N/A          ; |sketch|redDiskWin:redDiskWin_inst       ; C:/Users/Anirudh/Documents/ECE241/LAB7/part2/redDiskWin.v          ;
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |sketch|vga_adapter:VGA|vga_pll:mypll    ; C:/Users/Anirudh/Documents/ECE241/LAB7/part2/vga_adapter/vga_pll.v ;
+--------+--------------+---------+--------------+--------------+------------------------------------------+--------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sketch|Yg                                                                                                                           ;
+--------------+------------+-----------+--------------+-------------+-----------+-----------+----------+----------+-------------+----------+----------+
; Name         ; Yg.drawWin ; Yg.Verify ; Yg.assignVal ; Yg.Gameover ; Yg.Check4 ; Yg.Erase2 ; Yg.Draw2 ; Yg.WAIT2 ; Yg.DoneDrop ; Yg.DROP2 ; Yg.IDLE2 ;
+--------------+------------+-----------+--------------+-------------+-----------+-----------+----------+----------+-------------+----------+----------+
; Yg.IDLE2     ; 0          ; 0         ; 0            ; 0           ; 0         ; 0         ; 0        ; 0        ; 0           ; 0        ; 0        ;
; Yg.DROP2     ; 0          ; 0         ; 0            ; 0           ; 0         ; 0         ; 0        ; 0        ; 0           ; 1        ; 1        ;
; Yg.DoneDrop  ; 0          ; 0         ; 0            ; 0           ; 0         ; 0         ; 0        ; 0        ; 1           ; 0        ; 1        ;
; Yg.WAIT2     ; 0          ; 0         ; 0            ; 0           ; 0         ; 0         ; 0        ; 1        ; 0           ; 0        ; 1        ;
; Yg.Draw2     ; 0          ; 0         ; 0            ; 0           ; 0         ; 0         ; 1        ; 0        ; 0           ; 0        ; 1        ;
; Yg.Erase2    ; 0          ; 0         ; 0            ; 0           ; 0         ; 1         ; 0        ; 0        ; 0           ; 0        ; 1        ;
; Yg.Check4    ; 0          ; 0         ; 0            ; 0           ; 1         ; 0         ; 0        ; 0        ; 0           ; 0        ; 1        ;
; Yg.Gameover  ; 0          ; 0         ; 0            ; 1           ; 0         ; 0         ; 0        ; 0        ; 0           ; 0        ; 1        ;
; Yg.assignVal ; 0          ; 0         ; 1            ; 0           ; 0         ; 0         ; 0        ; 0        ; 0           ; 0        ; 1        ;
; Yg.Verify    ; 0          ; 1         ; 0            ; 0           ; 0         ; 0         ; 0        ; 0        ; 0           ; 0        ; 1        ;
; Yg.drawWin   ; 1          ; 0         ; 0            ; 0           ; 0         ; 0         ; 0        ; 0        ; 0           ; 0        ; 1        ;
+--------------+------------+-----------+--------------+-------------+-----------+-----------+----------+----------+-------------+----------+----------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sketch|Yp                                                                                                     ;
+---------------+---------------+---------+---------+---------+---------+----------+----------+----------+---------+-------------+
; Name          ; Yp.drawPlayer ; Yp.Idle ; Yp.Drop ; Yp.WAIT ; Yp.LEFT ; Yp.RIGHT ; Yp.Erase ; Yp.Reset ; Yp.Draw ; Yp.ultReset ;
+---------------+---------------+---------+---------+---------+---------+----------+----------+----------+---------+-------------+
; Yp.ultReset   ; 0             ; 0       ; 0       ; 0       ; 0       ; 0        ; 0        ; 0        ; 0       ; 0           ;
; Yp.Draw       ; 0             ; 0       ; 0       ; 0       ; 0       ; 0        ; 0        ; 0        ; 1       ; 1           ;
; Yp.Reset      ; 0             ; 0       ; 0       ; 0       ; 0       ; 0        ; 0        ; 1        ; 0       ; 1           ;
; Yp.Erase      ; 0             ; 0       ; 0       ; 0       ; 0       ; 0        ; 1        ; 0        ; 0       ; 1           ;
; Yp.RIGHT      ; 0             ; 0       ; 0       ; 0       ; 0       ; 1        ; 0        ; 0        ; 0       ; 1           ;
; Yp.LEFT       ; 0             ; 0       ; 0       ; 0       ; 1       ; 0        ; 0        ; 0        ; 0       ; 1           ;
; Yp.WAIT       ; 0             ; 0       ; 0       ; 1       ; 0       ; 0        ; 0        ; 0        ; 0       ; 1           ;
; Yp.Drop       ; 0             ; 0       ; 1       ; 0       ; 0       ; 0        ; 0        ; 0        ; 0       ; 1           ;
; Yp.Idle       ; 0             ; 1       ; 0       ; 0       ; 0       ; 0        ; 0        ; 0        ; 0       ; 1           ;
; Yp.drawPlayer ; 1             ; 0       ; 0       ; 0       ; 0       ; 0        ; 0        ; 0        ; 0       ; 1           ;
+---------------+---------------+---------+---------+---------+---------+----------+----------+----------+---------+-------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; LEDR_[0]                                            ; Selector25          ; yes                    ;
; LEDR_[1]                                            ; Selector25          ; yes                    ;
; LEDR_[5]                                            ; WideOr11            ; yes                    ;
; LEDR_[6]                                            ; WideOr11            ; yes                    ;
; LEDR_[7]                                            ; WideOr11            ; yes                    ;
; LEDR_[8]                                            ; WideOr11            ; yes                    ;
; writeEn2_                                           ; WideOr12            ; yes                    ;
; writeEn_                                            ; WideOr2             ; yes                    ;
; DoneS                                               ; WideOr10            ; yes                    ;
; x_next[7]                                           ; y_next[1]           ; yes                    ;
; x_next[5]                                           ; y_next[1]           ; yes                    ;
; x_next[6]                                           ; y_next[1]           ; yes                    ;
; y_next[3]                                           ; y_next[1]           ; yes                    ;
; y_next[4]                                           ; y_next[1]           ; yes                    ;
; y_next[5]                                           ; y_next[1]           ; yes                    ;
; y_next[6]                                           ; y_next[1]           ; yes                    ;
; y_next[2]                                           ; y_next[1]           ; yes                    ;
; y_next[1]                                           ; y_next[1]           ; yes                    ;
; y_next[0]                                           ; y_next[1]           ; yes                    ;
; x_next[0]                                           ; y_next[1]           ; yes                    ;
; x_next[1]                                           ; y_next[1]           ; yes                    ;
; x_next[2]                                           ; y_next[1]           ; yes                    ;
; x_next[3]                                           ; y_next[1]           ; yes                    ;
; x_next[4]                                           ; y_next[1]           ; yes                    ;
; DoneD                                               ; Selector9           ; yes                    ;
; count_next[12]                                      ; count_next[0]       ; yes                    ;
; count_next[13]                                      ; count_next[0]       ; yes                    ;
; count_next[14]                                      ; count_next[0]       ; yes                    ;
; count_next[15]                                      ; count_next[0]       ; yes                    ;
; count_next[16]                                      ; count_next[0]       ; yes                    ;
; count_next[17]                                      ; count_next[0]       ; yes                    ;
; count_next[18]                                      ; count_next[0]       ; yes                    ;
; count_next[19]                                      ; count_next[0]       ; yes                    ;
; count_next[20]                                      ; count_next[0]       ; yes                    ;
; count_next[21]                                      ; count_next[0]       ; yes                    ;
; count_next[22]                                      ; count_next[0]       ; yes                    ;
; count_next[23]                                      ; count_next[0]       ; yes                    ;
; count_next[24]                                      ; count_next[0]       ; yes                    ;
; count_next[25]                                      ; count_next[0]       ; yes                    ;
; count_next[11]                                      ; count_next[0]       ; yes                    ;
; count_next[8]                                       ; count_next[0]       ; yes                    ;
; count_next[9]                                       ; count_next[0]       ; yes                    ;
; count_next[10]                                      ; count_next[0]       ; yes                    ;
; count_next[5]                                       ; count_next[0]       ; yes                    ;
; count_next[6]                                       ; count_next[0]       ; yes                    ;
; count_next[7]                                       ; count_next[0]       ; yes                    ;
; count_next[0]                                       ; count_next[0]       ; yes                    ;
; count_next[1]                                       ; count_next[0]       ; yes                    ;
; count_next[2]                                       ; count_next[0]       ; yes                    ;
; count_next[3]                                       ; count_next[0]       ; yes                    ;
; count_next[4]                                       ; count_next[0]       ; yes                    ;
; yIn2[3]                                             ; yIn2[0]             ; yes                    ;
; yIn2[2]                                             ; yIn2[0]             ; yes                    ;
; yIn2[1]                                             ; yIn2[0]             ; yes                    ;
; yIn2[0]                                             ; yIn2[0]             ; yes                    ;
; yIn2[4]                                             ; yIn2[0]             ; yes                    ;
; yIn2[5]                                             ; yIn2[0]             ; yes                    ;
; yIn2[6]                                             ; yIn2[0]             ; yes                    ;
; Number of user-specified and inferred latches = 58  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; yIn[0..6]                              ; Stuck at GND due to stuck port data_in ;
; y_prev[0..6]                           ; Stuck at GND due to stuck port data_in ;
; addr[6..41]                            ; Lost fanout                            ;
; Yg~4                                   ; Lost fanout                            ;
; Yg~5                                   ; Lost fanout                            ;
; Yg~6                                   ; Lost fanout                            ;
; Yg~7                                   ; Lost fanout                            ;
; Yp~4                                   ; Lost fanout                            ;
; Yp~5                                   ; Lost fanout                            ;
; Yp~6                                   ; Lost fanout                            ;
; Yp~7                                   ; Lost fanout                            ;
; Total Number of Removed Registers = 58 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                        ;
+---------------+---------------------------+----------------------------------------+
; Register name ; Reason for Removal        ; Registers Removed due to This Register ;
+---------------+---------------------------+----------------------------------------+
; yIn[0]        ; Stuck at GND              ; y_prev[0]                              ;
;               ; due to stuck port data_in ;                                        ;
; yIn[1]        ; Stuck at GND              ; y_prev[1]                              ;
;               ; due to stuck port data_in ;                                        ;
; yIn[2]        ; Stuck at GND              ; y_prev[2]                              ;
;               ; due to stuck port data_in ;                                        ;
; yIn[3]        ; Stuck at GND              ; y_prev[3]                              ;
;               ; due to stuck port data_in ;                                        ;
; yIn[4]        ; Stuck at GND              ; y_prev[4]                              ;
;               ; due to stuck port data_in ;                                        ;
; yIn[5]        ; Stuck at GND              ; y_prev[5]                              ;
;               ; due to stuck port data_in ;                                        ;
; yIn[6]        ; Stuck at GND              ; y_prev[6]                              ;
;               ; due to stuck port data_in ;                                        ;
+---------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 272   ;
; Number of registers using Synchronous Clear  ; 6     ;
; Number of registers using Synchronous Load   ; 11    ;
; Number of registers using Asynchronous Clear ; 41    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 72    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; changePlayer                            ; 75      ;
; Ymin4[1]                                ; 6       ;
; Ymin4[2]                                ; 7       ;
; Ymin4[5]                                ; 7       ;
; Ymin4[6]                                ; 6       ;
; Ymin3[1]                                ; 5       ;
; Ymin3[2]                                ; 6       ;
; Ymin3[5]                                ; 6       ;
; Ymin3[6]                                ; 5       ;
; Ymin2[1]                                ; 6       ;
; Ymin2[2]                                ; 7       ;
; Ymin2[5]                                ; 7       ;
; Ymin2[6]                                ; 6       ;
; Ymin1[1]                                ; 6       ;
; Ymin1[2]                                ; 7       ;
; Ymin1[5]                                ; 7       ;
; Ymin1[6]                                ; 6       ;
; Ymin7[1]                                ; 6       ;
; Ymin7[2]                                ; 7       ;
; Ymin7[5]                                ; 7       ;
; Ymin7[6]                                ; 6       ;
; Ymin5[1]                                ; 6       ;
; Ymin5[2]                                ; 7       ;
; Ymin5[5]                                ; 7       ;
; Ymin5[6]                                ; 6       ;
; Ymin6[1]                                ; 5       ;
; Ymin6[2]                                ; 6       ;
; Ymin6[5]                                ; 6       ;
; Ymin6[6]                                ; 5       ;
; Total number of inverted registers = 29 ;         ;
+-----------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+-------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered        ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+-------------------+----------------------------+
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; |sketch|xIn[1]    ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |sketch|Ymin1[3]  ;                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |sketch|addr[5]   ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |sketch|Ymin2[4]  ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |sketch|Ymin3[4]  ;                            ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; |sketch|xt[0]     ;                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 0 LEs                ; 10 LEs                 ; |sketch|yt[2]     ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |sketch|Ymin4[3]  ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |sketch|Ymin5[4]  ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |sketch|Ymin6[4]  ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |sketch|Ymin7[4]  ;                            ;
; 12:1               ; 8 bits    ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; |sketch|x_[7]     ;                            ;
; 13:1               ; 26 bits   ; 208 LEs       ; 52 LEs               ; 156 LEs                ; |sketch|count[9]  ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |sketch|Ymin1[6]  ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |sketch|Ymin2[6]  ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |sketch|Ymin3[6]  ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |sketch|Ymin4[6]  ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |sketch|Ymin5[2]  ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |sketch|Ymin6[2]  ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |sketch|Ymin7[6]  ;                            ;
; 12:1               ; 7 bits    ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; |sketch|y_[5]     ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |sketch|Mux12     ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |sketch|Mux12     ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |sketch|Mux37     ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |sketch|Mux10     ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |sketch|Mux12     ;                            ;
; 6:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; |sketch|y_next[1] ;                            ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; |sketch|yIn2[4]   ;                            ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; |sketch|Add15     ;                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |sketch|x_next[6] ;                            ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; |sketch|x_next[5] ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |sketch|Mux24     ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |sketch|Mux19     ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |sketch|Mux28     ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |sketch|Mux34     ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |sketch|Mux17     ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |sketch|Mux9      ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |sketch|Mux31     ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |sketch|Mux37     ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |sketch|Mux32     ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |sketch|Mux39     ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |sketch|Mux21     ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |sketch|Mux14     ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |sketch|Mux3      ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |sketch|Mux23     ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |sketch|Mux27     ;                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; |sketch|Mux11     ;                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; |sketch|Mux4      ;                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |sketch|Mux7      ;                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; |sketch|Mux1      ;                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; |sketch|Mux12     ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+-------------------+----------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for player1:player1_inst|altsyncram:altsyncram_component|altsyncram_7871:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for player2:player2_inst|altsyncram:altsyncram_component|altsyncram_8871:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for redDiskWin:redDiskWin_inst|altsyncram:altsyncram_component|altsyncram_1h71:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for redDiskModule:redDiskModule_inst|altsyncram:altsyncram_component|altsyncram_j671:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for Grid:Grid_inst|altsyncram:altsyncram_component|altsyncram_4171:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for Gameover:Gameover_inst|altsyncram:altsyncram_component|altsyncram_rc71:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_tof1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_tof1:auto_generated|altsyncram_tiq1:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |sketch ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; Idle           ; 0     ; Signed Integer                                ;
; Draw           ; 1     ; Signed Integer                                ;
; Reset          ; 2     ; Signed Integer                                ;
; Erase          ; 3     ; Signed Integer                                ;
; RIGHT          ; 4     ; Signed Integer                                ;
; LEFT           ; 5     ; Signed Integer                                ;
; WAIT           ; 6     ; Signed Integer                                ;
; Drop           ; 7     ; Signed Integer                                ;
; ultReset       ; 8     ; Signed Integer                                ;
; drawPlayer     ; 9     ; Signed Integer                                ;
; IDLE2          ; 0     ; Signed Integer                                ;
; DROP2          ; 1     ; Signed Integer                                ;
; DoneDrop       ; 2     ; Signed Integer                                ;
; WAIT2          ; 3     ; Signed Integer                                ;
; Draw2          ; 4     ; Signed Integer                                ;
; Erase2         ; 5     ; Signed Integer                                ;
; Check4         ; 6     ; Signed Integer                                ;
; Gameover       ; 7     ; Signed Integer                                ;
; assignVal      ; 8     ; Signed Integer                                ;
; Verify         ; 9     ; Signed Integer                                ;
; drawWin        ; 10    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: player1:player1_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; ROM                  ; Untyped                               ;
; WIDTH_A                            ; 3                    ; Signed Integer                        ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                        ;
; NUMWORDS_A                         ; 1190                 ; Signed Integer                        ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 1                    ; Untyped                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; player1.mif          ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_7871      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: player2:player2_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; ROM                  ; Untyped                               ;
; WIDTH_A                            ; 3                    ; Signed Integer                        ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                        ;
; NUMWORDS_A                         ; 1190                 ; Signed Integer                        ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 1                    ; Untyped                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; player2.mif          ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_8871      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: redDiskWin:redDiskWin_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------+
; Parameter Name                     ; Value                ; Type                                        ;
+------------------------------------+----------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                     ;
; WIDTH_A                            ; 3                    ; Signed Integer                              ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                              ;
; NUMWORDS_A                         ; 225                  ; Signed Integer                              ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; INIT_FILE                          ; redDiskWin.mif       ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_1h71      ; Untyped                                     ;
+------------------------------------+----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: redDiskModule:redDiskModule_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                           ;
; WIDTH_A                            ; 3                    ; Signed Integer                                    ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                    ;
; NUMWORDS_A                         ; 225                  ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 1                    ; Untyped                                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; redDisk.mif          ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_j671      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Grid:Grid_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; ROM                  ; Untyped                         ;
; WIDTH_A                            ; 3                    ; Signed Integer                  ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                  ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                  ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 1                    ; Untyped                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; Grid.mif             ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_4171      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Gameover:Gameover_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                          ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                          ;
; NUMWORDS_A                         ; 2400                 ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; Gameover.mif         ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_rc71      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+-------------------------+----------+-------------------------+
; Parameter Name          ; Value    ; Type                    ;
+-------------------------+----------+-------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1        ; Signed Integer          ;
; MONOCHROME              ; FALSE    ; String                  ;
; RESOLUTION              ; 160x120  ; String                  ;
; BACKGROUND_IMAGE        ; Grid.mif ; String                  ;
+-------------------------+----------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 3                    ; Signed Integer          ;
; WIDTHAD_A                          ; 15                   ; Signed Integer          ;
; NUMWORDS_A                         ; 19200                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 3                    ; Signed Integer          ;
; WIDTHAD_B                          ; 15                   ; Signed Integer          ;
; NUMWORDS_B                         ; 19200                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; Grid.mif             ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_tof1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 160x120    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 26             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_l6m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 26             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_iem ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 26             ; Untyped                ;
; LPM_WIDTHD             ; 8              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_mem ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div3 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 26             ; Untyped                ;
; LPM_WIDTHD             ; 8              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_mem ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 26             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_iem ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div10 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                 ;
; LPM_WIDTHD             ; 5              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_1dm ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div7 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                ;
; LPM_WIDTHD             ; 5              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_1dm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div9 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                ;
; LPM_WIDTHD             ; 5              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_1dm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div8 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                ;
; LPM_WIDTHD             ; 5              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_1dm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div4 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                ;
; LPM_WIDTHD             ; 5              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_1dm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div6 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                ;
; LPM_WIDTHD             ; 5              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_1dm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div5 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                ;
; LPM_WIDTHD             ; 5              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_1dm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                   ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8          ; Untyped             ;
; LPM_WIDTHB                                     ; 7          ; Untyped             ;
; LPM_WIDTHP                                     ; 15         ; Untyped             ;
; LPM_WIDTHR                                     ; 15         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES        ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 26             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_l6m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                             ;
+-------------------------------------------+------------------------------------------------------------------+
; Name                                      ; Value                                                            ;
+-------------------------------------------+------------------------------------------------------------------+
; Number of entity instances                ; 7                                                                ;
; Entity Instance                           ; player1:player1_inst|altsyncram:altsyncram_component             ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 3                                                                ;
;     -- NUMWORDS_A                         ; 1190                                                             ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                           ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; player2:player2_inst|altsyncram:altsyncram_component             ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 3                                                                ;
;     -- NUMWORDS_A                         ; 1190                                                             ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                           ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; redDiskWin:redDiskWin_inst|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 3                                                                ;
;     -- NUMWORDS_A                         ; 225                                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                           ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; redDiskModule:redDiskModule_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 3                                                                ;
;     -- NUMWORDS_A                         ; 225                                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                           ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; Grid:Grid_inst|altsyncram:altsyncram_component                   ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 3                                                                ;
;     -- NUMWORDS_A                         ; 19200                                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                           ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; Gameover:Gameover_inst|altsyncram:altsyncram_component           ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 3                                                                ;
;     -- NUMWORDS_A                         ; 2400                                                             ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                           ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 3                                                                ;
;     -- NUMWORDS_A                         ; 19200                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 3                                                                ;
;     -- NUMWORDS_B                         ; 19200                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
+-------------------------------------------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; FAST                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+--------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance         ;
+---------------------------------------+----------------+
; Name                                  ; Value          ;
+---------------------------------------+----------------+
; Number of entity instances            ; 1              ;
; Entity Instance                       ; lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8              ;
;     -- LPM_WIDTHB                     ; 7              ;
;     -- LPM_WIDTHP                     ; 15             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED       ;
;     -- INPUT_A_IS_CONSTANT            ; YES            ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
+---------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Gameover:Gameover_inst"                                                                                                                                                               ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (26 bits) is wider than the input port (12 bits) it drives.  The 14 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Grid:Grid_inst"                                                                                                                                                                       ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (26 bits) is wider than the input port (15 bits) it drives.  The 11 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "redDiskModule:redDiskModule_inst"                                                                                                                                                    ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "redDiskWin:redDiskWin_inst"                                                                                                                                                          ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (26 bits) is wider than the input port (8 bits) it drives.  The 18 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "player2:player2_inst"                                                                                                                                                                 ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (26 bits) is wider than the input port (11 bits) it drives.  The 15 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "player1:player1_inst"                                                                                                                                                                 ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (26 bits) is wider than the input port (11 bits) it drives.  The 15 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:14     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition
    Info: Processing started: Sun Nov 24 19:22:42 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sketch -c sketch
Warning (125092): Tcl Script File RedDiscModule.qip not found
    Info (125063): set_global_assignment -name QIP_FILE RedDiscModule.qip
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v
    Info (12023): Found entity 1: vga_pll
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v
    Info (12023): Found entity 1: vga_adapter
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v
    Info (12023): Found entity 1: vga_controller
Info (12021): Found 1 design units, including 1 entities, in source file sketch.v
    Info (12023): Found entity 1: sketch
Info (12021): Found 1 design units, including 1 entities, in source file reddiskmodule.v
    Info (12023): Found entity 1: redDiskModule
Warning (12019): Can't analyze file -- file fsm1.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file grid.v
    Info (12023): Found entity 1: Grid
Warning (12019): Can't analyze file -- file game fsm.v is missing
Warning (12019): Can't analyze file -- file ../fsm2datapathtemp.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file gameover.v
    Info (12023): Found entity 1: Gameover
Info (12021): Found 1 design units, including 1 entities, in source file player1.v
    Info (12023): Found entity 1: player1
Info (12021): Found 1 design units, including 1 entities, in source file player2.v
    Info (12023): Found entity 1: player2
Info (12021): Found 1 design units, including 1 entities, in source file reddiskwin.v
    Info (12023): Found entity 1: redDiskWin
Info (12127): Elaborating entity "sketch" for the top level hierarchy
Warning (10858): Verilog HDL warning at sketch.v(33): object LEDG_ used but never assigned
Warning (10036): Verilog HDL or VHDL warning at sketch.v(58): object "x_prev2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sketch.v(59): object "y_prev2" assigned a value but never read
Warning (10240): Verilog HDL Always Construct warning at sketch.v(141): inferring latch(es) for variable "LEDR_", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at sketch.v(141): inferring latch(es) for variable "writeEn_", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at sketch.v(141): inferring latch(es) for variable "DoneS", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at sketch.v(245): inferring latch(es) for variable "LEDR_", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at sketch.v(245): inferring latch(es) for variable "writeEn2_", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at sketch.v(245): inferring latch(es) for variable "DoneD", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at sketch.v(245): inferring latch(es) for variable "yIn2", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at sketch.v(356): truncated value with size 32 to match size of target (26)
Warning (10230): Verilog HDL assignment warning at sketch.v(357): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at sketch.v(358): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at sketch.v(362): truncated value with size 32 to match size of target (26)
Warning (10230): Verilog HDL assignment warning at sketch.v(363): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at sketch.v(364): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at sketch.v(368): truncated value with size 32 to match size of target (26)
Warning (10230): Verilog HDL assignment warning at sketch.v(369): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at sketch.v(370): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at sketch.v(374): truncated value with size 32 to match size of target (26)
Warning (10230): Verilog HDL assignment warning at sketch.v(375): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at sketch.v(376): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at sketch.v(380): truncated value with size 32 to match size of target (26)
Warning (10230): Verilog HDL assignment warning at sketch.v(381): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at sketch.v(382): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at sketch.v(386): truncated value with size 32 to match size of target (26)
Warning (10230): Verilog HDL assignment warning at sketch.v(391): truncated value with size 32 to match size of target (26)
Warning (10230): Verilog HDL assignment warning at sketch.v(395): truncated value with size 32 to match size of target (26)
Warning (10230): Verilog HDL assignment warning at sketch.v(396): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at sketch.v(397): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at sketch.v(401): truncated value with size 32 to match size of target (26)
Warning (10230): Verilog HDL assignment warning at sketch.v(402): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at sketch.v(403): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at sketch.v(407): truncated value with size 32 to match size of target (26)
Warning (10230): Verilog HDL assignment warning at sketch.v(408): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at sketch.v(409): truncated value with size 32 to match size of target (7)
Warning (10240): Verilog HDL Always Construct warning at sketch.v(355): inferring latch(es) for variable "count_next", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at sketch.v(355): inferring latch(es) for variable "x_next", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at sketch.v(355): inferring latch(es) for variable "y_next", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at sketch.v(469): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at sketch.v(473): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at sketch.v(533): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at sketch.v(534): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at sketch.v(538): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at sketch.v(539): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at sketch.v(543): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at sketch.v(544): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at sketch.v(548): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at sketch.v(549): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at sketch.v(553): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at sketch.v(554): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at sketch.v(558): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at sketch.v(559): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at sketch.v(563): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at sketch.v(564): truncated value with size 32 to match size of target (3)
Warning (10030): Net "LEDR_[17..9]" at sketch.v(31) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "LEDR_[4..2]" at sketch.v(31) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "LEDG_" at sketch.v(33) has no driver or initial value, using a default initial value '0'
Info (10041): Inferred latch for "y_next[0]" at sketch.v(394)
Info (10041): Inferred latch for "y_next[1]" at sketch.v(394)
Info (10041): Inferred latch for "y_next[2]" at sketch.v(394)
Info (10041): Inferred latch for "y_next[3]" at sketch.v(394)
Info (10041): Inferred latch for "y_next[4]" at sketch.v(394)
Info (10041): Inferred latch for "y_next[5]" at sketch.v(394)
Info (10041): Inferred latch for "y_next[6]" at sketch.v(394)
Info (10041): Inferred latch for "x_next[0]" at sketch.v(394)
Info (10041): Inferred latch for "x_next[1]" at sketch.v(394)
Info (10041): Inferred latch for "x_next[2]" at sketch.v(394)
Info (10041): Inferred latch for "x_next[3]" at sketch.v(394)
Info (10041): Inferred latch for "x_next[4]" at sketch.v(394)
Info (10041): Inferred latch for "x_next[5]" at sketch.v(394)
Info (10041): Inferred latch for "x_next[6]" at sketch.v(394)
Info (10041): Inferred latch for "x_next[7]" at sketch.v(394)
Info (10041): Inferred latch for "count_next[0]" at sketch.v(394)
Info (10041): Inferred latch for "count_next[1]" at sketch.v(394)
Info (10041): Inferred latch for "count_next[2]" at sketch.v(394)
Info (10041): Inferred latch for "count_next[3]" at sketch.v(394)
Info (10041): Inferred latch for "count_next[4]" at sketch.v(394)
Info (10041): Inferred latch for "count_next[5]" at sketch.v(394)
Info (10041): Inferred latch for "count_next[6]" at sketch.v(394)
Info (10041): Inferred latch for "count_next[7]" at sketch.v(394)
Info (10041): Inferred latch for "count_next[8]" at sketch.v(394)
Info (10041): Inferred latch for "count_next[9]" at sketch.v(394)
Info (10041): Inferred latch for "count_next[10]" at sketch.v(394)
Info (10041): Inferred latch for "count_next[11]" at sketch.v(394)
Info (10041): Inferred latch for "count_next[12]" at sketch.v(394)
Info (10041): Inferred latch for "count_next[13]" at sketch.v(394)
Info (10041): Inferred latch for "count_next[14]" at sketch.v(394)
Info (10041): Inferred latch for "count_next[15]" at sketch.v(394)
Info (10041): Inferred latch for "count_next[16]" at sketch.v(394)
Info (10041): Inferred latch for "count_next[17]" at sketch.v(394)
Info (10041): Inferred latch for "count_next[18]" at sketch.v(394)
Info (10041): Inferred latch for "count_next[19]" at sketch.v(394)
Info (10041): Inferred latch for "count_next[20]" at sketch.v(394)
Info (10041): Inferred latch for "count_next[21]" at sketch.v(394)
Info (10041): Inferred latch for "count_next[22]" at sketch.v(394)
Info (10041): Inferred latch for "count_next[23]" at sketch.v(394)
Info (10041): Inferred latch for "count_next[24]" at sketch.v(394)
Info (10041): Inferred latch for "count_next[25]" at sketch.v(394)
Info (10041): Inferred latch for "yIn2[0]" at sketch.v(245)
Info (10041): Inferred latch for "yIn2[1]" at sketch.v(245)
Info (10041): Inferred latch for "yIn2[2]" at sketch.v(245)
Info (10041): Inferred latch for "yIn2[3]" at sketch.v(245)
Info (10041): Inferred latch for "yIn2[4]" at sketch.v(245)
Info (10041): Inferred latch for "yIn2[5]" at sketch.v(245)
Info (10041): Inferred latch for "yIn2[6]" at sketch.v(245)
Info (10041): Inferred latch for "DoneD" at sketch.v(245)
Info (10041): Inferred latch for "writeEn2_" at sketch.v(245)
Info (10041): Inferred latch for "LEDR_[5]" at sketch.v(245)
Info (10041): Inferred latch for "LEDR_[6]" at sketch.v(245)
Info (10041): Inferred latch for "LEDR_[7]" at sketch.v(245)
Info (10041): Inferred latch for "LEDR_[8]" at sketch.v(245)
Info (10041): Inferred latch for "DoneS" at sketch.v(141)
Info (10041): Inferred latch for "writeEn_" at sketch.v(141)
Info (10041): Inferred latch for "LEDR_[0]" at sketch.v(141)
Info (10041): Inferred latch for "LEDR_[1]" at sketch.v(141)
Info (12128): Elaborating entity "player1" for hierarchy "player1:player1_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "player1:player1_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "player1:player1_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "player1:player1_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "player1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1190"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7871.tdf
    Info (12023): Found entity 1: altsyncram_7871
Info (12128): Elaborating entity "altsyncram_7871" for hierarchy "player1:player1_inst|altsyncram:altsyncram_component|altsyncram_7871:auto_generated"
Info (12128): Elaborating entity "player2" for hierarchy "player2:player2_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "player2:player2_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "player2:player2_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "player2:player2_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "player2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1190"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8871.tdf
    Info (12023): Found entity 1: altsyncram_8871
Info (12128): Elaborating entity "altsyncram_8871" for hierarchy "player2:player2_inst|altsyncram:altsyncram_component|altsyncram_8871:auto_generated"
Info (12128): Elaborating entity "redDiskWin" for hierarchy "redDiskWin:redDiskWin_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "redDiskWin:redDiskWin_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "redDiskWin:redDiskWin_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "redDiskWin:redDiskWin_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "redDiskWin.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "225"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1h71.tdf
    Info (12023): Found entity 1: altsyncram_1h71
Info (12128): Elaborating entity "altsyncram_1h71" for hierarchy "redDiskWin:redDiskWin_inst|altsyncram:altsyncram_component|altsyncram_1h71:auto_generated"
Warning (113031): 225 out of 225 addresses are reinitialized. The latest initialized data will replace the existing data. There are 225 warnings found, and 10 warnings are reported.
    Warning (113030): Memory Initialization File address 210 is reinitialized
    Warning (113030): Memory Initialization File address 211 is reinitialized
    Warning (113030): Memory Initialization File address 212 is reinitialized
    Warning (113030): Memory Initialization File address 213 is reinitialized
    Warning (113030): Memory Initialization File address 214 is reinitialized
    Warning (113030): Memory Initialization File address 215 is reinitialized
    Warning (113030): Memory Initialization File address 216 is reinitialized
    Warning (113030): Memory Initialization File address 217 is reinitialized
    Warning (113030): Memory Initialization File address 218 is reinitialized
    Warning (113030): Memory Initialization File address 219 is reinitialized
Info (12128): Elaborating entity "redDiskModule" for hierarchy "redDiskModule:redDiskModule_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "redDiskModule:redDiskModule_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "redDiskModule:redDiskModule_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "redDiskModule:redDiskModule_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "redDisk.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "225"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j671.tdf
    Info (12023): Found entity 1: altsyncram_j671
Info (12128): Elaborating entity "altsyncram_j671" for hierarchy "redDiskModule:redDiskModule_inst|altsyncram:altsyncram_component|altsyncram_j671:auto_generated"
Info (12128): Elaborating entity "Grid" for hierarchy "Grid:Grid_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Grid:Grid_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Grid:Grid_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Grid:Grid_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "Grid.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4171.tdf
    Info (12023): Found entity 1: altsyncram_4171
Info (12128): Elaborating entity "altsyncram_4171" for hierarchy "Grid:Grid_inst|altsyncram:altsyncram_component|altsyncram_4171:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_6oa.tdf
    Info (12023): Found entity 1: decode_6oa
Info (12128): Elaborating entity "decode_6oa" for hierarchy "Grid:Grid_inst|altsyncram:altsyncram_component|altsyncram_4171:auto_generated|decode_6oa:deep_decode"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_hib.tdf
    Info (12023): Found entity 1: mux_hib
Info (12128): Elaborating entity "mux_hib" for hierarchy "Grid:Grid_inst|altsyncram:altsyncram_component|altsyncram_4171:auto_generated|mux_hib:mux2"
Info (12128): Elaborating entity "Gameover" for hierarchy "Gameover:Gameover_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Gameover:Gameover_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Gameover:Gameover_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Gameover:Gameover_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "Gameover.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2400"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rc71.tdf
    Info (12023): Found entity 1: altsyncram_rc71
Info (12128): Elaborating entity "altsyncram_rc71" for hierarchy "Gameover:Gameover_inst|altsyncram:altsyncram_component|altsyncram_rc71:auto_generated"
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA"
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator"
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory"
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory"
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter:
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "19200"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "Grid.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tof1.tdf
    Info (12023): Found entity 1: altsyncram_tof1
Info (12128): Elaborating entity "altsyncram_tof1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_tof1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tiq1.tdf
    Info (12023): Found entity 1: altsyncram_tiq1
Info (12128): Elaborating entity "altsyncram_tiq1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_tof1:auto_generated|altsyncram_tiq1:altsyncram1"
Warning (287013): Variable or input pin "clocken1" is defined but never used
Info (12128): Elaborating entity "decode_6oa" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_tof1:auto_generated|altsyncram_tiq1:altsyncram1|decode_6oa:decode3"
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll"
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component"
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller"
Info (278001): Inferred 14 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div3"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div10"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div7"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div9"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div8"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div4"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div6"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div5"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod1"
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod0"
Info (12133): Instantiated megafunction "lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "26"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_l6m.tdf
    Info (12023): Found entity 1: lpm_divide_l6m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf
    Info (12023): Found entity 1: sign_div_unsign_slh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf
    Info (12023): Found entity 1: alt_u_div_o2f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info (12023): Found entity 1: add_sub_lkc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info (12023): Found entity 1: add_sub_mkc
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div2"
Info (12133): Instantiated megafunction "lpm_divide:Div2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "26"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_iem.tdf
    Info (12023): Found entity 1: lpm_divide_iem
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div0"
Info (12133): Instantiated megafunction "lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "26"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_mem.tdf
    Info (12023): Found entity 1: lpm_divide_mem
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_0mh.tdf
    Info (12023): Found entity 1: sign_div_unsign_0mh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_13f.tdf
    Info (12023): Found entity 1: alt_u_div_13f
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div3"
Info (12133): Instantiated megafunction "lpm_divide:Div3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "26"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div1"
Info (12133): Instantiated megafunction "lpm_divide:Div1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "26"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div10"
Info (12133): Instantiated megafunction "lpm_divide:Div10" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_1dm.tdf
    Info (12023): Found entity 1: lpm_divide_1dm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bkh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf
    Info (12023): Found entity 1: alt_u_div_ove
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult0"
Info (12133): Instantiated megafunction "lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "15"
    Info (12134): Parameter "LPM_WIDTHR" = "15"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_3ch.tdf
    Info (12023): Found entity 1: add_sub_3ch
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "lpm_mult:Mult0"
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod1"
Info (12133): Instantiated megafunction "lpm_divide:Mod1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "26"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "LEDR_[8]" merged with LATCH primitive "LEDR_[5]"
    Info (13026): Duplicate LATCH primitive "LEDR_[7]" merged with LATCH primitive "LEDR_[5]"
    Info (13026): Duplicate LATCH primitive "LEDR_[6]" merged with LATCH primitive "LEDR_[5]"
Warning (13012): Latch LEDR_[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Yp.ultReset
Warning (13012): Latch LEDR_[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Yp.RIGHT
Warning (13012): Latch LEDR_[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Yg.Gameover
Warning (13012): Latch writeEn2_ has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Yg.Erase2
Warning (13012): Latch DoneS has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Yp.Drop
Warning (13012): Latch x_next[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Yp.Draw
Warning (13012): Latch x_next[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Yp.Draw
Warning (13012): Latch x_next[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Yp.Draw
Warning (13012): Latch y_next[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Yg.WAIT2
Warning (13012): Latch y_next[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Yg.WAIT2
Warning (13012): Latch y_next[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Yg.WAIT2
Warning (13012): Latch y_next[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Yg.WAIT2
Warning (13012): Latch y_next[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Yg.WAIT2
Warning (13012): Latch y_next[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Yg.WAIT2
Warning (13012): Latch y_next[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Yg.WAIT2
Warning (13012): Latch x_next[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Yp.Draw
Warning (13012): Latch x_next[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Yp.Draw
Warning (13012): Latch x_next[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Yp.Draw
Warning (13012): Latch x_next[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Yp.Draw
Warning (13012): Latch x_next[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Yp.Draw
Warning (13012): Latch DoneD has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Yg.Verify
Warning (13012): Latch yIn2[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal xIn[0]
Warning (13012): Latch yIn2[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal xIn[0]
Warning (13012): Latch yIn2[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal xIn[0]
Warning (13012): Latch yIn2[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal xIn[0]
Warning (13012): Latch yIn2[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal xIn[0]
Warning (13012): Latch yIn2[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal xIn[0]
Warning (13012): Latch yIn2[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal xIn[0]
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND
    Warning (13410): Pin "LEDG[1]" is stuck at GND
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "LEDR[10]" is stuck at GND
    Warning (13410): Pin "LEDR[11]" is stuck at GND
    Warning (13410): Pin "LEDR[12]" is stuck at GND
    Warning (13410): Pin "LEDR[13]" is stuck at GND
    Warning (13410): Pin "LEDR[14]" is stuck at GND
    Warning (13410): Pin "LEDR[15]" is stuck at GND
    Warning (13410): Pin "LEDR[16]" is stuck at GND
    Warning (13410): Pin "LEDR[17]" is stuck at GND
    Warning (13410): Pin "VGA_SYNC" is stuck at VCC
Info (17049): 44 registers lost all their fanouts during netlist optimizations. The first 44 are displayed below.
    Info (17050): Register "addr[6]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "addr[7]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "addr[8]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "addr[9]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "addr[10]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "addr[11]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "addr[12]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "addr[13]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "addr[14]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "addr[15]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "addr[16]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "addr[17]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "addr[18]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "addr[19]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "addr[20]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "addr[21]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "addr[22]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "addr[23]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "addr[24]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "addr[25]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "addr[26]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "addr[27]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "addr[28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "addr[29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "addr[30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "addr[31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "addr[32]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "addr[33]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "addr[34]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "addr[35]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "addr[36]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "addr[37]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "addr[38]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "addr[39]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "addr[40]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "addr[41]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "Yg~4" lost all its fanouts during netlist optimizations.
    Info (17050): Register "Yg~5" lost all its fanouts during netlist optimizations.
    Info (17050): Register "Yg~6" lost all its fanouts during netlist optimizations.
    Info (17050): Register "Yg~7" lost all its fanouts during netlist optimizations.
    Info (17050): Register "Yp~4" lost all its fanouts during netlist optimizations.
    Info (17050): Register "Yp~5" lost all its fanouts during netlist optimizations.
    Info (17050): Register "Yp~6" lost all its fanouts during netlist optimizations.
    Info (17050): Register "Yp~7" lost all its fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding node "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|pll"
Warning (21074): Design contains 18 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "SW[17]"
Info (21057): Implemented 3896 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 60 output pins
    Info (21061): Implemented 3767 logic cells
    Info (21064): Implemented 45 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 172 warnings
    Info: Peak virtual memory: 333 megabytes
    Info: Processing ended: Sun Nov 24 19:22:58 2013
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:16


