;redcode
;assert 1
	SPL 0, <-54
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD -700, -19
	MOV 270, @1
	SUB 12, @10
	SUB 20, @12
	SUB 12, @10
	SUB #72, @200
	ADD 271, 60
	CMP <0, @2
	CMP <0, @2
	SUB @1, @84
	JMZ -110, 200
	ADD #270, <1
	ADD 210, 30
	SPL 0, #2
	ADD 10, 9
	ADD 210, 30
	JMN -1, @-20
	SUB 20, @12
	JMN -1, @-20
	JMN -1, @-20
	SPL 0, #2
	SPL 0, #2
	SPL 100, 50
	JMZ 0, #2
	SUB #172, 200
	SUB #172, 200
	JMZ <11, 20
	JMZ <11, 20
	SUB #172, 200
	ADD 11, -840
	JMZ <11, 20
	CMP -207, <-920
	CMP -207, <-120
	JMZ <11, 20
	CMP -207, <-920
	SLT 10, 5
	CMP -207, <-120
	SUB <0, @2
	SUB #172, 200
	SUB @0, @2
	JMZ <11, 20
	SLT 726, 3
	CMP @-127, 100
	SUB @1, @84
	SUB #72, @200
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
