# Reading C:/questasim64_10.2c/tcl/vsim/pref.tcl 
# //  Questa Sim-64
# //  Version 10.2c Unknown Platform Jul 19 2013
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# vsim -gui -novopt work.timer_count_dw_clk4_test 
# Refreshing D:/SEMICON_SOURE/BAITAP/TIMER/sim/work.timer_count_dw_clk4_test
# Loading work.timer_count_dw_clk4_test
# Refreshing D:/SEMICON_SOURE/BAITAP/TIMER/sim/work.test_bench
# Loading work.test_bench
# Refreshing D:/SEMICON_SOURE/BAITAP/TIMER/sim/work.timer
# Loading work.timer
# Refreshing D:/SEMICON_SOURE/BAITAP/TIMER/sim/work.counter
# Loading work.counter
# Refreshing D:/SEMICON_SOURE/BAITAP/TIMER/sim/work.clock_select
# Loading work.clock_select
# Refreshing D:/SEMICON_SOURE/BAITAP/TIMER/sim/work.register
# Loading work.register
# Refreshing D:/SEMICON_SOURE/BAITAP/TIMER/sim/work.ctr_logic
# Loading work.ctr_logic
# Refreshing D:/SEMICON_SOURE/BAITAP/TIMER/sim/work.system_signal
# Loading work.system_signal
# Refreshing D:/SEMICON_SOURE/BAITAP/TIMER/sim/work.cpu_model
# Loading work.cpu_model
add wave -position insertpoint sim:/timer_count_dw_clk4_test/top/dut/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Admin  Hostname: DESKTOP-8521CKI  ProcessID: 2136
# 
#           Attempting to use alternate WLF file "./wlfty3xam3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlfty3xam3
# 
add wave -position insertpoint sim:/timer_count_dw_clk4_test/top/dut/reg_inst/*
add wave -position insertpoint sim:/timer_count_dw_clk4_test/top/dut/cnt_inst/*
run -all
# ==================================
# ========COUNT DW TEST=============
# ==================================
# --STEP1--
# 
# At time =    40, write_data TCR 
# 
# At 61 start writing wdata= ff to address= 0
# At 121 write trafer has been finish
# At 161 start writing wdata= 81 to address= 1
# At 221 write trafer has been finish
# At 261 start writing wdata= 31 to address= 1
# At 321 write trafer has been finish
# -----------------------------------
# --STEP2-- 
# 
# At time =   321, wait UDF 
# 
# --STEP2.1--
# 
# At time = 20320, wait 250 clk_in, read_data TSR 
# 
# --STEP2.2--
# 
# At time = 20320, after 250 clk_in, read_data TSR 
# 
# At 20361 start reading rdata at address= 2
# At 20420 rdata= 0
# At 20421 read trafer has been finish
# At time = 20421, TSR = 8'h00, NOT_UNDERFLOW --PASS--
# 
# ------------------------------------
# 
# --STEP3--
# 
# At time = 20800, after 256 clk_in, read_data TSR 
# 
# At 20841 start reading rdata at address= 2
# At 20900 rdata= 2
# At 20901 read trafer has been finish
# At time = 20901, TSR = 8'h02, UNDERFLOW --PASS--
# 
# ------------------------------------
# 
# --STEP4--
# 
# At time = 20901, clear TSR 
# 
# At 20941 start writing wdata= 0 to address= 2
# At 21001 write trafer has been finish
# ------------------------------------
# 
# --STEP5--
# 
# At time = 21001, read_data TSR 
# 
# At 21041 start reading rdata at address= 2
# At 21100 rdata= 0
# At 21101 read trafer has been finish
# At time = 21101, TSR = 8'h00 
# 
# BIT UNDERFLOW CLEAR --PASS-- 
# 
# --------------------------------
# =============================
# =========TEST PASS===========
# =============================
# 1
# Break in Module timer_count_dw_clk4_test at ../tests/timer_count_dw_clk4_test.v line 75
