// Seed: 1923759885
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  inout wire id_22;
  input wire id_21;
  input wire id_20;
  inout wire id_19;
  output wire id_18;
  input wire id_17;
  input wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_23;
  wire id_24;
  wire id_25;
  wire id_26;
  wire id_27, id_28, id_29;
  assign id_24 = id_26;
  id_30(
      id_13, id_9 <= id_5, id_10
  );
endmodule : SymbolIdentifier
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire  id_8 = id_6;
  uwire id_9 = 1, id_10;
  always id_2 <= id_7;
  id_11(
      id_8, id_3[1]
  );
  module_0 modCall_1 (
      id_1,
      id_8,
      id_10,
      id_9,
      id_9,
      id_10,
      id_8,
      id_8,
      id_1,
      id_8,
      id_10,
      id_8,
      id_9,
      id_4,
      id_4,
      id_9,
      id_9,
      id_8,
      id_8,
      id_10,
      id_8,
      id_9
  );
  assign id_10 = 1;
endmodule
