
NODE2atmega.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000114  00800200  0000190a  0000199e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000190a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000004d  00800314  00800314  00001ab2  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001ab2  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001b10  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000318  00000000  00000000  00001b50  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000313c  00000000  00000000  00001e68  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001d71  00000000  00000000  00004fa4  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001a8b  00000000  00000000  00006d15  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000006fc  00000000  00000000  000087a0  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000bdd  00000000  00000000  00008e9c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000015b8  00000000  00000000  00009a79  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000228  00000000  00000000  0000b031  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	41 c1       	rjmp	.+642    	; 0x290 <__vector_3>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	3c c3       	rjmp	.+1656   	; 0x6b6 <__vector_15>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	e9 c4       	rjmp	.+2514   	; 0xa70 <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	56 05       	cpc	r21, r6
      e6:	a8 05       	cpc	r26, r8
      e8:	a8 05       	cpc	r26, r8
      ea:	a8 05       	cpc	r26, r8
      ec:	a8 05       	cpc	r26, r8
      ee:	a8 05       	cpc	r26, r8
      f0:	a8 05       	cpc	r26, r8
      f2:	a8 05       	cpc	r26, r8
      f4:	56 05       	cpc	r21, r6
      f6:	a8 05       	cpc	r26, r8
      f8:	a8 05       	cpc	r26, r8
      fa:	a8 05       	cpc	r26, r8
      fc:	a8 05       	cpc	r26, r8
      fe:	a8 05       	cpc	r26, r8
     100:	a8 05       	cpc	r26, r8
     102:	a8 05       	cpc	r26, r8
     104:	58 05       	cpc	r21, r8
     106:	a8 05       	cpc	r26, r8
     108:	a8 05       	cpc	r26, r8
     10a:	a8 05       	cpc	r26, r8
     10c:	a8 05       	cpc	r26, r8
     10e:	a8 05       	cpc	r26, r8
     110:	a8 05       	cpc	r26, r8
     112:	a8 05       	cpc	r26, r8
     114:	a8 05       	cpc	r26, r8
     116:	a8 05       	cpc	r26, r8
     118:	a8 05       	cpc	r26, r8
     11a:	a8 05       	cpc	r26, r8
     11c:	a8 05       	cpc	r26, r8
     11e:	a8 05       	cpc	r26, r8
     120:	a8 05       	cpc	r26, r8
     122:	a8 05       	cpc	r26, r8
     124:	58 05       	cpc	r21, r8
     126:	a8 05       	cpc	r26, r8
     128:	a8 05       	cpc	r26, r8
     12a:	a8 05       	cpc	r26, r8
     12c:	a8 05       	cpc	r26, r8
     12e:	a8 05       	cpc	r26, r8
     130:	a8 05       	cpc	r26, r8
     132:	a8 05       	cpc	r26, r8
     134:	a8 05       	cpc	r26, r8
     136:	a8 05       	cpc	r26, r8
     138:	a8 05       	cpc	r26, r8
     13a:	a8 05       	cpc	r26, r8
     13c:	a8 05       	cpc	r26, r8
     13e:	a8 05       	cpc	r26, r8
     140:	a8 05       	cpc	r26, r8
     142:	a8 05       	cpc	r26, r8
     144:	a4 05       	cpc	r26, r4
     146:	a8 05       	cpc	r26, r8
     148:	a8 05       	cpc	r26, r8
     14a:	a8 05       	cpc	r26, r8
     14c:	a8 05       	cpc	r26, r8
     14e:	a8 05       	cpc	r26, r8
     150:	a8 05       	cpc	r26, r8
     152:	a8 05       	cpc	r26, r8
     154:	81 05       	cpc	r24, r1
     156:	a8 05       	cpc	r26, r8
     158:	a8 05       	cpc	r26, r8
     15a:	a8 05       	cpc	r26, r8
     15c:	a8 05       	cpc	r26, r8
     15e:	a8 05       	cpc	r26, r8
     160:	a8 05       	cpc	r26, r8
     162:	a8 05       	cpc	r26, r8
     164:	a8 05       	cpc	r26, r8
     166:	a8 05       	cpc	r26, r8
     168:	a8 05       	cpc	r26, r8
     16a:	a8 05       	cpc	r26, r8
     16c:	a8 05       	cpc	r26, r8
     16e:	a8 05       	cpc	r26, r8
     170:	a8 05       	cpc	r26, r8
     172:	a8 05       	cpc	r26, r8
     174:	75 05       	cpc	r23, r5
     176:	a8 05       	cpc	r26, r8
     178:	a8 05       	cpc	r26, r8
     17a:	a8 05       	cpc	r26, r8
     17c:	a8 05       	cpc	r26, r8
     17e:	a8 05       	cpc	r26, r8
     180:	a8 05       	cpc	r26, r8
     182:	a8 05       	cpc	r26, r8
     184:	93 05       	cpc	r25, r3

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	13 e0       	ldi	r17, 0x03	; 3
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	ea e0       	ldi	r30, 0x0A	; 10
     19e:	f9 e1       	ldi	r31, 0x19	; 25
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a4 31       	cpi	r26, 0x14	; 20
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	23 e0       	ldi	r18, 0x03	; 3
     1b2:	a4 e1       	ldi	r26, 0x14	; 20
     1b4:	b3 e0       	ldi	r27, 0x03	; 3
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a1 36       	cpi	r26, 0x61	; 97
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	61 d1       	rcall	.+706    	; 0x484 <main>
     1c2:	0c 94 83 0c 	jmp	0x1906	; 0x1906 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <ADC_init>:
#include "adc.h"

void ADC_init( void )
{
	// Enable ADC and set prescaler to 128
	ADCSRA |= (1 << ADEN) | (1 << ADPS2) | (1 << ADPS1) | (1 << ADPS0);
     1c8:	ea e7       	ldi	r30, 0x7A	; 122
     1ca:	f0 e0       	ldi	r31, 0x00	; 0
     1cc:	80 81       	ld	r24, Z
     1ce:	87 68       	ori	r24, 0x87	; 135
     1d0:	80 83       	st	Z, r24
	ADCSRA &= ~(1<<ADIF);
     1d2:	80 81       	ld	r24, Z
     1d4:	8f 7e       	andi	r24, 0xEF	; 239
     1d6:	80 83       	st	Z, r24
	ADCSRA &= ~(1<<ADIE);
     1d8:	80 81       	ld	r24, Z
     1da:	87 7f       	andi	r24, 0xF7	; 247
     1dc:	80 83       	st	Z, r24
	//ADCSRB &= ~(1 << MUX0); 
	// Reference selection: AVCC w/ external capacitor at AREF. Left adjust result
	ADMUX |= (1 << REFS0) | (1 << ADLAR);
     1de:	ac e7       	ldi	r26, 0x7C	; 124
     1e0:	b0 e0       	ldi	r27, 0x00	; 0
     1e2:	8c 91       	ld	r24, X
     1e4:	80 66       	ori	r24, 0x60	; 96
     1e6:	8c 93       	st	X, r24
	
	// Start conversion
	ADCSRA |= (1 << ADSC);
     1e8:	80 81       	ld	r24, Z
     1ea:	80 64       	ori	r24, 0x40	; 64
     1ec:	80 83       	st	Z, r24
     1ee:	08 95       	ret

000001f0 <ADC_read>:
{
	
	
	
	// Start conversion
	ADCSRA |= (1 << ADSC);
     1f0:	ea e7       	ldi	r30, 0x7A	; 122
     1f2:	f0 e0       	ldi	r31, 0x00	; 0
     1f4:	80 81       	ld	r24, Z
     1f6:	80 64       	ori	r24, 0x40	; 64
     1f8:	80 83       	st	Z, r24
	
	// Wait until conversion is complete
	while(ADCSRA & (1 << ADSC));
     1fa:	80 81       	ld	r24, Z
     1fc:	86 fd       	sbrc	r24, 6
     1fe:	fd cf       	rjmp	.-6      	; 0x1fa <ADC_read+0xa>
	
	// Read converted data
	//printf("adc value is %d \n\r", ADCH);
	return ADCH;
     200:	80 91 79 00 	lds	r24, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x700079>
     204:	08 95       	ret

00000206 <CAN_init>:
		//Message not received
		//message.id = -1;
	//}
	
	return message;
}
     206:	cf 93       	push	r28
     208:	df 93       	push	r29
     20a:	9b d1       	rcall	.+822    	; 0x542 <MCP_init>
     20c:	48 e6       	ldi	r20, 0x68	; 104
     20e:	60 e6       	ldi	r22, 0x60	; 96
     210:	80 e6       	ldi	r24, 0x60	; 96
     212:	b0 d1       	rcall	.+864    	; 0x574 <MCP_bit_modify>
     214:	41 e0       	ldi	r20, 0x01	; 1
     216:	63 e0       	ldi	r22, 0x03	; 3
     218:	8b e2       	ldi	r24, 0x2B	; 43
     21a:	ac d1       	rcall	.+856    	; 0x574 <MCP_bit_modify>
     21c:	40 e0       	ldi	r20, 0x00	; 0
     21e:	60 ee       	ldi	r22, 0xE0	; 224
     220:	8f e0       	ldi	r24, 0x0F	; 15
     222:	a8 d1       	rcall	.+848    	; 0x574 <MCP_bit_modify>
     224:	8e e0       	ldi	r24, 0x0E	; 14
     226:	7b d1       	rcall	.+758    	; 0x51e <MCP_read>
     228:	1f 92       	push	r1
     22a:	8f 93       	push	r24
     22c:	ce e0       	ldi	r28, 0x0E	; 14
     22e:	d2 e0       	ldi	r29, 0x02	; 2
     230:	df 93       	push	r29
     232:	cf 93       	push	r28
     234:	36 d7       	rcall	.+3692   	; 0x10a2 <printf>
     236:	8c e2       	ldi	r24, 0x2C	; 44
     238:	72 d1       	rcall	.+740    	; 0x51e <MCP_read>
     23a:	1f 92       	push	r1
     23c:	8f 93       	push	r24
     23e:	df 93       	push	r29
     240:	cf 93       	push	r28
     242:	2f d7       	rcall	.+3678   	; 0x10a2 <printf>
     244:	8d e2       	ldi	r24, 0x2D	; 45
     246:	6b d1       	rcall	.+726    	; 0x51e <MCP_read>
     248:	1f 92       	push	r1
     24a:	8f 93       	push	r24
     24c:	83 e2       	ldi	r24, 0x23	; 35
     24e:	92 e0       	ldi	r25, 0x02	; 2
     250:	9f 93       	push	r25
     252:	8f 93       	push	r24
     254:	26 d7       	rcall	.+3660   	; 0x10a2 <printf>
     256:	8e e0       	ldi	r24, 0x0E	; 14
     258:	62 d1       	rcall	.+708    	; 0x51e <MCP_read>
     25a:	80 7e       	andi	r24, 0xE0	; 224
     25c:	2d b7       	in	r18, 0x3d	; 61
     25e:	3e b7       	in	r19, 0x3e	; 62
     260:	24 5f       	subi	r18, 0xF4	; 244
     262:	3f 4f       	sbci	r19, 0xFF	; 255
     264:	0f b6       	in	r0, 0x3f	; 63
     266:	f8 94       	cli
     268:	3e bf       	out	0x3e, r19	; 62
     26a:	0f be       	out	0x3f, r0	; 63
     26c:	2d bf       	out	0x3d, r18	; 61
     26e:	88 23       	and	r24, r24
     270:	51 f0       	breq	.+20     	; 0x286 <CAN_init+0x80>
     272:	8b e3       	ldi	r24, 0x3B	; 59
     274:	92 e0       	ldi	r25, 0x02	; 2
     276:	9f 93       	push	r25
     278:	8f 93       	push	r24
     27a:	13 d7       	rcall	.+3622   	; 0x10a2 <printf>
     27c:	0f 90       	pop	r0
     27e:	0f 90       	pop	r0
     280:	81 e0       	ldi	r24, 0x01	; 1
     282:	90 e0       	ldi	r25, 0x00	; 0
     284:	02 c0       	rjmp	.+4      	; 0x28a <CAN_init+0x84>
     286:	80 e0       	ldi	r24, 0x00	; 0
     288:	90 e0       	ldi	r25, 0x00	; 0
     28a:	df 91       	pop	r29
     28c:	cf 91       	pop	r28
     28e:	08 95       	ret

00000290 <__vector_3>:

//Interrupt service routine for CAN bus
ISR(INT2_vect){
     290:	1f 92       	push	r1
     292:	0f 92       	push	r0
     294:	0f b6       	in	r0, 0x3f	; 63
     296:	0f 92       	push	r0
     298:	11 24       	eor	r1, r1
     29a:	0b b6       	in	r0, 0x3b	; 59
     29c:	0f 92       	push	r0
     29e:	2f 93       	push	r18
     2a0:	3f 93       	push	r19
     2a2:	4f 93       	push	r20
     2a4:	5f 93       	push	r21
     2a6:	6f 93       	push	r22
     2a8:	7f 93       	push	r23
     2aa:	8f 93       	push	r24
     2ac:	9f 93       	push	r25
     2ae:	af 93       	push	r26
     2b0:	bf 93       	push	r27
     2b2:	ef 93       	push	r30
     2b4:	ff 93       	push	r31
MCP_bit_modify(MCP_CANINTF, MCP_RXF0SIDL, MCP_RXF0SIDH);
     2b6:	40 e0       	ldi	r20, 0x00	; 0
     2b8:	61 e0       	ldi	r22, 0x01	; 1
     2ba:	8c e2       	ldi	r24, 0x2C	; 44
     2bc:	5b d1       	rcall	.+694    	; 0x574 <MCP_bit_modify>
rx_flag = 1;
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	80 93 14 03 	sts	0x0314, r24	; 0x800314 <__data_end>
	
 
}
     2c4:	ff 91       	pop	r31
     2c6:	ef 91       	pop	r30
     2c8:	bf 91       	pop	r27
     2ca:	af 91       	pop	r26
     2cc:	9f 91       	pop	r25
     2ce:	8f 91       	pop	r24
     2d0:	7f 91       	pop	r23
     2d2:	6f 91       	pop	r22
     2d4:	5f 91       	pop	r21
     2d6:	4f 91       	pop	r20
     2d8:	3f 91       	pop	r19
     2da:	2f 91       	pop	r18
     2dc:	0f 90       	pop	r0
     2de:	0b be       	out	0x3b, r0	; 59
     2e0:	0f 90       	pop	r0
     2e2:	0f be       	out	0x3f, r0	; 63
     2e4:	0f 90       	pop	r0
     2e6:	1f 90       	pop	r1
     2e8:	18 95       	reti

000002ea <DAC_init>:
#include <avr/interrupt.h>
#include "TWI_MASTER.h"
#include "UART.h"

void DAC_init() {
	sei();
     2ea:	78 94       	sei
	TWI_Master_Initialise();
     2ec:	95 c3       	rjmp	.+1834   	; 0xa18 <TWI_Master_Initialise>
     2ee:	08 95       	ret

000002f0 <DAC_send>:
}

void DAC_send(uint8_t data) {
     2f0:	cf 93       	push	r28
     2f2:	df 93       	push	r29
     2f4:	00 d0       	rcall	.+0      	; 0x2f6 <DAC_send+0x6>
     2f6:	cd b7       	in	r28, 0x3d	; 61
     2f8:	de b7       	in	r29, 0x3e	; 62
	uint8_t address = 0b01011110;
	uint8_t command = 0b0;
	
	uint8_t message[3];
	message[0] = address;
     2fa:	9e e5       	ldi	r25, 0x5E	; 94
     2fc:	99 83       	std	Y+1, r25	; 0x01
	message[1] = command;
     2fe:	1a 82       	std	Y+2, r1	; 0x02
	message[2] = data;
     300:	8b 83       	std	Y+3, r24	; 0x03
	
	TWI_Start_Transceiver_With_Data(message, 3);
     302:	63 e0       	ldi	r22, 0x03	; 3
     304:	ce 01       	movw	r24, r28
     306:	01 96       	adiw	r24, 0x01	; 1
     308:	91 d3       	rcall	.+1826   	; 0xa2c <TWI_Start_Transceiver_With_Data>
     30a:	0f 90       	pop	r0
     30c:	0f 90       	pop	r0
     30e:	0f 90       	pop	r0
     310:	df 91       	pop	r29
     312:	cf 91       	pop	r28
     314:	08 95       	ret

00000316 <start_spill>:
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     316:	2f ef       	ldi	r18, 0xFF	; 255
     318:	80 e7       	ldi	r24, 0x70	; 112
     31a:	92 e0       	ldi	r25, 0x02	; 2
     31c:	21 50       	subi	r18, 0x01	; 1
     31e:	80 40       	sbci	r24, 0x00	; 0
     320:	90 40       	sbci	r25, 0x00	; 0
     322:	e1 f7       	brne	.-8      	; 0x31c <start_spill+0x6>
     324:	00 c0       	rjmp	.+0      	; 0x326 <start_spill+0x10>
     326:	00 00       	nop
// 		x			= can_msg_receive.data[0];
// 		slider_left = can_msg_receive.data[1];
// 		shoot		= can_msg_receive.data[2];
// 		diff		= can_msg_receive.data[3];
// 		
		if(diff!=prev_diff){
     328:	80 91 4d 03 	lds	r24, 0x034D	; 0x80034d <diff>
     32c:	90 91 4e 03 	lds	r25, 0x034E	; 0x80034e <diff+0x1>
     330:	20 91 49 03 	lds	r18, 0x0349	; 0x800349 <prev_diff>
     334:	30 91 4a 03 	lds	r19, 0x034A	; 0x80034a <prev_diff+0x1>
     338:	82 17       	cp	r24, r18
     33a:	93 07       	cpc	r25, r19
     33c:	81 f0       	breq	.+32     	; 0x35e <start_spill+0x48>
			if(diff==1){
     33e:	81 30       	cpi	r24, 0x01	; 1
     340:	91 05       	cpc	r25, r1
     342:	19 f4       	brne	.+6      	; 0x34a <start_spill+0x34>
				PID_diff(EASY);}
     344:	80 e0       	ldi	r24, 0x00	; 0
     346:	e2 d1       	rcall	.+964    	; 0x70c <PID_diff>
     348:	0a c0       	rjmp	.+20     	; 0x35e <start_spill+0x48>
			else if(diff==2){
     34a:	82 30       	cpi	r24, 0x02	; 2
     34c:	91 05       	cpc	r25, r1
     34e:	19 f4       	brne	.+6      	; 0x356 <start_spill+0x40>
				PID_diff(MEDIUM);}
     350:	81 e0       	ldi	r24, 0x01	; 1
     352:	dc d1       	rcall	.+952    	; 0x70c <PID_diff>
     354:	04 c0       	rjmp	.+8      	; 0x35e <start_spill+0x48>
			else if(diff==3){
     356:	03 97       	sbiw	r24, 0x03	; 3
				PID_diff(HARD);}
     358:	11 f4       	brne	.+4      	; 0x35e <start_spill+0x48>
     35a:	82 e0       	ldi	r24, 0x02	; 2
			}
		
	//	can_msg_send.data[0] = Lives_lost();
		printf("Liv: %d \r\n",Lives_lost());
     35c:	d7 d1       	rcall	.+942    	; 0x70c <PID_diff>
     35e:	51 d0       	rcall	.+162    	; 0x402 <Lives_lost>
     360:	1f 92       	push	r1
     362:	8f 93       	push	r24
     364:	8f e5       	ldi	r24, 0x5F	; 95
     366:	92 e0       	ldi	r25, 0x02	; 2
     368:	9f 93       	push	r25
     36a:	8f 93       	push	r24
     36c:	9a d6       	rcall	.+3380   	; 0x10a2 <printf>
	//	CAN_message_send(&can_msg_send);
				
				
		
		//printf("slider_left: %d \n\r",slider_left);
		ref_update = slider_left*skaler;
     36e:	60 91 15 03 	lds	r22, 0x0315	; 0x800315 <slider_left>
     372:	70 91 16 03 	lds	r23, 0x0316	; 0x800316 <slider_left+0x1>
     376:	07 2e       	mov	r0, r23
     378:	00 0c       	add	r0, r0
     37a:	88 0b       	sbc	r24, r24
     37c:	99 0b       	sbc	r25, r25
     37e:	28 d5       	rcall	.+2640   	; 0xdd0 <__floatsisf>
     380:	20 91 06 02 	lds	r18, 0x0206	; 0x800206 <skaler>
     384:	30 91 07 02 	lds	r19, 0x0207	; 0x800207 <skaler+0x1>
     388:	40 91 08 02 	lds	r20, 0x0208	; 0x800208 <skaler+0x2>
     38c:	50 91 09 02 	lds	r21, 0x0209	; 0x800209 <skaler+0x3>
     390:	d3 d5       	rcall	.+2982   	; 0xf38 <__mulsf3>
     392:	eb d4       	rcall	.+2518   	; 0xd6a <__fixsfsi>
     394:	70 93 52 03 	sts	0x0352, r23	; 0x800352 <ref_update+0x1>
     398:	60 93 51 03 	sts	0x0351, r22	; 0x800351 <ref_update>
		update_ref(ref_update);
     39c:	cb 01       	movw	r24, r22
		set_servo(x);
     39e:	0b d1       	rcall	.+534    	; 0x5b6 <update_ref>
     3a0:	80 91 3d 03 	lds	r24, 0x033D	; 0x80033d <x>
     3a4:	08 2e       	mov	r0, r24
     3a6:	00 0c       	add	r0, r0
     3a8:	99 0b       	sbc	r25, r25
     3aa:	5c d2       	rcall	.+1208   	; 0x864 <set_servo>
		
	//	printf("Shoot: %d \r\n",slider_left);
		sol_shoot(shoot);
     3ac:	80 91 4b 03 	lds	r24, 0x034B	; 0x80034b <shoot>
     3b0:	9e d2       	rcall	.+1340   	; 0x8ee <sol_shoot>
     3b2:	80 91 4d 03 	lds	r24, 0x034D	; 0x80034d <diff>

		prev_diff=diff;
     3b6:	90 91 4e 03 	lds	r25, 0x034E	; 0x80034e <diff+0x1>
     3ba:	90 93 4a 03 	sts	0x034A, r25	; 0x80034a <prev_diff+0x1>
     3be:	80 93 49 03 	sts	0x0349, r24	; 0x800349 <prev_diff>
     3c2:	0f 90       	pop	r0
     3c4:	0f 90       	pop	r0
     3c6:	0f 90       	pop	r0
     3c8:	0f 90       	pop	r0
     3ca:	08 95       	ret

000003cc <IR_read>:
uint8_t IR_read( void )
{
	static uint8_t values[4];
	int avg = 0;
	
	values[0] = ADC_read();
     3cc:	11 df       	rcall	.-478    	; 0x1f0 <ADC_read>
     3ce:	e7 e1       	ldi	r30, 0x17	; 23
     3d0:	f3 e0       	ldi	r31, 0x03	; 3
     3d2:	80 83       	st	Z, r24
	for (int i = 3; i >= 0; i--){
		avg = avg + values[i];
     3d4:	93 81       	ldd	r25, Z+3	; 0x03
		if (i != 0){
			values[i] = values[i - 1];
     3d6:	22 81       	ldd	r18, Z+2	; 0x02
     3d8:	23 83       	std	Z+3, r18	; 0x03
	static uint8_t values[4];
	int avg = 0;
	
	values[0] = ADC_read();
	for (int i = 3; i >= 0; i--){
		avg = avg + values[i];
     3da:	30 e0       	ldi	r19, 0x00	; 0
     3dc:	29 0f       	add	r18, r25
     3de:	31 1d       	adc	r19, r1
		if (i != 0){
			values[i] = values[i - 1];
     3e0:	91 81       	ldd	r25, Z+1	; 0x01
     3e2:	92 83       	std	Z+2, r25	; 0x02
	static uint8_t values[4];
	int avg = 0;
	
	values[0] = ADC_read();
	for (int i = 3; i >= 0; i--){
		avg = avg + values[i];
     3e4:	29 0f       	add	r18, r25
     3e6:	31 1d       	adc	r19, r1
		if (i != 0){
			values[i] = values[i - 1];
     3e8:	81 83       	std	Z+1, r24	; 0x01
	static uint8_t values[4];
	int avg = 0;
	
	values[0] = ADC_read();
	for (int i = 3; i >= 0; i--){
		avg = avg + values[i];
     3ea:	a9 01       	movw	r20, r18
     3ec:	48 0f       	add	r20, r24
     3ee:	51 1d       	adc	r21, r1
     3f0:	ca 01       	movw	r24, r20
			values[i] = values[i - 1];
		}
	}
	avg = avg / 4;
	//printf("dfad %d \n\r",avg);
	return avg;
     3f2:	99 23       	and	r25, r25
     3f4:	0c f4       	brge	.+2      	; 0x3f8 <IR_read+0x2c>
     3f6:	03 96       	adiw	r24, 0x03	; 3
     3f8:	95 95       	asr	r25
     3fa:	87 95       	ror	r24
     3fc:	95 95       	asr	r25
     3fe:	87 95       	ror	r24
}
     400:	08 95       	ret

00000402 <Lives_lost>:


uint8_t Lives_lost(void){
	 		ir_val = IR_read();
     402:	e4 df       	rcall	.-56     	; 0x3cc <IR_read>
     404:	28 2f       	mov	r18, r24
     406:	30 e0       	ldi	r19, 0x00	; 0
     408:	30 93 54 03 	sts	0x0354, r19	; 0x800354 <ir_val+0x1>
     40c:	20 93 53 03 	sts	0x0353, r18	; 0x800353 <ir_val>
	 		printf("ting er av verdi %d\n\r",ir_val);
     410:	1f 92       	push	r1
     412:	8f 93       	push	r24
     414:	8a e6       	ldi	r24, 0x6A	; 106
     416:	92 e0       	ldi	r25, 0x02	; 2
     418:	9f 93       	push	r25
     41a:	8f 93       	push	r24
     41c:	42 d6       	rcall	.+3204   	; 0x10a2 <printf>
	 		if (ir_val - prev_ir_val != 0){
     41e:	80 91 53 03 	lds	r24, 0x0353	; 0x800353 <ir_val>
     422:	90 91 54 03 	lds	r25, 0x0354	; 0x800354 <ir_val+0x1>
     426:	0f 90       	pop	r0
     428:	0f 90       	pop	r0
     42a:	0f 90       	pop	r0
     42c:	0f 90       	pop	r0
     42e:	20 91 1d 03 	lds	r18, 0x031D	; 0x80031d <prev_ir_val>
     432:	30 91 1e 03 	lds	r19, 0x031E	; 0x80031e <prev_ir_val+0x1>
     436:	82 17       	cp	r24, r18
     438:	93 07       	cpc	r25, r19
     43a:	09 f1       	breq	.+66     	; 0x47e <Lives_lost+0x7c>
	 			if (ir_val <= 3){
     43c:	84 30       	cpi	r24, 0x04	; 4
     43e:	91 05       	cpc	r25, r1
     440:	b4 f4       	brge	.+44     	; 0x46e <Lives_lost+0x6c>
					 // mister liv
					 life=1;
     442:	21 e0       	ldi	r18, 0x01	; 1
     444:	30 e0       	ldi	r19, 0x00	; 0
     446:	30 93 1c 03 	sts	0x031C, r19	; 0x80031c <life+0x1>
     44a:	20 93 1b 03 	sts	0x031B, r18	; 0x80031b <life>
	 				while (ir_val<6)
     44e:	06 97       	sbiw	r24, 0x06	; 6
     450:	74 f4       	brge	.+28     	; 0x46e <Lives_lost+0x6c>
     452:	8f e3       	ldi	r24, 0x3F	; 63
     454:	9c e9       	ldi	r25, 0x9C	; 156
     456:	01 97       	sbiw	r24, 0x01	; 1
     458:	f1 f7       	brne	.-4      	; 0x456 <Lives_lost+0x54>
     45a:	00 c0       	rjmp	.+0      	; 0x45c <Lives_lost+0x5a>
	 				{
	 					_delay_ms(10);
	 					ir_val= IR_read();
     45c:	00 00       	nop
     45e:	b6 df       	rcall	.-148    	; 0x3cc <IR_read>
     460:	90 e0       	ldi	r25, 0x00	; 0
     462:	90 93 54 03 	sts	0x0354, r25	; 0x800354 <ir_val+0x1>
     466:	80 93 53 03 	sts	0x0353, r24	; 0x800353 <ir_val>
	 		printf("ting er av verdi %d\n\r",ir_val);
	 		if (ir_val - prev_ir_val != 0){
	 			if (ir_val <= 3){
					 // mister liv
					 life=1;
	 				while (ir_val<6)
     46a:	06 97       	sbiw	r24, 0x06	; 6
     46c:	94 f3       	brlt	.-28     	; 0x452 <Lives_lost+0x50>
	 				{
	 					_delay_ms(10);
	 					ir_val= IR_read();
	 				}
	 			}
	 			prev_ir_val = ir_val;
     46e:	80 91 53 03 	lds	r24, 0x0353	; 0x800353 <ir_val>
     472:	90 91 54 03 	lds	r25, 0x0354	; 0x800354 <ir_val+0x1>
     476:	90 93 1e 03 	sts	0x031E, r25	; 0x80031e <prev_ir_val+0x1>
     47a:	80 93 1d 03 	sts	0x031D, r24	; 0x80031d <prev_ir_val>
			}
	return life;	
     47e:	80 91 1b 03 	lds	r24, 0x031B	; 0x80031b <life>
     482:	08 95       	ret

00000484 <main>:
// 	int shoot;
// 	int prev_shoot;

    int main(void){
		
		cli();
     484:	f8 94       	cli
		
		DDRF &= ~(1 << PINF0); //Set F0(ADC0) as input
     486:	80 98       	cbi	0x10, 0	; 16
		
		EICRA |= (0 << ISC21) | (0 << ISC20);
     488:	e9 e6       	ldi	r30, 0x69	; 105
     48a:	f0 e0       	ldi	r31, 0x00	; 0
     48c:	80 81       	ld	r24, Z
     48e:	80 83       	st	Z, r24
		EIMSK |= (1 << INT2);
     490:	ea 9a       	sbi	0x1d, 2	; 29
		
		DDRD &= ~(1 << PIND2);		//Set D2(INT2) as input
     492:	52 98       	cbi	0x0a, 2	; 10
 		can_msg can_msg_send;
 		volatile can_msg can_msg_receive;
		
		UART_Init(UBRREG);
     494:	87 e6       	ldi	r24, 0x67	; 103
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	84 d3       	rcall	.+1800   	; 0xba2 <UART_Init>
 		SPI_init();
     49a:	3d d2       	rcall	.+1146   	; 0x916 <SPI_init>
 		MCP_init();
     49c:	52 d0       	rcall	.+164    	; 0x542 <MCP_init>
     49e:	94 de       	rcall	.-728    	; 0x1c8 <ADC_init>
		ADC_init();
     4a0:	60 e0       	ldi	r22, 0x00	; 0
     4a2:	74 e2       	ldi	r23, 0x24	; 36
		servo_init(F_CPU);
     4a4:	84 ef       	ldi	r24, 0xF4	; 244
     4a6:	90 e0       	ldi	r25, 0x00	; 0
     4a8:	d0 d1       	rcall	.+928    	; 0x84a <servo_init>
		sol_init();
     4aa:	1e d2       	rcall	.+1084   	; 0x8e8 <sol_init>
     4ac:	ac de       	rcall	.-680    	; 0x206 <CAN_init>
		if (CAN_init() == 0) {
     4ae:	89 2b       	or	r24, r25
     4b0:	41 f4       	brne	.+16     	; 0x4c2 <main+0x3e>
     4b2:	80 e8       	ldi	r24, 0x80	; 128
			printf("CAN BE WORKING\n\r");
     4b4:	92 e0       	ldi	r25, 0x02	; 2
     4b6:	9f 93       	push	r25
     4b8:	8f 93       	push	r24
     4ba:	f3 d5       	rcall	.+3046   	; 0x10a2 <printf>
     4bc:	0f 90       	pop	r0
     4be:	0f 90       	pop	r0
     4c0:	07 c0       	rjmp	.+14     	; 0x4d0 <main+0x4c>
     4c2:	81 e9       	ldi	r24, 0x91	; 145
			can_msg_send.id = 2;
			can_msg_send.length = 7;
			} else {
			printf("CAN NOT BE WORKING \n\r");
     4c4:	92 e0       	ldi	r25, 0x02	; 2
     4c6:	9f 93       	push	r25
     4c8:	8f 93       	push	r24
     4ca:	eb d5       	rcall	.+3030   	; 0x10a2 <printf>
     4cc:	0f 90       	pop	r0
     4ce:	0f 90       	pop	r0
     4d0:	0c df       	rcall	.-488    	; 0x2ea <DAC_init>
		}		
		DAC_init();
     4d2:	a2 d1       	rcall	.+836    	; 0x818 <motor_init>
     4d4:	2f ef       	ldi	r18, 0xFF	; 255
		motor_init();
     4d6:	82 e5       	ldi	r24, 0x52	; 82
     4d8:	97 e0       	ldi	r25, 0x07	; 7
     4da:	21 50       	subi	r18, 0x01	; 1
     4dc:	80 40       	sbci	r24, 0x00	; 0
     4de:	90 40       	sbci	r25, 0x00	; 0
     4e0:	e1 f7       	brne	.-8      	; 0x4da <main+0x56>
     4e2:	00 c0       	rjmp	.+0      	; 0x4e4 <main+0x60>
     4e4:	00 00       	nop
		_delay_ms(150);
		motor_read_rotation(1);
     4e6:	81 e0       	ldi	r24, 0x01	; 1
     4e8:	4e d1       	rcall	.+668    	; 0x786 <motor_read_rotation>
		PID_init();
     4ea:	5c d0       	rcall	.+184    	; 0x5a4 <PID_init>
     4ec:	87 ea       	ldi	r24, 0xA7	; 167
		printf("|------NODE-2 INIT COMPLETE--------|\n\r");
     4ee:	92 e0       	ldi	r25, 0x02	; 2
     4f0:	9f 93       	push	r25
     4f2:	8f 93       	push	r24
     4f4:	d6 d5       	rcall	.+2988   	; 0x10a2 <printf>
     4f6:	78 94       	sei
     4f8:	0f 90       	pop	r0
		sei();
     4fa:	0f 90       	pop	r0
     4fc:	0c df       	rcall	.-488    	; 0x316 <start_spill>
     4fe:	fe cf       	rjmp	.-4      	; 0x4fc <main+0x78>

00000500 <MCP_reset>:
		
	while(1){
		
	start_spill();
     500:	80 e0       	ldi	r24, 0x00	; 0
     502:	90 e0       	ldi	r25, 0x00	; 0
     504:	1b d2       	rcall	.+1078   	; 0x93c <SPI_set_ss>
	SPI_send(MCP_READ_STATUS);
	uint8_t status = SPI_send(0);
	SPI_set_ss(1);
	
	return status;
}
     506:	80 ec       	ldi	r24, 0xC0	; 192
     508:	13 d2       	rcall	.+1062   	; 0x930 <SPI_send>
     50a:	8f e1       	ldi	r24, 0x1F	; 31
     50c:	93 e0       	ldi	r25, 0x03	; 3
     50e:	01 97       	sbiw	r24, 0x01	; 1
     510:	f1 f7       	brne	.-4      	; 0x50e <MCP_reset+0xe>
     512:	00 c0       	rjmp	.+0      	; 0x514 <MCP_reset+0x14>
     514:	00 00       	nop
     516:	81 e0       	ldi	r24, 0x01	; 1
     518:	90 e0       	ldi	r25, 0x00	; 0
     51a:	10 c2       	rjmp	.+1056   	; 0x93c <SPI_set_ss>
     51c:	08 95       	ret

0000051e <MCP_read>:
     51e:	cf 93       	push	r28
     520:	c8 2f       	mov	r28, r24
     522:	80 e0       	ldi	r24, 0x00	; 0
     524:	90 e0       	ldi	r25, 0x00	; 0
     526:	0a d2       	rcall	.+1044   	; 0x93c <SPI_set_ss>
     528:	83 e0       	ldi	r24, 0x03	; 3
     52a:	02 d2       	rcall	.+1028   	; 0x930 <SPI_send>
     52c:	8c 2f       	mov	r24, r28
     52e:	00 d2       	rcall	.+1024   	; 0x930 <SPI_send>
     530:	80 e0       	ldi	r24, 0x00	; 0
     532:	fe d1       	rcall	.+1020   	; 0x930 <SPI_send>
     534:	c8 2f       	mov	r28, r24
     536:	81 e0       	ldi	r24, 0x01	; 1
     538:	90 e0       	ldi	r25, 0x00	; 0
     53a:	00 d2       	rcall	.+1024   	; 0x93c <SPI_set_ss>
     53c:	8c 2f       	mov	r24, r28
     53e:	cf 91       	pop	r28
     540:	08 95       	ret

00000542 <MCP_init>:
     542:	e9 d1       	rcall	.+978    	; 0x916 <SPI_init>
     544:	dd df       	rcall	.-70     	; 0x500 <MCP_reset>
     546:	8e ec       	ldi	r24, 0xCE	; 206
     548:	92 e0       	ldi	r25, 0x02	; 2
     54a:	9f 93       	push	r25
     54c:	8f 93       	push	r24
     54e:	a9 d5       	rcall	.+2898   	; 0x10a2 <printf>
     550:	8e e0       	ldi	r24, 0x0E	; 14
     552:	e5 df       	rcall	.-54     	; 0x51e <MCP_read>
     554:	80 7e       	andi	r24, 0xE0	; 224
     556:	0f 90       	pop	r0
     558:	0f 90       	pop	r0
     55a:	80 38       	cpi	r24, 0x80	; 128
     55c:	49 f0       	breq	.+18     	; 0x570 <MCP_init+0x2e>
     55e:	88 ed       	ldi	r24, 0xD8	; 216
     560:	92 e0       	ldi	r25, 0x02	; 2
     562:	9f 93       	push	r25
     564:	8f 93       	push	r24
     566:	9d d5       	rcall	.+2874   	; 0x10a2 <printf>
     568:	0f 90       	pop	r0
     56a:	0f 90       	pop	r0
     56c:	81 e0       	ldi	r24, 0x01	; 1
     56e:	08 95       	ret
     570:	80 e0       	ldi	r24, 0x00	; 0
     572:	08 95       	ret

00000574 <MCP_bit_modify>:

void MCP_bit_modify( uint8_t address, uint8_t mask, uint8_t data )
{
     574:	1f 93       	push	r17
     576:	cf 93       	push	r28
     578:	df 93       	push	r29
     57a:	18 2f       	mov	r17, r24
     57c:	d6 2f       	mov	r29, r22
     57e:	c4 2f       	mov	r28, r20
	SPI_set_ss(0);
     580:	80 e0       	ldi	r24, 0x00	; 0
     582:	90 e0       	ldi	r25, 0x00	; 0
     584:	db d1       	rcall	.+950    	; 0x93c <SPI_set_ss>
	SPI_send(MCP_BITMOD);
     586:	85 e0       	ldi	r24, 0x05	; 5
     588:	d3 d1       	rcall	.+934    	; 0x930 <SPI_send>
	
	SPI_send(address);
     58a:	81 2f       	mov	r24, r17
     58c:	d1 d1       	rcall	.+930    	; 0x930 <SPI_send>
	SPI_send(mask);
     58e:	8d 2f       	mov	r24, r29
     590:	cf d1       	rcall	.+926    	; 0x930 <SPI_send>
	SPI_send(data);
     592:	8c 2f       	mov	r24, r28
     594:	cd d1       	rcall	.+922    	; 0x930 <SPI_send>
	
	SPI_set_ss(1);
     596:	81 e0       	ldi	r24, 0x01	; 1
     598:	90 e0       	ldi	r25, 0x00	; 0
     59a:	d0 d1       	rcall	.+928    	; 0x93c <SPI_set_ss>
     59c:	df 91       	pop	r29
}
     59e:	cf 91       	pop	r28
     5a0:	1f 91       	pop	r17
     5a2:	08 95       	ret

000005a4 <PID_init>:

void PID_init(){
		 //-------------INITIALIZE TIMER INPUT-----------------
		 
		 // Disable global interrupts
		 cli();
     5a4:	f8 94       	cli
		 
		 // enable timer overflow interrupt for Timer2 denne er 8 bit
		 TIMSK2=(1<<TOIE2);
     5a6:	81 e0       	ldi	r24, 0x01	; 1
     5a8:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__TEXT_REGION_LENGTH__+0x700070>
		 
		 // start timer2 with /1024 prescaler
		 
		 TCCR2B = (1<<CS20) | (1<<CS21) | (1<<CS22);
     5ac:	87 e0       	ldi	r24, 0x07	; 7
     5ae:	80 93 b1 00 	sts	0x00B1, r24	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7000b1>
		 
		 // Enable global interrupts
		 sei();
     5b2:	78 94       	sei
     5b4:	08 95       	ret

000005b6 <update_ref>:
		 
		 //---------------------------------------------------
}

int16_t update_ref(int16_t oppdatert_ref){
	ref=oppdatert_ref;
     5b6:	90 93 28 03 	sts	0x0328, r25	; 0x800328 <ref+0x1>
     5ba:	80 93 27 03 	sts	0x0327, r24	; 0x800327 <ref>
	return ref;
}
     5be:	08 95       	ret

000005c0 <PID_alg>:

void PID_alg(int16_t ref){
     5c0:	cf 92       	push	r12
     5c2:	df 92       	push	r13
     5c4:	ef 92       	push	r14
     5c6:	ff 92       	push	r15
     5c8:	cf 93       	push	r28
     5ca:	df 93       	push	r29
     5cc:	ec 01       	movw	r28, r24
double h=0.016;
//double Td= 0.02;
int16_t possisjon;

//beregning av possisjon gjør om 0-9200 til 0-255
possisjon = (motor_read_rotation(0)*-1);
     5ce:	80 e0       	ldi	r24, 0x00	; 0
     5d0:	da d0       	rcall	.+436    	; 0x786 <motor_read_rotation>
possisjon = possisjon * 0.027;
     5d2:	91 95       	neg	r25
     5d4:	81 95       	neg	r24
     5d6:	91 09       	sbc	r25, r1
     5d8:	bc 01       	movw	r22, r24
     5da:	99 0f       	add	r25, r25
     5dc:	88 0b       	sbc	r24, r24
     5de:	99 0b       	sbc	r25, r25
     5e0:	f7 d3       	rcall	.+2030   	; 0xdd0 <__floatsisf>
     5e2:	2b e1       	ldi	r18, 0x1B	; 27
     5e4:	3f e2       	ldi	r19, 0x2F	; 47
     5e6:	4d ed       	ldi	r20, 0xDD	; 221
     5e8:	5c e3       	ldi	r21, 0x3C	; 60

// beregner error
error = ref - possisjon;

// regulator algoritme (Regtekboka)
padrag = prev_padrag + kp*((1 + h/Ti)*error-prev_error);
     5ea:	a6 d4       	rcall	.+2380   	; 0xf38 <__mulsf3>
     5ec:	be d3       	rcall	.+1916   	; 0xd6a <__fixsfsi>
     5ee:	9e 01       	movw	r18, r28
     5f0:	26 1b       	sub	r18, r22
     5f2:	37 0b       	sbc	r19, r23
     5f4:	b9 01       	movw	r22, r18
     5f6:	07 2e       	mov	r0, r23
     5f8:	00 0c       	add	r0, r0
     5fa:	88 0b       	sbc	r24, r24
     5fc:	99 0b       	sbc	r25, r25
     5fe:	e8 d3       	rcall	.+2000   	; 0xdd0 <__floatsisf>
     600:	6b 01       	movw	r12, r22
     602:	7c 01       	movw	r14, r24
     604:	23 e9       	ldi	r18, 0x93	; 147
     606:	38 e1       	ldi	r19, 0x18	; 24
     608:	44 e8       	ldi	r20, 0x84	; 132
     60a:	5f e3       	ldi	r21, 0x3F	; 63
     60c:	95 d4       	rcall	.+2346   	; 0xf38 <__mulsf3>
     60e:	20 91 23 03 	lds	r18, 0x0323	; 0x800323 <prev_error>
     612:	30 91 24 03 	lds	r19, 0x0324	; 0x800324 <prev_error+0x1>
     616:	40 91 25 03 	lds	r20, 0x0325	; 0x800325 <prev_error+0x2>
     61a:	50 91 26 03 	lds	r21, 0x0326	; 0x800326 <prev_error+0x3>
     61e:	d4 d2       	rcall	.+1448   	; 0xbc8 <__subsf3>
     620:	20 e0       	ldi	r18, 0x00	; 0
     622:	30 e0       	ldi	r19, 0x00	; 0
     624:	40 ec       	ldi	r20, 0xC0	; 192
     626:	5f e3       	ldi	r21, 0x3F	; 63
     628:	87 d4       	rcall	.+2318   	; 0xf38 <__mulsf3>
     62a:	20 91 1f 03 	lds	r18, 0x031F	; 0x80031f <prev_padrag>
     62e:	30 91 20 03 	lds	r19, 0x0320	; 0x800320 <prev_padrag+0x1>
     632:	40 91 21 03 	lds	r20, 0x0321	; 0x800321 <prev_padrag+0x2>
     636:	50 91 22 03 	lds	r21, 0x0322	; 0x800322 <prev_padrag+0x3>
     63a:	c7 d2       	rcall	.+1422   	; 0xbca <__addsf3>
     63c:	96 d3       	rcall	.+1836   	; 0xd6a <__fixsfsi>
// prøve en PID
//padrag = prev_padrag + kp*((1 + h/Ti + Td/h)*error+(-1-((2*Td)/h) )*prev_error + (Td/h)*prev_prev_error);
//printf("Padrag: %d \r\n",padrag);

//legger limit på hastighet
if(padrag>terskel){
     63e:	c0 91 0a 02 	lds	r28, 0x020A	; 0x80020a <terskel>
     642:	d0 91 0b 02 	lds	r29, 0x020B	; 0x80020b <terskel+0x1>
     646:	c6 17       	cp	r28, r22
     648:	d7 07       	cpc	r29, r23
     64a:	4c f0       	brlt	.+18     	; 0x65e <PID_alg+0x9e>
	padrag = terskel;}
else if(padrag<-terskel){
     64c:	22 27       	eor	r18, r18
     64e:	33 27       	eor	r19, r19
     650:	2c 1b       	sub	r18, r28
     652:	3d 0b       	sbc	r19, r29
     654:	eb 01       	movw	r28, r22
     656:	62 17       	cp	r22, r18
     658:	73 07       	cpc	r23, r19
	padrag=-terskel;}	

//velger rettning
if(padrag<0){
     65a:	0c f4       	brge	.+2      	; 0x65e <PID_alg+0x9e>
     65c:	e9 01       	movw	r28, r18
	motor_set_direction(LEFT);}
     65e:	dd 23       	and	r29, r29
     660:	1c f4       	brge	.+6      	; 0x668 <PID_alg+0xa8>
     662:	80 e0       	ldi	r24, 0x00	; 0
     664:	7d d0       	rcall	.+250    	; 0x760 <motor_set_direction>
else{
	motor_set_direction(RIGHT);}
     666:	02 c0       	rjmp	.+4      	; 0x66c <PID_alg+0xac>
     668:	81 e0       	ldi	r24, 0x01	; 1
     66a:	7a d0       	rcall	.+244    	; 0x760 <motor_set_direction>
	
//oppdaterer variabler
prev_prev_error=prev_error;
prev_error=error;
     66c:	c0 92 23 03 	sts	0x0323, r12	; 0x800323 <prev_error>
     670:	d0 92 24 03 	sts	0x0324, r13	; 0x800324 <prev_error+0x1>
     674:	e0 92 25 03 	sts	0x0325, r14	; 0x800325 <prev_error+0x2>
     678:	f0 92 26 03 	sts	0x0326, r15	; 0x800326 <prev_error+0x3>
prev_padrag=padrag;
     67c:	be 01       	movw	r22, r28
     67e:	0d 2e       	mov	r0, r29
     680:	00 0c       	add	r0, r0
     682:	88 0b       	sbc	r24, r24
     684:	99 0b       	sbc	r25, r25
     686:	a4 d3       	rcall	.+1864   	; 0xdd0 <__floatsisf>
     688:	60 93 1f 03 	sts	0x031F, r22	; 0x80031f <prev_padrag>
     68c:	70 93 20 03 	sts	0x0320, r23	; 0x800320 <prev_padrag+0x1>
     690:	80 93 21 03 	sts	0x0321, r24	; 0x800321 <prev_padrag+0x2>
     694:	90 93 22 03 	sts	0x0322, r25	; 0x800322 <prev_padrag+0x3>

// setter ut padraget
padrag=abs(padrag);
motor_set_speed(padrag);
     698:	ce 01       	movw	r24, r28
     69a:	dd 23       	and	r29, r29
     69c:	24 f4       	brge	.+8      	; 0x6a6 <PID_alg+0xe6>
     69e:	88 27       	eor	r24, r24
     6a0:	99 27       	eor	r25, r25
     6a2:	8c 1b       	sub	r24, r28
     6a4:	9d 0b       	sbc	r25, r29
     6a6:	6d d0       	rcall	.+218    	; 0x782 <motor_set_speed>
}
     6a8:	df 91       	pop	r29
     6aa:	cf 91       	pop	r28
     6ac:	ff 90       	pop	r15
     6ae:	ef 90       	pop	r14
     6b0:	df 90       	pop	r13
     6b2:	cf 90       	pop	r12
     6b4:	08 95       	ret

000006b6 <__vector_15>:
int16_t prev_ref_update;
int16_t terskel = 150;



ISR(TIMER2_OVF_vect){
     6b6:	1f 92       	push	r1
     6b8:	0f 92       	push	r0
     6ba:	0f b6       	in	r0, 0x3f	; 63
     6bc:	0f 92       	push	r0
     6be:	11 24       	eor	r1, r1
     6c0:	0b b6       	in	r0, 0x3b	; 59
     6c2:	0f 92       	push	r0
     6c4:	2f 93       	push	r18
     6c6:	3f 93       	push	r19
     6c8:	4f 93       	push	r20
     6ca:	5f 93       	push	r21
     6cc:	6f 93       	push	r22
     6ce:	7f 93       	push	r23
     6d0:	8f 93       	push	r24
     6d2:	9f 93       	push	r25
     6d4:	af 93       	push	r26
     6d6:	bf 93       	push	r27
     6d8:	ef 93       	push	r30
     6da:	ff 93       	push	r31
	PID_alg(ref);
     6dc:	80 91 27 03 	lds	r24, 0x0327	; 0x800327 <ref>
     6e0:	90 91 28 03 	lds	r25, 0x0328	; 0x800328 <ref+0x1>
     6e4:	6d df       	rcall	.-294    	; 0x5c0 <PID_alg>
}
     6e6:	ff 91       	pop	r31
     6e8:	ef 91       	pop	r30
     6ea:	bf 91       	pop	r27
     6ec:	af 91       	pop	r26
     6ee:	9f 91       	pop	r25
     6f0:	8f 91       	pop	r24
     6f2:	7f 91       	pop	r23
     6f4:	6f 91       	pop	r22
     6f6:	5f 91       	pop	r21
     6f8:	4f 91       	pop	r20
     6fa:	3f 91       	pop	r19
     6fc:	2f 91       	pop	r18
     6fe:	0f 90       	pop	r0
     700:	0b be       	out	0x3b, r0	; 59
     702:	0f 90       	pop	r0
     704:	0f be       	out	0x3f, r0	; 63
     706:	0f 90       	pop	r0
     708:	1f 90       	pop	r1
     70a:	18 95       	reti

0000070c <PID_diff>:
padrag=abs(padrag);
motor_set_speed(padrag);
}

void PID_diff(vanskelighetsgrad_t vanskelighetsgrad){
	switch (vanskelighetsgrad){
     70c:	81 30       	cpi	r24, 0x01	; 1
     70e:	59 f0       	breq	.+22     	; 0x726 <PID_diff+0x1a>
     710:	18 f0       	brcs	.+6      	; 0x718 <PID_diff+0xc>
     712:	82 30       	cpi	r24, 0x02	; 2
     714:	79 f0       	breq	.+30     	; 0x734 <PID_diff+0x28>
     716:	08 95       	ret
		case EASY:
				terskel=150;
     718:	86 e9       	ldi	r24, 0x96	; 150
     71a:	90 e0       	ldi	r25, 0x00	; 0
     71c:	90 93 0b 02 	sts	0x020B, r25	; 0x80020b <terskel+0x1>
     720:	80 93 0a 02 	sts	0x020A, r24	; 0x80020a <terskel>
				break;
     724:	08 95       	ret
		case MEDIUM:
				terskel=200;
     726:	88 ec       	ldi	r24, 0xC8	; 200
     728:	90 e0       	ldi	r25, 0x00	; 0
     72a:	90 93 0b 02 	sts	0x020B, r25	; 0x80020b <terskel+0x1>
     72e:	80 93 0a 02 	sts	0x020A, r24	; 0x80020a <terskel>
				break;
     732:	08 95       	ret
		case HARD:
				terskel=255;
     734:	8f ef       	ldi	r24, 0xFF	; 255
     736:	90 e0       	ldi	r25, 0x00	; 0
     738:	90 93 0b 02 	sts	0x020B, r25	; 0x80020b <terskel+0x1>
     73c:	80 93 0a 02 	sts	0x020A, r24	; 0x80020a <terskel>
     740:	08 95       	ret

00000742 <motor_reset_encoder>:
// 	
	motor_calibrate();
}

void motor_reset_encoder() {
	clear_bit(PORTH, PH6);
     742:	e2 e0       	ldi	r30, 0x02	; 2
     744:	f1 e0       	ldi	r31, 0x01	; 1
     746:	80 81       	ld	r24, Z
     748:	8f 7b       	andi	r24, 0xBF	; 191
     74a:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     74c:	8f e1       	ldi	r24, 0x1F	; 31
     74e:	93 e0       	ldi	r25, 0x03	; 3
     750:	01 97       	sbiw	r24, 0x01	; 1
     752:	f1 f7       	brne	.-4      	; 0x750 <motor_reset_encoder+0xe>
     754:	00 c0       	rjmp	.+0      	; 0x756 <motor_reset_encoder+0x14>
     756:	00 00       	nop
	_delay_us(200);
	set_bit(PORTH, PH6);
     758:	80 81       	ld	r24, Z
     75a:	80 64       	ori	r24, 0x40	; 64
     75c:	80 83       	st	Z, r24
     75e:	08 95       	ret

00000760 <motor_set_direction>:
}


void motor_set_direction(motor_direction_t direction){
	switch (direction){
     760:	88 23       	and	r24, r24
     762:	19 f0       	breq	.+6      	; 0x76a <motor_set_direction+0xa>
     764:	81 30       	cpi	r24, 0x01	; 1
     766:	39 f0       	breq	.+14     	; 0x776 <motor_set_direction+0x16>
     768:	08 95       	ret
		case(LEFT):
			clear_bit(PORTH, PH1);
     76a:	e2 e0       	ldi	r30, 0x02	; 2
     76c:	f1 e0       	ldi	r31, 0x01	; 1
     76e:	80 81       	ld	r24, Z
     770:	8d 7f       	andi	r24, 0xFD	; 253
     772:	80 83       	st	Z, r24
			break;
     774:	08 95       	ret
		case(RIGHT):
			set_bit(PORTH, PH1);
     776:	e2 e0       	ldi	r30, 0x02	; 2
     778:	f1 e0       	ldi	r31, 0x01	; 1
     77a:	80 81       	ld	r24, Z
     77c:	82 60       	ori	r24, 0x02	; 2
     77e:	80 83       	st	Z, r24
     780:	08 95       	ret

00000782 <motor_set_speed>:
			break;
	}
}

void motor_set_speed(uint8_t speed){
	DAC_send(speed);
     782:	b6 cd       	rjmp	.-1172   	; 0x2f0 <DAC_send>
     784:	08 95       	ret

00000786 <motor_read_rotation>:
}

int16_t motor_read_rotation(uint8_t reset_flag){
     786:	cf 93       	push	r28
     788:	df 93       	push	r29
	 |	    clear/set SEL opposite of datasheet        |
	 |  We don't know why, perhaps faulty motor box?   |
	 *-------------------------------------------------*/
	
	//Set !OE low to enable output of encoder
	clear_bit(PORTH, PH5);
     78a:	e2 e0       	ldi	r30, 0x02	; 2
     78c:	f1 e0       	ldi	r31, 0x01	; 1
     78e:	90 81       	ld	r25, Z
     790:	9f 7d       	andi	r25, 0xDF	; 223
     792:	90 83       	st	Z, r25
	
	//Set SEL high to get low byte
	set_bit(PORTH, PH3);
     794:	90 81       	ld	r25, Z
     796:	98 60       	ori	r25, 0x08	; 8
     798:	90 83       	st	Z, r25
     79a:	af ee       	ldi	r26, 0xEF	; 239
     79c:	b0 e0       	ldi	r27, 0x00	; 0
     79e:	11 97       	sbiw	r26, 0x01	; 1
     7a0:	f1 f7       	brne	.-4      	; 0x79e <motor_read_rotation+0x18>
     7a2:	00 c0       	rjmp	.+0      	; 0x7a4 <motor_read_rotation+0x1e>
     7a4:	00 00       	nop
	
	//Wait about 20 microseconds
	_delay_us(60);
	
	//Read LSB
	uint8_t low = PINK;
     7a6:	a6 e0       	ldi	r26, 0x06	; 6
     7a8:	b1 e0       	ldi	r27, 0x01	; 1
     7aa:	cc 91       	ld	r28, X
	
	//Set SEL low to get high byte
	clear_bit(PORTH, PH3);
     7ac:	90 81       	ld	r25, Z
     7ae:	97 7f       	andi	r25, 0xF7	; 247
     7b0:	90 83       	st	Z, r25
     7b2:	ef ee       	ldi	r30, 0xEF	; 239
     7b4:	f0 e0       	ldi	r31, 0x00	; 0
     7b6:	31 97       	sbiw	r30, 0x01	; 1
     7b8:	f1 f7       	brne	.-4      	; 0x7b6 <motor_read_rotation+0x30>
     7ba:	00 c0       	rjmp	.+0      	; 0x7bc <motor_read_rotation+0x36>
     7bc:	00 00       	nop
	
	//Wait about 20 microseconds
	_delay_us(60);
	
	//Read MSB
	uint8_t high = PINK;
     7be:	dc 91       	ld	r29, X
	if (reset_flag) {
     7c0:	81 11       	cpse	r24, r1
 		//Toggle !RST to reset encoder
		motor_reset_encoder();
     7c2:	bf df       	rcall	.-130    	; 0x742 <motor_reset_encoder>
	}
	//Set !OE high to disable output of encoder
	set_bit(PORTH, PH5);
     7c4:	e2 e0       	ldi	r30, 0x02	; 2
     7c6:	f1 e0       	ldi	r31, 0x01	; 1
     7c8:	80 81       	ld	r24, Z
     7ca:	80 62       	ori	r24, 0x20	; 32
     7cc:	80 83       	st	Z, r24
	
	int16_t rot = (int16_t) ( (high << 8) | low);
	
	return rot;
     7ce:	8c 2f       	mov	r24, r28
     7d0:	90 e0       	ldi	r25, 0x00	; 0
}
     7d2:	9d 2b       	or	r25, r29
     7d4:	df 91       	pop	r29
     7d6:	cf 91       	pop	r28
     7d8:	08 95       	ret

000007da <motor_calibrate>:

void motor_calibrate() {
     7da:	cf 93       	push	r28
     7dc:	df 93       	push	r29
	motor_set_direction(LEFT);
     7de:	80 e0       	ldi	r24, 0x00	; 0
     7e0:	bf df       	rcall	.-130    	; 0x760 <motor_set_direction>
			break;
	}
}

void motor_set_speed(uint8_t speed){
	DAC_send(speed);
     7e2:	84 e6       	ldi	r24, 0x64	; 100
     7e4:	85 dd       	rcall	.-1270   	; 0x2f0 <DAC_send>
}

void motor_calibrate() {
	motor_set_direction(LEFT);
	motor_set_speed(100);
	int16_t cur_rot = motor_read_rotation(0);
     7e6:	80 e0       	ldi	r24, 0x00	; 0
     7e8:	ce df       	rcall	.-100    	; 0x786 <motor_read_rotation>
     7ea:	ec 01       	movw	r28, r24
     7ec:	01 c0       	rjmp	.+2      	; 0x7f0 <motor_calibrate+0x16>
     7ee:	ec 01       	movw	r28, r24
	// tester encodern for å se om den fungerer som angitt
	int16_t prev_rot = cur_rot+200;
	while(prev_rot != cur_rot) {
		prev_rot = cur_rot;
		_delay_ms(100);
		cur_rot = motor_read_rotation(0);
     7f0:	2f ef       	ldi	r18, 0xFF	; 255
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     7f2:	81 ee       	ldi	r24, 0xE1	; 225
     7f4:	94 e0       	ldi	r25, 0x04	; 4
     7f6:	21 50       	subi	r18, 0x01	; 1
     7f8:	80 40       	sbci	r24, 0x00	; 0
     7fa:	90 40       	sbci	r25, 0x00	; 0
     7fc:	e1 f7       	brne	.-8      	; 0x7f6 <motor_calibrate+0x1c>
     7fe:	00 c0       	rjmp	.+0      	; 0x800 <motor_calibrate+0x26>
     800:	00 00       	nop
     802:	80 e0       	ldi	r24, 0x00	; 0
     804:	c0 df       	rcall	.-128    	; 0x786 <motor_read_rotation>
	motor_set_speed(100);
	int16_t cur_rot = motor_read_rotation(0);
	
	// tester encodern for å se om den fungerer som angitt
	int16_t prev_rot = cur_rot+200;
	while(prev_rot != cur_rot) {
     806:	8c 17       	cp	r24, r28
     808:	9d 07       	cpc	r25, r29
		prev_rot = cur_rot;
		_delay_ms(100);
		cur_rot = motor_read_rotation(0);
	}
	motor_reset_encoder();
     80a:	89 f7       	brne	.-30     	; 0x7ee <motor_calibrate+0x14>
     80c:	9a df       	rcall	.-204    	; 0x742 <motor_reset_encoder>
			break;
	}
}

void motor_set_speed(uint8_t speed){
	DAC_send(speed);
     80e:	80 e0       	ldi	r24, 0x00	; 0
     810:	6f dd       	rcall	.-1314   	; 0x2f0 <DAC_send>
     812:	df 91       	pop	r29
		_delay_ms(100);
		cur_rot = motor_read_rotation(0);
	}
	motor_reset_encoder();
	motor_set_speed(0);
}
     814:	cf 91       	pop	r28
     816:	08 95       	ret

00000818 <motor_init>:
     818:	e1 e0       	ldi	r30, 0x01	; 1
#include "DAC_driver.h"

void motor_init(){
	
	// Enable motor
	set_bit(DDRH, PH4);
     81a:	f1 e0       	ldi	r31, 0x01	; 1
     81c:	80 81       	ld	r24, Z
     81e:	80 61       	ori	r24, 0x10	; 16
     820:	80 83       	st	Z, r24
	set_bit(PORTH, PH4);
     822:	a2 e0       	ldi	r26, 0x02	; 2
     824:	b1 e0       	ldi	r27, 0x01	; 1
     826:	8c 91       	ld	r24, X
     828:	80 61       	ori	r24, 0x10	; 16
     82a:	8c 93       	st	X, r24
	
	// Set direction pin to output
	set_bit(DDRH, PH1);
     82c:	80 81       	ld	r24, Z
     82e:	82 60       	ori	r24, 0x02	; 2
     830:	80 83       	st	Z, r24
	
	//--------------------Set encoder pins to output and input mode----------------------
	
	// Output Enable pin (active low): !OE
	set_bit(DDRH, PH5);
     832:	80 81       	ld	r24, Z
     834:	80 62       	ori	r24, 0x20	; 32
     836:	80 83       	st	Z, r24
	
	//Selection pin: SEL
	set_bit(DDRH, PH3);
     838:	80 81       	ld	r24, Z
     83a:	88 60       	ori	r24, 0x08	; 8
     83c:	80 83       	st	Z, r24
	
	// Set Reset pin: RST
	set_bit(DDRH, PH6);
     83e:	80 81       	ld	r24, Z
     840:	80 64       	ori	r24, 0x40	; 64
     842:	80 83       	st	Z, r24
	// Reset encoder
	motor_reset_encoder();
     844:	7e df       	rcall	.-260    	; 0x742 <motor_reset_encoder>
// 	clear_bit(DDRK, PK4);
// 	clear_bit(DDRK, PK5);
// 	clear_bit(DDRK, PK6);
// 	clear_bit(DDRK, PK7);
// 	
	motor_calibrate();
     846:	c9 cf       	rjmp	.-110    	; 0x7da <motor_calibrate>
     848:	08 95       	ret

0000084a <servo_init>:
#include <stdint.h>
#include <stdio.h>
#include "TIMER.h"


void servo_init(unsigned long clock_speed){
     84a:	9b 01       	movw	r18, r22
     84c:	ac 01       	movw	r20, r24
		float period_sec = 0.02;
		PWM_init(period_sec, clock_speed);
     84e:	6a e0       	ldi	r22, 0x0A	; 10
     850:	77 ed       	ldi	r23, 0xD7	; 215
     852:	83 ea       	ldi	r24, 0xA3	; 163
     854:	9c e3       	ldi	r25, 0x3C	; 60
     856:	9f d0       	rcall	.+318    	; 0x996 <PWM_init>
		PWM_pulse(0.0015);
     858:	66 ea       	ldi	r22, 0xA6	; 166
     85a:	7b e9       	ldi	r23, 0x9B	; 155
     85c:	84 ec       	ldi	r24, 0xC4	; 196
     85e:	9a e3       	ldi	r25, 0x3A	; 58
     860:	b8 c0       	rjmp	.+368    	; 0x9d2 <PWM_pulse>
     862:	08 95       	ret

00000864 <set_servo>:
}

void set_servo(int servo_rettning){
     864:	cf 92       	push	r12
     866:	df 92       	push	r13
     868:	ef 92       	push	r14
     86a:	ff 92       	push	r15
		float min_pw = 0.0009;
		float max_pw = 0.0021;
		
		float dir = (float)servo_rettning;
		
		float servo_pw = dir/200000+0.0015;
     86c:	bc 01       	movw	r22, r24
     86e:	99 0f       	add	r25, r25
     870:	88 0b       	sbc	r24, r24
     872:	99 0b       	sbc	r25, r25
     874:	ad d2       	rcall	.+1370   	; 0xdd0 <__floatsisf>
     876:	20 e0       	ldi	r18, 0x00	; 0
     878:	30 e5       	ldi	r19, 0x50	; 80
     87a:	43 e4       	ldi	r20, 0x43	; 67
     87c:	58 e4       	ldi	r21, 0x48	; 72
     87e:	0d d2       	rcall	.+1050   	; 0xc9a <__divsf3>
     880:	26 ea       	ldi	r18, 0xA6	; 166
     882:	3b e9       	ldi	r19, 0x9B	; 155
     884:	44 ec       	ldi	r20, 0xC4	; 196
     886:	5a e3       	ldi	r21, 0x3A	; 58
     888:	a0 d1       	rcall	.+832    	; 0xbca <__addsf3>
     88a:	6b 01       	movw	r12, r22
     88c:	7c 01       	movw	r14, r24
		
		if (servo_pw < min_pw) {
     88e:	2a ef       	ldi	r18, 0xFA	; 250
     890:	3d ee       	ldi	r19, 0xED	; 237
     892:	4b e6       	ldi	r20, 0x6B	; 107
     894:	5a e3       	ldi	r21, 0x3A	; 58
     896:	fd d1       	rcall	.+1018   	; 0xc92 <__cmpsf2>
     898:	88 23       	and	r24, r24
     89a:	a4 f0       	brlt	.+40     	; 0x8c4 <set_servo+0x60>
			servo_pw = min_pw;
		}
		if (servo_pw > max_pw) {
     89c:	27 e2       	ldi	r18, 0x27	; 39
     89e:	30 ea       	ldi	r19, 0xA0	; 160
     8a0:	49 e0       	ldi	r20, 0x09	; 9
     8a2:	5b e3       	ldi	r21, 0x3B	; 59
     8a4:	c7 01       	movw	r24, r14
     8a6:	b6 01       	movw	r22, r12
     8a8:	43 d3       	rcall	.+1670   	; 0xf30 <__gesf2>
     8aa:	18 16       	cp	r1, r24
     8ac:	ac f4       	brge	.+42     	; 0x8d8 <set_servo+0x74>
			servo_pw = max_pw;
     8ae:	0f 2e       	mov	r0, r31
     8b0:	f7 e2       	ldi	r31, 0x27	; 39
     8b2:	cf 2e       	mov	r12, r31
     8b4:	f0 ea       	ldi	r31, 0xA0	; 160
     8b6:	df 2e       	mov	r13, r31
     8b8:	f9 e0       	ldi	r31, 0x09	; 9
     8ba:	ef 2e       	mov	r14, r31
     8bc:	fb e3       	ldi	r31, 0x3B	; 59
     8be:	ff 2e       	mov	r15, r31
     8c0:	f0 2d       	mov	r31, r0
     8c2:	0a c0       	rjmp	.+20     	; 0x8d8 <set_servo+0x74>
		float dir = (float)servo_rettning;
		
		float servo_pw = dir/200000+0.0015;
		
		if (servo_pw < min_pw) {
			servo_pw = min_pw;
     8c4:	0f 2e       	mov	r0, r31
     8c6:	fa ef       	ldi	r31, 0xFA	; 250
     8c8:	cf 2e       	mov	r12, r31
     8ca:	fd ee       	ldi	r31, 0xED	; 237
     8cc:	df 2e       	mov	r13, r31
     8ce:	fb e6       	ldi	r31, 0x6B	; 107
     8d0:	ef 2e       	mov	r14, r31
     8d2:	fa e3       	ldi	r31, 0x3A	; 58
     8d4:	ff 2e       	mov	r15, r31
		}
		if (servo_pw > max_pw) {
			servo_pw = max_pw;
		}
		
		PWM_pulse(servo_pw);
     8d6:	f0 2d       	mov	r31, r0
     8d8:	c7 01       	movw	r24, r14
     8da:	b6 01       	movw	r22, r12
     8dc:	7a d0       	rcall	.+244    	; 0x9d2 <PWM_pulse>
	
}
     8de:	ff 90       	pop	r15
     8e0:	ef 90       	pop	r14
     8e2:	df 90       	pop	r13
     8e4:	cf 90       	pop	r12
     8e6:	08 95       	ret

000008e8 <sol_init>:

int8_t prev_shoot = 1;

void sol_init(){
		// Set pin 12 to output
		set_bit(DDRB, PB6);
     8e8:	26 9a       	sbi	0x04, 6	; 4
		set_bit(PORTB, PB6);
     8ea:	2e 9a       	sbi	0x05, 6	; 5
     8ec:	08 95       	ret

000008ee <sol_shoot>:
}

void sol_shoot(int8_t shoot){
	if(shoot==0){
     8ee:	81 11       	cpse	r24, r1
     8f0:	0f c0       	rjmp	.+30     	; 0x910 <sol_shoot+0x22>
		if(shoot!=prev_shoot){
     8f2:	90 91 0c 02 	lds	r25, 0x020C	; 0x80020c <prev_shoot>
     8f6:	99 23       	and	r25, r25
     8f8:	59 f0       	breq	.+22     	; 0x910 <sol_shoot+0x22>
			clear_bit(PORTB,PB6);
     8fa:	2e 98       	cbi	0x05, 6	; 5
     8fc:	2f ef       	ldi	r18, 0xFF	; 255
     8fe:	39 ef       	ldi	r19, 0xF9	; 249
     900:	90 e0       	ldi	r25, 0x00	; 0
     902:	21 50       	subi	r18, 0x01	; 1
     904:	30 40       	sbci	r19, 0x00	; 0
     906:	90 40       	sbci	r25, 0x00	; 0
     908:	e1 f7       	brne	.-8      	; 0x902 <sol_shoot+0x14>
     90a:	00 c0       	rjmp	.+0      	; 0x90c <sol_shoot+0x1e>
     90c:	00 00       	nop
			_delay_ms(20);
			set_bit(PORTB,PB6);
     90e:	2e 9a       	sbi	0x05, 6	; 5
		}
	}
	prev_shoot=shoot;
     910:	80 93 0c 02 	sts	0x020C, r24	; 0x80020c <prev_shoot>
     914:	08 95       	ret

00000916 <SPI_init>:
	
	//Wait for data to be received
	while(!(SPSR & (1<<SPIF)));
	
	return SPDR;
}
     916:	84 b1       	in	r24, 0x04	; 4
     918:	87 68       	ori	r24, 0x87	; 135
     91a:	84 b9       	out	0x04, r24	; 4
     91c:	23 98       	cbi	0x04, 3	; 4
     91e:	8a ef       	ldi	r24, 0xFA	; 250
     920:	92 e0       	ldi	r25, 0x02	; 2
     922:	d2 d3       	rcall	.+1956   	; 0x10c8 <puts>
     924:	81 e5       	ldi	r24, 0x51	; 81
     926:	8c bd       	out	0x2c, r24	; 44
     928:	86 e0       	ldi	r24, 0x06	; 6
     92a:	93 e0       	ldi	r25, 0x03	; 3
     92c:	cd c3       	rjmp	.+1946   	; 0x10c8 <puts>
     92e:	08 95       	ret

00000930 <SPI_send>:
     930:	8e bd       	out	0x2e, r24	; 46
     932:	0d b4       	in	r0, 0x2d	; 45
     934:	07 fe       	sbrs	r0, 7
     936:	fd cf       	rjmp	.-6      	; 0x932 <SPI_send+0x2>
     938:	8e b5       	in	r24, 0x2e	; 46
     93a:	08 95       	ret

0000093c <SPI_set_ss>:


void SPI_set_ss( int select )
{
	//for ATmega 162 set chip-select
	if (select == 1){
     93c:	81 30       	cpi	r24, 0x01	; 1
     93e:	91 05       	cpc	r25, r1
     940:	11 f4       	brne	.+4      	; 0x946 <SPI_set_ss+0xa>
		set_bit(PORTB, SPI_SS);
     942:	2f 9a       	sbi	0x05, 7	; 5
     944:	08 95       	ret
	}
	else if (select == 0){
     946:	89 2b       	or	r24, r25
     948:	09 f4       	brne	.+2      	; 0x94c <SPI_set_ss+0x10>
		clear_bit(PORTB, SPI_SS);
     94a:	2f 98       	cbi	0x05, 7	; 5
     94c:	08 95       	ret

0000094e <PWM_set_periode>:
	 DDRB |=(1<<PB5);
	 
	 
}

void PWM_set_periode(float sec){
     94e:	cf 92       	push	r12
     950:	df 92       	push	r13
     952:	ef 92       	push	r14
     954:	ff 92       	push	r15
     956:	6b 01       	movw	r12, r22
     958:	7c 01       	movw	r14, r24
		// Bestemmer at vi skal sette periodetid uten prescaler. table 17-6
		TCCR1B |= (1<<CS12) |(0<<CS11) | (0<<CS10);
     95a:	e1 e8       	ldi	r30, 0x81	; 129
     95c:	f0 e0       	ldi	r31, 0x00	; 0
     95e:	80 81       	ld	r24, Z
     960:	84 60       	ori	r24, 0x04	; 4
     962:	80 83       	st	Z, r24
		
		// Set period to 20 ms (prescaler 256)
		uint16_t period = pwm_timer_freq*sec - 0.5;
     964:	60 91 29 03 	lds	r22, 0x0329	; 0x800329 <pwm_timer_freq>
     968:	70 91 2a 03 	lds	r23, 0x032A	; 0x80032a <pwm_timer_freq+0x1>
     96c:	80 e0       	ldi	r24, 0x00	; 0
     96e:	90 e0       	ldi	r25, 0x00	; 0
     970:	2d d2       	rcall	.+1114   	; 0xdcc <__floatunsisf>
     972:	a7 01       	movw	r20, r14
     974:	96 01       	movw	r18, r12
     976:	e0 d2       	rcall	.+1472   	; 0xf38 <__mulsf3>
     978:	20 e0       	ldi	r18, 0x00	; 0
     97a:	30 e0       	ldi	r19, 0x00	; 0
     97c:	40 e0       	ldi	r20, 0x00	; 0
     97e:	5f e3       	ldi	r21, 0x3F	; 63
     980:	23 d1       	rcall	.+582    	; 0xbc8 <__subsf3>
     982:	f8 d1       	rcall	.+1008   	; 0xd74 <__fixunssfsi>
		ICR1 = period;
     984:	70 93 87 00 	sts	0x0087, r23	; 0x800087 <__TEXT_REGION_LENGTH__+0x700087>
     988:	60 93 86 00 	sts	0x0086, r22	; 0x800086 <__TEXT_REGION_LENGTH__+0x700086>
	
}
     98c:	ff 90       	pop	r15
     98e:	ef 90       	pop	r14
     990:	df 90       	pop	r13
     992:	cf 90       	pop	r12
     994:	08 95       	ret

00000996 <PWM_init>:
uint16_t pulse;




void PWM_init(float periode_sek, unsigned long klokkefrekvens){
     996:	0f 93       	push	r16
     998:	1f 93       	push	r17
     99a:	cf 93       	push	r28
	
	uint16_t prescaler = 256;
	
	// Hva gjøre egentlig disse? Table 17-2 mode 4
	// Disse må velges for å sette fast pwm
	 TCCR1A |= (1<<WGM11) | (0<<WGM10);
     99c:	e0 e8       	ldi	r30, 0x80	; 128
     99e:	f0 e0       	ldi	r31, 0x00	; 0
     9a0:	a0 81       	ld	r26, Z
     9a2:	a2 60       	ori	r26, 0x02	; 2
     9a4:	a0 83       	st	Z, r26
	 TCCR1B |= (1<<WGM12) | (1<<WGM13);
     9a6:	a1 e8       	ldi	r26, 0x81	; 129
     9a8:	b0 e0       	ldi	r27, 0x00	; 0
     9aa:	cc 91       	ld	r28, X
     9ac:	c8 61       	ori	r28, 0x18	; 24
     9ae:	cc 93       	st	X, r28
	 
	 // ok what now?
	 TCCR1A |= (1<<COM1A1) | (0<<COM1A0);
     9b0:	a0 81       	ld	r26, Z
     9b2:	a0 68       	ori	r26, 0x80	; 128
     9b4:	a0 83       	st	Z, r26
	 
	 pwm_timer_freq=(uint32_t)klokkefrekvens/prescaler;
     9b6:	03 2f       	mov	r16, r19
     9b8:	14 2f       	mov	r17, r20
     9ba:	25 2f       	mov	r18, r21
     9bc:	33 27       	eor	r19, r19
     9be:	10 93 2a 03 	sts	0x032A, r17	; 0x80032a <pwm_timer_freq+0x1>
     9c2:	00 93 29 03 	sts	0x0329, r16	; 0x800329 <pwm_timer_freq>
	 PWM_set_periode(periode_sek);
     9c6:	c3 df       	rcall	.-122    	; 0x94e <PWM_set_periode>
	 
	 DDRB |=(1<<PB5);
     9c8:	25 9a       	sbi	0x04, 5	; 4
	 
	 
}
     9ca:	cf 91       	pop	r28
     9cc:	1f 91       	pop	r17
     9ce:	0f 91       	pop	r16
     9d0:	08 95       	ret

000009d2 <PWM_pulse>:
		uint16_t period = pwm_timer_freq*sec - 0.5;
		ICR1 = period;
	
}

void PWM_pulse(float sec){
     9d2:	cf 92       	push	r12
     9d4:	df 92       	push	r13
     9d6:	ef 92       	push	r14
     9d8:	ff 92       	push	r15
     9da:	6b 01       	movw	r12, r22
     9dc:	7c 01       	movw	r14, r24
	
		pulse = pwm_timer_freq*sec - 0.5;
     9de:	60 91 29 03 	lds	r22, 0x0329	; 0x800329 <pwm_timer_freq>
     9e2:	70 91 2a 03 	lds	r23, 0x032A	; 0x80032a <pwm_timer_freq+0x1>
     9e6:	80 e0       	ldi	r24, 0x00	; 0
     9e8:	90 e0       	ldi	r25, 0x00	; 0
     9ea:	f0 d1       	rcall	.+992    	; 0xdcc <__floatunsisf>
     9ec:	a7 01       	movw	r20, r14
     9ee:	96 01       	movw	r18, r12
     9f0:	a3 d2       	rcall	.+1350   	; 0xf38 <__mulsf3>
     9f2:	20 e0       	ldi	r18, 0x00	; 0
     9f4:	30 e0       	ldi	r19, 0x00	; 0
     9f6:	40 e0       	ldi	r20, 0x00	; 0
     9f8:	5f e3       	ldi	r21, 0x3F	; 63
     9fa:	e6 d0       	rcall	.+460    	; 0xbc8 <__subsf3>
     9fc:	bb d1       	rcall	.+886    	; 0xd74 <__fixunssfsi>
     9fe:	70 93 56 03 	sts	0x0356, r23	; 0x800356 <pulse+0x1>
     a02:	60 93 55 03 	sts	0x0355, r22	; 0x800355 <pulse>
		OCR1A = pulse;
     a06:	70 93 89 00 	sts	0x0089, r23	; 0x800089 <__TEXT_REGION_LENGTH__+0x700089>
     a0a:	60 93 88 00 	sts	0x0088, r22	; 0x800088 <__TEXT_REGION_LENGTH__+0x700088>
     a0e:	ff 90       	pop	r15
     a10:	ef 90       	pop	r14
     a12:	df 90       	pop	r13
     a14:	cf 90       	pop	r12
     a16:	08 95       	ret

00000a18 <TWI_Master_Initialise>:
		{
			msg[ i ] = TWI_buf[ i ];
		}
	}
	return( TWI_statusReg.lastTransOK );
}
     a18:	8c e0       	ldi	r24, 0x0C	; 12
     a1a:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7000b8>
     a1e:	8f ef       	ldi	r24, 0xFF	; 255
     a20:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     a24:	84 e0       	ldi	r24, 0x04	; 4
     a26:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     a2a:	08 95       	ret

00000a2c <TWI_Start_Transceiver_With_Data>:
     a2c:	dc 01       	movw	r26, r24
     a2e:	ec eb       	ldi	r30, 0xBC	; 188
     a30:	f0 e0       	ldi	r31, 0x00	; 0
     a32:	90 81       	ld	r25, Z
     a34:	90 fd       	sbrc	r25, 0
     a36:	fd cf       	rjmp	.-6      	; 0xa32 <TWI_Start_Transceiver_With_Data+0x6>
     a38:	60 93 2d 03 	sts	0x032D, r22	; 0x80032d <TWI_msgSize>
     a3c:	8c 91       	ld	r24, X
     a3e:	80 93 2e 03 	sts	0x032E, r24	; 0x80032e <TWI_buf>
     a42:	80 fd       	sbrc	r24, 0
     a44:	0c c0       	rjmp	.+24     	; 0xa5e <TWI_Start_Transceiver_With_Data+0x32>
     a46:	62 30       	cpi	r22, 0x02	; 2
     a48:	50 f0       	brcs	.+20     	; 0xa5e <TWI_Start_Transceiver_With_Data+0x32>
     a4a:	fd 01       	movw	r30, r26
     a4c:	31 96       	adiw	r30, 0x01	; 1
     a4e:	af e2       	ldi	r26, 0x2F	; 47
     a50:	b3 e0       	ldi	r27, 0x03	; 3
     a52:	81 e0       	ldi	r24, 0x01	; 1
     a54:	91 91       	ld	r25, Z+
     a56:	9d 93       	st	X+, r25
     a58:	8f 5f       	subi	r24, 0xFF	; 255
     a5a:	68 13       	cpse	r22, r24
     a5c:	fb cf       	rjmp	.-10     	; 0xa54 <TWI_Start_Transceiver_With_Data+0x28>
     a5e:	10 92 2c 03 	sts	0x032C, r1	; 0x80032c <TWI_statusReg>
     a62:	88 ef       	ldi	r24, 0xF8	; 248
     a64:	80 93 0d 02 	sts	0x020D, r24	; 0x80020d <TWI_state>
     a68:	85 ea       	ldi	r24, 0xA5	; 165
     a6a:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     a6e:	08 95       	ret

00000a70 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     a70:	1f 92       	push	r1
     a72:	0f 92       	push	r0
     a74:	0f b6       	in	r0, 0x3f	; 63
     a76:	0f 92       	push	r0
     a78:	11 24       	eor	r1, r1
     a7a:	0b b6       	in	r0, 0x3b	; 59
     a7c:	0f 92       	push	r0
     a7e:	2f 93       	push	r18
     a80:	3f 93       	push	r19
     a82:	8f 93       	push	r24
     a84:	9f 93       	push	r25
     a86:	af 93       	push	r26
     a88:	bf 93       	push	r27
     a8a:	ef 93       	push	r30
     a8c:	ff 93       	push	r31
	static unsigned char TWI_bufPtr;
	
	switch (TWSR)
     a8e:	e0 91 b9 00 	lds	r30, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
     a92:	8e 2f       	mov	r24, r30
     a94:	90 e0       	ldi	r25, 0x00	; 0
     a96:	fc 01       	movw	r30, r24
     a98:	38 97       	sbiw	r30, 0x08	; 8
     a9a:	e1 35       	cpi	r30, 0x51	; 81
     a9c:	f1 05       	cpc	r31, r1
     a9e:	08 f0       	brcs	.+2      	; 0xaa2 <__vector_39+0x32>
     aa0:	57 c0       	rjmp	.+174    	; 0xb50 <__vector_39+0xe0>
     aa2:	88 27       	eor	r24, r24
     aa4:	ee 58       	subi	r30, 0x8E	; 142
     aa6:	ff 4f       	sbci	r31, 0xFF	; 255
     aa8:	8f 4f       	sbci	r24, 0xFF	; 255
     aaa:	a9 c2       	rjmp	.+1362   	; 0xffe <__tablejump2__>
	{
		case TWI_START:             // START has been transmitted
		case TWI_REP_START:         // Repeated START has been transmitted
		TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     aac:	10 92 2b 03 	sts	0x032B, r1	; 0x80032b <TWI_bufPtr.1672>
		case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
		case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
		if (TWI_bufPtr < TWI_msgSize)
     ab0:	e0 91 2b 03 	lds	r30, 0x032B	; 0x80032b <TWI_bufPtr.1672>
     ab4:	80 91 2d 03 	lds	r24, 0x032D	; 0x80032d <TWI_msgSize>
     ab8:	e8 17       	cp	r30, r24
     aba:	70 f4       	brcc	.+28     	; 0xad8 <__vector_39+0x68>
		{
			TWDR = TWI_buf[TWI_bufPtr++];
     abc:	81 e0       	ldi	r24, 0x01	; 1
     abe:	8e 0f       	add	r24, r30
     ac0:	80 93 2b 03 	sts	0x032B, r24	; 0x80032b <TWI_bufPtr.1672>
     ac4:	f0 e0       	ldi	r31, 0x00	; 0
     ac6:	e2 5d       	subi	r30, 0xD2	; 210
     ac8:	fc 4f       	sbci	r31, 0xFC	; 252
     aca:	80 81       	ld	r24, Z
     acc:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     ad0:	85 e8       	ldi	r24, 0x85	; 133
     ad2:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     ad6:	43 c0       	rjmp	.+134    	; 0xb5e <__vector_39+0xee>
			(1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
			(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
			(0<<TWWC);                                 //
		}else                    // Send STOP after last byte
		{
			TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully.
     ad8:	80 91 2c 03 	lds	r24, 0x032C	; 0x80032c <TWI_statusReg>
     adc:	81 60       	ori	r24, 0x01	; 1
     ade:	80 93 2c 03 	sts	0x032C, r24	; 0x80032c <TWI_statusReg>
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     ae2:	84 e9       	ldi	r24, 0x94	; 148
     ae4:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     ae8:	3a c0       	rjmp	.+116    	; 0xb5e <__vector_39+0xee>
			(0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
			(0<<TWWC);                                 //
		}
		break;
		case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
		TWI_buf[TWI_bufPtr++] = TWDR;
     aea:	e0 91 2b 03 	lds	r30, 0x032B	; 0x80032b <TWI_bufPtr.1672>
     aee:	81 e0       	ldi	r24, 0x01	; 1
     af0:	8e 0f       	add	r24, r30
     af2:	80 93 2b 03 	sts	0x032B, r24	; 0x80032b <TWI_bufPtr.1672>
     af6:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     afa:	f0 e0       	ldi	r31, 0x00	; 0
     afc:	e2 5d       	subi	r30, 0xD2	; 210
     afe:	fc 4f       	sbci	r31, 0xFC	; 252
     b00:	80 83       	st	Z, r24
		case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
		if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     b02:	20 91 2b 03 	lds	r18, 0x032B	; 0x80032b <TWI_bufPtr.1672>
     b06:	30 e0       	ldi	r19, 0x00	; 0
     b08:	80 91 2d 03 	lds	r24, 0x032D	; 0x80032d <TWI_msgSize>
     b0c:	90 e0       	ldi	r25, 0x00	; 0
     b0e:	01 97       	sbiw	r24, 0x01	; 1
     b10:	28 17       	cp	r18, r24
     b12:	39 07       	cpc	r19, r25
     b14:	24 f4       	brge	.+8      	; 0xb1e <__vector_39+0xae>
		{
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     b16:	85 ec       	ldi	r24, 0xC5	; 197
     b18:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     b1c:	20 c0       	rjmp	.+64     	; 0xb5e <__vector_39+0xee>
			(1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
			(1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
			(0<<TWWC);                                 //
		}else                    // Send NACK after next reception
		{
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     b1e:	85 e8       	ldi	r24, 0x85	; 133
     b20:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     b24:	1c c0       	rjmp	.+56     	; 0xb5e <__vector_39+0xee>
			(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
			(0<<TWWC);                                 //
		}
		break;
		case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
		TWI_buf[TWI_bufPtr] = TWDR;
     b26:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     b2a:	e0 91 2b 03 	lds	r30, 0x032B	; 0x80032b <TWI_bufPtr.1672>
     b2e:	f0 e0       	ldi	r31, 0x00	; 0
     b30:	e2 5d       	subi	r30, 0xD2	; 210
     b32:	fc 4f       	sbci	r31, 0xFC	; 252
     b34:	80 83       	st	Z, r24
		TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully.
     b36:	80 91 2c 03 	lds	r24, 0x032C	; 0x80032c <TWI_statusReg>
     b3a:	81 60       	ori	r24, 0x01	; 1
     b3c:	80 93 2c 03 	sts	0x032C, r24	; 0x80032c <TWI_statusReg>
		TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     b40:	84 e9       	ldi	r24, 0x94	; 148
     b42:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
		(0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
		(0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
		(0<<TWWC);                                 //
		break;
     b46:	0b c0       	rjmp	.+22     	; 0xb5e <__vector_39+0xee>
		case TWI_ARB_LOST:          // Arbitration lost
		TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     b48:	85 ea       	ldi	r24, 0xA5	; 165
     b4a:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
		(1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
		(0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
		(0<<TWWC);                                 //
		break;
     b4e:	07 c0       	rjmp	.+14     	; 0xb5e <__vector_39+0xee>
		case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received
		case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
		//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
		case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
		default:
		TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     b50:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
     b54:	80 93 0d 02 	sts	0x020D, r24	; 0x80020d <TWI_state>
		// Reset TWI Interface
		TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     b58:	84 e0       	ldi	r24, 0x04	; 4
     b5a:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
		(0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
		(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
		(0<<TWWC);                                 //
	}
     b5e:	ff 91       	pop	r31
     b60:	ef 91       	pop	r30
     b62:	bf 91       	pop	r27
     b64:	af 91       	pop	r26
     b66:	9f 91       	pop	r25
     b68:	8f 91       	pop	r24
     b6a:	3f 91       	pop	r19
     b6c:	2f 91       	pop	r18
     b6e:	0f 90       	pop	r0
     b70:	0b be       	out	0x3b, r0	; 59
     b72:	0f 90       	pop	r0
     b74:	0f be       	out	0x3f, r0	; 63
     b76:	0f 90       	pop	r0
     b78:	1f 90       	pop	r1
     b7a:	18 95       	reti

00000b7c <UART_TX>:
}

int UART_TX(char data, FILE * _in){
	(void)(_in);
	
	while( !(UCSR0A & (1 << UDRE0)) );
     b7c:	e0 ec       	ldi	r30, 0xC0	; 192
     b7e:	f0 e0       	ldi	r31, 0x00	; 0
     b80:	90 81       	ld	r25, Z
     b82:	95 ff       	sbrs	r25, 5
     b84:	fd cf       	rjmp	.-6      	; 0xb80 <UART_TX+0x4>
	
	// send data
	UDR0 = data;
     b86:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
	
	return 0;
}
     b8a:	80 e0       	ldi	r24, 0x00	; 0
     b8c:	90 e0       	ldi	r25, 0x00	; 0
     b8e:	08 95       	ret

00000b90 <UART_RX>:

int UART_RX(FILE * _in ){
	(void)(_in);
	while( !(UCSR0A & (1 << RXC0)) );
     b90:	e0 ec       	ldi	r30, 0xC0	; 192
     b92:	f0 e0       	ldi	r31, 0x00	; 0
     b94:	80 81       	ld	r24, Z
     b96:	88 23       	and	r24, r24
     b98:	ec f7       	brge	.-6      	; 0xb94 <UART_RX+0x4>
	
	// Data recieved
	return UDR0;
     b9a:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
     b9e:	90 e0       	ldi	r25, 0x00	; 0
     ba0:	08 95       	ret

00000ba2 <UART_Init>:


void UART_Init(unsigned int ubrr)
{
	// Baud rate
	UBRR0H = (unsigned char)(ubrr >> 8);
     ba2:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7000c5>
	UBRR0L = (unsigned char)(ubrr);
     ba6:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7000c4>
	
	// Enable Rx and Tx
	
	UCSR0B = (1 << RXEN0 ) | (1 << TXEN0);
     baa:	88 e1       	ldi	r24, 0x18	; 24
     bac:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7000c1>
	UCSR0C = (1 << USBS0);
     bb0:	e2 ec       	ldi	r30, 0xC2	; 194
     bb2:	f0 e0       	ldi	r31, 0x00	; 0
     bb4:	88 e0       	ldi	r24, 0x08	; 8
     bb6:	80 83       	st	Z, r24
	UCSR0C = (3 << UCSZ00);
     bb8:	86 e0       	ldi	r24, 0x06	; 6
     bba:	80 83       	st	Z, r24
	
	

	
	fdevopen(UART_TX, UART_RX);
     bbc:	68 ec       	ldi	r22, 0xC8	; 200
     bbe:	75 e0       	ldi	r23, 0x05	; 5
     bc0:	8e eb       	ldi	r24, 0xBE	; 190
     bc2:	95 e0       	ldi	r25, 0x05	; 5
     bc4:	24 c2       	rjmp	.+1096   	; 0x100e <fdevopen>
     bc6:	08 95       	ret

00000bc8 <__subsf3>:
     bc8:	50 58       	subi	r21, 0x80	; 128

00000bca <__addsf3>:
     bca:	bb 27       	eor	r27, r27
     bcc:	aa 27       	eor	r26, r26
     bce:	0e d0       	rcall	.+28     	; 0xbec <__addsf3x>
     bd0:	75 c1       	rjmp	.+746    	; 0xebc <__fp_round>
     bd2:	66 d1       	rcall	.+716    	; 0xea0 <__fp_pscA>
     bd4:	30 f0       	brcs	.+12     	; 0xbe2 <__addsf3+0x18>
     bd6:	6b d1       	rcall	.+726    	; 0xeae <__fp_pscB>
     bd8:	20 f0       	brcs	.+8      	; 0xbe2 <__addsf3+0x18>
     bda:	31 f4       	brne	.+12     	; 0xbe8 <__addsf3+0x1e>
     bdc:	9f 3f       	cpi	r25, 0xFF	; 255
     bde:	11 f4       	brne	.+4      	; 0xbe4 <__addsf3+0x1a>
     be0:	1e f4       	brtc	.+6      	; 0xbe8 <__addsf3+0x1e>
     be2:	5b c1       	rjmp	.+694    	; 0xe9a <__fp_nan>
     be4:	0e f4       	brtc	.+2      	; 0xbe8 <__addsf3+0x1e>
     be6:	e0 95       	com	r30
     be8:	e7 fb       	bst	r30, 7
     bea:	51 c1       	rjmp	.+674    	; 0xe8e <__fp_inf>

00000bec <__addsf3x>:
     bec:	e9 2f       	mov	r30, r25
     bee:	77 d1       	rcall	.+750    	; 0xede <__fp_split3>
     bf0:	80 f3       	brcs	.-32     	; 0xbd2 <__addsf3+0x8>
     bf2:	ba 17       	cp	r27, r26
     bf4:	62 07       	cpc	r22, r18
     bf6:	73 07       	cpc	r23, r19
     bf8:	84 07       	cpc	r24, r20
     bfa:	95 07       	cpc	r25, r21
     bfc:	18 f0       	brcs	.+6      	; 0xc04 <__addsf3x+0x18>
     bfe:	71 f4       	brne	.+28     	; 0xc1c <__addsf3x+0x30>
     c00:	9e f5       	brtc	.+102    	; 0xc68 <__addsf3x+0x7c>
     c02:	8f c1       	rjmp	.+798    	; 0xf22 <__fp_zero>
     c04:	0e f4       	brtc	.+2      	; 0xc08 <__addsf3x+0x1c>
     c06:	e0 95       	com	r30
     c08:	0b 2e       	mov	r0, r27
     c0a:	ba 2f       	mov	r27, r26
     c0c:	a0 2d       	mov	r26, r0
     c0e:	0b 01       	movw	r0, r22
     c10:	b9 01       	movw	r22, r18
     c12:	90 01       	movw	r18, r0
     c14:	0c 01       	movw	r0, r24
     c16:	ca 01       	movw	r24, r20
     c18:	a0 01       	movw	r20, r0
     c1a:	11 24       	eor	r1, r1
     c1c:	ff 27       	eor	r31, r31
     c1e:	59 1b       	sub	r21, r25
     c20:	99 f0       	breq	.+38     	; 0xc48 <__addsf3x+0x5c>
     c22:	59 3f       	cpi	r21, 0xF9	; 249
     c24:	50 f4       	brcc	.+20     	; 0xc3a <__addsf3x+0x4e>
     c26:	50 3e       	cpi	r21, 0xE0	; 224
     c28:	68 f1       	brcs	.+90     	; 0xc84 <__addsf3x+0x98>
     c2a:	1a 16       	cp	r1, r26
     c2c:	f0 40       	sbci	r31, 0x00	; 0
     c2e:	a2 2f       	mov	r26, r18
     c30:	23 2f       	mov	r18, r19
     c32:	34 2f       	mov	r19, r20
     c34:	44 27       	eor	r20, r20
     c36:	58 5f       	subi	r21, 0xF8	; 248
     c38:	f3 cf       	rjmp	.-26     	; 0xc20 <__addsf3x+0x34>
     c3a:	46 95       	lsr	r20
     c3c:	37 95       	ror	r19
     c3e:	27 95       	ror	r18
     c40:	a7 95       	ror	r26
     c42:	f0 40       	sbci	r31, 0x00	; 0
     c44:	53 95       	inc	r21
     c46:	c9 f7       	brne	.-14     	; 0xc3a <__addsf3x+0x4e>
     c48:	7e f4       	brtc	.+30     	; 0xc68 <__addsf3x+0x7c>
     c4a:	1f 16       	cp	r1, r31
     c4c:	ba 0b       	sbc	r27, r26
     c4e:	62 0b       	sbc	r22, r18
     c50:	73 0b       	sbc	r23, r19
     c52:	84 0b       	sbc	r24, r20
     c54:	ba f0       	brmi	.+46     	; 0xc84 <__addsf3x+0x98>
     c56:	91 50       	subi	r25, 0x01	; 1
     c58:	a1 f0       	breq	.+40     	; 0xc82 <__addsf3x+0x96>
     c5a:	ff 0f       	add	r31, r31
     c5c:	bb 1f       	adc	r27, r27
     c5e:	66 1f       	adc	r22, r22
     c60:	77 1f       	adc	r23, r23
     c62:	88 1f       	adc	r24, r24
     c64:	c2 f7       	brpl	.-16     	; 0xc56 <__addsf3x+0x6a>
     c66:	0e c0       	rjmp	.+28     	; 0xc84 <__addsf3x+0x98>
     c68:	ba 0f       	add	r27, r26
     c6a:	62 1f       	adc	r22, r18
     c6c:	73 1f       	adc	r23, r19
     c6e:	84 1f       	adc	r24, r20
     c70:	48 f4       	brcc	.+18     	; 0xc84 <__addsf3x+0x98>
     c72:	87 95       	ror	r24
     c74:	77 95       	ror	r23
     c76:	67 95       	ror	r22
     c78:	b7 95       	ror	r27
     c7a:	f7 95       	ror	r31
     c7c:	9e 3f       	cpi	r25, 0xFE	; 254
     c7e:	08 f0       	brcs	.+2      	; 0xc82 <__addsf3x+0x96>
     c80:	b3 cf       	rjmp	.-154    	; 0xbe8 <__addsf3+0x1e>
     c82:	93 95       	inc	r25
     c84:	88 0f       	add	r24, r24
     c86:	08 f0       	brcs	.+2      	; 0xc8a <__addsf3x+0x9e>
     c88:	99 27       	eor	r25, r25
     c8a:	ee 0f       	add	r30, r30
     c8c:	97 95       	ror	r25
     c8e:	87 95       	ror	r24
     c90:	08 95       	ret

00000c92 <__cmpsf2>:
     c92:	d9 d0       	rcall	.+434    	; 0xe46 <__fp_cmp>
     c94:	08 f4       	brcc	.+2      	; 0xc98 <__cmpsf2+0x6>
     c96:	81 e0       	ldi	r24, 0x01	; 1
     c98:	08 95       	ret

00000c9a <__divsf3>:
     c9a:	0c d0       	rcall	.+24     	; 0xcb4 <__divsf3x>
     c9c:	0f c1       	rjmp	.+542    	; 0xebc <__fp_round>
     c9e:	07 d1       	rcall	.+526    	; 0xeae <__fp_pscB>
     ca0:	40 f0       	brcs	.+16     	; 0xcb2 <__divsf3+0x18>
     ca2:	fe d0       	rcall	.+508    	; 0xea0 <__fp_pscA>
     ca4:	30 f0       	brcs	.+12     	; 0xcb2 <__divsf3+0x18>
     ca6:	21 f4       	brne	.+8      	; 0xcb0 <__divsf3+0x16>
     ca8:	5f 3f       	cpi	r21, 0xFF	; 255
     caa:	19 f0       	breq	.+6      	; 0xcb2 <__divsf3+0x18>
     cac:	f0 c0       	rjmp	.+480    	; 0xe8e <__fp_inf>
     cae:	51 11       	cpse	r21, r1
     cb0:	39 c1       	rjmp	.+626    	; 0xf24 <__fp_szero>
     cb2:	f3 c0       	rjmp	.+486    	; 0xe9a <__fp_nan>

00000cb4 <__divsf3x>:
     cb4:	14 d1       	rcall	.+552    	; 0xede <__fp_split3>
     cb6:	98 f3       	brcs	.-26     	; 0xc9e <__divsf3+0x4>

00000cb8 <__divsf3_pse>:
     cb8:	99 23       	and	r25, r25
     cba:	c9 f3       	breq	.-14     	; 0xcae <__divsf3+0x14>
     cbc:	55 23       	and	r21, r21
     cbe:	b1 f3       	breq	.-20     	; 0xcac <__divsf3+0x12>
     cc0:	95 1b       	sub	r25, r21
     cc2:	55 0b       	sbc	r21, r21
     cc4:	bb 27       	eor	r27, r27
     cc6:	aa 27       	eor	r26, r26
     cc8:	62 17       	cp	r22, r18
     cca:	73 07       	cpc	r23, r19
     ccc:	84 07       	cpc	r24, r20
     cce:	38 f0       	brcs	.+14     	; 0xcde <__divsf3_pse+0x26>
     cd0:	9f 5f       	subi	r25, 0xFF	; 255
     cd2:	5f 4f       	sbci	r21, 0xFF	; 255
     cd4:	22 0f       	add	r18, r18
     cd6:	33 1f       	adc	r19, r19
     cd8:	44 1f       	adc	r20, r20
     cda:	aa 1f       	adc	r26, r26
     cdc:	a9 f3       	breq	.-22     	; 0xcc8 <__divsf3_pse+0x10>
     cde:	33 d0       	rcall	.+102    	; 0xd46 <__divsf3_pse+0x8e>
     ce0:	0e 2e       	mov	r0, r30
     ce2:	3a f0       	brmi	.+14     	; 0xcf2 <__divsf3_pse+0x3a>
     ce4:	e0 e8       	ldi	r30, 0x80	; 128
     ce6:	30 d0       	rcall	.+96     	; 0xd48 <__divsf3_pse+0x90>
     ce8:	91 50       	subi	r25, 0x01	; 1
     cea:	50 40       	sbci	r21, 0x00	; 0
     cec:	e6 95       	lsr	r30
     cee:	00 1c       	adc	r0, r0
     cf0:	ca f7       	brpl	.-14     	; 0xce4 <__divsf3_pse+0x2c>
     cf2:	29 d0       	rcall	.+82     	; 0xd46 <__divsf3_pse+0x8e>
     cf4:	fe 2f       	mov	r31, r30
     cf6:	27 d0       	rcall	.+78     	; 0xd46 <__divsf3_pse+0x8e>
     cf8:	66 0f       	add	r22, r22
     cfa:	77 1f       	adc	r23, r23
     cfc:	88 1f       	adc	r24, r24
     cfe:	bb 1f       	adc	r27, r27
     d00:	26 17       	cp	r18, r22
     d02:	37 07       	cpc	r19, r23
     d04:	48 07       	cpc	r20, r24
     d06:	ab 07       	cpc	r26, r27
     d08:	b0 e8       	ldi	r27, 0x80	; 128
     d0a:	09 f0       	breq	.+2      	; 0xd0e <__divsf3_pse+0x56>
     d0c:	bb 0b       	sbc	r27, r27
     d0e:	80 2d       	mov	r24, r0
     d10:	bf 01       	movw	r22, r30
     d12:	ff 27       	eor	r31, r31
     d14:	93 58       	subi	r25, 0x83	; 131
     d16:	5f 4f       	sbci	r21, 0xFF	; 255
     d18:	2a f0       	brmi	.+10     	; 0xd24 <__divsf3_pse+0x6c>
     d1a:	9e 3f       	cpi	r25, 0xFE	; 254
     d1c:	51 05       	cpc	r21, r1
     d1e:	68 f0       	brcs	.+26     	; 0xd3a <__divsf3_pse+0x82>
     d20:	b6 c0       	rjmp	.+364    	; 0xe8e <__fp_inf>
     d22:	00 c1       	rjmp	.+512    	; 0xf24 <__fp_szero>
     d24:	5f 3f       	cpi	r21, 0xFF	; 255
     d26:	ec f3       	brlt	.-6      	; 0xd22 <__divsf3_pse+0x6a>
     d28:	98 3e       	cpi	r25, 0xE8	; 232
     d2a:	dc f3       	brlt	.-10     	; 0xd22 <__divsf3_pse+0x6a>
     d2c:	86 95       	lsr	r24
     d2e:	77 95       	ror	r23
     d30:	67 95       	ror	r22
     d32:	b7 95       	ror	r27
     d34:	f7 95       	ror	r31
     d36:	9f 5f       	subi	r25, 0xFF	; 255
     d38:	c9 f7       	brne	.-14     	; 0xd2c <__divsf3_pse+0x74>
     d3a:	88 0f       	add	r24, r24
     d3c:	91 1d       	adc	r25, r1
     d3e:	96 95       	lsr	r25
     d40:	87 95       	ror	r24
     d42:	97 f9       	bld	r25, 7
     d44:	08 95       	ret
     d46:	e1 e0       	ldi	r30, 0x01	; 1
     d48:	66 0f       	add	r22, r22
     d4a:	77 1f       	adc	r23, r23
     d4c:	88 1f       	adc	r24, r24
     d4e:	bb 1f       	adc	r27, r27
     d50:	62 17       	cp	r22, r18
     d52:	73 07       	cpc	r23, r19
     d54:	84 07       	cpc	r24, r20
     d56:	ba 07       	cpc	r27, r26
     d58:	20 f0       	brcs	.+8      	; 0xd62 <__divsf3_pse+0xaa>
     d5a:	62 1b       	sub	r22, r18
     d5c:	73 0b       	sbc	r23, r19
     d5e:	84 0b       	sbc	r24, r20
     d60:	ba 0b       	sbc	r27, r26
     d62:	ee 1f       	adc	r30, r30
     d64:	88 f7       	brcc	.-30     	; 0xd48 <__divsf3_pse+0x90>
     d66:	e0 95       	com	r30
     d68:	08 95       	ret

00000d6a <__fixsfsi>:
     d6a:	04 d0       	rcall	.+8      	; 0xd74 <__fixunssfsi>
     d6c:	68 94       	set
     d6e:	b1 11       	cpse	r27, r1
     d70:	d9 c0       	rjmp	.+434    	; 0xf24 <__fp_szero>
     d72:	08 95       	ret

00000d74 <__fixunssfsi>:
     d74:	bc d0       	rcall	.+376    	; 0xeee <__fp_splitA>
     d76:	88 f0       	brcs	.+34     	; 0xd9a <__fixunssfsi+0x26>
     d78:	9f 57       	subi	r25, 0x7F	; 127
     d7a:	90 f0       	brcs	.+36     	; 0xda0 <__fixunssfsi+0x2c>
     d7c:	b9 2f       	mov	r27, r25
     d7e:	99 27       	eor	r25, r25
     d80:	b7 51       	subi	r27, 0x17	; 23
     d82:	a0 f0       	brcs	.+40     	; 0xdac <__fixunssfsi+0x38>
     d84:	d1 f0       	breq	.+52     	; 0xdba <__fixunssfsi+0x46>
     d86:	66 0f       	add	r22, r22
     d88:	77 1f       	adc	r23, r23
     d8a:	88 1f       	adc	r24, r24
     d8c:	99 1f       	adc	r25, r25
     d8e:	1a f0       	brmi	.+6      	; 0xd96 <__fixunssfsi+0x22>
     d90:	ba 95       	dec	r27
     d92:	c9 f7       	brne	.-14     	; 0xd86 <__fixunssfsi+0x12>
     d94:	12 c0       	rjmp	.+36     	; 0xdba <__fixunssfsi+0x46>
     d96:	b1 30       	cpi	r27, 0x01	; 1
     d98:	81 f0       	breq	.+32     	; 0xdba <__fixunssfsi+0x46>
     d9a:	c3 d0       	rcall	.+390    	; 0xf22 <__fp_zero>
     d9c:	b1 e0       	ldi	r27, 0x01	; 1
     d9e:	08 95       	ret
     da0:	c0 c0       	rjmp	.+384    	; 0xf22 <__fp_zero>
     da2:	67 2f       	mov	r22, r23
     da4:	78 2f       	mov	r23, r24
     da6:	88 27       	eor	r24, r24
     da8:	b8 5f       	subi	r27, 0xF8	; 248
     daa:	39 f0       	breq	.+14     	; 0xdba <__fixunssfsi+0x46>
     dac:	b9 3f       	cpi	r27, 0xF9	; 249
     dae:	cc f3       	brlt	.-14     	; 0xda2 <__fixunssfsi+0x2e>
     db0:	86 95       	lsr	r24
     db2:	77 95       	ror	r23
     db4:	67 95       	ror	r22
     db6:	b3 95       	inc	r27
     db8:	d9 f7       	brne	.-10     	; 0xdb0 <__fixunssfsi+0x3c>
     dba:	3e f4       	brtc	.+14     	; 0xdca <__fixunssfsi+0x56>
     dbc:	90 95       	com	r25
     dbe:	80 95       	com	r24
     dc0:	70 95       	com	r23
     dc2:	61 95       	neg	r22
     dc4:	7f 4f       	sbci	r23, 0xFF	; 255
     dc6:	8f 4f       	sbci	r24, 0xFF	; 255
     dc8:	9f 4f       	sbci	r25, 0xFF	; 255
     dca:	08 95       	ret

00000dcc <__floatunsisf>:
     dcc:	e8 94       	clt
     dce:	09 c0       	rjmp	.+18     	; 0xde2 <__floatsisf+0x12>

00000dd0 <__floatsisf>:
     dd0:	97 fb       	bst	r25, 7
     dd2:	3e f4       	brtc	.+14     	; 0xde2 <__floatsisf+0x12>
     dd4:	90 95       	com	r25
     dd6:	80 95       	com	r24
     dd8:	70 95       	com	r23
     dda:	61 95       	neg	r22
     ddc:	7f 4f       	sbci	r23, 0xFF	; 255
     dde:	8f 4f       	sbci	r24, 0xFF	; 255
     de0:	9f 4f       	sbci	r25, 0xFF	; 255
     de2:	99 23       	and	r25, r25
     de4:	a9 f0       	breq	.+42     	; 0xe10 <__floatsisf+0x40>
     de6:	f9 2f       	mov	r31, r25
     de8:	96 e9       	ldi	r25, 0x96	; 150
     dea:	bb 27       	eor	r27, r27
     dec:	93 95       	inc	r25
     dee:	f6 95       	lsr	r31
     df0:	87 95       	ror	r24
     df2:	77 95       	ror	r23
     df4:	67 95       	ror	r22
     df6:	b7 95       	ror	r27
     df8:	f1 11       	cpse	r31, r1
     dfa:	f8 cf       	rjmp	.-16     	; 0xdec <__floatsisf+0x1c>
     dfc:	fa f4       	brpl	.+62     	; 0xe3c <__floatsisf+0x6c>
     dfe:	bb 0f       	add	r27, r27
     e00:	11 f4       	brne	.+4      	; 0xe06 <__floatsisf+0x36>
     e02:	60 ff       	sbrs	r22, 0
     e04:	1b c0       	rjmp	.+54     	; 0xe3c <__floatsisf+0x6c>
     e06:	6f 5f       	subi	r22, 0xFF	; 255
     e08:	7f 4f       	sbci	r23, 0xFF	; 255
     e0a:	8f 4f       	sbci	r24, 0xFF	; 255
     e0c:	9f 4f       	sbci	r25, 0xFF	; 255
     e0e:	16 c0       	rjmp	.+44     	; 0xe3c <__floatsisf+0x6c>
     e10:	88 23       	and	r24, r24
     e12:	11 f0       	breq	.+4      	; 0xe18 <__floatsisf+0x48>
     e14:	96 e9       	ldi	r25, 0x96	; 150
     e16:	11 c0       	rjmp	.+34     	; 0xe3a <__floatsisf+0x6a>
     e18:	77 23       	and	r23, r23
     e1a:	21 f0       	breq	.+8      	; 0xe24 <__floatsisf+0x54>
     e1c:	9e e8       	ldi	r25, 0x8E	; 142
     e1e:	87 2f       	mov	r24, r23
     e20:	76 2f       	mov	r23, r22
     e22:	05 c0       	rjmp	.+10     	; 0xe2e <__floatsisf+0x5e>
     e24:	66 23       	and	r22, r22
     e26:	71 f0       	breq	.+28     	; 0xe44 <__floatsisf+0x74>
     e28:	96 e8       	ldi	r25, 0x86	; 134
     e2a:	86 2f       	mov	r24, r22
     e2c:	70 e0       	ldi	r23, 0x00	; 0
     e2e:	60 e0       	ldi	r22, 0x00	; 0
     e30:	2a f0       	brmi	.+10     	; 0xe3c <__floatsisf+0x6c>
     e32:	9a 95       	dec	r25
     e34:	66 0f       	add	r22, r22
     e36:	77 1f       	adc	r23, r23
     e38:	88 1f       	adc	r24, r24
     e3a:	da f7       	brpl	.-10     	; 0xe32 <__floatsisf+0x62>
     e3c:	88 0f       	add	r24, r24
     e3e:	96 95       	lsr	r25
     e40:	87 95       	ror	r24
     e42:	97 f9       	bld	r25, 7
     e44:	08 95       	ret

00000e46 <__fp_cmp>:
     e46:	99 0f       	add	r25, r25
     e48:	00 08       	sbc	r0, r0
     e4a:	55 0f       	add	r21, r21
     e4c:	aa 0b       	sbc	r26, r26
     e4e:	e0 e8       	ldi	r30, 0x80	; 128
     e50:	fe ef       	ldi	r31, 0xFE	; 254
     e52:	16 16       	cp	r1, r22
     e54:	17 06       	cpc	r1, r23
     e56:	e8 07       	cpc	r30, r24
     e58:	f9 07       	cpc	r31, r25
     e5a:	c0 f0       	brcs	.+48     	; 0xe8c <__fp_cmp+0x46>
     e5c:	12 16       	cp	r1, r18
     e5e:	13 06       	cpc	r1, r19
     e60:	e4 07       	cpc	r30, r20
     e62:	f5 07       	cpc	r31, r21
     e64:	98 f0       	brcs	.+38     	; 0xe8c <__fp_cmp+0x46>
     e66:	62 1b       	sub	r22, r18
     e68:	73 0b       	sbc	r23, r19
     e6a:	84 0b       	sbc	r24, r20
     e6c:	95 0b       	sbc	r25, r21
     e6e:	39 f4       	brne	.+14     	; 0xe7e <__fp_cmp+0x38>
     e70:	0a 26       	eor	r0, r26
     e72:	61 f0       	breq	.+24     	; 0xe8c <__fp_cmp+0x46>
     e74:	23 2b       	or	r18, r19
     e76:	24 2b       	or	r18, r20
     e78:	25 2b       	or	r18, r21
     e7a:	21 f4       	brne	.+8      	; 0xe84 <__fp_cmp+0x3e>
     e7c:	08 95       	ret
     e7e:	0a 26       	eor	r0, r26
     e80:	09 f4       	brne	.+2      	; 0xe84 <__fp_cmp+0x3e>
     e82:	a1 40       	sbci	r26, 0x01	; 1
     e84:	a6 95       	lsr	r26
     e86:	8f ef       	ldi	r24, 0xFF	; 255
     e88:	81 1d       	adc	r24, r1
     e8a:	81 1d       	adc	r24, r1
     e8c:	08 95       	ret

00000e8e <__fp_inf>:
     e8e:	97 f9       	bld	r25, 7
     e90:	9f 67       	ori	r25, 0x7F	; 127
     e92:	80 e8       	ldi	r24, 0x80	; 128
     e94:	70 e0       	ldi	r23, 0x00	; 0
     e96:	60 e0       	ldi	r22, 0x00	; 0
     e98:	08 95       	ret

00000e9a <__fp_nan>:
     e9a:	9f ef       	ldi	r25, 0xFF	; 255
     e9c:	80 ec       	ldi	r24, 0xC0	; 192
     e9e:	08 95       	ret

00000ea0 <__fp_pscA>:
     ea0:	00 24       	eor	r0, r0
     ea2:	0a 94       	dec	r0
     ea4:	16 16       	cp	r1, r22
     ea6:	17 06       	cpc	r1, r23
     ea8:	18 06       	cpc	r1, r24
     eaa:	09 06       	cpc	r0, r25
     eac:	08 95       	ret

00000eae <__fp_pscB>:
     eae:	00 24       	eor	r0, r0
     eb0:	0a 94       	dec	r0
     eb2:	12 16       	cp	r1, r18
     eb4:	13 06       	cpc	r1, r19
     eb6:	14 06       	cpc	r1, r20
     eb8:	05 06       	cpc	r0, r21
     eba:	08 95       	ret

00000ebc <__fp_round>:
     ebc:	09 2e       	mov	r0, r25
     ebe:	03 94       	inc	r0
     ec0:	00 0c       	add	r0, r0
     ec2:	11 f4       	brne	.+4      	; 0xec8 <__fp_round+0xc>
     ec4:	88 23       	and	r24, r24
     ec6:	52 f0       	brmi	.+20     	; 0xedc <__fp_round+0x20>
     ec8:	bb 0f       	add	r27, r27
     eca:	40 f4       	brcc	.+16     	; 0xedc <__fp_round+0x20>
     ecc:	bf 2b       	or	r27, r31
     ece:	11 f4       	brne	.+4      	; 0xed4 <__fp_round+0x18>
     ed0:	60 ff       	sbrs	r22, 0
     ed2:	04 c0       	rjmp	.+8      	; 0xedc <__fp_round+0x20>
     ed4:	6f 5f       	subi	r22, 0xFF	; 255
     ed6:	7f 4f       	sbci	r23, 0xFF	; 255
     ed8:	8f 4f       	sbci	r24, 0xFF	; 255
     eda:	9f 4f       	sbci	r25, 0xFF	; 255
     edc:	08 95       	ret

00000ede <__fp_split3>:
     ede:	57 fd       	sbrc	r21, 7
     ee0:	90 58       	subi	r25, 0x80	; 128
     ee2:	44 0f       	add	r20, r20
     ee4:	55 1f       	adc	r21, r21
     ee6:	59 f0       	breq	.+22     	; 0xefe <__fp_splitA+0x10>
     ee8:	5f 3f       	cpi	r21, 0xFF	; 255
     eea:	71 f0       	breq	.+28     	; 0xf08 <__fp_splitA+0x1a>
     eec:	47 95       	ror	r20

00000eee <__fp_splitA>:
     eee:	88 0f       	add	r24, r24
     ef0:	97 fb       	bst	r25, 7
     ef2:	99 1f       	adc	r25, r25
     ef4:	61 f0       	breq	.+24     	; 0xf0e <__fp_splitA+0x20>
     ef6:	9f 3f       	cpi	r25, 0xFF	; 255
     ef8:	79 f0       	breq	.+30     	; 0xf18 <__fp_splitA+0x2a>
     efa:	87 95       	ror	r24
     efc:	08 95       	ret
     efe:	12 16       	cp	r1, r18
     f00:	13 06       	cpc	r1, r19
     f02:	14 06       	cpc	r1, r20
     f04:	55 1f       	adc	r21, r21
     f06:	f2 cf       	rjmp	.-28     	; 0xeec <__fp_split3+0xe>
     f08:	46 95       	lsr	r20
     f0a:	f1 df       	rcall	.-30     	; 0xeee <__fp_splitA>
     f0c:	08 c0       	rjmp	.+16     	; 0xf1e <__fp_splitA+0x30>
     f0e:	16 16       	cp	r1, r22
     f10:	17 06       	cpc	r1, r23
     f12:	18 06       	cpc	r1, r24
     f14:	99 1f       	adc	r25, r25
     f16:	f1 cf       	rjmp	.-30     	; 0xefa <__fp_splitA+0xc>
     f18:	86 95       	lsr	r24
     f1a:	71 05       	cpc	r23, r1
     f1c:	61 05       	cpc	r22, r1
     f1e:	08 94       	sec
     f20:	08 95       	ret

00000f22 <__fp_zero>:
     f22:	e8 94       	clt

00000f24 <__fp_szero>:
     f24:	bb 27       	eor	r27, r27
     f26:	66 27       	eor	r22, r22
     f28:	77 27       	eor	r23, r23
     f2a:	cb 01       	movw	r24, r22
     f2c:	97 f9       	bld	r25, 7
     f2e:	08 95       	ret

00000f30 <__gesf2>:
     f30:	8a df       	rcall	.-236    	; 0xe46 <__fp_cmp>
     f32:	08 f4       	brcc	.+2      	; 0xf36 <__gesf2+0x6>
     f34:	8f ef       	ldi	r24, 0xFF	; 255
     f36:	08 95       	ret

00000f38 <__mulsf3>:
     f38:	0b d0       	rcall	.+22     	; 0xf50 <__mulsf3x>
     f3a:	c0 cf       	rjmp	.-128    	; 0xebc <__fp_round>
     f3c:	b1 df       	rcall	.-158    	; 0xea0 <__fp_pscA>
     f3e:	28 f0       	brcs	.+10     	; 0xf4a <__mulsf3+0x12>
     f40:	b6 df       	rcall	.-148    	; 0xeae <__fp_pscB>
     f42:	18 f0       	brcs	.+6      	; 0xf4a <__mulsf3+0x12>
     f44:	95 23       	and	r25, r21
     f46:	09 f0       	breq	.+2      	; 0xf4a <__mulsf3+0x12>
     f48:	a2 cf       	rjmp	.-188    	; 0xe8e <__fp_inf>
     f4a:	a7 cf       	rjmp	.-178    	; 0xe9a <__fp_nan>
     f4c:	11 24       	eor	r1, r1
     f4e:	ea cf       	rjmp	.-44     	; 0xf24 <__fp_szero>

00000f50 <__mulsf3x>:
     f50:	c6 df       	rcall	.-116    	; 0xede <__fp_split3>
     f52:	a0 f3       	brcs	.-24     	; 0xf3c <__mulsf3+0x4>

00000f54 <__mulsf3_pse>:
     f54:	95 9f       	mul	r25, r21
     f56:	d1 f3       	breq	.-12     	; 0xf4c <__mulsf3+0x14>
     f58:	95 0f       	add	r25, r21
     f5a:	50 e0       	ldi	r21, 0x00	; 0
     f5c:	55 1f       	adc	r21, r21
     f5e:	62 9f       	mul	r22, r18
     f60:	f0 01       	movw	r30, r0
     f62:	72 9f       	mul	r23, r18
     f64:	bb 27       	eor	r27, r27
     f66:	f0 0d       	add	r31, r0
     f68:	b1 1d       	adc	r27, r1
     f6a:	63 9f       	mul	r22, r19
     f6c:	aa 27       	eor	r26, r26
     f6e:	f0 0d       	add	r31, r0
     f70:	b1 1d       	adc	r27, r1
     f72:	aa 1f       	adc	r26, r26
     f74:	64 9f       	mul	r22, r20
     f76:	66 27       	eor	r22, r22
     f78:	b0 0d       	add	r27, r0
     f7a:	a1 1d       	adc	r26, r1
     f7c:	66 1f       	adc	r22, r22
     f7e:	82 9f       	mul	r24, r18
     f80:	22 27       	eor	r18, r18
     f82:	b0 0d       	add	r27, r0
     f84:	a1 1d       	adc	r26, r1
     f86:	62 1f       	adc	r22, r18
     f88:	73 9f       	mul	r23, r19
     f8a:	b0 0d       	add	r27, r0
     f8c:	a1 1d       	adc	r26, r1
     f8e:	62 1f       	adc	r22, r18
     f90:	83 9f       	mul	r24, r19
     f92:	a0 0d       	add	r26, r0
     f94:	61 1d       	adc	r22, r1
     f96:	22 1f       	adc	r18, r18
     f98:	74 9f       	mul	r23, r20
     f9a:	33 27       	eor	r19, r19
     f9c:	a0 0d       	add	r26, r0
     f9e:	61 1d       	adc	r22, r1
     fa0:	23 1f       	adc	r18, r19
     fa2:	84 9f       	mul	r24, r20
     fa4:	60 0d       	add	r22, r0
     fa6:	21 1d       	adc	r18, r1
     fa8:	82 2f       	mov	r24, r18
     faa:	76 2f       	mov	r23, r22
     fac:	6a 2f       	mov	r22, r26
     fae:	11 24       	eor	r1, r1
     fb0:	9f 57       	subi	r25, 0x7F	; 127
     fb2:	50 40       	sbci	r21, 0x00	; 0
     fb4:	8a f0       	brmi	.+34     	; 0xfd8 <__mulsf3_pse+0x84>
     fb6:	e1 f0       	breq	.+56     	; 0xff0 <__mulsf3_pse+0x9c>
     fb8:	88 23       	and	r24, r24
     fba:	4a f0       	brmi	.+18     	; 0xfce <__mulsf3_pse+0x7a>
     fbc:	ee 0f       	add	r30, r30
     fbe:	ff 1f       	adc	r31, r31
     fc0:	bb 1f       	adc	r27, r27
     fc2:	66 1f       	adc	r22, r22
     fc4:	77 1f       	adc	r23, r23
     fc6:	88 1f       	adc	r24, r24
     fc8:	91 50       	subi	r25, 0x01	; 1
     fca:	50 40       	sbci	r21, 0x00	; 0
     fcc:	a9 f7       	brne	.-22     	; 0xfb8 <__mulsf3_pse+0x64>
     fce:	9e 3f       	cpi	r25, 0xFE	; 254
     fd0:	51 05       	cpc	r21, r1
     fd2:	70 f0       	brcs	.+28     	; 0xff0 <__mulsf3_pse+0x9c>
     fd4:	5c cf       	rjmp	.-328    	; 0xe8e <__fp_inf>
     fd6:	a6 cf       	rjmp	.-180    	; 0xf24 <__fp_szero>
     fd8:	5f 3f       	cpi	r21, 0xFF	; 255
     fda:	ec f3       	brlt	.-6      	; 0xfd6 <__mulsf3_pse+0x82>
     fdc:	98 3e       	cpi	r25, 0xE8	; 232
     fde:	dc f3       	brlt	.-10     	; 0xfd6 <__mulsf3_pse+0x82>
     fe0:	86 95       	lsr	r24
     fe2:	77 95       	ror	r23
     fe4:	67 95       	ror	r22
     fe6:	b7 95       	ror	r27
     fe8:	f7 95       	ror	r31
     fea:	e7 95       	ror	r30
     fec:	9f 5f       	subi	r25, 0xFF	; 255
     fee:	c1 f7       	brne	.-16     	; 0xfe0 <__mulsf3_pse+0x8c>
     ff0:	fe 2b       	or	r31, r30
     ff2:	88 0f       	add	r24, r24
     ff4:	91 1d       	adc	r25, r1
     ff6:	96 95       	lsr	r25
     ff8:	87 95       	ror	r24
     ffa:	97 f9       	bld	r25, 7
     ffc:	08 95       	ret

00000ffe <__tablejump2__>:
     ffe:	ee 0f       	add	r30, r30
    1000:	ff 1f       	adc	r31, r31
    1002:	88 1f       	adc	r24, r24
    1004:	8b bf       	out	0x3b, r24	; 59
    1006:	07 90       	elpm	r0, Z+
    1008:	f6 91       	elpm	r31, Z
    100a:	e0 2d       	mov	r30, r0
    100c:	19 94       	eijmp

0000100e <fdevopen>:
    100e:	0f 93       	push	r16
    1010:	1f 93       	push	r17
    1012:	cf 93       	push	r28
    1014:	df 93       	push	r29
    1016:	00 97       	sbiw	r24, 0x00	; 0
    1018:	31 f4       	brne	.+12     	; 0x1026 <fdevopen+0x18>
    101a:	61 15       	cp	r22, r1
    101c:	71 05       	cpc	r23, r1
    101e:	19 f4       	brne	.+6      	; 0x1026 <fdevopen+0x18>
    1020:	80 e0       	ldi	r24, 0x00	; 0
    1022:	90 e0       	ldi	r25, 0x00	; 0
    1024:	39 c0       	rjmp	.+114    	; 0x1098 <fdevopen+0x8a>
    1026:	8b 01       	movw	r16, r22
    1028:	ec 01       	movw	r28, r24
    102a:	6e e0       	ldi	r22, 0x0E	; 14
    102c:	70 e0       	ldi	r23, 0x00	; 0
    102e:	81 e0       	ldi	r24, 0x01	; 1
    1030:	90 e0       	ldi	r25, 0x00	; 0
    1032:	77 d2       	rcall	.+1262   	; 0x1522 <calloc>
    1034:	fc 01       	movw	r30, r24
    1036:	89 2b       	or	r24, r25
    1038:	99 f3       	breq	.-26     	; 0x1020 <fdevopen+0x12>
    103a:	80 e8       	ldi	r24, 0x80	; 128
    103c:	83 83       	std	Z+3, r24	; 0x03
    103e:	01 15       	cp	r16, r1
    1040:	11 05       	cpc	r17, r1
    1042:	71 f0       	breq	.+28     	; 0x1060 <fdevopen+0x52>
    1044:	13 87       	std	Z+11, r17	; 0x0b
    1046:	02 87       	std	Z+10, r16	; 0x0a
    1048:	81 e8       	ldi	r24, 0x81	; 129
    104a:	83 83       	std	Z+3, r24	; 0x03
    104c:	80 91 57 03 	lds	r24, 0x0357	; 0x800357 <__iob>
    1050:	90 91 58 03 	lds	r25, 0x0358	; 0x800358 <__iob+0x1>
    1054:	89 2b       	or	r24, r25
    1056:	21 f4       	brne	.+8      	; 0x1060 <fdevopen+0x52>
    1058:	f0 93 58 03 	sts	0x0358, r31	; 0x800358 <__iob+0x1>
    105c:	e0 93 57 03 	sts	0x0357, r30	; 0x800357 <__iob>
    1060:	20 97       	sbiw	r28, 0x00	; 0
    1062:	c9 f0       	breq	.+50     	; 0x1096 <fdevopen+0x88>
    1064:	d1 87       	std	Z+9, r29	; 0x09
    1066:	c0 87       	std	Z+8, r28	; 0x08
    1068:	83 81       	ldd	r24, Z+3	; 0x03
    106a:	82 60       	ori	r24, 0x02	; 2
    106c:	83 83       	std	Z+3, r24	; 0x03
    106e:	80 91 59 03 	lds	r24, 0x0359	; 0x800359 <__iob+0x2>
    1072:	90 91 5a 03 	lds	r25, 0x035A	; 0x80035a <__iob+0x3>
    1076:	89 2b       	or	r24, r25
    1078:	71 f4       	brne	.+28     	; 0x1096 <fdevopen+0x88>
    107a:	f0 93 5a 03 	sts	0x035A, r31	; 0x80035a <__iob+0x3>
    107e:	e0 93 59 03 	sts	0x0359, r30	; 0x800359 <__iob+0x2>
    1082:	80 91 5b 03 	lds	r24, 0x035B	; 0x80035b <__iob+0x4>
    1086:	90 91 5c 03 	lds	r25, 0x035C	; 0x80035c <__iob+0x5>
    108a:	89 2b       	or	r24, r25
    108c:	21 f4       	brne	.+8      	; 0x1096 <fdevopen+0x88>
    108e:	f0 93 5c 03 	sts	0x035C, r31	; 0x80035c <__iob+0x5>
    1092:	e0 93 5b 03 	sts	0x035B, r30	; 0x80035b <__iob+0x4>
    1096:	cf 01       	movw	r24, r30
    1098:	df 91       	pop	r29
    109a:	cf 91       	pop	r28
    109c:	1f 91       	pop	r17
    109e:	0f 91       	pop	r16
    10a0:	08 95       	ret

000010a2 <printf>:
    10a2:	cf 93       	push	r28
    10a4:	df 93       	push	r29
    10a6:	cd b7       	in	r28, 0x3d	; 61
    10a8:	de b7       	in	r29, 0x3e	; 62
    10aa:	ae 01       	movw	r20, r28
    10ac:	4a 5f       	subi	r20, 0xFA	; 250
    10ae:	5f 4f       	sbci	r21, 0xFF	; 255
    10b0:	fa 01       	movw	r30, r20
    10b2:	61 91       	ld	r22, Z+
    10b4:	71 91       	ld	r23, Z+
    10b6:	af 01       	movw	r20, r30
    10b8:	80 91 59 03 	lds	r24, 0x0359	; 0x800359 <__iob+0x2>
    10bc:	90 91 5a 03 	lds	r25, 0x035A	; 0x80035a <__iob+0x3>
    10c0:	33 d0       	rcall	.+102    	; 0x1128 <vfprintf>
    10c2:	df 91       	pop	r29
    10c4:	cf 91       	pop	r28
    10c6:	08 95       	ret

000010c8 <puts>:
    10c8:	0f 93       	push	r16
    10ca:	1f 93       	push	r17
    10cc:	cf 93       	push	r28
    10ce:	df 93       	push	r29
    10d0:	e0 91 59 03 	lds	r30, 0x0359	; 0x800359 <__iob+0x2>
    10d4:	f0 91 5a 03 	lds	r31, 0x035A	; 0x80035a <__iob+0x3>
    10d8:	23 81       	ldd	r18, Z+3	; 0x03
    10da:	21 ff       	sbrs	r18, 1
    10dc:	1b c0       	rjmp	.+54     	; 0x1114 <puts+0x4c>
    10de:	8c 01       	movw	r16, r24
    10e0:	d0 e0       	ldi	r29, 0x00	; 0
    10e2:	c0 e0       	ldi	r28, 0x00	; 0
    10e4:	f8 01       	movw	r30, r16
    10e6:	81 91       	ld	r24, Z+
    10e8:	8f 01       	movw	r16, r30
    10ea:	60 91 59 03 	lds	r22, 0x0359	; 0x800359 <__iob+0x2>
    10ee:	70 91 5a 03 	lds	r23, 0x035A	; 0x80035a <__iob+0x3>
    10f2:	db 01       	movw	r26, r22
    10f4:	18 96       	adiw	r26, 0x08	; 8
    10f6:	ed 91       	ld	r30, X+
    10f8:	fc 91       	ld	r31, X
    10fa:	19 97       	sbiw	r26, 0x09	; 9
    10fc:	88 23       	and	r24, r24
    10fe:	31 f0       	breq	.+12     	; 0x110c <puts+0x44>
    1100:	19 95       	eicall
    1102:	89 2b       	or	r24, r25
    1104:	79 f3       	breq	.-34     	; 0x10e4 <puts+0x1c>
    1106:	df ef       	ldi	r29, 0xFF	; 255
    1108:	cf ef       	ldi	r28, 0xFF	; 255
    110a:	ec cf       	rjmp	.-40     	; 0x10e4 <puts+0x1c>
    110c:	8a e0       	ldi	r24, 0x0A	; 10
    110e:	19 95       	eicall
    1110:	89 2b       	or	r24, r25
    1112:	19 f0       	breq	.+6      	; 0x111a <puts+0x52>
    1114:	8f ef       	ldi	r24, 0xFF	; 255
    1116:	9f ef       	ldi	r25, 0xFF	; 255
    1118:	02 c0       	rjmp	.+4      	; 0x111e <puts+0x56>
    111a:	8d 2f       	mov	r24, r29
    111c:	9c 2f       	mov	r25, r28
    111e:	df 91       	pop	r29
    1120:	cf 91       	pop	r28
    1122:	1f 91       	pop	r17
    1124:	0f 91       	pop	r16
    1126:	08 95       	ret

00001128 <vfprintf>:
    1128:	2f 92       	push	r2
    112a:	3f 92       	push	r3
    112c:	4f 92       	push	r4
    112e:	5f 92       	push	r5
    1130:	6f 92       	push	r6
    1132:	7f 92       	push	r7
    1134:	8f 92       	push	r8
    1136:	9f 92       	push	r9
    1138:	af 92       	push	r10
    113a:	bf 92       	push	r11
    113c:	cf 92       	push	r12
    113e:	df 92       	push	r13
    1140:	ef 92       	push	r14
    1142:	ff 92       	push	r15
    1144:	0f 93       	push	r16
    1146:	1f 93       	push	r17
    1148:	cf 93       	push	r28
    114a:	df 93       	push	r29
    114c:	cd b7       	in	r28, 0x3d	; 61
    114e:	de b7       	in	r29, 0x3e	; 62
    1150:	2b 97       	sbiw	r28, 0x0b	; 11
    1152:	0f b6       	in	r0, 0x3f	; 63
    1154:	f8 94       	cli
    1156:	de bf       	out	0x3e, r29	; 62
    1158:	0f be       	out	0x3f, r0	; 63
    115a:	cd bf       	out	0x3d, r28	; 61
    115c:	6c 01       	movw	r12, r24
    115e:	7b 01       	movw	r14, r22
    1160:	8a 01       	movw	r16, r20
    1162:	fc 01       	movw	r30, r24
    1164:	17 82       	std	Z+7, r1	; 0x07
    1166:	16 82       	std	Z+6, r1	; 0x06
    1168:	83 81       	ldd	r24, Z+3	; 0x03
    116a:	81 ff       	sbrs	r24, 1
    116c:	bf c1       	rjmp	.+894    	; 0x14ec <vfprintf+0x3c4>
    116e:	ce 01       	movw	r24, r28
    1170:	01 96       	adiw	r24, 0x01	; 1
    1172:	3c 01       	movw	r6, r24
    1174:	f6 01       	movw	r30, r12
    1176:	93 81       	ldd	r25, Z+3	; 0x03
    1178:	f7 01       	movw	r30, r14
    117a:	93 fd       	sbrc	r25, 3
    117c:	85 91       	lpm	r24, Z+
    117e:	93 ff       	sbrs	r25, 3
    1180:	81 91       	ld	r24, Z+
    1182:	7f 01       	movw	r14, r30
    1184:	88 23       	and	r24, r24
    1186:	09 f4       	brne	.+2      	; 0x118a <vfprintf+0x62>
    1188:	ad c1       	rjmp	.+858    	; 0x14e4 <vfprintf+0x3bc>
    118a:	85 32       	cpi	r24, 0x25	; 37
    118c:	39 f4       	brne	.+14     	; 0x119c <vfprintf+0x74>
    118e:	93 fd       	sbrc	r25, 3
    1190:	85 91       	lpm	r24, Z+
    1192:	93 ff       	sbrs	r25, 3
    1194:	81 91       	ld	r24, Z+
    1196:	7f 01       	movw	r14, r30
    1198:	85 32       	cpi	r24, 0x25	; 37
    119a:	21 f4       	brne	.+8      	; 0x11a4 <vfprintf+0x7c>
    119c:	b6 01       	movw	r22, r12
    119e:	90 e0       	ldi	r25, 0x00	; 0
    11a0:	18 d3       	rcall	.+1584   	; 0x17d2 <fputc>
    11a2:	e8 cf       	rjmp	.-48     	; 0x1174 <vfprintf+0x4c>
    11a4:	91 2c       	mov	r9, r1
    11a6:	21 2c       	mov	r2, r1
    11a8:	31 2c       	mov	r3, r1
    11aa:	ff e1       	ldi	r31, 0x1F	; 31
    11ac:	f3 15       	cp	r31, r3
    11ae:	d8 f0       	brcs	.+54     	; 0x11e6 <vfprintf+0xbe>
    11b0:	8b 32       	cpi	r24, 0x2B	; 43
    11b2:	79 f0       	breq	.+30     	; 0x11d2 <vfprintf+0xaa>
    11b4:	38 f4       	brcc	.+14     	; 0x11c4 <vfprintf+0x9c>
    11b6:	80 32       	cpi	r24, 0x20	; 32
    11b8:	79 f0       	breq	.+30     	; 0x11d8 <vfprintf+0xb0>
    11ba:	83 32       	cpi	r24, 0x23	; 35
    11bc:	a1 f4       	brne	.+40     	; 0x11e6 <vfprintf+0xbe>
    11be:	23 2d       	mov	r18, r3
    11c0:	20 61       	ori	r18, 0x10	; 16
    11c2:	1d c0       	rjmp	.+58     	; 0x11fe <vfprintf+0xd6>
    11c4:	8d 32       	cpi	r24, 0x2D	; 45
    11c6:	61 f0       	breq	.+24     	; 0x11e0 <vfprintf+0xb8>
    11c8:	80 33       	cpi	r24, 0x30	; 48
    11ca:	69 f4       	brne	.+26     	; 0x11e6 <vfprintf+0xbe>
    11cc:	23 2d       	mov	r18, r3
    11ce:	21 60       	ori	r18, 0x01	; 1
    11d0:	16 c0       	rjmp	.+44     	; 0x11fe <vfprintf+0xd6>
    11d2:	83 2d       	mov	r24, r3
    11d4:	82 60       	ori	r24, 0x02	; 2
    11d6:	38 2e       	mov	r3, r24
    11d8:	e3 2d       	mov	r30, r3
    11da:	e4 60       	ori	r30, 0x04	; 4
    11dc:	3e 2e       	mov	r3, r30
    11de:	2a c0       	rjmp	.+84     	; 0x1234 <vfprintf+0x10c>
    11e0:	f3 2d       	mov	r31, r3
    11e2:	f8 60       	ori	r31, 0x08	; 8
    11e4:	1d c0       	rjmp	.+58     	; 0x1220 <vfprintf+0xf8>
    11e6:	37 fc       	sbrc	r3, 7
    11e8:	2d c0       	rjmp	.+90     	; 0x1244 <vfprintf+0x11c>
    11ea:	20 ed       	ldi	r18, 0xD0	; 208
    11ec:	28 0f       	add	r18, r24
    11ee:	2a 30       	cpi	r18, 0x0A	; 10
    11f0:	40 f0       	brcs	.+16     	; 0x1202 <vfprintf+0xda>
    11f2:	8e 32       	cpi	r24, 0x2E	; 46
    11f4:	b9 f4       	brne	.+46     	; 0x1224 <vfprintf+0xfc>
    11f6:	36 fc       	sbrc	r3, 6
    11f8:	75 c1       	rjmp	.+746    	; 0x14e4 <vfprintf+0x3bc>
    11fa:	23 2d       	mov	r18, r3
    11fc:	20 64       	ori	r18, 0x40	; 64
    11fe:	32 2e       	mov	r3, r18
    1200:	19 c0       	rjmp	.+50     	; 0x1234 <vfprintf+0x10c>
    1202:	36 fe       	sbrs	r3, 6
    1204:	06 c0       	rjmp	.+12     	; 0x1212 <vfprintf+0xea>
    1206:	8a e0       	ldi	r24, 0x0A	; 10
    1208:	98 9e       	mul	r9, r24
    120a:	20 0d       	add	r18, r0
    120c:	11 24       	eor	r1, r1
    120e:	92 2e       	mov	r9, r18
    1210:	11 c0       	rjmp	.+34     	; 0x1234 <vfprintf+0x10c>
    1212:	ea e0       	ldi	r30, 0x0A	; 10
    1214:	2e 9e       	mul	r2, r30
    1216:	20 0d       	add	r18, r0
    1218:	11 24       	eor	r1, r1
    121a:	22 2e       	mov	r2, r18
    121c:	f3 2d       	mov	r31, r3
    121e:	f0 62       	ori	r31, 0x20	; 32
    1220:	3f 2e       	mov	r3, r31
    1222:	08 c0       	rjmp	.+16     	; 0x1234 <vfprintf+0x10c>
    1224:	8c 36       	cpi	r24, 0x6C	; 108
    1226:	21 f4       	brne	.+8      	; 0x1230 <vfprintf+0x108>
    1228:	83 2d       	mov	r24, r3
    122a:	80 68       	ori	r24, 0x80	; 128
    122c:	38 2e       	mov	r3, r24
    122e:	02 c0       	rjmp	.+4      	; 0x1234 <vfprintf+0x10c>
    1230:	88 36       	cpi	r24, 0x68	; 104
    1232:	41 f4       	brne	.+16     	; 0x1244 <vfprintf+0x11c>
    1234:	f7 01       	movw	r30, r14
    1236:	93 fd       	sbrc	r25, 3
    1238:	85 91       	lpm	r24, Z+
    123a:	93 ff       	sbrs	r25, 3
    123c:	81 91       	ld	r24, Z+
    123e:	7f 01       	movw	r14, r30
    1240:	81 11       	cpse	r24, r1
    1242:	b3 cf       	rjmp	.-154    	; 0x11aa <vfprintf+0x82>
    1244:	98 2f       	mov	r25, r24
    1246:	9f 7d       	andi	r25, 0xDF	; 223
    1248:	95 54       	subi	r25, 0x45	; 69
    124a:	93 30       	cpi	r25, 0x03	; 3
    124c:	28 f4       	brcc	.+10     	; 0x1258 <vfprintf+0x130>
    124e:	0c 5f       	subi	r16, 0xFC	; 252
    1250:	1f 4f       	sbci	r17, 0xFF	; 255
    1252:	9f e3       	ldi	r25, 0x3F	; 63
    1254:	99 83       	std	Y+1, r25	; 0x01
    1256:	0d c0       	rjmp	.+26     	; 0x1272 <vfprintf+0x14a>
    1258:	83 36       	cpi	r24, 0x63	; 99
    125a:	31 f0       	breq	.+12     	; 0x1268 <vfprintf+0x140>
    125c:	83 37       	cpi	r24, 0x73	; 115
    125e:	71 f0       	breq	.+28     	; 0x127c <vfprintf+0x154>
    1260:	83 35       	cpi	r24, 0x53	; 83
    1262:	09 f0       	breq	.+2      	; 0x1266 <vfprintf+0x13e>
    1264:	55 c0       	rjmp	.+170    	; 0x1310 <vfprintf+0x1e8>
    1266:	20 c0       	rjmp	.+64     	; 0x12a8 <vfprintf+0x180>
    1268:	f8 01       	movw	r30, r16
    126a:	80 81       	ld	r24, Z
    126c:	89 83       	std	Y+1, r24	; 0x01
    126e:	0e 5f       	subi	r16, 0xFE	; 254
    1270:	1f 4f       	sbci	r17, 0xFF	; 255
    1272:	88 24       	eor	r8, r8
    1274:	83 94       	inc	r8
    1276:	91 2c       	mov	r9, r1
    1278:	53 01       	movw	r10, r6
    127a:	12 c0       	rjmp	.+36     	; 0x12a0 <vfprintf+0x178>
    127c:	28 01       	movw	r4, r16
    127e:	f2 e0       	ldi	r31, 0x02	; 2
    1280:	4f 0e       	add	r4, r31
    1282:	51 1c       	adc	r5, r1
    1284:	f8 01       	movw	r30, r16
    1286:	a0 80       	ld	r10, Z
    1288:	b1 80       	ldd	r11, Z+1	; 0x01
    128a:	36 fe       	sbrs	r3, 6
    128c:	03 c0       	rjmp	.+6      	; 0x1294 <vfprintf+0x16c>
    128e:	69 2d       	mov	r22, r9
    1290:	70 e0       	ldi	r23, 0x00	; 0
    1292:	02 c0       	rjmp	.+4      	; 0x1298 <vfprintf+0x170>
    1294:	6f ef       	ldi	r22, 0xFF	; 255
    1296:	7f ef       	ldi	r23, 0xFF	; 255
    1298:	c5 01       	movw	r24, r10
    129a:	90 d2       	rcall	.+1312   	; 0x17bc <strnlen>
    129c:	4c 01       	movw	r8, r24
    129e:	82 01       	movw	r16, r4
    12a0:	f3 2d       	mov	r31, r3
    12a2:	ff 77       	andi	r31, 0x7F	; 127
    12a4:	3f 2e       	mov	r3, r31
    12a6:	15 c0       	rjmp	.+42     	; 0x12d2 <vfprintf+0x1aa>
    12a8:	28 01       	movw	r4, r16
    12aa:	22 e0       	ldi	r18, 0x02	; 2
    12ac:	42 0e       	add	r4, r18
    12ae:	51 1c       	adc	r5, r1
    12b0:	f8 01       	movw	r30, r16
    12b2:	a0 80       	ld	r10, Z
    12b4:	b1 80       	ldd	r11, Z+1	; 0x01
    12b6:	36 fe       	sbrs	r3, 6
    12b8:	03 c0       	rjmp	.+6      	; 0x12c0 <vfprintf+0x198>
    12ba:	69 2d       	mov	r22, r9
    12bc:	70 e0       	ldi	r23, 0x00	; 0
    12be:	02 c0       	rjmp	.+4      	; 0x12c4 <vfprintf+0x19c>
    12c0:	6f ef       	ldi	r22, 0xFF	; 255
    12c2:	7f ef       	ldi	r23, 0xFF	; 255
    12c4:	c5 01       	movw	r24, r10
    12c6:	68 d2       	rcall	.+1232   	; 0x1798 <strnlen_P>
    12c8:	4c 01       	movw	r8, r24
    12ca:	f3 2d       	mov	r31, r3
    12cc:	f0 68       	ori	r31, 0x80	; 128
    12ce:	3f 2e       	mov	r3, r31
    12d0:	82 01       	movw	r16, r4
    12d2:	33 fc       	sbrc	r3, 3
    12d4:	19 c0       	rjmp	.+50     	; 0x1308 <vfprintf+0x1e0>
    12d6:	82 2d       	mov	r24, r2
    12d8:	90 e0       	ldi	r25, 0x00	; 0
    12da:	88 16       	cp	r8, r24
    12dc:	99 06       	cpc	r9, r25
    12de:	a0 f4       	brcc	.+40     	; 0x1308 <vfprintf+0x1e0>
    12e0:	b6 01       	movw	r22, r12
    12e2:	80 e2       	ldi	r24, 0x20	; 32
    12e4:	90 e0       	ldi	r25, 0x00	; 0
    12e6:	75 d2       	rcall	.+1258   	; 0x17d2 <fputc>
    12e8:	2a 94       	dec	r2
    12ea:	f5 cf       	rjmp	.-22     	; 0x12d6 <vfprintf+0x1ae>
    12ec:	f5 01       	movw	r30, r10
    12ee:	37 fc       	sbrc	r3, 7
    12f0:	85 91       	lpm	r24, Z+
    12f2:	37 fe       	sbrs	r3, 7
    12f4:	81 91       	ld	r24, Z+
    12f6:	5f 01       	movw	r10, r30
    12f8:	b6 01       	movw	r22, r12
    12fa:	90 e0       	ldi	r25, 0x00	; 0
    12fc:	6a d2       	rcall	.+1236   	; 0x17d2 <fputc>
    12fe:	21 10       	cpse	r2, r1
    1300:	2a 94       	dec	r2
    1302:	21 e0       	ldi	r18, 0x01	; 1
    1304:	82 1a       	sub	r8, r18
    1306:	91 08       	sbc	r9, r1
    1308:	81 14       	cp	r8, r1
    130a:	91 04       	cpc	r9, r1
    130c:	79 f7       	brne	.-34     	; 0x12ec <vfprintf+0x1c4>
    130e:	e1 c0       	rjmp	.+450    	; 0x14d2 <vfprintf+0x3aa>
    1310:	84 36       	cpi	r24, 0x64	; 100
    1312:	11 f0       	breq	.+4      	; 0x1318 <vfprintf+0x1f0>
    1314:	89 36       	cpi	r24, 0x69	; 105
    1316:	39 f5       	brne	.+78     	; 0x1366 <vfprintf+0x23e>
    1318:	f8 01       	movw	r30, r16
    131a:	37 fe       	sbrs	r3, 7
    131c:	07 c0       	rjmp	.+14     	; 0x132c <vfprintf+0x204>
    131e:	60 81       	ld	r22, Z
    1320:	71 81       	ldd	r23, Z+1	; 0x01
    1322:	82 81       	ldd	r24, Z+2	; 0x02
    1324:	93 81       	ldd	r25, Z+3	; 0x03
    1326:	0c 5f       	subi	r16, 0xFC	; 252
    1328:	1f 4f       	sbci	r17, 0xFF	; 255
    132a:	08 c0       	rjmp	.+16     	; 0x133c <vfprintf+0x214>
    132c:	60 81       	ld	r22, Z
    132e:	71 81       	ldd	r23, Z+1	; 0x01
    1330:	07 2e       	mov	r0, r23
    1332:	00 0c       	add	r0, r0
    1334:	88 0b       	sbc	r24, r24
    1336:	99 0b       	sbc	r25, r25
    1338:	0e 5f       	subi	r16, 0xFE	; 254
    133a:	1f 4f       	sbci	r17, 0xFF	; 255
    133c:	f3 2d       	mov	r31, r3
    133e:	ff 76       	andi	r31, 0x6F	; 111
    1340:	3f 2e       	mov	r3, r31
    1342:	97 ff       	sbrs	r25, 7
    1344:	09 c0       	rjmp	.+18     	; 0x1358 <vfprintf+0x230>
    1346:	90 95       	com	r25
    1348:	80 95       	com	r24
    134a:	70 95       	com	r23
    134c:	61 95       	neg	r22
    134e:	7f 4f       	sbci	r23, 0xFF	; 255
    1350:	8f 4f       	sbci	r24, 0xFF	; 255
    1352:	9f 4f       	sbci	r25, 0xFF	; 255
    1354:	f0 68       	ori	r31, 0x80	; 128
    1356:	3f 2e       	mov	r3, r31
    1358:	2a e0       	ldi	r18, 0x0A	; 10
    135a:	30 e0       	ldi	r19, 0x00	; 0
    135c:	a3 01       	movw	r20, r6
    135e:	75 d2       	rcall	.+1258   	; 0x184a <__ultoa_invert>
    1360:	88 2e       	mov	r8, r24
    1362:	86 18       	sub	r8, r6
    1364:	44 c0       	rjmp	.+136    	; 0x13ee <vfprintf+0x2c6>
    1366:	85 37       	cpi	r24, 0x75	; 117
    1368:	31 f4       	brne	.+12     	; 0x1376 <vfprintf+0x24e>
    136a:	23 2d       	mov	r18, r3
    136c:	2f 7e       	andi	r18, 0xEF	; 239
    136e:	b2 2e       	mov	r11, r18
    1370:	2a e0       	ldi	r18, 0x0A	; 10
    1372:	30 e0       	ldi	r19, 0x00	; 0
    1374:	25 c0       	rjmp	.+74     	; 0x13c0 <vfprintf+0x298>
    1376:	93 2d       	mov	r25, r3
    1378:	99 7f       	andi	r25, 0xF9	; 249
    137a:	b9 2e       	mov	r11, r25
    137c:	8f 36       	cpi	r24, 0x6F	; 111
    137e:	c1 f0       	breq	.+48     	; 0x13b0 <vfprintf+0x288>
    1380:	18 f4       	brcc	.+6      	; 0x1388 <vfprintf+0x260>
    1382:	88 35       	cpi	r24, 0x58	; 88
    1384:	79 f0       	breq	.+30     	; 0x13a4 <vfprintf+0x27c>
    1386:	ae c0       	rjmp	.+348    	; 0x14e4 <vfprintf+0x3bc>
    1388:	80 37       	cpi	r24, 0x70	; 112
    138a:	19 f0       	breq	.+6      	; 0x1392 <vfprintf+0x26a>
    138c:	88 37       	cpi	r24, 0x78	; 120
    138e:	21 f0       	breq	.+8      	; 0x1398 <vfprintf+0x270>
    1390:	a9 c0       	rjmp	.+338    	; 0x14e4 <vfprintf+0x3bc>
    1392:	e9 2f       	mov	r30, r25
    1394:	e0 61       	ori	r30, 0x10	; 16
    1396:	be 2e       	mov	r11, r30
    1398:	b4 fe       	sbrs	r11, 4
    139a:	0d c0       	rjmp	.+26     	; 0x13b6 <vfprintf+0x28e>
    139c:	fb 2d       	mov	r31, r11
    139e:	f4 60       	ori	r31, 0x04	; 4
    13a0:	bf 2e       	mov	r11, r31
    13a2:	09 c0       	rjmp	.+18     	; 0x13b6 <vfprintf+0x28e>
    13a4:	34 fe       	sbrs	r3, 4
    13a6:	0a c0       	rjmp	.+20     	; 0x13bc <vfprintf+0x294>
    13a8:	29 2f       	mov	r18, r25
    13aa:	26 60       	ori	r18, 0x06	; 6
    13ac:	b2 2e       	mov	r11, r18
    13ae:	06 c0       	rjmp	.+12     	; 0x13bc <vfprintf+0x294>
    13b0:	28 e0       	ldi	r18, 0x08	; 8
    13b2:	30 e0       	ldi	r19, 0x00	; 0
    13b4:	05 c0       	rjmp	.+10     	; 0x13c0 <vfprintf+0x298>
    13b6:	20 e1       	ldi	r18, 0x10	; 16
    13b8:	30 e0       	ldi	r19, 0x00	; 0
    13ba:	02 c0       	rjmp	.+4      	; 0x13c0 <vfprintf+0x298>
    13bc:	20 e1       	ldi	r18, 0x10	; 16
    13be:	32 e0       	ldi	r19, 0x02	; 2
    13c0:	f8 01       	movw	r30, r16
    13c2:	b7 fe       	sbrs	r11, 7
    13c4:	07 c0       	rjmp	.+14     	; 0x13d4 <vfprintf+0x2ac>
    13c6:	60 81       	ld	r22, Z
    13c8:	71 81       	ldd	r23, Z+1	; 0x01
    13ca:	82 81       	ldd	r24, Z+2	; 0x02
    13cc:	93 81       	ldd	r25, Z+3	; 0x03
    13ce:	0c 5f       	subi	r16, 0xFC	; 252
    13d0:	1f 4f       	sbci	r17, 0xFF	; 255
    13d2:	06 c0       	rjmp	.+12     	; 0x13e0 <vfprintf+0x2b8>
    13d4:	60 81       	ld	r22, Z
    13d6:	71 81       	ldd	r23, Z+1	; 0x01
    13d8:	80 e0       	ldi	r24, 0x00	; 0
    13da:	90 e0       	ldi	r25, 0x00	; 0
    13dc:	0e 5f       	subi	r16, 0xFE	; 254
    13de:	1f 4f       	sbci	r17, 0xFF	; 255
    13e0:	a3 01       	movw	r20, r6
    13e2:	33 d2       	rcall	.+1126   	; 0x184a <__ultoa_invert>
    13e4:	88 2e       	mov	r8, r24
    13e6:	86 18       	sub	r8, r6
    13e8:	fb 2d       	mov	r31, r11
    13ea:	ff 77       	andi	r31, 0x7F	; 127
    13ec:	3f 2e       	mov	r3, r31
    13ee:	36 fe       	sbrs	r3, 6
    13f0:	0d c0       	rjmp	.+26     	; 0x140c <vfprintf+0x2e4>
    13f2:	23 2d       	mov	r18, r3
    13f4:	2e 7f       	andi	r18, 0xFE	; 254
    13f6:	a2 2e       	mov	r10, r18
    13f8:	89 14       	cp	r8, r9
    13fa:	58 f4       	brcc	.+22     	; 0x1412 <vfprintf+0x2ea>
    13fc:	34 fe       	sbrs	r3, 4
    13fe:	0b c0       	rjmp	.+22     	; 0x1416 <vfprintf+0x2ee>
    1400:	32 fc       	sbrc	r3, 2
    1402:	09 c0       	rjmp	.+18     	; 0x1416 <vfprintf+0x2ee>
    1404:	83 2d       	mov	r24, r3
    1406:	8e 7e       	andi	r24, 0xEE	; 238
    1408:	a8 2e       	mov	r10, r24
    140a:	05 c0       	rjmp	.+10     	; 0x1416 <vfprintf+0x2ee>
    140c:	b8 2c       	mov	r11, r8
    140e:	a3 2c       	mov	r10, r3
    1410:	03 c0       	rjmp	.+6      	; 0x1418 <vfprintf+0x2f0>
    1412:	b8 2c       	mov	r11, r8
    1414:	01 c0       	rjmp	.+2      	; 0x1418 <vfprintf+0x2f0>
    1416:	b9 2c       	mov	r11, r9
    1418:	a4 fe       	sbrs	r10, 4
    141a:	0f c0       	rjmp	.+30     	; 0x143a <vfprintf+0x312>
    141c:	fe 01       	movw	r30, r28
    141e:	e8 0d       	add	r30, r8
    1420:	f1 1d       	adc	r31, r1
    1422:	80 81       	ld	r24, Z
    1424:	80 33       	cpi	r24, 0x30	; 48
    1426:	21 f4       	brne	.+8      	; 0x1430 <vfprintf+0x308>
    1428:	9a 2d       	mov	r25, r10
    142a:	99 7e       	andi	r25, 0xE9	; 233
    142c:	a9 2e       	mov	r10, r25
    142e:	09 c0       	rjmp	.+18     	; 0x1442 <vfprintf+0x31a>
    1430:	a2 fe       	sbrs	r10, 2
    1432:	06 c0       	rjmp	.+12     	; 0x1440 <vfprintf+0x318>
    1434:	b3 94       	inc	r11
    1436:	b3 94       	inc	r11
    1438:	04 c0       	rjmp	.+8      	; 0x1442 <vfprintf+0x31a>
    143a:	8a 2d       	mov	r24, r10
    143c:	86 78       	andi	r24, 0x86	; 134
    143e:	09 f0       	breq	.+2      	; 0x1442 <vfprintf+0x31a>
    1440:	b3 94       	inc	r11
    1442:	a3 fc       	sbrc	r10, 3
    1444:	10 c0       	rjmp	.+32     	; 0x1466 <vfprintf+0x33e>
    1446:	a0 fe       	sbrs	r10, 0
    1448:	06 c0       	rjmp	.+12     	; 0x1456 <vfprintf+0x32e>
    144a:	b2 14       	cp	r11, r2
    144c:	80 f4       	brcc	.+32     	; 0x146e <vfprintf+0x346>
    144e:	28 0c       	add	r2, r8
    1450:	92 2c       	mov	r9, r2
    1452:	9b 18       	sub	r9, r11
    1454:	0d c0       	rjmp	.+26     	; 0x1470 <vfprintf+0x348>
    1456:	b2 14       	cp	r11, r2
    1458:	58 f4       	brcc	.+22     	; 0x1470 <vfprintf+0x348>
    145a:	b6 01       	movw	r22, r12
    145c:	80 e2       	ldi	r24, 0x20	; 32
    145e:	90 e0       	ldi	r25, 0x00	; 0
    1460:	b8 d1       	rcall	.+880    	; 0x17d2 <fputc>
    1462:	b3 94       	inc	r11
    1464:	f8 cf       	rjmp	.-16     	; 0x1456 <vfprintf+0x32e>
    1466:	b2 14       	cp	r11, r2
    1468:	18 f4       	brcc	.+6      	; 0x1470 <vfprintf+0x348>
    146a:	2b 18       	sub	r2, r11
    146c:	02 c0       	rjmp	.+4      	; 0x1472 <vfprintf+0x34a>
    146e:	98 2c       	mov	r9, r8
    1470:	21 2c       	mov	r2, r1
    1472:	a4 fe       	sbrs	r10, 4
    1474:	0f c0       	rjmp	.+30     	; 0x1494 <vfprintf+0x36c>
    1476:	b6 01       	movw	r22, r12
    1478:	80 e3       	ldi	r24, 0x30	; 48
    147a:	90 e0       	ldi	r25, 0x00	; 0
    147c:	aa d1       	rcall	.+852    	; 0x17d2 <fputc>
    147e:	a2 fe       	sbrs	r10, 2
    1480:	16 c0       	rjmp	.+44     	; 0x14ae <vfprintf+0x386>
    1482:	a1 fc       	sbrc	r10, 1
    1484:	03 c0       	rjmp	.+6      	; 0x148c <vfprintf+0x364>
    1486:	88 e7       	ldi	r24, 0x78	; 120
    1488:	90 e0       	ldi	r25, 0x00	; 0
    148a:	02 c0       	rjmp	.+4      	; 0x1490 <vfprintf+0x368>
    148c:	88 e5       	ldi	r24, 0x58	; 88
    148e:	90 e0       	ldi	r25, 0x00	; 0
    1490:	b6 01       	movw	r22, r12
    1492:	0c c0       	rjmp	.+24     	; 0x14ac <vfprintf+0x384>
    1494:	8a 2d       	mov	r24, r10
    1496:	86 78       	andi	r24, 0x86	; 134
    1498:	51 f0       	breq	.+20     	; 0x14ae <vfprintf+0x386>
    149a:	a1 fe       	sbrs	r10, 1
    149c:	02 c0       	rjmp	.+4      	; 0x14a2 <vfprintf+0x37a>
    149e:	8b e2       	ldi	r24, 0x2B	; 43
    14a0:	01 c0       	rjmp	.+2      	; 0x14a4 <vfprintf+0x37c>
    14a2:	80 e2       	ldi	r24, 0x20	; 32
    14a4:	a7 fc       	sbrc	r10, 7
    14a6:	8d e2       	ldi	r24, 0x2D	; 45
    14a8:	b6 01       	movw	r22, r12
    14aa:	90 e0       	ldi	r25, 0x00	; 0
    14ac:	92 d1       	rcall	.+804    	; 0x17d2 <fputc>
    14ae:	89 14       	cp	r8, r9
    14b0:	30 f4       	brcc	.+12     	; 0x14be <vfprintf+0x396>
    14b2:	b6 01       	movw	r22, r12
    14b4:	80 e3       	ldi	r24, 0x30	; 48
    14b6:	90 e0       	ldi	r25, 0x00	; 0
    14b8:	8c d1       	rcall	.+792    	; 0x17d2 <fputc>
    14ba:	9a 94       	dec	r9
    14bc:	f8 cf       	rjmp	.-16     	; 0x14ae <vfprintf+0x386>
    14be:	8a 94       	dec	r8
    14c0:	f3 01       	movw	r30, r6
    14c2:	e8 0d       	add	r30, r8
    14c4:	f1 1d       	adc	r31, r1
    14c6:	80 81       	ld	r24, Z
    14c8:	b6 01       	movw	r22, r12
    14ca:	90 e0       	ldi	r25, 0x00	; 0
    14cc:	82 d1       	rcall	.+772    	; 0x17d2 <fputc>
    14ce:	81 10       	cpse	r8, r1
    14d0:	f6 cf       	rjmp	.-20     	; 0x14be <vfprintf+0x396>
    14d2:	22 20       	and	r2, r2
    14d4:	09 f4       	brne	.+2      	; 0x14d8 <vfprintf+0x3b0>
    14d6:	4e ce       	rjmp	.-868    	; 0x1174 <vfprintf+0x4c>
    14d8:	b6 01       	movw	r22, r12
    14da:	80 e2       	ldi	r24, 0x20	; 32
    14dc:	90 e0       	ldi	r25, 0x00	; 0
    14de:	79 d1       	rcall	.+754    	; 0x17d2 <fputc>
    14e0:	2a 94       	dec	r2
    14e2:	f7 cf       	rjmp	.-18     	; 0x14d2 <vfprintf+0x3aa>
    14e4:	f6 01       	movw	r30, r12
    14e6:	86 81       	ldd	r24, Z+6	; 0x06
    14e8:	97 81       	ldd	r25, Z+7	; 0x07
    14ea:	02 c0       	rjmp	.+4      	; 0x14f0 <vfprintf+0x3c8>
    14ec:	8f ef       	ldi	r24, 0xFF	; 255
    14ee:	9f ef       	ldi	r25, 0xFF	; 255
    14f0:	2b 96       	adiw	r28, 0x0b	; 11
    14f2:	0f b6       	in	r0, 0x3f	; 63
    14f4:	f8 94       	cli
    14f6:	de bf       	out	0x3e, r29	; 62
    14f8:	0f be       	out	0x3f, r0	; 63
    14fa:	cd bf       	out	0x3d, r28	; 61
    14fc:	df 91       	pop	r29
    14fe:	cf 91       	pop	r28
    1500:	1f 91       	pop	r17
    1502:	0f 91       	pop	r16
    1504:	ff 90       	pop	r15
    1506:	ef 90       	pop	r14
    1508:	df 90       	pop	r13
    150a:	cf 90       	pop	r12
    150c:	bf 90       	pop	r11
    150e:	af 90       	pop	r10
    1510:	9f 90       	pop	r9
    1512:	8f 90       	pop	r8
    1514:	7f 90       	pop	r7
    1516:	6f 90       	pop	r6
    1518:	5f 90       	pop	r5
    151a:	4f 90       	pop	r4
    151c:	3f 90       	pop	r3
    151e:	2f 90       	pop	r2
    1520:	08 95       	ret

00001522 <calloc>:
    1522:	0f 93       	push	r16
    1524:	1f 93       	push	r17
    1526:	cf 93       	push	r28
    1528:	df 93       	push	r29
    152a:	86 9f       	mul	r24, r22
    152c:	80 01       	movw	r16, r0
    152e:	87 9f       	mul	r24, r23
    1530:	10 0d       	add	r17, r0
    1532:	96 9f       	mul	r25, r22
    1534:	10 0d       	add	r17, r0
    1536:	11 24       	eor	r1, r1
    1538:	c8 01       	movw	r24, r16
    153a:	0d d0       	rcall	.+26     	; 0x1556 <malloc>
    153c:	ec 01       	movw	r28, r24
    153e:	00 97       	sbiw	r24, 0x00	; 0
    1540:	21 f0       	breq	.+8      	; 0x154a <calloc+0x28>
    1542:	a8 01       	movw	r20, r16
    1544:	60 e0       	ldi	r22, 0x00	; 0
    1546:	70 e0       	ldi	r23, 0x00	; 0
    1548:	32 d1       	rcall	.+612    	; 0x17ae <memset>
    154a:	ce 01       	movw	r24, r28
    154c:	df 91       	pop	r29
    154e:	cf 91       	pop	r28
    1550:	1f 91       	pop	r17
    1552:	0f 91       	pop	r16
    1554:	08 95       	ret

00001556 <malloc>:
    1556:	0f 93       	push	r16
    1558:	1f 93       	push	r17
    155a:	cf 93       	push	r28
    155c:	df 93       	push	r29
    155e:	82 30       	cpi	r24, 0x02	; 2
    1560:	91 05       	cpc	r25, r1
    1562:	10 f4       	brcc	.+4      	; 0x1568 <malloc+0x12>
    1564:	82 e0       	ldi	r24, 0x02	; 2
    1566:	90 e0       	ldi	r25, 0x00	; 0
    1568:	e0 91 5f 03 	lds	r30, 0x035F	; 0x80035f <__flp>
    156c:	f0 91 60 03 	lds	r31, 0x0360	; 0x800360 <__flp+0x1>
    1570:	20 e0       	ldi	r18, 0x00	; 0
    1572:	30 e0       	ldi	r19, 0x00	; 0
    1574:	a0 e0       	ldi	r26, 0x00	; 0
    1576:	b0 e0       	ldi	r27, 0x00	; 0
    1578:	30 97       	sbiw	r30, 0x00	; 0
    157a:	19 f1       	breq	.+70     	; 0x15c2 <malloc+0x6c>
    157c:	40 81       	ld	r20, Z
    157e:	51 81       	ldd	r21, Z+1	; 0x01
    1580:	02 81       	ldd	r16, Z+2	; 0x02
    1582:	13 81       	ldd	r17, Z+3	; 0x03
    1584:	48 17       	cp	r20, r24
    1586:	59 07       	cpc	r21, r25
    1588:	c8 f0       	brcs	.+50     	; 0x15bc <malloc+0x66>
    158a:	84 17       	cp	r24, r20
    158c:	95 07       	cpc	r25, r21
    158e:	69 f4       	brne	.+26     	; 0x15aa <malloc+0x54>
    1590:	10 97       	sbiw	r26, 0x00	; 0
    1592:	31 f0       	breq	.+12     	; 0x15a0 <malloc+0x4a>
    1594:	12 96       	adiw	r26, 0x02	; 2
    1596:	0c 93       	st	X, r16
    1598:	12 97       	sbiw	r26, 0x02	; 2
    159a:	13 96       	adiw	r26, 0x03	; 3
    159c:	1c 93       	st	X, r17
    159e:	27 c0       	rjmp	.+78     	; 0x15ee <malloc+0x98>
    15a0:	00 93 5f 03 	sts	0x035F, r16	; 0x80035f <__flp>
    15a4:	10 93 60 03 	sts	0x0360, r17	; 0x800360 <__flp+0x1>
    15a8:	22 c0       	rjmp	.+68     	; 0x15ee <malloc+0x98>
    15aa:	21 15       	cp	r18, r1
    15ac:	31 05       	cpc	r19, r1
    15ae:	19 f0       	breq	.+6      	; 0x15b6 <malloc+0x60>
    15b0:	42 17       	cp	r20, r18
    15b2:	53 07       	cpc	r21, r19
    15b4:	18 f4       	brcc	.+6      	; 0x15bc <malloc+0x66>
    15b6:	9a 01       	movw	r18, r20
    15b8:	bd 01       	movw	r22, r26
    15ba:	ef 01       	movw	r28, r30
    15bc:	df 01       	movw	r26, r30
    15be:	f8 01       	movw	r30, r16
    15c0:	db cf       	rjmp	.-74     	; 0x1578 <malloc+0x22>
    15c2:	21 15       	cp	r18, r1
    15c4:	31 05       	cpc	r19, r1
    15c6:	f9 f0       	breq	.+62     	; 0x1606 <malloc+0xb0>
    15c8:	28 1b       	sub	r18, r24
    15ca:	39 0b       	sbc	r19, r25
    15cc:	24 30       	cpi	r18, 0x04	; 4
    15ce:	31 05       	cpc	r19, r1
    15d0:	80 f4       	brcc	.+32     	; 0x15f2 <malloc+0x9c>
    15d2:	8a 81       	ldd	r24, Y+2	; 0x02
    15d4:	9b 81       	ldd	r25, Y+3	; 0x03
    15d6:	61 15       	cp	r22, r1
    15d8:	71 05       	cpc	r23, r1
    15da:	21 f0       	breq	.+8      	; 0x15e4 <malloc+0x8e>
    15dc:	fb 01       	movw	r30, r22
    15de:	93 83       	std	Z+3, r25	; 0x03
    15e0:	82 83       	std	Z+2, r24	; 0x02
    15e2:	04 c0       	rjmp	.+8      	; 0x15ec <malloc+0x96>
    15e4:	90 93 60 03 	sts	0x0360, r25	; 0x800360 <__flp+0x1>
    15e8:	80 93 5f 03 	sts	0x035F, r24	; 0x80035f <__flp>
    15ec:	fe 01       	movw	r30, r28
    15ee:	32 96       	adiw	r30, 0x02	; 2
    15f0:	44 c0       	rjmp	.+136    	; 0x167a <malloc+0x124>
    15f2:	fe 01       	movw	r30, r28
    15f4:	e2 0f       	add	r30, r18
    15f6:	f3 1f       	adc	r31, r19
    15f8:	81 93       	st	Z+, r24
    15fa:	91 93       	st	Z+, r25
    15fc:	22 50       	subi	r18, 0x02	; 2
    15fe:	31 09       	sbc	r19, r1
    1600:	39 83       	std	Y+1, r19	; 0x01
    1602:	28 83       	st	Y, r18
    1604:	3a c0       	rjmp	.+116    	; 0x167a <malloc+0x124>
    1606:	20 91 5d 03 	lds	r18, 0x035D	; 0x80035d <__brkval>
    160a:	30 91 5e 03 	lds	r19, 0x035E	; 0x80035e <__brkval+0x1>
    160e:	23 2b       	or	r18, r19
    1610:	41 f4       	brne	.+16     	; 0x1622 <malloc+0xcc>
    1612:	20 91 02 02 	lds	r18, 0x0202	; 0x800202 <__malloc_heap_start>
    1616:	30 91 03 02 	lds	r19, 0x0203	; 0x800203 <__malloc_heap_start+0x1>
    161a:	30 93 5e 03 	sts	0x035E, r19	; 0x80035e <__brkval+0x1>
    161e:	20 93 5d 03 	sts	0x035D, r18	; 0x80035d <__brkval>
    1622:	20 91 00 02 	lds	r18, 0x0200	; 0x800200 <__data_start>
    1626:	30 91 01 02 	lds	r19, 0x0201	; 0x800201 <__data_start+0x1>
    162a:	21 15       	cp	r18, r1
    162c:	31 05       	cpc	r19, r1
    162e:	41 f4       	brne	.+16     	; 0x1640 <malloc+0xea>
    1630:	2d b7       	in	r18, 0x3d	; 61
    1632:	3e b7       	in	r19, 0x3e	; 62
    1634:	40 91 04 02 	lds	r20, 0x0204	; 0x800204 <__malloc_margin>
    1638:	50 91 05 02 	lds	r21, 0x0205	; 0x800205 <__malloc_margin+0x1>
    163c:	24 1b       	sub	r18, r20
    163e:	35 0b       	sbc	r19, r21
    1640:	e0 91 5d 03 	lds	r30, 0x035D	; 0x80035d <__brkval>
    1644:	f0 91 5e 03 	lds	r31, 0x035E	; 0x80035e <__brkval+0x1>
    1648:	e2 17       	cp	r30, r18
    164a:	f3 07       	cpc	r31, r19
    164c:	a0 f4       	brcc	.+40     	; 0x1676 <malloc+0x120>
    164e:	2e 1b       	sub	r18, r30
    1650:	3f 0b       	sbc	r19, r31
    1652:	28 17       	cp	r18, r24
    1654:	39 07       	cpc	r19, r25
    1656:	78 f0       	brcs	.+30     	; 0x1676 <malloc+0x120>
    1658:	ac 01       	movw	r20, r24
    165a:	4e 5f       	subi	r20, 0xFE	; 254
    165c:	5f 4f       	sbci	r21, 0xFF	; 255
    165e:	24 17       	cp	r18, r20
    1660:	35 07       	cpc	r19, r21
    1662:	48 f0       	brcs	.+18     	; 0x1676 <malloc+0x120>
    1664:	4e 0f       	add	r20, r30
    1666:	5f 1f       	adc	r21, r31
    1668:	50 93 5e 03 	sts	0x035E, r21	; 0x80035e <__brkval+0x1>
    166c:	40 93 5d 03 	sts	0x035D, r20	; 0x80035d <__brkval>
    1670:	81 93       	st	Z+, r24
    1672:	91 93       	st	Z+, r25
    1674:	02 c0       	rjmp	.+4      	; 0x167a <malloc+0x124>
    1676:	e0 e0       	ldi	r30, 0x00	; 0
    1678:	f0 e0       	ldi	r31, 0x00	; 0
    167a:	cf 01       	movw	r24, r30
    167c:	df 91       	pop	r29
    167e:	cf 91       	pop	r28
    1680:	1f 91       	pop	r17
    1682:	0f 91       	pop	r16
    1684:	08 95       	ret

00001686 <free>:
    1686:	cf 93       	push	r28
    1688:	df 93       	push	r29
    168a:	00 97       	sbiw	r24, 0x00	; 0
    168c:	09 f4       	brne	.+2      	; 0x1690 <free+0xa>
    168e:	81 c0       	rjmp	.+258    	; 0x1792 <free+0x10c>
    1690:	fc 01       	movw	r30, r24
    1692:	32 97       	sbiw	r30, 0x02	; 2
    1694:	13 82       	std	Z+3, r1	; 0x03
    1696:	12 82       	std	Z+2, r1	; 0x02
    1698:	a0 91 5f 03 	lds	r26, 0x035F	; 0x80035f <__flp>
    169c:	b0 91 60 03 	lds	r27, 0x0360	; 0x800360 <__flp+0x1>
    16a0:	10 97       	sbiw	r26, 0x00	; 0
    16a2:	81 f4       	brne	.+32     	; 0x16c4 <free+0x3e>
    16a4:	20 81       	ld	r18, Z
    16a6:	31 81       	ldd	r19, Z+1	; 0x01
    16a8:	82 0f       	add	r24, r18
    16aa:	93 1f       	adc	r25, r19
    16ac:	20 91 5d 03 	lds	r18, 0x035D	; 0x80035d <__brkval>
    16b0:	30 91 5e 03 	lds	r19, 0x035E	; 0x80035e <__brkval+0x1>
    16b4:	28 17       	cp	r18, r24
    16b6:	39 07       	cpc	r19, r25
    16b8:	51 f5       	brne	.+84     	; 0x170e <free+0x88>
    16ba:	f0 93 5e 03 	sts	0x035E, r31	; 0x80035e <__brkval+0x1>
    16be:	e0 93 5d 03 	sts	0x035D, r30	; 0x80035d <__brkval>
    16c2:	67 c0       	rjmp	.+206    	; 0x1792 <free+0x10c>
    16c4:	ed 01       	movw	r28, r26
    16c6:	20 e0       	ldi	r18, 0x00	; 0
    16c8:	30 e0       	ldi	r19, 0x00	; 0
    16ca:	ce 17       	cp	r28, r30
    16cc:	df 07       	cpc	r29, r31
    16ce:	40 f4       	brcc	.+16     	; 0x16e0 <free+0x5a>
    16d0:	4a 81       	ldd	r20, Y+2	; 0x02
    16d2:	5b 81       	ldd	r21, Y+3	; 0x03
    16d4:	9e 01       	movw	r18, r28
    16d6:	41 15       	cp	r20, r1
    16d8:	51 05       	cpc	r21, r1
    16da:	f1 f0       	breq	.+60     	; 0x1718 <free+0x92>
    16dc:	ea 01       	movw	r28, r20
    16de:	f5 cf       	rjmp	.-22     	; 0x16ca <free+0x44>
    16e0:	d3 83       	std	Z+3, r29	; 0x03
    16e2:	c2 83       	std	Z+2, r28	; 0x02
    16e4:	40 81       	ld	r20, Z
    16e6:	51 81       	ldd	r21, Z+1	; 0x01
    16e8:	84 0f       	add	r24, r20
    16ea:	95 1f       	adc	r25, r21
    16ec:	c8 17       	cp	r28, r24
    16ee:	d9 07       	cpc	r29, r25
    16f0:	59 f4       	brne	.+22     	; 0x1708 <free+0x82>
    16f2:	88 81       	ld	r24, Y
    16f4:	99 81       	ldd	r25, Y+1	; 0x01
    16f6:	84 0f       	add	r24, r20
    16f8:	95 1f       	adc	r25, r21
    16fa:	02 96       	adiw	r24, 0x02	; 2
    16fc:	91 83       	std	Z+1, r25	; 0x01
    16fe:	80 83       	st	Z, r24
    1700:	8a 81       	ldd	r24, Y+2	; 0x02
    1702:	9b 81       	ldd	r25, Y+3	; 0x03
    1704:	93 83       	std	Z+3, r25	; 0x03
    1706:	82 83       	std	Z+2, r24	; 0x02
    1708:	21 15       	cp	r18, r1
    170a:	31 05       	cpc	r19, r1
    170c:	29 f4       	brne	.+10     	; 0x1718 <free+0x92>
    170e:	f0 93 60 03 	sts	0x0360, r31	; 0x800360 <__flp+0x1>
    1712:	e0 93 5f 03 	sts	0x035F, r30	; 0x80035f <__flp>
    1716:	3d c0       	rjmp	.+122    	; 0x1792 <free+0x10c>
    1718:	e9 01       	movw	r28, r18
    171a:	fb 83       	std	Y+3, r31	; 0x03
    171c:	ea 83       	std	Y+2, r30	; 0x02
    171e:	49 91       	ld	r20, Y+
    1720:	59 91       	ld	r21, Y+
    1722:	c4 0f       	add	r28, r20
    1724:	d5 1f       	adc	r29, r21
    1726:	ec 17       	cp	r30, r28
    1728:	fd 07       	cpc	r31, r29
    172a:	61 f4       	brne	.+24     	; 0x1744 <free+0xbe>
    172c:	80 81       	ld	r24, Z
    172e:	91 81       	ldd	r25, Z+1	; 0x01
    1730:	84 0f       	add	r24, r20
    1732:	95 1f       	adc	r25, r21
    1734:	02 96       	adiw	r24, 0x02	; 2
    1736:	e9 01       	movw	r28, r18
    1738:	99 83       	std	Y+1, r25	; 0x01
    173a:	88 83       	st	Y, r24
    173c:	82 81       	ldd	r24, Z+2	; 0x02
    173e:	93 81       	ldd	r25, Z+3	; 0x03
    1740:	9b 83       	std	Y+3, r25	; 0x03
    1742:	8a 83       	std	Y+2, r24	; 0x02
    1744:	e0 e0       	ldi	r30, 0x00	; 0
    1746:	f0 e0       	ldi	r31, 0x00	; 0
    1748:	12 96       	adiw	r26, 0x02	; 2
    174a:	8d 91       	ld	r24, X+
    174c:	9c 91       	ld	r25, X
    174e:	13 97       	sbiw	r26, 0x03	; 3
    1750:	00 97       	sbiw	r24, 0x00	; 0
    1752:	19 f0       	breq	.+6      	; 0x175a <free+0xd4>
    1754:	fd 01       	movw	r30, r26
    1756:	dc 01       	movw	r26, r24
    1758:	f7 cf       	rjmp	.-18     	; 0x1748 <free+0xc2>
    175a:	8d 91       	ld	r24, X+
    175c:	9c 91       	ld	r25, X
    175e:	11 97       	sbiw	r26, 0x01	; 1
    1760:	9d 01       	movw	r18, r26
    1762:	2e 5f       	subi	r18, 0xFE	; 254
    1764:	3f 4f       	sbci	r19, 0xFF	; 255
    1766:	82 0f       	add	r24, r18
    1768:	93 1f       	adc	r25, r19
    176a:	20 91 5d 03 	lds	r18, 0x035D	; 0x80035d <__brkval>
    176e:	30 91 5e 03 	lds	r19, 0x035E	; 0x80035e <__brkval+0x1>
    1772:	28 17       	cp	r18, r24
    1774:	39 07       	cpc	r19, r25
    1776:	69 f4       	brne	.+26     	; 0x1792 <free+0x10c>
    1778:	30 97       	sbiw	r30, 0x00	; 0
    177a:	29 f4       	brne	.+10     	; 0x1786 <free+0x100>
    177c:	10 92 60 03 	sts	0x0360, r1	; 0x800360 <__flp+0x1>
    1780:	10 92 5f 03 	sts	0x035F, r1	; 0x80035f <__flp>
    1784:	02 c0       	rjmp	.+4      	; 0x178a <free+0x104>
    1786:	13 82       	std	Z+3, r1	; 0x03
    1788:	12 82       	std	Z+2, r1	; 0x02
    178a:	b0 93 5e 03 	sts	0x035E, r27	; 0x80035e <__brkval+0x1>
    178e:	a0 93 5d 03 	sts	0x035D, r26	; 0x80035d <__brkval>
    1792:	df 91       	pop	r29
    1794:	cf 91       	pop	r28
    1796:	08 95       	ret

00001798 <strnlen_P>:
    1798:	fc 01       	movw	r30, r24
    179a:	05 90       	lpm	r0, Z+
    179c:	61 50       	subi	r22, 0x01	; 1
    179e:	70 40       	sbci	r23, 0x00	; 0
    17a0:	01 10       	cpse	r0, r1
    17a2:	d8 f7       	brcc	.-10     	; 0x179a <strnlen_P+0x2>
    17a4:	80 95       	com	r24
    17a6:	90 95       	com	r25
    17a8:	8e 0f       	add	r24, r30
    17aa:	9f 1f       	adc	r25, r31
    17ac:	08 95       	ret

000017ae <memset>:
    17ae:	dc 01       	movw	r26, r24
    17b0:	01 c0       	rjmp	.+2      	; 0x17b4 <memset+0x6>
    17b2:	6d 93       	st	X+, r22
    17b4:	41 50       	subi	r20, 0x01	; 1
    17b6:	50 40       	sbci	r21, 0x00	; 0
    17b8:	e0 f7       	brcc	.-8      	; 0x17b2 <memset+0x4>
    17ba:	08 95       	ret

000017bc <strnlen>:
    17bc:	fc 01       	movw	r30, r24
    17be:	61 50       	subi	r22, 0x01	; 1
    17c0:	70 40       	sbci	r23, 0x00	; 0
    17c2:	01 90       	ld	r0, Z+
    17c4:	01 10       	cpse	r0, r1
    17c6:	d8 f7       	brcc	.-10     	; 0x17be <strnlen+0x2>
    17c8:	80 95       	com	r24
    17ca:	90 95       	com	r25
    17cc:	8e 0f       	add	r24, r30
    17ce:	9f 1f       	adc	r25, r31
    17d0:	08 95       	ret

000017d2 <fputc>:
    17d2:	0f 93       	push	r16
    17d4:	1f 93       	push	r17
    17d6:	cf 93       	push	r28
    17d8:	df 93       	push	r29
    17da:	fb 01       	movw	r30, r22
    17dc:	23 81       	ldd	r18, Z+3	; 0x03
    17de:	21 fd       	sbrc	r18, 1
    17e0:	03 c0       	rjmp	.+6      	; 0x17e8 <fputc+0x16>
    17e2:	8f ef       	ldi	r24, 0xFF	; 255
    17e4:	9f ef       	ldi	r25, 0xFF	; 255
    17e6:	2c c0       	rjmp	.+88     	; 0x1840 <fputc+0x6e>
    17e8:	22 ff       	sbrs	r18, 2
    17ea:	16 c0       	rjmp	.+44     	; 0x1818 <fputc+0x46>
    17ec:	46 81       	ldd	r20, Z+6	; 0x06
    17ee:	57 81       	ldd	r21, Z+7	; 0x07
    17f0:	24 81       	ldd	r18, Z+4	; 0x04
    17f2:	35 81       	ldd	r19, Z+5	; 0x05
    17f4:	42 17       	cp	r20, r18
    17f6:	53 07       	cpc	r21, r19
    17f8:	44 f4       	brge	.+16     	; 0x180a <fputc+0x38>
    17fa:	a0 81       	ld	r26, Z
    17fc:	b1 81       	ldd	r27, Z+1	; 0x01
    17fe:	9d 01       	movw	r18, r26
    1800:	2f 5f       	subi	r18, 0xFF	; 255
    1802:	3f 4f       	sbci	r19, 0xFF	; 255
    1804:	31 83       	std	Z+1, r19	; 0x01
    1806:	20 83       	st	Z, r18
    1808:	8c 93       	st	X, r24
    180a:	26 81       	ldd	r18, Z+6	; 0x06
    180c:	37 81       	ldd	r19, Z+7	; 0x07
    180e:	2f 5f       	subi	r18, 0xFF	; 255
    1810:	3f 4f       	sbci	r19, 0xFF	; 255
    1812:	37 83       	std	Z+7, r19	; 0x07
    1814:	26 83       	std	Z+6, r18	; 0x06
    1816:	14 c0       	rjmp	.+40     	; 0x1840 <fputc+0x6e>
    1818:	8b 01       	movw	r16, r22
    181a:	ec 01       	movw	r28, r24
    181c:	fb 01       	movw	r30, r22
    181e:	00 84       	ldd	r0, Z+8	; 0x08
    1820:	f1 85       	ldd	r31, Z+9	; 0x09
    1822:	e0 2d       	mov	r30, r0
    1824:	19 95       	eicall
    1826:	89 2b       	or	r24, r25
    1828:	e1 f6       	brne	.-72     	; 0x17e2 <fputc+0x10>
    182a:	d8 01       	movw	r26, r16
    182c:	16 96       	adiw	r26, 0x06	; 6
    182e:	8d 91       	ld	r24, X+
    1830:	9c 91       	ld	r25, X
    1832:	17 97       	sbiw	r26, 0x07	; 7
    1834:	01 96       	adiw	r24, 0x01	; 1
    1836:	17 96       	adiw	r26, 0x07	; 7
    1838:	9c 93       	st	X, r25
    183a:	8e 93       	st	-X, r24
    183c:	16 97       	sbiw	r26, 0x06	; 6
    183e:	ce 01       	movw	r24, r28
    1840:	df 91       	pop	r29
    1842:	cf 91       	pop	r28
    1844:	1f 91       	pop	r17
    1846:	0f 91       	pop	r16
    1848:	08 95       	ret

0000184a <__ultoa_invert>:
    184a:	fa 01       	movw	r30, r20
    184c:	aa 27       	eor	r26, r26
    184e:	28 30       	cpi	r18, 0x08	; 8
    1850:	51 f1       	breq	.+84     	; 0x18a6 <__ultoa_invert+0x5c>
    1852:	20 31       	cpi	r18, 0x10	; 16
    1854:	81 f1       	breq	.+96     	; 0x18b6 <__ultoa_invert+0x6c>
    1856:	e8 94       	clt
    1858:	6f 93       	push	r22
    185a:	6e 7f       	andi	r22, 0xFE	; 254
    185c:	6e 5f       	subi	r22, 0xFE	; 254
    185e:	7f 4f       	sbci	r23, 0xFF	; 255
    1860:	8f 4f       	sbci	r24, 0xFF	; 255
    1862:	9f 4f       	sbci	r25, 0xFF	; 255
    1864:	af 4f       	sbci	r26, 0xFF	; 255
    1866:	b1 e0       	ldi	r27, 0x01	; 1
    1868:	3e d0       	rcall	.+124    	; 0x18e6 <__ultoa_invert+0x9c>
    186a:	b4 e0       	ldi	r27, 0x04	; 4
    186c:	3c d0       	rcall	.+120    	; 0x18e6 <__ultoa_invert+0x9c>
    186e:	67 0f       	add	r22, r23
    1870:	78 1f       	adc	r23, r24
    1872:	89 1f       	adc	r24, r25
    1874:	9a 1f       	adc	r25, r26
    1876:	a1 1d       	adc	r26, r1
    1878:	68 0f       	add	r22, r24
    187a:	79 1f       	adc	r23, r25
    187c:	8a 1f       	adc	r24, r26
    187e:	91 1d       	adc	r25, r1
    1880:	a1 1d       	adc	r26, r1
    1882:	6a 0f       	add	r22, r26
    1884:	71 1d       	adc	r23, r1
    1886:	81 1d       	adc	r24, r1
    1888:	91 1d       	adc	r25, r1
    188a:	a1 1d       	adc	r26, r1
    188c:	20 d0       	rcall	.+64     	; 0x18ce <__ultoa_invert+0x84>
    188e:	09 f4       	brne	.+2      	; 0x1892 <__ultoa_invert+0x48>
    1890:	68 94       	set
    1892:	3f 91       	pop	r19
    1894:	2a e0       	ldi	r18, 0x0A	; 10
    1896:	26 9f       	mul	r18, r22
    1898:	11 24       	eor	r1, r1
    189a:	30 19       	sub	r19, r0
    189c:	30 5d       	subi	r19, 0xD0	; 208
    189e:	31 93       	st	Z+, r19
    18a0:	de f6       	brtc	.-74     	; 0x1858 <__ultoa_invert+0xe>
    18a2:	cf 01       	movw	r24, r30
    18a4:	08 95       	ret
    18a6:	46 2f       	mov	r20, r22
    18a8:	47 70       	andi	r20, 0x07	; 7
    18aa:	40 5d       	subi	r20, 0xD0	; 208
    18ac:	41 93       	st	Z+, r20
    18ae:	b3 e0       	ldi	r27, 0x03	; 3
    18b0:	0f d0       	rcall	.+30     	; 0x18d0 <__ultoa_invert+0x86>
    18b2:	c9 f7       	brne	.-14     	; 0x18a6 <__ultoa_invert+0x5c>
    18b4:	f6 cf       	rjmp	.-20     	; 0x18a2 <__ultoa_invert+0x58>
    18b6:	46 2f       	mov	r20, r22
    18b8:	4f 70       	andi	r20, 0x0F	; 15
    18ba:	40 5d       	subi	r20, 0xD0	; 208
    18bc:	4a 33       	cpi	r20, 0x3A	; 58
    18be:	18 f0       	brcs	.+6      	; 0x18c6 <__ultoa_invert+0x7c>
    18c0:	49 5d       	subi	r20, 0xD9	; 217
    18c2:	31 fd       	sbrc	r19, 1
    18c4:	40 52       	subi	r20, 0x20	; 32
    18c6:	41 93       	st	Z+, r20
    18c8:	02 d0       	rcall	.+4      	; 0x18ce <__ultoa_invert+0x84>
    18ca:	a9 f7       	brne	.-22     	; 0x18b6 <__ultoa_invert+0x6c>
    18cc:	ea cf       	rjmp	.-44     	; 0x18a2 <__ultoa_invert+0x58>
    18ce:	b4 e0       	ldi	r27, 0x04	; 4
    18d0:	a6 95       	lsr	r26
    18d2:	97 95       	ror	r25
    18d4:	87 95       	ror	r24
    18d6:	77 95       	ror	r23
    18d8:	67 95       	ror	r22
    18da:	ba 95       	dec	r27
    18dc:	c9 f7       	brne	.-14     	; 0x18d0 <__ultoa_invert+0x86>
    18de:	00 97       	sbiw	r24, 0x00	; 0
    18e0:	61 05       	cpc	r22, r1
    18e2:	71 05       	cpc	r23, r1
    18e4:	08 95       	ret
    18e6:	9b 01       	movw	r18, r22
    18e8:	ac 01       	movw	r20, r24
    18ea:	0a 2e       	mov	r0, r26
    18ec:	06 94       	lsr	r0
    18ee:	57 95       	ror	r21
    18f0:	47 95       	ror	r20
    18f2:	37 95       	ror	r19
    18f4:	27 95       	ror	r18
    18f6:	ba 95       	dec	r27
    18f8:	c9 f7       	brne	.-14     	; 0x18ec <__ultoa_invert+0xa2>
    18fa:	62 0f       	add	r22, r18
    18fc:	73 1f       	adc	r23, r19
    18fe:	84 1f       	adc	r24, r20
    1900:	95 1f       	adc	r25, r21
    1902:	a0 1d       	adc	r26, r0
    1904:	08 95       	ret

00001906 <_exit>:
    1906:	f8 94       	cli

00001908 <__stop_program>:
    1908:	ff cf       	rjmp	.-2      	; 0x1908 <__stop_program>
