INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/new/Zybo_Z7_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Zybo_Z7_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sim_1/imports/test/inst_mem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Zybo_Z7_top
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Zybo_Z7_top' [C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sim_1/imports/test/../../../sources_1/new/Zybo_Z7_top.v:23]
INFO: [VRFC 10-311] analyzing module zybo_z7_tb
