# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
do test_all.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:48 on Nov 21,2017
# vlog -reportprogress 300 ./zeroFlagCheck.sv 
# -- Compiling module zeroFlagCheck
# -- Compiling module zeroFlagCheck_testbench
# 
# Top level modules:
# 	zeroFlagCheck_testbench
# End time: 13:47:48 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:48 on Nov 21,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 13:47:48 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:48 on Nov 21,2017
# vlog -reportprogress 300 ./Big64full_adder.sv 
# -- Compiling module Big64full_adder
# -- Compiling module Big64full_adder_testbench
# 
# Top level modules:
# 	Big64full_adder_testbench
# End time: 13:47:48 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:48 on Nov 21,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or_testbench
# End time: 13:47:48 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:48 on Nov 21,2017
# vlog -reportprogress 300 ./bw_and.sv 
# -- Compiling module bw_and
# -- Compiling module bw_and_testbench
# 
# Top level modules:
# 	bw_and_testbench
# End time: 13:47:48 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:48 on Nov 21,2017
# vlog -reportprogress 300 ./bw_xor.sv 
# -- Compiling module bw_xor
# -- Compiling module bw_xor_testbench
# 
# Top level modules:
# 	bw_xor_testbench
# End time: 13:47:48 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:48 on Nov 21,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 13:47:48 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:48 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 13:47:48 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:48 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 13:47:48 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:48 on Nov 21,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:47:49 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:49 on Nov 21,2017
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 13:47:49 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:49 on Nov 21,2017
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# ** Error: ./cpu.sv(201): 'ChooseConstantOrDb' already declared in this scope.
# ** Error: ./cpu.sv(208): 'ChooseConstantOrDb' already declared in this scope.
# ** Error (suppressible): ./cpu.sv(222): (vlog-2388) 'execute_Rd' already declared in this scope (cpu).
# -- Compiling module cpu_testbench
# End time: 13:47:49 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./test_all.do line 18
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./cpu.sv""
do test_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:46 on Nov 21,2017
# vlog -reportprogress 300 ./zeroFlagCheck.sv 
# -- Compiling module zeroFlagCheck
# -- Compiling module zeroFlagCheck_testbench
# 
# Top level modules:
# 	zeroFlagCheck_testbench
# End time: 13:48:46 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:46 on Nov 21,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 13:48:46 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:46 on Nov 21,2017
# vlog -reportprogress 300 ./Big64full_adder.sv 
# -- Compiling module Big64full_adder
# -- Compiling module Big64full_adder_testbench
# 
# Top level modules:
# 	Big64full_adder_testbench
# End time: 13:48:46 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:46 on Nov 21,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or_testbench
# End time: 13:48:46 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:46 on Nov 21,2017
# vlog -reportprogress 300 ./bw_and.sv 
# -- Compiling module bw_and
# -- Compiling module bw_and_testbench
# 
# Top level modules:
# 	bw_and_testbench
# End time: 13:48:46 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:46 on Nov 21,2017
# vlog -reportprogress 300 ./bw_xor.sv 
# -- Compiling module bw_xor
# -- Compiling module bw_xor_testbench
# 
# Top level modules:
# 	bw_xor_testbench
# End time: 13:48:46 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:46 on Nov 21,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 13:48:46 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:46 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 13:48:47 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:47 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 13:48:47 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:47 on Nov 21,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:48:47 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:47 on Nov 21,2017
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 13:48:47 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:47 on Nov 21,2017
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# ** Error (suppressible): ./cpu.sv(222): (vlog-2388) 'execute_Rd' already declared in this scope (cpu).
# -- Compiling module cpu_testbench
# End time: 13:48:47 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./test_all.do line 18
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./cpu.sv""
do test_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:07 on Nov 21,2017
# vlog -reportprogress 300 ./zeroFlagCheck.sv 
# -- Compiling module zeroFlagCheck
# -- Compiling module zeroFlagCheck_testbench
# 
# Top level modules:
# 	zeroFlagCheck_testbench
# End time: 13:50:07 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:07 on Nov 21,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 13:50:07 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:07 on Nov 21,2017
# vlog -reportprogress 300 ./Big64full_adder.sv 
# -- Compiling module Big64full_adder
# -- Compiling module Big64full_adder_testbench
# 
# Top level modules:
# 	Big64full_adder_testbench
# End time: 13:50:07 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:07 on Nov 21,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or_testbench
# End time: 13:50:07 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:07 on Nov 21,2017
# vlog -reportprogress 300 ./bw_and.sv 
# -- Compiling module bw_and
# -- Compiling module bw_and_testbench
# 
# Top level modules:
# 	bw_and_testbench
# End time: 13:50:07 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:07 on Nov 21,2017
# vlog -reportprogress 300 ./bw_xor.sv 
# -- Compiling module bw_xor
# -- Compiling module bw_xor_testbench
# 
# Top level modules:
# 	bw_xor_testbench
# End time: 13:50:07 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:07 on Nov 21,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 13:50:07 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:07 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 13:50:08 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:08 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 13:50:08 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:08 on Nov 21,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:50:08 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:08 on Nov 21,2017
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 13:50:08 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:08 on Nov 21,2017
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 13:50:08 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:08 on Nov 21,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 13:50:08 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:08 on Nov 21,2017
# vlog -reportprogress 300 ./n_mux2_1.sv 
# -- Compiling module n_mux2_1
# 
# Top level modules:
# 	n_mux2_1
# End time: 13:50:08 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:08 on Nov 21,2017
# vlog -reportprogress 300 ./instr_decoder.sv 
# -- Compiling module instr_decoder
# 
# Top level modules:
# 	instr_decoder
# End time: 13:50:08 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:08 on Nov 21,2017
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# 
# Top level modules:
# 	sign_extend_testbench
# End time: 13:50:08 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:08 on Nov 21,2017
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 13:50:08 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:08 on Nov 21,2017
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 13:50:09 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:09 on Nov 21,2017
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 13:50:09 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:09 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 13:50:09 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:09 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 13:50:09 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:09 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 13:50:09 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:09 on Nov 21,2017
# vlog -reportprogress 300 ./transposer.sv 
# -- Compiling module transposer
# -- Compiling module transposer_testbench
# 
# Top level modules:
# 	transposer_testbench
# End time: 13:50:09 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:09 on Nov 21,2017
# vlog -reportprogress 300 ./prepend.sv 
# -- Compiling module prepend
# 
# Top level modules:
# 	prepend
# End time: 13:50:09 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:09 on Nov 21,2017
# vlog -reportprogress 300 ./Reg_Create.sv 
# -- Compiling module Reg_Create
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	Reg_Create_testbench
# End time: 13:50:09 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:09 on Nov 21,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# 
# Top level modules:
# 	regfile_testbench
# End time: 13:50:09 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:09 on Nov 21,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 13:50:09 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:09 on Nov 21,2017
# vlog -reportprogress 300 ./Decoder.sv 
# -- Compiling module Decoder
# -- Compiling module Decoder_testbench
# 
# Top level modules:
# 	Decoder_testbench
# End time: 13:50:10 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:10 on Nov 21,2017
# vlog -reportprogress 300 ./Mem_create.sv 
# -- Compiling module Mem_Create
# -- Compiling module Mem_Create_testbench
# 
# Top level modules:
# 	Mem_Create_testbench
# End time: 13:50:10 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:10 on Nov 21,2017
# vlog -reportprogress 300 ./mux_64by_32.sv 
# -- Compiling module mux_64by_32
# -- Compiling module mux_64by_32_testbench
# 
# Top level modules:
# 	mux_64by_32_testbench
# End time: 13:50:10 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:10 on Nov 21,2017
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 13:50:10 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:10 on Nov 21,2017
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 13:50:10 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:10 on Nov 21,2017
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 13:50:10 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:10 on Nov 21,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 13:50:10 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:10 on Nov 21,2017
# vlog -reportprogress 300 ./sign_extend_unsigned.sv 
# -- Compiling module sign_extend_unsigned
# 
# Top level modules:
# 	sign_extend_unsigned
# End time: 13:50:10 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:10 on Nov 21,2017
# vlog -reportprogress 300 ./register_BABY_Maker.sv 
# -- Compiling module register_BABY_Maker
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	register_BABY_Maker
# 	Reg_Create_testbench
# End time: 13:50:10 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 13:50:11 on Nov 21,2017
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.program_counter
# Loading work.register
# Loading work.alu
# Loading work.Big64full_adder
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.bw_and
# Loading work.bw_or
# Loading work.bw_xor
# Loading work.Big64mux8_1
# Loading work.Big64mux2_1
# Loading work.zeroFlagCheck
# Loading work.sign_extend
# Loading work.shifter
# Loading work.instructmem
# Loading work.register_BABY_Maker
# Loading work.instr_decoder
# Loading work.n_mux2_1
# Loading work.regfile
# Loading work.Decoder
# Loading work.Mem_Create
# Loading work.mux_64by_32
# Loading work.sign_extend_unsigned
# ** Error: (vsim-3033) ./cpu.sv(185): Instantiation of 'fowarding' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
#         Searched libraries:
#             C:/Users/caravk/ee469/work
# Loading work.transposer
# Loading work.prepend
# Loading work.Reg_Create
# Loading work.datamem
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./test_all.do PAUSED at line 48
do test_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:51:34 on Nov 21,2017
# vlog -reportprogress 300 ./zeroFlagCheck.sv 
# -- Compiling module zeroFlagCheck
# -- Compiling module zeroFlagCheck_testbench
# 
# Top level modules:
# 	zeroFlagCheck_testbench
# End time: 13:51:34 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:51:34 on Nov 21,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 13:51:34 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:51:34 on Nov 21,2017
# vlog -reportprogress 300 ./Big64full_adder.sv 
# -- Compiling module Big64full_adder
# -- Compiling module Big64full_adder_testbench
# 
# Top level modules:
# 	Big64full_adder_testbench
# End time: 13:51:34 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:51:34 on Nov 21,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or_testbench
# End time: 13:51:34 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:51:34 on Nov 21,2017
# vlog -reportprogress 300 ./bw_and.sv 
# -- Compiling module bw_and
# -- Compiling module bw_and_testbench
# 
# Top level modules:
# 	bw_and_testbench
# End time: 13:51:34 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:51:34 on Nov 21,2017
# vlog -reportprogress 300 ./bw_xor.sv 
# -- Compiling module bw_xor
# -- Compiling module bw_xor_testbench
# 
# Top level modules:
# 	bw_xor_testbench
# End time: 13:51:34 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:51:34 on Nov 21,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 13:51:34 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:51:34 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 13:51:34 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:51:34 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 13:51:34 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:51:34 on Nov 21,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:51:34 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:51:34 on Nov 21,2017
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 13:51:35 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:51:35 on Nov 21,2017
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 13:51:35 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:51:35 on Nov 21,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 13:51:35 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:51:35 on Nov 21,2017
# vlog -reportprogress 300 ./n_mux2_1.sv 
# -- Compiling module n_mux2_1
# 
# Top level modules:
# 	n_mux2_1
# End time: 13:51:35 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:51:35 on Nov 21,2017
# vlog -reportprogress 300 ./instr_decoder.sv 
# -- Compiling module instr_decoder
# 
# Top level modules:
# 	instr_decoder
# End time: 13:51:35 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:51:35 on Nov 21,2017
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# 
# Top level modules:
# 	sign_extend_testbench
# End time: 13:51:35 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:51:35 on Nov 21,2017
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 13:51:35 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:51:35 on Nov 21,2017
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 13:51:35 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:51:35 on Nov 21,2017
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 13:51:35 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:51:36 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 13:51:36 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:51:36 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 13:51:36 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:51:36 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 13:51:36 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:51:36 on Nov 21,2017
# vlog -reportprogress 300 ./transposer.sv 
# -- Compiling module transposer
# -- Compiling module transposer_testbench
# 
# Top level modules:
# 	transposer_testbench
# End time: 13:51:36 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:51:36 on Nov 21,2017
# vlog -reportprogress 300 ./prepend.sv 
# -- Compiling module prepend
# 
# Top level modules:
# 	prepend
# End time: 13:51:36 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:51:36 on Nov 21,2017
# vlog -reportprogress 300 ./Reg_Create.sv 
# -- Compiling module Reg_Create
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	Reg_Create_testbench
# End time: 13:51:36 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:51:36 on Nov 21,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# 
# Top level modules:
# 	regfile_testbench
# End time: 13:51:36 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:51:36 on Nov 21,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 13:51:36 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:51:36 on Nov 21,2017
# vlog -reportprogress 300 ./Decoder.sv 
# -- Compiling module Decoder
# -- Compiling module Decoder_testbench
# 
# Top level modules:
# 	Decoder_testbench
# End time: 13:51:37 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:51:37 on Nov 21,2017
# vlog -reportprogress 300 ./Mem_create.sv 
# -- Compiling module Mem_Create
# -- Compiling module Mem_Create_testbench
# 
# Top level modules:
# 	Mem_Create_testbench
# End time: 13:51:37 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:51:37 on Nov 21,2017
# vlog -reportprogress 300 ./mux_64by_32.sv 
# -- Compiling module mux_64by_32
# -- Compiling module mux_64by_32_testbench
# 
# Top level modules:
# 	mux_64by_32_testbench
# End time: 13:51:37 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:51:37 on Nov 21,2017
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 13:51:37 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:51:37 on Nov 21,2017
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 13:51:37 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:51:37 on Nov 21,2017
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 13:51:37 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:51:37 on Nov 21,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 13:51:37 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:51:37 on Nov 21,2017
# vlog -reportprogress 300 ./sign_extend_unsigned.sv 
# -- Compiling module sign_extend_unsigned
# 
# Top level modules:
# 	sign_extend_unsigned
# End time: 13:51:37 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:51:37 on Nov 21,2017
# vlog -reportprogress 300 ./register_BABY_Maker.sv 
# -- Compiling module register_BABY_Maker
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	register_BABY_Maker
# 	Reg_Create_testbench
# End time: 13:51:37 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:51:37 on Nov 21,2017
# vlog -reportprogress 300 ./fowarding.sv 
# -- Compiling module fowarding
# ** Error: (vlog-13069) ./fowarding.sv(4): near "input": syntax error, unexpected input, expecting ';'.
# ** Error: (vlog-13069) ./fowarding.sv(11): near "logic": syntax error, unexpected "SystemVerilog keyword 'logic'", expecting ';'.
# ** Error: ./fowarding.sv(22): (vlog-2730) Undefined variable: 'alu_store_value'.
# ** Error: ./fowarding.sv(25): (vlog-2730) Undefined variable: 'alu_store_value'.
# ** Error: ./fowarding.sv(38): (vlog-2730) Undefined variable: 'alu_store_value'.
# ** Error: ./fowarding.sv(41): (vlog-2730) Undefined variable: 'alu_store_value'.
# ** Error: ./fowarding.sv(50): (vlog-2730) Undefined variable: 'clk'.
# ** Error: ./fowarding.sv(51): (vlog-2730) Undefined variable: 'reset'.
# ** Error: ./fowarding.sv(59): (vlog-2730) Undefined variable: 'alu_store_value'.
# ** Error: ./fowarding.sv(60): (vlog-2730) Undefined variable: 'alu_result'.
# ** Error: ./fowarding.sv(1): (vlog-2730) Undefined variable: 'alu_result'.
# ** Error: ./fowarding.sv(1): Identifier must be declared with a port mode: alu_result.
# ** Error: ./fowarding.sv(2): Identifier must be declared with a port mode: clk.
# ** Error: ./fowarding.sv(2): (vlog-2730) Undefined variable: 'reset'.
# ** Error: ./fowarding.sv(2): Identifier must be declared with a port mode: reset.
# End time: 13:51:37 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 15, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./test_all.do line 43
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./fowarding.sv""
do test_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:13 on Nov 21,2017
# vlog -reportprogress 300 ./zeroFlagCheck.sv 
# -- Compiling module zeroFlagCheck
# -- Compiling module zeroFlagCheck_testbench
# 
# Top level modules:
# 	zeroFlagCheck_testbench
# End time: 13:53:13 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:13 on Nov 21,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 13:53:13 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:13 on Nov 21,2017
# vlog -reportprogress 300 ./Big64full_adder.sv 
# -- Compiling module Big64full_adder
# -- Compiling module Big64full_adder_testbench
# 
# Top level modules:
# 	Big64full_adder_testbench
# End time: 13:53:13 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:13 on Nov 21,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or_testbench
# End time: 13:53:14 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:14 on Nov 21,2017
# vlog -reportprogress 300 ./bw_and.sv 
# -- Compiling module bw_and
# -- Compiling module bw_and_testbench
# 
# Top level modules:
# 	bw_and_testbench
# End time: 13:53:14 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:14 on Nov 21,2017
# vlog -reportprogress 300 ./bw_xor.sv 
# -- Compiling module bw_xor
# -- Compiling module bw_xor_testbench
# 
# Top level modules:
# 	bw_xor_testbench
# End time: 13:53:14 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:14 on Nov 21,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 13:53:14 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:14 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 13:53:14 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:14 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 13:53:14 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:14 on Nov 21,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:53:14 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:14 on Nov 21,2017
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 13:53:14 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:14 on Nov 21,2017
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 13:53:14 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:14 on Nov 21,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 13:53:14 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:14 on Nov 21,2017
# vlog -reportprogress 300 ./n_mux2_1.sv 
# -- Compiling module n_mux2_1
# 
# Top level modules:
# 	n_mux2_1
# End time: 13:53:15 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:15 on Nov 21,2017
# vlog -reportprogress 300 ./instr_decoder.sv 
# -- Compiling module instr_decoder
# 
# Top level modules:
# 	instr_decoder
# End time: 13:53:15 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:15 on Nov 21,2017
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# 
# Top level modules:
# 	sign_extend_testbench
# End time: 13:53:15 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:15 on Nov 21,2017
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 13:53:15 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:15 on Nov 21,2017
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 13:53:15 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:15 on Nov 21,2017
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 13:53:15 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:15 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 13:53:15 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:15 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 13:53:15 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:15 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 13:53:15 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:15 on Nov 21,2017
# vlog -reportprogress 300 ./transposer.sv 
# -- Compiling module transposer
# -- Compiling module transposer_testbench
# 
# Top level modules:
# 	transposer_testbench
# End time: 13:53:15 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:16 on Nov 21,2017
# vlog -reportprogress 300 ./prepend.sv 
# -- Compiling module prepend
# 
# Top level modules:
# 	prepend
# End time: 13:53:16 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:16 on Nov 21,2017
# vlog -reportprogress 300 ./Reg_Create.sv 
# -- Compiling module Reg_Create
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	Reg_Create_testbench
# End time: 13:53:16 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:16 on Nov 21,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# 
# Top level modules:
# 	regfile_testbench
# End time: 13:53:16 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:16 on Nov 21,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 13:53:16 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:16 on Nov 21,2017
# vlog -reportprogress 300 ./Decoder.sv 
# -- Compiling module Decoder
# -- Compiling module Decoder_testbench
# 
# Top level modules:
# 	Decoder_testbench
# End time: 13:53:16 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:16 on Nov 21,2017
# vlog -reportprogress 300 ./Mem_create.sv 
# -- Compiling module Mem_Create
# -- Compiling module Mem_Create_testbench
# 
# Top level modules:
# 	Mem_Create_testbench
# End time: 13:53:16 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:16 on Nov 21,2017
# vlog -reportprogress 300 ./mux_64by_32.sv 
# -- Compiling module mux_64by_32
# -- Compiling module mux_64by_32_testbench
# 
# Top level modules:
# 	mux_64by_32_testbench
# End time: 13:53:16 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:16 on Nov 21,2017
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 13:53:16 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:16 on Nov 21,2017
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 13:53:16 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:16 on Nov 21,2017
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 13:53:17 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:17 on Nov 21,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 13:53:17 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:17 on Nov 21,2017
# vlog -reportprogress 300 ./sign_extend_unsigned.sv 
# -- Compiling module sign_extend_unsigned
# 
# Top level modules:
# 	sign_extend_unsigned
# End time: 13:53:17 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:17 on Nov 21,2017
# vlog -reportprogress 300 ./register_BABY_Maker.sv 
# -- Compiling module register_BABY_Maker
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	register_BABY_Maker
# 	Reg_Create_testbench
# End time: 13:53:17 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:17 on Nov 21,2017
# vlog -reportprogress 300 ./fowarding.sv 
# -- Compiling module fowarding
# ** Error: (vlog-13069) ./fowarding.sv(11): near "logic": syntax error, unexpected "SystemVerilog keyword 'logic'", expecting ';'.
# ** Error: ./fowarding.sv(22): (vlog-2730) Undefined variable: 'alu_store_value'.
# ** Error: ./fowarding.sv(25): (vlog-2730) Undefined variable: 'alu_store_value'.
# ** Error: ./fowarding.sv(38): (vlog-2730) Undefined variable: 'alu_store_value'.
# ** Error: ./fowarding.sv(41): (vlog-2730) Undefined variable: 'alu_store_value'.
# ** Error: ./fowarding.sv(50): (vlog-2730) Undefined variable: 'clk'.
# ** Error: ./fowarding.sv(51): (vlog-2730) Undefined variable: 'reset'.
# ** Error: ./fowarding.sv(59): (vlog-2730) Undefined variable: 'alu_store_value'.
# ** Error: ./fowarding.sv(2): Identifier must be declared with a port mode: clk.
# ** Error: ./fowarding.sv(2): (vlog-2730) Undefined variable: 'reset'.
# ** Error: ./fowarding.sv(2): Identifier must be declared with a port mode: reset.
# End time: 13:53:17 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 11, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./test_all.do line 43
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./fowarding.sv""
do test_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:44 on Nov 21,2017
# vlog -reportprogress 300 ./zeroFlagCheck.sv 
# -- Compiling module zeroFlagCheck
# -- Compiling module zeroFlagCheck_testbench
# 
# Top level modules:
# 	zeroFlagCheck_testbench
# End time: 13:54:44 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:44 on Nov 21,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 13:54:44 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:44 on Nov 21,2017
# vlog -reportprogress 300 ./Big64full_adder.sv 
# -- Compiling module Big64full_adder
# -- Compiling module Big64full_adder_testbench
# 
# Top level modules:
# 	Big64full_adder_testbench
# End time: 13:54:44 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:44 on Nov 21,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or_testbench
# End time: 13:54:44 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:44 on Nov 21,2017
# vlog -reportprogress 300 ./bw_and.sv 
# -- Compiling module bw_and
# -- Compiling module bw_and_testbench
# 
# Top level modules:
# 	bw_and_testbench
# End time: 13:54:44 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:44 on Nov 21,2017
# vlog -reportprogress 300 ./bw_xor.sv 
# -- Compiling module bw_xor
# -- Compiling module bw_xor_testbench
# 
# Top level modules:
# 	bw_xor_testbench
# End time: 13:54:44 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:44 on Nov 21,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 13:54:44 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:44 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 13:54:44 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:44 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 13:54:45 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:45 on Nov 21,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:54:45 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:45 on Nov 21,2017
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 13:54:45 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:45 on Nov 21,2017
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 13:54:45 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:45 on Nov 21,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 13:54:45 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:45 on Nov 21,2017
# vlog -reportprogress 300 ./n_mux2_1.sv 
# -- Compiling module n_mux2_1
# 
# Top level modules:
# 	n_mux2_1
# End time: 13:54:45 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:45 on Nov 21,2017
# vlog -reportprogress 300 ./instr_decoder.sv 
# -- Compiling module instr_decoder
# 
# Top level modules:
# 	instr_decoder
# End time: 13:54:45 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:45 on Nov 21,2017
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# 
# Top level modules:
# 	sign_extend_testbench
# End time: 13:54:45 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:45 on Nov 21,2017
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 13:54:45 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:45 on Nov 21,2017
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 13:54:45 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:46 on Nov 21,2017
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 13:54:46 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:46 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 13:54:46 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:46 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 13:54:46 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:46 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 13:54:46 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:46 on Nov 21,2017
# vlog -reportprogress 300 ./transposer.sv 
# -- Compiling module transposer
# -- Compiling module transposer_testbench
# 
# Top level modules:
# 	transposer_testbench
# End time: 13:54:46 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:46 on Nov 21,2017
# vlog -reportprogress 300 ./prepend.sv 
# -- Compiling module prepend
# 
# Top level modules:
# 	prepend
# End time: 13:54:46 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:46 on Nov 21,2017
# vlog -reportprogress 300 ./Reg_Create.sv 
# -- Compiling module Reg_Create
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	Reg_Create_testbench
# End time: 13:54:46 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:46 on Nov 21,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# 
# Top level modules:
# 	regfile_testbench
# End time: 13:54:46 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:46 on Nov 21,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 13:54:46 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:46 on Nov 21,2017
# vlog -reportprogress 300 ./Decoder.sv 
# -- Compiling module Decoder
# -- Compiling module Decoder_testbench
# 
# Top level modules:
# 	Decoder_testbench
# End time: 13:54:47 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:47 on Nov 21,2017
# vlog -reportprogress 300 ./Mem_create.sv 
# -- Compiling module Mem_Create
# -- Compiling module Mem_Create_testbench
# 
# Top level modules:
# 	Mem_Create_testbench
# End time: 13:54:47 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:47 on Nov 21,2017
# vlog -reportprogress 300 ./mux_64by_32.sv 
# -- Compiling module mux_64by_32
# -- Compiling module mux_64by_32_testbench
# 
# Top level modules:
# 	mux_64by_32_testbench
# End time: 13:54:47 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:47 on Nov 21,2017
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 13:54:47 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:47 on Nov 21,2017
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 13:54:47 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:47 on Nov 21,2017
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 13:54:47 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:47 on Nov 21,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 13:54:47 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:47 on Nov 21,2017
# vlog -reportprogress 300 ./sign_extend_unsigned.sv 
# -- Compiling module sign_extend_unsigned
# 
# Top level modules:
# 	sign_extend_unsigned
# End time: 13:54:47 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:47 on Nov 21,2017
# vlog -reportprogress 300 ./register_BABY_Maker.sv 
# -- Compiling module register_BABY_Maker
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	register_BABY_Maker
# 	Reg_Create_testbench
# End time: 13:54:47 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:47 on Nov 21,2017
# vlog -reportprogress 300 ./fowarding.sv 
# -- Compiling module fowarding
# ** Error (suppressible): (vlog-7033) ./fowarding.sv(52): Variable 'rm_fetch' driven in a combinational block, may not be driven by any other process. See ./fowarding.sv(18).
# ** Error (suppressible): (vlog-7033) ./fowarding.sv(53): Variable 'rn_fetch' driven in a combinational block, may not be driven by any other process. See ./fowarding.sv(34).
# ** Error (suppressible): (vlog-7033) ./fowarding.sv(54): Variable 'rm_valid' driven in a combinational block, may not be driven by any other process. See ./fowarding.sv(19).
# ** Error (suppressible): (vlog-7033) ./fowarding.sv(55): Variable 'rn_valid' driven in a combinational block, may not be driven by any other process. See ./fowarding.sv(35).
# End time: 13:54:47 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./test_all.do line 43
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./fowarding.sv""
do test_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:57:06 on Nov 21,2017
# vlog -reportprogress 300 ./zeroFlagCheck.sv 
# -- Compiling module zeroFlagCheck
# -- Compiling module zeroFlagCheck_testbench
# 
# Top level modules:
# 	zeroFlagCheck_testbench
# End time: 13:57:06 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:57:06 on Nov 21,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 13:57:06 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:57:06 on Nov 21,2017
# vlog -reportprogress 300 ./Big64full_adder.sv 
# -- Compiling module Big64full_adder
# -- Compiling module Big64full_adder_testbench
# 
# Top level modules:
# 	Big64full_adder_testbench
# End time: 13:57:06 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:57:06 on Nov 21,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or_testbench
# End time: 13:57:06 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:57:06 on Nov 21,2017
# vlog -reportprogress 300 ./bw_and.sv 
# -- Compiling module bw_and
# -- Compiling module bw_and_testbench
# 
# Top level modules:
# 	bw_and_testbench
# End time: 13:57:06 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:57:06 on Nov 21,2017
# vlog -reportprogress 300 ./bw_xor.sv 
# -- Compiling module bw_xor
# -- Compiling module bw_xor_testbench
# 
# Top level modules:
# 	bw_xor_testbench
# End time: 13:57:06 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:57:06 on Nov 21,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 13:57:07 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:57:07 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 13:57:07 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:57:07 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 13:57:07 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:57:07 on Nov 21,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:57:07 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:57:07 on Nov 21,2017
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 13:57:07 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:57:07 on Nov 21,2017
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 13:57:07 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:57:07 on Nov 21,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 13:57:07 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:57:07 on Nov 21,2017
# vlog -reportprogress 300 ./n_mux2_1.sv 
# -- Compiling module n_mux2_1
# 
# Top level modules:
# 	n_mux2_1
# End time: 13:57:07 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:57:07 on Nov 21,2017
# vlog -reportprogress 300 ./instr_decoder.sv 
# -- Compiling module instr_decoder
# 
# Top level modules:
# 	instr_decoder
# End time: 13:57:07 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:57:07 on Nov 21,2017
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# 
# Top level modules:
# 	sign_extend_testbench
# End time: 13:57:07 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:57:07 on Nov 21,2017
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 13:57:08 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:57:08 on Nov 21,2017
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 13:57:08 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:57:08 on Nov 21,2017
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 13:57:08 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:57:08 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 13:57:08 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:57:08 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 13:57:08 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:57:08 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 13:57:08 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:57:08 on Nov 21,2017
# vlog -reportprogress 300 ./transposer.sv 
# -- Compiling module transposer
# -- Compiling module transposer_testbench
# 
# Top level modules:
# 	transposer_testbench
# End time: 13:57:08 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:57:08 on Nov 21,2017
# vlog -reportprogress 300 ./prepend.sv 
# -- Compiling module prepend
# 
# Top level modules:
# 	prepend
# End time: 13:57:08 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:57:08 on Nov 21,2017
# vlog -reportprogress 300 ./Reg_Create.sv 
# -- Compiling module Reg_Create
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	Reg_Create_testbench
# End time: 13:57:08 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:57:08 on Nov 21,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# 
# Top level modules:
# 	regfile_testbench
# End time: 13:57:09 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:57:09 on Nov 21,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 13:57:09 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:57:09 on Nov 21,2017
# vlog -reportprogress 300 ./Decoder.sv 
# -- Compiling module Decoder
# -- Compiling module Decoder_testbench
# 
# Top level modules:
# 	Decoder_testbench
# End time: 13:57:09 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:57:09 on Nov 21,2017
# vlog -reportprogress 300 ./Mem_create.sv 
# -- Compiling module Mem_Create
# -- Compiling module Mem_Create_testbench
# 
# Top level modules:
# 	Mem_Create_testbench
# End time: 13:57:09 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:57:09 on Nov 21,2017
# vlog -reportprogress 300 ./mux_64by_32.sv 
# -- Compiling module mux_64by_32
# -- Compiling module mux_64by_32_testbench
# 
# Top level modules:
# 	mux_64by_32_testbench
# End time: 13:57:09 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:57:09 on Nov 21,2017
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 13:57:09 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:57:09 on Nov 21,2017
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 13:57:09 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:57:09 on Nov 21,2017
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 13:57:09 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:57:09 on Nov 21,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 13:57:09 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:57:09 on Nov 21,2017
# vlog -reportprogress 300 ./sign_extend_unsigned.sv 
# -- Compiling module sign_extend_unsigned
# 
# Top level modules:
# 	sign_extend_unsigned
# End time: 13:57:09 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:57:10 on Nov 21,2017
# vlog -reportprogress 300 ./register_BABY_Maker.sv 
# -- Compiling module register_BABY_Maker
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	register_BABY_Maker
# 	Reg_Create_testbench
# End time: 13:57:10 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:57:10 on Nov 21,2017
# vlog -reportprogress 300 ./fowarding.sv 
# -- Compiling module fowarding
# 
# Top level modules:
# 	fowarding
# End time: 13:57:10 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 13:50:11 on Nov 21,2017
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.program_counter
# Loading work.register
# Loading work.alu
# Loading work.Big64full_adder
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.bw_and
# Loading work.bw_or
# Loading work.bw_xor
# Loading work.Big64mux8_1
# Loading work.Big64mux2_1
# Loading work.zeroFlagCheck
# Loading work.sign_extend
# Loading work.shifter
# Loading work.instructmem
# Loading work.register_BABY_Maker
# Loading work.instr_decoder
# Loading work.n_mux2_1
# Loading work.regfile
# Loading work.Decoder
# Loading work.Mem_Create
# Loading work.mux_64by_32
# Loading work.sign_extend_unsigned
# Loading work.fowarding
# Loading work.transposer
# Loading work.prepend
# Loading work.Reg_Create
# Loading work.datamem
# Loading work.D_FF
# Loading work.mux32_1
# Loading work.mux4_1
# ** Warning: (vsim-3015) ./cpu.sv(178): [PCDPC] - Port size (5) does not match connection size (1) for port 'out'. The port definition is at: ./n_mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/fwd_enable File: ./n_mux2_1.sv
# ** Warning: (vsim-3015) ./cpu.sv(185): [PCDPC] - Port size (5) does not match connection size (1) for port 'alu_rd_key'. The port definition is at: ./fowarding.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/BigBitch File: ./fowarding.sv
# ** Warning: (vsim-3015) ./cpu.sv(198): [PCDPC] - Port size (64) does not match connection size (1) for port 'out'. The port definition is at: ./Big64mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/muxymux File: ./Big64mux2_1.sv
# ** Warning: (vsim-3015) ./cpu.sv(205): [PCDPC] - Port size (64) does not match connection size (1) for port 'out'. The port definition is at: ./Big64mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/muxymux3 File: ./Big64mux2_1.sv
# ** Warning: (vsim-3015) ./cpu.sv(231): [PCDPC] - Port size (291) does not match connection size (165) for port 'in'. The port definition is at: ./register_BABY_Maker.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/regdec_pipe File: ./register_BABY_Maker.sv
# ** Warning: (vsim-3015) ./cpu.sv(326): [PCDPC] - Port size (202) does not match connection size (139) for port 'q'. The port definition is at: ./register_BABY_Maker.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/execute_pipe File: ./register_BABY_Maker.sv
# ** Warning: (vsim-3015) ./cpu.sv(363): [PCDPC] - Port size (64) does not match connection size (1) for port 'address'. The port definition is at: ./datamem.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/dataMemory File: ./datamem.sv
# ** Warning: (vsim-3015) ./cpu.sv(373): [PCDPC] - Port size (64) does not match connection size (1) for port 'in0'. The port definition is at: ./Big64mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/RegWriteDataMux File: ./Big64mux2_1.sv
# ** Warning: Design size of 8860 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Daniel H  Hostname: DESKTOP-GLULL4N  ProcessID: 5092
#           Attempting to use alternate WLF file "./wlft2sb327".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2sb327
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./CPU/test01_AddiB.arm
# ** Note: $stop    : ./cpu.sv(411)
#    Time: 515 us  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 411
do test_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:01 on Nov 21,2017
# vlog -reportprogress 300 ./zeroFlagCheck.sv 
# -- Compiling module zeroFlagCheck
# -- Compiling module zeroFlagCheck_testbench
# 
# Top level modules:
# 	zeroFlagCheck_testbench
# End time: 14:00:01 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:01 on Nov 21,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 14:00:01 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:01 on Nov 21,2017
# vlog -reportprogress 300 ./Big64full_adder.sv 
# -- Compiling module Big64full_adder
# -- Compiling module Big64full_adder_testbench
# 
# Top level modules:
# 	Big64full_adder_testbench
# End time: 14:00:01 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:01 on Nov 21,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or_testbench
# End time: 14:00:01 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:01 on Nov 21,2017
# vlog -reportprogress 300 ./bw_and.sv 
# -- Compiling module bw_and
# -- Compiling module bw_and_testbench
# 
# Top level modules:
# 	bw_and_testbench
# End time: 14:00:01 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:01 on Nov 21,2017
# vlog -reportprogress 300 ./bw_xor.sv 
# -- Compiling module bw_xor
# -- Compiling module bw_xor_testbench
# 
# Top level modules:
# 	bw_xor_testbench
# End time: 14:00:02 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:02 on Nov 21,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 14:00:02 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:02 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 14:00:02 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:02 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 14:00:02 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:02 on Nov 21,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:00:02 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:02 on Nov 21,2017
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 14:00:02 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:02 on Nov 21,2017
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# ** Error: (vlog-13069) ./cpu.sv(67): near "program_counter": syntax error, unexpected IDENTIFIER, expecting ';' or ','.
# -- Compiling module cpu_testbench
# End time: 14:00:02 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./test_all.do line 18
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./cpu.sv""
do test_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:11 on Nov 21,2017
# vlog -reportprogress 300 ./zeroFlagCheck.sv 
# -- Compiling module zeroFlagCheck
# -- Compiling module zeroFlagCheck_testbench
# 
# Top level modules:
# 	zeroFlagCheck_testbench
# End time: 14:00:11 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:11 on Nov 21,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 14:00:11 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:11 on Nov 21,2017
# vlog -reportprogress 300 ./Big64full_adder.sv 
# -- Compiling module Big64full_adder
# -- Compiling module Big64full_adder_testbench
# 
# Top level modules:
# 	Big64full_adder_testbench
# End time: 14:00:11 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:11 on Nov 21,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or_testbench
# End time: 14:00:11 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:11 on Nov 21,2017
# vlog -reportprogress 300 ./bw_and.sv 
# -- Compiling module bw_and
# -- Compiling module bw_and_testbench
# 
# Top level modules:
# 	bw_and_testbench
# End time: 14:00:11 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:11 on Nov 21,2017
# vlog -reportprogress 300 ./bw_xor.sv 
# -- Compiling module bw_xor
# -- Compiling module bw_xor_testbench
# 
# Top level modules:
# 	bw_xor_testbench
# End time: 14:00:11 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:11 on Nov 21,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 14:00:11 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:11 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 14:00:11 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:11 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 14:00:11 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:11 on Nov 21,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:00:12 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:12 on Nov 21,2017
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 14:00:12 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:12 on Nov 21,2017
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 14:00:12 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:12 on Nov 21,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 14:00:12 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:12 on Nov 21,2017
# vlog -reportprogress 300 ./n_mux2_1.sv 
# -- Compiling module n_mux2_1
# 
# Top level modules:
# 	n_mux2_1
# End time: 14:00:12 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:12 on Nov 21,2017
# vlog -reportprogress 300 ./instr_decoder.sv 
# -- Compiling module instr_decoder
# 
# Top level modules:
# 	instr_decoder
# End time: 14:00:12 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:12 on Nov 21,2017
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# 
# Top level modules:
# 	sign_extend_testbench
# End time: 14:00:12 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:12 on Nov 21,2017
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 14:00:12 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:12 on Nov 21,2017
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 14:00:12 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:12 on Nov 21,2017
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 14:00:13 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:13 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 14:00:13 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:13 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 14:00:13 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:13 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 14:00:13 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:13 on Nov 21,2017
# vlog -reportprogress 300 ./transposer.sv 
# -- Compiling module transposer
# -- Compiling module transposer_testbench
# 
# Top level modules:
# 	transposer_testbench
# End time: 14:00:13 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:13 on Nov 21,2017
# vlog -reportprogress 300 ./prepend.sv 
# -- Compiling module prepend
# 
# Top level modules:
# 	prepend
# End time: 14:00:13 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:13 on Nov 21,2017
# vlog -reportprogress 300 ./Reg_Create.sv 
# -- Compiling module Reg_Create
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	Reg_Create_testbench
# End time: 14:00:13 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:13 on Nov 21,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# 
# Top level modules:
# 	regfile_testbench
# End time: 14:00:13 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:13 on Nov 21,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:00:13 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:13 on Nov 21,2017
# vlog -reportprogress 300 ./Decoder.sv 
# -- Compiling module Decoder
# -- Compiling module Decoder_testbench
# 
# Top level modules:
# 	Decoder_testbench
# End time: 14:00:14 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:14 on Nov 21,2017
# vlog -reportprogress 300 ./Mem_create.sv 
# -- Compiling module Mem_Create
# -- Compiling module Mem_Create_testbench
# 
# Top level modules:
# 	Mem_Create_testbench
# End time: 14:00:14 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:14 on Nov 21,2017
# vlog -reportprogress 300 ./mux_64by_32.sv 
# -- Compiling module mux_64by_32
# -- Compiling module mux_64by_32_testbench
# 
# Top level modules:
# 	mux_64by_32_testbench
# End time: 14:00:14 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:14 on Nov 21,2017
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 14:00:14 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:14 on Nov 21,2017
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 14:00:14 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:14 on Nov 21,2017
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 14:00:14 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:14 on Nov 21,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 14:00:14 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:14 on Nov 21,2017
# vlog -reportprogress 300 ./sign_extend_unsigned.sv 
# -- Compiling module sign_extend_unsigned
# 
# Top level modules:
# 	sign_extend_unsigned
# End time: 14:00:14 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:14 on Nov 21,2017
# vlog -reportprogress 300 ./register_BABY_Maker.sv 
# -- Compiling module register_BABY_Maker
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	register_BABY_Maker
# 	Reg_Create_testbench
# End time: 14:00:14 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:14 on Nov 21,2017
# vlog -reportprogress 300 ./fowarding.sv 
# -- Compiling module fowarding
# 
# Top level modules:
# 	fowarding
# End time: 14:00:14 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:00:18 on Nov 21,2017, Elapsed time: 0:10:07
# Errors: 5, Warnings: 11
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 14:00:18 on Nov 21,2017
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.program_counter
# Loading work.register
# Loading work.alu
# Loading work.Big64full_adder
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.bw_and
# Loading work.bw_or
# Loading work.bw_xor
# Loading work.Big64mux8_1
# Loading work.Big64mux2_1
# Loading work.zeroFlagCheck
# Loading work.sign_extend
# Loading work.shifter
# Loading work.instructmem
# Loading work.register_BABY_Maker
# Loading work.instr_decoder
# Loading work.n_mux2_1
# Loading work.regfile
# Loading work.Decoder
# Loading work.Mem_Create
# Loading work.mux_64by_32
# Loading work.sign_extend_unsigned
# Loading work.fowarding
# Loading work.transposer
# Loading work.prepend
# Loading work.Reg_Create
# Loading work.datamem
# Loading work.D_FF
# Loading work.mux32_1
# Loading work.mux4_1
# ** Warning: (vsim-3015) ./cpu.sv(327): [PCDPC] - Port size (202) does not match connection size (139) for port 'q'. The port definition is at: ./register_BABY_Maker.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/execute_pipe File: ./register_BABY_Maker.sv
# ** Warning: (vsim-3015) ./cpu.sv(364): [PCDPC] - Port size (64) does not match connection size (1) for port 'address'. The port definition is at: ./datamem.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/dataMemory File: ./datamem.sv
# ** Warning: (vsim-3015) ./cpu.sv(374): [PCDPC] - Port size (64) does not match connection size (1) for port 'in0'. The port definition is at: ./Big64mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/RegWriteDataMux File: ./Big64mux2_1.sv
# ** Warning: Design size of 8860 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Daniel H  Hostname: DESKTOP-GLULL4N  ProcessID: 5092
#           Attempting to use alternate WLF file "./wlftsaamz8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftsaamz8
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./CPU/test01_AddiB.arm
# ** Note: $stop    : ./cpu.sv(412)
#    Time: 515 us  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 412
do test_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:02:00 on Nov 21,2017
# vlog -reportprogress 300 ./zeroFlagCheck.sv 
# -- Compiling module zeroFlagCheck
# -- Compiling module zeroFlagCheck_testbench
# 
# Top level modules:
# 	zeroFlagCheck_testbench
# End time: 14:02:00 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:02:01 on Nov 21,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 14:02:01 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:02:01 on Nov 21,2017
# vlog -reportprogress 300 ./Big64full_adder.sv 
# -- Compiling module Big64full_adder
# -- Compiling module Big64full_adder_testbench
# 
# Top level modules:
# 	Big64full_adder_testbench
# End time: 14:02:01 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:02:01 on Nov 21,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or_testbench
# End time: 14:02:01 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:02:01 on Nov 21,2017
# vlog -reportprogress 300 ./bw_and.sv 
# -- Compiling module bw_and
# -- Compiling module bw_and_testbench
# 
# Top level modules:
# 	bw_and_testbench
# End time: 14:02:01 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:02:01 on Nov 21,2017
# vlog -reportprogress 300 ./bw_xor.sv 
# -- Compiling module bw_xor
# -- Compiling module bw_xor_testbench
# 
# Top level modules:
# 	bw_xor_testbench
# End time: 14:02:01 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:02:01 on Nov 21,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 14:02:01 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:02:01 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 14:02:01 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:02:01 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 14:02:01 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:02:01 on Nov 21,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:02:01 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:02:01 on Nov 21,2017
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 14:02:01 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:02:01 on Nov 21,2017
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 14:02:01 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:02:02 on Nov 21,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 14:02:02 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:02:02 on Nov 21,2017
# vlog -reportprogress 300 ./n_mux2_1.sv 
# -- Compiling module n_mux2_1
# 
# Top level modules:
# 	n_mux2_1
# End time: 14:02:02 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:02:02 on Nov 21,2017
# vlog -reportprogress 300 ./instr_decoder.sv 
# -- Compiling module instr_decoder
# 
# Top level modules:
# 	instr_decoder
# End time: 14:02:02 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:02:02 on Nov 21,2017
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# 
# Top level modules:
# 	sign_extend_testbench
# End time: 14:02:02 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:02:02 on Nov 21,2017
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 14:02:02 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:02:02 on Nov 21,2017
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 14:02:02 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:02:02 on Nov 21,2017
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 14:02:02 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:02:02 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 14:02:02 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:02:02 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 14:02:02 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:02:03 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 14:02:03 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:02:03 on Nov 21,2017
# vlog -reportprogress 300 ./transposer.sv 
# -- Compiling module transposer
# -- Compiling module transposer_testbench
# 
# Top level modules:
# 	transposer_testbench
# End time: 14:02:03 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:02:03 on Nov 21,2017
# vlog -reportprogress 300 ./prepend.sv 
# -- Compiling module prepend
# 
# Top level modules:
# 	prepend
# End time: 14:02:03 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:02:03 on Nov 21,2017
# vlog -reportprogress 300 ./Reg_Create.sv 
# -- Compiling module Reg_Create
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	Reg_Create_testbench
# End time: 14:02:03 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:02:03 on Nov 21,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# 
# Top level modules:
# 	regfile_testbench
# End time: 14:02:03 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:02:03 on Nov 21,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:02:03 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:02:03 on Nov 21,2017
# vlog -reportprogress 300 ./Decoder.sv 
# -- Compiling module Decoder
# -- Compiling module Decoder_testbench
# 
# Top level modules:
# 	Decoder_testbench
# End time: 14:02:03 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:02:03 on Nov 21,2017
# vlog -reportprogress 300 ./Mem_create.sv 
# -- Compiling module Mem_Create
# -- Compiling module Mem_Create_testbench
# 
# Top level modules:
# 	Mem_Create_testbench
# End time: 14:02:03 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:02:03 on Nov 21,2017
# vlog -reportprogress 300 ./mux_64by_32.sv 
# -- Compiling module mux_64by_32
# -- Compiling module mux_64by_32_testbench
# 
# Top level modules:
# 	mux_64by_32_testbench
# End time: 14:02:03 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:02:03 on Nov 21,2017
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 14:02:04 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:02:04 on Nov 21,2017
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 14:02:04 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:02:04 on Nov 21,2017
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 14:02:04 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:02:04 on Nov 21,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 14:02:04 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:02:04 on Nov 21,2017
# vlog -reportprogress 300 ./sign_extend_unsigned.sv 
# -- Compiling module sign_extend_unsigned
# 
# Top level modules:
# 	sign_extend_unsigned
# End time: 14:02:04 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:02:04 on Nov 21,2017
# vlog -reportprogress 300 ./register_BABY_Maker.sv 
# -- Compiling module register_BABY_Maker
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	register_BABY_Maker
# 	Reg_Create_testbench
# End time: 14:02:04 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:02:04 on Nov 21,2017
# vlog -reportprogress 300 ./fowarding.sv 
# -- Compiling module fowarding
# 
# Top level modules:
# 	fowarding
# End time: 14:02:04 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:02:05 on Nov 21,2017, Elapsed time: 0:01:47
# Errors: 0, Warnings: 6
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 14:02:05 on Nov 21,2017
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.program_counter
# Loading work.register
# Loading work.alu
# Loading work.Big64full_adder
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.bw_and
# Loading work.bw_or
# Loading work.bw_xor
# Loading work.Big64mux8_1
# Loading work.Big64mux2_1
# Loading work.zeroFlagCheck
# Loading work.sign_extend
# Loading work.shifter
# Loading work.instructmem
# Loading work.register_BABY_Maker
# Loading work.instr_decoder
# Loading work.n_mux2_1
# Loading work.regfile
# Loading work.Decoder
# Loading work.Mem_Create
# Loading work.mux_64by_32
# Loading work.sign_extend_unsigned
# Loading work.fowarding
# Loading work.transposer
# Loading work.prepend
# Loading work.Reg_Create
# Loading work.datamem
# Loading work.D_FF
# Loading work.mux32_1
# Loading work.mux4_1
# ** Warning: Design size of 8860 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Daniel H  Hostname: DESKTOP-GLULL4N  ProcessID: 5092
#           Attempting to use alternate WLF file "./wlfta6m25e".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfta6m25e
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./CPU/test01_AddiB.arm
# ** Note: $stop    : ./cpu.sv(411)
#    Time: 515 us  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 411
add wave -position 23 sim:/cpu_testbench/dut/BigBitch/*
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/caravk/ee469/cpu_wave.do
do test_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:43 on Nov 21,2017
# vlog -reportprogress 300 ./zeroFlagCheck.sv 
# -- Compiling module zeroFlagCheck
# -- Compiling module zeroFlagCheck_testbench
# 
# Top level modules:
# 	zeroFlagCheck_testbench
# End time: 14:30:43 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:43 on Nov 21,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 14:30:43 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:44 on Nov 21,2017
# vlog -reportprogress 300 ./Big64full_adder.sv 
# -- Compiling module Big64full_adder
# -- Compiling module Big64full_adder_testbench
# 
# Top level modules:
# 	Big64full_adder_testbench
# End time: 14:30:44 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:44 on Nov 21,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or_testbench
# End time: 14:30:44 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:44 on Nov 21,2017
# vlog -reportprogress 300 ./bw_and.sv 
# -- Compiling module bw_and
# -- Compiling module bw_and_testbench
# 
# Top level modules:
# 	bw_and_testbench
# End time: 14:30:44 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:44 on Nov 21,2017
# vlog -reportprogress 300 ./bw_xor.sv 
# -- Compiling module bw_xor
# -- Compiling module bw_xor_testbench
# 
# Top level modules:
# 	bw_xor_testbench
# End time: 14:30:44 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:44 on Nov 21,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 14:30:44 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:44 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 14:30:44 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:44 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 14:30:44 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:44 on Nov 21,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:30:44 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:44 on Nov 21,2017
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 14:30:44 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:44 on Nov 21,2017
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 14:30:44 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:44 on Nov 21,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 14:30:45 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:45 on Nov 21,2017
# vlog -reportprogress 300 ./n_mux2_1.sv 
# -- Compiling module n_mux2_1
# 
# Top level modules:
# 	n_mux2_1
# End time: 14:30:45 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:45 on Nov 21,2017
# vlog -reportprogress 300 ./instr_decoder.sv 
# -- Compiling module instr_decoder
# 
# Top level modules:
# 	instr_decoder
# End time: 14:30:45 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:45 on Nov 21,2017
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# 
# Top level modules:
# 	sign_extend_testbench
# End time: 14:30:45 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:45 on Nov 21,2017
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 14:30:45 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:45 on Nov 21,2017
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 14:30:45 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:45 on Nov 21,2017
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 14:30:45 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:45 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 14:30:45 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:45 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 14:30:45 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:45 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 14:30:45 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:45 on Nov 21,2017
# vlog -reportprogress 300 ./transposer.sv 
# -- Compiling module transposer
# -- Compiling module transposer_testbench
# 
# Top level modules:
# 	transposer_testbench
# End time: 14:30:46 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:46 on Nov 21,2017
# vlog -reportprogress 300 ./prepend.sv 
# -- Compiling module prepend
# 
# Top level modules:
# 	prepend
# End time: 14:30:46 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:46 on Nov 21,2017
# vlog -reportprogress 300 ./Reg_Create.sv 
# -- Compiling module Reg_Create
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	Reg_Create_testbench
# End time: 14:30:46 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:46 on Nov 21,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# 
# Top level modules:
# 	regfile_testbench
# End time: 14:30:46 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:46 on Nov 21,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:30:46 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:46 on Nov 21,2017
# vlog -reportprogress 300 ./Decoder.sv 
# -- Compiling module Decoder
# -- Compiling module Decoder_testbench
# 
# Top level modules:
# 	Decoder_testbench
# End time: 14:30:46 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:46 on Nov 21,2017
# vlog -reportprogress 300 ./Mem_create.sv 
# -- Compiling module Mem_Create
# -- Compiling module Mem_Create_testbench
# 
# Top level modules:
# 	Mem_Create_testbench
# End time: 14:30:46 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:46 on Nov 21,2017
# vlog -reportprogress 300 ./mux_64by_32.sv 
# -- Compiling module mux_64by_32
# -- Compiling module mux_64by_32_testbench
# 
# Top level modules:
# 	mux_64by_32_testbench
# End time: 14:30:46 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:46 on Nov 21,2017
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 14:30:46 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:46 on Nov 21,2017
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 14:30:46 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:47 on Nov 21,2017
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 14:30:47 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:47 on Nov 21,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 14:30:47 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:47 on Nov 21,2017
# vlog -reportprogress 300 ./sign_extend_unsigned.sv 
# -- Compiling module sign_extend_unsigned
# 
# Top level modules:
# 	sign_extend_unsigned
# End time: 14:30:47 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:47 on Nov 21,2017
# vlog -reportprogress 300 ./register_BABY_Maker.sv 
# -- Compiling module register_BABY_Maker
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	register_BABY_Maker
# 	Reg_Create_testbench
# End time: 14:30:47 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:47 on Nov 21,2017
# vlog -reportprogress 300 ./fowarding.sv 
# -- Compiling module fowarding
# 
# Top level modules:
# 	fowarding
# End time: 14:30:47 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:30:48 on Nov 21,2017, Elapsed time: 0:28:43
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 14:30:48 on Nov 21,2017
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.program_counter
# Loading work.register
# Loading work.alu
# Loading work.Big64full_adder
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.bw_and
# Loading work.bw_or
# Loading work.bw_xor
# Loading work.Big64mux8_1
# Loading work.Big64mux2_1
# Loading work.zeroFlagCheck
# Loading work.sign_extend
# Loading work.shifter
# Loading work.instructmem
# Loading work.register_BABY_Maker
# Loading work.instr_decoder
# Loading work.n_mux2_1
# Loading work.regfile
# Loading work.Decoder
# Loading work.Mem_Create
# Loading work.mux_64by_32
# Loading work.sign_extend_unsigned
# Loading work.fowarding
# Loading work.transposer
# Loading work.prepend
# Loading work.Reg_Create
# Loading work.datamem
# Loading work.D_FF
# Loading work.mux32_1
# Loading work.mux4_1
# ** Warning: Design size of 8860 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Daniel H  Hostname: DESKTOP-GLULL4N  ProcessID: 5092
#           Attempting to use alternate WLF file "./wlftwd5esv".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftwd5esv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./CPU/test01_AddiB.arm
# ** Note: $stop    : ./cpu.sv(411)
#    Time: 515 us  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 411
do test_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:43:44 on Nov 21,2017
# vlog -reportprogress 300 ./zeroFlagCheck.sv 
# -- Compiling module zeroFlagCheck
# -- Compiling module zeroFlagCheck_testbench
# 
# Top level modules:
# 	zeroFlagCheck_testbench
# End time: 14:43:44 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:43:44 on Nov 21,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 14:43:45 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:43:45 on Nov 21,2017
# vlog -reportprogress 300 ./Big64full_adder.sv 
# -- Compiling module Big64full_adder
# -- Compiling module Big64full_adder_testbench
# 
# Top level modules:
# 	Big64full_adder_testbench
# End time: 14:43:45 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:43:45 on Nov 21,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or_testbench
# End time: 14:43:45 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:43:45 on Nov 21,2017
# vlog -reportprogress 300 ./bw_and.sv 
# -- Compiling module bw_and
# -- Compiling module bw_and_testbench
# 
# Top level modules:
# 	bw_and_testbench
# End time: 14:43:45 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:43:45 on Nov 21,2017
# vlog -reportprogress 300 ./bw_xor.sv 
# -- Compiling module bw_xor
# -- Compiling module bw_xor_testbench
# 
# Top level modules:
# 	bw_xor_testbench
# End time: 14:43:45 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:43:45 on Nov 21,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 14:43:45 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:43:45 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 14:43:45 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:43:45 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 14:43:45 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:43:45 on Nov 21,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:43:45 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:43:45 on Nov 21,2017
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 14:43:45 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:43:45 on Nov 21,2017
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 14:43:45 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:43:45 on Nov 21,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 14:43:46 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:43:46 on Nov 21,2017
# vlog -reportprogress 300 ./n_mux2_1.sv 
# -- Compiling module n_mux2_1
# 
# Top level modules:
# 	n_mux2_1
# End time: 14:43:46 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:43:46 on Nov 21,2017
# vlog -reportprogress 300 ./instr_decoder.sv 
# -- Compiling module instr_decoder
# 
# Top level modules:
# 	instr_decoder
# End time: 14:43:46 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:43:46 on Nov 21,2017
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# 
# Top level modules:
# 	sign_extend_testbench
# End time: 14:43:46 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:43:46 on Nov 21,2017
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 14:43:46 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:43:46 on Nov 21,2017
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 14:43:46 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:43:46 on Nov 21,2017
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 14:43:46 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:43:46 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 14:43:46 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:43:46 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 14:43:46 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:43:46 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 14:43:47 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:43:47 on Nov 21,2017
# vlog -reportprogress 300 ./transposer.sv 
# -- Compiling module transposer
# -- Compiling module transposer_testbench
# 
# Top level modules:
# 	transposer_testbench
# End time: 14:43:47 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:43:47 on Nov 21,2017
# vlog -reportprogress 300 ./prepend.sv 
# -- Compiling module prepend
# 
# Top level modules:
# 	prepend
# End time: 14:43:47 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:43:47 on Nov 21,2017
# vlog -reportprogress 300 ./Reg_Create.sv 
# -- Compiling module Reg_Create
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	Reg_Create_testbench
# End time: 14:43:47 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:43:47 on Nov 21,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# 
# Top level modules:
# 	regfile_testbench
# End time: 14:43:47 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:43:47 on Nov 21,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:43:47 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:43:47 on Nov 21,2017
# vlog -reportprogress 300 ./Decoder.sv 
# -- Compiling module Decoder
# -- Compiling module Decoder_testbench
# 
# Top level modules:
# 	Decoder_testbench
# End time: 14:43:47 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:43:47 on Nov 21,2017
# vlog -reportprogress 300 ./Mem_create.sv 
# -- Compiling module Mem_Create
# -- Compiling module Mem_Create_testbench
# 
# Top level modules:
# 	Mem_Create_testbench
# End time: 14:43:47 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:43:47 on Nov 21,2017
# vlog -reportprogress 300 ./mux_64by_32.sv 
# -- Compiling module mux_64by_32
# -- Compiling module mux_64by_32_testbench
# 
# Top level modules:
# 	mux_64by_32_testbench
# End time: 14:43:47 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:43:47 on Nov 21,2017
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 14:43:47 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:43:47 on Nov 21,2017
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 14:43:48 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:43:48 on Nov 21,2017
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 14:43:48 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:43:48 on Nov 21,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 14:43:48 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:43:48 on Nov 21,2017
# vlog -reportprogress 300 ./sign_extend_unsigned.sv 
# -- Compiling module sign_extend_unsigned
# 
# Top level modules:
# 	sign_extend_unsigned
# End time: 14:43:48 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:43:48 on Nov 21,2017
# vlog -reportprogress 300 ./register_BABY_Maker.sv 
# -- Compiling module register_BABY_Maker
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	register_BABY_Maker
# 	Reg_Create_testbench
# End time: 14:43:48 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:43:48 on Nov 21,2017
# vlog -reportprogress 300 ./fowarding.sv 
# -- Compiling module fowarding
# 
# Top level modules:
# 	fowarding
# End time: 14:43:48 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:43:49 on Nov 21,2017, Elapsed time: 0:13:01
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 14:43:49 on Nov 21,2017
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.program_counter
# Loading work.register
# Loading work.alu
# Loading work.Big64full_adder
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.bw_and
# Loading work.bw_or
# Loading work.bw_xor
# Loading work.Big64mux8_1
# Loading work.Big64mux2_1
# Loading work.zeroFlagCheck
# Loading work.sign_extend
# Loading work.shifter
# Loading work.instructmem
# Loading work.register_BABY_Maker
# Loading work.instr_decoder
# Loading work.n_mux2_1
# Loading work.regfile
# Loading work.Decoder
# Loading work.Mem_Create
# Loading work.mux_64by_32
# Loading work.sign_extend_unsigned
# Loading work.fowarding
# Loading work.transposer
# Loading work.prepend
# Loading work.Reg_Create
# Loading work.datamem
# Loading work.D_FF
# Loading work.mux32_1
# Loading work.mux4_1
# ** Warning: Design size of 8860 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Daniel H  Hostname: DESKTOP-GLULL4N  ProcessID: 5092
#           Attempting to use alternate WLF file "./wlftr3jra7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftr3jra7
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./CPU/test01_AddiB.arm
# ** Note: $stop    : ./cpu.sv(411)
#    Time: 515 us  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 411
do test_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:39 on Nov 21,2017
# vlog -reportprogress 300 ./zeroFlagCheck.sv 
# -- Compiling module zeroFlagCheck
# -- Compiling module zeroFlagCheck_testbench
# 
# Top level modules:
# 	zeroFlagCheck_testbench
# End time: 14:44:39 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:39 on Nov 21,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 14:44:39 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:39 on Nov 21,2017
# vlog -reportprogress 300 ./Big64full_adder.sv 
# -- Compiling module Big64full_adder
# -- Compiling module Big64full_adder_testbench
# 
# Top level modules:
# 	Big64full_adder_testbench
# End time: 14:44:40 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:40 on Nov 21,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or_testbench
# End time: 14:44:40 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:40 on Nov 21,2017
# vlog -reportprogress 300 ./bw_and.sv 
# -- Compiling module bw_and
# -- Compiling module bw_and_testbench
# 
# Top level modules:
# 	bw_and_testbench
# End time: 14:44:40 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:40 on Nov 21,2017
# vlog -reportprogress 300 ./bw_xor.sv 
# -- Compiling module bw_xor
# -- Compiling module bw_xor_testbench
# 
# Top level modules:
# 	bw_xor_testbench
# End time: 14:44:40 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:40 on Nov 21,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 14:44:40 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:40 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 14:44:40 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:40 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 14:44:40 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:40 on Nov 21,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:44:40 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:40 on Nov 21,2017
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 14:44:40 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:40 on Nov 21,2017
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 14:44:40 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:40 on Nov 21,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 14:44:41 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:41 on Nov 21,2017
# vlog -reportprogress 300 ./n_mux2_1.sv 
# -- Compiling module n_mux2_1
# 
# Top level modules:
# 	n_mux2_1
# End time: 14:44:41 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:41 on Nov 21,2017
# vlog -reportprogress 300 ./instr_decoder.sv 
# -- Compiling module instr_decoder
# 
# Top level modules:
# 	instr_decoder
# End time: 14:44:41 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:41 on Nov 21,2017
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# 
# Top level modules:
# 	sign_extend_testbench
# End time: 14:44:41 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:41 on Nov 21,2017
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 14:44:41 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:41 on Nov 21,2017
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 14:44:41 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:41 on Nov 21,2017
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 14:44:41 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:41 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 14:44:41 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:41 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 14:44:41 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:41 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 14:44:41 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:41 on Nov 21,2017
# vlog -reportprogress 300 ./transposer.sv 
# -- Compiling module transposer
# -- Compiling module transposer_testbench
# 
# Top level modules:
# 	transposer_testbench
# End time: 14:44:42 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:42 on Nov 21,2017
# vlog -reportprogress 300 ./prepend.sv 
# -- Compiling module prepend
# 
# Top level modules:
# 	prepend
# End time: 14:44:42 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:42 on Nov 21,2017
# vlog -reportprogress 300 ./Reg_Create.sv 
# -- Compiling module Reg_Create
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	Reg_Create_testbench
# End time: 14:44:42 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:42 on Nov 21,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# 
# Top level modules:
# 	regfile_testbench
# End time: 14:44:42 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:42 on Nov 21,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:44:42 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:42 on Nov 21,2017
# vlog -reportprogress 300 ./Decoder.sv 
# -- Compiling module Decoder
# -- Compiling module Decoder_testbench
# 
# Top level modules:
# 	Decoder_testbench
# End time: 14:44:42 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:42 on Nov 21,2017
# vlog -reportprogress 300 ./Mem_create.sv 
# -- Compiling module Mem_Create
# -- Compiling module Mem_Create_testbench
# 
# Top level modules:
# 	Mem_Create_testbench
# End time: 14:44:42 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:42 on Nov 21,2017
# vlog -reportprogress 300 ./mux_64by_32.sv 
# -- Compiling module mux_64by_32
# -- Compiling module mux_64by_32_testbench
# 
# Top level modules:
# 	mux_64by_32_testbench
# End time: 14:44:42 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:42 on Nov 21,2017
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 14:44:42 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:42 on Nov 21,2017
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 14:44:42 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:43 on Nov 21,2017
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 14:44:43 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:43 on Nov 21,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 14:44:43 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:43 on Nov 21,2017
# vlog -reportprogress 300 ./sign_extend_unsigned.sv 
# -- Compiling module sign_extend_unsigned
# 
# Top level modules:
# 	sign_extend_unsigned
# End time: 14:44:43 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:43 on Nov 21,2017
# vlog -reportprogress 300 ./register_BABY_Maker.sv 
# -- Compiling module register_BABY_Maker
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	register_BABY_Maker
# 	Reg_Create_testbench
# End time: 14:44:43 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:43 on Nov 21,2017
# vlog -reportprogress 300 ./fowarding.sv 
# -- Compiling module fowarding
# 
# Top level modules:
# 	fowarding
# End time: 14:44:43 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:44:47 on Nov 21,2017, Elapsed time: 0:00:58
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 14:44:48 on Nov 21,2017
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.program_counter
# Loading work.register
# Loading work.alu
# Loading work.Big64full_adder
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.bw_and
# Loading work.bw_or
# Loading work.bw_xor
# Loading work.Big64mux8_1
# Loading work.Big64mux2_1
# Loading work.zeroFlagCheck
# Loading work.sign_extend
# Loading work.shifter
# Loading work.instructmem
# Loading work.register_BABY_Maker
# Loading work.instr_decoder
# Loading work.n_mux2_1
# Loading work.regfile
# Loading work.Decoder
# Loading work.Mem_Create
# Loading work.mux_64by_32
# Loading work.sign_extend_unsigned
# Loading work.fowarding
# Loading work.transposer
# Loading work.prepend
# Loading work.Reg_Create
# Loading work.datamem
# Loading work.D_FF
# Loading work.mux32_1
# Loading work.mux4_1
# ** Warning: Design size of 8860 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Daniel H  Hostname: DESKTOP-GLULL4N  ProcessID: 5092
#           Attempting to use alternate WLF file "./wlft3iq13q".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft3iq13q
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./CPU/test01_AddiB.arm
# ** Note: $stop    : ./cpu.sv(411)
#    Time: 515 us  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 411
do test_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:26 on Nov 21,2017
# vlog -reportprogress 300 ./zeroFlagCheck.sv 
# -- Compiling module zeroFlagCheck
# -- Compiling module zeroFlagCheck_testbench
# 
# Top level modules:
# 	zeroFlagCheck_testbench
# End time: 14:45:26 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:26 on Nov 21,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 14:45:26 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:26 on Nov 21,2017
# vlog -reportprogress 300 ./Big64full_adder.sv 
# -- Compiling module Big64full_adder
# -- Compiling module Big64full_adder_testbench
# 
# Top level modules:
# 	Big64full_adder_testbench
# End time: 14:45:26 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:26 on Nov 21,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or_testbench
# End time: 14:45:26 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:26 on Nov 21,2017
# vlog -reportprogress 300 ./bw_and.sv 
# -- Compiling module bw_and
# -- Compiling module bw_and_testbench
# 
# Top level modules:
# 	bw_and_testbench
# End time: 14:45:27 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:27 on Nov 21,2017
# vlog -reportprogress 300 ./bw_xor.sv 
# -- Compiling module bw_xor
# -- Compiling module bw_xor_testbench
# 
# Top level modules:
# 	bw_xor_testbench
# End time: 14:45:27 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:27 on Nov 21,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 14:45:27 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:27 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 14:45:27 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:27 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 14:45:27 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:27 on Nov 21,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:45:27 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:27 on Nov 21,2017
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 14:45:27 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:27 on Nov 21,2017
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 14:45:27 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:27 on Nov 21,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 14:45:27 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:27 on Nov 21,2017
# vlog -reportprogress 300 ./n_mux2_1.sv 
# -- Compiling module n_mux2_1
# 
# Top level modules:
# 	n_mux2_1
# End time: 14:45:27 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:27 on Nov 21,2017
# vlog -reportprogress 300 ./instr_decoder.sv 
# -- Compiling module instr_decoder
# 
# Top level modules:
# 	instr_decoder
# End time: 14:45:28 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:28 on Nov 21,2017
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# 
# Top level modules:
# 	sign_extend_testbench
# End time: 14:45:28 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:28 on Nov 21,2017
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 14:45:28 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:28 on Nov 21,2017
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 14:45:28 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:28 on Nov 21,2017
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 14:45:28 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:28 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 14:45:28 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:28 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 14:45:28 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:28 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 14:45:28 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:28 on Nov 21,2017
# vlog -reportprogress 300 ./transposer.sv 
# -- Compiling module transposer
# -- Compiling module transposer_testbench
# 
# Top level modules:
# 	transposer_testbench
# End time: 14:45:28 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:28 on Nov 21,2017
# vlog -reportprogress 300 ./prepend.sv 
# -- Compiling module prepend
# 
# Top level modules:
# 	prepend
# End time: 14:45:29 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:29 on Nov 21,2017
# vlog -reportprogress 300 ./Reg_Create.sv 
# -- Compiling module Reg_Create
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	Reg_Create_testbench
# End time: 14:45:29 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:29 on Nov 21,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# 
# Top level modules:
# 	regfile_testbench
# End time: 14:45:29 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:29 on Nov 21,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:45:29 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:29 on Nov 21,2017
# vlog -reportprogress 300 ./Decoder.sv 
# -- Compiling module Decoder
# -- Compiling module Decoder_testbench
# 
# Top level modules:
# 	Decoder_testbench
# End time: 14:45:29 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:29 on Nov 21,2017
# vlog -reportprogress 300 ./Mem_create.sv 
# -- Compiling module Mem_Create
# -- Compiling module Mem_Create_testbench
# 
# Top level modules:
# 	Mem_Create_testbench
# End time: 14:45:29 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:29 on Nov 21,2017
# vlog -reportprogress 300 ./mux_64by_32.sv 
# -- Compiling module mux_64by_32
# -- Compiling module mux_64by_32_testbench
# 
# Top level modules:
# 	mux_64by_32_testbench
# End time: 14:45:29 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:29 on Nov 21,2017
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 14:45:29 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:29 on Nov 21,2017
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 14:45:29 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:29 on Nov 21,2017
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 14:45:30 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:30 on Nov 21,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 14:45:30 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:30 on Nov 21,2017
# vlog -reportprogress 300 ./sign_extend_unsigned.sv 
# -- Compiling module sign_extend_unsigned
# 
# Top level modules:
# 	sign_extend_unsigned
# End time: 14:45:30 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:30 on Nov 21,2017
# vlog -reportprogress 300 ./register_BABY_Maker.sv 
# -- Compiling module register_BABY_Maker
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	register_BABY_Maker
# 	Reg_Create_testbench
# End time: 14:45:30 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:30 on Nov 21,2017
# vlog -reportprogress 300 ./fowarding.sv 
# -- Compiling module fowarding
# 
# Top level modules:
# 	fowarding
# End time: 14:45:30 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:45:39 on Nov 21,2017, Elapsed time: 0:00:51
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 14:45:39 on Nov 21,2017
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.program_counter
# Loading work.register
# Loading work.alu
# Loading work.Big64full_adder
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.bw_and
# Loading work.bw_or
# Loading work.bw_xor
# Loading work.Big64mux8_1
# Loading work.Big64mux2_1
# Loading work.zeroFlagCheck
# Loading work.sign_extend
# Loading work.shifter
# Loading work.instructmem
# Loading work.register_BABY_Maker
# Loading work.instr_decoder
# Loading work.n_mux2_1
# Loading work.regfile
# Loading work.Decoder
# Loading work.Mem_Create
# Loading work.mux_64by_32
# Loading work.sign_extend_unsigned
# Loading work.fowarding
# Loading work.transposer
# Loading work.prepend
# Loading work.Reg_Create
# Loading work.datamem
# Loading work.D_FF
# Loading work.mux32_1
# Loading work.mux4_1
# ** Warning: Design size of 8860 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Daniel H  Hostname: DESKTOP-GLULL4N  ProcessID: 5092
#           Attempting to use alternate WLF file "./wlft9iibtm".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9iibtm
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./CPU/test01_AddiB.arm
# ** Note: $stop    : ./cpu.sv(411)
#    Time: 515 us  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 411
do test_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:13 on Nov 21,2017
# vlog -reportprogress 300 ./zeroFlagCheck.sv 
# -- Compiling module zeroFlagCheck
# -- Compiling module zeroFlagCheck_testbench
# 
# Top level modules:
# 	zeroFlagCheck_testbench
# End time: 14:46:13 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:13 on Nov 21,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 14:46:13 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:13 on Nov 21,2017
# vlog -reportprogress 300 ./Big64full_adder.sv 
# -- Compiling module Big64full_adder
# -- Compiling module Big64full_adder_testbench
# 
# Top level modules:
# 	Big64full_adder_testbench
# End time: 14:46:13 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:13 on Nov 21,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or_testbench
# End time: 14:46:13 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:13 on Nov 21,2017
# vlog -reportprogress 300 ./bw_and.sv 
# -- Compiling module bw_and
# -- Compiling module bw_and_testbench
# 
# Top level modules:
# 	bw_and_testbench
# End time: 14:46:13 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:13 on Nov 21,2017
# vlog -reportprogress 300 ./bw_xor.sv 
# -- Compiling module bw_xor
# -- Compiling module bw_xor_testbench
# 
# Top level modules:
# 	bw_xor_testbench
# End time: 14:46:13 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:13 on Nov 21,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 14:46:14 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:14 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 14:46:14 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:14 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 14:46:14 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:14 on Nov 21,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:46:14 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:14 on Nov 21,2017
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 14:46:14 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:14 on Nov 21,2017
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 14:46:14 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:14 on Nov 21,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 14:46:14 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:14 on Nov 21,2017
# vlog -reportprogress 300 ./n_mux2_1.sv 
# -- Compiling module n_mux2_1
# 
# Top level modules:
# 	n_mux2_1
# End time: 14:46:14 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:14 on Nov 21,2017
# vlog -reportprogress 300 ./instr_decoder.sv 
# -- Compiling module instr_decoder
# 
# Top level modules:
# 	instr_decoder
# End time: 14:46:14 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:14 on Nov 21,2017
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# 
# Top level modules:
# 	sign_extend_testbench
# End time: 14:46:14 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:14 on Nov 21,2017
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 14:46:15 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:15 on Nov 21,2017
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 14:46:15 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:15 on Nov 21,2017
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 14:46:15 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:15 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 14:46:15 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:15 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 14:46:15 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:15 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 14:46:15 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:15 on Nov 21,2017
# vlog -reportprogress 300 ./transposer.sv 
# -- Compiling module transposer
# -- Compiling module transposer_testbench
# 
# Top level modules:
# 	transposer_testbench
# End time: 14:46:15 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:15 on Nov 21,2017
# vlog -reportprogress 300 ./prepend.sv 
# -- Compiling module prepend
# 
# Top level modules:
# 	prepend
# End time: 14:46:15 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:15 on Nov 21,2017
# vlog -reportprogress 300 ./Reg_Create.sv 
# -- Compiling module Reg_Create
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	Reg_Create_testbench
# End time: 14:46:15 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:15 on Nov 21,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# 
# Top level modules:
# 	regfile_testbench
# End time: 14:46:16 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:16 on Nov 21,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:46:16 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:16 on Nov 21,2017
# vlog -reportprogress 300 ./Decoder.sv 
# -- Compiling module Decoder
# -- Compiling module Decoder_testbench
# 
# Top level modules:
# 	Decoder_testbench
# End time: 14:46:16 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:16 on Nov 21,2017
# vlog -reportprogress 300 ./Mem_create.sv 
# -- Compiling module Mem_Create
# -- Compiling module Mem_Create_testbench
# 
# Top level modules:
# 	Mem_Create_testbench
# End time: 14:46:16 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:16 on Nov 21,2017
# vlog -reportprogress 300 ./mux_64by_32.sv 
# -- Compiling module mux_64by_32
# -- Compiling module mux_64by_32_testbench
# 
# Top level modules:
# 	mux_64by_32_testbench
# End time: 14:46:16 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:16 on Nov 21,2017
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 14:46:16 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:16 on Nov 21,2017
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 14:46:16 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:16 on Nov 21,2017
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 14:46:16 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:16 on Nov 21,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 14:46:16 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:17 on Nov 21,2017
# vlog -reportprogress 300 ./sign_extend_unsigned.sv 
# -- Compiling module sign_extend_unsigned
# 
# Top level modules:
# 	sign_extend_unsigned
# End time: 14:46:17 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:17 on Nov 21,2017
# vlog -reportprogress 300 ./register_BABY_Maker.sv 
# -- Compiling module register_BABY_Maker
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	register_BABY_Maker
# 	Reg_Create_testbench
# End time: 14:46:17 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:17 on Nov 21,2017
# vlog -reportprogress 300 ./fowarding.sv 
# -- Compiling module fowarding
# 
# Top level modules:
# 	fowarding
# End time: 14:46:17 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:46:22 on Nov 21,2017, Elapsed time: 0:00:43
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 14:46:22 on Nov 21,2017
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.program_counter
# Loading work.register
# Loading work.alu
# Loading work.Big64full_adder
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.bw_and
# Loading work.bw_or
# Loading work.bw_xor
# Loading work.Big64mux8_1
# Loading work.Big64mux2_1
# Loading work.zeroFlagCheck
# Loading work.sign_extend
# Loading work.shifter
# Loading work.instructmem
# Loading work.register_BABY_Maker
# Loading work.instr_decoder
# Loading work.n_mux2_1
# Loading work.regfile
# Loading work.Decoder
# Loading work.Mem_Create
# Loading work.mux_64by_32
# Loading work.sign_extend_unsigned
# Loading work.fowarding
# Loading work.transposer
# Loading work.prepend
# Loading work.Reg_Create
# Loading work.datamem
# Loading work.D_FF
# Loading work.mux32_1
# Loading work.mux4_1
# ** Warning: Design size of 8860 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Daniel H  Hostname: DESKTOP-GLULL4N  ProcessID: 5092
#           Attempting to use alternate WLF file "./wlftx342ss".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftx342ss
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./CPU/test01_AddiB.arm
# ** Note: $stop    : ./cpu.sv(411)
#    Time: 515 us  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 411
do test_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:24 on Nov 21,2017
# vlog -reportprogress 300 ./zeroFlagCheck.sv 
# -- Compiling module zeroFlagCheck
# -- Compiling module zeroFlagCheck_testbench
# 
# Top level modules:
# 	zeroFlagCheck_testbench
# End time: 14:48:24 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:24 on Nov 21,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 14:48:24 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:24 on Nov 21,2017
# vlog -reportprogress 300 ./Big64full_adder.sv 
# -- Compiling module Big64full_adder
# -- Compiling module Big64full_adder_testbench
# 
# Top level modules:
# 	Big64full_adder_testbench
# End time: 14:48:24 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:24 on Nov 21,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or_testbench
# End time: 14:48:24 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:24 on Nov 21,2017
# vlog -reportprogress 300 ./bw_and.sv 
# -- Compiling module bw_and
# -- Compiling module bw_and_testbench
# 
# Top level modules:
# 	bw_and_testbench
# End time: 14:48:24 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:24 on Nov 21,2017
# vlog -reportprogress 300 ./bw_xor.sv 
# -- Compiling module bw_xor
# -- Compiling module bw_xor_testbench
# 
# Top level modules:
# 	bw_xor_testbench
# End time: 14:48:24 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:24 on Nov 21,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 14:48:24 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:24 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 14:48:24 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:24 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 14:48:25 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:25 on Nov 21,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:48:25 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:25 on Nov 21,2017
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 14:48:25 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:25 on Nov 21,2017
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 14:48:25 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:25 on Nov 21,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 14:48:25 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:25 on Nov 21,2017
# vlog -reportprogress 300 ./n_mux2_1.sv 
# -- Compiling module n_mux2_1
# 
# Top level modules:
# 	n_mux2_1
# End time: 14:48:25 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:25 on Nov 21,2017
# vlog -reportprogress 300 ./instr_decoder.sv 
# -- Compiling module instr_decoder
# 
# Top level modules:
# 	instr_decoder
# End time: 14:48:25 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:25 on Nov 21,2017
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# 
# Top level modules:
# 	sign_extend_testbench
# End time: 14:48:25 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:25 on Nov 21,2017
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 14:48:25 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:25 on Nov 21,2017
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 14:48:25 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:25 on Nov 21,2017
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 14:48:26 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:26 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 14:48:26 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:26 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 14:48:26 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:26 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 14:48:26 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:26 on Nov 21,2017
# vlog -reportprogress 300 ./transposer.sv 
# -- Compiling module transposer
# -- Compiling module transposer_testbench
# 
# Top level modules:
# 	transposer_testbench
# End time: 14:48:26 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:26 on Nov 21,2017
# vlog -reportprogress 300 ./prepend.sv 
# -- Compiling module prepend
# 
# Top level modules:
# 	prepend
# End time: 14:48:26 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:26 on Nov 21,2017
# vlog -reportprogress 300 ./Reg_Create.sv 
# -- Compiling module Reg_Create
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	Reg_Create_testbench
# End time: 14:48:26 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:26 on Nov 21,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# 
# Top level modules:
# 	regfile_testbench
# End time: 14:48:26 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:26 on Nov 21,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:48:26 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:26 on Nov 21,2017
# vlog -reportprogress 300 ./Decoder.sv 
# -- Compiling module Decoder
# -- Compiling module Decoder_testbench
# 
# Top level modules:
# 	Decoder_testbench
# End time: 14:48:27 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:27 on Nov 21,2017
# vlog -reportprogress 300 ./Mem_create.sv 
# -- Compiling module Mem_Create
# -- Compiling module Mem_Create_testbench
# 
# Top level modules:
# 	Mem_Create_testbench
# End time: 14:48:27 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:27 on Nov 21,2017
# vlog -reportprogress 300 ./mux_64by_32.sv 
# -- Compiling module mux_64by_32
# -- Compiling module mux_64by_32_testbench
# 
# Top level modules:
# 	mux_64by_32_testbench
# End time: 14:48:27 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:27 on Nov 21,2017
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 14:48:27 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:27 on Nov 21,2017
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 14:48:27 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:27 on Nov 21,2017
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 14:48:27 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:27 on Nov 21,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 14:48:27 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:27 on Nov 21,2017
# vlog -reportprogress 300 ./sign_extend_unsigned.sv 
# -- Compiling module sign_extend_unsigned
# 
# Top level modules:
# 	sign_extend_unsigned
# End time: 14:48:27 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:27 on Nov 21,2017
# vlog -reportprogress 300 ./register_BABY_Maker.sv 
# -- Compiling module register_BABY_Maker
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	register_BABY_Maker
# 	Reg_Create_testbench
# End time: 14:48:27 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:27 on Nov 21,2017
# vlog -reportprogress 300 ./fowarding.sv 
# -- Compiling module fowarding
# 
# Top level modules:
# 	fowarding
# End time: 14:48:28 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 14:48:33 on Nov 21,2017, Elapsed time: 0:02:11
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 14:48:33 on Nov 21,2017
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.program_counter
# Loading work.register
# Loading work.alu
# Loading work.Big64full_adder
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.bw_and
# Loading work.bw_or
# Loading work.bw_xor
# Loading work.Big64mux8_1
# Loading work.Big64mux2_1
# Loading work.zeroFlagCheck
# Loading work.sign_extend
# Loading work.shifter
# Loading work.instructmem
# Loading work.register_BABY_Maker
# Loading work.instr_decoder
# Loading work.n_mux2_1
# Loading work.regfile
# Loading work.Decoder
# Loading work.Mem_Create
# Loading work.mux_64by_32
# Loading work.sign_extend_unsigned
# Loading work.fowarding
# Loading work.transposer
# Loading work.prepend
# Loading work.Reg_Create
# Loading work.datamem
# Loading work.D_FF
# Loading work.mux32_1
# Loading work.mux4_1
# ** Warning: Design size of 8860 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Daniel H  Hostname: DESKTOP-GLULL4N  ProcessID: 5092
#           Attempting to use alternate WLF file "./wlfti1a3h1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfti1a3h1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./CPU/test01_AddiB.arm
# ** Note: $stop    : ./cpu.sv(411)
#    Time: 515 us  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 411
do test_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:15 on Nov 21,2017
# vlog -reportprogress 300 ./zeroFlagCheck.sv 
# -- Compiling module zeroFlagCheck
# -- Compiling module zeroFlagCheck_testbench
# 
# Top level modules:
# 	zeroFlagCheck_testbench
# End time: 14:49:15 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:15 on Nov 21,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 14:49:15 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:15 on Nov 21,2017
# vlog -reportprogress 300 ./Big64full_adder.sv 
# -- Compiling module Big64full_adder
# -- Compiling module Big64full_adder_testbench
# 
# Top level modules:
# 	Big64full_adder_testbench
# End time: 14:49:15 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:15 on Nov 21,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or_testbench
# End time: 14:49:15 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:15 on Nov 21,2017
# vlog -reportprogress 300 ./bw_and.sv 
# -- Compiling module bw_and
# -- Compiling module bw_and_testbench
# 
# Top level modules:
# 	bw_and_testbench
# End time: 14:49:15 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:15 on Nov 21,2017
# vlog -reportprogress 300 ./bw_xor.sv 
# -- Compiling module bw_xor
# -- Compiling module bw_xor_testbench
# 
# Top level modules:
# 	bw_xor_testbench
# End time: 14:49:15 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:15 on Nov 21,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 14:49:16 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:16 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 14:49:16 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:16 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 14:49:16 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:16 on Nov 21,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:49:16 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:16 on Nov 21,2017
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 14:49:16 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:16 on Nov 21,2017
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 14:49:16 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:16 on Nov 21,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 14:49:16 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:16 on Nov 21,2017
# vlog -reportprogress 300 ./n_mux2_1.sv 
# -- Compiling module n_mux2_1
# 
# Top level modules:
# 	n_mux2_1
# End time: 14:49:16 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:16 on Nov 21,2017
# vlog -reportprogress 300 ./instr_decoder.sv 
# -- Compiling module instr_decoder
# 
# Top level modules:
# 	instr_decoder
# End time: 14:49:16 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:16 on Nov 21,2017
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# 
# Top level modules:
# 	sign_extend_testbench
# End time: 14:49:16 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:17 on Nov 21,2017
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 14:49:17 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:17 on Nov 21,2017
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 14:49:17 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:17 on Nov 21,2017
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 14:49:17 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:17 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 14:49:17 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:17 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 14:49:17 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:17 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 14:49:17 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:17 on Nov 21,2017
# vlog -reportprogress 300 ./transposer.sv 
# -- Compiling module transposer
# -- Compiling module transposer_testbench
# 
# Top level modules:
# 	transposer_testbench
# End time: 14:49:17 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:17 on Nov 21,2017
# vlog -reportprogress 300 ./prepend.sv 
# -- Compiling module prepend
# 
# Top level modules:
# 	prepend
# End time: 14:49:17 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:17 on Nov 21,2017
# vlog -reportprogress 300 ./Reg_Create.sv 
# -- Compiling module Reg_Create
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	Reg_Create_testbench
# End time: 14:49:17 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:17 on Nov 21,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# 
# Top level modules:
# 	regfile_testbench
# End time: 14:49:18 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:18 on Nov 21,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:49:18 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:18 on Nov 21,2017
# vlog -reportprogress 300 ./Decoder.sv 
# -- Compiling module Decoder
# -- Compiling module Decoder_testbench
# 
# Top level modules:
# 	Decoder_testbench
# End time: 14:49:18 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:18 on Nov 21,2017
# vlog -reportprogress 300 ./Mem_create.sv 
# -- Compiling module Mem_Create
# -- Compiling module Mem_Create_testbench
# 
# Top level modules:
# 	Mem_Create_testbench
# End time: 14:49:18 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:18 on Nov 21,2017
# vlog -reportprogress 300 ./mux_64by_32.sv 
# -- Compiling module mux_64by_32
# -- Compiling module mux_64by_32_testbench
# 
# Top level modules:
# 	mux_64by_32_testbench
# End time: 14:49:18 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:18 on Nov 21,2017
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 14:49:18 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:18 on Nov 21,2017
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 14:49:18 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:18 on Nov 21,2017
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 14:49:18 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:18 on Nov 21,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 14:49:18 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:18 on Nov 21,2017
# vlog -reportprogress 300 ./sign_extend_unsigned.sv 
# -- Compiling module sign_extend_unsigned
# 
# Top level modules:
# 	sign_extend_unsigned
# End time: 14:49:19 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:19 on Nov 21,2017
# vlog -reportprogress 300 ./register_BABY_Maker.sv 
# -- Compiling module register_BABY_Maker
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	register_BABY_Maker
# 	Reg_Create_testbench
# End time: 14:49:19 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:19 on Nov 21,2017
# vlog -reportprogress 300 ./fowarding.sv 
# -- Compiling module fowarding
# 
# Top level modules:
# 	fowarding
# End time: 14:49:19 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:49:28 on Nov 21,2017, Elapsed time: 0:00:55
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 14:49:28 on Nov 21,2017
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.program_counter
# Loading work.register
# Loading work.alu
# Loading work.Big64full_adder
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.bw_and
# Loading work.bw_or
# Loading work.bw_xor
# Loading work.Big64mux8_1
# Loading work.Big64mux2_1
# Loading work.zeroFlagCheck
# Loading work.sign_extend
# Loading work.shifter
# Loading work.instructmem
# Loading work.register_BABY_Maker
# Loading work.instr_decoder
# Loading work.n_mux2_1
# Loading work.regfile
# Loading work.Decoder
# Loading work.Mem_Create
# Loading work.mux_64by_32
# Loading work.sign_extend_unsigned
# Loading work.fowarding
# Loading work.transposer
# Loading work.prepend
# Loading work.Reg_Create
# Loading work.datamem
# Loading work.D_FF
# Loading work.mux32_1
# Loading work.mux4_1
# ** Warning: Design size of 8860 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Daniel H  Hostname: DESKTOP-GLULL4N  ProcessID: 5092
#           Attempting to use alternate WLF file "./wlfth5mkw3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfth5mkw3
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./CPU/test01_AddiB.arm
# ** Note: $stop    : ./cpu.sv(411)
#    Time: 515 us  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 411
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/caravk/ee469/cpu_wave.do
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/caravk/ee469/cpu_wave.do
do test_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:13:56 on Nov 21,2017
# vlog -reportprogress 300 ./zeroFlagCheck.sv 
# -- Compiling module zeroFlagCheck
# -- Compiling module zeroFlagCheck_testbench
# 
# Top level modules:
# 	zeroFlagCheck_testbench
# End time: 15:13:56 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:13:56 on Nov 21,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 15:13:56 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:13:56 on Nov 21,2017
# vlog -reportprogress 300 ./Big64full_adder.sv 
# -- Compiling module Big64full_adder
# -- Compiling module Big64full_adder_testbench
# 
# Top level modules:
# 	Big64full_adder_testbench
# End time: 15:13:56 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:13:56 on Nov 21,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or_testbench
# End time: 15:13:56 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:13:56 on Nov 21,2017
# vlog -reportprogress 300 ./bw_and.sv 
# -- Compiling module bw_and
# -- Compiling module bw_and_testbench
# 
# Top level modules:
# 	bw_and_testbench
# End time: 15:13:56 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:13:56 on Nov 21,2017
# vlog -reportprogress 300 ./bw_xor.sv 
# -- Compiling module bw_xor
# -- Compiling module bw_xor_testbench
# 
# Top level modules:
# 	bw_xor_testbench
# End time: 15:13:56 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:13:56 on Nov 21,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 15:13:56 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:13:56 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 15:13:56 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:13:56 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 15:13:56 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:13:56 on Nov 21,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:13:57 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:13:57 on Nov 21,2017
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 15:13:57 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:13:57 on Nov 21,2017
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# ** Error: ./cpu.sv(191): 'fwd_enable' already declared in this scope.
# ** Error (suppressible): ./cpu.sv(334): (vlog-2388) 'mem_Rd' already declared in this scope (cpu).
# -- Compiling module cpu_testbench
# End time: 15:13:57 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./test_all.do line 18
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./cpu.sv""
do test_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:24 on Nov 21,2017
# vlog -reportprogress 300 ./zeroFlagCheck.sv 
# -- Compiling module zeroFlagCheck
# -- Compiling module zeroFlagCheck_testbench
# 
# Top level modules:
# 	zeroFlagCheck_testbench
# End time: 15:14:24 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:24 on Nov 21,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 15:14:24 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:24 on Nov 21,2017
# vlog -reportprogress 300 ./Big64full_adder.sv 
# -- Compiling module Big64full_adder
# -- Compiling module Big64full_adder_testbench
# 
# Top level modules:
# 	Big64full_adder_testbench
# End time: 15:14:25 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:25 on Nov 21,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or_testbench
# End time: 15:14:25 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:25 on Nov 21,2017
# vlog -reportprogress 300 ./bw_and.sv 
# -- Compiling module bw_and
# -- Compiling module bw_and_testbench
# 
# Top level modules:
# 	bw_and_testbench
# End time: 15:14:25 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:25 on Nov 21,2017
# vlog -reportprogress 300 ./bw_xor.sv 
# -- Compiling module bw_xor
# -- Compiling module bw_xor_testbench
# 
# Top level modules:
# 	bw_xor_testbench
# End time: 15:14:25 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:25 on Nov 21,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 15:14:25 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:25 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 15:14:25 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:25 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 15:14:25 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:25 on Nov 21,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:14:25 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:25 on Nov 21,2017
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 15:14:25 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:25 on Nov 21,2017
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# ** Error (suppressible): ./cpu.sv(334): (vlog-2388) 'mem_Rd' already declared in this scope (cpu).
# -- Compiling module cpu_testbench
# End time: 15:14:25 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./test_all.do line 18
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./cpu.sv""
do test_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:11 on Nov 21,2017
# vlog -reportprogress 300 ./zeroFlagCheck.sv 
# -- Compiling module zeroFlagCheck
# -- Compiling module zeroFlagCheck_testbench
# 
# Top level modules:
# 	zeroFlagCheck_testbench
# End time: 15:15:11 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:11 on Nov 21,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 15:15:11 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:11 on Nov 21,2017
# vlog -reportprogress 300 ./Big64full_adder.sv 
# -- Compiling module Big64full_adder
# -- Compiling module Big64full_adder_testbench
# 
# Top level modules:
# 	Big64full_adder_testbench
# End time: 15:15:11 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:11 on Nov 21,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or_testbench
# End time: 15:15:11 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:11 on Nov 21,2017
# vlog -reportprogress 300 ./bw_and.sv 
# -- Compiling module bw_and
# -- Compiling module bw_and_testbench
# 
# Top level modules:
# 	bw_and_testbench
# End time: 15:15:11 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:11 on Nov 21,2017
# vlog -reportprogress 300 ./bw_xor.sv 
# -- Compiling module bw_xor
# -- Compiling module bw_xor_testbench
# 
# Top level modules:
# 	bw_xor_testbench
# End time: 15:15:11 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:11 on Nov 21,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 15:15:11 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:12 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 15:15:12 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:12 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 15:15:12 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:12 on Nov 21,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:15:12 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:12 on Nov 21,2017
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 15:15:12 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:12 on Nov 21,2017
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 15:15:12 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:12 on Nov 21,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 15:15:12 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:12 on Nov 21,2017
# vlog -reportprogress 300 ./n_mux2_1.sv 
# -- Compiling module n_mux2_1
# 
# Top level modules:
# 	n_mux2_1
# End time: 15:15:12 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:12 on Nov 21,2017
# vlog -reportprogress 300 ./instr_decoder.sv 
# -- Compiling module instr_decoder
# 
# Top level modules:
# 	instr_decoder
# End time: 15:15:12 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:12 on Nov 21,2017
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# 
# Top level modules:
# 	sign_extend_testbench
# End time: 15:15:12 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:12 on Nov 21,2017
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 15:15:13 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:13 on Nov 21,2017
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 15:15:13 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:13 on Nov 21,2017
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 15:15:13 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:13 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 15:15:13 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:13 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 15:15:13 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:13 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 15:15:13 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:13 on Nov 21,2017
# vlog -reportprogress 300 ./transposer.sv 
# -- Compiling module transposer
# -- Compiling module transposer_testbench
# 
# Top level modules:
# 	transposer_testbench
# End time: 15:15:13 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:13 on Nov 21,2017
# vlog -reportprogress 300 ./prepend.sv 
# -- Compiling module prepend
# 
# Top level modules:
# 	prepend
# End time: 15:15:13 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:13 on Nov 21,2017
# vlog -reportprogress 300 ./Reg_Create.sv 
# -- Compiling module Reg_Create
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	Reg_Create_testbench
# End time: 15:15:13 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:14 on Nov 21,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# 
# Top level modules:
# 	regfile_testbench
# End time: 15:15:14 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:14 on Nov 21,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 15:15:14 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:14 on Nov 21,2017
# vlog -reportprogress 300 ./Decoder.sv 
# -- Compiling module Decoder
# -- Compiling module Decoder_testbench
# 
# Top level modules:
# 	Decoder_testbench
# End time: 15:15:14 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:14 on Nov 21,2017
# vlog -reportprogress 300 ./Mem_create.sv 
# -- Compiling module Mem_Create
# -- Compiling module Mem_Create_testbench
# 
# Top level modules:
# 	Mem_Create_testbench
# End time: 15:15:14 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:14 on Nov 21,2017
# vlog -reportprogress 300 ./mux_64by_32.sv 
# -- Compiling module mux_64by_32
# -- Compiling module mux_64by_32_testbench
# 
# Top level modules:
# 	mux_64by_32_testbench
# End time: 15:15:14 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:14 on Nov 21,2017
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 15:15:14 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:14 on Nov 21,2017
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 15:15:14 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:14 on Nov 21,2017
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 15:15:14 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:14 on Nov 21,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 15:15:14 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:15 on Nov 21,2017
# vlog -reportprogress 300 ./sign_extend_unsigned.sv 
# -- Compiling module sign_extend_unsigned
# 
# Top level modules:
# 	sign_extend_unsigned
# End time: 15:15:15 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:15 on Nov 21,2017
# vlog -reportprogress 300 ./register_BABY_Maker.sv 
# -- Compiling module register_BABY_Maker
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	register_BABY_Maker
# 	Reg_Create_testbench
# End time: 15:15:15 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:15 on Nov 21,2017
# vlog -reportprogress 300 ./fowarding.sv 
# -- Compiling module fowarding
# ** Error: ./fowarding.sv(7): In, out, or inout does not appear in port list: clk.
# ** Error: ./fowarding.sv(7): In, out, or inout does not appear in port list: reset.
# End time: 15:15:15 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./test_all.do line 43
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./fowarding.sv""
do test_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:30 on Nov 21,2017
# vlog -reportprogress 300 ./zeroFlagCheck.sv 
# -- Compiling module zeroFlagCheck
# -- Compiling module zeroFlagCheck_testbench
# 
# Top level modules:
# 	zeroFlagCheck_testbench
# End time: 15:15:30 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:30 on Nov 21,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 15:15:30 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:30 on Nov 21,2017
# vlog -reportprogress 300 ./Big64full_adder.sv 
# -- Compiling module Big64full_adder
# -- Compiling module Big64full_adder_testbench
# 
# Top level modules:
# 	Big64full_adder_testbench
# End time: 15:15:30 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:30 on Nov 21,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or_testbench
# End time: 15:15:30 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:30 on Nov 21,2017
# vlog -reportprogress 300 ./bw_and.sv 
# -- Compiling module bw_and
# -- Compiling module bw_and_testbench
# 
# Top level modules:
# 	bw_and_testbench
# End time: 15:15:30 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:30 on Nov 21,2017
# vlog -reportprogress 300 ./bw_xor.sv 
# -- Compiling module bw_xor
# -- Compiling module bw_xor_testbench
# 
# Top level modules:
# 	bw_xor_testbench
# End time: 15:15:30 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:30 on Nov 21,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 15:15:31 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:31 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 15:15:31 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:31 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 15:15:31 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:31 on Nov 21,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:15:31 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:31 on Nov 21,2017
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 15:15:31 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:31 on Nov 21,2017
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 15:15:31 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:31 on Nov 21,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 15:15:31 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:31 on Nov 21,2017
# vlog -reportprogress 300 ./n_mux2_1.sv 
# -- Compiling module n_mux2_1
# 
# Top level modules:
# 	n_mux2_1
# End time: 15:15:31 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:31 on Nov 21,2017
# vlog -reportprogress 300 ./instr_decoder.sv 
# -- Compiling module instr_decoder
# 
# Top level modules:
# 	instr_decoder
# End time: 15:15:31 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:31 on Nov 21,2017
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# 
# Top level modules:
# 	sign_extend_testbench
# End time: 15:15:31 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:32 on Nov 21,2017
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 15:15:32 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:32 on Nov 21,2017
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 15:15:32 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:32 on Nov 21,2017
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 15:15:32 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:32 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 15:15:32 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:32 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 15:15:32 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:32 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 15:15:32 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:32 on Nov 21,2017
# vlog -reportprogress 300 ./transposer.sv 
# -- Compiling module transposer
# -- Compiling module transposer_testbench
# 
# Top level modules:
# 	transposer_testbench
# End time: 15:15:32 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:32 on Nov 21,2017
# vlog -reportprogress 300 ./prepend.sv 
# -- Compiling module prepend
# 
# Top level modules:
# 	prepend
# End time: 15:15:32 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:32 on Nov 21,2017
# vlog -reportprogress 300 ./Reg_Create.sv 
# -- Compiling module Reg_Create
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	Reg_Create_testbench
# End time: 15:15:33 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:33 on Nov 21,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# 
# Top level modules:
# 	regfile_testbench
# End time: 15:15:33 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:33 on Nov 21,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 15:15:33 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:33 on Nov 21,2017
# vlog -reportprogress 300 ./Decoder.sv 
# -- Compiling module Decoder
# -- Compiling module Decoder_testbench
# 
# Top level modules:
# 	Decoder_testbench
# End time: 15:15:33 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:33 on Nov 21,2017
# vlog -reportprogress 300 ./Mem_create.sv 
# -- Compiling module Mem_Create
# -- Compiling module Mem_Create_testbench
# 
# Top level modules:
# 	Mem_Create_testbench
# End time: 15:15:33 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:33 on Nov 21,2017
# vlog -reportprogress 300 ./mux_64by_32.sv 
# -- Compiling module mux_64by_32
# -- Compiling module mux_64by_32_testbench
# 
# Top level modules:
# 	mux_64by_32_testbench
# End time: 15:15:33 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:33 on Nov 21,2017
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 15:15:33 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:33 on Nov 21,2017
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 15:15:33 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:33 on Nov 21,2017
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 15:15:33 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:34 on Nov 21,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 15:15:34 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:34 on Nov 21,2017
# vlog -reportprogress 300 ./sign_extend_unsigned.sv 
# -- Compiling module sign_extend_unsigned
# 
# Top level modules:
# 	sign_extend_unsigned
# End time: 15:15:34 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:34 on Nov 21,2017
# vlog -reportprogress 300 ./register_BABY_Maker.sv 
# -- Compiling module register_BABY_Maker
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	register_BABY_Maker
# 	Reg_Create_testbench
# End time: 15:15:34 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:34 on Nov 21,2017
# vlog -reportprogress 300 ./fowarding.sv 
# -- Compiling module fowarding
# ** Error: ./fowarding.sv(7): In, out, or inout does not appear in port list: clk.
# ** Error: ./fowarding.sv(7): In, out, or inout does not appear in port list: reset.
# End time: 15:15:34 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./test_all.do line 43
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./fowarding.sv""
do test_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:48 on Nov 21,2017
# vlog -reportprogress 300 ./zeroFlagCheck.sv 
# -- Compiling module zeroFlagCheck
# -- Compiling module zeroFlagCheck_testbench
# 
# Top level modules:
# 	zeroFlagCheck_testbench
# End time: 15:15:48 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:48 on Nov 21,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 15:15:48 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:48 on Nov 21,2017
# vlog -reportprogress 300 ./Big64full_adder.sv 
# -- Compiling module Big64full_adder
# -- Compiling module Big64full_adder_testbench
# 
# Top level modules:
# 	Big64full_adder_testbench
# End time: 15:15:48 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:48 on Nov 21,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or_testbench
# End time: 15:15:49 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:49 on Nov 21,2017
# vlog -reportprogress 300 ./bw_and.sv 
# -- Compiling module bw_and
# -- Compiling module bw_and_testbench
# 
# Top level modules:
# 	bw_and_testbench
# End time: 15:15:49 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:49 on Nov 21,2017
# vlog -reportprogress 300 ./bw_xor.sv 
# -- Compiling module bw_xor
# -- Compiling module bw_xor_testbench
# 
# Top level modules:
# 	bw_xor_testbench
# End time: 15:15:49 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:49 on Nov 21,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 15:15:49 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:49 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 15:15:49 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:49 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 15:15:49 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:49 on Nov 21,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:15:49 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:49 on Nov 21,2017
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 15:15:49 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:49 on Nov 21,2017
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 15:15:49 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:49 on Nov 21,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 15:15:49 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:49 on Nov 21,2017
# vlog -reportprogress 300 ./n_mux2_1.sv 
# -- Compiling module n_mux2_1
# 
# Top level modules:
# 	n_mux2_1
# End time: 15:15:49 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:50 on Nov 21,2017
# vlog -reportprogress 300 ./instr_decoder.sv 
# -- Compiling module instr_decoder
# 
# Top level modules:
# 	instr_decoder
# End time: 15:15:50 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:50 on Nov 21,2017
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# 
# Top level modules:
# 	sign_extend_testbench
# End time: 15:15:50 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:50 on Nov 21,2017
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 15:15:50 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:50 on Nov 21,2017
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 15:15:50 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:50 on Nov 21,2017
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 15:15:50 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:50 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 15:15:50 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:50 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 15:15:50 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:50 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 15:15:50 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:50 on Nov 21,2017
# vlog -reportprogress 300 ./transposer.sv 
# -- Compiling module transposer
# -- Compiling module transposer_testbench
# 
# Top level modules:
# 	transposer_testbench
# End time: 15:15:51 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:51 on Nov 21,2017
# vlog -reportprogress 300 ./prepend.sv 
# -- Compiling module prepend
# 
# Top level modules:
# 	prepend
# End time: 15:15:51 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:51 on Nov 21,2017
# vlog -reportprogress 300 ./Reg_Create.sv 
# -- Compiling module Reg_Create
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	Reg_Create_testbench
# End time: 15:15:51 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:51 on Nov 21,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# 
# Top level modules:
# 	regfile_testbench
# End time: 15:15:51 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:51 on Nov 21,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 15:15:51 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:51 on Nov 21,2017
# vlog -reportprogress 300 ./Decoder.sv 
# -- Compiling module Decoder
# -- Compiling module Decoder_testbench
# 
# Top level modules:
# 	Decoder_testbench
# End time: 15:15:51 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:51 on Nov 21,2017
# vlog -reportprogress 300 ./Mem_create.sv 
# -- Compiling module Mem_Create
# -- Compiling module Mem_Create_testbench
# 
# Top level modules:
# 	Mem_Create_testbench
# End time: 15:15:51 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:51 on Nov 21,2017
# vlog -reportprogress 300 ./mux_64by_32.sv 
# -- Compiling module mux_64by_32
# -- Compiling module mux_64by_32_testbench
# 
# Top level modules:
# 	mux_64by_32_testbench
# End time: 15:15:51 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:51 on Nov 21,2017
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 15:15:51 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:52 on Nov 21,2017
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 15:15:52 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:52 on Nov 21,2017
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 15:15:52 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:52 on Nov 21,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 15:15:52 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:52 on Nov 21,2017
# vlog -reportprogress 300 ./sign_extend_unsigned.sv 
# -- Compiling module sign_extend_unsigned
# 
# Top level modules:
# 	sign_extend_unsigned
# End time: 15:15:52 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:52 on Nov 21,2017
# vlog -reportprogress 300 ./register_BABY_Maker.sv 
# -- Compiling module register_BABY_Maker
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	register_BABY_Maker
# 	Reg_Create_testbench
# End time: 15:15:52 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:52 on Nov 21,2017
# vlog -reportprogress 300 ./fowarding.sv 
# -- Compiling module fowarding
# 
# Top level modules:
# 	fowarding
# End time: 15:15:52 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:15:58 on Nov 21,2017, Elapsed time: 0:26:30
# Errors: 17, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 15:15:58 on Nov 21,2017
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.program_counter
# Loading work.register
# Loading work.alu
# Loading work.Big64full_adder
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.bw_and
# Loading work.bw_or
# Loading work.bw_xor
# Loading work.Big64mux8_1
# Loading work.Big64mux2_1
# Loading work.zeroFlagCheck
# Loading work.sign_extend
# Loading work.shifter
# Loading work.instructmem
# Loading work.register_BABY_Maker
# Loading work.instr_decoder
# Loading work.n_mux2_1
# Loading work.regfile
# Loading work.Decoder
# Loading work.Mem_Create
# Loading work.mux_64by_32
# Loading work.sign_extend_unsigned
# Loading work.fowarding
# Loading work.transposer
# Loading work.prepend
# Loading work.Reg_Create
# Loading work.datamem
# Loading work.D_FF
# Loading work.mux32_1
# Loading work.mux4_1
# ** Warning: Design size of 8867 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Daniel H  Hostname: DESKTOP-GLULL4N  ProcessID: 5092
#           Attempting to use alternate WLF file "./wlftd4rsk5".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftd4rsk5
# ** Error: (vish-4014) No objects found matching '/cpu_testbench/dut/BigBitch/clk'.
# Executing ONERROR command at macro ./cpu_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/cpu_testbench/dut/BigBitch/reset'.
# Executing ONERROR command at macro ./cpu_wave.do line 32
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./CPU/test01_AddiB.arm
# ** Note: $stop    : ./cpu.sv(422)
#    Time: 515 us  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 422
do test_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:14 on Nov 21,2017
# vlog -reportprogress 300 ./zeroFlagCheck.sv 
# -- Compiling module zeroFlagCheck
# -- Compiling module zeroFlagCheck_testbench
# 
# Top level modules:
# 	zeroFlagCheck_testbench
# End time: 15:16:14 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:15 on Nov 21,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 15:16:15 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:15 on Nov 21,2017
# vlog -reportprogress 300 ./Big64full_adder.sv 
# -- Compiling module Big64full_adder
# -- Compiling module Big64full_adder_testbench
# 
# Top level modules:
# 	Big64full_adder_testbench
# End time: 15:16:15 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:15 on Nov 21,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or_testbench
# End time: 15:16:15 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:15 on Nov 21,2017
# vlog -reportprogress 300 ./bw_and.sv 
# -- Compiling module bw_and
# -- Compiling module bw_and_testbench
# 
# Top level modules:
# 	bw_and_testbench
# End time: 15:16:15 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:15 on Nov 21,2017
# vlog -reportprogress 300 ./bw_xor.sv 
# -- Compiling module bw_xor
# -- Compiling module bw_xor_testbench
# 
# Top level modules:
# 	bw_xor_testbench
# End time: 15:16:15 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:15 on Nov 21,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 15:16:15 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:15 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 15:16:15 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:15 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 15:16:15 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:15 on Nov 21,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:16:15 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:15 on Nov 21,2017
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 15:16:15 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:15 on Nov 21,2017
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 15:16:16 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:16 on Nov 21,2017
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 15:16:16 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:16 on Nov 21,2017
# vlog -reportprogress 300 ./n_mux2_1.sv 
# -- Compiling module n_mux2_1
# 
# Top level modules:
# 	n_mux2_1
# End time: 15:16:16 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:16 on Nov 21,2017
# vlog -reportprogress 300 ./instr_decoder.sv 
# -- Compiling module instr_decoder
# 
# Top level modules:
# 	instr_decoder
# End time: 15:16:16 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:16 on Nov 21,2017
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# 
# Top level modules:
# 	sign_extend_testbench
# End time: 15:16:16 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:16 on Nov 21,2017
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 15:16:16 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:16 on Nov 21,2017
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 15:16:16 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:16 on Nov 21,2017
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 15:16:16 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:16 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 15:16:17 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:17 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 15:16:17 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:17 on Nov 21,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 15:16:17 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:17 on Nov 21,2017
# vlog -reportprogress 300 ./transposer.sv 
# -- Compiling module transposer
# -- Compiling module transposer_testbench
# 
# Top level modules:
# 	transposer_testbench
# End time: 15:16:17 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:17 on Nov 21,2017
# vlog -reportprogress 300 ./prepend.sv 
# -- Compiling module prepend
# 
# Top level modules:
# 	prepend
# End time: 15:16:17 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:17 on Nov 21,2017
# vlog -reportprogress 300 ./Reg_Create.sv 
# -- Compiling module Reg_Create
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	Reg_Create_testbench
# End time: 15:16:17 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:17 on Nov 21,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# 
# Top level modules:
# 	regfile_testbench
# End time: 15:16:17 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:17 on Nov 21,2017
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 15:16:17 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:17 on Nov 21,2017
# vlog -reportprogress 300 ./Decoder.sv 
# -- Compiling module Decoder
# -- Compiling module Decoder_testbench
# 
# Top level modules:
# 	Decoder_testbench
# End time: 15:16:18 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:18 on Nov 21,2017
# vlog -reportprogress 300 ./Mem_create.sv 
# -- Compiling module Mem_Create
# -- Compiling module Mem_Create_testbench
# 
# Top level modules:
# 	Mem_Create_testbench
# End time: 15:16:18 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:18 on Nov 21,2017
# vlog -reportprogress 300 ./mux_64by_32.sv 
# -- Compiling module mux_64by_32
# -- Compiling module mux_64by_32_testbench
# 
# Top level modules:
# 	mux_64by_32_testbench
# End time: 15:16:18 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:18 on Nov 21,2017
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 15:16:18 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:18 on Nov 21,2017
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 15:16:18 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:18 on Nov 21,2017
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 15:16:18 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:18 on Nov 21,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 15:16:18 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:18 on Nov 21,2017
# vlog -reportprogress 300 ./sign_extend_unsigned.sv 
# -- Compiling module sign_extend_unsigned
# 
# Top level modules:
# 	sign_extend_unsigned
# End time: 15:16:18 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:18 on Nov 21,2017
# vlog -reportprogress 300 ./register_BABY_Maker.sv 
# -- Compiling module register_BABY_Maker
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	register_BABY_Maker
# 	Reg_Create_testbench
# End time: 15:16:18 on Nov 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:18 on Nov 21,2017
# vlog -reportprogress 300 ./fowarding.sv 
# -- Compiling module fowarding
# 
# Top level modules:
# 	fowarding
# End time: 15:16:19 on Nov 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 15:16:20 on Nov 21,2017, Elapsed time: 0:00:22
# Errors: 6, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 15:16:20 on Nov 21,2017
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.program_counter
# Loading work.register
# Loading work.alu
# Loading work.Big64full_adder
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.bw_and
# Loading work.bw_or
# Loading work.bw_xor
# Loading work.Big64mux8_1
# Loading work.Big64mux2_1
# Loading work.zeroFlagCheck
# Loading work.sign_extend
# Loading work.shifter
# Loading work.instructmem
# Loading work.register_BABY_Maker
# Loading work.instr_decoder
# Loading work.n_mux2_1
# Loading work.regfile
# Loading work.Decoder
# Loading work.Mem_Create
# Loading work.mux_64by_32
# Loading work.sign_extend_unsigned
# Loading work.fowarding
# Loading work.transposer
# Loading work.prepend
# Loading work.Reg_Create
# Loading work.datamem
# Loading work.D_FF
# Loading work.mux32_1
# Loading work.mux4_1
# ** Warning: Design size of 8867 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Daniel H  Hostname: DESKTOP-GLULL4N  ProcessID: 5092
#           Attempting to use alternate WLF file "./wlfteh2sxx".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfteh2sxx
# ** Error: (vish-4014) No objects found matching '/cpu_testbench/dut/BigBitch/clk'.
# Executing ONERROR command at macro ./cpu_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/cpu_testbench/dut/BigBitch/reset'.
# Executing ONERROR command at macro ./cpu_wave.do line 32
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./CPU/test01_AddiB.arm
# ** Note: $stop    : ./cpu.sv(422)
#    Time: 515 us  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 422
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/caravk/ee469/cpu_wave.do
# End time: 15:18:59 on Nov 21,2017, Elapsed time: 0:02:39
# Errors: 6, Warnings: 3
