<!doctype html>
<html class="no-js">
  <head><meta charset="utf-8"/>
    <meta name="viewport" content="width=device-width,initial-scale=1"/>
    <meta name="color-scheme" content="light dark"><meta name="generator" content="Docutils 0.17.1: http://docutils.sourceforge.net/" />
<link rel="index" title="Index" href="../genindex.html" /><link rel="search" title="Search" href="../search.html" /><link rel="next" title="5.11. Tile02 - Area optimized version with higher regularity" href="10_tile02_tiles.html" /><link rel="prev" title="5.9. Generating and Floorplanning Area-optimized FPGA Tiles" href="08_area_optimized_tiles.html" />

    <meta name="generator" content="sphinx-4.2.0, furo 2021.10.09"/>
        <title>5.10. Unified routing tile structure - SpyDrNet-Physical alpha documentation</title>
      <link rel="stylesheet" type="text/css" href="../_static/pygments.css" />
    <link rel="stylesheet" type="text/css" href="../_static/styles/furo.css?digest=0254c309f5cadf746f1a613e7677379ac9c8cdcd" />
    <link rel="stylesheet" type="text/css" href="../_static/graphviz.css" />
    <link rel="stylesheet" type="text/css" href="../_static/sg_gallery.css" />
    <link rel="stylesheet" type="text/css" href="../_static/sg_gallery-binder.css" />
    <link rel="stylesheet" type="text/css" href="../_static/sg_gallery-dataframe.css" />
    <link rel="stylesheet" type="text/css" href="../_static/sg_gallery-rendered-html.css" />
    <link rel="stylesheet" type="text/css" href="../_static/styles/furo-extensions.css?digest=16fb25fabf47304eee183a5e9af80b1ba98259b1" />
    <link rel="stylesheet" type="text/css" href="../_static/custom.css" />
    
    


<style>
  body {
    --color-code-background: #eeffcc;
  --color-code-foreground: black;
  
  }
  body[data-theme="dark"] {
    --color-code-background: #202020;
  --color-code-foreground: #d0d0d0;
  
  }
  @media (prefers-color-scheme: dark) {
    body:not([data-theme="light"]) {
      --color-code-background: #202020;
  --color-code-foreground: #d0d0d0;
  
    }
  }
</style></head>
  <body>
    <script>
      document.body.dataset.theme = localStorage.getItem("theme") || "auto";
    </script>
    
<svg xmlns="http://www.w3.org/2000/svg" style="display: none;">
  <symbol id="svg-toc" viewBox="0 0 24 24">
    <title>Contents</title>
    <svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1.5" stroke-linecap="round" stroke-linejoin="round">
      <path stroke="none" d="M0 0h24v24H0z" />
      <line x1="4" y1="6" x2="20" y2="6" />
      <line x1="10" y1="12" x2="20" y2="12" />
      <line x1="6" y1="18" x2="20" y2="18" />
    </svg>
  </symbol>
  <symbol id="svg-menu" viewBox="0 0 24 24">
    <title>Menu</title>
    <svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather-menu">
      <line x1="3" y1="12" x2="21" y2="12"></line>
      <line x1="3" y1="6" x2="21" y2="6"></line>
      <line x1="3" y1="18" x2="21" y2="18"></line>
    </svg>
  </symbol>
  <symbol id="svg-arrow-right" viewBox="0 0 24 24">
    <title>Expand</title>
    <svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather-chevron-right">
      <polyline points="9 18 15 12 9 6"></polyline>
    </svg>
  </symbol>
  <symbol id="svg-sun" viewBox="0 0 24 24">
    <title>Light mode</title>
    <svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1.5" stroke-linecap="round" stroke-linejoin="round" class="feather-sun">
      <circle cx="12" cy="12" r="5"></circle>
      <line x1="12" y1="1" x2="12" y2="3"></line>
      <line x1="12" y1="21" x2="12" y2="23"></line>
      <line x1="4.22" y1="4.22" x2="5.64" y2="5.64"></line>
      <line x1="18.36" y1="18.36" x2="19.78" y2="19.78"></line>
      <line x1="1" y1="12" x2="3" y2="12"></line>
      <line x1="21" y1="12" x2="23" y2="12"></line>
      <line x1="4.22" y1="19.78" x2="5.64" y2="18.36"></line>
      <line x1="18.36" y1="5.64" x2="19.78" y2="4.22"></line>
    </svg>
  </symbol>
  <symbol id="svg-moon" viewBox="0 0 24 24">
    <title>Dark mode</title>
    <svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1.5" stroke-linecap="round" stroke-linejoin="round" class="icon-tabler-moon">
      <path stroke="none" d="M0 0h24v24H0z" fill="none" />
      <path d="M12 3c.132 0 .263 0 .393 0a7.5 7.5 0 0 0 7.92 12.446a9 9 0 1 1 -8.313 -12.454z" />
    </svg>
  </symbol>
  <symbol id="svg-sun-half" viewBox="0 0 24 24">
    <title>Auto light/dark mode</title>
    <svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1.5" stroke-linecap="round" stroke-linejoin="round" class="icon-tabler-shadow">
      <path stroke="none" d="M0 0h24v24H0z" fill="none"/>
      <circle cx="12" cy="12" r="9" />
      <path d="M13 12h5" />
      <path d="M13 15h4" />
      <path d="M13 18h1" />
      <path d="M13 9h4" />
      <path d="M13 6h1" />
    </svg>
  </symbol>
</svg>

<input type="checkbox" class="sidebar-toggle" name="__navigation" id="__navigation">
<input type="checkbox" class="sidebar-toggle" name="__toc" id="__toc">
<label class="overlay sidebar-overlay" for="__navigation">
  <div class="visually-hidden">Hide navigation sidebar</div>
</label>
<label class="overlay toc-overlay" for="__toc">
  <div class="visually-hidden">Hide table of contents sidebar</div>
</label>



<div class="page">
  <header class="mobile-header">
    <div class="header-left">
      <label class="nav-overlay-icon" for="__navigation">
        <div class="visually-hidden">Toggle site navigation sidebar</div>
        <i class="icon"><svg><use href="#svg-menu"></use></svg></i>
      </label>
    </div>
    <div class="header-center">
      <a href="../index.html"><div class="brand">SpyDrNet-Physical alpha documentation</div></a>
    </div>
    <div class="header-right">
      <div class="theme-toggle-container theme-toggle-header">
        <button class="theme-toggle">
          <div class="visually-hidden">Toggle Light / Dark / Auto color theme</div>
          <svg class="theme-icon-when-auto"><use href="#svg-sun-half"></use></svg>
          <svg class="theme-icon-when-dark"><use href="#svg-moon"></use></svg>
          <svg class="theme-icon-when-light"><use href="#svg-sun"></use></svg>
        </button>
      </div>
      <label class="toc-overlay-icon toc-header-icon no-toc" for="__toc">
        <div class="visually-hidden">Toggle table of contents sidebar</div>
        <i class="icon"><svg><use href="#svg-toc"></use></svg></i>
      </label>
    </div>
  </header>
  <aside class="sidebar-drawer">
    <div class="sidebar-container">
      
      <div class="sidebar-sticky"><a class="sidebar-brand" href="../index.html">
  
  
  <span class="sidebar-brand-text">SpyDrNet-Physical alpha documentation</span>
  
</a><form class="sidebar-search-container" method="get" action="../search.html" role="search">
  <input class="sidebar-search" placeholder=Search name="q" aria-label="Search">
  <input type="hidden" name="check_keywords" value="yes">
  <input type="hidden" name="area" value="default">
</form>
<div id="searchbox"></div><div class="sidebar-scroll"><div class="sidebar-tree">
  <p class="caption" role="heading"><span class="caption-text">Users Content</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../introduction/install.html">Install</a></li>
<li class="toctree-l1 has-children"><a class="reference internal" href="../introduction/tutorial.html">Tutorial</a><input class="toctree-checkbox" id="toctree-checkbox-1" name="toctree-checkbox-1" role="switch" type="checkbox"/><label for="toctree-checkbox-1"><div class="visually-hidden">Toggle child pages in navigation</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l2"><a class="reference external" href="?http://#example">Example</a></li>
<li class="toctree-l2"><a class="reference external" href="?http://#shell-interface">Shell Interface</a></li>
<li class="toctree-l2"><a class="reference external" href="?http://#visualization">Visualization</a></li>
</ul>
</li>
<li class="toctree-l1 has-children"><a class="reference internal" href="../reference/index.html">API Reference</a><input class="toctree-checkbox" id="toctree-checkbox-2" name="toctree-checkbox-2" role="switch" type="checkbox"/><label for="toctree-checkbox-2"><div class="visually-hidden">Toggle child pages in navigation</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l2 has-children"><a class="reference internal" href="../reference/classes/index.html">SpyDrNet-Physical API Summary</a><input class="toctree-checkbox" id="toctree-checkbox-3" name="toctree-checkbox-3" role="switch" type="checkbox"/><label for="toctree-checkbox-3"><div class="visually-hidden">Toggle child pages in navigation</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l3"><a class="reference internal" href="../reference/classes/library.html">Library</a></li>
<li class="toctree-l3"><a class="reference internal" href="../reference/classes/bundle.html">Bundle</a></li>
<li class="toctree-l3"><a class="reference internal" href="../reference/classes/element.html">Element</a></li>
<li class="toctree-l3"><a class="reference internal" href="../reference/classes/definition.html">Definition</a></li>
<li class="toctree-l3"><a class="reference internal" href="../reference/classes/instance.html">Instance</a></li>
<li class="toctree-l3"><a class="reference internal" href="../reference/classes/cable.html">Cable</a></li>
<li class="toctree-l3"><a class="reference internal" href="../reference/classes/wire.html">Wire</a></li>
<li class="toctree-l3"><a class="reference internal" href="../reference/classes/innerpin.html">InnerPin</a></li>
<li class="toctree-l3"><a class="reference internal" href="../reference/classes/outerpin.html">OuterPin</a></li>
<li class="toctree-l3"><a class="reference internal" href="../reference/classes/pin.html">Pin</a></li>
<li class="toctree-l3"><a class="reference internal" href="../reference/classes/port.html">Port</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../reference/visualization/index.html">Visualization and Floorplanning</a></li>
<li class="toctree-l2"><a class="reference internal" href="../reference/connectivity/index.html">Connectivity Pattern Generation</a></li>
<li class="toctree-l2 has-children"><a class="reference internal" href="../reference/openfpga/index.html">OpenFPGA Transformations</a><input class="toctree-checkbox" id="toctree-checkbox-4" name="toctree-checkbox-4" role="switch" type="checkbox"/><label for="toctree-checkbox-4"><div class="visually-hidden">Toggle child pages in navigation</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l3"><a class="reference internal" href="../reference/openfpga/base.html">OpenFPGA Base</a></li>
<li class="toctree-l3"><a class="reference internal" href="../reference/utility_classes/openfpga_arch.html">OpenFPGA Arch Parser</a></li>
<li class="toctree-l3"><a class="reference internal" href="../reference/openfpga/routing_render.html">Routing Render</a></li>
<li class="toctree-l3 has-children"><a class="reference internal" href="../reference/openfpga/tile01.html">Tile-01</a><input class="toctree-checkbox" id="toctree-checkbox-5" name="toctree-checkbox-5" role="switch" type="checkbox"/><label for="toctree-checkbox-5"><div class="visually-hidden">Toggle child pages in navigation</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l4"><a class="reference internal" href="../reference/openfpga/Tile01/tile.html">Tile</a></li>
<li class="toctree-l4"><a class="reference internal" href="../reference/openfpga/Tile01/left-tile.html">Left-Tile</a></li>
<li class="toctree-l4"><a class="reference internal" href="../reference/openfpga/Tile01/right-tile.html">Right-Tile</a></li>
<li class="toctree-l4"><a class="reference internal" href="../reference/openfpga/Tile01/top-tile.html">Top-Tile</a></li>
<li class="toctree-l4"><a class="reference internal" href="../reference/openfpga/Tile01/bottom-tile.html">Bottom-Tile</a></li>
<li class="toctree-l4"><a class="reference internal" href="../reference/openfpga/Tile01/top-left-tile.html">Top-left-Tile</a></li>
<li class="toctree-l4"><a class="reference internal" href="../reference/openfpga/Tile01/top-right-tile.html">Top-Right-Tile</a></li>
<li class="toctree-l4"><a class="reference internal" href="../reference/openfpga/Tile01/bottom-left-tile.html">Bottom-left-Tile</a></li>
<li class="toctree-l4"><a class="reference internal" href="../reference/openfpga/Tile01/bottom-right-tile.html">Bottom-Right-Tile</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../reference/openfpga/tile02.html">Tile-02</a></li>
<li class="toctree-l3"><a class="reference internal" href="../reference/utility_classes/config_chain_01.html">Configuration Chain Pattern 01</a></li>
<li class="toctree-l3"><a class="reference internal" href="../reference/utility_classes/config_chain_simple.html">Configuration Chain Pattern 01</a></li>
<li class="toctree-l3"><a class="reference internal" href="../reference/utility_classes/sram_configuration.html">SRAM Configuration Protocol</a></li>
<li class="toctree-l3 has-children"><a class="reference internal" href="../reference/utility_classes/initial_placement.html">Initial Placement</a><input class="toctree-checkbox" id="toctree-checkbox-6" name="toctree-checkbox-6" role="switch" type="checkbox"/><label for="toctree-checkbox-6"><div class="visually-hidden">Toggle child pages in navigation</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l4"><a class="reference internal" href="../reference/utility_classes/initial_placement.html">Initial Placement</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../reference/utility/index.html">Utility Classes</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../reference/verilog_support.html">Verilog Language Support</a></li>
<li class="toctree-l1"><a class="reference internal" href="../sample_netlist.html">Sample verilog netlist</a></li>
<li class="toctree-l1"><a class="reference internal" href="../fpga44/index.html">Physical Design for 4x4 FPGA</a></li>
<li class="toctree-l1 current has-children"><a class="reference internal" href="../example.html">Examples</a><input checked="" class="toctree-checkbox" id="toctree-checkbox-7" name="toctree-checkbox-7" role="switch" type="checkbox"/><label for="toctree-checkbox-7"><div class="visually-hidden">Toggle child pages in navigation</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul class="current">
<li class="toctree-l2 has-children"><a class="reference internal" href="../auto_basic/index.html">1. Basic Restructuring Examples</a><input class="toctree-checkbox" id="toctree-checkbox-8" name="toctree-checkbox-8" role="switch" type="checkbox"/><label for="toctree-checkbox-8"><div class="visually-hidden">Toggle child pages in navigation</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l3"><a class="reference internal" href="../auto_basic/display_hierarchical_netlist.html">1.1. Visualise Hierarchical Netlist</a></li>
<li class="toctree-l3"><a class="reference internal" href="../auto_basic/display_info.html">1.2. Display Netlist Information Functions</a></li>
<li class="toctree-l3"><a class="reference internal" href="../auto_basic/group_ungroup_cells.html">1.3. Grouping ungrouping cells</a></li>
<li class="toctree-l3"><a class="reference internal" href="../auto_basic/merge_instance.html">1.4. Merging two instances in the design</a></li>
<li class="toctree-l3"><a class="reference internal" href="../auto_basic/merge_multiple_instances.html">1.5. Merging group of instances</a></li>
<li class="toctree-l3"><a class="reference internal" href="../auto_basic/partitioning_experiments.html">1.6. Partitions Experimentation</a></li>
<li class="toctree-l3"><a class="reference internal" href="../auto_basic/wire_feedthrough.html">1.7. Generating feedthrough from single instance</a></li>
</ul>
</li>
<li class="toctree-l2 has-children"><a class="reference internal" href="../auto_openfpga_basic/index.html">2. OpenFPGA Basic Examples</a><input class="toctree-checkbox" id="toctree-checkbox-9" name="toctree-checkbox-9" role="switch" type="checkbox"/><label for="toctree-checkbox-9"><div class="visually-hidden">Toggle child pages in navigation</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l3"><a class="reference internal" href="../auto_openfpga_basic/01_fpga_arch_parse.html">2.1. OpenFPGA Architecture Parsing</a></li>
<li class="toctree-l3"><a class="reference internal" href="../auto_openfpga_basic/02_fpga_basic_elements.html">2.2. Render FPGA Basic Elements</a></li>
<li class="toctree-l3"><a class="reference internal" href="../auto_openfpga_basic/03_automated_initial_placement.html">2.3. Auto Floorplan homogeneous design</a></li>
<li class="toctree-l3"><a class="reference internal" href="../auto_openfpga_basic/03_initial_placement.html">2.4. Render Placement information from Verilog netlist</a></li>
<li class="toctree-l3"><a class="reference internal" href="../auto_openfpga_basic/04_fpga_grid_generation.html">2.5. FPGA Layout grid generation</a></li>
<li class="toctree-l3"><a class="reference internal" href="../auto_openfpga_basic/04_fpga_grid_render.html">2.6. RenderFPGA Pre Generation Grid</a></li>
<li class="toctree-l3"><a class="reference internal" href="../auto_openfpga_basic/05_fpga_instance_name.html">2.7. FPGA Instance to Layout mapping</a></li>
<li class="toctree-l3"><a class="reference internal" href="../auto_openfpga_basic/07_FloorplanHeterogeneousDesign01.html">2.8. Heterogeneous Design Placement</a></li>
<li class="toctree-l3"><a class="reference internal" href="../auto_openfpga_basic/08_grid_floor_plan_example.html">2.9. Grid Floorplan Generator</a></li>
<li class="toctree-l3"><a class="reference internal" href="../auto_openfpga_basic/rename_modules.html">2.10. Renaming Homogeneous FPGA Modules</a></li>
</ul>
</li>
<li class="toctree-l2 has-children"><a class="reference internal" href="../auto_openfpga_rendering/index.html">3. Module Rendering Examples</a><input class="toctree-checkbox" id="toctree-checkbox-10" name="toctree-checkbox-10" role="switch" type="checkbox"/><label for="toctree-checkbox-10"><div class="visually-hidden">Toggle child pages in navigation</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l3"><a class="reference internal" href="../auto_openfpga_rendering/01_floorplan_rendering.html">3.1. Demonstrate how to render basic floorplan</a></li>
<li class="toctree-l3"><a class="reference internal" href="../auto_openfpga_rendering/01_multi_merge_floorplan.html">3.2. Demonstrate how to render basic floorplan</a></li>
<li class="toctree-l3"><a class="reference internal" href="../auto_openfpga_rendering/02_render_routing_box.html">3.3. Rendering Switch and Connection Boxes</a></li>
<li class="toctree-l3"><a class="reference internal" href="../auto_openfpga_rendering/03_render_edge_routing_box.html">3.4. Rendering Switch and Connection Boxes</a></li>
</ul>
</li>
<li class="toctree-l2 has-children"><a class="reference internal" href="../auto_openfpga_clock_tree/index.html">4. Clock Tree Embedding</a><input class="toctree-checkbox" id="toctree-checkbox-11" name="toctree-checkbox-11" role="switch" type="checkbox"/><label for="toctree-checkbox-11"><div class="visually-hidden">Toggle child pages in navigation</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l3"><a class="reference internal" href="../auto_openfpga_clock_tree/01_connection_patterns.html">4.1. Connection Pattern Generation</a></li>
<li class="toctree-l3"><a class="reference internal" href="../auto_openfpga_clock_tree/02_create_simple_htree.html">4.2. Create H-Tree Connectivity pattern</a></li>
<li class="toctree-l3"><a class="reference internal" href="../auto_openfpga_clock_tree/03_create_hybrid_htree.html">4.3. Create Hybrid Connectivity Pattern</a></li>
<li class="toctree-l3"><a class="reference internal" href="../auto_openfpga_clock_tree/04_embed_clock_tree.html">4.4. Create Clock Tree Embedding</a></li>
<li class="toctree-l3"><a class="reference internal" href="../auto_openfpga_clock_tree/05_embed_clock_tree_fpga44.html">4.5. Two layer H-Tree insertion in 4x4 FPGA</a></li>
<li class="toctree-l3"><a class="reference internal" href="../auto_openfpga_clock_tree/06_connection_pattern_tie_cell.html">4.6. Adding Tie Cells on Floating Pins</a></li>
<li class="toctree-l3"><a class="reference internal" href="../auto_openfpga_clock_tree/06_reset_feedthrough.html">4.7. Create Reset Feedthrough in fpga_top</a></li>
<li class="toctree-l3"><a class="reference internal" href="../auto_openfpga_clock_tree/07_clock_tree_example1.html">4.8. Clock tree insertion Example Architecture 1</a></li>
<li class="toctree-l3"><a class="reference internal" href="../auto_openfpga_clock_tree/08_clock_tree_example2.html">4.9. Clock tree insertion Example Architecture 2</a></li>
<li class="toctree-l3"><a class="reference internal" href="../auto_openfpga_clock_tree/09_clock_tree_example3.html">4.10. Clock tree insertion Example Architecture 3</a></li>
<li class="toctree-l3"><a class="reference internal" href="../auto_openfpga_clock_tree/09_clock_tree_example4.html">4.11. Clock tree insertion Example Architecture 3</a></li>
</ul>
</li>
<li class="toctree-l2 current has-children"><a class="reference internal" href="index.html">5. Partition Examples</a><input checked="" class="toctree-checkbox" id="toctree-checkbox-12" name="toctree-checkbox-12" role="switch" type="checkbox"/><label for="toctree-checkbox-12"><div class="visually-hidden">Toggle child pages in navigation</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="01_netlist_to_graph.html">5.1. Netlist to graph (networkx)</a></li>
<li class="toctree-l3"><a class="reference internal" href="02_switch_partition_01.html">5.2. Logical/Pre-techmapped Partition Conn Box 01</a></li>
<li class="toctree-l3"><a class="reference internal" href="03_switch_partition_02.html">5.3. Physical/Techmapped Partition Conn Box 02</a></li>
<li class="toctree-l3"><a class="reference internal" href="04_switch_partition_03.html">5.4. Partition Conn Box 02 - Simplified</a></li>
<li class="toctree-l3"><a class="reference internal" href="05_module_partition.html">5.5. Split CBs and SBs across fabric</a></li>
<li class="toctree-l3"><a class="reference internal" href="06_generic_tiling_part1.html">5.6. Generic Tiling Part02 - Creating tile</a></li>
<li class="toctree-l3"><a class="reference internal" href="06_generic_tiling_part2.html">5.7. Generic Tiling Part02 - Creating tile</a></li>
<li class="toctree-l3"><a class="reference internal" href="07_FloorplanDesign01.html">5.8. Floorplanning Classic Tiles</a></li>
<li class="toctree-l3"><a class="reference internal" href="08_area_optimized_tiles.html">5.9. Generating and Floorplanning Area-optimized FPGA Tiles</a></li>
<li class="toctree-l3 current current-page"><a class="current reference internal" href="#">5.10. Unified routing tile structure</a></li>
<li class="toctree-l3"><a class="reference internal" href="10_tile02_tiles.html">5.11. Tile02 - Area optimized version with higher regularity</a></li>
<li class="toctree-l3"><a class="reference internal" href="11_memory_bank_protocol.html">5.12. Implementing memeory bank protocol on Tile02</a></li>
</ul>
</li>
<li class="toctree-l2 has-children"><a class="reference internal" href="../auto_openfpga_config/index.html">6. Configuration Chain</a><input class="toctree-checkbox" id="toctree-checkbox-13" name="toctree-checkbox-13" role="switch" type="checkbox"/><label for="toctree-checkbox-13"><div class="visually-hidden">Toggle child pages in navigation</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l3"><a class="reference internal" href="../auto_openfpga_config/01_create_memory_bank_protocol.html">6.1. Create memory bank pin placement and connection</a></li>
<li class="toctree-l3"><a class="reference internal" href="../auto_openfpga_config/configuration_chain.html">6.2. Adding configuration chain to the fabric</a></li>
<li class="toctree-l3"><a class="reference internal" href="../auto_openfpga_config/extract_configuration_order.html">6.3. Extract configuration chain order</a></li>
</ul>
</li>
</ul>
</li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Developeres Content</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../developers/index.html">Developers Guidelines</a></li>
<li class="toctree-l1 has-children"><a class="reference internal" href="../tests/index.html">Regression Tests</a><input class="toctree-checkbox" id="toctree-checkbox-14" name="toctree-checkbox-14" role="switch" type="checkbox"/><label for="toctree-checkbox-14"><div class="visually-hidden">Toggle child pages in navigation</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l2"><a class="reference internal" href="../tests/library.html">Library - Unit tests</a></li>
<li class="toctree-l2"><a class="reference internal" href="../tests/element.html">Element - Unit tests</a></li>
<li class="toctree-l2"><a class="reference internal" href="../tests/definition.html">Definition - Unit tests</a></li>
<li class="toctree-l2"><a class="reference internal" href="../tests/instance.html">Instance - Unit tests</a></li>
<li class="toctree-l2"><a class="reference internal" href="../tests/cable.html">Cable - Unit tests</a></li>
<li class="toctree-l2"><a class="reference internal" href="../tests/wire.html">Wire - Unit tests</a></li>
<li class="toctree-l2"><a class="reference internal" href="../tests/port.html">Port - Unit tests</a></li>
<li class="toctree-l2"><a class="reference internal" href="../tests/pin.html">Pin - Unit tests</a></li>
<li class="toctree-l2"><a class="reference internal" href="../tests/outerpin.html">OuterPin - Unit tests</a></li>
<li class="toctree-l2"><a class="reference internal" href="../tests/innerpin.html">InnerPin - Unit tests</a></li>
</ul>
</li>
</ul>

</div>
</div>
      </div>
      
    </div>
  </aside>
  <div class="main">
    <div class="content">
      <div class="article-container">
        <div class="content-icon-container">
          <div class="theme-toggle-container theme-toggle-content">
            <button class="theme-toggle">
              <div class="visually-hidden">Toggle Light / Dark / Auto color theme</div>
              <svg class="theme-icon-when-auto"><use href="#svg-sun-half"></use></svg>
              <svg class="theme-icon-when-dark"><use href="#svg-moon"></use></svg>
              <svg class="theme-icon-when-light"><use href="#svg-sun"></use></svg>
            </button>
          </div>
          <label class="toc-overlay-icon toc-content-icon no-toc" for="__toc">
            <div class="visually-hidden">Toggle table of contents sidebar</div>
            <i class="icon"><svg><use href="#svg-toc"></use></svg></i>
          </label>
        </div>
        <article role="main">
          <div class="sphx-glr-download-link-note admonition note">
<p class="admonition-title">Note</p>
<p>Click <a class="reference internal" href="#sphx-glr-download-auto-openfpga-tiling-09-tile03-generation-py"><span class="std std-ref">here</span></a>
to download the full example code</p>
</div>
<section class="sphx-glr-example-title" id="unified-routing-tile-structure">
<span id="sphx-glr-auto-openfpga-tiling-09-tile03-generation-py"></span><h1><span class="section-number">5.10. </span>Unified routing tile structure<a class="headerlink" href="#unified-routing-tile-structure" title="Permalink to this headline">¶</a></h1>
<p>This example demonstate how to render FPGA Tile using <code class="docutils literal notranslate"><span class="pre">FloorPlanViz</span></code> class
User can provide external script to render tiles, by default the rendering is
based on <code class="docutils literal notranslate"><span class="pre">initial_placement</span></code> class.</p>
<p>This script can be used for shaping and placement of the modules before place and route.</p>
<a class="reference internal image-reference" href="../_images/_unified_routing_tile_floorplan.svg"><img alt="../_images/_unified_routing_tile_floorplan.svg" class="align-center" src="../_images/_unified_routing_tile_floorplan.svg" width="70%"/></a>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="kn">import</span> <span class="nn">glob</span>
<span class="kn">import</span> <span class="nn">logging</span>
<span class="kn">import</span> <span class="nn">os</span>
<span class="kn">import</span> <span class="nn">tempfile</span>
<span class="kn">from</span> <span class="nn">itertools</span> <span class="kn">import</span> <span class="n">chain</span>

<span class="kn">import</span> <span class="nn">spydrnet</span> <span class="k">as</span> <span class="nn">sdn</span>
<span class="kn">from</span> <span class="nn">spydrnet_physical.util</span> <span class="kn">import</span> <span class="p">(</span><span class="n">FloorPlanViz</span><span class="p">,</span> <span class="n">FPGAGridGen</span><span class="p">,</span>
                                    <span class="n">GridFloorplanGen</span><span class="p">,</span> <span class="n">OpenFPGA</span><span class="p">,</span>
                                    <span class="n">initial_placement</span><span class="p">)</span>

<span class="n">logger</span> <span class="o">=</span> <span class="n">logging</span><span class="o">.</span><span class="n">getLogger</span><span class="p">(</span><span class="s1">'spydrnet_logs'</span><span class="p">)</span>
<span class="n">sdn</span><span class="o">.</span><span class="n">enable_file_logging</span><span class="p">(</span><span class="n">LOG_LEVEL</span><span class="o">=</span><span class="s1">'INFO'</span><span class="p">)</span>

<span class="n">PROP</span> <span class="o">=</span> <span class="s2">"VERILOG.InlineConstraints"</span>


<span class="n">CBX_COLOR</span> <span class="o">=</span> <span class="s1">'#d9d9f3'</span>
<span class="n">CBY_COLOR</span> <span class="o">=</span> <span class="s1">'#a8d0db'</span>
<span class="n">SB_COLOR</span> <span class="o">=</span> <span class="s1">'#ceefe4'</span>
<span class="n">GRID_COLOR</span> <span class="o">=</span> <span class="s1">'#ddd0b1'</span>


<span class="k">def</span> <span class="nf">main</span><span class="p">():</span>
    <span class="n">proj</span> <span class="o">=</span> <span class="s2">"../homogeneous_fabric"</span>
    <span class="n">source_files</span> <span class="o">=</span> <span class="n">glob</span><span class="o">.</span><span class="n">glob</span><span class="p">(</span><span class="sa">f</span><span class="s1">'</span><span class="si">{</span><span class="n">proj</span><span class="si">}</span><span class="s1">/*_Verilog/lb/*.v'</span><span class="p">)</span>
    <span class="n">source_files</span> <span class="o">+=</span> <span class="n">glob</span><span class="o">.</span><span class="n">glob</span><span class="p">(</span><span class="sa">f</span><span class="s1">'</span><span class="si">{</span><span class="n">proj</span><span class="si">}</span><span class="s1">/*_Verilog/routing/*.v'</span><span class="p">)</span>
    <span class="n">source_files</span> <span class="o">+=</span> <span class="n">glob</span><span class="o">.</span><span class="n">glob</span><span class="p">(</span><span class="sa">f</span><span class="s1">'</span><span class="si">{</span><span class="n">proj</span><span class="si">}</span><span class="s1">/*_Verilog/sub_module/*.v'</span><span class="p">)</span>
    <span class="n">source_files</span> <span class="o">+=</span> <span class="n">glob</span><span class="o">.</span><span class="n">glob</span><span class="p">(</span><span class="sa">f</span><span class="s1">'</span><span class="si">{</span><span class="n">proj</span><span class="si">}</span><span class="s1">/*_Verilog/fpga_top.v'</span><span class="p">)</span>

    <span class="c1"># Temporary fix to read multiple verilog files</span>
    <span class="k">with</span> <span class="n">tempfile</span><span class="o">.</span><span class="n">NamedTemporaryFile</span><span class="p">(</span><span class="n">suffix</span><span class="o">=</span><span class="s2">".v"</span><span class="p">)</span> <span class="k">as</span> <span class="n">fp</span><span class="p">:</span>
        <span class="k">for</span> <span class="n">eachV</span> <span class="ow">in</span> <span class="n">source_files</span><span class="p">:</span>
            <span class="k">with</span> <span class="nb">open</span><span class="p">(</span><span class="n">eachV</span><span class="p">,</span> <span class="s2">"r"</span><span class="p">)</span> <span class="k">as</span> <span class="n">fpv</span><span class="p">:</span>
                <span class="n">fp</span><span class="o">.</span><span class="n">write</span><span class="p">(</span><span class="nb">str</span><span class="o">.</span><span class="n">encode</span><span class="p">(</span><span class="s2">" "</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="n">fpv</span><span class="o">.</span><span class="n">readlines</span><span class="p">())))</span>
        <span class="n">fp</span><span class="o">.</span><span class="n">seek</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span>
        <span class="n">netlist</span> <span class="o">=</span> <span class="n">sdn</span><span class="o">.</span><span class="n">parse</span><span class="p">(</span><span class="n">fp</span><span class="o">.</span><span class="n">name</span><span class="p">)</span>

    <span class="n">fpga</span> <span class="o">=</span> <span class="n">OpenFPGA</span><span class="p">(</span><span class="n">grid</span><span class="o">=</span><span class="p">(</span><span class="mi">4</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span> <span class="n">netlist</span><span class="o">=</span><span class="n">netlist</span><span class="p">)</span>

    <span class="c1"># Convert wires to bus structure</span>
    <span class="n">fpga</span><span class="o">.</span><span class="n">create_grid_clb_bus</span><span class="p">()</span>
    <span class="n">fpga</span><span class="o">.</span><span class="n">create_grid_io_bus</span><span class="p">()</span>
    <span class="n">fpga</span><span class="o">.</span><span class="n">create_sb_bus</span><span class="p">()</span>
    <span class="n">fpga</span><span class="o">.</span><span class="n">create_cb_bus</span><span class="p">()</span>
    <span class="n">fpga</span><span class="o">.</span><span class="n">merge_all_grid_ios</span><span class="p">()</span>

    <span class="c1"># Convert top level independent nets to bus</span>
    <span class="k">for</span> <span class="n">i</span> <span class="ow">in</span> <span class="n">chain</span><span class="p">(</span><span class="n">fpga</span><span class="o">.</span><span class="n">top_module</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span><span class="s2">"grid_clb*"</span><span class="p">),</span>
                   <span class="n">fpga</span><span class="o">.</span><span class="n">top_module</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span><span class="s2">"grid_io*"</span><span class="p">),</span>
                   <span class="n">fpga</span><span class="o">.</span><span class="n">top_module</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span><span class="s2">"sb_*"</span><span class="p">)):</span>
        <span class="k">for</span> <span class="n">p</span> <span class="ow">in</span> <span class="nb">filter</span><span class="p">(</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="kc">True</span><span class="p">,</span> <span class="n">i</span><span class="o">.</span><span class="n">reference</span><span class="o">.</span><span class="n">ports</span><span class="p">):</span>
            <span class="k">if</span> <span class="n">p</span><span class="o">.</span><span class="n">size</span> <span class="o">&gt;</span> <span class="mi">1</span> <span class="ow">and</span> <span class="p">(</span><span class="n">i</span><span class="o">.</span><span class="n">check_all_scalar_connections</span><span class="p">(</span><span class="n">p</span><span class="p">)):</span>
                <span class="n">cable_list</span> <span class="o">=</span> <span class="p">[]</span>
                <span class="k">for</span> <span class="n">pin</span> <span class="ow">in</span> <span class="n">p</span><span class="o">.</span><span class="n">pins</span><span class="p">[::</span><span class="o">-</span><span class="mi">1</span><span class="p">]:</span>
                    <span class="n">cable_list</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">i</span><span class="o">.</span><span class="n">pins</span><span class="p">[</span><span class="n">pin</span><span class="p">]</span><span class="o">.</span><span class="n">wire</span><span class="o">.</span><span class="n">cable</span><span class="p">)</span>
                <span class="n">cable</span> <span class="o">=</span> <span class="n">fpga</span><span class="o">.</span><span class="n">top_module</span><span class="o">.</span><span class="n">combine_cables</span><span class="p">(</span>
                    <span class="sa">f</span><span class="s2">"</span><span class="si">{</span><span class="n">i</span><span class="o">.</span><span class="n">name</span><span class="si">}</span><span class="s2">_</span><span class="si">{</span><span class="n">p</span><span class="o">.</span><span class="n">name</span><span class="si">}</span><span class="s2">"</span><span class="p">,</span> <span class="n">cable_list</span><span class="p">)</span>
                <span class="n">cable</span><span class="o">.</span><span class="n">is_downto</span> <span class="o">=</span> <span class="kc">False</span>

    <span class="c1"># = = = = = = = = = = = = = = = = = = = = = = = = = = = = = =</span>
    <span class="c1">#           Floorplan visualization</span>
    <span class="c1"># = = = = = = = = = = = = = = = = = = = = = = = = = = = = = =</span>
    <span class="n">fpga</span><span class="o">.</span><span class="n">register_placement_creator</span><span class="p">(</span><span class="n">initial_placement</span><span class="p">,</span>
                                    <span class="n">areaFile</span><span class="o">=</span><span class="sa">f</span><span class="s2">"</span><span class="si">{</span><span class="n">proj</span><span class="si">}</span><span class="s2">/area_info.txt"</span><span class="p">)</span>
    <span class="n">fpga_grid</span> <span class="o">=</span> <span class="n">FPGAGridGen</span><span class="p">(</span><span class="n">design_name</span><span class="o">=</span><span class="s1">'FPGA4x4'</span><span class="p">,</span> <span class="n">layout</span><span class="o">=</span><span class="s2">"4x4"</span><span class="p">,</span>
                            <span class="n">arch_file</span><span class="o">=</span><span class="sa">f</span><span class="s2">"</span><span class="si">{</span><span class="n">proj</span><span class="si">}</span><span class="s2">/FPGA44_Task/arch/k6_N10_tileable.xml"</span><span class="p">,</span>
                            <span class="n">release_root</span><span class="o">=</span><span class="kc">None</span><span class="p">)</span>
    <span class="n">fpga_grid</span><span class="o">.</span><span class="n">enumerate_grid</span><span class="p">()</span>
    <span class="n">fpga</span><span class="o">.</span><span class="n">load_grid</span><span class="p">(</span><span class="n">fpga_grid</span><span class="p">)</span>
    <span class="n">fpga</span><span class="o">.</span><span class="n">create_placement</span><span class="p">()</span>

    <span class="n">p</span> <span class="o">=</span> <span class="n">fpga</span><span class="o">.</span><span class="n">placement_creator</span>

    <span class="c1"># Create grid plan</span>
    <span class="n">grid_plan</span> <span class="o">=</span> <span class="n">GridFloorplanGen</span><span class="p">(</span><span class="mi">9</span><span class="p">,</span> <span class="mi">9</span><span class="p">,</span> <span class="n">grid_x</span><span class="o">=</span><span class="mi">200</span><span class="p">,</span> <span class="n">grid_y</span><span class="o">=</span><span class="mi">180</span><span class="p">)</span>

    <span class="n">grid_plan</span><span class="o">.</span><span class="n">offset_x</span> <span class="o">=</span> <span class="mi">10</span>
    <span class="n">grid_plan</span><span class="o">.</span><span class="n">offset_y</span> <span class="o">=</span> <span class="mi">10</span>

    <span class="k">for</span> <span class="n">i</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="mi">9</span><span class="o">+</span><span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">):</span>
        <span class="n">grid_plan</span><span class="o">.</span><span class="n">set_column_width</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">p</span><span class="o">.</span><span class="n">CLB_W</span><span class="o">*</span><span class="mi">4</span><span class="p">)</span>

    <span class="k">for</span> <span class="n">i</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="mi">9</span><span class="o">+</span><span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">):</span>
        <span class="n">grid_plan</span><span class="o">.</span><span class="n">set_row_height</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">p</span><span class="o">.</span><span class="n">CLB_H</span><span class="o">*</span><span class="mi">4</span><span class="p">)</span>

    <span class="k">for</span> <span class="n">i</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="mi">9</span><span class="o">+</span><span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">):</span>
        <span class="n">grid_plan</span><span class="o">.</span><span class="n">set_column_width</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="p">(</span><span class="n">p</span><span class="o">.</span><span class="n">CLB_GRID_X</span><span class="o">-</span><span class="n">p</span><span class="o">.</span><span class="n">CLB_W</span><span class="p">)</span><span class="o">*</span><span class="mi">4</span><span class="p">)</span>

    <span class="k">for</span> <span class="n">i</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="mi">9</span><span class="o">+</span><span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">):</span>
        <span class="n">grid_plan</span><span class="o">.</span><span class="n">set_row_height</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="p">(</span><span class="n">p</span><span class="o">.</span><span class="n">CLB_GRID_Y</span><span class="o">-</span><span class="n">p</span><span class="o">.</span><span class="n">CLB_H</span><span class="p">)</span><span class="o">*</span><span class="mi">4</span><span class="p">)</span>

    <span class="c1"># dwg = grid_plan.render_grid()</span>
    <span class="c1"># dwg.saveas("_fpga_grid_floorplan.svg", pretty=True, indent=4)</span>

    <span class="k">for</span> <span class="n">xi</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="mi">10</span><span class="p">):</span>
        <span class="k">for</span> <span class="n">yi</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="mi">10</span><span class="p">):</span>
            <span class="n">X_OFFSET</span><span class="p">,</span> <span class="n">Y_OFFSET</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span>
            <span class="n">inst_name</span> <span class="o">=</span> <span class="n">fpga_grid</span><span class="o">.</span><span class="n">get_top_instance</span><span class="p">(</span><span class="n">xi</span><span class="p">,</span> <span class="n">yi</span><span class="p">)</span>
            <span class="n">points</span> <span class="o">=</span> <span class="n">grid_plan</span><span class="o">.</span><span class="n">get_x_y</span><span class="p">(</span><span class="n">xi</span><span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="n">yi</span><span class="o">-</span><span class="mi">1</span><span class="p">)</span>
            <span class="n">inst</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="n">fpga</span><span class="o">.</span><span class="n">top_module</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span><span class="sa">f</span><span class="s2">"*</span><span class="si">{</span><span class="n">inst_name</span><span class="si">}</span><span class="s2">"</span><span class="p">))</span>
            <span class="k">if</span> <span class="s2">"cbx"</span> <span class="ow">in</span> <span class="n">inst_name</span><span class="p">:</span>
                <span class="n">X_OFFSET</span><span class="p">,</span> <span class="n">Y_OFFSET</span> <span class="o">=</span> <span class="mi">2</span><span class="o">*</span><span class="p">(</span><span class="n">p</span><span class="o">.</span><span class="n">CLB_W</span><span class="o">-</span><span class="n">p</span><span class="o">.</span><span class="n">CBX_W</span><span class="p">),</span> <span class="mi">0</span>
            <span class="k">elif</span> <span class="s2">"cby"</span> <span class="ow">in</span> <span class="n">inst_name</span><span class="p">:</span>
                <span class="n">X_OFFSET</span><span class="p">,</span> <span class="n">Y_OFFSET</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">2</span><span class="o">*</span><span class="p">(</span><span class="n">p</span><span class="o">.</span><span class="n">CLB_H</span><span class="o">-</span><span class="n">p</span><span class="o">.</span><span class="n">CBY_H</span><span class="p">)</span>
            <span class="k">elif</span> <span class="s2">"sb"</span> <span class="ow">in</span> <span class="n">inst_name</span><span class="p">:</span>
                <span class="n">PTS</span> <span class="o">=</span> <span class="n">inst</span><span class="o">.</span><span class="n">reference</span><span class="o">.</span><span class="n">data</span><span class="p">[</span><span class="n">PROP</span><span class="p">][</span><span class="s2">"POINTS"</span><span class="p">]</span>
                <span class="n">X_OFFSET</span><span class="p">,</span> <span class="n">Y_OFFSET</span> <span class="o">=</span> <span class="n">PTS</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">*-</span><span class="mi">1</span><span class="p">,</span> <span class="n">PTS</span><span class="p">[</span><span class="o">-</span><span class="mi">1</span><span class="p">]</span><span class="o">*-</span><span class="mi">1</span>
            <span class="n">inst</span><span class="o">.</span><span class="n">data</span><span class="p">[</span><span class="n">PROP</span><span class="p">][</span><span class="s1">'LOC_X'</span><span class="p">]</span> <span class="o">=</span> <span class="n">points</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">+</span> <span class="n">X_OFFSET</span>
            <span class="n">inst</span><span class="o">.</span><span class="n">data</span><span class="p">[</span><span class="n">PROP</span><span class="p">][</span><span class="s1">'LOC_Y'</span><span class="p">]</span> <span class="o">=</span> <span class="n">points</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">+</span> <span class="n">Y_OFFSET</span>

    <span class="n">fpga</span><span class="o">.</span><span class="n">top_module</span><span class="o">.</span><span class="n">data</span><span class="p">[</span><span class="n">PROP</span><span class="p">][</span><span class="s2">"WIDTH"</span><span class="p">]</span> <span class="o">=</span> <span class="n">grid_plan</span><span class="o">.</span><span class="n">width</span> <span class="o">+</span> <span class="mi">20</span>
    <span class="n">fpga</span><span class="o">.</span><span class="n">top_module</span><span class="o">.</span><span class="n">data</span><span class="p">[</span><span class="n">PROP</span><span class="p">][</span><span class="s2">"HEIGHT"</span><span class="p">]</span> <span class="o">=</span> <span class="n">grid_plan</span><span class="o">.</span><span class="n">height</span> <span class="o">+</span> <span class="mi">20</span>
    <span class="c1"># = = = = = = = = = = = = = = = = = = = = = = = = = = = = = =</span>
    <span class="c1">#           Adjust Floorplan</span>
    <span class="c1"># = = = = = = = = = = = = = = = = = = = = = = = = = = = = = =</span>
    <span class="k">for</span> <span class="n">cbx</span> <span class="ow">in</span> <span class="n">fpga</span><span class="o">.</span><span class="n">top_module</span><span class="o">.</span><span class="n">get_definitions</span><span class="p">(</span><span class="s2">"cbx_*"</span><span class="p">):</span>
        <span class="n">cbx</span><span class="o">.</span><span class="n">data</span><span class="p">[</span><span class="n">PROP</span><span class="p">][</span><span class="s2">"COLOR"</span><span class="p">]</span> <span class="o">=</span> <span class="n">CBX_COLOR</span>

    <span class="k">for</span> <span class="n">cby</span> <span class="ow">in</span> <span class="n">fpga</span><span class="o">.</span><span class="n">top_module</span><span class="o">.</span><span class="n">get_definitions</span><span class="p">(</span><span class="s2">"cby_*"</span><span class="p">):</span>
        <span class="n">cby</span><span class="o">.</span><span class="n">data</span><span class="p">[</span><span class="n">PROP</span><span class="p">][</span><span class="s2">"COLOR"</span><span class="p">]</span> <span class="o">=</span> <span class="n">CBY_COLOR</span>

    <span class="k">for</span> <span class="n">sb</span> <span class="ow">in</span> <span class="n">fpga</span><span class="o">.</span><span class="n">top_module</span><span class="o">.</span><span class="n">get_definitions</span><span class="p">(</span><span class="s2">"sb_*"</span><span class="p">):</span>
        <span class="n">sb</span><span class="o">.</span><span class="n">data</span><span class="p">[</span><span class="n">PROP</span><span class="p">][</span><span class="s2">"COLOR"</span><span class="p">]</span> <span class="o">=</span> <span class="n">SB_COLOR</span>

    <span class="n">clb</span><span class="p">:</span> <span class="n">sdn</span><span class="o">.</span><span class="n">Definition</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="n">fpga</span><span class="o">.</span><span class="n">top_module</span><span class="o">.</span><span class="n">get_definitions</span><span class="p">(</span><span class="s2">"grid_clb"</span><span class="p">))</span>
    <span class="n">clb</span><span class="o">.</span><span class="n">data</span><span class="p">[</span><span class="n">PROP</span><span class="p">][</span><span class="s2">"COLOR"</span><span class="p">]</span> <span class="o">=</span> <span class="n">GRID_COLOR</span>

    <span class="c1"># = = = = = = = = = = = = = = = = = = = = = = = = = = = = = =</span>
    <span class="c1">#           Create Tiles</span>
    <span class="c1"># = = = = = = = = = = = = = = = = = = = = = = = = = = = = = =</span>
    <span class="n">tp</span> <span class="o">=</span> <span class="n">fpga</span><span class="o">.</span><span class="n">top_module</span>
    <span class="n">inst_list</span> <span class="o">=</span> <span class="p">{}</span>
    <span class="k">for</span> <span class="n">each</span> <span class="ow">in</span> <span class="nb">list</span><span class="p">(</span><span class="n">tp</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span><span class="s2">"sb_*"</span><span class="p">)):</span>
        <span class="n">inst_col</span> <span class="o">=</span> <span class="p">[]</span>
        <span class="n">_</span><span class="p">,</span> <span class="n">x</span><span class="p">,</span> <span class="n">_</span><span class="p">,</span> <span class="n">y</span><span class="p">,</span> <span class="n">_</span> <span class="o">=</span> <span class="n">each</span><span class="o">.</span><span class="n">name</span><span class="o">.</span><span class="n">split</span><span class="p">(</span><span class="s2">"_"</span><span class="p">)</span>
        <span class="n">inst</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="n">tp</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span><span class="sa">f</span><span class="s2">"cbx_</span><span class="si">{</span><span class="n">x</span><span class="si">}</span><span class="s2">__</span><span class="si">{</span><span class="n">y</span><span class="si">}</span><span class="s2">_"</span><span class="p">),</span> <span class="kc">None</span><span class="p">)</span>
        <span class="k">if</span> <span class="n">inst</span><span class="p">:</span>
            <span class="n">inst_col</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">inst</span><span class="p">)</span>
        <span class="n">inst</span> <span class="o">=</span> <span class="nb">next</span><span class="p">(</span><span class="n">tp</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span><span class="sa">f</span><span class="s2">"cby_</span><span class="si">{</span><span class="n">x</span><span class="si">}</span><span class="s2">__</span><span class="si">{</span><span class="nb">int</span><span class="p">(</span><span class="n">y</span><span class="p">)</span><span class="o">+</span><span class="mi">1</span><span class="si">}</span><span class="s2">_"</span><span class="p">),</span> <span class="kc">None</span><span class="p">)</span>
        <span class="k">if</span> <span class="n">inst</span><span class="p">:</span>
            <span class="n">inst_col</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">inst</span><span class="p">)</span>
        <span class="k">if</span> <span class="n">inst_col</span><span class="p">:</span>
            <span class="n">inst_col</span> <span class="o">=</span> <span class="p">[</span><span class="n">each</span><span class="p">]</span> <span class="o">+</span> <span class="n">inst_col</span>
            <span class="n">inst_list</span><span class="p">[</span><span class="n">each</span><span class="o">.</span><span class="n">reference</span><span class="o">.</span><span class="n">name</span><span class="p">]</span> <span class="o">=</span> <span class="n">inst_list</span><span class="o">.</span><span class="n">get</span><span class="p">(</span>
                <span class="n">each</span><span class="o">.</span><span class="n">reference</span><span class="o">.</span><span class="n">name</span><span class="p">,</span> <span class="p">[])</span>
            <span class="n">inst_list</span><span class="p">[</span><span class="n">each</span><span class="o">.</span><span class="n">reference</span><span class="o">.</span><span class="n">name</span><span class="p">]</span><span class="o">.</span><span class="n">append</span><span class="p">((</span><span class="n">inst_col</span><span class="p">,</span> <span class="sa">f</span><span class="s2">"rb_</span><span class="si">{</span><span class="n">x</span><span class="si">}</span><span class="s2">__</span><span class="si">{</span><span class="n">y</span><span class="si">}</span><span class="s2">_"</span><span class="p">))</span>

    <span class="k">for</span> <span class="n">module</span><span class="p">,</span> <span class="n">merge_inst</span> <span class="ow">in</span> <span class="n">inst_list</span><span class="o">.</span><span class="n">items</span><span class="p">():</span>
        <span class="n">module_name</span> <span class="o">=</span> <span class="n">module</span><span class="o">.</span><span class="n">replace</span><span class="p">(</span><span class="s2">"sb"</span><span class="p">,</span> <span class="s2">"rb"</span><span class="p">)</span>
        <span class="n">fpga</span><span class="o">.</span><span class="n">top_module</span><span class="o">.</span><span class="n">merge_multiple_instance</span><span class="p">(</span>
            <span class="n">merge_inst</span><span class="p">,</span> <span class="n">new_definition_name</span><span class="o">=</span><span class="n">module_name</span><span class="p">)</span>

    <span class="k">for</span> <span class="n">sb</span> <span class="ow">in</span> <span class="n">fpga</span><span class="o">.</span><span class="n">top_module</span><span class="o">.</span><span class="n">get_definitions</span><span class="p">(</span><span class="s2">"rb_*"</span><span class="p">):</span>
        <span class="n">sb</span><span class="o">.</span><span class="n">data</span><span class="p">[</span><span class="n">PROP</span><span class="p">][</span><span class="s2">"COLOR"</span><span class="p">]</span> <span class="o">=</span> <span class="n">SB_COLOR</span>
    <span class="c1"># = = = = = = = = = = = = = = = = = = = = = = = = = = = = = =</span>
    <span class="n">fpga</span><span class="o">.</span><span class="n">show_placement_data</span><span class="p">(</span><span class="s2">"rb_*"</span><span class="p">)</span>
    <span class="c1"># fpga.design_top_stat()</span>

    <span class="n">fp</span> <span class="o">=</span> <span class="n">FloorPlanViz</span><span class="p">(</span><span class="n">fpga</span><span class="o">.</span><span class="n">top_module</span><span class="p">)</span>
    <span class="n">fp</span><span class="o">.</span><span class="n">compose</span><span class="p">(</span><span class="n">skip_connections</span><span class="o">=</span><span class="kc">True</span><span class="p">,</span> <span class="n">skip_pins</span><span class="o">=</span><span class="kc">True</span><span class="p">)</span>
    <span class="n">dwg</span> <span class="o">=</span> <span class="n">fp</span><span class="o">.</span><span class="n">get_svg</span><span class="p">()</span>
    <span class="n">dwg</span><span class="o">.</span><span class="n">add</span><span class="p">(</span><span class="n">grid_plan</span><span class="o">.</span><span class="n">render_grid</span><span class="p">(</span><span class="n">return_group</span><span class="o">=</span><span class="kc">True</span><span class="p">))</span>
    <span class="n">dwg</span><span class="o">.</span><span class="n">saveas</span><span class="p">(</span><span class="s2">"_unified_routing_tile_floorplan.svg"</span><span class="p">,</span> <span class="n">pretty</span><span class="o">=</span><span class="kc">True</span><span class="p">,</span> <span class="n">indent</span><span class="o">=</span><span class="mi">4</span><span class="p">)</span>


<span class="k">if</span> <span class="vm">__name__</span> <span class="o">==</span> <span class="s2">"__main__"</span><span class="p">:</span>
    <span class="n">main</span><span class="p">()</span>
</pre></div>
</div>
<p class="sphx-glr-timing"><strong>Total running time of the script:</strong> ( 0 minutes  0.000 seconds)</p>
<div class="sphx-glr-footer class sphx-glr-footer-example docutils container" id="sphx-glr-download-auto-openfpga-tiling-09-tile03-generation-py">
<div class="sphx-glr-download sphx-glr-download-python docutils container">
<p><a class="reference download internal" download="" href="../_downloads/c5ec5dd1495bfe297faada665d964ba9/09_tile03_generation.py"><code class="xref download docutils literal notranslate"><span class="pre">Download</span> <span class="pre">Python</span> <span class="pre">source</span> <span class="pre">code:</span> <span class="pre">09_tile03_generation.py</span></code></a></p>
</div>
<div class="sphx-glr-download sphx-glr-download-jupyter docutils container">
<p><a class="reference download internal" download="" href="../_downloads/f37c0c38364022fcb71c3f5d980d17ca/09_tile03_generation.ipynb"><code class="xref download docutils literal notranslate"><span class="pre">Download</span> <span class="pre">Jupyter</span> <span class="pre">notebook:</span> <span class="pre">09_tile03_generation.ipynb</span></code></a></p>
</div>
</div>
<p class="sphx-glr-signature"><a class="reference external" href="https://sphinx-gallery.github.io">Gallery generated by Sphinx-Gallery</a></p>
</section>

        </article>
      </div>
      <footer>
        
        <div class="related-pages">
          <a class="next-page" href="10_tile02_tiles.html">
              <div class="page-info">
                <div class="context">
                  <span>Next</span>
                </div>
                <div class="title"><span class="section-number">5.11. </span>Tile02 - Area optimized version with higher regularity</div>
              </div>
              <svg><use href="#svg-arrow-right"></use></svg>
            </a>
          <a class="prev-page" href="08_area_optimized_tiles.html">
              <svg><use href="#svg-arrow-right"></use></svg>
              <div class="page-info">
                <div class="context">
                  <span>Previous</span>
                </div>
                
                <div class="title"><span class="section-number">5.9. </span>Generating and Floorplanning Area-optimized FPGA Tiles</div>
                
              </div>
            </a>
        </div>

        <div class="related-information">
              Copyright &#169; 2021, University of Utah |
            Built with <a href="https://www.sphinx-doc.org/">Sphinx</a>
              and
              <a class="muted-link" href="https://pradyunsg.me">@pradyunsg</a>'s
              <a href="https://github.com/pradyunsg/furo">Furo theme</a>. |
            <a class="muted-link" href="../_sources/auto_openfpga_tiling/09_tile03_generation.rst.txt"
               rel="nofollow">
              Show Source
            </a>
        </div>
        
      </footer>
    </div>
    <aside class="toc-drawer no-toc">
      
      
      
    </aside>
  </div>
</div><script data-url_root="../" id="documentation_options" src="../_static/documentation_options.js"></script>
    <script src="../_static/jquery.js"></script>
    <script src="../_static/underscore.js"></script>
    <script src="../_static/doctools.js"></script>
    <script src="../_static/scripts/main.js"></script>
    </body>
</html>