vendor_name = ModelSim
source_file = 1, E:/altera/UFSC/FSM_Test/FSM.vhd
source_file = 1, E:/altera/UFSC/AULA7B/Waveform.vwf
source_file = 1, E:/altera/UFSC/FSM_Test/Waveform.vwf
source_file = 1, E:/altera/UFSC/FSM_Test/db/FSM.cbx.xml
source_file = 1, e:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, e:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, e:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, e:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = FSM
instance = comp, \clock~input , clock~input, FSM, 1
instance = comp, \clock~inputclkctrl , clock~inputclkctrl, FSM, 1
instance = comp, \counter[0]~output , counter[0]~output, FSM, 1
instance = comp, \counter[1]~output , counter[1]~output, FSM, 1
instance = comp, \counter[2]~output , counter[2]~output, FSM, 1
instance = comp, \EA.E2~feeder , EA.E2~feeder, FSM, 1
instance = comp, \reset~input , reset~input, FSM, 1
instance = comp, \reset~inputclkctrl , reset~inputclkctrl, FSM, 1
instance = comp, \EA.E2 , EA.E2, FSM, 1
instance = comp, \EA.E3~feeder , EA.E3~feeder, FSM, 1
instance = comp, \EA.E3 , EA.E3, FSM, 1
instance = comp, \EA.E4~feeder , EA.E4~feeder, FSM, 1
instance = comp, \EA.E4 , EA.E4, FSM, 1
instance = comp, \EA.E0~0 , EA.E0~0, FSM, 1
instance = comp, \EA.E0 , EA.E0, FSM, 1
instance = comp, \EA.E1~0 , EA.E1~0, FSM, 1
instance = comp, \EA.E1 , EA.E1, FSM, 1
instance = comp, \counter~4 , counter~4, FSM, 1
instance = comp, \counter~5 , counter~5, FSM, 1
instance = comp, \counter~6 , counter~6, FSM, 1
