/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [11:0] _01_;
  reg [34:0] _02_;
  wire [10:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [4:0] celloutsig_0_12z;
  wire [11:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [44:0] celloutsig_0_16z;
  wire [6:0] celloutsig_0_17z;
  wire [19:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire [12:0] celloutsig_0_21z;
  wire [4:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [4:0] celloutsig_0_26z;
  wire [5:0] celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [10:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [12:0] celloutsig_0_32z;
  wire [10:0] celloutsig_0_33z;
  wire [15:0] celloutsig_0_34z;
  wire [11:0] celloutsig_0_35z;
  wire [6:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [6:0] celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_53z;
  wire celloutsig_0_55z;
  wire celloutsig_0_5z;
  wire [7:0] celloutsig_0_63z;
  wire celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire celloutsig_0_71z;
  wire celloutsig_0_72z;
  wire [17:0] celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_7z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_42z = ~(celloutsig_0_20z[1] & celloutsig_0_5z);
  assign celloutsig_0_24z = ~(celloutsig_0_16z[39] & _00_);
  assign celloutsig_0_31z = ~(celloutsig_0_10z & celloutsig_0_30z[1]);
  assign celloutsig_0_4z = ~celloutsig_0_2z[7];
  assign celloutsig_0_44z = ~celloutsig_0_36z[1];
  assign celloutsig_0_70z = ~celloutsig_0_17z[4];
  assign celloutsig_0_9z = ~celloutsig_0_6z;
  assign celloutsig_1_19z = ~celloutsig_1_10z;
  assign celloutsig_0_5z = celloutsig_0_4z | ~(in_data[40]);
  assign celloutsig_0_55z = celloutsig_0_10z | ~(celloutsig_0_23z);
  assign celloutsig_0_72z = celloutsig_0_70z | ~(celloutsig_0_35z[11]);
  assign celloutsig_1_0z = in_data[155] | ~(in_data[115]);
  assign celloutsig_1_7z = celloutsig_1_1z | ~(1'h1);
  assign celloutsig_1_10z = celloutsig_1_7z | ~(in_data[159]);
  assign celloutsig_0_19z = celloutsig_0_12z[4] | ~(celloutsig_0_8z[2]);
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 12'h000;
    else _01_ <= { celloutsig_0_32z[12:2], celloutsig_0_42z };
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_10z)
    if (celloutsig_1_10z) _02_ <= 35'h000000000;
    else _02_ <= { in_data[64:34], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_9z };
  reg [10:0] _21_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_10z)
    if (!celloutsig_1_10z) _21_ <= 11'h000;
    else _21_ <= celloutsig_0_2z;
  assign { _03_[10:5], _00_, _03_[3:0] } = _21_;
  assign celloutsig_0_0z = in_data[39:12] > in_data[84:57];
  assign celloutsig_0_37z = { celloutsig_0_23z, celloutsig_0_9z, celloutsig_0_27z, celloutsig_0_4z } > { celloutsig_0_8z[0], celloutsig_0_19z, celloutsig_0_30z, celloutsig_0_31z, celloutsig_0_0z, celloutsig_0_31z, celloutsig_0_29z };
  assign celloutsig_0_71z = { celloutsig_0_34z[6:3], celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_35z, celloutsig_0_18z, celloutsig_0_37z } > { celloutsig_0_18z[13:1], celloutsig_0_19z, celloutsig_0_63z, _01_, celloutsig_0_53z, celloutsig_0_10z, celloutsig_0_42z };
  assign celloutsig_1_1z = in_data[134:131] > { in_data[134:132], celloutsig_1_0z };
  assign celloutsig_0_10z = celloutsig_0_2z[8:6] > { celloutsig_0_8z[1:0], celloutsig_0_1z };
  assign celloutsig_0_1z = { in_data[45:18], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } > { in_data[87:58], celloutsig_0_0z };
  assign celloutsig_0_15z = celloutsig_0_3z[5:3] > celloutsig_0_12z[4:2];
  assign celloutsig_0_23z = { celloutsig_0_7z[12:1], celloutsig_0_10z } > celloutsig_0_7z[14:2];
  assign celloutsig_0_25z = { celloutsig_0_16z[40:39], celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_21z } > { _03_[7:5], _00_, _03_[3:2], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_22z };
  assign celloutsig_0_29z = { celloutsig_0_12z[1], celloutsig_0_8z, celloutsig_0_4z } > celloutsig_0_14z[5:1];
  assign celloutsig_0_6z = { celloutsig_0_3z[2:0], celloutsig_0_5z } || celloutsig_0_3z[6:3];
  assign celloutsig_0_34z = { celloutsig_0_18z[19:10], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_20z } * { celloutsig_0_17z[5:0], celloutsig_0_31z, celloutsig_0_27z, celloutsig_0_23z, celloutsig_0_29z, celloutsig_0_15z };
  assign celloutsig_0_35z = { celloutsig_0_2z[5:0], celloutsig_0_20z, celloutsig_0_8z } * celloutsig_0_34z[15:4];
  assign celloutsig_0_36z = { in_data[89:86], celloutsig_0_29z, celloutsig_0_10z, celloutsig_0_23z } * celloutsig_0_33z[9:3];
  assign celloutsig_0_17z = celloutsig_0_14z[10:4] * { _03_[7:5], _00_, _03_[3:1] };
  assign celloutsig_0_18z = { _02_[25:14], celloutsig_0_9z, celloutsig_0_3z } * { _03_[6], celloutsig_0_5z, celloutsig_0_17z, _03_[10:5], _00_, _03_[3:0] };
  assign celloutsig_0_21z = { celloutsig_0_14z[11:2], celloutsig_0_20z } * _02_[25:13];
  assign celloutsig_0_32z = { celloutsig_0_7z[4:1], celloutsig_0_31z, celloutsig_0_19z, celloutsig_0_3z } * { _02_[26:16], celloutsig_0_31z, celloutsig_0_6z };
  assign celloutsig_0_53z = - celloutsig_0_16z[2:0];
  assign celloutsig_0_8z = - in_data[34:32];
  assign celloutsig_0_12z = - _02_[15:11];
  assign celloutsig_0_14z = - { celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_16z = - { in_data[58:43], celloutsig_0_14z, _03_[10:5], _00_, _03_[3:0], celloutsig_0_12z, celloutsig_0_10z };
  assign celloutsig_0_63z = { celloutsig_0_18z[4:2], celloutsig_0_8z, celloutsig_0_55z, celloutsig_0_44z } | { celloutsig_0_21z[5:0], celloutsig_0_42z, celloutsig_0_9z };
  assign celloutsig_0_7z = { in_data[30:24], celloutsig_0_2z } | { celloutsig_0_3z[5:4], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_2z = { in_data[41:36], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z } | { in_data[72:63], celloutsig_0_1z };
  assign celloutsig_0_26z = { celloutsig_0_22z[4:1], celloutsig_0_0z } | { celloutsig_0_17z[5], celloutsig_0_23z, celloutsig_0_24z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_30z = celloutsig_0_14z[9:7] | celloutsig_0_26z[4:2];
  assign celloutsig_0_3z = in_data[93:87] ~^ { in_data[23:19], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_20z = { celloutsig_0_18z[8], celloutsig_0_4z, celloutsig_0_1z } ~^ celloutsig_0_8z;
  assign celloutsig_0_22z = celloutsig_0_17z[6:2] ~^ celloutsig_0_16z[7:3];
  assign celloutsig_0_27z = { celloutsig_0_12z[3:0], celloutsig_0_0z, celloutsig_0_10z } ~^ { celloutsig_0_2z[5:1], celloutsig_0_9z };
  assign celloutsig_0_33z = { in_data[30:21], celloutsig_0_25z } ~^ celloutsig_0_7z[11:1];
  assign _03_[4] = _00_;
  assign { out_data[130:128], out_data[96], out_data[32], out_data[0] } = { 3'h7, celloutsig_1_19z, celloutsig_0_71z, celloutsig_0_72z };
endmodule
