<stg><name>HLS_CISR_spmv_accel</name>


<trans_list>

<trans id="329" from="1" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="cmd_start_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="cmd_start_read" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="8" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="9" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %cmd_start

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %cmd_start, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inp_vec, void @empty, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inp_vec

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %slot_data_arr, void @empty, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %slot_data_arr

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %slot_arr_row_len, void @empty, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %slot_arr_row_len

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_vec, void @empty, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_vec

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11 %cmd_start_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmd_start

]]></Node>
<StgValue><ssdm name="cmd_start_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12 %br_ln21 = br i1 %cmd_start_read, void %initialize.exit, void

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmd_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %store_ln23 = store i32 0, i32 %max_row_id

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmd_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln26 = br void

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %slot_id = phi i3 %add_ln26, void %.split4819, i3 0, void

]]></Node>
<StgValue><ssdm name="slot_id"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln26 = add i3 %slot_id, i3 1

]]></Node>
<StgValue><ssdm name="add_ln26"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %icmp_ln26 = icmp_eq  i3 %slot_id, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln26"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln26 = br i1 %icmp_ln26, void %.split4, void %initialize.exit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.split4:0 %tmp_2 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %slot_id, i1 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="4">
<![CDATA[
.split4:1 %zext_ln37 = zext i4 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln37"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:2 %row_len_slot_arr_addr_4 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %zext_ln37

]]></Node>
<StgValue><ssdm name="row_len_slot_arr_addr_4"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split4:3 %or_ln37 = or i4 %tmp_2, i4 1

]]></Node>
<StgValue><ssdm name="or_ln37"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
.split4:4 %tmp_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60 0, i4 %or_ln37

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:5 %row_len_slot_arr_addr_6 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="row_len_slot_arr_addr_6"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:6 %specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln26"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="2" op_0_bw="3">
<![CDATA[
.split4:7 %trunc_ln29 = trunc i3 %slot_id

]]></Node>
<StgValue><ssdm name="trunc_ln29"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split4:8 %switch_ln29 = switch i2 %trunc_ln29, void %branch31, i2 0, void %branch28, i2 1, void %branch29, i2 2, void %branch30

]]></Node>
<StgValue><ssdm name="switch_ln29"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="trunc_ln29" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch30:0 %store_ln29 = store i32 0, i32 %slot_res_arr_2

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="trunc_ln29" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch30:1 %store_ln30 = store i32 0, i32 %slot_counter_2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="trunc_ln29" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch30:2 %store_ln31 = store i32 0, i32 %slot_row_counter_2

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="trunc_ln29" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch30:3 %store_ln32 = store i32 0, i32 %slot_row_len_id_2

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="trunc_ln29" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
branch30:4 %store_ln33 = store i3 0, i3 %slot_row_id_2

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="trunc_ln29" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
branch30:5 %br_ln0 = br void %.split4819

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="trunc_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch29:0 %store_ln29 = store i32 0, i32 %slot_res_arr_1

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="trunc_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch29:1 %store_ln30 = store i32 0, i32 %slot_counter_1

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="trunc_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch29:2 %store_ln31 = store i32 0, i32 %slot_row_counter_1

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="trunc_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch29:3 %store_ln32 = store i32 0, i32 %slot_row_len_id_1

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="trunc_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
branch29:4 %store_ln33 = store i3 0, i3 %slot_row_id_1

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="trunc_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
branch29:5 %br_ln0 = br void %.split4819

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="trunc_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch28:0 %store_ln29 = store i32 0, i32 %slot_res_arr_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="trunc_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch28:1 %store_ln30 = store i32 0, i32 %slot_counter_0

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="trunc_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch28:2 %store_ln31 = store i32 0, i32 %slot_row_counter_0

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="trunc_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch28:3 %store_ln32 = store i32 0, i32 %slot_row_len_id_0

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="trunc_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
branch28:4 %store_ln33 = store i3 0, i3 %slot_row_id_0

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="trunc_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
branch28:5 %br_ln0 = br void %.split4819

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="trunc_ln29" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch31:0 %store_ln29 = store i32 0, i32 %slot_res_arr_3

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="trunc_ln29" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch31:1 %store_ln30 = store i32 0, i32 %slot_counter_3

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="trunc_ln29" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch31:2 %store_ln31 = store i32 0, i32 %slot_row_counter_3

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="trunc_ln29" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch31:3 %store_ln32 = store i32 0, i32 %slot_row_len_id_3

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="trunc_ln29" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
branch31:4 %store_ln33 = store i3 0, i3 %slot_row_id_3

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="trunc_ln29" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
branch31:5 %br_ln0 = br void %.split4819

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.split4819:0 %store_ln37 = store i32 0, i3 %row_len_slot_arr_addr_4

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.split4819:1 %store_ln37 = store i32 0, i3 %row_len_slot_arr_addr_6

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
.split4819:2 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmd_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
initialize.exit.loopexit:0 %br_ln0 = br void %initialize.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
initialize.exit:1 %slot_arr_row_len_addr = getelementptr i32 %slot_arr_row_len, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="slot_arr_row_len_addr"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="2">
<![CDATA[
initialize.exit:2 %slot_arr_row_len_load = load i2 %slot_arr_row_len_addr

]]></Node>
<StgValue><ssdm name="slot_arr_row_len_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32">
<![CDATA[
initialize.exit:0 %slot_row_count = load i32 %slot_counter_0

]]></Node>
<StgValue><ssdm name="slot_row_count"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="2">
<![CDATA[
initialize.exit:2 %slot_arr_row_len_load = load i2 %slot_arr_row_len_addr

]]></Node>
<StgValue><ssdm name="slot_arr_row_len_load"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
initialize.exit:3 %icmp_ln55 = icmp_eq  i32 %slot_arr_row_len_load, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln55"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
initialize.exit:4 %br_ln55 = br i1 %icmp_ln55, void, void %initialize.exit._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="32">
<![CDATA[
:0 %zext_ln58 = zext i32 %slot_row_count

]]></Node>
<StgValue><ssdm name="zext_ln58"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %row_len_slot_arr_addr = getelementptr i32 %row_len_slot_arr, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="row_len_slot_arr_addr"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:2 %store_ln58 = store i32 %slot_arr_row_len_load, i3 %row_len_slot_arr_addr

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %add_ln59 = add i32 %slot_row_count, i32 1

]]></Node>
<StgValue><ssdm name="add_ln59"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:4 %store_ln59 = store i32 %add_ln59, i32 %slot_counter_0

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
:5 %br_ln60 = br void %initialize.exit._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
initialize.exit._crit_edge:1 %slot_arr_row_len_addr_1 = getelementptr i32 %slot_arr_row_len, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="slot_arr_row_len_addr_1"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="2">
<![CDATA[
initialize.exit._crit_edge:2 %slot_arr_row_len_load_1 = load i2 %slot_arr_row_len_addr_1

]]></Node>
<StgValue><ssdm name="slot_arr_row_len_load_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32">
<![CDATA[
initialize.exit._crit_edge:0 %slot_row_count_1 = load i32 %slot_counter_1

]]></Node>
<StgValue><ssdm name="slot_row_count_1"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="2">
<![CDATA[
initialize.exit._crit_edge:2 %slot_arr_row_len_load_1 = load i2 %slot_arr_row_len_addr_1

]]></Node>
<StgValue><ssdm name="slot_arr_row_len_load_1"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
initialize.exit._crit_edge:3 %icmp_ln55_1 = icmp_eq  i32 %slot_arr_row_len_load_1, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln55_1"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
initialize.exit._crit_edge:4 %br_ln55 = br i1 %icmp_ln55_1, void, void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="3" op_0_bw="32">
<![CDATA[
:0 %trunc_ln58 = trunc i32 %slot_row_count_1

]]></Node>
<StgValue><ssdm name="trunc_ln58"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln58 = add i3 %trunc_ln58, i3 2

]]></Node>
<StgValue><ssdm name="add_ln58"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="3">
<![CDATA[
:2 %zext_ln58_1 = zext i3 %add_ln58

]]></Node>
<StgValue><ssdm name="zext_ln58_1"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %row_len_slot_arr_addr_1 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %zext_ln58_1

]]></Node>
<StgValue><ssdm name="row_len_slot_arr_addr_1"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:4 %store_ln58 = store i32 %slot_arr_row_len_load_1, i3 %row_len_slot_arr_addr_1

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %add_ln59_1 = add i32 %slot_row_count_1, i32 1

]]></Node>
<StgValue><ssdm name="add_ln59_1"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:6 %store_ln59 = store i32 %add_ln59_1, i32 %slot_counter_1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
:7 %br_ln60 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:1 %slot_arr_row_len_addr_2 = getelementptr i32 %slot_arr_row_len, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="slot_arr_row_len_addr_2"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="2">
<![CDATA[
._crit_edge:2 %slot_arr_row_len_load_2 = load i2 %slot_arr_row_len_addr_2

]]></Node>
<StgValue><ssdm name="slot_arr_row_len_load_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:0 %slot_row_count_2 = load i32 %slot_counter_2

]]></Node>
<StgValue><ssdm name="slot_row_count_2"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="2">
<![CDATA[
._crit_edge:2 %slot_arr_row_len_load_2 = load i2 %slot_arr_row_len_addr_2

]]></Node>
<StgValue><ssdm name="slot_arr_row_len_load_2"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:3 %icmp_ln55_2 = icmp_eq  i32 %slot_arr_row_len_load_2, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln55_2"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:4 %br_ln55 = br i1 %icmp_ln55_2, void, void %._crit_edge1

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="3" op_0_bw="32">
<![CDATA[
:0 %trunc_ln58_1 = trunc i32 %slot_row_count_2

]]></Node>
<StgValue><ssdm name="trunc_ln58_1"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %xor_ln58 = xor i3 %trunc_ln58_1, i3 4

]]></Node>
<StgValue><ssdm name="xor_ln58"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="3">
<![CDATA[
:2 %zext_ln58_2 = zext i3 %xor_ln58

]]></Node>
<StgValue><ssdm name="zext_ln58_2"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %row_len_slot_arr_addr_2 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %zext_ln58_2

]]></Node>
<StgValue><ssdm name="row_len_slot_arr_addr_2"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:4 %store_ln58 = store i32 %slot_arr_row_len_load_2, i3 %row_len_slot_arr_addr_2

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %add_ln59_2 = add i32 %slot_row_count_2, i32 1

]]></Node>
<StgValue><ssdm name="add_ln59_2"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:6 %store_ln59 = store i32 %add_ln59_2, i32 %slot_counter_2

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
:7 %br_ln60 = br void %._crit_edge1

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:1 %slot_arr_row_len_addr_3 = getelementptr i32 %slot_arr_row_len, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="slot_arr_row_len_addr_3"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="2">
<![CDATA[
._crit_edge1:2 %slot_arr_row_len_load_3 = load i2 %slot_arr_row_len_addr_3

]]></Node>
<StgValue><ssdm name="slot_arr_row_len_load_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="125" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge1:0 %slot_row_count_3 = load i32 %slot_counter_3

]]></Node>
<StgValue><ssdm name="slot_row_count_3"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="2">
<![CDATA[
._crit_edge1:2 %slot_arr_row_len_load_3 = load i2 %slot_arr_row_len_addr_3

]]></Node>
<StgValue><ssdm name="slot_arr_row_len_load_3"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1:3 %icmp_ln55_3 = icmp_eq  i32 %slot_arr_row_len_load_3, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln55_3"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1:4 %br_ln55 = br i1 %icmp_ln55_3, void, void %store_row_len_arr.exit

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="3" op_0_bw="32">
<![CDATA[
:0 %trunc_ln58_2 = trunc i32 %slot_row_count_3

]]></Node>
<StgValue><ssdm name="trunc_ln58_2"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln58_1 = add i3 %trunc_ln58_2, i3 6

]]></Node>
<StgValue><ssdm name="add_ln58_1"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="3">
<![CDATA[
:2 %zext_ln58_3 = zext i3 %add_ln58_1

]]></Node>
<StgValue><ssdm name="zext_ln58_3"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %row_len_slot_arr_addr_3 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %zext_ln58_3

]]></Node>
<StgValue><ssdm name="row_len_slot_arr_addr_3"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:4 %store_ln58 = store i32 %slot_arr_row_len_load_3, i3 %row_len_slot_arr_addr_3

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %add_ln59_3 = add i32 %slot_row_count_3, i32 1

]]></Node>
<StgValue><ssdm name="add_ln59_3"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:6 %store_ln59 = store i32 %add_ln59_3, i32 %slot_counter_3

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
:7 %br_ln60 = br void %store_row_len_arr.exit

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
store_row_len_arr.exit:0 %br_ln68 = br void

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="138" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %slot_id2 = phi i3 %add_ln68, void %.split._crit_edge, i3 0, void %store_row_len_arr.exit

]]></Node>
<StgValue><ssdm name="slot_id2"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln68 = add i3 %slot_id2, i3 1

]]></Node>
<StgValue><ssdm name="add_ln68"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %icmp_ln68 = icmp_eq  i3 %slot_id2, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln68"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_16 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln68 = br i1 %icmp_ln68, void %.split, void %CISR_decoder.exit

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="2" op_0_bw="3">
<![CDATA[
.split:0 %trunc_ln86 = trunc i3 %slot_id2

]]></Node>
<StgValue><ssdm name="trunc_ln86"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split:1 %shl_ln68 = shl i3 %slot_id2, i3 1

]]></Node>
<StgValue><ssdm name="shl_ln68"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:2 %specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln68"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32">
<![CDATA[
.split:3 %slot_row_counter_0_load_1 = load i32 %slot_row_counter_0

]]></Node>
<StgValue><ssdm name="slot_row_counter_0_load_1"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32">
<![CDATA[
.split:4 %slot_row_counter_1_load_1 = load i32 %slot_row_counter_1

]]></Node>
<StgValue><ssdm name="slot_row_counter_1_load_1"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32">
<![CDATA[
.split:5 %slot_row_counter_2_load_1 = load i32 %slot_row_counter_2

]]></Node>
<StgValue><ssdm name="slot_row_counter_2_load_1"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32">
<![CDATA[
.split:6 %slot_row_counter_3_load_1 = load i32 %slot_row_counter_3

]]></Node>
<StgValue><ssdm name="slot_row_counter_3_load_1"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split:7 %tmp = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %slot_row_counter_0_load_1, i32 %slot_row_counter_1_load_1, i32 %slot_row_counter_2_load_1, i32 %slot_row_counter_3_load_1, i2 %trunc_ln86

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:8 %icmp_ln80 = icmp_eq  i32 %tmp, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln80"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split:9 %br_ln80 = br i1 %icmp_ln80, void %.split._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:0 %switch_ln83 = switch i2 %trunc_ln86, void %branch27, i2 0, void %branch24, i2 1, void %branch25, i2 2, void %branch26

]]></Node>
<StgValue><ssdm name="switch_ln83"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln80" val="1"/>
<literal name="trunc_ln86" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch26:0 %store_ln83 = store i32 0, i32 %slot_res_arr_2

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln80" val="1"/>
<literal name="trunc_ln86" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0">
<![CDATA[
branch26:1 %br_ln83 = br void

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln80" val="1"/>
<literal name="trunc_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch25:0 %store_ln83 = store i32 0, i32 %slot_res_arr_1

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln80" val="1"/>
<literal name="trunc_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
branch25:1 %br_ln83 = br void

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln80" val="1"/>
<literal name="trunc_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch24:0 %store_ln83 = store i32 0, i32 %slot_res_arr_0

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln80" val="1"/>
<literal name="trunc_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
branch24:1 %br_ln83 = br void

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln80" val="1"/>
<literal name="trunc_ln86" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch27:0 %store_ln83 = store i32 0, i32 %slot_res_arr_3

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln80" val="1"/>
<literal name="trunc_ln86" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
branch27:1 %br_ln83 = br void

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32">
<![CDATA[
:0 %slot_row_len_id_0_load = load i32 %slot_row_len_id_0

]]></Node>
<StgValue><ssdm name="slot_row_len_id_0_load"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32">
<![CDATA[
:1 %slot_row_len_id_1_load = load i32 %slot_row_len_id_1

]]></Node>
<StgValue><ssdm name="slot_row_len_id_1_load"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32">
<![CDATA[
:2 %slot_row_len_id_2_load = load i32 %slot_row_len_id_2

]]></Node>
<StgValue><ssdm name="slot_row_len_id_2_load"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32">
<![CDATA[
:3 %slot_row_len_id_3_load = load i32 %slot_row_len_id_3

]]></Node>
<StgValue><ssdm name="slot_row_len_id_3_load"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
:4 %tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %slot_row_len_id_0_load, i32 %slot_row_len_id_1_load, i32 %slot_row_len_id_2_load, i32 %slot_row_len_id_3_load, i2 %trunc_ln86

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="3" op_0_bw="32">
<![CDATA[
:5 %trunc_ln86_1 = trunc i32 %tmp_1

]]></Node>
<StgValue><ssdm name="trunc_ln86_1"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:6 %add_ln86 = add i3 %shl_ln68, i3 %trunc_ln86_1

]]></Node>
<StgValue><ssdm name="add_ln86"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="3">
<![CDATA[
:7 %zext_ln86 = zext i3 %add_ln86

]]></Node>
<StgValue><ssdm name="zext_ln86"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8 %row_len_slot_arr_addr_5 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %zext_ln86

]]></Node>
<StgValue><ssdm name="row_len_slot_arr_addr_5"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="3">
<![CDATA[
:9 %row_len_slot_arr_load = load i3 %row_len_slot_arr_addr_5

]]></Node>
<StgValue><ssdm name="row_len_slot_arr_load"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:10 %switch_ln86 = switch i2 %trunc_ln86, void %branch19, i2 0, void %branch16, i2 1, void %branch17, i2 2, void %branch18

]]></Node>
<StgValue><ssdm name="switch_ln86"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %add_ln87 = add i32 %tmp_1, i32 1

]]></Node>
<StgValue><ssdm name="add_ln87"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:1 %switch_ln87 = switch i2 %trunc_ln86, void %branch3, i2 0, void %branch0, i2 1, void %branch1, i2 2, void %branch2

]]></Node>
<StgValue><ssdm name="switch_ln87"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln80" val="1"/>
<literal name="trunc_ln86" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch2:0 %store_ln87 = store i32 %add_ln87, i32 %slot_row_len_id_2

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln80" val="1"/>
<literal name="trunc_ln86" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
branch2:1 %br_ln87 = br void

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln80" val="1"/>
<literal name="trunc_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch1:0 %store_ln87 = store i32 %add_ln87, i32 %slot_row_len_id_1

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln80" val="1"/>
<literal name="trunc_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
branch1:1 %br_ln87 = br void

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln80" val="1"/>
<literal name="trunc_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch0:0 %store_ln87 = store i32 %add_ln87, i32 %slot_row_len_id_0

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln80" val="1"/>
<literal name="trunc_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
branch0:1 %br_ln87 = br void

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln80" val="1"/>
<literal name="trunc_ln86" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch3:0 %store_ln87 = store i32 %add_ln87, i32 %slot_row_len_id_3

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln80" val="1"/>
<literal name="trunc_ln86" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0">
<![CDATA[
branch3:1 %br_ln87 = br void

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0 %max_row_id_load = load i32 %max_row_id

]]></Node>
<StgValue><ssdm name="max_row_id_load"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="3" op_0_bw="32">
<![CDATA[
:1 %trunc_ln91 = trunc i32 %max_row_id_load

]]></Node>
<StgValue><ssdm name="trunc_ln91"/></StgValue>
</operation>

<operation id="186" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:2 %switch_ln91 = switch i2 %trunc_ln86, void %branch11, i2 0, void %branch8, i2 1, void %branch9, i2 2, void %branch10

]]></Node>
<StgValue><ssdm name="switch_ln91"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln80" val="1"/>
<literal name="trunc_ln86" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
branch10:0 %store_ln91 = store i3 %trunc_ln91, i3 %slot_row_id_2

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="188" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln80" val="1"/>
<literal name="trunc_ln86" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0">
<![CDATA[
branch10:1 %br_ln91 = br void

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="189" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln80" val="1"/>
<literal name="trunc_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
branch9:0 %store_ln91 = store i3 %trunc_ln91, i3 %slot_row_id_1

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="190" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln80" val="1"/>
<literal name="trunc_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
branch9:1 %br_ln91 = br void

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="191" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln80" val="1"/>
<literal name="trunc_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
branch8:0 %store_ln91 = store i3 %trunc_ln91, i3 %slot_row_id_0

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln80" val="1"/>
<literal name="trunc_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0">
<![CDATA[
branch8:1 %br_ln91 = br void

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln80" val="1"/>
<literal name="trunc_ln86" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
branch11:0 %store_ln91 = store i3 %trunc_ln91, i3 %slot_row_id_3

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln80" val="1"/>
<literal name="trunc_ln86" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0">
<![CDATA[
branch11:1 %br_ln91 = br void

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %add_ln92 = add i32 %max_row_id_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln92"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:1 %store_ln92 = store i32 %add_ln92, i32 %max_row_id

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln94 = br void %.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
.split._crit_edge:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="199" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="3">
<![CDATA[
:9 %row_len_slot_arr_load = load i3 %row_len_slot_arr_addr_5

]]></Node>
<StgValue><ssdm name="row_len_slot_arr_load"/></StgValue>
</operation>

<operation id="200" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
<literal name="trunc_ln86" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch18:0 %store_ln86 = store i32 %row_len_slot_arr_load, i32 %slot_row_counter_2

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="201" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
<literal name="trunc_ln86" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
branch18:1 %br_ln86 = br void

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="202" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
<literal name="trunc_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch17:0 %store_ln86 = store i32 %row_len_slot_arr_load, i32 %slot_row_counter_1

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="203" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
<literal name="trunc_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
branch17:1 %br_ln86 = br void

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="204" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
<literal name="trunc_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch16:0 %store_ln86 = store i32 %row_len_slot_arr_load, i32 %slot_row_counter_0

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="205" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
<literal name="trunc_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
branch16:1 %br_ln86 = br void

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="206" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
<literal name="trunc_ln86" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch19:0 %store_ln86 = store i32 %row_len_slot_arr_load, i32 %slot_row_counter_3

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="207" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
<literal name="trunc_ln86" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
branch19:1 %br_ln86 = br void

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="208" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
CISR_decoder.exit:0 %slot_data_arr_addr = getelementptr i64 %slot_data_arr, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="slot_data_arr_addr"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="2">
<![CDATA[
CISR_decoder.exit:1 %slot_data_arr_load = load i2 %slot_data_arr_addr

]]></Node>
<StgValue><ssdm name="slot_data_arr_load"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32">
<![CDATA[
CISR_decoder.exit:13 %slot_row_counter_0_load = load i32 %slot_row_counter_0

]]></Node>
<StgValue><ssdm name="slot_row_counter_0_load"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CISR_decoder.exit:14 %add_ln115 = add i32 %slot_row_counter_0_load, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln115"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
CISR_decoder.exit:15 %store_ln115 = store i32 %add_ln115, i32 %slot_row_counter_0

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32">
<![CDATA[
CISR_decoder.exit:29 %slot_row_counter_1_load = load i32 %slot_row_counter_1

]]></Node>
<StgValue><ssdm name="slot_row_counter_1_load"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CISR_decoder.exit:30 %add_ln115_1 = add i32 %slot_row_counter_1_load, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln115_1"/></StgValue>
</operation>

<operation id="215" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
CISR_decoder.exit:31 %store_ln115 = store i32 %add_ln115_1, i32 %slot_row_counter_1

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="216" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32">
<![CDATA[
CISR_decoder.exit:45 %slot_row_counter_2_load = load i32 %slot_row_counter_2

]]></Node>
<StgValue><ssdm name="slot_row_counter_2_load"/></StgValue>
</operation>

<operation id="217" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CISR_decoder.exit:46 %add_ln115_2 = add i32 %slot_row_counter_2_load, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln115_2"/></StgValue>
</operation>

<operation id="218" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
CISR_decoder.exit:47 %store_ln115 = store i32 %add_ln115_2, i32 %slot_row_counter_2

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="219" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32">
<![CDATA[
CISR_decoder.exit:61 %slot_row_counter_3_load = load i32 %slot_row_counter_3

]]></Node>
<StgValue><ssdm name="slot_row_counter_3_load"/></StgValue>
</operation>

<operation id="220" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CISR_decoder.exit:62 %add_ln115_3 = add i32 %slot_row_counter_3_load, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln115_3"/></StgValue>
</operation>

<operation id="221" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
CISR_decoder.exit:63 %store_ln115 = store i32 %add_ln115_3, i32 %slot_row_counter_3

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="222" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="2">
<![CDATA[
CISR_decoder.exit:1 %slot_data_arr_load = load i2 %slot_data_arr_addr

]]></Node>
<StgValue><ssdm name="slot_data_arr_load"/></StgValue>
</operation>

<operation id="223" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="64">
<![CDATA[
CISR_decoder.exit:2 %trunc_ln107 = trunc i64 %slot_data_arr_load

]]></Node>
<StgValue><ssdm name="trunc_ln107"/></StgValue>
</operation>

<operation id="224" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
CISR_decoder.exit:4 %col_index = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %slot_data_arr_load, i32 32, i32 34

]]></Node>
<StgValue><ssdm name="col_index"/></StgValue>
</operation>

<operation id="225" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="3">
<![CDATA[
CISR_decoder.exit:5 %zext_ln111 = zext i3 %col_index

]]></Node>
<StgValue><ssdm name="zext_ln111"/></StgValue>
</operation>

<operation id="226" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
CISR_decoder.exit:6 %inp_vec_addr = getelementptr i32 %inp_vec, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="inp_vec_addr"/></StgValue>
</operation>

<operation id="227" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="3">
<![CDATA[
CISR_decoder.exit:7 %inp_vec_load = load i3 %inp_vec_addr

]]></Node>
<StgValue><ssdm name="inp_vec_load"/></StgValue>
</operation>

<operation id="228" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
CISR_decoder.exit:16 %slot_data_arr_addr_1 = getelementptr i64 %slot_data_arr, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="slot_data_arr_addr_1"/></StgValue>
</operation>

<operation id="229" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="2">
<![CDATA[
CISR_decoder.exit:17 %slot_data_arr_load_1 = load i2 %slot_data_arr_addr_1

]]></Node>
<StgValue><ssdm name="slot_data_arr_load_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="230" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32">
<![CDATA[
CISR_decoder.exit:3 %matrix_val = bitcast i32 %trunc_ln107

]]></Node>
<StgValue><ssdm name="matrix_val"/></StgValue>
</operation>

<operation id="231" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="3">
<![CDATA[
CISR_decoder.exit:7 %inp_vec_load = load i3 %inp_vec_addr

]]></Node>
<StgValue><ssdm name="inp_vec_load"/></StgValue>
</operation>

<operation id="232" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32">
<![CDATA[
CISR_decoder.exit:8 %bitcast_ln111 = bitcast i32 %inp_vec_load

]]></Node>
<StgValue><ssdm name="bitcast_ln111"/></StgValue>
</operation>

<operation id="233" st_id="12" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CISR_decoder.exit:9 %mul_i = fmul i32 %matrix_val, i32 %bitcast_ln111

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="234" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="2">
<![CDATA[
CISR_decoder.exit:17 %slot_data_arr_load_1 = load i2 %slot_data_arr_addr_1

]]></Node>
<StgValue><ssdm name="slot_data_arr_load_1"/></StgValue>
</operation>

<operation id="235" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="64">
<![CDATA[
CISR_decoder.exit:18 %trunc_ln107_1 = trunc i64 %slot_data_arr_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln107_1"/></StgValue>
</operation>

<operation id="236" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
CISR_decoder.exit:20 %col_index_1 = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %slot_data_arr_load_1, i32 32, i32 34

]]></Node>
<StgValue><ssdm name="col_index_1"/></StgValue>
</operation>

<operation id="237" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="3">
<![CDATA[
CISR_decoder.exit:21 %zext_ln111_1 = zext i3 %col_index_1

]]></Node>
<StgValue><ssdm name="zext_ln111_1"/></StgValue>
</operation>

<operation id="238" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
CISR_decoder.exit:22 %inp_vec_addr_1 = getelementptr i32 %inp_vec, i64 0, i64 %zext_ln111_1

]]></Node>
<StgValue><ssdm name="inp_vec_addr_1"/></StgValue>
</operation>

<operation id="239" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="3">
<![CDATA[
CISR_decoder.exit:23 %inp_vec_load_1 = load i3 %inp_vec_addr_1

]]></Node>
<StgValue><ssdm name="inp_vec_load_1"/></StgValue>
</operation>

<operation id="240" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
CISR_decoder.exit:32 %slot_data_arr_addr_2 = getelementptr i64 %slot_data_arr, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="slot_data_arr_addr_2"/></StgValue>
</operation>

<operation id="241" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="2">
<![CDATA[
CISR_decoder.exit:33 %slot_data_arr_load_2 = load i2 %slot_data_arr_addr_2

]]></Node>
<StgValue><ssdm name="slot_data_arr_load_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="242" st_id="13" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CISR_decoder.exit:9 %mul_i = fmul i32 %matrix_val, i32 %bitcast_ln111

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="243" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32">
<![CDATA[
CISR_decoder.exit:19 %matrix_val_1 = bitcast i32 %trunc_ln107_1

]]></Node>
<StgValue><ssdm name="matrix_val_1"/></StgValue>
</operation>

<operation id="244" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="3">
<![CDATA[
CISR_decoder.exit:23 %inp_vec_load_1 = load i3 %inp_vec_addr_1

]]></Node>
<StgValue><ssdm name="inp_vec_load_1"/></StgValue>
</operation>

<operation id="245" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32">
<![CDATA[
CISR_decoder.exit:24 %bitcast_ln111_1 = bitcast i32 %inp_vec_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln111_1"/></StgValue>
</operation>

<operation id="246" st_id="13" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CISR_decoder.exit:25 %mul_1_i = fmul i32 %matrix_val_1, i32 %bitcast_ln111_1

]]></Node>
<StgValue><ssdm name="mul_1_i"/></StgValue>
</operation>

<operation id="247" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="2">
<![CDATA[
CISR_decoder.exit:33 %slot_data_arr_load_2 = load i2 %slot_data_arr_addr_2

]]></Node>
<StgValue><ssdm name="slot_data_arr_load_2"/></StgValue>
</operation>

<operation id="248" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="64">
<![CDATA[
CISR_decoder.exit:34 %trunc_ln107_2 = trunc i64 %slot_data_arr_load_2

]]></Node>
<StgValue><ssdm name="trunc_ln107_2"/></StgValue>
</operation>

<operation id="249" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
CISR_decoder.exit:36 %col_index_2 = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %slot_data_arr_load_2, i32 32, i32 34

]]></Node>
<StgValue><ssdm name="col_index_2"/></StgValue>
</operation>

<operation id="250" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="3">
<![CDATA[
CISR_decoder.exit:37 %zext_ln111_2 = zext i3 %col_index_2

]]></Node>
<StgValue><ssdm name="zext_ln111_2"/></StgValue>
</operation>

<operation id="251" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
CISR_decoder.exit:38 %inp_vec_addr_2 = getelementptr i32 %inp_vec, i64 0, i64 %zext_ln111_2

]]></Node>
<StgValue><ssdm name="inp_vec_addr_2"/></StgValue>
</operation>

<operation id="252" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="3">
<![CDATA[
CISR_decoder.exit:39 %inp_vec_load_2 = load i3 %inp_vec_addr_2

]]></Node>
<StgValue><ssdm name="inp_vec_load_2"/></StgValue>
</operation>

<operation id="253" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
CISR_decoder.exit:48 %slot_data_arr_addr_3 = getelementptr i64 %slot_data_arr, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="slot_data_arr_addr_3"/></StgValue>
</operation>

<operation id="254" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="2">
<![CDATA[
CISR_decoder.exit:49 %slot_data_arr_load_3 = load i2 %slot_data_arr_addr_3

]]></Node>
<StgValue><ssdm name="slot_data_arr_load_3"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="255" st_id="14" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CISR_decoder.exit:9 %mul_i = fmul i32 %matrix_val, i32 %bitcast_ln111

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="256" st_id="14" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CISR_decoder.exit:25 %mul_1_i = fmul i32 %matrix_val_1, i32 %bitcast_ln111_1

]]></Node>
<StgValue><ssdm name="mul_1_i"/></StgValue>
</operation>

<operation id="257" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32">
<![CDATA[
CISR_decoder.exit:35 %matrix_val_2 = bitcast i32 %trunc_ln107_2

]]></Node>
<StgValue><ssdm name="matrix_val_2"/></StgValue>
</operation>

<operation id="258" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="3">
<![CDATA[
CISR_decoder.exit:39 %inp_vec_load_2 = load i3 %inp_vec_addr_2

]]></Node>
<StgValue><ssdm name="inp_vec_load_2"/></StgValue>
</operation>

<operation id="259" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32">
<![CDATA[
CISR_decoder.exit:40 %bitcast_ln111_2 = bitcast i32 %inp_vec_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln111_2"/></StgValue>
</operation>

<operation id="260" st_id="14" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CISR_decoder.exit:41 %mul_2_i = fmul i32 %matrix_val_2, i32 %bitcast_ln111_2

]]></Node>
<StgValue><ssdm name="mul_2_i"/></StgValue>
</operation>

<operation id="261" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="2">
<![CDATA[
CISR_decoder.exit:49 %slot_data_arr_load_3 = load i2 %slot_data_arr_addr_3

]]></Node>
<StgValue><ssdm name="slot_data_arr_load_3"/></StgValue>
</operation>

<operation id="262" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="64">
<![CDATA[
CISR_decoder.exit:50 %trunc_ln107_3 = trunc i64 %slot_data_arr_load_3

]]></Node>
<StgValue><ssdm name="trunc_ln107_3"/></StgValue>
</operation>

<operation id="263" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
CISR_decoder.exit:52 %col_index_3 = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %slot_data_arr_load_3, i32 32, i32 34

]]></Node>
<StgValue><ssdm name="col_index_3"/></StgValue>
</operation>

<operation id="264" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="3">
<![CDATA[
CISR_decoder.exit:53 %zext_ln111_3 = zext i3 %col_index_3

]]></Node>
<StgValue><ssdm name="zext_ln111_3"/></StgValue>
</operation>

<operation id="265" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
CISR_decoder.exit:54 %inp_vec_addr_3 = getelementptr i32 %inp_vec, i64 0, i64 %zext_ln111_3

]]></Node>
<StgValue><ssdm name="inp_vec_addr_3"/></StgValue>
</operation>

<operation id="266" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="3">
<![CDATA[
CISR_decoder.exit:55 %inp_vec_load_3 = load i3 %inp_vec_addr_3

]]></Node>
<StgValue><ssdm name="inp_vec_load_3"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="267" st_id="15" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CISR_decoder.exit:9 %mul_i = fmul i32 %matrix_val, i32 %bitcast_ln111

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="268" st_id="15" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CISR_decoder.exit:25 %mul_1_i = fmul i32 %matrix_val_1, i32 %bitcast_ln111_1

]]></Node>
<StgValue><ssdm name="mul_1_i"/></StgValue>
</operation>

<operation id="269" st_id="15" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CISR_decoder.exit:41 %mul_2_i = fmul i32 %matrix_val_2, i32 %bitcast_ln111_2

]]></Node>
<StgValue><ssdm name="mul_2_i"/></StgValue>
</operation>

<operation id="270" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32">
<![CDATA[
CISR_decoder.exit:51 %matrix_val_3 = bitcast i32 %trunc_ln107_3

]]></Node>
<StgValue><ssdm name="matrix_val_3"/></StgValue>
</operation>

<operation id="271" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="3">
<![CDATA[
CISR_decoder.exit:55 %inp_vec_load_3 = load i3 %inp_vec_addr_3

]]></Node>
<StgValue><ssdm name="inp_vec_load_3"/></StgValue>
</operation>

<operation id="272" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32">
<![CDATA[
CISR_decoder.exit:56 %bitcast_ln111_3 = bitcast i32 %inp_vec_load_3

]]></Node>
<StgValue><ssdm name="bitcast_ln111_3"/></StgValue>
</operation>

<operation id="273" st_id="15" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CISR_decoder.exit:57 %mul_3_i = fmul i32 %matrix_val_3, i32 %bitcast_ln111_3

]]></Node>
<StgValue><ssdm name="mul_3_i"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="274" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32">
<![CDATA[
CISR_decoder.exit:10 %slot_res_arr_0_load = load i32 %slot_res_arr_0

]]></Node>
<StgValue><ssdm name="slot_res_arr_0_load"/></StgValue>
</operation>

<operation id="275" st_id="16" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CISR_decoder.exit:11 %add_i = fadd i32 %slot_res_arr_0_load, i32 %mul_i

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="276" st_id="16" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CISR_decoder.exit:25 %mul_1_i = fmul i32 %matrix_val_1, i32 %bitcast_ln111_1

]]></Node>
<StgValue><ssdm name="mul_1_i"/></StgValue>
</operation>

<operation id="277" st_id="16" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CISR_decoder.exit:41 %mul_2_i = fmul i32 %matrix_val_2, i32 %bitcast_ln111_2

]]></Node>
<StgValue><ssdm name="mul_2_i"/></StgValue>
</operation>

<operation id="278" st_id="16" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CISR_decoder.exit:57 %mul_3_i = fmul i32 %matrix_val_3, i32 %bitcast_ln111_3

]]></Node>
<StgValue><ssdm name="mul_3_i"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="279" st_id="17" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CISR_decoder.exit:11 %add_i = fadd i32 %slot_res_arr_0_load, i32 %mul_i

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="280" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32">
<![CDATA[
CISR_decoder.exit:26 %slot_res_arr_1_load = load i32 %slot_res_arr_1

]]></Node>
<StgValue><ssdm name="slot_res_arr_1_load"/></StgValue>
</operation>

<operation id="281" st_id="17" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CISR_decoder.exit:27 %add_1_i = fadd i32 %slot_res_arr_1_load, i32 %mul_1_i

]]></Node>
<StgValue><ssdm name="add_1_i"/></StgValue>
</operation>

<operation id="282" st_id="17" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CISR_decoder.exit:41 %mul_2_i = fmul i32 %matrix_val_2, i32 %bitcast_ln111_2

]]></Node>
<StgValue><ssdm name="mul_2_i"/></StgValue>
</operation>

<operation id="283" st_id="17" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CISR_decoder.exit:57 %mul_3_i = fmul i32 %matrix_val_3, i32 %bitcast_ln111_3

]]></Node>
<StgValue><ssdm name="mul_3_i"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="284" st_id="18" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CISR_decoder.exit:11 %add_i = fadd i32 %slot_res_arr_0_load, i32 %mul_i

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="285" st_id="18" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CISR_decoder.exit:27 %add_1_i = fadd i32 %slot_res_arr_1_load, i32 %mul_1_i

]]></Node>
<StgValue><ssdm name="add_1_i"/></StgValue>
</operation>

<operation id="286" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32">
<![CDATA[
CISR_decoder.exit:42 %slot_res_arr_2_load = load i32 %slot_res_arr_2

]]></Node>
<StgValue><ssdm name="slot_res_arr_2_load"/></StgValue>
</operation>

<operation id="287" st_id="18" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CISR_decoder.exit:43 %add_2_i = fadd i32 %slot_res_arr_2_load, i32 %mul_2_i

]]></Node>
<StgValue><ssdm name="add_2_i"/></StgValue>
</operation>

<operation id="288" st_id="18" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CISR_decoder.exit:57 %mul_3_i = fmul i32 %matrix_val_3, i32 %bitcast_ln111_3

]]></Node>
<StgValue><ssdm name="mul_3_i"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="289" st_id="19" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CISR_decoder.exit:11 %add_i = fadd i32 %slot_res_arr_0_load, i32 %mul_i

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="290" st_id="19" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CISR_decoder.exit:27 %add_1_i = fadd i32 %slot_res_arr_1_load, i32 %mul_1_i

]]></Node>
<StgValue><ssdm name="add_1_i"/></StgValue>
</operation>

<operation id="291" st_id="19" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CISR_decoder.exit:43 %add_2_i = fadd i32 %slot_res_arr_2_load, i32 %mul_2_i

]]></Node>
<StgValue><ssdm name="add_2_i"/></StgValue>
</operation>

<operation id="292" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32">
<![CDATA[
CISR_decoder.exit:58 %slot_res_arr_3_load = load i32 %slot_res_arr_3

]]></Node>
<StgValue><ssdm name="slot_res_arr_3_load"/></StgValue>
</operation>

<operation id="293" st_id="19" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CISR_decoder.exit:59 %add_3_i = fadd i32 %slot_res_arr_3_load, i32 %mul_3_i

]]></Node>
<StgValue><ssdm name="add_3_i"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="294" st_id="20" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CISR_decoder.exit:11 %add_i = fadd i32 %slot_res_arr_0_load, i32 %mul_i

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="295" st_id="20" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CISR_decoder.exit:27 %add_1_i = fadd i32 %slot_res_arr_1_load, i32 %mul_1_i

]]></Node>
<StgValue><ssdm name="add_1_i"/></StgValue>
</operation>

<operation id="296" st_id="20" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CISR_decoder.exit:43 %add_2_i = fadd i32 %slot_res_arr_2_load, i32 %mul_2_i

]]></Node>
<StgValue><ssdm name="add_2_i"/></StgValue>
</operation>

<operation id="297" st_id="20" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CISR_decoder.exit:59 %add_3_i = fadd i32 %slot_res_arr_3_load, i32 %mul_3_i

]]></Node>
<StgValue><ssdm name="add_3_i"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="298" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
CISR_decoder.exit:12 %store_ln111 = store i32 %add_i, i32 %slot_res_arr_0

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="299" st_id="21" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CISR_decoder.exit:27 %add_1_i = fadd i32 %slot_res_arr_1_load, i32 %mul_1_i

]]></Node>
<StgValue><ssdm name="add_1_i"/></StgValue>
</operation>

<operation id="300" st_id="21" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CISR_decoder.exit:43 %add_2_i = fadd i32 %slot_res_arr_2_load, i32 %mul_2_i

]]></Node>
<StgValue><ssdm name="add_2_i"/></StgValue>
</operation>

<operation id="301" st_id="21" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CISR_decoder.exit:59 %add_3_i = fadd i32 %slot_res_arr_3_load, i32 %mul_3_i

]]></Node>
<StgValue><ssdm name="add_3_i"/></StgValue>
</operation>

<operation id="302" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="3" op_0_bw="3">
<![CDATA[
CISR_decoder.exit:64 %row_index = load i3 %slot_row_id_0

]]></Node>
<StgValue><ssdm name="row_index"/></StgValue>
</operation>

<operation id="303" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="3">
<![CDATA[
CISR_decoder.exit:65 %zext_ln131 = zext i3 %row_index

]]></Node>
<StgValue><ssdm name="zext_ln131"/></StgValue>
</operation>

<operation id="304" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32">
<![CDATA[
CISR_decoder.exit:66 %bitcast_ln131 = bitcast i32 %add_i

]]></Node>
<StgValue><ssdm name="bitcast_ln131"/></StgValue>
</operation>

<operation id="305" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
CISR_decoder.exit:67 %output_vec_addr = getelementptr i32 %output_vec, i64 0, i64 %zext_ln131

]]></Node>
<StgValue><ssdm name="output_vec_addr"/></StgValue>
</operation>

<operation id="306" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
CISR_decoder.exit:68 %store_ln131 = store i32 %bitcast_ln131, i3 %output_vec_addr

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="307" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
CISR_decoder.exit:28 %store_ln111 = store i32 %add_1_i, i32 %slot_res_arr_1

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="308" st_id="22" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CISR_decoder.exit:43 %add_2_i = fadd i32 %slot_res_arr_2_load, i32 %mul_2_i

]]></Node>
<StgValue><ssdm name="add_2_i"/></StgValue>
</operation>

<operation id="309" st_id="22" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CISR_decoder.exit:59 %add_3_i = fadd i32 %slot_res_arr_3_load, i32 %mul_3_i

]]></Node>
<StgValue><ssdm name="add_3_i"/></StgValue>
</operation>

<operation id="310" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="3" op_0_bw="3">
<![CDATA[
CISR_decoder.exit:69 %row_index_1 = load i3 %slot_row_id_1

]]></Node>
<StgValue><ssdm name="row_index_1"/></StgValue>
</operation>

<operation id="311" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="3">
<![CDATA[
CISR_decoder.exit:70 %zext_ln131_1 = zext i3 %row_index_1

]]></Node>
<StgValue><ssdm name="zext_ln131_1"/></StgValue>
</operation>

<operation id="312" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32">
<![CDATA[
CISR_decoder.exit:71 %bitcast_ln131_1 = bitcast i32 %add_1_i

]]></Node>
<StgValue><ssdm name="bitcast_ln131_1"/></StgValue>
</operation>

<operation id="313" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
CISR_decoder.exit:72 %output_vec_addr_1 = getelementptr i32 %output_vec, i64 0, i64 %zext_ln131_1

]]></Node>
<StgValue><ssdm name="output_vec_addr_1"/></StgValue>
</operation>

<operation id="314" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="0">
<![CDATA[
CISR_decoder.exit:73 %store_ln131 = store i32 %bitcast_ln131_1, i3 %output_vec_addr_1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="315" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
CISR_decoder.exit:44 %store_ln111 = store i32 %add_2_i, i32 %slot_res_arr_2

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="316" st_id="23" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CISR_decoder.exit:59 %add_3_i = fadd i32 %slot_res_arr_3_load, i32 %mul_3_i

]]></Node>
<StgValue><ssdm name="add_3_i"/></StgValue>
</operation>

<operation id="317" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="3" op_0_bw="3">
<![CDATA[
CISR_decoder.exit:74 %row_index_2 = load i3 %slot_row_id_2

]]></Node>
<StgValue><ssdm name="row_index_2"/></StgValue>
</operation>

<operation id="318" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="3">
<![CDATA[
CISR_decoder.exit:75 %zext_ln131_2 = zext i3 %row_index_2

]]></Node>
<StgValue><ssdm name="zext_ln131_2"/></StgValue>
</operation>

<operation id="319" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32">
<![CDATA[
CISR_decoder.exit:76 %bitcast_ln131_2 = bitcast i32 %add_2_i

]]></Node>
<StgValue><ssdm name="bitcast_ln131_2"/></StgValue>
</operation>

<operation id="320" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
CISR_decoder.exit:77 %output_vec_addr_2 = getelementptr i32 %output_vec, i64 0, i64 %zext_ln131_2

]]></Node>
<StgValue><ssdm name="output_vec_addr_2"/></StgValue>
</operation>

<operation id="321" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="0">
<![CDATA[
CISR_decoder.exit:78 %store_ln131 = store i32 %bitcast_ln131_2, i3 %output_vec_addr_2

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="322" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
CISR_decoder.exit:60 %store_ln111 = store i32 %add_3_i, i32 %slot_res_arr_3

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="323" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="3" op_0_bw="3">
<![CDATA[
CISR_decoder.exit:79 %row_index_3 = load i3 %slot_row_id_3

]]></Node>
<StgValue><ssdm name="row_index_3"/></StgValue>
</operation>

<operation id="324" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="3">
<![CDATA[
CISR_decoder.exit:80 %zext_ln131_3 = zext i3 %row_index_3

]]></Node>
<StgValue><ssdm name="zext_ln131_3"/></StgValue>
</operation>

<operation id="325" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32">
<![CDATA[
CISR_decoder.exit:81 %bitcast_ln131_3 = bitcast i32 %add_3_i

]]></Node>
<StgValue><ssdm name="bitcast_ln131_3"/></StgValue>
</operation>

<operation id="326" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
CISR_decoder.exit:82 %output_vec_addr_3 = getelementptr i32 %output_vec, i64 0, i64 %zext_ln131_3

]]></Node>
<StgValue><ssdm name="output_vec_addr_3"/></StgValue>
</operation>

<operation id="327" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="0">
<![CDATA[
CISR_decoder.exit:83 %store_ln131 = store i32 %bitcast_ln131_3, i3 %output_vec_addr_3

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="328" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="0">
<![CDATA[
CISR_decoder.exit:84 %ret_ln200 = ret

]]></Node>
<StgValue><ssdm name="ret_ln200"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
