#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu May 20 08:28:13 2021
# Process ID: 4324
# Current directory: C:/Users/SimoGein/Desktop/DESD/VHDL_Project_Local/LAB3/project_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10444 C:\Users\SimoGein\Desktop\DESD\VHDL_Project_Local\LAB3\project_3\project_3.xpr
# Log file: C:/Users/SimoGein/Desktop/DESD/VHDL_Project_Local/LAB3/project_3/vivado.log
# Journal file: C:/Users/SimoGein/Desktop/DESD/VHDL_Project_Local/LAB3/project_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/SimoGein/Desktop/DESD/VHDL_Project_Local/LAB3/project_3/project_3.xpr
open_bd_design {C:/Users/SimoGein/Desktop/DESD/VHDL_Project_Local/LAB3/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/SimoGein/Desktop/DESD/VHDL_Project_Local/LAB3/project_3/project_3.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
set_property PROBES.FILE {C:/Users/SimoGein/Desktop/DESD/VHDL_Project_Local/LAB3/project_3/project_3.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/SimoGein/Desktop/DESD/VHDL_Project_Local/LAB3/project_3/project_3.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/SimoGein/Desktop/DESD/VHDL_Project_Local/LAB3/LAB3_daw.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {C:/Users/SimoGein/Desktop/DESD/VHDL_Project_Local/LAB3/project_3/project_3.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/SimoGein/Desktop/DESD/VHDL_Project_Local/LAB3/project_3/project_3.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/SimoGein/Desktop/DESD/VHDL_Project_Local/LAB3/project_3/project_3.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/U0/ila_lib"}]]
startgroup 
set_property CONTROL.DATA_DEPTH 256 [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/U0/ila_lib"}]
set_property CONTROL.TRIGGER_POSITION 255 [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/U0/ila_lib"}]
set_property CONTROL.WINDOW_COUNT 4 [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/U0/ila_lib"}]
endgroup
set_property CONTROL.TRIGGER_POSITION 128 [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/U0/ila_lib"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/U0/ila_lib"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/U0/ila_lib"}]]
open_bd_design {C:/Users/SimoGein/Desktop/DESD/VHDL_Project_Local/LAB3/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}
update_module_reference design_1_mute_controller_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property PROBES.FILE {C:/Users/SimoGein/Desktop/DESD/VHDL_Project_Local/LAB3/project_3/project_3.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/SimoGein/Desktop/DESD/VHDL_Project_Local/LAB3/project_3/project_3.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/SimoGein/Desktop/DESD/VHDL_Project_Local/LAB3/project_3/project_3.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/U0/ila_lib"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/U0/ila_lib"}]]
open_bd_design {C:/Users/SimoGein/Desktop/DESD/VHDL_Project_Local/LAB3/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}
update_module_reference design_1_mute_controller_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property PROBES.FILE {C:/Users/SimoGein/Desktop/DESD/VHDL_Project_Local/LAB3/project_3/project_3.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/SimoGein/Desktop/DESD/VHDL_Project_Local/LAB3/project_3/project_3.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/SimoGein/Desktop/DESD/VHDL_Project_Local/LAB3/project_3/project_3.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
open_bd_design {C:/Users/SimoGein/Desktop/DESD/VHDL_Project_Local/LAB3/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}
update_module_reference design_1_mute_controller_0_0
add_files -norecurse C:/Users/SimoGein/Desktop/DESD/VHDL_Project_Local/LAB3/project_3/project_3.srcs/sources_1/new/volume_controller.vhd
update_compile_order -fileset sources_1
create_bd_cell -type module -reference volume_controller volume_controller_0
delete_bd_objs [get_bd_cells system_ila_0]
set_property location {5 1359 -103} [get_bd_cells volume_controller_0]
connect_bd_net [get_bd_pins volume_controller_0/aclk] [get_bd_pins clk_wiz_0/sys_clk]
connect_bd_net [get_bd_pins volume_controller_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
delete_bd_objs [get_bd_intf_nets depacketizer_0_m_axis]
connect_bd_intf_net [get_bd_intf_pins depacketizer_0/m05_axis] [get_bd_intf_pins volume_controller_0/s02_axis]
connect_bd_intf_net [get_bd_intf_pins volume_controller_0/m02_axis] [get_bd_intf_pins mute_controller_0/s01_axis]
startgroup
make_bd_pins_external  [get_bd_pins volume_controller_0/volume_level]
endgroup
set_property name led [get_bd_ports volume_level_0]
save_bd_design
update_compile_order -fileset sources_1
add_files -norecurse {C:/Users/SimoGein/Desktop/DESD/VHDL_Project_Local/LAB3/project_3/project_3.srcs/sources_1/new/edge_detector.vhd C:/Users/SimoGein/Desktop/DESD/VHDL_Project_Local/LAB3/project_3/project_3.srcs/sources_1/new/debouncer.vhd}
update_compile_order -fileset sources_1
create_bd_cell -type module -reference debouncer debouncer_0
create_bd_cell -type module -reference edge_detector edge_detector_0
set_property location {3 1003 -187} [get_bd_cells edge_detector_0]
connect_bd_net [get_bd_pins debouncer_0/debounced] [get_bd_pins edge_detector_0/input_signal]
connect_bd_net [get_bd_pins edge_detector_0/clk] [get_bd_pins clk_wiz_0/sys_clk]
connect_bd_net [get_bd_pins debouncer_0/clk] [get_bd_pins clk_wiz_0/sys_clk]
connect_bd_net [get_bd_pins edge_detector_0/edge_detected] [get_bd_pins volume_controller_0/volume_down]
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_reset] [get_bd_pins edge_detector_0/reset]
connect_bd_net [get_bd_pins debouncer_0/reset] [get_bd_pins proc_sys_reset_0/peripheral_reset]
startgroup
make_bd_pins_external  [get_bd_pins debouncer_0/input_signal]
endgroup
set_property name btnD [get_bd_ports input_signal_0]
regenerate_bd_layout
copy_bd_objs /  [get_bd_cells {debouncer_0}]
connect_bd_net [get_bd_pins debouncer_1/clk] [get_bd_pins clk_wiz_0/sys_clk]
connect_bd_net [get_bd_pins debouncer_1/reset] [get_bd_pins proc_sys_reset_0/peripheral_reset]
startgroup
make_bd_pins_external  [get_bd_pins debouncer_1/input_signal]
endgroup
set_property name btnU [get_bd_ports input_signal_0]
regenerate_bd_layout
copy_bd_objs /  [get_bd_cells {edge_detector_0}]
connect_bd_net [get_bd_pins edge_detector_1/input_signal] [get_bd_pins debouncer_1/debounced]
connect_bd_net [get_bd_pins edge_detector_1/clk] [get_bd_pins clk_wiz_0/sys_clk]
connect_bd_net [get_bd_pins edge_detector_1/reset] [get_bd_pins proc_sys_reset_0/peripheral_reset]
connect_bd_net [get_bd_pins edge_detector_1/edge_detected] [get_bd_pins volume_controller_0/volume_up]
regenerate_bd_layout
save_bd_design
update_compile_order -fileset sources_1
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_intf_nets { packetizer_0_m_axis } ]
endgroup
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_intf_nets { AXI4Stream_UART_0_M00_AXIS_RX } ]
endgroup
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_intf_nets { mute_controller_0_m_axis } ]
endgroup
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {depacketizer_0_m05_axis}]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {volume_controller_0_m02_axis}]
save_bd_design
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_intf_nets depacketizer_0_m05_axis] {AXIS_SIGNALS "Data and Trigger" CLK_SRC "/clk_wiz_0/sys_clk" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                          [get_bd_intf_nets volume_controller_0_m02_axis] {AXIS_SIGNALS "Data and Trigger" CLK_SRC "/clk_wiz_0/sys_clk" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                         ]
endgroup
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {edge_detector_1_edge_detected }]
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_nets edge_detector_1_edge_detected] {PROBE_TYPE "Data and Trigger" CLK_SRC "/clk_wiz_0/sys_clk" SYSTEM_ILA "Auto" } \
                                                         ]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_bd_design {C:/Users/SimoGein/Desktop/DESD/VHDL_Project_Local/LAB3/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}
update_module_reference design_1_volume_controller_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
update_module_reference design_1_volume_controller_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property PROBES.FILE {C:/Users/SimoGein/Desktop/DESD/VHDL_Project_Local/LAB3/project_3/project_3.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/SimoGein/Desktop/DESD/VHDL_Project_Local/LAB3/project_3/project_3.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/SimoGein/Desktop/DESD/VHDL_Project_Local/LAB3/project_3/project_3.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/U0/ila_lib"}]]
open_bd_design {C:/Users/SimoGein/Desktop/DESD/VHDL_Project_Local/LAB3/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}
set_property TRIGGER_COMPARE_VALUE eq1'hX [get_hw_probes design_1_i/system_ila_0/U0/probe0_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/U0/ila_lib"}]]
set_property TRIGGER_COMPARE_VALUE eq1'h1 [get_hw_probes design_1_i/system_ila_0/U0/probe0_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/U0/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/U0/ila_lib"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/U0/ila_lib"}]]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {design_1_i/system_ila_0/U0/probe0_1} }
set_property NAME.CUSTOM edge_detector_1_edge_detected [get_hw_probes design_1_i/system_ila_0/U0/probe0_1] 
update_module_reference design_1_volume_controller_0_0
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {volume_controller_0_volume_level }]
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_nets volume_controller_0_volume_level] {PROBE_TYPE "Data and Trigger" CLK_SRC "/clk_wiz_0/sys_clk" SYSTEM_ILA "Auto" } \
                                                         ]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property PROBES.FILE {C:/Users/SimoGein/Desktop/DESD/VHDL_Project_Local/LAB3/project_3/project_3.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/SimoGein/Desktop/DESD/VHDL_Project_Local/LAB3/project_3/project_3.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/SimoGein/Desktop/DESD/VHDL_Project_Local/LAB3/project_3/project_3.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {design_1_i/system_ila_0/U0/probe1_1} }
set_property NAME.CUSTOM volume_controller_0_volume_level [get_hw_probes design_1_i/system_ila_0/U0/probe1_1] 
update_module_reference design_1_volume_controller_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property PROBES.FILE {C:/Users/SimoGein/Desktop/DESD/VHDL_Project_Local/LAB3/project_3/project_3.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/SimoGein/Desktop/DESD/VHDL_Project_Local/LAB3/project_3/project_3.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/SimoGein/Desktop/DESD/VHDL_Project_Local/LAB3/project_3/project_3.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
update_module_reference design_1_volume_controller_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property PROBES.FILE {C:/Users/SimoGein/Desktop/DESD/VHDL_Project_Local/LAB3/project_3/project_3.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/SimoGein/Desktop/DESD/VHDL_Project_Local/LAB3/project_3/project_3.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/SimoGein/Desktop/DESD/VHDL_Project_Local/LAB3/project_3/project_3.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
update_module_reference design_1_volume_controller_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property PROBES.FILE {C:/Users/SimoGein/Desktop/DESD/VHDL_Project_Local/LAB3/project_3/project_3.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/SimoGein/Desktop/DESD/VHDL_Project_Local/LAB3/project_3/project_3.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/SimoGein/Desktop/DESD/VHDL_Project_Local/LAB3/project_3/project_3.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
update_module_reference design_1_volume_controller_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property PROBES.FILE {C:/Users/SimoGein/Desktop/DESD/VHDL_Project_Local/LAB3/project_3/project_3.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/SimoGein/Desktop/DESD/VHDL_Project_Local/LAB3/project_3/project_3.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/SimoGein/Desktop/DESD/VHDL_Project_Local/LAB3/project_3/project_3.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
open_bd_design {C:/Users/SimoGein/Desktop/DESD/VHDL_Project_Local/LAB3/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}
add_files -norecurse C:/Users/SimoGein/Desktop/DESD/VHDL_Project_Local/LAB3/project_3/project_3.srcs/sources_1/new/mobile_mean_filter.vhd
update_compile_order -fileset sources_1
create_bd_cell -type module -reference mobile_mean_filter mobile_mean_filter_0
delete_bd_objs [get_bd_cells system_ila_0]
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_intf_nets { volume_controller_0_m02_axis } ]
endgroup
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_nets { volume_controller_0_volume_level } ]
endgroup
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_intf_nets { depacketizer_0_m05_axis } ]
endgroup
delete_bd_objs [get_bd_intf_nets depacketizer_0_m05_axis]
connect_bd_intf_net [get_bd_intf_pins depacketizer_0/m05_axis] [get_bd_intf_pins mobile_mean_filter_0/s03_axis]
connect_bd_intf_net [get_bd_intf_pins mobile_mean_filter_0/m03_axis] [get_bd_intf_pins volume_controller_0/s02_axis]
connect_bd_net [get_bd_pins mobile_mean_filter_0/aclk] [get_bd_pins clk_wiz_0/sys_clk]
connect_bd_net [get_bd_pins mobile_mean_filter_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
save_bd_design
regenerate_bd_layout
startgroup
make_bd_pins_external  [get_bd_pins mobile_mean_filter_0/enable_filter]
endgroup
update_compile_order -fileset sources_1
set_property name sw0 [get_bd_ports enable_filter_0]
save_bd_design
regenerate_bd_layout
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_nets { edge_detector_1_edge_detected } ]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/SimoGein/Desktop/DESD/VHDL_Project_Local/LAB3/project_3/project_3.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/SimoGein/Desktop/DESD/VHDL_Project_Local/LAB3/LAB3_daw.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
save_wave_config {C:/Users/SimoGein/Desktop/DESD/VHDL_Project_Local/LAB3/project_3/project_3.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
