

        *** GPGPU-Sim Simulator Version 3.2.2  [build 17315] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    1 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              3072:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_clusters                      14 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      owf # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_reg_sharing_approach                    4 # Approach used register sharing (default=3)
-gpgpu_reg_share_thersh_hold                  0.1 # Thresh hold factor used for sharing (default=0.5)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                    0 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  114 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat             5000000:0 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 575.0:575.0:575.0:750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    0 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    1 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 575000000.000000:575000000.000000:575000000.000000:750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000173913043478:0.00000000173913043478:0.00000000173913043478:0.00000000133333333333
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 14
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 14
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25
442c9f2c3b9cccada29ef6144321737b  /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/CP/benchmarks/cp/build/cuda_short/cp
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=src/cuda_short/main.cu
self exe links to: /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/CP/benchmarks/cp/build/cuda_short/cp
Running md5sum using "md5sum /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/CP/benchmarks/cp/build/cuda_short/cp "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/CP/benchmarks/cp/build/cuda_short/cp > _cuobjdump_complete_output_C1F1AW"
Parsing file _cuobjdump_complete_output_C1F1AW
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: src/cuda_short/main.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: src/cuda_short/main.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_10
Adding identifier: src/cuda_short/cuenergy_pre8_coalesce.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: src/cuda_short/cuenergy_pre8_coalesce.cu
Done parsing!!!
GPGPU-Sim: WARNING: Capability >= 20 are not supported in PTXPlus
	Setting forced_max_capability to 19
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=src/cuda_short/cuenergy_pre8_coalesce.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z7cenergyifPf : hostFun 0x0x401da8, fat_cubin_handle = 2
GPGPU-Sim PTX: converting EMBEDDED .ptx file to ptxplus 
GPGPU-Sim PTX: DONE converting EMBEDDED .ptx file to ptxplus 
GPGPU-Sim PTX: allocating constant region for "constant0" from 0x100 to 0xfb00 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "constant1_Z7cenergyifPf" from 0xfb00 to 0xfb04 (global memory space) 2
GPGPU-Sim PTX: allocating constant region for "atominfo" from 0xfb80 to 0x1f580 (global memory space) 3
GPGPU-Sim PTX: moving "atominfo" from 0xfb80 to 0x100 (constant0+0)
GPGPU-Sim PTX: PTX uses two scalar type intruction with literal operand.
GPGPU-Sim PTX: instruction assembly for function '_Z7cenergyifPf'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7cenergyifPf'...
GPGPU-Sim PTX: Finding dominators for '_Z7cenergyifPf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7cenergyifPf'...
GPGPU-Sim PTX: Finding postdominators for '_Z7cenergyifPf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7cenergyifPf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7cenergyifPf'...
GPGPU-Sim PTX: reconvergence points for _Z7cenergyifPf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x040 (_2.ptx:4057) @$p0.ne bra l0x00000118;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x148 (_2.ptx:4092) l0x00000148: cvt.u32.u16 $r2, %nctaid.x;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x108 (_2.ptx:4084) @$p0.ne bra l0x000000a8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x110 (_2.ptx:4085) bra l0x00000148;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x110 (_2.ptx:4085) bra l0x00000148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x148 (_2.ptx:4092) l0x00000148: cvt.u32.u16 $r2, %nctaid.x;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7cenergyifPf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7cenergyifPf'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _2.ptx
Adding _cuobjdump_2.ptx with cubin handle 2
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_egSaKS"
Running: cat _ptx_egSaKS | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_f09lTO
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_f09lTO --output-file  /dev/null 2> _ptx_egSaKSinfo"
GPGPU-Sim PTX: Kernel '_Z7cenergyifPf' : regs=15, lmem=0, smem=0, cmem=64048
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_egSaKS _ptx2_f09lTO _ptx_egSaKSinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6161a0; deviceAddress = atominfo; deviceName = atominfo
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64000 bytes
GPGPU-Sim PTX registering constant atominfo (64000 bytes) to name mapping
CUDA accelerated coulombic potential microbenchmark
Original version by John E. Stone <johns@ks.uiuc.edu>
This version maintained by Chris Rodrigues
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x6161a0
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x6161a0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x6161a0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 3200 bytes  to  symbol atominfo+0 @0x100 ...

GPGPU-Sim PTX: cudaLaunch for 0x0x401da8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7cenergyifPf' to stream 0, gridDim= (8,48,1) blockDim = (24,8,1) 
kernel '_Z7cenergyifPf' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7cenergyifPf'
GPGPU-Sim uArch: CTA/core = 16, limited by: threads regs cta_limit
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta:12 initialized @(13,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta:12 initialized @(13,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta:12 initialized @(13,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta:12 initialized @(13,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta:12 initialized @(13,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta:12 initialized @(13,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta:12 initialized @(13,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta:12 initialized @(13,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta:12 initialized @(13,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta:12 initialized @(13,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta:12 initialized @(13,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta:12 initialized @(13,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta:12 initialized @(13,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta:12 initialized @(13,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta:13 initialized @(14,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta:13 initialized @(14,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta:13 initialized @(14,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta:13 initialized @(14,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta:13 initialized @(14,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta:13 initialized @(14,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta:13 initialized @(14,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta:13 initialized @(14,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta:13 initialized @(14,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta:13 initialized @(14,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta:13 initialized @(14,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta:13 initialized @(14,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta:13 initialized @(14,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta:13 initialized @(14,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta:14 initialized @(15,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta:14 initialized @(15,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta:14 initialized @(15,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta:14 initialized @(15,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta:14 initialized @(15,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta:14 initialized @(15,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta:14 initialized @(15,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta:14 initialized @(15,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta:14 initialized @(15,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta:14 initialized @(15,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta:14 initialized @(15,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta:14 initialized @(15,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta:14 initialized @(15,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta:14 initialized @(15,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta:15 initialized @(16,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta:15 initialized @(16,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta:15 initialized @(16,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta:15 initialized @(16,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta:15 initialized @(16,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta:15 initialized @(16,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta:15 initialized @(16,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta:15 initialized @(16,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta:15 initialized @(16,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta:15 initialized @(16,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta:15 initialized @(16,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta:15 initialized @(16,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta:15 initialized @(16,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta:15 initialized @(16,0)
GPGPU-Sim PTX: WARNING (_2.ptx:4049) ** reading undefined register '$r124' (cuid:0). Setting to 0X00000000. This is okay if you are simulating the native ISA
GPGPU-Sim uArch: Shader 10 finished CTA #0 (55721,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(55722,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (57253,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(57254,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (57632,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(57633,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (58094,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(58095,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (58390,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(58391,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (58518,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(58519,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (59052,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(59053,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (59197,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(59198,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (59217,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(59218,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (59351,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(59352,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (59466,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(59467,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (59493,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(59494,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (59943,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(59944,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (61126,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(61127,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (99188,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(99189,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (99289,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(99290,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (100315,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(100316,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (100654,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(100655,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (101114,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(101115,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (101492,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(101493,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (101553,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(101554,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (102160,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(102161,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (102873,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(102874,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (103280,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(103281,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (103520,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(103521,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (103823,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(103824,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (103883,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(103884,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (104299,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(104300,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (138194,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(138195,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (138362,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(138363,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (138695,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(138696,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (139157,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(139158,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (139458,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(139459,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (139972,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(139973,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (140114,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(140115,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (140183,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(140184,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (140534,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(140535,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (140606,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(140607,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (141241,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(141242,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (141421,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(141422,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (141996,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(141997,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (142634,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(142635,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (178125,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(178126,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (178528,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(178529,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (178778,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(178779,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (178911,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(178912,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (179147,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(179148,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (179371,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(179372,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (180751,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(180752,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (181873,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(181874,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (182050,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(182051,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (182062,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(182063,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (182630,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(182631,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (182853,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(182854,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (183638,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(183639,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (183659,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(183660,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (217817,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(217818,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (218365,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(218366,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (218510,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(218511,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (219386,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(219387,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (219868,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(219869,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (220893,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(220894,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (221913,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(221914,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (222198,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(222199,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (222287,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(222288,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (222323,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(222324,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (222363,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(222364,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (222402,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(222403,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (223109,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(223110,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (223198,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(223199,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (257658,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(257659,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (257889,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(257890,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (258029,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(258030,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (258162,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(258163,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (258650,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(258651,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (258810,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(258811,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (258979,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(258980,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (259180,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(259181,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (259870,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(259871,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (260129,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(260130,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (260307,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(260308,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (260674,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(260675,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (261009,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(261010,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (261567,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(261568,0)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (285612,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(285613,0)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (286165,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(286166,0)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (286453,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(286454,0)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (286638,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(286639,0)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (286809,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(286810,0)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (286827,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(286828,0)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (286833,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(286834,0)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (287174,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(287175,0)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (287257,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(287258,0)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (287387,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(287388,0)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (287405,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(287406,0)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (287489,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(287490,0)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (287525,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(287526,0)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (287813,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(287814,0)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (303915,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(303916,0)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (304200,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(304201,0)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (304311,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(304312,0)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (304323,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(304324,0)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (304778,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(304779,0)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (305171,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(305172,0)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (305226,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(305227,0)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (305396,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(305397,0)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (305408,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(305409,0)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (305764,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(305765,0)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (305885,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(305886,0)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (305907,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(305908,0)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (306065,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(306066,0)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (306933,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(306934,0)
GPGPU-Sim uArch: Shader 12 finished CTA #8 (320487,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 8 initialized @(320488,0)
GPGPU-Sim uArch: Shader 6 finished CTA #8 (320517,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 8 initialized @(320518,0)
GPGPU-Sim uArch: Shader 7 finished CTA #8 (320645,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 8 initialized @(320646,0)
GPGPU-Sim uArch: Shader 5 finished CTA #8 (321076,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 8 initialized @(321077,0)
GPGPU-Sim uArch: Shader 13 finished CTA #8 (321086,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 8 initialized @(321087,0)
GPGPU-Sim uArch: Shader 11 finished CTA #8 (321462,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 8 initialized @(321463,0)
GPGPU-Sim uArch: Shader 1 finished CTA #8 (321466,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 8 initialized @(321467,0)
GPGPU-Sim uArch: Shader 0 finished CTA #8 (321486,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 8 initialized @(321487,0)
GPGPU-Sim uArch: Shader 8 finished CTA #8 (321487,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 8 initialized @(321488,0)
GPGPU-Sim uArch: Shader 3 finished CTA #8 (321538,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 8 initialized @(321539,0)
GPGPU-Sim uArch: Shader 9 finished CTA #8 (321745,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 8 initialized @(321746,0)
GPGPU-Sim uArch: Shader 2 finished CTA #8 (321889,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 8 initialized @(321890,0)
GPGPU-Sim uArch: Shader 4 finished CTA #8 (322008,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 8 initialized @(322009,0)
GPGPU-Sim uArch: Shader 10 finished CTA #8 (322830,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 8 initialized @(322831,0)
GPGPU-Sim uArch: Shader 13 finished CTA #9 (339457,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 9 initialized @(339458,0)
GPGPU-Sim uArch: Shader 4 finished CTA #9 (339848,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 9 initialized @(339849,0)
GPGPU-Sim uArch: Shader 1 finished CTA #9 (340380,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 9 initialized @(340381,0)
GPGPU-Sim uArch: Shader 0 finished CTA #9 (340556,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 9 initialized @(340557,0)
GPGPU-Sim uArch: Shader 7 finished CTA #9 (341168,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 9 initialized @(341169,0)
GPGPU-Sim uArch: Shader 10 finished CTA #9 (341269,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 9 initialized @(341270,0)
GPGPU-Sim uArch: Shader 8 finished CTA #9 (341343,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 9 initialized @(341344,0)
GPGPU-Sim uArch: Shader 6 finished CTA #9 (341695,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 9 initialized @(341696,0)
GPGPU-Sim uArch: Shader 5 finished CTA #9 (341720,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 9 initialized @(341721,0)
GPGPU-Sim uArch: Shader 2 finished CTA #9 (341810,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 9 initialized @(341811,0)
GPGPU-Sim uArch: Shader 12 finished CTA #9 (342001,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 9 initialized @(342002,0)
GPGPU-Sim uArch: Shader 9 finished CTA #9 (342766,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 9 initialized @(342767,0)
GPGPU-Sim uArch: Shader 11 finished CTA #9 (343016,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 9 initialized @(343017,0)
GPGPU-Sim uArch: Shader 3 finished CTA #9 (343040,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 9 initialized @(343041,0)
GPGPU-Sim uArch: Shader 10 finished CTA #10 (360408,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta:10 initialized @(360409,0)
GPGPU-Sim uArch: Shader 5 finished CTA #10 (361048,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta:10 initialized @(361049,0)
GPGPU-Sim uArch: Shader 3 finished CTA #10 (361096,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta:10 initialized @(361097,0)
GPGPU-Sim uArch: Shader 2 finished CTA #10 (361224,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta:10 initialized @(361225,0)
GPGPU-Sim uArch: Shader 1 finished CTA #10 (361843,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta:10 initialized @(361844,0)
GPGPU-Sim uArch: Shader 4 finished CTA #10 (361933,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta:10 initialized @(361934,0)
GPGPU-Sim uArch: Shader 12 finished CTA #10 (362294,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta:10 initialized @(362295,0)
GPGPU-Sim uArch: Shader 9 finished CTA #10 (362296,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta:10 initialized @(362297,0)
GPGPU-Sim uArch: Shader 0 finished CTA #10 (362333,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta:10 initialized @(362334,0)
GPGPU-Sim uArch: Shader 8 finished CTA #10 (362411,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta:10 initialized @(362412,0)
GPGPU-Sim uArch: Shader 11 finished CTA #10 (362601,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta:10 initialized @(362602,0)
GPGPU-Sim uArch: Shader 13 finished CTA #10 (362857,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta:10 initialized @(362858,0)
GPGPU-Sim uArch: Shader 7 finished CTA #10 (362884,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta:10 initialized @(362885,0)
GPGPU-Sim uArch: Shader 6 finished CTA #10 (364034,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta:10 initialized @(364035,0)
GPGPU-Sim uArch: Shader 11 finished CTA #11 (379974,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta:11 initialized @(379975,0)
GPGPU-Sim uArch: Shader 3 finished CTA #11 (380006,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta:11 initialized @(380007,0)
GPGPU-Sim uArch: Shader 9 finished CTA #11 (380387,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta:11 initialized @(380388,0)
GPGPU-Sim uArch: Shader 6 finished CTA #11 (380570,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta:11 initialized @(380571,0)
GPGPU-Sim uArch: Shader 8 finished CTA #11 (380681,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta:11 initialized @(380682,0)
GPGPU-Sim uArch: Shader 7 finished CTA #11 (381167,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta:11 initialized @(381168,0)
GPGPU-Sim uArch: Shader 12 finished CTA #11 (382051,0), 15 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #11 (382073,0), 15 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #11 (382282,0), 15 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #11 (382474,0), 15 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #11 (382651,0), 15 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #11 (383130,0), 15 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #11 (383223,0), 15 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #11 (383590,0), 15 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #12 (396549,0), 14 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #12 (396979,0), 14 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #12 (397306,0), 14 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #12 (397328,0), 14 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #12 (397479,0), 14 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #12 (397704,0), 14 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #12 (398353,0), 14 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #12 (398521,0), 15 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #12 (398601,0), 15 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #12 (398735,0), 14 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #12 (399157,0), 15 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #12 (399828,0), 15 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #12 (400258,0), 15 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #12 (401641,0), 15 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #13 (409361,0), 13 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #13 (409449,0), 13 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #13 (409767,0), 13 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #13 (409793,0), 13 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #13 (409811,0), 13 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #13 (409879,0), 13 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #13 (410042,0), 13 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #13 (410101,0), 13 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #13 (416364,0), 14 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #13 (416461,0), 14 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #13 (417102,0), 14 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #13 (417740,0), 14 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #13 (418040,0), 14 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #13 (418283,0), 14 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #14 (422002,0), 12 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #14 (422469,0), 12 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #14 (422588,0), 12 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #14 (422847,0), 12 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #14 (422906,0), 12 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #14 (423042,0), 12 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #14 (423267,0), 12 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #14 (423518,0), 12 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #15 (427512,0), 11 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #15 (427600,0), 11 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #15 (428072,0), 11 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #15 (428319,0), 11 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #14 (428693,0), 13 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #15 (428701,0), 11 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #15 (428845,0), 11 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #15 (428849,0), 11 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #14 (428976,0), 13 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #15 (429187,0), 11 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #14 (429250,0), 13 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #14 (429285,0), 13 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #14 (429601,0), 13 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #14 (430119,0), 13 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (438554,0), 10 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (438877,0), 10 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (439002,0), 10 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (439157,0), 10 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (439198,0), 10 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (439287,0), 10 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (439289,0), 10 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (439672,0), 10 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #15 (441519,0), 12 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #15 (441632,0), 12 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #15 (442085,0), 12 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #15 (442280,0), 12 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #15 (442352,0), 12 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #15 (442401,0), 12 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (446872,0), 11 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (447120,0), 11 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (447660,0), 11 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (447707,0), 11 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (447825,0), 11 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (448077,0), 11 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (449590,0), 9 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (449752,0), 9 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (450275,0), 9 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (450334,0), 9 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (450349,0), 9 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (450379,0), 9 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (450492,0), 9 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (450863,0), 9 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (458530,0), 10 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (458572,0), 10 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (458592,0), 10 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (458728,0), 10 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (458759,0), 10 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (458841,0), 10 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (458879,0), 8 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (458888,0), 8 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (458970,0), 8 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (459415,0), 8 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (459447,0), 8 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (459493,0), 8 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (459733,0), 8 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (460254,0), 8 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (466066,0), 7 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (466846,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (466919,0), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (467030,0), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (467064,0), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (467107,0), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (467126,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (467257,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (468601,0), 9 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (468770,0), 9 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (468925,0), 9 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (469106,0), 9 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (469381,0), 9 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (469413,0), 9 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (477762,0), 6 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (478035,0), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (478050,0), 8 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (478152,0), 6 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (478203,0), 8 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (478269,0), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (478347,0), 6 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (478378,0), 8 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (478393,0), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (478448,0), 8 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (478536,0), 8 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (478593,0), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (478710,0), 8 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (478745,0), 6 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (486387,0), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (486395,0), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (486472,0), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (486543,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (486608,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (487421,0), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (488084,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (488251,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (488327,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (488350,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (488791,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (488853,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (489047,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (489179,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #6 (495911,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #6 (496138,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #6 (496410,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #6 (496415,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #6 (496511,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (496560,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #6 (496624,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (496803,0), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #6 (496903,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (497010,0), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (497237,0), 6 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (497292,0), 6 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (497556,0), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (497772,0), 6 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #7 (506070,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #7 (506339,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #7 (506438,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #7 (506465,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #7 (506530,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #7 (506815,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (506965,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #7 (507068,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (507216,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #6 (507255,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (507289,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #6 (507346,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (507734,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #6 (507861,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #8 (514831,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #8 (514884,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #8 (514896,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #8 (515037,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #8 (515076,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #8 (515226,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #8 (515245,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #7 (515336,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #7 (515396,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #8 (515416,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #7 (515473,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (515529,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #7 (515721,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #7 (516124,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #9 (519403,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #9 (519663,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #9 (519821,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #9 (519856,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #9 (519859,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #9 (519921,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #9 (519974,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #9 (519978,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #10 (523624,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 1 finished CTA #10 (523842,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 4 finished CTA #10 (523908,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 5 finished CTA #10 (523933,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 13 finished CTA #10 (523948,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 2 finished CTA #10 (523989,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 10 finished CTA #10 (523997,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 12 finished CTA #10 (524134,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 6 finished CTA #8 (525506,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #8 (525572,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #8 (525916,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #8 (526192,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #8 (526206,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #8 (526344,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #9 (533919,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #9 (534029,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #9 (534044,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #9 (534054,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #9 (534207,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #9 (534245,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #10 (538921,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #10 (538954,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #10 (539148,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #10 (539167,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #10 (539172,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #10 (539207,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #11 (542991,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 6 finished CTA #11 (543062,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 11 finished CTA #11 (543097,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 3 finished CTA #11 (543109,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 9 finished CTA #11 (543129,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 8 finished CTA #11 (543173,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: GPU detected kernel '_Z7cenergyifPf' finished on shader 8.
kernel_name = _Z7cenergyifPf 
kernel_launch_uid = 1 
gpu_sim_cycle = 543174
gpu_sim_insn = 209313792
gpu_ipc =     385.3531
gpu_tot_sim_cycle = 543174
gpu_tot_sim_insn = 209313792
gpu_tot_ipc =     385.3531
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 229
gpu_stall_icnt2sh    = 214
gpu_total_sim_rate=329109

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3733666
	L1I_total_cache_misses = 1186
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6650
L1D_cache:
	L1D_cache_core[0]: Access = 1620, Miss = 810, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1620, Miss = 810, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1620, Miss = 810, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1680, Miss = 840, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1620, Miss = 810, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1620, Miss = 810, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1680, Miss = 840, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1680, Miss = 840, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1680, Miss = 840, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1680, Miss = 840, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1620, Miss = 810, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1680, Miss = 840, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 1620, Miss = 810, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1620, Miss = 810, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 23040
	L1D_total_cache_misses = 11520
	L1D_total_cache_miss_rate = 0.5000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11520
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11520
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3732480
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1186
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6650
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 
distro:
5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 
gpgpu_n_tot_thrd_icount = 209461248
gpgpu_n_tot_w_icount = 6545664
gpgpu_n_stall_shd_mem = 13824
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 11520
gpgpu_n_mem_write_global = 11520
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 147456
gpgpu_n_store_insn = 147456
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13824
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5759974	W0_Idle:1821081	W0_Scoreboard:773181	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6545664
Stall[0]:  403929 Stall[1]:  404365 Stall[2]:  404172 Stall[3]:  419270 Stall[4]:  404457 Stall[5]:  405196 Stall[6]:  420738 Stall[7]:  420758 Stall[8]:  420689 Stall[9]:  422005 Stall[10]:  405160 Stall[11]:  419461 Stall[12]:  404961 Stall[13]:  404813 
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 92160 {8:11520,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 780288 {40:6144,72:3072,136:2304,}
traffic_breakdown_coretomem[INST_ACC_R] = 448 {8:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1566720 {136:11520,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 92160 {8:11520,}
traffic_breakdown_memtocore[INST_ACC_R] = 7616 {136:56,}
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=708487 n_nop=706909 n_act=27 n_pre=11 n_req=770 n_rd=1540 n_write=0 bw_util=0.004347
n_activity=10217 dram_eff=0.3015
bk0: 68a 708307i bk1: 64a 708286i bk2: 64a 708335i bk3: 64a 708290i bk4: 84a 708269i bk5: 84a 708199i bk6: 128a 708172i bk7: 128a 708080i bk8: 128a 708172i bk9: 128a 708064i bk10: 128a 708176i bk11: 128a 708077i bk12: 108a 708215i bk13: 108a 708146i bk14: 64a 708318i bk15: 64a 708305i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=3.81094e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=708487 n_nop=706909 n_act=27 n_pre=11 n_req=770 n_rd=1540 n_write=0 bw_util=0.004347
n_activity=9118 dram_eff=0.3378
bk0: 68a 708294i bk1: 64a 708261i bk2: 64a 708321i bk3: 64a 708258i bk4: 84a 708254i bk5: 84a 708183i bk6: 128a 708166i bk7: 128a 708062i bk8: 128a 708155i bk9: 128a 708039i bk10: 128a 708154i bk11: 128a 708056i bk12: 108a 708195i bk13: 108a 708107i bk14: 64a 708323i bk15: 64a 708292i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000767833
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=708487 n_nop=706915 n_act=26 n_pre=10 n_req=768 n_rd=1536 n_write=0 bw_util=0.004336
n_activity=9908 dram_eff=0.3101
bk0: 64a 708340i bk1: 64a 708290i bk2: 64a 708334i bk3: 64a 708296i bk4: 84a 708275i bk5: 88a 708203i bk6: 128a 708178i bk7: 128a 708103i bk8: 128a 708170i bk9: 128a 708110i bk10: 128a 708159i bk11: 128a 708086i bk12: 108a 708222i bk13: 104a 708156i bk14: 64a 708325i bk15: 64a 708288i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.95208e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=708487 n_nop=706915 n_act=26 n_pre=10 n_req=768 n_rd=1536 n_write=0 bw_util=0.004336
n_activity=10273 dram_eff=0.299
bk0: 64a 708340i bk1: 64a 708296i bk2: 64a 708342i bk3: 64a 708303i bk4: 84a 708277i bk5: 88a 708196i bk6: 128a 708171i bk7: 128a 708105i bk8: 128a 708182i bk9: 128a 708079i bk10: 128a 708171i bk11: 128a 708090i bk12: 108a 708213i bk13: 104a 708173i bk14: 64a 708330i bk15: 64a 708291i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=6.49271e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=708487 n_nop=706915 n_act=26 n_pre=10 n_req=768 n_rd=1536 n_write=0 bw_util=0.004336
n_activity=9031 dram_eff=0.3402
bk0: 64a 708325i bk1: 64a 708274i bk2: 64a 708330i bk3: 64a 708270i bk4: 84a 708259i bk5: 88a 708169i bk6: 128a 708146i bk7: 128a 708046i bk8: 128a 708165i bk9: 128a 708074i bk10: 128a 708145i bk11: 128a 708054i bk12: 108a 708200i bk13: 104a 708127i bk14: 64a 708329i bk15: 64a 708288i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000704318
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=708487 n_nop=706915 n_act=26 n_pre=10 n_req=768 n_rd=1536 n_write=0 bw_util=0.004336
n_activity=9896 dram_eff=0.3104
bk0: 64a 708342i bk1: 64a 708299i bk2: 64a 708347i bk3: 64a 708298i bk4: 84a 708275i bk5: 88a 708198i bk6: 128a 708166i bk7: 128a 708098i bk8: 128a 708178i bk9: 128a 708093i bk10: 128a 708174i bk11: 128a 708102i bk12: 108a 708220i bk13: 104a 708170i bk14: 64a 708328i bk15: 64a 708291i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000129854

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1948, Miss = 386, Miss_rate = 0.198, Pending_hits = 6, Reservation_fails = 199
L2_cache_bank[1]: Access = 2112, Miss = 384, Miss_rate = 0.182, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1756, Miss = 386, Miss_rate = 0.220, Pending_hits = 16, Reservation_fails = 95
L2_cache_bank[3]: Access = 1920, Miss = 384, Miss_rate = 0.200, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[4]: Access = 2112, Miss = 384, Miss_rate = 0.182, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[5]: Access = 1728, Miss = 384, Miss_rate = 0.222, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[6]: Access = 2112, Miss = 384, Miss_rate = 0.182, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1920, Miss = 384, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1920, Miss = 384, Miss_rate = 0.200, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[9]: Access = 1728, Miss = 384, Miss_rate = 0.222, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[10]: Access = 2112, Miss = 384, Miss_rate = 0.182, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[11]: Access = 1728, Miss = 384, Miss_rate = 0.222, Pending_hits = 10, Reservation_fails = 0
L2_total_cache_accesses = 23096
L2_total_cache_misses = 4612
L2_total_cache_miss_rate = 0.1997
L2_total_cache_pending_hits = 105
L2_total_cache_reservation_fails = 294
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6818
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 94
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4608
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11520
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 11
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 294
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=69400
icnt_total_pkts_simt_to_mem=44600
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.73192
	minimum = 6
	maximum = 32
Network latency average = 8.37602
	minimum = 6
	maximum = 32
Slowest packet = 13
Flit latency average = 7.22892
	minimum = 6
	maximum = 32
Slowest flit = 13
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0032708
	minimum = 0.00298983 (at node 0)
	maximum = 0.00388826 (at node 15)
Accepted packet rate average = 0.0032708
	minimum = 0.00298983 (at node 0)
	maximum = 0.00388826 (at node 15)
Injected flit rate average = 0.00807221
	minimum = 0.00577347 (at node 0)
	maximum = 0.0116648 (at node 15)
Accepted flit rate average= 0.00807221
	minimum = 0.00583239 (at node 23)
	maximum = 0.00931562 (at node 3)
Injected packet length average = 2.46796
Accepted packet length average = 2.46796
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.73192 (1 samples)
	minimum = 6 (1 samples)
	maximum = 32 (1 samples)
Network latency average = 8.37602 (1 samples)
	minimum = 6 (1 samples)
	maximum = 32 (1 samples)
Flit latency average = 7.22892 (1 samples)
	minimum = 6 (1 samples)
	maximum = 32 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0032708 (1 samples)
	minimum = 0.00298983 (1 samples)
	maximum = 0.00388826 (1 samples)
Accepted packet rate average = 0.0032708 (1 samples)
	minimum = 0.00298983 (1 samples)
	maximum = 0.00388826 (1 samples)
Injected flit rate average = 0.00807221 (1 samples)
	minimum = 0.00577347 (1 samples)
	maximum = 0.0116648 (1 samples)
Accepted flit rate average = 0.00807221 (1 samples)
	minimum = 0.00583239 (1 samples)
	maximum = 0.00931562 (1 samples)
Injected packet size average = 2.46796 (1 samples)
Accepted packet size average = 2.46796 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 36 sec (636 sec)
gpgpu_simulation_rate = 329109 (inst/sec)
gpgpu_simulation_rate = 854 (cycle/sec)
IO:      0.000000
GPU:     635.782723
Copy:    0.042501
Compute: 0.000231
