# VLSI

Design Activity 1:	Python code to create irsim simulator file.

Design Activity 2:	Verilog code for specialised adder - HAN-CARLSON ADDER
