# Lab Week 7

{{% details "What is a multiplexer?" %}}

{{% /details %}}

{{% details "Which logic gates will be used to implement 2-to-1 multiplexer?" %}}
![alt](/images/img5.png)
{{% /details %}}

{{% details "What is a demultiplexer?" %}}
![alt](/images/img6.jpg)
{{% /details %}}

{{% details "What is a decoder?" %}}
![alt](/images/img7.jpg)
{{% /details %}}

{{% details "What is an encoder?" %}}
![alt](/images/img8.jpg)
{{% /details %}}

{{% details "How to compose X-to-Y multiplexor?" %}}
![alt](/images/img9.jpg)
{{% /details %}}

{{% details "What is S/R Latch?" %}}

{{% /details %}}

{{% details "What is the implementation of S/R latch?" %}}
![alt](/images/img12.png)
{{% /details %}}

{{% details "What is a time diagram?" %}}
![alt](/images/img13.png)
{{% /details %}}

{{% details "What is the propagation delay?" %}}

{{% /details %}}

{{% details "Which problem with synchronization do we face without clock?" %}}
![alt](/images/img15.png)
{{% /details %}}

{{% details "What is D Latch?" %}}
![alt](/images/img14.png)
{{% /details %}}

{{% details "In clock signal, what is deasserted state, asserted state, rising edge, and falling edge?" %}}
![alt](/images/img16.png)
{{% /details %}}

{{% details "What is a Flip Flop?" %}}
![alt](/images/img18.png)
{{% /details %}}

{{% details "What is the difference between SR Latch and Flip Flop?" %}}

{{% /details %}}

{{% details "What serves as a master and what as a slave in a Flip Flop?" %}}
![alt](/images/img17.png)
{{% /details %}}

{{% details "Why do we need Master and Slave Latches in Flip Flop?" %}}
![alt](/images/img19.png)
{{% /details %}}
