// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 2024.1.1.259.1
// Netlist written on Wed Dec  4 06:12:34 2024
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/lattice radiant/ip/pmi/pmi_ice40up.v"
// file 1 "c:/lattice radiant/ip/pmi/pmi_ice40up.vhd"
// file 2 "c:/users/spenc/onedrive/documents/desktop/hmc/microps/squat-hero/fpga/spi_fpga/source/spi/top.sv"
// file 3 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 4 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 5 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 6 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 7 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 8 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 9 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 10 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/ib.v"
// file 11 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 12 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 13 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 14 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/ob.v"
// file 15 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 16 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 17 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 18 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/rgb.v"
// file 19 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 20 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 21 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/legacy.v"
// file 22 "c:/lattice radiant/ip/common/adder/rtl/lscc_adder.v"
// file 23 "c:/lattice radiant/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 24 "c:/lattice radiant/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 25 "c:/lattice radiant/ip/common/counter/rtl/lscc_cntr.v"
// file 26 "c:/lattice radiant/ip/common/fifo/rtl/lscc_fifo.v"
// file 27 "c:/lattice radiant/ip/common/fifo_dc/rtl/lscc_fifo_dc.v"
// file 28 "c:/lattice radiant/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 29 "c:/lattice radiant/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 30 "c:/lattice radiant/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 31 "c:/lattice radiant/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 32 "c:/lattice radiant/ip/common/ram_dp/rtl/lscc_ram_dp.v"
// file 33 "c:/lattice radiant/ip/common/ram_dq/rtl/lscc_ram_dq.v"
// file 34 "c:/lattice radiant/ip/common/rom/rtl/lscc_rom.v"
// file 35 "c:/lattice radiant/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 36 "c:/lattice radiant/ip/pmi/pmi_add.v"
// file 37 "c:/lattice radiant/ip/pmi/pmi_addsub.v"
// file 38 "c:/lattice radiant/ip/pmi/pmi_complex_mult.v"
// file 39 "c:/lattice radiant/ip/pmi/pmi_counter.v"
// file 40 "c:/lattice radiant/ip/pmi/pmi_dsp.v"
// file 41 "c:/lattice radiant/ip/pmi/pmi_fifo.v"
// file 42 "c:/lattice radiant/ip/pmi/pmi_fifo_dc.v"
// file 43 "c:/lattice radiant/ip/pmi/pmi_mac.v"
// file 44 "c:/lattice radiant/ip/pmi/pmi_mult.v"
// file 45 "c:/lattice radiant/ip/pmi/pmi_multaddsub.v"
// file 46 "c:/lattice radiant/ip/pmi/pmi_multaddsubsum.v"
// file 47 "c:/lattice radiant/ip/pmi/pmi_ram_dp.v"
// file 48 "c:/lattice radiant/ip/pmi/pmi_ram_dp_be.v"
// file 49 "c:/lattice radiant/ip/pmi/pmi_ram_dq.v"
// file 50 "c:/lattice radiant/ip/pmi/pmi_ram_dq_be.v"
// file 51 "c:/lattice radiant/ip/pmi/pmi_rom.v"
// file 52 "c:/lattice radiant/ip/pmi/pmi_sub.v"

//
// Verilog Description of module top
//

module top (input clk, input sck, input sdi, output sdo, input load, 
            output done, output msb_true, output msb_true1);
    
    (* is_clock=1, lineinfo="@2(8[18],8[21])" *) wire sck_c;
    
    wire msb_true1_c_c, load_c, done_c, GND_net, n389, n111, n106;
    
    VLO i1 (.Z(GND_net));
    (* lineinfo="@2(26[9],46[6])" *) spi spi_inst (n389, sck_c, n111, 
            n106, done_c, load_c);
    (* lineinfo="@2(10[18],10[21])" *) OB sdo_pad (.I(GND_net), .O(sdo));
    (* lut_function="(A+(B))", lineinfo="@2(86[15],102[5])" *) LUT4 i263_2_lut (.A(n106), 
            .B(n111), .Z(n389));
    defparam i263_2_lut.INIT = "0xeeee";
    (* lineinfo="@2(12[18],12[22])" *) OB done_pad (.I(done_c), .O(done));
    (* lineinfo="@2(13[18],13[26])" *) OB msb_true_pad (.I(GND_net), .O(msb_true));
    (* lineinfo="@2(14[15],14[24])" *) OB msb_true1_pad (.I(msb_true1_c_c), 
            .O(msb_true1));
    (* lineinfo="@2(8[18],8[21])" *) IB sck_pad (.I(sck), .O(sck_c));
    (* lineinfo="@2(9[18],9[21])" *) IB msb_true1_c_pad (.I(sdi), .O(msb_true1_c_c));
    (* lineinfo="@2(11[18],11[22])" *) IB load_pad (.I(load), .O(load_c));
    
endmodule

//
// Verilog Description of module spi
//

module spi (input n389, input sck_c, output n111, output n106, output done_c, 
            input load_c);
    
    (* is_clock=1, lineinfo="@2(8[18],8[21])" *) wire sck_c;
    wire [31:0]n167;
    (* lineinfo="@2(69[13],69[22])" *) wire [31:0]bit_index;
    
    wire n15, n5, n16, n783, n722, n807, n15_adj_34, n4, n357, 
        n10, n718, n8, n361, n10_adj_35, n799, n795, n803, n785, 
        n16_adj_36, n15_adj_37, n17, n561, n1119, GND_net, n559, 
        n1116, n557, n1113, n555, n1110, n553, n1107, n551, 
        n1104, n549, n1101, n547, n1098, n545, n1095, n543, 
        n1092, n541, n1089, n539, n1086, n537, n1083, n535, 
        n1080, n533, n1077, n531, n1074, n1071, VCC_net;
    
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=9, LSE_RCOL=6, LSE_LLINE=26, LSE_RLINE=46, lineinfo="@2(86[15],102[5])" *) FD1P3XZ bit_index__i29 (.D(n167[29]), 
            .SP(n389), .CK(sck_c), .SR(n111), .Q(bit_index[29]));
    defparam bit_index__i29.REGSET = "RESET";
    defparam bit_index__i29.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@2(86[15],102[5])" *) LUT4 i6_4_lut (.A(bit_index[13]), 
            .B(bit_index[12]), .C(bit_index[11]), .D(bit_index[19]), .Z(n15));
    defparam i6_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut (.A(n15), .B(n5), 
            .C(n16), .D(n783), .Z(n722));
    defparam i1_4_lut.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=9, LSE_RCOL=6, LSE_LLINE=26, LSE_RLINE=46, lineinfo="@2(86[15],102[5])" *) FD1P3XZ bit_index__i28 (.D(n167[28]), 
            .SP(n389), .CK(sck_c), .SR(n111), .Q(bit_index[28]));
    defparam bit_index__i28.REGSET = "RESET";
    defparam bit_index__i28.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=9, LSE_RCOL=6, LSE_LLINE=26, LSE_RLINE=46, lineinfo="@2(86[15],102[5])" *) FD1P3XZ bit_index__i27 (.D(n167[27]), 
            .SP(n389), .CK(sck_c), .SR(n111), .Q(bit_index[27]));
    defparam bit_index__i27.REGSET = "RESET";
    defparam bit_index__i27.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=9, LSE_RCOL=6, LSE_LLINE=26, LSE_RLINE=46, lineinfo="@2(86[15],102[5])" *) FD1P3XZ bit_index__i26 (.D(n167[26]), 
            .SP(n389), .CK(sck_c), .SR(n111), .Q(bit_index[26]));
    defparam bit_index__i26.REGSET = "RESET";
    defparam bit_index__i26.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=9, LSE_RCOL=6, LSE_LLINE=26, LSE_RLINE=46, lineinfo="@2(86[15],102[5])" *) FD1P3XZ bit_index__i25 (.D(n167[25]), 
            .SP(n389), .CK(sck_c), .SR(n111), .Q(bit_index[25]));
    defparam bit_index__i25.REGSET = "RESET";
    defparam bit_index__i25.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=9, LSE_RCOL=6, LSE_LLINE=26, LSE_RLINE=46, lineinfo="@2(86[15],102[5])" *) FD1P3XZ bit_index__i24 (.D(n167[24]), 
            .SP(n389), .CK(sck_c), .SR(n111), .Q(bit_index[24]));
    defparam bit_index__i24.REGSET = "RESET";
    defparam bit_index__i24.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C)))" *) LUT4 i596_3_lut (.A(n106), .B(bit_index[5]), 
            .C(bit_index[4]), .Z(n807));
    defparam i596_3_lut.INIT = "0x8080";
    (* lut_function="(((C+!(D))+!B)+!A)" *) LUT4 i6_4_lut_adj_1 (.A(bit_index[0]), 
            .B(bit_index[1]), .C(n722), .D(bit_index[2]), .Z(n15_adj_34));
    defparam i6_4_lut_adj_1.INIT = "0xf7ff";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut (.A(bit_index[31]), .B(bit_index[7]), 
            .Z(n4));
    defparam i1_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B))", lineinfo="@2(86[15],102[5])" *) LUT4 i228_2_lut (.A(n106), 
            .B(n167[31]), .Z(n357));
    defparam i228_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i572_4_lut (.A(bit_index[22]), 
            .B(bit_index[10]), .C(bit_index[21]), .D(bit_index[9]), .Z(n783));
    defparam i572_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@2(86[15],102[5])" *) LUT4 i4_4_lut (.A(bit_index[18]), 
            .B(bit_index[24]), .C(bit_index[8]), .D(bit_index[17]), .Z(n10));
    defparam i4_4_lut.INIT = "0xfffe";
    (* lut_function="(A+!(B (C (D))))" *) LUT4 i8_4_lut (.A(n15_adj_34), .B(bit_index[6]), 
            .C(n807), .D(bit_index[3]), .Z(n718));
    defparam i8_4_lut.INIT = "0xbfff";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@2(86[15],102[5])" *) LUT4 i3_4_lut (.A(bit_index[27]), 
            .B(bit_index[30]), .C(bit_index[29]), .D(bit_index[23]), .Z(n8));
    defparam i3_4_lut.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=9, LSE_RCOL=6, LSE_LLINE=26, LSE_RLINE=46, lineinfo="@2(86[15],102[5])" *) FD1P3XZ bit_index__i23 (.D(n167[23]), 
            .SP(n389), .CK(sck_c), .SR(n111), .Q(bit_index[23]));
    defparam bit_index__i23.REGSET = "RESET";
    defparam bit_index__i23.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=9, LSE_RCOL=6, LSE_LLINE=26, LSE_RLINE=46, lineinfo="@2(86[15],102[5])" *) FD1P3XZ bit_index__i22 (.D(n167[22]), 
            .SP(n389), .CK(sck_c), .SR(n111), .Q(bit_index[22]));
    defparam bit_index__i22.REGSET = "RESET";
    defparam bit_index__i22.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=9, LSE_RCOL=6, LSE_LLINE=26, LSE_RLINE=46, lineinfo="@2(86[15],102[5])" *) FD1P3XZ bit_index__i21 (.D(n167[21]), 
            .SP(n389), .CK(sck_c), .SR(n111), .Q(bit_index[21]));
    defparam bit_index__i21.REGSET = "RESET";
    defparam bit_index__i21.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=9, LSE_RCOL=6, LSE_LLINE=26, LSE_RLINE=46, lineinfo="@2(86[15],102[5])" *) FD1P3XZ bit_index__i20 (.D(n167[20]), 
            .SP(n389), .CK(sck_c), .SR(n111), .Q(bit_index[20]));
    defparam bit_index__i20.REGSET = "RESET";
    defparam bit_index__i20.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=9, LSE_RCOL=6, LSE_LLINE=26, LSE_RLINE=46, lineinfo="@2(86[15],102[5])" *) FD1P3XZ bit_index__i19 (.D(n167[19]), 
            .SP(n389), .CK(sck_c), .SR(n111), .Q(bit_index[19]));
    defparam bit_index__i19.REGSET = "RESET";
    defparam bit_index__i19.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=9, LSE_RCOL=6, LSE_LLINE=26, LSE_RLINE=46, lineinfo="@2(86[15],102[5])" *) FD1P3XZ bit_index__i18 (.D(n167[18]), 
            .SP(n389), .CK(sck_c), .SR(n111), .Q(bit_index[18]));
    defparam bit_index__i18.REGSET = "RESET";
    defparam bit_index__i18.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=9, LSE_RCOL=6, LSE_LLINE=26, LSE_RLINE=46, lineinfo="@2(86[15],102[5])" *) FD1P3XZ bit_index__i17 (.D(n167[17]), 
            .SP(n389), .CK(sck_c), .SR(n111), .Q(bit_index[17]));
    defparam bit_index__i17.REGSET = "RESET";
    defparam bit_index__i17.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=9, LSE_RCOL=6, LSE_LLINE=26, LSE_RLINE=46, lineinfo="@2(86[15],102[5])" *) FD1P3XZ bit_index__i16 (.D(n167[16]), 
            .SP(n389), .CK(sck_c), .SR(n111), .Q(bit_index[16]));
    defparam bit_index__i16.REGSET = "RESET";
    defparam bit_index__i16.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=9, LSE_RCOL=6, LSE_LLINE=26, LSE_RLINE=46, lineinfo="@2(86[15],102[5])" *) FD1P3XZ bit_index__i15 (.D(n167[15]), 
            .SP(n389), .CK(sck_c), .SR(n111), .Q(bit_index[15]));
    defparam bit_index__i15.REGSET = "RESET";
    defparam bit_index__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=9, LSE_RCOL=6, LSE_LLINE=26, LSE_RLINE=46, lineinfo="@2(86[15],102[5])" *) FD1P3XZ bit_index__i14 (.D(n167[14]), 
            .SP(n389), .CK(sck_c), .SR(n111), .Q(bit_index[14]));
    defparam bit_index__i14.REGSET = "RESET";
    defparam bit_index__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=9, LSE_RCOL=6, LSE_LLINE=26, LSE_RLINE=46, lineinfo="@2(86[15],102[5])" *) FD1P3XZ bit_index__i13 (.D(n167[13]), 
            .SP(n389), .CK(sck_c), .SR(n111), .Q(bit_index[13]));
    defparam bit_index__i13.REGSET = "RESET";
    defparam bit_index__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=9, LSE_RCOL=6, LSE_LLINE=26, LSE_RLINE=46, lineinfo="@2(86[15],102[5])" *) FD1P3XZ bit_index__i12 (.D(n167[12]), 
            .SP(n389), .CK(sck_c), .SR(n111), .Q(bit_index[12]));
    defparam bit_index__i12.REGSET = "RESET";
    defparam bit_index__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=9, LSE_RCOL=6, LSE_LLINE=26, LSE_RLINE=46, lineinfo="@2(86[15],102[5])" *) FD1P3XZ bit_index__i11 (.D(n167[11]), 
            .SP(n389), .CK(sck_c), .SR(n111), .Q(bit_index[11]));
    defparam bit_index__i11.REGSET = "RESET";
    defparam bit_index__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=9, LSE_RCOL=6, LSE_LLINE=26, LSE_RLINE=46, lineinfo="@2(86[15],102[5])" *) FD1P3XZ bit_index__i10 (.D(n167[10]), 
            .SP(n389), .CK(sck_c), .SR(n111), .Q(bit_index[10]));
    defparam bit_index__i10.REGSET = "RESET";
    defparam bit_index__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=9, LSE_RCOL=6, LSE_LLINE=26, LSE_RLINE=46, lineinfo="@2(86[15],102[5])" *) FD1P3XZ bit_index__i9 (.D(n167[9]), 
            .SP(n389), .CK(sck_c), .SR(n111), .Q(bit_index[9]));
    defparam bit_index__i9.REGSET = "RESET";
    defparam bit_index__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=9, LSE_RCOL=6, LSE_LLINE=26, LSE_RLINE=46, lineinfo="@2(86[15],102[5])" *) FD1P3XZ bit_index__i8 (.D(n167[8]), 
            .SP(n389), .CK(sck_c), .SR(n111), .Q(bit_index[8]));
    defparam bit_index__i8.REGSET = "RESET";
    defparam bit_index__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=9, LSE_RCOL=6, LSE_LLINE=26, LSE_RLINE=46, lineinfo="@2(86[15],102[5])" *) FD1P3XZ bit_index__i7 (.D(n167[7]), 
            .SP(n389), .CK(sck_c), .SR(n111), .Q(bit_index[7]));
    defparam bit_index__i7.REGSET = "RESET";
    defparam bit_index__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=9, LSE_RCOL=6, LSE_LLINE=26, LSE_RLINE=46, lineinfo="@2(86[15],102[5])" *) FD1P3XZ bit_index__i6 (.D(n167[6]), 
            .SP(n389), .CK(sck_c), .SR(n111), .Q(bit_index[6]));
    defparam bit_index__i6.REGSET = "RESET";
    defparam bit_index__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=9, LSE_RCOL=6, LSE_LLINE=26, LSE_RLINE=46, lineinfo="@2(86[15],102[5])" *) FD1P3XZ bit_index__i5 (.D(n167[5]), 
            .SP(n389), .CK(sck_c), .SR(n111), .Q(bit_index[5]));
    defparam bit_index__i5.REGSET = "RESET";
    defparam bit_index__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=9, LSE_RCOL=6, LSE_LLINE=26, LSE_RLINE=46, lineinfo="@2(86[15],102[5])" *) FD1P3XZ bit_index__i4 (.D(n167[4]), 
            .SP(n389), .CK(sck_c), .SR(n111), .Q(bit_index[4]));
    defparam bit_index__i4.REGSET = "RESET";
    defparam bit_index__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=9, LSE_RCOL=6, LSE_LLINE=26, LSE_RLINE=46, lineinfo="@2(86[15],102[5])" *) FD1P3XZ bit_index__i3 (.D(n167[3]), 
            .SP(n389), .CK(sck_c), .SR(n111), .Q(bit_index[3]));
    defparam bit_index__i3.REGSET = "RESET";
    defparam bit_index__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=9, LSE_RCOL=6, LSE_LLINE=26, LSE_RLINE=46, lineinfo="@2(86[15],102[5])" *) FD1P3XZ bit_index__i2 (.D(n167[2]), 
            .SP(n389), .CK(sck_c), .SR(n111), .Q(bit_index[2]));
    defparam bit_index__i2.REGSET = "RESET";
    defparam bit_index__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=9, LSE_RCOL=6, LSE_LLINE=26, LSE_RLINE=46, lineinfo="@2(86[15],102[5])" *) FD1P3XZ bit_index__i1 (.D(n167[1]), 
            .SP(n389), .CK(sck_c), .SR(n111), .Q(bit_index[1]));
    defparam bit_index__i1.REGSET = "RESET";
    defparam bit_index__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=9, LSE_RCOL=6, LSE_LLINE=26, LSE_RLINE=46, lineinfo="@2(86[15],102[5])" *) FD1P3XZ bit_index__i0 (.D(n167[0]), 
            .SP(n389), .CK(sck_c), .SR(n111), .Q(bit_index[0]));
    defparam bit_index__i0.REGSET = "RESET";
    defparam bit_index__i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=9, LSE_RCOL=6, LSE_LLINE=26, LSE_RLINE=46, lineinfo="@2(86[15],102[5])" *) FD1P3XZ done (.D(n361), 
            .SP(VCC_net), .CK(sck_c), .SR(GND_net), .Q(done_c));
    defparam done.REGSET = "RESET";
    defparam done.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=9, LSE_RCOL=6, LSE_LLINE=26, LSE_RLINE=46, lineinfo="@2(86[15],102[5])" *) FD1P3XZ bit_index__i31 (.D(n357), 
            .SP(VCC_net), .CK(sck_c), .SR(n111), .Q(bit_index[31]));
    defparam bit_index__i31.REGSET = "RESET";
    defparam bit_index__i31.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+!(B+!(C+(D)))))", lineinfo="@2(86[15],102[5])" *) LUT4 i232_4_lut (.A(n111), 
            .B(done_c), .C(n718), .D(n4), .Z(n361));
    defparam i232_4_lut.INIT = "0x4445";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@2(86[15],102[5])" *) LUT4 i1_4_lut_adj_2 (.A(n8), 
            .B(bit_index[20]), .C(n10), .D(bit_index[16]), .Z(n5));
    defparam i1_4_lut_adj_2.INIT = "0xfffe";
    (* lut_function="(A+(B))", lineinfo="@2(86[15],102[5])" *) LUT4 i1_2_lut_adj_3 (.A(bit_index[14]), 
            .B(bit_index[15]), .Z(n10_adj_35));
    defparam i1_2_lut_adj_3.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@2(86[15],102[5])" *) LUT4 i7_4_lut (.A(bit_index[25]), 
            .B(bit_index[26]), .C(bit_index[28]), .D(n10_adj_35), .Z(n16));
    defparam i7_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i588_4_lut (.A(bit_index[11]), 
            .B(bit_index[19]), .C(bit_index[12]), .D(bit_index[25]), .Z(n799));
    defparam i588_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C)))" *) LUT4 i584_3_lut (.A(bit_index[7]), .B(n5), 
            .C(bit_index[14]), .Z(n795));
    defparam i584_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i592_4_lut (.A(bit_index[15]), 
            .B(n799), .C(n783), .D(bit_index[13]), .Z(n803));
    defparam i592_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B))" *) LUT4 i574_2_lut (.A(bit_index[28]), .B(bit_index[26]), 
            .Z(n785));
    defparam i574_2_lut.INIT = "0xeeee";
    (* lut_function="(A+!(B+(C+(D))))" *) LUT4 i1_4_lut_adj_4 (.A(bit_index[31]), 
            .B(n785), .C(n803), .D(n795), .Z(n106));
    defparam i1_4_lut_adj_4.INIT = "0xaaab";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i6_4_lut_adj_5 (.A(bit_index[2]), 
            .B(bit_index[6]), .C(bit_index[3]), .D(bit_index[1]), .Z(n16_adj_36));
    defparam i6_4_lut_adj_5.INIT = "0xfffe";
    (* lut_function="((B)+!A)" *) LUT4 i5_2_lut (.A(load_c), .B(n722), .Z(n15_adj_37));
    defparam i5_2_lut.INIT = "0xdddd";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i7_4_lut_adj_6 (.A(bit_index[7]), 
            .B(bit_index[0]), .C(bit_index[5]), .D(bit_index[4]), .Z(n17));
    defparam i7_4_lut_adj_6.INIT = "0xfffe";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i671_4_lut (.A(n17), .B(bit_index[31]), 
            .C(n15_adj_37), .D(n16_adj_36), .Z(n111));
    defparam i671_4_lut.INIT = "0x0001";
    (* lineinfo="@2(95[17],95[30])" *) FA2 add_7_add_5_33 (.A0(GND_net), .B0(bit_index[31]), 
            .C0(GND_net), .D0(n561), .CI0(n561), .A1(GND_net), .B1(GND_net), 
            .C1(GND_net), .D1(n1119), .CI1(n1119), .CO0(n1119), .S0(n167[31]));
    defparam add_7_add_5_33.INIT0 = "0xc33c";
    defparam add_7_add_5_33.INIT1 = "0xc33c";
    (* lineinfo="@2(95[17],95[30])" *) FA2 add_7_add_5_31 (.A0(GND_net), .B0(bit_index[29]), 
            .C0(GND_net), .D0(n559), .CI0(n559), .A1(GND_net), .B1(bit_index[30]), 
            .C1(GND_net), .D1(n1116), .CI1(n1116), .CO0(n1116), .CO1(n561), 
            .S0(n167[29]), .S1(n167[30]));
    defparam add_7_add_5_31.INIT0 = "0xc33c";
    defparam add_7_add_5_31.INIT1 = "0xc33c";
    (* lineinfo="@2(95[17],95[30])" *) FA2 add_7_add_5_29 (.A0(GND_net), .B0(bit_index[27]), 
            .C0(GND_net), .D0(n557), .CI0(n557), .A1(GND_net), .B1(bit_index[28]), 
            .C1(GND_net), .D1(n1113), .CI1(n1113), .CO0(n1113), .CO1(n559), 
            .S0(n167[27]), .S1(n167[28]));
    defparam add_7_add_5_29.INIT0 = "0xc33c";
    defparam add_7_add_5_29.INIT1 = "0xc33c";
    (* lineinfo="@2(95[17],95[30])" *) FA2 add_7_add_5_27 (.A0(GND_net), .B0(bit_index[25]), 
            .C0(GND_net), .D0(n555), .CI0(n555), .A1(GND_net), .B1(bit_index[26]), 
            .C1(GND_net), .D1(n1110), .CI1(n1110), .CO0(n1110), .CO1(n557), 
            .S0(n167[25]), .S1(n167[26]));
    defparam add_7_add_5_27.INIT0 = "0xc33c";
    defparam add_7_add_5_27.INIT1 = "0xc33c";
    (* lineinfo="@2(95[17],95[30])" *) FA2 add_7_add_5_25 (.A0(GND_net), .B0(bit_index[23]), 
            .C0(GND_net), .D0(n553), .CI0(n553), .A1(GND_net), .B1(bit_index[24]), 
            .C1(GND_net), .D1(n1107), .CI1(n1107), .CO0(n1107), .CO1(n555), 
            .S0(n167[23]), .S1(n167[24]));
    defparam add_7_add_5_25.INIT0 = "0xc33c";
    defparam add_7_add_5_25.INIT1 = "0xc33c";
    (* lineinfo="@2(95[17],95[30])" *) FA2 add_7_add_5_23 (.A0(GND_net), .B0(bit_index[21]), 
            .C0(GND_net), .D0(n551), .CI0(n551), .A1(GND_net), .B1(bit_index[22]), 
            .C1(GND_net), .D1(n1104), .CI1(n1104), .CO0(n1104), .CO1(n553), 
            .S0(n167[21]), .S1(n167[22]));
    defparam add_7_add_5_23.INIT0 = "0xc33c";
    defparam add_7_add_5_23.INIT1 = "0xc33c";
    (* lineinfo="@2(95[17],95[30])" *) FA2 add_7_add_5_21 (.A0(GND_net), .B0(bit_index[19]), 
            .C0(GND_net), .D0(n549), .CI0(n549), .A1(GND_net), .B1(bit_index[20]), 
            .C1(GND_net), .D1(n1101), .CI1(n1101), .CO0(n1101), .CO1(n551), 
            .S0(n167[19]), .S1(n167[20]));
    defparam add_7_add_5_21.INIT0 = "0xc33c";
    defparam add_7_add_5_21.INIT1 = "0xc33c";
    (* lineinfo="@2(95[17],95[30])" *) FA2 add_7_add_5_19 (.A0(GND_net), .B0(bit_index[17]), 
            .C0(GND_net), .D0(n547), .CI0(n547), .A1(GND_net), .B1(bit_index[18]), 
            .C1(GND_net), .D1(n1098), .CI1(n1098), .CO0(n1098), .CO1(n549), 
            .S0(n167[17]), .S1(n167[18]));
    defparam add_7_add_5_19.INIT0 = "0xc33c";
    defparam add_7_add_5_19.INIT1 = "0xc33c";
    (* lineinfo="@2(95[17],95[30])" *) FA2 add_7_add_5_17 (.A0(GND_net), .B0(bit_index[15]), 
            .C0(GND_net), .D0(n545), .CI0(n545), .A1(GND_net), .B1(bit_index[16]), 
            .C1(GND_net), .D1(n1095), .CI1(n1095), .CO0(n1095), .CO1(n547), 
            .S0(n167[15]), .S1(n167[16]));
    defparam add_7_add_5_17.INIT0 = "0xc33c";
    defparam add_7_add_5_17.INIT1 = "0xc33c";
    (* lineinfo="@2(95[17],95[30])" *) FA2 add_7_add_5_15 (.A0(GND_net), .B0(bit_index[13]), 
            .C0(GND_net), .D0(n543), .CI0(n543), .A1(GND_net), .B1(bit_index[14]), 
            .C1(GND_net), .D1(n1092), .CI1(n1092), .CO0(n1092), .CO1(n545), 
            .S0(n167[13]), .S1(n167[14]));
    defparam add_7_add_5_15.INIT0 = "0xc33c";
    defparam add_7_add_5_15.INIT1 = "0xc33c";
    (* lineinfo="@2(95[17],95[30])" *) FA2 add_7_add_5_13 (.A0(GND_net), .B0(bit_index[11]), 
            .C0(GND_net), .D0(n541), .CI0(n541), .A1(GND_net), .B1(bit_index[12]), 
            .C1(GND_net), .D1(n1089), .CI1(n1089), .CO0(n1089), .CO1(n543), 
            .S0(n167[11]), .S1(n167[12]));
    defparam add_7_add_5_13.INIT0 = "0xc33c";
    defparam add_7_add_5_13.INIT1 = "0xc33c";
    (* lineinfo="@2(95[17],95[30])" *) FA2 add_7_add_5_11 (.A0(GND_net), .B0(bit_index[9]), 
            .C0(GND_net), .D0(n539), .CI0(n539), .A1(GND_net), .B1(bit_index[10]), 
            .C1(GND_net), .D1(n1086), .CI1(n1086), .CO0(n1086), .CO1(n541), 
            .S0(n167[9]), .S1(n167[10]));
    defparam add_7_add_5_11.INIT0 = "0xc33c";
    defparam add_7_add_5_11.INIT1 = "0xc33c";
    (* lineinfo="@2(95[17],95[30])" *) FA2 add_7_add_5_9 (.A0(GND_net), .B0(bit_index[7]), 
            .C0(GND_net), .D0(n537), .CI0(n537), .A1(GND_net), .B1(bit_index[8]), 
            .C1(GND_net), .D1(n1083), .CI1(n1083), .CO0(n1083), .CO1(n539), 
            .S0(n167[7]), .S1(n167[8]));
    defparam add_7_add_5_9.INIT0 = "0xc33c";
    defparam add_7_add_5_9.INIT1 = "0xc33c";
    (* lineinfo="@2(95[17],95[30])" *) FA2 add_7_add_5_7 (.A0(GND_net), .B0(bit_index[5]), 
            .C0(GND_net), .D0(n535), .CI0(n535), .A1(GND_net), .B1(bit_index[6]), 
            .C1(GND_net), .D1(n1080), .CI1(n1080), .CO0(n1080), .CO1(n537), 
            .S0(n167[5]), .S1(n167[6]));
    defparam add_7_add_5_7.INIT0 = "0xc33c";
    defparam add_7_add_5_7.INIT1 = "0xc33c";
    (* lineinfo="@2(95[17],95[30])" *) FA2 add_7_add_5_5 (.A0(GND_net), .B0(bit_index[3]), 
            .C0(GND_net), .D0(n533), .CI0(n533), .A1(GND_net), .B1(bit_index[4]), 
            .C1(GND_net), .D1(n1077), .CI1(n1077), .CO0(n1077), .CO1(n535), 
            .S0(n167[3]), .S1(n167[4]));
    defparam add_7_add_5_5.INIT0 = "0xc33c";
    defparam add_7_add_5_5.INIT1 = "0xc33c";
    (* lineinfo="@2(95[17],95[30])" *) FA2 add_7_add_5_3 (.A0(GND_net), .B0(bit_index[1]), 
            .C0(GND_net), .D0(n531), .CI0(n531), .A1(GND_net), .B1(bit_index[2]), 
            .C1(GND_net), .D1(n1074), .CI1(n1074), .CO0(n1074), .CO1(n533), 
            .S0(n167[1]), .S1(n167[2]));
    defparam add_7_add_5_3.INIT0 = "0xc33c";
    defparam add_7_add_5_3.INIT1 = "0xc33c";
    (* lineinfo="@2(95[17],95[30])" *) FA2 add_7_add_5_1 (.A0(GND_net), .B0(GND_net), 
            .C0(GND_net), .A1(GND_net), .B1(bit_index[0]), .C1(VCC_net), 
            .D1(n1071), .CI1(n1071), .CO0(n1071), .CO1(n531), .S1(n167[0]));
    defparam add_7_add_5_1.INIT0 = "0xc33c";
    defparam add_7_add_5_1.INIT1 = "0xc33c";
    VLO i2 (.Z(GND_net));
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=9, LSE_RCOL=6, LSE_LLINE=26, LSE_RLINE=46, lineinfo="@2(86[15],102[5])" *) FD1P3XZ bit_index__i30 (.D(n167[30]), 
            .SP(n389), .CK(sck_c), .SR(n111), .Q(bit_index[30]));
    defparam bit_index__i30.REGSET = "RESET";
    defparam bit_index__i30.SRMODE = "CE_OVER_LSR";
    VHI i1 (.Z(VCC_net));
    
endmodule
