#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Dec 15 22:41:19 2022
# Process ID: 35480
# Current directory: D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17940 D:\1111\DCCDL\VIVADO\lab6\part2\top_top_ok\top_top_ok.xpr
# Log file: D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/vivado.log
# Journal file: D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 793.625 ; gain = 150.746
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/butterfly4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/butterfly_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/butterfly_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/butterfly_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/butterfly_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/commutator_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/commutator_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/commutator_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/commutator_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/commutator_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/delay1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/fft32_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft32_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/mult4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/mult_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/mult_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/mult_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/ping_pong_access2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ping_pong_access2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/stage_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/stage_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/stage_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/stage_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/stage_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/top_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.sim/sim_1/behav/xsim'
"xelab -wto a0f51ae77d02462eb930b0cfbb6a6f5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a0f51ae77d02462eb930b0cfbb6a6f5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.commutator_32
Compiling module xil_defaultlib.butterfly_32
Compiling module xil_defaultlib.mult_32
Compiling module xil_defaultlib.stage_32
Compiling module xil_defaultlib.commutator_16
Compiling module xil_defaultlib.butterfly_16
Compiling module xil_defaultlib.mult_16
Compiling module xil_defaultlib.stage_16
Compiling module xil_defaultlib.commutator_8
Compiling module xil_defaultlib.butterfly_8
Compiling module xil_defaultlib.mult_8
Compiling module xil_defaultlib.stage_8
Compiling module xil_defaultlib.commutator_4
Compiling module xil_defaultlib.butterfly_4
Compiling module xil_defaultlib.mult_4
Compiling module xil_defaultlib.stage_4
Compiling module xil_defaultlib.delay1
Compiling module xil_defaultlib.commutator_2
Compiling module xil_defaultlib.butterfly_2
Compiling module xil_defaultlib.stage_2
Compiling module xil_defaultlib.fft32_top
Compiling module xil_defaultlib.ping_pong_access2
Compiling module xil_defaultlib.top_top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.sim/sim_1/behav/xsim/xsim.dir/top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.sim/sim_1/behav/xsim/xsim.dir/top_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Dec 15 22:50:59 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 15 22:50:59 2022...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 831.559 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -view {D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/imports/fft_32points/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/imports/fft_32points/top_tb_behav.wcfg
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 846.734 ; gain = 15.176
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 850.191 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.sim/sim_1/behav/xsim'
"xelab -wto a0f51ae77d02462eb930b0cfbb6a6f5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a0f51ae77d02462eb930b0cfbb6a6f5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 850.191 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/butterfly4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/butterfly_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/butterfly_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/butterfly_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/butterfly_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/commutator_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/commutator_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/commutator_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/commutator_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/commutator_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/delay1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/fft32_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft32_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/mult4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/mult_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/mult_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/mult_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/ping_pong_access2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ping_pong_access2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/stage_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/stage_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/stage_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/stage_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/stage_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/top_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
ERROR: [VRFC 10-2989] 'input_real' is not declared [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/new/top_tb.v:163]
ERROR: [VRFC 10-2989] 'input_real' is not declared [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/new/top_tb.v:166]
ERROR: [VRFC 10-2989] 'input_real' is not declared [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/new/top_tb.v:169]
ERROR: [VRFC 10-2989] 'input_real' is not declared [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/new/top_tb.v:172]
ERROR: [VRFC 10-2989] 'input_real' is not declared [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/new/top_tb.v:175]
ERROR: [VRFC 10-2989] 'input_real' is not declared [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/new/top_tb.v:181]
ERROR: [VRFC 10-2989] 'input_real' is not declared [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/new/top_tb.v:184]
ERROR: [VRFC 10-2989] 'input_real' is not declared [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/new/top_tb.v:187]
ERROR: [VRFC 10-2989] 'input_real' is not declared [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/new/top_tb.v:190]
ERROR: [VRFC 10-2989] 'input_real' is not declared [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/new/top_tb.v:193]
ERROR: [VRFC 10-2989] 'input_real' is not declared [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/new/top_tb.v:196]
ERROR: [VRFC 10-2989] 'input_real' is not declared [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/new/top_tb.v:199]
ERROR: [VRFC 10-2989] 'input_real' is not declared [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/new/top_tb.v:202]
ERROR: [VRFC 10-2989] 'input_real' is not declared [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/new/top_tb.v:205]
ERROR: [VRFC 10-2989] 'input_real' is not declared [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/new/top_tb.v:208]
ERROR: [VRFC 10-2989] 'input_real' is not declared [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/new/top_tb.v:211]
ERROR: [VRFC 10-2989] 'input_real' is not declared [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/new/top_tb.v:214]
ERROR: [VRFC 10-2989] 'input_real' is not declared [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/new/top_tb.v:217]
ERROR: [VRFC 10-2989] 'input_real' is not declared [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/new/top_tb.v:220]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/butterfly4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/butterfly_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/butterfly_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/butterfly_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/butterfly_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/commutator_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/commutator_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/commutator_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/commutator_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/commutator_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/delay1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/fft32_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft32_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/mult4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/mult_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/mult_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/mult_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/ping_pong_access2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ping_pong_access2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/stage_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/stage_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/stage_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/stage_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/stage_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/top_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
ERROR: [VRFC 10-2989] 'input_real' is not declared [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/new/top_tb.v:163]
ERROR: [VRFC 10-2989] 'input_real' is not declared [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/new/top_tb.v:166]
ERROR: [VRFC 10-2989] 'input_real' is not declared [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/new/top_tb.v:169]
ERROR: [VRFC 10-2989] 'input_real' is not declared [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/new/top_tb.v:172]
ERROR: [VRFC 10-2989] 'input_real' is not declared [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/new/top_tb.v:175]
ERROR: [VRFC 10-2989] 'input_real' is not declared [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/new/top_tb.v:181]
ERROR: [VRFC 10-2989] 'input_real' is not declared [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/new/top_tb.v:184]
ERROR: [VRFC 10-2989] 'input_real' is not declared [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/new/top_tb.v:187]
ERROR: [VRFC 10-2989] 'input_real' is not declared [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/new/top_tb.v:190]
ERROR: [VRFC 10-2989] 'input_real' is not declared [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/new/top_tb.v:193]
ERROR: [VRFC 10-2989] 'input_real' is not declared [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/new/top_tb.v:196]
ERROR: [VRFC 10-2989] 'input_real' is not declared [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/new/top_tb.v:199]
ERROR: [VRFC 10-2989] 'input_real' is not declared [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/new/top_tb.v:202]
ERROR: [VRFC 10-2989] 'input_real' is not declared [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/new/top_tb.v:205]
ERROR: [VRFC 10-2989] 'input_real' is not declared [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/new/top_tb.v:208]
ERROR: [VRFC 10-2989] 'input_real' is not declared [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/new/top_tb.v:211]
ERROR: [VRFC 10-2989] 'input_real' is not declared [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/new/top_tb.v:214]
ERROR: [VRFC 10-2989] 'input_real' is not declared [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/new/top_tb.v:217]
ERROR: [VRFC 10-2989] 'input_real' is not declared [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/new/top_tb.v:220]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_project
open_project D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/butterfly4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/butterfly_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/butterfly_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/butterfly_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/butterfly_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/commutator_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/commutator_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/commutator_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/commutator_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/commutator_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/delay1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/fft32_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft32_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/mult4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/mult_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/mult_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/mult_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/ping_pong_access2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ping_pong_access2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/stage_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/stage_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/stage_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/stage_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/stage_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/top_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
ERROR: [VRFC 10-2989] 'input_real' is not declared [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/new/top_tb.v:163]
ERROR: [VRFC 10-2989] 'input_real' is not declared [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/new/top_tb.v:166]
ERROR: [VRFC 10-2989] 'input_real' is not declared [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/new/top_tb.v:169]
ERROR: [VRFC 10-2989] 'input_real' is not declared [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/new/top_tb.v:172]
ERROR: [VRFC 10-2989] 'input_real' is not declared [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/new/top_tb.v:175]
ERROR: [VRFC 10-2989] 'input_real' is not declared [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/new/top_tb.v:181]
ERROR: [VRFC 10-2989] 'input_real' is not declared [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/new/top_tb.v:184]
ERROR: [VRFC 10-2989] 'input_real' is not declared [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/new/top_tb.v:187]
ERROR: [VRFC 10-2989] 'input_real' is not declared [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/new/top_tb.v:190]
ERROR: [VRFC 10-2989] 'input_real' is not declared [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/new/top_tb.v:193]
ERROR: [VRFC 10-2989] 'input_real' is not declared [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/new/top_tb.v:196]
ERROR: [VRFC 10-2989] 'input_real' is not declared [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/new/top_tb.v:199]
ERROR: [VRFC 10-2989] 'input_real' is not declared [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/new/top_tb.v:202]
ERROR: [VRFC 10-2989] 'input_real' is not declared [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/new/top_tb.v:205]
ERROR: [VRFC 10-2989] 'input_real' is not declared [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/new/top_tb.v:208]
ERROR: [VRFC 10-2989] 'input_real' is not declared [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/new/top_tb.v:211]
ERROR: [VRFC 10-2989] 'input_real' is not declared [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/new/top_tb.v:214]
ERROR: [VRFC 10-2989] 'input_real' is not declared [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/new/top_tb.v:217]
ERROR: [VRFC 10-2989] 'input_real' is not declared [D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/new/top_tb.v:220]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/butterfly4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/butterfly_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/butterfly_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/butterfly_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/butterfly_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/commutator_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/commutator_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/commutator_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/commutator_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/commutator_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/delay1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/fft32_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft32_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/mult4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/mult_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/mult_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/mult_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/ping_pong_access2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ping_pong_access2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/stage_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/stage_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/stage_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/stage_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/stage_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/top_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.sim/sim_1/behav/xsim'
"xelab -wto a0f51ae77d02462eb930b0cfbb6a6f5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a0f51ae77d02462eb930b0cfbb6a6f5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.commutator_32
Compiling module xil_defaultlib.butterfly_32
Compiling module xil_defaultlib.mult_32
Compiling module xil_defaultlib.stage_32
Compiling module xil_defaultlib.commutator_16
Compiling module xil_defaultlib.butterfly_16
Compiling module xil_defaultlib.mult_16
Compiling module xil_defaultlib.stage_16
Compiling module xil_defaultlib.commutator_8
Compiling module xil_defaultlib.butterfly_8
Compiling module xil_defaultlib.mult_8
Compiling module xil_defaultlib.stage_8
Compiling module xil_defaultlib.commutator_4
Compiling module xil_defaultlib.butterfly_4
Compiling module xil_defaultlib.mult_4
Compiling module xil_defaultlib.stage_4
Compiling module xil_defaultlib.delay1
Compiling module xil_defaultlib.commutator_2
Compiling module xil_defaultlib.butterfly_2
Compiling module xil_defaultlib.stage_2
Compiling module xil_defaultlib.fft32_top
Compiling module xil_defaultlib.ping_pong_access2
Compiling module xil_defaultlib.top_top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -view {D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/imports/fft_32points/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/imports/fft_32points/top_tb_behav.wcfg
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 940.035 ; gain = 0.000
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/butterfly4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/butterfly_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/butterfly_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/butterfly_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/butterfly_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/commutator_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/commutator_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/commutator_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/commutator_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/commutator_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/delay1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/fft32_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft32_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/mult4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/mult_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/mult_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/mult_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/ping_pong_access2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ping_pong_access2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/stage_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/stage_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/stage_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/stage_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/imports/part2/stage_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sources_1/new/top_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.sim/sim_1/behav/xsim'
"xelab -wto a0f51ae77d02462eb930b0cfbb6a6f5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a0f51ae77d02462eb930b0cfbb6a6f5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.commutator_32
Compiling module xil_defaultlib.butterfly_32
Compiling module xil_defaultlib.mult_32
Compiling module xil_defaultlib.stage_32
Compiling module xil_defaultlib.commutator_16
Compiling module xil_defaultlib.butterfly_16
Compiling module xil_defaultlib.mult_16
Compiling module xil_defaultlib.stage_16
Compiling module xil_defaultlib.commutator_8
Compiling module xil_defaultlib.butterfly_8
Compiling module xil_defaultlib.mult_8
Compiling module xil_defaultlib.stage_8
Compiling module xil_defaultlib.commutator_4
Compiling module xil_defaultlib.butterfly_4
Compiling module xil_defaultlib.mult_4
Compiling module xil_defaultlib.stage_4
Compiling module xil_defaultlib.delay1
Compiling module xil_defaultlib.commutator_2
Compiling module xil_defaultlib.butterfly_2
Compiling module xil_defaultlib.stage_2
Compiling module xil_defaultlib.fft32_top
Compiling module xil_defaultlib.ping_pong_access2
Compiling module xil_defaultlib.top_top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 940.035 ; gain = 0.000
run all
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.runs/synth_1

launch_runs impl_1 -jobs 4
[Thu Dec 15 23:20:50 2022] Launched synth_1...
Run output will be captured here: D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.runs/synth_1/runme.log
[Thu Dec 15 23:20:50 2022] Launched impl_1...
Run output will be captured here: D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.runs/impl_1/runme.log
launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [Device 21-403] Loading part xc7a200tfbg676-1
INFO: [Netlist 29-17] Analyzing 240 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.529 . Memory (MB): peak = 1951.824 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.529 . Memory (MB): peak = 1951.824 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1951.824 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2072.387 ; gain = 1128.605
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.sim/sim_1/impl/timing/xsim/top_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.sim/sim_1/impl/timing/xsim/top_tb_time_impl.sdf"
write_sdf: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2112.305 ; gain = 0.000
INFO: [SIM-utils-36] Netlist generated:D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.sim/sim_1/impl/timing/xsim/top_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.sim/sim_1/impl/timing/xsim/top_tb_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.sim/sim_1/impl/timing/xsim/top_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_16
INFO: [VRFC 10-311] analyzing module butterfly_2
INFO: [VRFC 10-311] analyzing module butterfly_32
INFO: [VRFC 10-311] analyzing module butterfly_4
INFO: [VRFC 10-311] analyzing module butterfly_8
INFO: [VRFC 10-311] analyzing module delay1
INFO: [VRFC 10-311] analyzing module fft32_top
INFO: [VRFC 10-311] analyzing module mult_16
INFO: [VRFC 10-311] analyzing module mult_32
INFO: [VRFC 10-311] analyzing module mult_4
INFO: [VRFC 10-311] analyzing module mult_8
INFO: [VRFC 10-311] analyzing module ping_pong_access2
INFO: [VRFC 10-311] analyzing module stage_16
INFO: [VRFC 10-311] analyzing module stage_2
INFO: [VRFC 10-311] analyzing module stage_32
INFO: [VRFC 10-311] analyzing module stage_4
INFO: [VRFC 10-311] analyzing module stage_8
INFO: [VRFC 10-311] analyzing module top_top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.sim/sim_1/impl/timing/xsim'
"xelab -wto a0f51ae77d02462eb930b0cfbb6a6f5e --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot top_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a0f51ae77d02462eb930b0cfbb6a6f5e --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot top_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "top_tb_time_impl.sdf", for root module "top_tb/dft2".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "top_tb_time_impl.sdf", for root module "top_tb/dft2".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.butterfly_16
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.SRL16E_default
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.mult_16
Compiling module xil_defaultlib.stage_16
Compiling module xil_defaultlib.butterfly_2
Compiling module xil_defaultlib.delay1
Compiling module xil_defaultlib.stage_2
Compiling module xil_defaultlib.butterfly_32
Compiling module xil_defaultlib.mult_32
Compiling module xil_defaultlib.stage_32
Compiling module xil_defaultlib.butterfly_4
Compiling module xil_defaultlib.mult_4
Compiling module xil_defaultlib.stage_4
Compiling module xil_defaultlib.butterfly_8
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.mult_8
Compiling module xil_defaultlib.stage_8
Compiling module xil_defaultlib.fft32_top
Compiling module xil_defaultlib.ping_pong_access2
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.top_top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_time_impl

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.sim/sim_1/impl/timing/xsim/xsim.dir/top_tb_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.sim/sim_1/impl/timing/xsim/xsim.dir/top_tb_time_impl/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Dec 15 23:43:04 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 15 23:43:04 2022...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:53 . Memory (MB): peak = 2112.305 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '53' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_time_impl -key {Post-Implementation:sim_1:Timing:top_tb} -tclbatch {top_tb.tcl} -view {D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/imports/fft_32points/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/imports/fft_32points/top_tb_behav.wcfg
WARNING: Simulation object /top_tb/dft2/dft2/UO_real was not found in the design.
WARNING: Simulation object /top_tb/dft2/dft2/UO_imag was not found in the design.
WARNING: Simulation object /top_tb/dft2/P_real_buff was not found in the design.
WARNING: Simulation object /top_tb/dft2/P_imag_buff was not found in the design.
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:57 ; elapsed = 00:01:39 . Memory (MB): peak = 2112.305 ; gain = 1168.523
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2112.305 ; gain = 0.000
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.sim/sim_1/impl/timing/xsim/top_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.sim/sim_1/impl/timing/xsim/top_tb_time_impl.sdf"
write_sdf: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2117.082 ; gain = 0.000
INFO: [SIM-utils-36] Netlist generated:D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.sim/sim_1/impl/timing/xsim/top_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.sim/sim_1/impl/timing/xsim/top_tb_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.sim/sim_1/impl/timing/xsim/top_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_16
INFO: [VRFC 10-311] analyzing module butterfly_2
INFO: [VRFC 10-311] analyzing module butterfly_32
INFO: [VRFC 10-311] analyzing module butterfly_4
INFO: [VRFC 10-311] analyzing module butterfly_8
INFO: [VRFC 10-311] analyzing module delay1
INFO: [VRFC 10-311] analyzing module fft32_top
INFO: [VRFC 10-311] analyzing module mult_16
INFO: [VRFC 10-311] analyzing module mult_32
INFO: [VRFC 10-311] analyzing module mult_4
INFO: [VRFC 10-311] analyzing module mult_8
INFO: [VRFC 10-311] analyzing module ping_pong_access2
INFO: [VRFC 10-311] analyzing module stage_16
INFO: [VRFC 10-311] analyzing module stage_2
INFO: [VRFC 10-311] analyzing module stage_32
INFO: [VRFC 10-311] analyzing module stage_4
INFO: [VRFC 10-311] analyzing module stage_8
INFO: [VRFC 10-311] analyzing module top_top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2117.082 ; gain = 4.777
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/lab6/part2/top_top_ok/top_top_ok.sim/sim_1/impl/timing/xsim'
"xelab -wto a0f51ae77d02462eb930b0cfbb6a6f5e --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot top_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a0f51ae77d02462eb930b0cfbb6a6f5e --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot top_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "top_tb_time_impl.sdf", for root module "top_tb/dft2".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "top_tb_time_impl.sdf", for root module "top_tb/dft2".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.butterfly_16
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.SRL16E_default
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.mult_16
Compiling module xil_defaultlib.stage_16
Compiling module xil_defaultlib.butterfly_2
Compiling module xil_defaultlib.delay1
Compiling module xil_defaultlib.stage_2
Compiling module xil_defaultlib.butterfly_32
Compiling module xil_defaultlib.mult_32
Compiling module xil_defaultlib.stage_32
Compiling module xil_defaultlib.butterfly_4
Compiling module xil_defaultlib.mult_4
Compiling module xil_defaultlib.stage_4
Compiling module xil_defaultlib.butterfly_8
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.mult_8
Compiling module xil_defaultlib.stage_8
Compiling module xil_defaultlib.fft32_top
Compiling module xil_defaultlib.ping_pong_access2
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.top_top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_time_impl
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 2117.082 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '51' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 2117.082 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:25 ; elapsed = 00:01:17 . Memory (MB): peak = 2117.082 ; gain = 4.777
run all
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
