# FPGA build flow

<figure><img src="../.gitbook/assets/Screenshot 2024-07-07 at 21.04.27.png" alt=""><figcaption></figcaption></figure>

{% hint style="info" %}
Design Reports and Logs:

* `post_synth_utilization.rpt`: Resource utilization report after synthesis.
* `post_place_utilization.rpt`: Resource utilization report after placement.
* `post_route_timing_summary.rpt`: Timing summary report after routing.
{% endhint %}

## References

* [EECS 151/251A 2024 spring fpga lab1](https://github.com/EECS150/fpga_labs_sp24/tree/main/lab1#fpga-build-flow)
* [Vivado Design Suite Tcl Command Reference Guide (UG835)](https://docs.amd.com/r/2021.1-English/ug835-vivado-tcl-commands/Introduction)
