{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1617133335410 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1617133335412 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 30 14:42:15 2021 " "Processing started: Tue Mar 30 14:42:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1617133335412 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1617133335412 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off control_unit -c control_unit " "Command: quartus_map --read_settings_files=on --write_settings_files=off control_unit -c control_unit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1617133335412 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1617133337602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-control_unit_arch " "Found design unit 1: control_unit-control_unit_arch" {  } { { "control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617133339392 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617133339392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617133339392 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "control_unit " "Elaborating entity \"control_unit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1617133339506 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(187) " "VHDL Process Statement warning at control_unit.vhd(187): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617133339518 "|control_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(200) " "VHDL Process Statement warning at control_unit.vhd(200): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617133339518 "|control_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(213) " "VHDL Process Statement warning at control_unit.vhd(213): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617133339518 "|control_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(226) " "VHDL Process Statement warning at control_unit.vhd(226): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617133339519 "|control_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(239) " "VHDL Process Statement warning at control_unit.vhd(239): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 239 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617133339519 "|control_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(252) " "VHDL Process Statement warning at control_unit.vhd(252): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 252 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617133339519 "|control_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(265) " "VHDL Process Statement warning at control_unit.vhd(265): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 265 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617133339519 "|control_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(278) " "VHDL Process Statement warning at control_unit.vhd(278): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 278 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617133339520 "|control_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CCR_Result control_unit.vhd(278) " "VHDL Process Statement warning at control_unit.vhd(278): signal \"CCR_Result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 278 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617133339520 "|control_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(291) " "VHDL Process Statement warning at control_unit.vhd(291): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 291 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617133339520 "|control_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CCR_Result control_unit.vhd(291) " "VHDL Process Statement warning at control_unit.vhd(291): signal \"CCR_Result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 291 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617133339521 "|control_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(304) " "VHDL Process Statement warning at control_unit.vhd(304): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 304 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617133339521 "|control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IR_Load control_unit.vhd(144) " "VHDL Process Statement warning at control_unit.vhd(144): inferring latch(es) for signal or variable \"IR_Load\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 144 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617133339525 "|control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MAR_Load control_unit.vhd(144) " "VHDL Process Statement warning at control_unit.vhd(144): inferring latch(es) for signal or variable \"MAR_Load\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 144 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617133339525 "|control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC_Load control_unit.vhd(144) " "VHDL Process Statement warning at control_unit.vhd(144): inferring latch(es) for signal or variable \"PC_Load\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 144 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617133339525 "|control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC_Inc control_unit.vhd(144) " "VHDL Process Statement warning at control_unit.vhd(144): inferring latch(es) for signal or variable \"PC_Inc\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 144 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617133339525 "|control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A_Load control_unit.vhd(144) " "VHDL Process Statement warning at control_unit.vhd(144): inferring latch(es) for signal or variable \"A_Load\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 144 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617133339527 "|control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B_Load control_unit.vhd(144) " "VHDL Process Statement warning at control_unit.vhd(144): inferring latch(es) for signal or variable \"B_Load\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 144 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617133339527 "|control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_Sel control_unit.vhd(144) " "VHDL Process Statement warning at control_unit.vhd(144): inferring latch(es) for signal or variable \"ALU_Sel\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 144 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617133339528 "|control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CCR_Load control_unit.vhd(144) " "VHDL Process Statement warning at control_unit.vhd(144): inferring latch(es) for signal or variable \"CCR_Load\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 144 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617133339528 "|control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Bus1_Sel control_unit.vhd(144) " "VHDL Process Statement warning at control_unit.vhd(144): inferring latch(es) for signal or variable \"Bus1_Sel\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 144 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617133339528 "|control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Bus2_Sel control_unit.vhd(144) " "VHDL Process Statement warning at control_unit.vhd(144): inferring latch(es) for signal or variable \"Bus2_Sel\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 144 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617133339528 "|control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "write control_unit.vhd(144) " "VHDL Process Statement warning at control_unit.vhd(144): inferring latch(es) for signal or variable \"write\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 144 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617133339529 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write control_unit.vhd(144) " "Inferred latch for \"write\" at control_unit.vhd(144)" {  } { { "control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617133339534 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus2_Sel\[0\] control_unit.vhd(144) " "Inferred latch for \"Bus2_Sel\[0\]\" at control_unit.vhd(144)" {  } { { "control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617133339535 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus2_Sel\[1\] control_unit.vhd(144) " "Inferred latch for \"Bus2_Sel\[1\]\" at control_unit.vhd(144)" {  } { { "control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617133339535 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus1_Sel\[0\] control_unit.vhd(144) " "Inferred latch for \"Bus1_Sel\[0\]\" at control_unit.vhd(144)" {  } { { "control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617133339535 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus1_Sel\[1\] control_unit.vhd(144) " "Inferred latch for \"Bus1_Sel\[1\]\" at control_unit.vhd(144)" {  } { { "control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617133339536 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CCR_Load control_unit.vhd(144) " "Inferred latch for \"CCR_Load\" at control_unit.vhd(144)" {  } { { "control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617133339536 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Sel\[0\] control_unit.vhd(144) " "Inferred latch for \"ALU_Sel\[0\]\" at control_unit.vhd(144)" {  } { { "control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617133339537 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Sel\[1\] control_unit.vhd(144) " "Inferred latch for \"ALU_Sel\[1\]\" at control_unit.vhd(144)" {  } { { "control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617133339537 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Sel\[2\] control_unit.vhd(144) " "Inferred latch for \"ALU_Sel\[2\]\" at control_unit.vhd(144)" {  } { { "control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617133339537 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_Load control_unit.vhd(144) " "Inferred latch for \"B_Load\" at control_unit.vhd(144)" {  } { { "control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617133339537 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_Load control_unit.vhd(144) " "Inferred latch for \"A_Load\" at control_unit.vhd(144)" {  } { { "control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617133339538 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_Inc control_unit.vhd(144) " "Inferred latch for \"PC_Inc\" at control_unit.vhd(144)" {  } { { "control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617133339538 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_Load control_unit.vhd(144) " "Inferred latch for \"PC_Load\" at control_unit.vhd(144)" {  } { { "control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617133339538 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR_Load control_unit.vhd(144) " "Inferred latch for \"MAR_Load\" at control_unit.vhd(144)" {  } { { "control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617133339538 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_Load control_unit.vhd(144) " "Inferred latch for \"IR_Load\" at control_unit.vhd(144)" {  } { { "control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617133339539 "|control_unit"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MAR_Load\$latch " "Latch MAR_Load\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.S_DECODE_3 " "Ports D and ENA on the latch are fed by the same signal current_state.S_DECODE_3" {  } { { "control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1617133341618 ""}  } { { "control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 144 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1617133341618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC_Inc\$latch " "Latch PC_Inc\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.S_DECODE_3 " "Ports D and ENA on the latch are fed by the same signal current_state.S_DECODE_3" {  } { { "control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1617133341619 ""}  } { { "control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 144 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1617133341619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "A_Load\$latch " "Latch A_Load\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.S_DECODE_3 " "Ports D and ENA on the latch are fed by the same signal current_state.S_DECODE_3" {  } { { "control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1617133341619 ""}  } { { "control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 144 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1617133341619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus2_Sel\[0\]\$latch " "Latch Bus2_Sel\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.S_DECODE_3 " "Ports D and ENA on the latch are fed by the same signal current_state.S_DECODE_3" {  } { { "control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1617133341620 ""}  } { { "control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 144 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1617133341620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus1_Sel\[0\]\$latch " "Latch Bus1_Sel\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.S_DECODE_3 " "Ports D and ENA on the latch are fed by the same signal current_state.S_DECODE_3" {  } { { "control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1617133341622 ""}  } { { "control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 144 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1617133341622 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_Sel\[0\] GND " "Pin \"ALU_Sel\[0\]\" is stuck at GND" {  } { { "control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617133341835 "|control_unit|ALU_Sel[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_Sel\[1\] GND " "Pin \"ALU_Sel\[1\]\" is stuck at GND" {  } { { "control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617133341835 "|control_unit|ALU_Sel[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_Sel\[2\] GND " "Pin \"ALU_Sel\[2\]\" is stuck at GND" {  } { { "control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617133341835 "|control_unit|ALU_Sel[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Bus1_Sel\[1\] GND " "Pin \"Bus1_Sel\[1\]\" is stuck at GND" {  } { { "control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617133341835 "|control_unit|Bus1_Sel[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1617133341835 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1617133342207 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1617133343065 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617133343065 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CCR_Result\[0\] " "No output dependent on input pin \"CCR_Result\[0\]\"" {  } { { "control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617133343623 "|control_unit|CCR_Result[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CCR_Result\[1\] " "No output dependent on input pin \"CCR_Result\[1\]\"" {  } { { "control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617133343623 "|control_unit|CCR_Result[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CCR_Result\[3\] " "No output dependent on input pin \"CCR_Result\[3\]\"" {  } { { "control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617133343623 "|control_unit|CCR_Result[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1617133343623 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "121 " "Implemented 121 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1617133343625 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1617133343625 ""} { "Info" "ICUT_CUT_TM_LCELLS" "92 " "Implemented 92 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1617133343625 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1617133343625 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4650 " "Peak virtual memory: 4650 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1617133343818 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 30 14:42:23 2021 " "Processing ended: Tue Mar 30 14:42:23 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1617133343818 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1617133343818 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1617133343818 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1617133343818 ""}
