vendor_name = ModelSim
source_file = 1, X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd
source_file = 1, X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf
source_file = 1, X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/ECHO_GEN.vhd
source_file = 1, X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/my_mux.vhd
source_file = 1, X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/lpm_constant0.qip
source_file = 1, X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/lpm_constant0.vhd
source_file = 1, X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/db/SRAM_TEST.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/snddriver.vhd
source_file = 1, X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/ctrl.vhd
source_file = 1, X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/channel_mod.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
design_name = SRAM_TEST
instance = comp, \inst_SND|b2v_inst_ctrl|cntr[4]\, inst_SND|b2v_inst_ctrl|cntr[4], SRAM_TEST, 1
instance = comp, \inst_SND|b2v_inst_ctrl|cntr[5]\, inst_SND|b2v_inst_ctrl|cntr[5], SRAM_TEST, 1
instance = comp, \inst_SND|b2v_inst_ctrl|cntr[2]\, inst_SND|b2v_inst_ctrl|cntr[2], SRAM_TEST, 1
instance = comp, \inst_SND|b2v_inst_ctrl|cntr[2]~11\, inst_SND|b2v_inst_ctrl|cntr[2]~11, SRAM_TEST, 1
instance = comp, \inst_SND|b2v_inst_ctrl|cntr[4]~15\, inst_SND|b2v_inst_ctrl|cntr[4]~15, SRAM_TEST, 1
instance = comp, \inst_SND|b2v_inst_ctrl|cntr[5]~17\, inst_SND|b2v_inst_ctrl|cntr[5]~17, SRAM_TEST, 1
instance = comp, \inst|RW~0\, inst|RW~0, SRAM_TEST, 1
instance = comp, \inst_SND|b2v_inst_ctrl|cntr[0]\, inst_SND|b2v_inst_ctrl|cntr[0], SRAM_TEST, 1
instance = comp, \inst_SND|b2v_inst_ctrl|cntr[0]~27\, inst_SND|b2v_inst_ctrl|cntr[0]~27, SRAM_TEST, 1
instance = comp, \DATA_SRAM[15]~output\, DATA_SRAM[15]~output, SRAM_TEST, 1
instance = comp, \DATA_SRAM[14]~output\, DATA_SRAM[14]~output, SRAM_TEST, 1
instance = comp, \DATA_SRAM[13]~output\, DATA_SRAM[13]~output, SRAM_TEST, 1
instance = comp, \DATA_SRAM[12]~output\, DATA_SRAM[12]~output, SRAM_TEST, 1
instance = comp, \DATA_SRAM[11]~output\, DATA_SRAM[11]~output, SRAM_TEST, 1
instance = comp, \DATA_SRAM[10]~output\, DATA_SRAM[10]~output, SRAM_TEST, 1
instance = comp, \DATA_SRAM[9]~output\, DATA_SRAM[9]~output, SRAM_TEST, 1
instance = comp, \DATA_SRAM[8]~output\, DATA_SRAM[8]~output, SRAM_TEST, 1
instance = comp, \DATA_SRAM[7]~output\, DATA_SRAM[7]~output, SRAM_TEST, 1
instance = comp, \DATA_SRAM[6]~output\, DATA_SRAM[6]~output, SRAM_TEST, 1
instance = comp, \DATA_SRAM[5]~output\, DATA_SRAM[5]~output, SRAM_TEST, 1
instance = comp, \DATA_SRAM[4]~output\, DATA_SRAM[4]~output, SRAM_TEST, 1
instance = comp, \DATA_SRAM[3]~output\, DATA_SRAM[3]~output, SRAM_TEST, 1
instance = comp, \DATA_SRAM[2]~output\, DATA_SRAM[2]~output, SRAM_TEST, 1
instance = comp, \DATA_SRAM[1]~output\, DATA_SRAM[1]~output, SRAM_TEST, 1
instance = comp, \DATA_SRAM[0]~output\, DATA_SRAM[0]~output, SRAM_TEST, 1
instance = comp, \sram_ce~output\, sram_ce~output, SRAM_TEST, 1
instance = comp, \sram_oe~output\, sram_oe~output, SRAM_TEST, 1
instance = comp, \sram_we~output\, sram_we~output, SRAM_TEST, 1
instance = comp, \sram_lb~output\, sram_lb~output, SRAM_TEST, 1
instance = comp, \sram_ub~output\, sram_ub~output, SRAM_TEST, 1
instance = comp, \mclk~output\, mclk~output, SRAM_TEST, 1
instance = comp, \bclk~output\, bclk~output, SRAM_TEST, 1
instance = comp, \adclrc~output\, adclrc~output, SRAM_TEST, 1
instance = comp, \daclrc~output\, daclrc~output, SRAM_TEST, 1
instance = comp, \dacdat~output\, dacdat~output, SRAM_TEST, 1
instance = comp, \ADDR[19]~output\, ADDR[19]~output, SRAM_TEST, 1
instance = comp, \ADDR[18]~output\, ADDR[18]~output, SRAM_TEST, 1
instance = comp, \ADDR[17]~output\, ADDR[17]~output, SRAM_TEST, 1
instance = comp, \ADDR[16]~output\, ADDR[16]~output, SRAM_TEST, 1
instance = comp, \ADDR[15]~output\, ADDR[15]~output, SRAM_TEST, 1
instance = comp, \ADDR[14]~output\, ADDR[14]~output, SRAM_TEST, 1
instance = comp, \ADDR[13]~output\, ADDR[13]~output, SRAM_TEST, 1
instance = comp, \ADDR[12]~output\, ADDR[12]~output, SRAM_TEST, 1
instance = comp, \ADDR[11]~output\, ADDR[11]~output, SRAM_TEST, 1
instance = comp, \ADDR[10]~output\, ADDR[10]~output, SRAM_TEST, 1
instance = comp, \ADDR[9]~output\, ADDR[9]~output, SRAM_TEST, 1
instance = comp, \ADDR[8]~output\, ADDR[8]~output, SRAM_TEST, 1
instance = comp, \ADDR[7]~output\, ADDR[7]~output, SRAM_TEST, 1
instance = comp, \ADDR[6]~output\, ADDR[6]~output, SRAM_TEST, 1
instance = comp, \ADDR[5]~output\, ADDR[5]~output, SRAM_TEST, 1
instance = comp, \ADDR[4]~output\, ADDR[4]~output, SRAM_TEST, 1
instance = comp, \ADDR[3]~output\, ADDR[3]~output, SRAM_TEST, 1
instance = comp, \ADDR[2]~output\, ADDR[2]~output, SRAM_TEST, 1
instance = comp, \ADDR[1]~output\, ADDR[1]~output, SRAM_TEST, 1
instance = comp, \ADDR[0]~output\, ADDR[0]~output, SRAM_TEST, 1
instance = comp, \clk~input\, clk~input, SRAM_TEST, 1
instance = comp, \clk~inputclkctrl\, clk~inputclkctrl, SRAM_TEST, 1
instance = comp, \inst_SND|b2v_inst_ctrl|cntr[1]~9\, inst_SND|b2v_inst_ctrl|cntr[1]~9, SRAM_TEST, 1
instance = comp, \rstn~input\, rstn~input, SRAM_TEST, 1
instance = comp, \inst_SND|b2v_inst_ctrl|cntr[1]\, inst_SND|b2v_inst_ctrl|cntr[1], SRAM_TEST, 1
instance = comp, \inst_SND|b2v_inst_ctrl|cntr[3]~13\, inst_SND|b2v_inst_ctrl|cntr[3]~13, SRAM_TEST, 1
instance = comp, \inst_SND|b2v_inst_ctrl|cntr[3]\, inst_SND|b2v_inst_ctrl|cntr[3], SRAM_TEST, 1
instance = comp, \inst_SND|b2v_inst_ctrl|cntr[6]~19\, inst_SND|b2v_inst_ctrl|cntr[6]~19, SRAM_TEST, 1
instance = comp, \inst_SND|b2v_inst_ctrl|cntr[6]\, inst_SND|b2v_inst_ctrl|cntr[6], SRAM_TEST, 1
instance = comp, \inst_SND|b2v_inst_ctrl|cntr[7]~21\, inst_SND|b2v_inst_ctrl|cntr[7]~21, SRAM_TEST, 1
instance = comp, \inst_SND|b2v_inst_ctrl|cntr[7]\, inst_SND|b2v_inst_ctrl|cntr[7], SRAM_TEST, 1
instance = comp, \inst_SND|b2v_inst_ctrl|cntr[8]~23\, inst_SND|b2v_inst_ctrl|cntr[8]~23, SRAM_TEST, 1
instance = comp, \inst_SND|b2v_inst_ctrl|cntr[8]\, inst_SND|b2v_inst_ctrl|cntr[8], SRAM_TEST, 1
instance = comp, \inst|RW~1\, inst|RW~1, SRAM_TEST, 1
instance = comp, \inst|RW\, inst|RW, SRAM_TEST, 1
instance = comp, \inst_SND|b2v_inst_ctrl|cntr[9]~25\, inst_SND|b2v_inst_ctrl|cntr[9]~25, SRAM_TEST, 1
instance = comp, \inst_SND|b2v_inst_ctrl|cntr[9]\, inst_SND|b2v_inst_ctrl|cntr[9], SRAM_TEST, 1
instance = comp, \inst2|PTR[1]~19\, inst2|PTR[1]~19, SRAM_TEST, 1
instance = comp, \inst2|lrsel_old~feeder\, inst2|lrsel_old~feeder, SRAM_TEST, 1
instance = comp, \inst2|lrsel_old\, inst2|lrsel_old, SRAM_TEST, 1
instance = comp, \inst2|lrsel_change~0\, inst2|lrsel_change~0, SRAM_TEST, 1
instance = comp, \inst2|lrsel_change\, inst2|lrsel_change, SRAM_TEST, 1
instance = comp, \inst2|PTR[1]\, inst2|PTR[1], SRAM_TEST, 1
instance = comp, \inst2|PTR[2]~21\, inst2|PTR[2]~21, SRAM_TEST, 1
instance = comp, \inst2|PTR[2]\, inst2|PTR[2], SRAM_TEST, 1
instance = comp, \inst2|PTR[3]~23\, inst2|PTR[3]~23, SRAM_TEST, 1
instance = comp, \inst2|PTR[3]\, inst2|PTR[3], SRAM_TEST, 1
instance = comp, \inst2|PTR[4]~25\, inst2|PTR[4]~25, SRAM_TEST, 1
instance = comp, \inst2|PTR[4]\, inst2|PTR[4], SRAM_TEST, 1
instance = comp, \inst2|PTR[5]~27\, inst2|PTR[5]~27, SRAM_TEST, 1
instance = comp, \inst2|PTR[6]~29\, inst2|PTR[6]~29, SRAM_TEST, 1
instance = comp, \inst2|PTR[6]\, inst2|PTR[6], SRAM_TEST, 1
instance = comp, \inst2|PTR[7]~31\, inst2|PTR[7]~31, SRAM_TEST, 1
instance = comp, \inst2|PTR[8]~33\, inst2|PTR[8]~33, SRAM_TEST, 1
instance = comp, \inst2|PTR[8]\, inst2|PTR[8], SRAM_TEST, 1
instance = comp, \inst2|PTR[9]~35\, inst2|PTR[9]~35, SRAM_TEST, 1
instance = comp, \inst2|PTR[10]~37\, inst2|PTR[10]~37, SRAM_TEST, 1
instance = comp, \inst2|PTR[10]\, inst2|PTR[10], SRAM_TEST, 1
instance = comp, \inst2|PTR[11]~39\, inst2|PTR[11]~39, SRAM_TEST, 1
instance = comp, \inst2|PTR[11]\, inst2|PTR[11], SRAM_TEST, 1
instance = comp, \inst2|PTR[12]~41\, inst2|PTR[12]~41, SRAM_TEST, 1
instance = comp, \inst2|PTR[12]\, inst2|PTR[12], SRAM_TEST, 1
instance = comp, \inst2|PTR[13]~43\, inst2|PTR[13]~43, SRAM_TEST, 1
instance = comp, \inst2|PTR[14]~45\, inst2|PTR[14]~45, SRAM_TEST, 1
instance = comp, \inst2|PTR[14]\, inst2|PTR[14], SRAM_TEST, 1
instance = comp, \inst2|PTR[15]~47\, inst2|PTR[15]~47, SRAM_TEST, 1
instance = comp, \inst2|PTR[16]~49\, inst2|PTR[16]~49, SRAM_TEST, 1
instance = comp, \inst2|PTR[17]~51\, inst2|PTR[17]~51, SRAM_TEST, 1
instance = comp, \inst2|PTR[17]\, inst2|PTR[17], SRAM_TEST, 1
instance = comp, \inst2|PTR[18]~53\, inst2|PTR[18]~53, SRAM_TEST, 1
instance = comp, \inst2|PTR[18]\, inst2|PTR[18], SRAM_TEST, 1
instance = comp, \inst2|PTR[19]~55\, inst2|PTR[19]~55, SRAM_TEST, 1
instance = comp, \inst2|PTR[19]\, inst2|PTR[19], SRAM_TEST, 1
instance = comp, \inst2|PTR[16]\, inst2|PTR[16], SRAM_TEST, 1
instance = comp, \inst2|PTR[15]\, inst2|PTR[15], SRAM_TEST, 1
instance = comp, \inst2|PTR[13]\, inst2|PTR[13], SRAM_TEST, 1
instance = comp, \inst2|PTR[9]\, inst2|PTR[9], SRAM_TEST, 1
instance = comp, \inst2|PTR[7]\, inst2|PTR[7], SRAM_TEST, 1
instance = comp, \inst2|PTR[5]\, inst2|PTR[5], SRAM_TEST, 1
instance = comp, \inst2|PTR[0]~57\, inst2|PTR[0]~57, SRAM_TEST, 1
instance = comp, \inst2|PTR[0]\, inst2|PTR[0], SRAM_TEST, 1
instance = comp, \adcdat~input\, adcdat~input, SRAM_TEST, 1
instance = comp, \DATA_SRAM[15]~input\, DATA_SRAM[15]~input, SRAM_TEST, 1
instance = comp, \DATA_SRAM[14]~input\, DATA_SRAM[14]~input, SRAM_TEST, 1
instance = comp, \DATA_SRAM[13]~input\, DATA_SRAM[13]~input, SRAM_TEST, 1
instance = comp, \DATA_SRAM[12]~input\, DATA_SRAM[12]~input, SRAM_TEST, 1
instance = comp, \DATA_SRAM[11]~input\, DATA_SRAM[11]~input, SRAM_TEST, 1
instance = comp, \DATA_SRAM[10]~input\, DATA_SRAM[10]~input, SRAM_TEST, 1
instance = comp, \DATA_SRAM[9]~input\, DATA_SRAM[9]~input, SRAM_TEST, 1
instance = comp, \DATA_SRAM[8]~input\, DATA_SRAM[8]~input, SRAM_TEST, 1
instance = comp, \DATA_SRAM[7]~input\, DATA_SRAM[7]~input, SRAM_TEST, 1
instance = comp, \DATA_SRAM[6]~input\, DATA_SRAM[6]~input, SRAM_TEST, 1
instance = comp, \DATA_SRAM[5]~input\, DATA_SRAM[5]~input, SRAM_TEST, 1
instance = comp, \DATA_SRAM[4]~input\, DATA_SRAM[4]~input, SRAM_TEST, 1
instance = comp, \DATA_SRAM[3]~input\, DATA_SRAM[3]~input, SRAM_TEST, 1
instance = comp, \DATA_SRAM[2]~input\, DATA_SRAM[2]~input, SRAM_TEST, 1
instance = comp, \DATA_SRAM[1]~input\, DATA_SRAM[1]~input, SRAM_TEST, 1
instance = comp, \DATA_SRAM[0]~input\, DATA_SRAM[0]~input, SRAM_TEST, 1
