#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Jan 30 10:31:18 2024
# Process ID: 7884
# Current directory: C:/Users/elo102/Downloads/Lab3_almostthere.xpr/Lab3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7876 C:\Users\elo102\Downloads\Lab3_almostthere.xpr\Lab3\Lab3.xpr
# Log file: C:/Users/elo102/Downloads/Lab3_almostthere.xpr/Lab3/vivado.log
# Journal file: C:/Users/elo102/Downloads/Lab3_almostthere.xpr/Lab3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/elo102/Downloads/Lab3_almostthere.xpr/Lab3/Lab3.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Ericson/Downloads/Lab3_soclose.xpr/Lab3/.Xil/Vivado-28304-MIA-TAYLOR/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 830.180 ; gain = 243.008
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 2
[Tue Jan 30 10:32:03 2024] Launched synth_1...
Run output will be captured here: C:/Users/elo102/Downloads/Lab3_almostthere.xpr/Lab3/Lab3.runs/synth_1/runme.log
[Tue Jan 30 10:32:03 2024] Launched impl_1...
Run output will be captured here: C:/Users/elo102/Downloads/Lab3_almostthere.xpr/Lab3/Lab3.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Tue Jan 30 10:34:02 2024] Launched impl_1...
Run output will be captured here: C:/Users/elo102/Downloads/Lab3_almostthere.xpr/Lab3/Lab3.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A75AB5A
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2012.352 ; gain = 1102.395
set_property PROGRAM.FILE {C:/Users/elo102/Downloads/Lab3_almostthere.xpr/Lab3/Lab3.runs/impl_1/top_lab3.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/elo102/Downloads/Lab3_almostthere.xpr/Lab3/Lab3.runs/impl_1/top_lab3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Jan 30 10:55:09 2024] Launched synth_1...
Run output will be captured here: C:/Users/elo102/Downloads/Lab3_almostthere.xpr/Lab3/Lab3.runs/synth_1/runme.log
[Tue Jan 30 10:55:09 2024] Launched impl_1...
Run output will be captured here: C:/Users/elo102/Downloads/Lab3_almostthere.xpr/Lab3/Lab3.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A75AB5A
set_property PROGRAM.FILE {C:/Users/elo102/Downloads/Lab3_almostthere.xpr/Lab3/Lab3.runs/impl_1/top_lab3.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/elo102/Downloads/Lab3_almostthere.xpr/Lab3/Lab3.runs/impl_1/top_lab3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Jan 30 11:02:41 2024] Launched synth_1...
Run output will be captured here: C:/Users/elo102/Downloads/Lab3_almostthere.xpr/Lab3/Lab3.runs/synth_1/runme.log
[Tue Jan 30 11:02:41 2024] Launched impl_1...
Run output will be captured here: C:/Users/elo102/Downloads/Lab3_almostthere.xpr/Lab3/Lab3.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/elo102/Downloads/Lab3_almostthere.xpr/Lab3/Lab3.runs/impl_1/top_lab3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Jan 30 11:14:03 2024] Launched synth_1...
Run output will be captured here: C:/Users/elo102/Downloads/Lab3_almostthere.xpr/Lab3/Lab3.runs/synth_1/runme.log
[Tue Jan 30 11:14:03 2024] Launched impl_1...
Run output will be captured here: C:/Users/elo102/Downloads/Lab3_almostthere.xpr/Lab3/Lab3.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/elo102/Downloads/Lab3_almostthere.xpr/Lab3/Lab3.runs/impl_1/top_lab3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Jan 30 11:16:54 2024] Launched synth_1...
Run output will be captured here: C:/Users/elo102/Downloads/Lab3_almostthere.xpr/Lab3/Lab3.runs/synth_1/runme.log
[Tue Jan 30 11:16:54 2024] Launched impl_1...
Run output will be captured here: C:/Users/elo102/Downloads/Lab3_almostthere.xpr/Lab3/Lab3.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A75AB5A
set_property PROGRAM.FILE {C:/Users/elo102/Downloads/Lab3_almostthere.xpr/Lab3/Lab3.runs/impl_1/top_lab3.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/elo102/Downloads/Lab3_almostthere.xpr/Lab3/Lab3.runs/impl_1/top_lab3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Jan 30 11:28:42 2024] Launched synth_1...
Run output will be captured here: C:/Users/elo102/Downloads/Lab3_almostthere.xpr/Lab3/Lab3.runs/synth_1/runme.log
[Tue Jan 30 11:28:42 2024] Launched impl_1...
Run output will be captured here: C:/Users/elo102/Downloads/Lab3_almostthere.xpr/Lab3/Lab3.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A75AB5A
set_property PROGRAM.FILE {C:/Users/elo102/Downloads/Lab3_almostthere.xpr/Lab3/Lab3.runs/impl_1/top_lab3.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/elo102/Downloads/Lab3_almostthere.xpr/Lab3/Lab3.runs/impl_1/top_lab3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Jan 30 11:39:06 2024] Launched synth_1...
Run output will be captured here: C:/Users/elo102/Downloads/Lab3_almostthere.xpr/Lab3/Lab3.runs/synth_1/runme.log
[Tue Jan 30 11:39:06 2024] Launched impl_1...
Run output will be captured here: C:/Users/elo102/Downloads/Lab3_almostthere.xpr/Lab3/Lab3.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Jan 30 11:40:00 2024] Launched synth_1...
Run output will be captured here: C:/Users/elo102/Downloads/Lab3_almostthere.xpr/Lab3/Lab3.runs/synth_1/runme.log
[Tue Jan 30 11:40:00 2024] Launched impl_1...
Run output will be captured here: C:/Users/elo102/Downloads/Lab3_almostthere.xpr/Lab3/Lab3.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A75AB5A
set_property PROGRAM.FILE {C:/Users/elo102/Downloads/Lab3_almostthere.xpr/Lab3/Lab3.runs/impl_1/top_lab3.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/elo102/Downloads/Lab3_almostthere.xpr/Lab3/Lab3.runs/impl_1/top_lab3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
archive_project C:/Users/elo102/Downloads/Lab3DONE.xpr.zip -temp_dir C:/Users/elo102/Downloads/Lab3_almostthere.xpr/Lab3/.Xil/Vivado-7884-BELSPC0058 -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/elo102/Downloads/Lab3_almostthere.xpr/Lab3/.Xil/Vivado-7884-BELSPC0058' for archiving project
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/elo102/Downloads/Lab3_almostthere.xpr/Lab3/.Xil/Vivado-7884-BELSPC0058/PrjAr/_X_'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
