// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.3
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="memcpyHW,hls_ip_2015_3,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.750000,HLS_SYN_LAT=66,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=41,HLS_SYN_LUT=71}" *)

module memcpyHW (
        ap_clk,
        ap_rst,
        dataStream_V_dout,
        dataStream_V_empty_n,
        dataStream_V_read,
        offsetStream_V_dout,
        offsetStream_V_empty_n,
        offsetStream_V_read,
        m_req_din,
        m_req_full_n,
        m_req_write,
        m_rsp_empty_n,
        m_rsp_read,
        m_address,
        m_datain,
        m_dataout,
        m_size,
        wr
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 34'b1;
parameter    ap_ST_pp0_stg0_fsm_1 = 34'b10;
parameter    ap_ST_pp0_stg1_fsm_2 = 34'b100;
parameter    ap_ST_pp0_stg2_fsm_3 = 34'b1000;
parameter    ap_ST_pp0_stg3_fsm_4 = 34'b10000;
parameter    ap_ST_pp0_stg4_fsm_5 = 34'b100000;
parameter    ap_ST_pp0_stg5_fsm_6 = 34'b1000000;
parameter    ap_ST_pp0_stg6_fsm_7 = 34'b10000000;
parameter    ap_ST_pp0_stg7_fsm_8 = 34'b100000000;
parameter    ap_ST_pp0_stg8_fsm_9 = 34'b1000000000;
parameter    ap_ST_pp0_stg9_fsm_10 = 34'b10000000000;
parameter    ap_ST_pp0_stg10_fsm_11 = 34'b100000000000;
parameter    ap_ST_pp0_stg11_fsm_12 = 34'b1000000000000;
parameter    ap_ST_pp0_stg12_fsm_13 = 34'b10000000000000;
parameter    ap_ST_pp0_stg13_fsm_14 = 34'b100000000000000;
parameter    ap_ST_pp0_stg14_fsm_15 = 34'b1000000000000000;
parameter    ap_ST_pp0_stg15_fsm_16 = 34'b10000000000000000;
parameter    ap_ST_pp0_stg16_fsm_17 = 34'b100000000000000000;
parameter    ap_ST_pp0_stg17_fsm_18 = 34'b1000000000000000000;
parameter    ap_ST_pp0_stg18_fsm_19 = 34'b10000000000000000000;
parameter    ap_ST_pp0_stg19_fsm_20 = 34'b100000000000000000000;
parameter    ap_ST_pp0_stg20_fsm_21 = 34'b1000000000000000000000;
parameter    ap_ST_pp0_stg21_fsm_22 = 34'b10000000000000000000000;
parameter    ap_ST_pp0_stg22_fsm_23 = 34'b100000000000000000000000;
parameter    ap_ST_pp0_stg23_fsm_24 = 34'b1000000000000000000000000;
parameter    ap_ST_pp0_stg24_fsm_25 = 34'b10000000000000000000000000;
parameter    ap_ST_pp0_stg25_fsm_26 = 34'b100000000000000000000000000;
parameter    ap_ST_pp0_stg26_fsm_27 = 34'b1000000000000000000000000000;
parameter    ap_ST_pp0_stg27_fsm_28 = 34'b10000000000000000000000000000;
parameter    ap_ST_pp0_stg28_fsm_29 = 34'b100000000000000000000000000000;
parameter    ap_ST_pp0_stg29_fsm_30 = 34'b1000000000000000000000000000000;
parameter    ap_ST_pp0_stg30_fsm_31 = 34'b10000000000000000000000000000000;
parameter    ap_ST_pp0_stg31_fsm_32 = 34'b100000000000000000000000000000000;
parameter    ap_ST_st35_fsm_33 = 34'b1000000000000000000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv32_14 = 32'b10100;
parameter    ap_const_lv32_15 = 32'b10101;
parameter    ap_const_lv32_16 = 32'b10110;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_19 = 32'b11001;
parameter    ap_const_lv32_1A = 32'b11010;
parameter    ap_const_lv32_1B = 32'b11011;
parameter    ap_const_lv32_1C = 32'b11100;
parameter    ap_const_lv32_1D = 32'b11101;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input  [31:0] dataStream_V_dout;
input   dataStream_V_empty_n;
output   dataStream_V_read;
input  [31:0] offsetStream_V_dout;
input   offsetStream_V_empty_n;
output   offsetStream_V_read;
output   m_req_din;
input   m_req_full_n;
output   m_req_write;
input   m_rsp_empty_n;
output   m_rsp_read;
output  [31:0] m_address;
input  [31:0] m_datain;
output  [31:0] m_dataout;
output  [31:0] m_size;
input   wr;

reg dataStream_V_read;
reg offsetStream_V_read;
reg m_req_din;
reg m_req_write;
reg   [1:0] i_reg_99;
wire   [0:0] wr_read_read_fu_72_p2;
(* fsm_encoding = "none" *) reg   [33:0] ap_CS_fsm = 34'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_73;
wire   [0:0] exitcond8_fu_110_p2;
reg   [0:0] exitcond8_reg_137;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_1;
reg    ap_sig_bdd_83;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_sig_bdd_94;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
wire   [1:0] i_1_fu_116_p2;
reg   [1:0] i_1_reg_141;
reg    ap_sig_cseq_ST_pp0_stg1_fsm_2;
reg    ap_sig_bdd_111;
reg    ap_sig_bdd_121;
reg    ap_sig_cseq_ST_pp0_stg31_fsm_32;
reg    ap_sig_bdd_134;
reg    ap_sig_bdd_137;
reg   [1:0] i_phi_fu_103_p4;
wire  signed [63:0] tmp_9_fu_122_p1;
reg    ap_sig_cseq_ST_pp0_stg2_fsm_3;
reg    ap_sig_bdd_163;
reg    ap_sig_cseq_ST_pp0_stg3_fsm_4;
reg    ap_sig_bdd_174;
reg    ap_sig_cseq_ST_pp0_stg4_fsm_5;
reg    ap_sig_bdd_185;
reg    ap_sig_cseq_ST_pp0_stg5_fsm_6;
reg    ap_sig_bdd_196;
reg    ap_sig_cseq_ST_pp0_stg6_fsm_7;
reg    ap_sig_bdd_207;
reg    ap_sig_cseq_ST_pp0_stg7_fsm_8;
reg    ap_sig_bdd_218;
reg    ap_sig_cseq_ST_pp0_stg8_fsm_9;
reg    ap_sig_bdd_229;
reg    ap_sig_cseq_ST_pp0_stg9_fsm_10;
reg    ap_sig_bdd_240;
reg    ap_sig_cseq_ST_pp0_stg10_fsm_11;
reg    ap_sig_bdd_251;
reg    ap_sig_cseq_ST_pp0_stg11_fsm_12;
reg    ap_sig_bdd_262;
reg    ap_sig_cseq_ST_pp0_stg12_fsm_13;
reg    ap_sig_bdd_273;
reg    ap_sig_cseq_ST_pp0_stg13_fsm_14;
reg    ap_sig_bdd_284;
reg    ap_sig_cseq_ST_pp0_stg14_fsm_15;
reg    ap_sig_bdd_295;
reg    ap_sig_cseq_ST_pp0_stg15_fsm_16;
reg    ap_sig_bdd_306;
reg    ap_sig_cseq_ST_pp0_stg16_fsm_17;
reg    ap_sig_bdd_317;
reg    ap_sig_cseq_ST_pp0_stg17_fsm_18;
reg    ap_sig_bdd_328;
reg    ap_sig_cseq_ST_pp0_stg18_fsm_19;
reg    ap_sig_bdd_339;
reg    ap_sig_cseq_ST_pp0_stg19_fsm_20;
reg    ap_sig_bdd_350;
reg    ap_sig_cseq_ST_pp0_stg20_fsm_21;
reg    ap_sig_bdd_361;
reg    ap_sig_cseq_ST_pp0_stg21_fsm_22;
reg    ap_sig_bdd_372;
reg    ap_sig_cseq_ST_pp0_stg22_fsm_23;
reg    ap_sig_bdd_383;
reg    ap_sig_cseq_ST_pp0_stg23_fsm_24;
reg    ap_sig_bdd_394;
reg    ap_sig_cseq_ST_pp0_stg24_fsm_25;
reg    ap_sig_bdd_405;
reg    ap_sig_cseq_ST_pp0_stg25_fsm_26;
reg    ap_sig_bdd_416;
reg    ap_sig_cseq_ST_pp0_stg26_fsm_27;
reg    ap_sig_bdd_427;
reg    ap_sig_cseq_ST_pp0_stg27_fsm_28;
reg    ap_sig_bdd_438;
reg    ap_sig_cseq_ST_pp0_stg28_fsm_29;
reg    ap_sig_bdd_449;
reg    ap_sig_cseq_ST_pp0_stg29_fsm_30;
reg    ap_sig_bdd_460;
reg    ap_sig_cseq_ST_pp0_stg30_fsm_31;
reg    ap_sig_bdd_471;
reg   [33:0] ap_NS_fsm;




/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(ap_sig_bdd_94 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(exitcond8_fu_110_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((exitcond8_reg_137 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg31_fsm_32) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg31_fsm_32) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & ~(exitcond8_reg_137 == ap_const_lv1_0)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_94 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & (exitcond8_reg_137 == ap_const_lv1_0))) begin
        i_reg_99 <= i_1_reg_141;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) begin
        i_reg_99 <= ap_const_lv2_0;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(ap_sig_bdd_94 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        exitcond8_reg_137 <= exitcond8_fu_110_p2;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_94 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        i_1_reg_141 <= i_1_fu_116_p2;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_1 assign process. ///
always @ (ap_sig_bdd_83) begin
    if (ap_sig_bdd_83) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg10_fsm_11 assign process. ///
always @ (ap_sig_bdd_251) begin
    if (ap_sig_bdd_251) begin
        ap_sig_cseq_ST_pp0_stg10_fsm_11 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg10_fsm_11 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg11_fsm_12 assign process. ///
always @ (ap_sig_bdd_262) begin
    if (ap_sig_bdd_262) begin
        ap_sig_cseq_ST_pp0_stg11_fsm_12 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg11_fsm_12 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg12_fsm_13 assign process. ///
always @ (ap_sig_bdd_273) begin
    if (ap_sig_bdd_273) begin
        ap_sig_cseq_ST_pp0_stg12_fsm_13 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg12_fsm_13 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg13_fsm_14 assign process. ///
always @ (ap_sig_bdd_284) begin
    if (ap_sig_bdd_284) begin
        ap_sig_cseq_ST_pp0_stg13_fsm_14 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg13_fsm_14 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg14_fsm_15 assign process. ///
always @ (ap_sig_bdd_295) begin
    if (ap_sig_bdd_295) begin
        ap_sig_cseq_ST_pp0_stg14_fsm_15 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg14_fsm_15 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg15_fsm_16 assign process. ///
always @ (ap_sig_bdd_306) begin
    if (ap_sig_bdd_306) begin
        ap_sig_cseq_ST_pp0_stg15_fsm_16 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg15_fsm_16 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg16_fsm_17 assign process. ///
always @ (ap_sig_bdd_317) begin
    if (ap_sig_bdd_317) begin
        ap_sig_cseq_ST_pp0_stg16_fsm_17 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg16_fsm_17 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg17_fsm_18 assign process. ///
always @ (ap_sig_bdd_328) begin
    if (ap_sig_bdd_328) begin
        ap_sig_cseq_ST_pp0_stg17_fsm_18 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg17_fsm_18 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg18_fsm_19 assign process. ///
always @ (ap_sig_bdd_339) begin
    if (ap_sig_bdd_339) begin
        ap_sig_cseq_ST_pp0_stg18_fsm_19 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg18_fsm_19 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg19_fsm_20 assign process. ///
always @ (ap_sig_bdd_350) begin
    if (ap_sig_bdd_350) begin
        ap_sig_cseq_ST_pp0_stg19_fsm_20 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg19_fsm_20 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg1_fsm_2 assign process. ///
always @ (ap_sig_bdd_111) begin
    if (ap_sig_bdd_111) begin
        ap_sig_cseq_ST_pp0_stg1_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg1_fsm_2 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg20_fsm_21 assign process. ///
always @ (ap_sig_bdd_361) begin
    if (ap_sig_bdd_361) begin
        ap_sig_cseq_ST_pp0_stg20_fsm_21 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg20_fsm_21 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg21_fsm_22 assign process. ///
always @ (ap_sig_bdd_372) begin
    if (ap_sig_bdd_372) begin
        ap_sig_cseq_ST_pp0_stg21_fsm_22 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg21_fsm_22 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg22_fsm_23 assign process. ///
always @ (ap_sig_bdd_383) begin
    if (ap_sig_bdd_383) begin
        ap_sig_cseq_ST_pp0_stg22_fsm_23 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg22_fsm_23 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg23_fsm_24 assign process. ///
always @ (ap_sig_bdd_394) begin
    if (ap_sig_bdd_394) begin
        ap_sig_cseq_ST_pp0_stg23_fsm_24 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg23_fsm_24 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg24_fsm_25 assign process. ///
always @ (ap_sig_bdd_405) begin
    if (ap_sig_bdd_405) begin
        ap_sig_cseq_ST_pp0_stg24_fsm_25 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg24_fsm_25 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg25_fsm_26 assign process. ///
always @ (ap_sig_bdd_416) begin
    if (ap_sig_bdd_416) begin
        ap_sig_cseq_ST_pp0_stg25_fsm_26 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg25_fsm_26 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg26_fsm_27 assign process. ///
always @ (ap_sig_bdd_427) begin
    if (ap_sig_bdd_427) begin
        ap_sig_cseq_ST_pp0_stg26_fsm_27 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg26_fsm_27 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg27_fsm_28 assign process. ///
always @ (ap_sig_bdd_438) begin
    if (ap_sig_bdd_438) begin
        ap_sig_cseq_ST_pp0_stg27_fsm_28 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg27_fsm_28 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg28_fsm_29 assign process. ///
always @ (ap_sig_bdd_449) begin
    if (ap_sig_bdd_449) begin
        ap_sig_cseq_ST_pp0_stg28_fsm_29 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg28_fsm_29 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg29_fsm_30 assign process. ///
always @ (ap_sig_bdd_460) begin
    if (ap_sig_bdd_460) begin
        ap_sig_cseq_ST_pp0_stg29_fsm_30 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg29_fsm_30 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg2_fsm_3 assign process. ///
always @ (ap_sig_bdd_163) begin
    if (ap_sig_bdd_163) begin
        ap_sig_cseq_ST_pp0_stg2_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg2_fsm_3 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg30_fsm_31 assign process. ///
always @ (ap_sig_bdd_471) begin
    if (ap_sig_bdd_471) begin
        ap_sig_cseq_ST_pp0_stg30_fsm_31 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg30_fsm_31 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg31_fsm_32 assign process. ///
always @ (ap_sig_bdd_134) begin
    if (ap_sig_bdd_134) begin
        ap_sig_cseq_ST_pp0_stg31_fsm_32 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg31_fsm_32 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg3_fsm_4 assign process. ///
always @ (ap_sig_bdd_174) begin
    if (ap_sig_bdd_174) begin
        ap_sig_cseq_ST_pp0_stg3_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg3_fsm_4 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg4_fsm_5 assign process. ///
always @ (ap_sig_bdd_185) begin
    if (ap_sig_bdd_185) begin
        ap_sig_cseq_ST_pp0_stg4_fsm_5 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg4_fsm_5 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg5_fsm_6 assign process. ///
always @ (ap_sig_bdd_196) begin
    if (ap_sig_bdd_196) begin
        ap_sig_cseq_ST_pp0_stg5_fsm_6 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg5_fsm_6 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg6_fsm_7 assign process. ///
always @ (ap_sig_bdd_207) begin
    if (ap_sig_bdd_207) begin
        ap_sig_cseq_ST_pp0_stg6_fsm_7 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg6_fsm_7 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg7_fsm_8 assign process. ///
always @ (ap_sig_bdd_218) begin
    if (ap_sig_bdd_218) begin
        ap_sig_cseq_ST_pp0_stg7_fsm_8 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg7_fsm_8 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg8_fsm_9 assign process. ///
always @ (ap_sig_bdd_229) begin
    if (ap_sig_bdd_229) begin
        ap_sig_cseq_ST_pp0_stg8_fsm_9 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg8_fsm_9 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg9_fsm_10 assign process. ///
always @ (ap_sig_bdd_240) begin
    if (ap_sig_bdd_240) begin
        ap_sig_cseq_ST_pp0_stg9_fsm_10 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg9_fsm_10 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm_0 assign process. ///
always @ (ap_sig_bdd_73) begin
    if (ap_sig_bdd_73) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

/// dataStream_V_read assign process. ///
always @ (exitcond8_reg_137 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_94 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_sig_bdd_121 or ap_sig_cseq_ST_pp0_stg31_fsm_32 or ap_sig_bdd_137 or ap_sig_cseq_ST_pp0_stg2_fsm_3 or ap_sig_cseq_ST_pp0_stg3_fsm_4 or ap_sig_cseq_ST_pp0_stg4_fsm_5 or ap_sig_cseq_ST_pp0_stg5_fsm_6 or ap_sig_cseq_ST_pp0_stg6_fsm_7 or ap_sig_cseq_ST_pp0_stg7_fsm_8 or ap_sig_cseq_ST_pp0_stg8_fsm_9 or ap_sig_cseq_ST_pp0_stg9_fsm_10 or ap_sig_cseq_ST_pp0_stg10_fsm_11 or ap_sig_cseq_ST_pp0_stg11_fsm_12 or ap_sig_cseq_ST_pp0_stg12_fsm_13 or ap_sig_cseq_ST_pp0_stg13_fsm_14 or ap_sig_cseq_ST_pp0_stg14_fsm_15 or ap_sig_cseq_ST_pp0_stg15_fsm_16 or ap_sig_cseq_ST_pp0_stg16_fsm_17 or ap_sig_cseq_ST_pp0_stg17_fsm_18 or ap_sig_cseq_ST_pp0_stg18_fsm_19 or ap_sig_cseq_ST_pp0_stg19_fsm_20 or ap_sig_cseq_ST_pp0_stg20_fsm_21 or ap_sig_cseq_ST_pp0_stg21_fsm_22 or ap_sig_cseq_ST_pp0_stg22_fsm_23 or ap_sig_cseq_ST_pp0_stg23_fsm_24 or ap_sig_cseq_ST_pp0_stg24_fsm_25 or ap_sig_cseq_ST_pp0_stg25_fsm_26 or ap_sig_cseq_ST_pp0_stg26_fsm_27 or ap_sig_cseq_ST_pp0_stg27_fsm_28 or ap_sig_cseq_ST_pp0_stg28_fsm_29 or ap_sig_cseq_ST_pp0_stg29_fsm_30 or ap_sig_cseq_ST_pp0_stg30_fsm_31) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_94 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_121)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg4_fsm_5)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg5_fsm_6)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg6_fsm_7)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg7_fsm_8)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg8_fsm_9)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg9_fsm_10)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg10_fsm_11)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg11_fsm_12)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg12_fsm_13)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg13_fsm_14)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg14_fsm_15)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg15_fsm_16)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg16_fsm_17)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg17_fsm_18)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg18_fsm_19)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg19_fsm_20)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg20_fsm_21)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg21_fsm_22)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg22_fsm_23)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg23_fsm_24)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg24_fsm_25)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg25_fsm_26)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg26_fsm_27)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg27_fsm_28)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg28_fsm_29)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg29_fsm_30)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg30_fsm_31)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond8_reg_137 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg31_fsm_32) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137)))) begin
        dataStream_V_read = ap_const_logic_1;
    end else begin
        dataStream_V_read = ap_const_logic_0;
    end
end

/// i_phi_fu_103_p4 assign process. ///
always @ (i_reg_99 or exitcond8_reg_137 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or i_1_reg_141) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond8_reg_137 == ap_const_lv1_0))) begin
        i_phi_fu_103_p4 = i_1_reg_141;
    end else begin
        i_phi_fu_103_p4 = i_reg_99;
    end
end

/// m_req_din assign process. ///
always @ (wr_read_read_fu_72_p2 or exitcond8_reg_137 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_94 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_sig_bdd_121 or ap_sig_cseq_ST_pp0_stg31_fsm_32 or ap_sig_bdd_137 or ap_sig_cseq_ST_pp0_stg2_fsm_3 or ap_sig_cseq_ST_pp0_stg3_fsm_4 or ap_sig_cseq_ST_pp0_stg4_fsm_5 or ap_sig_cseq_ST_pp0_stg5_fsm_6 or ap_sig_cseq_ST_pp0_stg6_fsm_7 or ap_sig_cseq_ST_pp0_stg7_fsm_8 or ap_sig_cseq_ST_pp0_stg8_fsm_9 or ap_sig_cseq_ST_pp0_stg9_fsm_10 or ap_sig_cseq_ST_pp0_stg10_fsm_11 or ap_sig_cseq_ST_pp0_stg11_fsm_12 or ap_sig_cseq_ST_pp0_stg12_fsm_13 or ap_sig_cseq_ST_pp0_stg13_fsm_14 or ap_sig_cseq_ST_pp0_stg14_fsm_15 or ap_sig_cseq_ST_pp0_stg15_fsm_16 or ap_sig_cseq_ST_pp0_stg16_fsm_17 or ap_sig_cseq_ST_pp0_stg17_fsm_18 or ap_sig_cseq_ST_pp0_stg18_fsm_19 or ap_sig_cseq_ST_pp0_stg19_fsm_20 or ap_sig_cseq_ST_pp0_stg20_fsm_21 or ap_sig_cseq_ST_pp0_stg21_fsm_22 or ap_sig_cseq_ST_pp0_stg22_fsm_23 or ap_sig_cseq_ST_pp0_stg23_fsm_24 or ap_sig_cseq_ST_pp0_stg24_fsm_25 or ap_sig_cseq_ST_pp0_stg25_fsm_26 or ap_sig_cseq_ST_pp0_stg26_fsm_27 or ap_sig_cseq_ST_pp0_stg27_fsm_28 or ap_sig_cseq_ST_pp0_stg28_fsm_29 or ap_sig_cseq_ST_pp0_stg29_fsm_30 or ap_sig_cseq_ST_pp0_stg30_fsm_31) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(wr_read_read_fu_72_p2 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_121)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(wr_read_read_fu_72_p2 == ap_const_lv1_0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(wr_read_read_fu_72_p2 == ap_const_lv1_0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(wr_read_read_fu_72_p2 == ap_const_lv1_0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg4_fsm_5)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(wr_read_read_fu_72_p2 == ap_const_lv1_0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg5_fsm_6)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(wr_read_read_fu_72_p2 == ap_const_lv1_0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg6_fsm_7)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(wr_read_read_fu_72_p2 == ap_const_lv1_0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg7_fsm_8)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(wr_read_read_fu_72_p2 == ap_const_lv1_0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg8_fsm_9)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(wr_read_read_fu_72_p2 == ap_const_lv1_0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg9_fsm_10)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(wr_read_read_fu_72_p2 == ap_const_lv1_0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg10_fsm_11)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(wr_read_read_fu_72_p2 == ap_const_lv1_0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg11_fsm_12)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(wr_read_read_fu_72_p2 == ap_const_lv1_0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg12_fsm_13)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(wr_read_read_fu_72_p2 == ap_const_lv1_0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg13_fsm_14)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(wr_read_read_fu_72_p2 == ap_const_lv1_0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg14_fsm_15)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(wr_read_read_fu_72_p2 == ap_const_lv1_0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg15_fsm_16)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(wr_read_read_fu_72_p2 == ap_const_lv1_0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg16_fsm_17)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(wr_read_read_fu_72_p2 == ap_const_lv1_0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg17_fsm_18)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(wr_read_read_fu_72_p2 == ap_const_lv1_0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg18_fsm_19)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(wr_read_read_fu_72_p2 == ap_const_lv1_0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg19_fsm_20)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(wr_read_read_fu_72_p2 == ap_const_lv1_0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg20_fsm_21)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(wr_read_read_fu_72_p2 == ap_const_lv1_0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg21_fsm_22)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(wr_read_read_fu_72_p2 == ap_const_lv1_0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg22_fsm_23)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(wr_read_read_fu_72_p2 == ap_const_lv1_0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg23_fsm_24)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(wr_read_read_fu_72_p2 == ap_const_lv1_0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg24_fsm_25)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(wr_read_read_fu_72_p2 == ap_const_lv1_0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg25_fsm_26)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(wr_read_read_fu_72_p2 == ap_const_lv1_0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg26_fsm_27)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(wr_read_read_fu_72_p2 == ap_const_lv1_0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg27_fsm_28)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(wr_read_read_fu_72_p2 == ap_const_lv1_0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg28_fsm_29)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(wr_read_read_fu_72_p2 == ap_const_lv1_0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg29_fsm_30)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(wr_read_read_fu_72_p2 == ap_const_lv1_0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg30_fsm_31)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(wr_read_read_fu_72_p2 == ap_const_lv1_0) & (exitcond8_reg_137 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg31_fsm_32) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(wr_read_read_fu_72_p2 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_94 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        m_req_din = ap_const_logic_1;
    end else begin
        m_req_din = ap_const_logic_0;
    end
end

/// m_req_write assign process. ///
always @ (wr_read_read_fu_72_p2 or exitcond8_reg_137 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_94 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_sig_bdd_121 or ap_sig_cseq_ST_pp0_stg31_fsm_32 or ap_sig_bdd_137 or ap_sig_cseq_ST_pp0_stg2_fsm_3 or ap_sig_cseq_ST_pp0_stg3_fsm_4 or ap_sig_cseq_ST_pp0_stg4_fsm_5 or ap_sig_cseq_ST_pp0_stg5_fsm_6 or ap_sig_cseq_ST_pp0_stg6_fsm_7 or ap_sig_cseq_ST_pp0_stg7_fsm_8 or ap_sig_cseq_ST_pp0_stg8_fsm_9 or ap_sig_cseq_ST_pp0_stg9_fsm_10 or ap_sig_cseq_ST_pp0_stg10_fsm_11 or ap_sig_cseq_ST_pp0_stg11_fsm_12 or ap_sig_cseq_ST_pp0_stg12_fsm_13 or ap_sig_cseq_ST_pp0_stg13_fsm_14 or ap_sig_cseq_ST_pp0_stg14_fsm_15 or ap_sig_cseq_ST_pp0_stg15_fsm_16 or ap_sig_cseq_ST_pp0_stg16_fsm_17 or ap_sig_cseq_ST_pp0_stg17_fsm_18 or ap_sig_cseq_ST_pp0_stg18_fsm_19 or ap_sig_cseq_ST_pp0_stg19_fsm_20 or ap_sig_cseq_ST_pp0_stg20_fsm_21 or ap_sig_cseq_ST_pp0_stg21_fsm_22 or ap_sig_cseq_ST_pp0_stg22_fsm_23 or ap_sig_cseq_ST_pp0_stg23_fsm_24 or ap_sig_cseq_ST_pp0_stg24_fsm_25 or ap_sig_cseq_ST_pp0_stg25_fsm_26 or ap_sig_cseq_ST_pp0_stg26_fsm_27 or ap_sig_cseq_ST_pp0_stg27_fsm_28 or ap_sig_cseq_ST_pp0_stg28_fsm_29 or ap_sig_cseq_ST_pp0_stg29_fsm_30 or ap_sig_cseq_ST_pp0_stg30_fsm_31) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(wr_read_read_fu_72_p2 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_121)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(wr_read_read_fu_72_p2 == ap_const_lv1_0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(wr_read_read_fu_72_p2 == ap_const_lv1_0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(wr_read_read_fu_72_p2 == ap_const_lv1_0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg4_fsm_5)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(wr_read_read_fu_72_p2 == ap_const_lv1_0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg5_fsm_6)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(wr_read_read_fu_72_p2 == ap_const_lv1_0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg6_fsm_7)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(wr_read_read_fu_72_p2 == ap_const_lv1_0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg7_fsm_8)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(wr_read_read_fu_72_p2 == ap_const_lv1_0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg8_fsm_9)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(wr_read_read_fu_72_p2 == ap_const_lv1_0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg9_fsm_10)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(wr_read_read_fu_72_p2 == ap_const_lv1_0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg10_fsm_11)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(wr_read_read_fu_72_p2 == ap_const_lv1_0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg11_fsm_12)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(wr_read_read_fu_72_p2 == ap_const_lv1_0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg12_fsm_13)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(wr_read_read_fu_72_p2 == ap_const_lv1_0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg13_fsm_14)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(wr_read_read_fu_72_p2 == ap_const_lv1_0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg14_fsm_15)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(wr_read_read_fu_72_p2 == ap_const_lv1_0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg15_fsm_16)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(wr_read_read_fu_72_p2 == ap_const_lv1_0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg16_fsm_17)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(wr_read_read_fu_72_p2 == ap_const_lv1_0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg17_fsm_18)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(wr_read_read_fu_72_p2 == ap_const_lv1_0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg18_fsm_19)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(wr_read_read_fu_72_p2 == ap_const_lv1_0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg19_fsm_20)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(wr_read_read_fu_72_p2 == ap_const_lv1_0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg20_fsm_21)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(wr_read_read_fu_72_p2 == ap_const_lv1_0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg21_fsm_22)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(wr_read_read_fu_72_p2 == ap_const_lv1_0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg22_fsm_23)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(wr_read_read_fu_72_p2 == ap_const_lv1_0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg23_fsm_24)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(wr_read_read_fu_72_p2 == ap_const_lv1_0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg24_fsm_25)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(wr_read_read_fu_72_p2 == ap_const_lv1_0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg25_fsm_26)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(wr_read_read_fu_72_p2 == ap_const_lv1_0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg26_fsm_27)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(wr_read_read_fu_72_p2 == ap_const_lv1_0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg27_fsm_28)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(wr_read_read_fu_72_p2 == ap_const_lv1_0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg28_fsm_29)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(wr_read_read_fu_72_p2 == ap_const_lv1_0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg29_fsm_30)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(wr_read_read_fu_72_p2 == ap_const_lv1_0) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg30_fsm_31)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(wr_read_read_fu_72_p2 == ap_const_lv1_0) & (exitcond8_reg_137 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg31_fsm_32) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(wr_read_read_fu_72_p2 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_94 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        m_req_write = ap_const_logic_1;
    end else begin
        m_req_write = ap_const_logic_0;
    end
end

/// offsetStream_V_read assign process. ///
always @ (exitcond8_reg_137 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_sig_bdd_121) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (exitcond8_reg_137 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_121))) begin
        offsetStream_V_read = ap_const_logic_1;
    end else begin
        offsetStream_V_read = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_CS_fsm or exitcond8_fu_110_p2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_94 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_121 or ap_sig_bdd_137) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
        end
        ap_ST_pp0_stg0_fsm_1 : 
        begin
            if ((~(ap_sig_bdd_94 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_94 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(exitcond8_fu_110_p2 == ap_const_lv1_0)))) begin
                ap_NS_fsm = ap_ST_pp0_stg1_fsm_2;
            end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_94 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(exitcond8_fu_110_p2 == ap_const_lv1_0))) begin
                ap_NS_fsm = ap_ST_st35_fsm_33;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end
        end
        ap_ST_pp0_stg1_fsm_2 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_121)) begin
                ap_NS_fsm = ap_ST_pp0_stg2_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg1_fsm_2;
            end
        end
        ap_ST_pp0_stg2_fsm_3 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137)) begin
                ap_NS_fsm = ap_ST_pp0_stg3_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg2_fsm_3;
            end
        end
        ap_ST_pp0_stg3_fsm_4 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137)) begin
                ap_NS_fsm = ap_ST_pp0_stg4_fsm_5;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg3_fsm_4;
            end
        end
        ap_ST_pp0_stg4_fsm_5 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137)) begin
                ap_NS_fsm = ap_ST_pp0_stg5_fsm_6;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg4_fsm_5;
            end
        end
        ap_ST_pp0_stg5_fsm_6 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137)) begin
                ap_NS_fsm = ap_ST_pp0_stg6_fsm_7;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg5_fsm_6;
            end
        end
        ap_ST_pp0_stg6_fsm_7 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137)) begin
                ap_NS_fsm = ap_ST_pp0_stg7_fsm_8;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg6_fsm_7;
            end
        end
        ap_ST_pp0_stg7_fsm_8 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137)) begin
                ap_NS_fsm = ap_ST_pp0_stg8_fsm_9;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg7_fsm_8;
            end
        end
        ap_ST_pp0_stg8_fsm_9 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137)) begin
                ap_NS_fsm = ap_ST_pp0_stg9_fsm_10;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg8_fsm_9;
            end
        end
        ap_ST_pp0_stg9_fsm_10 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137)) begin
                ap_NS_fsm = ap_ST_pp0_stg10_fsm_11;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg9_fsm_10;
            end
        end
        ap_ST_pp0_stg10_fsm_11 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137)) begin
                ap_NS_fsm = ap_ST_pp0_stg11_fsm_12;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg10_fsm_11;
            end
        end
        ap_ST_pp0_stg11_fsm_12 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137)) begin
                ap_NS_fsm = ap_ST_pp0_stg12_fsm_13;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg11_fsm_12;
            end
        end
        ap_ST_pp0_stg12_fsm_13 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137)) begin
                ap_NS_fsm = ap_ST_pp0_stg13_fsm_14;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg12_fsm_13;
            end
        end
        ap_ST_pp0_stg13_fsm_14 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137)) begin
                ap_NS_fsm = ap_ST_pp0_stg14_fsm_15;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg13_fsm_14;
            end
        end
        ap_ST_pp0_stg14_fsm_15 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137)) begin
                ap_NS_fsm = ap_ST_pp0_stg15_fsm_16;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg14_fsm_15;
            end
        end
        ap_ST_pp0_stg15_fsm_16 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137)) begin
                ap_NS_fsm = ap_ST_pp0_stg16_fsm_17;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg15_fsm_16;
            end
        end
        ap_ST_pp0_stg16_fsm_17 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137)) begin
                ap_NS_fsm = ap_ST_pp0_stg17_fsm_18;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg16_fsm_17;
            end
        end
        ap_ST_pp0_stg17_fsm_18 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137)) begin
                ap_NS_fsm = ap_ST_pp0_stg18_fsm_19;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg17_fsm_18;
            end
        end
        ap_ST_pp0_stg18_fsm_19 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137)) begin
                ap_NS_fsm = ap_ST_pp0_stg19_fsm_20;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg18_fsm_19;
            end
        end
        ap_ST_pp0_stg19_fsm_20 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137)) begin
                ap_NS_fsm = ap_ST_pp0_stg20_fsm_21;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg19_fsm_20;
            end
        end
        ap_ST_pp0_stg20_fsm_21 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137)) begin
                ap_NS_fsm = ap_ST_pp0_stg21_fsm_22;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg20_fsm_21;
            end
        end
        ap_ST_pp0_stg21_fsm_22 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137)) begin
                ap_NS_fsm = ap_ST_pp0_stg22_fsm_23;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg21_fsm_22;
            end
        end
        ap_ST_pp0_stg22_fsm_23 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137)) begin
                ap_NS_fsm = ap_ST_pp0_stg23_fsm_24;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg22_fsm_23;
            end
        end
        ap_ST_pp0_stg23_fsm_24 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137)) begin
                ap_NS_fsm = ap_ST_pp0_stg24_fsm_25;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg23_fsm_24;
            end
        end
        ap_ST_pp0_stg24_fsm_25 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137)) begin
                ap_NS_fsm = ap_ST_pp0_stg25_fsm_26;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg24_fsm_25;
            end
        end
        ap_ST_pp0_stg25_fsm_26 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137)) begin
                ap_NS_fsm = ap_ST_pp0_stg26_fsm_27;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg25_fsm_26;
            end
        end
        ap_ST_pp0_stg26_fsm_27 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137)) begin
                ap_NS_fsm = ap_ST_pp0_stg27_fsm_28;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg26_fsm_27;
            end
        end
        ap_ST_pp0_stg27_fsm_28 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137)) begin
                ap_NS_fsm = ap_ST_pp0_stg28_fsm_29;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg27_fsm_28;
            end
        end
        ap_ST_pp0_stg28_fsm_29 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137)) begin
                ap_NS_fsm = ap_ST_pp0_stg29_fsm_30;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg28_fsm_29;
            end
        end
        ap_ST_pp0_stg29_fsm_30 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137)) begin
                ap_NS_fsm = ap_ST_pp0_stg30_fsm_31;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg29_fsm_30;
            end
        end
        ap_ST_pp0_stg30_fsm_31 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137)) begin
                ap_NS_fsm = ap_ST_pp0_stg31_fsm_32;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg30_fsm_31;
            end
        end
        ap_ST_pp0_stg31_fsm_32 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_137)) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg31_fsm_32;
            end
        end
        ap_ST_st35_fsm_33 : 
        begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end


/// ap_sig_bdd_111 assign process. ///
always @ (ap_CS_fsm) begin
    ap_sig_bdd_111 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end

/// ap_sig_bdd_121 assign process. ///
always @ (dataStream_V_empty_n or offsetStream_V_empty_n or m_req_full_n or wr_read_read_fu_72_p2 or exitcond8_reg_137) begin
    ap_sig_bdd_121 = (((dataStream_V_empty_n == ap_const_logic_0) & (exitcond8_reg_137 == ap_const_lv1_0)) | ((exitcond8_reg_137 == ap_const_lv1_0) & (offsetStream_V_empty_n == ap_const_logic_0)) | ((m_req_full_n == ap_const_logic_0) & ~(wr_read_read_fu_72_p2 == ap_const_lv1_0) & (exitcond8_reg_137 == ap_const_lv1_0)));
end

/// ap_sig_bdd_134 assign process. ///
always @ (ap_CS_fsm) begin
    ap_sig_bdd_134 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_20]);
end

/// ap_sig_bdd_137 assign process. ///
always @ (dataStream_V_empty_n or m_req_full_n or wr_read_read_fu_72_p2 or exitcond8_reg_137) begin
    ap_sig_bdd_137 = (((dataStream_V_empty_n == ap_const_logic_0) & (exitcond8_reg_137 == ap_const_lv1_0)) | ((m_req_full_n == ap_const_logic_0) & ~(wr_read_read_fu_72_p2 == ap_const_lv1_0) & (exitcond8_reg_137 == ap_const_lv1_0)));
end

/// ap_sig_bdd_163 assign process. ///
always @ (ap_CS_fsm) begin
    ap_sig_bdd_163 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end

/// ap_sig_bdd_174 assign process. ///
always @ (ap_CS_fsm) begin
    ap_sig_bdd_174 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end

/// ap_sig_bdd_185 assign process. ///
always @ (ap_CS_fsm) begin
    ap_sig_bdd_185 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5]);
end

/// ap_sig_bdd_196 assign process. ///
always @ (ap_CS_fsm) begin
    ap_sig_bdd_196 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_6]);
end

/// ap_sig_bdd_207 assign process. ///
always @ (ap_CS_fsm) begin
    ap_sig_bdd_207 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_7]);
end

/// ap_sig_bdd_218 assign process. ///
always @ (ap_CS_fsm) begin
    ap_sig_bdd_218 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_8]);
end

/// ap_sig_bdd_229 assign process. ///
always @ (ap_CS_fsm) begin
    ap_sig_bdd_229 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_9]);
end

/// ap_sig_bdd_240 assign process. ///
always @ (ap_CS_fsm) begin
    ap_sig_bdd_240 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_A]);
end

/// ap_sig_bdd_251 assign process. ///
always @ (ap_CS_fsm) begin
    ap_sig_bdd_251 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_B]);
end

/// ap_sig_bdd_262 assign process. ///
always @ (ap_CS_fsm) begin
    ap_sig_bdd_262 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_C]);
end

/// ap_sig_bdd_273 assign process. ///
always @ (ap_CS_fsm) begin
    ap_sig_bdd_273 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_D]);
end

/// ap_sig_bdd_284 assign process. ///
always @ (ap_CS_fsm) begin
    ap_sig_bdd_284 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_E]);
end

/// ap_sig_bdd_295 assign process. ///
always @ (ap_CS_fsm) begin
    ap_sig_bdd_295 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_F]);
end

/// ap_sig_bdd_306 assign process. ///
always @ (ap_CS_fsm) begin
    ap_sig_bdd_306 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_10]);
end

/// ap_sig_bdd_317 assign process. ///
always @ (ap_CS_fsm) begin
    ap_sig_bdd_317 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_11]);
end

/// ap_sig_bdd_328 assign process. ///
always @ (ap_CS_fsm) begin
    ap_sig_bdd_328 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_12]);
end

/// ap_sig_bdd_339 assign process. ///
always @ (ap_CS_fsm) begin
    ap_sig_bdd_339 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_13]);
end

/// ap_sig_bdd_350 assign process. ///
always @ (ap_CS_fsm) begin
    ap_sig_bdd_350 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_14]);
end

/// ap_sig_bdd_361 assign process. ///
always @ (ap_CS_fsm) begin
    ap_sig_bdd_361 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_15]);
end

/// ap_sig_bdd_372 assign process. ///
always @ (ap_CS_fsm) begin
    ap_sig_bdd_372 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_16]);
end

/// ap_sig_bdd_383 assign process. ///
always @ (ap_CS_fsm) begin
    ap_sig_bdd_383 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_17]);
end

/// ap_sig_bdd_394 assign process. ///
always @ (ap_CS_fsm) begin
    ap_sig_bdd_394 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_18]);
end

/// ap_sig_bdd_405 assign process. ///
always @ (ap_CS_fsm) begin
    ap_sig_bdd_405 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_19]);
end

/// ap_sig_bdd_416 assign process. ///
always @ (ap_CS_fsm) begin
    ap_sig_bdd_416 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1A]);
end

/// ap_sig_bdd_427 assign process. ///
always @ (ap_CS_fsm) begin
    ap_sig_bdd_427 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1B]);
end

/// ap_sig_bdd_438 assign process. ///
always @ (ap_CS_fsm) begin
    ap_sig_bdd_438 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1C]);
end

/// ap_sig_bdd_449 assign process. ///
always @ (ap_CS_fsm) begin
    ap_sig_bdd_449 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1D]);
end

/// ap_sig_bdd_460 assign process. ///
always @ (ap_CS_fsm) begin
    ap_sig_bdd_460 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1E]);
end

/// ap_sig_bdd_471 assign process. ///
always @ (ap_CS_fsm) begin
    ap_sig_bdd_471 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1F]);
end

/// ap_sig_bdd_73 assign process. ///
always @ (ap_CS_fsm) begin
    ap_sig_bdd_73 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_83 assign process. ///
always @ (ap_CS_fsm) begin
    ap_sig_bdd_83 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end

/// ap_sig_bdd_94 assign process. ///
always @ (dataStream_V_empty_n or m_req_full_n or wr_read_read_fu_72_p2) begin
    ap_sig_bdd_94 = ((dataStream_V_empty_n == ap_const_logic_0) | ((m_req_full_n == ap_const_logic_0) & ~(wr_read_read_fu_72_p2 == ap_const_lv1_0)));
end
assign exitcond8_fu_110_p2 = (i_phi_fu_103_p4 == ap_const_lv2_2? 1'b1: 1'b0);
assign i_1_fu_116_p2 = (i_phi_fu_103_p4 + ap_const_lv2_1);
assign m_address = tmp_9_fu_122_p1;
assign m_dataout = dataStream_V_dout;
assign m_rsp_read = ap_const_logic_0;
assign m_size = ap_const_lv32_20;
assign tmp_9_fu_122_p1 = $signed(offsetStream_V_dout);
assign wr_read_read_fu_72_p2 = wr;


endmodule //memcpyHW

