{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 25 08:25:48 2019 " "Info: Processing started: Mon Nov 25 08:25:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_level_vhd -c top_level_vhd " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top_level_vhd -c top_level_vhd" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-behavioral " "Info: Found design unit 1: counter-behavioral" {  } { { "counter.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/counter.vhd" 35 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/counter.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdiv.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clockdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLOCKDIV-behavioral " "Info: Found design unit 1: CLOCKDIV-behavioral" {  } { { "clockdiv.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/clockdiv.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CLOCKDIV " "Info: Found entity 1: CLOCKDIV" {  } { { "clockdiv.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/clockdiv.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_rom_vhd.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file color_rom_vhd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 color_rom_vhd-behavioral " "Info: Found design unit 1: color_rom_vhd-behavioral" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 31 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 color_rom_vhd " "Info: Found entity 1: color_rom_vhd" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_vhd.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file display_vhd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_vhd-behavioral " "Info: Found design unit 1: display_vhd-behavioral" {  } { { "display_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/display_vhd.vhd" 34 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 display_vhd " "Info: Found entity 1: display_vhd" {  } { { "display_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/display_vhd.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_vhd.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pll_vhd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_vhd-SYN " "Info: Found design unit 1: pll_vhd-SYN" {  } { { "pll_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/pll_vhd.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pll_vhd " "Info: Found entity 1: pll_vhd" {  } { { "pll_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/pll_vhd.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level_vhd.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file top_level_vhd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level_vhd-behavioral " "Info: Found design unit 1: top_level_vhd-behavioral" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 top_level_vhd " "Info: Found entity 1: top_level_vhd" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga-behavioral " "Info: Found design unit 1: vga-behavioral" {  } { { "vga.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/vga.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 vga " "Info: Found entity 1: vga" {  } { { "vga.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/vga.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maze.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file maze.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 maze-FSM " "Info: Found design unit 1: maze-FSM" {  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 maze " "Info: Found entity 1: maze" {  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level_vhd " "Info: Elaborating entity \"top_level_vhd\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GPIO_0 top_level_vhd.vhd(22) " "Warning (10541): VHDL Signal Declaration warning at top_level_vhd.vhd(22): used implicit default value for signal \"GPIO_0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR top_level_vhd.vhd(23) " "Warning (10541): VHDL Signal Declaration warning at top_level_vhd.vhd(23): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_vhd display_vhd:module_vga " "Info: Elaborating entity \"display_vhd\" for hierarchy \"display_vhd:module_vga\"" {  } { { "top_level_vhd.vhd" "module_vga" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 105 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_CLK display_vhd.vhd(30) " "Warning (10541): VHDL Signal Declaration warning at display_vhd.vhd(30): used implicit default value for signal \"VGA_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "display_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/display_vhd.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_BLANK display_vhd.vhd(31) " "Warning (10541): VHDL Signal Declaration warning at display_vhd.vhd(31): used implicit default value for signal \"VGA_BLANK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "display_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/display_vhd.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga display_vhd:module_vga\|vga:vga_driver0 " "Info: Elaborating entity \"vga\" for hierarchy \"display_vhd:module_vga\|vga:vga_driver0\"" {  } { { "display_vhd.vhd" "vga_driver0" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/display_vhd.vhd" 91 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_rom_vhd display_vhd:module_vga\|color_rom_vhd:color_rom0 " "Info: Elaborating entity \"color_rom_vhd\" for hierarchy \"display_vhd:module_vga\|color_rom_vhd:color_rom0\"" {  } { { "display_vhd.vhd" "color_rom0" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/display_vhd.vhd" 105 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_life1 color_rom_vhd.vhd(177) " "Warning (10492): VHDL Process Statement warning at color_rom_vhd.vhd(177): signal \"r_life1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g_life1 color_rom_vhd.vhd(177) " "Warning (10492): VHDL Process Statement warning at color_rom_vhd.vhd(177): signal \"g_life1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b_life1 color_rom_vhd.vhd(177) " "Warning (10492): VHDL Process Statement warning at color_rom_vhd.vhd(177): signal \"b_life1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_life2 color_rom_vhd.vhd(179) " "Warning (10492): VHDL Process Statement warning at color_rom_vhd.vhd(179): signal \"r_life2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g_life2 color_rom_vhd.vhd(179) " "Warning (10492): VHDL Process Statement warning at color_rom_vhd.vhd(179): signal \"g_life2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b_life2 color_rom_vhd.vhd(179) " "Warning (10492): VHDL Process Statement warning at color_rom_vhd.vhd(179): signal \"b_life2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_life3 color_rom_vhd.vhd(181) " "Warning (10492): VHDL Process Statement warning at color_rom_vhd.vhd(181): signal \"r_life3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g_life3 color_rom_vhd.vhd(181) " "Warning (10492): VHDL Process Statement warning at color_rom_vhd.vhd(181): signal \"g_life3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b_life3 color_rom_vhd.vhd(181) " "Warning (10492): VHDL Process Statement warning at color_rom_vhd.vhd(181): signal \"b_life3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_red color_rom_vhd.vhd(57) " "Warning (10631): VHDL Process Statement warning at color_rom_vhd.vhd(57): inferring latch(es) for signal or variable \"o_red\", which holds its previous value in one or more paths through the process" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_green color_rom_vhd.vhd(57) " "Warning (10631): VHDL Process Statement warning at color_rom_vhd.vhd(57): inferring latch(es) for signal or variable \"o_green\", which holds its previous value in one or more paths through the process" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_blue color_rom_vhd.vhd(57) " "Warning (10631): VHDL Process Statement warning at color_rom_vhd.vhd(57): inferring latch(es) for signal or variable \"o_blue\", which holds its previous value in one or more paths through the process" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r_life1 color_rom_vhd.vhd(57) " "Warning (10631): VHDL Process Statement warning at color_rom_vhd.vhd(57): inferring latch(es) for signal or variable \"r_life1\", which holds its previous value in one or more paths through the process" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "g_life1 color_rom_vhd.vhd(57) " "Warning (10631): VHDL Process Statement warning at color_rom_vhd.vhd(57): inferring latch(es) for signal or variable \"g_life1\", which holds its previous value in one or more paths through the process" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b_life1 color_rom_vhd.vhd(57) " "Warning (10631): VHDL Process Statement warning at color_rom_vhd.vhd(57): inferring latch(es) for signal or variable \"b_life1\", which holds its previous value in one or more paths through the process" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r_life2 color_rom_vhd.vhd(57) " "Warning (10631): VHDL Process Statement warning at color_rom_vhd.vhd(57): inferring latch(es) for signal or variable \"r_life2\", which holds its previous value in one or more paths through the process" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "g_life2 color_rom_vhd.vhd(57) " "Warning (10631): VHDL Process Statement warning at color_rom_vhd.vhd(57): inferring latch(es) for signal or variable \"g_life2\", which holds its previous value in one or more paths through the process" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b_life2 color_rom_vhd.vhd(57) " "Warning (10631): VHDL Process Statement warning at color_rom_vhd.vhd(57): inferring latch(es) for signal or variable \"b_life2\", which holds its previous value in one or more paths through the process" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r_life3 color_rom_vhd.vhd(57) " "Warning (10631): VHDL Process Statement warning at color_rom_vhd.vhd(57): inferring latch(es) for signal or variable \"r_life3\", which holds its previous value in one or more paths through the process" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "g_life3 color_rom_vhd.vhd(57) " "Warning (10631): VHDL Process Statement warning at color_rom_vhd.vhd(57): inferring latch(es) for signal or variable \"g_life3\", which holds its previous value in one or more paths through the process" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b_life3 color_rom_vhd.vhd(57) " "Warning (10631): VHDL Process Statement warning at color_rom_vhd.vhd(57): inferring latch(es) for signal or variable \"b_life3\", which holds its previous value in one or more paths through the process" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_life3\[0\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"b_life3\[0\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_life3\[1\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"b_life3\[1\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_life3\[2\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"b_life3\[2\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_life3\[3\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"b_life3\[3\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_life3\[4\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"b_life3\[4\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_life3\[5\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"b_life3\[5\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_life3\[6\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"b_life3\[6\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_life3\[7\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"b_life3\[7\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_life3\[0\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"g_life3\[0\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_life3\[1\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"g_life3\[1\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_life3\[2\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"g_life3\[2\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_life3\[3\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"g_life3\[3\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_life3\[4\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"g_life3\[4\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_life3\[5\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"g_life3\[5\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_life3\[6\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"g_life3\[6\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_life3\[7\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"g_life3\[7\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_life3\[0\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"r_life3\[0\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_life3\[1\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"r_life3\[1\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_life3\[2\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"r_life3\[2\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_life3\[3\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"r_life3\[3\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_life3\[4\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"r_life3\[4\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_life3\[5\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"r_life3\[5\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_life3\[6\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"r_life3\[6\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_life3\[7\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"r_life3\[7\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_life2\[0\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"b_life2\[0\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_life2\[1\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"b_life2\[1\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_life2\[2\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"b_life2\[2\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_life2\[3\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"b_life2\[3\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_life2\[4\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"b_life2\[4\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_life2\[5\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"b_life2\[5\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_life2\[6\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"b_life2\[6\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_life2\[7\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"b_life2\[7\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_life2\[0\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"g_life2\[0\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_life2\[1\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"g_life2\[1\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_life2\[2\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"g_life2\[2\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_life2\[3\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"g_life2\[3\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_life2\[4\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"g_life2\[4\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_life2\[5\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"g_life2\[5\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_life2\[6\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"g_life2\[6\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_life2\[7\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"g_life2\[7\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_life2\[0\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"r_life2\[0\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_life2\[1\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"r_life2\[1\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_life2\[2\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"r_life2\[2\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_life2\[3\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"r_life2\[3\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_life2\[4\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"r_life2\[4\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_life2\[5\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"r_life2\[5\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_life2\[6\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"r_life2\[6\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_life2\[7\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"r_life2\[7\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_life1\[0\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"b_life1\[0\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_life1\[1\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"b_life1\[1\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_life1\[2\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"b_life1\[2\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_life1\[3\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"b_life1\[3\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_life1\[4\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"b_life1\[4\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_life1\[5\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"b_life1\[5\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_life1\[6\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"b_life1\[6\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_life1\[7\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"b_life1\[7\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_life1\[0\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"g_life1\[0\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_life1\[1\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"g_life1\[1\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_life1\[2\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"g_life1\[2\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_life1\[3\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"g_life1\[3\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_life1\[4\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"g_life1\[4\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_life1\[5\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"g_life1\[5\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_life1\[6\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"g_life1\[6\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_life1\[7\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"g_life1\[7\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_life1\[0\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"r_life1\[0\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_life1\[1\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"r_life1\[1\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_life1\[2\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"r_life1\[2\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_life1\[3\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"r_life1\[3\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_life1\[4\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"r_life1\[4\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_life1\[5\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"r_life1\[5\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_life1\[6\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"r_life1\[6\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_life1\[7\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"r_life1\[7\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_blue\[0\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"o_blue\[0\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_blue\[1\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"o_blue\[1\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_blue\[2\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"o_blue\[2\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_blue\[3\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"o_blue\[3\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_blue\[4\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"o_blue\[4\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_blue\[5\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"o_blue\[5\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_blue\[6\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"o_blue\[6\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_blue\[7\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"o_blue\[7\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_green\[0\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"o_green\[0\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_green\[1\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"o_green\[1\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_green\[2\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"o_green\[2\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_green\[3\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"o_green\[3\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_green\[4\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"o_green\[4\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_green\[5\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"o_green\[5\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_green\[6\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"o_green\[6\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_green\[7\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"o_green\[7\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_red\[0\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"o_red\[0\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_red\[1\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"o_red\[1\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_red\[2\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"o_red\[2\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_red\[3\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"o_red\[3\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_red\[4\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"o_red\[4\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_red\[5\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"o_red\[5\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_red\[6\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"o_red\[6\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_red\[7\] color_rom_vhd.vhd(57) " "Info (10041): Inferred latch for \"o_red\[7\]\" at color_rom_vhd.vhd(57)" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:pos_counter " "Info: Elaborating entity \"counter\" for hierarchy \"counter:pos_counter\"" {  } { { "top_level_vhd.vhd" "pos_counter" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 132 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "obs1_row counter.vhd(39) " "Warning (10540): VHDL Signal Declaration warning at counter.vhd(39): used explicit default value for signal \"obs1_row\" because signal was never assigned a value" {  } { { "counter.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/counter.vhd" 39 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "obs1_column counter.vhd(40) " "Warning (10540): VHDL Signal Declaration warning at counter.vhd(40): used explicit default value for signal \"obs1_column\" because signal was never assigned a value" {  } { { "counter.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/counter.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "obs2_row counter.vhd(41) " "Warning (10540): VHDL Signal Declaration warning at counter.vhd(41): used explicit default value for signal \"obs2_row\" because signal was never assigned a value" {  } { { "counter.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/counter.vhd" 41 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "obs2_column counter.vhd(42) " "Warning (10540): VHDL Signal Declaration warning at counter.vhd(42): used explicit default value for signal \"obs2_column\" because signal was never assigned a value" {  } { { "counter.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/counter.vhd" 42 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "obs3_column counter.vhd(116) " "Warning (10631): VHDL Process Statement warning at counter.vhd(116): inferring latch(es) for signal or variable \"obs3_column\", which holds its previous value in one or more paths through the process" {  } { { "counter.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/counter.vhd" 116 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "obs4_column counter.vhd(142) " "Warning (10631): VHDL Process Statement warning at counter.vhd(142): inferring latch(es) for signal or variable \"obs4_column\", which holds its previous value in one or more paths through the process" {  } { { "counter.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/counter.vhd" 142 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obs4_column\[0\] counter.vhd(142) " "Info (10041): Inferred latch for \"obs4_column\[0\]\" at counter.vhd(142)" {  } { { "counter.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/counter.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obs4_column\[1\] counter.vhd(142) " "Info (10041): Inferred latch for \"obs4_column\[1\]\" at counter.vhd(142)" {  } { { "counter.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/counter.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obs4_column\[2\] counter.vhd(142) " "Info (10041): Inferred latch for \"obs4_column\[2\]\" at counter.vhd(142)" {  } { { "counter.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/counter.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obs4_column\[3\] counter.vhd(142) " "Info (10041): Inferred latch for \"obs4_column\[3\]\" at counter.vhd(142)" {  } { { "counter.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/counter.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obs4_column\[4\] counter.vhd(142) " "Info (10041): Inferred latch for \"obs4_column\[4\]\" at counter.vhd(142)" {  } { { "counter.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/counter.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obs4_column\[5\] counter.vhd(142) " "Info (10041): Inferred latch for \"obs4_column\[5\]\" at counter.vhd(142)" {  } { { "counter.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/counter.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obs4_column\[6\] counter.vhd(142) " "Info (10041): Inferred latch for \"obs4_column\[6\]\" at counter.vhd(142)" {  } { { "counter.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/counter.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obs4_column\[7\] counter.vhd(142) " "Info (10041): Inferred latch for \"obs4_column\[7\]\" at counter.vhd(142)" {  } { { "counter.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/counter.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obs4_column\[8\] counter.vhd(142) " "Info (10041): Inferred latch for \"obs4_column\[8\]\" at counter.vhd(142)" {  } { { "counter.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/counter.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obs4_column\[9\] counter.vhd(142) " "Info (10041): Inferred latch for \"obs4_column\[9\]\" at counter.vhd(142)" {  } { { "counter.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/counter.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obs3_column\[0\] counter.vhd(116) " "Info (10041): Inferred latch for \"obs3_column\[0\]\" at counter.vhd(116)" {  } { { "counter.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/counter.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obs3_column\[1\] counter.vhd(116) " "Info (10041): Inferred latch for \"obs3_column\[1\]\" at counter.vhd(116)" {  } { { "counter.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/counter.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obs3_column\[2\] counter.vhd(116) " "Info (10041): Inferred latch for \"obs3_column\[2\]\" at counter.vhd(116)" {  } { { "counter.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/counter.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obs3_column\[3\] counter.vhd(116) " "Info (10041): Inferred latch for \"obs3_column\[3\]\" at counter.vhd(116)" {  } { { "counter.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/counter.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obs3_column\[4\] counter.vhd(116) " "Info (10041): Inferred latch for \"obs3_column\[4\]\" at counter.vhd(116)" {  } { { "counter.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/counter.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obs3_column\[5\] counter.vhd(116) " "Info (10041): Inferred latch for \"obs3_column\[5\]\" at counter.vhd(116)" {  } { { "counter.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/counter.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obs3_column\[6\] counter.vhd(116) " "Info (10041): Inferred latch for \"obs3_column\[6\]\" at counter.vhd(116)" {  } { { "counter.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/counter.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obs3_column\[7\] counter.vhd(116) " "Info (10041): Inferred latch for \"obs3_column\[7\]\" at counter.vhd(116)" {  } { { "counter.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/counter.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obs3_column\[8\] counter.vhd(116) " "Info (10041): Inferred latch for \"obs3_column\[8\]\" at counter.vhd(116)" {  } { { "counter.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/counter.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "obs3_column\[9\] counter.vhd(116) " "Info (10041): Inferred latch for \"obs3_column\[9\]\" at counter.vhd(116)" {  } { { "counter.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/counter.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCKDIV counter:pos_counter\|CLOCKDIV:obj_clock " "Info: Elaborating entity \"CLOCKDIV\" for hierarchy \"counter:pos_counter\|CLOCKDIV:obj_clock\"" {  } { { "counter.vhd" "obj_clock" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/counter.vhd" 254 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "div clockdiv.vhd(15) " "Warning (10631): VHDL Process Statement warning at clockdiv.vhd(15): inferring latch(es) for signal or variable \"div\", which holds its previous value in one or more paths through the process" {  } { { "clockdiv.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/clockdiv.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[0\] clockdiv.vhd(19) " "Info (10041): Inferred latch for \"div\[0\]\" at clockdiv.vhd(19)" {  } { { "clockdiv.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/clockdiv.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[1\] clockdiv.vhd(19) " "Info (10041): Inferred latch for \"div\[1\]\" at clockdiv.vhd(19)" {  } { { "clockdiv.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/clockdiv.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[2\] clockdiv.vhd(19) " "Info (10041): Inferred latch for \"div\[2\]\" at clockdiv.vhd(19)" {  } { { "clockdiv.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/clockdiv.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[3\] clockdiv.vhd(19) " "Info (10041): Inferred latch for \"div\[3\]\" at clockdiv.vhd(19)" {  } { { "clockdiv.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/clockdiv.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[4\] clockdiv.vhd(19) " "Info (10041): Inferred latch for \"div\[4\]\" at clockdiv.vhd(19)" {  } { { "clockdiv.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/clockdiv.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[5\] clockdiv.vhd(19) " "Info (10041): Inferred latch for \"div\[5\]\" at clockdiv.vhd(19)" {  } { { "clockdiv.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/clockdiv.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[6\] clockdiv.vhd(19) " "Info (10041): Inferred latch for \"div\[6\]\" at clockdiv.vhd(19)" {  } { { "clockdiv.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/clockdiv.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[7\] clockdiv.vhd(19) " "Info (10041): Inferred latch for \"div\[7\]\" at clockdiv.vhd(19)" {  } { { "clockdiv.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/clockdiv.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[8\] clockdiv.vhd(19) " "Info (10041): Inferred latch for \"div\[8\]\" at clockdiv.vhd(19)" {  } { { "clockdiv.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/clockdiv.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[9\] clockdiv.vhd(19) " "Info (10041): Inferred latch for \"div\[9\]\" at clockdiv.vhd(19)" {  } { { "clockdiv.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/clockdiv.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[10\] clockdiv.vhd(19) " "Info (10041): Inferred latch for \"div\[10\]\" at clockdiv.vhd(19)" {  } { { "clockdiv.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/clockdiv.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[11\] clockdiv.vhd(19) " "Info (10041): Inferred latch for \"div\[11\]\" at clockdiv.vhd(19)" {  } { { "clockdiv.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/clockdiv.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[12\] clockdiv.vhd(19) " "Info (10041): Inferred latch for \"div\[12\]\" at clockdiv.vhd(19)" {  } { { "clockdiv.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/clockdiv.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[13\] clockdiv.vhd(19) " "Info (10041): Inferred latch for \"div\[13\]\" at clockdiv.vhd(19)" {  } { { "clockdiv.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/clockdiv.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[14\] clockdiv.vhd(19) " "Info (10041): Inferred latch for \"div\[14\]\" at clockdiv.vhd(19)" {  } { { "clockdiv.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/clockdiv.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[15\] clockdiv.vhd(19) " "Info (10041): Inferred latch for \"div\[15\]\" at clockdiv.vhd(19)" {  } { { "clockdiv.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/clockdiv.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[16\] clockdiv.vhd(19) " "Info (10041): Inferred latch for \"div\[16\]\" at clockdiv.vhd(19)" {  } { { "clockdiv.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/clockdiv.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[17\] clockdiv.vhd(19) " "Info (10041): Inferred latch for \"div\[17\]\" at clockdiv.vhd(19)" {  } { { "clockdiv.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/clockdiv.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[18\] clockdiv.vhd(19) " "Info (10041): Inferred latch for \"div\[18\]\" at clockdiv.vhd(19)" {  } { { "clockdiv.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/clockdiv.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[19\] clockdiv.vhd(19) " "Info (10041): Inferred latch for \"div\[19\]\" at clockdiv.vhd(19)" {  } { { "clockdiv.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/clockdiv.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[20\] clockdiv.vhd(19) " "Info (10041): Inferred latch for \"div\[20\]\" at clockdiv.vhd(19)" {  } { { "clockdiv.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/clockdiv.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[21\] clockdiv.vhd(19) " "Info (10041): Inferred latch for \"div\[21\]\" at clockdiv.vhd(19)" {  } { { "clockdiv.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/clockdiv.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[22\] clockdiv.vhd(19) " "Info (10041): Inferred latch for \"div\[22\]\" at clockdiv.vhd(19)" {  } { { "clockdiv.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/clockdiv.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[23\] clockdiv.vhd(19) " "Info (10041): Inferred latch for \"div\[23\]\" at clockdiv.vhd(19)" {  } { { "clockdiv.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/clockdiv.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[24\] clockdiv.vhd(19) " "Info (10041): Inferred latch for \"div\[24\]\" at clockdiv.vhd(19)" {  } { { "clockdiv.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/clockdiv.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[25\] clockdiv.vhd(19) " "Info (10041): Inferred latch for \"div\[25\]\" at clockdiv.vhd(19)" {  } { { "clockdiv.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/clockdiv.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[26\] clockdiv.vhd(19) " "Info (10041): Inferred latch for \"div\[26\]\" at clockdiv.vhd(19)" {  } { { "clockdiv.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/clockdiv.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[27\] clockdiv.vhd(19) " "Info (10041): Inferred latch for \"div\[27\]\" at clockdiv.vhd(19)" {  } { { "clockdiv.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/clockdiv.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[28\] clockdiv.vhd(19) " "Info (10041): Inferred latch for \"div\[28\]\" at clockdiv.vhd(19)" {  } { { "clockdiv.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/clockdiv.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[29\] clockdiv.vhd(19) " "Info (10041): Inferred latch for \"div\[29\]\" at clockdiv.vhd(19)" {  } { { "clockdiv.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/clockdiv.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[30\] clockdiv.vhd(19) " "Info (10041): Inferred latch for \"div\[30\]\" at clockdiv.vhd(19)" {  } { { "clockdiv.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/clockdiv.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[31\] clockdiv.vhd(19) " "Info (10041): Inferred latch for \"div\[31\]\" at clockdiv.vhd(19)" {  } { { "clockdiv.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/clockdiv.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maze maze:fsm " "Info: Elaborating entity \"maze\" for hierarchy \"maze:fsm\"" {  } { { "top_level_vhd.vhd" "fsm" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 159 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "z maze.vhd(66) " "Warning (10631): VHDL Process Statement warning at maze.vhd(66): inferring latch(es) for signal or variable \"z\", which holds its previous value in one or more paths through the process" {  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "resetcounter maze.vhd(66) " "Warning (10631): VHDL Process Statement warning at maze.vhd(66): inferring latch(es) for signal or variable \"resetcounter\", which holds its previous value in one or more paths through the process" {  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resetcounter maze.vhd(66) " "Info (10041): Inferred latch for \"resetcounter\" at maze.vhd(66)" {  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[0\] maze.vhd(66) " "Info (10041): Inferred latch for \"z\[0\]\" at maze.vhd(66)" {  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[1\] maze.vhd(66) " "Info (10041): Inferred latch for \"z\[1\]\" at maze.vhd(66)" {  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[2\] maze.vhd(66) " "Info (10041): Inferred latch for \"z\[2\]\" at maze.vhd(66)" {  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[3\] maze.vhd(66) " "Info (10041): Inferred latch for \"z\[3\]\" at maze.vhd(66)" {  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[4\] maze.vhd(66) " "Info (10041): Inferred latch for \"z\[4\]\" at maze.vhd(66)" {  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_green\[7\] display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_green\[5\] " "Info: Duplicate LATCH primitive \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_green\[7\]\" merged with LATCH primitive \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_green\[5\]\"" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_blue\[6\] display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_blue\[5\] " "Info: Duplicate LATCH primitive \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_blue\[6\]\" merged with LATCH primitive \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_blue\[5\]\"" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|r_life3\[4\] display_vhd:module_vga\|color_rom_vhd:color_rom0\|r_life3\[3\] " "Info: Duplicate LATCH primitive \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|r_life3\[4\]\" merged with LATCH primitive \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|r_life3\[3\]\"" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|r_life3\[7\] display_vhd:module_vga\|color_rom_vhd:color_rom0\|r_life3\[3\] " "Info: Duplicate LATCH primitive \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|r_life3\[7\]\" merged with LATCH primitive \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|r_life3\[3\]\"" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|r_life2\[4\] display_vhd:module_vga\|color_rom_vhd:color_rom0\|r_life2\[3\] " "Info: Duplicate LATCH primitive \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|r_life2\[4\]\" merged with LATCH primitive \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|r_life2\[3\]\"" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|r_life2\[7\] display_vhd:module_vga\|color_rom_vhd:color_rom0\|r_life2\[3\] " "Info: Duplicate LATCH primitive \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|r_life2\[7\]\" merged with LATCH primitive \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|r_life2\[3\]\"" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_red\[2\] " "Warning: Latch display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_red\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA maze:fsm\|z\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal maze:fsm\|z\[2\]" {  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR maze:fsm\|z\[4\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal maze:fsm\|z\[4\]" {  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_red\[3\] " "Warning: Latch display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_red\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA maze:fsm\|z\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal maze:fsm\|z\[2\]" {  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR maze:fsm\|z\[4\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal maze:fsm\|z\[4\]" {  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_red\[4\] " "Warning: Latch display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_red\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA maze:fsm\|z\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal maze:fsm\|z\[2\]" {  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR maze:fsm\|z\[4\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal maze:fsm\|z\[4\]" {  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_red\[5\] " "Warning: Latch display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_red\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA maze:fsm\|z\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal maze:fsm\|z\[2\]" {  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR maze:fsm\|z\[4\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal maze:fsm\|z\[4\]" {  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_red\[6\] " "Warning: Latch display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_red\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA maze:fsm\|z\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal maze:fsm\|z\[2\]" {  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR maze:fsm\|z\[4\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal maze:fsm\|z\[4\]" {  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_red\[7\] " "Warning: Latch display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_red\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA maze:fsm\|z\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal maze:fsm\|z\[2\]" {  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR maze:fsm\|z\[4\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal maze:fsm\|z\[4\]" {  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_green\[2\] " "Warning: Latch display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_green\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA maze:fsm\|z\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal maze:fsm\|z\[2\]" {  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR maze:fsm\|z\[4\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal maze:fsm\|z\[4\]" {  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_green\[3\] " "Warning: Latch display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_green\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA maze:fsm\|z\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal maze:fsm\|z\[4\]" {  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_green\[4\] " "Warning: Latch display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_green\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA maze:fsm\|z\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal maze:fsm\|z\[4\]" {  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_green\[5\] " "Warning: Latch display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_green\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA maze:fsm\|z\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal maze:fsm\|z\[2\]" {  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR maze:fsm\|z\[4\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal maze:fsm\|z\[4\]" {  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_green\[6\] " "Warning: Latch display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_green\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA maze:fsm\|z\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal maze:fsm\|z\[2\]" {  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR maze:fsm\|z\[4\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal maze:fsm\|z\[4\]" {  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_blue\[2\] " "Warning: Latch display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_blue\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA maze:fsm\|z\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal maze:fsm\|z\[4\]" {  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR maze:fsm\|z\[4\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal maze:fsm\|z\[4\]" {  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_blue\[3\] " "Warning: Latch display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_blue\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA maze:fsm\|z\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal maze:fsm\|z\[2\]" {  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR maze:fsm\|z\[4\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal maze:fsm\|z\[4\]" {  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_blue\[4\] " "Warning: Latch display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_blue\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA maze:fsm\|z\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal maze:fsm\|z\[4\]" {  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_blue\[5\] " "Warning: Latch display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_blue\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA maze:fsm\|z\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal maze:fsm\|z\[4\]" {  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR maze:fsm\|z\[4\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal maze:fsm\|z\[4\]" {  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_blue\[7\] " "Warning: Latch display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_blue\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA maze:fsm\|z\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal maze:fsm\|z\[4\]" {  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR maze:fsm\|z\[4\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal maze:fsm\|z\[4\]" {  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|r_life3\[3\] " "Warning: Latch display_vhd:module_vga\|color_rom_vhd:color_rom0\|r_life3\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA maze:fsm\|z\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal maze:fsm\|z\[4\]" {  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|r_life2\[3\] " "Warning: Latch display_vhd:module_vga\|color_rom_vhd:color_rom0\|r_life2\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA maze:fsm\|z\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal maze:fsm\|z\[4\]" {  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "maze:fsm\|resetcounter " "Warning: Latch maze:fsm\|resetcounter has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA maze:fsm\|state.start " "Warning: Ports D and ENA on the latch are fed by the same signal maze:fsm\|state.start" {  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 19 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "counter.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/counter.vhd" 52 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_CLK GND " "Warning (13410): Pin \"VGA_CLK\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_BLANK GND " "Warning (13410): Pin \"VGA_BLANK\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[0\] GND " "Warning (13410): Pin \"GPIO_0\[0\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[1\] GND " "Warning (13410): Pin \"GPIO_0\[1\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[2\] GND " "Warning (13410): Pin \"GPIO_0\[2\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[3\] GND " "Warning (13410): Pin \"GPIO_0\[3\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[4\] GND " "Warning (13410): Pin \"GPIO_0\[4\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[5\] GND " "Warning (13410): Pin \"GPIO_0\[5\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[6\] GND " "Warning (13410): Pin \"GPIO_0\[6\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[7\] GND " "Warning (13410): Pin \"GPIO_0\[7\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[8\] GND " "Warning (13410): Pin \"GPIO_0\[8\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[9\] GND " "Warning (13410): Pin \"GPIO_0\[9\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[10\] GND " "Warning (13410): Pin \"GPIO_0\[10\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[11\] GND " "Warning (13410): Pin \"GPIO_0\[11\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[12\] GND " "Warning (13410): Pin \"GPIO_0\[12\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[13\] GND " "Warning (13410): Pin \"GPIO_0\[13\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[14\] GND " "Warning (13410): Pin \"GPIO_0\[14\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[15\] GND " "Warning (13410): Pin \"GPIO_0\[15\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[16\] GND " "Warning (13410): Pin \"GPIO_0\[16\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[17\] GND " "Warning (13410): Pin \"GPIO_0\[17\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[18\] GND " "Warning (13410): Pin \"GPIO_0\[18\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[19\] GND " "Warning (13410): Pin \"GPIO_0\[19\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[20\] GND " "Warning (13410): Pin \"GPIO_0\[20\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[21\] GND " "Warning (13410): Pin \"GPIO_0\[21\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[22\] GND " "Warning (13410): Pin \"GPIO_0\[22\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[23\] GND " "Warning (13410): Pin \"GPIO_0\[23\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[24\] GND " "Warning (13410): Pin \"GPIO_0\[24\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[25\] GND " "Warning (13410): Pin \"GPIO_0\[25\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[26\] GND " "Warning (13410): Pin \"GPIO_0\[26\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[27\] GND " "Warning (13410): Pin \"GPIO_0\[27\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[28\] GND " "Warning (13410): Pin \"GPIO_0\[28\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[29\] GND " "Warning (13410): Pin \"GPIO_0\[29\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[30\] GND " "Warning (13410): Pin \"GPIO_0\[30\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[31\] GND " "Warning (13410): Pin \"GPIO_0\[31\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[32\] GND " "Warning (13410): Pin \"GPIO_0\[32\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[33\] GND " "Warning (13410): Pin \"GPIO_0\[33\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[34\] GND " "Warning (13410): Pin \"GPIO_0\[34\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[35\] GND " "Warning (13410): Pin \"GPIO_0\[35\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[0\] GND " "Warning (13410): Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[1\] GND " "Warning (13410): Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[2\] GND " "Warning (13410): Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[3\] GND " "Warning (13410): Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[4\] GND " "Warning (13410): Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[5\] GND " "Warning (13410): Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[6\] GND " "Warning (13410): Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[7\] GND " "Warning (13410): Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[8\] GND " "Warning (13410): Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[9\] GND " "Warning (13410): Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning: Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter:pos_counter\|obs3_row\[7\] High " "Critical Warning (18010): Register counter:pos_counter\|obs3_row\[7\] will power up to High" {  } { { "counter.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/counter.vhd" 123 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter:pos_counter\|obs3_row\[5\] Low " "Critical Warning (18010): Register counter:pos_counter\|obs3_row\[5\] will power up to Low" {  } { { "counter.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/counter.vhd" 123 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter:pos_counter\|obs3_row\[3\] Low " "Critical Warning (18010): Register counter:pos_counter\|obs3_row\[3\] will power up to Low" {  } { { "counter.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/counter.vhd" 123 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter:pos_counter\|obs3_row\[2\] Low " "Critical Warning (18010): Register counter:pos_counter\|obs3_row\[2\] will power up to Low" {  } { { "counter.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/counter.vhd" 123 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter:pos_counter\|count_column\[7\] Low " "Critical Warning (18010): Register counter:pos_counter\|count_column\[7\] will power up to Low" {  } { { "counter.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/counter.vhd" 72 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter:pos_counter\|count_column\[3\] High " "Critical Warning (18010): Register counter:pos_counter\|count_column\[3\] will power up to High" {  } { { "counter.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/counter.vhd" 72 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter:pos_counter\|count_column\[1\] High " "Critical Warning (18010): Register counter:pos_counter\|count_column\[1\] will power up to High" {  } { { "counter.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/counter.vhd" 72 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter:pos_counter\|count_column\[0\] Low " "Critical Warning (18010): Register counter:pos_counter\|count_column\[0\] will power up to Low" {  } { { "counter.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/counter.vhd" 72 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter:pos_counter\|count_row\[7\] Low " "Critical Warning (18010): Register counter:pos_counter\|count_row\[7\] will power up to Low" {  } { { "counter.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/counter.vhd" 72 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter:pos_counter\|count_row\[5\] High " "Critical Warning (18010): Register counter:pos_counter\|count_row\[5\] will power up to High" {  } { { "counter.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/counter.vhd" 72 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter:pos_counter\|count_row\[2\] High " "Critical Warning (18010): Register counter:pos_counter\|count_row\[2\] will power up to High" {  } { { "counter.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/counter.vhd" 72 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1}  } {  } 1 0 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1324 " "Info: Implemented 1324 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Info: Implemented 7 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "68 " "Info: Implemented 68 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1249 " "Info: Implemented 1249 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 146 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 146 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "255 " "Info: Peak virtual memory: 255 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 25 08:25:57 2019 " "Info: Processing ended: Mon Nov 25 08:25:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 25 08:25:58 2019 " "Info: Processing started: Mon Nov 25 08:25:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top_level_vhd -c top_level_vhd " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off top_level_vhd -c top_level_vhd" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_level_vhd EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"top_level_vhd\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Giovanni/Downloads/Maze 3/" 0 { } { { 0 { 0 ""} 0 2221 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Giovanni/Downloads/Maze 3/" 0 { } { { 0 { 0 ""} 0 2222 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Giovanni/Downloads/Maze 3/" 0 { } { { 0 { 0 ""} 0 2223 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 75 " "Critical Warning: No exact pin location assignment(s) for 8 pins of 75 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[4\] " "Info: Pin VGA_R\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { VGA_R[4] } } } { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 15 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_R[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Giovanni/Downloads/Maze 3/" 0 { } { { 0 { 0 ""} 0 406 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[5\] " "Info: Pin VGA_R\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { VGA_R[5] } } } { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 15 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_R[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Giovanni/Downloads/Maze 3/" 0 { } { { 0 { 0 ""} 0 407 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_G\[4\] " "Info: Pin VGA_G\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { VGA_G[4] } } } { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 16 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_G[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Giovanni/Downloads/Maze 3/" 0 { } { { 0 { 0 ""} 0 412 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_G\[5\] " "Info: Pin VGA_G\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { VGA_G[5] } } } { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 16 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_G[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Giovanni/Downloads/Maze 3/" 0 { } { { 0 { 0 ""} 0 413 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[4\] " "Info: Pin VGA_B\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { VGA_B[4] } } } { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 17 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_B[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Giovanni/Downloads/Maze 3/" 0 { } { { 0 { 0 ""} 0 418 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[5\] " "Info: Pin VGA_B\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { VGA_B[5] } } } { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 17 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_B[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Giovanni/Downloads/Maze 3/" 0 { } { { 0 { 0 ""} 0 419 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_CLK " "Info: Pin VGA_CLK not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { VGA_CLK } } } { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 20 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Giovanni/Downloads/Maze 3/" 0 { } { { 0 { 0 ""} 0 475 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_BLANK " "Info: Pin VGA_BLANK not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { VGA_BLANK } } } { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_BLANK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Giovanni/Downloads/Maze 3/" 0 { } { { 0 { 0 ""} 0 476 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CLOCK_50 (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display_vhd:module_vga\|vga:vga_driver0\|clock_25MHz " "Info: Destination node display_vhd:module_vga\|vga:vga_driver0\|clock_25MHz" {  } { { "vga.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/vga.vhd" 33 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_vhd:module_vga|vga:vga_driver0|clock_25MHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Giovanni/Downloads/Maze 3/" 0 { } { { 0 { 0 ""} 0 373 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter:pos_counter\|CLOCKDIV:obs_clock\|DIVOUT " "Info: Destination node counter:pos_counter\|CLOCKDIV:obs_clock\|DIVOUT" {  } { { "clockdiv.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/clockdiv.vhd" 25 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Giovanni/Downloads/Maze 3/" 0 { } { { 0 { 0 ""} 0 477 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter:pos_counter\|CLOCKDIV:obj_clock\|DIVOUT " "Info: Destination node counter:pos_counter\|CLOCKDIV:obj_clock\|DIVOUT" {  } { { "clockdiv.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/clockdiv.vhd" 25 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:pos_counter|CLOCKDIV:obj_clock|DIVOUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Giovanni/Downloads/Maze 3/" 0 { } { { 0 { 0 ""} 0 64 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 10 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Giovanni/Downloads/Maze 3/" 0 { } { { 0 { 0 ""} 0 468 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "counter:pos_counter\|CLOCKDIV:obs_clock\|DIVOUT  " "Info: Automatically promoted node counter:pos_counter\|CLOCKDIV:obs_clock\|DIVOUT " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "maze:fsm\|dies\[0\] " "Info: Destination node maze:fsm\|dies\[0\]" {  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 26 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { maze:fsm|dies[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Giovanni/Downloads/Maze 3/" 0 { } { { 0 { 0 ""} 0 14 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "maze:fsm\|dies\[1\] " "Info: Destination node maze:fsm\|dies\[1\]" {  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 26 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { maze:fsm|dies[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Giovanni/Downloads/Maze 3/" 0 { } { { 0 { 0 ""} 0 12 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "maze:fsm\|state.initial " "Info: Destination node maze:fsm\|state.initial" {  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 19 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { maze:fsm|state.initial } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Giovanni/Downloads/Maze 3/" 0 { } { { 0 { 0 ""} 0 24 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "maze:fsm\|state.start " "Info: Destination node maze:fsm\|state.start" {  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 19 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { maze:fsm|state.start } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Giovanni/Downloads/Maze 3/" 0 { } { { 0 { 0 ""} 0 25 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "maze:fsm\|state.re_set " "Info: Destination node maze:fsm\|state.re_set" {  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 19 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { maze:fsm|state.re_set } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Giovanni/Downloads/Maze 3/" 0 { } { { 0 { 0 ""} 0 29 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter:pos_counter\|CLOCKDIV:obs_clock\|DIVOUT~0 " "Info: Destination node counter:pos_counter\|CLOCKDIV:obs_clock\|DIVOUT~0" {  } { { "clockdiv.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/clockdiv.vhd" 25 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Giovanni/Downloads/Maze 3/" 0 { } { { 0 { 0 ""} 0 2018 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "clockdiv.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/clockdiv.vhd" 25 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Giovanni/Downloads/Maze 3/" 0 { } { { 0 { 0 ""} 0 477 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "display_vhd:module_vga\|vga:vga_driver0\|clock_25MHz  " "Info: Automatically promoted node display_vhd:module_vga\|vga:vga_driver0\|clock_25MHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[8\] " "Info: Destination node display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[8\]" {  } { { "vga.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/vga.vhd" 106 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_vhd:module_vga|vga:vga_driver0|o_pixel_row[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Giovanni/Downloads/Maze 3/" 0 { } { { 0 { 0 ""} 0 336 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[7\] " "Info: Destination node display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[7\]" {  } { { "vga.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/vga.vhd" 106 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_vhd:module_vga|vga:vga_driver0|o_pixel_row[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Giovanni/Downloads/Maze 3/" 0 { } { { 0 { 0 ""} 0 335 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[6\] " "Info: Destination node display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[6\]" {  } { { "vga.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/vga.vhd" 106 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_vhd:module_vga|vga:vga_driver0|o_pixel_row[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Giovanni/Downloads/Maze 3/" 0 { } { { 0 { 0 ""} 0 334 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[5\] " "Info: Destination node display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[5\]" {  } { { "vga.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/vga.vhd" 106 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_vhd:module_vga|vga:vga_driver0|o_pixel_row[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Giovanni/Downloads/Maze 3/" 0 { } { { 0 { 0 ""} 0 333 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[4\] " "Info: Destination node display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[4\]" {  } { { "vga.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/vga.vhd" 106 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_vhd:module_vga|vga:vga_driver0|o_pixel_row[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Giovanni/Downloads/Maze 3/" 0 { } { { 0 { 0 ""} 0 332 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[3\] " "Info: Destination node display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[3\]" {  } { { "vga.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/vga.vhd" 106 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_vhd:module_vga|vga:vga_driver0|o_pixel_row[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Giovanni/Downloads/Maze 3/" 0 { } { { 0 { 0 ""} 0 328 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[0\] " "Info: Destination node display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[0\]" {  } { { "vga.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/vga.vhd" 106 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_vhd:module_vga|vga:vga_driver0|o_pixel_row[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Giovanni/Downloads/Maze 3/" 0 { } { { 0 { 0 ""} 0 331 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[2\] " "Info: Destination node display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[2\]" {  } { { "vga.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/vga.vhd" 106 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_vhd:module_vga|vga:vga_driver0|o_pixel_row[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Giovanni/Downloads/Maze 3/" 0 { } { { 0 { 0 ""} 0 329 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[1\] " "Info: Destination node display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[1\]" {  } { { "vga.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/vga.vhd" 106 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_vhd:module_vga|vga:vga_driver0|o_pixel_row[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Giovanni/Downloads/Maze 3/" 0 { } { { 0 { 0 ""} 0 330 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display_vhd:module_vga\|vga:vga_driver0\|clock_25MHz~0 " "Info: Destination node display_vhd:module_vga\|vga:vga_driver0\|clock_25MHz~0" {  } { { "vga.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/vga.vhd" 33 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_vhd:module_vga|vga:vga_driver0|clock_25MHz~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Giovanni/Downloads/Maze 3/" 0 { } { { 0 { 0 ""} 0 2209 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "vga.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/vga.vhd" 33 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_vhd:module_vga|vga:vga_driver0|clock_25MHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Giovanni/Downloads/Maze 3/" 0 { } { { 0 { 0 ""} 0 373 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "counter:pos_counter\|CLOCKDIV:obj_clock\|DIVOUT  " "Info: Automatically promoted node counter:pos_counter\|CLOCKDIV:obj_clock\|DIVOUT " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter:pos_counter\|CLOCKDIV:obj_clock\|DIVOUT~0 " "Info: Destination node counter:pos_counter\|CLOCKDIV:obj_clock\|DIVOUT~0" {  } { { "clockdiv.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/clockdiv.vhd" 25 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:pos_counter|CLOCKDIV:obj_clock|DIVOUT~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Giovanni/Downloads/Maze 3/" 0 { } { { 0 { 0 ""} 0 2035 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "clockdiv.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/clockdiv.vhd" 25 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:pos_counter|CLOCKDIV:obj_clock|DIVOUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Giovanni/Downloads/Maze 3/" 0 { } { { 0 { 0 ""} 0 64 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_red\[7\]~14  " "Info: Automatically promoted node display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_red\[7\]~14 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_vhd:module_vga|color_rom_vhd:color_rom0|o_red[7]~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Giovanni/Downloads/Maze 3/" 0 { } { { 0 { 0 ""} 0 1087 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_green\[4\]~22  " "Info: Automatically promoted node display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_green\[4\]~22 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_vhd:module_vga|color_rom_vhd:color_rom0|o_green[4]~22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Giovanni/Downloads/Maze 3/" 0 { } { { 0 { 0 ""} 0 1362 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|b_life3\[0\]~2  " "Info: Automatically promoted node display_vhd:module_vga\|color_rom_vhd:color_rom0\|b_life3\[0\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_vhd:module_vga|color_rom_vhd:color_rom0|b_life3[0]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Giovanni/Downloads/Maze 3/" 0 { } { { 0 { 0 ""} 0 1639 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN L21 (CLK5, LVDSCLK2n, Input)) " "Info: Automatically promoted node reset (placed in PIN L21 (CLK5, LVDSCLK2n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { reset } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 9 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Giovanni/Downloads/Maze 3/" 0 { } { { 0 { 0 ""} 0 467 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "maze:fsm\|resetcounter  " "Info: Automatically promoted node maze:fsm\|resetcounter " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "maze:fsm\|resetcounter " "Info: Destination node maze:fsm\|resetcounter" {  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 13 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { maze:fsm|resetcounter } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Giovanni/Downloads/Maze 3/" 0 { } { { 0 { 0 ""} 0 19 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 13 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { maze:fsm|resetcounter } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Giovanni/Downloads/Maze 3/" 0 { } { { 0 { 0 ""} 0 19 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 3.3V 0 8 0 " "Info: Number of I/O pins in group: 8 (unused VREF, 3.3V VCCIO, 0 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 4 29 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  29 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 14 29 " "Info: I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  29 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 16 24 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 22 17 " "Info: I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 22 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 11 25 " "Info: I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  25 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 1 42 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "skip " "Warning: Node \"skip\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "skip" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "10.408 ns register register " "Info: Estimated most critical path is register to register delay of 10.408 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:pos_counter\|count_row\[1\] 1 REG LAB_X20_Y16 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X20_Y16; Fanout = 19; REG Node = 'counter:pos_counter\|count_row\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:pos_counter|count_row[1] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/counter.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.119 ns) + CELL(0.521 ns) 1.640 ns counter:pos_counter\|LessThan7~1 2 COMB LAB_X16_Y13 1 " "Info: 2: + IC(1.119 ns) + CELL(0.521 ns) = 1.640 ns; Loc. = LAB_X16_Y13; Fanout = 1; COMB Node = 'counter:pos_counter\|LessThan7~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.640 ns" { counter:pos_counter|count_row[1] counter:pos_counter|LessThan7~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.551 ns) + CELL(0.322 ns) 3.513 ns counter:pos_counter\|count_row\[0\]~1 3 COMB LAB_X23_Y14 2 " "Info: 3: + IC(1.551 ns) + CELL(0.322 ns) = 3.513 ns; Loc. = LAB_X23_Y14; Fanout = 2; COMB Node = 'counter:pos_counter\|count_row\[0\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.873 ns" { counter:pos_counter|LessThan7~1 counter:pos_counter|count_row[0]~1 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/counter.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.054 ns) + CELL(0.521 ns) 5.088 ns counter:pos_counter\|player_object~11 4 COMB LAB_X20_Y17 1 " "Info: 4: + IC(1.054 ns) + CELL(0.521 ns) = 5.088 ns; Loc. = LAB_X20_Y17; Fanout = 1; COMB Node = 'counter:pos_counter\|player_object~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { counter:pos_counter|count_row[0]~1 counter:pos_counter|player_object~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.521 ns) 6.338 ns counter:pos_counter\|player_object~12 5 COMB LAB_X21_Y16 2 " "Info: 5: + IC(0.729 ns) + CELL(0.521 ns) = 6.338 ns; Loc. = LAB_X21_Y16; Fanout = 2; COMB Node = 'counter:pos_counter\|player_object~12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.250 ns" { counter:pos_counter|player_object~11 counter:pos_counter|player_object~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.206 ns) + CELL(0.322 ns) 7.866 ns counter:pos_counter\|count_column\[6\]~8 6 COMB LAB_X15_Y16 1 " "Info: 6: + IC(1.206 ns) + CELL(0.322 ns) = 7.866 ns; Loc. = LAB_X15_Y16; Fanout = 1; COMB Node = 'counter:pos_counter\|count_column\[6\]~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { counter:pos_counter|player_object~12 counter:pos_counter|count_column[6]~8 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/counter.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.541 ns) 8.782 ns counter:pos_counter\|count_column\[6\]~16 7 COMB LAB_X16_Y16 10 " "Info: 7: + IC(0.375 ns) + CELL(0.541 ns) = 8.782 ns; Loc. = LAB_X16_Y16; Fanout = 10; COMB Node = 'counter:pos_counter\|count_column\[6\]~16'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { counter:pos_counter|count_column[6]~8 counter:pos_counter|count_column[6]~16 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/counter.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.868 ns) + CELL(0.758 ns) 10.408 ns counter:pos_counter\|count_column\[1\] 8 REG LAB_X16_Y17 14 " "Info: 8: + IC(0.868 ns) + CELL(0.758 ns) = 10.408 ns; Loc. = LAB_X16_Y17; Fanout = 14; REG Node = 'counter:pos_counter\|count_column\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.626 ns" { counter:pos_counter|count_column[6]~16 counter:pos_counter|count_column[1] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/counter.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.506 ns ( 33.69 % ) " "Info: Total cell delay = 3.506 ns ( 33.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.902 ns ( 66.31 % ) " "Info: Total interconnect delay = 6.902 ns ( 66.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.408 ns" { counter:pos_counter|count_row[1] counter:pos_counter|LessThan7~1 counter:pos_counter|count_row[0]~1 counter:pos_counter|player_object~11 counter:pos_counter|player_object~12 counter:pos_counter|count_column[6]~8 counter:pos_counter|count_column[6]~16 counter:pos_counter|count_column[1] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X12_Y14 X24_Y27 " "Info: Peak interconnect usage is 9% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "68 " "Warning: Found 68 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[0\] 0 " "Info: Pin \"VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[1\] 0 " "Info: Pin \"VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[2\] 0 " "Info: Pin \"VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[3\] 0 " "Info: Pin \"VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[4\] 0 " "Info: Pin \"VGA_R\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[5\] 0 " "Info: Pin \"VGA_R\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[0\] 0 " "Info: Pin \"VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[1\] 0 " "Info: Pin \"VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[2\] 0 " "Info: Pin \"VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[3\] 0 " "Info: Pin \"VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[4\] 0 " "Info: Pin \"VGA_G\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[5\] 0 " "Info: Pin \"VGA_G\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[0\] 0 " "Info: Pin \"VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[1\] 0 " "Info: Pin \"VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[2\] 0 " "Info: Pin \"VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[3\] 0 " "Info: Pin \"VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[4\] 0 " "Info: Pin \"VGA_B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[5\] 0 " "Info: Pin \"VGA_B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HS 0 " "Info: Pin \"VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VS 0 " "Info: Pin \"VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_CLK 0 " "Info: Pin \"VGA_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLANK 0 " "Info: Pin \"VGA_BLANK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[0\] 0 " "Info: Pin \"GPIO_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[1\] 0 " "Info: Pin \"GPIO_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[2\] 0 " "Info: Pin \"GPIO_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[3\] 0 " "Info: Pin \"GPIO_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[4\] 0 " "Info: Pin \"GPIO_0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[5\] 0 " "Info: Pin \"GPIO_0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[6\] 0 " "Info: Pin \"GPIO_0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[7\] 0 " "Info: Pin \"GPIO_0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[8\] 0 " "Info: Pin \"GPIO_0\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[9\] 0 " "Info: Pin \"GPIO_0\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[10\] 0 " "Info: Pin \"GPIO_0\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[11\] 0 " "Info: Pin \"GPIO_0\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[12\] 0 " "Info: Pin \"GPIO_0\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[13\] 0 " "Info: Pin \"GPIO_0\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[14\] 0 " "Info: Pin \"GPIO_0\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[15\] 0 " "Info: Pin \"GPIO_0\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[16\] 0 " "Info: Pin \"GPIO_0\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[17\] 0 " "Info: Pin \"GPIO_0\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[18\] 0 " "Info: Pin \"GPIO_0\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[19\] 0 " "Info: Pin \"GPIO_0\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[20\] 0 " "Info: Pin \"GPIO_0\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[21\] 0 " "Info: Pin \"GPIO_0\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[22\] 0 " "Info: Pin \"GPIO_0\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[23\] 0 " "Info: Pin \"GPIO_0\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[24\] 0 " "Info: Pin \"GPIO_0\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[25\] 0 " "Info: Pin \"GPIO_0\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[26\] 0 " "Info: Pin \"GPIO_0\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[27\] 0 " "Info: Pin \"GPIO_0\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[28\] 0 " "Info: Pin \"GPIO_0\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[29\] 0 " "Info: Pin \"GPIO_0\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[30\] 0 " "Info: Pin \"GPIO_0\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[31\] 0 " "Info: Pin \"GPIO_0\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[32\] 0 " "Info: Pin \"GPIO_0\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[33\] 0 " "Info: Pin \"GPIO_0\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[34\] 0 " "Info: Pin \"GPIO_0\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[35\] 0 " "Info: Pin \"GPIO_0\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Info: Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Info: Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Info: Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Info: Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Info: Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Info: Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Info: Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Info: Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Info: Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Info: Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "282 " "Info: Peak virtual memory: 282 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 25 08:26:05 2019 " "Info: Processing ended: Mon Nov 25 08:26:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 25 08:26:06 2019 " "Info: Processing started: Mon Nov 25 08:26:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top_level_vhd -c top_level_vhd " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off top_level_vhd -c top_level_vhd" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "246 " "Info: Peak virtual memory: 246 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 25 08:26:07 2019 " "Info: Processing ended: Mon Nov 25 08:26:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 25 08:26:08 2019 " "Info: Processing started: Mon Nov 25 08:26:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off top_level_vhd -c top_level_vhd --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off top_level_vhd -c top_level_vhd --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "maze:fsm\|resetcounter " "Warning: Node \"maze:fsm\|resetcounter\" is a latch" {  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_red\[2\] " "Warning: Node \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_red\[2\]\" is a latch" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "maze:fsm\|z\[2\] " "Warning: Node \"maze:fsm\|z\[2\]\" is a latch" {  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "maze:fsm\|z\[4\] " "Warning: Node \"maze:fsm\|z\[4\]\" is a latch" {  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "maze:fsm\|z\[3\] " "Warning: Node \"maze:fsm\|z\[3\]\" is a latch" {  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "maze:fsm\|z\[0\] " "Warning: Node \"maze:fsm\|z\[0\]\" is a latch" {  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "maze:fsm\|z\[1\] " "Warning: Node \"maze:fsm\|z\[1\]\" is a latch" {  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 66 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_red\[3\] " "Warning: Node \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_red\[3\]\" is a latch" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|r_life2\[3\] " "Warning: Node \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|r_life2\[3\]\" is a latch" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|r_life3\[3\] " "Warning: Node \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|r_life3\[3\]\" is a latch" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_red\[4\] " "Warning: Node \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_red\[4\]\" is a latch" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_red\[5\] " "Warning: Node \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_red\[5\]\" is a latch" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_red\[6\] " "Warning: Node \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_red\[6\]\" is a latch" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_red\[7\] " "Warning: Node \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_red\[7\]\" is a latch" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_green\[2\] " "Warning: Node \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_green\[2\]\" is a latch" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_green\[3\] " "Warning: Node \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_green\[3\]\" is a latch" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_green\[4\] " "Warning: Node \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_green\[4\]\" is a latch" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_green\[5\] " "Warning: Node \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_green\[5\]\" is a latch" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_green\[6\] " "Warning: Node \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_green\[6\]\" is a latch" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_blue\[2\] " "Warning: Node \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_blue\[2\]\" is a latch" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_blue\[3\] " "Warning: Node \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_blue\[3\]\" is a latch" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_blue\[4\] " "Warning: Node \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_blue\[4\]\" is a latch" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_blue\[5\] " "Warning: Node \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_blue\[5\]\" is a latch" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_blue\[7\] " "Warning: Node \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_blue\[7\]\" is a latch" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 10 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "40 " "Warning: Found 40 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "maze:fsm\|z\[1\] " "Info: Detected ripple clock \"maze:fsm\|z\[1\]\" as buffer" {  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 66 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "maze:fsm\|z\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "maze:fsm\|z\[0\] " "Info: Detected ripple clock \"maze:fsm\|z\[0\]\" as buffer" {  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 66 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "maze:fsm\|z\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "maze:fsm\|z\[3\] " "Info: Detected ripple clock \"maze:fsm\|z\[3\]\" as buffer" {  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 66 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "maze:fsm\|z\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "maze:fsm\|z\[4\] " "Info: Detected ripple clock \"maze:fsm\|z\[4\]\" as buffer" {  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 66 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "maze:fsm\|z\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "maze:fsm\|z\[2\] " "Info: Detected ripple clock \"maze:fsm\|z\[2\]\" as buffer" {  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 66 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "maze:fsm\|z\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_green\[4\]~22 " "Info: Detected gated clock \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_green\[4\]~22\" as buffer" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_green\[4\]~22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|b_life3\[0\]~1 " "Info: Detected gated clock \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|b_life3\[0\]~1\" as buffer" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "display_vhd:module_vga\|color_rom_vhd:color_rom0\|b_life3\[0\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|b_life3\[0\]~2 " "Info: Detected gated clock \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|b_life3\[0\]~2\" as buffer" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "display_vhd:module_vga\|color_rom_vhd:color_rom0\|b_life3\[0\]~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan45~3 " "Info: Detected gated clock \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan45~3\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1657 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan45~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~171 " "Info: Detected gated clock \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~171\" as buffer" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~171" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~66 " "Info: Detected gated clock \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~66\" as buffer" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "display_vhd:module_vga\|color_rom_vhd:color_rom0\|process_0~66" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan193~0 " "Info: Detected gated clock \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan193~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1731 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan193~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan49~0 " "Info: Detected gated clock \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan49~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1731 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan49~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan158~0 " "Info: Detected gated clock \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan158~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1731 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan158~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan133~0 " "Info: Detected gated clock \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan133~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1583 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan133~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan45~2 " "Info: Detected gated clock \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan45~2\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1657 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "display_vhd:module_vga\|color_rom_vhd:color_rom0\|LessThan45~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|Equal8~1 " "Info: Detected gated clock \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|Equal8~1\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "display_vhd:module_vga\|color_rom_vhd:color_rom0\|Equal8~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|Equal8~0 " "Info: Detected gated clock \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|Equal8~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "display_vhd:module_vga\|color_rom_vhd:color_rom0\|Equal8~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_red\[7\]~14 " "Info: Detected gated clock \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_red\[7\]~14\" as buffer" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "display_vhd:module_vga\|color_rom_vhd:color_rom0\|o_red\[7\]~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|b_life3\[0\]~0 " "Info: Detected gated clock \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|b_life3\[0\]~0\" as buffer" {  } { { "color_rom_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/color_rom_vhd.vhd" 57 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "display_vhd:module_vga\|color_rom_vhd:color_rom0\|b_life3\[0\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "display_vhd:module_vga\|color_rom_vhd:color_rom0\|Equal0~0 " "Info: Detected gated clock \"display_vhd:module_vga\|color_rom_vhd:color_rom0\|Equal0~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "display_vhd:module_vga\|color_rom_vhd:color_rom0\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[8\] " "Info: Detected ripple clock \"display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[8\]\" as buffer" {  } { { "vga.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/vga.vhd" 106 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[7\] " "Info: Detected ripple clock \"display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[7\]\" as buffer" {  } { { "vga.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/vga.vhd" 106 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[6\] " "Info: Detected ripple clock \"display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[6\]\" as buffer" {  } { { "vga.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/vga.vhd" 106 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[5\] " "Info: Detected ripple clock \"display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[5\]\" as buffer" {  } { { "vga.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/vga.vhd" 106 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[4\] " "Info: Detected ripple clock \"display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[4\]\" as buffer" {  } { { "vga.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/vga.vhd" 106 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[3\] " "Info: Detected ripple clock \"display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[3\]\" as buffer" {  } { { "vga.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/vga.vhd" 106 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[2\] " "Info: Detected ripple clock \"display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[2\]\" as buffer" {  } { { "vga.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/vga.vhd" 106 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[1\] " "Info: Detected ripple clock \"display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[1\]\" as buffer" {  } { { "vga.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/vga.vhd" 106 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[0\] " "Info: Detected ripple clock \"display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[0\]\" as buffer" {  } { { "vga.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/vga.vhd" 106 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "display_vhd:module_vga\|vga:vga_driver0\|o_pixel_row\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:pos_counter\|CLOCKDIV:obj_clock\|DIVOUT " "Info: Detected ripple clock \"counter:pos_counter\|CLOCKDIV:obj_clock\|DIVOUT\" as buffer" {  } { { "clockdiv.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/clockdiv.vhd" 25 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:pos_counter\|CLOCKDIV:obj_clock\|DIVOUT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "maze:fsm\|state.re_set " "Info: Detected ripple clock \"maze:fsm\|state.re_set\" as buffer" {  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 19 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "maze:fsm\|state.re_set" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "maze:fsm\|state.initial " "Info: Detected ripple clock \"maze:fsm\|state.initial\" as buffer" {  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 19 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "maze:fsm\|state.initial" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "maze:fsm\|dies\[0\] " "Info: Detected ripple clock \"maze:fsm\|dies\[0\]\" as buffer" {  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 26 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "maze:fsm\|dies\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "maze:fsm\|dies\[1\] " "Info: Detected ripple clock \"maze:fsm\|dies\[1\]\" as buffer" {  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 26 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "maze:fsm\|dies\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "maze:fsm\|state.start " "Info: Detected ripple clock \"maze:fsm\|state.start\" as buffer" {  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 19 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "maze:fsm\|state.start" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "maze:fsm\|resetcounter~0 " "Info: Detected gated clock \"maze:fsm\|resetcounter~0\" as buffer" {  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 13 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "maze:fsm\|resetcounter~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "maze:fsm\|z\[4\]~2 " "Info: Detected gated clock \"maze:fsm\|z\[4\]~2\" as buffer" {  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 66 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "maze:fsm\|z\[4\]~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:pos_counter\|CLOCKDIV:obs_clock\|DIVOUT " "Info: Detected ripple clock \"counter:pos_counter\|CLOCKDIV:obs_clock\|DIVOUT\" as buffer" {  } { { "clockdiv.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/clockdiv.vhd" 25 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:pos_counter\|CLOCKDIV:obs_clock\|DIVOUT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "display_vhd:module_vga\|vga:vga_driver0\|clock_25MHz " "Info: Detected ripple clock \"display_vhd:module_vga\|vga:vga_driver0\|clock_25MHz\" as buffer" {  } { { "vga.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/vga.vhd" 33 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "display_vhd:module_vga\|vga:vga_driver0\|clock_25MHz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register counter:pos_counter\|obs5_row\[1\] register maze:fsm\|state.re_set 100.35 MHz 9.965 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 100.35 MHz between source register \"counter:pos_counter\|obs5_row\[1\]\" and destination register \"maze:fsm\|state.re_set\" (period= 9.965 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.891 ns + Longest register register " "Info: + Longest register to register delay is 7.891 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:pos_counter\|obs5_row\[1\] 1 REG LCFF_X18_Y15_N9 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y15_N9; Fanout = 9; REG Node = 'counter:pos_counter\|obs5_row\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:pos_counter|obs5_row[1] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/counter.vhd" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.517 ns) 1.161 ns counter:pos_counter\|Add24~1 2 COMB LCCOMB_X19_Y15_N2 2 " "Info: 2: + IC(0.644 ns) + CELL(0.517 ns) = 1.161 ns; Loc. = LCCOMB_X19_Y15_N2; Fanout = 2; COMB Node = 'counter:pos_counter\|Add24~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.161 ns" { counter:pos_counter|obs5_row[1] counter:pos_counter|Add24~1 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 1.619 ns counter:pos_counter\|Add24~2 3 COMB LCCOMB_X19_Y15_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.458 ns) = 1.619 ns; Loc. = LCCOMB_X19_Y15_N4; Fanout = 2; COMB Node = 'counter:pos_counter\|Add24~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { counter:pos_counter|Add24~1 counter:pos_counter|Add24~2 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.797 ns) + CELL(0.495 ns) 2.911 ns counter:pos_counter\|LessThan51~5 4 COMB LCCOMB_X20_Y15_N8 1 " "Info: 4: + IC(0.797 ns) + CELL(0.495 ns) = 2.911 ns; Loc. = LCCOMB_X20_Y15_N8; Fanout = 1; COMB Node = 'counter:pos_counter\|LessThan51~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { counter:pos_counter|Add24~2 counter:pos_counter|LessThan51~5 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1547 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.991 ns counter:pos_counter\|LessThan51~7 5 COMB LCCOMB_X20_Y15_N10 1 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 2.991 ns; Loc. = LCCOMB_X20_Y15_N10; Fanout = 1; COMB Node = 'counter:pos_counter\|LessThan51~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { counter:pos_counter|LessThan51~5 counter:pos_counter|LessThan51~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1547 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.071 ns counter:pos_counter\|LessThan51~9 6 COMB LCCOMB_X20_Y15_N12 1 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 3.071 ns; Loc. = LCCOMB_X20_Y15_N12; Fanout = 1; COMB Node = 'counter:pos_counter\|LessThan51~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { counter:pos_counter|LessThan51~7 counter:pos_counter|LessThan51~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1547 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 3.245 ns counter:pos_counter\|LessThan51~11 7 COMB LCCOMB_X20_Y15_N14 1 " "Info: 7: + IC(0.000 ns) + CELL(0.174 ns) = 3.245 ns; Loc. = LCCOMB_X20_Y15_N14; Fanout = 1; COMB Node = 'counter:pos_counter\|LessThan51~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { counter:pos_counter|LessThan51~9 counter:pos_counter|LessThan51~11 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1547 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.325 ns counter:pos_counter\|LessThan51~13 8 COMB LCCOMB_X20_Y15_N16 1 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 3.325 ns; Loc. = LCCOMB_X20_Y15_N16; Fanout = 1; COMB Node = 'counter:pos_counter\|LessThan51~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { counter:pos_counter|LessThan51~11 counter:pos_counter|LessThan51~13 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1547 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.405 ns counter:pos_counter\|LessThan51~15 9 COMB LCCOMB_X20_Y15_N18 1 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 3.405 ns; Loc. = LCCOMB_X20_Y15_N18; Fanout = 1; COMB Node = 'counter:pos_counter\|LessThan51~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { counter:pos_counter|LessThan51~13 counter:pos_counter|LessThan51~15 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1547 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.485 ns counter:pos_counter\|LessThan51~17 10 COMB LCCOMB_X20_Y15_N20 1 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 3.485 ns; Loc. = LCCOMB_X20_Y15_N20; Fanout = 1; COMB Node = 'counter:pos_counter\|LessThan51~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { counter:pos_counter|LessThan51~15 counter:pos_counter|LessThan51~17 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1547 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 3.943 ns counter:pos_counter\|LessThan51~18 11 COMB LCCOMB_X20_Y15_N22 1 " "Info: 11: + IC(0.000 ns) + CELL(0.458 ns) = 3.943 ns; Loc. = LCCOMB_X20_Y15_N22; Fanout = 1; COMB Node = 'counter:pos_counter\|LessThan51~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { counter:pos_counter|LessThan51~17 counter:pos_counter|LessThan51~18 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1547 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.455 ns) 5.311 ns counter:pos_counter\|hit_condition~0 12 COMB LCCOMB_X21_Y17_N30 1 " "Info: 12: + IC(0.913 ns) + CELL(0.455 ns) = 5.311 ns; Loc. = LCCOMB_X21_Y17_N30; Fanout = 1; COMB Node = 'counter:pos_counter\|hit_condition~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.368 ns" { counter:pos_counter|LessThan51~18 counter:pos_counter|hit_condition~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.468 ns) + CELL(0.521 ns) 7.300 ns counter:pos_counter\|hit_obstacle~26 13 COMB LCCOMB_X16_Y15_N2 3 " "Info: 13: + IC(1.468 ns) + CELL(0.521 ns) = 7.300 ns; Loc. = LCCOMB_X16_Y15_N2; Fanout = 3; COMB Node = 'counter:pos_counter\|hit_obstacle~26'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.989 ns" { counter:pos_counter|hit_condition~0 counter:pos_counter|hit_obstacle~26 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/counter.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.178 ns) 7.795 ns maze:fsm\|state~13 14 COMB LCCOMB_X16_Y15_N30 1 " "Info: 14: + IC(0.317 ns) + CELL(0.178 ns) = 7.795 ns; Loc. = LCCOMB_X16_Y15_N30; Fanout = 1; COMB Node = 'maze:fsm\|state~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { counter:pos_counter|hit_obstacle~26 maze:fsm|state~13 } "NODE_NAME" } } { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.891 ns maze:fsm\|state.re_set 15 REG LCFF_X16_Y15_N31 4 " "Info: 15: + IC(0.000 ns) + CELL(0.096 ns) = 7.891 ns; Loc. = LCFF_X16_Y15_N31; Fanout = 4; REG Node = 'maze:fsm\|state.re_set'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { maze:fsm|state~13 maze:fsm|state.re_set } "NODE_NAME" } } { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.752 ns ( 47.55 % ) " "Info: Total cell delay = 3.752 ns ( 47.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.139 ns ( 52.45 % ) " "Info: Total interconnect delay = 4.139 ns ( 52.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.891 ns" { counter:pos_counter|obs5_row[1] counter:pos_counter|Add24~1 counter:pos_counter|Add24~2 counter:pos_counter|LessThan51~5 counter:pos_counter|LessThan51~7 counter:pos_counter|LessThan51~9 counter:pos_counter|LessThan51~11 counter:pos_counter|LessThan51~13 counter:pos_counter|LessThan51~15 counter:pos_counter|LessThan51~17 counter:pos_counter|LessThan51~18 counter:pos_counter|hit_condition~0 counter:pos_counter|hit_obstacle~26 maze:fsm|state~13 maze:fsm|state.re_set } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.891 ns" { counter:pos_counter|obs5_row[1] {} counter:pos_counter|Add24~1 {} counter:pos_counter|Add24~2 {} counter:pos_counter|LessThan51~5 {} counter:pos_counter|LessThan51~7 {} counter:pos_counter|LessThan51~9 {} counter:pos_counter|LessThan51~11 {} counter:pos_counter|LessThan51~13 {} counter:pos_counter|LessThan51~15 {} counter:pos_counter|LessThan51~17 {} counter:pos_counter|LessThan51~18 {} counter:pos_counter|hit_condition~0 {} counter:pos_counter|hit_obstacle~26 {} maze:fsm|state~13 {} maze:fsm|state.re_set {} } { 0.000ns 0.644ns 0.000ns 0.797ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.913ns 1.468ns 0.317ns 0.000ns } { 0.000ns 0.517ns 0.458ns 0.495ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.455ns 0.521ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.835 ns - Smallest " "Info: - Smallest clock skew is -1.835 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 4.660 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 4.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 4 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 4; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.879 ns) 3.151 ns counter:pos_counter\|CLOCKDIV:obs_clock\|DIVOUT 2 REG LCFF_X13_Y14_N1 7 " "Info: 2: + IC(1.246 ns) + CELL(0.879 ns) = 3.151 ns; Loc. = LCFF_X13_Y14_N1; Fanout = 7; REG Node = 'counter:pos_counter\|CLOCKDIV:obs_clock\|DIVOUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.125 ns" { CLOCK_50 counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT } "NODE_NAME" } } { "clockdiv.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/clockdiv.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.602 ns) 4.660 ns maze:fsm\|state.re_set 3 REG LCFF_X16_Y15_N31 4 " "Info: 3: + IC(0.907 ns) + CELL(0.602 ns) = 4.660 ns; Loc. = LCFF_X16_Y15_N31; Fanout = 4; REG Node = 'maze:fsm\|state.re_set'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT maze:fsm|state.re_set } "NODE_NAME" } } { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 53.80 % ) " "Info: Total cell delay = 2.507 ns ( 53.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.153 ns ( 46.20 % ) " "Info: Total interconnect delay = 2.153 ns ( 46.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.660 ns" { CLOCK_50 counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT maze:fsm|state.re_set } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.660 ns" { CLOCK_50 {} CLOCK_50~combout {} counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT {} maze:fsm|state.re_set {} } { 0.000ns 0.000ns 1.246ns 0.907ns } { 0.000ns 1.026ns 0.879ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 6.495 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 6.495 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 4 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 4; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.879 ns) 3.151 ns counter:pos_counter\|CLOCKDIV:obs_clock\|DIVOUT 2 REG LCFF_X13_Y14_N1 7 " "Info: 2: + IC(1.246 ns) + CELL(0.879 ns) = 3.151 ns; Loc. = LCFF_X13_Y14_N1; Fanout = 7; REG Node = 'counter:pos_counter\|CLOCKDIV:obs_clock\|DIVOUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.125 ns" { CLOCK_50 counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT } "NODE_NAME" } } { "clockdiv.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/clockdiv.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.750 ns) + CELL(0.000 ns) 4.901 ns counter:pos_counter\|CLOCKDIV:obs_clock\|DIVOUT~clkctrl 3 COMB CLKCTRL_G1 65 " "Info: 3: + IC(1.750 ns) + CELL(0.000 ns) = 4.901 ns; Loc. = CLKCTRL_G1; Fanout = 65; COMB Node = 'counter:pos_counter\|CLOCKDIV:obs_clock\|DIVOUT~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.750 ns" { counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT~clkctrl } "NODE_NAME" } } { "clockdiv.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/clockdiv.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.602 ns) 6.495 ns counter:pos_counter\|obs5_row\[1\] 4 REG LCFF_X18_Y15_N9 9 " "Info: 4: + IC(0.992 ns) + CELL(0.602 ns) = 6.495 ns; Loc. = LCFF_X18_Y15_N9; Fanout = 9; REG Node = 'counter:pos_counter\|obs5_row\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT~clkctrl counter:pos_counter|obs5_row[1] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/counter.vhd" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 38.60 % ) " "Info: Total cell delay = 2.507 ns ( 38.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.988 ns ( 61.40 % ) " "Info: Total interconnect delay = 3.988 ns ( 61.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.495 ns" { CLOCK_50 counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT~clkctrl counter:pos_counter|obs5_row[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.495 ns" { CLOCK_50 {} CLOCK_50~combout {} counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT {} counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT~clkctrl {} counter:pos_counter|obs5_row[1] {} } { 0.000ns 0.000ns 1.246ns 1.750ns 0.992ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.660 ns" { CLOCK_50 counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT maze:fsm|state.re_set } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.660 ns" { CLOCK_50 {} CLOCK_50~combout {} counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT {} maze:fsm|state.re_set {} } { 0.000ns 0.000ns 1.246ns 0.907ns } { 0.000ns 1.026ns 0.879ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.495 ns" { CLOCK_50 counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT~clkctrl counter:pos_counter|obs5_row[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.495 ns" { CLOCK_50 {} CLOCK_50~combout {} counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT {} counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT~clkctrl {} counter:pos_counter|obs5_row[1] {} } { 0.000ns 0.000ns 1.246ns 1.750ns 0.992ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "counter.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/counter.vhd" 174 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.891 ns" { counter:pos_counter|obs5_row[1] counter:pos_counter|Add24~1 counter:pos_counter|Add24~2 counter:pos_counter|LessThan51~5 counter:pos_counter|LessThan51~7 counter:pos_counter|LessThan51~9 counter:pos_counter|LessThan51~11 counter:pos_counter|LessThan51~13 counter:pos_counter|LessThan51~15 counter:pos_counter|LessThan51~17 counter:pos_counter|LessThan51~18 counter:pos_counter|hit_condition~0 counter:pos_counter|hit_obstacle~26 maze:fsm|state~13 maze:fsm|state.re_set } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.891 ns" { counter:pos_counter|obs5_row[1] {} counter:pos_counter|Add24~1 {} counter:pos_counter|Add24~2 {} counter:pos_counter|LessThan51~5 {} counter:pos_counter|LessThan51~7 {} counter:pos_counter|LessThan51~9 {} counter:pos_counter|LessThan51~11 {} counter:pos_counter|LessThan51~13 {} counter:pos_counter|LessThan51~15 {} counter:pos_counter|LessThan51~17 {} counter:pos_counter|LessThan51~18 {} counter:pos_counter|hit_condition~0 {} counter:pos_counter|hit_obstacle~26 {} maze:fsm|state~13 {} maze:fsm|state.re_set {} } { 0.000ns 0.644ns 0.000ns 0.797ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.913ns 1.468ns 0.317ns 0.000ns } { 0.000ns 0.517ns 0.458ns 0.495ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.455ns 0.521ns 0.178ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.660 ns" { CLOCK_50 counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT maze:fsm|state.re_set } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.660 ns" { CLOCK_50 {} CLOCK_50~combout {} counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT {} maze:fsm|state.re_set {} } { 0.000ns 0.000ns 1.246ns 0.907ns } { 0.000ns 1.026ns 0.879ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.495 ns" { CLOCK_50 counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT~clkctrl counter:pos_counter|obs5_row[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.495 ns" { CLOCK_50 {} CLOCK_50~combout {} counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT {} counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT~clkctrl {} counter:pos_counter|obs5_row[1] {} } { 0.000ns 0.000ns 1.246ns 1.750ns 0.992ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLOCK_50 6 " "Warning: Circuit may not operate. Detected 6 non-operational path(s) clocked by clock \"CLOCK_50\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "maze:fsm\|dies\[1\] maze:fsm\|state.fail CLOCK_50 845 ps " "Info: Found hold time violation between source  pin or register \"maze:fsm\|dies\[1\]\" and destination pin or register \"maze:fsm\|state.fail\" for clock \"CLOCK_50\" (Hold time is 845 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.867 ns + Largest " "Info: + Largest clock skew is 1.867 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.489 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 6.489 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 4 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 4; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.879 ns) 3.151 ns counter:pos_counter\|CLOCKDIV:obs_clock\|DIVOUT 2 REG LCFF_X13_Y14_N1 7 " "Info: 2: + IC(1.246 ns) + CELL(0.879 ns) = 3.151 ns; Loc. = LCFF_X13_Y14_N1; Fanout = 7; REG Node = 'counter:pos_counter\|CLOCKDIV:obs_clock\|DIVOUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.125 ns" { CLOCK_50 counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT } "NODE_NAME" } } { "clockdiv.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/clockdiv.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.750 ns) + CELL(0.000 ns) 4.901 ns counter:pos_counter\|CLOCKDIV:obs_clock\|DIVOUT~clkctrl 3 COMB CLKCTRL_G1 65 " "Info: 3: + IC(1.750 ns) + CELL(0.000 ns) = 4.901 ns; Loc. = CLKCTRL_G1; Fanout = 65; COMB Node = 'counter:pos_counter\|CLOCKDIV:obs_clock\|DIVOUT~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.750 ns" { counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT~clkctrl } "NODE_NAME" } } { "clockdiv.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/clockdiv.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.602 ns) 6.489 ns maze:fsm\|state.fail 4 REG LCFF_X15_Y15_N29 3 " "Info: 4: + IC(0.986 ns) + CELL(0.602 ns) = 6.489 ns; Loc. = LCFF_X15_Y15_N29; Fanout = 3; REG Node = 'maze:fsm\|state.fail'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT~clkctrl maze:fsm|state.fail } "NODE_NAME" } } { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 38.63 % ) " "Info: Total cell delay = 2.507 ns ( 38.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.982 ns ( 61.37 % ) " "Info: Total interconnect delay = 3.982 ns ( 61.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.489 ns" { CLOCK_50 counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT~clkctrl maze:fsm|state.fail } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.489 ns" { CLOCK_50 {} CLOCK_50~combout {} counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT {} counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT~clkctrl {} maze:fsm|state.fail {} } { 0.000ns 0.000ns 1.246ns 1.750ns 0.986ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 4.622 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 4.622 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 4 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 4; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.879 ns) 3.151 ns counter:pos_counter\|CLOCKDIV:obs_clock\|DIVOUT 2 REG LCFF_X13_Y14_N1 7 " "Info: 2: + IC(1.246 ns) + CELL(0.879 ns) = 3.151 ns; Loc. = LCFF_X13_Y14_N1; Fanout = 7; REG Node = 'counter:pos_counter\|CLOCKDIV:obs_clock\|DIVOUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.125 ns" { CLOCK_50 counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT } "NODE_NAME" } } { "clockdiv.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/clockdiv.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.869 ns) + CELL(0.602 ns) 4.622 ns maze:fsm\|dies\[1\] 3 REG LCFF_X15_Y15_N15 12 " "Info: 3: + IC(0.869 ns) + CELL(0.602 ns) = 4.622 ns; Loc. = LCFF_X15_Y15_N15; Fanout = 12; REG Node = 'maze:fsm\|dies\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.471 ns" { counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT maze:fsm|dies[1] } "NODE_NAME" } } { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 54.24 % ) " "Info: Total cell delay = 2.507 ns ( 54.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.115 ns ( 45.76 % ) " "Info: Total interconnect delay = 2.115 ns ( 45.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.622 ns" { CLOCK_50 counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT maze:fsm|dies[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.622 ns" { CLOCK_50 {} CLOCK_50~combout {} counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT {} maze:fsm|dies[1] {} } { 0.000ns 0.000ns 1.246ns 0.869ns } { 0.000ns 1.026ns 0.879ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.489 ns" { CLOCK_50 counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT~clkctrl maze:fsm|state.fail } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.489 ns" { CLOCK_50 {} CLOCK_50~combout {} counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT {} counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT~clkctrl {} maze:fsm|state.fail {} } { 0.000ns 0.000ns 1.246ns 1.750ns 0.986ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.622 ns" { CLOCK_50 counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT maze:fsm|dies[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.622 ns" { CLOCK_50 {} CLOCK_50~combout {} counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT {} maze:fsm|dies[1] {} } { 0.000ns 0.000ns 1.246ns 0.869ns } { 0.000ns 1.026ns 0.879ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.031 ns - Shortest register register " "Info: - Shortest register to register delay is 1.031 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns maze:fsm\|dies\[1\] 1 REG LCFF_X15_Y15_N15 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y15_N15; Fanout = 12; REG Node = 'maze:fsm\|dies\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { maze:fsm|dies[1] } "NODE_NAME" } } { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.414 ns) + CELL(0.521 ns) 0.935 ns maze:fsm\|Selector2~0 2 COMB LCCOMB_X15_Y15_N28 1 " "Info: 2: + IC(0.414 ns) + CELL(0.521 ns) = 0.935 ns; Loc. = LCCOMB_X15_Y15_N28; Fanout = 1; COMB Node = 'maze:fsm\|Selector2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.935 ns" { maze:fsm|dies[1] maze:fsm|Selector2~0 } "NODE_NAME" } } { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.031 ns maze:fsm\|state.fail 3 REG LCFF_X15_Y15_N29 3 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 1.031 ns; Loc. = LCFF_X15_Y15_N29; Fanout = 3; REG Node = 'maze:fsm\|state.fail'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { maze:fsm|Selector2~0 maze:fsm|state.fail } "NODE_NAME" } } { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.617 ns ( 59.84 % ) " "Info: Total cell delay = 0.617 ns ( 59.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.414 ns ( 40.16 % ) " "Info: Total interconnect delay = 0.414 ns ( 40.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.031 ns" { maze:fsm|dies[1] maze:fsm|Selector2~0 maze:fsm|state.fail } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.031 ns" { maze:fsm|dies[1] {} maze:fsm|Selector2~0 {} maze:fsm|state.fail {} } { 0.000ns 0.414ns 0.000ns } { 0.000ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "maze.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/maze.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.489 ns" { CLOCK_50 counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT~clkctrl maze:fsm|state.fail } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.489 ns" { CLOCK_50 {} CLOCK_50~combout {} counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT {} counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT~clkctrl {} maze:fsm|state.fail {} } { 0.000ns 0.000ns 1.246ns 1.750ns 0.986ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.622 ns" { CLOCK_50 counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT maze:fsm|dies[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.622 ns" { CLOCK_50 {} CLOCK_50~combout {} counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT {} maze:fsm|dies[1] {} } { 0.000ns 0.000ns 1.246ns 0.869ns } { 0.000ns 1.026ns 0.879ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.031 ns" { maze:fsm|dies[1] maze:fsm|Selector2~0 maze:fsm|state.fail } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.031 ns" { maze:fsm|dies[1] {} maze:fsm|Selector2~0 {} maze:fsm|state.fail {} } { 0.000ns 0.414ns 0.000ns } { 0.000ns 0.521ns 0.096ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "counter:pos_counter\|count_row\[1\] i_inc_row CLOCK_50 3.622 ns register " "Info: tsu for register \"counter:pos_counter\|count_row\[1\]\" (data pin = \"i_inc_row\", clock pin = \"CLOCK_50\") is 3.622 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.864 ns + Longest pin register " "Info: + Longest pin to register delay is 9.864 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns i_inc_row 1 PIN PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; PIN Node = 'i_inc_row'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_inc_row } "NODE_NAME" } } { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.212 ns) + CELL(0.461 ns) 2.699 ns counter:pos_counter\|player_object~13 2 COMB LCCOMB_X22_Y13_N12 20 " "Info: 2: + IC(1.212 ns) + CELL(0.461 ns) = 2.699 ns; Loc. = LCCOMB_X22_Y13_N12; Fanout = 20; COMB Node = 'counter:pos_counter\|player_object~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.673 ns" { i_inc_row counter:pos_counter|player_object~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.451 ns) + CELL(0.542 ns) 5.692 ns counter:pos_counter\|count_row\[0\]~3 3 COMB LCCOMB_X20_Y17_N26 1 " "Info: 3: + IC(2.451 ns) + CELL(0.542 ns) = 5.692 ns; Loc. = LCCOMB_X20_Y17_N26; Fanout = 1; COMB Node = 'counter:pos_counter\|count_row\[0\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { counter:pos_counter|player_object~13 counter:pos_counter|count_row[0]~3 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/counter.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.178 ns) 6.783 ns counter:pos_counter\|count_row\[0\]~6 4 COMB LCCOMB_X21_Y13_N2 1 " "Info: 4: + IC(0.913 ns) + CELL(0.178 ns) = 6.783 ns; Loc. = LCCOMB_X21_Y13_N2; Fanout = 1; COMB Node = 'counter:pos_counter\|count_row\[0\]~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { counter:pos_counter|count_row[0]~3 counter:pos_counter|count_row[0]~6 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/counter.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.523 ns) + CELL(0.178 ns) 7.484 ns counter:pos_counter\|count_row\[0\]~11 5 COMB LCCOMB_X22_Y13_N30 1 " "Info: 5: + IC(0.523 ns) + CELL(0.178 ns) = 7.484 ns; Loc. = LCCOMB_X22_Y13_N30; Fanout = 1; COMB Node = 'counter:pos_counter\|count_row\[0\]~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.701 ns" { counter:pos_counter|count_row[0]~6 counter:pos_counter|count_row[0]~11 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/counter.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.178 ns) 7.947 ns counter:pos_counter\|count_row\[0\]~12 6 COMB LCCOMB_X22_Y13_N8 10 " "Info: 6: + IC(0.285 ns) + CELL(0.178 ns) = 7.947 ns; Loc. = LCCOMB_X22_Y13_N8; Fanout = 10; COMB Node = 'counter:pos_counter\|count_row\[0\]~12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.463 ns" { counter:pos_counter|count_row[0]~11 counter:pos_counter|count_row[0]~12 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/counter.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.159 ns) + CELL(0.758 ns) 9.864 ns counter:pos_counter\|count_row\[1\] 7 REG LCFF_X20_Y16_N1 19 " "Info: 7: + IC(1.159 ns) + CELL(0.758 ns) = 9.864 ns; Loc. = LCFF_X20_Y16_N1; Fanout = 19; REG Node = 'counter:pos_counter\|count_row\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.917 ns" { counter:pos_counter|count_row[0]~12 counter:pos_counter|count_row[1] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/counter.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.321 ns ( 33.67 % ) " "Info: Total cell delay = 3.321 ns ( 33.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.543 ns ( 66.33 % ) " "Info: Total interconnect delay = 6.543 ns ( 66.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.864 ns" { i_inc_row counter:pos_counter|player_object~13 counter:pos_counter|count_row[0]~3 counter:pos_counter|count_row[0]~6 counter:pos_counter|count_row[0]~11 counter:pos_counter|count_row[0]~12 counter:pos_counter|count_row[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.864 ns" { i_inc_row {} i_inc_row~combout {} counter:pos_counter|player_object~13 {} counter:pos_counter|count_row[0]~3 {} counter:pos_counter|count_row[0]~6 {} counter:pos_counter|count_row[0]~11 {} counter:pos_counter|count_row[0]~12 {} counter:pos_counter|count_row[1] {} } { 0.000ns 0.000ns 1.212ns 2.451ns 0.913ns 0.523ns 0.285ns 1.159ns } { 0.000ns 1.026ns 0.461ns 0.542ns 0.178ns 0.178ns 0.178ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "counter.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/counter.vhd" 72 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.204 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 6.204 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 4 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 4; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.112 ns) + CELL(0.879 ns) 3.017 ns counter:pos_counter\|CLOCKDIV:obj_clock\|DIVOUT 2 REG LCFF_X8_Y15_N27 2 " "Info: 2: + IC(1.112 ns) + CELL(0.879 ns) = 3.017 ns; Loc. = LCFF_X8_Y15_N27; Fanout = 2; REG Node = 'counter:pos_counter\|CLOCKDIV:obj_clock\|DIVOUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.991 ns" { CLOCK_50 counter:pos_counter|CLOCKDIV:obj_clock|DIVOUT } "NODE_NAME" } } { "clockdiv.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/clockdiv.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.594 ns) + CELL(0.000 ns) 4.611 ns counter:pos_counter\|CLOCKDIV:obj_clock\|DIVOUT~clkctrl 3 COMB CLKCTRL_G0 20 " "Info: 3: + IC(1.594 ns) + CELL(0.000 ns) = 4.611 ns; Loc. = CLKCTRL_G0; Fanout = 20; COMB Node = 'counter:pos_counter\|CLOCKDIV:obj_clock\|DIVOUT~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { counter:pos_counter|CLOCKDIV:obj_clock|DIVOUT counter:pos_counter|CLOCKDIV:obj_clock|DIVOUT~clkctrl } "NODE_NAME" } } { "clockdiv.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/clockdiv.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.602 ns) 6.204 ns counter:pos_counter\|count_row\[1\] 4 REG LCFF_X20_Y16_N1 19 " "Info: 4: + IC(0.991 ns) + CELL(0.602 ns) = 6.204 ns; Loc. = LCFF_X20_Y16_N1; Fanout = 19; REG Node = 'counter:pos_counter\|count_row\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { counter:pos_counter|CLOCKDIV:obj_clock|DIVOUT~clkctrl counter:pos_counter|count_row[1] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/counter.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 40.41 % ) " "Info: Total cell delay = 2.507 ns ( 40.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.697 ns ( 59.59 % ) " "Info: Total interconnect delay = 3.697 ns ( 59.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.204 ns" { CLOCK_50 counter:pos_counter|CLOCKDIV:obj_clock|DIVOUT counter:pos_counter|CLOCKDIV:obj_clock|DIVOUT~clkctrl counter:pos_counter|count_row[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.204 ns" { CLOCK_50 {} CLOCK_50~combout {} counter:pos_counter|CLOCKDIV:obj_clock|DIVOUT {} counter:pos_counter|CLOCKDIV:obj_clock|DIVOUT~clkctrl {} counter:pos_counter|count_row[1] {} } { 0.000ns 0.000ns 1.112ns 1.594ns 0.991ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.864 ns" { i_inc_row counter:pos_counter|player_object~13 counter:pos_counter|count_row[0]~3 counter:pos_counter|count_row[0]~6 counter:pos_counter|count_row[0]~11 counter:pos_counter|count_row[0]~12 counter:pos_counter|count_row[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.864 ns" { i_inc_row {} i_inc_row~combout {} counter:pos_counter|player_object~13 {} counter:pos_counter|count_row[0]~3 {} counter:pos_counter|count_row[0]~6 {} counter:pos_counter|count_row[0]~11 {} counter:pos_counter|count_row[0]~12 {} counter:pos_counter|count_row[1] {} } { 0.000ns 0.000ns 1.212ns 2.451ns 0.913ns 0.523ns 0.285ns 1.159ns } { 0.000ns 1.026ns 0.461ns 0.542ns 0.178ns 0.178ns 0.178ns 0.758ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.204 ns" { CLOCK_50 counter:pos_counter|CLOCKDIV:obj_clock|DIVOUT counter:pos_counter|CLOCKDIV:obj_clock|DIVOUT~clkctrl counter:pos_counter|count_row[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.204 ns" { CLOCK_50 {} CLOCK_50~combout {} counter:pos_counter|CLOCKDIV:obj_clock|DIVOUT {} counter:pos_counter|CLOCKDIV:obj_clock|DIVOUT~clkctrl {} counter:pos_counter|count_row[1] {} } { 0.000ns 0.000ns 1.112ns 1.594ns 0.991ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 VGA_G\[5\] display_vhd:module_vga\|vga:vga_driver0\|video_on_h 14.376 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"VGA_G\[5\]\" through register \"display_vhd:module_vga\|vga:vga_driver0\|video_on_h\" is 14.376 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 6.471 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 6.471 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 4 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 4; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.692 ns) + CELL(0.879 ns) 3.597 ns display_vhd:module_vga\|vga:vga_driver0\|clock_25MHz 2 REG LCFF_X23_Y19_N1 11 " "Info: 2: + IC(1.692 ns) + CELL(0.879 ns) = 3.597 ns; Loc. = LCFF_X23_Y19_N1; Fanout = 11; REG Node = 'display_vhd:module_vga\|vga:vga_driver0\|clock_25MHz'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.571 ns" { CLOCK_50 display_vhd:module_vga|vga:vga_driver0|clock_25MHz } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/vga.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.308 ns) + CELL(0.000 ns) 4.905 ns display_vhd:module_vga\|vga:vga_driver0\|clock_25MHz~clkctrl 3 COMB CLKCTRL_G11 34 " "Info: 3: + IC(1.308 ns) + CELL(0.000 ns) = 4.905 ns; Loc. = CLKCTRL_G11; Fanout = 34; COMB Node = 'display_vhd:module_vga\|vga:vga_driver0\|clock_25MHz~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.308 ns" { display_vhd:module_vga|vga:vga_driver0|clock_25MHz display_vhd:module_vga|vga:vga_driver0|clock_25MHz~clkctrl } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/vga.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.964 ns) + CELL(0.602 ns) 6.471 ns display_vhd:module_vga\|vga:vga_driver0\|video_on_h 4 REG LCFF_X23_Y20_N19 16 " "Info: 4: + IC(0.964 ns) + CELL(0.602 ns) = 6.471 ns; Loc. = LCFF_X23_Y20_N19; Fanout = 16; REG Node = 'display_vhd:module_vga\|vga:vga_driver0\|video_on_h'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { display_vhd:module_vga|vga:vga_driver0|clock_25MHz~clkctrl display_vhd:module_vga|vga:vga_driver0|video_on_h } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/vga.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 38.74 % ) " "Info: Total cell delay = 2.507 ns ( 38.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.964 ns ( 61.26 % ) " "Info: Total interconnect delay = 3.964 ns ( 61.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.471 ns" { CLOCK_50 display_vhd:module_vga|vga:vga_driver0|clock_25MHz display_vhd:module_vga|vga:vga_driver0|clock_25MHz~clkctrl display_vhd:module_vga|vga:vga_driver0|video_on_h } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.471 ns" { CLOCK_50 {} CLOCK_50~combout {} display_vhd:module_vga|vga:vga_driver0|clock_25MHz {} display_vhd:module_vga|vga:vga_driver0|clock_25MHz~clkctrl {} display_vhd:module_vga|vga:vga_driver0|video_on_h {} } { 0.000ns 0.000ns 1.692ns 1.308ns 0.964ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "vga.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/vga.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.628 ns + Longest register pin " "Info: + Longest register to pin delay is 7.628 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns display_vhd:module_vga\|vga:vga_driver0\|video_on_h 1 REG LCFF_X23_Y20_N19 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y20_N19; Fanout = 16; REG Node = 'display_vhd:module_vga\|vga:vga_driver0\|video_on_h'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_vhd:module_vga|vga:vga_driver0|video_on_h } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/vga.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.875 ns) + CELL(0.521 ns) 2.396 ns display_vhd:module_vga\|VGA_G\[3\]~3 2 COMB LCCOMB_X22_Y18_N10 2 " "Info: 2: + IC(1.875 ns) + CELL(0.521 ns) = 2.396 ns; Loc. = LCCOMB_X22_Y18_N10; Fanout = 2; COMB Node = 'display_vhd:module_vga\|VGA_G\[3\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.396 ns" { display_vhd:module_vga|vga:vga_driver0|video_on_h display_vhd:module_vga|VGA_G[3]~3 } "NODE_NAME" } } { "display_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/display_vhd.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.246 ns) + CELL(2.986 ns) 7.628 ns VGA_G\[5\] 3 PIN PIN_E8 0 " "Info: 3: + IC(2.246 ns) + CELL(2.986 ns) = 7.628 ns; Loc. = PIN_E8; Fanout = 0; PIN Node = 'VGA_G\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.232 ns" { display_vhd:module_vga|VGA_G[3]~3 VGA_G[5] } "NODE_NAME" } } { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.507 ns ( 45.98 % ) " "Info: Total cell delay = 3.507 ns ( 45.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.121 ns ( 54.02 % ) " "Info: Total interconnect delay = 4.121 ns ( 54.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.628 ns" { display_vhd:module_vga|vga:vga_driver0|video_on_h display_vhd:module_vga|VGA_G[3]~3 VGA_G[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.628 ns" { display_vhd:module_vga|vga:vga_driver0|video_on_h {} display_vhd:module_vga|VGA_G[3]~3 {} VGA_G[5] {} } { 0.000ns 1.875ns 2.246ns } { 0.000ns 0.521ns 2.986ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.471 ns" { CLOCK_50 display_vhd:module_vga|vga:vga_driver0|clock_25MHz display_vhd:module_vga|vga:vga_driver0|clock_25MHz~clkctrl display_vhd:module_vga|vga:vga_driver0|video_on_h } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.471 ns" { CLOCK_50 {} CLOCK_50~combout {} display_vhd:module_vga|vga:vga_driver0|clock_25MHz {} display_vhd:module_vga|vga:vga_driver0|clock_25MHz~clkctrl {} display_vhd:module_vga|vga:vga_driver0|video_on_h {} } { 0.000ns 0.000ns 1.692ns 1.308ns 0.964ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.628 ns" { display_vhd:module_vga|vga:vga_driver0|video_on_h display_vhd:module_vga|VGA_G[3]~3 VGA_G[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.628 ns" { display_vhd:module_vga|vga:vga_driver0|video_on_h {} display_vhd:module_vga|VGA_G[3]~3 {} VGA_G[5] {} } { 0.000ns 1.875ns 2.246ns } { 0.000ns 0.521ns 2.986ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "counter:pos_counter\|count_column\[2\] i_dec_column CLOCK_50 3.080 ns register " "Info: th for register \"counter:pos_counter\|count_column\[2\]\" (data pin = \"i_dec_column\", clock pin = \"CLOCK_50\") is 3.080 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.197 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 6.197 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 4 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 4; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.112 ns) + CELL(0.879 ns) 3.017 ns counter:pos_counter\|CLOCKDIV:obj_clock\|DIVOUT 2 REG LCFF_X8_Y15_N27 2 " "Info: 2: + IC(1.112 ns) + CELL(0.879 ns) = 3.017 ns; Loc. = LCFF_X8_Y15_N27; Fanout = 2; REG Node = 'counter:pos_counter\|CLOCKDIV:obj_clock\|DIVOUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.991 ns" { CLOCK_50 counter:pos_counter|CLOCKDIV:obj_clock|DIVOUT } "NODE_NAME" } } { "clockdiv.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/clockdiv.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.594 ns) + CELL(0.000 ns) 4.611 ns counter:pos_counter\|CLOCKDIV:obj_clock\|DIVOUT~clkctrl 3 COMB CLKCTRL_G0 20 " "Info: 3: + IC(1.594 ns) + CELL(0.000 ns) = 4.611 ns; Loc. = CLKCTRL_G0; Fanout = 20; COMB Node = 'counter:pos_counter\|CLOCKDIV:obj_clock\|DIVOUT~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { counter:pos_counter|CLOCKDIV:obj_clock|DIVOUT counter:pos_counter|CLOCKDIV:obj_clock|DIVOUT~clkctrl } "NODE_NAME" } } { "clockdiv.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/clockdiv.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.602 ns) 6.197 ns counter:pos_counter\|count_column\[2\] 4 REG LCFF_X16_Y16_N15 15 " "Info: 4: + IC(0.984 ns) + CELL(0.602 ns) = 6.197 ns; Loc. = LCFF_X16_Y16_N15; Fanout = 15; REG Node = 'counter:pos_counter\|count_column\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { counter:pos_counter|CLOCKDIV:obj_clock|DIVOUT~clkctrl counter:pos_counter|count_column[2] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/counter.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 40.46 % ) " "Info: Total cell delay = 2.507 ns ( 40.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.690 ns ( 59.54 % ) " "Info: Total interconnect delay = 3.690 ns ( 59.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.197 ns" { CLOCK_50 counter:pos_counter|CLOCKDIV:obj_clock|DIVOUT counter:pos_counter|CLOCKDIV:obj_clock|DIVOUT~clkctrl counter:pos_counter|count_column[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.197 ns" { CLOCK_50 {} CLOCK_50~combout {} counter:pos_counter|CLOCKDIV:obj_clock|DIVOUT {} counter:pos_counter|CLOCKDIV:obj_clock|DIVOUT~clkctrl {} counter:pos_counter|count_column[2] {} } { 0.000ns 0.000ns 1.112ns 1.594ns 0.984ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "counter.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/counter.vhd" 72 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.403 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.403 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns i_dec_column 1 PIN PIN_L2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L2; Fanout = 3; PIN Node = 'i_dec_column'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_dec_column } "NODE_NAME" } } { "top_level_vhd.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/top_level_vhd.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.231 ns) + CELL(0.178 ns) 2.435 ns counter:pos_counter\|player_object~0 2 COMB LCCOMB_X16_Y16_N2 17 " "Info: 2: + IC(1.231 ns) + CELL(0.178 ns) = 2.435 ns; Loc. = LCCOMB_X16_Y16_N2; Fanout = 17; COMB Node = 'counter:pos_counter\|player_object~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.409 ns" { i_dec_column counter:pos_counter|player_object~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.351 ns) + CELL(0.521 ns) 3.307 ns counter:pos_counter\|Add2~5 3 COMB LCCOMB_X16_Y16_N14 1 " "Info: 3: + IC(0.351 ns) + CELL(0.521 ns) = 3.307 ns; Loc. = LCCOMB_X16_Y16_N14; Fanout = 1; COMB Node = 'counter:pos_counter\|Add2~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.872 ns" { counter:pos_counter|player_object~0 counter:pos_counter|Add2~5 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.403 ns counter:pos_counter\|count_column\[2\] 4 REG LCFF_X16_Y16_N15 15 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 3.403 ns; Loc. = LCFF_X16_Y16_N15; Fanout = 15; REG Node = 'counter:pos_counter\|count_column\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { counter:pos_counter|Add2~5 counter:pos_counter|count_column[2] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Ivan Giovanni/Downloads/Maze 3/counter.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.821 ns ( 53.51 % ) " "Info: Total cell delay = 1.821 ns ( 53.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.582 ns ( 46.49 % ) " "Info: Total interconnect delay = 1.582 ns ( 46.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.403 ns" { i_dec_column counter:pos_counter|player_object~0 counter:pos_counter|Add2~5 counter:pos_counter|count_column[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.403 ns" { i_dec_column {} i_dec_column~combout {} counter:pos_counter|player_object~0 {} counter:pos_counter|Add2~5 {} counter:pos_counter|count_column[2] {} } { 0.000ns 0.000ns 1.231ns 0.351ns 0.000ns } { 0.000ns 1.026ns 0.178ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.197 ns" { CLOCK_50 counter:pos_counter|CLOCKDIV:obj_clock|DIVOUT counter:pos_counter|CLOCKDIV:obj_clock|DIVOUT~clkctrl counter:pos_counter|count_column[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.197 ns" { CLOCK_50 {} CLOCK_50~combout {} counter:pos_counter|CLOCKDIV:obj_clock|DIVOUT {} counter:pos_counter|CLOCKDIV:obj_clock|DIVOUT~clkctrl {} counter:pos_counter|count_column[2] {} } { 0.000ns 0.000ns 1.112ns 1.594ns 0.984ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.403 ns" { i_dec_column counter:pos_counter|player_object~0 counter:pos_counter|Add2~5 counter:pos_counter|count_column[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.403 ns" { i_dec_column {} i_dec_column~combout {} counter:pos_counter|player_object~0 {} counter:pos_counter|Add2~5 {} counter:pos_counter|count_column[2] {} } { 0.000ns 0.000ns 1.231ns 0.351ns 0.000ns } { 0.000ns 1.026ns 0.178ns 0.521ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 28 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "199 " "Info: Peak virtual memory: 199 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 25 08:26:09 2019 " "Info: Processing ended: Mon Nov 25 08:26:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 181 s " "Info: Quartus II Full Compilation was successful. 0 errors, 181 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
