--workdir=/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/Work
--pl-freq=299.999724
--enable-partition=0:38
--partition-isolation=0
--include=/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/./
--include=/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/../common
--include=/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/../dsp_lib/L1/src/aie
--include=/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/../dsp_lib/L1/include/aie
--include=/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/../dsp_lib/L2/include/aie
/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/graph.cpp
/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/leaky_relu.cpp
/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/window_split_128_to_64x2.cpp
/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/window_split_768_to_512_256.cpp
/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/window_split_512_to_256x2.cpp
/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/window_split_256_to_128x2.cpp
/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/roll_concat.cpp
/home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/bias_add.cpp
--platform=/tools/Xilinx/Vitis/2024.2/base_platforms/xilinx_vek280_base_202420_1/xilinx_vek280_base_202420_1.xpfm
--target=hw

