Specification test1b {
	Clock m_s m_f v_s v_f
	[
		Alternates m_s ~ m_f
		Alternates v_s ~ v_f
		
		Exclusion m_s # v_s # m_f # v_f
	]
	
}