#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: E:\App\Professional\PDS_2022.2-SP6.4\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.26200
#Hostname: LAPTOP-BODHT30J
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Wed Nov 19 13:33:20 2025
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {tmds_clk_n} LOC=R17 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE
Executing : def_port {tmds_clk_n} LOC=R17 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE successfully
Executing : def_port {tmds_clk_p} LOC=R16 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE
Executing : def_port {tmds_clk_p} LOC=R16 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE successfully
Executing : def_port {tmds_data_n[0]} LOC=T15 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE
Executing : def_port {tmds_data_n[0]} LOC=T15 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE successfully
Executing : def_port {tmds_data_n[1]} LOC=K15 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project/device_map/hdmi_picture_grey.pcf(line number: 6)] | Port tmds_data_n[1] has been placed at location K15, whose type is share pin.
Executing : def_port {tmds_data_n[1]} LOC=K15 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE successfully
Executing : def_port {tmds_data_n[2]} LOC=R15 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE
Executing : def_port {tmds_data_n[2]} LOC=R15 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE successfully
Executing : def_port {tmds_data_p[0]} LOC=T14 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE
Executing : def_port {tmds_data_p[0]} LOC=T14 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE successfully
Executing : def_port {tmds_data_p[1]} LOC=J14 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project/device_map/hdmi_picture_grey.pcf(line number: 9)] | Port tmds_data_p[1] has been placed at location J14, whose type is share pin.
Executing : def_port {tmds_data_p[1]} LOC=J14 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE successfully
Executing : def_port {tmds_data_p[2]} LOC=P14 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE
Executing : def_port {tmds_data_p[2]} LOC=P14 VCCIO=3.3 IOSTANDARD=TMDS DRIVE=5 NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {sys_clk} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_75_10.
Phase 1.1 1st GP placement started.
Design Utilization : 10%.
First map gop timing takes 0.94 sec
Worst slack after clock region global placement is -1480
Wirelength after clock region global placement is 21339 and checksum is 80138F3564E3545C.
1st GP placement takes 1.69 sec.

Phase 1.2 Clock placement started.
Mapping instance u_pll_0/u_gpll/gpll_inst to GPLL_271_157.
Mapping instance clkbufg_0/gopclkbufg to USCM_155_270.
Mapping instance clkbufg_2/gopclkbufg to USCM_155_273.
Mapping instance u_pll_1/u_gpll/gpll_inst to GPLL_7_157.
Mapping instance clkbufg_1/gopclkbufg to USCM_155_276.
Clock placement takes 0.03 sec.

Wirelength after Pre Global Placement is 21339 and checksum is 80138F3564E3545C.
Pre global placement takes 1.84 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOLHR_268_156.
Placed fixed group with base inst u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2 on IOLHR_16_144.
Placed fixed group with base inst u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2 on IOLHR_16_132.
Placed fixed group with base inst u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2 on IOLHR_16_246.
Placed fixed group with base inst u_dvi_transmitter/serializer_r/GTP_OUTBUFDS_data_lane/opit_2 on IOLHR_16_162.
Placed fixed instance GRS_INST/grs_ccs on CCS_75_10.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_155_270.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_155_276.
Placed fixed instance clkbufg_2/gopclkbufg on USCM_155_273.
Placed fixed instance u_pll_0/u_gpll/gpll_inst on GPLL_271_157.
Placed fixed instance u_pll_1/u_gpll/gpll_inst on GPLL_7_157.
Placed fixed instance BKCL_auto_0 on BKCL_1_34.
Placed fixed instance BKCL_auto_1 on BKCL_277_34.
Fixed placement takes 0.05 sec.

Phase 2.2 Process placement started.
I: The IO driver of u_pll_0/u_gpll/gpll_inst(CLKIN1) is not constraint at pllpad, its clock path will pass through SRB.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack -4291.
	1 iterations finished.
	Final slack -4291.
Super clustering done.
Design Utilization : 10%.
Worst slack after global placement is -1577
2nd GP placement takes 0.56 sec.

Wirelength after global placement is 18245 and checksum is DD3C2E1051648DA7.
Global placement takes 0.62 sec.

Phase 3 Post global placement started.
Packing LUT6D started.
I: LUT6D pack result: There are 549 LUT6 in collection, pack success:17
Packing LUT6D takes 0.14 sec.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Adjusting groups started.
Adjusting groups takes 0.00 sec.
Wirelength after macro cell placement is 24480 and checksum is 3A10401DD52808F9.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack -4291.
	1 iterations finished.
	Final slack -4291.
Super clustering done.
Design Utilization : 10%.
Worst slack after post global placement is -1948
3rd GP placement takes 0.44 sec.

Wirelength after post global placement is 15261 and checksum is D56487AA57354FAF.
Packing LUT6D started.
I: LUT6D pack result: There are 519 LUT6 in collection, pack success:3
Packing LUT6D takes 0.12 sec.
Post global placement takes 0.72 sec.

Phase 4 Legalization started.
The average distance in LP is 0.349883.
Wirelength after legalization is 17379 and checksum is B7A769FD7B808669.
Legalization takes 0.06 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is -1547.
Replication placement takes 0.08 sec.

Wirelength after replication placement is 17379 and checksum is B7A769FD7B808669.
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is -1547, TNS before detailed placement is -53443. 
Cost at Swap iteration 0 : -1547, wslk -1545, tns -52951, takes 0.00 sec.
Cost at DP iteration 0 : -1545, wslk -1456, tns -50149, takes 0.02 sec.
Cost at Swap iteration 1 : -1456, wslk -1456, tns -50139, takes 0.02 sec.
Cost at Swap iteration 2 : -1456, wslk -1456, tns -50122, takes 0.03 sec.
Cost at DP iteration 2 : -1456, wslk -1415, tns -49653, takes 0.05 sec.
Cost at Swap iteration 3 : -1415, wslk -1415, tns -49653, takes 0.02 sec.
Cost at Swap iteration 4 : -1415, wslk -1406, tns -49562, takes 0.03 sec.
Cost at DP iteration 4 : -1406, wslk -1405, tns -49344, takes 0.05 sec.
Cost at Swap iteration 5 : -1405, wslk -1403, tns -49267, takes 0.02 sec.
Cost at Swap iteration 6 : -1403, wslk -1400, tns -49261, takes 0.02 sec.
Cost at DP iteration 6 : -1400, wslk -1400, tns -49149, takes 0.00 sec.
Cost at Swap iteration 7 : -1400, wslk -1400, tns -49149, takes 0.00 sec.
Cost at Swap iteration 8 : -1400, wslk -1400, tns -49149, takes 0.03 sec.
Cost at DP iteration 8 : -1400, wslk -1400, tns -49105, takes 0.05 sec.
Cost at Swap iteration 9 : -1400, wslk -1400, tns -49105, takes 0.02 sec.
Worst slack after detailed placement is -1400, TNS after detailed placement is -49105. 
Swapping placement takes 0.42 sec.

Wirelength after detailed placement is 17774 and checksum is 6E2986573F478DC6.
Timing-driven detailed placement takes 0.50 sec.

Worst slack is -4295, TNS after placement is -2503931.
Placement done.
Total placement takes 8.44 sec.
Finished placement.

Routing started.
Enter timing driven router mode.
Route thread size: 2
Building routing graph takes 0.56 sec.
Setup STE netlist take 189 msec.
Dispose control chain take 17 msec.
Collect const net info take 21 msec.
Total nets for routing: 2186.
Total loads for routing: 13578.
Direct connect net size: 194
Build all design net take 70 msec.
Worst slack is -4295, TNS before route is -2503931.
Processing design graph takes 0.30 sec.
Delay table total memory: 0.23856735 MB
Route graph total memory: 45.19870949 MB
Route design total memory: 4.29834747 MB
Global routing takes 0.00 sec.
Total 2184 subnets.
Unrouted clock nets at iteration 0 (0.015 sec): 1
Unrouted clock nets at iteration 1 (0.000 sec): 1
Unrouted clock nets at iteration 2 (0.000 sec): 1
Unrouted clock nets at iteration 3 (0.000 sec): 1
Unrouted clock nets at iteration 4 (0.000 sec): 0
Total route nets size: 2177
