// Seed: 741100299
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5;
  assign id_5 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
  module_0(
      id_4, id_4, id_4, id_4
  );
  wire id_5;
  initial begin
    id_2 <= 1;
    id_1 <= 1;
  end
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_6;
  module_0(
      id_3, id_1, id_3, id_2
  );
  assign id_6 = (id_3);
  assign id_2 = 1;
endmodule
