vendor_name = ModelSim
source_file = 1, C:/Users/choug/VLSI_Projects/AFIFO_TEST/wptr_full.v
source_file = 1, C:/Users/choug/VLSI_Projects/AFIFO_TEST/sync_w2r.v
source_file = 1, C:/Users/choug/VLSI_Projects/AFIFO_TEST/sync_r2w.v
source_file = 1, C:/Users/choug/VLSI_Projects/AFIFO_TEST/rptr_empty.v
source_file = 1, C:/Users/choug/VLSI_Projects/AFIFO_TEST/fifomem.v
source_file = 1, C:/Users/choug/VLSI_Projects/AFIFO_TEST/AFIFO.v
source_file = 1, C:/Users/choug/VLSI_Projects/AFIFO_TEST/Waveform.vwf
source_file = 1, C:/Users/choug/VLSI_Projects/AFIFO_TEST/Waveform1.vwf
source_file = 1, C:/Users/choug/VLSI_Projects/AFIFO_TEST/db/AFIFO_TEST.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/choug/VLSI_Projects/AFIFO_TEST/db/altsyncram_m0d1.tdf
design_name = AFIFO
instance = comp, \rempty~output , rempty~output, AFIFO, 1
instance = comp, \rdata[0]~output , rdata[0]~output, AFIFO, 1
instance = comp, \rdata[1]~output , rdata[1]~output, AFIFO, 1
instance = comp, \rdata[2]~output , rdata[2]~output, AFIFO, 1
instance = comp, \rdata[3]~output , rdata[3]~output, AFIFO, 1
instance = comp, \rdata[4]~output , rdata[4]~output, AFIFO, 1
instance = comp, \rdata[5]~output , rdata[5]~output, AFIFO, 1
instance = comp, \rdata[6]~output , rdata[6]~output, AFIFO, 1
instance = comp, \rdata[7]~output , rdata[7]~output, AFIFO, 1
instance = comp, \wfull~output , wfull~output, AFIFO, 1
instance = comp, \rclk~input , rclk~input, AFIFO, 1
instance = comp, \rclk~inputclkctrl , rclk~inputclkctrl, AFIFO, 1
instance = comp, \wclk~input , wclk~input, AFIFO, 1
instance = comp, \wclk~inputclkctrl , wclk~inputclkctrl, AFIFO, 1
instance = comp, \winc~input , winc~input, AFIFO, 1
instance = comp, \rinc~input , rinc~input, AFIFO, 1
instance = comp, \rptr_empty_m0|Add0~3 , rptr_empty_m0|Add0~3, AFIFO, 1
instance = comp, \rst_n~input , rst_n~input, AFIFO, 1
instance = comp, \rst_n~inputclkctrl , rst_n~inputclkctrl, AFIFO, 1
instance = comp, \rptr_empty_m0|rbin[0] , rptr_empty_m0|rbin[0], AFIFO, 1
instance = comp, \rptr_empty_m0|Add0~2 , rptr_empty_m0|Add0~2, AFIFO, 1
instance = comp, \rptr_empty_m0|rbin[1] , rptr_empty_m0|rbin[1], AFIFO, 1
instance = comp, \rptr_empty_m0|Add0~0 , rptr_empty_m0|Add0~0, AFIFO, 1
instance = comp, \rptr_empty_m0|Add0~4 , rptr_empty_m0|Add0~4, AFIFO, 1
instance = comp, \rptr_empty_m0|rbin[2] , rptr_empty_m0|rbin[2], AFIFO, 1
instance = comp, \rptr_empty_m0|rgraynext[1] , rptr_empty_m0|rgraynext[1], AFIFO, 1
instance = comp, \rptr_empty_m0|rptr[1]~feeder , rptr_empty_m0|rptr[1]~feeder, AFIFO, 1
instance = comp, \rptr_empty_m0|rptr[1] , rptr_empty_m0|rptr[1], AFIFO, 1
instance = comp, \sync_r2w_m0|wq1_rptr[1]~feeder , sync_r2w_m0|wq1_rptr[1]~feeder, AFIFO, 1
instance = comp, \sync_r2w_m0|wq1_rptr[1] , sync_r2w_m0|wq1_rptr[1], AFIFO, 1
instance = comp, \sync_r2w_m0|wq2_rptr[1] , sync_r2w_m0|wq2_rptr[1], AFIFO, 1
instance = comp, \wptr_full_m0|wbin[1]~feeder , wptr_full_m0|wbin[1]~feeder, AFIFO, 1
instance = comp, \wptr_full_m0|wbin[1] , wptr_full_m0|wbin[1], AFIFO, 1
instance = comp, \wptr_full_m0|Add0~3 , wptr_full_m0|Add0~3, AFIFO, 1
instance = comp, \rptr_empty_m0|rgraynext[0] , rptr_empty_m0|rgraynext[0], AFIFO, 1
instance = comp, \rptr_empty_m0|rptr[0] , rptr_empty_m0|rptr[0], AFIFO, 1
instance = comp, \sync_r2w_m0|wq1_rptr[0] , sync_r2w_m0|wq1_rptr[0], AFIFO, 1
instance = comp, \sync_r2w_m0|wq2_rptr[0] , sync_r2w_m0|wq2_rptr[0], AFIFO, 1
instance = comp, \wptr_full_m0|Add0~1 , wptr_full_m0|Add0~1, AFIFO, 1
instance = comp, \wptr_full_m0|wbin[3]~feeder , wptr_full_m0|wbin[3]~feeder, AFIFO, 1
instance = comp, \wptr_full_m0|wbin[3] , wptr_full_m0|wbin[3], AFIFO, 1
instance = comp, \rptr_empty_m0|Add0~5 , rptr_empty_m0|Add0~5, AFIFO, 1
instance = comp, \rptr_empty_m0|rbin[3]~feeder , rptr_empty_m0|rbin[3]~feeder, AFIFO, 1
instance = comp, \rptr_empty_m0|rbin[3] , rptr_empty_m0|rbin[3], AFIFO, 1
instance = comp, \rptr_empty_m0|rgraynext[2] , rptr_empty_m0|rgraynext[2], AFIFO, 1
instance = comp, \rptr_empty_m0|rptr[2]~feeder , rptr_empty_m0|rptr[2]~feeder, AFIFO, 1
instance = comp, \rptr_empty_m0|rptr[2] , rptr_empty_m0|rptr[2], AFIFO, 1
instance = comp, \sync_r2w_m0|wq1_rptr[2] , sync_r2w_m0|wq1_rptr[2], AFIFO, 1
instance = comp, \sync_r2w_m0|wq2_rptr[2] , sync_r2w_m0|wq2_rptr[2], AFIFO, 1
instance = comp, \wptr_full_m0|Equal0~1 , wptr_full_m0|Equal0~1, AFIFO, 1
instance = comp, \wptr_full_m0|Equal0~2 , wptr_full_m0|Equal0~2, AFIFO, 1
instance = comp, \rptr_empty_m0|Add0~1 , rptr_empty_m0|Add0~1, AFIFO, 1
instance = comp, \rptr_empty_m0|rbin[4]~feeder , rptr_empty_m0|rbin[4]~feeder, AFIFO, 1
instance = comp, \rptr_empty_m0|rbin[4] , rptr_empty_m0|rbin[4], AFIFO, 1
instance = comp, \rptr_empty_m0|rgraynext[3] , rptr_empty_m0|rgraynext[3], AFIFO, 1
instance = comp, \rptr_empty_m0|rptr[3] , rptr_empty_m0|rptr[3], AFIFO, 1
instance = comp, \sync_r2w_m0|wq1_rptr[3] , sync_r2w_m0|wq1_rptr[3], AFIFO, 1
instance = comp, \sync_r2w_m0|wq2_rptr[3]~feeder , sync_r2w_m0|wq2_rptr[3]~feeder, AFIFO, 1
instance = comp, \sync_r2w_m0|wq2_rptr[3] , sync_r2w_m0|wq2_rptr[3], AFIFO, 1
instance = comp, \sync_r2w_m0|wq1_rptr[4] , sync_r2w_m0|wq1_rptr[4], AFIFO, 1
instance = comp, \sync_r2w_m0|wq2_rptr[4] , sync_r2w_m0|wq2_rptr[4], AFIFO, 1
instance = comp, \wptr_full_m0|wbin[4]~feeder , wptr_full_m0|wbin[4]~feeder, AFIFO, 1
instance = comp, \wptr_full_m0|wbin[4] , wptr_full_m0|wbin[4], AFIFO, 1
instance = comp, \wptr_full_m0|Add0~2 , wptr_full_m0|Add0~2, AFIFO, 1
instance = comp, \wptr_full_m0|Equal0~0 , wptr_full_m0|Equal0~0, AFIFO, 1
instance = comp, \wptr_full_m0|Equal0~3 , wptr_full_m0|Equal0~3, AFIFO, 1
instance = comp, \wptr_full_m0|wfull , wptr_full_m0|wfull, AFIFO, 1
instance = comp, \wptr_full_m0|Add0~4 , wptr_full_m0|Add0~4, AFIFO, 1
instance = comp, \wptr_full_m0|wbin[0]~feeder , wptr_full_m0|wbin[0]~feeder, AFIFO, 1
instance = comp, \wptr_full_m0|wbin[0] , wptr_full_m0|wbin[0], AFIFO, 1
instance = comp, \wptr_full_m0|Add0~0 , wptr_full_m0|Add0~0, AFIFO, 1
instance = comp, \wptr_full_m0|Add0~5 , wptr_full_m0|Add0~5, AFIFO, 1
instance = comp, \wptr_full_m0|wbin[2] , wptr_full_m0|wbin[2], AFIFO, 1
instance = comp, \wptr_full_m0|wgraynext[1] , wptr_full_m0|wgraynext[1], AFIFO, 1
instance = comp, \wptr_full_m0|wptr[1]~feeder , wptr_full_m0|wptr[1]~feeder, AFIFO, 1
instance = comp, \wptr_full_m0|wptr[1] , wptr_full_m0|wptr[1], AFIFO, 1
instance = comp, \sync_w2r_m0|rq1_wptr[1] , sync_w2r_m0|rq1_wptr[1], AFIFO, 1
instance = comp, \sync_w2r_m0|rq2_wptr[1]~feeder , sync_w2r_m0|rq2_wptr[1]~feeder, AFIFO, 1
instance = comp, \sync_w2r_m0|rq2_wptr[1] , sync_w2r_m0|rq2_wptr[1], AFIFO, 1
instance = comp, \wptr_full_m0|wgraynext[3] , wptr_full_m0|wgraynext[3], AFIFO, 1
instance = comp, \wptr_full_m0|wptr[3] , wptr_full_m0|wptr[3], AFIFO, 1
instance = comp, \sync_w2r_m0|rq1_wptr[3]~feeder , sync_w2r_m0|rq1_wptr[3]~feeder, AFIFO, 1
instance = comp, \sync_w2r_m0|rq1_wptr[3] , sync_w2r_m0|rq1_wptr[3], AFIFO, 1
instance = comp, \sync_w2r_m0|rq2_wptr[3] , sync_w2r_m0|rq2_wptr[3], AFIFO, 1
instance = comp, \sync_w2r_m0|rq1_wptr[4]~feeder , sync_w2r_m0|rq1_wptr[4]~feeder, AFIFO, 1
instance = comp, \sync_w2r_m0|rq1_wptr[4] , sync_w2r_m0|rq1_wptr[4], AFIFO, 1
instance = comp, \sync_w2r_m0|rq2_wptr[4] , sync_w2r_m0|rq2_wptr[4], AFIFO, 1
instance = comp, \rptr_empty_m0|Equal0~0 , rptr_empty_m0|Equal0~0, AFIFO, 1
instance = comp, \wptr_full_m0|wgraynext[2] , wptr_full_m0|wgraynext[2], AFIFO, 1
instance = comp, \wptr_full_m0|wptr[2] , wptr_full_m0|wptr[2], AFIFO, 1
instance = comp, \sync_w2r_m0|rq1_wptr[2]~feeder , sync_w2r_m0|rq1_wptr[2]~feeder, AFIFO, 1
instance = comp, \sync_w2r_m0|rq1_wptr[2] , sync_w2r_m0|rq1_wptr[2], AFIFO, 1
instance = comp, \sync_w2r_m0|rq2_wptr[2]~feeder , sync_w2r_m0|rq2_wptr[2]~feeder, AFIFO, 1
instance = comp, \sync_w2r_m0|rq2_wptr[2] , sync_w2r_m0|rq2_wptr[2], AFIFO, 1
instance = comp, \wptr_full_m0|wgraynext[0] , wptr_full_m0|wgraynext[0], AFIFO, 1
instance = comp, \wptr_full_m0|wptr[0]~feeder , wptr_full_m0|wptr[0]~feeder, AFIFO, 1
instance = comp, \wptr_full_m0|wptr[0] , wptr_full_m0|wptr[0], AFIFO, 1
instance = comp, \sync_w2r_m0|rq1_wptr[0]~feeder , sync_w2r_m0|rq1_wptr[0]~feeder, AFIFO, 1
instance = comp, \sync_w2r_m0|rq1_wptr[0] , sync_w2r_m0|rq1_wptr[0], AFIFO, 1
instance = comp, \sync_w2r_m0|rq2_wptr[0] , sync_w2r_m0|rq2_wptr[0], AFIFO, 1
instance = comp, \rptr_empty_m0|Equal0~1 , rptr_empty_m0|Equal0~1, AFIFO, 1
instance = comp, \rptr_empty_m0|Equal0~2 , rptr_empty_m0|Equal0~2, AFIFO, 1
instance = comp, \rptr_empty_m0|rempty , rptr_empty_m0|rempty, AFIFO, 1
instance = comp, \fifomem_m0|mem~0feeder , fifomem_m0|mem~0feeder, AFIFO, 1
instance = comp, \fifomem_m0|mem~0 , fifomem_m0|mem~0, AFIFO, 1
instance = comp, \wdata[0]~input , wdata[0]~input, AFIFO, 1
instance = comp, \fifomem_m0|mem~17 , fifomem_m0|mem~17, AFIFO, 1
instance = comp, \fifomem_m0|mem~18 , fifomem_m0|mem~18, AFIFO, 1
instance = comp, \fifomem_m0|mem~1 , fifomem_m0|mem~1, AFIFO, 1
instance = comp, \fifomem_m0|always0~0 , fifomem_m0|always0~0, AFIFO, 1
instance = comp, \wdata[1]~input , wdata[1]~input, AFIFO, 1
instance = comp, \wdata[2]~input , wdata[2]~input, AFIFO, 1
instance = comp, \wdata[3]~input , wdata[3]~input, AFIFO, 1
instance = comp, \wdata[4]~input , wdata[4]~input, AFIFO, 1
instance = comp, \wdata[5]~input , wdata[5]~input, AFIFO, 1
instance = comp, \wdata[6]~input , wdata[6]~input, AFIFO, 1
instance = comp, \wdata[7]~input , wdata[7]~input, AFIFO, 1
instance = comp, \fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0 , fifomem_m0|mem_rtl_0|auto_generated|ram_block1a0, AFIFO, 1
instance = comp, \fifomem_m0|mem~9 , fifomem_m0|mem~9, AFIFO, 1
instance = comp, \fifomem_m0|mem~2 , fifomem_m0|mem~2, AFIFO, 1
instance = comp, \fifomem_m0|mem~10 , fifomem_m0|mem~10, AFIFO, 1
instance = comp, \fifomem_m0|mem~3 , fifomem_m0|mem~3, AFIFO, 1
instance = comp, \fifomem_m0|mem~11 , fifomem_m0|mem~11, AFIFO, 1
instance = comp, \fifomem_m0|mem~4 , fifomem_m0|mem~4, AFIFO, 1
instance = comp, \fifomem_m0|mem~12 , fifomem_m0|mem~12, AFIFO, 1
instance = comp, \fifomem_m0|mem~5 , fifomem_m0|mem~5, AFIFO, 1
instance = comp, \fifomem_m0|mem~13 , fifomem_m0|mem~13, AFIFO, 1
instance = comp, \fifomem_m0|mem~6 , fifomem_m0|mem~6, AFIFO, 1
instance = comp, \fifomem_m0|mem~14 , fifomem_m0|mem~14, AFIFO, 1
instance = comp, \fifomem_m0|mem~7 , fifomem_m0|mem~7, AFIFO, 1
instance = comp, \fifomem_m0|mem~15 , fifomem_m0|mem~15, AFIFO, 1
instance = comp, \fifomem_m0|mem~8 , fifomem_m0|mem~8, AFIFO, 1
instance = comp, \fifomem_m0|mem~16 , fifomem_m0|mem~16, AFIFO, 1
