@W: CL117 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":365:2:365:3|Latch generated from process for signal cmd(2 downto 0); possible missing assignment in an if or case statement.

