

================================================================
== Vivado HLS Report for 'matrix2axi'
================================================================
* Date:           Tue Jan 14 16:43:25 2025

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        AES_HLS
* Solution:       aes
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      2.32|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    8|    8|    8|    8|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 

* FSM state operations: 

 <State 1> : 2.32ns
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%state_data_V_addr = getelementptr [16 x i8]* %state_data_V, i64 0, i64 0" [AES_HLS/aes_implementation.cpp:189]
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%state_data_V_addr_31 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 4" [AES_HLS/aes_implementation.cpp:189]
ST_1 : Operation 12 [2/2] (2.32ns)   --->   "%state_data_V_load = load i8* %state_data_V_addr, align 1" [AES_HLS/aes_implementation.cpp:189]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 13 [2/2] (2.32ns)   --->   "%state_data_V_load_31 = load i8* %state_data_V_addr_31, align 1" [AES_HLS/aes_implementation.cpp:189]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 2> : 2.32ns
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%state_data_V_addr_32 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 8" [AES_HLS/aes_implementation.cpp:189]
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%state_data_V_addr_33 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 12" [AES_HLS/aes_implementation.cpp:189]
ST_2 : Operation 16 [1/2] (2.32ns)   --->   "%state_data_V_load = load i8* %state_data_V_addr, align 1" [AES_HLS/aes_implementation.cpp:189]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 17 [1/2] (2.32ns)   --->   "%state_data_V_load_31 = load i8* %state_data_V_addr_31, align 1" [AES_HLS/aes_implementation.cpp:189]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 18 [2/2] (2.32ns)   --->   "%state_data_V_load_32 = load i8* %state_data_V_addr_32, align 1" [AES_HLS/aes_implementation.cpp:189]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 19 [2/2] (2.32ns)   --->   "%state_data_V_load_33 = load i8* %state_data_V_addr_33, align 1" [AES_HLS/aes_implementation.cpp:189]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 3> : 2.32ns
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%state_data_V_addr_34 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 1" [AES_HLS/aes_implementation.cpp:189]
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%state_data_V_addr_35 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 5" [AES_HLS/aes_implementation.cpp:189]
ST_3 : Operation 22 [1/2] (2.32ns)   --->   "%state_data_V_load_32 = load i8* %state_data_V_addr_32, align 1" [AES_HLS/aes_implementation.cpp:189]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 23 [1/2] (2.32ns)   --->   "%state_data_V_load_33 = load i8* %state_data_V_addr_33, align 1" [AES_HLS/aes_implementation.cpp:189]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 24 [2/2] (2.32ns)   --->   "%state_data_V_load_34 = load i8* %state_data_V_addr_34, align 1" [AES_HLS/aes_implementation.cpp:189]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 25 [2/2] (2.32ns)   --->   "%state_data_V_load_35 = load i8* %state_data_V_addr_35, align 1" [AES_HLS/aes_implementation.cpp:189]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 4> : 2.32ns
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%state_data_V_addr_36 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 9" [AES_HLS/aes_implementation.cpp:189]
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%state_data_V_addr_37 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 13" [AES_HLS/aes_implementation.cpp:189]
ST_4 : Operation 28 [1/2] (2.32ns)   --->   "%state_data_V_load_34 = load i8* %state_data_V_addr_34, align 1" [AES_HLS/aes_implementation.cpp:189]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 29 [1/2] (2.32ns)   --->   "%state_data_V_load_35 = load i8* %state_data_V_addr_35, align 1" [AES_HLS/aes_implementation.cpp:189]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 30 [2/2] (2.32ns)   --->   "%state_data_V_load_36 = load i8* %state_data_V_addr_36, align 1" [AES_HLS/aes_implementation.cpp:189]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 31 [2/2] (2.32ns)   --->   "%state_data_V_load_37 = load i8* %state_data_V_addr_37, align 1" [AES_HLS/aes_implementation.cpp:189]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 5> : 2.32ns
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%state_data_V_addr_38 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 2" [AES_HLS/aes_implementation.cpp:189]
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%state_data_V_addr_39 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 6" [AES_HLS/aes_implementation.cpp:189]
ST_5 : Operation 34 [1/2] (2.32ns)   --->   "%state_data_V_load_36 = load i8* %state_data_V_addr_36, align 1" [AES_HLS/aes_implementation.cpp:189]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 35 [1/2] (2.32ns)   --->   "%state_data_V_load_37 = load i8* %state_data_V_addr_37, align 1" [AES_HLS/aes_implementation.cpp:189]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 36 [2/2] (2.32ns)   --->   "%state_data_V_load_38 = load i8* %state_data_V_addr_38, align 1" [AES_HLS/aes_implementation.cpp:189]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 37 [2/2] (2.32ns)   --->   "%state_data_V_load_39 = load i8* %state_data_V_addr_39, align 1" [AES_HLS/aes_implementation.cpp:189]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 6> : 2.32ns
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%state_data_V_addr_40 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 10" [AES_HLS/aes_implementation.cpp:189]
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%state_data_V_addr_41 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 14" [AES_HLS/aes_implementation.cpp:189]
ST_6 : Operation 40 [1/2] (2.32ns)   --->   "%state_data_V_load_38 = load i8* %state_data_V_addr_38, align 1" [AES_HLS/aes_implementation.cpp:189]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 41 [1/2] (2.32ns)   --->   "%state_data_V_load_39 = load i8* %state_data_V_addr_39, align 1" [AES_HLS/aes_implementation.cpp:189]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 42 [2/2] (2.32ns)   --->   "%state_data_V_load_40 = load i8* %state_data_V_addr_40, align 1" [AES_HLS/aes_implementation.cpp:189]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 43 [2/2] (2.32ns)   --->   "%state_data_V_load_41 = load i8* %state_data_V_addr_41, align 1" [AES_HLS/aes_implementation.cpp:189]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 7> : 2.32ns
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%state_data_V_addr_42 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 3" [AES_HLS/aes_implementation.cpp:189]
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%state_data_V_addr_43 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 7" [AES_HLS/aes_implementation.cpp:189]
ST_7 : Operation 46 [1/2] (2.32ns)   --->   "%state_data_V_load_40 = load i8* %state_data_V_addr_40, align 1" [AES_HLS/aes_implementation.cpp:189]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 47 [1/2] (2.32ns)   --->   "%state_data_V_load_41 = load i8* %state_data_V_addr_41, align 1" [AES_HLS/aes_implementation.cpp:189]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 48 [2/2] (2.32ns)   --->   "%state_data_V_load_42 = load i8* %state_data_V_addr_42, align 1" [AES_HLS/aes_implementation.cpp:189]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 49 [2/2] (2.32ns)   --->   "%state_data_V_load_43 = load i8* %state_data_V_addr_43, align 1" [AES_HLS/aes_implementation.cpp:189]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 8> : 2.32ns
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%state_data_V_addr_44 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 11" [AES_HLS/aes_implementation.cpp:189]
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%state_data_V_addr_45 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 15" [AES_HLS/aes_implementation.cpp:189]
ST_8 : Operation 52 [1/2] (2.32ns)   --->   "%state_data_V_load_42 = load i8* %state_data_V_addr_42, align 1" [AES_HLS/aes_implementation.cpp:189]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 53 [1/2] (2.32ns)   --->   "%state_data_V_load_43 = load i8* %state_data_V_addr_43, align 1" [AES_HLS/aes_implementation.cpp:189]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 54 [2/2] (2.32ns)   --->   "%state_data_V_load_44 = load i8* %state_data_V_addr_44, align 1" [AES_HLS/aes_implementation.cpp:189]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 55 [2/2] (2.32ns)   --->   "%state_data_V_load_45 = load i8* %state_data_V_addr_45, align 1" [AES_HLS/aes_implementation.cpp:189]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 9> : 2.32ns
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %stream_out_V_data_V, i16* %stream_out_V_keep_V, i16* %stream_out_V_strb_V, i1* %stream_out_V_user_V, i1* %stream_out_V_last_V, i1* %stream_out_V_id_V, i1* %stream_out_V_dest_V, [5 x i8]* @p_str17, i32 0, i32 0, [5 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind"
ST_9 : Operation 57 [1/2] (2.32ns)   --->   "%state_data_V_load_44 = load i8* %state_data_V_addr_44, align 1" [AES_HLS/aes_implementation.cpp:189]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 58 [1/2] (2.32ns)   --->   "%state_data_V_load_45 = load i8* %state_data_V_addr_45, align 1" [AES_HLS/aes_implementation.cpp:189]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_data_V = call i128 @_ssdm_op_BitConcatenate.i128.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8(i8 %state_data_V_load, i8 %state_data_V_load_31, i8 %state_data_V_load_32, i8 %state_data_V_load_33, i8 %state_data_V_load_34, i8 %state_data_V_load_35, i8 %state_data_V_load_36, i8 %state_data_V_load_37, i8 %state_data_V_load_38, i8 %state_data_V_load_39, i8 %state_data_V_load_40, i8 %state_data_V_load_41, i8 %state_data_V_load_42, i8 %state_data_V_load_43, i8 %state_data_V_load_44, i8 %state_data_V_load_45)" [AES_HLS/aes_implementation.cpp:189]
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i128P.i16P.i16P.i1P.i1P.i1P.i1P(i128* %stream_out_V_data_V, i16* %stream_out_V_keep_V, i16* %stream_out_V_strb_V, i1* %stream_out_V_user_V, i1* %stream_out_V_last_V, i1* %stream_out_V_id_V, i1* %stream_out_V_dest_V, i128 %tmp_data_V, i16 -1, i16 undef, i1 undef, i1 true, i1 undef, i1 undef)" [AES_HLS/aes_implementation.cpp:198]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "ret void" [AES_HLS/aes_implementation.cpp:199]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('state_data_V_addr', AES_HLS/aes_implementation.cpp:189) [9]  (0 ns)
	'load' operation ('state_data_V_load', AES_HLS/aes_implementation.cpp:189) on array 'state_data_V' [26]  (2.32 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('state_data_V_addr_32', AES_HLS/aes_implementation.cpp:189) [11]  (0 ns)
	'load' operation ('state_data_V_load_32', AES_HLS/aes_implementation.cpp:189) on array 'state_data_V' [28]  (2.32 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('state_data_V_addr_34', AES_HLS/aes_implementation.cpp:189) [13]  (0 ns)
	'load' operation ('state_data_V_load_34', AES_HLS/aes_implementation.cpp:189) on array 'state_data_V' [30]  (2.32 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('state_data_V_addr_36', AES_HLS/aes_implementation.cpp:189) [15]  (0 ns)
	'load' operation ('state_data_V_load_36', AES_HLS/aes_implementation.cpp:189) on array 'state_data_V' [32]  (2.32 ns)

 <State 5>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('state_data_V_addr_38', AES_HLS/aes_implementation.cpp:189) [17]  (0 ns)
	'load' operation ('state_data_V_load_38', AES_HLS/aes_implementation.cpp:189) on array 'state_data_V' [34]  (2.32 ns)

 <State 6>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('state_data_V_addr_40', AES_HLS/aes_implementation.cpp:189) [19]  (0 ns)
	'load' operation ('state_data_V_load_40', AES_HLS/aes_implementation.cpp:189) on array 'state_data_V' [36]  (2.32 ns)

 <State 7>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('state_data_V_addr_42', AES_HLS/aes_implementation.cpp:189) [21]  (0 ns)
	'load' operation ('state_data_V_load_42', AES_HLS/aes_implementation.cpp:189) on array 'state_data_V' [38]  (2.32 ns)

 <State 8>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('state_data_V_addr_44', AES_HLS/aes_implementation.cpp:189) [23]  (0 ns)
	'load' operation ('state_data_V_load_44', AES_HLS/aes_implementation.cpp:189) on array 'state_data_V' [40]  (2.32 ns)

 <State 9>: 2.32ns
The critical path consists of the following:
	'load' operation ('state_data_V_load_44', AES_HLS/aes_implementation.cpp:189) on array 'state_data_V' [40]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
