

================================================================
== Vitis HLS Report for 'write_attn_matmul_v_Pipeline_ln403_for_each_patch_ln405_for_block_dim'
================================================================
* Date:           Wed Jul 31 17:01:23 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3099|     3099|  30.990 us|  30.990 us|  3099|  3099|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                   Loop Name                  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- _ln403_for_each_patch__ln405_for_block_dim  |     3097|     3097|         3|          1|          1|  3096|       yes|
        +----------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.40>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln403_read = read i59 @_ssdm_op_Read.ap_auto.i59, i59 %sext_ln403"   --->   Operation 7 'read' 'sext_ln403_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln403_cast = sext i59 %sext_ln403_read"   --->   Operation 8 'sext' 'sext_ln403_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inout1, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_14, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %attn_matmul_v_stream, void @empty_71, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i12 %indvar_flatten" [Deit_cpp/src/attention.cpp:403]   --->   Operation 13 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.97ns)   --->   "%icmp_ln403 = icmp_eq  i12 %indvar_flatten_load, i12 3096" [Deit_cpp/src/attention.cpp:403]   --->   Operation 14 'icmp' 'icmp_ln403' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.80ns)   --->   "%add_ln403 = add i12 %indvar_flatten_load, i12 1" [Deit_cpp/src/attention.cpp:403]   --->   Operation 15 'add' 'add_ln403' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln403 = br i1 %icmp_ln403, void %for.inc7, void %for.end9.exitStub" [Deit_cpp/src/attention.cpp:403]   --->   Operation 16 'br' 'br_ln403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln405 = store i12 %add_ln403, i12 %indvar_flatten" [Deit_cpp/src/attention.cpp:405]   --->   Operation 17 'store' 'store_ln405' <Predicate = (!icmp_ln403)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%inout1_addr = getelementptr i256 %inout1, i64 %sext_ln403_cast" [Deit_cpp/src/attention.cpp:403]   --->   Operation 18 'getelementptr' 'inout1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.83ns)   --->   "%attn_matmul_v_stream_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %attn_matmul_v_stream" [Deit_cpp/src/attention.cpp:409]   --->   Operation 19 'read' 'attn_matmul_v_stream_read' <Predicate = (!icmp_ln403)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 26 'ret' 'ret_ln0' <Predicate = (icmp_ln403)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @p_ln403_for_each_patch_ln405_for_block_dim_str"   --->   Operation 20 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3096, i64 3096, i64 3096"   --->   Operation 21 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln407 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_24" [Deit_cpp/src/attention.cpp:407]   --->   Operation 22 'specpipeline' 'specpipeline_ln407' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln405 = specloopname void @_ssdm_op_SpecLoopName, void @empty_45" [Deit_cpp/src/attention.cpp:405]   --->   Operation 23 'specloopname' 'specloopname_ln405' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (7.30ns)   --->   "%write_ln409 = write void @_ssdm_op_Write.m_axi.p1i256, i256 %inout1_addr, i256 %attn_matmul_v_stream_read, i32 4294967295" [Deit_cpp/src/attention.cpp:409]   --->   Operation 24 'write' 'write_ln409' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln405 = br void %for.inc" [Deit_cpp/src/attention.cpp:405]   --->   Operation 25 'br' 'br_ln405' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inout1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln403]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ attn_matmul_v_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvar_flatten            (alloca           ) [ 0100]
sext_ln403_read           (read             ) [ 0000]
sext_ln403_cast           (sext             ) [ 0110]
specinterface_ln0         (specinterface    ) [ 0000]
specinterface_ln0         (specinterface    ) [ 0000]
store_ln0                 (store            ) [ 0000]
br_ln0                    (br               ) [ 0000]
indvar_flatten_load       (load             ) [ 0000]
icmp_ln403                (icmp             ) [ 0110]
add_ln403                 (add              ) [ 0000]
br_ln403                  (br               ) [ 0000]
store_ln405               (store            ) [ 0000]
inout1_addr               (getelementptr    ) [ 0101]
attn_matmul_v_stream_read (read             ) [ 0101]
specloopname_ln0          (specloopname     ) [ 0000]
speclooptripcount_ln0     (speclooptripcount) [ 0000]
specpipeline_ln407        (specpipeline     ) [ 0000]
specloopname_ln405        (specloopname     ) [ 0000]
write_ln409               (write            ) [ 0000]
br_ln405                  (br               ) [ 0000]
ret_ln0                   (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inout1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inout1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln403">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln403"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="attn_matmul_v_stream">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="attn_matmul_v_stream"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i59"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_71"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ln403_for_each_patch_ln405_for_block_dim_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_45"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i256"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="indvar_flatten_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="sext_ln403_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="59" slack="0"/>
<pin id="56" dir="0" index="1" bw="59" slack="0"/>
<pin id="57" dir="1" index="2" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln403_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="attn_matmul_v_stream_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="256" slack="0"/>
<pin id="62" dir="0" index="1" bw="256" slack="0"/>
<pin id="63" dir="1" index="2" bw="256" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="attn_matmul_v_stream_read/2 "/>
</bind>
</comp>

<comp id="66" class="1004" name="write_ln409_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="256" slack="1"/>
<pin id="69" dir="0" index="2" bw="256" slack="1"/>
<pin id="70" dir="0" index="3" bw="1" slack="0"/>
<pin id="71" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln409/3 "/>
</bind>
</comp>

<comp id="74" class="1004" name="sext_ln403_cast_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="59" slack="0"/>
<pin id="76" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln403_cast/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="store_ln0_store_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="12" slack="0"/>
<pin id="81" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="indvar_flatten_load_load_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="12" slack="0"/>
<pin id="85" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="icmp_ln403_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="12" slack="0"/>
<pin id="88" dir="0" index="1" bw="11" slack="0"/>
<pin id="89" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln403/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="add_ln403_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="12" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln403/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="store_ln405_store_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="12" slack="0"/>
<pin id="100" dir="0" index="1" bw="12" slack="0"/>
<pin id="101" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln405/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="inout1_addr_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="256" slack="0"/>
<pin id="105" dir="0" index="1" bw="59" slack="1"/>
<pin id="106" dir="1" index="2" bw="256" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inout1_addr/2 "/>
</bind>
</comp>

<comp id="108" class="1005" name="indvar_flatten_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="12" slack="0"/>
<pin id="110" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="115" class="1005" name="sext_ln403_cast_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="64" slack="1"/>
<pin id="117" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln403_cast "/>
</bind>
</comp>

<comp id="120" class="1005" name="icmp_ln403_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="1"/>
<pin id="122" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln403 "/>
</bind>
</comp>

<comp id="124" class="1005" name="inout1_addr_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="256" slack="1"/>
<pin id="126" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="inout1_addr "/>
</bind>
</comp>

<comp id="129" class="1005" name="attn_matmul_v_stream_read_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="256" slack="1"/>
<pin id="131" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="attn_matmul_v_stream_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="34" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="48" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="24" pin="0"/><net_sink comp="66" pin=3"/></net>

<net id="77"><net_src comp="54" pin="2"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="28" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="90"><net_src comp="83" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="30" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="83" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="32" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="92" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="111"><net_src comp="50" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="112"><net_src comp="108" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="113"><net_src comp="108" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="114"><net_src comp="108" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="118"><net_src comp="74" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="119"><net_src comp="115" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="123"><net_src comp="86" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="103" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="66" pin=1"/></net>

<net id="132"><net_src comp="60" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="66" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: inout1 | {3 }
 - Input state : 
	Port: write_attn_matmul_v_Pipeline__ln403_for_each_patch__ln405_for_block_dim : sext_ln403 | {1 }
	Port: write_attn_matmul_v_Pipeline__ln403_for_each_patch__ln405_for_block_dim : attn_matmul_v_stream | {2 }
  - Chain level:
	State 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln403 : 2
		add_ln403 : 2
		br_ln403 : 3
		store_ln405 : 3
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|
| Operation|            Functional Unit           |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|
|    add   |            add_ln403_fu_92           |    0    |    19   |
|----------|--------------------------------------|---------|---------|
|   icmp   |           icmp_ln403_fu_86           |    0    |    12   |
|----------|--------------------------------------|---------|---------|
|   read   |      sext_ln403_read_read_fu_54      |    0    |    0    |
|          | attn_matmul_v_stream_read_read_fu_60 |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   write  |        write_ln409_write_fu_66       |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   sext   |         sext_ln403_cast_fu_74        |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   Total  |                                      |    0    |    31   |
|----------|--------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|attn_matmul_v_stream_read_reg_129|   256  |
|        icmp_ln403_reg_120       |    1   |
|      indvar_flatten_reg_108     |   12   |
|       inout1_addr_reg_124       |   256  |
|     sext_ln403_cast_reg_115     |   64   |
+---------------------------------+--------+
|              Total              |   589  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   31   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   589  |    -   |
+-----------+--------+--------+
|   Total   |   589  |   31   |
+-----------+--------+--------+
