// Seed: 2614966598
module module_0 (
    input wor id_0,
    input wire id_1,
    output supply0 id_2,
    input tri0 id_3,
    input wand id_4,
    output supply0 id_5
);
endmodule
module module_1 (
    output uwire id_0,
    input supply1 id_1,
    output tri0 id_2,
    input wor id_3
);
  assign id_2 = 1;
  module_0(
      id_3, id_3, id_0, id_3, id_3, id_0
  ); specify
    (id_5 => id_6) = 1;
  endspecify
endmodule
module module_2 (
    output tri1 id_0,
    input supply1 id_1,
    input uwire id_2,
    input wor id_3,
    output wand id_4,
    output tri id_5,
    input tri1 id_6
);
  wire id_8;
  module_0(
      id_2, id_6, id_5, id_1, id_6, id_4
  );
endmodule
