\hypertarget{structFMC__Bank2__3__TypeDef}{}\doxysection{F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def Struct Reference}
\label{structFMC__Bank2__3__TypeDef}\index{FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}}


Flexible Memory Controller Bank2.  




{\ttfamily \#include $<$stm32f429xx.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structFMC__Bank2__3__TypeDef_a683944fc2dc9071838516a61211460ba}{P\+C\+R2}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structFMC__Bank2__3__TypeDef_aba13a6af1577f1ba0d2f0b4b0826fc6e}{S\+R2}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structFMC__Bank2__3__TypeDef_a6462068f44050e8eb926fac9fe4616f1}{P\+M\+E\+M2}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structFMC__Bank2__3__TypeDef_af40ee5c849352ce62ce3bede53c077d8}{P\+A\+T\+T2}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structFMC__Bank2__3__TypeDef_a616ee0bf6ed744088c6b80762dd7fb88}{R\+E\+S\+E\+R\+V\+E\+D0}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structFMC__Bank2__3__TypeDef_a9ee22fc779c938e3f53b189e44a7dea4}{E\+C\+C\+R2}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structFMC__Bank2__3__TypeDef_a047ae1315f859dcef7b4546cb7ad6237}{R\+E\+S\+E\+R\+V\+E\+D1}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structFMC__Bank2__3__TypeDef_a6ad137c907cf4b99f0457b0b35d9cf66}{R\+E\+S\+E\+R\+V\+E\+D2}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structFMC__Bank2__3__TypeDef_a978915d68eff7bc5534c0a9b1b39e55d}{P\+C\+R3}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structFMC__Bank2__3__TypeDef_a0f9fac8999449c641995f53869f66f7c}{S\+R3}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structFMC__Bank2__3__TypeDef_a6f713b17377ce443685592c7a07a0074}{P\+M\+E\+M3}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structFMC__Bank2__3__TypeDef_a538ae21bafacce1a7b5f82dbe060ae4a}{P\+A\+T\+T3}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structFMC__Bank2__3__TypeDef_af2332ba5b55b05ede2065fe54720ab4b}{R\+E\+S\+E\+R\+V\+E\+D3}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structFMC__Bank2__3__TypeDef_ad7c5a40bbf4521adfb9458c2274077b4}{E\+C\+C\+R3}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Flexible Memory Controller Bank2. 

\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{structFMC__Bank2__3__TypeDef_a9ee22fc779c938e3f53b189e44a7dea4}\label{structFMC__Bank2__3__TypeDef_a9ee22fc779c938e3f53b189e44a7dea4}} 
\index{FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}!ECCR2@{ECCR2}}
\index{ECCR2@{ECCR2}!FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ECCR2}{ECCR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+::\+E\+C\+C\+R2}

N\+A\+ND Flash E\+CC result registers 2, Address offset\+: 0x74 \mbox{\Hypertarget{structFMC__Bank2__3__TypeDef_ad7c5a40bbf4521adfb9458c2274077b4}\label{structFMC__Bank2__3__TypeDef_ad7c5a40bbf4521adfb9458c2274077b4}} 
\index{FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}!ECCR3@{ECCR3}}
\index{ECCR3@{ECCR3}!FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ECCR3}{ECCR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+::\+E\+C\+C\+R3}

N\+A\+ND Flash E\+CC result registers 3, Address offset\+: 0x94 \mbox{\Hypertarget{structFMC__Bank2__3__TypeDef_af40ee5c849352ce62ce3bede53c077d8}\label{structFMC__Bank2__3__TypeDef_af40ee5c849352ce62ce3bede53c077d8}} 
\index{FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}!PATT2@{PATT2}}
\index{PATT2@{PATT2}!FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PATT2}{PATT2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+::\+P\+A\+T\+T2}

N\+A\+ND Flash Attribute memory space timing register 2, Address offset\+: 0x6C \mbox{\Hypertarget{structFMC__Bank2__3__TypeDef_a538ae21bafacce1a7b5f82dbe060ae4a}\label{structFMC__Bank2__3__TypeDef_a538ae21bafacce1a7b5f82dbe060ae4a}} 
\index{FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}!PATT3@{PATT3}}
\index{PATT3@{PATT3}!FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PATT3}{PATT3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+::\+P\+A\+T\+T3}

N\+A\+ND Flash Attribute memory space timing register 3, Address offset\+: 0x8C \mbox{\Hypertarget{structFMC__Bank2__3__TypeDef_a683944fc2dc9071838516a61211460ba}\label{structFMC__Bank2__3__TypeDef_a683944fc2dc9071838516a61211460ba}} 
\index{FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}!PCR2@{PCR2}}
\index{PCR2@{PCR2}!FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PCR2}{PCR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+::\+P\+C\+R2}

N\+A\+ND Flash control register 2, Address offset\+: 0x60 \mbox{\Hypertarget{structFMC__Bank2__3__TypeDef_a978915d68eff7bc5534c0a9b1b39e55d}\label{structFMC__Bank2__3__TypeDef_a978915d68eff7bc5534c0a9b1b39e55d}} 
\index{FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}!PCR3@{PCR3}}
\index{PCR3@{PCR3}!FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PCR3}{PCR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+::\+P\+C\+R3}

N\+A\+ND Flash control register 3, Address offset\+: 0x80 \mbox{\Hypertarget{structFMC__Bank2__3__TypeDef_a6462068f44050e8eb926fac9fe4616f1}\label{structFMC__Bank2__3__TypeDef_a6462068f44050e8eb926fac9fe4616f1}} 
\index{FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}!PMEM2@{PMEM2}}
\index{PMEM2@{PMEM2}!FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PMEM2}{PMEM2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+::\+P\+M\+E\+M2}

N\+A\+ND Flash Common memory space timing register 2, Address offset\+: 0x68 \mbox{\Hypertarget{structFMC__Bank2__3__TypeDef_a6f713b17377ce443685592c7a07a0074}\label{structFMC__Bank2__3__TypeDef_a6f713b17377ce443685592c7a07a0074}} 
\index{FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}!PMEM3@{PMEM3}}
\index{PMEM3@{PMEM3}!FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PMEM3}{PMEM3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+::\+P\+M\+E\+M3}

N\+A\+ND Flash Common memory space timing register 3, Address offset\+: 0x88 \mbox{\Hypertarget{structFMC__Bank2__3__TypeDef_a616ee0bf6ed744088c6b80762dd7fb88}\label{structFMC__Bank2__3__TypeDef_a616ee0bf6ed744088c6b80762dd7fb88}} 
\index{FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily uint32\+\_\+t F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D0}

Reserved, 0x70 ~\newline
 \mbox{\Hypertarget{structFMC__Bank2__3__TypeDef_a047ae1315f859dcef7b4546cb7ad6237}\label{structFMC__Bank2__3__TypeDef_a047ae1315f859dcef7b4546cb7ad6237}} 
\index{FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D1}

Reserved, 0x78 ~\newline
 \mbox{\Hypertarget{structFMC__Bank2__3__TypeDef_a6ad137c907cf4b99f0457b0b35d9cf66}\label{structFMC__Bank2__3__TypeDef_a6ad137c907cf4b99f0457b0b35d9cf66}} 
\index{FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily uint32\+\_\+t F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D2}

Reserved, 0x7C ~\newline
 \mbox{\Hypertarget{structFMC__Bank2__3__TypeDef_af2332ba5b55b05ede2065fe54720ab4b}\label{structFMC__Bank2__3__TypeDef_af2332ba5b55b05ede2065fe54720ab4b}} 
\index{FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED3}{RESERVED3}}
{\footnotesize\ttfamily uint32\+\_\+t F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D3}

Reserved, 0x90 ~\newline
 \mbox{\Hypertarget{structFMC__Bank2__3__TypeDef_aba13a6af1577f1ba0d2f0b4b0826fc6e}\label{structFMC__Bank2__3__TypeDef_aba13a6af1577f1ba0d2f0b4b0826fc6e}} 
\index{FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}!SR2@{SR2}}
\index{SR2@{SR2}!FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR2}{SR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+::\+S\+R2}

N\+A\+ND Flash F\+I\+FO status and interrupt register 2, Address offset\+: 0x64 \mbox{\Hypertarget{structFMC__Bank2__3__TypeDef_a0f9fac8999449c641995f53869f66f7c}\label{structFMC__Bank2__3__TypeDef_a0f9fac8999449c641995f53869f66f7c}} 
\index{FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}!SR3@{SR3}}
\index{SR3@{SR3}!FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR3}{SR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+::\+S\+R3}

N\+A\+ND Flash F\+I\+FO status and interrupt register 3, Address offset\+: 0x84 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+C\+M\+S\+I\+S/\+Device/\+S\+T/\+S\+T\+M32\+F4xx/\+Include/\mbox{\hyperlink{stm32f429xx_8h}{stm32f429xx.\+h}}\end{DoxyCompactItemize}
