\hypertarget{structRtc}{}\section{Rtc Struct Reference}
\label{structRtc}\index{Rtc@{Rtc}}


\mbox{\hyperlink{structRtc}{Rtc}} hardware registers.  




{\ttfamily \#include $<$component\+\_\+rtc.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{structRtc_aff533e6c594b3aac7a5b7e286d091d93}\label{structRtc_aff533e6c594b3aac7a5b7e286d091d93}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRtc_aff533e6c594b3aac7a5b7e286d091d93}{R\+T\+C\+\_\+\+CR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structRtc}{Rtc}} Offset\+: 0x00) Control Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structRtc_a32cfdc7be18f90336bff7ff41f43397b}\label{structRtc_a32cfdc7be18f90336bff7ff41f43397b}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRtc_a32cfdc7be18f90336bff7ff41f43397b}{R\+T\+C\+\_\+\+MR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structRtc}{Rtc}} Offset\+: 0x04) Mode Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structRtc_a69364f32eee69e7e2d14bea6f8b49100}\label{structRtc_a69364f32eee69e7e2d14bea6f8b49100}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRtc_a69364f32eee69e7e2d14bea6f8b49100}{R\+T\+C\+\_\+\+T\+I\+MR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structRtc}{Rtc}} Offset\+: 0x08) Time Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structRtc_ab7a5a222639a2f970a255b4d5b79000b}\label{structRtc_ab7a5a222639a2f970a255b4d5b79000b}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRtc_ab7a5a222639a2f970a255b4d5b79000b}{R\+T\+C\+\_\+\+C\+A\+LR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structRtc}{Rtc}} Offset\+: 0x0C) Calendar Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structRtc_a7599865f68c953c28af4ca0d3659918f}\label{structRtc_a7599865f68c953c28af4ca0d3659918f}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRtc_a7599865f68c953c28af4ca0d3659918f}{R\+T\+C\+\_\+\+T\+I\+M\+A\+LR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structRtc}{Rtc}} Offset\+: 0x10) Time Alarm Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structRtc_adcd938b339e30ad4bb9990d8905f05ad}\label{structRtc_adcd938b339e30ad4bb9990d8905f05ad}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRtc_adcd938b339e30ad4bb9990d8905f05ad}{R\+T\+C\+\_\+\+C\+A\+L\+A\+LR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structRtc}{Rtc}} Offset\+: 0x14) Calendar Alarm Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structRtc_a676feeb0686bca28361a14bf1b096f62}\label{structRtc_a676feeb0686bca28361a14bf1b096f62}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structRtc_a676feeb0686bca28361a14bf1b096f62}{R\+T\+C\+\_\+\+SR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structRtc}{Rtc}} Offset\+: 0x18) Status Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structRtc_a2be6272a005b1ff8830b1cd4d822c8c6}\label{structRtc_a2be6272a005b1ff8830b1cd4d822c8c6}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structRtc_a2be6272a005b1ff8830b1cd4d822c8c6}{R\+T\+C\+\_\+\+S\+C\+CR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structRtc}{Rtc}} Offset\+: 0x1C) Status Clear Command Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structRtc_ac5f308d0f9d0d14668fe8370922f2322}\label{structRtc_ac5f308d0f9d0d14668fe8370922f2322}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structRtc_ac5f308d0f9d0d14668fe8370922f2322}{R\+T\+C\+\_\+\+I\+ER}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structRtc}{Rtc}} Offset\+: 0x20) Interrupt Enable Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structRtc_a8da7850da1b2707c7d0448d1328329b6}\label{structRtc_a8da7850da1b2707c7d0448d1328329b6}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structRtc_a8da7850da1b2707c7d0448d1328329b6}{R\+T\+C\+\_\+\+I\+DR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structRtc}{Rtc}} Offset\+: 0x24) Interrupt Disable Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structRtc_ac3adaf7fd8ca92bdabbf22f48bd94f30}\label{structRtc_ac3adaf7fd8ca92bdabbf22f48bd94f30}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structRtc_ac3adaf7fd8ca92bdabbf22f48bd94f30}{R\+T\+C\+\_\+\+I\+MR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structRtc}{Rtc}} Offset\+: 0x28) Interrupt Mask Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structRtc_a1639912f4a594b7d2c966ab01c74c819}\label{structRtc_a1639912f4a594b7d2c966ab01c74c819}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structRtc_a1639912f4a594b7d2c966ab01c74c819}{R\+T\+C\+\_\+\+V\+ER}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structRtc}{Rtc}} Offset\+: 0x2C) Valid Entry Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structRtc_a165c06227c019a8e1a657291eddefa26}\label{structRtc_a165c06227c019a8e1a657291eddefa26}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved1} \mbox{[}45\mbox{]}
\item 
\mbox{\Hypertarget{structRtc_a487efe9708969b2951d47b5a4bfb35c3}\label{structRtc_a487efe9708969b2951d47b5a4bfb35c3}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRtc_a487efe9708969b2951d47b5a4bfb35c3}{R\+T\+C\+\_\+\+W\+P\+MR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structRtc}{Rtc}} Offset\+: 0x\+E4) Write Protection Mode Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structRtc_ab5281752e1c6d50e079993e48fcf6f2c}\label{structRtc_ab5281752e1c6d50e079993e48fcf6f2c}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved2} \mbox{[}5\mbox{]}
\item 
\mbox{\Hypertarget{structRtc_a333a48fc99e0437c294ffaffde67b099}\label{structRtc_a333a48fc99e0437c294ffaffde67b099}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structRtc_a333a48fc99e0437c294ffaffde67b099}{R\+T\+C\+\_\+\+V\+E\+R\+S\+I\+ON}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structRtc}{Rtc}} Offset\+: 0x\+FC) Version Register \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
\mbox{\hyperlink{structRtc}{Rtc}} hardware registers. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
bsps/arm/atsam/include/libchip/include/same70/component/component\+\_\+rtc.\+h\end{DoxyCompactItemize}
