Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Feb 17 16:15:43 2019
| Host         : DESKTOP-AOQ4M3I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CAPTURE_timing_summary_routed.rpt -pb CAPTURE_timing_summary_routed.pb -rpx CAPTURE_timing_summary_routed.rpx -warn_on_violation
| Design       : CAPTURE
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.199        0.000                      0                10230        0.012        0.000                      0                10230        0.264        0.000                       0                  3250  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                         ------------         ----------      --------------
clk_src_raw                   {0.000 5.000}        10.000          100.000         
  C                           {0.000 20.000}       40.000          25.000          
  CLKFBIN                     {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0          {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0          {0.000 5.000}        10.000          100.000         
eth_tx_clk                    {0.000 20.000}       40.000          25.000          
pt/clocking_ser/inst/clk_in1  {0.000 7.143}        14.286          69.999          
  clk5x_ser_nb                {0.000 1.429}        2.857           349.993         
    clk1x_ser                 {0.000 5.714}        14.286          69.999          
  clkfbout_clk_wiz_2          {0.000 7.143}        14.286          69.999          
tmds_rx_p[3]                  {0.000 7.143}        14.286          69.999          
  clk5x_des_nb                {0.000 1.429}        2.857           349.993         
    clk1x_des                 {0.000 5.714}        14.286          69.999          
  clk_out1_clk_wiz_1          {0.000 7.143}        14.286          69.999          
  clkfbout_clk_wiz_1          {0.000 7.143}        14.286          69.999          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_src_raw                                                                                                                                                                     3.000        0.000                       0                     3  
  C                                37.415        0.000                      0                   52        0.179        0.000                      0                   52       19.500        0.000                       0                    30  
  CLKFBIN                                                                                                                                                                       8.751        0.000                       0                     2  
  clk_out1_clk_wiz_0                1.199        0.000                      0                  259        0.122        0.000                      0                  259        0.264        0.000                       0                   123  
  clkfbout_clk_wiz_0                                                                                                                                                            7.845        0.000                       0                     3  
eth_tx_clk                         18.661        0.000                      0                  361        0.112        0.000                      0                  361       19.020        0.000                       0                   177  
pt/clocking_ser/inst/clk_in1                                                                                                                                                    4.143        0.000                       0                     1  
  clk5x_ser_nb                                                                                                                                                                  1.190        0.000                       0                    11  
    clk1x_ser                      10.080        0.000                      0                  113        0.160        0.000                      0                  113        5.214        0.000                       0                    85  
  clkfbout_clk_wiz_2                                                                                                                                                           12.131        0.000                       0                     3  
tmds_rx_p[3]                                                                                                                                                                    4.143        0.000                       0                     1  
  clk5x_des_nb                                                                                                                                                                  1.190        0.000                       0                    15  
    clk1x_des                       9.526        0.000                      0                  487        0.069        0.000                      0                  487        5.214        0.000                       0                   312  
  clk_out1_clk_wiz_1                4.119        0.000                      0                 8940        0.012        0.000                      0                 8940        5.893        0.000                       0                  2481  
  clkfbout_clk_wiz_1                                                                                                                                                           12.131        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
C                   eth_tx_clk               34.896        0.000                      0                    1        0.708        0.000                      0                    1  
clk_out1_clk_wiz_1  clk1x_des                11.639        0.000                      0                    8        0.091        0.000                      0                    8  
clk1x_des           clk_out1_clk_wiz_1       11.706        0.000                      0                    9        0.186        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_src_raw
  To Clock:  clk_src_raw

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_src_raw
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_src_raw }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18  bufg_des/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  et/clocking/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  pt/clocking/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  et/clocking/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  pt/clocking/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  et/clocking/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  pt/clocking/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  pt/clocking/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  et/clocking/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  et/clocking/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  pt/clocking/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  pt/clocking/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  et/clocking/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  C
  To Clock:  C

Setup :            0  Failing Endpoints,  Worst Slack       37.415ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.415ns  (required time - arrival time)
  Source:                 et/reset_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (C rise@40.000ns - C rise@0.000ns)
  Data Path Delay:        2.251ns  (logic 0.580ns (25.767%)  route 1.671ns (74.233%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.116ns = ( 48.116 - 40.000 ) 
    Source Clock Delay      (SCD):    8.614ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  bufg_des/O
                         net (fo=2, routed)           1.599     5.151    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.239 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           1.660     6.899    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.995 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          1.618     8.614    et/C_BUFG
    SLICE_X3Y25          FDRE                                         r  et/reset_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.456     9.070 f  et/reset_counter_reg[24]/Q
                         net (fo=4, routed)           0.727     9.797    et/p_1_in_0
    SLICE_X2Y24          LUT1 (Prop_lut1_I0_O)        0.124     9.921 r  et/reset_counter[0]_i_1/O
                         net (fo=25, routed)          0.944    10.865    et/sel
    SLICE_X3Y19          FDRE                                         r  et/reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)         40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000    40.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.280    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  bufg_des/O
                         net (fo=2, routed)           1.480    44.852    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.935 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           1.582    46.517    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.608 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          1.508    48.116    et/C_BUFG
    SLICE_X3Y19          FDRE                                         r  et/reset_counter_reg[0]/C
                         clock pessimism              0.467    48.584    
                         clock uncertainty           -0.099    48.484    
    SLICE_X3Y19          FDRE (Setup_fdre_C_CE)      -0.205    48.279    et/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         48.279    
                         arrival time                         -10.865    
  -------------------------------------------------------------------
                         slack                                 37.415    

Slack (MET) :             37.415ns  (required time - arrival time)
  Source:                 et/reset_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (C rise@40.000ns - C rise@0.000ns)
  Data Path Delay:        2.251ns  (logic 0.580ns (25.767%)  route 1.671ns (74.233%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.116ns = ( 48.116 - 40.000 ) 
    Source Clock Delay      (SCD):    8.614ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  bufg_des/O
                         net (fo=2, routed)           1.599     5.151    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.239 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           1.660     6.899    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.995 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          1.618     8.614    et/C_BUFG
    SLICE_X3Y25          FDRE                                         r  et/reset_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.456     9.070 f  et/reset_counter_reg[24]/Q
                         net (fo=4, routed)           0.727     9.797    et/p_1_in_0
    SLICE_X2Y24          LUT1 (Prop_lut1_I0_O)        0.124     9.921 r  et/reset_counter[0]_i_1/O
                         net (fo=25, routed)          0.944    10.865    et/sel
    SLICE_X3Y19          FDRE                                         r  et/reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)         40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000    40.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.280    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  bufg_des/O
                         net (fo=2, routed)           1.480    44.852    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.935 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           1.582    46.517    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.608 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          1.508    48.116    et/C_BUFG
    SLICE_X3Y19          FDRE                                         r  et/reset_counter_reg[1]/C
                         clock pessimism              0.467    48.584    
                         clock uncertainty           -0.099    48.484    
    SLICE_X3Y19          FDRE (Setup_fdre_C_CE)      -0.205    48.279    et/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         48.279    
                         arrival time                         -10.865    
  -------------------------------------------------------------------
                         slack                                 37.415    

Slack (MET) :             37.415ns  (required time - arrival time)
  Source:                 et/reset_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (C rise@40.000ns - C rise@0.000ns)
  Data Path Delay:        2.251ns  (logic 0.580ns (25.767%)  route 1.671ns (74.233%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.116ns = ( 48.116 - 40.000 ) 
    Source Clock Delay      (SCD):    8.614ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  bufg_des/O
                         net (fo=2, routed)           1.599     5.151    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.239 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           1.660     6.899    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.995 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          1.618     8.614    et/C_BUFG
    SLICE_X3Y25          FDRE                                         r  et/reset_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.456     9.070 f  et/reset_counter_reg[24]/Q
                         net (fo=4, routed)           0.727     9.797    et/p_1_in_0
    SLICE_X2Y24          LUT1 (Prop_lut1_I0_O)        0.124     9.921 r  et/reset_counter[0]_i_1/O
                         net (fo=25, routed)          0.944    10.865    et/sel
    SLICE_X3Y19          FDRE                                         r  et/reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)         40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000    40.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.280    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  bufg_des/O
                         net (fo=2, routed)           1.480    44.852    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.935 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           1.582    46.517    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.608 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          1.508    48.116    et/C_BUFG
    SLICE_X3Y19          FDRE                                         r  et/reset_counter_reg[2]/C
                         clock pessimism              0.467    48.584    
                         clock uncertainty           -0.099    48.484    
    SLICE_X3Y19          FDRE (Setup_fdre_C_CE)      -0.205    48.279    et/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         48.279    
                         arrival time                         -10.865    
  -------------------------------------------------------------------
                         slack                                 37.415    

Slack (MET) :             37.415ns  (required time - arrival time)
  Source:                 et/reset_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (C rise@40.000ns - C rise@0.000ns)
  Data Path Delay:        2.251ns  (logic 0.580ns (25.767%)  route 1.671ns (74.233%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.116ns = ( 48.116 - 40.000 ) 
    Source Clock Delay      (SCD):    8.614ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  bufg_des/O
                         net (fo=2, routed)           1.599     5.151    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.239 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           1.660     6.899    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.995 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          1.618     8.614    et/C_BUFG
    SLICE_X3Y25          FDRE                                         r  et/reset_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.456     9.070 f  et/reset_counter_reg[24]/Q
                         net (fo=4, routed)           0.727     9.797    et/p_1_in_0
    SLICE_X2Y24          LUT1 (Prop_lut1_I0_O)        0.124     9.921 r  et/reset_counter[0]_i_1/O
                         net (fo=25, routed)          0.944    10.865    et/sel
    SLICE_X3Y19          FDRE                                         r  et/reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)         40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000    40.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.280    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  bufg_des/O
                         net (fo=2, routed)           1.480    44.852    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.935 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           1.582    46.517    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.608 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          1.508    48.116    et/C_BUFG
    SLICE_X3Y19          FDRE                                         r  et/reset_counter_reg[3]/C
                         clock pessimism              0.467    48.584    
                         clock uncertainty           -0.099    48.484    
    SLICE_X3Y19          FDRE (Setup_fdre_C_CE)      -0.205    48.279    et/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         48.279    
                         arrival time                         -10.865    
  -------------------------------------------------------------------
                         slack                                 37.415    

Slack (MET) :             37.506ns  (required time - arrival time)
  Source:                 et/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/reset_counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (C rise@40.000ns - C rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 1.923ns (79.710%)  route 0.489ns (20.290%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.110ns = ( 48.110 - 40.000 ) 
    Source Clock Delay      (SCD):    8.622ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  bufg_des/O
                         net (fo=2, routed)           1.599     5.151    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.239 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           1.660     6.899    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.995 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          1.626     8.622    et/C_BUFG
    SLICE_X3Y19          FDRE                                         r  et/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456     9.078 r  et/reset_counter_reg[1]/Q
                         net (fo=1, routed)           0.480     9.558    et/reset_counter_reg_n_0_[1]
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    10.232 r  et/reset_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.232    et/reset_counter_reg[0]_i_2_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.346 r  et/reset_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.346    et/reset_counter_reg[4]_i_1_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.460 r  et/reset_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.460    et/reset_counter_reg[8]_i_1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.574 r  et/reset_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.574    et/reset_counter_reg[12]_i_1_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.688 r  et/reset_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.688    et/reset_counter_reg[16]_i_1_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.802 r  et/reset_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.811    et/reset_counter_reg[20]_i_1_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.034 r  et/reset_counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.034    et/reset_counter_reg[24]_i_1_n_7
    SLICE_X3Y25          FDRE                                         r  et/reset_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)         40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000    40.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.280    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  bufg_des/O
                         net (fo=2, routed)           1.480    44.852    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.935 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           1.582    46.517    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.608 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          1.502    48.110    et/C_BUFG
    SLICE_X3Y25          FDRE                                         r  et/reset_counter_reg[24]/C
                         clock pessimism              0.467    48.578    
                         clock uncertainty           -0.099    48.478    
    SLICE_X3Y25          FDRE (Setup_fdre_C_D)        0.062    48.540    et/reset_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         48.540    
                         arrival time                         -11.034    
  -------------------------------------------------------------------
                         slack                                 37.506    

Slack (MET) :             37.532ns  (required time - arrival time)
  Source:                 et/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/reset_counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (C rise@40.000ns - C rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 1.920ns (79.984%)  route 0.480ns (20.016%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.110ns = ( 48.110 - 40.000 ) 
    Source Clock Delay      (SCD):    8.622ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  bufg_des/O
                         net (fo=2, routed)           1.599     5.151    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.239 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           1.660     6.899    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.995 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          1.626     8.622    et/C_BUFG
    SLICE_X3Y19          FDRE                                         r  et/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456     9.078 r  et/reset_counter_reg[1]/Q
                         net (fo=1, routed)           0.480     9.558    et/reset_counter_reg_n_0_[1]
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    10.232 r  et/reset_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.232    et/reset_counter_reg[0]_i_2_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.346 r  et/reset_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.346    et/reset_counter_reg[4]_i_1_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.460 r  et/reset_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.460    et/reset_counter_reg[8]_i_1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.574 r  et/reset_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.574    et/reset_counter_reg[12]_i_1_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.688 r  et/reset_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.688    et/reset_counter_reg[16]_i_1_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.022 r  et/reset_counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.022    et/reset_counter_reg[20]_i_1_n_6
    SLICE_X3Y24          FDRE                                         r  et/reset_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)         40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000    40.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.280    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  bufg_des/O
                         net (fo=2, routed)           1.480    44.852    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.935 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           1.582    46.517    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.608 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          1.502    48.110    et/C_BUFG
    SLICE_X3Y24          FDRE                                         r  et/reset_counter_reg[21]/C
                         clock pessimism              0.481    48.592    
                         clock uncertainty           -0.099    48.492    
    SLICE_X3Y24          FDRE (Setup_fdre_C_D)        0.062    48.554    et/reset_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         48.554    
                         arrival time                         -11.022    
  -------------------------------------------------------------------
                         slack                                 37.532    

Slack (MET) :             37.553ns  (required time - arrival time)
  Source:                 et/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/reset_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (C rise@40.000ns - C rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 1.899ns (79.807%)  route 0.480ns (20.193%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.110ns = ( 48.110 - 40.000 ) 
    Source Clock Delay      (SCD):    8.622ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  bufg_des/O
                         net (fo=2, routed)           1.599     5.151    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.239 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           1.660     6.899    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.995 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          1.626     8.622    et/C_BUFG
    SLICE_X3Y19          FDRE                                         r  et/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456     9.078 r  et/reset_counter_reg[1]/Q
                         net (fo=1, routed)           0.480     9.558    et/reset_counter_reg_n_0_[1]
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    10.232 r  et/reset_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.232    et/reset_counter_reg[0]_i_2_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.346 r  et/reset_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.346    et/reset_counter_reg[4]_i_1_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.460 r  et/reset_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.460    et/reset_counter_reg[8]_i_1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.574 r  et/reset_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.574    et/reset_counter_reg[12]_i_1_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.688 r  et/reset_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.688    et/reset_counter_reg[16]_i_1_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.001 r  et/reset_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.001    et/reset_counter_reg[20]_i_1_n_4
    SLICE_X3Y24          FDRE                                         r  et/reset_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)         40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000    40.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.280    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  bufg_des/O
                         net (fo=2, routed)           1.480    44.852    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.935 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           1.582    46.517    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.608 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          1.502    48.110    et/C_BUFG
    SLICE_X3Y24          FDRE                                         r  et/reset_counter_reg[23]/C
                         clock pessimism              0.481    48.592    
                         clock uncertainty           -0.099    48.492    
    SLICE_X3Y24          FDRE (Setup_fdre_C_D)        0.062    48.554    et/reset_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         48.554    
                         arrival time                         -11.001    
  -------------------------------------------------------------------
                         slack                                 37.553    

Slack (MET) :             37.554ns  (required time - arrival time)
  Source:                 et/reset_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/reset_counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (C rise@40.000ns - C rise@0.000ns)
  Data Path Delay:        2.111ns  (logic 0.580ns (27.474%)  route 1.531ns (72.526%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.116ns = ( 48.116 - 40.000 ) 
    Source Clock Delay      (SCD):    8.614ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  bufg_des/O
                         net (fo=2, routed)           1.599     5.151    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.239 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           1.660     6.899    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.995 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          1.618     8.614    et/C_BUFG
    SLICE_X3Y25          FDRE                                         r  et/reset_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.456     9.070 f  et/reset_counter_reg[24]/Q
                         net (fo=4, routed)           0.727     9.797    et/p_1_in_0
    SLICE_X2Y24          LUT1 (Prop_lut1_I0_O)        0.124     9.921 r  et/reset_counter[0]_i_1/O
                         net (fo=25, routed)          0.804    10.725    et/sel
    SLICE_X3Y20          FDRE                                         r  et/reset_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)         40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000    40.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.280    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  bufg_des/O
                         net (fo=2, routed)           1.480    44.852    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.935 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           1.582    46.517    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.608 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          1.508    48.116    et/C_BUFG
    SLICE_X3Y20          FDRE                                         r  et/reset_counter_reg[4]/C
                         clock pessimism              0.467    48.584    
                         clock uncertainty           -0.099    48.484    
    SLICE_X3Y20          FDRE (Setup_fdre_C_CE)      -0.205    48.279    et/reset_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         48.279    
                         arrival time                         -10.725    
  -------------------------------------------------------------------
                         slack                                 37.554    

Slack (MET) :             37.554ns  (required time - arrival time)
  Source:                 et/reset_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/reset_counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (C rise@40.000ns - C rise@0.000ns)
  Data Path Delay:        2.111ns  (logic 0.580ns (27.474%)  route 1.531ns (72.526%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.116ns = ( 48.116 - 40.000 ) 
    Source Clock Delay      (SCD):    8.614ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  bufg_des/O
                         net (fo=2, routed)           1.599     5.151    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.239 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           1.660     6.899    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.995 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          1.618     8.614    et/C_BUFG
    SLICE_X3Y25          FDRE                                         r  et/reset_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.456     9.070 f  et/reset_counter_reg[24]/Q
                         net (fo=4, routed)           0.727     9.797    et/p_1_in_0
    SLICE_X2Y24          LUT1 (Prop_lut1_I0_O)        0.124     9.921 r  et/reset_counter[0]_i_1/O
                         net (fo=25, routed)          0.804    10.725    et/sel
    SLICE_X3Y20          FDRE                                         r  et/reset_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)         40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000    40.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.280    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  bufg_des/O
                         net (fo=2, routed)           1.480    44.852    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.935 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           1.582    46.517    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.608 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          1.508    48.116    et/C_BUFG
    SLICE_X3Y20          FDRE                                         r  et/reset_counter_reg[5]/C
                         clock pessimism              0.467    48.584    
                         clock uncertainty           -0.099    48.484    
    SLICE_X3Y20          FDRE (Setup_fdre_C_CE)      -0.205    48.279    et/reset_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         48.279    
                         arrival time                         -10.725    
  -------------------------------------------------------------------
                         slack                                 37.554    

Slack (MET) :             37.554ns  (required time - arrival time)
  Source:                 et/reset_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/reset_counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (C rise@40.000ns - C rise@0.000ns)
  Data Path Delay:        2.111ns  (logic 0.580ns (27.474%)  route 1.531ns (72.526%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.116ns = ( 48.116 - 40.000 ) 
    Source Clock Delay      (SCD):    8.614ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  bufg_des/O
                         net (fo=2, routed)           1.599     5.151    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.239 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           1.660     6.899    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.995 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          1.618     8.614    et/C_BUFG
    SLICE_X3Y25          FDRE                                         r  et/reset_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.456     9.070 f  et/reset_counter_reg[24]/Q
                         net (fo=4, routed)           0.727     9.797    et/p_1_in_0
    SLICE_X2Y24          LUT1 (Prop_lut1_I0_O)        0.124     9.921 r  et/reset_counter[0]_i_1/O
                         net (fo=25, routed)          0.804    10.725    et/sel
    SLICE_X3Y20          FDRE                                         r  et/reset_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)         40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000    40.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.280    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  bufg_des/O
                         net (fo=2, routed)           1.480    44.852    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.935 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           1.582    46.517    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.608 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          1.508    48.116    et/C_BUFG
    SLICE_X3Y20          FDRE                                         r  et/reset_counter_reg[6]/C
                         clock pessimism              0.467    48.584    
                         clock uncertainty           -0.099    48.484    
    SLICE_X3Y20          FDRE (Setup_fdre_C_CE)      -0.205    48.279    et/reset_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         48.279    
                         arrival time                         -10.725    
  -------------------------------------------------------------------
                         slack                                 37.554    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 et/reset_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/eth_rstn_reg/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             C
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.665%)  route 0.126ns (40.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.462ns
    Source Clock Delay      (SCD):    2.631ns
    Clock Pessimism Removal (CPR):    0.818ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  bufg_des/O
                         net (fo=2, routed)           0.556     1.469    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           0.504     2.023    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.049 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          0.582     2.631    et/C_BUFG
    SLICE_X3Y25          FDRE                                         r  et/reset_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141     2.772 r  et/reset_counter_reg[24]/Q
                         net (fo=4, routed)           0.126     2.898    et/p_1_in_0
    SLICE_X2Y25          LUT2 (Prop_lut2_I0_O)        0.045     2.943 r  et/eth_rstn_i_1/O
                         net (fo=1, routed)           0.000     2.943    et/eth_rstn_i_1_n_0
    SLICE_X2Y25          FDRE                                         r  et/eth_rstn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  bufg_des/O
                         net (fo=2, routed)           0.823     1.981    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.034 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           0.550     2.584    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.613 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          0.850     3.462    et/C_BUFG
    SLICE_X2Y25          FDRE                                         r  et/eth_rstn_reg/C
                         clock pessimism             -0.818     2.644    
    SLICE_X2Y25          FDRE (Hold_fdre_C_D)         0.120     2.764    et/eth_rstn_reg
  -------------------------------------------------------------------
                         required time                         -2.764    
                         arrival time                           2.943    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 et/reset_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/reset_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             C
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.466ns
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.832ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  bufg_des/O
                         net (fo=2, routed)           0.556     1.469    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           0.504     2.023    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.049 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          0.585     2.634    et/C_BUFG
    SLICE_X3Y21          FDRE                                         r  et/reset_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     2.775 r  et/reset_counter_reg[11]/Q
                         net (fo=1, routed)           0.108     2.883    et/reset_counter_reg_n_0_[11]
    SLICE_X3Y21          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.991 r  et/reset_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.991    et/reset_counter_reg[8]_i_1_n_4
    SLICE_X3Y21          FDRE                                         r  et/reset_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  bufg_des/O
                         net (fo=2, routed)           0.823     1.981    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.034 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           0.550     2.584    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.613 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          0.854     3.466    et/C_BUFG
    SLICE_X3Y21          FDRE                                         r  et/reset_counter_reg[11]/C
                         clock pessimism             -0.832     2.634    
    SLICE_X3Y21          FDRE (Hold_fdre_C_D)         0.105     2.739    et/reset_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.739    
                         arrival time                           2.991    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 et/reset_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/reset_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             C
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.465ns
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.831ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  bufg_des/O
                         net (fo=2, routed)           0.556     1.469    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           0.504     2.023    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.049 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          0.585     2.634    et/C_BUFG
    SLICE_X3Y22          FDRE                                         r  et/reset_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.141     2.775 r  et/reset_counter_reg[15]/Q
                         net (fo=1, routed)           0.108     2.883    et/reset_counter_reg_n_0_[15]
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.991 r  et/reset_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.991    et/reset_counter_reg[12]_i_1_n_4
    SLICE_X3Y22          FDRE                                         r  et/reset_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  bufg_des/O
                         net (fo=2, routed)           0.823     1.981    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.034 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           0.550     2.584    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.613 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          0.853     3.465    et/C_BUFG
    SLICE_X3Y22          FDRE                                         r  et/reset_counter_reg[15]/C
                         clock pessimism             -0.831     2.634    
    SLICE_X3Y22          FDRE (Hold_fdre_C_D)         0.105     2.739    et/reset_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.739    
                         arrival time                           2.991    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 et/reset_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/reset_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             C
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.463ns
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.831ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  bufg_des/O
                         net (fo=2, routed)           0.556     1.469    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           0.504     2.023    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.049 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          0.583     2.632    et/C_BUFG
    SLICE_X3Y23          FDRE                                         r  et/reset_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141     2.773 r  et/reset_counter_reg[19]/Q
                         net (fo=1, routed)           0.108     2.881    et/reset_counter_reg_n_0_[19]
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.989 r  et/reset_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.989    et/reset_counter_reg[16]_i_1_n_4
    SLICE_X3Y23          FDRE                                         r  et/reset_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  bufg_des/O
                         net (fo=2, routed)           0.823     1.981    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.034 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           0.550     2.584    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.613 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          0.851     3.463    et/C_BUFG
    SLICE_X3Y23          FDRE                                         r  et/reset_counter_reg[19]/C
                         clock pessimism             -0.831     2.632    
    SLICE_X3Y23          FDRE (Hold_fdre_C_D)         0.105     2.737    et/reset_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.737    
                         arrival time                           2.989    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 et/reset_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/reset_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             C
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    0.832ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  bufg_des/O
                         net (fo=2, routed)           0.556     1.469    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           0.504     2.023    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.049 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          0.587     2.636    et/C_BUFG
    SLICE_X3Y19          FDRE                                         r  et/reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141     2.777 r  et/reset_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     2.885    et/reset_counter_reg_n_0_[3]
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.993 r  et/reset_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     2.993    et/reset_counter_reg[0]_i_2_n_4
    SLICE_X3Y19          FDRE                                         r  et/reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  bufg_des/O
                         net (fo=2, routed)           0.823     1.981    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.034 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           0.550     2.584    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.613 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          0.856     3.468    et/C_BUFG
    SLICE_X3Y19          FDRE                                         r  et/reset_counter_reg[3]/C
                         clock pessimism             -0.832     2.636    
    SLICE_X3Y19          FDRE (Hold_fdre_C_D)         0.105     2.741    et/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.741    
                         arrival time                           2.993    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 et/reset_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/reset_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             C
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.467ns
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    0.832ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  bufg_des/O
                         net (fo=2, routed)           0.556     1.469    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           0.504     2.023    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.049 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          0.586     2.635    et/C_BUFG
    SLICE_X3Y20          FDRE                                         r  et/reset_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141     2.776 r  et/reset_counter_reg[7]/Q
                         net (fo=1, routed)           0.108     2.884    et/reset_counter_reg_n_0_[7]
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.992 r  et/reset_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.992    et/reset_counter_reg[4]_i_1_n_4
    SLICE_X3Y20          FDRE                                         r  et/reset_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  bufg_des/O
                         net (fo=2, routed)           0.823     1.981    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.034 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           0.550     2.584    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.613 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          0.855     3.467    et/C_BUFG
    SLICE_X3Y20          FDRE                                         r  et/reset_counter_reg[7]/C
                         clock pessimism             -0.832     2.635    
    SLICE_X3Y20          FDRE (Hold_fdre_C_D)         0.105     2.740    et/reset_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.740    
                         arrival time                           2.992    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 et/reset_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/reset_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             C
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.465ns
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.831ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  bufg_des/O
                         net (fo=2, routed)           0.556     1.469    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           0.504     2.023    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.049 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          0.585     2.634    et/C_BUFG
    SLICE_X3Y22          FDRE                                         r  et/reset_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.141     2.775 r  et/reset_counter_reg[12]/Q
                         net (fo=1, routed)           0.105     2.880    et/reset_counter_reg_n_0_[12]
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.995 r  et/reset_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.995    et/reset_counter_reg[12]_i_1_n_7
    SLICE_X3Y22          FDRE                                         r  et/reset_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  bufg_des/O
                         net (fo=2, routed)           0.823     1.981    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.034 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           0.550     2.584    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.613 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          0.853     3.465    et/C_BUFG
    SLICE_X3Y22          FDRE                                         r  et/reset_counter_reg[12]/C
                         clock pessimism             -0.831     2.634    
    SLICE_X3Y22          FDRE (Hold_fdre_C_D)         0.105     2.739    et/reset_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.739    
                         arrival time                           2.995    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 et/reset_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/reset_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             C
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.463ns
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.831ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  bufg_des/O
                         net (fo=2, routed)           0.556     1.469    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           0.504     2.023    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.049 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          0.583     2.632    et/C_BUFG
    SLICE_X3Y23          FDRE                                         r  et/reset_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141     2.773 r  et/reset_counter_reg[16]/Q
                         net (fo=1, routed)           0.105     2.878    et/reset_counter_reg_n_0_[16]
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.993 r  et/reset_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.993    et/reset_counter_reg[16]_i_1_n_7
    SLICE_X3Y23          FDRE                                         r  et/reset_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  bufg_des/O
                         net (fo=2, routed)           0.823     1.981    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.034 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           0.550     2.584    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.613 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          0.851     3.463    et/C_BUFG
    SLICE_X3Y23          FDRE                                         r  et/reset_counter_reg[16]/C
                         clock pessimism             -0.831     2.632    
    SLICE_X3Y23          FDRE (Hold_fdre_C_D)         0.105     2.737    et/reset_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.737    
                         arrival time                           2.993    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 et/reset_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/reset_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             C
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.467ns
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    0.832ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  bufg_des/O
                         net (fo=2, routed)           0.556     1.469    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           0.504     2.023    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.049 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          0.586     2.635    et/C_BUFG
    SLICE_X3Y20          FDRE                                         r  et/reset_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141     2.776 r  et/reset_counter_reg[4]/Q
                         net (fo=1, routed)           0.105     2.881    et/reset_counter_reg_n_0_[4]
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.996 r  et/reset_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.996    et/reset_counter_reg[4]_i_1_n_7
    SLICE_X3Y20          FDRE                                         r  et/reset_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  bufg_des/O
                         net (fo=2, routed)           0.823     1.981    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.034 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           0.550     2.584    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.613 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          0.855     3.467    et/C_BUFG
    SLICE_X3Y20          FDRE                                         r  et/reset_counter_reg[4]/C
                         clock pessimism             -0.832     2.635    
    SLICE_X3Y20          FDRE (Hold_fdre_C_D)         0.105     2.740    et/reset_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.740    
                         arrival time                           2.996    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 et/reset_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/reset_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             C
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.466ns
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.832ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  bufg_des/O
                         net (fo=2, routed)           0.556     1.469    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           0.504     2.023    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.049 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          0.585     2.634    et/C_BUFG
    SLICE_X3Y21          FDRE                                         r  et/reset_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     2.775 r  et/reset_counter_reg[8]/Q
                         net (fo=1, routed)           0.105     2.880    et/reset_counter_reg_n_0_[8]
    SLICE_X3Y21          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.995 r  et/reset_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.995    et/reset_counter_reg[8]_i_1_n_7
    SLICE_X3Y21          FDRE                                         r  et/reset_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  bufg_des/O
                         net (fo=2, routed)           0.823     1.981    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.034 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           0.550     2.584    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.613 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          0.854     3.466    et/C_BUFG
    SLICE_X3Y21          FDRE                                         r  et/reset_counter_reg[8]/C
                         clock pessimism             -0.832     2.634    
    SLICE_X3Y21          FDRE (Hold_fdre_C_D)         0.105     2.739    et/reset_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.739    
                         arrival time                           2.995    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         C
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { et/clocking/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1   et/C_BUFG_inst/I
Min Period        n/a     ODDR/C             n/a            1.474         40.000      38.526     OLOGIC_X0Y56    et/clock_fwd_ddr/C
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y0  et/clocking/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X2Y25     et/eth_rstn_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X4Y20     et/phy_ready_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X3Y19     et/reset_counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X3Y21     et/reset_counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X3Y21     et/reset_counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X3Y22     et/reset_counter_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X3Y22     et/reset_counter_reg[13]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y0  et/clocking/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X4Y20     et/phy_ready_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X3Y19     et/reset_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X3Y23     et/reset_counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X3Y23     et/reset_counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X3Y23     et/reset_counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X3Y23     et/reset_counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X3Y19     et/reset_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X3Y19     et/reset_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X3Y19     et/reset_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X3Y20     et/reset_counter_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X2Y25     et/eth_rstn_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X2Y25     et/eth_rstn_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X4Y20     et/phy_ready_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X4Y20     et/phy_ready_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X3Y19     et/reset_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X3Y21     et/reset_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X3Y21     et/reset_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X3Y21     et/reset_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X3Y21     et/reset_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X3Y22     et/reset_counter_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { et/clocking/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  et/clocking/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  et/clocking/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  et/clocking/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  et/clocking/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.199ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.199ns  (required time - arrival time)
  Source:                 pt/genblk1[0].rx/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pt/genblk1[0].rx/rTimeoutCnt_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.504ns  (logic 0.952ns (27.169%)  route 2.552ns (72.831%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 9.870 - 5.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  bufg_des/O
                         net (fo=2, routed)           1.600     5.152    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     1.802 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     3.457    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.553 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         1.612     5.165    pt/genblk1[0].rx/clk_out1
    SLICE_X5Y81          FDRE                                         r  pt/genblk1[0].rx/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.456     5.621 r  pt/genblk1[0].rx/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.828     6.449    pt/genblk1[0].rx/SyncBaseOvf/rTimeoutCnt_reg[22]
    SLICE_X4Y80          LUT4 (Prop_lut4_I1_O)        0.124     6.573 r  pt/genblk1[0].rx/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.444     7.017    pt/genblk1[0].rx/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X4Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.141 r  pt/genblk1[0].rx/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.444     7.585    pt/genblk1[0].rx/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I5_O)        0.124     7.709 r  pt/genblk1[0].rx/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.309     8.018    pt/genblk1[0].rx/SyncBaseOvf_n_2
    SLICE_X4Y77          LUT6 (Prop_lut6_I0_O)        0.124     8.142 r  pt/genblk1[0].rx/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.528     8.669    pt/genblk1[0].rx/rTimeoutCnt[0]_i_1_n_0
    SLICE_X5Y80          FDRE                                         r  pt/genblk1[0].rx/rTimeoutCnt_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     5.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.371 r  bufg_des/O
                         net (fo=2, routed)           1.482     9.854    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146     6.707 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.283    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.374 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         1.496     9.870    pt/genblk1[0].rx/clk_out1
    SLICE_X5Y80          FDRE                                         r  pt/genblk1[0].rx/rTimeoutCnt_reg[16]/C
                         clock pessimism              0.270    10.140    
                         clock uncertainty           -0.067    10.074    
    SLICE_X5Y80          FDRE (Setup_fdre_C_CE)      -0.205     9.869    pt/genblk1[0].rx/rTimeoutCnt_reg[16]
  -------------------------------------------------------------------
                         required time                          9.869    
                         arrival time                          -8.669    
  -------------------------------------------------------------------
                         slack                                  1.199    

Slack (MET) :             1.199ns  (required time - arrival time)
  Source:                 pt/genblk1[0].rx/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pt/genblk1[0].rx/rTimeoutCnt_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.504ns  (logic 0.952ns (27.169%)  route 2.552ns (72.831%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 9.870 - 5.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  bufg_des/O
                         net (fo=2, routed)           1.600     5.152    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     1.802 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     3.457    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.553 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         1.612     5.165    pt/genblk1[0].rx/clk_out1
    SLICE_X5Y81          FDRE                                         r  pt/genblk1[0].rx/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.456     5.621 r  pt/genblk1[0].rx/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.828     6.449    pt/genblk1[0].rx/SyncBaseOvf/rTimeoutCnt_reg[22]
    SLICE_X4Y80          LUT4 (Prop_lut4_I1_O)        0.124     6.573 r  pt/genblk1[0].rx/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.444     7.017    pt/genblk1[0].rx/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X4Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.141 r  pt/genblk1[0].rx/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.444     7.585    pt/genblk1[0].rx/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I5_O)        0.124     7.709 r  pt/genblk1[0].rx/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.309     8.018    pt/genblk1[0].rx/SyncBaseOvf_n_2
    SLICE_X4Y77          LUT6 (Prop_lut6_I0_O)        0.124     8.142 r  pt/genblk1[0].rx/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.528     8.669    pt/genblk1[0].rx/rTimeoutCnt[0]_i_1_n_0
    SLICE_X5Y80          FDRE                                         r  pt/genblk1[0].rx/rTimeoutCnt_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     5.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.371 r  bufg_des/O
                         net (fo=2, routed)           1.482     9.854    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146     6.707 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.283    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.374 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         1.496     9.870    pt/genblk1[0].rx/clk_out1
    SLICE_X5Y80          FDRE                                         r  pt/genblk1[0].rx/rTimeoutCnt_reg[17]/C
                         clock pessimism              0.270    10.140    
                         clock uncertainty           -0.067    10.074    
    SLICE_X5Y80          FDRE (Setup_fdre_C_CE)      -0.205     9.869    pt/genblk1[0].rx/rTimeoutCnt_reg[17]
  -------------------------------------------------------------------
                         required time                          9.869    
                         arrival time                          -8.669    
  -------------------------------------------------------------------
                         slack                                  1.199    

Slack (MET) :             1.199ns  (required time - arrival time)
  Source:                 pt/genblk1[0].rx/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pt/genblk1[0].rx/rTimeoutCnt_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.504ns  (logic 0.952ns (27.169%)  route 2.552ns (72.831%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 9.870 - 5.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  bufg_des/O
                         net (fo=2, routed)           1.600     5.152    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     1.802 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     3.457    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.553 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         1.612     5.165    pt/genblk1[0].rx/clk_out1
    SLICE_X5Y81          FDRE                                         r  pt/genblk1[0].rx/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.456     5.621 r  pt/genblk1[0].rx/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.828     6.449    pt/genblk1[0].rx/SyncBaseOvf/rTimeoutCnt_reg[22]
    SLICE_X4Y80          LUT4 (Prop_lut4_I1_O)        0.124     6.573 r  pt/genblk1[0].rx/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.444     7.017    pt/genblk1[0].rx/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X4Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.141 r  pt/genblk1[0].rx/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.444     7.585    pt/genblk1[0].rx/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I5_O)        0.124     7.709 r  pt/genblk1[0].rx/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.309     8.018    pt/genblk1[0].rx/SyncBaseOvf_n_2
    SLICE_X4Y77          LUT6 (Prop_lut6_I0_O)        0.124     8.142 r  pt/genblk1[0].rx/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.528     8.669    pt/genblk1[0].rx/rTimeoutCnt[0]_i_1_n_0
    SLICE_X5Y80          FDRE                                         r  pt/genblk1[0].rx/rTimeoutCnt_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     5.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.371 r  bufg_des/O
                         net (fo=2, routed)           1.482     9.854    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146     6.707 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.283    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.374 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         1.496     9.870    pt/genblk1[0].rx/clk_out1
    SLICE_X5Y80          FDRE                                         r  pt/genblk1[0].rx/rTimeoutCnt_reg[18]/C
                         clock pessimism              0.270    10.140    
                         clock uncertainty           -0.067    10.074    
    SLICE_X5Y80          FDRE (Setup_fdre_C_CE)      -0.205     9.869    pt/genblk1[0].rx/rTimeoutCnt_reg[18]
  -------------------------------------------------------------------
                         required time                          9.869    
                         arrival time                          -8.669    
  -------------------------------------------------------------------
                         slack                                  1.199    

Slack (MET) :             1.199ns  (required time - arrival time)
  Source:                 pt/genblk1[0].rx/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pt/genblk1[0].rx/rTimeoutCnt_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.504ns  (logic 0.952ns (27.169%)  route 2.552ns (72.831%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 9.870 - 5.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  bufg_des/O
                         net (fo=2, routed)           1.600     5.152    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     1.802 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     3.457    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.553 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         1.612     5.165    pt/genblk1[0].rx/clk_out1
    SLICE_X5Y81          FDRE                                         r  pt/genblk1[0].rx/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.456     5.621 r  pt/genblk1[0].rx/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.828     6.449    pt/genblk1[0].rx/SyncBaseOvf/rTimeoutCnt_reg[22]
    SLICE_X4Y80          LUT4 (Prop_lut4_I1_O)        0.124     6.573 r  pt/genblk1[0].rx/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.444     7.017    pt/genblk1[0].rx/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X4Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.141 r  pt/genblk1[0].rx/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.444     7.585    pt/genblk1[0].rx/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I5_O)        0.124     7.709 r  pt/genblk1[0].rx/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.309     8.018    pt/genblk1[0].rx/SyncBaseOvf_n_2
    SLICE_X4Y77          LUT6 (Prop_lut6_I0_O)        0.124     8.142 r  pt/genblk1[0].rx/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.528     8.669    pt/genblk1[0].rx/rTimeoutCnt[0]_i_1_n_0
    SLICE_X5Y80          FDRE                                         r  pt/genblk1[0].rx/rTimeoutCnt_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     5.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.371 r  bufg_des/O
                         net (fo=2, routed)           1.482     9.854    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146     6.707 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.283    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.374 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         1.496     9.870    pt/genblk1[0].rx/clk_out1
    SLICE_X5Y80          FDRE                                         r  pt/genblk1[0].rx/rTimeoutCnt_reg[19]/C
                         clock pessimism              0.270    10.140    
                         clock uncertainty           -0.067    10.074    
    SLICE_X5Y80          FDRE (Setup_fdre_C_CE)      -0.205     9.869    pt/genblk1[0].rx/rTimeoutCnt_reg[19]
  -------------------------------------------------------------------
                         required time                          9.869    
                         arrival time                          -8.669    
  -------------------------------------------------------------------
                         slack                                  1.199    

Slack (MET) :             1.224ns  (required time - arrival time)
  Source:                 pt/genblk1[0].rx/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pt/genblk1[0].rx/rTimeoutCnt_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.504ns  (logic 0.952ns (27.167%)  route 2.552ns (72.833%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 9.871 - 5.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  bufg_des/O
                         net (fo=2, routed)           1.600     5.152    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     1.802 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     3.457    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.553 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         1.612     5.165    pt/genblk1[0].rx/clk_out1
    SLICE_X5Y81          FDRE                                         r  pt/genblk1[0].rx/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.456     5.621 r  pt/genblk1[0].rx/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.828     6.449    pt/genblk1[0].rx/SyncBaseOvf/rTimeoutCnt_reg[22]
    SLICE_X4Y80          LUT4 (Prop_lut4_I1_O)        0.124     6.573 r  pt/genblk1[0].rx/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.444     7.017    pt/genblk1[0].rx/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X4Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.141 r  pt/genblk1[0].rx/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.444     7.585    pt/genblk1[0].rx/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I5_O)        0.124     7.709 r  pt/genblk1[0].rx/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.309     8.018    pt/genblk1[0].rx/SyncBaseOvf_n_2
    SLICE_X4Y77          LUT6 (Prop_lut6_I0_O)        0.124     8.142 r  pt/genblk1[0].rx/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.528     8.670    pt/genblk1[0].rx/rTimeoutCnt[0]_i_1_n_0
    SLICE_X5Y81          FDRE                                         r  pt/genblk1[0].rx/rTimeoutCnt_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     5.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.371 r  bufg_des/O
                         net (fo=2, routed)           1.482     9.854    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146     6.707 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.283    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.374 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         1.497     9.871    pt/genblk1[0].rx/clk_out1
    SLICE_X5Y81          FDRE                                         r  pt/genblk1[0].rx/rTimeoutCnt_reg[20]/C
                         clock pessimism              0.294    10.165    
                         clock uncertainty           -0.067    10.099    
    SLICE_X5Y81          FDRE (Setup_fdre_C_CE)      -0.205     9.894    pt/genblk1[0].rx/rTimeoutCnt_reg[20]
  -------------------------------------------------------------------
                         required time                          9.894    
                         arrival time                          -8.670    
  -------------------------------------------------------------------
                         slack                                  1.224    

Slack (MET) :             1.224ns  (required time - arrival time)
  Source:                 pt/genblk1[0].rx/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pt/genblk1[0].rx/rTimeoutCnt_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.504ns  (logic 0.952ns (27.167%)  route 2.552ns (72.833%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 9.871 - 5.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  bufg_des/O
                         net (fo=2, routed)           1.600     5.152    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     1.802 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     3.457    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.553 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         1.612     5.165    pt/genblk1[0].rx/clk_out1
    SLICE_X5Y81          FDRE                                         r  pt/genblk1[0].rx/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.456     5.621 r  pt/genblk1[0].rx/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.828     6.449    pt/genblk1[0].rx/SyncBaseOvf/rTimeoutCnt_reg[22]
    SLICE_X4Y80          LUT4 (Prop_lut4_I1_O)        0.124     6.573 r  pt/genblk1[0].rx/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.444     7.017    pt/genblk1[0].rx/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X4Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.141 r  pt/genblk1[0].rx/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.444     7.585    pt/genblk1[0].rx/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I5_O)        0.124     7.709 r  pt/genblk1[0].rx/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.309     8.018    pt/genblk1[0].rx/SyncBaseOvf_n_2
    SLICE_X4Y77          LUT6 (Prop_lut6_I0_O)        0.124     8.142 r  pt/genblk1[0].rx/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.528     8.670    pt/genblk1[0].rx/rTimeoutCnt[0]_i_1_n_0
    SLICE_X5Y81          FDRE                                         r  pt/genblk1[0].rx/rTimeoutCnt_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     5.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.371 r  bufg_des/O
                         net (fo=2, routed)           1.482     9.854    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146     6.707 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.283    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.374 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         1.497     9.871    pt/genblk1[0].rx/clk_out1
    SLICE_X5Y81          FDRE                                         r  pt/genblk1[0].rx/rTimeoutCnt_reg[21]/C
                         clock pessimism              0.294    10.165    
                         clock uncertainty           -0.067    10.099    
    SLICE_X5Y81          FDRE (Setup_fdre_C_CE)      -0.205     9.894    pt/genblk1[0].rx/rTimeoutCnt_reg[21]
  -------------------------------------------------------------------
                         required time                          9.894    
                         arrival time                          -8.670    
  -------------------------------------------------------------------
                         slack                                  1.224    

Slack (MET) :             1.224ns  (required time - arrival time)
  Source:                 pt/genblk1[0].rx/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pt/genblk1[0].rx/rTimeoutCnt_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.504ns  (logic 0.952ns (27.167%)  route 2.552ns (72.833%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 9.871 - 5.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  bufg_des/O
                         net (fo=2, routed)           1.600     5.152    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     1.802 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     3.457    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.553 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         1.612     5.165    pt/genblk1[0].rx/clk_out1
    SLICE_X5Y81          FDRE                                         r  pt/genblk1[0].rx/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.456     5.621 r  pt/genblk1[0].rx/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.828     6.449    pt/genblk1[0].rx/SyncBaseOvf/rTimeoutCnt_reg[22]
    SLICE_X4Y80          LUT4 (Prop_lut4_I1_O)        0.124     6.573 r  pt/genblk1[0].rx/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.444     7.017    pt/genblk1[0].rx/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X4Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.141 r  pt/genblk1[0].rx/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.444     7.585    pt/genblk1[0].rx/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I5_O)        0.124     7.709 r  pt/genblk1[0].rx/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.309     8.018    pt/genblk1[0].rx/SyncBaseOvf_n_2
    SLICE_X4Y77          LUT6 (Prop_lut6_I0_O)        0.124     8.142 r  pt/genblk1[0].rx/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.528     8.670    pt/genblk1[0].rx/rTimeoutCnt[0]_i_1_n_0
    SLICE_X5Y81          FDRE                                         r  pt/genblk1[0].rx/rTimeoutCnt_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     5.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.371 r  bufg_des/O
                         net (fo=2, routed)           1.482     9.854    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146     6.707 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.283    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.374 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         1.497     9.871    pt/genblk1[0].rx/clk_out1
    SLICE_X5Y81          FDRE                                         r  pt/genblk1[0].rx/rTimeoutCnt_reg[22]/C
                         clock pessimism              0.294    10.165    
                         clock uncertainty           -0.067    10.099    
    SLICE_X5Y81          FDRE (Setup_fdre_C_CE)      -0.205     9.894    pt/genblk1[0].rx/rTimeoutCnt_reg[22]
  -------------------------------------------------------------------
                         required time                          9.894    
                         arrival time                          -8.670    
  -------------------------------------------------------------------
                         slack                                  1.224    

Slack (MET) :             1.224ns  (required time - arrival time)
  Source:                 pt/genblk1[0].rx/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pt/genblk1[0].rx/rTimeoutCnt_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.504ns  (logic 0.952ns (27.167%)  route 2.552ns (72.833%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 9.871 - 5.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  bufg_des/O
                         net (fo=2, routed)           1.600     5.152    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     1.802 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     3.457    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.553 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         1.612     5.165    pt/genblk1[0].rx/clk_out1
    SLICE_X5Y81          FDRE                                         r  pt/genblk1[0].rx/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.456     5.621 r  pt/genblk1[0].rx/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.828     6.449    pt/genblk1[0].rx/SyncBaseOvf/rTimeoutCnt_reg[22]
    SLICE_X4Y80          LUT4 (Prop_lut4_I1_O)        0.124     6.573 r  pt/genblk1[0].rx/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.444     7.017    pt/genblk1[0].rx/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X4Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.141 r  pt/genblk1[0].rx/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.444     7.585    pt/genblk1[0].rx/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I5_O)        0.124     7.709 r  pt/genblk1[0].rx/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.309     8.018    pt/genblk1[0].rx/SyncBaseOvf_n_2
    SLICE_X4Y77          LUT6 (Prop_lut6_I0_O)        0.124     8.142 r  pt/genblk1[0].rx/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.528     8.670    pt/genblk1[0].rx/rTimeoutCnt[0]_i_1_n_0
    SLICE_X5Y81          FDRE                                         r  pt/genblk1[0].rx/rTimeoutCnt_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     5.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.371 r  bufg_des/O
                         net (fo=2, routed)           1.482     9.854    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146     6.707 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.283    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.374 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         1.497     9.871    pt/genblk1[0].rx/clk_out1
    SLICE_X5Y81          FDRE                                         r  pt/genblk1[0].rx/rTimeoutCnt_reg[23]/C
                         clock pessimism              0.294    10.165    
                         clock uncertainty           -0.067    10.099    
    SLICE_X5Y81          FDRE (Setup_fdre_C_CE)      -0.205     9.894    pt/genblk1[0].rx/rTimeoutCnt_reg[23]
  -------------------------------------------------------------------
                         required time                          9.894    
                         arrival time                          -8.670    
  -------------------------------------------------------------------
                         slack                                  1.224    

Slack (MET) :             1.340ns  (required time - arrival time)
  Source:                 pt/genblk1[0].rx/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pt/genblk1[0].rx/rTimeoutCnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.363ns  (logic 0.952ns (28.306%)  route 2.411ns (71.693%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 9.870 - 5.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  bufg_des/O
                         net (fo=2, routed)           1.600     5.152    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     1.802 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     3.457    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.553 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         1.612     5.165    pt/genblk1[0].rx/clk_out1
    SLICE_X5Y81          FDRE                                         r  pt/genblk1[0].rx/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.456     5.621 r  pt/genblk1[0].rx/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.828     6.449    pt/genblk1[0].rx/SyncBaseOvf/rTimeoutCnt_reg[22]
    SLICE_X4Y80          LUT4 (Prop_lut4_I1_O)        0.124     6.573 r  pt/genblk1[0].rx/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.444     7.017    pt/genblk1[0].rx/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X4Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.141 r  pt/genblk1[0].rx/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.444     7.585    pt/genblk1[0].rx/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I5_O)        0.124     7.709 r  pt/genblk1[0].rx/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.309     8.018    pt/genblk1[0].rx/SyncBaseOvf_n_2
    SLICE_X4Y77          LUT6 (Prop_lut6_I0_O)        0.124     8.142 r  pt/genblk1[0].rx/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.387     8.529    pt/genblk1[0].rx/rTimeoutCnt[0]_i_1_n_0
    SLICE_X5Y79          FDRE                                         r  pt/genblk1[0].rx/rTimeoutCnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     5.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.371 r  bufg_des/O
                         net (fo=2, routed)           1.482     9.854    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146     6.707 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.283    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.374 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         1.496     9.870    pt/genblk1[0].rx/clk_out1
    SLICE_X5Y79          FDRE                                         r  pt/genblk1[0].rx/rTimeoutCnt_reg[12]/C
                         clock pessimism              0.270    10.140    
                         clock uncertainty           -0.067    10.074    
    SLICE_X5Y79          FDRE (Setup_fdre_C_CE)      -0.205     9.869    pt/genblk1[0].rx/rTimeoutCnt_reg[12]
  -------------------------------------------------------------------
                         required time                          9.869    
                         arrival time                          -8.529    
  -------------------------------------------------------------------
                         slack                                  1.340    

Slack (MET) :             1.340ns  (required time - arrival time)
  Source:                 pt/genblk1[0].rx/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pt/genblk1[0].rx/rTimeoutCnt_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.363ns  (logic 0.952ns (28.306%)  route 2.411ns (71.693%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 9.870 - 5.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  bufg_des/O
                         net (fo=2, routed)           1.600     5.152    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     1.802 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     3.457    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.553 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         1.612     5.165    pt/genblk1[0].rx/clk_out1
    SLICE_X5Y81          FDRE                                         r  pt/genblk1[0].rx/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.456     5.621 r  pt/genblk1[0].rx/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           0.828     6.449    pt/genblk1[0].rx/SyncBaseOvf/rTimeoutCnt_reg[22]
    SLICE_X4Y80          LUT4 (Prop_lut4_I1_O)        0.124     6.573 r  pt/genblk1[0].rx/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.444     7.017    pt/genblk1[0].rx/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X4Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.141 r  pt/genblk1[0].rx/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.444     7.585    pt/genblk1[0].rx/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I5_O)        0.124     7.709 r  pt/genblk1[0].rx/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.309     8.018    pt/genblk1[0].rx/SyncBaseOvf_n_2
    SLICE_X4Y77          LUT6 (Prop_lut6_I0_O)        0.124     8.142 r  pt/genblk1[0].rx/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.387     8.529    pt/genblk1[0].rx/rTimeoutCnt[0]_i_1_n_0
    SLICE_X5Y79          FDRE                                         r  pt/genblk1[0].rx/rTimeoutCnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     5.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.371 r  bufg_des/O
                         net (fo=2, routed)           1.482     9.854    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146     6.707 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.283    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.374 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         1.496     9.870    pt/genblk1[0].rx/clk_out1
    SLICE_X5Y79          FDRE                                         r  pt/genblk1[0].rx/rTimeoutCnt_reg[13]/C
                         clock pessimism              0.270    10.140    
                         clock uncertainty           -0.067    10.074    
    SLICE_X5Y79          FDRE (Setup_fdre_C_CE)      -0.205     9.869    pt/genblk1[0].rx/rTimeoutCnt_reg[13]
  -------------------------------------------------------------------
                         required time                          9.869    
                         arrival time                          -8.529    
  -------------------------------------------------------------------
                         slack                                  1.340    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 pt/genblk1[2].rx/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pt/genblk1[2].rx/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  bufg_des/O
                         net (fo=2, routed)           0.556     1.469    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081     0.389 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     0.890    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         0.594     1.509    pt/genblk1[2].rx/SyncBaseRst/SyncAsyncx/clk_out1
    SLICE_X3Y51          FDPE                                         r  pt/genblk1[2].rx/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDPE (Prop_fdpe_C_Q)         0.141     1.650 r  pt/genblk1[2].rx/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     1.706    pt/genblk1[2].rx/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X3Y51          FDPE                                         r  pt/genblk1[2].rx/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  bufg_des/O
                         net (fo=2, routed)           0.824     1.982    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396     0.586 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.131    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         0.864     2.025    pt/genblk1[2].rx/SyncBaseRst/SyncAsyncx/clk_out1
    SLICE_X3Y51          FDPE                                         r  pt/genblk1[2].rx/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.515     1.509    
    SLICE_X3Y51          FDPE (Hold_fdpe_C_D)         0.075     1.584    pt/genblk1[2].rx/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 pt/genblk1[1].rx/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pt/genblk1[1].rx/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  bufg_des/O
                         net (fo=2, routed)           0.556     1.469    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081     0.389 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     0.890    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         0.589     1.504    pt/genblk1[1].rx/SyncBaseRst/SyncAsyncx/clk_out1
    SLICE_X4Y61          FDPE                                         r  pt/genblk1[1].rx/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDPE (Prop_fdpe_C_Q)         0.141     1.645 r  pt/genblk1[1].rx/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065     1.711    pt/genblk1[1].rx/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X4Y61          FDPE                                         r  pt/genblk1[1].rx/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  bufg_des/O
                         net (fo=2, routed)           0.824     1.982    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396     0.586 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.131    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         0.860     2.020    pt/genblk1[1].rx/SyncBaseRst/SyncAsyncx/clk_out1
    SLICE_X4Y61          FDPE                                         r  pt/genblk1[1].rx/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X4Y61          FDPE (Hold_fdpe_C_D)         0.075     1.579    pt/genblk1[1].rx/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 pt/genblk1[0].rx/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pt/genblk1[0].rx/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  bufg_des/O
                         net (fo=2, routed)           0.556     1.469    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081     0.389 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     0.890    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         0.578     1.493    pt/genblk1[0].rx/SyncBaseRst/SyncAsyncx/clk_out1
    SLICE_X4Y74          FDPE                                         r  pt/genblk1[0].rx/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDPE (Prop_fdpe_C_Q)         0.141     1.634 r  pt/genblk1[0].rx/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065     1.700    pt/genblk1[0].rx/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X4Y74          FDPE                                         r  pt/genblk1[0].rx/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  bufg_des/O
                         net (fo=2, routed)           0.824     1.982    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396     0.586 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.131    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         0.845     2.006    pt/genblk1[0].rx/SyncBaseRst/SyncAsyncx/clk_out1
    SLICE_X4Y74          FDPE                                         r  pt/genblk1[0].rx/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.512     1.493    
    SLICE_X4Y74          FDPE (Hold_fdpe_C_D)         0.075     1.568    pt/genblk1[0].rx/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 pt/sas_idly/delaycnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pt/sas_idly/delaycnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.213ns (66.915%)  route 0.105ns (33.084%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  bufg_des/O
                         net (fo=2, routed)           0.556     1.469    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081     0.389 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     0.890    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         0.560     1.475    pt/sas_idly/clk_out1
    SLICE_X42Y59         FDCE                                         r  pt/sas_idly/delaycnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDCE (Prop_fdce_C_Q)         0.164     1.639 r  pt/sas_idly/delaycnt_reg[1]/Q
                         net (fo=5, routed)           0.105     1.745    pt/sas_idly/delaycnt_reg__0[1]
    SLICE_X43Y59         LUT5 (Prop_lut5_I2_O)        0.049     1.794 r  pt/sas_idly/delaycnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.794    pt/sas_idly/p_0_in__0[3]
    SLICE_X43Y59         FDCE                                         r  pt/sas_idly/delaycnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  bufg_des/O
                         net (fo=2, routed)           0.824     1.982    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396     0.586 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.131    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         0.830     1.990    pt/sas_idly/clk_out1
    SLICE_X43Y59         FDCE                                         r  pt/sas_idly/delaycnt_reg[3]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X43Y59         FDCE (Hold_fdce_C_D)         0.107     1.595    pt/sas_idly/delaycnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 pt/sas_idly/delaycnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pt/sas_idly/delaycnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.494%)  route 0.105ns (33.506%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  bufg_des/O
                         net (fo=2, routed)           0.556     1.469    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081     0.389 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     0.890    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         0.560     1.475    pt/sas_idly/clk_out1
    SLICE_X42Y59         FDCE                                         r  pt/sas_idly/delaycnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDCE (Prop_fdce_C_Q)         0.164     1.639 r  pt/sas_idly/delaycnt_reg[1]/Q
                         net (fo=5, routed)           0.105     1.745    pt/sas_idly/delaycnt_reg__0[1]
    SLICE_X43Y59         LUT4 (Prop_lut4_I2_O)        0.045     1.790 r  pt/sas_idly/delaycnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.790    pt/sas_idly/p_0_in__0[2]
    SLICE_X43Y59         FDCE                                         r  pt/sas_idly/delaycnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  bufg_des/O
                         net (fo=2, routed)           0.824     1.982    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396     0.586 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.131    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         0.830     1.990    pt/sas_idly/clk_out1
    SLICE_X43Y59         FDCE                                         r  pt/sas_idly/delaycnt_reg[2]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X43Y59         FDCE (Hold_fdce_C_D)         0.092     1.580    pt/sas_idly/delaycnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 pt/sas_idly/delaycnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pt/sas_idly/delaycnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.352%)  route 0.115ns (33.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  bufg_des/O
                         net (fo=2, routed)           0.556     1.469    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081     0.389 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     0.890    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         0.560     1.475    pt/sas_idly/clk_out1
    SLICE_X43Y59         FDCE                                         r  pt/sas_idly/delaycnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDCE (Prop_fdce_C_Q)         0.128     1.603 r  pt/sas_idly/delaycnt_reg[3]/Q
                         net (fo=3, routed)           0.115     1.718    pt/sas_idly/delaycnt_reg__0[3]
    SLICE_X43Y59         LUT6 (Prop_lut6_I3_O)        0.098     1.816 r  pt/sas_idly/delaycnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.816    pt/sas_idly/p_0_in__0[4]
    SLICE_X43Y59         FDCE                                         r  pt/sas_idly/delaycnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  bufg_des/O
                         net (fo=2, routed)           0.824     1.982    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396     0.586 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.131    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         0.830     1.990    pt/sas_idly/clk_out1
    SLICE_X43Y59         FDCE                                         r  pt/sas_idly/delaycnt_reg[4]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X43Y59         FDCE (Hold_fdce_C_D)         0.092     1.567    pt/sas_idly/delaycnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 pt/sas_ref/delaycnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pt/sas_ref/delaycnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.226ns (66.090%)  route 0.116ns (33.910%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  bufg_des/O
                         net (fo=2, routed)           0.556     1.469    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081     0.389 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     0.890    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         0.559     1.474    pt/sas_ref/clk_out1
    SLICE_X37Y60         FDCE                                         r  pt/sas_ref/delaycnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDCE (Prop_fdce_C_Q)         0.128     1.602 r  pt/sas_ref/delaycnt_reg[3]/Q
                         net (fo=3, routed)           0.116     1.718    pt/sas_ref/delaycnt_reg__0[3]
    SLICE_X37Y60         LUT6 (Prop_lut6_I3_O)        0.098     1.816 r  pt/sas_ref/delaycnt[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.816    pt/sas_ref/p_0_in__1[4]
    SLICE_X37Y60         FDCE                                         r  pt/sas_ref/delaycnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  bufg_des/O
                         net (fo=2, routed)           0.824     1.982    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396     0.586 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.131    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         0.827     1.988    pt/sas_ref/clk_out1
    SLICE_X37Y60         FDCE                                         r  pt/sas_ref/delaycnt_reg[4]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X37Y60         FDCE (Hold_fdce_C_D)         0.092     1.566    pt/sas_ref/delaycnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 pt/ledcnt1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pt/ledcnt1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  bufg_des/O
                         net (fo=2, routed)           0.556     1.469    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081     0.389 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     0.890    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         0.562     1.477    pt/clk
    SLICE_X37Y52         FDRE                                         r  pt/ledcnt1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  pt/ledcnt1_reg[3]/Q
                         net (fo=1, routed)           0.108     1.727    pt/ledcnt1_reg_n_0_[3]
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  pt/ledcnt1_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.835    pt/ledcnt1_reg[0]_i_1_n_4
    SLICE_X37Y52         FDRE                                         r  pt/ledcnt1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  bufg_des/O
                         net (fo=2, routed)           0.824     1.982    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396     0.586 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.131    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         0.830     1.991    pt/clk
    SLICE_X37Y52         FDRE                                         r  pt/ledcnt1_reg[3]/C
                         clock pessimism             -0.513     1.477    
    SLICE_X37Y52         FDRE (Hold_fdre_C_D)         0.105     1.582    pt/ledcnt1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 pt/ledcnt1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pt/ledcnt1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  bufg_des/O
                         net (fo=2, routed)           0.556     1.469    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081     0.389 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     0.890    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         0.561     1.476    pt/clk
    SLICE_X37Y54         FDRE                                         r  pt/ledcnt1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y54         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  pt/ledcnt1_reg[11]/Q
                         net (fo=1, routed)           0.108     1.726    pt/ledcnt1_reg_n_0_[11]
    SLICE_X37Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  pt/ledcnt1_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    pt/ledcnt1_reg[8]_i_1_n_4
    SLICE_X37Y54         FDRE                                         r  pt/ledcnt1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  bufg_des/O
                         net (fo=2, routed)           0.824     1.982    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396     0.586 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.131    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         0.829     1.990    pt/clk
    SLICE_X37Y54         FDRE                                         r  pt/ledcnt1_reg[11]/C
                         clock pessimism             -0.513     1.476    
    SLICE_X37Y54         FDRE (Hold_fdre_C_D)         0.105     1.581    pt/ledcnt1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 pt/ledcnt1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pt/ledcnt1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  bufg_des/O
                         net (fo=2, routed)           0.556     1.469    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081     0.389 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     0.890    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         0.561     1.476    pt/clk
    SLICE_X37Y53         FDRE                                         r  pt/ledcnt1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  pt/ledcnt1_reg[7]/Q
                         net (fo=1, routed)           0.108     1.726    pt/ledcnt1_reg_n_0_[7]
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  pt/ledcnt1_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    pt/ledcnt1_reg[4]_i_1_n_4
    SLICE_X37Y53         FDRE                                         r  pt/ledcnt1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.158 r  bufg_des/O
                         net (fo=2, routed)           0.824     1.982    pt/clocking/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396     0.586 r  pt/clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.131    pt/clocking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  pt/clocking/inst/clkout1_buf/O
                         net (fo=121, routed)         0.829     1.990    pt/clk
    SLICE_X37Y53         FDRE                                         r  pt/ledcnt1_reg[7]/C
                         clock pessimism             -0.513     1.476    
    SLICE_X37Y53         FDRE (Hold_fdre_C_D)         0.105     1.581    pt/ledcnt1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { pt/clocking/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y1  pt/idc/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0    pt/clocking/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y0   pt/clocking/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X4Y77      pt/genblk1[0].rx/SyncBaseOvf/iIn_q_reg/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X4Y74      pt/genblk1[0].rx/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X4Y74      pt/genblk1[0].rx/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X5Y76      pt/genblk1[0].rx/rTimeoutCnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X5Y78      pt/genblk1[0].rx/rTimeoutCnt_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X5Y78      pt/genblk1[0].rx/rTimeoutCnt_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X5Y79      pt/genblk1[0].rx/rTimeoutCnt_reg[12]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  pt/idc/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0   pt/clocking/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X38Y51     pt/led_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y52     pt/ledcnt1_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y52     pt/ledcnt1_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y52     pt/ledcnt1_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y52     pt/ledcnt1_reg[3]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X4Y77      pt/genblk1[0].rx/SyncBaseOvf/iIn_q_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X5Y76      pt/genblk1[0].rx/rTimeoutCnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X5Y78      pt/genblk1[0].rx/rTimeoutCnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X5Y78      pt/genblk1[0].rx/rTimeoutCnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X5Y79      pt/genblk1[0].rx/rTimeoutCnt_reg[12]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X4Y77      pt/genblk1[0].rx/SyncBaseOvf/iIn_q_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X5Y78      pt/genblk1[0].rx/rTimeoutCnt_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X5Y78      pt/genblk1[0].rx/rTimeoutCnt_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X5Y80      pt/genblk1[0].rx/rTimeoutCnt_reg[16]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X5Y80      pt/genblk1[0].rx/rTimeoutCnt_reg[17]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X5Y80      pt/genblk1[0].rx/rTimeoutCnt_reg[18]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X5Y80      pt/genblk1[0].rx/rTimeoutCnt_reg[19]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X5Y81      pt/genblk1[0].rx/rTimeoutCnt_reg[20]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X5Y81      pt/genblk1[0].rx/rTimeoutCnt_reg[21]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X5Y81      pt/genblk1[0].rx/rTimeoutCnt_reg[22]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pt/clocking/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   pt/clocking/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  pt/clocking/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  pt/clocking/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  pt/clocking/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  pt/clocking/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       18.661ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.661ns  (required time - arrival time)
  Source:                 et/i_add_preamble/data_enable_out_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/eth_tx_en_reg/D
                            (falling edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (eth_tx_clk fall@20.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        1.294ns  (logic 0.642ns (49.600%)  route 0.652ns (50.400%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 24.877 - 20.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.629     5.176    et/i_add_preamble/eth_tx_clk_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  et/i_add_preamble/data_enable_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     5.694 r  et/i_add_preamble/data_enable_out_reg/Q
                         net (fo=2, routed)           0.652     6.346    et/i_add_preamble/fully_framed_valid
    SLICE_X5Y19          LUT2 (Prop_lut2_I0_O)        0.124     6.470 r  et/i_add_preamble/eth_tx_en_i_1/O
                         net (fo=1, routed)           0.000     6.470    et/eth_tx_en0
    SLICE_X5Y19          FDRE                                         r  et/eth_tx_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk fall edge)
                                                     20.000    20.000 f  
    H16                                               0.000    20.000 f  eth_tx_clk (IN)
                         net (fo=0)                   0.000    20.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    21.408 f  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.367 f  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.509    24.877    et/eth_tx_clk_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  et/eth_tx_en_reg/C  (IS_INVERTED)
                         clock pessimism              0.258    25.135    
                         clock uncertainty           -0.035    25.099    
    SLICE_X5Y19          FDRE (Setup_fdre_C_D)        0.032    25.131    et/eth_tx_en_reg
  -------------------------------------------------------------------
                         required time                         25.131    
                         arrival time                          -6.470    
  -------------------------------------------------------------------
                         slack                                 18.661    

Slack (MET) :             18.900ns  (required time - arrival time)
  Source:                 et/i_add_preamble/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/eth_tx_d_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (eth_tx_clk fall@20.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.478ns (59.305%)  route 0.328ns (40.695%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 24.880 - 20.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.629     5.176    et/i_add_preamble/eth_tx_clk_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  et/i_add_preamble/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.478     5.654 r  et/i_add_preamble/data_out_reg[2]/Q
                         net (fo=1, routed)           0.328     5.982    et/i_add_preamble_n_1
    SLICE_X0Y18          FDRE                                         r  et/eth_tx_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk fall edge)
                                                     20.000    20.000 f  
    H16                                               0.000    20.000 f  eth_tx_clk (IN)
                         net (fo=0)                   0.000    20.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    21.408 f  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.367 f  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.512    24.880    et/eth_tx_clk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  et/eth_tx_d_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.272    25.152    
                         clock uncertainty           -0.035    25.116    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)       -0.235    24.881    et/eth_tx_d_reg[2]
  -------------------------------------------------------------------
                         required time                         24.881    
                         arrival time                          -5.982    
  -------------------------------------------------------------------
                         slack                                 18.900    

Slack (MET) :             18.907ns  (required time - arrival time)
  Source:                 et/i_add_preamble/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/eth_tx_d_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (eth_tx_clk fall@20.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.478ns (59.203%)  route 0.329ns (40.797%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 24.880 - 20.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.629     5.176    et/i_add_preamble/eth_tx_clk_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  et/i_add_preamble/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.478     5.654 r  et/i_add_preamble/data_out_reg[3]/Q
                         net (fo=1, routed)           0.329     5.983    et/i_add_preamble_n_0
    SLICE_X0Y18          FDRE                                         r  et/eth_tx_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk fall edge)
                                                     20.000    20.000 f  
    H16                                               0.000    20.000 f  eth_tx_clk (IN)
                         net (fo=0)                   0.000    20.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    21.408 f  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.367 f  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.512    24.880    et/eth_tx_clk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  et/eth_tx_d_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.272    25.152    
                         clock uncertainty           -0.035    25.116    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)       -0.226    24.890    et/eth_tx_d_reg[3]
  -------------------------------------------------------------------
                         required time                         24.890    
                         arrival time                          -5.983    
  -------------------------------------------------------------------
                         slack                                 18.907    

Slack (MET) :             19.022ns  (required time - arrival time)
  Source:                 et/i_add_preamble/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/eth_tx_d_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (eth_tx_clk fall@20.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.518ns (61.593%)  route 0.323ns (38.407%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 24.880 - 20.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.629     5.176    et/i_add_preamble/eth_tx_clk_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  et/i_add_preamble/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     5.694 r  et/i_add_preamble/data_out_reg[1]/Q
                         net (fo=1, routed)           0.323     6.017    et/i_add_preamble_n_2
    SLICE_X0Y18          FDRE                                         r  et/eth_tx_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk fall edge)
                                                     20.000    20.000 f  
    H16                                               0.000    20.000 f  eth_tx_clk (IN)
                         net (fo=0)                   0.000    20.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    21.408 f  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.367 f  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.512    24.880    et/eth_tx_clk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  et/eth_tx_d_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.272    25.152    
                         clock uncertainty           -0.035    25.116    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)       -0.078    25.038    et/eth_tx_d_reg[1]
  -------------------------------------------------------------------
                         required time                         25.038    
                         arrival time                          -6.017    
  -------------------------------------------------------------------
                         slack                                 19.022    

Slack (MET) :             19.030ns  (required time - arrival time)
  Source:                 et/i_add_preamble/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/eth_tx_d_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (eth_tx_clk fall@20.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.518ns (61.167%)  route 0.329ns (38.833%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 24.880 - 20.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.629     5.176    et/i_add_preamble/eth_tx_clk_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  et/i_add_preamble/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     5.694 r  et/i_add_preamble/data_out_reg[0]/Q
                         net (fo=1, routed)           0.329     6.022    et/i_add_preamble_n_3
    SLICE_X0Y18          FDRE                                         r  et/eth_tx_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk fall edge)
                                                     20.000    20.000 f  
    H16                                               0.000    20.000 f  eth_tx_clk (IN)
                         net (fo=0)                   0.000    20.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    21.408 f  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.367 f  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.512    24.880    et/eth_tx_clk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  et/eth_tx_d_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.272    25.152    
                         clock uncertainty           -0.035    25.116    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)       -0.064    25.052    et/eth_tx_d_reg[0]
  -------------------------------------------------------------------
                         required time                         25.052    
                         arrival time                          -6.022    
  -------------------------------------------------------------------
                         slack                                 19.030    

Slack (MET) :             34.664ns  (required time - arrival time)
  Source:                 et/data/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/data/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        4.846ns  (logic 1.060ns (21.874%)  route 3.786ns (78.126%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 44.888 - 40.000 ) 
    Source Clock Delay      (SCD):    5.186ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.639     5.186    et/data/eth_tx_clk_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  et/data/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.456     5.642 r  et/data/counter_reg[2]/Q
                         net (fo=19, routed)          1.098     6.740    et/data/counter_reg_n_0_[2]
    SLICE_X4Y8           LUT4 (Prop_lut4_I2_O)        0.153     6.893 f  et/data/counter[15]_i_9/O
                         net (fo=1, routed)           0.944     7.837    et/data/counter[15]_i_9_n_0
    SLICE_X4Y9           LUT6 (Prop_lut6_I3_O)        0.327     8.164 r  et/data/counter[15]_i_2/O
                         net (fo=17, routed)          0.831     8.994    et/data/counter[15]_i_2_n_0
    SLICE_X2Y9           LUT6 (Prop_lut6_I5_O)        0.124     9.118 r  et/data/counter[15]_i_1/O
                         net (fo=15, routed)          0.913    10.032    et/data/counter[15]_i_1_n_0
    SLICE_X3Y10          FDRE                                         r  et/data/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.367 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.520    44.888    et/data/eth_tx_clk_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  et/data/counter_reg[13]/C
                         clock pessimism              0.272    45.160    
                         clock uncertainty           -0.035    45.124    
    SLICE_X3Y10          FDRE (Setup_fdre_C_R)       -0.429    44.695    et/data/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         44.695    
                         arrival time                         -10.032    
  -------------------------------------------------------------------
                         slack                                 34.664    

Slack (MET) :             34.664ns  (required time - arrival time)
  Source:                 et/data/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/data/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        4.846ns  (logic 1.060ns (21.874%)  route 3.786ns (78.126%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 44.888 - 40.000 ) 
    Source Clock Delay      (SCD):    5.186ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.639     5.186    et/data/eth_tx_clk_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  et/data/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.456     5.642 r  et/data/counter_reg[2]/Q
                         net (fo=19, routed)          1.098     6.740    et/data/counter_reg_n_0_[2]
    SLICE_X4Y8           LUT4 (Prop_lut4_I2_O)        0.153     6.893 f  et/data/counter[15]_i_9/O
                         net (fo=1, routed)           0.944     7.837    et/data/counter[15]_i_9_n_0
    SLICE_X4Y9           LUT6 (Prop_lut6_I3_O)        0.327     8.164 r  et/data/counter[15]_i_2/O
                         net (fo=17, routed)          0.831     8.994    et/data/counter[15]_i_2_n_0
    SLICE_X2Y9           LUT6 (Prop_lut6_I5_O)        0.124     9.118 r  et/data/counter[15]_i_1/O
                         net (fo=15, routed)          0.913    10.032    et/data/counter[15]_i_1_n_0
    SLICE_X3Y10          FDRE                                         r  et/data/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.367 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.520    44.888    et/data/eth_tx_clk_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  et/data/counter_reg[14]/C
                         clock pessimism              0.272    45.160    
                         clock uncertainty           -0.035    45.124    
    SLICE_X3Y10          FDRE (Setup_fdre_C_R)       -0.429    44.695    et/data/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         44.695    
                         arrival time                         -10.032    
  -------------------------------------------------------------------
                         slack                                 34.664    

Slack (MET) :             34.664ns  (required time - arrival time)
  Source:                 et/data/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/data/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        4.846ns  (logic 1.060ns (21.874%)  route 3.786ns (78.126%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 44.888 - 40.000 ) 
    Source Clock Delay      (SCD):    5.186ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.639     5.186    et/data/eth_tx_clk_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  et/data/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.456     5.642 r  et/data/counter_reg[2]/Q
                         net (fo=19, routed)          1.098     6.740    et/data/counter_reg_n_0_[2]
    SLICE_X4Y8           LUT4 (Prop_lut4_I2_O)        0.153     6.893 f  et/data/counter[15]_i_9/O
                         net (fo=1, routed)           0.944     7.837    et/data/counter[15]_i_9_n_0
    SLICE_X4Y9           LUT6 (Prop_lut6_I3_O)        0.327     8.164 r  et/data/counter[15]_i_2/O
                         net (fo=17, routed)          0.831     8.994    et/data/counter[15]_i_2_n_0
    SLICE_X2Y9           LUT6 (Prop_lut6_I5_O)        0.124     9.118 r  et/data/counter[15]_i_1/O
                         net (fo=15, routed)          0.913    10.032    et/data/counter[15]_i_1_n_0
    SLICE_X3Y10          FDRE                                         r  et/data/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.367 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.520    44.888    et/data/eth_tx_clk_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  et/data/counter_reg[15]/C
                         clock pessimism              0.272    45.160    
                         clock uncertainty           -0.035    45.124    
    SLICE_X3Y10          FDRE (Setup_fdre_C_R)       -0.429    44.695    et/data/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         44.695    
                         arrival time                         -10.032    
  -------------------------------------------------------------------
                         slack                                 34.664    

Slack (MET) :             34.802ns  (required time - arrival time)
  Source:                 et/data/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/data/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        4.708ns  (logic 1.060ns (22.517%)  route 3.648ns (77.483%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 44.888 - 40.000 ) 
    Source Clock Delay      (SCD):    5.186ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.639     5.186    et/data/eth_tx_clk_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  et/data/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.456     5.642 r  et/data/counter_reg[2]/Q
                         net (fo=19, routed)          1.098     6.740    et/data/counter_reg_n_0_[2]
    SLICE_X4Y8           LUT4 (Prop_lut4_I2_O)        0.153     6.893 f  et/data/counter[15]_i_9/O
                         net (fo=1, routed)           0.944     7.837    et/data/counter[15]_i_9_n_0
    SLICE_X4Y9           LUT6 (Prop_lut6_I3_O)        0.327     8.164 r  et/data/counter[15]_i_2/O
                         net (fo=17, routed)          0.831     8.994    et/data/counter[15]_i_2_n_0
    SLICE_X2Y9           LUT6 (Prop_lut6_I5_O)        0.124     9.118 r  et/data/counter[15]_i_1/O
                         net (fo=15, routed)          0.775     9.893    et/data/counter[15]_i_1_n_0
    SLICE_X3Y9           FDRE                                         r  et/data/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.367 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.520    44.888    et/data/eth_tx_clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  et/data/counter_reg[10]/C
                         clock pessimism              0.272    45.160    
                         clock uncertainty           -0.035    45.124    
    SLICE_X3Y9           FDRE (Setup_fdre_C_R)       -0.429    44.695    et/data/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         44.695    
                         arrival time                          -9.893    
  -------------------------------------------------------------------
                         slack                                 34.802    

Slack (MET) :             34.802ns  (required time - arrival time)
  Source:                 et/data/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/data/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        4.708ns  (logic 1.060ns (22.517%)  route 3.648ns (77.483%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 44.888 - 40.000 ) 
    Source Clock Delay      (SCD):    5.186ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.639     5.186    et/data/eth_tx_clk_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  et/data/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.456     5.642 r  et/data/counter_reg[2]/Q
                         net (fo=19, routed)          1.098     6.740    et/data/counter_reg_n_0_[2]
    SLICE_X4Y8           LUT4 (Prop_lut4_I2_O)        0.153     6.893 f  et/data/counter[15]_i_9/O
                         net (fo=1, routed)           0.944     7.837    et/data/counter[15]_i_9_n_0
    SLICE_X4Y9           LUT6 (Prop_lut6_I3_O)        0.327     8.164 r  et/data/counter[15]_i_2/O
                         net (fo=17, routed)          0.831     8.994    et/data/counter[15]_i_2_n_0
    SLICE_X2Y9           LUT6 (Prop_lut6_I5_O)        0.124     9.118 r  et/data/counter[15]_i_1/O
                         net (fo=15, routed)          0.775     9.893    et/data/counter[15]_i_1_n_0
    SLICE_X3Y9           FDRE                                         r  et/data/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.367 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.520    44.888    et/data/eth_tx_clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  et/data/counter_reg[11]/C
                         clock pessimism              0.272    45.160    
                         clock uncertainty           -0.035    45.124    
    SLICE_X3Y9           FDRE (Setup_fdre_C_R)       -0.429    44.695    et/data/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         44.695    
                         arrival time                          -9.893    
  -------------------------------------------------------------------
                         slack                                 34.802    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 be2e/af/raddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            be2e/af/rwram/ram_reg_0_1/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.628%)  route 0.212ns (56.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.564     1.470    be2e/af/eth_tx_clk_IBUF_BUFG
    SLICE_X10Y13         FDRE                                         r  be2e/af/raddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  be2e/af/raddr_reg[5]/Q
                         net (fo=10, routed)          0.212     1.846    be2e/af/rwram/raddr_reg[5]
    RAMB36_X0Y2          RAMB36E1                                     r  be2e/af/rwram/ram_reg_0_1/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.878     2.030    be2e/af/rwram/eth_tx_clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  be2e/af/rwram/ram_reg_0_1/CLKBWRCLK
                         clock pessimism             -0.479     1.551    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.734    be2e/af/rwram/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 be2e/af/raddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            be2e/af/rwram/ram_reg_0_1/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.715%)  route 0.249ns (60.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.564     1.470    be2e/af/eth_tx_clk_IBUF_BUFG
    SLICE_X10Y13         FDRE                                         r  be2e/af/raddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  be2e/af/raddr_reg[6]/Q
                         net (fo=10, routed)          0.249     1.883    be2e/af/rwram/raddr_reg[6]
    RAMB36_X0Y2          RAMB36E1                                     r  be2e/af/rwram/ram_reg_0_1/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.878     2.030    be2e/af/rwram/eth_tx_clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  be2e/af/rwram/ram_reg_0_1/CLKBWRCLK
                         clock pessimism             -0.479     1.551    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.734    be2e/af/rwram/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 be2e/af/raddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            be2e/af/rwram/ram_reg_0_1/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.489%)  route 0.251ns (60.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.565     1.471    be2e/af/eth_tx_clk_IBUF_BUFG
    SLICE_X10Y12         FDRE                                         r  be2e/af/raddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y12         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  be2e/af/raddr_reg[0]/Q
                         net (fo=10, routed)          0.251     1.887    be2e/af/rwram/raddr_reg[0]
    RAMB36_X0Y2          RAMB36E1                                     r  be2e/af/rwram/ram_reg_0_1/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.878     2.030    be2e/af/rwram/eth_tx_clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  be2e/af/rwram/ram_reg_0_1/CLKBWRCLK
                         clock pessimism             -0.479     1.551    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183     1.734    be2e/af/rwram/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 be2e/af/raddr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            be2e/af/rwram/ram_reg_0_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.291%)  route 0.253ns (60.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.564     1.470    be2e/af/eth_tx_clk_IBUF_BUFG
    SLICE_X10Y14         FDRE                                         r  be2e/af/raddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y14         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  be2e/af/raddr_reg[9]/Q
                         net (fo=10, routed)          0.253     1.888    be2e/af/rwram/raddr_reg[9]
    RAMB36_X0Y2          RAMB36E1                                     r  be2e/af/rwram/ram_reg_0_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.878     2.030    be2e/af/rwram/eth_tx_clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  be2e/af/rwram/ram_reg_0_1/CLKBWRCLK
                         clock pessimism             -0.479     1.551    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.734    be2e/af/rwram/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 et/i_add_preamble/delay_data_enable_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/i_add_preamble/data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.357%)  route 0.109ns (36.643%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.590     1.496    et/i_add_preamble/eth_tx_clk_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  et/i_add_preamble/delay_data_enable_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  et/i_add_preamble/delay_data_enable_reg[15]/Q
                         net (fo=5, routed)           0.109     1.747    et/i_add_preamble/p_0_in
    SLICE_X2Y18          LUT3 (Prop_lut3_I1_O)        0.048     1.795 r  et/i_add_preamble/data_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.795    et/i_add_preamble/data_out[3]_i_1_n_0
    SLICE_X2Y18          FDRE                                         r  et/i_add_preamble/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.859     2.011    et/i_add_preamble/eth_tx_clk_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  et/i_add_preamble/data_out_reg[3]/C
                         clock pessimism             -0.501     1.509    
    SLICE_X2Y18          FDRE (Hold_fdre_C_D)         0.131     1.640    et/i_add_preamble/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 be2e/af/raddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            be2e/af/rwram/ram_reg_0_1/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.142%)  route 0.255ns (60.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.565     1.471    be2e/af/eth_tx_clk_IBUF_BUFG
    SLICE_X10Y12         FDRE                                         r  be2e/af/raddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y12         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  be2e/af/raddr_reg[3]/Q
                         net (fo=10, routed)          0.255     1.890    be2e/af/rwram/raddr_reg[3]
    RAMB36_X0Y2          RAMB36E1                                     r  be2e/af/rwram/ram_reg_0_1/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.878     2.030    be2e/af/rwram/eth_tx_clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  be2e/af/rwram/ram_reg_0_1/CLKBWRCLK
                         clock pessimism             -0.479     1.551    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     1.734    be2e/af/rwram/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 et/i_add_preamble/delay_data_enable_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/i_add_preamble/data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.189ns (62.518%)  route 0.113ns (37.482%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.590     1.496    et/i_add_preamble/eth_tx_clk_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  et/i_add_preamble/delay_data_enable_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  et/i_add_preamble/delay_data_enable_reg[15]/Q
                         net (fo=5, routed)           0.113     1.751    et/i_add_preamble/p_0_in
    SLICE_X2Y18          LUT4 (Prop_lut4_I1_O)        0.048     1.799 r  et/i_add_preamble/data_out[2]_i_1/O
                         net (fo=1, routed)           0.000     1.799    et/i_add_preamble/data_out[2]_i_1_n_0
    SLICE_X2Y18          FDRE                                         r  et/i_add_preamble/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.859     2.011    et/i_add_preamble/eth_tx_clk_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  et/i_add_preamble/data_out_reg[2]/C
                         clock pessimism             -0.501     1.509    
    SLICE_X2Y18          FDRE (Hold_fdre_C_D)         0.131     1.640    et/i_add_preamble/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 be2e/af/raddr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            be2e/af/rwram/ram_reg_0_5/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.166%)  route 0.255ns (60.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.564     1.470    be2e/af/eth_tx_clk_IBUF_BUFG
    SLICE_X10Y14         FDRE                                         r  be2e/af/raddr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y14         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  be2e/af/raddr_reg[11]/Q
                         net (fo=10, routed)          0.255     1.889    be2e/af/rwram/raddr_reg[11]
    RAMB36_X0Y3          RAMB36E1                                     r  be2e/af/rwram/ram_reg_0_5/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.873     2.025    be2e/af/rwram/eth_tx_clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  be2e/af/rwram/ram_reg_0_5/CLKBWRCLK
                         clock pessimism             -0.479     1.546    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.729    be2e/af/rwram/ram_reg_0_5
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 et/i_add_preamble/delay_data_enable_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/i_add_preamble/data_enable_out_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.590     1.496    et/i_add_preamble/eth_tx_clk_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  et/i_add_preamble/delay_data_enable_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  et/i_add_preamble/delay_data_enable_reg[15]/Q
                         net (fo=5, routed)           0.109     1.747    et/i_add_preamble/p_0_in
    SLICE_X2Y18          LUT3 (Prop_lut3_I2_O)        0.045     1.792 r  et/i_add_preamble/data_enable_out_i_1/O
                         net (fo=1, routed)           0.000     1.792    et/i_add_preamble/data_enable_out_i_1_n_0
    SLICE_X2Y18          FDRE                                         r  et/i_add_preamble/data_enable_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.859     2.011    et/i_add_preamble/eth_tx_clk_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  et/i_add_preamble/data_enable_out_reg/C
                         clock pessimism             -0.501     1.509    
    SLICE_X2Y18          FDRE (Hold_fdre_C_D)         0.120     1.629    et/i_add_preamble/data_enable_out_reg
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 et/i_add_preamble/delay_data_enable_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/i_add_preamble/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.143%)  route 0.113ns (37.857%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.590     1.496    et/i_add_preamble/eth_tx_clk_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  et/i_add_preamble/delay_data_enable_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  et/i_add_preamble/delay_data_enable_reg[15]/Q
                         net (fo=5, routed)           0.113     1.751    et/i_add_preamble/p_0_in
    SLICE_X2Y18          LUT4 (Prop_lut4_I1_O)        0.045     1.796 r  et/i_add_preamble/data_out[0]_i_1/O
                         net (fo=1, routed)           0.000     1.796    et/i_add_preamble/data_out[0]_i_1_n_0
    SLICE_X2Y18          FDRE                                         r  et/i_add_preamble/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.859     2.011    et/i_add_preamble/eth_tx_clk_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  et/i_add_preamble/data_out_reg[0]/C
                         clock pessimism             -0.501     1.509    
    SLICE_X2Y18          FDRE (Hold_fdre_C_D)         0.121     1.630    et/i_add_preamble/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_tx_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y2     be2e/af/rwram/ram_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y2     be2e/af/rwram/ram_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y0     be2e/af/rwram/ram_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y5     be2e/af/rwram/ram_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y1     be2e/af/rwram/ram_reg_0_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y3     be2e/af/rwram/ram_reg_0_5/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y5     be2e/af/rwram/ram_reg_0_6/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y4     be2e/af/rwram/ram_reg_0_7/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  eth_tx_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y16     be2e/af/filled_r_reg/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y17     et/i_add_preamble/delay_data_enable_reg[13]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y10    be2e/rnibble_valid_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y17     et/i_add_preamble/delay_data_enable_reg[13]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y16     et/i_add_preamble/delay_data_reg[56]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y16     et/i_add_preamble/delay_data_reg[57]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y16     et/i_add_preamble/delay_data_reg[58]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y16     et/i_add_preamble/delay_data_reg[59]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y9      be2e/rnibble_reg[1][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y9      be2e/rnibble_reg[1][1]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y9      be2e/rnibble_reg[1][2]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y16     et/i_add_preamble/delay_data_reg[56]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y16     et/i_add_preamble/delay_data_reg[57]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y16     et/i_add_preamble/delay_data_reg[58]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y16     et/i_add_preamble/delay_data_reg[59]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y9      be2e/rnibble_reg[1][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y9      be2e/rnibble_reg[1][1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y9      be2e/rnibble_reg[1][2]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y9      be2e/rnibble_reg[1][3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y17     et/i_add_preamble/delay_data_enable_reg[13]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y10    be2e/rnibble_valid_reg[1]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pt/clocking_ser/inst/clk_in1
  To Clock:  pt/clocking_ser/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pt/clocking_ser/inst/clk_in1
Waveform(ns):       { 0.000 7.143 }
Period(ns):         14.286
Sources:            { pt/clocking_ser/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         14.286      13.037     MMCME2_ADV_X0Y0  pt/clocking_ser/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       14.286      85.714     MMCME2_ADV_X0Y0  pt/clocking_ser/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         7.143       4.143      MMCME2_ADV_X0Y0  pt/clocking_ser/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         7.143       4.143      MMCME2_ADV_X0Y0  pt/clocking_ser/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         7.143       4.143      MMCME2_ADV_X0Y0  pt/clocking_ser/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         7.143       4.143      MMCME2_ADV_X0Y0  pt/clocking_ser/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk5x_ser_nb
  To Clock:  clk5x_ser_nb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk5x_ser_nb
Waveform(ns):       { 0.000 1.429 }
Period(ns):         2.857
Sources:            { pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.857       1.190      OLOGIC_X0Y8      pt/tx[0]/masterdese/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.857       1.190      OLOGIC_X0Y7      pt/tx[0]/slavedese/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.857       1.190      OLOGIC_X0Y10     pt/tx[1]/masterdese/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.857       1.190      OLOGIC_X0Y9      pt/tx[1]/slavedese/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.857       1.190      OLOGIC_X0Y6      pt/tx[2]/masterdese/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.857       1.190      OLOGIC_X0Y5      pt/tx[2]/slavedese/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.857       1.190      OLOGIC_X0Y4      pt/tx[3]/masterdese/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.857       1.190      OLOGIC_X0Y3      pt/tx[3]/slavedese/CLK
Min Period  n/a     BUFIO/I             n/a            1.666         2.857       1.192      BUFIO_X0Y1       pt/bufio_ser/I
Min Period  n/a     BUFR/I              n/a            1.666         2.857       1.192      BUFR_X0Y1        pt/bufr_ser/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.857       210.503    MMCME2_ADV_X0Y0  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk1x_ser
  To Clock:  clk1x_ser

Setup :            0  Failing Endpoints,  Worst Slack       10.080ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.214ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.080ns  (required time - arrival time)
  Source:                 pt/cdc_fifo2/rrst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo2/raddr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_ser rise@14.286ns - clk1x_ser rise@0.000ns)
  Data Path Delay:        4.094ns  (logic 1.313ns (32.070%)  route 2.781ns (67.930%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.958ns = ( 15.244 - 14.286 ) 
    Source Clock Delay      (SCD):    1.037ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.576     1.576    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.760 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -0.735    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     0.247 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.790     1.037    pt/cdc_fifo2/CLK
    SLICE_X9Y29          FDRE                                         r  pt/cdc_fifo2/rrst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.419     1.456 f  pt/cdc_fifo2/rrst_reg[0]/Q
                         net (fo=8, routed)           0.895     2.351    pt/cdc_fifo2/rrst_reg_n_0_[0]
    SLICE_X8Y29          LUT3 (Prop_lut3_I2_O)        0.318     2.669 f  pt/cdc_fifo2/raddr_gray[5]_i_2__0/O
                         net (fo=7, routed)           0.464     3.133    pt/cdc_fifo2/raddr_gray[5]_i_2__0_n_0
    SLICE_X10Y29         LUT6 (Prop_lut6_I2_O)        0.328     3.461 r  pt/cdc_fifo2/raddr_gray[5]_i_3__0/O
                         net (fo=5, routed)           0.639     4.100    pt/cdc_fifo2/raddr_gray[5]_i_3__0_n_0
    SLICE_X8Y30          LUT3 (Prop_lut3_I1_O)        0.124     4.224 r  pt/cdc_fifo2/raddr[5]_i_2__0/O
                         net (fo=1, routed)           0.593     4.817    pt/cdc_fifo2/bin[5]
    SLICE_X8Y29          LUT5 (Prop_lut5_I4_O)        0.124     4.941 r  pt/cdc_fifo2/raddr[5]_i_1__0/O
                         net (fo=1, routed)           0.190     5.131    pt/cdc_fifo2/p_0_in__9[5]
    SLICE_X9Y29          FDRE                                         r  pt/cdc_fifo2/raddr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                     14.286    14.286 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.286 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.458    15.744    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    12.611 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    13.571    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    14.489 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.755    15.244    pt/cdc_fifo2/CLK
    SLICE_X9Y29          FDRE                                         r  pt/cdc_fifo2/raddr_reg[5]/C
                         clock pessimism              0.079    15.323    
                         clock uncertainty           -0.065    15.257    
    SLICE_X9Y29          FDRE (Setup_fdre_C_D)       -0.047    15.210    pt/cdc_fifo2/raddr_reg[5]
  -------------------------------------------------------------------
                         required time                         15.210    
                         arrival time                          -5.131    
  -------------------------------------------------------------------
                         slack                                 10.080    

Slack (MET) :             10.524ns  (required time - arrival time)
  Source:                 pt/cdc_fifo2/rrst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo2/empty_reg/D
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_ser rise@14.286ns - clk1x_ser rise@0.000ns)
  Data Path Delay:        3.726ns  (logic 1.313ns (35.239%)  route 2.413ns (64.761%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.958ns = ( 15.244 - 14.286 ) 
    Source Clock Delay      (SCD):    1.037ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.576     1.576    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.760 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -0.735    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     0.247 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.790     1.037    pt/cdc_fifo2/CLK
    SLICE_X9Y29          FDRE                                         r  pt/cdc_fifo2/rrst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.419     1.456 f  pt/cdc_fifo2/rrst_reg[0]/Q
                         net (fo=8, routed)           0.895     2.351    pt/cdc_fifo2/rrst_reg_n_0_[0]
    SLICE_X8Y29          LUT3 (Prop_lut3_I2_O)        0.318     2.669 f  pt/cdc_fifo2/raddr_gray[5]_i_2__0/O
                         net (fo=7, routed)           0.464     3.133    pt/cdc_fifo2/raddr_gray[5]_i_2__0_n_0
    SLICE_X10Y29         LUT6 (Prop_lut6_I2_O)        0.328     3.461 r  pt/cdc_fifo2/raddr_gray[5]_i_3__0/O
                         net (fo=5, routed)           0.353     3.813    pt/cdc_fifo2/raddr_gray[5]_i_3__0_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I5_O)        0.124     3.937 r  pt/cdc_fifo2/empty_i_3__0/O
                         net (fo=1, routed)           0.701     4.639    pt/cdc_fifo2/empty_i_3__0_n_0
    SLICE_X9Y29          LUT6 (Prop_lut6_I1_O)        0.124     4.763 r  pt/cdc_fifo2/empty_i_1__0/O
                         net (fo=1, routed)           0.000     4.763    pt/cdc_fifo2/empty_i_1__0_n_0
    SLICE_X9Y29          FDRE                                         r  pt/cdc_fifo2/empty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                     14.286    14.286 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.286 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.458    15.744    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    12.611 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    13.571    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    14.489 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.755    15.244    pt/cdc_fifo2/CLK
    SLICE_X9Y29          FDRE                                         r  pt/cdc_fifo2/empty_reg/C
                         clock pessimism              0.079    15.323    
                         clock uncertainty           -0.065    15.257    
    SLICE_X9Y29          FDRE (Setup_fdre_C_D)        0.029    15.286    pt/cdc_fifo2/empty_reg
  -------------------------------------------------------------------
                         required time                         15.286    
                         arrival time                          -4.763    
  -------------------------------------------------------------------
                         slack                                 10.524    

Slack (MET) :             10.634ns  (required time - arrival time)
  Source:                 pt/cdc_fifo2/rrst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo2/raddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_ser rise@14.286ns - clk1x_ser rise@0.000ns)
  Data Path Delay:        3.594ns  (logic 1.189ns (33.081%)  route 2.405ns (66.919%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.957ns = ( 15.243 - 14.286 ) 
    Source Clock Delay      (SCD):    1.037ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.576     1.576    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.760 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -0.735    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     0.247 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.790     1.037    pt/cdc_fifo2/CLK
    SLICE_X9Y29          FDRE                                         r  pt/cdc_fifo2/rrst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.419     1.456 r  pt/cdc_fifo2/rrst_reg[0]/Q
                         net (fo=8, routed)           0.895     2.351    pt/cdc_fifo2/rrst_reg_n_0_[0]
    SLICE_X8Y29          LUT3 (Prop_lut3_I2_O)        0.318     2.669 r  pt/cdc_fifo2/raddr_gray[5]_i_2__0/O
                         net (fo=7, routed)           0.855     3.524    pt/cdc_fifo2/raddr_gray[5]_i_2__0_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I2_O)        0.328     3.852 r  pt/cdc_fifo2/raddr_gray[2]_i_2__0/O
                         net (fo=1, routed)           0.655     4.507    pt/cdc_fifo2/bin[3]
    SLICE_X9Y28          LUT5 (Prop_lut5_I4_O)        0.124     4.631 r  pt/cdc_fifo2/raddr[3]_i_1__0/O
                         net (fo=1, routed)           0.000     4.631    pt/cdc_fifo2/p_0_in__9[3]
    SLICE_X9Y28          FDRE                                         r  pt/cdc_fifo2/raddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                     14.286    14.286 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.286 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.458    15.744    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    12.611 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    13.571    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    14.489 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.754    15.243    pt/cdc_fifo2/CLK
    SLICE_X9Y28          FDRE                                         r  pt/cdc_fifo2/raddr_reg[3]/C
                         clock pessimism              0.056    15.299    
                         clock uncertainty           -0.065    15.233    
    SLICE_X9Y28          FDRE (Setup_fdre_C_D)        0.031    15.264    pt/cdc_fifo2/raddr_reg[3]
  -------------------------------------------------------------------
                         required time                         15.264    
                         arrival time                          -4.631    
  -------------------------------------------------------------------
                         slack                                 10.634    

Slack (MET) :             10.933ns  (required time - arrival time)
  Source:                 pt/sas_ser/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/tx[3]/slavedese/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_ser rise@14.286ns - clk1x_ser rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 0.456ns (18.328%)  route 2.032ns (81.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.987ns = ( 15.273 - 14.286 ) 
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.576     1.576    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.760 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -0.735    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     0.247 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.747     0.994    pt/sas_ser/CLK
    SLICE_X0Y10          FDRE                                         r  pt/sas_ser/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.456     1.450 r  pt/sas_ser/rst_reg/Q
                         net (fo=8, routed)           2.032     3.482    pt/tx[3]/rst
    OLOGIC_X0Y3          OSERDESE2                                    r  pt/tx[3]/slavedese/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                     14.286    14.286 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.286 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.458    15.744    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    12.611 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    13.571    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    14.489 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.784    15.273    pt/tx[3]/CLK
    OLOGIC_X0Y3          OSERDESE2                                    r  pt/tx[3]/slavedese/CLKDIV
                         clock pessimism              0.056    15.329    
                         clock uncertainty           -0.065    15.264    
    OLOGIC_X0Y3          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    14.415    pt/tx[3]/slavedese
  -------------------------------------------------------------------
                         required time                         14.415    
                         arrival time                          -3.482    
  -------------------------------------------------------------------
                         slack                                 10.933    

Slack (MET) :             10.982ns  (required time - arrival time)
  Source:                 pt/sas_ser/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/tx[3]/masterdese/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_ser rise@14.286ns - clk1x_ser rise@0.000ns)
  Data Path Delay:        2.439ns  (logic 0.456ns (18.696%)  route 1.983ns (81.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.987ns = ( 15.273 - 14.286 ) 
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.576     1.576    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.760 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -0.735    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     0.247 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.747     0.994    pt/sas_ser/CLK
    SLICE_X0Y10          FDRE                                         r  pt/sas_ser/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.456     1.450 r  pt/sas_ser/rst_reg/Q
                         net (fo=8, routed)           1.983     3.433    pt/tx[3]/rst
    OLOGIC_X0Y4          OSERDESE2                                    r  pt/tx[3]/masterdese/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                     14.286    14.286 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.286 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.458    15.744    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    12.611 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    13.571    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    14.489 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.784    15.273    pt/tx[3]/CLK
    OLOGIC_X0Y4          OSERDESE2                                    r  pt/tx[3]/masterdese/CLKDIV
                         clock pessimism              0.056    15.329    
                         clock uncertainty           -0.065    15.264    
    OLOGIC_X0Y4          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    14.415    pt/tx[3]/masterdese
  -------------------------------------------------------------------
                         required time                         14.415    
                         arrival time                          -3.433    
  -------------------------------------------------------------------
                         slack                                 10.982    

Slack (MET) :             11.020ns  (required time - arrival time)
  Source:                 pt/sas_ser/delaycnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/sas_ser/delaycnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_ser rise@14.286ns - clk1x_ser rise@0.000ns)
  Data Path Delay:        3.230ns  (logic 1.064ns (32.946%)  route 2.166ns (67.054%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.911ns = ( 15.197 - 14.286 ) 
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.576     1.576    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.760 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -0.735    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     0.247 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.745     0.992    pt/sas_ser/CLK
    SLICE_X0Y12          FDCE                                         r  pt/sas_ser/delaycnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.456     1.448 r  pt/sas_ser/delaycnt_reg[1]/Q
                         net (fo=7, routed)           0.859     2.307    pt/sas_ser/delaycnt_reg__0[1]
    SLICE_X0Y11          LUT6 (Prop_lut6_I2_O)        0.124     2.431 f  pt/sas_ser/delaycnt[7]_i_3__1/O
                         net (fo=3, routed)           0.679     3.110    pt/sas_ser/delaycnt[7]_i_3__1_n_0
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.152     3.262 f  pt/sas_ser/rst_i_2__3/O
                         net (fo=5, routed)           0.628     3.889    pt/sas_ser/rst_i_2__3_n_0
    SLICE_X0Y12          LUT3 (Prop_lut3_I2_O)        0.332     4.221 r  pt/sas_ser/delaycnt[1]_i_1__3/O
                         net (fo=1, routed)           0.000     4.221    pt/sas_ser/p_0_in__8[1]
    SLICE_X0Y12          FDCE                                         r  pt/sas_ser/delaycnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                     14.286    14.286 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.286 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.458    15.744    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    12.611 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    13.571    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    14.489 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.708    15.197    pt/sas_ser/CLK
    SLICE_X0Y12          FDCE                                         r  pt/sas_ser/delaycnt_reg[1]/C
                         clock pessimism              0.081    15.278    
                         clock uncertainty           -0.065    15.212    
    SLICE_X0Y12          FDCE (Setup_fdce_C_D)        0.029    15.241    pt/sas_ser/delaycnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.241    
                         arrival time                          -4.221    
  -------------------------------------------------------------------
                         slack                                 11.020    

Slack (MET) :             11.034ns  (required time - arrival time)
  Source:                 pt/sas_ser/delaycnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/sas_ser/delaycnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_ser rise@14.286ns - clk1x_ser rise@0.000ns)
  Data Path Delay:        3.218ns  (logic 1.064ns (33.061%)  route 2.154ns (66.939%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.911ns = ( 15.197 - 14.286 ) 
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.576     1.576    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.760 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -0.735    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     0.247 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.745     0.992    pt/sas_ser/CLK
    SLICE_X0Y12          FDCE                                         r  pt/sas_ser/delaycnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.456     1.448 r  pt/sas_ser/delaycnt_reg[1]/Q
                         net (fo=7, routed)           0.859     2.307    pt/sas_ser/delaycnt_reg__0[1]
    SLICE_X0Y11          LUT6 (Prop_lut6_I2_O)        0.124     2.431 f  pt/sas_ser/delaycnt[7]_i_3__1/O
                         net (fo=3, routed)           0.679     3.110    pt/sas_ser/delaycnt[7]_i_3__1_n_0
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.152     3.262 f  pt/sas_ser/rst_i_2__3/O
                         net (fo=5, routed)           0.616     3.878    pt/sas_ser/rst_i_2__3_n_0
    SLICE_X0Y12          LUT4 (Prop_lut4_I3_O)        0.332     4.210 r  pt/sas_ser/delaycnt[2]_i_1__3/O
                         net (fo=1, routed)           0.000     4.210    pt/sas_ser/p_0_in__8[2]
    SLICE_X0Y12          FDCE                                         r  pt/sas_ser/delaycnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                     14.286    14.286 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.286 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.458    15.744    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    12.611 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    13.571    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    14.489 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.708    15.197    pt/sas_ser/CLK
    SLICE_X0Y12          FDCE                                         r  pt/sas_ser/delaycnt_reg[2]/C
                         clock pessimism              0.081    15.278    
                         clock uncertainty           -0.065    15.212    
    SLICE_X0Y12          FDCE (Setup_fdce_C_D)        0.031    15.243    pt/sas_ser/delaycnt_reg[2]
  -------------------------------------------------------------------
                         required time                         15.243    
                         arrival time                          -4.210    
  -------------------------------------------------------------------
                         slack                                 11.034    

Slack (MET) :             11.052ns  (required time - arrival time)
  Source:                 pt/sas_ser/delaycnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/sas_ser/delaycnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_ser rise@14.286ns - clk1x_ser rise@0.000ns)
  Data Path Delay:        3.244ns  (logic 1.090ns (33.597%)  route 2.154ns (66.403%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.911ns = ( 15.197 - 14.286 ) 
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.576     1.576    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.760 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -0.735    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     0.247 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.745     0.992    pt/sas_ser/CLK
    SLICE_X0Y12          FDCE                                         r  pt/sas_ser/delaycnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.456     1.448 r  pt/sas_ser/delaycnt_reg[1]/Q
                         net (fo=7, routed)           0.859     2.307    pt/sas_ser/delaycnt_reg__0[1]
    SLICE_X0Y11          LUT6 (Prop_lut6_I2_O)        0.124     2.431 f  pt/sas_ser/delaycnt[7]_i_3__1/O
                         net (fo=3, routed)           0.679     3.110    pt/sas_ser/delaycnt[7]_i_3__1_n_0
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.152     3.262 f  pt/sas_ser/rst_i_2__3/O
                         net (fo=5, routed)           0.616     3.878    pt/sas_ser/rst_i_2__3_n_0
    SLICE_X0Y12          LUT5 (Prop_lut5_I4_O)        0.358     4.236 r  pt/sas_ser/delaycnt[3]_i_1__3/O
                         net (fo=1, routed)           0.000     4.236    pt/sas_ser/p_0_in__8[3]
    SLICE_X0Y12          FDCE                                         r  pt/sas_ser/delaycnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                     14.286    14.286 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.286 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.458    15.744    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    12.611 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    13.571    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    14.489 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.708    15.197    pt/sas_ser/CLK
    SLICE_X0Y12          FDCE                                         r  pt/sas_ser/delaycnt_reg[3]/C
                         clock pessimism              0.081    15.278    
                         clock uncertainty           -0.065    15.212    
    SLICE_X0Y12          FDCE (Setup_fdce_C_D)        0.075    15.287    pt/sas_ser/delaycnt_reg[3]
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                          -4.236    
  -------------------------------------------------------------------
                         slack                                 11.052    

Slack (MET) :             11.081ns  (required time - arrival time)
  Source:                 pt/cdc_fifo2/rrst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo2/raddr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_ser rise@14.286ns - clk1x_ser rise@0.000ns)
  Data Path Delay:        3.171ns  (logic 1.189ns (37.499%)  route 1.982ns (62.501%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.958ns = ( 15.244 - 14.286 ) 
    Source Clock Delay      (SCD):    1.037ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.576     1.576    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.760 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -0.735    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     0.247 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.790     1.037    pt/cdc_fifo2/CLK
    SLICE_X9Y29          FDRE                                         r  pt/cdc_fifo2/rrst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.419     1.456 f  pt/cdc_fifo2/rrst_reg[0]/Q
                         net (fo=8, routed)           0.895     2.351    pt/cdc_fifo2/rrst_reg_n_0_[0]
    SLICE_X8Y29          LUT3 (Prop_lut3_I2_O)        0.318     2.669 f  pt/cdc_fifo2/raddr_gray[5]_i_2__0/O
                         net (fo=7, routed)           0.464     3.133    pt/cdc_fifo2/raddr_gray[5]_i_2__0_n_0
    SLICE_X10Y29         LUT6 (Prop_lut6_I2_O)        0.328     3.461 r  pt/cdc_fifo2/raddr_gray[5]_i_3__0/O
                         net (fo=5, routed)           0.623     4.083    pt/cdc_fifo2/raddr_gray[5]_i_3__0_n_0
    SLICE_X9Y29          LUT6 (Prop_lut6_I4_O)        0.124     4.207 r  pt/cdc_fifo2/raddr[4]_i_1__0/O
                         net (fo=1, routed)           0.000     4.207    pt/cdc_fifo2/p_0_in__9[4]
    SLICE_X9Y29          FDRE                                         r  pt/cdc_fifo2/raddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                     14.286    14.286 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.286 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.458    15.744    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    12.611 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    13.571    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    14.489 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.755    15.244    pt/cdc_fifo2/CLK
    SLICE_X9Y29          FDRE                                         r  pt/cdc_fifo2/raddr_reg[4]/C
                         clock pessimism              0.079    15.323    
                         clock uncertainty           -0.065    15.257    
    SLICE_X9Y29          FDRE (Setup_fdre_C_D)        0.031    15.288    pt/cdc_fifo2/raddr_reg[4]
  -------------------------------------------------------------------
                         required time                         15.288    
                         arrival time                          -4.207    
  -------------------------------------------------------------------
                         slack                                 11.081    

Slack (MET) :             11.083ns  (required time - arrival time)
  Source:                 pt/sas_ser/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/tx[2]/slavedese/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_ser rise@14.286ns - clk1x_ser rise@0.000ns)
  Data Path Delay:        2.338ns  (logic 0.456ns (19.504%)  route 1.882ns (80.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.987ns = ( 15.273 - 14.286 ) 
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.576     1.576    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.760 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -0.735    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     0.247 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.747     0.994    pt/sas_ser/CLK
    SLICE_X0Y10          FDRE                                         r  pt/sas_ser/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.456     1.450 r  pt/sas_ser/rst_reg/Q
                         net (fo=8, routed)           1.882     3.332    pt/tx[2]/rst
    OLOGIC_X0Y5          OSERDESE2                                    r  pt/tx[2]/slavedese/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                     14.286    14.286 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.286 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.458    15.744    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    12.611 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    13.571    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    14.489 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.784    15.273    pt/tx[2]/CLK
    OLOGIC_X0Y5          OSERDESE2                                    r  pt/tx[2]/slavedese/CLKDIV
                         clock pessimism              0.056    15.329    
                         clock uncertainty           -0.065    15.264    
    OLOGIC_X0Y5          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    14.415    pt/tx[2]/slavedese
  -------------------------------------------------------------------
                         required time                         14.415    
                         arrival time                          -3.332    
  -------------------------------------------------------------------
                         slack                                 11.083    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 pt/cdc_fifo2/waddr_gray_sync_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo2/waddr_gray_sync_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_ser rise@0.000ns - clk1x_ser rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.557ns
    Source Clock Delay      (SCD):    0.375ns
    Clock Pessimism Removal (CPR):    0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.551     0.551    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.513 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -0.150    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     0.120 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.255     0.375    pt/cdc_fifo2/CLK
    SLICE_X6Y27          FDRE                                         r  pt/cdc_fifo2/waddr_gray_sync_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.164     0.539 r  pt/cdc_fifo2/waddr_gray_sync_reg[0][3]/Q
                         net (fo=1, routed)           0.056     0.595    pt/cdc_fifo2/waddr_gray_sync[0]_4[3]
    SLICE_X6Y27          FDRE                                         r  pt/cdc_fifo2/waddr_gray_sync_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.818     0.818    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.561 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -0.159    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     0.272 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.285     0.557    pt/cdc_fifo2/CLK
    SLICE_X6Y27          FDRE                                         r  pt/cdc_fifo2/waddr_gray_sync_reg[1][3]/C
                         clock pessimism             -0.182     0.375    
    SLICE_X6Y27          FDRE (Hold_fdre_C_D)         0.060     0.435    pt/cdc_fifo2/waddr_gray_sync_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -0.435    
                         arrival time                           0.595    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 pt/cdc_fifo2/waddr_gray_sync_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo2/waddr_gray_sync_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_ser rise@0.000ns - clk1x_ser rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.557ns
    Source Clock Delay      (SCD):    0.375ns
    Clock Pessimism Removal (CPR):    0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.551     0.551    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.513 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -0.150    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     0.120 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.255     0.375    pt/cdc_fifo2/CLK
    SLICE_X6Y27          FDRE                                         r  pt/cdc_fifo2/waddr_gray_sync_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.164     0.539 r  pt/cdc_fifo2/waddr_gray_sync_reg[0][4]/Q
                         net (fo=1, routed)           0.056     0.595    pt/cdc_fifo2/waddr_gray_sync[0]_4[4]
    SLICE_X6Y27          FDRE                                         r  pt/cdc_fifo2/waddr_gray_sync_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.818     0.818    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.561 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -0.159    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     0.272 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.285     0.557    pt/cdc_fifo2/CLK
    SLICE_X6Y27          FDRE                                         r  pt/cdc_fifo2/waddr_gray_sync_reg[1][4]/C
                         clock pessimism             -0.182     0.375    
    SLICE_X6Y27          FDRE (Hold_fdre_C_D)         0.053     0.428    pt/cdc_fifo2/waddr_gray_sync_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -0.428    
                         arrival time                           0.595    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 pt/cdc_fifo2/waddr_gray_sync_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo2/waddr_gray_sync_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_ser rise@0.000ns - clk1x_ser rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.042%)  route 0.115ns (44.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.581ns
    Source Clock Delay      (SCD):    0.397ns
    Clock Pessimism Removal (CPR):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.551     0.551    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.513 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -0.150    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     0.120 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.277     0.397    pt/cdc_fifo2/CLK
    SLICE_X11Y26         FDRE                                         r  pt/cdc_fifo2/waddr_gray_sync_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDRE (Prop_fdre_C_Q)         0.141     0.538 r  pt/cdc_fifo2/waddr_gray_sync_reg[0][0]/Q
                         net (fo=1, routed)           0.115     0.653    pt/cdc_fifo2/waddr_gray_sync[0]_4[0]
    SLICE_X9Y27          FDRE                                         r  pt/cdc_fifo2/waddr_gray_sync_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.818     0.818    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.561 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -0.159    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     0.272 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.309     0.581    pt/cdc_fifo2/CLK
    SLICE_X9Y27          FDRE                                         r  pt/cdc_fifo2/waddr_gray_sync_reg[1][0]/C
                         clock pessimism             -0.165     0.416    
    SLICE_X9Y27          FDRE (Hold_fdre_C_D)         0.070     0.486    pt/cdc_fifo2/waddr_gray_sync_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.486    
                         arrival time                           0.653    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 pt/cdc_fifo2/raddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo2/raddr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_ser rise@0.000ns - clk1x_ser rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.593%)  route 0.116ns (38.407%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.582ns
    Source Clock Delay      (SCD):    0.397ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.551     0.551    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.513 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -0.150    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     0.120 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.277     0.397    pt/cdc_fifo2/CLK
    SLICE_X9Y28          FDRE                                         r  pt/cdc_fifo2/raddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.141     0.538 r  pt/cdc_fifo2/raddr_reg[1]/Q
                         net (fo=7, routed)           0.116     0.654    pt/cdc_fifo2/raddr_reg__0[1]
    SLICE_X8Y28          LUT6 (Prop_lut6_I2_O)        0.045     0.699 r  pt/cdc_fifo2/raddr[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.699    pt/cdc_fifo2/p_0_in__9[2]
    SLICE_X8Y28          FDRE                                         r  pt/cdc_fifo2/raddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.818     0.818    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.561 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -0.159    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     0.272 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.310     0.582    pt/cdc_fifo2/CLK
    SLICE_X8Y28          FDRE                                         r  pt/cdc_fifo2/raddr_reg[2]/C
                         clock pessimism             -0.172     0.410    
    SLICE_X8Y28          FDRE (Hold_fdre_C_D)         0.120     0.530    pt/cdc_fifo2/raddr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.530    
                         arrival time                           0.699    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 pt/cdc_fifo2/waddr_bin_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo2/raddr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_ser rise@0.000ns - clk1x_ser rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.372%)  route 0.112ns (37.628%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.582ns
    Source Clock Delay      (SCD):    0.397ns
    Clock Pessimism Removal (CPR):    0.171ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.551     0.551    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.513 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -0.150    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     0.120 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.277     0.397    pt/cdc_fifo2/CLK
    SLICE_X9Y27          FDRE                                         r  pt/cdc_fifo2/waddr_bin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141     0.538 r  pt/cdc_fifo2/waddr_bin_reg[1]/Q
                         net (fo=2, routed)           0.112     0.650    pt/cdc_fifo2/waddr_bin_reg_n_0_[1]
    SLICE_X9Y28          LUT5 (Prop_lut5_I0_O)        0.045     0.695 r  pt/cdc_fifo2/raddr[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.695    pt/cdc_fifo2/p_0_in__9[1]
    SLICE_X9Y28          FDRE                                         r  pt/cdc_fifo2/raddr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.818     0.818    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.561 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -0.159    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     0.272 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.310     0.582    pt/cdc_fifo2/CLK
    SLICE_X9Y28          FDRE                                         r  pt/cdc_fifo2/raddr_reg[1]/C
                         clock pessimism             -0.171     0.411    
    SLICE_X9Y28          FDRE (Hold_fdre_C_D)         0.092     0.503    pt/cdc_fifo2/raddr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 pt/sas_ser/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/tx[1]/masterdese/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_ser rise@0.000ns - clk1x_ser rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.141ns (17.748%)  route 0.653ns (82.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.589ns
    Source Clock Delay      (SCD):    0.383ns
    Clock Pessimism Removal (CPR):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.551     0.551    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.513 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -0.150    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     0.120 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.263     0.383    pt/sas_ser/CLK
    SLICE_X0Y10          FDRE                                         r  pt/sas_ser/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.141     0.524 r  pt/sas_ser/rst_reg/Q
                         net (fo=8, routed)           0.653     1.178    pt/tx[1]/rst
    OLOGIC_X0Y10         OSERDESE2                                    r  pt/tx[1]/masterdese/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.818     0.818    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.561 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -0.159    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     0.272 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.317     0.589    pt/tx[1]/CLK
    OLOGIC_X0Y10         OSERDESE2                                    r  pt/tx[1]/masterdese/CLKDIV
                         clock pessimism             -0.165     0.424    
    OLOGIC_X0Y10         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     0.983    pt/tx[1]/masterdese
  -------------------------------------------------------------------
                         required time                         -0.983    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 pt/cdc_fifo2/raddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo2/rwram/ram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_ser rise@0.000ns - clk1x_ser rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.449%)  route 0.307ns (68.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.630ns
    Source Clock Delay      (SCD):    0.398ns
    Clock Pessimism Removal (CPR):    0.171ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.551     0.551    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.513 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -0.150    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     0.120 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.278     0.398    pt/cdc_fifo2/CLK
    SLICE_X9Y29          FDRE                                         r  pt/cdc_fifo2/raddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.141     0.539 r  pt/cdc_fifo2/raddr_reg[4]/Q
                         net (fo=8, routed)           0.307     0.846    pt/cdc_fifo2/rwram/Q[4]
    RAMB18_X0Y12         RAMB18E1                                     r  pt/cdc_fifo2/rwram/ram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.818     0.818    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.561 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -0.159    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     0.272 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.357     0.630    pt/cdc_fifo2/rwram/CLK
    RAMB18_X0Y12         RAMB18E1                                     r  pt/cdc_fifo2/rwram/ram_reg/CLKARDCLK
                         clock pessimism             -0.171     0.459    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.642    pt/cdc_fifo2/rwram/ram_reg
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 pt/cdc_fifo2/raddr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo2/rwram/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_ser rise@0.000ns - clk1x_ser rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.164ns (36.054%)  route 0.291ns (63.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.630ns
    Source Clock Delay      (SCD):    0.400ns
    Clock Pessimism Removal (CPR):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.551     0.551    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.513 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -0.150    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     0.120 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.280     0.400    pt/cdc_fifo2/CLK
    SLICE_X10Y29         FDRE                                         r  pt/cdc_fifo2/raddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.164     0.564 r  pt/cdc_fifo2/raddr_reg[7]/Q
                         net (fo=3, routed)           0.291     0.855    pt/cdc_fifo2/rwram/Q[7]
    RAMB18_X0Y12         RAMB18E1                                     r  pt/cdc_fifo2/rwram/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.818     0.818    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.561 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -0.159    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     0.272 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.357     0.630    pt/cdc_fifo2/rwram/CLK
    RAMB18_X0Y12         RAMB18E1                                     r  pt/cdc_fifo2/rwram/ram_reg/CLKARDCLK
                         clock pessimism             -0.165     0.465    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.648    pt/cdc_fifo2/rwram/ram_reg
  -------------------------------------------------------------------
                         required time                         -0.648    
                         arrival time                           0.855    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 pt/cdc_fifo2/raddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo2/rwram/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_ser rise@0.000ns - clk1x_ser rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.128ns (32.176%)  route 0.270ns (67.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.630ns
    Source Clock Delay      (SCD):    0.398ns
    Clock Pessimism Removal (CPR):    0.171ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.551     0.551    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.513 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -0.150    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     0.120 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.278     0.398    pt/cdc_fifo2/CLK
    SLICE_X9Y29          FDRE                                         r  pt/cdc_fifo2/raddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.128     0.526 r  pt/cdc_fifo2/raddr_reg[5]/Q
                         net (fo=7, routed)           0.270     0.796    pt/cdc_fifo2/rwram/Q[5]
    RAMB18_X0Y12         RAMB18E1                                     r  pt/cdc_fifo2/rwram/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.818     0.818    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.561 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -0.159    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     0.272 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.357     0.630    pt/cdc_fifo2/rwram/CLK
    RAMB18_X0Y12         RAMB18E1                                     r  pt/cdc_fifo2/rwram/ram_reg/CLKARDCLK
                         clock pessimism             -0.171     0.459    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.129     0.588    pt/cdc_fifo2/rwram/ram_reg
  -------------------------------------------------------------------
                         required time                         -0.588    
                         arrival time                           0.796    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 pt/cdc_fifo2/waddr_gray_sync_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo2/waddr_bin_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_ser  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_ser
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_ser rise@0.000ns - clk1x_ser rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.884%)  route 0.141ns (43.116%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.559ns
    Source Clock Delay      (SCD):    0.375ns
    Clock Pessimism Removal (CPR):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.551     0.551    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.513 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -0.150    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     0.120 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.255     0.375    pt/cdc_fifo2/CLK
    SLICE_X7Y27          FDRE                                         r  pt/cdc_fifo2/waddr_gray_sync_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.141     0.516 r  pt/cdc_fifo2/waddr_gray_sync_reg[1][6]/Q
                         net (fo=5, routed)           0.141     0.657    pt/cdc_fifo2/waddr_gray_sync[1]_5[6]
    SLICE_X7Y29          LUT2 (Prop_lut2_I1_O)        0.045     0.702 r  pt/cdc_fifo2/waddr_bin[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.702    pt/cdc_fifo2/GRAY2BIN0_return[6]
    SLICE_X7Y29          FDRE                                         r  pt/cdc_fifo2/waddr_bin_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_ser rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.818     0.818    pt/clocking_ser/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.561 r  pt/clocking_ser/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -0.159    pt/clk5x_ser_nb
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     0.272 r  pt/bufr_ser/O
                         net (fo=85, routed)          0.287     0.559    pt/cdc_fifo2/CLK
    SLICE_X7Y29          FDRE                                         r  pt/cdc_fifo2/waddr_bin_reg[6]/C
                         clock pessimism             -0.169     0.390    
    SLICE_X7Y29          FDRE (Hold_fdre_C_D)         0.092     0.482    pt/cdc_fifo2/waddr_bin_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.482    
                         arrival time                           0.702    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1x_ser
Waveform(ns):       { 0.000 5.714 }
Period(ns):         14.286
Sources:            { pt/bufr_ser/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         14.286      11.710     RAMB18_X0Y12  pt/cdc_fifo2/rwram/ram_reg/CLKARDCLK
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         14.286      12.619     OLOGIC_X0Y8   pt/tx[0]/masterdese/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         14.286      12.619     OLOGIC_X0Y7   pt/tx[0]/slavedese/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         14.286      12.619     OLOGIC_X0Y10  pt/tx[1]/masterdese/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         14.286      12.619     OLOGIC_X0Y9   pt/tx[1]/slavedese/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         14.286      12.619     OLOGIC_X0Y6   pt/tx[2]/masterdese/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         14.286      12.619     OLOGIC_X0Y5   pt/tx[2]/slavedese/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         14.286      12.619     OLOGIC_X0Y4   pt/tx[3]/masterdese/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         14.286      12.619     OLOGIC_X0Y3   pt/tx[3]/slavedese/CLKDIV
Min Period        n/a     FDRE/C              n/a            1.000         14.286      13.286     SLICE_X9Y29   pt/cdc_fifo2/empty_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.572       8.072      SLICE_X9Y29   pt/cdc_fifo2/empty_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.572       8.072      SLICE_X9Y28   pt/cdc_fifo2/raddr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.572       8.072      SLICE_X9Y28   pt/cdc_fifo2/raddr_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.572       8.072      SLICE_X8Y28   pt/cdc_fifo2/raddr_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.572       8.072      SLICE_X9Y28   pt/cdc_fifo2/raddr_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.572       8.072      SLICE_X9Y29   pt/cdc_fifo2/raddr_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.572       8.072      SLICE_X9Y29   pt/cdc_fifo2/raddr_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.572       8.072      SLICE_X9Y29   pt/cdc_fifo2/raddr_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.572       8.072      SLICE_X10Y29  pt/cdc_fifo2/raddr_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.572       8.072      SLICE_X9Y29   pt/cdc_fifo2/rrst_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.714       5.214      SLICE_X10Y29  pt/cdc_fifo2/raddr_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.714       5.214      SLICE_X11Y26  pt/cdc_fifo2/waddr_gray_sync_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.714       5.214      SLICE_X4Y19   pt/irch_ser_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.714       5.214      SLICE_X2Y24   pt/irch_ser_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.714       5.214      SLICE_X4Y19   pt/irch_ser_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.714       5.214      SLICE_X4Y19   pt/irch_ser_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.714       5.214      SLICE_X4Y19   pt/irch_ser_reg[26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.714       5.214      SLICE_X0Y19   pt/irch_ser_reg[27]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.714       5.214      SLICE_X0Y19   pt/irch_ser_reg[28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.714       5.214      SLICE_X0Y19   pt/irch_ser_reg[29]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_2
  To Clock:  clkfbout_clk_wiz_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.131ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_2
Waveform(ns):       { 0.000 7.143 }
Period(ns):         14.286
Sources:            { pt/clocking_ser/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         14.286      12.131     BUFGCTRL_X0Y3    pt/clocking_ser/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         14.286      13.037     MMCME2_ADV_X0Y0  pt/clocking_ser/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         14.286      13.037     MMCME2_ADV_X0Y0  pt/clocking_ser/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       14.286      85.714     MMCME2_ADV_X0Y0  pt/clocking_ser/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       14.286      199.074    MMCME2_ADV_X0Y0  pt/clocking_ser/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  tmds_rx_p[3]
  To Clock:  tmds_rx_p[3]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tmds_rx_p[3]
Waveform(ns):       { 0.000 7.143 }
Period(ns):         14.286
Sources:            { tmds_rx_p[3] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         14.286      13.037     MMCME2_ADV_X0Y1  pt/clocking_des/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       14.286      85.714     MMCME2_ADV_X0Y1  pt/clocking_des/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         7.143       4.143      MMCME2_ADV_X0Y1  pt/clocking_des/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         7.143       4.143      MMCME2_ADV_X0Y1  pt/clocking_des/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         7.143       4.143      MMCME2_ADV_X0Y1  pt/clocking_des/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         7.143       4.143      MMCME2_ADV_X0Y1  pt/clocking_des/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk5x_des_nb
  To Clock:  clk5x_des_nb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk5x_des_nb
Waveform(ns):       { 0.000 1.429 }
Period(ns):         2.857
Sources:            { pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         2.857       1.190      ILOGIC_X0Y78     pt/genblk1[0].rx/InputSERDES_X/DeserializerMaster/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         2.857       1.190      ILOGIC_X0Y78     pt/genblk1[0].rx/InputSERDES_X/DeserializerMaster/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         2.857       1.190      ILOGIC_X0Y77     pt/genblk1[0].rx/InputSERDES_X/DeserializerSlave/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         2.857       1.190      ILOGIC_X0Y77     pt/genblk1[0].rx/InputSERDES_X/DeserializerSlave/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         2.857       1.190      ILOGIC_X0Y54     pt/genblk1[1].rx/InputSERDES_X/DeserializerMaster/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         2.857       1.190      ILOGIC_X0Y54     pt/genblk1[1].rx/InputSERDES_X/DeserializerMaster/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         2.857       1.190      ILOGIC_X0Y53     pt/genblk1[1].rx/InputSERDES_X/DeserializerSlave/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         2.857       1.190      ILOGIC_X0Y53     pt/genblk1[1].rx/InputSERDES_X/DeserializerSlave/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         2.857       1.190      ILOGIC_X0Y52     pt/genblk1[2].rx/InputSERDES_X/DeserializerMaster/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         2.857       1.190      ILOGIC_X0Y52     pt/genblk1[2].rx/InputSERDES_X/DeserializerMaster/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.857       210.503    MMCME2_ADV_X0Y1  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk1x_des
  To Clock:  clk1x_des

Setup :            0  Failing Endpoints,  Worst Slack        9.526ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.214ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.526ns  (required time - arrival time)
  Source:                 pt/genblk1[2].rx/PhaseAlignX/pState_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_des rise@14.286ns - clk1x_des rise@0.000ns)
  Data Path Delay:        4.610ns  (logic 1.316ns (28.544%)  route 3.294ns (71.456%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.522ns = ( 11.764 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.984ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -3.716    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.982    -2.734 r  pt/bufr_des/O
                         net (fo=312, routed)         0.750    -1.984    pt/genblk1[2].rx/PhaseAlignX/clk1x_des
    SLICE_X5Y51          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pState_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.419    -1.565 f  pt/genblk1[2].rx/PhaseAlignX/pState_reg[9]/Q
                         net (fo=9, routed)           0.977    -0.587    pt/genblk1[2].rx/PhaseAlignX/pState[9]
    SLICE_X5Y52          LUT5 (Prop_lut5_I1_O)        0.297    -0.290 f  pt/genblk1[2].rx/PhaseAlignX/pState[10]_i_4__1/O
                         net (fo=6, routed)           0.638     0.348    pt/genblk1[2].rx/PhaseAlignX/pState[10]_i_4__1_n_0
    SLICE_X4Y53          LUT5 (Prop_lut5_I4_O)        0.150     0.498 f  pt/genblk1[2].rx/PhaseAlignX/pFoundJtrFlag_i_2__0/O
                         net (fo=3, routed)           0.587     1.085    pt/genblk1[2].rx/PhaseAlignX/pFoundJtrFlag_i_2__0_n_0
    SLICE_X4Y51          LUT4 (Prop_lut4_I3_O)        0.326     1.411 r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap[5]_i_3__1/O
                         net (fo=12, routed)          0.762     2.173    pt/genblk1[2].rx/PhaseAlignX/pEyeOpenRst
    SLICE_X0Y50          LUT5 (Prop_lut5_I3_O)        0.124     2.297 r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap[2]_i_1__1/O
                         net (fo=1, routed)           0.330     2.627    pt/genblk1[2].rx/PhaseAlignX/pCenterTap[2]_i_1__1_n_0
    SLICE_X1Y51          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    10.133    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    11.051 r  pt/bufr_des/O
                         net (fo=312, routed)         0.713    11.764    pt/genblk1[2].rx/PhaseAlignX/clk1x_des
    SLICE_X1Y51          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[2]/C
                         clock pessimism              0.501    12.265    
                         clock uncertainty           -0.065    12.200    
    SLICE_X1Y51          FDRE (Setup_fdre_C_D)       -0.047    12.153    pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[2]
  -------------------------------------------------------------------
                         required time                         12.153    
                         arrival time                          -2.627    
  -------------------------------------------------------------------
                         slack                                  9.526    

Slack (MET) :             9.540ns  (required time - arrival time)
  Source:                 pt/genblk1[2].rx/PhaseAlignX/pState_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_des rise@14.286ns - clk1x_des rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 1.316ns (29.648%)  route 3.123ns (70.352%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.522ns = ( 11.764 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.984ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -3.716    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.982    -2.734 r  pt/bufr_des/O
                         net (fo=312, routed)         0.750    -1.984    pt/genblk1[2].rx/PhaseAlignX/clk1x_des
    SLICE_X5Y51          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pState_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.419    -1.565 f  pt/genblk1[2].rx/PhaseAlignX/pState_reg[9]/Q
                         net (fo=9, routed)           0.977    -0.587    pt/genblk1[2].rx/PhaseAlignX/pState[9]
    SLICE_X5Y52          LUT5 (Prop_lut5_I1_O)        0.297    -0.290 f  pt/genblk1[2].rx/PhaseAlignX/pState[10]_i_4__1/O
                         net (fo=6, routed)           0.638     0.348    pt/genblk1[2].rx/PhaseAlignX/pState[10]_i_4__1_n_0
    SLICE_X4Y53          LUT5 (Prop_lut5_I4_O)        0.150     0.498 f  pt/genblk1[2].rx/PhaseAlignX/pFoundJtrFlag_i_2__0/O
                         net (fo=3, routed)           0.587     1.085    pt/genblk1[2].rx/PhaseAlignX/pFoundJtrFlag_i_2__0_n_0
    SLICE_X4Y51          LUT4 (Prop_lut4_I3_O)        0.326     1.411 r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap[5]_i_3__1/O
                         net (fo=12, routed)          0.597     2.008    pt/genblk1[2].rx/PhaseAlignX/pEyeOpenRst
    SLICE_X3Y51          LUT2 (Prop_lut2_I1_O)        0.124     2.132 r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap[5]_i_1__1/O
                         net (fo=5, routed)           0.323     2.455    pt/genblk1[2].rx/PhaseAlignX/pCenterTap[5]_i_1__1_n_0
    SLICE_X1Y51          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    10.133    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    11.051 r  pt/bufr_des/O
                         net (fo=312, routed)         0.713    11.764    pt/genblk1[2].rx/PhaseAlignX/clk1x_des
    SLICE_X1Y51          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[1]/C
                         clock pessimism              0.501    12.265    
                         clock uncertainty           -0.065    12.200    
    SLICE_X1Y51          FDRE (Setup_fdre_C_CE)      -0.205    11.995    pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[1]
  -------------------------------------------------------------------
                         required time                         11.995    
                         arrival time                          -2.455    
  -------------------------------------------------------------------
                         slack                                  9.540    

Slack (MET) :             9.540ns  (required time - arrival time)
  Source:                 pt/genblk1[2].rx/PhaseAlignX/pState_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_des rise@14.286ns - clk1x_des rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 1.316ns (29.648%)  route 3.123ns (70.352%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.522ns = ( 11.764 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.984ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -3.716    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.982    -2.734 r  pt/bufr_des/O
                         net (fo=312, routed)         0.750    -1.984    pt/genblk1[2].rx/PhaseAlignX/clk1x_des
    SLICE_X5Y51          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pState_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.419    -1.565 f  pt/genblk1[2].rx/PhaseAlignX/pState_reg[9]/Q
                         net (fo=9, routed)           0.977    -0.587    pt/genblk1[2].rx/PhaseAlignX/pState[9]
    SLICE_X5Y52          LUT5 (Prop_lut5_I1_O)        0.297    -0.290 f  pt/genblk1[2].rx/PhaseAlignX/pState[10]_i_4__1/O
                         net (fo=6, routed)           0.638     0.348    pt/genblk1[2].rx/PhaseAlignX/pState[10]_i_4__1_n_0
    SLICE_X4Y53          LUT5 (Prop_lut5_I4_O)        0.150     0.498 f  pt/genblk1[2].rx/PhaseAlignX/pFoundJtrFlag_i_2__0/O
                         net (fo=3, routed)           0.587     1.085    pt/genblk1[2].rx/PhaseAlignX/pFoundJtrFlag_i_2__0_n_0
    SLICE_X4Y51          LUT4 (Prop_lut4_I3_O)        0.326     1.411 r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap[5]_i_3__1/O
                         net (fo=12, routed)          0.597     2.008    pt/genblk1[2].rx/PhaseAlignX/pEyeOpenRst
    SLICE_X3Y51          LUT2 (Prop_lut2_I1_O)        0.124     2.132 r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap[5]_i_1__1/O
                         net (fo=5, routed)           0.323     2.455    pt/genblk1[2].rx/PhaseAlignX/pCenterTap[5]_i_1__1_n_0
    SLICE_X1Y51          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    10.133    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    11.051 r  pt/bufr_des/O
                         net (fo=312, routed)         0.713    11.764    pt/genblk1[2].rx/PhaseAlignX/clk1x_des
    SLICE_X1Y51          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[2]/C
                         clock pessimism              0.501    12.265    
                         clock uncertainty           -0.065    12.200    
    SLICE_X1Y51          FDRE (Setup_fdre_C_CE)      -0.205    11.995    pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[2]
  -------------------------------------------------------------------
                         required time                         11.995    
                         arrival time                          -2.455    
  -------------------------------------------------------------------
                         slack                                  9.540    

Slack (MET) :             9.540ns  (required time - arrival time)
  Source:                 pt/genblk1[2].rx/PhaseAlignX/pState_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_des rise@14.286ns - clk1x_des rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 1.316ns (29.648%)  route 3.123ns (70.352%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.522ns = ( 11.764 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.984ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -3.716    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.982    -2.734 r  pt/bufr_des/O
                         net (fo=312, routed)         0.750    -1.984    pt/genblk1[2].rx/PhaseAlignX/clk1x_des
    SLICE_X5Y51          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pState_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.419    -1.565 f  pt/genblk1[2].rx/PhaseAlignX/pState_reg[9]/Q
                         net (fo=9, routed)           0.977    -0.587    pt/genblk1[2].rx/PhaseAlignX/pState[9]
    SLICE_X5Y52          LUT5 (Prop_lut5_I1_O)        0.297    -0.290 f  pt/genblk1[2].rx/PhaseAlignX/pState[10]_i_4__1/O
                         net (fo=6, routed)           0.638     0.348    pt/genblk1[2].rx/PhaseAlignX/pState[10]_i_4__1_n_0
    SLICE_X4Y53          LUT5 (Prop_lut5_I4_O)        0.150     0.498 f  pt/genblk1[2].rx/PhaseAlignX/pFoundJtrFlag_i_2__0/O
                         net (fo=3, routed)           0.587     1.085    pt/genblk1[2].rx/PhaseAlignX/pFoundJtrFlag_i_2__0_n_0
    SLICE_X4Y51          LUT4 (Prop_lut4_I3_O)        0.326     1.411 r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap[5]_i_3__1/O
                         net (fo=12, routed)          0.597     2.008    pt/genblk1[2].rx/PhaseAlignX/pEyeOpenRst
    SLICE_X3Y51          LUT2 (Prop_lut2_I1_O)        0.124     2.132 r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap[5]_i_1__1/O
                         net (fo=5, routed)           0.323     2.455    pt/genblk1[2].rx/PhaseAlignX/pCenterTap[5]_i_1__1_n_0
    SLICE_X1Y51          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    10.133    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    11.051 r  pt/bufr_des/O
                         net (fo=312, routed)         0.713    11.764    pt/genblk1[2].rx/PhaseAlignX/clk1x_des
    SLICE_X1Y51          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[3]/C
                         clock pessimism              0.501    12.265    
                         clock uncertainty           -0.065    12.200    
    SLICE_X1Y51          FDRE (Setup_fdre_C_CE)      -0.205    11.995    pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[3]
  -------------------------------------------------------------------
                         required time                         11.995    
                         arrival time                          -2.455    
  -------------------------------------------------------------------
                         slack                                  9.540    

Slack (MET) :             9.540ns  (required time - arrival time)
  Source:                 pt/genblk1[2].rx/PhaseAlignX/pState_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_des rise@14.286ns - clk1x_des rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 1.316ns (29.648%)  route 3.123ns (70.352%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.522ns = ( 11.764 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.984ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -3.716    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.982    -2.734 r  pt/bufr_des/O
                         net (fo=312, routed)         0.750    -1.984    pt/genblk1[2].rx/PhaseAlignX/clk1x_des
    SLICE_X5Y51          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pState_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.419    -1.565 f  pt/genblk1[2].rx/PhaseAlignX/pState_reg[9]/Q
                         net (fo=9, routed)           0.977    -0.587    pt/genblk1[2].rx/PhaseAlignX/pState[9]
    SLICE_X5Y52          LUT5 (Prop_lut5_I1_O)        0.297    -0.290 f  pt/genblk1[2].rx/PhaseAlignX/pState[10]_i_4__1/O
                         net (fo=6, routed)           0.638     0.348    pt/genblk1[2].rx/PhaseAlignX/pState[10]_i_4__1_n_0
    SLICE_X4Y53          LUT5 (Prop_lut5_I4_O)        0.150     0.498 f  pt/genblk1[2].rx/PhaseAlignX/pFoundJtrFlag_i_2__0/O
                         net (fo=3, routed)           0.587     1.085    pt/genblk1[2].rx/PhaseAlignX/pFoundJtrFlag_i_2__0_n_0
    SLICE_X4Y51          LUT4 (Prop_lut4_I3_O)        0.326     1.411 r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap[5]_i_3__1/O
                         net (fo=12, routed)          0.597     2.008    pt/genblk1[2].rx/PhaseAlignX/pEyeOpenRst
    SLICE_X3Y51          LUT2 (Prop_lut2_I1_O)        0.124     2.132 r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap[5]_i_1__1/O
                         net (fo=5, routed)           0.323     2.455    pt/genblk1[2].rx/PhaseAlignX/pCenterTap[5]_i_1__1_n_0
    SLICE_X1Y51          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    10.133    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    11.051 r  pt/bufr_des/O
                         net (fo=312, routed)         0.713    11.764    pt/genblk1[2].rx/PhaseAlignX/clk1x_des
    SLICE_X1Y51          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[4]/C
                         clock pessimism              0.501    12.265    
                         clock uncertainty           -0.065    12.200    
    SLICE_X1Y51          FDRE (Setup_fdre_C_CE)      -0.205    11.995    pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[4]
  -------------------------------------------------------------------
                         required time                         11.995    
                         arrival time                          -2.455    
  -------------------------------------------------------------------
                         slack                                  9.540    

Slack (MET) :             9.540ns  (required time - arrival time)
  Source:                 pt/genblk1[2].rx/PhaseAlignX/pState_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_des rise@14.286ns - clk1x_des rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 1.316ns (29.648%)  route 3.123ns (70.352%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.522ns = ( 11.764 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.984ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -3.716    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.982    -2.734 r  pt/bufr_des/O
                         net (fo=312, routed)         0.750    -1.984    pt/genblk1[2].rx/PhaseAlignX/clk1x_des
    SLICE_X5Y51          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pState_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.419    -1.565 f  pt/genblk1[2].rx/PhaseAlignX/pState_reg[9]/Q
                         net (fo=9, routed)           0.977    -0.587    pt/genblk1[2].rx/PhaseAlignX/pState[9]
    SLICE_X5Y52          LUT5 (Prop_lut5_I1_O)        0.297    -0.290 f  pt/genblk1[2].rx/PhaseAlignX/pState[10]_i_4__1/O
                         net (fo=6, routed)           0.638     0.348    pt/genblk1[2].rx/PhaseAlignX/pState[10]_i_4__1_n_0
    SLICE_X4Y53          LUT5 (Prop_lut5_I4_O)        0.150     0.498 f  pt/genblk1[2].rx/PhaseAlignX/pFoundJtrFlag_i_2__0/O
                         net (fo=3, routed)           0.587     1.085    pt/genblk1[2].rx/PhaseAlignX/pFoundJtrFlag_i_2__0_n_0
    SLICE_X4Y51          LUT4 (Prop_lut4_I3_O)        0.326     1.411 r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap[5]_i_3__1/O
                         net (fo=12, routed)          0.597     2.008    pt/genblk1[2].rx/PhaseAlignX/pEyeOpenRst
    SLICE_X3Y51          LUT2 (Prop_lut2_I1_O)        0.124     2.132 r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap[5]_i_1__1/O
                         net (fo=5, routed)           0.323     2.455    pt/genblk1[2].rx/PhaseAlignX/pCenterTap[5]_i_1__1_n_0
    SLICE_X1Y51          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    10.133    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    11.051 r  pt/bufr_des/O
                         net (fo=312, routed)         0.713    11.764    pt/genblk1[2].rx/PhaseAlignX/clk1x_des
    SLICE_X1Y51          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[5]/C
                         clock pessimism              0.501    12.265    
                         clock uncertainty           -0.065    12.200    
    SLICE_X1Y51          FDRE (Setup_fdre_C_CE)      -0.205    11.995    pt/genblk1[2].rx/PhaseAlignX/pCenterTap_reg[5]
  -------------------------------------------------------------------
                         required time                         11.995    
                         arrival time                          -2.455    
  -------------------------------------------------------------------
                         slack                                  9.540    

Slack (MET) :             9.566ns  (required time - arrival time)
  Source:                 pt/genblk1[2].rx/PhaseAlignX/pState_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/genblk1[2].rx/PhaseAlignX/pFoundEyeFlag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_des rise@14.286ns - clk1x_des rise@0.000ns)
  Data Path Delay:        4.647ns  (logic 1.552ns (33.400%)  route 3.095ns (66.600%))
  Logic Levels:           4  (LUT3=1 LUT5=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.522ns = ( 11.764 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.984ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -3.716    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.982    -2.734 r  pt/bufr_des/O
                         net (fo=312, routed)         0.750    -1.984    pt/genblk1[2].rx/PhaseAlignX/clk1x_des
    SLICE_X5Y51          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pState_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.419    -1.565 r  pt/genblk1[2].rx/PhaseAlignX/pState_reg[9]/Q
                         net (fo=9, routed)           0.977    -0.587    pt/genblk1[2].rx/PhaseAlignX/pState[9]
    SLICE_X5Y52          LUT5 (Prop_lut5_I1_O)        0.297    -0.290 r  pt/genblk1[2].rx/PhaseAlignX/pState[10]_i_4__1/O
                         net (fo=6, routed)           0.638     0.348    pt/genblk1[2].rx/PhaseAlignX/pState[10]_i_4__1_n_0
    SLICE_X4Y53          LUT5 (Prop_lut5_I4_O)        0.150     0.498 r  pt/genblk1[2].rx/PhaseAlignX/pFoundJtrFlag_i_2__0/O
                         net (fo=3, routed)           1.011     1.508    pt/genblk1[2].rx/PhaseAlignX/pFoundJtrFlag_i_2__0_n_0
    SLICE_X4Y51          LUT3 (Prop_lut3_I2_O)        0.354     1.862 f  pt/genblk1[2].rx/PhaseAlignX/pIDLY_LD_i_1__1/O
                         net (fo=2, routed)           0.469     2.331    pt/genblk1[2].rx/PhaseAlignX/pIDLY_LD_i_1__1_n_0
    SLICE_X3Y50          LUT5 (Prop_lut5_I4_O)        0.332     2.663 r  pt/genblk1[2].rx/PhaseAlignX/pFoundEyeFlag_i_1__1/O
                         net (fo=1, routed)           0.000     2.663    pt/genblk1[2].rx/PhaseAlignX/pFoundEyeFlag_i_1__1_n_0
    SLICE_X3Y50          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pFoundEyeFlag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    10.133    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    11.051 r  pt/bufr_des/O
                         net (fo=312, routed)         0.713    11.764    pt/genblk1[2].rx/PhaseAlignX/clk1x_des
    SLICE_X3Y50          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pFoundEyeFlag_reg/C
                         clock pessimism              0.501    12.265    
                         clock uncertainty           -0.065    12.200    
    SLICE_X3Y50          FDRE (Setup_fdre_C_D)        0.029    12.229    pt/genblk1[2].rx/PhaseAlignX/pFoundEyeFlag_reg
  -------------------------------------------------------------------
                         required time                         12.229    
                         arrival time                          -2.663    
  -------------------------------------------------------------------
                         slack                                  9.566    

Slack (MET) :             9.576ns  (required time - arrival time)
  Source:                 pt/genblk1[2].rx/PhaseAlignX/pState_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/genblk1[2].rx/PhaseAlignX/pIDLY_LD_reg/D
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_des rise@14.286ns - clk1x_des rise@0.000ns)
  Data Path Delay:        4.360ns  (logic 1.220ns (27.981%)  route 3.140ns (72.019%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.522ns = ( 11.764 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.984ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -3.716    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.982    -2.734 r  pt/bufr_des/O
                         net (fo=312, routed)         0.750    -1.984    pt/genblk1[2].rx/PhaseAlignX/clk1x_des
    SLICE_X5Y51          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pState_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.419    -1.565 f  pt/genblk1[2].rx/PhaseAlignX/pState_reg[9]/Q
                         net (fo=9, routed)           0.977    -0.587    pt/genblk1[2].rx/PhaseAlignX/pState[9]
    SLICE_X5Y52          LUT5 (Prop_lut5_I1_O)        0.297    -0.290 f  pt/genblk1[2].rx/PhaseAlignX/pState[10]_i_4__1/O
                         net (fo=6, routed)           0.638     0.348    pt/genblk1[2].rx/PhaseAlignX/pState[10]_i_4__1_n_0
    SLICE_X4Y53          LUT5 (Prop_lut5_I4_O)        0.150     0.498 f  pt/genblk1[2].rx/PhaseAlignX/pFoundJtrFlag_i_2__0/O
                         net (fo=3, routed)           1.011     1.508    pt/genblk1[2].rx/PhaseAlignX/pFoundJtrFlag_i_2__0_n_0
    SLICE_X4Y51          LUT3 (Prop_lut3_I2_O)        0.354     1.862 r  pt/genblk1[2].rx/PhaseAlignX/pIDLY_LD_i_1__1/O
                         net (fo=2, routed)           0.514     2.376    pt/genblk1[2].rx/PhaseAlignX/pIDLY_LD_i_1__1_n_0
    SLICE_X1Y52          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pIDLY_LD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    10.133    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    11.051 r  pt/bufr_des/O
                         net (fo=312, routed)         0.713    11.764    pt/genblk1[2].rx/PhaseAlignX/clk1x_des
    SLICE_X1Y52          FDRE                                         r  pt/genblk1[2].rx/PhaseAlignX/pIDLY_LD_reg/C
                         clock pessimism              0.501    12.265    
                         clock uncertainty           -0.065    12.200    
    SLICE_X1Y52          FDRE (Setup_fdre_C_D)       -0.248    11.952    pt/genblk1[2].rx/PhaseAlignX/pIDLY_LD_reg
  -------------------------------------------------------------------
                         required time                         11.952    
                         arrival time                          -2.376    
  -------------------------------------------------------------------
                         slack                                  9.576    

Slack (MET) :             9.636ns  (required time - arrival time)
  Source:                 pt/genblk1[1].rx/PhaseAlignX/pState_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/genblk1[1].rx/PhaseAlignX/pCenterTap_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_des rise@14.286ns - clk1x_des rise@0.000ns)
  Data Path Delay:        4.513ns  (logic 1.323ns (29.313%)  route 3.190ns (70.687%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.524ns = ( 11.762 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.987ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -3.716    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.982    -2.734 r  pt/bufr_des/O
                         net (fo=312, routed)         0.747    -1.987    pt/genblk1[1].rx/PhaseAlignX/clk1x_des
    SLICE_X0Y59          FDRE                                         r  pt/genblk1[1].rx/PhaseAlignX/pState_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.419    -1.568 f  pt/genblk1[1].rx/PhaseAlignX/pState_reg[8]/Q
                         net (fo=14, routed)          0.862    -0.706    pt/genblk1[1].rx/PhaseAlignX/pState[8]
    SLICE_X1Y58          LUT5 (Prop_lut5_I3_O)        0.296    -0.410 f  pt/genblk1[1].rx/PhaseAlignX/pState[10]_i_4__0/O
                         net (fo=6, routed)           1.038     0.628    pt/genblk1[1].rx/PhaseAlignX/pState[10]_i_4__0_n_0
    SLICE_X2Y60          LUT5 (Prop_lut5_I4_O)        0.153     0.781 f  pt/genblk1[1].rx/PhaseAlignX/pFoundJtrFlag_i_2/O
                         net (fo=3, routed)           0.304     1.084    pt/genblk1[1].rx/PhaseAlignX/pFoundJtrFlag_i_2_n_0
    SLICE_X2Y60          LUT4 (Prop_lut4_I3_O)        0.331     1.415 r  pt/genblk1[1].rx/PhaseAlignX/pCenterTap[5]_i_3__0/O
                         net (fo=12, routed)          0.798     2.213    pt/genblk1[1].rx/PhaseAlignX/pEyeOpenRst
    SLICE_X2Y57          LUT5 (Prop_lut5_I3_O)        0.124     2.337 r  pt/genblk1[1].rx/PhaseAlignX/pCenterTap[2]_i_1__0/O
                         net (fo=1, routed)           0.190     2.527    pt/genblk1[1].rx/PhaseAlignX/pCenterTap[2]_i_1__0_n_0
    SLICE_X3Y57          FDRE                                         r  pt/genblk1[1].rx/PhaseAlignX/pCenterTap_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    10.133    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    11.051 r  pt/bufr_des/O
                         net (fo=312, routed)         0.711    11.762    pt/genblk1[1].rx/PhaseAlignX/clk1x_des
    SLICE_X3Y57          FDRE                                         r  pt/genblk1[1].rx/PhaseAlignX/pCenterTap_reg[2]/C
                         clock pessimism              0.513    12.275    
                         clock uncertainty           -0.065    12.210    
    SLICE_X3Y57          FDRE (Setup_fdre_C_D)       -0.047    12.163    pt/genblk1[1].rx/PhaseAlignX/pCenterTap_reg[2]
  -------------------------------------------------------------------
                         required time                         12.163    
                         arrival time                          -2.527    
  -------------------------------------------------------------------
                         slack                                  9.636    

Slack (MET) :             9.651ns  (required time - arrival time)
  Source:                 pt/genblk1[1].rx/PhaseAlignX/pState_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/genblk1[1].rx/PhaseAlignX/pCenterTap_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_des rise@14.286ns - clk1x_des rise@0.000ns)
  Data Path Delay:        4.341ns  (logic 1.323ns (30.478%)  route 3.018ns (69.522%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.524ns = ( 11.762 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.987ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -3.716    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.982    -2.734 r  pt/bufr_des/O
                         net (fo=312, routed)         0.747    -1.987    pt/genblk1[1].rx/PhaseAlignX/clk1x_des
    SLICE_X0Y59          FDRE                                         r  pt/genblk1[1].rx/PhaseAlignX/pState_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.419    -1.568 f  pt/genblk1[1].rx/PhaseAlignX/pState_reg[8]/Q
                         net (fo=14, routed)          0.862    -0.706    pt/genblk1[1].rx/PhaseAlignX/pState[8]
    SLICE_X1Y58          LUT5 (Prop_lut5_I3_O)        0.296    -0.410 f  pt/genblk1[1].rx/PhaseAlignX/pState[10]_i_4__0/O
                         net (fo=6, routed)           1.038     0.628    pt/genblk1[1].rx/PhaseAlignX/pState[10]_i_4__0_n_0
    SLICE_X2Y60          LUT5 (Prop_lut5_I4_O)        0.153     0.781 f  pt/genblk1[1].rx/PhaseAlignX/pFoundJtrFlag_i_2/O
                         net (fo=3, routed)           0.304     1.084    pt/genblk1[1].rx/PhaseAlignX/pFoundJtrFlag_i_2_n_0
    SLICE_X2Y60          LUT4 (Prop_lut4_I3_O)        0.331     1.415 r  pt/genblk1[1].rx/PhaseAlignX/pCenterTap[5]_i_3__0/O
                         net (fo=12, routed)          0.341     1.756    pt/genblk1[1].rx/PhaseAlignX/pEyeOpenRst
    SLICE_X3Y58          LUT2 (Prop_lut2_I1_O)        0.124     1.880 r  pt/genblk1[1].rx/PhaseAlignX/pCenterTap[5]_i_1__0/O
                         net (fo=5, routed)           0.474     2.354    pt/genblk1[1].rx/PhaseAlignX/pCenterTap[5]_i_1__0_n_0
    SLICE_X3Y57          FDRE                                         r  pt/genblk1[1].rx/PhaseAlignX/pCenterTap_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    10.133    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    11.051 r  pt/bufr_des/O
                         net (fo=312, routed)         0.711    11.762    pt/genblk1[1].rx/PhaseAlignX/clk1x_des
    SLICE_X3Y57          FDRE                                         r  pt/genblk1[1].rx/PhaseAlignX/pCenterTap_reg[1]/C
                         clock pessimism              0.513    12.275    
                         clock uncertainty           -0.065    12.210    
    SLICE_X3Y57          FDRE (Setup_fdre_C_CE)      -0.205    12.005    pt/genblk1[1].rx/PhaseAlignX/pCenterTap_reg[1]
  -------------------------------------------------------------------
                         required time                         12.005    
                         arrival time                          -2.354    
  -------------------------------------------------------------------
                         slack                                  9.651    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 pt/cdc_fifo1/waddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo1/rwram/ram_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_des rise@0.000ns - clk1x_des rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.418%)  route 0.169ns (54.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -1.058    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270    -0.788 r  pt/bufr_des/O
                         net (fo=312, routed)         0.288    -0.500    pt/cdc_fifo1/clk1x_des
    SLICE_X9Y52          FDRE                                         r  pt/cdc_fifo1/waddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  pt/cdc_fifo1/waddr_reg[0]/Q
                         net (fo=8, routed)           0.169    -0.190    pt/cdc_fifo1/rwram/ram_reg_1[0]
    RAMB18_X0Y20         RAMB18E1                                     r  pt/cdc_fifo1/rwram/ram_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -1.714    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431    -1.283 r  pt/bufr_des/O
                         net (fo=312, routed)         0.365    -0.917    pt/cdc_fifo1/rwram/clk1x_des
    RAMB18_X0Y20         RAMB18E1                                     r  pt/cdc_fifo1/rwram/ram_reg/CLKBWRCLK
                         clock pessimism              0.475    -0.442    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.259    pt/cdc_fifo1/rwram/ram_reg
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 pt/genblk1[1].rx/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/genblk1[1].rx/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_des rise@0.000ns - clk1x_des rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.986ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -1.058    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270    -0.788 r  pt/bufr_des/O
                         net (fo=312, routed)         0.264    -0.524    pt/genblk1[1].rx/SyncBaseOvf/SyncAsyncx/clk1x_des
    SLICE_X7Y58          FDCE                                         r  pt/genblk1[1].rx/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  pt/genblk1[1].rx/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.327    pt/genblk1[1].rx/SyncBaseOvf/SyncAsyncx/oSyncStages[0]
    SLICE_X7Y58          FDCE                                         r  pt/genblk1[1].rx/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -1.714    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431    -1.283 r  pt/bufr_des/O
                         net (fo=312, routed)         0.297    -0.986    pt/genblk1[1].rx/SyncBaseOvf/SyncAsyncx/clk1x_des
    SLICE_X7Y58          FDCE                                         r  pt/genblk1[1].rx/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.461    -0.524    
    SLICE_X7Y58          FDCE (Hold_fdce_C_D)         0.075    -0.449    pt/genblk1[1].rx/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 pt/genblk1[0].rx/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/genblk1[0].rx/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_des rise@0.000ns - clk1x_des rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.001ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -1.058    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270    -0.788 r  pt/bufr_des/O
                         net (fo=312, routed)         0.252    -0.536    pt/genblk1[0].rx/SyncBaseOvf/SyncAsyncx/clk1x_des
    SLICE_X4Y75          FDCE                                         r  pt/genblk1[0].rx/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  pt/genblk1[0].rx/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.330    pt/genblk1[0].rx/SyncBaseOvf/SyncAsyncx/oSyncStages[0]
    SLICE_X4Y75          FDCE                                         r  pt/genblk1[0].rx/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -1.714    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431    -1.283 r  pt/bufr_des/O
                         net (fo=312, routed)         0.282    -1.001    pt/genblk1[0].rx/SyncBaseOvf/SyncAsyncx/clk1x_des
    SLICE_X4Y75          FDCE                                         r  pt/genblk1[0].rx/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.464    -0.536    
    SLICE_X4Y75          FDCE (Hold_fdce_C_D)         0.075    -0.461    pt/genblk1[0].rx/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 pt/genblk1[2].rx/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/genblk1[2].rx/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_des rise@0.000ns - clk1x_des rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.985ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -1.058    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270    -0.788 r  pt/bufr_des/O
                         net (fo=312, routed)         0.265    -0.523    pt/genblk1[2].rx/SyncBaseOvf/SyncAsyncx/clk1x_des
    SLICE_X4Y54          FDCE                                         r  pt/genblk1[2].rx/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  pt/genblk1[2].rx/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.317    pt/genblk1[2].rx/SyncBaseOvf/SyncAsyncx/oSyncStages[0]
    SLICE_X4Y54          FDCE                                         r  pt/genblk1[2].rx/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -1.714    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431    -1.283 r  pt/bufr_des/O
                         net (fo=312, routed)         0.298    -0.985    pt/genblk1[2].rx/SyncBaseOvf/SyncAsyncx/clk1x_des
    SLICE_X4Y54          FDCE                                         r  pt/genblk1[2].rx/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.461    -0.523    
    SLICE_X4Y54          FDCE (Hold_fdce_C_D)         0.075    -0.448    pt/genblk1[2].rx/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 pt/genblk1[2].rx/pAlignErr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/genblk1[2].rx/pBitslip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_des rise@0.000ns - clk1x_des rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.985ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -1.058    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270    -0.788 r  pt/bufr_des/O
                         net (fo=312, routed)         0.265    -0.523    pt/genblk1[2].rx/clk1x_des
    SLICE_X7Y54          FDRE                                         r  pt/genblk1[2].rx/pAlignErr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  pt/genblk1[2].rx/pAlignErr_q_reg/Q
                         net (fo=1, routed)           0.087    -0.295    pt/genblk1[2].rx/PhaseAlignX/pAlignErr_q
    SLICE_X6Y54          LUT2 (Prop_lut2_I1_O)        0.045    -0.250 r  pt/genblk1[2].rx/PhaseAlignX/pBitslip_i_1__1/O
                         net (fo=1, routed)           0.000    -0.250    pt/genblk1[2].rx/PhaseAlignX_n_6
    SLICE_X6Y54          FDRE                                         r  pt/genblk1[2].rx/pBitslip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -1.714    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431    -1.283 r  pt/bufr_des/O
                         net (fo=312, routed)         0.298    -0.985    pt/genblk1[2].rx/clk1x_des
    SLICE_X6Y54          FDRE                                         r  pt/genblk1[2].rx/pBitslip_reg/C
                         clock pessimism              0.474    -0.510    
    SLICE_X6Y54          FDRE (Hold_fdre_C_D)         0.120    -0.390    pt/genblk1[2].rx/pBitslip_reg
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 pt/genblk1[0].rx/PhaseAlignX/pCenterTap_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/genblk1[0].rx/PhaseAlignX/pDelayCenter_reg/D
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_des rise@0.000ns - clk1x_des rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.086%)  route 0.065ns (25.914%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.996ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -1.058    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270    -0.788 r  pt/bufr_des/O
                         net (fo=312, routed)         0.256    -0.532    pt/genblk1[0].rx/PhaseAlignX/clk1x_des
    SLICE_X0Y79          FDRE                                         r  pt/genblk1[0].rx/PhaseAlignX/pCenterTap_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  pt/genblk1[0].rx/PhaseAlignX/pCenterTap_reg[5]/Q
                         net (fo=2, routed)           0.065    -0.326    pt/genblk1[0].rx/PhaseAlignX/pCenterTap_reg_n_0_[5]
    SLICE_X1Y79          LUT5 (Prop_lut5_I1_O)        0.045    -0.281 r  pt/genblk1[0].rx/PhaseAlignX/pDelayCenter_i_1/O
                         net (fo=1, routed)           0.000    -0.281    pt/genblk1[0].rx/PhaseAlignX/pDelayCenter_i_1_n_0
    SLICE_X1Y79          FDRE                                         r  pt/genblk1[0].rx/PhaseAlignX/pDelayCenter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -1.714    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431    -1.283 r  pt/bufr_des/O
                         net (fo=312, routed)         0.287    -0.996    pt/genblk1[0].rx/PhaseAlignX/clk1x_des
    SLICE_X1Y79          FDRE                                         r  pt/genblk1[0].rx/PhaseAlignX/pDelayCenter_reg/C
                         clock pessimism              0.476    -0.519    
    SLICE_X1Y79          FDRE (Hold_fdre_C_D)         0.091    -0.428    pt/genblk1[0].rx/PhaseAlignX/pDelayCenter_reg
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 pt/cdc_fifo1/waddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo1/rwram/ram_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_des rise@0.000ns - clk1x_des rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.967%)  route 0.251ns (64.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -1.058    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270    -0.788 r  pt/bufr_des/O
                         net (fo=312, routed)         0.288    -0.500    pt/cdc_fifo1/clk1x_des
    SLICE_X9Y52          FDRE                                         r  pt/cdc_fifo1/waddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  pt/cdc_fifo1/waddr_reg[1]/Q
                         net (fo=7, routed)           0.251    -0.108    pt/cdc_fifo1/rwram/ram_reg_1[1]
    RAMB18_X0Y20         RAMB18E1                                     r  pt/cdc_fifo1/rwram/ram_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -1.714    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431    -1.283 r  pt/bufr_des/O
                         net (fo=312, routed)         0.365    -0.917    pt/cdc_fifo1/rwram/clk1x_des
    RAMB18_X0Y20         RAMB18E1                                     r  pt/cdc_fifo1/rwram/ram_reg/CLKBWRCLK
                         clock pessimism              0.475    -0.442    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.259    pt/cdc_fifo1/rwram/ram_reg
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 pt/genblk1[0].rx/pBitslipCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/genblk1[0].rx/pAlignRst_reg/D
                            (rising edge-triggered cell FDPE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_des rise@0.000ns - clk1x_des rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.997ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -1.058    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270    -0.788 r  pt/bufr_des/O
                         net (fo=312, routed)         0.255    -0.533    pt/genblk1[0].rx/clk1x_des
    SLICE_X3Y71          FDRE                                         r  pt/genblk1[0].rx/pBitslipCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  pt/genblk1[0].rx/pBitslipCnt_reg[0]/Q
                         net (fo=3, routed)           0.098    -0.294    pt/genblk1[0].rx/pBitslipCnt[0]
    SLICE_X2Y71          LUT5 (Prop_lut5_I3_O)        0.045    -0.249 r  pt/genblk1[0].rx/pAlignRst_i_1/O
                         net (fo=1, routed)           0.000    -0.249    pt/genblk1[0].rx/pAlignRst_i_1_n_0
    SLICE_X2Y71          FDPE                                         r  pt/genblk1[0].rx/pAlignRst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -1.714    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431    -1.283 r  pt/bufr_des/O
                         net (fo=312, routed)         0.286    -0.997    pt/genblk1[0].rx/clk1x_des
    SLICE_X2Y71          FDPE                                         r  pt/genblk1[0].rx/pAlignRst_reg/C
                         clock pessimism              0.476    -0.520    
    SLICE_X2Y71          FDPE (Hold_fdpe_C_D)         0.120    -0.400    pt/genblk1[0].rx/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 pt/cdc_fifo1/waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo1/rwram/ram_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_des rise@0.000ns - clk1x_des rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.148ns (43.527%)  route 0.192ns (56.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -1.058    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270    -0.788 r  pt/bufr_des/O
                         net (fo=312, routed)         0.288    -0.500    pt/cdc_fifo1/clk1x_des
    SLICE_X8Y52          FDRE                                         r  pt/cdc_fifo1/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.148    -0.352 r  pt/cdc_fifo1/waddr_reg[3]/Q
                         net (fo=7, routed)           0.192    -0.160    pt/cdc_fifo1/rwram/ram_reg_1[3]
    RAMB18_X0Y20         RAMB18E1                                     r  pt/cdc_fifo1/rwram/ram_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -1.714    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431    -1.283 r  pt/bufr_des/O
                         net (fo=312, routed)         0.365    -0.917    pt/cdc_fifo1/rwram/clk1x_des
    RAMB18_X0Y20         RAMB18E1                                     r  pt/cdc_fifo1/rwram/ram_reg/CLKBWRCLK
                         clock pessimism              0.475    -0.442    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.130    -0.312    pt/cdc_fifo1/rwram/ram_reg
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 pt/rch_des_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo1/rwram/ram_reg/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_des rise@0.000ns - clk1x_des rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.141ns (25.304%)  route 0.416ns (74.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -1.058    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270    -0.788 r  pt/bufr_des/O
                         net (fo=312, routed)         0.265    -0.523    pt/clk1x_des
    SLICE_X1Y53          FDRE                                         r  pt/rch_des_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  pt/rch_des_reg[18]/Q
                         net (fo=1, routed)           0.416     0.034    pt/cdc_fifo1/rwram/ram_reg_2[8]
    RAMB18_X0Y20         RAMB18E1                                     r  pt/cdc_fifo1/rwram/ram_reg/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -1.714    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431    -1.283 r  pt/bufr_des/O
                         net (fo=312, routed)         0.365    -0.917    pt/cdc_fifo1/rwram/clk1x_des
    RAMB18_X0Y20         RAMB18E1                                     r  pt/cdc_fifo1/rwram/ram_reg/CLKBWRCLK
                         clock pessimism              0.494    -0.423    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                      0.296    -0.127    pt/cdc_fifo1/rwram/ram_reg
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                           0.034    
  -------------------------------------------------------------------
                         slack                                  0.161    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1x_des
Waveform(ns):       { 0.000 5.714 }
Period(ns):         14.286
Sources:            { pt/bufr_des/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         14.286      11.710     RAMB18_X0Y20  pt/cdc_fifo1/rwram/ram_reg/CLKBWRCLK
Min Period        n/a     IDELAYE2/C          n/a            2.360         14.286      11.926     IDELAY_X0Y78  pt/genblk1[0].rx/InputSERDES_X/InputDelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         14.286      11.926     IDELAY_X0Y54  pt/genblk1[1].rx/InputSERDES_X/InputDelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         14.286      11.926     IDELAY_X0Y52  pt/genblk1[2].rx/InputSERDES_X/InputDelay/C
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         14.286      12.619     ILOGIC_X0Y78  pt/genblk1[0].rx/InputSERDES_X/DeserializerMaster/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         14.286      12.619     ILOGIC_X0Y77  pt/genblk1[0].rx/InputSERDES_X/DeserializerSlave/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         14.286      12.619     ILOGIC_X0Y54  pt/genblk1[1].rx/InputSERDES_X/DeserializerMaster/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         14.286      12.619     ILOGIC_X0Y53  pt/genblk1[1].rx/InputSERDES_X/DeserializerSlave/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         14.286      12.619     ILOGIC_X0Y52  pt/genblk1[2].rx/InputSERDES_X/DeserializerMaster/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         14.286      12.619     ILOGIC_X0Y51  pt/genblk1[2].rx/InputSERDES_X/DeserializerSlave/CLKDIV
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.572       8.072      SLICE_X9Y50   pt/cdc_fifo1/filled_w_reg_inv/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.572       8.072      SLICE_X9Y50   pt/cdc_fifo1/raddr_bin_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.572       8.072      SLICE_X9Y50   pt/cdc_fifo1/raddr_bin_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.572       8.072      SLICE_X8Y50   pt/cdc_fifo1/raddr_bin_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.572       8.072      SLICE_X10Y50  pt/cdc_fifo1/raddr_bin_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.572       8.072      SLICE_X10Y50  pt/cdc_fifo1/raddr_bin_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.572       8.072      SLICE_X9Y50   pt/cdc_fifo1/raddr_bin_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.572       8.072      SLICE_X10Y50  pt/cdc_fifo1/raddr_bin_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.572       8.072      SLICE_X8Y50   pt/cdc_fifo1/raddr_bin_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.572       8.072      SLICE_X9Y52   pt/cdc_fifo1/raddr_gray_sync_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.714       5.214      SLICE_X10Y50  pt/cdc_fifo1/raddr_bin_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.714       5.214      SLICE_X10Y50  pt/cdc_fifo1/raddr_bin_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.714       5.214      SLICE_X10Y50  pt/cdc_fifo1/raddr_bin_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.714       5.214      SLICE_X5Y52   pt/cdc_fifo1/raddr_gray_sync_reg[0][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.714       5.214      SLICE_X4Y50   pt/cdc_fifo1/raddr_gray_sync_reg[0][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.714       5.214      SLICE_X11Y52  pt/cdc_fifo1/raddr_gray_sync_reg[0][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.714       5.214      SLICE_X4Y50   pt/cdc_fifo1/raddr_gray_sync_reg[0][7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.714       5.214      SLICE_X10Y52  pt/cdc_fifo1/raddr_gray_sync_reg[1][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.714       5.214      SLICE_X6Y52   pt/cdc_fifo1/raddr_gray_sync_reg[1][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.714       5.214      SLICE_X10Y52  pt/cdc_fifo1/raddr_gray_sync_reg[1][3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        4.119ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.893ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.119ns  (required time - arrival time)
  Source:                 me/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            me/yenc/gen_dsp[13].dsp/P_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_clk_wiz_1 rise@14.286ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        9.592ns  (logic 0.580ns (6.047%)  route 9.012ns (93.953%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.918ns = ( 12.368 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.418ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.074    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.978 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.560    -1.418    me/clk_out1
    SLICE_X40Y33         FDRE                                         r  me/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.962 r  me/y_reg[2]/Q
                         net (fo=195, routed)         8.333     7.371    me/yenc/gen_dsp[13].dsp/sel[3]
    SLICE_X12Y83         LUT4 (Prop_lut4_I3_O)        0.124     7.495 r  me/yenc/gen_dsp[13].dsp/g0_b7__4/O
                         net (fo=11, routed)          0.678     8.174    me/yenc/gen_dsp[13].dsp/gen_dsp[13].coscos[7]
    DSP48_X0Y32          DSP48E1                                      r  me/yenc/gen_dsp[13].dsp/P_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.760    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.851 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.517    12.368    me/yenc/gen_dsp[13].dsp/clk_out1
    DSP48_X0Y32          DSP48E1                                      r  me/yenc/gen_dsp[13].dsp/P_reg/CLK
                         clock pessimism              0.457    12.825    
                         clock uncertainty           -0.082    12.743    
    DSP48_X0Y32          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.450    12.293    me/yenc/gen_dsp[13].dsp/P_reg
  -------------------------------------------------------------------
                         required time                         12.293    
                         arrival time                          -8.174    
  -------------------------------------------------------------------
                         slack                                  4.119    

Slack (MET) :             4.119ns  (required time - arrival time)
  Source:                 me/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            me/yenc/gen_dsp[13].dsp/P_reg/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_clk_wiz_1 rise@14.286ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        9.592ns  (logic 0.580ns (6.047%)  route 9.012ns (93.953%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.918ns = ( 12.368 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.418ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.074    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.978 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.560    -1.418    me/clk_out1
    SLICE_X40Y33         FDRE                                         r  me/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.962 r  me/y_reg[2]/Q
                         net (fo=195, routed)         8.333     7.371    me/yenc/gen_dsp[13].dsp/sel[3]
    SLICE_X12Y83         LUT4 (Prop_lut4_I3_O)        0.124     7.495 r  me/yenc/gen_dsp[13].dsp/g0_b7__4/O
                         net (fo=11, routed)          0.678     8.174    me/yenc/gen_dsp[13].dsp/gen_dsp[13].coscos[7]
    DSP48_X0Y32          DSP48E1                                      r  me/yenc/gen_dsp[13].dsp/P_reg/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.760    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.851 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.517    12.368    me/yenc/gen_dsp[13].dsp/clk_out1
    DSP48_X0Y32          DSP48E1                                      r  me/yenc/gen_dsp[13].dsp/P_reg/CLK
                         clock pessimism              0.457    12.825    
                         clock uncertainty           -0.082    12.743    
    DSP48_X0Y32          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.450    12.293    me/yenc/gen_dsp[13].dsp/P_reg
  -------------------------------------------------------------------
                         required time                         12.293    
                         arrival time                          -8.174    
  -------------------------------------------------------------------
                         slack                                  4.119    

Slack (MET) :             4.132ns  (required time - arrival time)
  Source:                 me/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            me/yenc/gen_dsp[13].dsp/P_reg/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_clk_wiz_1 rise@14.286ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        9.579ns  (logic 0.580ns (6.055%)  route 8.999ns (93.945%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.918ns = ( 12.368 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.418ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.074    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.978 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.560    -1.418    me/clk_out1
    SLICE_X40Y33         FDRE                                         r  me/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.962 r  me/y_reg[2]/Q
                         net (fo=195, routed)         8.333     7.371    me/yenc/gen_dsp[13].dsp/sel[3]
    SLICE_X12Y83         LUT4 (Prop_lut4_I3_O)        0.124     7.495 r  me/yenc/gen_dsp[13].dsp/g0_b7__4/O
                         net (fo=11, routed)          0.665     8.161    me/yenc/gen_dsp[13].dsp/gen_dsp[13].coscos[7]
    DSP48_X0Y32          DSP48E1                                      r  me/yenc/gen_dsp[13].dsp/P_reg/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.760    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.851 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.517    12.368    me/yenc/gen_dsp[13].dsp/clk_out1
    DSP48_X0Y32          DSP48E1                                      r  me/yenc/gen_dsp[13].dsp/P_reg/CLK
                         clock pessimism              0.457    12.825    
                         clock uncertainty           -0.082    12.743    
    DSP48_X0Y32          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.450    12.293    me/yenc/gen_dsp[13].dsp/P_reg
  -------------------------------------------------------------------
                         required time                         12.293    
                         arrival time                          -8.161    
  -------------------------------------------------------------------
                         slack                                  4.132    

Slack (MET) :             4.152ns  (required time - arrival time)
  Source:                 me/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            me/yenc/gen_dsp[13].dsp/P_reg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_clk_wiz_1 rise@14.286ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        9.559ns  (logic 0.580ns (6.068%)  route 8.979ns (93.932%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.918ns = ( 12.368 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.418ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.074    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.978 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.560    -1.418    me/clk_out1
    SLICE_X40Y33         FDRE                                         r  me/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.962 r  me/y_reg[2]/Q
                         net (fo=195, routed)         8.333     7.371    me/yenc/gen_dsp[13].dsp/sel[3]
    SLICE_X12Y83         LUT4 (Prop_lut4_I3_O)        0.124     7.495 r  me/yenc/gen_dsp[13].dsp/g0_b7__4/O
                         net (fo=11, routed)          0.645     8.141    me/yenc/gen_dsp[13].dsp/gen_dsp[13].coscos[7]
    DSP48_X0Y32          DSP48E1                                      r  me/yenc/gen_dsp[13].dsp/P_reg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.760    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.851 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.517    12.368    me/yenc/gen_dsp[13].dsp/clk_out1
    DSP48_X0Y32          DSP48E1                                      r  me/yenc/gen_dsp[13].dsp/P_reg/CLK
                         clock pessimism              0.457    12.825    
                         clock uncertainty           -0.082    12.743    
    DSP48_X0Y32          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.450    12.293    me/yenc/gen_dsp[13].dsp/P_reg
  -------------------------------------------------------------------
                         required time                         12.293    
                         arrival time                          -8.141    
  -------------------------------------------------------------------
                         slack                                  4.152    

Slack (MET) :             4.159ns  (required time - arrival time)
  Source:                 me/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            me/yenc/gen_dsp[13].dsp/P_reg/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_clk_wiz_1 rise@14.286ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        9.552ns  (logic 0.580ns (6.072%)  route 8.972ns (93.928%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.918ns = ( 12.368 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.418ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.074    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.978 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.560    -1.418    me/clk_out1
    SLICE_X40Y33         FDRE                                         r  me/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.962 r  me/y_reg[2]/Q
                         net (fo=195, routed)         8.333     7.371    me/yenc/gen_dsp[13].dsp/sel[3]
    SLICE_X12Y83         LUT4 (Prop_lut4_I3_O)        0.124     7.495 r  me/yenc/gen_dsp[13].dsp/g0_b7__4/O
                         net (fo=11, routed)          0.638     8.134    me/yenc/gen_dsp[13].dsp/gen_dsp[13].coscos[7]
    DSP48_X0Y32          DSP48E1                                      r  me/yenc/gen_dsp[13].dsp/P_reg/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.760    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.851 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.517    12.368    me/yenc/gen_dsp[13].dsp/clk_out1
    DSP48_X0Y32          DSP48E1                                      r  me/yenc/gen_dsp[13].dsp/P_reg/CLK
                         clock pessimism              0.457    12.825    
                         clock uncertainty           -0.082    12.743    
    DSP48_X0Y32          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.450    12.293    me/yenc/gen_dsp[13].dsp/P_reg
  -------------------------------------------------------------------
                         required time                         12.293    
                         arrival time                          -8.134    
  -------------------------------------------------------------------
                         slack                                  4.159    

Slack (MET) :             4.201ns  (required time - arrival time)
  Source:                 me/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            me/yenc/gen_dsp[13].dsp/P_reg/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_clk_wiz_1 rise@14.286ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        9.510ns  (logic 0.580ns (6.099%)  route 8.930ns (93.901%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.918ns = ( 12.368 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.418ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.074    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.978 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.560    -1.418    me/clk_out1
    SLICE_X40Y33         FDRE                                         r  me/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.962 r  me/y_reg[2]/Q
                         net (fo=195, routed)         8.333     7.371    me/yenc/gen_dsp[13].dsp/sel[3]
    SLICE_X12Y83         LUT4 (Prop_lut4_I3_O)        0.124     7.495 r  me/yenc/gen_dsp[13].dsp/g0_b7__4/O
                         net (fo=11, routed)          0.597     8.092    me/yenc/gen_dsp[13].dsp/gen_dsp[13].coscos[7]
    DSP48_X0Y32          DSP48E1                                      r  me/yenc/gen_dsp[13].dsp/P_reg/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.760    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.851 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.517    12.368    me/yenc/gen_dsp[13].dsp/clk_out1
    DSP48_X0Y32          DSP48E1                                      r  me/yenc/gen_dsp[13].dsp/P_reg/CLK
                         clock pessimism              0.457    12.825    
                         clock uncertainty           -0.082    12.743    
    DSP48_X0Y32          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450    12.293    me/yenc/gen_dsp[13].dsp/P_reg
  -------------------------------------------------------------------
                         required time                         12.293    
                         arrival time                          -8.092    
  -------------------------------------------------------------------
                         slack                                  4.201    

Slack (MET) :             4.209ns  (required time - arrival time)
  Source:                 me/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            me/yenc/gen_dsp[13].dsp/P_reg/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_clk_wiz_1 rise@14.286ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        9.502ns  (logic 0.580ns (6.104%)  route 8.922ns (93.896%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.918ns = ( 12.368 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.418ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.074    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.978 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.560    -1.418    me/clk_out1
    SLICE_X40Y33         FDRE                                         r  me/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.962 r  me/y_reg[2]/Q
                         net (fo=195, routed)         8.333     7.371    me/yenc/gen_dsp[13].dsp/sel[3]
    SLICE_X12Y83         LUT4 (Prop_lut4_I3_O)        0.124     7.495 r  me/yenc/gen_dsp[13].dsp/g0_b7__4/O
                         net (fo=11, routed)          0.589     8.084    me/yenc/gen_dsp[13].dsp/gen_dsp[13].coscos[7]
    DSP48_X0Y32          DSP48E1                                      r  me/yenc/gen_dsp[13].dsp/P_reg/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.760    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.851 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.517    12.368    me/yenc/gen_dsp[13].dsp/clk_out1
    DSP48_X0Y32          DSP48E1                                      r  me/yenc/gen_dsp[13].dsp/P_reg/CLK
                         clock pessimism              0.457    12.825    
                         clock uncertainty           -0.082    12.743    
    DSP48_X0Y32          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.450    12.293    me/yenc/gen_dsp[13].dsp/P_reg
  -------------------------------------------------------------------
                         required time                         12.293    
                         arrival time                          -8.084    
  -------------------------------------------------------------------
                         slack                                  4.209    

Slack (MET) :             4.279ns  (required time - arrival time)
  Source:                 me/pix_y_reg[5]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            me/yenc/gen_dsp[3].dsp/P_reg/D[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_clk_wiz_1 rise@14.286ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        9.311ns  (logic 0.478ns (5.134%)  route 8.833ns (94.866%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.902ns = ( 12.384 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.415ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.074    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.978 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.563    -1.415    me/clk_out1
    SLICE_X14Y33         FDRE                                         r  me/pix_y_reg[5]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         FDRE (Prop_fdre_C_Q)         0.478    -0.937 r  me/pix_y_reg[5]__0/Q
                         net (fo=28, routed)          8.833     7.896    me/yenc/gen_dsp[3].dsp/D[5]
    DSP48_X1Y8           DSP48E1                                      r  me/yenc/gen_dsp[3].dsp/P_reg/D[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.760    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.851 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.533    12.384    me/yenc/gen_dsp[3].dsp/clk_out1
    DSP48_X1Y8           DSP48E1                                      r  me/yenc/gen_dsp[3].dsp/P_reg/CLK
                         clock pessimism              0.464    12.848    
                         clock uncertainty           -0.082    12.766    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_D[5])
                                                     -0.590    12.176    me/yenc/gen_dsp[3].dsp/P_reg
  -------------------------------------------------------------------
                         required time                         12.176    
                         arrival time                          -7.896    
  -------------------------------------------------------------------
                         slack                                  4.279    

Slack (MET) :             4.312ns  (required time - arrival time)
  Source:                 me/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            me/yenc/gen_dsp[13].dsp/P_reg/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_clk_wiz_1 rise@14.286ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        9.399ns  (logic 0.580ns (6.171%)  route 8.819ns (93.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.918ns = ( 12.368 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.418ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.074    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.978 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.560    -1.418    me/clk_out1
    SLICE_X40Y33         FDRE                                         r  me/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.962 r  me/y_reg[2]/Q
                         net (fo=195, routed)         8.200     7.238    me/yenc/gen_dsp[13].dsp/sel[3]
    SLICE_X12Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.362 r  me/yenc/gen_dsp[13].dsp/g0_b3__2/O
                         net (fo=1, routed)           0.619     7.981    me/yenc/gen_dsp[13].dsp/gen_dsp[13].coscos[3]
    DSP48_X0Y32          DSP48E1                                      r  me/yenc/gen_dsp[13].dsp/P_reg/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.760    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.851 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.517    12.368    me/yenc/gen_dsp[13].dsp/clk_out1
    DSP48_X0Y32          DSP48E1                                      r  me/yenc/gen_dsp[13].dsp/P_reg/CLK
                         clock pessimism              0.457    12.825    
                         clock uncertainty           -0.082    12.743    
    DSP48_X0Y32          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -0.450    12.293    me/yenc/gen_dsp[13].dsp/P_reg
  -------------------------------------------------------------------
                         required time                         12.293    
                         arrival time                          -7.981    
  -------------------------------------------------------------------
                         slack                                  4.312    

Slack (MET) :             4.342ns  (required time - arrival time)
  Source:                 me/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            me/yenc/gen_dsp[13].dsp/P_reg/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_clk_wiz_1 rise@14.286ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        9.369ns  (logic 0.580ns (6.191%)  route 8.789ns (93.809%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.918ns = ( 12.368 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.418ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.074    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.978 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.560    -1.418    me/clk_out1
    SLICE_X40Y33         FDRE                                         r  me/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.962 r  me/y_reg[2]/Q
                         net (fo=195, routed)         8.333     7.371    me/yenc/gen_dsp[13].dsp/sel[3]
    SLICE_X12Y83         LUT4 (Prop_lut4_I3_O)        0.124     7.495 r  me/yenc/gen_dsp[13].dsp/g0_b7__4/O
                         net (fo=11, routed)          0.456     7.951    me/yenc/gen_dsp[13].dsp/gen_dsp[13].coscos[7]
    DSP48_X0Y32          DSP48E1                                      r  me/yenc/gen_dsp[13].dsp/P_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.760    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.851 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.517    12.368    me/yenc/gen_dsp[13].dsp/clk_out1
    DSP48_X0Y32          DSP48E1                                      r  me/yenc/gen_dsp[13].dsp/P_reg/CLK
                         clock pessimism              0.457    12.825    
                         clock uncertainty           -0.082    12.743    
    DSP48_X0Y32          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450    12.293    me/yenc/gen_dsp[13].dsp/P_reg
  -------------------------------------------------------------------
                         required time                         12.293    
                         arrival time                          -7.951    
  -------------------------------------------------------------------
                         slack                                  4.342    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 pt/cdc_fifo1/waddr_gray_sync_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pt/cdc_fifo1/waddr_gray_sync_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (47.964%)  route 0.178ns (52.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.686ns
    Source Clock Delay      (SCD):    -0.317ns
    Clock Pessimism Removal (CPR):    -0.647ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.932    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.906 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.590    -0.317    pt/cdc_fifo1/clk_out1
    SLICE_X6Y50          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.164    -0.153 r  pt/cdc_fifo1/waddr_gray_sync_reg[0][3]/Q
                         net (fo=1, routed)           0.178     0.025    pt/cdc_fifo1/waddr_gray_sync[0]_0[3]
    SLICE_X6Y49          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.582    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.553 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.867    -0.686    pt/cdc_fifo1/clk_out1
    SLICE_X6Y49          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[1][3]/C
                         clock pessimism              0.647    -0.040    
    SLICE_X6Y49          FDRE (Hold_fdre_C_D)         0.053     0.013    pt/cdc_fifo1/waddr_gray_sync_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 me/yenc/ac_huff_code0_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            me/yenc/elen_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.740%)  route 0.212ns (53.260%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.346ns
    Clock Pessimism Removal (CPR):    -0.647ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.932    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.906 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.561    -0.346    me/yenc/clk_out1
    SLICE_X45Y50         FDRE                                         r  me/yenc/ac_huff_code0_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.205 r  me/yenc/ac_huff_code0_reg[20]/Q
                         net (fo=2, routed)           0.212     0.007    me/yenc/ac_huff_code0_reg_n_0_[20]
    SLICE_X43Y47         LUT5 (Prop_lut5_I0_O)        0.045     0.052 r  me/yenc/elen[5]_i_2/O
                         net (fo=1, routed)           0.000     0.052    me/yenc/elen[5]_i_2_n_0
    SLICE_X43Y47         FDRE                                         r  me/yenc/elen_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.582    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.553 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.836    -0.717    me/yenc/clk_out1
    SLICE_X43Y47         FDRE                                         r  me/yenc/elen_reg[5]/C
                         clock pessimism              0.647    -0.071    
    SLICE_X43Y47         FDRE (Hold_fdre_C_D)         0.091     0.020    me/yenc/elen_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 me/cenc[1]/edata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            me/pre_edata_reg[2][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.576%)  route 0.215ns (60.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.348ns
    Clock Pessimism Removal (CPR):    -0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.932    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.906 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.559    -0.348    me/cenc[1]/clk_out1
    SLICE_X35Y52         FDRE                                         r  me/cenc[1]/edata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.207 r  me/cenc[1]/edata_reg[13]/Q
                         net (fo=1, routed)           0.215     0.009    me/edata[45]
    SLICE_X38Y50         FDRE                                         r  me/pre_edata_reg[2][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.582    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.553 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.828    -0.725    me/clk_out1
    SLICE_X38Y50         FDRE                                         r  me/pre_edata_reg[2][13]/C
                         clock pessimism              0.642    -0.083    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.052    -0.031    me/pre_edata_reg[2][13]
  -------------------------------------------------------------------
                         required time                          0.031    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 me/yenc/edata_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            me/pre_edata_reg[0][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.799%)  route 0.222ns (61.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.347ns
    Clock Pessimism Removal (CPR):    -0.647ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.932    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.906 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.560    -0.347    me/yenc/clk_out1
    SLICE_X39Y51         FDRE                                         r  me/yenc/edata_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.206 r  me/yenc/edata_reg[19]/Q
                         net (fo=1, routed)           0.222     0.017    me/yenc_n_35
    SLICE_X39Y47         FDRE                                         r  me/pre_edata_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.582    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.553 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.835    -0.718    me/clk_out1
    SLICE_X39Y47         FDRE                                         r  me/pre_edata_reg[0][19]/C
                         clock pessimism              0.647    -0.072    
    SLICE_X39Y47         FDRE (Hold_fdre_C_D)         0.047    -0.025    me/pre_edata_reg[0][19]
  -------------------------------------------------------------------
                         required time                          0.025    
                         arrival time                           0.017    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 me/cenc[1]/edata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            me/pre_edata_reg[2][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.904%)  route 0.212ns (60.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.348ns
    Clock Pessimism Removal (CPR):    -0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.932    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.906 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.559    -0.348    me/cenc[1]/clk_out1
    SLICE_X35Y52         FDRE                                         r  me/cenc[1]/edata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.207 r  me/cenc[1]/edata_reg[11]/Q
                         net (fo=1, routed)           0.212     0.006    me/edata[43]
    SLICE_X37Y50         FDRE                                         r  me/pre_edata_reg[2][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.582    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.553 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.828    -0.725    me/clk_out1
    SLICE_X37Y50         FDRE                                         r  me/pre_edata_reg[2][11]/C
                         clock pessimism              0.642    -0.083    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.046    -0.037    me/pre_edata_reg[2][11]
  -------------------------------------------------------------------
                         required time                          0.037    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 me/yenc/edata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            me/pre_edata_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.485%)  route 0.225ns (61.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.347ns
    Clock Pessimism Removal (CPR):    -0.647ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.932    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.906 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.560    -0.347    me/yenc/clk_out1
    SLICE_X40Y51         FDRE                                         r  me/yenc/edata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.206 r  me/yenc/edata_reg[12]/Q
                         net (fo=1, routed)           0.225     0.020    me/yenc_n_42
    SLICE_X39Y48         FDRE                                         r  me/pre_edata_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.582    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.553 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.835    -0.718    me/clk_out1
    SLICE_X39Y48         FDRE                                         r  me/pre_edata_reg[0][12]/C
                         clock pessimism              0.647    -0.072    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.047    -0.025    me/pre_edata_reg[0][12]
  -------------------------------------------------------------------
                         required time                          0.025    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 me/yenc/bitlen_reg[3]_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            me/yenc/dc_huff_code0_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.210ns (48.686%)  route 0.221ns (51.314%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.346ns
    Clock Pessimism Removal (CPR):    -0.647ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.932    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.906 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.561    -0.346    me/yenc/clk_out1
    SLICE_X46Y50         FDRE                                         r  me/yenc/bitlen_reg[3]_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.182 r  me/yenc/bitlen_reg[3]_rep[1]/Q
                         net (fo=11, routed)          0.221     0.040    me/yenc/bitlen_reg[3]_rep_n_0_[1]
    SLICE_X44Y49         LUT3 (Prop_lut3_I1_O)        0.046     0.086 r  me/yenc/dc_huff_code0[18]_i_1/O
                         net (fo=1, routed)           0.000     0.086    me/yenc/dc_huff_code0[18]_i_1_n_0
    SLICE_X44Y49         FDRE                                         r  me/yenc/dc_huff_code0_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.582    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.553 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.837    -0.716    me/yenc/clk_out1
    SLICE_X44Y49         FDRE                                         r  me/yenc/dc_huff_code0_reg[18]/C
                         clock pessimism              0.647    -0.070    
    SLICE_X44Y49         FDRE (Hold_fdre_C_D)         0.107     0.037    me/yenc/dc_huff_code0_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.086    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 me/cenc[1]/edata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            me/pre_edata_reg[2][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.517%)  route 0.222ns (57.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    -0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.932    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.906 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.565    -0.342    me/cenc[1]/clk_out1
    SLICE_X34Y49         FDRE                                         r  me/cenc[1]/edata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.178 r  me/cenc[1]/edata_reg[6]/Q
                         net (fo=1, routed)           0.222     0.044    me/edata[38]
    SLICE_X40Y49         FDRE                                         r  me/pre_edata_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.582    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.553 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.836    -0.717    me/clk_out1
    SLICE_X40Y49         FDRE                                         r  me/pre_edata_reg[2][6]/C
                         clock pessimism              0.642    -0.076    
    SLICE_X40Y49         FDRE (Hold_fdre_C_D)         0.070    -0.006    me/pre_edata_reg[2][6]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 me/cenc[1]/elen_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            me/pre_elen_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.460%)  route 0.232ns (55.540%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.347ns
    Clock Pessimism Removal (CPR):    -0.647ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.932    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.906 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.560    -0.347    me/cenc[1]/clk_out1
    SLICE_X36Y50         FDRE                                         r  me/cenc[1]/elen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.206 r  me/cenc[1]/elen_reg[3]/Q
                         net (fo=2, routed)           0.232     0.027    me/yenc/pre_elen_reg[5][3]
    SLICE_X40Y46         LUT4 (Prop_lut4_I2_O)        0.045     0.072 r  me/yenc/pre_elen[3]_i_1/O
                         net (fo=1, routed)           0.000     0.072    me/yenc_n_57
    SLICE_X40Y46         FDRE                                         r  me/pre_elen_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.582    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.553 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.835    -0.718    me/clk_out1
    SLICE_X40Y46         FDRE                                         r  me/pre_elen_reg[3]/C
                         clock pessimism              0.647    -0.072    
    SLICE_X40Y46         FDRE (Hold_fdre_C_D)         0.092     0.020    me/pre_elen_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.072    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 me/cenc[0]/gen_dsp[5].raddrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            me/cenc[0]/gen_dsp[5].sum_acc_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.912%)  route 0.160ns (53.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.685ns
    Source Clock Delay      (SCD):    -0.351ns
    Clock Pessimism Removal (CPR):    -0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.932    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.906 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.556    -0.351    me/cenc[0]/clk_out1
    SLICE_X48Y26         FDRE                                         r  me/cenc[0]/gen_dsp[5].raddrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.210 r  me/cenc[0]/gen_dsp[5].raddrA_reg[3]/Q
                         net (fo=1, routed)           0.160    -0.050    me/cenc[0]/gen_dsp[5].raddrA[3]
    RAMB36_X1Y5          RAMB36E1                                     r  me/cenc[0]/gen_dsp[5].sum_acc_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.582    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.553 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.868    -0.685    me/cenc[0]/clk_out1
    RAMB36_X1Y5          RAMB36E1                                     r  me/cenc[0]/gen_dsp[5].sum_acc_reg/CLKARDCLK
                         clock pessimism              0.393    -0.292    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.109    me/cenc[0]/gen_dsp[5].sum_acc_reg
  -------------------------------------------------------------------
                         required time                          0.109    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 7.143 }
Period(ns):         14.286
Sources:            { pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         14.286      10.402     DSP48_X0Y10      cnv_color/RC_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         14.286      11.342     RAMB36_X1Y1      me/cenc[0]/gen_dsp[0].sum_acc_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         14.286      11.342     RAMB36_X2Y2      me/cenc[0]/gen_dsp[3].sum_acc_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         14.286      11.342     RAMB36_X1Y6      me/cenc[1]/gen_dsp[0].sum_acc_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         14.286      11.342     RAMB36_X2Y1      me/cenc[1]/gen_dsp[3].sum_acc_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         14.286      11.342     RAMB36_X0Y19     me/yenc/gen_dsp[12].sum_acc_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         14.286      11.342     RAMB36_X1Y18     me/yenc/gen_dsp[15].sum_acc_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         14.286      11.342     RAMB36_X2Y13     me/yenc/gen_dsp[18].sum_acc_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         14.286      11.342     RAMB36_X1Y10     me/yenc/gen_dsp[20].sum_acc_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         14.286      11.342     RAMB36_X2Y11     me/yenc/gen_dsp[23].sum_acc_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       14.286      199.074    MMCME2_ADV_X0Y1  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         7.143       5.893      SLICE_X38Y37     me/footer_header_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         7.143       5.893      SLICE_X38Y37     me/footer_header_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         7.143       5.893      SLICE_X38Y37     me/footer_header_reg_0_15_0_0__1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         7.143       5.893      SLICE_X38Y37     me/footer_header_reg_0_15_0_0__2/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         7.143       5.893      SLICE_X34Y36     me/footer_header_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         7.143       5.893      SLICE_X34Y36     me/footer_header_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         7.143       5.893      SLICE_X34Y36     me/footer_header_reg_0_127_0_0__0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         7.143       5.893      SLICE_X34Y36     me/footer_header_reg_0_127_0_0__0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         7.143       5.893      SLICE_X34Y38     me/footer_header_reg_0_127_0_0__1/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         7.143       5.893      SLICE_X34Y38     me/footer_header_reg_0_127_0_0__1/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         7.143       5.893      SLICE_X34Y38     me/footer_header_reg_0_127_0_0__1/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         7.143       5.893      SLICE_X34Y38     me/footer_header_reg_0_127_0_0__1/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         7.143       5.893      SLICE_X34Y38     me/footer_header_reg_0_127_0_0__2/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         7.143       5.893      SLICE_X34Y38     me/footer_header_reg_0_127_0_0__2/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         7.143       5.893      SLICE_X38Y38     me/footer_header_reg_0_127_0_0__3/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         7.143       5.893      SLICE_X38Y38     me/footer_header_reg_0_127_0_0__3/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         7.143       5.893      SLICE_X38Y38     me/footer_header_reg_0_127_0_0__4/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         7.143       5.893      SLICE_X38Y38     me/footer_header_reg_0_127_0_0__4/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         7.143       5.893      SLICE_X38Y35     me/footer_header_reg_0_127_0_0__5/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         7.143       5.893      SLICE_X38Y35     me/footer_header_reg_0_127_0_0__5/LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.131ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 7.143 }
Period(ns):         14.286
Sources:            { pt/clocking_des/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         14.286      12.131     BUFGCTRL_X0Y19   pt/clocking_des/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         14.286      13.037     MMCME2_ADV_X0Y1  pt/clocking_des/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         14.286      13.037     MMCME2_ADV_X0Y1  pt/clocking_des/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       14.286      85.714     MMCME2_ADV_X0Y1  pt/clocking_des/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       14.286      199.074    MMCME2_ADV_X0Y1  pt/clocking_des/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  C
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       34.896ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.708ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.896ns  (required time - arrival time)
  Source:                 et/phy_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/tx_ready_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - C rise@0.000ns)
  Data Path Delay:        1.082ns  (logic 0.456ns (42.125%)  route 0.626ns (57.875%))
  Logic Levels:           0  
  Clock Path Skew:        -3.741ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 44.877 - 40.000 ) 
    Source Clock Delay      (SCD):    8.618ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.551 r  bufg_des/O
                         net (fo=2, routed)           1.599     5.151    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.239 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           1.660     6.899    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.995 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          1.622     8.618    et/C_BUFG
    SLICE_X4Y20          FDRE                                         r  et/phy_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.456     9.074 r  et/phy_ready_reg/Q
                         net (fo=1, routed)           0.626     9.700    et/phy_ready
    SLICE_X5Y20          FDRE                                         r  et/tx_ready_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.367 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.509    44.877    et/eth_tx_clk_IBUF_BUFG
    SLICE_X5Y20          FDRE                                         r  et/tx_ready_meta_reg/C
                         clock pessimism              0.000    44.877    
                         clock uncertainty           -0.214    44.663    
    SLICE_X5Y20          FDRE (Setup_fdre_C_D)       -0.067    44.596    et/tx_ready_meta_reg
  -------------------------------------------------------------------
                         required time                         44.596    
                         arrival time                          -9.700    
  -------------------------------------------------------------------
                         slack                                 34.896    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 et/phy_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            et/tx_ready_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.578%)  route 0.224ns (61.422%))
  Logic Levels:           0  
  Clock Path Skew:        -0.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    2.633ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_src_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_src_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_src_raw_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_src_raw_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.914 r  bufg_des/O
                         net (fo=2, routed)           0.556     1.469    et/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  et/clocking/CLKOUT0
                         net (fo=1, routed)           0.504     2.023    et/C
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.049 r  et/C_BUFG_inst/O
                         net (fo=28, routed)          0.584     2.633    et/C_BUFG
    SLICE_X4Y20          FDRE                                         r  et/phy_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.141     2.774 r  et/phy_ready_reg/Q
                         net (fo=1, routed)           0.224     2.998    et/phy_ready
    SLICE_X5Y20          FDRE                                         r  et/tx_ready_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_tx_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.855     2.007    et/eth_tx_clk_IBUF_BUFG
    SLICE_X5Y20          FDRE                                         r  et/tx_ready_meta_reg/C
                         clock pessimism              0.000     2.007    
                         clock uncertainty            0.214     2.220    
    SLICE_X5Y20          FDRE (Hold_fdre_C_D)         0.070     2.290    et/tx_ready_meta_reg
  -------------------------------------------------------------------
                         required time                         -2.290    
                         arrival time                           2.998    
  -------------------------------------------------------------------
                         slack                                  0.708    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk1x_des

Setup :            0  Failing Endpoints,  Worst Slack       11.639ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.639ns  (required time - arrival time)
  Source:                 pt/cdc_fifo1/raddr_gray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pt/cdc_fifo1/raddr_gray_sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_des rise@14.286ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.627ns  (logic 0.456ns (28.032%)  route 1.171ns (71.967%))
  Logic Levels:           0  
  Clock Path Skew:        -0.756ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.468ns = ( 11.818 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.340ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.074    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.978 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.638    -1.340    pt/cdc_fifo1/clk_out1
    SLICE_X4Y49          FDRE                                         r  pt/cdc_fifo1/raddr_gray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.456    -0.884 r  pt/cdc_fifo1/raddr_gray_reg[2]/Q
                         net (fo=1, routed)           1.171     0.287    pt/cdc_fifo1/raddr_gray[2]
    SLICE_X8Y50          FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    10.133    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    11.051 r  pt/bufr_des/O
                         net (fo=312, routed)         0.767    11.818    pt/cdc_fifo1/clk1x_des
    SLICE_X8Y50          FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][2]/C
                         clock pessimism              0.372    12.190    
                         clock uncertainty           -0.202    11.988    
    SLICE_X8Y50          FDRE (Setup_fdre_C_D)       -0.063    11.925    pt/cdc_fifo1/raddr_gray_sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         11.925    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                 11.639    

Slack (MET) :             11.814ns  (required time - arrival time)
  Source:                 pt/cdc_fifo1/raddr_gray_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pt/cdc_fifo1/raddr_gray_sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_des rise@14.286ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.399ns  (logic 0.456ns (32.601%)  route 0.943ns (67.399%))
  Logic Levels:           0  
  Clock Path Skew:        -0.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.522ns = ( 11.764 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.340ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.074    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.978 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.638    -1.340    pt/cdc_fifo1/clk_out1
    SLICE_X5Y49          FDRE                                         r  pt/cdc_fifo1/raddr_gray_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.456    -0.884 r  pt/cdc_fifo1/raddr_gray_reg[7]/Q
                         net (fo=1, routed)           0.943     0.059    pt/cdc_fifo1/raddr_gray[7]
    SLICE_X4Y50          FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    10.133    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    11.051 r  pt/bufr_des/O
                         net (fo=312, routed)         0.713    11.764    pt/cdc_fifo1/clk1x_des
    SLICE_X4Y50          FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][7]/C
                         clock pessimism              0.372    12.136    
                         clock uncertainty           -0.202    11.934    
    SLICE_X4Y50          FDRE (Setup_fdre_C_D)       -0.062    11.872    pt/cdc_fifo1/raddr_gray_sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         11.872    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                 11.814    

Slack (MET) :             11.865ns  (required time - arrival time)
  Source:                 pt/cdc_fifo1/raddr_gray_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pt/cdc_fifo1/raddr_gray_sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_des rise@14.286ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.433ns  (logic 0.456ns (31.830%)  route 0.977ns (68.170%))
  Logic Levels:           0  
  Clock Path Skew:        -0.739ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.468ns = ( 11.818 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.356ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.074    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.978 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.622    -1.356    pt/cdc_fifo1/clk_out1
    SLICE_X7Y50          FDRE                                         r  pt/cdc_fifo1/raddr_gray_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.456    -0.900 r  pt/cdc_fifo1/raddr_gray_reg[0]/Q
                         net (fo=1, routed)           0.977     0.076    pt/cdc_fifo1/raddr_gray[0]
    SLICE_X9Y52          FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    10.133    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    11.051 r  pt/bufr_des/O
                         net (fo=312, routed)         0.767    11.818    pt/cdc_fifo1/clk1x_des
    SLICE_X9Y52          FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][0]/C
                         clock pessimism              0.372    12.190    
                         clock uncertainty           -0.202    11.988    
    SLICE_X9Y52          FDRE (Setup_fdre_C_D)       -0.047    11.941    pt/cdc_fifo1/raddr_gray_sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                         11.941    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                 11.865    

Slack (MET) :             11.926ns  (required time - arrival time)
  Source:                 pt/cdc_fifo1/raddr_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pt/cdc_fifo1/raddr_gray_sync_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_des rise@14.286ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 0.456ns (35.039%)  route 0.845ns (64.961%))
  Logic Levels:           0  
  Clock Path Skew:        -0.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.522ns = ( 11.764 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.340ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.074    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.978 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.638    -1.340    pt/cdc_fifo1/clk_out1
    SLICE_X5Y48          FDRE                                         r  pt/cdc_fifo1/raddr_gray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.456    -0.884 r  pt/cdc_fifo1/raddr_gray_reg[1]/Q
                         net (fo=1, routed)           0.845    -0.038    pt/cdc_fifo1/raddr_gray[1]
    SLICE_X5Y52          FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    10.133    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    11.051 r  pt/bufr_des/O
                         net (fo=312, routed)         0.713    11.764    pt/cdc_fifo1/clk1x_des
    SLICE_X5Y52          FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][1]/C
                         clock pessimism              0.372    12.136    
                         clock uncertainty           -0.202    11.934    
    SLICE_X5Y52          FDRE (Setup_fdre_C_D)       -0.047    11.887    pt/cdc_fifo1/raddr_gray_sync_reg[0][1]
  -------------------------------------------------------------------
                         required time                         11.887    
                         arrival time                           0.038    
  -------------------------------------------------------------------
                         slack                                 11.926    

Slack (MET) :             11.993ns  (required time - arrival time)
  Source:                 pt/cdc_fifo1/raddr_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pt/cdc_fifo1/raddr_gray_sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_des rise@14.286ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.292ns  (logic 0.518ns (40.093%)  route 0.774ns (59.907%))
  Logic Levels:           0  
  Clock Path Skew:        -0.756ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.468ns = ( 11.818 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.340ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.074    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.978 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.638    -1.340    pt/cdc_fifo1/clk_out1
    SLICE_X6Y49          FDRE                                         r  pt/cdc_fifo1/raddr_gray_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518    -0.822 r  pt/cdc_fifo1/raddr_gray_reg[3]/Q
                         net (fo=1, routed)           0.774    -0.048    pt/cdc_fifo1/raddr_gray[3]
    SLICE_X9Y52          FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    10.133    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    11.051 r  pt/bufr_des/O
                         net (fo=312, routed)         0.767    11.818    pt/cdc_fifo1/clk1x_des
    SLICE_X9Y52          FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][3]/C
                         clock pessimism              0.372    12.190    
                         clock uncertainty           -0.202    11.988    
    SLICE_X9Y52          FDRE (Setup_fdre_C_D)       -0.043    11.945    pt/cdc_fifo1/raddr_gray_sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         11.945    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                 11.993    

Slack (MET) :             12.035ns  (required time - arrival time)
  Source:                 pt/cdc_fifo1/raddr_gray_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pt/cdc_fifo1/raddr_gray_sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_des rise@14.286ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.226ns  (logic 0.456ns (37.182%)  route 0.770ns (62.818%))
  Logic Levels:           0  
  Clock Path Skew:        -0.756ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.468ns = ( 11.818 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.340ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.074    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.978 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.638    -1.340    pt/cdc_fifo1/clk_out1
    SLICE_X7Y49          FDRE                                         r  pt/cdc_fifo1/raddr_gray_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.456    -0.884 r  pt/cdc_fifo1/raddr_gray_reg[6]/Q
                         net (fo=1, routed)           0.770    -0.113    pt/cdc_fifo1/raddr_gray[6]
    SLICE_X11Y52         FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    10.133    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    11.051 r  pt/bufr_des/O
                         net (fo=312, routed)         0.767    11.818    pt/cdc_fifo1/clk1x_des
    SLICE_X11Y52         FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][6]/C
                         clock pessimism              0.372    12.190    
                         clock uncertainty           -0.202    11.988    
    SLICE_X11Y52         FDRE (Setup_fdre_C_D)       -0.067    11.921    pt/cdc_fifo1/raddr_gray_sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                         11.921    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                 12.035    

Slack (MET) :             12.067ns  (required time - arrival time)
  Source:                 pt/cdc_fifo1/raddr_gray_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pt/cdc_fifo1/raddr_gray_sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_des rise@14.286ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 0.518ns (44.657%)  route 0.642ns (55.343%))
  Logic Levels:           0  
  Clock Path Skew:        -0.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.522ns = ( 11.764 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.340ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.074    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.978 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.638    -1.340    pt/cdc_fifo1/clk_out1
    SLICE_X6Y49          FDRE                                         r  pt/cdc_fifo1/raddr_gray_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518    -0.822 r  pt/cdc_fifo1/raddr_gray_reg[5]/Q
                         net (fo=1, routed)           0.642    -0.180    pt/cdc_fifo1/raddr_gray[5]
    SLICE_X4Y50          FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    10.133    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    11.051 r  pt/bufr_des/O
                         net (fo=312, routed)         0.713    11.764    pt/cdc_fifo1/clk1x_des
    SLICE_X4Y50          FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][5]/C
                         clock pessimism              0.372    12.136    
                         clock uncertainty           -0.202    11.934    
    SLICE_X4Y50          FDRE (Setup_fdre_C_D)       -0.047    11.887    pt/cdc_fifo1/raddr_gray_sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         11.887    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                 12.067    

Slack (MET) :             12.279ns  (required time - arrival time)
  Source:                 pt/cdc_fifo1/raddr_gray_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pt/cdc_fifo1/raddr_gray_sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk1x_des rise@14.286ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.021ns  (logic 0.456ns (44.683%)  route 0.565ns (55.317%))
  Logic Levels:           0  
  Clock Path Skew:        -0.739ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.468ns = ( 11.818 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.356ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.074    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.978 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.622    -1.356    pt/cdc_fifo1/clk_out1
    SLICE_X7Y50          FDRE                                         r  pt/cdc_fifo1/raddr_gray_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.456    -0.900 r  pt/cdc_fifo1/raddr_gray_reg[4]/Q
                         net (fo=1, routed)           0.565    -0.336    pt/cdc_fifo1/raddr_gray[4]
    SLICE_X8Y52          FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.960    10.133    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    11.051 r  pt/bufr_des/O
                         net (fo=312, routed)         0.767    11.818    pt/cdc_fifo1/clk1x_des
    SLICE_X8Y52          FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][4]/C
                         clock pessimism              0.372    12.190    
                         clock uncertainty           -0.202    11.988    
    SLICE_X8Y52          FDRE (Setup_fdre_C_D)       -0.045    11.943    pt/cdc_fifo1/raddr_gray_sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         11.943    
                         arrival time                           0.336    
  -------------------------------------------------------------------
                         slack                                 12.279    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 pt/cdc_fifo1/raddr_gray_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pt/cdc_fifo1/raddr_gray_sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_des rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.165%)  route 0.225ns (57.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.984ns
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    -0.694ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.932    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.906 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.596    -0.311    pt/cdc_fifo1/clk_out1
    SLICE_X6Y49          FDRE                                         r  pt/cdc_fifo1/raddr_gray_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.164    -0.147 r  pt/cdc_fifo1/raddr_gray_reg[5]/Q
                         net (fo=1, routed)           0.225     0.078    pt/cdc_fifo1/raddr_gray[5]
    SLICE_X4Y50          FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -1.714    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431    -1.283 r  pt/bufr_des/O
                         net (fo=312, routed)         0.299    -0.984    pt/cdc_fifo1/clk1x_des
    SLICE_X4Y50          FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][5]/C
                         clock pessimism              0.694    -0.289    
                         clock uncertainty            0.202    -0.087    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.075    -0.012    pt/cdc_fifo1/raddr_gray_sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 pt/cdc_fifo1/raddr_gray_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pt/cdc_fifo1/raddr_gray_sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_des rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.204%)  route 0.260ns (64.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.960ns
    Source Clock Delay      (SCD):    -0.317ns
    Clock Pessimism Removal (CPR):    -0.694ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.932    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.906 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.590    -0.317    pt/cdc_fifo1/clk_out1
    SLICE_X7Y50          FDRE                                         r  pt/cdc_fifo1/raddr_gray_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.176 r  pt/cdc_fifo1/raddr_gray_reg[4]/Q
                         net (fo=1, routed)           0.260     0.084    pt/cdc_fifo1/raddr_gray[4]
    SLICE_X8Y52          FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -1.714    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431    -1.283 r  pt/bufr_des/O
                         net (fo=312, routed)         0.323    -0.960    pt/cdc_fifo1/clk1x_des
    SLICE_X8Y52          FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][4]/C
                         clock pessimism              0.694    -0.265    
                         clock uncertainty            0.202    -0.063    
    SLICE_X8Y52          FDRE (Hold_fdre_C_D)         0.052    -0.011    pt/cdc_fifo1/raddr_gray_sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 pt/cdc_fifo1/raddr_gray_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pt/cdc_fifo1/raddr_gray_sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_des rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.928%)  route 0.346ns (71.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.959ns
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    -0.694ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.932    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.906 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.596    -0.311    pt/cdc_fifo1/clk_out1
    SLICE_X7Y49          FDRE                                         r  pt/cdc_fifo1/raddr_gray_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.170 r  pt/cdc_fifo1/raddr_gray_reg[6]/Q
                         net (fo=1, routed)           0.346     0.177    pt/cdc_fifo1/raddr_gray[6]
    SLICE_X11Y52         FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -1.714    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431    -1.283 r  pt/bufr_des/O
                         net (fo=312, routed)         0.324    -0.959    pt/cdc_fifo1/clk1x_des
    SLICE_X11Y52         FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][6]/C
                         clock pessimism              0.694    -0.264    
                         clock uncertainty            0.202    -0.062    
    SLICE_X11Y52         FDRE (Hold_fdre_C_D)         0.070     0.008    pt/cdc_fifo1/raddr_gray_sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 pt/cdc_fifo1/raddr_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pt/cdc_fifo1/raddr_gray_sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_des rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.164ns (32.999%)  route 0.333ns (67.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.960ns
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    -0.694ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.932    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.906 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.596    -0.311    pt/cdc_fifo1/clk_out1
    SLICE_X6Y49          FDRE                                         r  pt/cdc_fifo1/raddr_gray_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.164    -0.147 r  pt/cdc_fifo1/raddr_gray_reg[3]/Q
                         net (fo=1, routed)           0.333     0.186    pt/cdc_fifo1/raddr_gray[3]
    SLICE_X9Y52          FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -1.714    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431    -1.283 r  pt/bufr_des/O
                         net (fo=312, routed)         0.323    -0.960    pt/cdc_fifo1/clk1x_des
    SLICE_X9Y52          FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][3]/C
                         clock pessimism              0.694    -0.265    
                         clock uncertainty            0.202    -0.063    
    SLICE_X9Y52          FDRE (Hold_fdre_C_D)         0.076     0.013    pt/cdc_fifo1/raddr_gray_sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.186    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 pt/cdc_fifo1/raddr_gray_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pt/cdc_fifo1/raddr_gray_sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_des rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.141ns (25.423%)  route 0.414ns (74.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.960ns
    Source Clock Delay      (SCD):    -0.317ns
    Clock Pessimism Removal (CPR):    -0.694ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.932    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.906 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.590    -0.317    pt/cdc_fifo1/clk_out1
    SLICE_X7Y50          FDRE                                         r  pt/cdc_fifo1/raddr_gray_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.176 r  pt/cdc_fifo1/raddr_gray_reg[0]/Q
                         net (fo=1, routed)           0.414     0.238    pt/cdc_fifo1/raddr_gray[0]
    SLICE_X9Y52          FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -1.714    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431    -1.283 r  pt/bufr_des/O
                         net (fo=312, routed)         0.323    -0.960    pt/cdc_fifo1/clk1x_des
    SLICE_X9Y52          FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][0]/C
                         clock pessimism              0.694    -0.265    
                         clock uncertainty            0.202    -0.063    
    SLICE_X9Y52          FDRE (Hold_fdre_C_D)         0.075     0.012    pt/cdc_fifo1/raddr_gray_sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 pt/cdc_fifo1/raddr_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pt/cdc_fifo1/raddr_gray_sync_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_des rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.141ns (25.115%)  route 0.420ns (74.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.984ns
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    -0.694ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.932    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.906 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.596    -0.311    pt/cdc_fifo1/clk_out1
    SLICE_X5Y48          FDRE                                         r  pt/cdc_fifo1/raddr_gray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.170 r  pt/cdc_fifo1/raddr_gray_reg[1]/Q
                         net (fo=1, routed)           0.420     0.251    pt/cdc_fifo1/raddr_gray[1]
    SLICE_X5Y52          FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -1.714    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431    -1.283 r  pt/bufr_des/O
                         net (fo=312, routed)         0.299    -0.984    pt/cdc_fifo1/clk1x_des
    SLICE_X5Y52          FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][1]/C
                         clock pessimism              0.694    -0.289    
                         clock uncertainty            0.202    -0.087    
    SLICE_X5Y52          FDRE (Hold_fdre_C_D)         0.075    -0.012    pt/cdc_fifo1/raddr_gray_sync_reg[0][1]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.251    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 pt/cdc_fifo1/raddr_gray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pt/cdc_fifo1/raddr_gray_sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_des rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.141ns (23.241%)  route 0.466ns (76.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.960ns
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    -0.694ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.932    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.906 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.596    -0.311    pt/cdc_fifo1/clk_out1
    SLICE_X4Y49          FDRE                                         r  pt/cdc_fifo1/raddr_gray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.170 r  pt/cdc_fifo1/raddr_gray_reg[2]/Q
                         net (fo=1, routed)           0.466     0.296    pt/cdc_fifo1/raddr_gray[2]
    SLICE_X8Y50          FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -1.714    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431    -1.283 r  pt/bufr_des/O
                         net (fo=312, routed)         0.323    -0.960    pt/cdc_fifo1/clk1x_des
    SLICE_X8Y50          FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][2]/C
                         clock pessimism              0.694    -0.265    
                         clock uncertainty            0.202    -0.063    
    SLICE_X8Y50          FDRE (Hold_fdre_C_D)         0.088     0.025    pt/cdc_fifo1/raddr_gray_sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.296    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 pt/cdc_fifo1/raddr_gray_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            pt/cdc_fifo1/raddr_gray_sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Path Group:             clk1x_des
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1x_des rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.141ns (23.471%)  route 0.460ns (76.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.984ns
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    -0.694ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.932    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.906 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.596    -0.311    pt/cdc_fifo1/clk_out1
    SLICE_X5Y49          FDRE                                         r  pt/cdc_fifo1/raddr_gray_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.170 r  pt/cdc_fifo1/raddr_gray_reg[7]/Q
                         net (fo=1, routed)           0.460     0.290    pt/cdc_fifo1/raddr_gray[7]
    SLICE_X4Y50          FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.402    -1.714    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431    -1.283 r  pt/bufr_des/O
                         net (fo=312, routed)         0.299    -0.984    pt/cdc_fifo1/clk1x_des
    SLICE_X4Y50          FDRE                                         r  pt/cdc_fifo1/raddr_gray_sync_reg[0][7]/C
                         clock pessimism              0.694    -0.289    
                         clock uncertainty            0.202    -0.087    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.071    -0.016    pt/cdc_fifo1/raddr_gray_sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                          0.016    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.306    





---------------------------------------------------------------------------------------------------
From Clock:  clk1x_des
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       11.706ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.706ns  (required time - arrival time)
  Source:                 pt/cdc_fifo1/waddr_gray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo1/waddr_gray_sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_clk_wiz_1 rise@14.286ns - clk1x_des rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 0.518ns (19.186%)  route 2.182ns (80.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.914ns = ( 12.372 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.930ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -3.716    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.982    -2.734 r  pt/bufr_des/O
                         net (fo=312, routed)         0.804    -1.930    pt/cdc_fifo1/clk1x_des
    SLICE_X8Y52          FDRE                                         r  pt/cdc_fifo1/waddr_gray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.518    -1.412 r  pt/cdc_fifo1/waddr_gray_reg[2]/Q
                         net (fo=1, routed)           2.182     0.770    pt/cdc_fifo1/waddr_gray[2]
    SLICE_X5Y47          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.760    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.851 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.521    12.372    pt/cdc_fifo1/clk_out1
    SLICE_X5Y47          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][2]/C
                         clock pessimism              0.372    12.745    
                         clock uncertainty           -0.202    12.543    
    SLICE_X5Y47          FDRE (Setup_fdre_C_D)       -0.067    12.476    pt/cdc_fifo1/waddr_gray_sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         12.476    
                         arrival time                          -0.770    
  -------------------------------------------------------------------
                         slack                                 11.706    

Slack (MET) :             11.769ns  (required time - arrival time)
  Source:                 pt/cdc_fifo1/waddr_gray_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo1/waddr_gray_sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_clk_wiz_1 rise@14.286ns - clk1x_des rise@0.000ns)
  Data Path Delay:        2.641ns  (logic 0.456ns (17.266%)  route 2.185ns (82.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.914ns = ( 12.372 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.929ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -3.716    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.982    -2.734 r  pt/bufr_des/O
                         net (fo=312, routed)         0.805    -1.929    pt/cdc_fifo1/clk1x_des
    SLICE_X11Y51         FDRE                                         r  pt/cdc_fifo1/waddr_gray_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_fdre_C_Q)         0.456    -1.473 r  pt/cdc_fifo1/waddr_gray_reg[6]/Q
                         net (fo=1, routed)           2.185     0.712    pt/cdc_fifo1/waddr_gray[6]
    SLICE_X4Y49          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.760    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.851 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.521    12.372    pt/cdc_fifo1/clk_out1
    SLICE_X4Y49          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][6]/C
                         clock pessimism              0.372    12.745    
                         clock uncertainty           -0.202    12.543    
    SLICE_X4Y49          FDRE (Setup_fdre_C_D)       -0.062    12.481    pt/cdc_fifo1/waddr_gray_sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                         12.481    
                         arrival time                          -0.712    
  -------------------------------------------------------------------
                         slack                                 11.769    

Slack (MET) :             11.771ns  (required time - arrival time)
  Source:                 pt/cdc_fifo1/waddr_gray_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo1/waddr_gray_sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_clk_wiz_1 rise@14.286ns - clk1x_des rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.419ns (17.614%)  route 1.960ns (82.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.981ns = ( 12.305 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.930ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -3.716    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.982    -2.734 r  pt/bufr_des/O
                         net (fo=312, routed)         0.804    -1.930    pt/cdc_fifo1/clk1x_des
    SLICE_X9Y50          FDRE                                         r  pt/cdc_fifo1/waddr_gray_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.419    -1.511 r  pt/cdc_fifo1/waddr_gray_reg[7]/Q
                         net (fo=1, routed)           1.960     0.449    pt/cdc_fifo1/waddr_gray[7]
    SLICE_X9Y49          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.760    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.851 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.454    12.305    pt/cdc_fifo1/clk_out1
    SLICE_X9Y49          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][7]/C
                         clock pessimism              0.372    12.678    
                         clock uncertainty           -0.202    12.476    
    SLICE_X9Y49          FDRE (Setup_fdre_C_D)       -0.256    12.220    pt/cdc_fifo1/waddr_gray_sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         12.220    
                         arrival time                          -0.449    
  -------------------------------------------------------------------
                         slack                                 11.771    

Slack (MET) :             11.802ns  (required time - arrival time)
  Source:                 pt/sas_des/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo1/rrst_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_clk_wiz_1 rise@14.286ns - clk1x_des rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 0.456ns (17.137%)  route 2.205ns (82.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.914ns = ( 12.372 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.987ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -3.716    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.982    -2.734 r  pt/bufr_des/O
                         net (fo=312, routed)         0.747    -1.987    pt/sas_des/clk1x_des
    SLICE_X4Y60          FDRE                                         r  pt/sas_des/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.456    -1.531 r  pt/sas_des/rst_reg/Q
                         net (fo=6, routed)           2.205     0.674    pt/cdc_fifo1/out
    SLICE_X4Y48          FDRE                                         r  pt/cdc_fifo1/rrst_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.760    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.851 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.521    12.372    pt/cdc_fifo1/clk_out1
    SLICE_X4Y48          FDRE                                         r  pt/cdc_fifo1/rrst_reg[0]/C
                         clock pessimism              0.372    12.745    
                         clock uncertainty           -0.202    12.543    
    SLICE_X4Y48          FDRE (Setup_fdre_C_D)       -0.067    12.476    pt/cdc_fifo1/rrst_reg[0]
  -------------------------------------------------------------------
                         required time                         12.476    
                         arrival time                          -0.674    
  -------------------------------------------------------------------
                         slack                                 11.802    

Slack (MET) :             11.866ns  (required time - arrival time)
  Source:                 pt/cdc_fifo1/waddr_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo1/waddr_gray_sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_clk_wiz_1 rise@14.286ns - clk1x_des rise@0.000ns)
  Data Path Delay:        2.558ns  (logic 0.456ns (17.826%)  route 2.102ns (82.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns = ( 12.356 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.929ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -3.716    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.982    -2.734 r  pt/bufr_des/O
                         net (fo=312, routed)         0.805    -1.929    pt/cdc_fifo1/clk1x_des
    SLICE_X11Y51         FDRE                                         r  pt/cdc_fifo1/waddr_gray_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_fdre_C_Q)         0.456    -1.473 r  pt/cdc_fifo1/waddr_gray_reg[3]/Q
                         net (fo=1, routed)           2.102     0.629    pt/cdc_fifo1/waddr_gray[3]
    SLICE_X6Y50          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.760    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.851 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.505    12.356    pt/cdc_fifo1/clk_out1
    SLICE_X6Y50          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][3]/C
                         clock pessimism              0.372    12.728    
                         clock uncertainty           -0.202    12.526    
    SLICE_X6Y50          FDRE (Setup_fdre_C_D)       -0.031    12.495    pt/cdc_fifo1/waddr_gray_sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         12.495    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                 11.866    

Slack (MET) :             11.888ns  (required time - arrival time)
  Source:                 pt/cdc_fifo1/waddr_gray_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo1/waddr_gray_sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_clk_wiz_1 rise@14.286ns - clk1x_des rise@0.000ns)
  Data Path Delay:        2.458ns  (logic 0.518ns (21.070%)  route 1.940ns (78.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.981ns = ( 12.305 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.929ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -3.716    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.982    -2.734 r  pt/bufr_des/O
                         net (fo=312, routed)         0.805    -1.929    pt/cdc_fifo1/clk1x_des
    SLICE_X10Y51         FDRE                                         r  pt/cdc_fifo1/waddr_gray_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDRE (Prop_fdre_C_Q)         0.518    -1.411 r  pt/cdc_fifo1/waddr_gray_reg[4]/Q
                         net (fo=1, routed)           1.940     0.530    pt/cdc_fifo1/waddr_gray[4]
    SLICE_X8Y49          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.760    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.851 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.454    12.305    pt/cdc_fifo1/clk_out1
    SLICE_X8Y49          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][4]/C
                         clock pessimism              0.372    12.678    
                         clock uncertainty           -0.202    12.476    
    SLICE_X8Y49          FDRE (Setup_fdre_C_D)       -0.058    12.418    pt/cdc_fifo1/waddr_gray_sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         12.418    
                         arrival time                          -0.530    
  -------------------------------------------------------------------
                         slack                                 11.888    

Slack (MET) :             11.930ns  (required time - arrival time)
  Source:                 pt/cdc_fifo1/waddr_gray_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo1/waddr_gray_sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_clk_wiz_1 rise@14.286ns - clk1x_des rise@0.000ns)
  Data Path Delay:        2.408ns  (logic 0.456ns (18.934%)  route 1.952ns (81.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.981ns = ( 12.305 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.930ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -3.716    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.982    -2.734 r  pt/bufr_des/O
                         net (fo=312, routed)         0.804    -1.930    pt/cdc_fifo1/clk1x_des
    SLICE_X9Y52          FDRE                                         r  pt/cdc_fifo1/waddr_gray_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.456    -1.474 r  pt/cdc_fifo1/waddr_gray_reg[0]/Q
                         net (fo=1, routed)           1.952     0.479    pt/cdc_fifo1/waddr_gray[0]
    SLICE_X9Y49          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.760    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.851 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.454    12.305    pt/cdc_fifo1/clk_out1
    SLICE_X9Y49          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][0]/C
                         clock pessimism              0.372    12.678    
                         clock uncertainty           -0.202    12.476    
    SLICE_X9Y49          FDRE (Setup_fdre_C_D)       -0.067    12.409    pt/cdc_fifo1/waddr_gray_sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                         12.409    
                         arrival time                          -0.479    
  -------------------------------------------------------------------
                         slack                                 11.930    

Slack (MET) :             11.974ns  (required time - arrival time)
  Source:                 pt/cdc_fifo1/waddr_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo1/waddr_gray_sync_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_clk_wiz_1 rise@14.286ns - clk1x_des rise@0.000ns)
  Data Path Delay:        2.483ns  (logic 0.456ns (18.367%)  route 2.027ns (81.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.914ns = ( 12.372 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.930ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -3.716    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.982    -2.734 r  pt/bufr_des/O
                         net (fo=312, routed)         0.804    -1.930    pt/cdc_fifo1/clk1x_des
    SLICE_X9Y52          FDRE                                         r  pt/cdc_fifo1/waddr_gray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.456    -1.474 r  pt/cdc_fifo1/waddr_gray_reg[1]/Q
                         net (fo=1, routed)           2.027     0.553    pt/cdc_fifo1/waddr_gray[1]
    SLICE_X6Y48          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.760    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.851 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.521    12.372    pt/cdc_fifo1/clk_out1
    SLICE_X6Y48          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][1]/C
                         clock pessimism              0.372    12.745    
                         clock uncertainty           -0.202    12.543    
    SLICE_X6Y48          FDRE (Setup_fdre_C_D)       -0.016    12.527    pt/cdc_fifo1/waddr_gray_sync_reg[0][1]
  -------------------------------------------------------------------
                         required time                         12.527    
                         arrival time                          -0.553    
  -------------------------------------------------------------------
                         slack                                 11.974    

Slack (MET) :             12.003ns  (required time - arrival time)
  Source:                 pt/cdc_fifo1/waddr_gray_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo1/waddr_gray_sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_clk_wiz_1 rise@14.286ns - clk1x_des rise@0.000ns)
  Data Path Delay:        2.422ns  (logic 0.518ns (21.387%)  route 1.904ns (78.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.914ns = ( 12.372 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.929ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.977     0.977 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.210    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.741 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.025    -3.716    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.982    -2.734 r  pt/bufr_des/O
                         net (fo=312, routed)         0.805    -1.929    pt/cdc_fifo1/clk1x_des
    SLICE_X10Y51         FDRE                                         r  pt/cdc_fifo1/waddr_gray_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDRE (Prop_fdre_C_Q)         0.518    -1.411 r  pt/cdc_fifo1/waddr_gray_reg[5]/Q
                         net (fo=1, routed)           1.904     0.493    pt/cdc_fifo1/waddr_gray[5]
    SLICE_X4Y49          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     14.286    14.286 r  
    D15                                               0.000    14.286 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000    14.286    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.933    15.219 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    16.381    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.173 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.760    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.851 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        1.521    12.372    pt/cdc_fifo1/clk_out1
    SLICE_X4Y49          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][5]/C
                         clock pessimism              0.372    12.745    
                         clock uncertainty           -0.202    12.543    
    SLICE_X4Y49          FDRE (Setup_fdre_C_D)       -0.047    12.496    pt/cdc_fifo1/waddr_gray_sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         12.496    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                 12.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 pt/cdc_fifo1/waddr_gray_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo1/waddr_gray_sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk1x_des rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.128ns (14.548%)  route 0.752ns (85.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.694ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -1.058    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270    -0.788 r  pt/bufr_des/O
                         net (fo=312, routed)         0.288    -0.500    pt/cdc_fifo1/clk1x_des
    SLICE_X9Y50          FDRE                                         r  pt/cdc_fifo1/waddr_gray_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.128    -0.372 r  pt/cdc_fifo1/waddr_gray_reg[7]/Q
                         net (fo=1, routed)           0.752     0.380    pt/cdc_fifo1/waddr_gray[7]
    SLICE_X9Y49          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.582    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.553 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.839    -0.714    pt/cdc_fifo1/clk_out1
    SLICE_X9Y49          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][7]/C
                         clock pessimism              0.694    -0.020    
                         clock uncertainty            0.202     0.182    
    SLICE_X9Y49          FDRE (Hold_fdre_C_D)         0.012     0.194    pt/cdc_fifo1/waddr_gray_sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -0.194    
                         arrival time                           0.380    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 pt/cdc_fifo1/waddr_gray_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo1/waddr_gray_sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk1x_des rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.164ns (16.872%)  route 0.808ns (83.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.506ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.686ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.694ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -1.058    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270    -0.788 r  pt/bufr_des/O
                         net (fo=312, routed)         0.290    -0.498    pt/cdc_fifo1/clk1x_des
    SLICE_X10Y51         FDRE                                         r  pt/cdc_fifo1/waddr_gray_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.334 r  pt/cdc_fifo1/waddr_gray_reg[5]/Q
                         net (fo=1, routed)           0.808     0.474    pt/cdc_fifo1/waddr_gray[5]
    SLICE_X4Y49          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.582    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.553 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.867    -0.686    pt/cdc_fifo1/clk_out1
    SLICE_X4Y49          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][5]/C
                         clock pessimism              0.694     0.008    
                         clock uncertainty            0.202     0.210    
    SLICE_X4Y49          FDRE (Hold_fdre_C_D)         0.075     0.285    pt/cdc_fifo1/waddr_gray_sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -0.285    
                         arrival time                           0.474    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 pt/cdc_fifo1/waddr_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo1/waddr_gray_sync_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk1x_des rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.141ns (14.362%)  route 0.841ns (85.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.508ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.686ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.694ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -1.058    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270    -0.788 r  pt/bufr_des/O
                         net (fo=312, routed)         0.288    -0.500    pt/cdc_fifo1/clk1x_des
    SLICE_X9Y52          FDRE                                         r  pt/cdc_fifo1/waddr_gray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  pt/cdc_fifo1/waddr_gray_reg[1]/Q
                         net (fo=1, routed)           0.841     0.482    pt/cdc_fifo1/waddr_gray[1]
    SLICE_X6Y48          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.582    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.553 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.867    -0.686    pt/cdc_fifo1/clk_out1
    SLICE_X6Y48          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][1]/C
                         clock pessimism              0.694     0.008    
                         clock uncertainty            0.202     0.210    
    SLICE_X6Y48          FDRE (Hold_fdre_C_D)         0.060     0.270    pt/cdc_fifo1/waddr_gray_sync_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -0.270    
                         arrival time                           0.482    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 pt/cdc_fifo1/waddr_gray_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo1/waddr_gray_sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk1x_des rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.164ns (16.508%)  route 0.829ns (83.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.694ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -1.058    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270    -0.788 r  pt/bufr_des/O
                         net (fo=312, routed)         0.290    -0.498    pt/cdc_fifo1/clk1x_des
    SLICE_X10Y51         FDRE                                         r  pt/cdc_fifo1/waddr_gray_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.334 r  pt/cdc_fifo1/waddr_gray_reg[4]/Q
                         net (fo=1, routed)           0.829     0.495    pt/cdc_fifo1/waddr_gray[4]
    SLICE_X8Y49          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.582    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.553 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.839    -0.714    pt/cdc_fifo1/clk_out1
    SLICE_X8Y49          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][4]/C
                         clock pessimism              0.694    -0.020    
                         clock uncertainty            0.202     0.182    
    SLICE_X8Y49          FDRE (Hold_fdre_C_D)         0.089     0.271    pt/cdc_fifo1/waddr_gray_sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.271    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 pt/cdc_fifo1/waddr_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo1/waddr_gray_sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk1x_des rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.141ns (13.768%)  route 0.883ns (86.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.693ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.694ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -1.058    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270    -0.788 r  pt/bufr_des/O
                         net (fo=312, routed)         0.290    -0.498    pt/cdc_fifo1/clk1x_des
    SLICE_X11Y51         FDRE                                         r  pt/cdc_fifo1/waddr_gray_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  pt/cdc_fifo1/waddr_gray_reg[3]/Q
                         net (fo=1, routed)           0.883     0.526    pt/cdc_fifo1/waddr_gray[3]
    SLICE_X6Y50          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.582    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.553 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.861    -0.693    pt/cdc_fifo1/clk_out1
    SLICE_X6Y50          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][3]/C
                         clock pessimism              0.694     0.002    
                         clock uncertainty            0.202     0.204    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.059     0.263    pt/cdc_fifo1/waddr_gray_sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.263    
                         arrival time                           0.526    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 pt/cdc_fifo1/waddr_gray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo1/waddr_gray_sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk1x_des rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.164ns (15.620%)  route 0.886ns (84.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.508ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.686ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.694ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -1.058    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270    -0.788 r  pt/bufr_des/O
                         net (fo=312, routed)         0.288    -0.500    pt/cdc_fifo1/clk1x_des
    SLICE_X8Y52          FDRE                                         r  pt/cdc_fifo1/waddr_gray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  pt/cdc_fifo1/waddr_gray_reg[2]/Q
                         net (fo=1, routed)           0.886     0.550    pt/cdc_fifo1/waddr_gray[2]
    SLICE_X5Y47          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.582    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.553 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.867    -0.686    pt/cdc_fifo1/clk_out1
    SLICE_X5Y47          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][2]/C
                         clock pessimism              0.694     0.008    
                         clock uncertainty            0.202     0.210    
    SLICE_X5Y47          FDRE (Hold_fdre_C_D)         0.070     0.280    pt/cdc_fifo1/waddr_gray_sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -0.280    
                         arrival time                           0.550    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 pt/cdc_fifo1/waddr_gray_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo1/waddr_gray_sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk1x_des rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.141ns (13.289%)  route 0.920ns (86.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.506ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.686ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.694ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -1.058    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270    -0.788 r  pt/bufr_des/O
                         net (fo=312, routed)         0.290    -0.498    pt/cdc_fifo1/clk1x_des
    SLICE_X11Y51         FDRE                                         r  pt/cdc_fifo1/waddr_gray_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  pt/cdc_fifo1/waddr_gray_reg[6]/Q
                         net (fo=1, routed)           0.920     0.563    pt/cdc_fifo1/waddr_gray[6]
    SLICE_X4Y49          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.582    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.553 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.867    -0.686    pt/cdc_fifo1/clk_out1
    SLICE_X4Y49          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][6]/C
                         clock pessimism              0.694     0.008    
                         clock uncertainty            0.202     0.210    
    SLICE_X4Y49          FDRE (Hold_fdre_C_D)         0.071     0.281    pt/cdc_fifo1/waddr_gray_sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -0.281    
                         arrival time                           0.563    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 pt/cdc_fifo1/waddr_gray_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo1/waddr_gray_sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk1x_des rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.141ns (13.566%)  route 0.898ns (86.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.694ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -1.058    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270    -0.788 r  pt/bufr_des/O
                         net (fo=312, routed)         0.288    -0.500    pt/cdc_fifo1/clk1x_des
    SLICE_X9Y52          FDRE                                         r  pt/cdc_fifo1/waddr_gray_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  pt/cdc_fifo1/waddr_gray_reg[0]/Q
                         net (fo=1, routed)           0.898     0.539    pt/cdc_fifo1/waddr_gray[0]
    SLICE_X9Y49          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.582    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.553 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.839    -0.714    pt/cdc_fifo1/clk_out1
    SLICE_X9Y49          FDRE                                         r  pt/cdc_fifo1/waddr_gray_sync_reg[0][0]/C
                         clock pessimism              0.694    -0.020    
                         clock uncertainty            0.202     0.182    
    SLICE_X9Y49          FDRE (Hold_fdre_C_D)         0.070     0.252    pt/cdc_fifo1/waddr_gray_sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.252    
                         arrival time                           0.539    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 pt/sas_des/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk1x_des  {rise@0.000ns fall@5.714ns period=14.286ns})
  Destination:            pt/cdc_fifo1/rrst_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk1x_des rise@0.000ns)
  Data Path Delay:        1.165ns  (logic 0.141ns (12.103%)  route 1.024ns (87.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.686ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.694ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_des rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.497     0.497 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.937    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.421 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.363    -1.058    pt/clk5x_des_nb
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270    -0.788 r  pt/bufr_des/O
                         net (fo=312, routed)         0.263    -0.525    pt/sas_des/clk1x_des
    SLICE_X4Y60          FDRE                                         r  pt/sas_des/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  pt/sas_des/rst_reg/Q
                         net (fo=6, routed)           1.024     0.640    pt/cdc_fifo1/out
    SLICE_X4Y48          FDRE                                         r  pt/cdc_fifo1/rrst_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    D15                                               0.000     0.000 r  tmds_rx_p[3] (IN)
                         net (fo=0)                   0.000     0.000    pt/clocking_des/inst/clk_in1_p
    D15                  IBUFDS (Prop_ibufds_I_O)     0.545     0.545 r  pt/clocking_des/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     1.025    pt/clocking_des/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.116 r  pt/clocking_des/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.582    pt/clocking_des/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.553 r  pt/clocking_des/inst/clkout1_buf/O
                         net (fo=2480, routed)        0.867    -0.686    pt/cdc_fifo1/clk_out1
    SLICE_X4Y48          FDRE                                         r  pt/cdc_fifo1/rrst_reg[0]/C
                         clock pessimism              0.694     0.008    
                         clock uncertainty            0.202     0.210    
    SLICE_X4Y48          FDRE (Hold_fdre_C_D)         0.070     0.280    pt/cdc_fifo1/rrst_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.280    
                         arrival time                           0.640    
  -------------------------------------------------------------------
                         slack                                  0.360    





