#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x23fbe90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x23ca320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x23d1a90 .functor NOT 1, L_0x2427b90, C4<0>, C4<0>, C4<0>;
L_0x2427970 .functor XOR 2, L_0x2427810, L_0x24278d0, C4<00>, C4<00>;
L_0x2427a80 .functor XOR 2, L_0x2427970, L_0x24279e0, C4<00>, C4<00>;
v0x24242f0_0 .net *"_ivl_10", 1 0, L_0x24279e0;  1 drivers
v0x24243f0_0 .net *"_ivl_12", 1 0, L_0x2427a80;  1 drivers
v0x24244d0_0 .net *"_ivl_2", 1 0, L_0x2427770;  1 drivers
v0x2424590_0 .net *"_ivl_4", 1 0, L_0x2427810;  1 drivers
v0x2424670_0 .net *"_ivl_6", 1 0, L_0x24278d0;  1 drivers
v0x24247a0_0 .net *"_ivl_8", 1 0, L_0x2427970;  1 drivers
v0x2424880_0 .net "a", 0 0, v0x2422230_0;  1 drivers
v0x2424920_0 .net "b", 0 0, v0x24222d0_0;  1 drivers
v0x24249c0_0 .net "c", 0 0, v0x2422370_0;  1 drivers
v0x2424a60_0 .var "clk", 0 0;
v0x2424b00_0 .net "d", 0 0, v0x24224b0_0;  1 drivers
v0x2424ba0_0 .net "out_pos_dut", 0 0, L_0x24275e0;  1 drivers
v0x2424c40_0 .net "out_pos_ref", 0 0, L_0x2426280;  1 drivers
v0x2424ce0_0 .net "out_sop_dut", 0 0, L_0x2426af0;  1 drivers
v0x2424d80_0 .net "out_sop_ref", 0 0, L_0x23fd3a0;  1 drivers
v0x2424e20_0 .var/2u "stats1", 223 0;
v0x2424ec0_0 .var/2u "strobe", 0 0;
v0x2425070_0 .net "tb_match", 0 0, L_0x2427b90;  1 drivers
v0x2425140_0 .net "tb_mismatch", 0 0, L_0x23d1a90;  1 drivers
v0x24251e0_0 .net "wavedrom_enable", 0 0, v0x2422780_0;  1 drivers
v0x24252b0_0 .net "wavedrom_title", 511 0, v0x2422820_0;  1 drivers
L_0x2427770 .concat [ 1 1 0 0], L_0x2426280, L_0x23fd3a0;
L_0x2427810 .concat [ 1 1 0 0], L_0x2426280, L_0x23fd3a0;
L_0x24278d0 .concat [ 1 1 0 0], L_0x24275e0, L_0x2426af0;
L_0x24279e0 .concat [ 1 1 0 0], L_0x2426280, L_0x23fd3a0;
L_0x2427b90 .cmp/eeq 2, L_0x2427770, L_0x2427a80;
S_0x23ce7c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x23ca320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x23d1e70 .functor AND 1, v0x2422370_0, v0x24224b0_0, C4<1>, C4<1>;
L_0x23d2250 .functor NOT 1, v0x2422230_0, C4<0>, C4<0>, C4<0>;
L_0x23d2630 .functor NOT 1, v0x24222d0_0, C4<0>, C4<0>, C4<0>;
L_0x23d28b0 .functor AND 1, L_0x23d2250, L_0x23d2630, C4<1>, C4<1>;
L_0x23e9990 .functor AND 1, L_0x23d28b0, v0x2422370_0, C4<1>, C4<1>;
L_0x23fd3a0 .functor OR 1, L_0x23d1e70, L_0x23e9990, C4<0>, C4<0>;
L_0x2425700 .functor NOT 1, v0x24222d0_0, C4<0>, C4<0>, C4<0>;
L_0x2425770 .functor OR 1, L_0x2425700, v0x24224b0_0, C4<0>, C4<0>;
L_0x2425880 .functor AND 1, v0x2422370_0, L_0x2425770, C4<1>, C4<1>;
L_0x2425940 .functor NOT 1, v0x2422230_0, C4<0>, C4<0>, C4<0>;
L_0x2425a10 .functor OR 1, L_0x2425940, v0x24222d0_0, C4<0>, C4<0>;
L_0x2425a80 .functor AND 1, L_0x2425880, L_0x2425a10, C4<1>, C4<1>;
L_0x2425c00 .functor NOT 1, v0x24222d0_0, C4<0>, C4<0>, C4<0>;
L_0x2425c70 .functor OR 1, L_0x2425c00, v0x24224b0_0, C4<0>, C4<0>;
L_0x2425b90 .functor AND 1, v0x2422370_0, L_0x2425c70, C4<1>, C4<1>;
L_0x2425e00 .functor NOT 1, v0x2422230_0, C4<0>, C4<0>, C4<0>;
L_0x2425f00 .functor OR 1, L_0x2425e00, v0x24224b0_0, C4<0>, C4<0>;
L_0x2425fc0 .functor AND 1, L_0x2425b90, L_0x2425f00, C4<1>, C4<1>;
L_0x2426170 .functor XNOR 1, L_0x2425a80, L_0x2425fc0, C4<0>, C4<0>;
v0x23d13c0_0 .net *"_ivl_0", 0 0, L_0x23d1e70;  1 drivers
v0x23d17c0_0 .net *"_ivl_12", 0 0, L_0x2425700;  1 drivers
v0x23d1ba0_0 .net *"_ivl_14", 0 0, L_0x2425770;  1 drivers
v0x23d1f80_0 .net *"_ivl_16", 0 0, L_0x2425880;  1 drivers
v0x23d2360_0 .net *"_ivl_18", 0 0, L_0x2425940;  1 drivers
v0x23d2740_0 .net *"_ivl_2", 0 0, L_0x23d2250;  1 drivers
v0x23d29c0_0 .net *"_ivl_20", 0 0, L_0x2425a10;  1 drivers
v0x24207a0_0 .net *"_ivl_24", 0 0, L_0x2425c00;  1 drivers
v0x2420880_0 .net *"_ivl_26", 0 0, L_0x2425c70;  1 drivers
v0x2420960_0 .net *"_ivl_28", 0 0, L_0x2425b90;  1 drivers
v0x2420a40_0 .net *"_ivl_30", 0 0, L_0x2425e00;  1 drivers
v0x2420b20_0 .net *"_ivl_32", 0 0, L_0x2425f00;  1 drivers
v0x2420c00_0 .net *"_ivl_36", 0 0, L_0x2426170;  1 drivers
L_0x7fc4d0151018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2420cc0_0 .net *"_ivl_38", 0 0, L_0x7fc4d0151018;  1 drivers
v0x2420da0_0 .net *"_ivl_4", 0 0, L_0x23d2630;  1 drivers
v0x2420e80_0 .net *"_ivl_6", 0 0, L_0x23d28b0;  1 drivers
v0x2420f60_0 .net *"_ivl_8", 0 0, L_0x23e9990;  1 drivers
v0x2421040_0 .net "a", 0 0, v0x2422230_0;  alias, 1 drivers
v0x2421100_0 .net "b", 0 0, v0x24222d0_0;  alias, 1 drivers
v0x24211c0_0 .net "c", 0 0, v0x2422370_0;  alias, 1 drivers
v0x2421280_0 .net "d", 0 0, v0x24224b0_0;  alias, 1 drivers
v0x2421340_0 .net "out_pos", 0 0, L_0x2426280;  alias, 1 drivers
v0x2421400_0 .net "out_sop", 0 0, L_0x23fd3a0;  alias, 1 drivers
v0x24214c0_0 .net "pos0", 0 0, L_0x2425a80;  1 drivers
v0x2421580_0 .net "pos1", 0 0, L_0x2425fc0;  1 drivers
L_0x2426280 .functor MUXZ 1, L_0x7fc4d0151018, L_0x2425a80, L_0x2426170, C4<>;
S_0x2421700 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x23ca320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x2422230_0 .var "a", 0 0;
v0x24222d0_0 .var "b", 0 0;
v0x2422370_0 .var "c", 0 0;
v0x2422410_0 .net "clk", 0 0, v0x2424a60_0;  1 drivers
v0x24224b0_0 .var "d", 0 0;
v0x24225a0_0 .var/2u "fail", 0 0;
v0x2422640_0 .var/2u "fail1", 0 0;
v0x24226e0_0 .net "tb_match", 0 0, L_0x2427b90;  alias, 1 drivers
v0x2422780_0 .var "wavedrom_enable", 0 0;
v0x2422820_0 .var "wavedrom_title", 511 0;
E_0x23dd440/0 .event negedge, v0x2422410_0;
E_0x23dd440/1 .event posedge, v0x2422410_0;
E_0x23dd440 .event/or E_0x23dd440/0, E_0x23dd440/1;
S_0x2421a30 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x2421700;
 .timescale -12 -12;
v0x2421c70_0 .var/2s "i", 31 0;
E_0x23dd2e0 .event posedge, v0x2422410_0;
S_0x2421d70 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x2421700;
 .timescale -12 -12;
v0x2421f70_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2422050 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x2421700;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2422a00 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x23ca320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x2426430 .functor AND 1, v0x2422370_0, v0x24224b0_0, C4<1>, C4<1>;
L_0x24266e0 .functor NOT 1, v0x2422230_0, C4<0>, C4<0>, C4<0>;
L_0x2426770 .functor NOT 1, v0x24222d0_0, C4<0>, C4<0>, C4<0>;
L_0x24268f0 .functor AND 1, L_0x24266e0, L_0x2426770, C4<1>, C4<1>;
L_0x2426a30 .functor AND 1, L_0x24268f0, v0x2422370_0, C4<1>, C4<1>;
L_0x2426af0 .functor OR 1, L_0x2426430, L_0x2426a30, C4<0>, C4<0>;
L_0x2426c90 .functor NOT 1, v0x24222d0_0, C4<0>, C4<0>, C4<0>;
L_0x2426d00 .functor OR 1, L_0x2426c90, v0x24224b0_0, C4<0>, C4<0>;
L_0x2426e10 .functor AND 1, v0x2422370_0, L_0x2426d00, C4<1>, C4<1>;
L_0x2426ed0 .functor NOT 1, v0x2422230_0, C4<0>, C4<0>, C4<0>;
L_0x24270b0 .functor OR 1, L_0x2426ed0, v0x24222d0_0, C4<0>, C4<0>;
L_0x2427120 .functor AND 1, L_0x2426e10, L_0x24270b0, C4<1>, C4<1>;
L_0x24272a0 .functor NOT 1, v0x2422230_0, C4<0>, C4<0>, C4<0>;
L_0x2427310 .functor AND 1, L_0x24272a0, v0x24224b0_0, C4<1>, C4<1>;
L_0x2427230 .functor AND 1, L_0x2427310, v0x2422370_0, C4<1>, C4<1>;
v0x2422bc0_0 .net *"_ivl_12", 0 0, L_0x2426c90;  1 drivers
v0x2422ca0_0 .net *"_ivl_14", 0 0, L_0x2426d00;  1 drivers
v0x2422d80_0 .net *"_ivl_16", 0 0, L_0x2426e10;  1 drivers
v0x2422e70_0 .net *"_ivl_18", 0 0, L_0x2426ed0;  1 drivers
v0x2422f50_0 .net *"_ivl_2", 0 0, L_0x24266e0;  1 drivers
v0x2423080_0 .net *"_ivl_20", 0 0, L_0x24270b0;  1 drivers
v0x2423160_0 .net *"_ivl_24", 0 0, L_0x24272a0;  1 drivers
v0x2423240_0 .net *"_ivl_26", 0 0, L_0x2427310;  1 drivers
v0x2423320_0 .net *"_ivl_30", 0 0, L_0x24274a0;  1 drivers
L_0x7fc4d0151060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2423470_0 .net *"_ivl_32", 0 0, L_0x7fc4d0151060;  1 drivers
v0x2423550_0 .net *"_ivl_4", 0 0, L_0x2426770;  1 drivers
v0x2423630_0 .net *"_ivl_6", 0 0, L_0x24268f0;  1 drivers
v0x2423710_0 .net "a", 0 0, v0x2422230_0;  alias, 1 drivers
v0x24237b0_0 .net "b", 0 0, v0x24222d0_0;  alias, 1 drivers
v0x24238a0_0 .net "c", 0 0, v0x2422370_0;  alias, 1 drivers
v0x2423990_0 .net "d", 0 0, v0x24224b0_0;  alias, 1 drivers
v0x2423a80_0 .net "out_pos", 0 0, L_0x24275e0;  alias, 1 drivers
v0x2423c50_0 .net "out_sop", 0 0, L_0x2426af0;  alias, 1 drivers
v0x2423d10_0 .net "pos0", 0 0, L_0x2427120;  1 drivers
v0x2423dd0_0 .net "pos1", 0 0, L_0x2427230;  1 drivers
v0x2423e90_0 .net "sop0", 0 0, L_0x2426430;  1 drivers
v0x2423f50_0 .net "sop1", 0 0, L_0x2426a30;  1 drivers
L_0x24274a0 .cmp/eeq 1, L_0x2427120, L_0x2427230;
L_0x24275e0 .functor MUXZ 1, L_0x7fc4d0151060, L_0x2427120, L_0x24274a0, C4<>;
S_0x24240d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x23ca320;
 .timescale -12 -12;
E_0x23c69f0 .event anyedge, v0x2424ec0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2424ec0_0;
    %nor/r;
    %assign/vec4 v0x2424ec0_0, 0;
    %wait E_0x23c69f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2421700;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24225a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2422640_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x2421700;
T_4 ;
    %wait E_0x23dd440;
    %load/vec4 v0x24226e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24225a0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x2421700;
T_5 ;
    %wait E_0x23dd2e0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24224b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2422370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24222d0_0, 0;
    %assign/vec4 v0x2422230_0, 0;
    %wait E_0x23dd2e0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24224b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2422370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24222d0_0, 0;
    %assign/vec4 v0x2422230_0, 0;
    %wait E_0x23dd2e0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24224b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2422370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24222d0_0, 0;
    %assign/vec4 v0x2422230_0, 0;
    %wait E_0x23dd2e0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24224b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2422370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24222d0_0, 0;
    %assign/vec4 v0x2422230_0, 0;
    %wait E_0x23dd2e0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24224b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2422370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24222d0_0, 0;
    %assign/vec4 v0x2422230_0, 0;
    %wait E_0x23dd2e0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24224b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2422370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24222d0_0, 0;
    %assign/vec4 v0x2422230_0, 0;
    %wait E_0x23dd2e0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24224b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2422370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24222d0_0, 0;
    %assign/vec4 v0x2422230_0, 0;
    %wait E_0x23dd2e0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24224b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2422370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24222d0_0, 0;
    %assign/vec4 v0x2422230_0, 0;
    %wait E_0x23dd2e0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24224b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2422370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24222d0_0, 0;
    %assign/vec4 v0x2422230_0, 0;
    %wait E_0x23dd2e0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24224b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2422370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24222d0_0, 0;
    %assign/vec4 v0x2422230_0, 0;
    %wait E_0x23dd2e0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24224b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2422370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24222d0_0, 0;
    %assign/vec4 v0x2422230_0, 0;
    %wait E_0x23dd2e0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24224b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2422370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24222d0_0, 0;
    %assign/vec4 v0x2422230_0, 0;
    %wait E_0x23dd2e0;
    %load/vec4 v0x24225a0_0;
    %store/vec4 v0x2422640_0, 0, 1;
    %fork t_1, S_0x2421a30;
    %jmp t_0;
    .scope S_0x2421a30;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2421c70_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x2421c70_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x23dd2e0;
    %load/vec4 v0x2421c70_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x24224b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2422370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24222d0_0, 0;
    %assign/vec4 v0x2422230_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2421c70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x2421c70_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x2421700;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x23dd440;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x24224b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2422370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24222d0_0, 0;
    %assign/vec4 v0x2422230_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x24225a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x2422640_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x23ca320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2424a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2424ec0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x23ca320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x2424a60_0;
    %inv;
    %store/vec4 v0x2424a60_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x23ca320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2422410_0, v0x2425140_0, v0x2424880_0, v0x2424920_0, v0x24249c0_0, v0x2424b00_0, v0x2424d80_0, v0x2424ce0_0, v0x2424c40_0, v0x2424ba0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x23ca320;
T_9 ;
    %load/vec4 v0x2424e20_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x2424e20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2424e20_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x2424e20_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x2424e20_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2424e20_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x2424e20_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2424e20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2424e20_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2424e20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x23ca320;
T_10 ;
    %wait E_0x23dd440;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2424e20_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2424e20_0, 4, 32;
    %load/vec4 v0x2425070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x2424e20_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2424e20_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2424e20_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2424e20_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x2424d80_0;
    %load/vec4 v0x2424d80_0;
    %load/vec4 v0x2424ce0_0;
    %xor;
    %load/vec4 v0x2424d80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x2424e20_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2424e20_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x2424e20_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2424e20_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x2424c40_0;
    %load/vec4 v0x2424c40_0;
    %load/vec4 v0x2424ba0_0;
    %xor;
    %load/vec4 v0x2424c40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x2424e20_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2424e20_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x2424e20_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2424e20_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/machine/ece241_2013_q2/iter2/response4/top_module.sv";
