Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Apr 25 00:27:25 2023
| Host         : NRG-Laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Wrapper_control_sets_placed.rpt
| Design       : Wrapper
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   267 |
|    Minimum number of control sets                        |   267 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   659 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   267 |
| >= 0 to < 4        |    39 |
| >= 4 to < 6        |    50 |
| >= 6 to < 8        |    11 |
| >= 8 to < 10       |    10 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     7 |
| >= 14 to < 16      |     2 |
| >= 16              |   146 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1891 |          529 |
| No           | No                    | Yes                    |             272 |          126 |
| No           | Yes                   | No                     |             875 |          287 |
| Yes          | No                    | No                     |            1362 |          412 |
| Yes          | No                    | Yes                    |            1543 |          746 |
| Yes          | Yes                   | No                     |             382 |          104 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clock_IBUF_BUFG                                | Debounce1/u1/slow_clk_en                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  clock_IBUF_BUFG                                | Debounce0/u1/slow_clk_en                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                          | debug/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                              |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |         1.00 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                        | debug/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                              |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                        | debug/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                              |                1 |              1 |         1.00 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  clock_IBUF_BUFG                                | Debounce3/u1/slow_clk_en                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  clock_IBUF_BUFG                                | Debounce2/u1/slow_clk_en                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
| ~clk_BUFG                                       |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  CPU/segmentWrapper/mainClockDiv/clockReg_reg_0 |                                                                                                                                                                                                                                                          | CPU/decodeExecuteLatch/reg2/dffe_reg[31]/resetIn                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              2 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |         2.00 |
|  segmentDebug/clockDivider/clockReg             |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
| ~clk_BUFG                                       |                                                                                                                                                                                                                                                          | CPU/mainMultDiv/divider/counter0/c1/d/multDivDone                                                                                                                                                                                       |                1 |              2 |         2.00 |
| ~CPU/segmentWrapper/mainClockDiv/clockReg_reg_0 |                                                                                                                                                                                                                                                          | CPU/decodeExecuteLatch/reg2/dffe_reg[31]/resetIn                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  clock_IBUF_BUFG                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                2 |              3 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  clock_IBUF_BUFG                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  clk_BUFG                                       |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  clock_IBUF_BUFG                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  clock_IBUF_BUFG                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | debug/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | debug/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | debug/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | debug/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | debug/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | debug/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | debug/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | debug/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/cnt[3]_i_1__36_n_0                                                                                                                                                       |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | debug/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/cnt[3]_i_1__23_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                 | debug/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | debug/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | debug/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | debug/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | debug/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | debug/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | debug/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/cnt[3]_i_1__20_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | debug/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/cnt[3]_i_1__21_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | debug/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/cnt[3]_i_1__22_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | debug/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/cnt[3]_i_1__29_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | debug/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | debug/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/cnt[3]_i_1__24_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | debug/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/cnt[3]_i_1__25_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | debug/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/cnt[3]_i_1__26_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | debug/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/cnt[3]_i_1__27_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | debug/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/cnt[3]_i_1__28_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | debug/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/cnt[3]_i_1__30_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | debug/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/cnt[3]_i_1__31_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | debug/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/cnt[3]_i_1__32_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | debug/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/cnt[3]_i_1__33_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | debug/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | debug/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/cnt[3]_i_1__34_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | debug/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/cnt[3]_i_1__38_n_0                                                                                                                                                       |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | debug/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/cnt[3]_i_1__39_n_0                                                                                                                                                       |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | debug/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | debug/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | debug/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/cnt[3]_i_1__35_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | debug/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | debug/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | debug/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | debug/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | debug/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/cnt[3]_i_1__37_n_0                                                                                                                                                       |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | debug/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                          |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | debug/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                        |                2 |              5 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                2 |              6 |         3.00 |
|  clk_BUFG                                       |                                                                                                                                                                                                                                                          | CPU/mainMultDiv/divider/counter0/c1/d/rst                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |         3.00 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg_1                                                                                                                                                                           | debug/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_reg_1                                                                                                                                                          |                2 |              6 |         3.00 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | debug/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                     |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                3 |              7 |         2.33 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | debug/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                     |                3 |              7 |         2.33 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                        | debug/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | debug/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[14]_i_1_n_0                                                                                                                                                                        |                2 |              7 |         3.50 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr[6]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                        | debug/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | debug/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/CFG_DATA_O[15]_i_1_n_0                                                                                                                                                |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg_1                                                                                                                                                                           | debug/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O[7]_i_1_n_0                                                                                                                                                               |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg_1                                                                                                                                                                           | debug/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg_1                                                                                                                                   |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                  | debug/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                             |                3 |              9 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |         5.00 |
|  clock_IBUF_BUFG                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |         6.00 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                                                                 | debug/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                          |                4 |             13 |         3.25 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/shift_en_reg                                                                                                                                                            | debug/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q                                                                                                                                         |                4 |             13 |         3.25 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             13 |         2.60 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | debug/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                        |                6 |             13 |         2.17 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             13 |         2.60 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                8 |             15 |         1.88 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                                                               | debug/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[3]_0                                                                                                                                                                 |                9 |             15 |         1.67 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |         5.33 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |         5.33 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | debug/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_6[15]_i_1_n_0                                                                                                                                                                        |                6 |             16 |         2.67 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | debug/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                        |                7 |             16 |         2.29 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                4 |             16 |         4.00 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_regs/adv_rb_drdy1                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clock_IBUF_BUFG                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
| ~clk_BUFG                                       | CPU/decodeExecuteLatch/reg1/dffe_reg[0]/enable0_0                                                                                                                                                                                                        | CPU/decodeExecuteLatch/reg2/dffe_reg[31]/resetIn                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA[15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
| ~clk_BUFG                                       | CPU/decodeExecuteLatch/reg1/dffe_reg[29]/enable00_out                                                                                                                                                                                                    | CPU/decodeExecuteLatch/reg2/dffe_reg[31]/resetIn                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             17 |         2.83 |
|  clock_IBUF_BUFG                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  clock_IBUF_BUFG                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                5 |             18 |         3.60 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |         4.50 |
|  clock_IBUF_BUFG                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                 | debug/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/G_1PIPE_IFACE.s_den_r_reg                                                                                                                                              |                3 |             20 |         6.67 |
|  clock_IBUF_BUFG                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               11 |             25 |         2.27 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               14 |             27 |         1.93 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | Debounce2/u1/counter[0]_i_1__1_n_0                                                                                                                                                                                                      |                7 |             27 |         3.86 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | Debounce3/u1/counter[0]_i_1__2_n_0                                                                                                                                                                                                      |                7 |             27 |         3.86 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | Debounce1/u1/counter[0]_i_1__0_n_0                                                                                                                                                                                                      |                7 |             27 |         3.86 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | Debounce0/u1/counter[0]_i_1_n_0                                                                                                                                                                                                         |                7 |             27 |         3.86 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  clock_IBUF_BUFG                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                6 |             28 |         4.67 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/ADV_TRIG.u_adv_trig/CFG_BRAM_RD_DATA[23]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             31 |         3.44 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                8 |             31 |         3.88 |
|  clk_BUFG                                       | RegisterFile/registers[3].reg32/dffe_reg[30]/q_reg_1                                                                                                                                                                                                     | CPU/decodeExecuteLatch/reg2/dffe_reg[31]/resetIn                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  clk_BUFG                                       | RegisterFile/registers[4].reg32/dffe_reg[30]/q_reg_1                                                                                                                                                                                                     | CPU/decodeExecuteLatch/reg2/dffe_reg[31]/resetIn                                                                                                                                                                                        |               16 |             32 |         2.00 |
|  clk_BUFG                                       | RegisterFile/registers[5].reg32/dffe_reg[30]/q_reg_1                                                                                                                                                                                                     | CPU/decodeExecuteLatch/reg2/dffe_reg[31]/resetIn                                                                                                                                                                                        |               24 |             32 |         1.33 |
|  clk_BUFG                                       | RegisterFile/registers[6].reg32/dffe_reg[30]/q_reg_1                                                                                                                                                                                                     | CPU/decodeExecuteLatch/reg2/dffe_reg[31]/resetIn                                                                                                                                                                                        |               29 |             32 |         1.10 |
|  clk_BUFG                                       | RegisterFile/registers[7].reg32/dffe_reg[30]/q_reg_1                                                                                                                                                                                                     | CPU/decodeExecuteLatch/reg2/dffe_reg[31]/resetIn                                                                                                                                                                                        |               14 |             32 |         2.29 |
|  clk_BUFG                                       | RegisterFile/registers[8].reg32/dffe_reg[30]/q_reg_1                                                                                                                                                                                                     | CPU/decodeExecuteLatch/reg2/dffe_reg[31]/resetIn                                                                                                                                                                                        |               20 |             32 |         1.60 |
|  clk_BUFG                                       | RegisterFile/registers[9].reg32/dffe_reg[30]/q_reg_1                                                                                                                                                                                                     | CPU/decodeExecuteLatch/reg2/dffe_reg[31]/resetIn                                                                                                                                                                                        |               19 |             32 |         1.68 |
|  clk_BUFG                                       | RegisterFile/registers[12].reg32/dffe_reg[30]/q_reg_1                                                                                                                                                                                                    | CPU/decodeExecuteLatch/reg2/dffe_reg[31]/resetIn                                                                                                                                                                                        |               21 |             32 |         1.52 |
|  clk_BUFG                                       | CPU/timerModule/pulse_i_1_n_0                                                                                                                                                                                                                            | CPU/timerModule/t[0]_i_1_n_0                                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | debug/inst/ila_core_inst/u_ila_reset_ctrl/Q[3]                                                                                                                                                                                          |                9 |             32 |         3.56 |
|  clk_BUFG                                       |                                                                                                                                                                                                                                                          | CPU/timerModule/count[0]_i_1__1_n_0                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  clk_BUFG                                       | RegisterFile/selectWriteReg/q_reg_0                                                                                                                                                                                                                      | CPU/decodeExecuteLatch/reg2/dffe_reg[31]/resetIn                                                                                                                                                                                        |                7 |             32 |         4.57 |
|  clk_BUFG                                       | RegisterFile/selectWriteReg/q_reg_2                                                                                                                                                                                                                      | CPU/decodeExecuteLatch/reg2/dffe_reg[31]/resetIn                                                                                                                                                                                        |               23 |             32 |         1.39 |
|  clk_BUFG                                       | RegisterFile/selectWriteReg/q_reg_11                                                                                                                                                                                                                     | CPU/decodeExecuteLatch/reg2/dffe_reg[31]/resetIn                                                                                                                                                                                        |               14 |             32 |         2.29 |
|  clk_BUFG                                       | RegisterFile/selectWriteReg/q_reg                                                                                                                                                                                                                        | CPU/decodeExecuteLatch/reg2/dffe_reg[31]/resetIn                                                                                                                                                                                        |               22 |             32 |         1.45 |
|  clk_BUFG                                       | RegisterFile/selectWriteReg/q_reg_1                                                                                                                                                                                                                      | CPU/decodeExecuteLatch/reg2/dffe_reg[31]/resetIn                                                                                                                                                                                        |               15 |             32 |         2.13 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               11 |             32 |         2.91 |
|  clk_BUFG                                       | RegisterFile/selectWriteReg/q_reg_10                                                                                                                                                                                                                     | CPU/decodeExecuteLatch/reg2/dffe_reg[31]/resetIn                                                                                                                                                                                        |               23 |             32 |         1.39 |
|  clk_BUFG                                       | RegisterFile/selectWriteReg/q_reg_12                                                                                                                                                                                                                     | CPU/decodeExecuteLatch/reg2/dffe_reg[31]/resetIn                                                                                                                                                                                        |               14 |             32 |         2.29 |
|  clk_BUFG                                       | RegisterFile/registers[10].reg32/dffe_reg[30]/q_reg_1                                                                                                                                                                                                    | CPU/decodeExecuteLatch/reg2/dffe_reg[31]/resetIn                                                                                                                                                                                        |               13 |             32 |         2.46 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             32 |         3.56 |
|  clk_BUFG                                       | RegisterFile/selectWriteReg/q_reg_7                                                                                                                                                                                                                      | CPU/decodeExecuteLatch/reg2/dffe_reg[31]/resetIn                                                                                                                                                                                        |               21 |             32 |         1.52 |
|  clk_BUFG                                       | RegisterFile/selectWriteReg/q_reg_5                                                                                                                                                                                                                      | CPU/decodeExecuteLatch/reg2/dffe_reg[31]/resetIn                                                                                                                                                                                        |               22 |             32 |         1.45 |
|  clk_BUFG                                       | RegisterFile/selectWriteReg/q_reg_13                                                                                                                                                                                                                     | CPU/decodeExecuteLatch/reg2/dffe_reg[31]/resetIn                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  clk_BUFG                                       | RegisterFile/selectWriteReg/q_reg_14                                                                                                                                                                                                                     | CPU/decodeExecuteLatch/reg2/dffe_reg[31]/resetIn                                                                                                                                                                                        |               12 |             32 |         2.67 |
|  clk_BUFG                                       | RegisterFile/selectWriteReg/q_reg_3                                                                                                                                                                                                                      | CPU/decodeExecuteLatch/reg2/dffe_reg[31]/resetIn                                                                                                                                                                                        |               17 |             32 |         1.88 |
|  clk_BUFG                                       | RegisterFile/selectWriteReg/q_reg_8                                                                                                                                                                                                                      | CPU/decodeExecuteLatch/reg2/dffe_reg[31]/resetIn                                                                                                                                                                                        |               11 |             32 |         2.91 |
|  clk_BUFG                                       | RegisterFile/selectWriteReg/q_reg_4                                                                                                                                                                                                                      | CPU/decodeExecuteLatch/reg2/dffe_reg[31]/resetIn                                                                                                                                                                                        |                7 |             32 |         4.57 |
|  clk_BUFG                                       | RegisterFile/selectWriteReg/q_reg_6                                                                                                                                                                                                                      | CPU/decodeExecuteLatch/reg2/dffe_reg[31]/resetIn                                                                                                                                                                                        |               24 |             32 |         1.33 |
|  clk_BUFG                                       | RegisterFile/registers[11].reg32/dffe_reg[30]/q_reg_1                                                                                                                                                                                                    | CPU/decodeExecuteLatch/reg2/dffe_reg[31]/resetIn                                                                                                                                                                                        |               20 |             32 |         1.60 |
|  clk_BUFG                                       | RegisterFile/registers[13].reg32/dffe_reg[30]/q_reg_1                                                                                                                                                                                                    | CPU/decodeExecuteLatch/reg2/dffe_reg[31]/resetIn                                                                                                                                                                                        |               14 |             32 |         2.29 |
|  clk_BUFG                                       | RegisterFile/registers[14].reg32/dffe_reg[30]/q_reg_1                                                                                                                                                                                                    | CPU/decodeExecuteLatch/reg2/dffe_reg[31]/resetIn                                                                                                                                                                                        |               14 |             32 |         2.29 |
|  clk_BUFG                                       | RegisterFile/registers[15].reg32/dffe_reg[30]/q_reg_1                                                                                                                                                                                                    | CPU/decodeExecuteLatch/reg2/dffe_reg[31]/resetIn                                                                                                                                                                                        |               16 |             32 |         2.00 |
|  clk_BUFG                                       | RegisterFile/registers[1].reg32/dffe_reg[0]/q_reg_0                                                                                                                                                                                                      | CPU/decodeExecuteLatch/reg2/dffe_reg[31]/resetIn                                                                                                                                                                                        |               17 |             32 |         1.88 |
|  clk_BUFG                                       | RegisterFile/registers[2].reg32/dffe_reg[30]/q_reg_1                                                                                                                                                                                                     | CPU/decodeExecuteLatch/reg2/dffe_reg[31]/resetIn                                                                                                                                                                                        |               15 |             32 |         2.13 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | mainClockDiv/clear                                                                                                                                                                                                                      |                9 |             33 |         3.67 |
|  clk_BUFG                                       |                                                                                                                                                                                                                                                          | CPU/segmentWrapper/mainClockDiv/clear                                                                                                                                                                                                   |                9 |             33 |         3.67 |
|  clk_BUFG                                       |                                                                                                                                                                                                                                                          | segmentDebug/clockDivider/clear                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               10 |             34 |         3.40 |
|  clk_BUFG                                       | RegisterFile/selectWriteReg/q_reg_9                                                                                                                                                                                                                      | CPU/decodeExecuteLatch/reg2/dffe_reg[31]/resetIn                                                                                                                                                                                        |               23 |             35 |         1.52 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               14 |             37 |         2.64 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | debug/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                          |               15 |             40 |         2.67 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | debug/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                             |               30 |             41 |         1.37 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               13 |             48 |         3.69 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             48 |         4.80 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               13 |             48 |         3.69 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               14 |             48 |         3.43 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               12 |             49 |         4.08 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               14 |             49 |         3.50 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               12 |             49 |         4.08 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               13 |             49 |         3.77 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               24 |             63 |         2.62 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                         |               16 |             64 |         4.00 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | debug/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                          |               32 |             64 |         2.00 |
|  clk_BUFG                                       | CPU/mainMultDiv/multiplier/counter0/c0/d/q_reg_1                                                                                                                                                                                                         | CPU/mainMultDiv/divider/counter0/c1/d/q_reg_8                                                                                                                                                                                           |               20 |             64 |         3.20 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_2_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |               16 |             64 |         4.00 |
| ~clk_BUFG                                       | CPU/decodeExecuteLatch/reg1/dffe_reg[27]/enable0                                                                                                                                                                                                         | CPU/decodeExecuteLatch/reg2/dffe_reg[31]/resetIn                                                                                                                                                                                        |               37 |             94 |         2.54 |
|  clock_IBUF_BUFG                                | debug/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               27 |            103 |         3.81 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          | debug/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                        |               31 |            112 |         3.61 |
|  clk_BUFG                                       |                                                                                                                                                                                                                                                          | CPU/mainMultDiv/divider/counter0/c1/d/q_reg_8                                                                                                                                                                                           |               73 |            131 |         1.79 |
| ~clk_BUFG                                       | CPU/decodeExecuteLatch/reg1/dffe_reg[27]/pulse_reg                                                                                                                                                                                                       | CPU/decodeExecuteLatch/reg2/dffe_reg[31]/resetIn                                                                                                                                                                                        |              137 |            276 |         2.01 |
|  clock_IBUF_BUFG                                |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              500 |           1952 |         3.90 |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


