# do laboratorio_VHDL_Luigi.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:03:36 on Oct 26,2018
# vcom -work work laboratorio_VHDL_Luigi.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cyclonev_atom_pack
# -- Loading package cyclonev_components
# -- Loading package NUMERIC_STD
# -- Compiling entity memoria_ROM_16_bits
# -- Compiling architecture structure of memoria_ROM_16_bits
# End time: 22:03:36 on Oct 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:03:37 on Oct 26,2018
# vcom -work work memoria_ROM_16_bits.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity memoria_ROM_16_bits_vhd_vec_tst
# -- Compiling architecture memoria_ROM_16_bits_arch of memoria_ROM_16_bits_vhd_vec_tst
# End time: 22:03:37 on Oct 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.memoria_ROM_16_bits_vhd_vec_tst 
# Start time: 22:03:37 on Oct 26,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.memoria_rom_16_bits_vhd_vec_tst(memoria_rom_16_bits_arch)
# Loading altera_lnsim.altera_lnsim_components
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cyclonev.cyclonev_atom_pack(body)
# Loading cyclonev.cyclonev_components
# Loading ieee.numeric_std(body)
# Loading work.memoria_rom_16_bits(structure)
# ** Fatal: (vsim-3807) Types do not match between component and entity for port "adress".
#    Time: 0 ps  Iteration: 0  Instance: /memoria_rom_16_bits_vhd_vec_tst/i1 File: laboratorio_VHDL_Luigi.vho Line: 39
# FATAL ERROR while loading design
# Error loading design
# End time: 22:03:37 on Oct 26,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
