第11章作业

1.RTL代码描述

```verilog
module decoder_24(enable,data_in,q);
    input enable;
    input[1:0]data_in;
    output reg[3:0] q;
always@(enable,data_in)
begin
    if(enable==1'b0)
        begin
            case(data_in)
            2'b00: q<=4'b1110;
            2'b01: q<=4'b1101;
            2'b10: q<=4'b1011;
            2'b11: q<=4'b0111;
            default: q<=4'b1111;
            endcase
        end
    else
        q<=4'b1111;
end
endmodule
```

2.行为级描述原理图

![](https://cdn.jsdelivr.net/gh/oscarzqf/typoraPictures/20221114174115.png)

3.tb测试

```verilog
`timescale 1ns / 1ps
module decoder_42_testbench;
reg enable;
reg[1:0]data_in;
wire[3:0] q;
decoder_24 u0(
.enable(enable),
.data_in(data_in),
.q(q));
initial
begin
enable=1'b1;
data_in=2'b00;
end
always
begin
#10
enable=1'b0;
#10
data_in=data_in+1;
end
endmodule

```

4.仿真波形图

![](https://cdn.jsdelivr.net/gh/oscarzqf/typoraPictures/20221114174025.png)

5.RTL综合后原理图

![](https://cdn.jsdelivr.net/gh/oscarzqf/typoraPictures/20221114174215.png)

6.资源占用结果

![](https://cdn.jsdelivr.net/gh/oscarzqf/typoraPictures/20221114174227.png)



1.RTL代码描述

```verilog
module dsbjq_11(vote_in,res);
input[10:0]vote_in;
output reg res;
reg[3:0] i,adder;
always@(vote_in)
begin
    adder=0;
    for(i=0;i<=4'b1010;i=i+1)
    begin
        if(vote_in[i])
             adder=adder+1;
    end
    if(adder>=6)
        res=1;
    else
        res=0;
end
endmodule
```

2.行为级描述原理图

![](https://cdn.jsdelivr.net/gh/oscarzqf/typoraPictures/20221114180729.png)

3.tb测试

```verilog
`timescale 1ns / 1ps
module dsbjq_11_testbench;
reg[10:0] vote_in;
wire res;
dsbjq_11 u0(
.vote_in(vote_in),
.res(res)
);
initial 
begin
vote_in=0;
#10;
end
always
begin
#10
vote_in=~vote_in;
#10
vote_in=11'b11111100000;
#10
vote_in=11'b11111000000;
end
endmodule
```

4.仿真波形图

![](https://cdn.jsdelivr.net/gh/oscarzqf/typoraPictures/20221114180631.png)

5.RTL综合后原理图

![](https://cdn.jsdelivr.net/gh/oscarzqf/typoraPictures/20221114180819.png)

6.资源占用结果

![](https://cdn.jsdelivr.net/gh/oscarzqf/typoraPictures/20221114180837.png)



1.RTL代码描述

```verilog
module dff_asyn(d,clk,rst,set,q);
    input d,clk,rst,set;
    output reg q;
always@(posedge clk or posedge rst or posedge set)
begin
    if(rst==1)
        q<=0;
    else if(set==1)
        q<=1;
    else
        q<=d;
end 
endmodule
```

2.行为级描述原理图

![](https://cdn.jsdelivr.net/gh/oscarzqf/typoraPictures/20221114190549.png)

3.tb测试

```verilog
`timescale 1ns / 1ps
module dff_asyn_testbench;
reg clk,rst,set,d;
wire q;
dff_asyn u0(
.clk(clk),
.rst(rst),
.set(set),
.q(q),
.d(d));
initial
begin
rst=1;set=0;clk=0;d=0;
#10
rst=0;set=1;clk=1;d=0;
#10 
rst=0;set=0;d=0;clk=0;
end 
always#10 clk=~clk;
always#15 d=~d;
endmodule
```

4.仿真波形图

![](https://cdn.jsdelivr.net/gh/oscarzqf/typoraPictures/20221114190519.png)

5.RTL综合后原理图

![](https://cdn.jsdelivr.net/gh/oscarzqf/typoraPictures/20221114190645.png)

6.资源占用结果

![](https://cdn.jsdelivr.net/gh/oscarzqf/typoraPictures/20221114190721.png)



1.RTL代码描述

```verilog
//top:
module system_top(clk,z);
input clk;
output z;
wire divclk;
div_1khz u0(.clk(clk),.divclk(divclk));
seq_00110101 u1(.clk(divclk),.z(z));
endmodule

//分频模块
module div_1khz(clk,divclk);
input clk;
output reg divclk;
reg[9:0] cnt;
initial
begin
divclk=0;
cnt=0;
end
always@(posedge clk)
begin
    if(cnt==0)  ///为减少仿真时间，设置为2分频，实际为cnt==499
    begin
    cnt=0;
    divclk=~divclk;
    end
else
    cnt=cnt+1;
end 
endmodule

//序列产生模块
module seq_00110101(clk,z);
input clk;
output reg z;
reg[2:0] sel;
initial sel=3'b000;
always@(posedge clk)
    sel=sel+1;
always@(sel)
begin
case(sel)
    3'b000: z<=0;
    3'b001: z<=0;
    3'b010: z<=1;
    3'b011: z<=1;
    3'b100: z<=0;
    3'b101: z<=1;
    3'b110: z<=0;
    3'b111: z<=1;
endcase
end 
endmodule
```

2.行为级描述原理图

![](https://cdn.jsdelivr.net/gh/oscarzqf/typoraPictures/20221114194225.png)

3.tb测试

```verilog
`timescale 1ns / 1ps
module system_top_testbench;
reg clk;
wire z;
system_top u0(.clk(clk),.z(z));
initial clk=0;
always#10 clk=~clk; //周期20ns
endmodule
```

4.仿真波形图

![](https://cdn.jsdelivr.net/gh/oscarzqf/typoraPictures/20221114194146.png)

5.RTL综合后原理图

![](https://cdn.jsdelivr.net/gh/oscarzqf/typoraPictures/20221114194314.png)

6.资源占用结果

![](https://cdn.jsdelivr.net/gh/oscarzqf/typoraPictures/20221114194334.png)



1.RTL代码描述

```verilog
module ligth_control(clk,rst,led);
input clk,rst;
output reg[5:0] led;//{东西：绿黄红,南北：绿黄红}
reg[2:0] s_present;
reg[2:0] s_next;
reg[2:0] cnt;
always@(posedge clk or posedge rst)
begin
    if(rst)
        begin
        s_present=3'b000; //初始状态s0全灭
        cnt=0;
        end
    else if(cnt==4)//每5s改变一次状态
        begin
        cnt=0;
        s_present=s_next;
        end
    else
        cnt=cnt+1;        
end
always@(s_present)
begin
    if(s_present==6)//加上初始状态一共设置7个状态
        s_next=1;   //下一状态s1
     else
        s_next=s_present+1;
end
    
always@(s_present)
begin
case(s_present)
    0: led=6'b000000;//s0初始状态全灭 
    1: led=6'b100001;//s1
    2: led=6'b100001;//s2
    3: led=6'b010001;//s3
    4: led=6'b001100;//s4
    5: led=6'b001100;//s5
    6: led=6'b001010;//s6
endcase    
end 
endmodule
```

2.行为级描述原理图

![](https://cdn.jsdelivr.net/gh/oscarzqf/typoraPictures/20221114202908.png)

3.tb测试

```verilog
`timescale 1ns / 1ps
module ligth_control_testbench;
reg clk,rst;
wire [5:0] led;
ligth_control u0(.clk(clk),.led(led),.rst(rst));
initial
begin
rst=1;
clk=0;
#10
rst=0;
end
always#10 clk=~clk;
endmodule
```

4.仿真波形图

![](https://cdn.jsdelivr.net/gh/oscarzqf/typoraPictures/20221114202601.png)

5.RTL综合后原理图

![](https://cdn.jsdelivr.net/gh/oscarzqf/typoraPictures/20221114202959.png)

6.资源占用结果

![](https://cdn.jsdelivr.net/gh/oscarzqf/typoraPictures/20221114203009.png)