--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml cpu.twx cpu.ncd -o cpu.twr cpu.pcf

Design file:              cpu.ncd
Physical constraint file: cpu.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clkIn to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ram1En      |    8.345(R)|clk               |   0.000|
ram1Oe      |    9.861(R)|clk               |   0.000|
ram1We      |    9.333(R)|clk               |   0.000|
ram2Addr<0> |    9.919(R)|clk               |   0.000|
ram2Addr<1> |    9.816(R)|clk               |   0.000|
ram2Addr<2> |   10.215(R)|clk               |   0.000|
ram2Addr<3> |   10.205(R)|clk               |   0.000|
ram2Addr<4> |   10.552(R)|clk               |   0.000|
ram2Addr<5> |   10.226(R)|clk               |   0.000|
ram2Addr<6> |   10.415(R)|clk               |   0.000|
ram2Addr<7> |   10.066(R)|clk               |   0.000|
ram2Addr<8> |   10.282(R)|clk               |   0.000|
ram2Addr<9> |   10.233(R)|clk               |   0.000|
ram2Addr<10>|   10.517(R)|clk               |   0.000|
ram2Addr<11>|   10.498(R)|clk               |   0.000|
ram2Addr<12>|    9.619(R)|clk               |   0.000|
ram2Addr<13>|   10.813(R)|clk               |   0.000|
ram2Addr<14>|   11.215(R)|clk               |   0.000|
ram2Addr<15>|    9.617(R)|clk               |   0.000|
ram2Data<0> |   11.853(R)|clk               |   0.000|
ram2Data<1> |   11.594(R)|clk               |   0.000|
ram2Data<2> |   11.605(R)|clk               |   0.000|
ram2Data<3> |   11.356(R)|clk               |   0.000|
ram2Data<4> |   11.858(R)|clk               |   0.000|
ram2Data<5> |   11.339(R)|clk               |   0.000|
ram2Data<6> |   12.111(R)|clk               |   0.000|
ram2Data<7> |   11.182(R)|clk               |   0.000|
ram2Data<8> |   11.730(R)|clk               |   0.000|
ram2Data<9> |   11.688(R)|clk               |   0.000|
ram2Data<10>|   11.442(R)|clk               |   0.000|
ram2Data<11>|   11.937(R)|clk               |   0.000|
ram2Data<12>|   11.451(R)|clk               |   0.000|
ram2Data<13>|   11.731(R)|clk               |   0.000|
ram2Data<14>|   11.705(R)|clk               |   0.000|
ram2Data<15>|   11.982(R)|clk               |   0.000|
ram2En      |    8.349(R)|clk               |   0.000|
ram2Oe      |    9.390(R)|clk               |   0.000|
ram2We      |    9.335(R)|clk               |   0.000|
rdn         |    9.388(R)|clk               |   0.000|
wrn         |    9.323(R)|clk               |   0.000|
------------+------------+------------------+--------+

Clock rst to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ram1En      |   12.619(R)|clk               |   0.000|
ram1Oe      |   14.135(R)|clk               |   0.000|
ram1We      |   13.607(R)|clk               |   0.000|
ram2Addr<0> |   14.193(R)|clk               |   0.000|
ram2Addr<1> |   14.090(R)|clk               |   0.000|
ram2Addr<2> |   14.489(R)|clk               |   0.000|
ram2Addr<3> |   14.479(R)|clk               |   0.000|
ram2Addr<4> |   14.826(R)|clk               |   0.000|
ram2Addr<5> |   14.500(R)|clk               |   0.000|
ram2Addr<6> |   14.689(R)|clk               |   0.000|
ram2Addr<7> |   14.340(R)|clk               |   0.000|
ram2Addr<8> |   14.556(R)|clk               |   0.000|
ram2Addr<9> |   14.507(R)|clk               |   0.000|
ram2Addr<10>|   14.791(R)|clk               |   0.000|
ram2Addr<11>|   14.772(R)|clk               |   0.000|
ram2Addr<12>|   13.893(R)|clk               |   0.000|
ram2Addr<13>|   15.087(R)|clk               |   0.000|
ram2Addr<14>|   15.489(R)|clk               |   0.000|
ram2Addr<15>|   13.891(R)|clk               |   0.000|
ram2Data<0> |   16.127(R)|clk               |   0.000|
ram2Data<1> |   15.868(R)|clk               |   0.000|
ram2Data<2> |   15.879(R)|clk               |   0.000|
ram2Data<3> |   15.630(R)|clk               |   0.000|
ram2Data<4> |   16.132(R)|clk               |   0.000|
ram2Data<5> |   15.613(R)|clk               |   0.000|
ram2Data<6> |   16.385(R)|clk               |   0.000|
ram2Data<7> |   15.456(R)|clk               |   0.000|
ram2Data<8> |   16.004(R)|clk               |   0.000|
ram2Data<9> |   15.962(R)|clk               |   0.000|
ram2Data<10>|   15.716(R)|clk               |   0.000|
ram2Data<11>|   16.211(R)|clk               |   0.000|
ram2Data<12>|   15.725(R)|clk               |   0.000|
ram2Data<13>|   16.005(R)|clk               |   0.000|
ram2Data<14>|   15.979(R)|clk               |   0.000|
ram2Data<15>|   16.256(R)|clk               |   0.000|
ram2En      |   12.623(R)|clk               |   0.000|
ram2Oe      |   13.664(R)|clk               |   0.000|
ram2We      |   13.609(R)|clk               |   0.000|
rdn         |   13.662(R)|clk               |   0.000|
wrn         |   13.597(R)|clk               |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clkIn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkIn          |    4.325|         |         |         |
rst            |    4.325|    2.423|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkIn          |    4.325|         |         |         |
rst            |    4.325|   -0.996|         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Nov 24 17:20:24 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 177 MB



